.. |
xsim.dir
|
Fixed typos
|
2023-05-31 18:38:35 +02:00 |
compile.log
|
Fixed typos
|
2023-05-31 18:38:35 +02:00 |
compile.sh
|
Fixed typos
|
2023-05-31 18:38:35 +02:00 |
elaborate.log
|
Fixed typos
|
2023-05-31 18:38:35 +02:00 |
elaborate.sh
|
Fixed typos
|
2023-05-31 18:38:35 +02:00 |
Pipeline.tcl
|
fixed data path and aleas
|
2023-05-30 13:38:05 +02:00 |
Pipeline_behav.wdb
|
fixed data path and aleas
|
2023-05-30 13:38:05 +02:00 |
Pipeline_vhdl.prj
|
fixed data path and aleas
|
2023-05-30 13:38:05 +02:00 |
simulate.log
|
Fixed typos
|
2023-05-31 18:38:35 +02:00 |
simulate.sh
|
Fixed typos
|
2023-05-31 18:38:35 +02:00 |
Test_Alu.tcl
|
Added VHDL part of the project
|
2023-05-29 13:58:26 +02:00 |
Test_Alu_behav.wdb
|
WIP tried stuff
|
2023-05-29 21:57:46 +02:00 |
Test_Alu_vhdl.prj
|
WIP tried stuff
|
2023-05-29 21:57:46 +02:00 |
Test_total.tcl
|
added jmp, jmf support, speculative execution of LI DI then flushing, boolean conditions
|
2023-05-30 16:29:31 +02:00 |
Test_total_behav.wdb
|
Fixed typos
|
2023-05-31 18:38:35 +02:00 |
Test_total_vhdl.prj
|
fixed data path and aleas
|
2023-05-30 13:38:05 +02:00 |
webtalk.jou
|
Fixed typos
|
2023-05-31 18:38:35 +02:00 |
webtalk.log
|
Fixed typos
|
2023-05-31 18:38:35 +02:00 |
webtalk_2956.backup.jou
|
Fixed typos
|
2023-05-31 18:38:35 +02:00 |
webtalk_2956.backup.log
|
Fixed typos
|
2023-05-31 18:38:35 +02:00 |
webtalk_5794.backup.jou
|
fixed data path and aleas
|
2023-05-30 13:38:05 +02:00 |
webtalk_5794.backup.log
|
fixed data path and aleas
|
2023-05-30 13:38:05 +02:00 |
webtalk_5876.backup.jou
|
Fixed typos
|
2023-05-31 18:38:35 +02:00 |
webtalk_5876.backup.log
|
Fixed typos
|
2023-05-31 18:38:35 +02:00 |
webtalk_507565.backup.jou
|
started preparing tests
|
2023-05-30 00:49:56 +02:00 |
webtalk_507565.backup.log
|
started preparing tests
|
2023-05-30 00:49:56 +02:00 |
webtalk_509586.backup.jou
|
fixed data path and aleas
|
2023-05-30 13:38:05 +02:00 |
webtalk_509586.backup.log
|
fixed data path and aleas
|
2023-05-30 13:38:05 +02:00 |
xelab.pb
|
Fixed typos
|
2023-05-31 18:38:35 +02:00 |
xsim.ini
|
Added VHDL part of the project
|
2023-05-29 13:58:26 +02:00 |
xvhdl.log
|
Fixed typos
|
2023-05-31 18:38:35 +02:00 |
xvhdl.pb
|
Fixed typos
|
2023-05-31 18:38:35 +02:00 |