|
ALU.vhd
|
Added VHDL part of the project
|
2023-05-29 13:58:26 +02:00 |
|
InstructionMemory.vhd
|
Added VHDL part of the project
|
2023-05-29 13:58:26 +02:00 |
|
Memory.vhd
|
Added VHDL part of the project
|
2023-05-29 13:58:26 +02:00 |
|
Pipeline.vhd
|
Added VHDL part of the project
|
2023-05-29 13:58:26 +02:00 |
|
register.vhd
|
Added VHDL part of the project
|
2023-05-29 13:58:26 +02:00 |
|
Registers.vhd
|
Added VHDL part of the project
|
2023-05-29 13:58:26 +02:00 |
|
Stage_Di_Ex.vhd
|
Added VHDL part of the project
|
2023-05-29 13:58:26 +02:00 |
|
Stage_Ex_Mem.vhd
|
Added VHDL part of the project
|
2023-05-29 13:58:26 +02:00 |
|
Stage_Li_Di.vhd
|
Added VHDL part of the project
|
2023-05-29 13:58:26 +02:00 |
|
Stage_Mem_Re.vhd
|
Added VHDL part of the project
|
2023-05-29 13:58:26 +02:00 |
