105 строки
5,7 КиБ
XML
105 строки
5,7 КиБ
XML
<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
|
|
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">
|
|
|
|
<!-- -->
|
|
|
|
<!-- For tool use only. Do not edit. -->
|
|
|
|
<!-- -->
|
|
|
|
<!-- ProjectNavigator created generated project file. -->
|
|
|
|
<!-- For use in tracking generated file and other information -->
|
|
|
|
<!-- allowing preservation of process status. -->
|
|
|
|
<!-- -->
|
|
|
|
<!-- Copyright (c) 1995-2011 Xilinx, Inc. All rights reserved. -->
|
|
|
|
<version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>
|
|
|
|
<sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ALU.xise"/>
|
|
|
|
<files xmlns="http://www.xilinx.com/XMLSchema">
|
|
<file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_isim_beh.exe"/>
|
|
<file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_test_isim_beh.exe"/>
|
|
<file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bm_data_isim_beh.exe"/>
|
|
<file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bm_data_test_beh.prj"/>
|
|
<file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bm_data_test_isim_beh.exe"/>
|
|
<file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="bm_data_test_isim_beh.wdb"/>
|
|
<file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bm_instr_test_isim_beh.exe"/>
|
|
<file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="br_test_isim_beh.exe"/>
|
|
<file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
|
|
<file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
|
|
<file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
|
|
<file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
|
|
</files>
|
|
|
|
<transforms xmlns="http://www.xilinx.com/XMLSchema">
|
|
<transform xil_pn:end_ts="1618303334" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="-3594876569575637225" xil_pn:start_ts="1618303334">
|
|
<status xil_pn:value="FailedRun"/>
|
|
<status xil_pn:value="ReadyToRun"/>
|
|
</transform>
|
|
<transform xil_pn:end_ts="1618303356" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1618303356">
|
|
<status xil_pn:value="SuccessfullyRun"/>
|
|
<status xil_pn:value="ReadyToRun"/>
|
|
</transform>
|
|
<transform xil_pn:end_ts="1618572938" xil_pn:in_ck="7705911264551896315" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1618572938">
|
|
<status xil_pn:value="SuccessfullyRun"/>
|
|
<status xil_pn:value="ReadyToRun"/>
|
|
<outfile xil_pn:name="alu.vhd"/>
|
|
<outfile xil_pn:name="alu_test.vhd"/>
|
|
<outfile xil_pn:name="bm.vhd"/>
|
|
<outfile xil_pn:name="bm_data_test.vhd"/>
|
|
<outfile xil_pn:name="bm_instr.vhd"/>
|
|
<outfile xil_pn:name="bm_instr_test.vhd"/>
|
|
<outfile xil_pn:name="br.vhd"/>
|
|
<outfile xil_pn:name="br_test.vhd"/>
|
|
</transform>
|
|
<transform xil_pn:end_ts="1618572911" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8940589992921887805" xil_pn:start_ts="1618572911">
|
|
<status xil_pn:value="SuccessfullyRun"/>
|
|
<status xil_pn:value="ReadyToRun"/>
|
|
</transform>
|
|
<transform xil_pn:end_ts="1618572911" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1570780385922884283" xil_pn:start_ts="1618572911">
|
|
<status xil_pn:value="SuccessfullyRun"/>
|
|
<status xil_pn:value="ReadyToRun"/>
|
|
</transform>
|
|
<transform xil_pn:end_ts="1618303356" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8229480169080511278" xil_pn:start_ts="1618303356">
|
|
<status xil_pn:value="SuccessfullyRun"/>
|
|
<status xil_pn:value="ReadyToRun"/>
|
|
</transform>
|
|
<transform xil_pn:end_ts="1618572938" xil_pn:in_ck="7705911264551896315" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1618572938">
|
|
<status xil_pn:value="SuccessfullyRun"/>
|
|
<status xil_pn:value="ReadyToRun"/>
|
|
<outfile xil_pn:name="alu.vhd"/>
|
|
<outfile xil_pn:name="alu_test.vhd"/>
|
|
<outfile xil_pn:name="bm.vhd"/>
|
|
<outfile xil_pn:name="bm_data_test.vhd"/>
|
|
<outfile xil_pn:name="bm_instr.vhd"/>
|
|
<outfile xil_pn:name="bm_instr_test.vhd"/>
|
|
<outfile xil_pn:name="br.vhd"/>
|
|
<outfile xil_pn:name="br_test.vhd"/>
|
|
</transform>
|
|
<transform xil_pn:end_ts="1618572940" xil_pn:in_ck="7705911264551896315" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2732656885201204134" xil_pn:start_ts="1618572938">
|
|
<status xil_pn:value="SuccessfullyRun"/>
|
|
<status xil_pn:value="ReadyToRun"/>
|
|
<status xil_pn:value="OutOfDateForOutputs"/>
|
|
<status xil_pn:value="OutputChanged"/>
|
|
<outfile xil_pn:name="bm_data_test_beh.prj"/>
|
|
<outfile xil_pn:name="bm_data_test_isim_beh.exe"/>
|
|
<outfile xil_pn:name="fuse.log"/>
|
|
<outfile xil_pn:name="isim"/>
|
|
<outfile xil_pn:name="xilinxsim.ini"/>
|
|
</transform>
|
|
<transform xil_pn:end_ts="1618572940" xil_pn:in_ck="7979285750144170844" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5666824002871888647" xil_pn:start_ts="1618572940">
|
|
<status xil_pn:value="SuccessfullyRun"/>
|
|
<status xil_pn:value="ReadyToRun"/>
|
|
<status xil_pn:value="OutOfDateForOutputs"/>
|
|
<status xil_pn:value="OutputChanged"/>
|
|
<outfile xil_pn:name="bm_data_test_isim_beh.wdb"/>
|
|
<outfile xil_pn:name="isim.cmd"/>
|
|
</transform>
|
|
</transforms>
|
|
|
|
</generated_project>
|