Projet voilier 4IRA1 Arnaud Vergnet Marino Benassai Bastien Picco Yohan Simard
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

stm32f1xx_ll_iwdg.h 9.0KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311
  1. /**
  2. ******************************************************************************
  3. * @file stm32f1xx_ll_iwdg.h
  4. * @author MCD Application Team
  5. * @brief Header file of IWDG LL module.
  6. ******************************************************************************
  7. * @attention
  8. *
  9. * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  10. * All rights reserved.</center></h2>
  11. *
  12. * This software component is licensed by ST under BSD 3-Clause license,
  13. * the "License"; You may not use this file except in compliance with the
  14. * License. You may obtain a copy of the License at:
  15. * opensource.org/licenses/BSD-3-Clause
  16. *
  17. ******************************************************************************
  18. */
  19. /* Define to prevent recursive inclusion -------------------------------------*/
  20. #ifndef STM32F1xx_LL_IWDG_H
  21. #define STM32F1xx_LL_IWDG_H
  22. #ifdef __cplusplus
  23. extern "C" {
  24. #endif
  25. /* Includes ------------------------------------------------------------------*/
  26. #include "stm32f1xx.h"
  27. /** @addtogroup STM32F1xx_LL_Driver
  28. * @{
  29. */
  30. #if defined(IWDG)
  31. /** @defgroup IWDG_LL IWDG
  32. * @{
  33. */
  34. /* Private types -------------------------------------------------------------*/
  35. /* Private variables ---------------------------------------------------------*/
  36. /* Private constants ---------------------------------------------------------*/
  37. /** @defgroup IWDG_LL_Private_Constants IWDG Private Constants
  38. * @{
  39. */
  40. #define LL_IWDG_KEY_RELOAD 0x0000AAAAU /*!< IWDG Reload Counter Enable */
  41. #define LL_IWDG_KEY_ENABLE 0x0000CCCCU /*!< IWDG Peripheral Enable */
  42. #define LL_IWDG_KEY_WR_ACCESS_ENABLE 0x00005555U /*!< IWDG KR Write Access Enable */
  43. #define LL_IWDG_KEY_WR_ACCESS_DISABLE 0x00000000U /*!< IWDG KR Write Access Disable */
  44. /**
  45. * @}
  46. */
  47. /* Private macros ------------------------------------------------------------*/
  48. /* Exported types ------------------------------------------------------------*/
  49. /* Exported constants --------------------------------------------------------*/
  50. /** @defgroup IWDG_LL_Exported_Constants IWDG Exported Constants
  51. * @{
  52. */
  53. /** @defgroup IWDG_LL_EC_GET_FLAG Get Flags Defines
  54. * @brief Flags defines which can be used with LL_IWDG_ReadReg function
  55. * @{
  56. */
  57. #define LL_IWDG_SR_PVU IWDG_SR_PVU /*!< Watchdog prescaler value update */
  58. #define LL_IWDG_SR_RVU IWDG_SR_RVU /*!< Watchdog counter reload value update */
  59. /**
  60. * @}
  61. */
  62. /** @defgroup IWDG_LL_EC_PRESCALER Prescaler Divider
  63. * @{
  64. */
  65. #define LL_IWDG_PRESCALER_4 0x00000000U /*!< Divider by 4 */
  66. #define LL_IWDG_PRESCALER_8 (IWDG_PR_PR_0) /*!< Divider by 8 */
  67. #define LL_IWDG_PRESCALER_16 (IWDG_PR_PR_1) /*!< Divider by 16 */
  68. #define LL_IWDG_PRESCALER_32 (IWDG_PR_PR_1 | IWDG_PR_PR_0) /*!< Divider by 32 */
  69. #define LL_IWDG_PRESCALER_64 (IWDG_PR_PR_2) /*!< Divider by 64 */
  70. #define LL_IWDG_PRESCALER_128 (IWDG_PR_PR_2 | IWDG_PR_PR_0) /*!< Divider by 128 */
  71. #define LL_IWDG_PRESCALER_256 (IWDG_PR_PR_2 | IWDG_PR_PR_1) /*!< Divider by 256 */
  72. /**
  73. * @}
  74. */
  75. /**
  76. * @}
  77. */
  78. /* Exported macro ------------------------------------------------------------*/
  79. /** @defgroup IWDG_LL_Exported_Macros IWDG Exported Macros
  80. * @{
  81. */
  82. /** @defgroup IWDG_LL_EM_WRITE_READ Common Write and read registers Macros
  83. * @{
  84. */
  85. /**
  86. * @brief Write a value in IWDG register
  87. * @param __INSTANCE__ IWDG Instance
  88. * @param __REG__ Register to be written
  89. * @param __VALUE__ Value to be written in the register
  90. * @retval None
  91. */
  92. #define LL_IWDG_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
  93. /**
  94. * @brief Read a value in IWDG register
  95. * @param __INSTANCE__ IWDG Instance
  96. * @param __REG__ Register to be read
  97. * @retval Register value
  98. */
  99. #define LL_IWDG_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
  100. /**
  101. * @}
  102. */
  103. /**
  104. * @}
  105. */
  106. /* Exported functions --------------------------------------------------------*/
  107. /** @defgroup IWDG_LL_Exported_Functions IWDG Exported Functions
  108. * @{
  109. */
  110. /** @defgroup IWDG_LL_EF_Configuration Configuration
  111. * @{
  112. */
  113. /**
  114. * @brief Start the Independent Watchdog
  115. * @note Except if the hardware watchdog option is selected
  116. * @rmtoll KR KEY LL_IWDG_Enable
  117. * @param IWDGx IWDG Instance
  118. * @retval None
  119. */
  120. __STATIC_INLINE void LL_IWDG_Enable(IWDG_TypeDef *IWDGx)
  121. {
  122. WRITE_REG(IWDG->KR, LL_IWDG_KEY_ENABLE);
  123. }
  124. /**
  125. * @brief Reloads IWDG counter with value defined in the reload register
  126. * @rmtoll KR KEY LL_IWDG_ReloadCounter
  127. * @param IWDGx IWDG Instance
  128. * @retval None
  129. */
  130. __STATIC_INLINE void LL_IWDG_ReloadCounter(IWDG_TypeDef *IWDGx)
  131. {
  132. WRITE_REG(IWDG->KR, LL_IWDG_KEY_RELOAD);
  133. }
  134. /**
  135. * @brief Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers
  136. * @rmtoll KR KEY LL_IWDG_EnableWriteAccess
  137. * @param IWDGx IWDG Instance
  138. * @retval None
  139. */
  140. __STATIC_INLINE void LL_IWDG_EnableWriteAccess(IWDG_TypeDef *IWDGx)
  141. {
  142. WRITE_REG(IWDG->KR, LL_IWDG_KEY_WR_ACCESS_ENABLE);
  143. }
  144. /**
  145. * @brief Disable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers
  146. * @rmtoll KR KEY LL_IWDG_DisableWriteAccess
  147. * @param IWDGx IWDG Instance
  148. * @retval None
  149. */
  150. __STATIC_INLINE void LL_IWDG_DisableWriteAccess(IWDG_TypeDef *IWDGx)
  151. {
  152. WRITE_REG(IWDG->KR, LL_IWDG_KEY_WR_ACCESS_DISABLE);
  153. }
  154. /**
  155. * @brief Select the prescaler of the IWDG
  156. * @rmtoll PR PR LL_IWDG_SetPrescaler
  157. * @param IWDGx IWDG Instance
  158. * @param Prescaler This parameter can be one of the following values:
  159. * @arg @ref LL_IWDG_PRESCALER_4
  160. * @arg @ref LL_IWDG_PRESCALER_8
  161. * @arg @ref LL_IWDG_PRESCALER_16
  162. * @arg @ref LL_IWDG_PRESCALER_32
  163. * @arg @ref LL_IWDG_PRESCALER_64
  164. * @arg @ref LL_IWDG_PRESCALER_128
  165. * @arg @ref LL_IWDG_PRESCALER_256
  166. * @retval None
  167. */
  168. __STATIC_INLINE void LL_IWDG_SetPrescaler(IWDG_TypeDef *IWDGx, uint32_t Prescaler)
  169. {
  170. WRITE_REG(IWDGx->PR, IWDG_PR_PR & Prescaler);
  171. }
  172. /**
  173. * @brief Get the selected prescaler of the IWDG
  174. * @rmtoll PR PR LL_IWDG_GetPrescaler
  175. * @param IWDGx IWDG Instance
  176. * @retval Returned value can be one of the following values:
  177. * @arg @ref LL_IWDG_PRESCALER_4
  178. * @arg @ref LL_IWDG_PRESCALER_8
  179. * @arg @ref LL_IWDG_PRESCALER_16
  180. * @arg @ref LL_IWDG_PRESCALER_32
  181. * @arg @ref LL_IWDG_PRESCALER_64
  182. * @arg @ref LL_IWDG_PRESCALER_128
  183. * @arg @ref LL_IWDG_PRESCALER_256
  184. */
  185. __STATIC_INLINE uint32_t LL_IWDG_GetPrescaler(IWDG_TypeDef *IWDGx)
  186. {
  187. return (uint32_t)(READ_REG(IWDGx->PR));
  188. }
  189. /**
  190. * @brief Specify the IWDG down-counter reload value
  191. * @rmtoll RLR RL LL_IWDG_SetReloadCounter
  192. * @param IWDGx IWDG Instance
  193. * @param Counter Value between Min_Data=0 and Max_Data=0x0FFF
  194. * @retval None
  195. */
  196. __STATIC_INLINE void LL_IWDG_SetReloadCounter(IWDG_TypeDef *IWDGx, uint32_t Counter)
  197. {
  198. WRITE_REG(IWDGx->RLR, IWDG_RLR_RL & Counter);
  199. }
  200. /**
  201. * @brief Get the specified IWDG down-counter reload value
  202. * @rmtoll RLR RL LL_IWDG_GetReloadCounter
  203. * @param IWDGx IWDG Instance
  204. * @retval Value between Min_Data=0 and Max_Data=0x0FFF
  205. */
  206. __STATIC_INLINE uint32_t LL_IWDG_GetReloadCounter(IWDG_TypeDef *IWDGx)
  207. {
  208. return (uint32_t)(READ_REG(IWDGx->RLR));
  209. }
  210. /**
  211. * @}
  212. */
  213. /** @defgroup IWDG_LL_EF_FLAG_Management FLAG_Management
  214. * @{
  215. */
  216. /**
  217. * @brief Check if flag Prescaler Value Update is set or not
  218. * @rmtoll SR PVU LL_IWDG_IsActiveFlag_PVU
  219. * @param IWDGx IWDG Instance
  220. * @retval State of bit (1 or 0).
  221. */
  222. __STATIC_INLINE uint32_t LL_IWDG_IsActiveFlag_PVU(IWDG_TypeDef *IWDGx)
  223. {
  224. return (READ_BIT(IWDGx->SR, IWDG_SR_PVU) == (IWDG_SR_PVU));
  225. }
  226. /**
  227. * @brief Check if flag Reload Value Update is set or not
  228. * @rmtoll SR RVU LL_IWDG_IsActiveFlag_RVU
  229. * @param IWDGx IWDG Instance
  230. * @retval State of bit (1 or 0).
  231. */
  232. __STATIC_INLINE uint32_t LL_IWDG_IsActiveFlag_RVU(IWDG_TypeDef *IWDGx)
  233. {
  234. return (READ_BIT(IWDGx->SR, IWDG_SR_RVU) == (IWDG_SR_RVU));
  235. }
  236. /**
  237. * @brief Check if all flags Prescaler, Reload & Window Value Update are reset or not
  238. * @rmtoll SR PVU LL_IWDG_IsReady\n
  239. * SR RVU LL_IWDG_IsReady
  240. * @param IWDGx IWDG Instance
  241. * @retval State of bits (1 or 0).
  242. */
  243. __STATIC_INLINE uint32_t LL_IWDG_IsReady(IWDG_TypeDef *IWDGx)
  244. {
  245. return (READ_BIT(IWDGx->SR, IWDG_SR_PVU | IWDG_SR_RVU) == 0U);
  246. }
  247. /**
  248. * @}
  249. */
  250. /**
  251. * @}
  252. */
  253. /**
  254. * @}
  255. */
  256. #endif /* IWDG) */
  257. /**
  258. * @}
  259. */
  260. #ifdef __cplusplus
  261. }
  262. #endif
  263. #endif /* STM32F1xx_LL_IWDG_H */
  264. /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/