From d7f33cd9af51631a265d633d54185a061dfb3bc2 Mon Sep 17 00:00:00 2001 From: Yohan Simard Date: Tue, 31 Mar 2020 17:18:39 +0200 Subject: [PATCH] =?UTF-8?q?D=C3=A9but=20de=20boucle=20=C3=A0=201=20+=20ajo?= =?UTF-8?q?ut=20des=20fichiers=20pour=20le=20challenge?= MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit --- .gitignore | 7 +- 2.2/Project.uvoptx | 28 ++- 2.2/Src/principal.c | 2 +- challenge/Project.uvoptx | 316 ++++++++++++++++++++++++++ challenge/Project.uvprojx | 422 +++++++++++++++++++++++++++++++++++ challenge/Src/calcul_dft.s | 272 ++++++++++++++++++++++ challenge/Src/gassp72.h | 115 ++++++++++ challenge/Src/gassp72.lib | Bin 0 -> 24328 bytes challenge/Src/principal.c | 9 + challenge/Src/startup-rvds.s | 335 +++++++++++++++++++++++++++ 10 files changed, 1498 insertions(+), 8 deletions(-) create mode 100644 challenge/Project.uvoptx create mode 100644 challenge/Project.uvprojx create mode 100644 challenge/Src/calcul_dft.s create mode 100644 challenge/Src/gassp72.h create mode 100644 challenge/Src/gassp72.lib create mode 100644 challenge/Src/principal.c create mode 100644 challenge/Src/startup-rvds.s diff --git a/.gitignore b/.gitignore index 080ac0b..d6193c2 100644 --- a/.gitignore +++ b/.gitignore @@ -12,4 +12,9 @@ /2.2/* !/2.2/Src/ !/2.2/Project.uvoptx -!/2.2/Project.uvprojx \ No newline at end of file +!/2.2/Project.uvprojx +!/challenge/ +/challenge/* +!/challenge/Src/ +!/challenge/Project.uvoptx +!/challenge/Project.uvprojx \ No newline at end of file diff --git a/2.2/Project.uvoptx b/2.2/Project.uvoptx index 5f381be..6487f39 100644 --- a/2.2/Project.uvoptx +++ b/2.2/Project.uvoptx @@ -157,18 +157,34 @@ 0 0 - 10 + 7 1 -
134218152
+
0
0 0 0 0 0 - 1 - .\Src\principal.c + 0 + .\Src\calcul_dft.s - \\CHTI\Src/principal.c\10 + + + + 1 + 0 + 19 + 1 +
0
+ 0 + 0 + 0 + 0 + 0 + 0 + .\Src\calcul_dft.s + + @@ -192,7 +208,7 @@ 0 1 - 1 + 0 0 0 0 diff --git a/2.2/Src/principal.c b/2.2/Src/principal.c index 662a110..f1de5de 100644 --- a/2.2/Src/principal.c +++ b/2.2/Src/principal.c @@ -4,7 +4,7 @@ extern short* TabSig[N]; int resultats[N]; int main(void) { - for(int i = 0; i < N; ++i){ + for(int i = 1; i < N; ++i){ resultats[i] = dft(TabSig, i); } while(1){} diff --git a/challenge/Project.uvoptx b/challenge/Project.uvoptx new file mode 100644 index 0000000..6487f39 --- /dev/null +++ b/challenge/Project.uvoptx @@ -0,0 +1,316 @@ + + + + 1.0 + +
### uVision Project, (C) Keil Software
+ + + *.c + *.s*; *.src; *.a* + *.obj; *.o + *.lib + *.txt; *.h; *.inc + *.plm + *.cpp + 0 + + + + 0 + 0 + + + + Simu + 0x4 + ARM-ADS + + 8000000 + + 1 + 1 + 0 + 1 + 0 + + + 1 + 65535 + 0 + 0 + 0 + + + 79 + 66 + 8 + + + + 1 + 1 + 1 + 0 + 1 + 1 + 0 + 1 + 0 + 0 + 0 + 0 + + + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + + + 1 + 0 + 1 + + 18 + + 1 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + 1 + 0 + 0 + 5 + + + + + + + + + + + STLink\ST-LINKIII-KEIL_SWO.dll + + + + 0 + DLGDARM + (1010=-1,-1,-1,-1,0)(1007=-1,-1,-1,-1,0)(1008=-1,-1,-1,-1,0)(1009=-1,-1,-1,-1,0)(100=-1,-1,-1,-1,0)(110=-1,-1,-1,-1,0)(111=-1,-1,-1,-1,0)(1011=-1,-1,-1,-1,0)(180=-1,-1,-1,-1,0)(120=-1,-1,-1,-1,0)(121=1318,341,1876,866,0)(122=-1,-1,-1,-1,0)(123=-1,-1,-1,-1,0)(140=-1,-1,-1,-1,0)(240=-1,-1,-1,-1,0)(190=-1,-1,-1,-1,0)(200=-1,-1,-1,-1,0)(170=-1,-1,-1,-1,0)(130=-1,-1,-1,-1,0)(131=-1,-1,-1,-1,0)(132=-1,-1,-1,-1,0)(133=-1,-1,-1,-1,0)(160=-1,-1,-1,-1,0)(161=-1,-1,-1,-1,0)(162=-1,-1,-1,-1,0)(210=-1,-1,-1,-1,0)(211=-1,-1,-1,-1,0)(220=-1,-1,-1,-1,0)(221=-1,-1,-1,-1,0)(230=-1,-1,-1,-1,0)(234=-1,-1,-1,-1,0)(231=-1,-1,-1,-1,0)(232=-1,-1,-1,-1,0)(233=-1,-1,-1,-1,0)(150=-1,-1,-1,-1,0)(151=-1,-1,-1,-1,0) + + + 0 + ARMRTXEVENTFLAGS + -L70 -Z18 -C0 -M0 -T1 + + + 0 + DLGTARM + (1010=-1,-1,-1,-1,0)(1007=-1,-1,-1,-1,0)(1008=-1,-1,-1,-1,0)(1009=-1,-1,-1,-1,0) + + + 0 + ARMDBGFLAGS + -T0 + + + 0 + DLGUARM + (105=-1,-1,-1,-1,0) + + + 0 + UL2CM3 + UL2CM3(-S0 -C0 -P0 -FD20000000 -FC1000 -FN1 -FF0STM32F10x_128 -FS08000000 -FL020000 -FP0($$Device:STM32F103RB$Flash\STM32F10x_128.FLM)) + + + 0 + ST-LINKIII-KEIL_SWO + -U066CFF574857847167074929 -O2254 -S0 -C0 -A0 -N00("ARM CoreSight SW-DP") -D00(1BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32F10x_128.FLM -FS08000000 -FL020000 -FP0($$Device:STM32F103RB$Flash\STM32F10x_128.FLM) + + + + + 0 + 0 + 7 + 1 +
0
+ 0 + 0 + 0 + 0 + 0 + 0 + .\Src\calcul_dft.s + + + + + 1 + 0 + 19 + 1 +
0
+ 0 + 0 + 0 + 0 + 0 + 0 + .\Src\calcul_dft.s + + + + + + + 0 + 1 + resultats + + + + + 1 + 0 + 0x08000210 + 0 + + + + 0 + + + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + + + + 0 + 0 + 0 + + + + + + + + + + + 0 + ((portb & 0x00000002) >> 1 & 0x2) >> 1 + FF000000000000000000000000000000E0FFEF400100000000000000000000000000000028706F7274622026203078303030303030303229203E3E2031000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000001000000000000000000F03F0700000000000000000000000000000000000000401E0008 + + + + 1 + 0 + 0 + 2 + 10000000 + + + + + + Sources + 1 + 0 + 0 + 0 + + 1 + 1 + 2 + 0 + 0 + 0 + .\Src\startup-rvds.s + startup-rvds.s + 0 + 0 + + + 1 + 2 + 1 + 1 + 0 + 0 + .\Src\principal.c + principal.c + 0 + 0 + + + 1 + 3 + 2 + 0 + 0 + 0 + .\Src\calcul_dft.s + calcul_dft.s + 0 + 0 + + + + + ::CMSIS + 0 + 0 + 0 + 1 + + + diff --git a/challenge/Project.uvprojx b/challenge/Project.uvprojx new file mode 100644 index 0000000..f6c0e7f --- /dev/null +++ b/challenge/Project.uvprojx @@ -0,0 +1,422 @@ + + + + 2.1 + +
### uVision Project, (C) Keil Software
+ + + + Simu + 0x4 + ARM-ADS + 5060750::V5.06 update 6 (build 750)::ARMCC + 0 + + + STM32F103RB + STMicroelectronics + Keil.STM32F1xx_DFP.2.3.0 + http://www.keil.com/pack/ + IRAM(0x20000000-0x20004FFF) IROM(0x8000000-0x801FFFF) CLOCK(8000000) CPUTYPE("Cortex-M3") + + + + + + + + + + + + + + + $$Device:STM32F103RB$SVD\STM32F103xx.svd + 0 + 0 + + + + + + + 0 + 0 + 0 + 0 + 1 + + .\Obj\ + CHTI + 1 + 0 + 1 + 1 + 1 + + 1 + 0 + 0 + + 0 + 0 + + + 0 + 0 + 0 + 0 + + + 0 + 0 + + + 0 + 0 + 0 + 0 + + + 0 + 0 + + + 0 + 0 + 0 + 0 + + 0 + + + + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 3 + + + 0 + + + SARMCM3.DLL + -REMAP + DARMSTM.DLL + -pSTM32F103RB + SARMCM3.DLL + + TCM.DLL + -pCM3 + + + + 1 + 0 + 0 + 0 + 16 + + + + + 1 + 0 + 0 + 1 + 1 + 4100 + + 1 + STLink\ST-LINKIII-KEIL_SWO.dll + "" () + + + + + 0 + + + + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 0 + 1 + 1 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + "Cortex-M3" + + 0 + 0 + 0 + 1 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 8 + 1 + 0 + 0 + 0 + 3 + 3 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 1 + 0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x20000000 + 0x5000 + + + 1 + 0x8000000 + 0x20000 + + + 0 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x8000000 + 0x20000 + + + 1 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x20000000 + 0x5000 + + + 0 + 0x0 + 0x0 + + + + + + 1 + 1 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 2 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 0 + 0 + 0 + + --C99 + STM32F103xB,USE_FULL_LL_DRIVER + + + + + + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + + + + + + + + + 1 + 0 + 0 + 0 + 1 + 0 + 0x08000000 + 0x20000000 + + + + + + + + + + + + + Sources + + + startup-rvds.s + 2 + .\Src\startup-rvds.s + + + principal.c + 1 + .\Src\principal.c + + + calcul_dft.s + 2 + .\Src\calcul_dft.s + + + + + ::CMSIS + + + + + + + + + + + + + + + + + + + diff --git a/challenge/Src/calcul_dft.s b/challenge/Src/calcul_dft.s new file mode 100644 index 0000000..a5913bd --- /dev/null +++ b/challenge/Src/calcul_dft.s @@ -0,0 +1,272 @@ + thumb + AREA moncode, code, readonly + export dft +N equ 64 + +dft proc + push {lr, r4, r5, r0} ; empilage de l'adresse de retour + ldr r2, =TabCos ; on met l'addr de TabCos + bl cal_comp ; on calcule Re(k) | format : 5.28 + smull r4, r5, r0, r0 ; (r4,r5) = Re(k)² | format : 10.54 + + pop {r0} + ldr r2, =TabSin ; on met l'addr de TabSin + bl cal_comp ; on calcule -Im(k) | format : 5.28 + smlal r4, r5, r0, r0 ; (r4,r5) = Re(k)² + Im(k)² | format : 10.54 + + mov r0, r5 ; On prend les 32 bits de poids fort pour convertir au format 10.22/3.29 ? + + pop {pc, r4, r5} ; dépilage de l'adresse de retour + endp + + +cal_comp proc ; r0 = x (signal), r1 = k, r2 = sin ou cos + push {r4, r5, r6, r7} + mov r3, #0 ; r3 = i + mov r5, #0 ; r5 = ik + mov r7, #0 ; r7 = 0 + +deb_somme ldrh r4, [r0, r3, LSL #1] ; r4 = x[i], LSL #1 pour faire ×2 car chaque valeur est sur 2 octets | format 4.12 + ldrsh r6, [r2, r5, LSL #1] ; r6 = cos ou sin [ik%N] | format 1.15 + mla r7, r4, r6, r7 ; r7 += x[i] * cos|sin[ik%n] | format 5.27 + + add r5, r1 ; r5 = (i-1)k + k + and r5, #N-1 ; r5 = r5 % 64 + add r3, #1 ; on incrémente i + cmp r3, #N ; + bne deb_somme + + mov r0, r7 + pop {r4, r5, r6, r7} + bx lr + endp + + + AREA Signal, DATA, READONLY + export TabSig + +; Fnor1 = 23.000 +; Ph1 = -26.565 +; A1 = 62.000 env. 50mV/3300mV +; Fnor2 = 24.000 +; Ph2 = -116.565 +; A2 = 1024.000 + +; valeurs attendues pour k = 23 : +; Re 0x0378FDBD +; Im 0x01BAD0C5 env 0.5 * Re, car tan(26.565) ~= 0.5 +; M2 0x000F0D16 986390 +; +; valeurs attendues pour k = 24 : +; Re 0xE36136DD env -0.447 * 2^30 +; Im 0x393E61CA env -2 * Re, car tan(116.565) ~= 2.0 +; M2 0x0FFFF53C env 2^28 +; +; pour les autres valeurs de k sauf les alias de 23 et 24 : +; M2 < 0x0000000F + + +TabSig + DCW 1646 ; 0 0x066e 0.40186 + DCW 3006 ; 1 0x0bbe 0.73389 + DCW 1094 ; 2 0x0446 0.26709 + DCW 2434 ; 3 0x0982 0.59424 + DCW 2465 ; 4 0x09a1 0.60181 + DCW 1066 ; 5 0x042a 0.26025 + DCW 3018 ; 6 0x0bca 0.73682 + DCW 1666 ; 7 0x0682 0.40674 + DCW 1610 ; 8 0x064a 0.39307 + DCW 3052 ; 9 0x0bec 0.74512 + DCW 1071 ; 10 0x042f 0.26147 + DCW 2417 ; 11 0x0971 0.59009 + DCW 2510 ; 12 0x09ce 0.61279 + DCW 1026 ; 13 0x0402 0.25049 + DCW 3024 ; 14 0x0bd0 0.73828 + DCW 1699 ; 15 0x06a3 0.41479 + DCW 1562 ; 16 0x061a 0.38135 + DCW 3080 ; 17 0x0c08 0.75195 + DCW 1083 ; 18 0x043b 0.26440 + DCW 2374 ; 19 0x0946 0.57959 + DCW 2553 ; 20 0x09f9 0.62329 + DCW 1015 ; 21 0x03f7 0.24780 + DCW 2995 ; 22 0x0bb3 0.73120 + DCW 1746 ; 23 0x06d2 0.42627 + DCW 1531 ; 24 0x05fb 0.37378 + DCW 3072 ; 25 0x0c00 0.75000 + DCW 1124 ; 26 0x0464 0.27441 + DCW 2329 ; 27 0x0919 0.56860 + DCW 2568 ; 28 0x0a08 0.62695 + DCW 1041 ; 29 0x0411 0.25415 + DCW 2948 ; 30 0x0b84 0.71973 + DCW 1781 ; 31 0x06f5 0.43481 + DCW 1535 ; 32 0x05ff 0.37476 + DCW 3033 ; 33 0x0bd9 0.74048 + DCW 1170 ; 34 0x0492 0.28564 + DCW 2310 ; 35 0x0906 0.56396 + DCW 2547 ; 36 0x09f3 0.62183 + DCW 1087 ; 37 0x043f 0.26538 + DCW 2910 ; 38 0x0b5e 0.71045 + DCW 1782 ; 39 0x06f6 0.43506 + DCW 1570 ; 40 0x0622 0.38330 + DCW 2986 ; 41 0x0baa 0.72900 + DCW 1194 ; 42 0x04aa 0.29150 + DCW 2327 ; 43 0x0917 0.56812 + DCW 2502 ; 44 0x09c6 0.61084 + DCW 1127 ; 45 0x0467 0.27515 + DCW 2904 ; 46 0x0b58 0.70898 + DCW 1749 ; 47 0x06d5 0.42700 + DCW 1618 ; 48 0x0652 0.39502 + DCW 2959 ; 49 0x0b8f 0.72241 + DCW 1181 ; 50 0x049d 0.28833 + DCW 2370 ; 51 0x0942 0.57861 + DCW 2459 ; 52 0x099b 0.60034 + DCW 1138 ; 53 0x0472 0.27783 + DCW 2933 ; 54 0x0b75 0.71606 + DCW 1702 ; 55 0x06a6 0.41553 + DCW 1649 ; 56 0x0671 0.40259 + DCW 2967 ; 57 0x0b97 0.72437 + DCW 1140 ; 58 0x0474 0.27832 + DCW 2414 ; 59 0x096e 0.58936 + DCW 2444 ; 60 0x098c 0.59668 + DCW 1112 ; 61 0x0458 0.27148 + DCW 2980 ; 62 0x0ba4 0.72754 + DCW 1668 ; 63 0x0684 0.40723 + + + + AREA Trigo, DATA, READONLY + export TabSin + export TabCos + +TabCos + DCW 32767 ; 0 0x7fff 0.99997 + DCW 32610 ; 1 0x7f62 0.99518 + DCW 32138 ; 2 0x7d8a 0.98077 + DCW 31357 ; 3 0x7a7d 0.95694 + DCW 30274 ; 4 0x7642 0.92389 + DCW 28899 ; 5 0x70e3 0.88193 + DCW 27246 ; 6 0x6a6e 0.83148 + DCW 25330 ; 7 0x62f2 0.77301 + DCW 23170 ; 8 0x5a82 0.70709 + DCW 20788 ; 9 0x5134 0.63440 + DCW 18205 ; 10 0x471d 0.55557 + DCW 15447 ; 11 0x3c57 0.47141 + DCW 12540 ; 12 0x30fc 0.38269 + DCW 9512 ; 13 0x2528 0.29028 + DCW 6393 ; 14 0x18f9 0.19510 + DCW 3212 ; 15 0x0c8c 0.09802 + DCW 0 ; 16 0x0000 0.00000 + DCW -3212 ; 17 0xf374 -0.09802 + DCW -6393 ; 18 0xe707 -0.19510 + DCW -9512 ; 19 0xdad8 -0.29028 + DCW -12540 ; 20 0xcf04 -0.38269 + DCW -15447 ; 21 0xc3a9 -0.47141 + DCW -18205 ; 22 0xb8e3 -0.55557 + DCW -20788 ; 23 0xaecc -0.63440 + DCW -23170 ; 24 0xa57e -0.70709 + DCW -25330 ; 25 0x9d0e -0.77301 + DCW -27246 ; 26 0x9592 -0.83148 + DCW -28899 ; 27 0x8f1d -0.88193 + DCW -30274 ; 28 0x89be -0.92389 + DCW -31357 ; 29 0x8583 -0.95694 + DCW -32138 ; 30 0x8276 -0.98077 + DCW -32610 ; 31 0x809e -0.99518 + DCW -32768 ; 32 0x8000 -1.00000 + DCW -32610 ; 33 0x809e -0.99518 + DCW -32138 ; 34 0x8276 -0.98077 + DCW -31357 ; 35 0x8583 -0.95694 + DCW -30274 ; 36 0x89be -0.92389 + DCW -28899 ; 37 0x8f1d -0.88193 + DCW -27246 ; 38 0x9592 -0.83148 + DCW -25330 ; 39 0x9d0e -0.77301 + DCW -23170 ; 40 0xa57e -0.70709 + DCW -20788 ; 41 0xaecc -0.63440 + DCW -18205 ; 42 0xb8e3 -0.55557 + DCW -15447 ; 43 0xc3a9 -0.47141 + DCW -12540 ; 44 0xcf04 -0.38269 + DCW -9512 ; 45 0xdad8 -0.29028 + DCW -6393 ; 46 0xe707 -0.19510 + DCW -3212 ; 47 0xf374 -0.09802 + DCW 0 ; 48 0x0000 0.00000 + DCW 3212 ; 49 0x0c8c 0.09802 + DCW 6393 ; 50 0x18f9 0.19510 + DCW 9512 ; 51 0x2528 0.29028 + DCW 12540 ; 52 0x30fc 0.38269 + DCW 15447 ; 53 0x3c57 0.47141 + DCW 18205 ; 54 0x471d 0.55557 + DCW 20788 ; 55 0x5134 0.63440 + DCW 23170 ; 56 0x5a82 0.70709 + DCW 25330 ; 57 0x62f2 0.77301 + DCW 27246 ; 58 0x6a6e 0.83148 + DCW 28899 ; 59 0x70e3 0.88193 + DCW 30274 ; 60 0x7642 0.92389 + DCW 31357 ; 61 0x7a7d 0.95694 + DCW 32138 ; 62 0x7d8a 0.98077 + DCW 32610 ; 63 0x7f62 0.99518 +TabSin + DCW 0 ; 0 0x0000 0.00000 + DCW 3212 ; 1 0x0c8c 0.09802 + DCW 6393 ; 2 0x18f9 0.19510 + DCW 9512 ; 3 0x2528 0.29028 + DCW 12540 ; 4 0x30fc 0.38269 + DCW 15447 ; 5 0x3c57 0.47141 + DCW 18205 ; 6 0x471d 0.55557 + DCW 20788 ; 7 0x5134 0.63440 + DCW 23170 ; 8 0x5a82 0.70709 + DCW 25330 ; 9 0x62f2 0.77301 + DCW 27246 ; 10 0x6a6e 0.83148 + DCW 28899 ; 11 0x70e3 0.88193 + DCW 30274 ; 12 0x7642 0.92389 + DCW 31357 ; 13 0x7a7d 0.95694 + DCW 32138 ; 14 0x7d8a 0.98077 + DCW 32610 ; 15 0x7f62 0.99518 + DCW 32767 ; 16 0x7fff 0.99997 + DCW 32610 ; 17 0x7f62 0.99518 + DCW 32138 ; 18 0x7d8a 0.98077 + DCW 31357 ; 19 0x7a7d 0.95694 + DCW 30274 ; 20 0x7642 0.92389 + DCW 28899 ; 21 0x70e3 0.88193 + DCW 27246 ; 22 0x6a6e 0.83148 + DCW 25330 ; 23 0x62f2 0.77301 + DCW 23170 ; 24 0x5a82 0.70709 + DCW 20788 ; 25 0x5134 0.63440 + DCW 18205 ; 26 0x471d 0.55557 + DCW 15447 ; 27 0x3c57 0.47141 + DCW 12540 ; 28 0x30fc 0.38269 + DCW 9512 ; 29 0x2528 0.29028 + DCW 6393 ; 30 0x18f9 0.19510 + DCW 3212 ; 31 0x0c8c 0.09802 + DCW 0 ; 32 0x0000 0.00000 + DCW -3212 ; 33 0xf374 -0.09802 + DCW -6393 ; 34 0xe707 -0.19510 + DCW -9512 ; 35 0xdad8 -0.29028 + DCW -12540 ; 36 0xcf04 -0.38269 + DCW -15447 ; 37 0xc3a9 -0.47141 + DCW -18205 ; 38 0xb8e3 -0.55557 + DCW -20788 ; 39 0xaecc -0.63440 + DCW -23170 ; 40 0xa57e -0.70709 + DCW -25330 ; 41 0x9d0e -0.77301 + DCW -27246 ; 42 0x9592 -0.83148 + DCW -28899 ; 43 0x8f1d -0.88193 + DCW -30274 ; 44 0x89be -0.92389 + DCW -31357 ; 45 0x8583 -0.95694 + DCW -32138 ; 46 0x8276 -0.98077 + DCW -32610 ; 47 0x809e -0.99518 + DCW -32768 ; 48 0x8000 -1.00000 + DCW -32610 ; 49 0x809e -0.99518 + DCW -32138 ; 50 0x8276 -0.98077 + DCW -31357 ; 51 0x8583 -0.95694 + DCW -30274 ; 52 0x89be -0.92389 + DCW -28899 ; 53 0x8f1d -0.88193 + DCW -27246 ; 54 0x9592 -0.83148 + DCW -25330 ; 55 0x9d0e -0.77301 + DCW -23170 ; 56 0xa57e -0.70709 + DCW -20788 ; 57 0xaecc -0.63440 + DCW -18205 ; 58 0xb8e3 -0.55557 + DCW -15447 ; 59 0xc3a9 -0.47141 + DCW -12540 ; 60 0xcf04 -0.38269 + DCW -9512 ; 61 0xdad8 -0.29028 + DCW -6393 ; 62 0xe707 -0.19510 + DCW -3212 ; 63 0xf374 -0.09802 + + END \ No newline at end of file diff --git a/challenge/Src/gassp72.h b/challenge/Src/gassp72.h new file mode 100644 index 0000000..6cfaee4 --- /dev/null +++ b/challenge/Src/gassp72.h @@ -0,0 +1,115 @@ +/** + * Bibliotheque GASSP 2013-02-15 + * + * GPIO - ADC - Sequenceur - System Timer - PWM - 72 MHz + * + */ + +// STM32F10X_CL : pour le STM32F107 "Communication Line" +// STM32F10X_MD : pour le STM32F103 "Medium Density" + +//#define STM32F10X_MD // 2019 fix for Keil 5.23 + +#include "stm32f10x.h" + +// horloge systeme (config statique a 72 MHz pour le STM32F103) ------------ +void CLOCK_Configure(void); + +// Timers 1, 2, 3, 4 ------------------------------------------------------- +// la duree entre deux debordements successifs doit etre donnnee en periodes +// d'horloge CPU (typiquement 72 MHz) +void Timer_1234_Init_ff( TIM_TypeDef *Timer, u32 Duree_ticks ); + +// activation d'une fonction de traitement de l'interruption timer (callback) +void Active_IT_Debordement_Timer( TIM_TypeDef *Timer, char Prio, void (*IT_function)(void) ); + +// bloque le timer +#define Bloque_Timer(Timer) Timer->CR1=(Timer->CR1)&~(1<<0) + +// Lance timer +#define Run_Timer(Timer) Timer->CR1=(Timer->CR1)|(1<<0) + +// PWM (basee sur un des Timers 1, 2, 3, 4 --------------------------------- +// la periode doit etre donnee en periodes d'horloge CPU (typiquement 72 MHz) +// la fonction rend la pleine echelle ou resolution, c'est a dire la plage +// de valeurs acceptees pour moduler la largeur d'impulsion +vu16 PWM_Init_ff( TIM_TypeDef *Timer, char Voie, u32 Periode_ticks ); + +// Timer systeme "SysTick" ------------------------------------------------- + +// la periode doit etre donnee en periodes d'horloge CPU (typiquement 72 MHz) +void Systick_Period_ff( unsigned int Periode_ticks ); + +// activation d'une fonction de traitement de l'interruption timer (callback) +void Systick_Prio_IT( char Prio, void (*Systick_function)(void) ); + +#define SysTick_On ((SysTick->CTRL)=(SysTick->CTRL)|1<<0) +#define SysTick_Off ((SysTick->CTRL)=(SysTick->CTRL)& ~(1<<0)) +#define SysTick_Enable_IT ((SysTick->CTRL)=(SysTick->CTRL)|1<<1) +#define SysTick_Disable_IT ((SysTick->CTRL)=(SysTick->CTRL)& ~(1<<1)) + +// ADC - DMA --------------------------------------------------------------- +// Analog-to-Digital Conversion, Direct Memory Access + +// la duree d'echantillonnage doit etre donnee en periodes d'horloge CPU (typiquement 72 MHz) +// la fonction rend la duree totale de conversion (meme unites) +u32 Init_TimingADC_ActiveADC_ff( ADC_TypeDef * ADC, u32 Duree_Ech_ticks ); + +// choix d'un canal ADC unique +void Single_Channel_ADC( ADC_TypeDef * ADC, char Voie_ADC ); + +// la periode de repetition des acquisitions doit etre donnee en periodes d'horloge CPU +// Les sources de déclenchement possibles : +#define TIM1_CC1 0 +#define TIM1_CC2 1 +#define TIM1_CC3 2 +#define TIM2_CC2 3 +#define TIM4_CC4 5 +void Init_Conversion_On_Trig_Timer_ff( ADC_TypeDef * ADC, char Source, u32 Periode_ticks ); + +// initialisation d'acquisition en mode DMA +// Ptr_Table_DMA doit pointer sur un espace memoire suffisant pour le nombre d'ech. demande +void Init_ADC1_DMA1( char Circ, vu16 *Ptr_Table_DMA ); + + +// Lance une DMA sur le nombre de points spécifie. Les resultats seront stockes +// dans la zone de RAM écrite est indiquée lors de l'appel de la fonction Init_ADC1_DMA1 +void Start_DMA1( u16 NbEchDMA ); + +// arret DMA +#define Stop_DMA1 DMA1_Channel1->CCR =(DMA1_Channel1->CCR) &~0x1; + +// fonction d'attente (bloquante) +// la duree depend de la periode d'acquisition et du nombre d'echantillons +void Wait_On_End_Of_DMA1(void); + + +// GPIO -------------------------------------------------------------------- + +// Sens +#define INPUT 'i' +#define OUTPUT 'o' + +// Techno pour pin en entrée (INPUT) +#define ANALOG 0 +#define INPUT_FLOATING 1 +#define INPUT_PULL_DOWN_UP 2 + +// Techno pour pin en sortie (OUTPUT) +#define OUTPUT_PPULL 0 +#define OUTPUT_OPDRAIN 1 +#define ALT_PPULL 2 +#define ALT_OPDRAIN 3 + +// La fonction initialise n'importe quelle broche de port (entrée, sortie, techno....) +// Exemple : +// Port_IO_Init(GPIOB, 8, OUTPUT, OUTPUT_PPULL); +// Place le bit 8 du port B en sortie Push-pull +// Renvoie 0 si tout est OK, et 1 s'il y a un problème (plage d'entrée non respectée) +char GPIO_Configure(GPIO_TypeDef * Port, int Broche, int Sens, int Techno); + +// Spécifier le numéro de broche (0 à 15) +// exemple : Port_IO_Set(GPIOB,8); +#define GPIO_Set(GPIO,Broche) GPIO->BSRR=(0x01<BRR=(0x01<_*eE$!0Zy1iT%yxOak-nFjx{-M^>uG3!cE}*u9jgkTv_WwNR zyzjgdJ_7!BfAzrRIsfN*&T~HB^ZmX>i^Kh$Jxj8#ccr>Y3zUBAUze-uhJ`g!C6pzE zSSUpLz!&>n^^y?h`xQSZMA?eJ+;91lLL`5I^^t+#^2oZ#`ZaY8-e6tlKx9)leBwfa z;Of<)1KMl5gWjI-`t{vwgQj}x#ui3aZ+%K(od)II3?%xpUT_0>)A6(ua zSwk^)Pa>s=I1z#66hpAF%`1oomfh|TukTuGgon6seOIt;b+Dneu1esKN>|l6st8^s zwK@jE{R7f_R~RLLbiqF7#Kab(-j+6Ra}fDh9a*!nzgtMWw0mHApw-*boW%YV)DBdY z6cVgXLZpVYm$nDmET$XRhgYF&eVqeAOSrA?|$nl`C6Y1*XPq-m?Yw6saJNz*3P zCQX}Es}=kt2CJ%TYJ>E&O~mvR%1(irV?+0<-u|xcb=~W^)4(H`lo?G`KHBYfwX!`5 zZ}{0mYHQg-ID&@F+Epsn!1_*^2yeJ=0MD695w&`6%7f1j!X53_2OO;G3AkngMh=sG zM+?Q?fJnN7?Hku_=oTIKZy1Pl-WzQ1kMtt1N!$%a*96GD;QbqxQvjnk$_jUN2D{dU zD|*$SQ&qE|a#3|n&5hMAmvxk>s;peFV1dh3yO1R0LRlx;mU%Tz!;mALCLAJ(gec8n zep)S)Qjsk(g$}<1zw)DhYTJ1r!*|BNqdqNm#vhG%#zf!gz)<)!bNK+b^V>($HS*h;v&H9UYWIoakDG~adsn>HmUwtYdps%m z-%6sDd@%mxR72>(y3E_ZadZ_4xIY) z3ETBLYQ$FJicf=2b5AR|I({{Ly8G&q8SzE%+1!gta^fBE+1(u_+3{ZZ(%iiz8S%aF zrMvf*puF6kPd}K^aO`!I*C5KP0p(>!S-ppT0FCJv?f@_eGCt*!RPC81ld zmA`3a-uHxSL44NAw9+Z>`ERRTu%JhL6wT02W}H~!ZD8G!_>|I|_tHy-PknwO{nX6# zu@{!yh9|4X{?VY)yQ!@bHgn_CN}VZswYSYr(W`8m4?R!8Q2iUfEr;yJp4$qS9!tM- zF7p$wmLE+lP4`XnJ?=Zu;~9%O4}=c%xW+;*q8W({&2y~Ib09SH<(gK_JtMANug5A| zb$3o&hp(d5=FX1WuD8Y7646H8ogPmEx2)Cf*5YT~b6U^N&l+v=75PfJMMZrcpW~y^ z`vT6g9cU#xE-mKrxNvJ8;nY2%RP#Lg$)S-GZyZ=6#Q3d36ncb6;5QGy6?G!I81%zB zakv4rq+T3u2K{Qih~Eynw_Zehy_lPNqJtH6Vm@p-glFcw&DY&3Un?fb zm-CRf$D453yrH({r|PxXZOyYnx0${v83k9gHW&1@jYVg-w9F1UUv(a8^ot&m(1l*= zhz;; zU)$`cnH4H*YN?*xJPR7Pheh$zA!tH+=Q5GdZ1u;yxdn)|Z|SVS&Yq%#rsX$19?J2( z8QR%X2lO~3;x(-&C!tR}H994b2_0R_L>h@d6=`xpa&mNvN>?V*1&OK~u6F^4dMA?m zp@@s$;U{#DfSW>?+67$QvR0S(dhfh>E*gX*m_g5X)mBuw?y27xS=;4WxTy9kqOO0P z*Xt_pbd~p-!`_?&@U9G)RNE_G1%AVZ5+(p=GdOGBYh}s zr+t@gxBi$`m$z2`b>7$9N|*G;;jhozbgnM=+4#{M;m4R9I6({WBllC_eV}!DUmr}{ zX5Vhx0o%YX{K&1c3Go1Eect9l$F_{^={wSf>^p6{NXtbEaPL9qUC{ICOlJ)t4%%h; z)#W`jNMQ~Bhv0jlWAG`RY#zOGu2?FxG^#krekZ;H2DuhWFjZ5UE`BYq9sCLP!?I&3DH2*Ekrv} zSfuo1xiAtdKDFVjYlYaX@FNO8q3|;bKd>-NuJw+5b8zJh#41y@~b&M!FnK#ilWL*O}8g5o0B1uO{W}+<<#ZFp2 z(J7Eaq~l@PM>Io-w-l!I5*|~S`Z&UrPSSS}1$HZ3s<2<-7KJGvq~E9Tpu$56Kcg_^ zgX}%8@BxKiSNKhZ-%*&JL(>0H;UfxE z!lGNWL{_=o%ewE|*u7!E?S^!1WR(a8!`JKi^=cEWUbk^=5>$7Y{w}Mat1Gf8 zDG7I3)GW3-yESn3v-+T=Rlrkcr98*i39Io|h6?$%vwPjABZA58=- ztNe)@h>S0^A4&PSsDhN9yUTf@{ZMRfOx#yB<2a8DHGswwT+`ndw6+iT4WfOZUv5^C z2U)CU4i%8#xm%st-rVlxe(bz-)NQJDx4RqM&F*@4hr7MeU3XJUb@d%BwN-btR9CrI z+|*K4R8_FZEle8MnHdyyRD zUeFAUs zA0Bq0J3vfT$vZbv=CrW1i~mw^V*VQ=4ll(S+2|M9`6RI#n*-JgjH0Hq2z9nc5@(dg znHBhfGv@j}@wL`9njYd47LL zbJ1SUoIs$*;Vr>hPq<1TclZRaN*$phtO&6OQF$$edhHroAC8GzPmW$q{6w_xD(255 zenLEaa`Z~98(j&T$b&71Pp)m1Z!9YOp=lh>DW)Qv^Ht54?cY+bW3{;jtMV!SzNK0I z)Bh(ElztibIq*Y)IdzX1#DMPtrL|}+e$O@8#qHPW;_APL0zbExv))uypImK9#+Pob zDU;QC(PiT0FD);;Osqsvo^J{3&@LPXGa%D#hR;}Dk$)IJ>+-4=*nx*{1}KH2sb?WD zbteWco`6dx;JFGTNUE!Wz;LwQsG89J7EJ3WOom`Z z&Xc*%9F_(!ZC{0l`+n**kue%MmTB~`W7(u@_6G7{`YXf@luxa}b)I}41PvIj9f2{Dh z!lxCc3L^b%qOkw}Xr6g_GfZ=ihndGY2c4Fa%?an8sWZZqBh!gTs(#EUXmbiv=L^q< zzHCz-IoUC~g}=yD2Mt2BFQ)4XvYir@E}fra192n9A8JAD$kRrR*y_~KObuQLpOQ!f zFf5J0hsV|Qla`@^rT27x)`)33n@C8%BU22rPw6;$RV?f@4wIua4d7Rck(m>UZ3c7R zLJA^nHWU1TypQ~(mnpRgIv%9I?C6OiXCzKsWfwtW$XN&Z;BJ;UEhnib1;*cI2skF8 zZRd#nCd@#QJXK#(?_bq4cGUhtK^)R=cxh>3ff?LYmX67zst_$4h z%w5XdI_7%7J$;z$3fHtU@xJDY%+*E%bM=^Qo``8K{AFG`c=plWx%z0^Trp~BVdhiP z3w`inT8X2q^fz;Q+Kz3>&OWYZw*(V*R z=OlUA>88%y__N0y8UOym8ra=-j@>n(B;T;Bcqw)bJ;Uyr5Kd&aP+?=P`132S0P}~ek<*-CEf9}*lIH!cYB(y(L_hAHpg^W zlO0hp*wlm4IJ=lAbt+$EKgZa`xzOk;SIXz##hGv&=z?1UU(P{LwUocW7>HWDgDTB* zs6;p(KSb2h{Y$pwo1MMcqQonZH?j`?5L+2#jilOp;;^Cg49ydb2$Jh|u$HqR`3If0 zPJ^5p_oN_^;glXb&&+KACPSq%Q#hhv&z5>Z4gm_t`FzS~W)t^7$ZK_t%+W|^S&xGu z^YL4fN%s+L#lxA!(kE=BBu6-@!+!_p;vQcYk|W$?>+>pHc3F6dW1FjtqcF#|iFaJ~ z9!U57*}omPCFG43!8cl7JRWUJi;ejYN9caVr-3)apR!JZIlA}*IDcf$N6fK{qu^BX zY5Nt!SMWWUtYIhLgPAf+Yj08fA#QbKTkgR;;%is;J^t4OiE%^5Q?TQOg{))8S-#Yc z`ZgC$MEt~(YZjhvF2Uwz+lAp0e6u*iT=$tmX zhw}c>bal_f0e_bA%d~Ix<+v)ND||WXzDZ)K-8a?uBmW>uaKF5768a%-mmK60+^0(L zIh4+Gtn)Xj1iuT;_n7k?Rf69Jhtj>p=i)rSd@3=1=+yXU71^5#4&gRNU!iN;=E9L} zBZE0ESCsBCI1lZ{>3&*lSMzrw-Z9ZR)bjoC0giWj^KT{A+lSb+#}^w>=C_ zlsVsEj@|ZkaJKFw?X6pA-Z8CcBji(KU&jeP-5GcQcLpA4z8W_R#D=y+-2M8vsG?Y= z#x^RA0chOE8qp3zV>R38RT}G|5s@}bjUa3ED2+AH2uT}W!-n(KzC+7eMv%j0E&C!3 zW1_3Q^?8-U)|L+=4GGQO-1>32nRNop(d|pY@iV7^Id*$JIMe1LXT`UIKP5IjZ@CqB)jbcrdw@_fhyBOX61QC9X2> zIpB<&{BYMOS_pcz@)Q4Z-5E~D8O}u@{_htkk8##I0j-?)3HE;u|CIRW?Eeh@wD@Q2 zA7e}I_@6Fd=?|>+2e$MH`#)hzAG7~sw)7GEKVnNb{4LW^J2|nm-7SUolJt*WPtR~4 z^!&h^wl&Goz_|__8+7f^-M0I!6y0rGlN_nLZR_Ap?Yc)j^Sy&x`p}-Kx0vCpQqQ z+4}76BPk)DwQyv}XSWvZ=_%A;J*sQc`k-r1q;Qwe5WBUIaqS#C0 z`Qk^%HOM*bo!%>X~=~vll`DCjn5ZUD(Hv*<|~1nk-9MvzNhK&@QQ$| zDs!m5@Cormfj0Y_o~yjen_Sg7(Hx)T{*t-h_TI)^+N;)m&CO4vk84rAcoTZ@7q}N+ zs(SH8^w5>8<5j(Q9XK~IXNl^?7lR{Qc{^t(GHiKUv@#povWA|<7R%c?#hbT9#5Gsm z?%4^OEpKbyZtCrc&K~n@U_2Hjx@UGmx8)5IbrBt!O?uJ1A=Zz!eSUVsH@7*d9klH| zKrMNu?#d%sHV(*U!L_d@pY3&G}$*>+H?8weG+{n{TrXBa-V#CN5AmNG@J*wf^r+y+?3$k?O z?2PI`*2=D?T_{6&A9&&|;E6Rfb$BYzJ+D0(J%!fVH?nPoZyL|koQEFtJ1fNy?$zM7 z3x0|bm@*@T5P?)7XE>NBbpJvm;LtzGKV~~ z?gM8H>qTLu3(vhH`mOjX6^mWi5lc|TVizkpmTnbG7sqm!ip7OkmireXmU{wz#Bw|P zR|Eox3V#HDx z7(y%y*}o*P6R|7-r&h*-TkcgHOI7@O6^m0iOXtSst5}?(jAL1#@^S;m;x=Llrp1c< z9>h`_coVS{vj4ikKOq)3IJ1mc+VeRUx`leBvaI1ejp~9<8C* zs-MS=G*LU68}lF?)QY6e=c-ITV_nwVBU=&qqmL!H6-oam+=@O1N9s{4g0Ido_)Rko zYDIHn*p5UTb`{6_Dvl3Q;-EIfcJ}@Yw;}0&huhGvz%k-*sW`%B9Mp#9#tx@b91a!7 zKdCt0w8p_Li0nl7{*+sg^#235pr3%F;y??65Ba#>jDuQGX)MZdI8_`ks5t&EHIAS? z_Fw#B=m*?-(9;ZkA8lvkBitec$BY4e55+)jWb6dFO zJ{EtN?Nhy##U5n)cJTl-!RP+vA-2Cs*{53D;4g*!ja+Me?Cj!78vhNZRw*S@m z8n#b$Ru)4qg8VteD%g)G`#o&`tI|H#*ggLFu>TdVu@&sUn``WDaF$E^sIlAGenq^E z?aTT?{{j0>(FFS)%KkF8?=$St=2%0rva3t@y#gUH+kH!i6!w5&des&hK1Eo0))8g469?62guQVC8u*+)y62m2NAGG(7y%A8nE~z&28l>_UCh3$p`03X}>)W_NkrdzL}We+GEXyGg@lL^Tf*lBHZP2hY$N8!du8Wl~-LWv7rQR;{yurGCmppZ_aKChC z54b01Y&dor`Tr8rN~G;_&qzuw`KiaQ>jmBeSgk*k_cfQ&CB28>zt~;;!_fIXbd1X$ z`6?{kVIRe>F7LrX`!?HlI)^c2{n%XoDThhQ+$vlpw$$@EeVYcewq-}7-7h0(+o=#v}4kKS4My28YxGqmF=2Mov09#NQ*OlN2x0F&RqzXqn{8u)Es zO0I!_3hc7rzXf(%@Cb0J1wRfv-+~_jrsvAAw*k1;g1dm}+|H2S0Zi@B!1PXu$AWJJ zZm{4|V7~=l1>9o6S-|ZUdg>zd7Ov{OpR@3kBq=T@^|?jHn_CXcN&yTFSEPwJX^snm`aD`0e;e7#Bci5z5s z)Zw&i)Wt4f*w%D=A?DefHKC0QJ7NIPG`>r$i+Z~ADy86fAJYB@rSWIK2lHhzhs$DO z6eo6?c$Om2#P{h1mj9rO4Foi5+PR_%c}a&3y@s;~@1FFt#emQjqvyke*C{d%@~b$x z`ZluZSS0j=Yz_Ii6CT*o^jxp@3Ek&?dKTG1S@9#g1CNqBTc_l@ko0F+*-3v7pc|vh zY(LjGmLe7>$3Thn0sZm26the+`F=;0#Hi2SZK;*8OS8ER)E4v%;_+^6pRmKlZ@O-oQzu2!XljU z%j{DKa>OmBI>SXk{Ic+X-%S*MRuM%*rDrm$L*6~gx?R2xm(?c3BZ~hRQShH63jQ-h zabf(2L}7=@EDKqAMe*NIbd=~{;hi+1(2EmAJjaN(%XeOge^T-3K_tGDC=y$sXem*| zUr7}4KS8uvj)|0?Y&==|G_*ycPP7-IIp|x7qJ(OR=Ao}7iVk)$(dj~Xh?b*IB#P(P zPqYGkAW;-#JJIXW=MkNWzK&=m`Z%Kb=-Y@^p;C!ng>ocXjrj>4j;vb{55^bDZxd0Z zznv)3e>YLoW{(5je|sQ7UEM-D$mnIQ7`l!6Qw^} z(R`w)7dKJlXFgHnr&KT)&`4^gy( z2BK&eexfyKS43x_9TCNEB~jFKh$!m4i)b0z1<~u!E{LMu`-q|)3=l=VZzhU%@E}pt zdz2{J!4T10vk#8qaq!&>NeICkzD9Wx&;U0yD6yBroh{F36ensKK3csuHdkRx0 zM)s+nAp6u$5T33u^%I2WE4)JCl?wMMJfQH9!g~}RQFx!iFDd+r!lMemqwp8HBlZ9B zoj1GymwbWk!Y{*F-+5bIy)p8D`3BtT>J*SP_Jv-W>z8lM8L#IVZ_$~TsZ%aQ204ht)24;j$q-fX`Lc3Q21e ztyUBto=bj9iq)(T+E$1_R#?SvbMgaDA9t%wg*B;AzWQk@n_-Q{MsJ96-$16!uu^J< zH5!RhHX1_;G{Z`%8P=#orEFAI3N*tSg`Xld(`@F{)Hh@Ka=+M`?4)ol`Y&+V6%zq= z=@@~@VG<{&8$w_XB3}cs6EEqoo=_Z28%Rkx%s*uyxi(@h=8$m8w)g{YhA^vv|I*IU z1nbPVQ8F|iejgI%Kj!A0z`G(OHveGWg7+8*PH^@&jdkJSB{MLM#jMtFnEZvp#*dv|u3`rgs)O~2~z zTUvhfOxqT9Q7-&P_p?#pcCRK(}TKSv!Msr4L(UoWT<9U2L9k z%6wrRUm-iQ7bz&pjMOFU8hph$;oii;lp?rBwpkX^SviN8=^BB za`~T#IDH@M?AhMB=-^lDi1&rgVa%p5@hHX+d`VAZ)Ta`SuPs#~|Cf8_aj`It3w&b< z%URQ10iRnT@>5S(pEq#sIRa!94t)i$kIk8a-fxlm0b1Gf`Mm9B?FSWR;<#&^^%44EVc$j7WN&eezUM2 zfh9TRit8{7g9eu5A`ANw^+Yk0H4%mWGNKrRRuF~$Dxz51_Yj4CRPpx^MS1>^DC|G4 z_%9NLeOiB${_8|x|1F}h{|-^u{|!;t|Bxu`A0rC=PZj?RQP^)mEzvh))&lG3pZkbn z#CuTTsKWac-mmaMgHhUSE{B8B0CiM7ayZCb?6OcBWBaO zh#GHLnXD{f&!l$;<%a;e^`K~VrsrPkd|3X9lhNY*=I{*G^2eb<#pvW;labt xGhKeC%82wddAik$S_V^5m^Jed=A8f7>> +;******************************************************************************* +; THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS +; WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. +; AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, +; INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE +; CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING +; INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. +;******************************************************************************* + +; Amount of memory (in bytes) allocated for Stack +; Tailor this value to your application needs +; Stack Configuration +; Stack Size (in Bytes) <0x0-0xFFFFFFFF:8> +; + +Stack_Size EQU 0x00000400 + + AREA STACK, NOINIT, READWRITE, ALIGN=3 +Stack_Mem SPACE Stack_Size +__initial_sp + + +; Heap Configuration +; Heap Size (in Bytes) <0x0-0xFFFFFFFF:8> +; + +Heap_Size EQU 0x00000200 + + AREA HEAP, NOINIT, READWRITE, ALIGN=3 +__heap_base +Heap_Mem SPACE Heap_Size +__heap_limit + + PRESERVE8 + THUMB + + +; Vector Table Mapped to Address 0 at Reset + AREA RESET, DATA, READONLY + EXPORT __Vectors + EXPORT __Vectors_End + EXPORT __Vectors_Size + +__Vectors DCD __initial_sp ; Top of Stack + DCD Reset_Handler ; Reset Handler + DCD NMI_Handler ; NMI Handler + DCD HardFault_Handler ; Hard Fault Handler + DCD MemManage_Handler ; MPU Fault Handler + DCD BusFault_Handler ; Bus Fault Handler + DCD UsageFault_Handler ; Usage Fault Handler + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD SVC_Handler ; SVCall Handler + DCD DebugMon_Handler ; Debug Monitor Handler + DCD 0 ; Reserved + DCD PendSV_Handler ; PendSV Handler + DCD SysTick_Handler ; SysTick Handler + + ; External Interrupts + DCD WWDG_IRQHandler ; Window Watchdog + DCD PVD_IRQHandler ; PVD through EXTI Line detect + DCD TAMPER_IRQHandler ; Tamper + DCD RTC_IRQHandler ; RTC + DCD FLASH_IRQHandler ; Flash + DCD RCC_IRQHandler ; RCC + DCD EXTI0_IRQHandler ; EXTI Line 0 + DCD EXTI1_IRQHandler ; EXTI Line 1 + DCD EXTI2_IRQHandler ; EXTI Line 2 + DCD EXTI3_IRQHandler ; EXTI Line 3 + DCD EXTI4_IRQHandler ; EXTI Line 4 + DCD DMA1_Channel1_IRQHandler ; DMA1 Channel 1 + DCD DMA1_Channel2_IRQHandler ; DMA1 Channel 2 + DCD DMA1_Channel3_IRQHandler ; DMA1 Channel 3 + DCD DMA1_Channel4_IRQHandler ; DMA1 Channel 4 + DCD DMA1_Channel5_IRQHandler ; DMA1 Channel 5 + DCD DMA1_Channel6_IRQHandler ; DMA1 Channel 6 + DCD DMA1_Channel7_IRQHandler ; DMA1 Channel 7 + DCD ADC1_2_IRQHandler ; ADC1_2 + DCD USB_HP_CAN1_TX_IRQHandler ; USB High Priority or CAN1 TX + DCD USB_LP_CAN1_RX0_IRQHandler ; USB Low Priority or CAN1 RX0 + DCD CAN1_RX1_IRQHandler ; CAN1 RX1 + DCD CAN1_SCE_IRQHandler ; CAN1 SCE + DCD EXTI9_5_IRQHandler ; EXTI Line 9..5 + DCD TIM1_BRK_IRQHandler ; TIM1 Break + DCD TIM1_UP_IRQHandler ; TIM1 Update + DCD TIM1_TRG_COM_IRQHandler ; TIM1 Trigger and Commutation + DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare + DCD TIM2_IRQHandler ; TIM2 + DCD TIM3_IRQHandler ; TIM3 + DCD TIM4_IRQHandler ; TIM4 + DCD I2C1_EV_IRQHandler ; I2C1 Event + DCD I2C1_ER_IRQHandler ; I2C1 Error + DCD I2C2_EV_IRQHandler ; I2C2 Event + DCD I2C2_ER_IRQHandler ; I2C2 Error + DCD SPI1_IRQHandler ; SPI1 + DCD SPI2_IRQHandler ; SPI2 + DCD USART1_IRQHandler ; USART1 + DCD USART2_IRQHandler ; USART2 + DCD USART3_IRQHandler ; USART3 + DCD EXTI15_10_IRQHandler ; EXTI Line 15..10 + DCD RTCAlarm_IRQHandler ; RTC Alarm through EXTI Line + DCD USBWakeUp_IRQHandler ; USB Wakeup from suspend +__Vectors_End + +__Vectors_Size EQU __Vectors_End - __Vectors + + AREA |.text|, CODE, READONLY + +; Reset handler +Reset_Handler PROC + EXPORT Reset_Handler [WEAK] + IMPORT __main + + LDR R0, =SystemInit + BLX R0 + +; +; Enable UsageFault, MemFault and Busfault interrupts +; +_SHCSR EQU 0xE000ED24 ; SHCSR is located at address 0xE000ED24 + LDR.W R0, =_SHCSR + LDR R1, [R0] ; Read CPACR + ORR R1, R1, #(0x7 << 16) ; Set bits 16,17,18 to enable usagefault, busfault, memfault interrupts + STR R1, [R0] ; Write back the modified value to the CPACR + DSB ; Wait for store to complete + +; +; Set priority grouping (PRIGROUP) in AIRCR to 3 (16 levels for group priority and 0 for subpriority) +; +_AIRCR EQU 0xE000ED0C +_AIRCR_VAL EQU 0x05FA0300 + LDR.W R0, =_AIRCR + LDR.W R1, =_AIRCR_VAL + STR R1,[R0] + +; +; Finaly, jump to main function (void main (void)) +; + LDR R0, =__main + BX R0 + ENDP + +SystemInit PROC + EXPORT SystemInit [WEAK] + BX LR + ENDP + +; Dummy Exception Handlers (infinite loops which can be modified) + +NMI_Handler PROC + EXPORT NMI_Handler [WEAK] + B . + ENDP +HardFault_Handler\ + PROC + EXPORT HardFault_Handler [WEAK] + B . + ENDP +MemManage_Handler\ + PROC + EXPORT MemManage_Handler [WEAK] + B . + ENDP +BusFault_Handler\ + PROC + EXPORT BusFault_Handler [WEAK] + B . + ENDP +UsageFault_Handler\ + PROC + EXPORT UsageFault_Handler [WEAK] + B . + ENDP +SVC_Handler PROC + EXPORT SVC_Handler [WEAK] + B . + ENDP +DebugMon_Handler\ + PROC + EXPORT DebugMon_Handler [WEAK] + B . + ENDP +PendSV_Handler PROC + EXPORT PendSV_Handler [WEAK] + B . + ENDP +SysTick_Handler PROC + EXPORT SysTick_Handler [WEAK] + B . + ENDP + +Default_Handler PROC + + EXPORT WWDG_IRQHandler [WEAK] + EXPORT PVD_IRQHandler [WEAK] + EXPORT TAMPER_IRQHandler [WEAK] + EXPORT RTC_IRQHandler [WEAK] + EXPORT FLASH_IRQHandler [WEAK] + EXPORT RCC_IRQHandler [WEAK] + EXPORT EXTI0_IRQHandler [WEAK] + EXPORT EXTI1_IRQHandler [WEAK] + EXPORT EXTI2_IRQHandler [WEAK] + EXPORT EXTI3_IRQHandler [WEAK] + EXPORT EXTI4_IRQHandler [WEAK] + EXPORT DMA1_Channel1_IRQHandler [WEAK] + EXPORT DMA1_Channel2_IRQHandler [WEAK] + EXPORT DMA1_Channel3_IRQHandler [WEAK] + EXPORT DMA1_Channel4_IRQHandler [WEAK] + EXPORT DMA1_Channel5_IRQHandler [WEAK] + EXPORT DMA1_Channel6_IRQHandler [WEAK] + EXPORT DMA1_Channel7_IRQHandler [WEAK] + EXPORT ADC1_2_IRQHandler [WEAK] + EXPORT USB_HP_CAN1_TX_IRQHandler [WEAK] + EXPORT USB_LP_CAN1_RX0_IRQHandler [WEAK] + EXPORT CAN1_RX1_IRQHandler [WEAK] + EXPORT CAN1_SCE_IRQHandler [WEAK] + EXPORT EXTI9_5_IRQHandler [WEAK] + EXPORT TIM1_BRK_IRQHandler [WEAK] + EXPORT TIM1_UP_IRQHandler [WEAK] + EXPORT TIM1_TRG_COM_IRQHandler [WEAK] + EXPORT TIM1_CC_IRQHandler [WEAK] + EXPORT TIM2_IRQHandler [WEAK] + EXPORT TIM3_IRQHandler [WEAK] + EXPORT TIM4_IRQHandler [WEAK] + EXPORT I2C1_EV_IRQHandler [WEAK] + EXPORT I2C1_ER_IRQHandler [WEAK] + EXPORT I2C2_EV_IRQHandler [WEAK] + EXPORT I2C2_ER_IRQHandler [WEAK] + EXPORT SPI1_IRQHandler [WEAK] + EXPORT SPI2_IRQHandler [WEAK] + EXPORT USART1_IRQHandler [WEAK] + EXPORT USART2_IRQHandler [WEAK] + EXPORT USART3_IRQHandler [WEAK] + EXPORT EXTI15_10_IRQHandler [WEAK] + EXPORT RTCAlarm_IRQHandler [WEAK] + EXPORT USBWakeUp_IRQHandler [WEAK] + +WWDG_IRQHandler +PVD_IRQHandler +TAMPER_IRQHandler +RTC_IRQHandler +FLASH_IRQHandler +RCC_IRQHandler +EXTI0_IRQHandler +EXTI1_IRQHandler +EXTI2_IRQHandler +EXTI3_IRQHandler +EXTI4_IRQHandler +DMA1_Channel1_IRQHandler +DMA1_Channel2_IRQHandler +DMA1_Channel3_IRQHandler +DMA1_Channel4_IRQHandler +DMA1_Channel5_IRQHandler +DMA1_Channel6_IRQHandler +DMA1_Channel7_IRQHandler +ADC1_2_IRQHandler +USB_HP_CAN1_TX_IRQHandler +USB_LP_CAN1_RX0_IRQHandler +CAN1_RX1_IRQHandler +CAN1_SCE_IRQHandler +EXTI9_5_IRQHandler +TIM1_BRK_IRQHandler +TIM1_UP_IRQHandler +TIM1_TRG_COM_IRQHandler +TIM1_CC_IRQHandler +TIM2_IRQHandler +TIM3_IRQHandler +TIM4_IRQHandler +I2C1_EV_IRQHandler +I2C1_ER_IRQHandler +I2C2_EV_IRQHandler +I2C2_ER_IRQHandler +SPI1_IRQHandler +SPI2_IRQHandler +USART1_IRQHandler +USART2_IRQHandler +USART3_IRQHandler +EXTI15_10_IRQHandler +RTCAlarm_IRQHandler +USBWakeUp_IRQHandler + + B . + + ENDP + + ALIGN + +;******************************************************************************* +; User Stack and Heap initialization +;******************************************************************************* + IF :DEF:__MICROLIB + + EXPORT __initial_sp + EXPORT __heap_base + EXPORT __heap_limit + + ELSE + + IMPORT __use_two_region_memory + EXPORT __user_initial_stackheap + +__user_initial_stackheap + + LDR R0, = Heap_Mem + LDR R1, =(Stack_Mem + Stack_Size) + LDR R2, = (Heap_Mem + Heap_Size) + LDR R3, = Stack_Mem + BX LR + + ALIGN + + ENDIF + + END + +;******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE*****