209 lines
8.6 KiB
Text
209 lines
8.6 KiB
Text
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
|
|
-------------------------------------------------------------------------------------------------------------
|
|
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
|
|
| Date : Wed May 31 17:57:59 2023
|
|
| Host : insa-20668 running 64-bit Ubuntu 20.04.6 LTS
|
|
| Command : report_utilization -file Pipeline_utilization_placed.rpt -pb Pipeline_utilization_placed.pb
|
|
| Design : Pipeline
|
|
| Device : 7a35tcpg236-1
|
|
| Design State : Fully Placed
|
|
-------------------------------------------------------------------------------------------------------------
|
|
|
|
Utilization Design Information
|
|
|
|
Table of Contents
|
|
-----------------
|
|
1. Slice Logic
|
|
1.1 Summary of Registers by Type
|
|
2. Slice Logic Distribution
|
|
3. Memory
|
|
4. DSP
|
|
5. IO and GT Specific
|
|
6. Clocking
|
|
7. Specific Feature
|
|
8. Primitives
|
|
9. Black Boxes
|
|
10. Instantiated Netlists
|
|
|
|
1. Slice Logic
|
|
--------------
|
|
|
|
+-------------------------+------+-------+-----------+-------+
|
|
| Site Type | Used | Fixed | Available | Util% |
|
|
+-------------------------+------+-------+-----------+-------+
|
|
| Slice LUTs | 371 | 0 | 20800 | 1.78 |
|
|
| LUT as Logic | 371 | 0 | 20800 | 1.78 |
|
|
| LUT as Memory | 0 | 0 | 9600 | 0.00 |
|
|
| Slice Registers | 342 | 0 | 41600 | 0.82 |
|
|
| Register as Flip Flop | 342 | 0 | 41600 | 0.82 |
|
|
| Register as Latch | 0 | 0 | 41600 | 0.00 |
|
|
| F7 Muxes | 19 | 0 | 16300 | 0.12 |
|
|
| F8 Muxes | 0 | 0 | 8150 | 0.00 |
|
|
+-------------------------+------+-------+-----------+-------+
|
|
|
|
|
|
1.1 Summary of Registers by Type
|
|
--------------------------------
|
|
|
|
+-------+--------------+-------------+--------------+
|
|
| Total | Clock Enable | Synchronous | Asynchronous |
|
|
+-------+--------------+-------------+--------------+
|
|
| 0 | _ | - | - |
|
|
| 0 | _ | - | Set |
|
|
| 0 | _ | - | Reset |
|
|
| 0 | _ | Set | - |
|
|
| 0 | _ | Reset | - |
|
|
| 0 | Yes | - | - |
|
|
| 0 | Yes | - | Set |
|
|
| 0 | Yes | - | Reset |
|
|
| 12 | Yes | Set | - |
|
|
| 330 | Yes | Reset | - |
|
|
+-------+--------------+-------------+--------------+
|
|
|
|
|
|
2. Slice Logic Distribution
|
|
---------------------------
|
|
|
|
+-------------------------------------------+------+-------+-----------+-------+
|
|
| Site Type | Used | Fixed | Available | Util% |
|
|
+-------------------------------------------+------+-------+-----------+-------+
|
|
| Slice | 158 | 0 | 8150 | 1.94 |
|
|
| SLICEL | 103 | 0 | | |
|
|
| SLICEM | 55 | 0 | | |
|
|
| LUT as Logic | 371 | 0 | 20800 | 1.78 |
|
|
| using O5 output only | 0 | | | |
|
|
| using O6 output only | 319 | | | |
|
|
| using O5 and O6 | 52 | | | |
|
|
| LUT as Memory | 0 | 0 | 9600 | 0.00 |
|
|
| LUT as Distributed RAM | 0 | 0 | | |
|
|
| LUT as Shift Register | 0 | 0 | | |
|
|
| LUT Flip Flop Pairs | 48 | 0 | 20800 | 0.23 |
|
|
| fully used LUT-FF pairs | 5 | | | |
|
|
| LUT-FF pairs with one unused LUT output | 42 | | | |
|
|
| LUT-FF pairs with one unused Flip Flop | 37 | | | |
|
|
| Unique Control Sets | 36 | | | |
|
|
+-------------------------------------------+------+-------+-----------+-------+
|
|
* Note: Review the Control Sets Report for more information regarding control sets.
|
|
|
|
|
|
3. Memory
|
|
---------
|
|
|
|
+----------------+------+-------+-----------+-------+
|
|
| Site Type | Used | Fixed | Available | Util% |
|
|
+----------------+------+-------+-----------+-------+
|
|
| Block RAM Tile | 0 | 0 | 50 | 0.00 |
|
|
| RAMB36/FIFO* | 0 | 0 | 50 | 0.00 |
|
|
| RAMB18 | 0 | 0 | 100 | 0.00 |
|
|
+----------------+------+-------+-----------+-------+
|
|
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1
|
|
|
|
|
|
4. DSP
|
|
------
|
|
|
|
+-----------+------+-------+-----------+-------+
|
|
| Site Type | Used | Fixed | Available | Util% |
|
|
+-----------+------+-------+-----------+-------+
|
|
| DSPs | 0 | 0 | 90 | 0.00 |
|
|
+-----------+------+-------+-----------+-------+
|
|
|
|
|
|
5. IO and GT Specific
|
|
---------------------
|
|
|
|
+-----------------------------+------+-------+-----------+-------+
|
|
| Site Type | Used | Fixed | Available | Util% |
|
|
+-----------------------------+------+-------+-----------+-------+
|
|
| Bonded IOB | 13 | 12 | 106 | 12.26 |
|
|
| IOB Master Pads | 6 | | | |
|
|
| IOB Slave Pads | 6 | | | |
|
|
| Bonded IPADs | 0 | 0 | 10 | 0.00 |
|
|
| Bonded OPADs | 0 | 0 | 4 | 0.00 |
|
|
| PHY_CONTROL | 0 | 0 | 5 | 0.00 |
|
|
| PHASER_REF | 0 | 0 | 5 | 0.00 |
|
|
| OUT_FIFO | 0 | 0 | 20 | 0.00 |
|
|
| IN_FIFO | 0 | 0 | 20 | 0.00 |
|
|
| IDELAYCTRL | 0 | 0 | 5 | 0.00 |
|
|
| IBUFDS | 0 | 0 | 104 | 0.00 |
|
|
| GTPE2_CHANNEL | 0 | 0 | 2 | 0.00 |
|
|
| PHASER_OUT/PHASER_OUT_PHY | 0 | 0 | 20 | 0.00 |
|
|
| PHASER_IN/PHASER_IN_PHY | 0 | 0 | 20 | 0.00 |
|
|
| IDELAYE2/IDELAYE2_FINEDELAY | 0 | 0 | 250 | 0.00 |
|
|
| IBUFDS_GTE2 | 0 | 0 | 2 | 0.00 |
|
|
| ILOGIC | 0 | 0 | 106 | 0.00 |
|
|
| OLOGIC | 0 | 0 | 106 | 0.00 |
|
|
+-----------------------------+------+-------+-----------+-------+
|
|
|
|
|
|
6. Clocking
|
|
-----------
|
|
|
|
+------------+------+-------+-----------+-------+
|
|
| Site Type | Used | Fixed | Available | Util% |
|
|
+------------+------+-------+-----------+-------+
|
|
| BUFGCTRL | 1 | 0 | 32 | 3.13 |
|
|
| BUFIO | 0 | 0 | 20 | 0.00 |
|
|
| MMCME2_ADV | 0 | 0 | 5 | 0.00 |
|
|
| PLLE2_ADV | 0 | 0 | 5 | 0.00 |
|
|
| BUFMRCE | 0 | 0 | 10 | 0.00 |
|
|
| BUFHCE | 0 | 0 | 72 | 0.00 |
|
|
| BUFR | 0 | 0 | 20 | 0.00 |
|
|
+------------+------+-------+-----------+-------+
|
|
|
|
|
|
7. Specific Feature
|
|
-------------------
|
|
|
|
+-------------+------+-------+-----------+-------+
|
|
| Site Type | Used | Fixed | Available | Util% |
|
|
+-------------+------+-------+-----------+-------+
|
|
| BSCANE2 | 0 | 0 | 4 | 0.00 |
|
|
| CAPTUREE2 | 0 | 0 | 1 | 0.00 |
|
|
| DNA_PORT | 0 | 0 | 1 | 0.00 |
|
|
| EFUSE_USR | 0 | 0 | 1 | 0.00 |
|
|
| FRAME_ECCE2 | 0 | 0 | 1 | 0.00 |
|
|
| ICAPE2 | 0 | 0 | 2 | 0.00 |
|
|
| PCIE_2_1 | 0 | 0 | 1 | 0.00 |
|
|
| STARTUPE2 | 0 | 0 | 1 | 0.00 |
|
|
| XADC | 0 | 0 | 1 | 0.00 |
|
|
+-------------+------+-------+-----------+-------+
|
|
|
|
|
|
8. Primitives
|
|
-------------
|
|
|
|
+----------+------+---------------------+
|
|
| Ref Name | Used | Functional Category |
|
|
+----------+------+---------------------+
|
|
| FDRE | 330 | Flop & Latch |
|
|
| LUT6 | 209 | LUT |
|
|
| LUT3 | 67 | LUT |
|
|
| LUT5 | 55 | LUT |
|
|
| LUT2 | 51 | LUT |
|
|
| LUT4 | 41 | LUT |
|
|
| CARRY4 | 33 | CarryLogic |
|
|
| MUXF7 | 19 | MuxFx |
|
|
| FDSE | 12 | Flop & Latch |
|
|
| OBUF | 8 | IO |
|
|
| IBUF | 5 | IO |
|
|
| BUFG | 1 | Clock |
|
|
+----------+------+---------------------+
|
|
|
|
|
|
9. Black Boxes
|
|
--------------
|
|
|
|
+----------+------+
|
|
| Ref Name | Used |
|
|
+----------+------+
|
|
|
|
|
|
10. Instantiated Netlists
|
|
-------------------------
|
|
|
|
+----------+------+
|
|
| Ref Name | Used |
|
|
+----------+------+
|
|
|
|
|