Projet-Systemes-Informatiques/VHDL/ALU/ALU.sim/sim_1/behav/xsim/simulate.log
2023-05-30 08:46:35 +02:00

2 lines
48 B
Text

Vivado Simulator 2018.2
Time resolution is 1 ps