Added vhdl/inter make options
This commit is contained in:
parent
0642e1bab6
commit
4529d87b04
1 changed files with 8 additions and 3 deletions
11
Makefile
11
Makefile
|
@ -7,10 +7,9 @@ CFLAGS=-Wall -g
|
|||
|
||||
OBJ=yacc.tab.o lex.yy.o table.o operations.o blocs.o asmTable.o
|
||||
|
||||
all: $(BIN)
|
||||
asm: $(BIN)
|
||||
@touch testFile # to prevent an error in case of deletion
|
||||
./out < testFile
|
||||
|
||||
./out < testFile
|
||||
|
||||
build: $(BIN)
|
||||
|
||||
|
@ -29,3 +28,9 @@ $(BIN): $(OBJ)
|
|||
clean:
|
||||
rm $(OBJ) yacc.tab.c yacc.tab.h lex.yy.c
|
||||
|
||||
vhdl: clean asm
|
||||
python3 post-process.py
|
||||
|
||||
inter: clean asm
|
||||
python3 graph_interpreter.py
|
||||
|
||||
|
|
Loading…
Reference in a new issue