No Description
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

alu.xreport 20KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215
  1. <?xml version='1.0' encoding='UTF-8'?>
  2. <report-views version="2.0" >
  3. <header>
  4. <DateModified>2021-04-16T12:24:04</DateModified>
  5. <ModuleName>alu</ModuleName>
  6. <SummaryTimeStamp>Unknown</SummaryTimeStamp>
  7. <SavedFilePath>/home/foussats/Bureau/projet_system/projet_systeme/xilinx/ALU/iseconfig/alu.xreport</SavedFilePath>
  8. <ImplementationReportsDirectory>/home/foussats/Bureau/projet_system/projet_systeme/xilinx/ALU/</ImplementationReportsDirectory>
  9. <DateInitialized>2021-04-13T10:12:38</DateInitialized>
  10. <EnableMessageFiltering>false</EnableMessageFiltering>
  11. </header>
  12. <body>
  13. <viewgroup label="Design Overview" >
  14. <view inputState="Unknown" program="implementation" ShowPartitionData="false" type="FPGASummary" file="alu_summary.html" label="Summary" >
  15. <toc-item title="Design Overview" target="Design Overview" />
  16. <toc-item title="Design Utilization Summary" target="Design Utilization Summary" />
  17. <toc-item title="Performance Summary" target="Performance Summary" />
  18. <toc-item title="Failing Constraints" target="Failing Constraints" />
  19. <toc-item title="Detailed Reports" target="Detailed Reports" />
  20. </view>
  21. <view inputState="Unknown" program="implementation" contextTags="FPGA_ONLY" hidden="true" type="HTML" file="alu_envsettings.html" label="System Settings" />
  22. <view inputState="Translated" program="map" locator="MAP_IOB_TABLE" contextTags="FPGA_ONLY" type="IOBProperties" file="alu_map.xrpt" label="IOB Properties" />
  23. <view inputState="Translated" program="map" contextTags="FPGA_ONLY" hidden="true" type="Control_Sets" file="alu_map.xrpt" label="Control Set Information" />
  24. <view inputState="Translated" program="map" locator="MAP_MODULE_HIERARCHY" contextTags="FPGA_ONLY" type="Module_Utilization" file="alu_map.xrpt" label="Module Level Utilization" />
  25. <view inputState="Mapped" program="par" locator="CONSTRAINT_TABLE" contextTags="FPGA_ONLY" type="ConstraintsData" file="alu.ptwx" label="Timing Constraints" translator="ptwxToTableXML.xslt" />
  26. <view inputState="Mapped" program="par" locator="PAR_PINOUT_BY_PIN_NUMBER" contextTags="FPGA_ONLY" type="PinoutData" file="alu_par.xrpt" label="Pinout Report" />
  27. <view inputState="Mapped" program="par" locator="PAR_CLOCK_TABLE" contextTags="FPGA_ONLY" type="ClocksData" file="alu_par.xrpt" label="Clock Report" />
  28. <view inputState="Mapped" program="par" contextTags="FPGA_ONLY,EDK_OFF" type="Timing_Analyzer" file="alu.twx" label="Static Timing" />
  29. <view inputState="Translated" program="cpldfit" contextTags="CPLD_ONLY,EDK_OFF" hidden="true" type="EXTERNAL_HTML" file="alu_html/fit/report.htm" label="CPLD Fitter Report" />
  30. <view inputState="Fitted" program="taengine" contextTags="CPLD_ONLY,EDK_OFF" hidden="true" type="EXTERNAL_HTML" file="alu_html/tim/report.htm" label="CPLD Timing Report" />
  31. </viewgroup>
  32. <viewgroup label="XPS Errors and Warnings" >
  33. <view program="platgen" WrapMessages="true" contextTags="EDK_ON" hidden="true" type="MessageList" hideColumns="Filtered" file="__xps/ise/_xmsgs/platgen.xmsgs" label="Platgen Messages" />
  34. <view program="simgen" WrapMessages="true" contextTags="EDK_ON" hidden="true" type="MessageList" hideColumns="Filtered" file="__xps/ise/_xmsgs/simgen.xmsgs" label="Simgen Messages" />
  35. <view program="bitinit" WrapMessages="true" contextTags="EDK_ON" hidden="true" type="MessageList" hideColumns="Filtered" file="__xps/ise/_xmsgs/bitinit.xmsgs" label="BitInit Messages" />
  36. </viewgroup>
  37. <viewgroup label="XPS Reports" >
  38. <view inputState="PreSynthesized" program="platgen" contextTags="EDK_ON" hidden="true" type="Secondary_Report" file="platgen.log" label="Platgen Log File" />
  39. <view inputState="PreSynthesized" program="simgen" contextTags="EDK_ON" hidden="true" type="Secondary_Report" file="simgen.log" label="Simgen Log File" />
  40. <view inputState="PreSynthesized" program="bitinit" contextTags="EDK_ON" hidden="true" type="Secondary_Report" file="bitinit.log" label="BitInit Log File" />
  41. <view inputState="PreSynthesized" program="system" contextTags="EDK_ON" hidden="true" type="Secondary_Report" file="alu.log" label="System Log File" />
  42. </viewgroup>
  43. <viewgroup label="Errors and Warnings" >
  44. <view program="pn" WrapMessages="true" contextTags="EDK_OFF" type="MessageList" hideColumns="Filtered, New" file="_xmsgs/pn_parser.xmsgs" label="Parser Messages" />
  45. <view program="xst" WrapMessages="true" contextTags="XST_ONLY,EDK_OFF" hidden="false" type="MessageList" hideColumns="Filtered" file="_xmsgs/xst.xmsgs" label="Synthesis Messages" />
  46. <view inputState="Synthesized" program="ngdbuild" WrapMessages="true" type="MessageList" hideColumns="Filtered" file="_xmsgs/ngdbuild.xmsgs" label="Translation Messages" />
  47. <view inputState="Translated" program="map" WrapMessages="true" contextTags="FPGA_ONLY" type="MessageList" hideColumns="Filtered" file="_xmsgs/map.xmsgs" label="Map Messages" />
  48. <view inputState="Mapped" program="par" WrapMessages="true" contextTags="FPGA_ONLY" type="MessageList" hideColumns="Filtered" file="_xmsgs/par.xmsgs" label="Place and Route Messages" />
  49. <view inputState="Routed" program="trce" WrapMessages="true" contextTags="FPGA_ONLY" type="MessageList" hideColumns="Filtered" file="_xmsgs/trce.xmsgs" label="Timing Messages" />
  50. <view inputState="Routed" program="xpwr" WrapMessages="true" contextTags="EDK_OFF" hidden="true" type="MessageList" hideColumns="Filtered" file="_xmsgs/xpwr.xmsgs" label="Power Messages" />
  51. <view inputState="Routed" program="bitgen" WrapMessages="true" contextTags="FPGA_ONLY" type="MessageList" hideColumns="Filtered" file="_xmsgs/bitgen.xmsgs" label="Bitgen Messages" />
  52. <view inputState="Translated" program="cpldfit" WrapMessages="true" contextTags="CPLD_ONLY,EDK_OFF" hidden="true" type="MessageList" hideColumns="Filtered" file="_xmsgs/cpldfit.xmsgs" label="Fitter Messages" />
  53. <view inputState="Current" program="implementation" WrapMessages="true" fileList="_xmsgs/xst.xmsgs,_xmsgs/ngdbuild.xmsgs,_xmsgs/map.xmsgs,_xmsgs/par.xmsgs,_xmsgs/trce.xmsgs,_xmsgs/xpwr.xmsgs,_xmsgs/bitgen.xmsgs" contextTags="FPGA_ONLY" type="MessageList" hideColumns="Filtered" file="_xmsgs/*.xmsgs" label="All Implementation Messages" />
  54. <view inputState="Current" program="fitting" WrapMessages="true" fileList="_xmsgs/xst.xmsgs,_xmsgs/ngdbuild.xmsgs,_xmsgs/cpldfit.xmsgs,_xmsgs/xpwr.xmsgs" contextTags="CPLD_ONLY,EDK_OFF" hidden="true" type="CPLD_MessageList" hideColumns="Filtered" file="_xmsgs/*.xmsgs" label="All Implementation Messages (CPLD)" />
  55. </viewgroup>
  56. <viewgroup label="Detailed Reports" >
  57. <view program="xst" contextTags="XST_ONLY,EDK_OFF" hidden="false" type="Report" file="alu.syr" label="Synthesis Report" >
  58. <toc-item title="Top of Report" target="Copyright " searchDir="Forward" />
  59. <toc-item title="Synthesis Options Summary" target=" Synthesis Options Summary " />
  60. <toc-item title="HDL Compilation" target=" HDL Compilation " />
  61. <toc-item title="Design Hierarchy Analysis" target=" Design Hierarchy Analysis " />
  62. <toc-item title="HDL Analysis" target=" HDL Analysis " />
  63. <toc-item title="HDL Parsing" target=" HDL Parsing " />
  64. <toc-item title="HDL Elaboration" target=" HDL Elaboration " />
  65. <toc-item title="HDL Synthesis" target=" HDL Synthesis " />
  66. <toc-item title="HDL Synthesis Report" target="HDL Synthesis Report" searchCnt="2" searchDir="Backward" subItemLevel="1" />
  67. <toc-item title="Advanced HDL Synthesis" target=" Advanced HDL Synthesis " searchDir="Backward" />
  68. <toc-item title="Advanced HDL Synthesis Report" target="Advanced HDL Synthesis Report" subItemLevel="1" />
  69. <toc-item title="Low Level Synthesis" target=" Low Level Synthesis " />
  70. <toc-item title="Partition Report" target=" Partition Report " />
  71. <toc-item title="Final Report" target=" Final Report " />
  72. <toc-item title="Design Summary" target=" Design Summary " />
  73. <toc-item title="Primitive and Black Box Usage" target="Primitive and Black Box Usage:" subItemLevel="1" />
  74. <toc-item title="Device Utilization Summary" target="Device utilization summary:" subItemLevel="1" />
  75. <toc-item title="Partition Resource Summary" target="Partition Resource Summary:" subItemLevel="1" />
  76. <toc-item title="Timing Report" target="Timing Report" subItemLevel="1" />
  77. <toc-item title="Clock Information" target="Clock Information" subItemLevel="2" />
  78. <toc-item title="Asynchronous Control Signals Information" target="Asynchronous Control Signals Information" subItemLevel="2" />
  79. <toc-item title="Timing Summary" target="Timing Summary" subItemLevel="2" />
  80. <toc-item title="Timing Details" target="Timing Details" subItemLevel="2" />
  81. <toc-item title="Cross Clock Domains Report" target="Cross Clock Domains Report:" subItemLevel="2" />
  82. </view>
  83. <view program="synplify" contextTags="SYNPLIFY_ONLY,EDK_OFF" hidden="true" type="Report" file="alu.srr" label="Synplify Report" />
  84. <view program="precision" contextTags="PRECISION_ONLY,EDK_OFF" hidden="true" type="Report" file="alu.prec_log" label="Precision Report" />
  85. <view inputState="Synthesized" program="ngdbuild" type="Report" file="alu.bld" label="Translation Report" >
  86. <toc-item title="Top of Report" target="Copyright (c)" searchDir="Forward" />
  87. <toc-item title="Command Line" target="Command Line:" />
  88. <toc-item title="Partition Status" target="Partition Implementation Status" />
  89. <toc-item title="Final Summary" target="NGDBUILD Design Results Summary:" />
  90. </view>
  91. <view inputState="Translated" program="map" contextTags="FPGA_ONLY" type="Report" file="alu_map.mrp" label="Map Report" >
  92. <toc-item title="Top of Report" target="Release" searchDir="Forward" />
  93. <toc-item title="Section 1: Errors" target="Section 1 -" searchDir="Backward" />
  94. <toc-item title="Section 2: Warnings" target="Section 2 -" searchDir="Backward" />
  95. <toc-item title="Section 3: Infos" target="Section 3 -" searchDir="Backward" />
  96. <toc-item title="Section 4: Removed Logic Summary" target="Section 4 -" searchDir="Backward" />
  97. <toc-item title="Section 5: Removed Logic" target="Section 5 -" searchDir="Backward" />
  98. <toc-item title="Section 6: IOB Properties" target="Section 6 -" searchDir="Backward" />
  99. <toc-item title="Section 7: RPMs" target="Section 7 -" searchDir="Backward" />
  100. <toc-item title="Section 8: Guide Report" target="Section 8 -" searchDir="Backward" />
  101. <toc-item title="Section 9: Area Group and Partition Summary" target="Section 9 -" searchDir="Backward" />
  102. <toc-item title="Section 10: Timing Report" target="Section 10 -" searchDir="Backward" />
  103. <toc-item title="Section 11: Configuration String Details" target="Section 11 -" searchDir="Backward" />
  104. <toc-item title="Section 12: Control Set Information" target="Section 12 -" searchDir="Backward" />
  105. <toc-item title="Section 13: Utilization by Hierarchy" target="Section 13 -" searchDir="Backward" />
  106. </view>
  107. <view inputState="Mapped" program="par" contextTags="FPGA_ONLY" type="Report" file="alu.par" label="Place and Route Report" >
  108. <toc-item title="Top of Report" target="Copyright (c)" searchDir="Forward" />
  109. <toc-item title="Device Utilization" target="Device Utilization Summary:" />
  110. <toc-item title="Router Information" target="Starting Router" />
  111. <toc-item title="Partition Status" target="Partition Implementation Status" />
  112. <toc-item title="Clock Report" target="Generating Clock Report" />
  113. <toc-item title="Timing Results" target="Timing Score:" />
  114. <toc-item title="Final Summary" target="Peak Memory Usage:" />
  115. </view>
  116. <view inputState="Routed" program="trce" contextTags="FPGA_ONLY" type="Report" file="alu.twr" label="Post-PAR Static Timing Report" >
  117. <toc-item title="Top of Report" target="Copyright (c)" searchDir="Forward" />
  118. <toc-item title="Timing Report Description" target="Device,package,speed:" />
  119. <toc-item title="Informational Messages" target="INFO:" />
  120. <toc-item title="Warning Messages" target="WARNING:" />
  121. <toc-item title="Timing Constraints" target="Timing constraint:" />
  122. <toc-item title="Derived Constraint Report" target="Derived Constraint Report" />
  123. <toc-item title="Data Sheet Report" target="Data Sheet report:" />
  124. <toc-item title="Timing Summary" target="Timing summary:" />
  125. <toc-item title="Trace Settings" target="Trace Settings:" />
  126. </view>
  127. <view inputState="Translated" program="cpldfit" contextTags="CPLD_ONLY,EDK_OFF" hidden="true" type="Report" file="alu.rpt" label="CPLD Fitter Report (Text)" >
  128. <toc-item title="Top of Report" target="cpldfit:" searchDir="Forward" />
  129. <toc-item title="Resources Summary" target="** Mapped Resource Summary **" />
  130. <toc-item title="Pin Resources" target="** Pin Resources **" />
  131. <toc-item title="Global Resources" target="** Global Control Resources **" />
  132. </view>
  133. <view inputState="Fitted" program="taengine" contextTags="CPLD_ONLY,EDK_OFF" hidden="true" type="Report" file="alu.tim" label="CPLD Timing Report (Text)" >
  134. <toc-item title="Top of Report" target="Performance Summary Report" searchDir="Forward" />
  135. <toc-item title="Performance Summary" target="Performance Summary:" />
  136. </view>
  137. <view inputState="Routed" program="xpwr" contextTags="EDK_OFF" type="Report" file="alu.pwr" label="Power Report" >
  138. <toc-item title="Top of Report" target="Copyright (c)" searchDir="Forward" />
  139. <toc-item title="Power summary" target="Power summary" />
  140. <toc-item title="Thermal summary" target="Thermal summary" />
  141. </view>
  142. <view inputState="Routed" program="bitgen" contextTags="FPGA_ONLY" type="Report" file="alu.bgn" label="Bitgen Report" >
  143. <toc-item title="Top of Report" target="Copyright (c)" searchDir="Forward" />
  144. <toc-item title="Bitgen Options" target="Summary of Bitgen Options:" />
  145. <toc-item title="Final Summary" target="DRC detected" />
  146. </view>
  147. </viewgroup>
  148. <viewgroup label="Secondary Reports" >
  149. <view inputState="PreSynthesized" program="isim" hidden="if_missing" type="Secondary_Report" file="isim.log" label="ISIM Simulator Log" />
  150. <view inputState="Synthesized" program="netgen" hidden="if_missing" type="Secondary_Report" file="netgen/synthesis/alu_synthesis.nlf" label="Post-Synthesis Simulation Model Report" >
  151. <toc-item title="Top of Report" target="Release" searchDir="Forward" />
  152. </view>
  153. <view inputState="Translated" program="netgen" hidden="if_missing" type="Secondary_Report" file="netgen/translate/alu_translate.nlf" label="Post-Translate Simulation Model Report" >
  154. <toc-item title="Top of Report" target="Release" searchDir="Forward" />
  155. </view>
  156. <view inputState="Translated" program="netgen" hidden="if_missing" type="Secondary_Report" file="alu_tran_fecn.nlf" label="Post-Translate Formality Netlist Report" />
  157. <view inputState="Translated" program="map" contextTags="FPGA_ONLY" hidden="true" type="Secondary_Report" file="alu_map.map" label="Map Log File" >
  158. <toc-item title="Top of Report" target="Release" searchDir="Forward" />
  159. <toc-item title="Design Information" target="Design Information" />
  160. <toc-item title="Design Summary" target="Design Summary" />
  161. </view>
  162. <view inputState="Routed" program="smartxplorer" contextTags="FPGA_ONLY" hidden="if_missing" type="Secondary_Report" file="smartxplorer_results/smartxplorer.txt" label="SmartXplorer Report" />
  163. <view inputState="Mapped" program="trce" contextTags="FPGA_ONLY" hidden="if_missing" type="Secondary_Report" file="alu_preroute.twr" label="Post-Map Static Timing Report" >
  164. <toc-item title="Top of Report" target="Copyright (c)" searchDir="Forward" />
  165. <toc-item title="Timing Report Description" target="Device,package,speed:" />
  166. <toc-item title="Informational Messages" target="INFO:" />
  167. <toc-item title="Warning Messages" target="WARNING:" />
  168. <toc-item title="Timing Constraints" target="Timing constraint:" />
  169. <toc-item title="Derived Constraint Report" target="Derived Constraint Report" />
  170. <toc-item title="Data Sheet Report" target="Data Sheet report:" />
  171. <toc-item title="Timing Summary" target="Timing summary:" />
  172. <toc-item title="Trace Settings" target="Trace Settings:" />
  173. </view>
  174. <view inputState="Mapped" program="netgen" hidden="if_missing" type="Secondary_Report" file="netgen/map/alu_map.nlf" label="Post-Map Simulation Model Report" />
  175. <view inputState="Mapped" program="map" contextTags="FPGA_ONLY" hidden="if_missing" type="Secondary_Report" file="alu_map.psr" label="Physical Synthesis Report" >
  176. <toc-item title="Top of Report" target="Copyright (c)" searchDir="Forward" />
  177. </view>
  178. <view inputState="Mapped" program="par" contextTags="FPGA_ONLY" hidden="true" type="Pad_Report" file="alu_pad.txt" label="Pad Report" >
  179. <toc-item title="Top of Report" target="Copyright (c)" searchDir="Forward" />
  180. </view>
  181. <view inputState="Mapped" program="par" contextTags="FPGA_ONLY" hidden="true" type="Secondary_Report" file="alu.unroutes" label="Unroutes Report" >
  182. <toc-item title="Top of Report" target="Copyright (c)" searchDir="Forward" />
  183. </view>
  184. <view inputState="Mapped" program="map" contextTags="FPGA_ONLY" hidden="if_missing" type="Secondary_Report" file="alu_preroute.tsi" label="Post-Map Constraints Interaction Report" >
  185. <toc-item title="Top of Report" target="Release" searchDir="Forward" />
  186. </view>
  187. <view inputState="Mapped" program="par" contextTags="FPGA_ONLY" hidden="if_missing" type="Secondary_Report" file="alu.grf" label="Guide Results Report" />
  188. <view inputState="Routed" program="par" contextTags="FPGA_ONLY" hidden="if_missing" type="Secondary_Report" file="alu.dly" label="Asynchronous Delay Report" />
  189. <view inputState="Routed" program="par" contextTags="FPGA_ONLY" hidden="if_missing" type="Secondary_Report" file="alu.clk_rgn" label="Clock Region Report" />
  190. <view inputState="Routed" program="par" contextTags="FPGA_ONLY" hidden="if_missing" type="Secondary_Report" file="alu.tsi" label="Post-Place and Route Constraints Interaction Report" >
  191. <toc-item title="Top of Report" target="Copyright (c)" searchDir="Forward" />
  192. </view>
  193. <view inputState="Routed" program="netgen" hidden="if_missing" type="Secondary_Report" file="alu_par_fecn.nlf" label="Post-Place and Route Formality Netlist Report" />
  194. <view inputState="Routed" program="netgen" contextTags="FPGA_ONLY" hidden="if_missing" type="Secondary_Report" file="netgen/par/alu_timesim.nlf" label="Post-Place and Route Simulation Model Report" />
  195. <view inputState="Routed" program="netgen" hidden="if_missing" type="Secondary_Report" file="alu_sta.nlf" label="Primetime Netlist Report" >
  196. <toc-item title="Top of Report" target="Release" searchDir="Forward" />
  197. </view>
  198. <view inputState="Routed" program="ibiswriter" hidden="if_missing" type="Secondary_Report" file="alu.ibs" label="IBIS Model" >
  199. <toc-item title="Top of Report" target="IBIS Models for" searchDir="Forward" />
  200. <toc-item title="Component" target="Component " />
  201. </view>
  202. <view inputState="Routed" program="pin2ucf" contextTags="FPGA_ONLY" hidden="if_missing" type="Secondary_Report" file="alu.lck" label="Back-annotate Pin Report" >
  203. <toc-item title="Top of Report" target="pin2ucf Report File" searchDir="Forward" />
  204. <toc-item title="Constraint Conflicts Information" target="Constraint Conflicts Information" />
  205. </view>
  206. <view inputState="Routed" program="pin2ucf" contextTags="FPGA_ONLY" hidden="if_missing" type="Secondary_Report" file="alu.lpc" label="Locked Pin Constraints" >
  207. <toc-item title="Top of Report" target="top.lpc" searchDir="Forward" />
  208. <toc-item title="Newly Added Constraints" target="The following constraints were newly added" />
  209. </view>
  210. <view inputState="Translated" program="netgen" contextTags="CPLD_ONLY,EDK_OFF" hidden="if_missing" type="Secondary_Report" file="netgen/fit/alu_timesim.nlf" label="Post-Fit Simulation Model Report" />
  211. <view inputState="Routed" program="bitgen" contextTags="FPGA_ONLY" hidden="if_missing" type="HTML" file="usage_statistics_webtalk.html" label="WebTalk Report" />
  212. <view inputState="Routed" program="bitgen" contextTags="FPGA_ONLY" hidden="if_missing" type="Secondary_Report" file="webtalk.log" label="WebTalk Log File" />
  213. </viewgroup>
  214. </body>
  215. </report-views>