123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114 |
- <?xml version="1.0" encoding="UTF-8" standalone="no" ?>
- <generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">
-
- <!-- -->
-
- <!-- For tool use only. Do not edit. -->
-
- <!-- -->
-
- <!-- ProjectNavigator created generated project file. -->
-
- <!-- For use in tracking generated file and other information -->
-
- <!-- allowing preservation of process status. -->
-
- <!-- -->
-
- <!-- Copyright (c) 1995-2011 Xilinx, Inc. All rights reserved. -->
-
- <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>
-
- <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ALU.xise"/>
-
- <files xmlns="http://www.xilinx.com/XMLSchema">
- <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_isim_beh.exe"/>
- <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_test_isim_beh.exe"/>
- <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bm_instr_test_beh.prj"/>
- <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bm_instr_test_isim_beh.exe"/>
- <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="bm_instr_test_isim_beh.wdb"/>
- <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="br_test_isim_beh.exe"/>
- <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
- <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
- <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
- <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
- </files>
-
- <transforms xmlns="http://www.xilinx.com/XMLSchema">
- <transform xil_pn:end_ts="1618303334" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="-3594876569575637225" xil_pn:start_ts="1618303334">
- <status xil_pn:value="FailedRun"/>
- <status xil_pn:value="ReadyToRun"/>
- </transform>
- <transform xil_pn:end_ts="1618303356" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1618303356">
- <status xil_pn:value="SuccessfullyRun"/>
- <status xil_pn:value="ReadyToRun"/>
- </transform>
- <transform xil_pn:end_ts="1618476857" xil_pn:in_ck="3141714567836065316" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1618476857">
- <status xil_pn:value="SuccessfullyRun"/>
- <status xil_pn:value="ReadyToRun"/>
- <status xil_pn:value="OutOfDateForInputs"/>
- <status xil_pn:value="OutOfDateForOutputs"/>
- <status xil_pn:value="InputChanged"/>
- <status xil_pn:value="OutputChanged"/>
- <outfile xil_pn:name="alu.vhd"/>
- <outfile xil_pn:name="alu_test.vhd"/>
- <outfile xil_pn:name="bm.vhd"/>
- <outfile xil_pn:name="bm_instr.vhd"/>
- <outfile xil_pn:name="bm_instr_test.vhd"/>
- <outfile xil_pn:name="br.vhd"/>
- <outfile xil_pn:name="br_test.vhd"/>
- </transform>
- <transform xil_pn:end_ts="1618476689" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3025547276878941811" xil_pn:start_ts="1618476689">
- <status xil_pn:value="SuccessfullyRun"/>
- <status xil_pn:value="ReadyToRun"/>
- </transform>
- <transform xil_pn:end_ts="1618476689" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-323741304737568527" xil_pn:start_ts="1618476689">
- <status xil_pn:value="SuccessfullyRun"/>
- <status xil_pn:value="ReadyToRun"/>
- </transform>
- <transform xil_pn:end_ts="1618303356" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8229480169080511278" xil_pn:start_ts="1618303356">
- <status xil_pn:value="SuccessfullyRun"/>
- <status xil_pn:value="ReadyToRun"/>
- </transform>
- <transform xil_pn:end_ts="1618476857" xil_pn:in_ck="3141714567836065316" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1618476857">
- <status xil_pn:value="SuccessfullyRun"/>
- <status xil_pn:value="ReadyToRun"/>
- <status xil_pn:value="OutOfDateForInputs"/>
- <status xil_pn:value="OutOfDateForPredecessor"/>
- <status xil_pn:value="OutOfDateForOutputs"/>
- <status xil_pn:value="InputChanged"/>
- <status xil_pn:value="OutputChanged"/>
- <outfile xil_pn:name="alu.vhd"/>
- <outfile xil_pn:name="alu_test.vhd"/>
- <outfile xil_pn:name="bm.vhd"/>
- <outfile xil_pn:name="bm_instr.vhd"/>
- <outfile xil_pn:name="bm_instr_test.vhd"/>
- <outfile xil_pn:name="br.vhd"/>
- <outfile xil_pn:name="br_test.vhd"/>
- </transform>
- <transform xil_pn:end_ts="1618476859" xil_pn:in_ck="3141714567836065316" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6397320030221382938" xil_pn:start_ts="1618476857">
- <status xil_pn:value="SuccessfullyRun"/>
- <status xil_pn:value="ReadyToRun"/>
- <status xil_pn:value="OutOfDateForInputs"/>
- <status xil_pn:value="OutOfDateForProperties"/>
- <status xil_pn:value="OutOfDateForPredecessor"/>
- <status xil_pn:value="InputChanged"/>
- <outfile xil_pn:name="bm_instr_test_beh.prj"/>
- <outfile xil_pn:name="bm_instr_test_isim_beh.exe"/>
- <outfile xil_pn:name="fuse.log"/>
- <outfile xil_pn:name="isim"/>
- <outfile xil_pn:name="xilinxsim.ini"/>
- </transform>
- <transform xil_pn:end_ts="1618476860" xil_pn:in_ck="-6291911114616255345" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7763494978879218253" xil_pn:start_ts="1618476859">
- <status xil_pn:value="SuccessfullyRun"/>
- <status xil_pn:value="ReadyToRun"/>
- <status xil_pn:value="OutOfDateForProperties"/>
- <status xil_pn:value="OutOfDateForPredecessor"/>
- <status xil_pn:value="OutOfDateForOutputs"/>
- <status xil_pn:value="OutputChanged"/>
- <outfile xil_pn:name="bm_instr_test_isim_beh.wdb"/>
- <outfile xil_pn:name="isim.cmd"/>
- </transform>
- </transforms>
-
- </generated_project>
|