diff --git a/L476_ats_blink-master/.cproject b/L476_ats_blink-master/.cproject index fa99011..a1614b1 100644 --- a/L476_ats_blink-master/.cproject +++ b/L476_ats_blink-master/.cproject @@ -36,10 +36,23 @@ + + + + + + + + + + + + + diff --git a/L476_ats_blink-master/.mxproject b/L476_ats_blink-master/.mxproject index b0adf27..2ff97dd 100644 --- a/L476_ats_blink-master/.mxproject +++ b/L476_ats_blink-master/.mxproject @@ -1,8 +1,8 @@ [PreviousLibFiles] -LibFiles=Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_cortex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_crs.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_utils.h;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_utils.c;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_exti.h;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_exti.c;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dmamux.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h;Drivers/STM32L4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ramfunc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_exti.h;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ramfunc.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_gpio.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_exti.c;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_cortex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_crs.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_utils.h;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_utils.c;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_exti.h;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_exti.c;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dmamux.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h;Drivers/STM32L4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ramfunc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_exti.h;Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h;Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h;Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h;Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/system_stm32l4xx.c;Drivers/CMSIS/Include/cmsis_armcc.h;Drivers/CMSIS/Include/cmsis_armclang.h;Drivers/CMSIS/Include/cmsis_armclang_ltm.h;Drivers/CMSIS/Include/cmsis_compiler.h;Drivers/CMSIS/Include/cmsis_gcc.h;Drivers/CMSIS/Include/cmsis_iccarm.h;Drivers/CMSIS/Include/cmsis_version.h;Drivers/CMSIS/Include/core_armv81mml.h;Drivers/CMSIS/Include/core_armv8mbl.h;Drivers/CMSIS/Include/core_armv8mml.h;Drivers/CMSIS/Include/core_cm0.h;Drivers/CMSIS/Include/core_cm0plus.h;Drivers/CMSIS/Include/core_cm1.h;Drivers/CMSIS/Include/core_cm23.h;Drivers/CMSIS/Include/core_cm3.h;Drivers/CMSIS/Include/core_cm33.h;Drivers/CMSIS/Include/core_cm35p.h;Drivers/CMSIS/Include/core_cm4.h;Drivers/CMSIS/Include/core_cm7.h;Drivers/CMSIS/Include/core_sc000.h;Drivers/CMSIS/Include/core_sc300.h;Drivers/CMSIS/Include/mpu_armv7.h;Drivers/CMSIS/Include/mpu_armv8.h;Drivers/CMSIS/Include/tz_context.h; +LibFiles=Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_cortex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_crs.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_utils.h;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_utils.c;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_exti.h;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_exti.c;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dmamux.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h;Drivers/STM32L4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ramfunc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_exti.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim_ex.h;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ramfunc.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_gpio.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_exti.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim_ex.c;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_cortex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_crs.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_utils.h;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_utils.c;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_exti.h;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_exti.c;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dmamux.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h;Drivers/STM32L4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ramfunc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_exti.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim_ex.h;Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h;Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h;Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h;Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/system_stm32l4xx.c;Drivers/CMSIS/Include/cmsis_armcc.h;Drivers/CMSIS/Include/cmsis_armclang.h;Drivers/CMSIS/Include/cmsis_armclang_ltm.h;Drivers/CMSIS/Include/cmsis_compiler.h;Drivers/CMSIS/Include/cmsis_gcc.h;Drivers/CMSIS/Include/cmsis_iccarm.h;Drivers/CMSIS/Include/cmsis_version.h;Drivers/CMSIS/Include/core_armv81mml.h;Drivers/CMSIS/Include/core_armv8mbl.h;Drivers/CMSIS/Include/core_armv8mml.h;Drivers/CMSIS/Include/core_cm0.h;Drivers/CMSIS/Include/core_cm0plus.h;Drivers/CMSIS/Include/core_cm1.h;Drivers/CMSIS/Include/core_cm23.h;Drivers/CMSIS/Include/core_cm3.h;Drivers/CMSIS/Include/core_cm33.h;Drivers/CMSIS/Include/core_cm35p.h;Drivers/CMSIS/Include/core_cm4.h;Drivers/CMSIS/Include/core_cm7.h;Drivers/CMSIS/Include/core_sc000.h;Drivers/CMSIS/Include/core_sc300.h;Drivers/CMSIS/Include/mpu_armv7.h;Drivers/CMSIS/Include/mpu_armv8.h;Drivers/CMSIS/Include/tz_context.h; [PreviousUsedCubeIDEFiles] -SourceFiles=Core\Src\main.c;Core\Src\stm32l4xx_it.c;Core\Src\stm32l4xx_hal_msp.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_utils.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_exti.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ramfunc.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_gpio.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_exti.c;Core\Src/system_stm32l4xx.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_utils.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_exti.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ramfunc.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_gpio.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_exti.c;Core\Src/system_stm32l4xx.c;Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/system_stm32l4xx.c;; +SourceFiles=Core\Src\main.c;Core\Src\stm32l4xx_it.c;Core\Src\stm32l4xx_hal_msp.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_utils.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_exti.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ramfunc.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_gpio.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_exti.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim_ex.c;Core\Src/system_stm32l4xx.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_utils.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_exti.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ramfunc.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_gpio.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_exti.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim_ex.c;Core\Src/system_stm32l4xx.c;Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/system_stm32l4xx.c;; HeaderPath=Drivers\STM32L4xx_HAL_Driver\Inc;Drivers\STM32L4xx_HAL_Driver\Inc\Legacy;Drivers\CMSIS\Device\ST\STM32L4xx\Include;Drivers\CMSIS\Include;Core\Inc; CDefines=USE_FULL_LL_DRIVER;USE_HAL_DRIVER;STM32L476xx;USE_FULL_LL_DRIVER;USE_HAL_DRIVER;USE_HAL_DRIVER; diff --git a/L476_ats_blink-master/Core/Src/gpio.c b/L476_ats_blink-master/Core/Src/gpio.c deleted file mode 100644 index 73bf964..0000000 --- a/L476_ats_blink-master/Core/Src/gpio.c +++ /dev/null @@ -1,44 +0,0 @@ -/* - * gpio.c - GPIO functions, only for Nucleo-STM32L476 board - */ -#include "stm32l4xx_ll_bus.h" -#include "stm32l4xx_ll_gpio.h" -#include "gpio.h" - -#define LED_PORT GPIOA -#define LED_PIN LL_GPIO_PIN_5 -#define BUT_PORT GPIOC -#define BUT_PIN LL_GPIO_PIN_13 - -void GPIO_init(void) -{ -// PORT A -LL_AHB2_GRP1_EnableClock( LL_AHB2_GRP1_PERIPH_GPIOA ); -// Green LED (user LED) - PA5 -LL_GPIO_SetPinMode( LED_PORT, LED_PIN, LL_GPIO_MODE_OUTPUT ); -LL_GPIO_SetPinOutputType( LED_PORT, LED_PIN, LL_GPIO_OUTPUT_PUSHPULL ); - -// PORT C -LL_AHB2_GRP1_EnableClock( LL_AHB2_GRP1_PERIPH_GPIOC ); -// Blue button - PC13 -LL_GPIO_SetPinMode( BUT_PORT, BUT_PIN, LL_GPIO_MODE_INPUT ); -} - - -void LED_GREEN( int val ) -{ -if ( val ) - LL_GPIO_SetOutputPin( LED_PORT, LED_PIN ); -else LL_GPIO_ResetOutputPin( LED_PORT, LED_PIN ); -} - -int BLUE_BUTTON() -{ -return ( !LL_GPIO_IsInputPinSet( BUT_PORT, BUT_PIN ) ); -} - - - - - - diff --git a/L476_ats_blink-master/Core/Src/gpio.h b/L476_ats_blink-master/Core/Src/gpio.h deleted file mode 100644 index 68bb7fa..0000000 --- a/L476_ats_blink-master/Core/Src/gpio.h +++ /dev/null @@ -1,7 +0,0 @@ - -// configuration -void GPIO_init(void); - -// utilization -void LED_GREEN( int val ); -int BLUE_BUTTON(); diff --git a/L476_ats_blink-master/Core/Src/main.c b/L476_ats_blink-master/Core/Src/main.c index b0c1462..eb2283d 100644 --- a/L476_ats_blink-master/Core/Src/main.c +++ b/L476_ats_blink-master/Core/Src/main.c @@ -1,115 +1,253 @@ -/* Project L476_ats_blink for STM32L476 mounted on Nucleo board: - * the user LED (mounted on pin PA-5) is flashed every second for 50 ms. - * The time base is provided by Systick (1000 ticks per second). - * The clock configuration is the default one (Sysclk = 80 MHz, derived from MSI and PLL). - */ - +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * @file : main.c + * @brief : Main program body + ****************************************************************************** + * @attention + * + * © Copyright (c) 2020 STMicroelectronics. + * All rights reserved. + * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +/* USER CODE END Header */ /* Includes ------------------------------------------------------------------*/ -#include "stm32l4xx_ll_bus.h" -#include "stm32l4xx_ll_rcc.h" -#include "stm32l4xx_ll_system.h" -#include "stm32l4xx_ll_utils.h" -#include "stm32l4xx_ll_gpio.h" -#include "stm32l4xx_ll_cortex.h" -// #if defined(USE_FULL_ASSERT) -// #include "stm32_assert.h" -// #endif /* USE_FULL_ASSERT */ +#include "main.h" -#include "gpio.h" +/* Private includes ----------------------------------------------------------*/ +/* USER CODE BEGIN Includes */ -// systick interrupt handler -volatile uint32_t msTicks = 0; -volatile uint8_t expe = 0; -volatile uint8_t blue_mode = 0; +/* USER CODE END Includes */ -void SysTick_Handler() -{ - if ( BLUE_BUTTON() ){ - blue_mode = 1 ; - } +/* Private typedef -----------------------------------------------------------*/ +/* USER CODE BEGIN PTD */ - msTicks++; /* See startup file startup_LPC17xx.s for SysTick vector */ - if (msTicks == 5){ - LED_GREEN(0); - }else if(msTicks >= 200){ - msTicks = 0; - LED_GREEN(1); - } -} +/* USER CODE END PTD */ -void SystemClock_Config(void); +/* Private define ------------------------------------------------------------*/ +/* USER CODE BEGIN PD */ +/* USER CODE END PD */ +/* Private macro -------------------------------------------------------------*/ +/* USER CODE BEGIN PM */ + +/* USER CODE END PM */ + +/* Private variables ---------------------------------------------------------*/ +RTC_HandleTypeDef hrtc; + +/* USER CODE BEGIN PV */ + +/* USER CODE END PV */ + +/* Private function prototypes -----------------------------------------------*/ +void SystemClock_Config(void); +static void MX_GPIO_Init(void); +static void MX_RTC_Init(void); +/* USER CODE BEGIN PFP */ + +/* USER CODE END PFP */ + +/* Private user code ---------------------------------------------------------*/ +/* USER CODE BEGIN 0 */ + +/* USER CODE END 0 */ + +/** + * @brief The application entry point. + * @retval int + */ int main(void) { -/* Configure the system clock */ -SystemClock_Config(); + /* USER CODE BEGIN 1 */ -// config GPIO -GPIO_init(); + /* USER CODE END 1 */ -// init systick timer (tick period at 1 ms) -LL_Init1msTick( SystemCoreClock ); -LL_SYSTICK_EnableIT(); + /* MCU Configuration--------------------------------------------------------*/ -//Setup Sleep mode -LL_LPM_EnableSleep(); -//LL_LPM_EnableSleepOnExit(); + /* Reset of all peripherals, Initializes the Flash interface and the Systick. */ + HAL_Init(); -while (1) { - if (blue_mode){ - __WFI(); - } + /* USER CODE BEGIN Init */ -// else { -// LED_GREEN(0); -// LL_mDelay(950); -// LED_GREEN(1); -// LL_mDelay(50); -// } - } + /* USER CODE END Init */ + + /* Configure the system clock */ + SystemClock_Config(); + + /* USER CODE BEGIN SysInit */ + + /* USER CODE END SysInit */ + + /* Initialize all configured peripherals */ + MX_GPIO_Init(); + MX_RTC_Init(); + /* USER CODE BEGIN 2 */ + + /* USER CODE END 2 */ + + /* Infinite loop */ + /* USER CODE BEGIN WHILE */ + while (1) + { + /* USER CODE END WHILE */ + + /* USER CODE BEGIN 3 */ + } + /* USER CODE END 3 */ } /** - * @brief System Clock Configuration - * The system Clock is configured as follows : - * System Clock source = PLL (MSI) - * SYSCLK(Hz) = 80000000 - * HCLK(Hz) = 80000000 - * AHB Prescaler = 1 - * APB1 Prescaler = 1 - * APB2 Prescaler = 1 - * MSI Frequency(Hz) = 4000000 - * PLL_M = 1 - * PLL_N = 40 - * PLL_R = 2 - * Flash Latency(WS) = 4 - * @param None + * @brief System Clock Configuration + * @retval None + * 24Mhz + RTC + LSE + */ +void SystemClock_Config(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_1); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + LL_RCC_MSI_EnablePLLMode(); + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); + LL_PWR_EnableBkUpAccess(); + LL_RCC_ForceBackupDomainReset(); + LL_RCC_ReleaseBackupDomainReset(); + LL_RCC_LSE_SetDriveCapability(LL_RCC_LSEDRIVE_LOW); + LL_RCC_LSE_Enable(); + + /* Wait till LSE is ready */ + while(LL_RCC_LSE_IsReady() != 1) + { + + } + LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE); + LL_RCC_EnableRTC(); + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 24, LL_RCC_PLLR_DIV_4); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(24000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { + Error_Handler(); + } +} + +/** + * @brief RTC Initialization Function + * @param None * @retval None */ -void SystemClock_Config(void) { -/* MSI configuration and activation */ -LL_FLASH_SetLatency(LL_FLASH_LATENCY_4); -LL_RCC_MSI_Enable(); -while (LL_RCC_MSI_IsReady() != 1) - { }; +static void MX_RTC_Init(void) +{ -/* Main PLL configuration and activation */ -LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 40, LL_RCC_PLLR_DIV_2); -LL_RCC_PLL_Enable(); -LL_RCC_PLL_EnableDomain_SYS(); -while(LL_RCC_PLL_IsReady() != 1) - { }; + /* USER CODE BEGIN RTC_Init 0 */ -/* Sysclk activation on the main PLL */ -LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); -LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); -while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) - { }; + /* USER CODE END RTC_Init 0 */ -/* Set APB1 & APB2 prescaler*/ -LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); -LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + /* USER CODE BEGIN RTC_Init 1 */ + + /* USER CODE END RTC_Init 1 */ + /** Initialize RTC Only + */ + hrtc.Instance = RTC; + hrtc.Init.HourFormat = RTC_HOURFORMAT_24; + hrtc.Init.AsynchPrediv = 127; + hrtc.Init.SynchPrediv = 255; + hrtc.Init.OutPut = RTC_OUTPUT_DISABLE; + hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE; + hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH; + hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN; + if (HAL_RTC_Init(&hrtc) != HAL_OK) + { + Error_Handler(); + } + /* USER CODE BEGIN RTC_Init 2 */ + + /* USER CODE END RTC_Init 2 */ -/* Update the global variable called SystemCoreClock */ -SystemCoreClockUpdate(); } + +/** + * @brief GPIO Initialization Function + * @param None + * @retval None + */ +static void MX_GPIO_Init(void) +{ + + /* GPIO Ports Clock Enable */ + __HAL_RCC_GPIOC_CLK_ENABLE(); + __HAL_RCC_GPIOA_CLK_ENABLE(); + __HAL_RCC_GPIOB_CLK_ENABLE(); + +} + +/* USER CODE BEGIN 4 */ + +/* USER CODE END 4 */ + +/** + * @brief This function is executed in case of error occurrence. + * @retval None + */ +void Error_Handler(void) +{ + /* USER CODE BEGIN Error_Handler_Debug */ + /* User can add his own implementation to report the HAL error return state */ + + /* USER CODE END Error_Handler_Debug */ +} + +#ifdef USE_FULL_ASSERT +/** + * @brief Reports the name of the source file and the source line number + * where the assert_param error has occurred. + * @param file: pointer to the source file name + * @param line: assert_param error line source number + * @retval None + */ +void assert_failed(uint8_t *file, uint32_t line) +{ + /* USER CODE BEGIN 6 */ + /* User can add his own implementation to report the file name and line number, + tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */ + /* USER CODE END 6 */ +} +#endif /* USE_FULL_ASSERT */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/L476_ats_blink-master/Core/Src/stm32l4xx_it.c b/L476_ats_blink-master/Core/Src/stm32l4xx_it.c index a08e99e..fdfb547 100644 --- a/L476_ats_blink-master/Core/Src/stm32l4xx_it.c +++ b/L476_ats_blink-master/Core/Src/stm32l4xx_it.c @@ -182,11 +182,11 @@ void PendSV_Handler(void) void SysTick_Handler(void) { /* USER CODE BEGIN SysTick_IRQn 0 */ -// + /* USER CODE END SysTick_IRQn 0 */ HAL_IncTick(); /* USER CODE BEGIN SysTick_IRQn 1 */ -// + /* USER CODE END SysTick_IRQn 1 */ } diff --git a/L476_ats_blink-master/Core/Src/syscalls.c b/L476_ats_blink-master/Core/Src/syscalls.c deleted file mode 100644 index 4ec9584..0000000 --- a/L476_ats_blink-master/Core/Src/syscalls.c +++ /dev/null @@ -1,159 +0,0 @@ -/** - ****************************************************************************** - * @file syscalls.c - * @author Auto-generated by STM32CubeIDE - * @brief STM32CubeIDE Minimal System calls file - * - * For more information about which c-functions - * need which of these lowlevel functions - * please consult the Newlib libc-manual - ****************************************************************************** - * @attention - * - * © Copyright (c) 2020 STMicroelectronics. - * All rights reserved. - * - * This software component is licensed by ST under BSD 3-Clause license, - * the "License"; You may not use this file except in compliance with the - * License. You may obtain a copy of the License at: - * opensource.org/licenses/BSD-3-Clause - * - ****************************************************************************** - */ - -/* Includes */ -#include -#include -#include -#include -#include -#include -#include -#include - - -/* Variables */ -//#undef errno -extern int errno; -extern int __io_putchar(int ch) __attribute__((weak)); -extern int __io_getchar(void) __attribute__((weak)); - -register char * stack_ptr asm("sp"); - -char *__env[1] = { 0 }; -char **environ = __env; - - -/* Functions */ -void initialise_monitor_handles() -{ -} - -int _getpid(void) -{ - return 1; -} - -int _kill(int pid, int sig) -{ - errno = EINVAL; - return -1; -} - -void _exit (int status) -{ - _kill(status, -1); - while (1) {} /* Make sure we hang here */ -} - -__attribute__((weak)) int _read(int file, char *ptr, int len) -{ - int DataIdx; - - for (DataIdx = 0; DataIdx < len; DataIdx++) - { - *ptr++ = __io_getchar(); - } - -return len; -} - -__attribute__((weak)) int _write(int file, char *ptr, int len) -{ - int DataIdx; - - for (DataIdx = 0; DataIdx < len; DataIdx++) - { - __io_putchar(*ptr++); - } - return len; -} - -int _close(int file) -{ - return -1; -} - - -int _fstat(int file, struct stat *st) -{ - st->st_mode = S_IFCHR; - return 0; -} - -int _isatty(int file) -{ - return 1; -} - -int _lseek(int file, int ptr, int dir) -{ - return 0; -} - -int _open(char *path, int flags, ...) -{ - /* Pretend like we always fail */ - return -1; -} - -int _wait(int *status) -{ - errno = ECHILD; - return -1; -} - -int _unlink(char *name) -{ - errno = ENOENT; - return -1; -} - -int _times(struct tms *buf) -{ - return -1; -} - -int _stat(char *file, struct stat *st) -{ - st->st_mode = S_IFCHR; - return 0; -} - -int _link(char *old, char *new) -{ - errno = EMLINK; - return -1; -} - -int _fork(void) -{ - errno = EAGAIN; - return -1; -} - -int _execve(char *name, char **argv, char **env) -{ - errno = ENOMEM; - return -1; -} diff --git a/L476_ats_blink-master/Core/Src/sysmem.c b/L476_ats_blink-master/Core/Src/sysmem.c deleted file mode 100644 index 23180b6..0000000 --- a/L476_ats_blink-master/Core/Src/sysmem.c +++ /dev/null @@ -1,80 +0,0 @@ -/** - ****************************************************************************** - * @file sysmem.c - * @author Generated by STM32CubeIDE - * @brief STM32CubeIDE System Memory calls file - * - * For more information about which C functions - * need which of these lowlevel functions - * please consult the newlib libc manual - ****************************************************************************** - * @attention - * - * © Copyright (c) 2020 STMicroelectronics. - * All rights reserved. - * - * This software component is licensed by ST under BSD 3-Clause license, - * the "License"; You may not use this file except in compliance with the - * License. You may obtain a copy of the License at: - * opensource.org/licenses/BSD-3-Clause - * - ****************************************************************************** - */ - -/* Includes */ -#include -#include - -/** - * Pointer to the current high watermark of the heap usage - */ -static uint8_t *__sbrk_heap_end = NULL; - -/** - * @brief _sbrk() allocates memory to the newlib heap and is used by malloc - * and others from the C library - * - * @verbatim - * ############################################################################ - * # .data # .bss # newlib heap # MSP stack # - * # # # # Reserved by _Min_Stack_Size # - * ############################################################################ - * ^-- RAM start ^-- _end _estack, RAM end --^ - * @endverbatim - * - * This implementation starts allocating at the '_end' linker symbol - * The '_Min_Stack_Size' linker symbol reserves a memory for the MSP stack - * The implementation considers '_estack' linker symbol to be RAM end - * NOTE: If the MSP stack, at any point during execution, grows larger than the - * reserved size, please increase the '_Min_Stack_Size'. - * - * @param incr Memory size - * @return Pointer to allocated memory - */ -void *_sbrk(ptrdiff_t incr) -{ - extern uint8_t _end; /* Symbol defined in the linker script */ - extern uint8_t _estack; /* Symbol defined in the linker script */ - extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */ - const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size; - const uint8_t *max_heap = (uint8_t *)stack_limit; - uint8_t *prev_heap_end; - - /* Initalize heap end at first call */ - if (NULL == __sbrk_heap_end) - { - __sbrk_heap_end = &_end; - } - - /* Protect heap from growing into the reserved MSP stack */ - if (__sbrk_heap_end + incr > max_heap) - { - errno = ENOMEM; - return (void *)-1; - } - - prev_heap_end = __sbrk_heap_end; - __sbrk_heap_end += incr; - - return (void *)prev_heap_end; -} diff --git a/L476_ats_blink-master/Debug/Core/Src/main.d b/L476_ats_blink-master/Debug/Core/Src/main.d index e18fc88..5c8c109 100644 --- a/L476_ats_blink-master/Debug/Core/Src/main.d +++ b/L476_ats_blink-master/Debug/Core/Src/main.d @@ -1,5 +1,8 @@ -Core/Src/main.o: ../Core/Src/main.c \ - ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h \ +Core/Src/main.o: ../Core/Src/main.c ../Core/Inc/main.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h \ + ../Core/Inc/stm32l4xx_hal_conf.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h \ ../Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h \ ../Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h \ ../Drivers/CMSIS/Include/core_cm4.h \ @@ -8,14 +11,42 @@ Core/Src/main.o: ../Core/Src/main.c \ ../Drivers/CMSIS/Include/cmsis_gcc.h \ ../Drivers/CMSIS/Include/mpu_armv7.h \ ../Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio_ex.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_exti.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ex.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ramfunc.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc_ex.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_crs.h \ ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h \ ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h \ - ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_utils.h \ - ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_exti.h \ ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_cortex.h \ - ../Core/Src/gpio.h + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_utils.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h -../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h: +../Core/Inc/main.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h: + +../Core/Inc/stm32l4xx_hal_conf.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h: ../Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h: @@ -33,14 +64,54 @@ Core/Src/main.o: ../Core/Src/main.c \ ../Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h: +../Drivers/STM32L4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio_ex.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_exti.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ex.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ramfunc.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc_ex.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_crs.h: + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h: +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h: + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h: -../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_utils.h: - -../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h: +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_exti.h: ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_cortex.h: -../Core/Src/gpio.h: +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_utils.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h: diff --git a/L476_ats_blink-master/Debug/Core/Src/main.o b/L476_ats_blink-master/Debug/Core/Src/main.o index f4cc805..8970e7e 100644 Binary files a/L476_ats_blink-master/Debug/Core/Src/main.o and b/L476_ats_blink-master/Debug/Core/Src/main.o differ diff --git a/L476_ats_blink-master/Debug/Core/Src/main.su b/L476_ats_blink-master/Debug/Core/Src/main.su index 7678bba..847a122 100644 --- a/L476_ats_blink-master/Debug/Core/Src/main.su +++ b/L476_ats_blink-master/Debug/Core/Src/main.su @@ -1,17 +1,31 @@ +stm32l4xx_ll_rcc.h:2270:22:LL_RCC_LSE_Enable 4 static +stm32l4xx_ll_rcc.h:2316:22:LL_RCC_LSE_SetDriveCapability 16 static +stm32l4xx_ll_rcc.h:2362:26:LL_RCC_LSE_IsReady 4 static stm32l4xx_ll_rcc.h:2489:22:LL_RCC_MSI_Enable 4 static stm32l4xx_ll_rcc.h:2509:26:LL_RCC_MSI_IsReady 4 static +stm32l4xx_ll_rcc.h:2523:22:LL_RCC_MSI_EnablePLLMode 4 static +stm32l4xx_ll_rcc.h:2548:22:LL_RCC_MSI_EnableRangeSelection 4 static +stm32l4xx_ll_rcc.h:2581:22:LL_RCC_MSI_SetRange 16 static +stm32l4xx_ll_rcc.h:2656:22:LL_RCC_MSI_SetCalibTrimming 16 static stm32l4xx_ll_rcc.h:2742:22:LL_RCC_SetSysClkSource 16 static stm32l4xx_ll_rcc.h:2756:26:LL_RCC_GetSysClkSource 4 static stm32l4xx_ll_rcc.h:2776:22:LL_RCC_SetAHBPrescaler 16 static stm32l4xx_ll_rcc.h:2792:22:LL_RCC_SetAPB1Prescaler 16 static stm32l4xx_ll_rcc.h:2808:22:LL_RCC_SetAPB2Prescaler 16 static +stm32l4xx_ll_rcc.h:3650:22:LL_RCC_SetRTCClockSource 16 static +stm32l4xx_ll_rcc.h:3674:22:LL_RCC_EnableRTC 4 static +stm32l4xx_ll_rcc.h:3704:22:LL_RCC_ForceBackupDomainReset 4 static +stm32l4xx_ll_rcc.h:3714:22:LL_RCC_ReleaseBackupDomainReset 4 static stm32l4xx_ll_rcc.h:3733:22:LL_RCC_PLL_Enable 4 static stm32l4xx_ll_rcc.h:3754:26:LL_RCC_PLL_IsReady 4 static stm32l4xx_ll_rcc.h:3800:22:LL_RCC_PLL_ConfigDomain_SYS 24 static stm32l4xx_ll_rcc.h:4178:22:LL_RCC_PLL_EnableDomain_SYS 4 static stm32l4xx_ll_system.h:1400:22:LL_FLASH_SetLatency 16 static -stm32l4xx_ll_cortex.h:272:22:LL_SYSTICK_EnableIT 4 static -stm32l4xx_ll_cortex.h:310:22:LL_LPM_EnableSleep 4 static -main.c:25:6:SysTick_Handler 8 static -main.c:42:5:main 8 static,ignoring_inline_asm -main.c:89:6:SystemClock_Config 8 static +stm32l4xx_ll_system.h:1428:26:LL_FLASH_GetLatency 4 static +stm32l4xx_ll_pwr.h:344:22:LL_PWR_SetRegulVoltageScaling 16 static +stm32l4xx_ll_pwr.h:398:22:LL_PWR_EnableBkUpAccess 4 static +main.c:66:5:main 8 static +main.c:111:6:SystemClock_Config 8 static +main.c:175:13:MX_RTC_Init 8 static +main.c:210:13:MX_GPIO_Init 24 static +main.c:228:6:Error_Handler 4 static diff --git a/L476_ats_blink-master/Debug/Core/Src/stm32l4xx_it.d b/L476_ats_blink-master/Debug/Core/Src/stm32l4xx_it.d index db10d7a..090a483 100644 --- a/L476_ats_blink-master/Debug/Core/Src/stm32l4xx_it.d +++ b/L476_ats_blink-master/Debug/Core/Src/stm32l4xx_it.d @@ -1,5 +1,8 @@ Core/Src/stm32l4xx_it.o: ../Core/Src/stm32l4xx_it.c ../Core/Inc/main.h \ - ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_crs.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h \ + ../Core/Inc/stm32l4xx_hal_conf.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h \ ../Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h \ ../Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h \ ../Drivers/CMSIS/Include/core_cm4.h \ @@ -8,6 +11,23 @@ Core/Src/stm32l4xx_it.o: ../Core/Src/stm32l4xx_it.c ../Core/Inc/main.h \ ../Drivers/CMSIS/Include/cmsis_gcc.h \ ../Drivers/CMSIS/Include/mpu_armv7.h \ ../Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio_ex.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_exti.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ex.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ramfunc.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc_ex.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_crs.h \ ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h \ ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h \ ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h \ @@ -21,7 +41,13 @@ Core/Src/stm32l4xx_it.o: ../Core/Src/stm32l4xx_it.c ../Core/Inc/main.h \ ../Core/Inc/main.h: -../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_crs.h: +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h: + +../Core/Inc/stm32l4xx_hal_conf.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h: ../Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h: @@ -39,6 +65,40 @@ Core/Src/stm32l4xx_it.o: ../Core/Src/stm32l4xx_it.c ../Core/Inc/main.h \ ../Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h: +../Drivers/STM32L4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio_ex.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_exti.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ex.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ramfunc.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc_ex.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_crs.h: + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h: ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h: diff --git a/L476_ats_blink-master/Debug/Core/Src/stm32l4xx_it.o b/L476_ats_blink-master/Debug/Core/Src/stm32l4xx_it.o index 82aae56..a500408 100644 Binary files a/L476_ats_blink-master/Debug/Core/Src/stm32l4xx_it.o and b/L476_ats_blink-master/Debug/Core/Src/stm32l4xx_it.o differ diff --git a/L476_ats_blink-master/Debug/Core/Src/stm32l4xx_it.su b/L476_ats_blink-master/Debug/Core/Src/stm32l4xx_it.su index e1f3ef5..c5d12c5 100644 --- a/L476_ats_blink-master/Debug/Core/Src/stm32l4xx_it.su +++ b/L476_ats_blink-master/Debug/Core/Src/stm32l4xx_it.su @@ -6,3 +6,4 @@ stm32l4xx_it.c:128:6:UsageFault_Handler 4 static stm32l4xx_it.c:143:6:SVC_Handler 4 static stm32l4xx_it.c:156:6:DebugMon_Handler 4 static stm32l4xx_it.c:169:6:PendSV_Handler 4 static +stm32l4xx_it.c:182:6:SysTick_Handler 8 static diff --git a/L476_ats_blink-master/Debug/Core/Src/subdir.mk b/L476_ats_blink-master/Debug/Core/Src/subdir.mk index ebc7485..69c761c 100644 --- a/L476_ats_blink-master/Debug/Core/Src/subdir.mk +++ b/L476_ats_blink-master/Debug/Core/Src/subdir.mk @@ -4,41 +4,31 @@ # Add inputs and outputs from these tool invocations to the build variables C_SRCS += \ -../Core/Src/gpio.c \ ../Core/Src/main.c \ +../Core/Src/stm32l4xx_hal_msp.c \ ../Core/Src/stm32l4xx_it.c \ -../Core/Src/syscalls.c \ -../Core/Src/sysmem.c \ ../Core/Src/system_stm32l4xx.c OBJS += \ -./Core/Src/gpio.o \ ./Core/Src/main.o \ +./Core/Src/stm32l4xx_hal_msp.o \ ./Core/Src/stm32l4xx_it.o \ -./Core/Src/syscalls.o \ -./Core/Src/sysmem.o \ ./Core/Src/system_stm32l4xx.o C_DEPS += \ -./Core/Src/gpio.d \ ./Core/Src/main.d \ +./Core/Src/stm32l4xx_hal_msp.d \ ./Core/Src/stm32l4xx_it.d \ -./Core/Src/syscalls.d \ -./Core/Src/sysmem.d \ ./Core/Src/system_stm32l4xx.d # Each subdirectory must supply rules for building sources it contributes -Core/Src/gpio.o: ../Core/Src/gpio.c - arm-none-eabi-gcc "$<" -mcpu=cortex-m4 -std=gnu11 -g3 '-DHSE_VALUE=8000000' '-DMSI_VALUE=4000000' '-DLSI_VALUE=32000' '-DHSE_STARTUP_TIMEOUT=100' '-DHSI_VALUE=16000000' -DDEBUG '-DLSE_STARTUP_TIMEOUT=5000' '-DLSE_VALUE=32768' '-DDATA_CACHE_ENABLE=1' '-DVDD_VALUE=3300' '-DINSTRUCTION_CACHE_ENABLE=1' '-DEXTERNALSAI2_CLOCK_VALUE=2097000' -DSTM32L476xx -DUSE_FULL_LL_DRIVER '-DEXTERNALSAI1_CLOCK_VALUE=2097000' '-DPREFETCH_ENABLE=0' -c -I../Core/Inc -I../Drivers/STM32L4xx_HAL_Driver/Inc -I../Drivers/CMSIS/Device/ST/STM32L4xx/Include -I../Drivers/CMSIS/Include -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"Core/Src/gpio.d" -MT"$@" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -o "$@" Core/Src/main.o: ../Core/Src/main.c - arm-none-eabi-gcc "$<" -mcpu=cortex-m4 -std=gnu11 -g3 '-DHSE_VALUE=8000000' '-DMSI_VALUE=4000000' '-DLSI_VALUE=32000' '-DHSE_STARTUP_TIMEOUT=100' '-DHSI_VALUE=16000000' -DDEBUG '-DLSE_STARTUP_TIMEOUT=5000' '-DLSE_VALUE=32768' '-DDATA_CACHE_ENABLE=1' '-DVDD_VALUE=3300' '-DINSTRUCTION_CACHE_ENABLE=1' '-DEXTERNALSAI2_CLOCK_VALUE=2097000' -DSTM32L476xx -DUSE_FULL_LL_DRIVER '-DEXTERNALSAI1_CLOCK_VALUE=2097000' '-DPREFETCH_ENABLE=0' -c -I../Core/Inc -I../Drivers/STM32L4xx_HAL_Driver/Inc -I../Drivers/CMSIS/Device/ST/STM32L4xx/Include -I../Drivers/CMSIS/Include -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"Core/Src/main.d" -MT"$@" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -o "$@" + arm-none-eabi-gcc "$<" -mcpu=cortex-m4 -std=gnu11 -g3 '-DHSE_VALUE=8000000' '-DMSI_VALUE=4000000' '-DLSI_VALUE=32000' '-DHSE_STARTUP_TIMEOUT=100' '-DHSI_VALUE=16000000' -DDEBUG '-DLSE_STARTUP_TIMEOUT=5000' '-DLSE_VALUE=32768' '-DDATA_CACHE_ENABLE=1' -DUSE_HAL_DRIVER '-DVDD_VALUE=3300' '-DINSTRUCTION_CACHE_ENABLE=1' '-DEXTERNALSAI2_CLOCK_VALUE=2097000' -DSTM32L476xx -DUSE_FULL_LL_DRIVER '-DEXTERNALSAI1_CLOCK_VALUE=2097000' '-DPREFETCH_ENABLE=0' -c -I../Core/Inc -I../Drivers/STM32L4xx_HAL_Driver/Inc -I../Drivers/CMSIS/Device/ST/STM32L4xx/Include -I../Drivers/CMSIS/Include -I../Drivers/STM32L4xx_HAL_Driver/Inc/Legacy -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"Core/Src/main.d" -MT"$@" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -o "$@" +Core/Src/stm32l4xx_hal_msp.o: ../Core/Src/stm32l4xx_hal_msp.c + arm-none-eabi-gcc "$<" -mcpu=cortex-m4 -std=gnu11 -g3 '-DHSE_VALUE=8000000' '-DMSI_VALUE=4000000' '-DLSI_VALUE=32000' '-DHSE_STARTUP_TIMEOUT=100' '-DHSI_VALUE=16000000' -DDEBUG '-DLSE_STARTUP_TIMEOUT=5000' '-DLSE_VALUE=32768' '-DDATA_CACHE_ENABLE=1' -DUSE_HAL_DRIVER '-DVDD_VALUE=3300' '-DINSTRUCTION_CACHE_ENABLE=1' '-DEXTERNALSAI2_CLOCK_VALUE=2097000' -DSTM32L476xx -DUSE_FULL_LL_DRIVER '-DEXTERNALSAI1_CLOCK_VALUE=2097000' '-DPREFETCH_ENABLE=0' -c -I../Core/Inc -I../Drivers/STM32L4xx_HAL_Driver/Inc -I../Drivers/CMSIS/Device/ST/STM32L4xx/Include -I../Drivers/CMSIS/Include -I../Drivers/STM32L4xx_HAL_Driver/Inc/Legacy -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"Core/Src/stm32l4xx_hal_msp.d" -MT"$@" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -o "$@" Core/Src/stm32l4xx_it.o: ../Core/Src/stm32l4xx_it.c - arm-none-eabi-gcc "$<" -mcpu=cortex-m4 -std=gnu11 -g3 '-DHSE_VALUE=8000000' '-DMSI_VALUE=4000000' '-DLSI_VALUE=32000' '-DHSE_STARTUP_TIMEOUT=100' '-DHSI_VALUE=16000000' -DDEBUG '-DLSE_STARTUP_TIMEOUT=5000' '-DLSE_VALUE=32768' '-DDATA_CACHE_ENABLE=1' '-DVDD_VALUE=3300' '-DINSTRUCTION_CACHE_ENABLE=1' '-DEXTERNALSAI2_CLOCK_VALUE=2097000' -DSTM32L476xx -DUSE_FULL_LL_DRIVER '-DEXTERNALSAI1_CLOCK_VALUE=2097000' '-DPREFETCH_ENABLE=0' -c -I../Core/Inc -I../Drivers/STM32L4xx_HAL_Driver/Inc -I../Drivers/CMSIS/Device/ST/STM32L4xx/Include -I../Drivers/CMSIS/Include -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"Core/Src/stm32l4xx_it.d" -MT"$@" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -o "$@" -Core/Src/syscalls.o: ../Core/Src/syscalls.c - arm-none-eabi-gcc "$<" -mcpu=cortex-m4 -std=gnu11 -g3 '-DHSE_VALUE=8000000' '-DMSI_VALUE=4000000' '-DLSI_VALUE=32000' '-DHSE_STARTUP_TIMEOUT=100' '-DHSI_VALUE=16000000' -DDEBUG '-DLSE_STARTUP_TIMEOUT=5000' '-DLSE_VALUE=32768' '-DDATA_CACHE_ENABLE=1' '-DVDD_VALUE=3300' '-DINSTRUCTION_CACHE_ENABLE=1' '-DEXTERNALSAI2_CLOCK_VALUE=2097000' -DSTM32L476xx -DUSE_FULL_LL_DRIVER '-DEXTERNALSAI1_CLOCK_VALUE=2097000' '-DPREFETCH_ENABLE=0' -c -I../Core/Inc -I../Drivers/STM32L4xx_HAL_Driver/Inc -I../Drivers/CMSIS/Device/ST/STM32L4xx/Include -I../Drivers/CMSIS/Include -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"Core/Src/syscalls.d" -MT"$@" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -o "$@" -Core/Src/sysmem.o: ../Core/Src/sysmem.c - arm-none-eabi-gcc "$<" -mcpu=cortex-m4 -std=gnu11 -g3 '-DHSE_VALUE=8000000' '-DMSI_VALUE=4000000' '-DLSI_VALUE=32000' '-DHSE_STARTUP_TIMEOUT=100' '-DHSI_VALUE=16000000' -DDEBUG '-DLSE_STARTUP_TIMEOUT=5000' '-DLSE_VALUE=32768' '-DDATA_CACHE_ENABLE=1' '-DVDD_VALUE=3300' '-DINSTRUCTION_CACHE_ENABLE=1' '-DEXTERNALSAI2_CLOCK_VALUE=2097000' -DSTM32L476xx -DUSE_FULL_LL_DRIVER '-DEXTERNALSAI1_CLOCK_VALUE=2097000' '-DPREFETCH_ENABLE=0' -c -I../Core/Inc -I../Drivers/STM32L4xx_HAL_Driver/Inc -I../Drivers/CMSIS/Device/ST/STM32L4xx/Include -I../Drivers/CMSIS/Include -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"Core/Src/sysmem.d" -MT"$@" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -o "$@" + arm-none-eabi-gcc "$<" -mcpu=cortex-m4 -std=gnu11 -g3 '-DHSE_VALUE=8000000' '-DMSI_VALUE=4000000' '-DLSI_VALUE=32000' '-DHSE_STARTUP_TIMEOUT=100' '-DHSI_VALUE=16000000' -DDEBUG '-DLSE_STARTUP_TIMEOUT=5000' '-DLSE_VALUE=32768' '-DDATA_CACHE_ENABLE=1' -DUSE_HAL_DRIVER '-DVDD_VALUE=3300' '-DINSTRUCTION_CACHE_ENABLE=1' '-DEXTERNALSAI2_CLOCK_VALUE=2097000' -DSTM32L476xx -DUSE_FULL_LL_DRIVER '-DEXTERNALSAI1_CLOCK_VALUE=2097000' '-DPREFETCH_ENABLE=0' -c -I../Core/Inc -I../Drivers/STM32L4xx_HAL_Driver/Inc -I../Drivers/CMSIS/Device/ST/STM32L4xx/Include -I../Drivers/CMSIS/Include -I../Drivers/STM32L4xx_HAL_Driver/Inc/Legacy -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"Core/Src/stm32l4xx_it.d" -MT"$@" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -o "$@" Core/Src/system_stm32l4xx.o: ../Core/Src/system_stm32l4xx.c - arm-none-eabi-gcc "$<" -mcpu=cortex-m4 -std=gnu11 -g3 '-DHSE_VALUE=8000000' '-DMSI_VALUE=4000000' '-DLSI_VALUE=32000' '-DHSE_STARTUP_TIMEOUT=100' '-DHSI_VALUE=16000000' -DDEBUG '-DLSE_STARTUP_TIMEOUT=5000' '-DLSE_VALUE=32768' '-DDATA_CACHE_ENABLE=1' '-DVDD_VALUE=3300' '-DINSTRUCTION_CACHE_ENABLE=1' '-DEXTERNALSAI2_CLOCK_VALUE=2097000' -DSTM32L476xx -DUSE_FULL_LL_DRIVER '-DEXTERNALSAI1_CLOCK_VALUE=2097000' '-DPREFETCH_ENABLE=0' -c -I../Core/Inc -I../Drivers/STM32L4xx_HAL_Driver/Inc -I../Drivers/CMSIS/Device/ST/STM32L4xx/Include -I../Drivers/CMSIS/Include -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"Core/Src/system_stm32l4xx.d" -MT"$@" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -o "$@" + arm-none-eabi-gcc "$<" -mcpu=cortex-m4 -std=gnu11 -g3 '-DHSE_VALUE=8000000' '-DMSI_VALUE=4000000' '-DLSI_VALUE=32000' '-DHSE_STARTUP_TIMEOUT=100' '-DHSI_VALUE=16000000' -DDEBUG '-DLSE_STARTUP_TIMEOUT=5000' '-DLSE_VALUE=32768' '-DDATA_CACHE_ENABLE=1' -DUSE_HAL_DRIVER '-DVDD_VALUE=3300' '-DINSTRUCTION_CACHE_ENABLE=1' '-DEXTERNALSAI2_CLOCK_VALUE=2097000' -DSTM32L476xx -DUSE_FULL_LL_DRIVER '-DEXTERNALSAI1_CLOCK_VALUE=2097000' '-DPREFETCH_ENABLE=0' -c -I../Core/Inc -I../Drivers/STM32L4xx_HAL_Driver/Inc -I../Drivers/CMSIS/Device/ST/STM32L4xx/Include -I../Drivers/CMSIS/Include -I../Drivers/STM32L4xx_HAL_Driver/Inc/Legacy -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"Core/Src/system_stm32l4xx.d" -MT"$@" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -o "$@" diff --git a/L476_ats_blink-master/Debug/Core/Src/system_stm32l4xx.d b/L476_ats_blink-master/Debug/Core/Src/system_stm32l4xx.d index 0ae4bf9..604ad07 100644 --- a/L476_ats_blink-master/Debug/Core/Src/system_stm32l4xx.d +++ b/L476_ats_blink-master/Debug/Core/Src/system_stm32l4xx.d @@ -6,7 +6,27 @@ Core/Src/system_stm32l4xx.o: ../Core/Src/system_stm32l4xx.c \ ../Drivers/CMSIS/Include/cmsis_compiler.h \ ../Drivers/CMSIS/Include/cmsis_gcc.h \ ../Drivers/CMSIS/Include/mpu_armv7.h \ - ../Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h + ../Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h \ + ../Core/Inc/stm32l4xx_hal_conf.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio_ex.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_exti.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ex.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ramfunc.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc_ex.h ../Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h: @@ -23,3 +43,43 @@ Core/Src/system_stm32l4xx.o: ../Core/Src/system_stm32l4xx.c \ ../Drivers/CMSIS/Include/mpu_armv7.h: ../Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h: + +../Core/Inc/stm32l4xx_hal_conf.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio_ex.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_exti.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ex.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ramfunc.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc_ex.h: diff --git a/L476_ats_blink-master/Debug/Core/Src/system_stm32l4xx.o b/L476_ats_blink-master/Debug/Core/Src/system_stm32l4xx.o index ef552d7..25ba143 100644 Binary files a/L476_ats_blink-master/Debug/Core/Src/system_stm32l4xx.o and b/L476_ats_blink-master/Debug/Core/Src/system_stm32l4xx.o differ diff --git a/L476_ats_blink-master/Debug/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_exti.d b/L476_ats_blink-master/Debug/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_exti.d index b18e60d..de37bfa 100644 --- a/L476_ats_blink-master/Debug/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_exti.d +++ b/L476_ats_blink-master/Debug/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_exti.d @@ -8,7 +8,27 @@ Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_exti.o: \ ../Drivers/CMSIS/Include/cmsis_compiler.h \ ../Drivers/CMSIS/Include/cmsis_gcc.h \ ../Drivers/CMSIS/Include/mpu_armv7.h \ - ../Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h + ../Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h \ + ../Core/Inc/stm32l4xx_hal_conf.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio_ex.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_exti.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ex.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ramfunc.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc_ex.h ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_exti.h: @@ -27,3 +47,43 @@ Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_exti.o: \ ../Drivers/CMSIS/Include/mpu_armv7.h: ../Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h: + +../Core/Inc/stm32l4xx_hal_conf.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio_ex.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_exti.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ex.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ramfunc.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc_ex.h: diff --git a/L476_ats_blink-master/Debug/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_exti.o b/L476_ats_blink-master/Debug/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_exti.o index df5e452..b183776 100644 Binary files a/L476_ats_blink-master/Debug/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_exti.o and b/L476_ats_blink-master/Debug/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_exti.o differ diff --git a/L476_ats_blink-master/Debug/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_utils.d b/L476_ats_blink-master/Debug/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_utils.d index 3e2f730..23e3a35 100644 --- a/L476_ats_blink-master/Debug/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_utils.d +++ b/L476_ats_blink-master/Debug/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_utils.d @@ -9,6 +9,26 @@ Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_utils.o: \ ../Drivers/CMSIS/Include/cmsis_gcc.h \ ../Drivers/CMSIS/Include/mpu_armv7.h \ ../Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h \ + ../Core/Inc/stm32l4xx_hal_conf.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio_ex.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_exti.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ex.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ramfunc.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc.h \ + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc_ex.h \ ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h \ ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h \ ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h @@ -31,6 +51,46 @@ Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_utils.o: \ ../Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h: +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h: + +../Core/Inc/stm32l4xx_hal_conf.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio_ex.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_exti.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ex.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ramfunc.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc.h: + +../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc_ex.h: + ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h: ../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h: diff --git a/L476_ats_blink-master/Debug/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_utils.o b/L476_ats_blink-master/Debug/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_utils.o index 53b9d64..3a44044 100644 Binary files a/L476_ats_blink-master/Debug/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_utils.o and b/L476_ats_blink-master/Debug/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_utils.o differ diff --git a/L476_ats_blink-master/Debug/Drivers/STM32L4xx_HAL_Driver/Src/subdir.mk b/L476_ats_blink-master/Debug/Drivers/STM32L4xx_HAL_Driver/Src/subdir.mk index 5b7bcaa..0329ee3 100644 --- a/L476_ats_blink-master/Debug/Drivers/STM32L4xx_HAL_Driver/Src/subdir.mk +++ b/L476_ats_blink-master/Debug/Drivers/STM32L4xx_HAL_Driver/Src/subdir.mk @@ -4,31 +4,116 @@ # Add inputs and outputs from these tool invocations to the build variables C_SRCS += \ +../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal.c \ +../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c \ +../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma.c \ +../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma_ex.c \ +../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_exti.c \ +../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c \ +../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ex.c \ +../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ramfunc.c \ +../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_gpio.c \ +../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c \ +../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c_ex.c \ +../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr.c \ +../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c \ +../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c \ +../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c \ +../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc.c \ +../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc_ex.c \ +../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c \ +../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim_ex.c \ ../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_exti.c \ -../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_gpio.c \ -../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_pwr.c \ ../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_utils.c OBJS += \ +./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal.o \ +./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.o \ +./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma.o \ +./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma_ex.o \ +./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_exti.o \ +./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.o \ +./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ex.o \ +./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ramfunc.o \ +./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_gpio.o \ +./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.o \ +./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c_ex.o \ +./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr.o \ +./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.o \ +./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.o \ +./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.o \ +./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc.o \ +./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc_ex.o \ +./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.o \ +./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim_ex.o \ ./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_exti.o \ -./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_gpio.o \ -./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_pwr.o \ ./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_utils.o C_DEPS += \ +./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal.d \ +./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.d \ +./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma.d \ +./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma_ex.d \ +./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_exti.d \ +./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.d \ +./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ex.d \ +./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ramfunc.d \ +./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_gpio.d \ +./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.d \ +./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c_ex.d \ +./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr.d \ +./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.d \ +./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.d \ +./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.d \ +./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc.d \ +./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc_ex.d \ +./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.d \ +./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim_ex.d \ ./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_exti.d \ -./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_gpio.d \ -./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_pwr.d \ ./Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_utils.d # Each subdirectory must supply rules for building sources it contributes +Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal.o: ../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal.c + arm-none-eabi-gcc "$<" -mcpu=cortex-m4 -std=gnu11 -g3 '-DHSE_VALUE=8000000' '-DMSI_VALUE=4000000' '-DLSI_VALUE=32000' '-DHSE_STARTUP_TIMEOUT=100' '-DHSI_VALUE=16000000' -DDEBUG '-DLSE_STARTUP_TIMEOUT=5000' '-DLSE_VALUE=32768' '-DDATA_CACHE_ENABLE=1' -DUSE_HAL_DRIVER '-DVDD_VALUE=3300' '-DINSTRUCTION_CACHE_ENABLE=1' '-DEXTERNALSAI2_CLOCK_VALUE=2097000' -DSTM32L476xx -DUSE_FULL_LL_DRIVER '-DEXTERNALSAI1_CLOCK_VALUE=2097000' '-DPREFETCH_ENABLE=0' -c -I../Core/Inc -I../Drivers/STM32L4xx_HAL_Driver/Inc -I../Drivers/CMSIS/Device/ST/STM32L4xx/Include -I../Drivers/CMSIS/Include -I../Drivers/STM32L4xx_HAL_Driver/Inc/Legacy -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal.d" -MT"$@" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -o "$@" +Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.o: ../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c + arm-none-eabi-gcc "$<" -mcpu=cortex-m4 -std=gnu11 -g3 '-DHSE_VALUE=8000000' '-DMSI_VALUE=4000000' '-DLSI_VALUE=32000' '-DHSE_STARTUP_TIMEOUT=100' '-DHSI_VALUE=16000000' -DDEBUG '-DLSE_STARTUP_TIMEOUT=5000' '-DLSE_VALUE=32768' '-DDATA_CACHE_ENABLE=1' -DUSE_HAL_DRIVER '-DVDD_VALUE=3300' '-DINSTRUCTION_CACHE_ENABLE=1' '-DEXTERNALSAI2_CLOCK_VALUE=2097000' -DSTM32L476xx -DUSE_FULL_LL_DRIVER '-DEXTERNALSAI1_CLOCK_VALUE=2097000' '-DPREFETCH_ENABLE=0' -c -I../Core/Inc -I../Drivers/STM32L4xx_HAL_Driver/Inc -I../Drivers/CMSIS/Device/ST/STM32L4xx/Include -I../Drivers/CMSIS/Include -I../Drivers/STM32L4xx_HAL_Driver/Inc/Legacy -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.d" -MT"$@" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -o "$@" +Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma.o: ../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma.c + arm-none-eabi-gcc "$<" -mcpu=cortex-m4 -std=gnu11 -g3 '-DHSE_VALUE=8000000' '-DMSI_VALUE=4000000' '-DLSI_VALUE=32000' '-DHSE_STARTUP_TIMEOUT=100' '-DHSI_VALUE=16000000' -DDEBUG '-DLSE_STARTUP_TIMEOUT=5000' '-DLSE_VALUE=32768' '-DDATA_CACHE_ENABLE=1' -DUSE_HAL_DRIVER '-DVDD_VALUE=3300' '-DINSTRUCTION_CACHE_ENABLE=1' '-DEXTERNALSAI2_CLOCK_VALUE=2097000' -DSTM32L476xx -DUSE_FULL_LL_DRIVER '-DEXTERNALSAI1_CLOCK_VALUE=2097000' '-DPREFETCH_ENABLE=0' -c -I../Core/Inc -I../Drivers/STM32L4xx_HAL_Driver/Inc -I../Drivers/CMSIS/Device/ST/STM32L4xx/Include -I../Drivers/CMSIS/Include -I../Drivers/STM32L4xx_HAL_Driver/Inc/Legacy -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma.d" -MT"$@" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -o "$@" +Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma_ex.o: ../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma_ex.c + arm-none-eabi-gcc "$<" -mcpu=cortex-m4 -std=gnu11 -g3 '-DHSE_VALUE=8000000' '-DMSI_VALUE=4000000' '-DLSI_VALUE=32000' '-DHSE_STARTUP_TIMEOUT=100' '-DHSI_VALUE=16000000' -DDEBUG '-DLSE_STARTUP_TIMEOUT=5000' '-DLSE_VALUE=32768' '-DDATA_CACHE_ENABLE=1' -DUSE_HAL_DRIVER '-DVDD_VALUE=3300' '-DINSTRUCTION_CACHE_ENABLE=1' '-DEXTERNALSAI2_CLOCK_VALUE=2097000' -DSTM32L476xx -DUSE_FULL_LL_DRIVER '-DEXTERNALSAI1_CLOCK_VALUE=2097000' '-DPREFETCH_ENABLE=0' -c -I../Core/Inc -I../Drivers/STM32L4xx_HAL_Driver/Inc -I../Drivers/CMSIS/Device/ST/STM32L4xx/Include -I../Drivers/CMSIS/Include -I../Drivers/STM32L4xx_HAL_Driver/Inc/Legacy -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma_ex.d" -MT"$@" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -o "$@" +Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_exti.o: ../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_exti.c + arm-none-eabi-gcc "$<" -mcpu=cortex-m4 -std=gnu11 -g3 '-DHSE_VALUE=8000000' '-DMSI_VALUE=4000000' '-DLSI_VALUE=32000' '-DHSE_STARTUP_TIMEOUT=100' '-DHSI_VALUE=16000000' -DDEBUG '-DLSE_STARTUP_TIMEOUT=5000' '-DLSE_VALUE=32768' '-DDATA_CACHE_ENABLE=1' -DUSE_HAL_DRIVER '-DVDD_VALUE=3300' '-DINSTRUCTION_CACHE_ENABLE=1' '-DEXTERNALSAI2_CLOCK_VALUE=2097000' -DSTM32L476xx -DUSE_FULL_LL_DRIVER '-DEXTERNALSAI1_CLOCK_VALUE=2097000' '-DPREFETCH_ENABLE=0' -c -I../Core/Inc -I../Drivers/STM32L4xx_HAL_Driver/Inc -I../Drivers/CMSIS/Device/ST/STM32L4xx/Include -I../Drivers/CMSIS/Include -I../Drivers/STM32L4xx_HAL_Driver/Inc/Legacy -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_exti.d" -MT"$@" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -o "$@" +Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.o: ../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c + arm-none-eabi-gcc "$<" -mcpu=cortex-m4 -std=gnu11 -g3 '-DHSE_VALUE=8000000' '-DMSI_VALUE=4000000' '-DLSI_VALUE=32000' '-DHSE_STARTUP_TIMEOUT=100' '-DHSI_VALUE=16000000' -DDEBUG '-DLSE_STARTUP_TIMEOUT=5000' '-DLSE_VALUE=32768' '-DDATA_CACHE_ENABLE=1' -DUSE_HAL_DRIVER '-DVDD_VALUE=3300' '-DINSTRUCTION_CACHE_ENABLE=1' '-DEXTERNALSAI2_CLOCK_VALUE=2097000' -DSTM32L476xx -DUSE_FULL_LL_DRIVER '-DEXTERNALSAI1_CLOCK_VALUE=2097000' '-DPREFETCH_ENABLE=0' -c -I../Core/Inc -I../Drivers/STM32L4xx_HAL_Driver/Inc -I../Drivers/CMSIS/Device/ST/STM32L4xx/Include -I../Drivers/CMSIS/Include -I../Drivers/STM32L4xx_HAL_Driver/Inc/Legacy -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.d" -MT"$@" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -o "$@" +Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ex.o: ../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ex.c + arm-none-eabi-gcc "$<" -mcpu=cortex-m4 -std=gnu11 -g3 '-DHSE_VALUE=8000000' '-DMSI_VALUE=4000000' '-DLSI_VALUE=32000' '-DHSE_STARTUP_TIMEOUT=100' '-DHSI_VALUE=16000000' -DDEBUG '-DLSE_STARTUP_TIMEOUT=5000' '-DLSE_VALUE=32768' '-DDATA_CACHE_ENABLE=1' -DUSE_HAL_DRIVER '-DVDD_VALUE=3300' '-DINSTRUCTION_CACHE_ENABLE=1' '-DEXTERNALSAI2_CLOCK_VALUE=2097000' -DSTM32L476xx -DUSE_FULL_LL_DRIVER '-DEXTERNALSAI1_CLOCK_VALUE=2097000' '-DPREFETCH_ENABLE=0' -c -I../Core/Inc -I../Drivers/STM32L4xx_HAL_Driver/Inc -I../Drivers/CMSIS/Device/ST/STM32L4xx/Include -I../Drivers/CMSIS/Include -I../Drivers/STM32L4xx_HAL_Driver/Inc/Legacy -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ex.d" -MT"$@" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -o "$@" +Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ramfunc.o: ../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ramfunc.c + arm-none-eabi-gcc "$<" -mcpu=cortex-m4 -std=gnu11 -g3 '-DHSE_VALUE=8000000' '-DMSI_VALUE=4000000' '-DLSI_VALUE=32000' '-DHSE_STARTUP_TIMEOUT=100' '-DHSI_VALUE=16000000' -DDEBUG '-DLSE_STARTUP_TIMEOUT=5000' '-DLSE_VALUE=32768' '-DDATA_CACHE_ENABLE=1' -DUSE_HAL_DRIVER '-DVDD_VALUE=3300' '-DINSTRUCTION_CACHE_ENABLE=1' '-DEXTERNALSAI2_CLOCK_VALUE=2097000' -DSTM32L476xx -DUSE_FULL_LL_DRIVER '-DEXTERNALSAI1_CLOCK_VALUE=2097000' '-DPREFETCH_ENABLE=0' -c -I../Core/Inc -I../Drivers/STM32L4xx_HAL_Driver/Inc -I../Drivers/CMSIS/Device/ST/STM32L4xx/Include -I../Drivers/CMSIS/Include -I../Drivers/STM32L4xx_HAL_Driver/Inc/Legacy -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ramfunc.d" -MT"$@" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -o "$@" +Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_gpio.o: ../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_gpio.c + arm-none-eabi-gcc "$<" -mcpu=cortex-m4 -std=gnu11 -g3 '-DHSE_VALUE=8000000' '-DMSI_VALUE=4000000' '-DLSI_VALUE=32000' '-DHSE_STARTUP_TIMEOUT=100' '-DHSI_VALUE=16000000' -DDEBUG '-DLSE_STARTUP_TIMEOUT=5000' '-DLSE_VALUE=32768' '-DDATA_CACHE_ENABLE=1' -DUSE_HAL_DRIVER '-DVDD_VALUE=3300' '-DINSTRUCTION_CACHE_ENABLE=1' '-DEXTERNALSAI2_CLOCK_VALUE=2097000' -DSTM32L476xx -DUSE_FULL_LL_DRIVER '-DEXTERNALSAI1_CLOCK_VALUE=2097000' '-DPREFETCH_ENABLE=0' -c -I../Core/Inc -I../Drivers/STM32L4xx_HAL_Driver/Inc -I../Drivers/CMSIS/Device/ST/STM32L4xx/Include -I../Drivers/CMSIS/Include -I../Drivers/STM32L4xx_HAL_Driver/Inc/Legacy -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_gpio.d" -MT"$@" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -o "$@" +Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.o: ../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c + arm-none-eabi-gcc "$<" -mcpu=cortex-m4 -std=gnu11 -g3 '-DHSE_VALUE=8000000' '-DMSI_VALUE=4000000' '-DLSI_VALUE=32000' '-DHSE_STARTUP_TIMEOUT=100' '-DHSI_VALUE=16000000' -DDEBUG '-DLSE_STARTUP_TIMEOUT=5000' '-DLSE_VALUE=32768' '-DDATA_CACHE_ENABLE=1' -DUSE_HAL_DRIVER '-DVDD_VALUE=3300' '-DINSTRUCTION_CACHE_ENABLE=1' '-DEXTERNALSAI2_CLOCK_VALUE=2097000' -DSTM32L476xx -DUSE_FULL_LL_DRIVER '-DEXTERNALSAI1_CLOCK_VALUE=2097000' '-DPREFETCH_ENABLE=0' -c -I../Core/Inc -I../Drivers/STM32L4xx_HAL_Driver/Inc -I../Drivers/CMSIS/Device/ST/STM32L4xx/Include -I../Drivers/CMSIS/Include -I../Drivers/STM32L4xx_HAL_Driver/Inc/Legacy -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.d" -MT"$@" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -o "$@" +Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c_ex.o: ../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c_ex.c + arm-none-eabi-gcc "$<" -mcpu=cortex-m4 -std=gnu11 -g3 '-DHSE_VALUE=8000000' '-DMSI_VALUE=4000000' '-DLSI_VALUE=32000' '-DHSE_STARTUP_TIMEOUT=100' '-DHSI_VALUE=16000000' -DDEBUG '-DLSE_STARTUP_TIMEOUT=5000' '-DLSE_VALUE=32768' '-DDATA_CACHE_ENABLE=1' -DUSE_HAL_DRIVER '-DVDD_VALUE=3300' '-DINSTRUCTION_CACHE_ENABLE=1' '-DEXTERNALSAI2_CLOCK_VALUE=2097000' -DSTM32L476xx -DUSE_FULL_LL_DRIVER '-DEXTERNALSAI1_CLOCK_VALUE=2097000' '-DPREFETCH_ENABLE=0' -c -I../Core/Inc -I../Drivers/STM32L4xx_HAL_Driver/Inc -I../Drivers/CMSIS/Device/ST/STM32L4xx/Include -I../Drivers/CMSIS/Include -I../Drivers/STM32L4xx_HAL_Driver/Inc/Legacy -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c_ex.d" -MT"$@" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -o "$@" +Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr.o: ../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr.c + arm-none-eabi-gcc "$<" -mcpu=cortex-m4 -std=gnu11 -g3 '-DHSE_VALUE=8000000' '-DMSI_VALUE=4000000' '-DLSI_VALUE=32000' '-DHSE_STARTUP_TIMEOUT=100' '-DHSI_VALUE=16000000' -DDEBUG '-DLSE_STARTUP_TIMEOUT=5000' '-DLSE_VALUE=32768' '-DDATA_CACHE_ENABLE=1' -DUSE_HAL_DRIVER '-DVDD_VALUE=3300' '-DINSTRUCTION_CACHE_ENABLE=1' '-DEXTERNALSAI2_CLOCK_VALUE=2097000' -DSTM32L476xx -DUSE_FULL_LL_DRIVER '-DEXTERNALSAI1_CLOCK_VALUE=2097000' '-DPREFETCH_ENABLE=0' -c -I../Core/Inc -I../Drivers/STM32L4xx_HAL_Driver/Inc -I../Drivers/CMSIS/Device/ST/STM32L4xx/Include -I../Drivers/CMSIS/Include -I../Drivers/STM32L4xx_HAL_Driver/Inc/Legacy -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr.d" -MT"$@" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -o "$@" +Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.o: ../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c + arm-none-eabi-gcc "$<" -mcpu=cortex-m4 -std=gnu11 -g3 '-DHSE_VALUE=8000000' '-DMSI_VALUE=4000000' '-DLSI_VALUE=32000' '-DHSE_STARTUP_TIMEOUT=100' '-DHSI_VALUE=16000000' -DDEBUG '-DLSE_STARTUP_TIMEOUT=5000' '-DLSE_VALUE=32768' '-DDATA_CACHE_ENABLE=1' -DUSE_HAL_DRIVER '-DVDD_VALUE=3300' '-DINSTRUCTION_CACHE_ENABLE=1' '-DEXTERNALSAI2_CLOCK_VALUE=2097000' -DSTM32L476xx -DUSE_FULL_LL_DRIVER '-DEXTERNALSAI1_CLOCK_VALUE=2097000' '-DPREFETCH_ENABLE=0' -c -I../Core/Inc -I../Drivers/STM32L4xx_HAL_Driver/Inc -I../Drivers/CMSIS/Device/ST/STM32L4xx/Include -I../Drivers/CMSIS/Include -I../Drivers/STM32L4xx_HAL_Driver/Inc/Legacy -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.d" -MT"$@" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -o "$@" +Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.o: ../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c + arm-none-eabi-gcc "$<" -mcpu=cortex-m4 -std=gnu11 -g3 '-DHSE_VALUE=8000000' '-DMSI_VALUE=4000000' '-DLSI_VALUE=32000' '-DHSE_STARTUP_TIMEOUT=100' '-DHSI_VALUE=16000000' -DDEBUG '-DLSE_STARTUP_TIMEOUT=5000' '-DLSE_VALUE=32768' '-DDATA_CACHE_ENABLE=1' -DUSE_HAL_DRIVER '-DVDD_VALUE=3300' '-DINSTRUCTION_CACHE_ENABLE=1' '-DEXTERNALSAI2_CLOCK_VALUE=2097000' -DSTM32L476xx -DUSE_FULL_LL_DRIVER '-DEXTERNALSAI1_CLOCK_VALUE=2097000' '-DPREFETCH_ENABLE=0' -c -I../Core/Inc -I../Drivers/STM32L4xx_HAL_Driver/Inc -I../Drivers/CMSIS/Device/ST/STM32L4xx/Include -I../Drivers/CMSIS/Include -I../Drivers/STM32L4xx_HAL_Driver/Inc/Legacy -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.d" -MT"$@" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -o "$@" +Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.o: ../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c + arm-none-eabi-gcc "$<" -mcpu=cortex-m4 -std=gnu11 -g3 '-DHSE_VALUE=8000000' '-DMSI_VALUE=4000000' '-DLSI_VALUE=32000' '-DHSE_STARTUP_TIMEOUT=100' '-DHSI_VALUE=16000000' -DDEBUG '-DLSE_STARTUP_TIMEOUT=5000' '-DLSE_VALUE=32768' '-DDATA_CACHE_ENABLE=1' -DUSE_HAL_DRIVER '-DVDD_VALUE=3300' '-DINSTRUCTION_CACHE_ENABLE=1' '-DEXTERNALSAI2_CLOCK_VALUE=2097000' -DSTM32L476xx -DUSE_FULL_LL_DRIVER '-DEXTERNALSAI1_CLOCK_VALUE=2097000' '-DPREFETCH_ENABLE=0' -c -I../Core/Inc -I../Drivers/STM32L4xx_HAL_Driver/Inc -I../Drivers/CMSIS/Device/ST/STM32L4xx/Include -I../Drivers/CMSIS/Include -I../Drivers/STM32L4xx_HAL_Driver/Inc/Legacy -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.d" -MT"$@" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -o "$@" +Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc.o: ../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc.c + arm-none-eabi-gcc "$<" -mcpu=cortex-m4 -std=gnu11 -g3 '-DHSE_VALUE=8000000' '-DMSI_VALUE=4000000' '-DLSI_VALUE=32000' '-DHSE_STARTUP_TIMEOUT=100' '-DHSI_VALUE=16000000' -DDEBUG '-DLSE_STARTUP_TIMEOUT=5000' '-DLSE_VALUE=32768' '-DDATA_CACHE_ENABLE=1' -DUSE_HAL_DRIVER '-DVDD_VALUE=3300' '-DINSTRUCTION_CACHE_ENABLE=1' '-DEXTERNALSAI2_CLOCK_VALUE=2097000' -DSTM32L476xx -DUSE_FULL_LL_DRIVER '-DEXTERNALSAI1_CLOCK_VALUE=2097000' '-DPREFETCH_ENABLE=0' -c -I../Core/Inc -I../Drivers/STM32L4xx_HAL_Driver/Inc -I../Drivers/CMSIS/Device/ST/STM32L4xx/Include -I../Drivers/CMSIS/Include -I../Drivers/STM32L4xx_HAL_Driver/Inc/Legacy -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc.d" -MT"$@" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -o "$@" +Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc_ex.o: ../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc_ex.c + arm-none-eabi-gcc "$<" -mcpu=cortex-m4 -std=gnu11 -g3 '-DHSE_VALUE=8000000' '-DMSI_VALUE=4000000' '-DLSI_VALUE=32000' '-DHSE_STARTUP_TIMEOUT=100' '-DHSI_VALUE=16000000' -DDEBUG '-DLSE_STARTUP_TIMEOUT=5000' '-DLSE_VALUE=32768' '-DDATA_CACHE_ENABLE=1' -DUSE_HAL_DRIVER '-DVDD_VALUE=3300' '-DINSTRUCTION_CACHE_ENABLE=1' '-DEXTERNALSAI2_CLOCK_VALUE=2097000' -DSTM32L476xx -DUSE_FULL_LL_DRIVER '-DEXTERNALSAI1_CLOCK_VALUE=2097000' '-DPREFETCH_ENABLE=0' -c -I../Core/Inc -I../Drivers/STM32L4xx_HAL_Driver/Inc -I../Drivers/CMSIS/Device/ST/STM32L4xx/Include -I../Drivers/CMSIS/Include -I../Drivers/STM32L4xx_HAL_Driver/Inc/Legacy -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc_ex.d" -MT"$@" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -o "$@" +Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.o: ../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c + arm-none-eabi-gcc "$<" -mcpu=cortex-m4 -std=gnu11 -g3 '-DHSE_VALUE=8000000' '-DMSI_VALUE=4000000' '-DLSI_VALUE=32000' '-DHSE_STARTUP_TIMEOUT=100' '-DHSI_VALUE=16000000' -DDEBUG '-DLSE_STARTUP_TIMEOUT=5000' '-DLSE_VALUE=32768' '-DDATA_CACHE_ENABLE=1' -DUSE_HAL_DRIVER '-DVDD_VALUE=3300' '-DINSTRUCTION_CACHE_ENABLE=1' '-DEXTERNALSAI2_CLOCK_VALUE=2097000' -DSTM32L476xx -DUSE_FULL_LL_DRIVER '-DEXTERNALSAI1_CLOCK_VALUE=2097000' '-DPREFETCH_ENABLE=0' -c -I../Core/Inc -I../Drivers/STM32L4xx_HAL_Driver/Inc -I../Drivers/CMSIS/Device/ST/STM32L4xx/Include -I../Drivers/CMSIS/Include -I../Drivers/STM32L4xx_HAL_Driver/Inc/Legacy -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.d" -MT"$@" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -o "$@" +Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim_ex.o: ../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim_ex.c + arm-none-eabi-gcc "$<" -mcpu=cortex-m4 -std=gnu11 -g3 '-DHSE_VALUE=8000000' '-DMSI_VALUE=4000000' '-DLSI_VALUE=32000' '-DHSE_STARTUP_TIMEOUT=100' '-DHSI_VALUE=16000000' -DDEBUG '-DLSE_STARTUP_TIMEOUT=5000' '-DLSE_VALUE=32768' '-DDATA_CACHE_ENABLE=1' -DUSE_HAL_DRIVER '-DVDD_VALUE=3300' '-DINSTRUCTION_CACHE_ENABLE=1' '-DEXTERNALSAI2_CLOCK_VALUE=2097000' -DSTM32L476xx -DUSE_FULL_LL_DRIVER '-DEXTERNALSAI1_CLOCK_VALUE=2097000' '-DPREFETCH_ENABLE=0' -c -I../Core/Inc -I../Drivers/STM32L4xx_HAL_Driver/Inc -I../Drivers/CMSIS/Device/ST/STM32L4xx/Include -I../Drivers/CMSIS/Include -I../Drivers/STM32L4xx_HAL_Driver/Inc/Legacy -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim_ex.d" -MT"$@" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -o "$@" Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_exti.o: ../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_exti.c - arm-none-eabi-gcc "$<" -mcpu=cortex-m4 -std=gnu11 -g3 '-DHSE_VALUE=8000000' '-DMSI_VALUE=4000000' '-DLSI_VALUE=32000' '-DHSE_STARTUP_TIMEOUT=100' '-DHSI_VALUE=16000000' -DDEBUG '-DLSE_STARTUP_TIMEOUT=5000' '-DLSE_VALUE=32768' '-DDATA_CACHE_ENABLE=1' '-DVDD_VALUE=3300' '-DINSTRUCTION_CACHE_ENABLE=1' '-DEXTERNALSAI2_CLOCK_VALUE=2097000' -DSTM32L476xx -DUSE_FULL_LL_DRIVER '-DEXTERNALSAI1_CLOCK_VALUE=2097000' '-DPREFETCH_ENABLE=0' -c -I../Core/Inc -I../Drivers/STM32L4xx_HAL_Driver/Inc -I../Drivers/CMSIS/Device/ST/STM32L4xx/Include -I../Drivers/CMSIS/Include -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_exti.d" -MT"$@" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -o "$@" -Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_gpio.o: ../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_gpio.c - arm-none-eabi-gcc "$<" -mcpu=cortex-m4 -std=gnu11 -g3 '-DHSE_VALUE=8000000' '-DMSI_VALUE=4000000' '-DLSI_VALUE=32000' '-DHSE_STARTUP_TIMEOUT=100' '-DHSI_VALUE=16000000' -DDEBUG '-DLSE_STARTUP_TIMEOUT=5000' '-DLSE_VALUE=32768' '-DDATA_CACHE_ENABLE=1' '-DVDD_VALUE=3300' '-DINSTRUCTION_CACHE_ENABLE=1' '-DEXTERNALSAI2_CLOCK_VALUE=2097000' -DSTM32L476xx -DUSE_FULL_LL_DRIVER '-DEXTERNALSAI1_CLOCK_VALUE=2097000' '-DPREFETCH_ENABLE=0' -c -I../Core/Inc -I../Drivers/STM32L4xx_HAL_Driver/Inc -I../Drivers/CMSIS/Device/ST/STM32L4xx/Include -I../Drivers/CMSIS/Include -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_gpio.d" -MT"$@" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -o "$@" -Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_pwr.o: ../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_pwr.c - arm-none-eabi-gcc "$<" -mcpu=cortex-m4 -std=gnu11 -g3 '-DHSE_VALUE=8000000' '-DMSI_VALUE=4000000' '-DLSI_VALUE=32000' '-DHSE_STARTUP_TIMEOUT=100' '-DHSI_VALUE=16000000' -DDEBUG '-DLSE_STARTUP_TIMEOUT=5000' '-DLSE_VALUE=32768' '-DDATA_CACHE_ENABLE=1' '-DVDD_VALUE=3300' '-DINSTRUCTION_CACHE_ENABLE=1' '-DEXTERNALSAI2_CLOCK_VALUE=2097000' -DSTM32L476xx -DUSE_FULL_LL_DRIVER '-DEXTERNALSAI1_CLOCK_VALUE=2097000' '-DPREFETCH_ENABLE=0' -c -I../Core/Inc -I../Drivers/STM32L4xx_HAL_Driver/Inc -I../Drivers/CMSIS/Device/ST/STM32L4xx/Include -I../Drivers/CMSIS/Include -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_pwr.d" -MT"$@" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -o "$@" + arm-none-eabi-gcc "$<" -mcpu=cortex-m4 -std=gnu11 -g3 '-DHSE_VALUE=8000000' '-DMSI_VALUE=4000000' '-DLSI_VALUE=32000' '-DHSE_STARTUP_TIMEOUT=100' '-DHSI_VALUE=16000000' -DDEBUG '-DLSE_STARTUP_TIMEOUT=5000' '-DLSE_VALUE=32768' '-DDATA_CACHE_ENABLE=1' -DUSE_HAL_DRIVER '-DVDD_VALUE=3300' '-DINSTRUCTION_CACHE_ENABLE=1' '-DEXTERNALSAI2_CLOCK_VALUE=2097000' -DSTM32L476xx -DUSE_FULL_LL_DRIVER '-DEXTERNALSAI1_CLOCK_VALUE=2097000' '-DPREFETCH_ENABLE=0' -c -I../Core/Inc -I../Drivers/STM32L4xx_HAL_Driver/Inc -I../Drivers/CMSIS/Device/ST/STM32L4xx/Include -I../Drivers/CMSIS/Include -I../Drivers/STM32L4xx_HAL_Driver/Inc/Legacy -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_exti.d" -MT"$@" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -o "$@" Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_utils.o: ../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_utils.c - arm-none-eabi-gcc "$<" -mcpu=cortex-m4 -std=gnu11 -g3 '-DHSE_VALUE=8000000' '-DMSI_VALUE=4000000' '-DLSI_VALUE=32000' '-DHSE_STARTUP_TIMEOUT=100' '-DHSI_VALUE=16000000' -DDEBUG '-DLSE_STARTUP_TIMEOUT=5000' '-DLSE_VALUE=32768' '-DDATA_CACHE_ENABLE=1' '-DVDD_VALUE=3300' '-DINSTRUCTION_CACHE_ENABLE=1' '-DEXTERNALSAI2_CLOCK_VALUE=2097000' -DSTM32L476xx -DUSE_FULL_LL_DRIVER '-DEXTERNALSAI1_CLOCK_VALUE=2097000' '-DPREFETCH_ENABLE=0' -c -I../Core/Inc -I../Drivers/STM32L4xx_HAL_Driver/Inc -I../Drivers/CMSIS/Device/ST/STM32L4xx/Include -I../Drivers/CMSIS/Include -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_utils.d" -MT"$@" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -o "$@" + arm-none-eabi-gcc "$<" -mcpu=cortex-m4 -std=gnu11 -g3 '-DHSE_VALUE=8000000' '-DMSI_VALUE=4000000' '-DLSI_VALUE=32000' '-DHSE_STARTUP_TIMEOUT=100' '-DHSI_VALUE=16000000' -DDEBUG '-DLSE_STARTUP_TIMEOUT=5000' '-DLSE_VALUE=32768' '-DDATA_CACHE_ENABLE=1' -DUSE_HAL_DRIVER '-DVDD_VALUE=3300' '-DINSTRUCTION_CACHE_ENABLE=1' '-DEXTERNALSAI2_CLOCK_VALUE=2097000' -DSTM32L476xx -DUSE_FULL_LL_DRIVER '-DEXTERNALSAI1_CLOCK_VALUE=2097000' '-DPREFETCH_ENABLE=0' -c -I../Core/Inc -I../Drivers/STM32L4xx_HAL_Driver/Inc -I../Drivers/CMSIS/Device/ST/STM32L4xx/Include -I../Drivers/CMSIS/Include -I../Drivers/STM32L4xx_HAL_Driver/Inc/Legacy -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_utils.d" -MT"$@" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -o "$@" diff --git a/L476_ats_blink-master/Debug/L476_ats_blink-master.bin b/L476_ats_blink-master/Debug/L476_ats_blink-master.bin index 6a1428c..2e15f13 100644 Binary files a/L476_ats_blink-master/Debug/L476_ats_blink-master.bin and b/L476_ats_blink-master/Debug/L476_ats_blink-master.bin differ diff --git a/L476_ats_blink-master/Debug/L476_ats_blink-master.elf b/L476_ats_blink-master/Debug/L476_ats_blink-master.elf index 7a3bbf5..526e58d 100644 Binary files a/L476_ats_blink-master/Debug/L476_ats_blink-master.elf and b/L476_ats_blink-master/Debug/L476_ats_blink-master.elf differ diff --git a/L476_ats_blink-master/Debug/L476_ats_blink-master.list b/L476_ats_blink-master/Debug/L476_ats_blink-master.list index 7173645..b983d16 100644 --- a/L476_ats_blink-master/Debug/L476_ats_blink-master.list +++ b/L476_ats_blink-master/Debug/L476_ats_blink-master.list @@ -5,45 +5,45 @@ Sections: Idx Name Size VMA LMA File off Algn 0 .isr_vector 00000188 08000000 08000000 00010000 2**0 CONTENTS, ALLOC, LOAD, READONLY, DATA - 1 .text 00000834 08000188 08000188 00010188 2**2 + 1 .text 00000cb8 08000188 08000188 00010188 2**2 CONTENTS, ALLOC, LOAD, READONLY, CODE - 2 .rodata 00000040 080009bc 080009bc 000109bc 2**2 - CONTENTS, ALLOC, LOAD, READONLY, DATA - 3 .ARM.extab 00000000 080009fc 080009fc 00020004 2**0 + 2 .rodata 00000000 08000e40 08000e40 0002000c 2**0 + CONTENTS, ALLOC, LOAD, DATA + 3 .ARM.extab 00000000 08000e40 08000e40 0002000c 2**0 CONTENTS - 4 .ARM 00000000 080009fc 080009fc 00020004 2**0 + 4 .ARM 00000000 08000e40 08000e40 0002000c 2**0 CONTENTS - 5 .preinit_array 00000000 080009fc 080009fc 00020004 2**0 + 5 .preinit_array 00000000 08000e40 08000e40 0002000c 2**0 CONTENTS, ALLOC, LOAD, DATA - 6 .init_array 00000004 080009fc 080009fc 000109fc 2**2 + 6 .init_array 00000004 08000e40 08000e40 00010e40 2**2 CONTENTS, ALLOC, LOAD, DATA - 7 .fini_array 00000004 08000a00 08000a00 00010a00 2**2 + 7 .fini_array 00000004 08000e44 08000e44 00010e44 2**2 CONTENTS, ALLOC, LOAD, DATA - 8 .data 00000004 20000000 08000a04 00020000 2**2 + 8 .data 0000000c 20000000 08000e48 00020000 2**2 CONTENTS, ALLOC, LOAD, DATA - 9 .bss 00000024 20000004 08000a08 00020004 2**2 + 9 .bss 00000044 2000000c 08000e54 0002000c 2**2 ALLOC - 10 ._user_heap_stack 00000600 20000028 08000a08 00020028 2**0 + 10 ._user_heap_stack 00000600 20000050 08000e54 00020050 2**0 ALLOC - 11 .ARM.attributes 00000030 00000000 00000000 00020004 2**0 + 11 .ARM.attributes 00000030 00000000 00000000 0002000c 2**0 CONTENTS, READONLY - 12 .debug_info 000022b2 00000000 00000000 00020034 2**0 + 12 .debug_info 00005a68 00000000 00000000 0002003c 2**0 CONTENTS, READONLY, DEBUGGING - 13 .debug_abbrev 00000771 00000000 00000000 000222e6 2**0 + 13 .debug_abbrev 00000ea3 00000000 00000000 00025aa4 2**0 CONTENTS, READONLY, DEBUGGING - 14 .debug_aranges 000002e0 00000000 00000000 00022a58 2**3 + 14 .debug_aranges 00000630 00000000 00000000 00026948 2**3 CONTENTS, READONLY, DEBUGGING - 15 .debug_ranges 00000288 00000000 00000000 00022d38 2**3 + 15 .debug_ranges 000005a8 00000000 00000000 00026f78 2**3 CONTENTS, READONLY, DEBUGGING - 16 .debug_macro 0001e120 00000000 00000000 00022fc0 2**0 + 16 .debug_macro 00026368 00000000 00000000 00027520 2**0 CONTENTS, READONLY, DEBUGGING - 17 .debug_line 00002035 00000000 00000000 000410e0 2**0 + 17 .debug_line 00004aac 00000000 00000000 0004d888 2**0 CONTENTS, READONLY, DEBUGGING - 18 .debug_str 000a94c1 00000000 00000000 00043115 2**0 + 18 .debug_str 000eeb27 00000000 00000000 00052334 2**0 CONTENTS, READONLY, DEBUGGING - 19 .comment 0000007b 00000000 00000000 000ec5d6 2**0 + 19 .comment 0000007b 00000000 00000000 00140e5b 2**0 CONTENTS, READONLY - 20 .debug_frame 00000a20 00000000 00000000 000ec654 2**2 + 20 .debug_frame 000017b4 00000000 00000000 00140ed8 2**2 CONTENTS, READONLY, DEBUGGING Disassembly of section .text: @@ -60,9 +60,9 @@ Disassembly of section .text: 800019a: 2301 movs r3, #1 800019c: 7023 strb r3, [r4, #0] 800019e: bd10 pop {r4, pc} - 80001a0: 20000004 .word 0x20000004 + 80001a0: 2000000c .word 0x2000000c 80001a4: 00000000 .word 0x00000000 - 80001a8: 080009a4 .word 0x080009a4 + 80001a8: 08000e28 .word 0x08000e28 080001ac : 80001ac: b508 push {r3, lr} @@ -73,1521 +73,2445 @@ Disassembly of section .text: 80001b6: f3af 8000 nop.w 80001ba: bd08 pop {r3, pc} 80001bc: 00000000 .word 0x00000000 - 80001c0: 20000008 .word 0x20000008 - 80001c4: 080009a4 .word 0x080009a4 + 80001c0: 20000010 .word 0x20000010 + 80001c4: 08000e28 .word 0x08000e28 -080001c8 : - * - * (*) value not defined in all devices. +080001c8 : + * @brief Enable Low Speed External (LSE) crystal. + * @rmtoll BDCR LSEON LL_RCC_LSE_Enable * @retval None -*/ -__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs) + */ +__STATIC_INLINE void LL_RCC_LSE_Enable(void) { 80001c8: b480 push {r7} - 80001ca: b085 sub sp, #20 - 80001cc: af00 add r7, sp, #0 - 80001ce: 6078 str r0, [r7, #4] - __IO uint32_t tmpreg; - SET_BIT(RCC->AHB2ENR, Periphs); - 80001d0: 4b08 ldr r3, [pc, #32] ; (80001f4 ) - 80001d2: 6cda ldr r2, [r3, #76] ; 0x4c - 80001d4: 4907 ldr r1, [pc, #28] ; (80001f4 ) - 80001d6: 687b ldr r3, [r7, #4] - 80001d8: 4313 orrs r3, r2 - 80001da: 64cb str r3, [r1, #76] ; 0x4c - /* Delay after an RCC peripheral clock enabling */ - tmpreg = READ_BIT(RCC->AHB2ENR, Periphs); - 80001dc: 4b05 ldr r3, [pc, #20] ; (80001f4 ) - 80001de: 6cda ldr r2, [r3, #76] ; 0x4c - 80001e0: 687b ldr r3, [r7, #4] - 80001e2: 4013 ands r3, r2 - 80001e4: 60fb str r3, [r7, #12] - (void)tmpreg; - 80001e6: 68fb ldr r3, [r7, #12] + 80001ca: af00 add r7, sp, #0 + SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); + 80001cc: 4b06 ldr r3, [pc, #24] ; (80001e8 ) + 80001ce: f8d3 3090 ldr.w r3, [r3, #144] ; 0x90 + 80001d2: 4a05 ldr r2, [pc, #20] ; (80001e8 ) + 80001d4: f043 0301 orr.w r3, r3, #1 + 80001d8: f8c2 3090 str.w r3, [r2, #144] ; 0x90 } - 80001e8: bf00 nop - 80001ea: 3714 adds r7, #20 - 80001ec: 46bd mov sp, r7 - 80001ee: f85d 7b04 ldr.w r7, [sp], #4 - 80001f2: 4770 bx lr - 80001f4: 40021000 .word 0x40021000 + 80001dc: bf00 nop + 80001de: 46bd mov sp, r7 + 80001e0: f85d 7b04 ldr.w r7, [sp], #4 + 80001e4: 4770 bx lr + 80001e6: bf00 nop + 80001e8: 40021000 .word 0x40021000 -080001f8 : - * @arg @ref LL_GPIO_MODE_ALTERNATE - * @arg @ref LL_GPIO_MODE_ANALOG +080001ec : + * @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH + * @arg @ref LL_RCC_LSEDRIVE_HIGH * @retval None */ -__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode) +__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive) { - 80001f8: b480 push {r7} - 80001fa: b08b sub sp, #44 ; 0x2c - 80001fc: af00 add r7, sp, #0 - 80001fe: 60f8 str r0, [r7, #12] - 8000200: 60b9 str r1, [r7, #8] - 8000202: 607a str r2, [r7, #4] - MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U))); - 8000204: 68fb ldr r3, [r7, #12] - 8000206: 681a ldr r2, [r3, #0] - 8000208: 68bb ldr r3, [r7, #8] - 800020a: 617b str r3, [r7, #20] - uint32_t result; - -#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ - (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ - (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) - __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) ); - 800020c: 697b ldr r3, [r7, #20] - 800020e: fa93 f3a3 rbit r3, r3 - 8000212: 613b str r3, [r7, #16] - result |= value & 1U; - s--; - } - result <<= s; /* shift when v's highest bits are zero */ -#endif - return result; - 8000214: 693b ldr r3, [r7, #16] - 8000216: 61bb str r3, [r7, #24] - optimisations using the logic "value was passed to __builtin_clz, so it - is non-zero". - ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a - single CLZ instruction. - */ - if (value == 0U) - 8000218: 69bb ldr r3, [r7, #24] - 800021a: 2b00 cmp r3, #0 - 800021c: d101 bne.n 8000222 - { - return 32U; - 800021e: 2320 movs r3, #32 - 8000220: e003 b.n 800022a - } - return __builtin_clz(value); - 8000222: 69bb ldr r3, [r7, #24] - 8000224: fab3 f383 clz r3, r3 - 8000228: b2db uxtb r3, r3 - 800022a: 005b lsls r3, r3, #1 - 800022c: 2103 movs r1, #3 - 800022e: fa01 f303 lsl.w r3, r1, r3 - 8000232: 43db mvns r3, r3 - 8000234: 401a ands r2, r3 - 8000236: 68bb ldr r3, [r7, #8] - 8000238: 623b str r3, [r7, #32] - __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) ); - 800023a: 6a3b ldr r3, [r7, #32] - 800023c: fa93 f3a3 rbit r3, r3 - 8000240: 61fb str r3, [r7, #28] - return result; - 8000242: 69fb ldr r3, [r7, #28] - 8000244: 627b str r3, [r7, #36] ; 0x24 - if (value == 0U) - 8000246: 6a7b ldr r3, [r7, #36] ; 0x24 - 8000248: 2b00 cmp r3, #0 - 800024a: d101 bne.n 8000250 - return 32U; - 800024c: 2320 movs r3, #32 - 800024e: e003 b.n 8000258 - return __builtin_clz(value); - 8000250: 6a7b ldr r3, [r7, #36] ; 0x24 - 8000252: fab3 f383 clz r3, r3 - 8000256: b2db uxtb r3, r3 - 8000258: 005b lsls r3, r3, #1 - 800025a: 6879 ldr r1, [r7, #4] - 800025c: fa01 f303 lsl.w r3, r1, r3 - 8000260: 431a orrs r2, r3 - 8000262: 68fb ldr r3, [r7, #12] - 8000264: 601a str r2, [r3, #0] + 80001ec: b480 push {r7} + 80001ee: b083 sub sp, #12 + 80001f0: af00 add r7, sp, #0 + 80001f2: 6078 str r0, [r7, #4] + MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive); + 80001f4: 4b07 ldr r3, [pc, #28] ; (8000214 ) + 80001f6: f8d3 3090 ldr.w r3, [r3, #144] ; 0x90 + 80001fa: f023 0218 bic.w r2, r3, #24 + 80001fe: 4905 ldr r1, [pc, #20] ; (8000214 ) + 8000200: 687b ldr r3, [r7, #4] + 8000202: 4313 orrs r3, r2 + 8000204: f8c1 3090 str.w r3, [r1, #144] ; 0x90 } - 8000266: bf00 nop - 8000268: 372c adds r7, #44 ; 0x2c - 800026a: 46bd mov sp, r7 - 800026c: f85d 7b04 ldr.w r7, [sp], #4 - 8000270: 4770 bx lr + 8000208: bf00 nop + 800020a: 370c adds r7, #12 + 800020c: 46bd mov sp, r7 + 800020e: f85d 7b04 ldr.w r7, [sp], #4 + 8000212: 4770 bx lr + 8000214: 40021000 .word 0x40021000 -08000272 : - * @arg @ref LL_GPIO_OUTPUT_PUSHPULL - * @arg @ref LL_GPIO_OUTPUT_OPENDRAIN - * @retval None - */ -__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType) -{ - 8000272: b480 push {r7} - 8000274: b085 sub sp, #20 - 8000276: af00 add r7, sp, #0 - 8000278: 60f8 str r0, [r7, #12] - 800027a: 60b9 str r1, [r7, #8] - 800027c: 607a str r2, [r7, #4] - MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType)); - 800027e: 68fb ldr r3, [r7, #12] - 8000280: 685a ldr r2, [r3, #4] - 8000282: 68bb ldr r3, [r7, #8] - 8000284: 43db mvns r3, r3 - 8000286: 401a ands r2, r3 - 8000288: 68bb ldr r3, [r7, #8] - 800028a: 6879 ldr r1, [r7, #4] - 800028c: fb01 f303 mul.w r3, r1, r3 - 8000290: 431a orrs r2, r3 - 8000292: 68fb ldr r3, [r7, #12] - 8000294: 605a str r2, [r3, #4] -} - 8000296: bf00 nop - 8000298: 3714 adds r7, #20 - 800029a: 46bd mov sp, r7 - 800029c: f85d 7b04 ldr.w r7, [sp], #4 - 80002a0: 4770 bx lr - -080002a2 : - * @arg @ref LL_GPIO_PIN_15 - * @arg @ref LL_GPIO_PIN_ALL +08000218 : + * @brief Check if LSE oscillator Ready + * @rmtoll BDCR LSERDY LL_RCC_LSE_IsReady * @retval State of bit (1 or 0). */ -__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask) +__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void) { - 80002a2: b480 push {r7} - 80002a4: b083 sub sp, #12 - 80002a6: af00 add r7, sp, #0 - 80002a8: 6078 str r0, [r7, #4] - 80002aa: 6039 str r1, [r7, #0] - return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL); - 80002ac: 687b ldr r3, [r7, #4] - 80002ae: 691a ldr r2, [r3, #16] - 80002b0: 683b ldr r3, [r7, #0] - 80002b2: 4013 ands r3, r2 - 80002b4: 683a ldr r2, [r7, #0] - 80002b6: 429a cmp r2, r3 - 80002b8: d101 bne.n 80002be - 80002ba: 2301 movs r3, #1 - 80002bc: e000 b.n 80002c0 - 80002be: 2300 movs r3, #0 + 8000218: b480 push {r7} + 800021a: af00 add r7, sp, #0 + return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY) ? 1UL : 0UL); + 800021c: 4b07 ldr r3, [pc, #28] ; (800023c ) + 800021e: f8d3 3090 ldr.w r3, [r3, #144] ; 0x90 + 8000222: f003 0302 and.w r3, r3, #2 + 8000226: 2b02 cmp r3, #2 + 8000228: d101 bne.n 800022e + 800022a: 2301 movs r3, #1 + 800022c: e000 b.n 8000230 + 800022e: 2300 movs r3, #0 } - 80002c0: 4618 mov r0, r3 - 80002c2: 370c adds r7, #12 - 80002c4: 46bd mov sp, r7 - 80002c6: f85d 7b04 ldr.w r7, [sp], #4 - 80002ca: 4770 bx lr + 8000230: 4618 mov r0, r3 + 8000232: 46bd mov sp, r7 + 8000234: f85d 7b04 ldr.w r7, [sp], #4 + 8000238: 4770 bx lr + 800023a: bf00 nop + 800023c: 40021000 .word 0x40021000 -080002cc : - * @arg @ref LL_GPIO_PIN_15 - * @arg @ref LL_GPIO_PIN_ALL - * @retval None - */ -__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask) -{ - 80002cc: b480 push {r7} - 80002ce: b083 sub sp, #12 - 80002d0: af00 add r7, sp, #0 - 80002d2: 6078 str r0, [r7, #4] - 80002d4: 6039 str r1, [r7, #0] - WRITE_REG(GPIOx->BSRR, PinMask); - 80002d6: 687b ldr r3, [r7, #4] - 80002d8: 683a ldr r2, [r7, #0] - 80002da: 619a str r2, [r3, #24] -} - 80002dc: bf00 nop - 80002de: 370c adds r7, #12 - 80002e0: 46bd mov sp, r7 - 80002e2: f85d 7b04 ldr.w r7, [sp], #4 - 80002e6: 4770 bx lr - -080002e8 : - * @arg @ref LL_GPIO_PIN_15 - * @arg @ref LL_GPIO_PIN_ALL - * @retval None - */ -__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask) -{ - 80002e8: b480 push {r7} - 80002ea: b083 sub sp, #12 - 80002ec: af00 add r7, sp, #0 - 80002ee: 6078 str r0, [r7, #4] - 80002f0: 6039 str r1, [r7, #0] - WRITE_REG(GPIOx->BRR, PinMask); - 80002f2: 687b ldr r3, [r7, #4] - 80002f4: 683a ldr r2, [r7, #0] - 80002f6: 629a str r2, [r3, #40] ; 0x28 -} - 80002f8: bf00 nop - 80002fa: 370c adds r7, #12 - 80002fc: 46bd mov sp, r7 - 80002fe: f85d 7b04 ldr.w r7, [sp], #4 - 8000302: 4770 bx lr - -08000304 : -#define LED_PIN LL_GPIO_PIN_5 -#define BUT_PORT GPIOC -#define BUT_PIN LL_GPIO_PIN_13 - -void GPIO_init(void) -{ - 8000304: b580 push {r7, lr} - 8000306: af00 add r7, sp, #0 -// PORT A -LL_AHB2_GRP1_EnableClock( LL_AHB2_GRP1_PERIPH_GPIOA ); - 8000308: 2001 movs r0, #1 - 800030a: f7ff ff5d bl 80001c8 -// Green LED (user LED) - PA5 -LL_GPIO_SetPinMode( LED_PORT, LED_PIN, LL_GPIO_MODE_OUTPUT ); - 800030e: 2201 movs r2, #1 - 8000310: 2120 movs r1, #32 - 8000312: f04f 4090 mov.w r0, #1207959552 ; 0x48000000 - 8000316: f7ff ff6f bl 80001f8 -LL_GPIO_SetPinOutputType( LED_PORT, LED_PIN, LL_GPIO_OUTPUT_PUSHPULL ); - 800031a: 2200 movs r2, #0 - 800031c: 2120 movs r1, #32 - 800031e: f04f 4090 mov.w r0, #1207959552 ; 0x48000000 - 8000322: f7ff ffa6 bl 8000272 - -// PORT C -LL_AHB2_GRP1_EnableClock( LL_AHB2_GRP1_PERIPH_GPIOC ); - 8000326: 2004 movs r0, #4 - 8000328: f7ff ff4e bl 80001c8 -// Blue button - PC13 -LL_GPIO_SetPinMode( BUT_PORT, BUT_PIN, LL_GPIO_MODE_INPUT ); - 800032c: 2200 movs r2, #0 - 800032e: f44f 5100 mov.w r1, #8192 ; 0x2000 - 8000332: 4802 ldr r0, [pc, #8] ; (800033c ) - 8000334: f7ff ff60 bl 80001f8 -} - 8000338: bf00 nop - 800033a: bd80 pop {r7, pc} - 800033c: 48000800 .word 0x48000800 - -08000340 : - - -void LED_GREEN( int val ) -{ - 8000340: b580 push {r7, lr} - 8000342: b082 sub sp, #8 - 8000344: af00 add r7, sp, #0 - 8000346: 6078 str r0, [r7, #4] -if ( val ) - 8000348: 687b ldr r3, [r7, #4] - 800034a: 2b00 cmp r3, #0 - 800034c: d005 beq.n 800035a - LL_GPIO_SetOutputPin( LED_PORT, LED_PIN ); - 800034e: 2120 movs r1, #32 - 8000350: f04f 4090 mov.w r0, #1207959552 ; 0x48000000 - 8000354: f7ff ffba bl 80002cc -else LL_GPIO_ResetOutputPin( LED_PORT, LED_PIN ); -} - 8000358: e004 b.n 8000364 -else LL_GPIO_ResetOutputPin( LED_PORT, LED_PIN ); - 800035a: 2120 movs r1, #32 - 800035c: f04f 4090 mov.w r0, #1207959552 ; 0x48000000 - 8000360: f7ff ffc2 bl 80002e8 -} - 8000364: bf00 nop - 8000366: 3708 adds r7, #8 - 8000368: 46bd mov sp, r7 - 800036a: bd80 pop {r7, pc} - -0800036c : - -int BLUE_BUTTON() -{ - 800036c: b580 push {r7, lr} - 800036e: af00 add r7, sp, #0 -return ( !LL_GPIO_IsInputPinSet( BUT_PORT, BUT_PIN ) ); - 8000370: f44f 5100 mov.w r1, #8192 ; 0x2000 - 8000374: 4805 ldr r0, [pc, #20] ; (800038c ) - 8000376: f7ff ff94 bl 80002a2 - 800037a: 4603 mov r3, r0 - 800037c: 2b00 cmp r3, #0 - 800037e: bf0c ite eq - 8000380: 2301 moveq r3, #1 - 8000382: 2300 movne r3, #0 - 8000384: b2db uxtb r3, r3 -} - 8000386: 4618 mov r0, r3 - 8000388: bd80 pop {r7, pc} - 800038a: bf00 nop - 800038c: 48000800 .word 0x48000800 - -08000390 : +08000240 : * @brief Enable MSI oscillator * @rmtoll CR MSION LL_RCC_MSI_Enable * @retval None */ __STATIC_INLINE void LL_RCC_MSI_Enable(void) { - 8000390: b480 push {r7} - 8000392: af00 add r7, sp, #0 + 8000240: b480 push {r7} + 8000242: af00 add r7, sp, #0 SET_BIT(RCC->CR, RCC_CR_MSION); - 8000394: 4b05 ldr r3, [pc, #20] ; (80003ac ) - 8000396: 681b ldr r3, [r3, #0] - 8000398: 4a04 ldr r2, [pc, #16] ; (80003ac ) - 800039a: f043 0301 orr.w r3, r3, #1 - 800039e: 6013 str r3, [r2, #0] + 8000244: 4b05 ldr r3, [pc, #20] ; (800025c ) + 8000246: 681b ldr r3, [r3, #0] + 8000248: 4a04 ldr r2, [pc, #16] ; (800025c ) + 800024a: f043 0301 orr.w r3, r3, #1 + 800024e: 6013 str r3, [r2, #0] } - 80003a0: bf00 nop - 80003a2: 46bd mov sp, r7 - 80003a4: f85d 7b04 ldr.w r7, [sp], #4 - 80003a8: 4770 bx lr - 80003aa: bf00 nop - 80003ac: 40021000 .word 0x40021000 + 8000250: bf00 nop + 8000252: 46bd mov sp, r7 + 8000254: f85d 7b04 ldr.w r7, [sp], #4 + 8000258: 4770 bx lr + 800025a: bf00 nop + 800025c: 40021000 .word 0x40021000 -080003b0 : +08000260 : * @brief Check if MSI oscillator Ready * @rmtoll CR MSIRDY LL_RCC_MSI_IsReady * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void) { - 80003b0: b480 push {r7} - 80003b2: af00 add r7, sp, #0 + 8000260: b480 push {r7} + 8000262: af00 add r7, sp, #0 return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RCC_CR_MSIRDY) ? 1UL : 0UL); - 80003b4: 4b06 ldr r3, [pc, #24] ; (80003d0 ) - 80003b6: 681b ldr r3, [r3, #0] - 80003b8: f003 0302 and.w r3, r3, #2 - 80003bc: 2b02 cmp r3, #2 - 80003be: d101 bne.n 80003c4 - 80003c0: 2301 movs r3, #1 - 80003c2: e000 b.n 80003c6 - 80003c4: 2300 movs r3, #0 + 8000264: 4b06 ldr r3, [pc, #24] ; (8000280 ) + 8000266: 681b ldr r3, [r3, #0] + 8000268: f003 0302 and.w r3, r3, #2 + 800026c: 2b02 cmp r3, #2 + 800026e: d101 bne.n 8000274 + 8000270: 2301 movs r3, #1 + 8000272: e000 b.n 8000276 + 8000274: 2300 movs r3, #0 } - 80003c6: 4618 mov r0, r3 - 80003c8: 46bd mov sp, r7 - 80003ca: f85d 7b04 ldr.w r7, [sp], #4 - 80003ce: 4770 bx lr - 80003d0: 40021000 .word 0x40021000 + 8000276: 4618 mov r0, r3 + 8000278: 46bd mov sp, r7 + 800027a: f85d 7b04 ldr.w r7, [sp], #4 + 800027e: 4770 bx lr + 8000280: 40021000 .word 0x40021000 -080003d4 : +08000284 : + * ready + * @rmtoll CR MSIPLLEN LL_RCC_MSI_EnablePLLMode + * @retval None + */ +__STATIC_INLINE void LL_RCC_MSI_EnablePLLMode(void) +{ + 8000284: b480 push {r7} + 8000286: af00 add r7, sp, #0 + SET_BIT(RCC->CR, RCC_CR_MSIPLLEN); + 8000288: 4b05 ldr r3, [pc, #20] ; (80002a0 ) + 800028a: 681b ldr r3, [r3, #0] + 800028c: 4a04 ldr r2, [pc, #16] ; (80002a0 ) + 800028e: f043 0304 orr.w r3, r3, #4 + 8000292: 6013 str r3, [r2, #0] +} + 8000294: bf00 nop + 8000296: 46bd mov sp, r7 + 8000298: f85d 7b04 ldr.w r7, [sp], #4 + 800029c: 4770 bx lr + 800029e: bf00 nop + 80002a0: 40021000 .word 0x40021000 + +080002a4 : + * MSISRANGE + * @rmtoll CR MSIRGSEL LL_RCC_MSI_EnableRangeSelection + * @retval None + */ +__STATIC_INLINE void LL_RCC_MSI_EnableRangeSelection(void) +{ + 80002a4: b480 push {r7} + 80002a6: af00 add r7, sp, #0 + SET_BIT(RCC->CR, RCC_CR_MSIRGSEL); + 80002a8: 4b05 ldr r3, [pc, #20] ; (80002c0 ) + 80002aa: 681b ldr r3, [r3, #0] + 80002ac: 4a04 ldr r2, [pc, #16] ; (80002c0 ) + 80002ae: f043 0308 orr.w r3, r3, #8 + 80002b2: 6013 str r3, [r2, #0] +} + 80002b4: bf00 nop + 80002b6: 46bd mov sp, r7 + 80002b8: f85d 7b04 ldr.w r7, [sp], #4 + 80002bc: 4770 bx lr + 80002be: bf00 nop + 80002c0: 40021000 .word 0x40021000 + +080002c4 : + * @arg @ref LL_RCC_MSIRANGE_10 + * @arg @ref LL_RCC_MSIRANGE_11 + * @retval None + */ +__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range) +{ + 80002c4: b480 push {r7} + 80002c6: b083 sub sp, #12 + 80002c8: af00 add r7, sp, #0 + 80002ca: 6078 str r0, [r7, #4] + MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range); + 80002cc: 4b06 ldr r3, [pc, #24] ; (80002e8 ) + 80002ce: 681b ldr r3, [r3, #0] + 80002d0: f023 02f0 bic.w r2, r3, #240 ; 0xf0 + 80002d4: 4904 ldr r1, [pc, #16] ; (80002e8 ) + 80002d6: 687b ldr r3, [r7, #4] + 80002d8: 4313 orrs r3, r2 + 80002da: 600b str r3, [r1, #0] +} + 80002dc: bf00 nop + 80002de: 370c adds r7, #12 + 80002e0: 46bd mov sp, r7 + 80002e2: f85d 7b04 ldr.w r7, [sp], #4 + 80002e6: 4770 bx lr + 80002e8: 40021000 .word 0x40021000 + +080002ec : + * @rmtoll ICSCR MSITRIM LL_RCC_MSI_SetCalibTrimming + * @param Value Between Min_Data = 0 and Max_Data = 255 + * @retval None + */ +__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value) +{ + 80002ec: b480 push {r7} + 80002ee: b083 sub sp, #12 + 80002f0: af00 add r7, sp, #0 + 80002f2: 6078 str r0, [r7, #4] + MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos); + 80002f4: 4b07 ldr r3, [pc, #28] ; (8000314 ) + 80002f6: 685b ldr r3, [r3, #4] + 80002f8: f423 427f bic.w r2, r3, #65280 ; 0xff00 + 80002fc: 687b ldr r3, [r7, #4] + 80002fe: 021b lsls r3, r3, #8 + 8000300: 4904 ldr r1, [pc, #16] ; (8000314 ) + 8000302: 4313 orrs r3, r2 + 8000304: 604b str r3, [r1, #4] +} + 8000306: bf00 nop + 8000308: 370c adds r7, #12 + 800030a: 46bd mov sp, r7 + 800030c: f85d 7b04 ldr.w r7, [sp], #4 + 8000310: 4770 bx lr + 8000312: bf00 nop + 8000314: 40021000 .word 0x40021000 + +08000318 : * @arg @ref LL_RCC_SYS_CLKSOURCE_HSE * @arg @ref LL_RCC_SYS_CLKSOURCE_PLL * @retval None */ __STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source) { - 80003d4: b480 push {r7} - 80003d6: b083 sub sp, #12 - 80003d8: af00 add r7, sp, #0 - 80003da: 6078 str r0, [r7, #4] + 8000318: b480 push {r7} + 800031a: b083 sub sp, #12 + 800031c: af00 add r7, sp, #0 + 800031e: 6078 str r0, [r7, #4] MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source); - 80003dc: 4b06 ldr r3, [pc, #24] ; (80003f8 ) - 80003de: 689b ldr r3, [r3, #8] - 80003e0: f023 0203 bic.w r2, r3, #3 - 80003e4: 4904 ldr r1, [pc, #16] ; (80003f8 ) - 80003e6: 687b ldr r3, [r7, #4] - 80003e8: 4313 orrs r3, r2 - 80003ea: 608b str r3, [r1, #8] + 8000320: 4b06 ldr r3, [pc, #24] ; (800033c ) + 8000322: 689b ldr r3, [r3, #8] + 8000324: f023 0203 bic.w r2, r3, #3 + 8000328: 4904 ldr r1, [pc, #16] ; (800033c ) + 800032a: 687b ldr r3, [r7, #4] + 800032c: 4313 orrs r3, r2 + 800032e: 608b str r3, [r1, #8] } - 80003ec: bf00 nop - 80003ee: 370c adds r7, #12 - 80003f0: 46bd mov sp, r7 - 80003f2: f85d 7b04 ldr.w r7, [sp], #4 - 80003f6: 4770 bx lr - 80003f8: 40021000 .word 0x40021000 + 8000330: bf00 nop + 8000332: 370c adds r7, #12 + 8000334: 46bd mov sp, r7 + 8000336: f85d 7b04 ldr.w r7, [sp], #4 + 800033a: 4770 bx lr + 800033c: 40021000 .word 0x40021000 -080003fc : +08000340 : * @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI * @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE * @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL */ __STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void) { - 80003fc: b480 push {r7} - 80003fe: af00 add r7, sp, #0 + 8000340: b480 push {r7} + 8000342: af00 add r7, sp, #0 return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS)); - 8000400: 4b04 ldr r3, [pc, #16] ; (8000414 ) - 8000402: 689b ldr r3, [r3, #8] - 8000404: f003 030c and.w r3, r3, #12 + 8000344: 4b04 ldr r3, [pc, #16] ; (8000358 ) + 8000346: 689b ldr r3, [r3, #8] + 8000348: f003 030c and.w r3, r3, #12 } - 8000408: 4618 mov r0, r3 - 800040a: 46bd mov sp, r7 - 800040c: f85d 7b04 ldr.w r7, [sp], #4 - 8000410: 4770 bx lr - 8000412: bf00 nop - 8000414: 40021000 .word 0x40021000 + 800034c: 4618 mov r0, r3 + 800034e: 46bd mov sp, r7 + 8000350: f85d 7b04 ldr.w r7, [sp], #4 + 8000354: 4770 bx lr + 8000356: bf00 nop + 8000358: 40021000 .word 0x40021000 -08000418 : +0800035c : * @arg @ref LL_RCC_SYSCLK_DIV_256 * @arg @ref LL_RCC_SYSCLK_DIV_512 * @retval None */ __STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler) { - 8000418: b480 push {r7} - 800041a: b083 sub sp, #12 - 800041c: af00 add r7, sp, #0 - 800041e: 6078 str r0, [r7, #4] + 800035c: b480 push {r7} + 800035e: b083 sub sp, #12 + 8000360: af00 add r7, sp, #0 + 8000362: 6078 str r0, [r7, #4] MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler); - 8000420: 4b06 ldr r3, [pc, #24] ; (800043c ) - 8000422: 689b ldr r3, [r3, #8] - 8000424: f023 02f0 bic.w r2, r3, #240 ; 0xf0 - 8000428: 4904 ldr r1, [pc, #16] ; (800043c ) - 800042a: 687b ldr r3, [r7, #4] - 800042c: 4313 orrs r3, r2 - 800042e: 608b str r3, [r1, #8] + 8000364: 4b06 ldr r3, [pc, #24] ; (8000380 ) + 8000366: 689b ldr r3, [r3, #8] + 8000368: f023 02f0 bic.w r2, r3, #240 ; 0xf0 + 800036c: 4904 ldr r1, [pc, #16] ; (8000380 ) + 800036e: 687b ldr r3, [r7, #4] + 8000370: 4313 orrs r3, r2 + 8000372: 608b str r3, [r1, #8] } - 8000430: bf00 nop - 8000432: 370c adds r7, #12 - 8000434: 46bd mov sp, r7 - 8000436: f85d 7b04 ldr.w r7, [sp], #4 - 800043a: 4770 bx lr - 800043c: 40021000 .word 0x40021000 + 8000374: bf00 nop + 8000376: 370c adds r7, #12 + 8000378: 46bd mov sp, r7 + 800037a: f85d 7b04 ldr.w r7, [sp], #4 + 800037e: 4770 bx lr + 8000380: 40021000 .word 0x40021000 -08000440 : +08000384 : * @arg @ref LL_RCC_APB1_DIV_8 * @arg @ref LL_RCC_APB1_DIV_16 * @retval None */ __STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler) { - 8000440: b480 push {r7} - 8000442: b083 sub sp, #12 - 8000444: af00 add r7, sp, #0 - 8000446: 6078 str r0, [r7, #4] + 8000384: b480 push {r7} + 8000386: b083 sub sp, #12 + 8000388: af00 add r7, sp, #0 + 800038a: 6078 str r0, [r7, #4] MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler); - 8000448: 4b06 ldr r3, [pc, #24] ; (8000464 ) - 800044a: 689b ldr r3, [r3, #8] - 800044c: f423 62e0 bic.w r2, r3, #1792 ; 0x700 - 8000450: 4904 ldr r1, [pc, #16] ; (8000464 ) - 8000452: 687b ldr r3, [r7, #4] - 8000454: 4313 orrs r3, r2 - 8000456: 608b str r3, [r1, #8] + 800038c: 4b06 ldr r3, [pc, #24] ; (80003a8 ) + 800038e: 689b ldr r3, [r3, #8] + 8000390: f423 62e0 bic.w r2, r3, #1792 ; 0x700 + 8000394: 4904 ldr r1, [pc, #16] ; (80003a8 ) + 8000396: 687b ldr r3, [r7, #4] + 8000398: 4313 orrs r3, r2 + 800039a: 608b str r3, [r1, #8] } - 8000458: bf00 nop - 800045a: 370c adds r7, #12 - 800045c: 46bd mov sp, r7 - 800045e: f85d 7b04 ldr.w r7, [sp], #4 - 8000462: 4770 bx lr - 8000464: 40021000 .word 0x40021000 + 800039c: bf00 nop + 800039e: 370c adds r7, #12 + 80003a0: 46bd mov sp, r7 + 80003a2: f85d 7b04 ldr.w r7, [sp], #4 + 80003a6: 4770 bx lr + 80003a8: 40021000 .word 0x40021000 -08000468 : +080003ac : * @arg @ref LL_RCC_APB2_DIV_8 * @arg @ref LL_RCC_APB2_DIV_16 * @retval None */ __STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler) { - 8000468: b480 push {r7} - 800046a: b083 sub sp, #12 - 800046c: af00 add r7, sp, #0 - 800046e: 6078 str r0, [r7, #4] + 80003ac: b480 push {r7} + 80003ae: b083 sub sp, #12 + 80003b0: af00 add r7, sp, #0 + 80003b2: 6078 str r0, [r7, #4] MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler); - 8000470: 4b06 ldr r3, [pc, #24] ; (800048c ) - 8000472: 689b ldr r3, [r3, #8] - 8000474: f423 5260 bic.w r2, r3, #14336 ; 0x3800 - 8000478: 4904 ldr r1, [pc, #16] ; (800048c ) - 800047a: 687b ldr r3, [r7, #4] - 800047c: 4313 orrs r3, r2 - 800047e: 608b str r3, [r1, #8] + 80003b4: 4b06 ldr r3, [pc, #24] ; (80003d0 ) + 80003b6: 689b ldr r3, [r3, #8] + 80003b8: f423 5260 bic.w r2, r3, #14336 ; 0x3800 + 80003bc: 4904 ldr r1, [pc, #16] ; (80003d0 ) + 80003be: 687b ldr r3, [r7, #4] + 80003c0: 4313 orrs r3, r2 + 80003c2: 608b str r3, [r1, #8] } - 8000480: bf00 nop - 8000482: 370c adds r7, #12 - 8000484: 46bd mov sp, r7 - 8000486: f85d 7b04 ldr.w r7, [sp], #4 - 800048a: 4770 bx lr - 800048c: 40021000 .word 0x40021000 + 80003c4: bf00 nop + 80003c6: 370c adds r7, #12 + 80003c8: 46bd mov sp, r7 + 80003ca: f85d 7b04 ldr.w r7, [sp], #4 + 80003ce: 4770 bx lr + 80003d0: 40021000 .word 0x40021000 -08000490 : +080003d4 : + * @arg @ref LL_RCC_RTC_CLKSOURCE_LSI + * @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32 + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source) +{ + 80003d4: b480 push {r7} + 80003d6: b083 sub sp, #12 + 80003d8: af00 add r7, sp, #0 + 80003da: 6078 str r0, [r7, #4] + MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source); + 80003dc: 4b07 ldr r3, [pc, #28] ; (80003fc ) + 80003de: f8d3 3090 ldr.w r3, [r3, #144] ; 0x90 + 80003e2: f423 7240 bic.w r2, r3, #768 ; 0x300 + 80003e6: 4905 ldr r1, [pc, #20] ; (80003fc ) + 80003e8: 687b ldr r3, [r7, #4] + 80003ea: 4313 orrs r3, r2 + 80003ec: f8c1 3090 str.w r3, [r1, #144] ; 0x90 +} + 80003f0: bf00 nop + 80003f2: 370c adds r7, #12 + 80003f4: 46bd mov sp, r7 + 80003f6: f85d 7b04 ldr.w r7, [sp], #4 + 80003fa: 4770 bx lr + 80003fc: 40021000 .word 0x40021000 + +08000400 : + * @brief Enable RTC + * @rmtoll BDCR RTCEN LL_RCC_EnableRTC + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableRTC(void) +{ + 8000400: b480 push {r7} + 8000402: af00 add r7, sp, #0 + SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN); + 8000404: 4b06 ldr r3, [pc, #24] ; (8000420 ) + 8000406: f8d3 3090 ldr.w r3, [r3, #144] ; 0x90 + 800040a: 4a05 ldr r2, [pc, #20] ; (8000420 ) + 800040c: f443 4300 orr.w r3, r3, #32768 ; 0x8000 + 8000410: f8c2 3090 str.w r3, [r2, #144] ; 0x90 +} + 8000414: bf00 nop + 8000416: 46bd mov sp, r7 + 8000418: f85d 7b04 ldr.w r7, [sp], #4 + 800041c: 4770 bx lr + 800041e: bf00 nop + 8000420: 40021000 .word 0x40021000 + +08000424 : + * @brief Force the Backup domain reset + * @rmtoll BDCR BDRST LL_RCC_ForceBackupDomainReset + * @retval None + */ +__STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void) +{ + 8000424: b480 push {r7} + 8000426: af00 add r7, sp, #0 + SET_BIT(RCC->BDCR, RCC_BDCR_BDRST); + 8000428: 4b06 ldr r3, [pc, #24] ; (8000444 ) + 800042a: f8d3 3090 ldr.w r3, [r3, #144] ; 0x90 + 800042e: 4a05 ldr r2, [pc, #20] ; (8000444 ) + 8000430: f443 3380 orr.w r3, r3, #65536 ; 0x10000 + 8000434: f8c2 3090 str.w r3, [r2, #144] ; 0x90 +} + 8000438: bf00 nop + 800043a: 46bd mov sp, r7 + 800043c: f85d 7b04 ldr.w r7, [sp], #4 + 8000440: 4770 bx lr + 8000442: bf00 nop + 8000444: 40021000 .word 0x40021000 + +08000448 : + * @brief Release the Backup domain reset + * @rmtoll BDCR BDRST LL_RCC_ReleaseBackupDomainReset + * @retval None + */ +__STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void) +{ + 8000448: b480 push {r7} + 800044a: af00 add r7, sp, #0 + CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST); + 800044c: 4b06 ldr r3, [pc, #24] ; (8000468 ) + 800044e: f8d3 3090 ldr.w r3, [r3, #144] ; 0x90 + 8000452: 4a05 ldr r2, [pc, #20] ; (8000468 ) + 8000454: f423 3380 bic.w r3, r3, #65536 ; 0x10000 + 8000458: f8c2 3090 str.w r3, [r2, #144] ; 0x90 +} + 800045c: bf00 nop + 800045e: 46bd mov sp, r7 + 8000460: f85d 7b04 ldr.w r7, [sp], #4 + 8000464: 4770 bx lr + 8000466: bf00 nop + 8000468: 40021000 .word 0x40021000 + +0800046c : * @brief Enable PLL * @rmtoll CR PLLON LL_RCC_PLL_Enable * @retval None */ __STATIC_INLINE void LL_RCC_PLL_Enable(void) { - 8000490: b480 push {r7} - 8000492: af00 add r7, sp, #0 + 800046c: b480 push {r7} + 800046e: af00 add r7, sp, #0 SET_BIT(RCC->CR, RCC_CR_PLLON); - 8000494: 4b05 ldr r3, [pc, #20] ; (80004ac ) - 8000496: 681b ldr r3, [r3, #0] - 8000498: 4a04 ldr r2, [pc, #16] ; (80004ac ) - 800049a: f043 7380 orr.w r3, r3, #16777216 ; 0x1000000 - 800049e: 6013 str r3, [r2, #0] + 8000470: 4b05 ldr r3, [pc, #20] ; (8000488 ) + 8000472: 681b ldr r3, [r3, #0] + 8000474: 4a04 ldr r2, [pc, #16] ; (8000488 ) + 8000476: f043 7380 orr.w r3, r3, #16777216 ; 0x1000000 + 800047a: 6013 str r3, [r2, #0] } - 80004a0: bf00 nop - 80004a2: 46bd mov sp, r7 - 80004a4: f85d 7b04 ldr.w r7, [sp], #4 - 80004a8: 4770 bx lr - 80004aa: bf00 nop - 80004ac: 40021000 .word 0x40021000 + 800047c: bf00 nop + 800047e: 46bd mov sp, r7 + 8000480: f85d 7b04 ldr.w r7, [sp], #4 + 8000484: 4770 bx lr + 8000486: bf00 nop + 8000488: 40021000 .word 0x40021000 -080004b0 : +0800048c : * @brief Check if PLL Ready * @rmtoll CR PLLRDY LL_RCC_PLL_IsReady * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void) { - 80004b0: b480 push {r7} - 80004b2: af00 add r7, sp, #0 + 800048c: b480 push {r7} + 800048e: af00 add r7, sp, #0 return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL); - 80004b4: 4b07 ldr r3, [pc, #28] ; (80004d4 ) - 80004b6: 681b ldr r3, [r3, #0] - 80004b8: f003 7300 and.w r3, r3, #33554432 ; 0x2000000 - 80004bc: f1b3 7f00 cmp.w r3, #33554432 ; 0x2000000 - 80004c0: d101 bne.n 80004c6 - 80004c2: 2301 movs r3, #1 - 80004c4: e000 b.n 80004c8 - 80004c6: 2300 movs r3, #0 + 8000490: 4b07 ldr r3, [pc, #28] ; (80004b0 ) + 8000492: 681b ldr r3, [r3, #0] + 8000494: f003 7300 and.w r3, r3, #33554432 ; 0x2000000 + 8000498: f1b3 7f00 cmp.w r3, #33554432 ; 0x2000000 + 800049c: d101 bne.n 80004a2 + 800049e: 2301 movs r3, #1 + 80004a0: e000 b.n 80004a4 + 80004a2: 2300 movs r3, #0 } - 80004c8: 4618 mov r0, r3 - 80004ca: 46bd mov sp, r7 - 80004cc: f85d 7b04 ldr.w r7, [sp], #4 - 80004d0: 4770 bx lr - 80004d2: bf00 nop - 80004d4: 40021000 .word 0x40021000 + 80004a4: 4618 mov r0, r3 + 80004a6: 46bd mov sp, r7 + 80004a8: f85d 7b04 ldr.w r7, [sp], #4 + 80004ac: 4770 bx lr + 80004ae: bf00 nop + 80004b0: 40021000 .word 0x40021000 -080004d8 : +080004b4 : * @arg @ref LL_RCC_PLLR_DIV_6 * @arg @ref LL_RCC_PLLR_DIV_8 * @retval None */ __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR) { - 80004d8: b480 push {r7} - 80004da: b085 sub sp, #20 - 80004dc: af00 add r7, sp, #0 - 80004de: 60f8 str r0, [r7, #12] - 80004e0: 60b9 str r1, [r7, #8] - 80004e2: 607a str r2, [r7, #4] - 80004e4: 603b str r3, [r7, #0] + 80004b4: b480 push {r7} + 80004b6: b085 sub sp, #20 + 80004b8: af00 add r7, sp, #0 + 80004ba: 60f8 str r0, [r7, #12] + 80004bc: 60b9 str r1, [r7, #8] + 80004be: 607a str r2, [r7, #4] + 80004c0: 603b str r3, [r7, #0] MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR, - 80004e6: 4b0a ldr r3, [pc, #40] ; (8000510 ) - 80004e8: 68da ldr r2, [r3, #12] - 80004ea: 4b0a ldr r3, [pc, #40] ; (8000514 ) - 80004ec: 4013 ands r3, r2 - 80004ee: 68f9 ldr r1, [r7, #12] - 80004f0: 68ba ldr r2, [r7, #8] - 80004f2: 4311 orrs r1, r2 - 80004f4: 687a ldr r2, [r7, #4] - 80004f6: 0212 lsls r2, r2, #8 - 80004f8: 4311 orrs r1, r2 - 80004fa: 683a ldr r2, [r7, #0] - 80004fc: 430a orrs r2, r1 - 80004fe: 4904 ldr r1, [pc, #16] ; (8000510 ) - 8000500: 4313 orrs r3, r2 - 8000502: 60cb str r3, [r1, #12] + 80004c2: 4b0a ldr r3, [pc, #40] ; (80004ec ) + 80004c4: 68da ldr r2, [r3, #12] + 80004c6: 4b0a ldr r3, [pc, #40] ; (80004f0 ) + 80004c8: 4013 ands r3, r2 + 80004ca: 68f9 ldr r1, [r7, #12] + 80004cc: 68ba ldr r2, [r7, #8] + 80004ce: 4311 orrs r1, r2 + 80004d0: 687a ldr r2, [r7, #4] + 80004d2: 0212 lsls r2, r2, #8 + 80004d4: 4311 orrs r1, r2 + 80004d6: 683a ldr r2, [r7, #0] + 80004d8: 430a orrs r2, r1 + 80004da: 4904 ldr r1, [pc, #16] ; (80004ec ) + 80004dc: 4313 orrs r3, r2 + 80004de: 60cb str r3, [r1, #12] Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR); } - 8000504: bf00 nop - 8000506: 3714 adds r7, #20 - 8000508: 46bd mov sp, r7 - 800050a: f85d 7b04 ldr.w r7, [sp], #4 - 800050e: 4770 bx lr - 8000510: 40021000 .word 0x40021000 - 8000514: f9ff808c .word 0xf9ff808c + 80004e0: bf00 nop + 80004e2: 3714 adds r7, #20 + 80004e4: 46bd mov sp, r7 + 80004e6: f85d 7b04 ldr.w r7, [sp], #4 + 80004ea: 4770 bx lr + 80004ec: 40021000 .word 0x40021000 + 80004f0: f9ff808c .word 0xf9ff808c -08000518 : +080004f4 : * @brief Enable PLL output mapped on SYSCLK domain * @rmtoll PLLCFGR PLLREN LL_RCC_PLL_EnableDomain_SYS * @retval None */ __STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void) { - 8000518: b480 push {r7} - 800051a: af00 add r7, sp, #0 + 80004f4: b480 push {r7} + 80004f6: af00 add r7, sp, #0 SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN); - 800051c: 4b05 ldr r3, [pc, #20] ; (8000534 ) - 800051e: 68db ldr r3, [r3, #12] - 8000520: 4a04 ldr r2, [pc, #16] ; (8000534 ) - 8000522: f043 7380 orr.w r3, r3, #16777216 ; 0x1000000 - 8000526: 60d3 str r3, [r2, #12] + 80004f8: 4b05 ldr r3, [pc, #20] ; (8000510 ) + 80004fa: 68db ldr r3, [r3, #12] + 80004fc: 4a04 ldr r2, [pc, #16] ; (8000510 ) + 80004fe: f043 7380 orr.w r3, r3, #16777216 ; 0x1000000 + 8000502: 60d3 str r3, [r2, #12] } - 8000528: bf00 nop - 800052a: 46bd mov sp, r7 - 800052c: f85d 7b04 ldr.w r7, [sp], #4 - 8000530: 4770 bx lr - 8000532: bf00 nop - 8000534: 40021000 .word 0x40021000 + 8000504: bf00 nop + 8000506: 46bd mov sp, r7 + 8000508: f85d 7b04 ldr.w r7, [sp], #4 + 800050c: 4770 bx lr + 800050e: bf00 nop + 8000510: 40021000 .word 0x40021000 -08000538 : +08000514 : * * (*) value not defined in all devices. * @retval None */ __STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency) { - 8000538: b480 push {r7} - 800053a: b083 sub sp, #12 - 800053c: af00 add r7, sp, #0 - 800053e: 6078 str r0, [r7, #4] + 8000514: b480 push {r7} + 8000516: b083 sub sp, #12 + 8000518: af00 add r7, sp, #0 + 800051a: 6078 str r0, [r7, #4] MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency); - 8000540: 4b06 ldr r3, [pc, #24] ; (800055c ) - 8000542: 681b ldr r3, [r3, #0] - 8000544: f023 0207 bic.w r2, r3, #7 - 8000548: 4904 ldr r1, [pc, #16] ; (800055c ) - 800054a: 687b ldr r3, [r7, #4] - 800054c: 4313 orrs r3, r2 - 800054e: 600b str r3, [r1, #0] + 800051c: 4b06 ldr r3, [pc, #24] ; (8000538 ) + 800051e: 681b ldr r3, [r3, #0] + 8000520: f023 0207 bic.w r2, r3, #7 + 8000524: 4904 ldr r1, [pc, #16] ; (8000538 ) + 8000526: 687b ldr r3, [r7, #4] + 8000528: 4313 orrs r3, r2 + 800052a: 600b str r3, [r1, #0] } - 8000550: bf00 nop - 8000552: 370c adds r7, #12 - 8000554: 46bd mov sp, r7 - 8000556: f85d 7b04 ldr.w r7, [sp], #4 - 800055a: 4770 bx lr - 800055c: 40022000 .word 0x40022000 + 800052c: bf00 nop + 800052e: 370c adds r7, #12 + 8000530: 46bd mov sp, r7 + 8000532: f85d 7b04 ldr.w r7, [sp], #4 + 8000536: 4770 bx lr + 8000538: 40022000 .word 0x40022000 -08000560 : - * @brief Enable SysTick exception request - * @rmtoll STK_CTRL TICKINT LL_SYSTICK_EnableIT +0800053c : + * @arg @ref LL_FLASH_LATENCY_15 (*) + * + * (*) value not defined in all devices. + */ +__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void) +{ + 800053c: b480 push {r7} + 800053e: af00 add r7, sp, #0 + return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY)); + 8000540: 4b04 ldr r3, [pc, #16] ; (8000554 ) + 8000542: 681b ldr r3, [r3, #0] + 8000544: f003 0307 and.w r3, r3, #7 +} + 8000548: 4618 mov r0, r3 + 800054a: 46bd mov sp, r7 + 800054c: f85d 7b04 ldr.w r7, [sp], #4 + 8000550: 4770 bx lr + 8000552: bf00 nop + 8000554: 40022000 .word 0x40022000 + +08000558 : + * @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1 + * @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2 * @retval None */ -__STATIC_INLINE void LL_SYSTICK_EnableIT(void) +__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling) { - 8000560: b480 push {r7} - 8000562: af00 add r7, sp, #0 - SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk); - 8000564: 4b05 ldr r3, [pc, #20] ; (800057c ) - 8000566: 681b ldr r3, [r3, #0] - 8000568: 4a04 ldr r2, [pc, #16] ; (800057c ) - 800056a: f043 0302 orr.w r3, r3, #2 - 800056e: 6013 str r3, [r2, #0] + 8000558: b480 push {r7} + 800055a: b083 sub sp, #12 + 800055c: af00 add r7, sp, #0 + 800055e: 6078 str r0, [r7, #4] + MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling); + 8000560: 4b06 ldr r3, [pc, #24] ; (800057c ) + 8000562: 681b ldr r3, [r3, #0] + 8000564: f423 62c0 bic.w r2, r3, #1536 ; 0x600 + 8000568: 4904 ldr r1, [pc, #16] ; (800057c ) + 800056a: 687b ldr r3, [r7, #4] + 800056c: 4313 orrs r3, r2 + 800056e: 600b str r3, [r1, #0] } 8000570: bf00 nop - 8000572: 46bd mov sp, r7 - 8000574: f85d 7b04 ldr.w r7, [sp], #4 - 8000578: 4770 bx lr - 800057a: bf00 nop - 800057c: e000e010 .word 0xe000e010 + 8000572: 370c adds r7, #12 + 8000574: 46bd mov sp, r7 + 8000576: f85d 7b04 ldr.w r7, [sp], #4 + 800057a: 4770 bx lr + 800057c: 40007000 .word 0x40007000 -08000580 : - * @brief Processor uses sleep as its low power mode - * @rmtoll SCB_SCR SLEEPDEEP LL_LPM_EnableSleep +08000580 : + * @brief Enable access to the backup domain + * @rmtoll CR1 DBP LL_PWR_EnableBkUpAccess * @retval None */ -__STATIC_INLINE void LL_LPM_EnableSleep(void) +__STATIC_INLINE void LL_PWR_EnableBkUpAccess(void) { 8000580: b480 push {r7} 8000582: af00 add r7, sp, #0 - /* Clear SLEEPDEEP bit of Cortex System Control Register */ - CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk)); - 8000584: 4b05 ldr r3, [pc, #20] ; (800059c ) - 8000586: 691b ldr r3, [r3, #16] - 8000588: 4a04 ldr r2, [pc, #16] ; (800059c ) - 800058a: f023 0304 bic.w r3, r3, #4 - 800058e: 6113 str r3, [r2, #16] + SET_BIT(PWR->CR1, PWR_CR1_DBP); + 8000584: 4b05 ldr r3, [pc, #20] ; (800059c ) + 8000586: 681b ldr r3, [r3, #0] + 8000588: 4a04 ldr r2, [pc, #16] ; (800059c ) + 800058a: f443 7380 orr.w r3, r3, #256 ; 0x100 + 800058e: 6013 str r3, [r2, #0] } 8000590: bf00 nop 8000592: 46bd mov sp, r7 8000594: f85d 7b04 ldr.w r7, [sp], #4 8000598: 4770 bx lr 800059a: bf00 nop - 800059c: e000ed00 .word 0xe000ed00 + 800059c: 40007000 .word 0x40007000 -080005a0 : -volatile uint32_t msTicks = 0; -volatile uint8_t expe = 0; -volatile uint8_t blue_mode = 0; - -void SysTick_Handler() +080005a0 : +/** + * @brief The application entry point. + * @retval int + */ +int main(void) { 80005a0: b580 push {r7, lr} 80005a2: af00 add r7, sp, #0 - if ( BLUE_BUTTON() ){ - 80005a4: f7ff fee2 bl 800036c - 80005a8: 4603 mov r3, r0 - 80005aa: 2b00 cmp r3, #0 - 80005ac: d002 beq.n 80005b4 - blue_mode = 1 ; - 80005ae: 4b0e ldr r3, [pc, #56] ; (80005e8 ) - 80005b0: 2201 movs r2, #1 - 80005b2: 701a strb r2, [r3, #0] - } + /* USER CODE END 1 */ - msTicks++; /* See startup file startup_LPC17xx.s for SysTick vector */ - 80005b4: 4b0d ldr r3, [pc, #52] ; (80005ec ) - 80005b6: 681b ldr r3, [r3, #0] - 80005b8: 3301 adds r3, #1 - 80005ba: 4a0c ldr r2, [pc, #48] ; (80005ec ) - 80005bc: 6013 str r3, [r2, #0] - if (msTicks == 5){ - 80005be: 4b0b ldr r3, [pc, #44] ; (80005ec ) - 80005c0: 681b ldr r3, [r3, #0] - 80005c2: 2b05 cmp r3, #5 - 80005c4: d103 bne.n 80005ce - LED_GREEN(0); - 80005c6: 2000 movs r0, #0 - 80005c8: f7ff feba bl 8000340 - }else if(msTicks >= 200){ - msTicks = 0; - LED_GREEN(1); - } -} - 80005cc: e009 b.n 80005e2 - }else if(msTicks >= 200){ - 80005ce: 4b07 ldr r3, [pc, #28] ; (80005ec ) - 80005d0: 681b ldr r3, [r3, #0] - 80005d2: 2bc7 cmp r3, #199 ; 0xc7 - 80005d4: d905 bls.n 80005e2 - msTicks = 0; - 80005d6: 4b05 ldr r3, [pc, #20] ; (80005ec ) - 80005d8: 2200 movs r2, #0 - 80005da: 601a str r2, [r3, #0] - LED_GREEN(1); - 80005dc: 2001 movs r0, #1 - 80005de: f7ff feaf bl 8000340 -} - 80005e2: bf00 nop - 80005e4: bd80 pop {r7, pc} - 80005e6: bf00 nop - 80005e8: 20000024 .word 0x20000024 - 80005ec: 20000020 .word 0x20000020 + /* MCU Configuration--------------------------------------------------------*/ -080005f0 : + /* Reset of all peripherals, Initializes the Flash interface and the Systick. */ + HAL_Init(); + 80005a4: f000 f99f bl 80008e6 + /* USER CODE BEGIN Init */ -void SystemClock_Config(void); + /* USER CODE END Init */ -int main(void) + /* Configure the system clock */ + SystemClock_Config(); + 80005a8: f000 f806 bl 80005b8 + /* USER CODE BEGIN SysInit */ + + /* USER CODE END SysInit */ + + /* Initialize all configured peripherals */ + MX_GPIO_Init(); + 80005ac: f000 f896 bl 80006dc + MX_RTC_Init(); + 80005b0: f000 f86c bl 800068c + + /* USER CODE END 2 */ + + /* Infinite loop */ + /* USER CODE BEGIN WHILE */ + while (1) + 80005b4: e7fe b.n 80005b4 + ... + +080005b8 : + * @brief System Clock Configuration + * @retval None + * 24Mhz + RTC + LSE + */ +void SystemClock_Config(void) { - 80005f0: b580 push {r7, lr} - 80005f2: af00 add r7, sp, #0 -/* Configure the system clock */ -SystemClock_Config(); - 80005f4: f000 f816 bl 8000624 + 80005b8: b580 push {r7, lr} + 80005ba: af00 add r7, sp, #0 + LL_FLASH_SetLatency(LL_FLASH_LATENCY_1); + 80005bc: 2001 movs r0, #1 + 80005be: f7ff ffa9 bl 8000514 + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1) + 80005c2: bf00 nop + 80005c4: f7ff ffba bl 800053c + 80005c8: 4603 mov r3, r0 + 80005ca: 2b01 cmp r3, #1 + 80005cc: d1fa bne.n 80005c4 + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + 80005ce: f44f 7000 mov.w r0, #512 ; 0x200 + 80005d2: f7ff ffc1 bl 8000558 + LL_RCC_MSI_Enable(); + 80005d6: f7ff fe33 bl 8000240 -// config GPIO -GPIO_init(); - 80005f8: f7ff fe84 bl 8000304 + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + 80005da: bf00 nop + 80005dc: f7ff fe40 bl 8000260 + 80005e0: 4603 mov r3, r0 + 80005e2: 2b01 cmp r3, #1 + 80005e4: d1fa bne.n 80005dc + { -// init systick timer (tick period at 1 ms) -LL_Init1msTick( SystemCoreClock ); - 80005fc: 4b07 ldr r3, [pc, #28] ; (800061c ) - 80005fe: 681b ldr r3, [r3, #0] - 8000600: 4618 mov r0, r3 - 8000602: f000 f99f bl 8000944 -LL_SYSTICK_EnableIT(); - 8000606: f7ff ffab bl 8000560 + } + LL_RCC_MSI_EnablePLLMode(); + 80005e6: f7ff fe4d bl 8000284 + LL_RCC_MSI_EnableRangeSelection(); + 80005ea: f7ff fe5b bl 80002a4 + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + 80005ee: 2060 movs r0, #96 ; 0x60 + 80005f0: f7ff fe68 bl 80002c4 + LL_RCC_MSI_SetCalibTrimming(0); + 80005f4: 2000 movs r0, #0 + 80005f6: f7ff fe79 bl 80002ec + LL_PWR_EnableBkUpAccess(); + 80005fa: f7ff ffc1 bl 8000580 + LL_RCC_ForceBackupDomainReset(); + 80005fe: f7ff ff11 bl 8000424 + LL_RCC_ReleaseBackupDomainReset(); + 8000602: f7ff ff21 bl 8000448 + LL_RCC_LSE_SetDriveCapability(LL_RCC_LSEDRIVE_LOW); + 8000606: 2000 movs r0, #0 + 8000608: f7ff fdf0 bl 80001ec + LL_RCC_LSE_Enable(); + 800060c: f7ff fddc bl 80001c8 -//Setup Sleep mode -LL_LPM_EnableSleep(); - 800060a: f7ff ffb9 bl 8000580 -//LL_LPM_EnableSleepOnExit(); + /* Wait till LSE is ready */ + while(LL_RCC_LSE_IsReady() != 1) + 8000610: bf00 nop + 8000612: f7ff fe01 bl 8000218 + 8000616: 4603 mov r3, r0 + 8000618: 2b01 cmp r3, #1 + 800061a: d1fa bne.n 8000612 + { -while (1) { - if (blue_mode){ - 800060e: 4b04 ldr r3, [pc, #16] ; (8000620 ) - 8000610: 781b ldrb r3, [r3, #0] - 8000612: b2db uxtb r3, r3 - 8000614: 2b00 cmp r3, #0 - 8000616: d0fa beq.n 800060e - __WFI(); - 8000618: bf30 wfi - if (blue_mode){ - 800061a: e7f8 b.n 800060e - 800061c: 20000000 .word 0x20000000 - 8000620: 20000024 .word 0x20000024 + } + LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE); + 800061c: f44f 7080 mov.w r0, #256 ; 0x100 + 8000620: f7ff fed8 bl 80003d4 + LL_RCC_EnableRTC(); + 8000624: f7ff feec bl 8000400 + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 24, LL_RCC_PLLR_DIV_4); + 8000628: f04f 7300 mov.w r3, #33554432 ; 0x2000000 + 800062c: 2218 movs r2, #24 + 800062e: 2100 movs r1, #0 + 8000630: 2001 movs r0, #1 + 8000632: f7ff ff3f bl 80004b4 + LL_RCC_PLL_EnableDomain_SYS(); + 8000636: f7ff ff5d bl 80004f4 + LL_RCC_PLL_Enable(); + 800063a: f7ff ff17 bl 800046c -08000624 : - * PLL_R = 2 - * Flash Latency(WS) = 4 - * @param None + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + 800063e: bf00 nop + 8000640: f7ff ff24 bl 800048c + 8000644: 4603 mov r3, r0 + 8000646: 2b01 cmp r3, #1 + 8000648: d1fa bne.n 8000640 + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + 800064a: 2003 movs r0, #3 + 800064c: f7ff fe64 bl 8000318 + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + 8000650: bf00 nop + 8000652: f7ff fe75 bl 8000340 + 8000656: 4603 mov r3, r0 + 8000658: 2b0c cmp r3, #12 + 800065a: d1fa bne.n 8000652 + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + 800065c: 2000 movs r0, #0 + 800065e: f7ff fe7d bl 800035c + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + 8000662: 2000 movs r0, #0 + 8000664: f7ff fe8e bl 8000384 + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + 8000668: 2000 movs r0, #0 + 800066a: f7ff fe9f bl 80003ac + LL_SetSystemCoreClock(24000000); + 800066e: 4806 ldr r0, [pc, #24] ; (8000688 ) + 8000670: f000 fba6 bl 8000dc0 + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + 8000674: 2000 movs r0, #0 + 8000676: f000 f94f bl 8000918 + 800067a: 4603 mov r3, r0 + 800067c: 2b00 cmp r3, #0 + 800067e: d001 beq.n 8000684 + { + Error_Handler(); + 8000680: f000 f85c bl 800073c + } +} + 8000684: bf00 nop + 8000686: bd80 pop {r7, pc} + 8000688: 016e3600 .word 0x016e3600 + +0800068c : + * @brief RTC Initialization Function + * @param None * @retval None */ -void SystemClock_Config(void) { - 8000624: b580 push {r7, lr} - 8000626: af00 add r7, sp, #0 -/* MSI configuration and activation */ -LL_FLASH_SetLatency(LL_FLASH_LATENCY_4); - 8000628: 2004 movs r0, #4 - 800062a: f7ff ff85 bl 8000538 -LL_RCC_MSI_Enable(); - 800062e: f7ff feaf bl 8000390 -while (LL_RCC_MSI_IsReady() != 1) - 8000632: bf00 nop - 8000634: f7ff febc bl 80003b0 - 8000638: 4603 mov r3, r0 - 800063a: 2b01 cmp r3, #1 - 800063c: d1fa bne.n 8000634 - { }; - -/* Main PLL configuration and activation */ -LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 40, LL_RCC_PLLR_DIV_2); - 800063e: 2300 movs r3, #0 - 8000640: 2228 movs r2, #40 ; 0x28 - 8000642: 2100 movs r1, #0 - 8000644: 2001 movs r0, #1 - 8000646: f7ff ff47 bl 80004d8 -LL_RCC_PLL_Enable(); - 800064a: f7ff ff21 bl 8000490 -LL_RCC_PLL_EnableDomain_SYS(); - 800064e: f7ff ff63 bl 8000518 -while(LL_RCC_PLL_IsReady() != 1) - 8000652: bf00 nop - 8000654: f7ff ff2c bl 80004b0 - 8000658: 4603 mov r3, r0 - 800065a: 2b01 cmp r3, #1 - 800065c: d1fa bne.n 8000654 - { }; - -/* Sysclk activation on the main PLL */ -LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); - 800065e: 2000 movs r0, #0 - 8000660: f7ff feda bl 8000418 -LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); - 8000664: 2003 movs r0, #3 - 8000666: f7ff feb5 bl 80003d4 -while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) - 800066a: bf00 nop - 800066c: f7ff fec6 bl 80003fc - 8000670: 4603 mov r3, r0 - 8000672: 2b0c cmp r3, #12 - 8000674: d1fa bne.n 800066c - { }; - -/* Set APB1 & APB2 prescaler*/ -LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); - 8000676: 2000 movs r0, #0 - 8000678: f7ff fee2 bl 8000440 -LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); - 800067c: 2000 movs r0, #0 - 800067e: f7ff fef3 bl 8000468 +static void MX_RTC_Init(void) +{ + 800068c: b580 push {r7, lr} + 800068e: af00 add r7, sp, #0 + /* USER CODE BEGIN RTC_Init 1 */ + + /* USER CODE END RTC_Init 1 */ + /** Initialize RTC Only + */ + hrtc.Instance = RTC; + 8000690: 4b10 ldr r3, [pc, #64] ; (80006d4 ) + 8000692: 4a11 ldr r2, [pc, #68] ; (80006d8 ) + 8000694: 601a str r2, [r3, #0] + hrtc.Init.HourFormat = RTC_HOURFORMAT_24; + 8000696: 4b0f ldr r3, [pc, #60] ; (80006d4 ) + 8000698: 2200 movs r2, #0 + 800069a: 605a str r2, [r3, #4] + hrtc.Init.AsynchPrediv = 127; + 800069c: 4b0d ldr r3, [pc, #52] ; (80006d4 ) + 800069e: 227f movs r2, #127 ; 0x7f + 80006a0: 609a str r2, [r3, #8] + hrtc.Init.SynchPrediv = 255; + 80006a2: 4b0c ldr r3, [pc, #48] ; (80006d4