From 4a758b3b3aaa385f5b30a28298afa7645d7182fd Mon Sep 17 00:00:00 2001 From: bray Date: Tue, 17 Nov 2020 09:18:58 +0100 Subject: [PATCH] added everything --- 24MhzConfig.txt | 63 + 80MhzConfig.txt | 45 + PlaygroundYoupi/.metadata/.ide.log | 940 + PlaygroundYoupi/.metadata/.lock | 0 PlaygroundYoupi/.metadata/.log | 393 + PlaygroundYoupi/.metadata/.log4j.xml | 18 + .../1.4.0.202007081208 | 0 .../params.dat | 0 .../saved_expr.dat | 0 .../.plugins/org.eclipse.cdt.core/.log | 2 + .../L476_ats_blink-master.1604569603602.pdom | Bin 0 -> 7168000 bytes .../L476_ats_blink-master.1605514236092.pdom | Bin 0 -> 5898240 bytes ...476_ats_blink-master.language.settings.xml | 5213 +++++ .../RealOne.1605601070222.pdom | Bin 0 -> 4096 bytes .../RealOne.language.settings.xml | 5213 +++++ .../org.eclipse.cdt.make.core/specs.c | 1 + .../org.eclipse.cdt.make.core/specs.cpp | 1 + .../dialog_settings.xml | 5 + .../spec.c | 0 .../L476_ats_blink-master.build.log | 10 + .../org.eclipse.cdt.ui/RealOne.build.log | 10 + .../org.eclipse.cdt.ui/dialog_settings.xml | 11 + .../org.eclipse.cdt.ui/global-build.log | 7 + .../1/3046896fea27001b16eaee4b2dec2d39 | 143 + .../2/108d5b5baa28001b1d0af99b6389052e | 219 + .../2/70561a18ab28001b1d0af99b6389052e | 214 + .../22/d0fdc915ab28001b1d0af99b6389052e | 214 + .../23/e0a2021eab28001b1d0af99b6389052e | 214 + .../2a/0054ead6e427001b16eaee4b2dec2d39 | 117 + .../2d/f00ed0eae527001b16eaee4b2dec2d39 | 132 + .../3/f0a41473ec27001b16eaee4b2dec2d39 | 142 + .../36/d0c2f257ea27001b16eaee4b2dec2d39 | 132 + .../38/90d6b9feac28001b1d0af99b6389052e | 215 + .../49/d01119a2ac28001b1d0af99b6389052e | 215 + .../57/7067ce86a928001b1d0af99b6389052e | 203 + .../59/70f0c7a5e527001b16eaee4b2dec2d39 | 137 + .../6a/701013b2a928001b1d0af99b6389052e | 219 + .../6d/70f34093ea27001b16eaee4b2dec2d39 | 81 + .../7b/e06807a1ea27001b16eaee4b2dec2d39 | 81 + .../8/a07bb5aeab28001b1d0af99b6389052e | 221 + .../84/101c0ea0ab28001b1d0af99b6389052e | 214 + .../8a/90398905ab28001b1d0af99b6389052e | 223 + .../8e/90249d01a628001b1d0af99b6389052e | 203 + .../a4/501cb0d7a528001b1d0af99b6389052e | 204 + .../b0/10ac80b5fd27001b16eaee4b2dec2d39 | 204 + .../b2/40e9aef5ef27001b16eaee4b2dec2d39 | 81 + .../b7/f039bb8fac28001b1d0af99b6389052e | 215 + .../d7/207b7812a628001b1d0af99b6389052e | 203 + .../e/601375d0f027001b16eaee4b2dec2d39 | 143 + .../e0/60ce4bc9e327001b16eaee4b2dec2d39 | 252 + .../e8/80ffd086a928001b1d0af99b6389052e | 82 + .../ec/10da326cac28001b1d0af99b6389052e | 221 + .../f9/e0ef14e4ea27001b16eaee4b2dec2d39 | 143 + .../RealOne/.indexes/bf/c4/properties.index | Bin 0 -> 134 bytes .../RealOne/.indexes/properties.index | Bin 0 -> 240 bytes .../.projects/RealOne/.location | Bin 0 -> 96 bytes .../RemoteSystemsTempFiles/.markers.snap | Bin 0 -> 144 bytes .../RemoteSystemsTempFiles/.syncinfo.snap | Bin 0 -> 144 bytes .../.root/.indexes/history.version | 1 + .../.root/.indexes/properties.index | Bin 0 -> 104 bytes .../.root/.indexes/properties.version | 1 + .../.root/.markers.snap | Bin 0 -> 144 bytes .../org.eclipse.core.resources/.root/2.tree | Bin 0 -> 25945 bytes .../.safetable/org.eclipse.core.resources | Bin 0 -> 4768 bytes .../org.eclipse.core.resources/2.snap | Bin 0 -> 6614 bytes .../com.st.stm32cube.common.preferences.prefs | 3 + .../com.st.stm32cube.ide.mcu.ide.oss.prefs | 2 + .../org.eclipse.cdt.core.prj-RealOne.prefs | 2 + .../org.eclipse.cdt.debug.core.prefs | 2 + .../.settings/org.eclipse.cdt.dsf.ui.prefs | 2 + .../org.eclipse.cdt.managedbuilder.core.prefs | 3 + .../.settings/org.eclipse.cdt.ui.prefs | 5 + .../org.eclipse.core.resources.prefs | 2 + .../.settings/org.eclipse.debug.core.prefs | 7 + .../.settings/org.eclipse.debug.ui.prefs | 6 + .../org.eclipse.launchbar.core.prefs | 8 + .../.settings/org.eclipse.rse.core.prefs | 4 + .../.settings/org.eclipse.rse.ui.prefs | 2 + .../.settings/org.eclipse.ui.editors.prefs | 2 + .../.settings/org.eclipse.ui.ide.prefs | 6 + .../.settings/org.eclipse.ui.navigator.prefs | 3 + .../.settings/org.eclipse.ui.prefs | 2 + .../.settings/org.eclipse.ui.workbench.prefs | 4 + .../org.eclipse.debug.ui/dialog_settings.xml | 13 + .../launchConfigurationHistory.xml | 19 + .../org.eclipse.e4.workbench/workbench.xmi | 2277 ++ .../2020/11/47/refactorings.history | 3 + .../.workspace/2020/11/47/refactorings.index | 3 + .../dialog_settings.xml | 7 + .../.plugins/org.eclipse.rse.core/.log | 0 ...al.core.RSELocalConnectionInitializer.mark | 0 .../FP.local.files_0/node.properties | 57 + .../H.local_16/node.properties | 25 + .../PRF.desktop-9ar6hhq_32567/node.properties | 7 + .../.plugins/org.eclipse.rse.ui/.log | 0 .../dialog_settings.xml | 5 + .../org.eclipse.ui.ide/dialog_settings.xml | 16 + .../dialog_settings.xml | 15 + .../org.eclipse.ui.workbench/workingsets.xml | 4 + PlaygroundYoupi/.metadata/version.ini | 3 + .../RemoteSystemsTempFiles/.project | 12 + RealOne/.cproject | 194 + RealOne/.mxproject | 26 + RealOne/.project | 33 + RealOne/.settings/language.settings.xml | 27 + RealOne/Core/Inc/main.h | 83 + RealOne/Core/Inc/stm32_assert.h | 53 + RealOne/Core/Inc/stm32l4xx_hal_conf.h | 483 + RealOne/Core/Inc/stm32l4xx_it.h | 69 + RealOne/Core/Src/gpio.c | 49 + RealOne/Core/Src/gpio.h | 8 + RealOne/Core/Src/main.c | 215 + RealOne/Core/Src/stm32l4xx_hal_msp.c | 128 + RealOne/Core/Src/stm32l4xx_it.c | 203 + RealOne/Core/Src/syscalls.c | 159 + RealOne/Core/Src/sysmem.c | 80 + RealOne/Core/Src/system_stm32l4xx.c | 337 + RealOne/Core/Startup/startup_stm32l476rgtx.s | 509 + .../Device/ST/STM32L4xx/Include/stm32l476xx.h | 18487 ++++++++++++++++ .../Device/ST/STM32L4xx/Include/stm32l4xx.h | 254 + .../ST/STM32L4xx/Include/system_stm32l4xx.h | 107 + RealOne/Drivers/CMSIS/Include/cmsis_armcc.h | 894 + .../Drivers/CMSIS/Include/cmsis_armclang.h | 1444 ++ .../CMSIS/Include/cmsis_armclang_ltm.h | 1891 ++ .../Drivers/CMSIS/Include/cmsis_compiler.h | 283 + RealOne/Drivers/CMSIS/Include/cmsis_gcc.h | 2168 ++ RealOne/Drivers/CMSIS/Include/cmsis_iccarm.h | 964 + RealOne/Drivers/CMSIS/Include/cmsis_version.h | 39 + .../Drivers/CMSIS/Include/core_armv81mml.h | 2968 +++ RealOne/Drivers/CMSIS/Include/core_armv8mbl.h | 1921 ++ RealOne/Drivers/CMSIS/Include/core_armv8mml.h | 2835 +++ RealOne/Drivers/CMSIS/Include/core_cm0.h | 952 + RealOne/Drivers/CMSIS/Include/core_cm0plus.h | 1085 + RealOne/Drivers/CMSIS/Include/core_cm1.h | 979 + RealOne/Drivers/CMSIS/Include/core_cm23.h | 1996 ++ RealOne/Drivers/CMSIS/Include/core_cm3.h | 1937 ++ RealOne/Drivers/CMSIS/Include/core_cm33.h | 2910 +++ RealOne/Drivers/CMSIS/Include/core_cm35p.h | 2910 +++ RealOne/Drivers/CMSIS/Include/core_cm4.h | 2124 ++ RealOne/Drivers/CMSIS/Include/core_cm7.h | 2725 +++ RealOne/Drivers/CMSIS/Include/core_sc000.h | 1025 + RealOne/Drivers/CMSIS/Include/core_sc300.h | 1912 ++ RealOne/Drivers/CMSIS/Include/mpu_armv7.h | 272 + RealOne/Drivers/CMSIS/Include/mpu_armv8.h | 346 + RealOne/Drivers/CMSIS/Include/tz_context.h | 70 + .../Inc/Legacy/stm32_hal_legacy.h | 3784 ++++ .../STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h | 729 + .../Inc/stm32l4xx_hal_cortex.h | 422 + .../Inc/stm32l4xx_hal_def.h | 212 + .../Inc/stm32l4xx_hal_dma.h | 864 + .../Inc/stm32l4xx_hal_dma_ex.h | 287 + .../Inc/stm32l4xx_hal_exti.h | 860 + .../Inc/stm32l4xx_hal_flash.h | 1030 + .../Inc/stm32l4xx_hal_flash_ex.h | 128 + .../Inc/stm32l4xx_hal_flash_ramfunc.h | 77 + .../Inc/stm32l4xx_hal_gpio.h | 300 + .../Inc/stm32l4xx_hal_gpio_ex.h | 1059 + .../Inc/stm32l4xx_hal_i2c.h | 809 + .../Inc/stm32l4xx_hal_i2c_ex.h | 188 + .../Inc/stm32l4xx_hal_pwr.h | 414 + .../Inc/stm32l4xx_hal_pwr_ex.h | 932 + .../Inc/stm32l4xx_hal_rcc.h | 4872 ++++ .../Inc/stm32l4xx_hal_rcc_ex.h | 3199 +++ .../Inc/stm32l4xx_hal_rtc.h | 1134 + .../Inc/stm32l4xx_hal_rtc_ex.h | 1743 ++ .../Inc/stm32l4xx_hal_tim.h | 2350 ++ .../Inc/stm32l4xx_hal_tim_ex.h | 441 + .../Inc/stm32l4xx_ll_bus.h | 1957 ++ .../Inc/stm32l4xx_ll_cortex.h | 639 + .../Inc/stm32l4xx_ll_crs.h | 788 + .../Inc/stm32l4xx_ll_dma.h | 2404 ++ .../Inc/stm32l4xx_ll_dmamux.h | 1984 ++ .../Inc/stm32l4xx_ll_exti.h | 1361 ++ .../Inc/stm32l4xx_ll_gpio.h | 1058 + .../Inc/stm32l4xx_ll_pwr.h | 1678 ++ .../Inc/stm32l4xx_ll_rcc.h | 6135 +++++ .../Inc/stm32l4xx_ll_system.h | 1628 ++ .../Inc/stm32l4xx_ll_utils.h | 330 + .../STM32L4xx_HAL_Driver/Src/stm32l4xx_hal.c | 766 + .../Src/stm32l4xx_hal_cortex.c | 519 + .../Src/stm32l4xx_hal_dma.c | 1175 + .../Src/stm32l4xx_hal_dma_ex.c | 309 + .../Src/stm32l4xx_hal_exti.c | 643 + .../Src/stm32l4xx_hal_flash.c | 767 + .../Src/stm32l4xx_hal_flash_ex.c | 1323 ++ .../Src/stm32l4xx_hal_flash_ramfunc.c | 254 + .../Src/stm32l4xx_hal_gpio.c | 556 + .../Src/stm32l4xx_hal_i2c.c | 6646 ++++++ .../Src/stm32l4xx_hal_i2c_ex.c | 339 + .../Src/stm32l4xx_hal_pwr.c | 661 + .../Src/stm32l4xx_hal_pwr_ex.c | 1477 ++ .../Src/stm32l4xx_hal_rcc.c | 1926 ++ .../Src/stm32l4xx_hal_rcc_ex.c | 3555 +++ .../Src/stm32l4xx_hal_rtc.c | 2630 +++ .../Src/stm32l4xx_hal_rtc_ex.c | 2417 ++ .../Src/stm32l4xx_hal_tim.c | 7667 +++++++ .../Src/stm32l4xx_hal_tim_ex.c | 2749 +++ .../Src/stm32l4xx_ll_exti.c | 290 + .../Src/stm32l4xx_ll_utils.c | 916 + RealOne/L476_ats_blink-master Debug.launch | 73 + RealOne/L476_ats_blink-master.ioc | 133 + RealOne/RealOne Debug.launch | 73 + RealOne/STM32L476RGTX_FLASH.ld | 177 + RealOne/STM32L476RGTX_RAM.ld | 177 + backup.txt | 215 + 205 files changed, 162135 insertions(+) create mode 100644 24MhzConfig.txt create mode 100644 80MhzConfig.txt create mode 100644 PlaygroundYoupi/.metadata/.ide.log create mode 100644 PlaygroundYoupi/.metadata/.lock create mode 100644 PlaygroundYoupi/.metadata/.log create mode 100644 PlaygroundYoupi/.metadata/.log4j.xml create mode 100644 PlaygroundYoupi/.metadata/.plugins/com.st.stm32cube.ide.mcu.informationcenter/1.4.0.202007081208 create mode 100644 PlaygroundYoupi/.metadata/.plugins/com.st.stm32cube.ide.mcu.livewatch/params.dat create mode 100644 PlaygroundYoupi/.metadata/.plugins/com.st.stm32cube.ide.mcu.livewatch/saved_expr.dat create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.core/.log create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.core/L476_ats_blink-master.1604569603602.pdom create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.core/L476_ats_blink-master.1605514236092.pdom create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.core/L476_ats_blink-master.language.settings.xml create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.core/RealOne.1605601070222.pdom create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.core/RealOne.language.settings.xml create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.make.core/specs.c create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.make.core/specs.cpp create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.make.ui/dialog_settings.xml create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.managedbuilder.core/spec.c create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.ui/L476_ats_blink-master.build.log create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.ui/RealOne.build.log create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.ui/dialog_settings.xml create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.ui/global-build.log create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/1/3046896fea27001b16eaee4b2dec2d39 create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/2/108d5b5baa28001b1d0af99b6389052e create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/2/70561a18ab28001b1d0af99b6389052e create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/22/d0fdc915ab28001b1d0af99b6389052e create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/23/e0a2021eab28001b1d0af99b6389052e create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/2a/0054ead6e427001b16eaee4b2dec2d39 create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/2d/f00ed0eae527001b16eaee4b2dec2d39 create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/3/f0a41473ec27001b16eaee4b2dec2d39 create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/36/d0c2f257ea27001b16eaee4b2dec2d39 create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/38/90d6b9feac28001b1d0af99b6389052e create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/49/d01119a2ac28001b1d0af99b6389052e create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/57/7067ce86a928001b1d0af99b6389052e create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/59/70f0c7a5e527001b16eaee4b2dec2d39 create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/6a/701013b2a928001b1d0af99b6389052e create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/6d/70f34093ea27001b16eaee4b2dec2d39 create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/7b/e06807a1ea27001b16eaee4b2dec2d39 create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/8/a07bb5aeab28001b1d0af99b6389052e create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/84/101c0ea0ab28001b1d0af99b6389052e create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/8a/90398905ab28001b1d0af99b6389052e create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/8e/90249d01a628001b1d0af99b6389052e create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/a4/501cb0d7a528001b1d0af99b6389052e create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/b0/10ac80b5fd27001b16eaee4b2dec2d39 create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/b2/40e9aef5ef27001b16eaee4b2dec2d39 create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/b7/f039bb8fac28001b1d0af99b6389052e create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/d7/207b7812a628001b1d0af99b6389052e create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/e/601375d0f027001b16eaee4b2dec2d39 create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/e0/60ce4bc9e327001b16eaee4b2dec2d39 create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/e8/80ffd086a928001b1d0af99b6389052e create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/ec/10da326cac28001b1d0af99b6389052e create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/f9/e0ef14e4ea27001b16eaee4b2dec2d39 create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.projects/RealOne/.indexes/bf/c4/properties.index create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.projects/RealOne/.indexes/properties.index create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.projects/RealOne/.location create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.projects/RemoteSystemsTempFiles/.markers.snap create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.projects/RemoteSystemsTempFiles/.syncinfo.snap create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.root/.indexes/history.version create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.root/.indexes/properties.index create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.root/.indexes/properties.version create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.root/.markers.snap create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.root/2.tree create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.safetable/org.eclipse.core.resources create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/2.snap create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/com.st.stm32cube.common.preferences.prefs create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/com.st.stm32cube.ide.mcu.ide.oss.prefs create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.cdt.core.prj-RealOne.prefs create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.cdt.debug.core.prefs create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.cdt.dsf.ui.prefs create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.cdt.managedbuilder.core.prefs create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.cdt.ui.prefs create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.core.resources.prefs create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.debug.core.prefs create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.debug.ui.prefs create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.launchbar.core.prefs create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.rse.core.prefs create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.rse.ui.prefs create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.ui.editors.prefs create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.ui.ide.prefs create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.ui.navigator.prefs create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.ui.prefs create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.ui.workbench.prefs create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.debug.ui/dialog_settings.xml create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.debug.ui/launchConfigurationHistory.xml create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.e4.workbench/workbench.xmi create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.ltk.core.refactoring/.refactorings/.workspace/2020/11/47/refactorings.history create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.ltk.core.refactoring/.refactorings/.workspace/2020/11/47/refactorings.index create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.ltk.ui.refactoring/dialog_settings.xml create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.rse.core/.log create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.rse.core/initializerMarks/org.eclipse.rse.internal.core.RSELocalConnectionInitializer.mark create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.rse.core/profiles/PRF.desktop-9ar6hhq_32567/FP.local.files_0/node.properties create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.rse.core/profiles/PRF.desktop-9ar6hhq_32567/H.local_16/node.properties create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.rse.core/profiles/PRF.desktop-9ar6hhq_32567/node.properties create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.rse.ui/.log create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.ui.editors/dialog_settings.xml create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.ui.ide/dialog_settings.xml create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.ui.workbench/dialog_settings.xml create mode 100644 PlaygroundYoupi/.metadata/.plugins/org.eclipse.ui.workbench/workingsets.xml create mode 100644 PlaygroundYoupi/.metadata/version.ini create mode 100644 PlaygroundYoupi/RemoteSystemsTempFiles/.project create mode 100644 RealOne/.cproject create mode 100644 RealOne/.mxproject create mode 100644 RealOne/.project create mode 100644 RealOne/.settings/language.settings.xml create mode 100644 RealOne/Core/Inc/main.h create mode 100644 RealOne/Core/Inc/stm32_assert.h create mode 100644 RealOne/Core/Inc/stm32l4xx_hal_conf.h create mode 100644 RealOne/Core/Inc/stm32l4xx_it.h create mode 100644 RealOne/Core/Src/gpio.c create mode 100644 RealOne/Core/Src/gpio.h create mode 100644 RealOne/Core/Src/main.c create mode 100644 RealOne/Core/Src/stm32l4xx_hal_msp.c create mode 100644 RealOne/Core/Src/stm32l4xx_it.c create mode 100644 RealOne/Core/Src/syscalls.c create mode 100644 RealOne/Core/Src/sysmem.c create mode 100644 RealOne/Core/Src/system_stm32l4xx.c create mode 100644 RealOne/Core/Startup/startup_stm32l476rgtx.s create mode 100644 RealOne/Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h create mode 100644 RealOne/Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h create mode 100644 RealOne/Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h create mode 100644 RealOne/Drivers/CMSIS/Include/cmsis_armcc.h create mode 100644 RealOne/Drivers/CMSIS/Include/cmsis_armclang.h create mode 100644 RealOne/Drivers/CMSIS/Include/cmsis_armclang_ltm.h create mode 100644 RealOne/Drivers/CMSIS/Include/cmsis_compiler.h create mode 100644 RealOne/Drivers/CMSIS/Include/cmsis_gcc.h create mode 100644 RealOne/Drivers/CMSIS/Include/cmsis_iccarm.h create mode 100644 RealOne/Drivers/CMSIS/Include/cmsis_version.h create mode 100644 RealOne/Drivers/CMSIS/Include/core_armv81mml.h create mode 100644 RealOne/Drivers/CMSIS/Include/core_armv8mbl.h create mode 100644 RealOne/Drivers/CMSIS/Include/core_armv8mml.h create mode 100644 RealOne/Drivers/CMSIS/Include/core_cm0.h create mode 100644 RealOne/Drivers/CMSIS/Include/core_cm0plus.h create mode 100644 RealOne/Drivers/CMSIS/Include/core_cm1.h create mode 100644 RealOne/Drivers/CMSIS/Include/core_cm23.h create mode 100644 RealOne/Drivers/CMSIS/Include/core_cm3.h create mode 100644 RealOne/Drivers/CMSIS/Include/core_cm33.h create mode 100644 RealOne/Drivers/CMSIS/Include/core_cm35p.h create mode 100644 RealOne/Drivers/CMSIS/Include/core_cm4.h create mode 100644 RealOne/Drivers/CMSIS/Include/core_cm7.h create mode 100644 RealOne/Drivers/CMSIS/Include/core_sc000.h create mode 100644 RealOne/Drivers/CMSIS/Include/core_sc300.h create mode 100644 RealOne/Drivers/CMSIS/Include/mpu_armv7.h create mode 100644 RealOne/Drivers/CMSIS/Include/mpu_armv8.h create mode 100644 RealOne/Drivers/CMSIS/Include/tz_context.h create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma_ex.h create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_exti.h create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ex.h create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ramfunc.h create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio_ex.h create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc.h create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc_ex.h create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim_ex.h create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_cortex.h create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_crs.h create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dmamux.h create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_exti.h create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_utils.h create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal.c create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma.c create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma_ex.c create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_exti.c create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ex.c create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ramfunc.c create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_gpio.c create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c_ex.c create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr.c create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc.c create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc_ex.c create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim_ex.c create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_exti.c create mode 100644 RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_utils.c create mode 100644 RealOne/L476_ats_blink-master Debug.launch create mode 100644 RealOne/L476_ats_blink-master.ioc create mode 100644 RealOne/RealOne Debug.launch create mode 100644 RealOne/STM32L476RGTX_FLASH.ld create mode 100644 RealOne/STM32L476RGTX_RAM.ld create mode 100644 backup.txt diff --git a/24MhzConfig.txt b/24MhzConfig.txt new file mode 100644 index 0000000..3d49092 --- /dev/null +++ b/24MhzConfig.txt @@ -0,0 +1,63 @@ +/** + * @brief System Clock Configuration + * @retval None + * 24Mhz + RTC + LSE + */ +void SystemClock_Config(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_1); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + LL_RCC_MSI_EnablePLLMode(); + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); + LL_PWR_EnableBkUpAccess(); + LL_RCC_ForceBackupDomainReset(); + LL_RCC_ReleaseBackupDomainReset(); + LL_RCC_LSE_SetDriveCapability(LL_RCC_LSEDRIVE_LOW); + LL_RCC_LSE_Enable(); + + /* Wait till LSE is ready */ + while(LL_RCC_LSE_IsReady() != 1) + { + + } + LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE); + LL_RCC_EnableRTC(); + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 24, LL_RCC_PLLR_DIV_4); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(24000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { + Error_Handler(); + } +} \ No newline at end of file diff --git a/80MhzConfig.txt b/80MhzConfig.txt new file mode 100644 index 0000000..7ddc5b0 --- /dev/null +++ b/80MhzConfig.txt @@ -0,0 +1,45 @@ + +void SystemClock_Config(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_4); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_4) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 40, LL_RCC_PLLR_DIV_2); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(80000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { + Error_Handler(); + } +} \ No newline at end of file diff --git a/PlaygroundYoupi/.metadata/.ide.log b/PlaygroundYoupi/.metadata/.ide.log new file mode 100644 index 0000000..4356e6e --- /dev/null +++ b/PlaygroundYoupi/.metadata/.ide.log @@ -0,0 +1,940 @@ +2020-11-05 10:46:39,289 [INFO] Activator:178 - + + +2020-11-05 10:46:39,291 [INFO] Activator:179 - !SESSION log4j initialized +2020-11-05 10:47:18,316 [INFO] ApplicationProperties:181 - Using Application install path: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824 +2020-11-05 10:47:18,330 [INFO] DbMcusXml:70 - Set database path to: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824\\db\/mcu/ +2020-11-05 10:47:18,334 [INFO] DbBoardsPdsc:56 - Set plugin database path to: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824\\db\/plugins/boardmanager/ +2020-11-05 10:47:18,336 [INFO] DbMcus:258 - Set plugin images path to: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824\\db\/plugins/mcufinder/images/ +2020-11-05 10:47:18,336 [INFO] DbBoards:264 - Set plugin images path to: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824\\db\/plugins/mcufinder/images/ +2020-11-05 10:47:18,339 [INFO] DbExamples:326 - Set plugin images path to: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824\\db\/plugins/mcufinder/images/ +2020-11-05 10:47:18,344 [INFO] DbMcusDocs:112 - Set database path to: C:\Users\camer\.stmcufinder\plugins\mcufinder//mcu/ +2020-11-05 10:47:18,346 [INFO] DbMcusJson:63 - Set database path to: C:\Users\camer\.stmcufinder\plugins\mcufinder//mcu/ +2020-11-05 10:47:18,348 [INFO] DbBoardsDocs:112 - Set database path to: C:\Users\camer\.stmcufinder\plugins\mcufinder//mcu/ +2020-11-05 10:47:18,349 [INFO] DbBoardsJson:56 - Set database path to: C:\Users\camer\.stmcufinder\plugins\mcufinder//mcu/ +2020-11-05 10:47:18,357 [INFO] CrossReferenceDbSqlite:196 - Set database path to: C:\Users\camer\.stmcufinder\plugins\mcufinder//mcu/cs/ +2020-11-05 10:47:18,361 [INFO] DbExamplesSqlite:800 - Set database path to: C:\Users\camer\.stmcufinder\plugins\mcufinder//mcu/ +2020-11-05 10:47:18,476 [INFO] RulesReader:52 - Compatibility file has been processed (209 Rules) +2020-11-05 10:47:18,587 [INFO] MicroXplorer:564 - Detected Java Version = 1.8.0_252 +2020-11-05 10:47:18,587 [INFO] DbMcusXml:70 - Set database path to: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824\\db\/mcu/ +2020-11-05 10:47:18,588 [INFO] DbBoardsPdsc:56 - Set plugin database path to: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824\\db\/plugins/boardmanager/ +2020-11-05 10:47:18,589 [INFO] DbMcus:258 - Set plugin images path to: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824\\db\/plugins/mcufinder/images/ +2020-11-05 10:47:18,589 [INFO] DbBoards:264 - Set plugin images path to: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824\\db\/plugins/mcufinder/images/ +2020-11-05 10:47:18,589 [INFO] DbExamples:326 - Set plugin images path to: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824\\db\/plugins/mcufinder/images/ +2020-11-05 10:47:18,590 [WARN] DbFile:36 - Overriding database path with different value: C:\Users\camer\.stmcufinder\plugins\mcufinder/ => C:\Users\camer\.stmcufinder\plugins\mcufinder +2020-11-05 10:47:18,590 [INFO] DbMcusDocs:112 - Set database path to: C:\Users\camer\.stmcufinder\plugins\mcufinder//mcu/ +2020-11-05 10:47:18,590 [WARN] DbFile:36 - Overriding database path with different value: C:\Users\camer\.stmcufinder\plugins\mcufinder/ => C:\Users\camer\.stmcufinder\plugins\mcufinder +2020-11-05 10:47:18,591 [INFO] DbMcusJson:63 - Set database path to: C:\Users\camer\.stmcufinder\plugins\mcufinder//mcu/ +2020-11-05 10:47:18,592 [WARN] DbFile:36 - Overriding database path with different value: C:\Users\camer\.stmcufinder\plugins\mcufinder/ => C:\Users\camer\.stmcufinder\plugins\mcufinder +2020-11-05 10:47:18,592 [INFO] DbBoardsDocs:112 - Set database path to: C:\Users\camer\.stmcufinder\plugins\mcufinder//mcu/ +2020-11-05 10:47:18,593 [WARN] DbFile:36 - Overriding database path with different value: C:\Users\camer\.stmcufinder\plugins\mcufinder/ => C:\Users\camer\.stmcufinder\plugins\mcufinder +2020-11-05 10:47:18,593 [INFO] DbBoardsJson:56 - Set database path to: C:\Users\camer\.stmcufinder\plugins\mcufinder//mcu/ +2020-11-05 10:47:18,594 [WARN] DbFile:36 - Overriding database path with different value: C:\Users\camer\.stmcufinder\plugins\mcufinder/ => C:\Users\camer\.stmcufinder\plugins\mcufinder +2020-11-05 10:47:18,594 [WARN] DbFile:36 - Overriding database path with different value: C:\Users\camer\.stmcufinder\plugins\mcufinder/ => C:\Users\camer\.stmcufinder\plugins\mcufinder +2020-11-05 10:47:18,594 [INFO] CrossReferenceDbSqlite:196 - Set database path to: C:\Users\camer\.stmcufinder\plugins\mcufinder//mcu/cs/ +2020-11-05 10:47:18,595 [WARN] DbFile:36 - Overriding database path with different value: C:\Users\camer\.stmcufinder\plugins\mcufinder/ => C:\Users\camer\.stmcufinder\plugins\mcufinder +2020-11-05 10:47:18,595 [INFO] DbExamplesSqlite:800 - Set database path to: C:\Users\camer\.stmcufinder\plugins\mcufinder//mcu/ +2020-11-05 10:47:18,684 [INFO] MainPanel:189 - HeapMemory: 352321536 +2020-11-05 10:47:18,755 [INFO] DbMcusXml:70 - Set database path to: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824\\db\/mcu/ +2020-11-05 10:47:18,756 [INFO] DbBoardsPdsc:56 - Set plugin database path to: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824\\db\/plugins/boardmanager/ +2020-11-05 10:47:18,756 [INFO] DbMcus:258 - Set plugin images path to: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824\\db\/plugins/mcufinder/images/ +2020-11-05 10:47:18,756 [INFO] DbBoards:264 - Set plugin images path to: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824\\db\/plugins/mcufinder/images/ +2020-11-05 10:47:18,757 [INFO] DbExamples:326 - Set plugin images path to: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824\\db\/plugins/mcufinder/images/ +2020-11-05 10:47:18,757 [WARN] DbFile:36 - Overriding database path with different value: C:\Users\camer\.stmcufinder\plugins\mcufinder/ => C:\Users\camer\.stmcufinder\plugins\mcufinder +2020-11-05 10:47:18,758 [INFO] DbMcusDocs:112 - Set database path to: C:\Users\camer\.stmcufinder\plugins\mcufinder//mcu/ +2020-11-05 10:47:18,758 [WARN] DbFile:36 - Overriding database path with different value: C:\Users\camer\.stmcufinder\plugins\mcufinder/ => C:\Users\camer\.stmcufinder\plugins\mcufinder +2020-11-05 10:47:18,759 [INFO] DbMcusJson:63 - Set database path to: C:\Users\camer\.stmcufinder\plugins\mcufinder//mcu/ +2020-11-05 10:47:18,759 [WARN] DbFile:36 - Overriding database path with different value: C:\Users\camer\.stmcufinder\plugins\mcufinder/ => C:\Users\camer\.stmcufinder\plugins\mcufinder +2020-11-05 10:47:18,760 [INFO] DbBoardsDocs:112 - Set database path to: C:\Users\camer\.stmcufinder\plugins\mcufinder//mcu/ +2020-11-05 10:47:18,760 [WARN] DbFile:36 - Overriding database path with different value: C:\Users\camer\.stmcufinder\plugins\mcufinder/ => C:\Users\camer\.stmcufinder\plugins\mcufinder +2020-11-05 10:47:18,760 [INFO] DbBoardsJson:56 - Set database path to: C:\Users\camer\.stmcufinder\plugins\mcufinder//mcu/ +2020-11-05 10:47:18,760 [WARN] DbFile:36 - Overriding database path with different value: C:\Users\camer\.stmcufinder\plugins\mcufinder/ => C:\Users\camer\.stmcufinder\plugins\mcufinder +2020-11-05 10:47:18,761 [WARN] DbFile:36 - Overriding database path with different value: C:\Users\camer\.stmcufinder\plugins\mcufinder/ => C:\Users\camer\.stmcufinder\plugins\mcufinder +2020-11-05 10:47:18,761 [INFO] CrossReferenceDbSqlite:196 - Set database path to: C:\Users\camer\.stmcufinder\plugins\mcufinder//mcu/cs/ +2020-11-05 10:47:18,761 [WARN] DbFile:36 - Overriding database path with different value: C:\Users\camer\.stmcufinder\plugins\mcufinder/ => C:\Users\camer\.stmcufinder\plugins\mcufinder +2020-11-05 10:47:18,761 [INFO] DbExamplesSqlite:800 - Set database path to: C:\Users\camer\.stmcufinder\plugins\mcufinder//mcu/ +2020-11-05 10:47:18,781 [INFO] ApplicationProperties:181 - Using Application install path: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824 +2020-11-05 10:47:18,783 [INFO] PluginManage:178 - Search for loadable plugins [exclusion list=, ] +2020-11-05 10:47:18,785 [INFO] PluginManage:292 - Check plugin analytics +2020-11-05 10:47:18,977 [INFO] AnalyticsPlugin:203 - Accepted Software Licenses: +2020-11-05 10:47:18,977 [INFO] AnalyticsPlugin:205 - Accepted CMSIS Pack Licenses: +2020-11-05 10:47:18,978 [INFO] AnalyticsPlugin:207 - Accepted Firmware Licenses: +2020-11-05 10:47:18,979 [INFO] PluginManage:342 - Loaded plugin analytics (category:tool,tabindex:-1) +2020-11-05 10:47:18,979 [INFO] PluginManage:292 - Check plugin clock +2020-11-05 10:47:19,001 [INFO] PluginManage:342 - Loaded plugin clock (category:base,tabindex:2) +2020-11-05 10:47:19,002 [INFO] PluginManage:292 - Check plugin ddr +2020-11-05 10:47:19,005 [INFO] PluginManage:342 - Loaded plugin ddr (category:tool,tabindex:6) +2020-11-05 10:47:19,006 [INFO] PluginManage:292 - Check plugin filemanager +2020-11-05 10:47:19,185 [INFO] PluginManage:342 - Loaded plugin filemanager (category:base,tabindex:10) +2020-11-05 10:47:19,185 [INFO] PluginManage:292 - Check plugin ipmanager +2020-11-05 10:47:19,204 [INFO] PluginManage:342 - Loaded plugin ipmanager (category:base,tabindex:5) +2020-11-05 10:47:19,205 [INFO] PluginManage:292 - Check plugin pinoutandconfiguration +2020-11-05 10:47:19,219 [INFO] PluginManage:342 - Loaded plugin pinoutandconfiguration (category:base,tabindex:1) +2020-11-05 10:47:19,219 [INFO] PluginManage:292 - Check plugin pinoutconfig +2020-11-05 10:47:19,264 [INFO] PluginManage:342 - Loaded plugin pinoutconfig (category:base,tabindex:0) +2020-11-05 10:47:19,264 [INFO] PluginManage:292 - Check plugin power +2020-11-05 10:47:19,278 [INFO] PluginManage:342 - Loaded plugin power (category:power,tabindex:4) +2020-11-05 10:47:19,279 [INFO] PluginManage:292 - Check plugin projectmanager +2020-11-05 10:47:19,307 [INFO] PluginManage:342 - Loaded plugin projectmanager (category:projectmanager,tabindex:3) +2020-11-05 10:47:19,308 [INFO] PluginManage:292 - Check plugin thirdparty +2020-11-05 10:47:19,423 [INFO] ThirdPartyDb:333 - Open Third Party DataBase File (C:/Users/camer/.stm32cubemx/plugins/thirdparty/db/thirdparties_db.xml) : 51 ms. number of Sw pack : 23 +2020-11-05 10:47:19,432 [INFO] PluginManage:342 - Loaded plugin thirdparty (category:base,tabindex:-1) +2020-11-05 10:47:19,433 [INFO] PluginManage:292 - Check plugin tools +2020-11-05 10:47:19,437 [INFO] PluginManage:342 - Loaded plugin tools (category:base,tabindex:7) +2020-11-05 10:47:19,438 [INFO] PluginManage:292 - Check plugin tutovideos +2020-11-05 10:47:19,755 [INFO] PluginManage:342 - Loaded plugin tutovideos (category:base,tabindex:-1) +2020-11-05 10:47:19,756 [INFO] PluginManage:292 - Check plugin updater +2020-11-05 10:47:19,773 [INFO] PluginManage:342 - Loaded plugin updater (category:base,tabindex:12) +2020-11-05 10:47:19,781 [INFO] PluginManage:265 - PluginManage : Loaded plugins [13] +2020-11-05 10:47:20,042 [INFO] PinOutPanel:1418 - setPackage(No Configuration,No Configuration) +2020-11-05 10:47:20,195 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:20,195 [INFO] PluginManager:200 - loadIPPluginJar : add adc +2020-11-05 10:47:20,198 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:20,199 [INFO] PluginManager:200 - loadIPPluginJar : add aes +2020-11-05 10:47:20,202 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:20,203 [INFO] PluginManager:200 - loadIPPluginJar : add can +2020-11-05 10:47:20,205 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:20,206 [INFO] PluginManager:200 - loadIPPluginJar : add comp +2020-11-05 10:47:20,210 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:20,210 [INFO] PluginManager:200 - loadIPPluginJar : add cryp +2020-11-05 10:47:20,213 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:20,214 [INFO] PluginManager:200 - loadIPPluginJar : add dfsdm +2020-11-05 10:47:20,221 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:20,223 [INFO] PluginManager:200 - loadIPPluginJar : add dma +2020-11-05 10:47:20,226 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:20,227 [INFO] PluginManager:200 - loadIPPluginJar : add fatfs +2020-11-05 10:47:20,232 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:20,233 [INFO] PluginManager:200 - loadIPPluginJar : add fmc +2020-11-05 10:47:20,240 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:20,241 [INFO] PluginManager:200 - loadIPPluginJar : add freertos +2020-11-05 10:47:20,244 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:20,244 [INFO] PluginManager:200 - loadIPPluginJar : add genericplugin +2020-11-05 10:47:20,247 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:20,248 [INFO] PluginManager:200 - loadIPPluginJar : add gfxmmu +2020-11-05 10:47:20,255 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:20,256 [INFO] PluginManager:200 - loadIPPluginJar : add gic +2020-11-05 10:47:20,262 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:20,263 [INFO] PluginManager:200 - loadIPPluginJar : add gpio +2020-11-05 10:47:20,266 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:20,266 [INFO] PluginManager:200 - loadIPPluginJar : add gtzc +2020-11-05 10:47:20,269 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:20,269 [INFO] PluginManager:200 - loadIPPluginJar : add hash +2020-11-05 10:47:20,273 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:20,273 [INFO] PluginManager:200 - loadIPPluginJar : add i2c +2020-11-05 10:47:20,277 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:20,277 [INFO] PluginManager:200 - loadIPPluginJar : add i2s +2020-11-05 10:47:20,281 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:20,281 [INFO] PluginManager:200 - loadIPPluginJar : add ipddr +2020-11-05 10:47:20,283 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:20,283 [INFO] PluginManager:200 - loadIPPluginJar : add ltdc +2020-11-05 10:47:20,288 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:20,289 [INFO] PluginManager:200 - loadIPPluginJar : add mdma +2020-11-05 10:47:20,294 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:20,295 [INFO] PluginManager:200 - loadIPPluginJar : add nvic +2020-11-05 10:47:20,299 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:20,300 [INFO] PluginManager:200 - loadIPPluginJar : add opamp +2020-11-05 10:47:20,303 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:20,303 [INFO] PluginManager:200 - loadIPPluginJar : add openamp +2020-11-05 10:47:20,307 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:20,307 [INFO] PluginManager:200 - loadIPPluginJar : add pdm2pcm +2020-11-05 10:47:20,316 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:20,320 [INFO] PluginManager:200 - loadIPPluginJar : add plateformsettings +2020-11-05 10:47:20,322 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:20,323 [INFO] PluginManager:200 - loadIPPluginJar : add quadspi +2020-11-05 10:47:20,328 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:20,328 [INFO] PluginManager:200 - loadIPPluginJar : add resmgrutility +2020-11-05 10:47:20,332 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:20,332 [INFO] PluginManager:200 - loadIPPluginJar : add sai +2020-11-05 10:47:20,335 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:20,336 [INFO] PluginManager:200 - loadIPPluginJar : add spi +2020-11-05 10:47:20,341 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:20,342 [INFO] PluginManager:200 - loadIPPluginJar : add stm32_wpan +2020-11-05 10:47:20,344 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:20,345 [INFO] PluginManager:200 - loadIPPluginJar : add tim +2020-11-05 10:47:20,349 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:20,350 [INFO] PluginManager:200 - loadIPPluginJar : add touchsensing +2020-11-05 10:47:20,352 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:20,353 [INFO] PluginManager:200 - loadIPPluginJar : add tracer_emb +2020-11-05 10:47:20,355 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:20,356 [INFO] PluginManager:200 - loadIPPluginJar : add ts +2020-11-05 10:47:20,359 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:20,359 [INFO] PluginManager:200 - loadIPPluginJar : add tsc +2020-11-05 10:47:20,362 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:20,362 [INFO] PluginManager:200 - loadIPPluginJar : add ucpd +2020-11-05 10:47:20,366 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:20,367 [INFO] PluginManager:200 - loadIPPluginJar : add usart +2020-11-05 10:47:21,377 [INFO] CubeProgrammer:457 - [DDR PANEL] - PathOfProgrammer: null +2020-11-05 10:47:22,387 [FATAL] Updater:282 - Updater called before beeing initialized +2020-11-05 10:47:22,619 [FATAL] Updater:282 - Updater called before beeing initialized +2020-11-05 10:47:22,619 [WARN] ThirdParty:775 - waiting for thirdparty lock release [close project] +2020-11-05 10:47:22,619 [INFO] ThirdParty:777 - entering critical section [close project] +2020-11-05 10:47:22,621 [INFO] ThirdParty:790 - exiting critical section [close project] +2020-11-05 10:47:22,625 [INFO] PinOutPanel:1418 - setPackage(No Configuration,No Configuration) +2020-11-05 10:47:22,626 [FATAL] Updater:282 - Updater called before beeing initialized +2020-11-05 10:47:22,634 [ERROR] Updater:967 - MainUpdater not yet initialized. External WinMGr cannot be set. +2020-11-05 10:47:22,635 [INFO] CubeProgrammer:457 - [DDR PANEL] - PathOfProgrammer: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.ide.mcu.externaltools.cubeprogrammer.win32_1.4.0.202007081208\tools\bin +2020-11-05 10:47:22,639 [INFO] ProgrammerExecThread:148 - [ProgrammerAPI] CubeProgrammer command construction: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.ide.mcu.externaltools.cubeprogrammer.win32_1.4.0.202007081208\tools\bin\STM32_Programmer_CLI.exe -l +2020-11-05 10:47:22,738 [INFO] MainDdrPanel:49 - [DDR PANEL] SETTER - Set cubeProgrammerPath to: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.ide.mcu.externaltools.cubeprogrammer.win32_1.4.0.202007081208\tools\bin +2020-11-05 10:47:22,741 [INFO] Updater:904 - Updater Version found : 6.0.0 +2020-11-05 10:47:22,766 [INFO] ApplicationProperties:181 - Using Application install path: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824 +2020-11-05 10:47:22,933 [INFO] MainUpdater:2268 - connection check result : 10 +2020-11-05 10:47:22,934 [INFO] MainUpdater:239 - Updater Check For Update Now. +2020-11-05 10:47:22,935 [INFO] MicroXplorer:414 - Change Database Version : DB.6.0.0 +2020-11-05 10:47:22,980 [INFO] CheckServerUpdateThread:102 - End of CheckServer Thread +2020-11-05 10:47:23,042 [INFO] MainUpdater:2268 - connection check result : 10 +2020-11-05 10:47:23,043 [INFO] MainUpdater:2268 - connection check result : 10 +2020-11-05 10:47:23,132 [INFO] MicroXplorer:384 - Change Database Path : +2020-11-05 10:47:23,132 [INFO] MicroXplorer:414 - Change Database Version : DB.6.0.0 +2020-11-05 10:47:23,133 [WARN] ThirdParty:775 - waiting for thirdparty lock release [close project] +2020-11-05 10:47:23,133 [INFO] ThirdParty:777 - entering critical section [close project] +2020-11-05 10:47:23,133 [INFO] ThirdParty:790 - exiting critical section [close project] +2020-11-05 10:47:23,137 [INFO] PinOutPanel:1418 - setPackage(No Configuration,No Configuration) +2020-11-05 10:47:23,138 [INFO] UtilMem:74 - Begin LoadConfig() Used Memory: 354596360 Bytes (407896064) +2020-11-05 10:47:23,139 [INFO] MicroXplorer:384 - Change Database Path : +2020-11-05 10:47:23,140 [INFO] MicroXplorer:414 - Change Database Version : DB.6.0.0 +2020-11-05 10:47:23,141 [INFO] OpenFileManager:274 - Change cursor +2020-11-05 10:47:25,435 [WARN] IntegrityCheckThread:61 - waiting for thirdparty lock release [integrity check] +2020-11-05 10:47:25,435 [INFO] IntegrityCheckThread:63 - entering critical section [integrity check] +2020-11-05 10:47:25,588 [INFO] ThirdPartyDb:299 - Save Third Party DataBase File (C:/Users/camer/.stm32cubemx/plugins/thirdparty/db/thirdparties_db.xml) [forced] +2020-11-05 10:47:25,670 [INFO] ThirdPartyDb:299 - Save Third Party DataBase File (C:/Users/camer/.stm32cubemx/plugins/thirdparty/db/thirdparties_db.xml) [forced] +2020-11-05 10:47:25,703 [INFO] IntegrityCheckThread:76 - exiting critical section [integrity check] +2020-11-05 10:47:25,704 [INFO] IntegrityCheckThread:79 - End integrity checks thread +2020-11-05 10:47:28,560 [WARN] ApiManager:274 - Cannot register API 'Board Extension:IKS01A3' from pack STMicroelectronics.X-CUBE-MEMS1.8.1.1: no header file found +2020-11-05 10:47:28,561 [WARN] ApiManager:274 - Cannot register API 'Board Extension:IKS01A2' from pack STMicroelectronics.X-CUBE-MEMS1.8.1.1: no header file found +2020-11-05 10:47:28,561 [WARN] ApiManager:274 - Cannot register API 'Board Extension:IKS02A1' from pack STMicroelectronics.X-CUBE-MEMS1.8.1.1: no header file found +2020-11-05 10:47:28,565 [INFO] DependencyParser:915 - This component is not compatible with the current MCU : [1604477466237] +2020-11-05 10:47:28,566 [INFO] ThirdPartyModel:556 - Component with status : MCU_INCOMPATIBLE for condition : GFX01M1_Condition id : 1604477466222 +2020-11-05 10:47:28,566 [INFO] DependencyParser:915 - This component is not compatible with the current MCU : [1604477466237] +2020-11-05 10:47:28,566 [INFO] ThirdPartyModel:556 - Component with status : MCU_INCOMPATIBLE for condition : GFX01M1_HelloWorld_Condition id : 1604477466224 +2020-11-05 10:47:28,568 [INFO] RtosManager:456 - Registered RTOS mode: class=CMSIS, group=RTOS, mode=CMSIS_V1, owner=FREERTOS +2020-11-05 10:47:28,569 [INFO] RtosManager:456 - Registered RTOS mode: class=CMSIS, group=RTOS2, mode=CMSIS_V2, owner=FREERTOS +2020-11-05 10:47:28,569 [INFO] RtosManager:456 - Registered RTOS mode: class=RTOS, group=Core, mode=CMSIS_V1, owner=FREERTOS +2020-11-05 10:47:28,569 [INFO] RtosManager:456 - Registered RTOS mode: class=RTOS, group=Core, mode=CMSIS_V2, owner=FREERTOS +2020-11-05 10:47:28,570 [WARN] ModelIntegratedComponent:188 - Missing modes for component 1604477487609 +2020-11-05 10:47:28,572 [WARN] ApiManager:274 - Cannot register API 'Board Extension:GNSS1A1' from pack STMicroelectronics.X-CUBE-GNSS1.5.0.0: no header file found +2020-11-05 10:47:28,573 [WARN] ApiManager:274 - Cannot register API 'Board Support:Custom' from pack STMicroelectronics.X-CUBE-GNSS1.5.0.0: no header file found +2020-11-05 10:47:28,573 [WARN] ApiManager:274 - Cannot register API 'Data Exchange:lib_gnss' from pack STMicroelectronics.X-CUBE-GNSS1.5.0.0: no header file found +2020-11-05 10:47:28,574 [WARN] ApiManager:274 - Cannot register API 'Board Extension:S2868A1' from pack STMicroelectronics.X-CUBE-SUBG2.2.0.0: no header file found +2020-11-05 10:47:28,575 [WARN] ApiManager:274 - Cannot register API 'Board Extension:S2868A2' from pack STMicroelectronics.X-CUBE-SUBG2.2.0.0: no header file found +2020-11-05 10:47:28,575 [WARN] ApiManager:274 - Cannot register API 'Board Extension:S2915A1' from pack STMicroelectronics.X-CUBE-SUBG2.2.0.0: no header file found +2020-11-05 10:47:28,576 [WARN] ApiManager:274 - Cannot register API 'Wireless:BlueNRG-MS' from pack STMicroelectronics.X-CUBE-BLE1.6.0.0: no header file found +2020-11-05 10:47:28,577 [WARN] ApiManager:274 - Cannot register API 'Wireless:BlueNRG-2' from pack STMicroelectronics.X-CUBE-BLE2.3.0.0: no header file found +2020-11-05 10:47:29,401 [INFO] UtilMem:74 - End LoadConfig() Used Memory: 324045096 Bytes (407896064) +2020-11-05 10:47:29,403 [INFO] DbMcusXml:100 - Load MCU database from C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824\\db\/mcu/families.xml +2020-11-05 10:47:30,349 [INFO] DbMcusJson:92 - JSON generation date=Wed Oct 28 11:12:07 CET 2020 (1603879927) +2020-11-05 10:47:31,451 [INFO] DbMcus:175 - Found 1761 MCUs (1722 are supported by CubeMX, 1738 are visible in CubeMX) +2020-11-05 10:47:31,451 [INFO] ApiDb:201 - Load user favorites file C:\Users\camer/.stm32cubemx/favorites.mcus.txt: 0 item(s) +2020-11-05 10:47:31,452 [INFO] ApiDb:205 - User favorites MCUs=[] +2020-11-05 10:47:31,452 [INFO] DbMcus:187 - Set 0 / 0 favorites MCUs +2020-11-05 10:47:31,455 [WARN] ThirdParty:741 - waiting for thirdparty lock release [change project] +2020-11-05 10:47:31,456 [INFO] ThirdParty:743 - entering critical section [change project] +2020-11-05 10:47:31,456 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics X-CUBE-MEMS1 8.1.1 +2020-11-05 10:47:31,456 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics USB_HOST 2.0.0 +2020-11-05 10:47:31,456 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics X-CUBE-DISPLAY 1.0.0 +2020-11-05 10:47:31,456 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics FreeRTOS 0.0.1 +2020-11-05 10:47:31,457 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics USB_DEVICE 1.0.0 +2020-11-05 10:47:31,457 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics X-CUBE-ALGOBUILD 1.1.0 +2020-11-05 10:47:31,457 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics USB_DEVICE 3.0.0 +2020-11-05 10:47:31,457 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics X-CUBE-GNSS1 5.0.0 +2020-11-05 10:47:31,457 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics X-CUBE-SUBG2 2.0.0 +2020-11-05 10:47:31,457 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics MBEDTLS 2.16.2 +2020-11-05 10:47:31,458 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics X-CUBE-BLE1 6.0.0 +2020-11-05 10:47:31,458 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics lwIP 2.0.3 +2020-11-05 10:47:31,458 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics lwIP 2.1.2 +2020-11-05 10:47:31,458 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics MBEDTLS 2.14.1 +2020-11-05 10:47:31,458 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics X-CUBE-TOUCHGFX 4.15.0 +2020-11-05 10:47:31,458 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics USB_HOST 1.0.0 +2020-11-05 10:47:31,459 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics X-CUBE-AI 5.2.0 +2020-11-05 10:47:31,459 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics X-CUBE-BLE2 3.0.0 +2020-11-05 10:47:31,459 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics X-CUBE-NFC4 2.0.0 +2020-11-05 10:47:31,459 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics PDM2PCM 3.1.0 +2020-11-05 10:47:31,459 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics PDM2PCM 3.2.0 +2020-11-05 10:47:31,459 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics USB_DEVICE 2.0.0 +2020-11-05 10:47:31,459 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics PDM2PCM 3.3.0 +2020-11-05 10:47:31,460 [INFO] ThirdParty:749 - exiting critical section [change project] +2020-11-05 10:47:32,048 [INFO] PinOutPanel:1418 - setPackage(No Configuration,No Configuration) +2020-11-05 10:47:32,050 [INFO] PinOutPanel:1418 - setPackage(STM32L476RGTx,LQFP64) +2020-11-05 10:47:32,912 [INFO] UtilMem:74 - Before build in PCC Used Memory: 428308864 Bytes (782237696) +2020-11-05 10:47:33,663 [INFO] SharedServices:71 - Folder for power plug-in: C:/Users/camer/.stm32cubemx/plugins/power +2020-11-05 10:47:33,729 [INFO] SharedServices:71 - Folder for power plug-in: C:/Users/camer/.stm32cubemx/plugins/power +2020-11-05 10:47:33,844 [INFO] SharedServices:71 - Folder for power plug-in: C:/Users/camer/.stm32cubemx/plugins/power +2020-11-05 10:47:33,865 [INFO] SharedServices:71 - Folder for power plug-in: C:/Users/camer/.stm32cubemx/plugins/power +2020-11-05 10:47:34,167 [INFO] UtilMem:74 - After build in PCC Used Memory: 503806336 Bytes (782237696) +2020-11-05 10:47:34,203 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,204 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,204 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,204 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,205 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,205 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,206 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,206 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,206 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,206 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,207 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,207 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,207 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,207 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,207 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,208 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,208 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,208 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,209 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,209 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,209 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,210 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,210 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,210 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,211 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,211 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,211 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,212 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,212 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,212 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,213 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,213 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,213 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,213 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,213 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,214 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,214 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,214 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,214 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,214 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,214 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,215 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,215 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,215 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,215 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,215 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,216 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,216 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,216 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,216 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,216 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,217 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,217 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,217 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,217 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,217 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,218 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,218 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,219 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-05 10:47:34,258 [INFO] LogOutputStream:76 - [STDOUT_REDIRECT] toolchainItems.length=====1 +2020-11-05 10:47:34,583 [INFO] OpenFileManager:294 - Restore cursor +2020-11-16 08:11:46,827 [INFO] Activator:178 - + + +2020-11-16 08:11:46,832 [INFO] Activator:179 - !SESSION log4j initialized +2020-11-16 08:19:31,775 [INFO] ApplicationProperties:181 - Using Application install path: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824 +2020-11-16 08:19:31,794 [INFO] DbMcusXml:70 - Set database path to: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824\\db\/mcu/ +2020-11-16 08:19:31,798 [INFO] DbBoardsPdsc:56 - Set plugin database path to: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824\\db\/plugins/boardmanager/ +2020-11-16 08:19:31,798 [INFO] DbMcus:258 - Set plugin images path to: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824\\db\/plugins/mcufinder/images/ +2020-11-16 08:19:31,799 [INFO] DbBoards:264 - Set plugin images path to: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824\\db\/plugins/mcufinder/images/ +2020-11-16 08:19:31,802 [INFO] DbExamples:326 - Set plugin images path to: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824\\db\/plugins/mcufinder/images/ +2020-11-16 08:19:31,815 [INFO] DbMcusDocs:112 - Set database path to: C:\Users\camer\.stmcufinder\plugins\mcufinder//mcu/ +2020-11-16 08:19:31,817 [INFO] DbMcusJson:63 - Set database path to: C:\Users\camer\.stmcufinder\plugins\mcufinder//mcu/ +2020-11-16 08:19:31,818 [INFO] DbBoardsDocs:112 - Set database path to: C:\Users\camer\.stmcufinder\plugins\mcufinder//mcu/ +2020-11-16 08:19:31,819 [INFO] DbBoardsJson:56 - Set database path to: C:\Users\camer\.stmcufinder\plugins\mcufinder//mcu/ +2020-11-16 08:19:31,984 [INFO] CrossReferenceDbSqlite:196 - Set database path to: C:\Users\camer\.stmcufinder\plugins\mcufinder//mcu/cs/ +2020-11-16 08:19:31,988 [INFO] DbExamplesSqlite:800 - Set database path to: C:\Users\camer\.stmcufinder\plugins\mcufinder//mcu/ +2020-11-16 08:19:32,117 [INFO] RulesReader:52 - Compatibility file has been processed (209 Rules) +2020-11-16 08:19:32,286 [INFO] MicroXplorer:564 - Detected Java Version = 1.8.0_252 +2020-11-16 08:19:32,286 [INFO] DbMcusXml:70 - Set database path to: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824\\db\/mcu/ +2020-11-16 08:19:32,287 [INFO] DbBoardsPdsc:56 - Set plugin database path to: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824\\db\/plugins/boardmanager/ +2020-11-16 08:19:32,288 [INFO] DbMcus:258 - Set plugin images path to: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824\\db\/plugins/mcufinder/images/ +2020-11-16 08:19:32,288 [INFO] DbBoards:264 - Set plugin images path to: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824\\db\/plugins/mcufinder/images/ +2020-11-16 08:19:32,288 [INFO] DbExamples:326 - Set plugin images path to: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824\\db\/plugins/mcufinder/images/ +2020-11-16 08:19:32,288 [WARN] DbFile:36 - Overriding database path with different value: C:\Users\camer\.stmcufinder\plugins\mcufinder/ => C:\Users\camer\.stmcufinder\plugins\mcufinder +2020-11-16 08:19:32,290 [INFO] DbMcusDocs:112 - Set database path to: C:\Users\camer\.stmcufinder\plugins\mcufinder//mcu/ +2020-11-16 08:19:32,290 [WARN] DbFile:36 - Overriding database path with different value: C:\Users\camer\.stmcufinder\plugins\mcufinder/ => C:\Users\camer\.stmcufinder\plugins\mcufinder +2020-11-16 08:19:32,290 [INFO] DbMcusJson:63 - Set database path to: C:\Users\camer\.stmcufinder\plugins\mcufinder//mcu/ +2020-11-16 08:19:32,290 [WARN] DbFile:36 - Overriding database path with different value: C:\Users\camer\.stmcufinder\plugins\mcufinder/ => C:\Users\camer\.stmcufinder\plugins\mcufinder +2020-11-16 08:19:32,290 [INFO] DbBoardsDocs:112 - Set database path to: C:\Users\camer\.stmcufinder\plugins\mcufinder//mcu/ +2020-11-16 08:19:32,290 [WARN] DbFile:36 - Overriding database path with different value: C:\Users\camer\.stmcufinder\plugins\mcufinder/ => C:\Users\camer\.stmcufinder\plugins\mcufinder +2020-11-16 08:19:32,290 [INFO] DbBoardsJson:56 - Set database path to: C:\Users\camer\.stmcufinder\plugins\mcufinder//mcu/ +2020-11-16 08:19:32,290 [WARN] DbFile:36 - Overriding database path with different value: C:\Users\camer\.stmcufinder\plugins\mcufinder/ => C:\Users\camer\.stmcufinder\plugins\mcufinder +2020-11-16 08:19:32,290 [WARN] DbFile:36 - Overriding database path with different value: C:\Users\camer\.stmcufinder\plugins\mcufinder/ => C:\Users\camer\.stmcufinder\plugins\mcufinder +2020-11-16 08:19:32,291 [INFO] CrossReferenceDbSqlite:196 - Set database path to: C:\Users\camer\.stmcufinder\plugins\mcufinder//mcu/cs/ +2020-11-16 08:19:32,291 [WARN] DbFile:36 - Overriding database path with different value: C:\Users\camer\.stmcufinder\plugins\mcufinder/ => C:\Users\camer\.stmcufinder\plugins\mcufinder +2020-11-16 08:19:32,291 [INFO] DbExamplesSqlite:800 - Set database path to: C:\Users\camer\.stmcufinder\plugins\mcufinder//mcu/ +2020-11-16 08:19:32,413 [INFO] MainPanel:189 - HeapMemory: 325058560 +2020-11-16 08:19:32,532 [INFO] DbMcusXml:70 - Set database path to: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824\\db\/mcu/ +2020-11-16 08:19:32,532 [INFO] DbBoardsPdsc:56 - Set plugin database path to: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824\\db\/plugins/boardmanager/ +2020-11-16 08:19:32,532 [INFO] DbMcus:258 - Set plugin images path to: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824\\db\/plugins/mcufinder/images/ +2020-11-16 08:19:32,533 [INFO] DbBoards:264 - Set plugin images path to: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824\\db\/plugins/mcufinder/images/ +2020-11-16 08:19:32,533 [INFO] DbExamples:326 - Set plugin images path to: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824\\db\/plugins/mcufinder/images/ +2020-11-16 08:19:32,534 [WARN] DbFile:36 - Overriding database path with different value: C:\Users\camer\.stmcufinder\plugins\mcufinder/ => C:\Users\camer\.stmcufinder\plugins\mcufinder +2020-11-16 08:19:32,534 [INFO] DbMcusDocs:112 - Set database path to: C:\Users\camer\.stmcufinder\plugins\mcufinder//mcu/ +2020-11-16 08:19:32,534 [WARN] DbFile:36 - Overriding database path with different value: C:\Users\camer\.stmcufinder\plugins\mcufinder/ => C:\Users\camer\.stmcufinder\plugins\mcufinder +2020-11-16 08:19:32,534 [INFO] DbMcusJson:63 - Set database path to: C:\Users\camer\.stmcufinder\plugins\mcufinder//mcu/ +2020-11-16 08:19:32,535 [WARN] DbFile:36 - Overriding database path with different value: C:\Users\camer\.stmcufinder\plugins\mcufinder/ => C:\Users\camer\.stmcufinder\plugins\mcufinder +2020-11-16 08:19:32,535 [INFO] DbBoardsDocs:112 - Set database path to: C:\Users\camer\.stmcufinder\plugins\mcufinder//mcu/ +2020-11-16 08:19:32,535 [WARN] DbFile:36 - Overriding database path with different value: C:\Users\camer\.stmcufinder\plugins\mcufinder/ => C:\Users\camer\.stmcufinder\plugins\mcufinder +2020-11-16 08:19:32,535 [INFO] DbBoardsJson:56 - Set database path to: C:\Users\camer\.stmcufinder\plugins\mcufinder//mcu/ +2020-11-16 08:19:32,536 [WARN] DbFile:36 - Overriding database path with different value: C:\Users\camer\.stmcufinder\plugins\mcufinder/ => C:\Users\camer\.stmcufinder\plugins\mcufinder +2020-11-16 08:19:32,536 [WARN] DbFile:36 - Overriding database path with different value: C:\Users\camer\.stmcufinder\plugins\mcufinder/ => C:\Users\camer\.stmcufinder\plugins\mcufinder +2020-11-16 08:19:32,536 [INFO] CrossReferenceDbSqlite:196 - Set database path to: C:\Users\camer\.stmcufinder\plugins\mcufinder//mcu/cs/ +2020-11-16 08:19:32,536 [WARN] DbFile:36 - Overriding database path with different value: C:\Users\camer\.stmcufinder\plugins\mcufinder/ => C:\Users\camer\.stmcufinder\plugins\mcufinder +2020-11-16 08:19:32,537 [INFO] DbExamplesSqlite:800 - Set database path to: C:\Users\camer\.stmcufinder\plugins\mcufinder//mcu/ +2020-11-16 08:19:32,559 [INFO] ApplicationProperties:181 - Using Application install path: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824 +2020-11-16 08:19:32,563 [INFO] PluginManage:178 - Search for loadable plugins [exclusion list=, ] +2020-11-16 08:19:32,566 [INFO] PluginManage:292 - Check plugin analytics +2020-11-16 08:19:32,792 [INFO] AnalyticsPlugin:203 - Accepted Software Licenses: +2020-11-16 08:19:32,794 [INFO] AnalyticsPlugin:205 - Accepted CMSIS Pack Licenses: +2020-11-16 08:19:32,794 [INFO] AnalyticsPlugin:207 - Accepted Firmware Licenses: +2020-11-16 08:19:32,795 [INFO] PluginManage:342 - Loaded plugin analytics (category:tool,tabindex:-1) +2020-11-16 08:19:32,796 [INFO] PluginManage:292 - Check plugin clock +2020-11-16 08:19:32,825 [INFO] PluginManage:342 - Loaded plugin clock (category:base,tabindex:2) +2020-11-16 08:19:32,825 [INFO] PluginManage:292 - Check plugin ddr +2020-11-16 08:19:32,828 [INFO] PluginManage:342 - Loaded plugin ddr (category:tool,tabindex:6) +2020-11-16 08:19:32,828 [INFO] PluginManage:292 - Check plugin filemanager +2020-11-16 08:19:32,982 [INFO] PluginManage:342 - Loaded plugin filemanager (category:base,tabindex:10) +2020-11-16 08:19:32,982 [INFO] PluginManage:292 - Check plugin ipmanager +2020-11-16 08:19:33,000 [INFO] PluginManage:342 - Loaded plugin ipmanager (category:base,tabindex:5) +2020-11-16 08:19:33,000 [INFO] PluginManage:292 - Check plugin pinoutandconfiguration +2020-11-16 08:19:33,021 [INFO] PluginManage:342 - Loaded plugin pinoutandconfiguration (category:base,tabindex:1) +2020-11-16 08:19:33,021 [INFO] PluginManage:292 - Check plugin pinoutconfig +2020-11-16 08:19:33,062 [INFO] PluginManage:342 - Loaded plugin pinoutconfig (category:base,tabindex:0) +2020-11-16 08:19:33,063 [INFO] PluginManage:292 - Check plugin power +2020-11-16 08:19:33,088 [INFO] PluginManage:342 - Loaded plugin power (category:power,tabindex:4) +2020-11-16 08:19:33,088 [INFO] PluginManage:292 - Check plugin projectmanager +2020-11-16 08:19:33,107 [INFO] PluginManage:342 - Loaded plugin projectmanager (category:projectmanager,tabindex:3) +2020-11-16 08:19:33,107 [INFO] PluginManage:292 - Check plugin thirdparty +2020-11-16 08:19:33,230 [INFO] ThirdPartyDb:333 - Open Third Party DataBase File (C:/Users/camer/.stm32cubemx/plugins/thirdparty/db/thirdparties_db.xml) : 36 ms. number of Sw pack : 23 +2020-11-16 08:19:33,238 [INFO] PluginManage:342 - Loaded plugin thirdparty (category:base,tabindex:-1) +2020-11-16 08:19:33,238 [INFO] PluginManage:292 - Check plugin tools +2020-11-16 08:19:33,288 [INFO] PluginManage:342 - Loaded plugin tools (category:base,tabindex:7) +2020-11-16 08:19:33,288 [INFO] PluginManage:292 - Check plugin tutovideos +2020-11-16 08:19:33,569 [INFO] PluginManage:342 - Loaded plugin tutovideos (category:base,tabindex:-1) +2020-11-16 08:19:33,570 [INFO] PluginManage:292 - Check plugin updater +2020-11-16 08:19:33,589 [INFO] PluginManage:342 - Loaded plugin updater (category:base,tabindex:12) +2020-11-16 08:19:33,590 [INFO] PluginManage:265 - PluginManage : Loaded plugins [13] +2020-11-16 08:19:33,916 [INFO] PinOutPanel:1418 - setPackage(No Configuration,No Configuration) +2020-11-16 08:19:34,127 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:34,127 [INFO] PluginManager:200 - loadIPPluginJar : add adc +2020-11-16 08:19:34,159 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:34,159 [INFO] PluginManager:200 - loadIPPluginJar : add aes +2020-11-16 08:19:34,199 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:34,200 [INFO] PluginManager:200 - loadIPPluginJar : add can +2020-11-16 08:19:34,225 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:34,225 [INFO] PluginManager:200 - loadIPPluginJar : add comp +2020-11-16 08:19:34,253 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:34,254 [INFO] PluginManager:200 - loadIPPluginJar : add cryp +2020-11-16 08:19:34,285 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:34,286 [INFO] PluginManager:200 - loadIPPluginJar : add dfsdm +2020-11-16 08:19:34,299 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:34,300 [INFO] PluginManager:200 - loadIPPluginJar : add dma +2020-11-16 08:19:34,323 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:34,324 [INFO] PluginManager:200 - loadIPPluginJar : add fatfs +2020-11-16 08:19:34,373 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:34,373 [INFO] PluginManager:200 - loadIPPluginJar : add fmc +2020-11-16 08:19:34,389 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:34,390 [INFO] PluginManager:200 - loadIPPluginJar : add freertos +2020-11-16 08:19:34,413 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:34,414 [INFO] PluginManager:200 - loadIPPluginJar : add genericplugin +2020-11-16 08:19:34,494 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:34,495 [INFO] PluginManager:200 - loadIPPluginJar : add gfxmmu +2020-11-16 08:19:34,605 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:34,606 [INFO] PluginManager:200 - loadIPPluginJar : add gic +2020-11-16 08:19:34,617 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:34,617 [INFO] PluginManager:200 - loadIPPluginJar : add gpio +2020-11-16 08:19:34,676 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:34,676 [INFO] PluginManager:200 - loadIPPluginJar : add gtzc +2020-11-16 08:19:34,705 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:34,706 [INFO] PluginManager:200 - loadIPPluginJar : add hash +2020-11-16 08:19:34,754 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:34,754 [INFO] PluginManager:200 - loadIPPluginJar : add i2c +2020-11-16 08:19:34,794 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:34,794 [INFO] PluginManager:200 - loadIPPluginJar : add i2s +2020-11-16 08:19:34,805 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:34,805 [INFO] PluginManager:200 - loadIPPluginJar : add ipddr +2020-11-16 08:19:34,839 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:34,839 [INFO] PluginManager:200 - loadIPPluginJar : add ltdc +2020-11-16 08:19:34,850 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:34,851 [INFO] PluginManager:200 - loadIPPluginJar : add mdma +2020-11-16 08:19:34,863 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:34,864 [INFO] PluginManager:200 - loadIPPluginJar : add nvic +2020-11-16 08:19:34,898 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:34,898 [INFO] PluginManager:200 - loadIPPluginJar : add opamp +2020-11-16 08:19:34,955 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:34,955 [INFO] PluginManager:200 - loadIPPluginJar : add openamp +2020-11-16 08:19:34,997 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:34,998 [INFO] PluginManager:200 - loadIPPluginJar : add pdm2pcm +2020-11-16 08:19:35,014 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:35,018 [INFO] PluginManager:200 - loadIPPluginJar : add plateformsettings +2020-11-16 08:19:35,046 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:35,047 [INFO] PluginManager:200 - loadIPPluginJar : add quadspi +2020-11-16 08:19:35,059 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:35,060 [INFO] PluginManager:200 - loadIPPluginJar : add resmgrutility +2020-11-16 08:19:35,111 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:35,112 [INFO] PluginManager:200 - loadIPPluginJar : add sai +2020-11-16 08:19:35,152 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:35,152 [INFO] PluginManager:200 - loadIPPluginJar : add spi +2020-11-16 08:19:35,201 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:35,202 [INFO] PluginManager:200 - loadIPPluginJar : add stm32_wpan +2020-11-16 08:19:35,228 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:35,229 [INFO] PluginManager:200 - loadIPPluginJar : add tim +2020-11-16 08:19:35,289 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:35,289 [INFO] PluginManager:200 - loadIPPluginJar : add touchsensing +2020-11-16 08:19:35,314 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:35,314 [INFO] PluginManager:200 - loadIPPluginJar : add tracer_emb +2020-11-16 08:19:35,341 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:35,341 [INFO] PluginManager:200 - loadIPPluginJar : add ts +2020-11-16 08:19:35,366 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:35,367 [INFO] PluginManager:200 - loadIPPluginJar : add tsc +2020-11-16 08:19:35,391 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:35,392 [INFO] PluginManager:200 - loadIPPluginJar : add ucpd +2020-11-16 08:19:35,434 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:35,435 [INFO] PluginManager:200 - loadIPPluginJar : add usart +2020-11-16 08:19:36,408 [INFO] CubeProgrammer:457 - [DDR PANEL] - PathOfProgrammer: null +2020-11-16 08:19:37,565 [FATAL] Updater:282 - Updater called before beeing initialized +2020-11-16 08:19:37,825 [FATAL] Updater:282 - Updater called before beeing initialized +2020-11-16 08:19:37,826 [WARN] ThirdParty:775 - waiting for thirdparty lock release [close project] +2020-11-16 08:19:37,826 [INFO] ThirdParty:777 - entering critical section [close project] +2020-11-16 08:19:37,827 [INFO] ThirdParty:790 - exiting critical section [close project] +2020-11-16 08:19:37,830 [INFO] PinOutPanel:1418 - setPackage(No Configuration,No Configuration) +2020-11-16 08:19:37,831 [FATAL] Updater:282 - Updater called before beeing initialized +2020-11-16 08:19:37,844 [ERROR] Updater:967 - MainUpdater not yet initialized. External WinMGr cannot be set. +2020-11-16 08:19:37,845 [INFO] CubeProgrammer:457 - [DDR PANEL] - PathOfProgrammer: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.ide.mcu.externaltools.cubeprogrammer.win32_1.4.0.202007081208\tools\bin +2020-11-16 08:19:37,849 [INFO] ProgrammerExecThread:148 - [ProgrammerAPI] CubeProgrammer command construction: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.ide.mcu.externaltools.cubeprogrammer.win32_1.4.0.202007081208\tools\bin\STM32_Programmer_CLI.exe -l +2020-11-16 08:19:37,949 [INFO] MainDdrPanel:49 - [DDR PANEL] SETTER - Set cubeProgrammerPath to: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.ide.mcu.externaltools.cubeprogrammer.win32_1.4.0.202007081208\tools\bin +2020-11-16 08:19:37,959 [INFO] Updater:904 - Updater Version found : 6.0.0 +2020-11-16 08:19:37,981 [INFO] ApplicationProperties:181 - Using Application install path: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824 +2020-11-16 08:19:38,474 [INFO] MainUpdater:2268 - connection check result : 10 +2020-11-16 08:19:38,475 [INFO] MainUpdater:2935 - Updater definition file requires update +2020-11-16 08:19:38,476 [INFO] MainUpdater:239 - Updater Check For Update Now. +2020-11-16 08:19:38,477 [INFO] MicroXplorer:414 - Change Database Version : DB.6.0.0 +2020-11-16 08:19:38,564 [INFO] ServerAccessManage:348 - Download File updaters.zip +2020-11-16 08:19:38,802 [INFO] FileExtend:225 - Unzip File : updaters.zip +2020-11-16 08:19:38,803 [INFO] FileExtend:240 - Standard Zip Deflate +2020-11-16 08:19:39,240 [WARN] IntegrityCheckThread:61 - waiting for thirdparty lock release [integrity check] +2020-11-16 08:19:39,240 [INFO] IntegrityCheckThread:63 - entering critical section [integrity check] +2020-11-16 08:19:39,241 [WARN] MainUpdater:1087 - Updater busy. Cannot search thirdparties +2020-11-16 08:19:40,593 [INFO] ServerAccessManage:348 - Download File PacksControlFlags.xml +2020-11-16 08:19:40,697 [INFO] ServerAccessManage:348 - Download File cubemx.pidx +2020-11-16 08:19:40,810 [INFO] LoadServerUpdatesThread:309 - End of LoadServerUpdate Thread +2020-11-16 08:19:40,856 [INFO] CheckServerUpdateThread:102 - End of CheckServer Thread +2020-11-16 08:19:40,917 [INFO] MainUpdater:2268 - connection check result : 10 +2020-11-16 08:19:40,924 [INFO] MainUpdater:2268 - connection check result : 10 +2020-11-16 08:19:41,146 [INFO] MicroXplorer:384 - Change Database Path : +2020-11-16 08:19:41,146 [INFO] MicroXplorer:414 - Change Database Version : DB.6.0.0 +2020-11-16 08:19:41,147 [WARN] ThirdParty:775 - waiting for thirdparty lock release [close project] +2020-11-16 08:19:42,292 [INFO] ThirdPartyDb:299 - Save Third Party DataBase File (C:/Users/camer/.stm32cubemx/plugins/thirdparty/db/thirdparties_db.xml) [forced] +2020-11-16 08:19:42,367 [INFO] ThirdPartyDb:299 - Save Third Party DataBase File (C:/Users/camer/.stm32cubemx/plugins/thirdparty/db/thirdparties_db.xml) [forced] +2020-11-16 08:19:42,402 [INFO] IntegrityCheckThread:76 - exiting critical section [integrity check] +2020-11-16 08:19:42,402 [INFO] IntegrityCheckThread:79 - End integrity checks thread +2020-11-16 08:19:42,402 [INFO] ThirdParty:777 - entering critical section [close project] +2020-11-16 08:19:42,403 [INFO] ThirdParty:790 - exiting critical section [close project] +2020-11-16 08:19:42,406 [INFO] PinOutPanel:1418 - setPackage(No Configuration,No Configuration) +2020-11-16 08:19:42,406 [INFO] UtilMem:74 - Begin LoadConfig() Used Memory: 414331896 Bytes (789577728) +2020-11-16 08:19:42,408 [INFO] MicroXplorer:384 - Change Database Path : +2020-11-16 08:19:42,409 [INFO] MicroXplorer:414 - Change Database Version : DB.6.0.0 +2020-11-16 08:19:42,409 [INFO] OpenFileManager:274 - Change cursor +2020-11-16 08:19:47,101 [WARN] ApiManager:274 - Cannot register API 'Board Extension:IKS01A3' from pack STMicroelectronics.X-CUBE-MEMS1.8.1.1: no header file found +2020-11-16 08:19:47,102 [WARN] ApiManager:274 - Cannot register API 'Board Extension:IKS01A2' from pack STMicroelectronics.X-CUBE-MEMS1.8.1.1: no header file found +2020-11-16 08:19:47,102 [WARN] ApiManager:274 - Cannot register API 'Board Extension:IKS02A1' from pack STMicroelectronics.X-CUBE-MEMS1.8.1.1: no header file found +2020-11-16 08:19:47,108 [INFO] DependencyParser:915 - This component is not compatible with the current MCU : [1604477466237] +2020-11-16 08:19:47,108 [INFO] ThirdPartyModel:556 - Component with status : MCU_INCOMPATIBLE for condition : GFX01M1_Condition id : 1604477466222 +2020-11-16 08:19:47,108 [INFO] DependencyParser:915 - This component is not compatible with the current MCU : [1604477466237] +2020-11-16 08:19:47,109 [INFO] ThirdPartyModel:556 - Component with status : MCU_INCOMPATIBLE for condition : GFX01M1_HelloWorld_Condition id : 1604477466224 +2020-11-16 08:19:47,110 [INFO] RtosManager:456 - Registered RTOS mode: class=CMSIS, group=RTOS, mode=CMSIS_V1, owner=FREERTOS +2020-11-16 08:19:47,110 [INFO] RtosManager:456 - Registered RTOS mode: class=CMSIS, group=RTOS2, mode=CMSIS_V2, owner=FREERTOS +2020-11-16 08:19:47,110 [INFO] RtosManager:456 - Registered RTOS mode: class=RTOS, group=Core, mode=CMSIS_V1, owner=FREERTOS +2020-11-16 08:19:47,111 [INFO] RtosManager:456 - Registered RTOS mode: class=RTOS, group=Core, mode=CMSIS_V2, owner=FREERTOS +2020-11-16 08:19:47,111 [WARN] ModelIntegratedComponent:188 - Missing modes for component 1604477487609 +2020-11-16 08:19:47,112 [WARN] ApiManager:274 - Cannot register API 'Board Extension:GNSS1A1' from pack STMicroelectronics.X-CUBE-GNSS1.5.0.0: no header file found +2020-11-16 08:19:47,112 [WARN] ApiManager:274 - Cannot register API 'Board Support:Custom' from pack STMicroelectronics.X-CUBE-GNSS1.5.0.0: no header file found +2020-11-16 08:19:47,113 [WARN] ApiManager:274 - Cannot register API 'Data Exchange:lib_gnss' from pack STMicroelectronics.X-CUBE-GNSS1.5.0.0: no header file found +2020-11-16 08:19:47,113 [WARN] ApiManager:274 - Cannot register API 'Board Extension:S2868A1' from pack STMicroelectronics.X-CUBE-SUBG2.2.0.0: no header file found +2020-11-16 08:19:47,113 [WARN] ApiManager:274 - Cannot register API 'Board Extension:S2868A2' from pack STMicroelectronics.X-CUBE-SUBG2.2.0.0: no header file found +2020-11-16 08:19:47,114 [WARN] ApiManager:274 - Cannot register API 'Board Extension:S2915A1' from pack STMicroelectronics.X-CUBE-SUBG2.2.0.0: no header file found +2020-11-16 08:19:47,114 [WARN] ApiManager:274 - Cannot register API 'Wireless:BlueNRG-MS' from pack STMicroelectronics.X-CUBE-BLE1.6.0.0: no header file found +2020-11-16 08:19:47,116 [WARN] ApiManager:274 - Cannot register API 'Wireless:BlueNRG-2' from pack STMicroelectronics.X-CUBE-BLE2.3.0.0: no header file found +2020-11-16 08:19:47,741 [INFO] UtilMem:74 - End LoadConfig() Used Memory: 515998592 Bytes (803209216) +2020-11-16 08:19:47,743 [INFO] DbMcusXml:100 - Load MCU database from C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824\\db\/mcu/families.xml +2020-11-16 08:19:48,521 [INFO] DbMcusJson:92 - JSON generation date=Wed Oct 28 11:12:07 CET 2020 (1603879927) +2020-11-16 08:19:49,582 [INFO] DbMcus:175 - Found 1761 MCUs (1722 are supported by CubeMX, 1738 are visible in CubeMX) +2020-11-16 08:19:49,584 [INFO] ApiDb:201 - Load user favorites file C:\Users\camer/.stm32cubemx/favorites.mcus.txt: 0 item(s) +2020-11-16 08:19:49,585 [INFO] ApiDb:205 - User favorites MCUs=[] +2020-11-16 08:19:49,585 [INFO] DbMcus:187 - Set 0 / 0 favorites MCUs +2020-11-16 08:19:49,588 [WARN] ThirdParty:741 - waiting for thirdparty lock release [change project] +2020-11-16 08:19:49,588 [INFO] ThirdParty:743 - entering critical section [change project] +2020-11-16 08:19:49,588 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics X-CUBE-MEMS1 8.1.1 +2020-11-16 08:19:49,588 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics USB_HOST 2.0.0 +2020-11-16 08:19:49,589 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics X-CUBE-DISPLAY 1.0.0 +2020-11-16 08:19:49,589 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics FreeRTOS 0.0.1 +2020-11-16 08:19:49,589 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics USB_DEVICE 1.0.0 +2020-11-16 08:19:49,589 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics X-CUBE-ALGOBUILD 1.1.0 +2020-11-16 08:19:49,589 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics USB_DEVICE 3.0.0 +2020-11-16 08:19:49,589 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics X-CUBE-GNSS1 5.0.0 +2020-11-16 08:19:49,589 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics X-CUBE-SUBG2 2.0.0 +2020-11-16 08:19:49,589 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics MBEDTLS 2.16.2 +2020-11-16 08:19:49,590 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics X-CUBE-BLE1 6.0.0 +2020-11-16 08:19:49,590 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics lwIP 2.0.3 +2020-11-16 08:19:49,590 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics lwIP 2.1.2 +2020-11-16 08:19:49,590 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics MBEDTLS 2.14.1 +2020-11-16 08:19:49,590 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics X-CUBE-TOUCHGFX 4.15.0 +2020-11-16 08:19:49,591 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics USB_HOST 1.0.0 +2020-11-16 08:19:49,591 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics X-CUBE-AI 5.2.0 +2020-11-16 08:19:49,591 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics X-CUBE-BLE2 3.0.0 +2020-11-16 08:19:49,591 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics X-CUBE-NFC4 2.0.0 +2020-11-16 08:19:49,591 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics PDM2PCM 3.1.0 +2020-11-16 08:19:49,591 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics PDM2PCM 3.2.0 +2020-11-16 08:19:49,592 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics USB_DEVICE 2.0.0 +2020-11-16 08:19:49,592 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics PDM2PCM 3.3.0 +2020-11-16 08:19:49,592 [INFO] ThirdParty:749 - exiting critical section [change project] +2020-11-16 08:19:50,138 [INFO] PinOutPanel:1418 - setPackage(No Configuration,No Configuration) +2020-11-16 08:19:50,141 [INFO] PinOutPanel:1418 - setPackage(STM32L476RGTx,LQFP64) +2020-11-16 08:19:50,985 [INFO] UtilMem:74 - Before build in PCC Used Memory: 446657384 Bytes (881852416) +2020-11-16 08:19:51,902 [INFO] SharedServices:71 - Folder for power plug-in: C:/Users/camer/.stm32cubemx/plugins/power +2020-11-16 08:19:51,980 [INFO] SharedServices:71 - Folder for power plug-in: C:/Users/camer/.stm32cubemx/plugins/power +2020-11-16 08:19:52,080 [INFO] SharedServices:71 - Folder for power plug-in: C:/Users/camer/.stm32cubemx/plugins/power +2020-11-16 08:19:52,099 [INFO] SharedServices:71 - Folder for power plug-in: C:/Users/camer/.stm32cubemx/plugins/power +2020-11-16 08:19:52,394 [INFO] UtilMem:74 - After build in PCC Used Memory: 528972640 Bytes (881852416) +2020-11-16 08:19:52,424 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,425 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,425 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,425 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,425 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,425 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,425 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,426 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,426 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,426 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,426 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,426 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,426 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,427 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,427 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,427 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,427 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,427 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,427 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,428 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,428 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,428 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,428 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,429 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,429 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,429 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,429 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,429 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,430 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,430 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,430 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,431 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,431 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,431 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,431 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,431 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,431 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,432 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,432 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,432 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,432 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,432 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,432 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,433 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,433 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,433 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,433 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,433 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,433 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,434 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,434 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,434 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,434 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,434 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,435 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,435 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,435 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,436 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,436 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 08:19:52,493 [INFO] LogOutputStream:76 - [STDOUT_REDIRECT] toolchainItems.length=====1 +2020-11-16 08:19:52,783 [INFO] OpenFileManager:294 - Restore cursor +2020-11-16 08:24:53,424 [INFO] UtilMem:74 - End SaveConfig() Used Memory: 432910464 Bytes (881852416) +2020-11-16 08:24:55,066 [INFO] UtilMem:74 - End SaveConfig() Used Memory: 444967048 Bytes (881852416) +2020-11-16 08:24:58,678 [INFO] UtilMem:74 - End SaveConfig() Used Memory: 479570056 Bytes (881852416) +2020-11-16 08:24:59,354 [INFO] BlockDiagram:2729 - set Specific Code input for plugin: SYS +2020-11-16 08:24:59,354 [INFO] BlockDiagram:2729 - set Specific Code input for plugin: RCC +2020-11-16 08:24:59,354 [INFO] BlockDiagram:2729 - set Specific Code input for plugin: NVIC +2020-11-16 08:24:59,354 [INFO] BlockDiagram:2729 - set Specific Code input for plugin: GPIO +2020-11-16 08:24:59,356 [INFO] CodeGenerator:622 - code generatio: config db path: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824\\db\ +2020-11-16 08:24:59,885 [INFO] CodeEngine:188 - oldGeneratedFile, C:\Users\camer\Desktop\LoPoSo\RealOne\MXTmpFiles\license.tmp_save +2020-11-16 08:25:00,459 [INFO] CodeEngine:206 - Generated code: C:\Users\camer\Desktop\LoPoSo\RealOne\MXTmpFiles\license.tmp +2020-11-16 08:25:00,651 [INFO] CodeEngine:188 - oldGeneratedFile, C:\Users\camer\Desktop\LoPoSo\RealOne\MXTmpFiles\gpio.tmp_save +2020-11-16 08:25:00,801 [INFO] CodeEngine:206 - Generated code: C:\Users\camer\Desktop\LoPoSo\RealOne\MXTmpFiles\gpio.tmp +2020-11-16 08:25:00,913 [INFO] CodeEngine:188 - oldGeneratedFile, C:\Users\camer\Desktop\LoPoSo\RealOne\Core\Src\stm32l4xx_it.c_save +2020-11-16 08:25:01,177 [INFO] CodeEngine:206 - Generated code: C:\Users\camer\Desktop\LoPoSo\RealOne\Core\Src\stm32l4xx_it.c +2020-11-16 08:25:01,236 [INFO] CodeEngine:188 - oldGeneratedFile, C:\Users\camer\Desktop\LoPoSo\RealOne\Core\Inc\stm32l4xx_it.h_save +2020-11-16 08:25:01,396 [INFO] CodeEngine:206 - Generated code: C:\Users\camer\Desktop\LoPoSo\RealOne\Core\Inc\stm32l4xx_it.h +2020-11-16 08:25:01,571 [INFO] CodeEngine:188 - oldGeneratedFile, C:\Users\camer\Desktop\LoPoSo\RealOne\Core\Src\stm32l4xx_hal_msp.c_save +2020-11-16 08:25:01,913 [INFO] CodeEngine:206 - Generated code: C:\Users\camer\Desktop\LoPoSo\RealOne\Core\Src\stm32l4xx_hal_msp.c +2020-11-16 08:25:01,958 [INFO] CodeEngine:188 - oldGeneratedFile, C:\Users\camer\Desktop\LoPoSo\RealOne\MXTmpFiles\system.tmp_save +2020-11-16 08:25:02,051 [INFO] CodeEngine:206 - Generated code: C:\Users\camer\Desktop\LoPoSo\RealOne\MXTmpFiles\system.tmp +2020-11-16 08:25:02,103 [INFO] CodeEngine:188 - oldGeneratedFile, C:\Users\camer\Desktop\LoPoSo\RealOne\Core\Inc\stm32_assert.h_save +2020-11-16 08:25:02,234 [INFO] CodeEngine:206 - Generated code: C:\Users\camer\Desktop\LoPoSo\RealOne\Core\Inc\stm32_assert.h +2020-11-16 08:25:02,307 [INFO] CodeEngine:188 - oldGeneratedFile, C:\Users\camer\Desktop\LoPoSo\RealOne\Core\Inc\stm32l4xx_hal_conf.h_save +2020-11-16 08:25:02,503 [INFO] CodeEngine:206 - Generated code: C:\Users\camer\Desktop\LoPoSo\RealOne\Core\Inc\stm32l4xx_hal_conf.h +2020-11-16 08:25:02,587 [WARN] IPConfigManager:2524 - Warning: the RefConfig RCC_LSEDRIVE_CONFIG is not available in your config.xml file +2020-11-16 08:25:02,601 [WARN] IPConfigManager:2524 - Warning: the RefConfig RCC_ClockConfig is not available in your config.xml file +2020-11-16 08:25:02,601 [WARN] IPConfigManager:2524 - Warning: the RefConfig RCC_MCO1Config is not available in your config.xml file +2020-11-16 08:25:02,601 [WARN] IPConfigManager:2524 - Warning: the RefConfig RCC_LSCOConfig is not available in your config.xml file +2020-11-16 08:25:02,601 [WARN] IPConfigManager:2524 - Warning: the RefConfig RCC_ConfigVoltageScaling is not available in your config.xml file +2020-11-16 08:25:02,602 [WARN] IPConfigManager:2524 - Warning: the RefConfig RCC_interrupt_Time_SYSTICK_Config is not available in your config.xml file +2020-11-16 08:25:02,602 [WARN] IPConfigManager:2524 - Warning: the RefConfig RCC_SYSTICK_CONFIG is not available in your config.xml file +2020-11-16 08:25:02,628 [WARN] IPConfigManager:2884 - IP not found : gpio +2020-11-16 08:25:02,630 [WARN] CodeGenerator:2866 - IP not found : gpio +2020-11-16 08:25:02,665 [INFO] CodeEngine:188 - oldGeneratedFile, C:\Users\camer\Desktop\LoPoSo\RealOne\Core\Inc\main.h_save +2020-11-16 08:25:02,777 [INFO] CodeEngine:206 - Generated code: C:\Users\camer\Desktop\LoPoSo\RealOne\Core\Inc\main.h +2020-11-16 08:25:02,834 [INFO] CodeEngine:188 - oldGeneratedFile, C:\Users\camer\Desktop\LoPoSo\RealOne\Core\Src\main.c_save +2020-11-16 08:25:03,022 [INFO] CodeEngine:206 - Generated code: C:\Users\camer\Desktop\LoPoSo\RealOne\Core\Src\main.c +2020-11-16 08:25:04,866 [INFO] ProjectBuilder:2168 - Time for Copy HAL[1] : 1019mS. +2020-11-16 08:25:04,874 [INFO] ProjectBuilder:2988 - Project Generator version: 3.10.0-B14 +2020-11-16 08:25:05,211 [INFO] ConfigFileManager:1183 - The Die is : DIE415 +2020-11-16 08:25:05,236 [INFO] ApiDbMcu:456 - Load IP Config File for FATFS +2020-11-16 08:25:05,252 [INFO] ApiDbMcu:456 - Load IP Config File for FREERTOS +2020-11-16 08:25:05,275 [INFO] ApiDbMcu:456 - Load IP Config File for TOUCHSENSING +2020-11-16 08:25:05,291 [INFO] ApiDbMcu:456 - Load IP Config File for USB_DEVICE +2020-11-16 08:25:05,306 [INFO] ApiDbMcu:456 - Load IP Config File for USB_HOST +2020-11-16 08:25:10,013 [INFO] ProjectBuilder:3155 - Time for Generating toolchain IDE Files: 5139mS. +2020-11-16 08:25:10,015 [INFO] ProjectBuilder:2044 - Time for Copy CMSIS : 1mS. +2020-11-16 08:25:10,020 [INFO] ProjectBuilder:2044 - Time for Copy CMSIS : 1mS. +2020-11-16 08:25:10,022 [INFO] ProjectBuilder:2333 - Suppression de : gpio.c +2020-11-16 08:25:10,023 [INFO] ProjectBuilder:2333 - Suppression de : gpio.h +2020-11-16 08:25:10,024 [INFO] ProjectBuilder:2333 - Suppression de : main.c +2020-11-16 08:25:10,025 [INFO] ProjectBuilder:2333 - Suppression de : stm32l4xx_hal_msp.c +2020-11-16 08:25:10,026 [INFO] ProjectBuilder:2333 - Suppression de : stm32l4xx_it.c +2020-11-16 08:25:10,027 [INFO] ProjectBuilder:2333 - Suppression de : syscalls.c +2020-11-16 08:25:10,028 [INFO] ProjectBuilder:2333 - Suppression de : sysmem.c +2020-11-16 08:25:10,029 [INFO] ProjectBuilder:2333 - Suppression de : system_stm32l4xx.c +2020-11-16 08:39:17,574 [INFO] UtilMem:74 - End SaveConfig() Used Memory: 657017312 Bytes (1073741824) +2020-11-16 08:39:18,815 [INFO] UtilMem:74 - End SaveConfig() Used Memory: 670407048 Bytes (1073741824) +2020-11-16 08:39:20,249 [INFO] UtilMem:74 - End SaveConfig() Used Memory: 787451240 Bytes (1073741824) +2020-11-16 08:39:20,478 [INFO] BlockDiagram:2729 - set Specific Code input for plugin: SYS +2020-11-16 08:39:20,478 [INFO] BlockDiagram:2729 - set Specific Code input for plugin: RCC +2020-11-16 08:39:20,478 [INFO] BlockDiagram:2729 - set Specific Code input for plugin: RTC +2020-11-16 08:39:20,478 [INFO] BlockDiagram:2729 - set Specific Code input for plugin: NVIC +2020-11-16 08:39:20,478 [INFO] BlockDiagram:2729 - set Specific Code input for plugin: GPIO +2020-11-16 08:39:20,479 [INFO] CodeGenerator:622 - code generatio: config db path: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824\\db\ +2020-11-16 08:39:20,692 [INFO] CodeEngine:188 - oldGeneratedFile, C:\Users\camer\Desktop\LoPoSo\RealOne\MXTmpFiles\license.tmp_save +2020-11-16 08:39:20,755 [INFO] CodeEngine:206 - Generated code: C:\Users\camer\Desktop\LoPoSo\RealOne\MXTmpFiles\license.tmp +2020-11-16 08:39:20,790 [INFO] CodeEngine:188 - oldGeneratedFile, C:\Users\camer\Desktop\LoPoSo\RealOne\MXTmpFiles\gpio.tmp_save +2020-11-16 08:39:20,970 [INFO] CodeEngine:206 - Generated code: C:\Users\camer\Desktop\LoPoSo\RealOne\MXTmpFiles\gpio.tmp +2020-11-16 08:39:21,011 [INFO] LogOutputStream:76 - [STDOUT_REDIRECT] Command line +2020-11-16 08:39:21,053 [INFO] CodeEngine:188 - oldGeneratedFile, C:\Users\camer\Desktop\LoPoSo\RealOne\Core\Src\stm32l4xx_it.c_save +2020-11-16 08:39:21,194 [INFO] CodeEngine:206 - Generated code: C:\Users\camer\Desktop\LoPoSo\RealOne\Core\Src\stm32l4xx_it.c +2020-11-16 08:39:21,228 [INFO] CodeEngine:188 - oldGeneratedFile, C:\Users\camer\Desktop\LoPoSo\RealOne\Core\Inc\stm32l4xx_it.h_save +2020-11-16 08:39:21,300 [INFO] CodeEngine:206 - Generated code: C:\Users\camer\Desktop\LoPoSo\RealOne\Core\Inc\stm32l4xx_it.h +2020-11-16 08:39:21,346 [INFO] CodeEngine:188 - oldGeneratedFile, C:\Users\camer\Desktop\LoPoSo\RealOne\Core\Src\stm32l4xx_hal_msp.c_save +2020-11-16 08:39:21,551 [INFO] CodeEngine:206 - Generated code: C:\Users\camer\Desktop\LoPoSo\RealOne\Core\Src\stm32l4xx_hal_msp.c +2020-11-16 08:39:21,577 [INFO] CodeEngine:188 - oldGeneratedFile, C:\Users\camer\Desktop\LoPoSo\RealOne\MXTmpFiles\system.tmp_save +2020-11-16 08:39:21,639 [INFO] CodeEngine:206 - Generated code: C:\Users\camer\Desktop\LoPoSo\RealOne\MXTmpFiles\system.tmp +2020-11-16 08:39:21,670 [INFO] CodeEngine:188 - oldGeneratedFile, C:\Users\camer\Desktop\LoPoSo\RealOne\Core\Inc\stm32_assert.h_save +2020-11-16 08:39:21,748 [INFO] CodeEngine:206 - Generated code: C:\Users\camer\Desktop\LoPoSo\RealOne\Core\Inc\stm32_assert.h +2020-11-16 08:39:21,796 [INFO] CodeEngine:188 - oldGeneratedFile, C:\Users\camer\Desktop\LoPoSo\RealOne\Core\Inc\stm32l4xx_hal_conf.h_save +2020-11-16 08:39:21,930 [INFO] CodeEngine:206 - Generated code: C:\Users\camer\Desktop\LoPoSo\RealOne\Core\Inc\stm32l4xx_hal_conf.h +2020-11-16 08:39:21,953 [WARN] IPConfigManager:2524 - Warning: the RefConfig RCC_LSEDRIVE_CONFIG is not available in your config.xml file +2020-11-16 08:39:21,964 [WARN] IPConfigManager:2524 - Warning: the RefConfig RCC_ClockConfig is not available in your config.xml file +2020-11-16 08:39:21,964 [WARN] IPConfigManager:2524 - Warning: the RefConfig RCC_MCO1Config is not available in your config.xml file +2020-11-16 08:39:21,964 [WARN] IPConfigManager:2524 - Warning: the RefConfig RCC_LSCOConfig is not available in your config.xml file +2020-11-16 08:39:21,964 [WARN] IPConfigManager:2524 - Warning: the RefConfig RCC_ConfigVoltageScaling is not available in your config.xml file +2020-11-16 08:39:21,964 [WARN] IPConfigManager:2524 - Warning: the RefConfig RCC_interrupt_Time_SYSTICK_Config is not available in your config.xml file +2020-11-16 08:39:21,964 [WARN] IPConfigManager:2524 - Warning: the RefConfig RCC_SYSTICK_CONFIG is not available in your config.xml file +2020-11-16 08:39:21,965 [WARN] IPConfigManager:2524 - Warning: the RefConfig EnableMSIPLLMode is not available in your config.xml file +2020-11-16 08:39:21,981 [WARN] IPConfigManager:2884 - IP not found : gpio +2020-11-16 08:39:21,981 [WARN] CodeGenerator:2866 - IP not found : gpio +2020-11-16 08:39:22,024 [INFO] CodeEngine:188 - oldGeneratedFile, C:\Users\camer\Desktop\LoPoSo\RealOne\Core\Inc\main.h_save +2020-11-16 08:39:22,089 [INFO] CodeEngine:206 - Generated code: C:\Users\camer\Desktop\LoPoSo\RealOne\Core\Inc\main.h +2020-11-16 08:39:22,120 [INFO] CodeEngine:188 - oldGeneratedFile, C:\Users\camer\Desktop\LoPoSo\RealOne\Core\Src\main.c_save +2020-11-16 08:39:22,236 [INFO] CodeEngine:206 - Generated code: C:\Users\camer\Desktop\LoPoSo\RealOne\Core\Src\main.c +2020-11-16 08:39:22,845 [INFO] ProjectBuilder:2168 - Time for Copy HAL[1] : 217mS. +2020-11-16 08:39:22,848 [INFO] ProjectBuilder:2988 - Project Generator version: 3.10.0-B14 +2020-11-16 08:39:23,721 [INFO] ConfigFileManager:1183 - The Die is : DIE415 +2020-11-16 08:39:25,721 [INFO] ProjectBuilder:3155 - Time for Generating toolchain IDE Files: 2873mS. +2020-11-16 08:39:25,723 [INFO] ProjectBuilder:2044 - Time for Copy CMSIS : 1mS. +2020-11-16 08:39:25,728 [INFO] ProjectBuilder:2044 - Time for Copy CMSIS : 0mS. +2020-11-16 09:10:47,064 [INFO] MainUpdater:2268 - connection check result : 10 +2020-11-16 09:10:47,064 [INFO] MainUpdater:2268 - connection check result : 10 +2020-11-16 09:10:47,108 [INFO] MicroXplorer:384 - Change Database Path : +2020-11-16 09:10:47,109 [INFO] MicroXplorer:414 - Change Database Version : DB.6.0.0 +2020-11-16 09:10:47,109 [WARN] ThirdParty:775 - waiting for thirdparty lock release [close project] +2020-11-16 09:10:47,109 [INFO] ThirdParty:777 - entering critical section [close project] +2020-11-16 09:10:47,109 [INFO] ThirdParty:790 - exiting critical section [close project] +2020-11-16 09:10:47,111 [INFO] PinOutPanel:1418 - setPackage(No Configuration,No Configuration) +2020-11-16 09:10:47,116 [INFO] UtilMem:74 - Begin LoadConfig() Used Memory: 548233944 Bytes (1073741824) +2020-11-16 09:10:47,116 [INFO] MicroXplorer:384 - Change Database Path : +2020-11-16 09:10:47,116 [INFO] MicroXplorer:414 - Change Database Version : DB.6.0.0 +2020-11-16 09:10:47,116 [INFO] OpenFileManager:274 - Change cursor +2020-11-16 09:10:47,149 [INFO] RulesReader:52 - Compatibility file has been processed (209 Rules) +2020-11-16 09:10:49,676 [WARN] ApiManager:274 - Cannot register API 'Board Extension:IKS01A3' from pack STMicroelectronics.X-CUBE-MEMS1.8.1.1: no header file found +2020-11-16 09:10:49,676 [WARN] ApiManager:274 - Cannot register API 'Board Extension:IKS01A2' from pack STMicroelectronics.X-CUBE-MEMS1.8.1.1: no header file found +2020-11-16 09:10:49,676 [WARN] ApiManager:274 - Cannot register API 'Board Extension:IKS02A1' from pack STMicroelectronics.X-CUBE-MEMS1.8.1.1: no header file found +2020-11-16 09:10:49,677 [INFO] DependencyParser:915 - This component is not compatible with the current MCU : [1604477466237] +2020-11-16 09:10:49,677 [INFO] ThirdPartyModel:556 - Component with status : MCU_INCOMPATIBLE for condition : GFX01M1_Condition id : 1604477466222 +2020-11-16 09:10:49,677 [INFO] DependencyParser:915 - This component is not compatible with the current MCU : [1604477466237] +2020-11-16 09:10:49,677 [INFO] ThirdPartyModel:556 - Component with status : MCU_INCOMPATIBLE for condition : GFX01M1_HelloWorld_Condition id : 1604477466224 +2020-11-16 09:10:49,678 [INFO] RtosManager:456 - Registered RTOS mode: class=CMSIS, group=RTOS, mode=CMSIS_V1, owner=FREERTOS +2020-11-16 09:10:49,678 [INFO] RtosManager:456 - Registered RTOS mode: class=CMSIS, group=RTOS2, mode=CMSIS_V2, owner=FREERTOS +2020-11-16 09:10:49,678 [INFO] RtosManager:456 - Registered RTOS mode: class=RTOS, group=Core, mode=CMSIS_V1, owner=FREERTOS +2020-11-16 09:10:49,678 [INFO] RtosManager:456 - Registered RTOS mode: class=RTOS, group=Core, mode=CMSIS_V2, owner=FREERTOS +2020-11-16 09:10:49,678 [WARN] ModelIntegratedComponent:188 - Missing modes for component 1604477487609 +2020-11-16 09:10:49,679 [WARN] ApiManager:274 - Cannot register API 'Board Extension:GNSS1A1' from pack STMicroelectronics.X-CUBE-GNSS1.5.0.0: no header file found +2020-11-16 09:10:49,680 [WARN] ApiManager:274 - Cannot register API 'Board Support:Custom' from pack STMicroelectronics.X-CUBE-GNSS1.5.0.0: no header file found +2020-11-16 09:10:49,680 [WARN] ApiManager:274 - Cannot register API 'Data Exchange:lib_gnss' from pack STMicroelectronics.X-CUBE-GNSS1.5.0.0: no header file found +2020-11-16 09:10:49,680 [WARN] ApiManager:274 - Cannot register API 'Board Extension:S2868A1' from pack STMicroelectronics.X-CUBE-SUBG2.2.0.0: no header file found +2020-11-16 09:10:49,680 [WARN] ApiManager:274 - Cannot register API 'Board Extension:S2868A2' from pack STMicroelectronics.X-CUBE-SUBG2.2.0.0: no header file found +2020-11-16 09:10:49,680 [WARN] ApiManager:274 - Cannot register API 'Board Extension:S2915A1' from pack STMicroelectronics.X-CUBE-SUBG2.2.0.0: no header file found +2020-11-16 09:10:49,681 [WARN] ApiManager:274 - Cannot register API 'Wireless:BlueNRG-MS' from pack STMicroelectronics.X-CUBE-BLE1.6.0.0: no header file found +2020-11-16 09:10:49,681 [WARN] ApiManager:274 - Cannot register API 'Wireless:BlueNRG-2' from pack STMicroelectronics.X-CUBE-BLE2.3.0.0: no header file found +2020-11-16 09:10:50,137 [INFO] UtilMem:74 - End LoadConfig() Used Memory: 469742800 Bytes (1073741824) +2020-11-16 09:10:50,138 [WARN] ThirdParty:741 - waiting for thirdparty lock release [change project] +2020-11-16 09:10:50,139 [INFO] ThirdParty:743 - entering critical section [change project] +2020-11-16 09:10:50,139 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics X-CUBE-MEMS1 8.1.1 +2020-11-16 09:10:50,139 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics USB_HOST 2.0.0 +2020-11-16 09:10:50,139 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics X-CUBE-DISPLAY 1.0.0 +2020-11-16 09:10:50,139 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics FreeRTOS 0.0.1 +2020-11-16 09:10:50,139 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics USB_DEVICE 1.0.0 +2020-11-16 09:10:50,139 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics X-CUBE-ALGOBUILD 1.1.0 +2020-11-16 09:10:50,139 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics USB_DEVICE 3.0.0 +2020-11-16 09:10:50,139 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics X-CUBE-GNSS1 5.0.0 +2020-11-16 09:10:50,139 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics X-CUBE-SUBG2 2.0.0 +2020-11-16 09:10:50,139 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics MBEDTLS 2.16.2 +2020-11-16 09:10:50,139 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics X-CUBE-BLE1 6.0.0 +2020-11-16 09:10:50,139 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics lwIP 2.0.3 +2020-11-16 09:10:50,139 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics lwIP 2.1.2 +2020-11-16 09:10:50,140 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics MBEDTLS 2.14.1 +2020-11-16 09:10:50,140 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics X-CUBE-TOUCHGFX 4.15.0 +2020-11-16 09:10:50,140 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics USB_HOST 1.0.0 +2020-11-16 09:10:50,140 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics X-CUBE-AI 5.2.0 +2020-11-16 09:10:50,140 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics X-CUBE-BLE2 3.0.0 +2020-11-16 09:10:50,140 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics X-CUBE-NFC4 2.0.0 +2020-11-16 09:10:50,140 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics PDM2PCM 3.1.0 +2020-11-16 09:10:50,140 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics PDM2PCM 3.2.0 +2020-11-16 09:10:50,140 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics USB_DEVICE 2.0.0 +2020-11-16 09:10:50,140 [INFO] ThirdParty:968 - CMSIS Pack Vendor :STMicroelectronics PDM2PCM 3.3.0 +2020-11-16 09:10:50,140 [INFO] ThirdParty:749 - exiting critical section [change project] +2020-11-16 09:10:50,320 [INFO] PinOutPanel:1418 - setPackage(No Configuration,No Configuration) +2020-11-16 09:10:50,320 [INFO] PinOutPanel:1418 - setPackage(STM32L476RGTx,LQFP64) +2020-11-16 09:10:50,566 [INFO] UtilMem:74 - Before build in PCC Used Memory: 564919984 Bytes (1073741824) +2020-11-16 09:10:50,743 [INFO] SharedServices:71 - Folder for power plug-in: C:/Users/camer/.stm32cubemx/plugins/power +2020-11-16 09:10:50,782 [INFO] SharedServices:71 - Folder for power plug-in: C:/Users/camer/.stm32cubemx/plugins/power +2020-11-16 09:10:50,832 [INFO] SharedServices:71 - Folder for power plug-in: C:/Users/camer/.stm32cubemx/plugins/power +2020-11-16 09:10:50,840 [INFO] SharedServices:71 - Folder for power plug-in: C:/Users/camer/.stm32cubemx/plugins/power +2020-11-16 09:10:50,909 [INFO] UtilMem:74 - After build in PCC Used Memory: 644611776 Bytes (1073741824) +2020-11-16 09:10:50,922 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,922 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,922 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,922 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,923 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,923 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,923 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,923 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,923 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,923 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,923 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,923 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,923 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,924 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,924 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,924 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,924 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,924 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,924 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,924 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,924 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,925 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,925 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,925 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,925 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,925 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,925 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,925 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,926 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,926 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,926 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,926 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,926 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,926 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,927 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,927 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,927 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,927 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,927 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,927 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,928 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,928 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,929 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,929 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,929 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,929 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,929 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,929 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,929 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,930 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,930 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,930 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,930 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,930 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,930 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,931 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,931 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,931 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:50,931 [INFO] IPUIPlugin:64 - create IPUIPlugin +2020-11-16 09:10:51,037 [INFO] OpenFileManager:294 - Restore cursor +2020-11-16 09:11:58,863 [INFO] UtilMem:74 - End SaveConfig() Used Memory: 866615304 Bytes (1073741824) +2020-11-16 09:12:22,813 [INFO] UtilMem:74 - End SaveConfig() Used Memory: 691612024 Bytes (1073741824) +2020-11-16 09:12:25,685 [INFO] UtilMem:74 - End SaveConfig() Used Memory: 700848832 Bytes (1073741824) +2020-11-16 09:12:27,574 [INFO] UtilMem:74 - End SaveConfig() Used Memory: 829448600 Bytes (1073741824) +2020-11-16 09:12:27,732 [INFO] BlockDiagram:2729 - set Specific Code input for plugin: SYS +2020-11-16 09:12:27,732 [INFO] BlockDiagram:2729 - set Specific Code input for plugin: RCC +2020-11-16 09:12:27,732 [INFO] BlockDiagram:2729 - set Specific Code input for plugin: RTC +2020-11-16 09:12:27,732 [INFO] BlockDiagram:2729 - set Specific Code input for plugin: NVIC +2020-11-16 09:12:27,733 [INFO] BlockDiagram:2729 - set Specific Code input for plugin: GPIO +2020-11-16 09:12:27,733 [INFO] CodeGenerator:622 - code generatio: config db path: C:\ST\STM32CubeIDE_1.4.0\STM32CubeIDE\plugins\com.st.stm32cube.common.mx_6.0.0.202007160824\\db\ +2020-11-16 09:12:27,925 [INFO] CodeEngine:188 - oldGeneratedFile, C:\Users\camer\Desktop\LoPoSo\L476_ats_blink-master\MXTmpFiles\license.tmp_save +2020-11-16 09:12:27,981 [INFO] CodeEngine:206 - Generated code: C:\Users\camer\Desktop\LoPoSo\L476_ats_blink-master\MXTmpFiles\license.tmp +2020-11-16 09:12:28,026 [INFO] CodeEngine:188 - oldGeneratedFile, C:\Users\camer\Desktop\LoPoSo\L476_ats_blink-master\MXTmpFiles\gpio.tmp_save +2020-11-16 09:12:28,100 [INFO] CodeEngine:206 - Generated code: C:\Users\camer\Desktop\LoPoSo\L476_ats_blink-master\MXTmpFiles\gpio.tmp +2020-11-16 09:12:28,125 [INFO] LogOutputStream:76 - [STDOUT_REDIRECT] Command line +2020-11-16 09:12:28,155 [INFO] CodeEngine:188 - oldGeneratedFile, C:\Users\camer\Desktop\LoPoSo\L476_ats_blink-master\Core\Src\stm32l4xx_it.c_save +2020-11-16 09:12:28,264 [INFO] CodeEngine:206 - Generated code: C:\Users\camer\Desktop\LoPoSo\L476_ats_blink-master\Core\Src\stm32l4xx_it.c +2020-11-16 09:12:28,296 [INFO] CodeEngine:188 - oldGeneratedFile, C:\Users\camer\Desktop\LoPoSo\L476_ats_blink-master\Core\Inc\stm32l4xx_it.h_save +2020-11-16 09:12:28,375 [INFO] CodeEngine:206 - Generated code: C:\Users\camer\Desktop\LoPoSo\L476_ats_blink-master\Core\Inc\stm32l4xx_it.h +2020-11-16 09:12:28,408 [INFO] CodeEngine:188 - oldGeneratedFile, C:\Users\camer\Desktop\LoPoSo\L476_ats_blink-master\Core\Src\stm32l4xx_hal_msp.c_save +2020-11-16 09:12:28,494 [INFO] CodeEngine:206 - Generated code: C:\Users\camer\Desktop\LoPoSo\L476_ats_blink-master\Core\Src\stm32l4xx_hal_msp.c +2020-11-16 09:12:28,520 [INFO] CodeEngine:188 - oldGeneratedFile, C:\Users\camer\Desktop\LoPoSo\L476_ats_blink-master\MXTmpFiles\system.tmp_save +2020-11-16 09:12:28,586 [INFO] CodeEngine:206 - Generated code: C:\Users\camer\Desktop\LoPoSo\L476_ats_blink-master\MXTmpFiles\system.tmp +2020-11-16 09:12:28,607 [INFO] CodeEngine:188 - oldGeneratedFile, C:\Users\camer\Desktop\LoPoSo\L476_ats_blink-master\Core\Inc\stm32_assert.h_save +2020-11-16 09:12:28,657 [INFO] CodeEngine:206 - Generated code: C:\Users\camer\Desktop\LoPoSo\L476_ats_blink-master\Core\Inc\stm32_assert.h +2020-11-16 09:12:28,698 [INFO] CodeEngine:188 - oldGeneratedFile, C:\Users\camer\Desktop\LoPoSo\L476_ats_blink-master\Core\Inc\stm32l4xx_hal_conf.h_save +2020-11-16 09:12:28,848 [INFO] CodeEngine:206 - Generated code: C:\Users\camer\Desktop\LoPoSo\L476_ats_blink-master\Core\Inc\stm32l4xx_hal_conf.h +2020-11-16 09:12:29,554 [WARN] IPConfigManager:2524 - Warning: the RefConfig RCC_LSEDRIVE_CONFIG is not available in your config.xml file +2020-11-16 09:12:29,562 [WARN] IPConfigManager:2524 - Warning: the RefConfig RCC_ClockConfig is not available in your config.xml file +2020-11-16 09:12:29,562 [WARN] IPConfigManager:2524 - Warning: the RefConfig RCC_MCO1Config is not available in your config.xml file +2020-11-16 09:12:29,562 [WARN] IPConfigManager:2524 - Warning: the RefConfig RCC_LSCOConfig is not available in your config.xml file +2020-11-16 09:12:29,562 [WARN] IPConfigManager:2524 - Warning: the RefConfig RCC_ConfigVoltageScaling is not available in your config.xml file +2020-11-16 09:12:29,562 [WARN] IPConfigManager:2524 - Warning: the RefConfig RCC_interrupt_Time_SYSTICK_Config is not available in your config.xml file +2020-11-16 09:12:29,562 [WARN] IPConfigManager:2524 - Warning: the RefConfig RCC_SYSTICK_CONFIG is not available in your config.xml file +2020-11-16 09:12:29,562 [WARN] IPConfigManager:2524 - Warning: the RefConfig EnableMSIPLLMode is not available in your config.xml file +2020-11-16 09:12:29,579 [WARN] IPConfigManager:2884 - IP not found : gpio +2020-11-16 09:12:29,580 [WARN] CodeGenerator:2866 - IP not found : gpio +2020-11-16 09:12:29,605 [INFO] CodeEngine:188 - oldGeneratedFile, C:\Users\camer\Desktop\LoPoSo\L476_ats_blink-master\Core\Inc\main.h_save +2020-11-16 09:12:29,680 [INFO] CodeEngine:206 - Generated code: C:\Users\camer\Desktop\LoPoSo\L476_ats_blink-master\Core\Inc\main.h +2020-11-16 09:12:29,705 [INFO] CodeEngine:188 - oldGeneratedFile, C:\Users\camer\Desktop\LoPoSo\L476_ats_blink-master\Core\Src\main.c_save +2020-11-16 09:12:29,868 [INFO] CodeEngine:206 - Generated code: C:\Users\camer\Desktop\LoPoSo\L476_ats_blink-master\Core\Src\main.c +2020-11-16 09:12:30,815 [INFO] ProjectBuilder:2168 - Time for Copy HAL[1] : 291mS. +2020-11-16 09:12:30,825 [INFO] ProjectBuilder:2988 - Project Generator version: 3.10.0-B14 +2020-11-16 09:12:31,301 [INFO] ConfigFileManager:1183 - The Die is : DIE415 +2020-11-16 09:12:31,309 [INFO] ApiDbMcu:456 - Load IP Config File for FATFS +2020-11-16 09:12:31,354 [INFO] ApiDbMcu:456 - Load IP Config File for FREERTOS +2020-11-16 09:12:31,542 [INFO] ApiDbMcu:456 - Load IP Config File for TOUCHSENSING +2020-11-16 09:12:31,584 [INFO] ApiDbMcu:456 - Load IP Config File for USB_DEVICE +2020-11-16 09:12:31,601 [INFO] ApiDbMcu:456 - Load IP Config File for USB_HOST +2020-11-16 09:12:33,585 [INFO] ProjectBuilder:3155 - Time for Generating toolchain IDE Files: 2760mS. +2020-11-16 09:12:33,586 [INFO] ProjectBuilder:2044 - Time for Copy CMSIS : 0mS. +2020-11-16 09:12:33,591 [INFO] ProjectBuilder:2044 - Time for Copy CMSIS : 0mS. +2020-11-17 08:14:50,695 [INFO] Activator:178 - + + +2020-11-17 08:14:50,700 [INFO] Activator:179 - !SESSION log4j initialized diff --git a/PlaygroundYoupi/.metadata/.lock b/PlaygroundYoupi/.metadata/.lock new file mode 100644 index 0000000..e69de29 diff --git a/PlaygroundYoupi/.metadata/.log b/PlaygroundYoupi/.metadata/.log new file mode 100644 index 0000000..7cd6b59 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.log @@ -0,0 +1,393 @@ +!SESSION 2020-11-05 10:46:28.967 ----------------------------------------------- +eclipse.buildId=Version 1.4.0 +java.version=1.8.0_252 +java.vendor=AdoptOpenJDK +BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_GB +Framework arguments: C:\Users\camer\Desktop\LoPoSo\RealOne\.project +Command-line arguments: -os win32 -ws win32 -arch x86_64 C:\Users\camer\Desktop\LoPoSo\RealOne\.project + +!ENTRY com.st.stm32cube.ide.mcu.informationcenter 1 1 2020-11-05 10:46:39.282 +!MESSAGE Log4j initialized with config file C:\Users\camer\Desktop\LoPoSo\PlaygroundYoupi\.metadata\.log4j.xml + +!ENTRY com.st.stm32cube.ide.mcu.ide 1 1 2020-11-05 10:46:41.957 +!MESSAGE Started RMI Server, listening on port 41337 + +!ENTRY com.st.stm32cube.ide.mcu.ide 4 4 2020-11-05 10:46:46.966 +!MESSAGE com.st.stm32cube.ide.mcu.ide/META-INF/version/build_ref file not found, build reference will not be reported into properties + +!ENTRY org.eclipse.cdt.core 1 0 2020-11-05 10:46:54.676 +!MESSAGE Indexed 'L476_ats_blink-master' (26 sources, 115 headers) in 10.2 sec: 10,517 declarations; 45,796 references; 7 unresolved inclusions; 905 syntax errors; 2,231 unresolved names (3.8%) +!SESSION 2020-11-16 08:11:37.783 ----------------------------------------------- +eclipse.buildId=Version 1.4.0 +java.version=1.8.0_252 +java.vendor=AdoptOpenJDK +BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_GB +Command-line arguments: -os win32 -ws win32 -arch x86_64 + +!ENTRY com.st.stm32cube.ide.mcu.informationcenter 1 1 2020-11-16 08:11:46.820 +!MESSAGE Log4j initialized with config file C:\Users\camer\Desktop\LoPoSo\PlaygroundYoupi\.metadata\.log4j.xml + +!ENTRY com.st.stm32cube.ide.mcu.ide 1 1 2020-11-16 08:11:54.150 +!MESSAGE Started RMI Server, listening on port 41337 + +!ENTRY com.st.stm32cube.ide.mcu.ide 4 4 2020-11-16 08:11:54.815 +!MESSAGE com.st.stm32cube.ide.mcu.ide/META-INF/version/build_ref file not found, build reference will not be reported into properties + +!ENTRY org.eclipse.cdt.dsf.gdb 4 104 2020-11-16 08:17:09.482 +!MESSAGE Program file does not exist +!STACK 0 +java.io.FileNotFoundException: C:\Users\camer\Desktop\LoPoSo\RealOne\Debug\L476_ats_blink-master.elf not found + at org.eclipse.cdt.dsf.gdb.launching.LaunchUtils.verifyProgramPath(LaunchUtils.java:131) + at org.eclipse.cdt.dsf.gdb.launching.GdbLaunchDelegate.checkBinaryDetails(GdbLaunchDelegate.java:315) + at org.eclipse.cdt.dsf.gdb.launching.GdbLaunchDelegate.launchDebugSession(GdbLaunchDelegate.java:142) + at org.eclipse.cdt.dsf.gdb.launching.GdbLaunchDelegate.launchDebugger(GdbLaunchDelegate.java:106) + at org.eclipse.cdt.dsf.gdb.launching.GdbLaunchDelegate.launch(GdbLaunchDelegate.java:94) + at com.st.stm32cube.ide.mcu.debug.launch.DSFDelegate.launch(DSFDelegate.java:297) + at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:860) + at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:719) + at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1017) + at org.eclipse.debug.internal.ui.DebugUIPlugin$2.run(DebugUIPlugin.java:1220) + at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63) +!SUBENTRY 1 org.eclipse.cdt.dsf.gdb 4 104 2020-11-16 08:17:09.482 +!MESSAGE C:\Users\camer\Desktop\LoPoSo\RealOne\Debug\L476_ats_blink-master.elf not found +!STACK 0 +java.io.FileNotFoundException: C:\Users\camer\Desktop\LoPoSo\RealOne\Debug\L476_ats_blink-master.elf not found + at org.eclipse.cdt.dsf.gdb.launching.LaunchUtils.verifyProgramPath(LaunchUtils.java:131) + at org.eclipse.cdt.dsf.gdb.launching.GdbLaunchDelegate.checkBinaryDetails(GdbLaunchDelegate.java:315) + at org.eclipse.cdt.dsf.gdb.launching.GdbLaunchDelegate.launchDebugSession(GdbLaunchDelegate.java:142) + at org.eclipse.cdt.dsf.gdb.launching.GdbLaunchDelegate.launchDebugger(GdbLaunchDelegate.java:106) + at org.eclipse.cdt.dsf.gdb.launching.GdbLaunchDelegate.launch(GdbLaunchDelegate.java:94) + at com.st.stm32cube.ide.mcu.debug.launch.DSFDelegate.launch(DSFDelegate.java:297) + at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:860) + at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:719) + at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1017) + at org.eclipse.debug.internal.ui.DebugUIPlugin$2.run(DebugUIPlugin.java:1220) + at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63) + +!ENTRY org.eclipse.jface 2 0 2020-11-16 08:18:34.175 +!MESSAGE Ignored reentrant call while viewer is busy. This is only logged once per viewer instance, but similar calls will still be ignored. +!STACK 0 +java.lang.RuntimeException + at org.eclipse.jface.viewers.ColumnViewer.checkBusy(ColumnViewer.java:764) + at org.eclipse.jface.viewers.ColumnViewer.update(ColumnViewer.java:543) + at org.eclipse.ui.navigator.CommonViewer.update(CommonViewer.java:515) + at org.eclipse.jface.viewers.StructuredViewer.update(StructuredViewer.java:1965) + at org.eclipse.ui.internal.navigator.resources.nested.NestedProjectsLabelProvider.lambda$2(NestedProjectsLabelProvider.java:87) + at java.util.concurrent.CompletableFuture.uniAccept(CompletableFuture.java:670) + at java.util.concurrent.CompletableFuture$UniAccept.tryFire(CompletableFuture.java:646) + at java.util.concurrent.CompletableFuture.postComplete(CompletableFuture.java:488) + at java.util.concurrent.CompletableFuture$AsyncSupply.run(CompletableFuture.java:1609) + at java.util.concurrent.CompletableFuture$AsyncSupply.exec(CompletableFuture.java:1596) + at java.util.concurrent.ForkJoinTask.doExec(ForkJoinTask.java:289) + at java.util.concurrent.ForkJoinPool$WorkQueue.runTask(ForkJoinPool.java:1056) + at java.util.concurrent.ForkJoinPool.runWorker(ForkJoinPool.java:1692) + at java.util.concurrent.ForkJoinWorkerThread.run(ForkJoinWorkerThread.java:157) + +!ENTRY org.eclipse.cdt.core 1 0 2020-11-16 09:10:29.446 +!MESSAGE Indexed 'RealOne' (28 sources, 118 headers) in 4.11 sec: 10,956 declarations; 53,848 references; 3 unresolved inclusions; 29 syntax errors; 171 unresolved names (0.26%) + +!ENTRY org.eclipse.cdt.core 1 0 2020-11-16 09:10:39.514 +!MESSAGE Indexed 'L476_ats_blink-master' (19 sources, 71 headers) in 3.09 sec: 8,614 declarations; 46,155 references; 3 unresolved inclusions; 28 syntax errors; 169 unresolved names (0.31%) +!SESSION 2020-11-17 08:14:40.899 ----------------------------------------------- +eclipse.buildId=Version 1.4.0 +java.version=1.8.0_252 +java.vendor=AdoptOpenJDK +BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_GB +Command-line arguments: -os win32 -ws win32 -arch x86_64 + +!ENTRY com.st.stm32cube.ide.mcu.informationcenter 1 1 2020-11-17 08:14:50.687 +!MESSAGE Log4j initialized with config file C:\Users\camer\Desktop\LoPoSo\PlaygroundYoupi\.metadata\.log4j.xml + +!ENTRY com.st.stm32cube.ide.mcu.ide 1 1 2020-11-17 08:15:00.496 +!MESSAGE Started RMI Server, listening on port 41337 + +!ENTRY com.st.stm32cube.ide.mcu.ide 4 4 2020-11-17 08:15:01.432 +!MESSAGE com.st.stm32cube.ide.mcu.ide/META-INF/version/build_ref file not found, build reference will not be reported into properties + +!ENTRY org.eclipse.core.resources 4 2 2020-11-17 08:23:52.542 +!MESSAGE Problems occurred when invoking code from plug-in: "org.eclipse.core.resources". +!STACK 1 +org.eclipse.core.internal.resources.ResourceException: Errors occurred while refreshing resources with the local file system. + at org.eclipse.core.internal.localstore.FileSystemResourceManager.refreshResource(FileSystemResourceManager.java:980) + at org.eclipse.core.internal.localstore.FileSystemResourceManager.refresh(FileSystemResourceManager.java:960) + at org.eclipse.core.internal.resources.Resource.refreshLocal(Resource.java:1552) + at com.st.stm32cube.ide.mcu.toolchain.armnone.oss.makefile.MakefileGenerator.generateMakefiles(MakefileGenerator.java:658) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1010) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:872) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:752) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:515) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:461) + at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:833) + at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) + at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220) + at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263) + at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316) + at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) + at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319) + at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371) + at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392) + at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:504) + at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:404) + at org.eclipse.ui.actions.GlobalBuildAction$1.run(GlobalBuildAction.java:180) + at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63) +Contains: The project description file (.project) for 'L476_ats_blink-master' is missing. This file contains important information about the project. The project will not function properly until this file is restored. +java.lang.Exception: The project description file (.project) for 'L476_ats_blink-master' is missing. This file contains important information about the project. The project will not function properly until this file is restored. + at org.eclipse.core.internal.resources.ResourceException.provideStackTrace(ResourceException.java:42) + at org.eclipse.core.internal.resources.ResourceException.(ResourceException.java:38) + at org.eclipse.core.internal.localstore.FileSystemResourceManager.read(FileSystemResourceManager.java:907) + at org.eclipse.core.internal.resources.Project.updateDescription(Project.java:1336) + at org.eclipse.core.internal.resources.File.updateMetadataFiles(File.java:382) + at org.eclipse.core.internal.localstore.RefreshLocalVisitor.visit(RefreshLocalVisitor.java:291) + at org.eclipse.core.internal.localstore.UnifiedTree.accept(UnifiedTree.java:118) + at org.eclipse.core.internal.localstore.FileSystemResourceManager.refreshResource(FileSystemResourceManager.java:977) + at org.eclipse.core.internal.localstore.FileSystemResourceManager.refresh(FileSystemResourceManager.java:960) + at org.eclipse.core.internal.resources.Resource.refreshLocal(Resource.java:1552) + at com.st.stm32cube.ide.mcu.toolchain.armnone.oss.makefile.MakefileGenerator.generateMakefiles(MakefileGenerator.java:658) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1010) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:872) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:752) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:515) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:461) + at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:833) + at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) + at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220) + at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263) + at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316) + at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) + at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319) + at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371) + at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392) + at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:504) + at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:404) + at org.eclipse.ui.actions.GlobalBuildAction$1.run(GlobalBuildAction.java:180) + at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63) +!SUBENTRY 1 org.eclipse.core.resources 4 271 2020-11-17 08:23:52.543 +!MESSAGE Errors occurred while refreshing resources with the local file system. +!SUBENTRY 2 org.eclipse.core.resources 4 567 2020-11-17 08:23:52.543 +!MESSAGE The project description file (.project) for 'L476_ats_blink-master' is missing. This file contains important information about the project. The project will not function properly until this file is restored. +!STACK 0 +java.lang.Exception: The project description file (.project) for 'L476_ats_blink-master' is missing. This file contains important information about the project. The project will not function properly until this file is restored. + at org.eclipse.core.internal.resources.ResourceException.provideStackTrace(ResourceException.java:42) + at org.eclipse.core.internal.resources.ResourceException.(ResourceException.java:38) + at org.eclipse.core.internal.localstore.FileSystemResourceManager.read(FileSystemResourceManager.java:907) + at org.eclipse.core.internal.resources.Project.updateDescription(Project.java:1336) + at org.eclipse.core.internal.resources.File.updateMetadataFiles(File.java:382) + at org.eclipse.core.internal.localstore.RefreshLocalVisitor.visit(RefreshLocalVisitor.java:291) + at org.eclipse.core.internal.localstore.UnifiedTree.accept(UnifiedTree.java:118) + at org.eclipse.core.internal.localstore.FileSystemResourceManager.refreshResource(FileSystemResourceManager.java:977) + at org.eclipse.core.internal.localstore.FileSystemResourceManager.refresh(FileSystemResourceManager.java:960) + at org.eclipse.core.internal.resources.Resource.refreshLocal(Resource.java:1552) + at com.st.stm32cube.ide.mcu.toolchain.armnone.oss.makefile.MakefileGenerator.generateMakefiles(MakefileGenerator.java:658) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1010) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:872) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:752) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:515) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:461) + at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:833) + at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) + at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220) + at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263) + at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316) + at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) + at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319) + at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371) + at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392) + at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:504) + at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:404) + at org.eclipse.ui.actions.GlobalBuildAction$1.run(GlobalBuildAction.java:180) + at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63) +!SUBENTRY 1 org.eclipse.core.resources 4 567 2020-11-17 08:23:52.543 +!MESSAGE The project description file (.project) for 'L476_ats_blink-master' is missing. This file contains important information about the project. The project will not function properly until this file is restored. +!STACK 0 +java.lang.Exception: The project description file (.project) for 'L476_ats_blink-master' is missing. This file contains important information about the project. The project will not function properly until this file is restored. + at org.eclipse.core.internal.resources.ResourceException.provideStackTrace(ResourceException.java:42) + at org.eclipse.core.internal.resources.ResourceException.(ResourceException.java:38) + at org.eclipse.core.internal.localstore.FileSystemResourceManager.read(FileSystemResourceManager.java:907) + at org.eclipse.core.internal.resources.Project.updateDescription(Project.java:1336) + at org.eclipse.core.internal.resources.File.updateMetadataFiles(File.java:382) + at org.eclipse.core.internal.localstore.RefreshLocalVisitor.visit(RefreshLocalVisitor.java:291) + at org.eclipse.core.internal.localstore.UnifiedTree.accept(UnifiedTree.java:118) + at org.eclipse.core.internal.localstore.FileSystemResourceManager.refreshResource(FileSystemResourceManager.java:977) + at org.eclipse.core.internal.localstore.FileSystemResourceManager.refresh(FileSystemResourceManager.java:960) + at org.eclipse.core.internal.resources.Resource.refreshLocal(Resource.java:1552) + at com.st.stm32cube.ide.mcu.toolchain.armnone.oss.makefile.MakefileGenerator.generateMakefiles(MakefileGenerator.java:658) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1010) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:872) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:752) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:515) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:461) + at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:833) + at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) + at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220) + at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263) + at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316) + at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) + at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319) + at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371) + at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392) + at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:504) + at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:404) + at org.eclipse.ui.actions.GlobalBuildAction$1.run(GlobalBuildAction.java:180) + at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63) + +!ENTRY org.eclipse.jface 2 0 2020-11-17 08:23:54.074 +!MESSAGE Ignored reentrant call while viewer is busy. This is only logged once per viewer instance, but similar calls will still be ignored. +!STACK 0 +java.lang.RuntimeException + at org.eclipse.jface.viewers.ColumnViewer.checkBusy(ColumnViewer.java:764) + at org.eclipse.jface.viewers.ColumnViewer.update(ColumnViewer.java:543) + at org.eclipse.ui.navigator.CommonViewer.update(CommonViewer.java:515) + at org.eclipse.jface.viewers.StructuredViewer.update(StructuredViewer.java:1965) + at org.eclipse.ui.internal.navigator.resources.nested.NestedProjectsLabelProvider.lambda$2(NestedProjectsLabelProvider.java:87) + at java.util.concurrent.CompletableFuture.uniAccept(CompletableFuture.java:670) + at java.util.concurrent.CompletableFuture$UniAccept.tryFire(CompletableFuture.java:646) + at java.util.concurrent.CompletableFuture.uniAcceptStage(CompletableFuture.java:686) + at java.util.concurrent.CompletableFuture.thenAccept(CompletableFuture.java:2010) + at org.eclipse.ui.internal.navigator.resources.nested.NestedProjectsLabelProvider.lambda$0(NestedProjectsLabelProvider.java:80) + at org.eclipse.core.internal.events.NotificationManager$1.run(NotificationManager.java:305) + at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) + at org.eclipse.core.internal.events.NotificationManager.notify(NotificationManager.java:295) + at org.eclipse.core.internal.events.NotificationManager.broadcastChanges(NotificationManager.java:158) + at org.eclipse.core.internal.resources.Workspace.broadcastPostChange(Workspace.java:379) + at org.eclipse.core.internal.resources.Workspace.endOperation(Workspace.java:1502) + at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2308) + at org.eclipse.core.internal.events.NotificationManager$NotifyJob.run(NotificationManager.java:44) + at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63) + +!ENTRY org.eclipse.core.resources 4 75 2020-11-17 08:23:58.261 +!MESSAGE Errors occurred during the build. +!SUBENTRY 1 org.eclipse.cdt.managedbuilder.core 4 75 2020-11-17 08:23:58.262 +!MESSAGE Errors running builder 'CDT Builder' on project 'L476_ats_blink-master'. +!STACK 1 +org.eclipse.core.internal.resources.ResourceException: Errors occurred while refreshing resources with the local file system. + at org.eclipse.core.internal.localstore.FileSystemResourceManager.refreshResource(FileSystemResourceManager.java:980) + at org.eclipse.core.internal.localstore.FileSystemResourceManager.refresh(FileSystemResourceManager.java:960) + at org.eclipse.core.internal.resources.Resource.refreshLocal(Resource.java:1552) + at com.st.stm32cube.ide.mcu.toolchain.armnone.oss.makefile.MakefileGenerator.generateMakefiles(MakefileGenerator.java:658) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1010) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:872) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:752) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:515) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:461) + at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:833) + at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) + at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220) + at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263) + at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316) + at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) + at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319) + at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371) + at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392) + at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:504) + at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:404) + at org.eclipse.ui.actions.GlobalBuildAction$1.run(GlobalBuildAction.java:180) + at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63) +Contains: The project description file (.project) for 'L476_ats_blink-master' is missing. This file contains important information about the project. The project will not function properly until this file is restored. +java.lang.Exception: The project description file (.project) for 'L476_ats_blink-master' is missing. This file contains important information about the project. The project will not function properly until this file is restored. + at org.eclipse.core.internal.resources.ResourceException.provideStackTrace(ResourceException.java:42) + at org.eclipse.core.internal.resources.ResourceException.(ResourceException.java:38) + at org.eclipse.core.internal.localstore.FileSystemResourceManager.read(FileSystemResourceManager.java:907) + at org.eclipse.core.internal.resources.Project.updateDescription(Project.java:1336) + at org.eclipse.core.internal.resources.File.updateMetadataFiles(File.java:382) + at org.eclipse.core.internal.localstore.RefreshLocalVisitor.visit(RefreshLocalVisitor.java:291) + at org.eclipse.core.internal.localstore.UnifiedTree.accept(UnifiedTree.java:118) + at org.eclipse.core.internal.localstore.FileSystemResourceManager.refreshResource(FileSystemResourceManager.java:977) + at org.eclipse.core.internal.localstore.FileSystemResourceManager.refresh(FileSystemResourceManager.java:960) + at org.eclipse.core.internal.resources.Resource.refreshLocal(Resource.java:1552) + at com.st.stm32cube.ide.mcu.toolchain.armnone.oss.makefile.MakefileGenerator.generateMakefiles(MakefileGenerator.java:658) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1010) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:872) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:752) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:515) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:461) + at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:833) + at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) + at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220) + at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263) + at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316) + at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) + at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319) + at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371) + at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392) + at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:504) + at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:404) + at org.eclipse.ui.actions.GlobalBuildAction$1.run(GlobalBuildAction.java:180) + at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63) +!SUBENTRY 2 org.eclipse.core.resources 4 271 2020-11-17 08:23:58.262 +!MESSAGE Errors occurred while refreshing resources with the local file system. +!SUBENTRY 3 org.eclipse.core.resources 4 567 2020-11-17 08:23:58.262 +!MESSAGE The project description file (.project) for 'L476_ats_blink-master' is missing. This file contains important information about the project. The project will not function properly until this file is restored. +!STACK 0 +java.lang.Exception: The project description file (.project) for 'L476_ats_blink-master' is missing. This file contains important information about the project. The project will not function properly until this file is restored. + at org.eclipse.core.internal.resources.ResourceException.provideStackTrace(ResourceException.java:42) + at org.eclipse.core.internal.resources.ResourceException.(ResourceException.java:38) + at org.eclipse.core.internal.localstore.FileSystemResourceManager.read(FileSystemResourceManager.java:907) + at org.eclipse.core.internal.resources.Project.updateDescription(Project.java:1336) + at org.eclipse.core.internal.resources.File.updateMetadataFiles(File.java:382) + at org.eclipse.core.internal.localstore.RefreshLocalVisitor.visit(RefreshLocalVisitor.java:291) + at org.eclipse.core.internal.localstore.UnifiedTree.accept(UnifiedTree.java:118) + at org.eclipse.core.internal.localstore.FileSystemResourceManager.refreshResource(FileSystemResourceManager.java:977) + at org.eclipse.core.internal.localstore.FileSystemResourceManager.refresh(FileSystemResourceManager.java:960) + at org.eclipse.core.internal.resources.Resource.refreshLocal(Resource.java:1552) + at com.st.stm32cube.ide.mcu.toolchain.armnone.oss.makefile.MakefileGenerator.generateMakefiles(MakefileGenerator.java:658) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1010) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:872) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:752) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:515) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:461) + at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:833) + at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) + at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220) + at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263) + at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316) + at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) + at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319) + at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371) + at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392) + at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:504) + at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:404) + at org.eclipse.ui.actions.GlobalBuildAction$1.run(GlobalBuildAction.java:180) + at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63) +!SUBENTRY 1 org.eclipse.core.resources 4 271 2020-11-17 08:23:58.262 +!MESSAGE Errors occurred while refreshing resources with the local file system. +!SUBENTRY 2 org.eclipse.core.resources 4 567 2020-11-17 08:23:58.263 +!MESSAGE The project description file (.project) for 'L476_ats_blink-master' is missing. This file contains important information about the project. The project will not function properly until this file is restored. +!STACK 0 +java.lang.Exception: The project description file (.project) for 'L476_ats_blink-master' is missing. This file contains important information about the project. The project will not function properly until this file is restored. + at org.eclipse.core.internal.resources.ResourceException.provideStackTrace(ResourceException.java:42) + at org.eclipse.core.internal.resources.ResourceException.(ResourceException.java:38) + at org.eclipse.core.internal.localstore.FileSystemResourceManager.read(FileSystemResourceManager.java:907) + at org.eclipse.core.internal.resources.Project.updateDescription(Project.java:1336) + at org.eclipse.core.internal.resources.File.updateMetadataFiles(File.java:382) + at org.eclipse.core.internal.localstore.RefreshLocalVisitor.visit(RefreshLocalVisitor.java:291) + at org.eclipse.core.internal.localstore.UnifiedTree.accept(UnifiedTree.java:118) + at org.eclipse.core.internal.localstore.FileSystemResourceManager.refreshResource(FileSystemResourceManager.java:977) + at org.eclipse.core.internal.localstore.FileSystemResourceManager.refresh(FileSystemResourceManager.java:960) + at org.eclipse.core.internal.resources.Resource.refreshLocal(Resource.java:1552) + at com.st.stm32cube.ide.mcu.toolchain.armnone.oss.makefile.MakefileGenerator.generateMakefiles(MakefileGenerator.java:658) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1010) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:872) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:752) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:515) + at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:461) + at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:833) + at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) + at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220) + at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263) + at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316) + at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) + at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319) + at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371) + at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392) + at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:504) + at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:404) + at org.eclipse.ui.actions.GlobalBuildAction$1.run(GlobalBuildAction.java:180) + at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63) + +!ENTRY org.eclipse.ui.ide 2 4 2020-11-17 08:24:19.592 +!MESSAGE Problems occurred closing the selected resources. +!SUBENTRY 1 org.eclipse.core.resources 2 234 2020-11-17 08:24:19.592 +!MESSAGE The project description file (.project) for 'L476_ats_blink-master' was missing. This file contains important information about the project. A new project description file has been created, but some information about the project may have been lost. + +!ENTRY org.eclipse.cdt.core 1 0 2020-11-17 09:17:55.325 +!MESSAGE Indexed 'RealOne' (28 sources, 118 headers) in 5.04 sec: 10,966 declarations; 53,931 references; 3 unresolved inclusions; 29 syntax errors; 171 unresolved names (0.26%) diff --git a/PlaygroundYoupi/.metadata/.log4j.xml b/PlaygroundYoupi/.metadata/.log4j.xml new file mode 100644 index 0000000..715fecb --- /dev/null +++ b/PlaygroundYoupi/.metadata/.log4j.xml @@ -0,0 +1,18 @@ + + + + + + + + + + + + + + + + + + \ No newline at end of file diff --git a/PlaygroundYoupi/.metadata/.plugins/com.st.stm32cube.ide.mcu.informationcenter/1.4.0.202007081208 b/PlaygroundYoupi/.metadata/.plugins/com.st.stm32cube.ide.mcu.informationcenter/1.4.0.202007081208 new file mode 100644 index 0000000..e69de29 diff --git a/PlaygroundYoupi/.metadata/.plugins/com.st.stm32cube.ide.mcu.livewatch/params.dat b/PlaygroundYoupi/.metadata/.plugins/com.st.stm32cube.ide.mcu.livewatch/params.dat new file mode 100644 index 0000000..e69de29 diff --git a/PlaygroundYoupi/.metadata/.plugins/com.st.stm32cube.ide.mcu.livewatch/saved_expr.dat b/PlaygroundYoupi/.metadata/.plugins/com.st.stm32cube.ide.mcu.livewatch/saved_expr.dat new file mode 100644 index 0000000..e69de29 diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.core/.log b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.core/.log new file mode 100644 index 0000000..d74b85a --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.core/.log @@ -0,0 +1,2 @@ +*** SESSION Nov 05, 2020 10:46:36.34 ------------------------------------------- +*** SESSION Nov 16, 2020 08:11:47.28 ------------------------------------------- diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.core/L476_ats_blink-master.1604569603602.pdom b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.core/L476_ats_blink-master.1604569603602.pdom new file mode 100644 index 0000000000000000000000000000000000000000..4f78b785998e1407f210b02aa3d1ec4d6c52ebef GIT binary patch literal 7168000 zcmeFa2Y3}l_dh-<_vYqqdO{B*fIt9&&=Hm7lH8C;nz=Vr@q!@=0s#|Hum)fBRjFd{ z*n36n1$(cry`rL`(i9ablKu*X38PaV z^DyFn*J(8o&;P$X>AFMef_QLU<&MaT`@Pd6p8x;jNyB?^r7}87dPe765eXY9M?^gT z&&hu@@Q()m(ZK(S2BP~5*F(xb#Y__-I`#hq_8*XcH1LlG{?Wic8u&*8|7hUu_-< zxNX{qaxaCKav5V(8S*L8EZ?Vv^|Mc|t#24qP!=c&3@WLsnY(Ca z?Vy@@4YM0UbYb@Vx`DH}Fx$m{QbQrm8k*p*3Y1iohl-=3yrED@L4mKTEEI~0iVuZq z=FX@)fsSRlEnv+B-2RAV%&#%38uh&eV(w^0PN3f7O0d#15vwB;*9cLGDR{-}B6idQ z5j*l1oP(`Y{Dl8fCdN3JKd7hp*k43^iXs}_0KPA?5n?_TiIn1c`7?M0h_& zzzbB5rSh!zUmF(Ageea=p{7PvZ*%%&hkwX?l*fU0F7OVM+%UcE&GD4I8>37`D(0h4 z7g4Dqfy|Xd(<9LJHGF7Hj}`H$)1iw`5OIp^dEIJd&nKVIaL-zI$z5k&@_OJr&L5wV zDU2hB@v&%nTf}*;;CeGgbwc@C@R)^j*U9UySXpl}6(-L*KI`3*O?rmhzuP9=w27~= z9MSgbn23h`{f>oBhhA=1bTSp4-BxQry?`I7i@19SbH2EH$Kbz5)i2fCPidiX1qGpr zRldqlAXr#Z9z+AGNW6q(o>w8Rm?2^}y0<#G5?WQB& zyL^m#f}EeU=67o5&s#8iZf(7^%vS9lYt`U`>DzV)PZlbuD61?f^;d<8n?3^Gmyz-2 zEm#zqQ9tkGk$~cQKadO0r1+%z*qM{F2<>E4Xkp*n#e;`bn~fb=9QD41%Xn|baxv5S z1MQ(81eb_(b2@`tr1P_)gC%R0=jRX+0V(Bf3AZ`DTnD{o*K>;;*L6SDr10QlO}@vK zR~Ljrk#KVT4m!q5Mck`R2GxKSH??ZIolW5y}m3qa4$XP;OWo<(O`SazooF$8>3Y>AgV2yYCk9 z#&_@`G>H8_49cH65Mxe;KNGM64(6q1{T^S4IZa;wtN!f(?DfER$<*e`DyymOO&Cd| zw-}^Sa&qWgaLJUrKbW&&%7FGBN{;mf{3$tsf&d+D+_d14WA2&QKb@`=1glCz{&L^g zQh%tdVU9azaCK>R-&CeCxzZo1@|BjLa3FeEbxfdOEXd;*1_bl% zPs+(%?9a{3rC43sx5dG#?$2Xx;BiQNMh4m+wU3{})CSel_-4pu!cfDT=#3bI$E-K& zOo*(f1beI2`mdOKfg`5}vYr26;#B#^(dar*GQ}SnI)nypj5k}uO9$T98s4u0XNX^G z9O~M$NQfi%$voP55%Uyqm1pAi6A^dBFve|!O`d?b2xE$mMSOI%h>M>uVjmWW$%u3; z@9;{XgZxYFv|_IitH8|4PlZ_hE#lciT!cPrEyjs$g=h?fCKsU$M(wNS39;q@#55r; z#ys<)Ic=3zdLM7={b^vv$bOm&XWuPgC8T%Q$*)zxf=~&Jw>jws40GAE9su z@78d802lLcGxS<3xHosoJFz+#LEcycxaRo0MR|u0CIcsV2RGWdPr`O%>Grz{y>^+n zmOfp3(B_6*FEi-&9oreWj`>$aJ&y-0xTAqPz(f_IchJN|eeE*q*H>CKRtoIE z?F(G!i$croYKV=CofFD`xOeUZu6Fmg?~4Mn2+*kxQQC>R^X18W$Cw{S9E1MWY4<1z6kP;18$Nm+p@f)EL>xbg)3q)&y8Io%hGSZ za?zRo>+)_N33)O94m&SmCji%6Cu-5I29F?M@*lDHU^_z)?e=jTW8UV%no=y*TVj6{ z-tVR&c1FZ-;JZZOjy^@=9jssOpEr};1btbG?%x?S6ZqItkHLE`x^3^{gG|&BK9KSqFqp6`}#g&J03z726>Il<1Klk zpFm$6dy6bfzlRPr<+c6Cwnu?0&04oR5sUsmWwR{XGA{h3i5sioE(Y!f4R@|-*Jw|_ znf{~7>>ixB_XGEbws7Gu6>gU|Y~05_2JZ7V?ttF~drya+Z-TssDf+seHv;!_4L73y z7+i+t#Cq=hjE#HYpTPZ(jXQ9V;8|63y9#h7jUN&F7I5Eb3wMZx+i9PM`vP!bH)a@e zm*_~x8hzKcqaklUnL|4-V!r_H2kLyw{?f+%)WUV|#9TjC>;H#ln7F84tN#xaS4Ofc z^#3W(wuL*&!tHRDh6{Ui$)fx_beoB5*|U4cH;|Wm4Tl~?Ec*WxjC&}sJx3mQj38iY zM;#VexY4U00j@Sr9`=%ntM?D+|0ha;bv?V#|EJv87Vc24VD{730So@nRSzBaM#TD3 z%w718w9A7C-yJ&~@l#3jVE&Ta?bq3IFB=5Bfi{A#P=F(+UJLd^-)8@(wI^3U$bFG4 z+p@k#3^VoJ?oSKXy>kqJ3g$sXa;y!KRx~3KYcdCtB zxZ1?E>{=B3im~A@ioUMriNHO*EnN6Z6L-Fa>)!bha4`lkga5W>xSl&YR$@ zch~X2JxRlj>@UZe{<7Us7Orb5Y|5qTjwlp8W8$KIbv^qc=$ZQe$K;9uLgMQvc{r@z1f$b`yyu&Qqi~|;~`{!8TUaE-VU-54yF68~K zY*L6#t8VtfNVwGhW86l8?a-cwSBAbDw#m#(OxpzSvb+lx&!AvqAbJF$)YD6wTgqarj!bqU$!fAJcITA>MFiM zIO#W9IPM+8fb*m*L%&D=@)vL(0}kC=Kxn47qUus==8RLI;fw;#t6YSCs^0$#I4=Qb zge=oco=Q!gBn{^X;CyJ~1RnVdIPU=m{+I&e?9%imVOXBDw>6x6;J|N~A$XO@rsG!Y z=PTiT`z%?4aeg&%s>b@N)cHpAKWji6a>rsw6T1h;HTd5FQL87J`{4gly`|k`$r=4G z_(gY`jWf|42W=9b-8t|t@Q?AY3-=^7u0+lYN<@3deJgh|^b33DuoyevUli_qQS2)( z!~$Qa?|?BSbqxz=)Ya7DC{Wcm`^fB^Gjno6p`ubB7T)`2pPp^@4>W)1dpccfsdRR4 zXJ+%3N|>D%6!-&y5Ex>4?R60MjzY+*%~vP&5%6rd2L=0;A^Vs_Z}$HZi1||XOTJPv z0RJT1tSBrA@Or15w}oipmecp}?7tUGO`0sU|4p(pvQL?X8*4eai%g|MVNEZipT%67 zc75)hVd{|oyYGPSwu6f;#5|?<4{qxJGi6R^Jy!X!80MdZOH_}kcuFKiW{dvUH>k&( zZR%5Qk>i|b*sKhNvm0g{H@DWmxVEORtWK={(i$@pom3veQZHTT?Kp|0VwJl!6F6Pf zTTV`nucoH9p`o(2e%|Z`+V9XeTZe&TZVrQ!|0RrX;llda$1Pe|3(k9I^Qt>b6ZB6a zl4wbmfPwH61>q;gG8cWR{Yk@sG=W9ORn?vVF_iY4(gdmsl{lKx=;U7#M~9hxYOPbv zy3%;rn$@Pm&|3Ci!O>tWW!N_x`XZ2hG~I{s!{g5Tx`nkT&#tK*6bRz4Z0L~EVT%_J z3d~$I*{f*rZz@F84 z*mLq4&7R+bJ!}2i)ShZw*C@Puzd*bJaUj9smC?(EcX z9UE8tRaMoMK^h&58IwH>POAHn+1RL%otHhhI(sx7O8V3<#IM!xSE1ex$ZPaFeYv^* zZqEnf+GF3(ZdKl4KLx&mVn59d_<(XSeLTr$_B&_iLOyG(AVkfpBAN5;l=RGBU7vA> zK%WoGD^5F6coWCco*mB6)QIsQ*0fxAVC~{M;k_Ge``hn@*FOsXKSsP;c<&sK|E~$} zsaYo4!TV40dT!9pnN5oa-A(o2R(Wm0}P`QZBe_q6n86e`W!$1sc2XWIkI(ax)DX#Zz z)xnZd?53JKrvx+fz{2`PHBbeICN;l^dqH@913v?A7OtPh2~WSiVr3NVi+daTj)$(% zy~eHPBJu4KM0`fJEYJF;QY!Gip#9oB3+*xPUKP)0eZ=R#D7@>IiP)-7h3oe1LL31* z9e<99pVvXeU#qBdxg9U>Q&bpd?|wW$*sb@ZH3G${nY!p zQg3o!O}O4bh=LJ-zte*!6?!w}-3ob6g}kpo-np8*|Aqh3^g4Ldh{2;+ucqG6PkXqB z1wT_@Clw|~&|6@VnUMPr_wm*rK1X^Raj_61KSB9;O>c)|Kgc1nSo}|#-t2j-@Sv$7 z7^81TKYOUmYyZl5tXrL6J?;yI3InuStKne$KjBlEDSk%_IOt0djL|m(C(K4M0_aW` z!*NQ&aY`u{Y+)q-r=O@?Y_rkZw`UYz^M0%3wsP`;#4*n~=ih1;h>NP;UAy5^i}$16 zzku)hz6H68n3^#fW0h~SP0Hr~$Z{3Z%?t$7zC1zH8~nn6q4+O-L)0xIEylWDEU#x3 z;{PNr8dV`W+Sf5I=kgEoHTsGANxxpn*JDdx#Q!CF* zqw>0)$f=)q^Cr$>|G;m4UkbnZ{qfd0*6R+_Zx+n0mqP>7Z;JRHz|iI!Y*&9a)Jq6W zFOU^{NxtXfI4GiBI^RpR>$l^0j)=ZV?@!@}JWH4@19u3#n~yPBBtN8t#VLtjRj#J1 zyzc2)2_N($$~S2I5D#WO5q7bNUZd9&@u02~67(AVCS5n%H}SKac`znUfnUtzWBd?5 zvSR5B^Ru58JLGlti;to#e52@$Dk!u<-hpa}Q%;CF(mU@uYss&4j66 zdz~8o^T^Xd4|VRjU(+w~uv)kW-((ey=_69@cJmFNcMr2oDP|J+BePw>XLz1g{KEfw z?iMkZ62E%8lKs8+`z7G_HVX#}PIRcMWz1d*48O9O~g>cu7JQSqsq*Sk4a z)$?8&2bKpcx;uFR5R34kO1a)k`6PYw*OZ&mkjuycK6D`B^OaoCi+i!uO?)@u`Q?4# zd7Efp@9F}P?4j~^7OLxICRO}T6R|5qnn$c8kq;l3jc6+Q;H!6%EjylUb8`3P+3+llLFw|`dv zz9@n{!0zL!-V||TW?_!`tcX2wIPllt*n|1ze}wDW78r;-3FYPqk%zJHRi}$MR9f6& zw~AQbg`jmd%HJbmiysy4u}0HQT;RG2gsGh{D0JYfs-Np&xl2Z`$f{B+i_H>zCkqiMqZ;YiFkm zqw?P(?%`dgKSjGzpcWm>ePSK}oh6`iA?VDAK<6CL!SiMh!-ugS{e#*kZRAH<@#DW9 zbT)#{BG7?O3ztNovr2f+{SDV&FzJ}P^=&#ui_wO0-?Agd7DWq@x05&@s(0MCjK}`_ z@#!M&k!4hl`VrzM?CAtk&PL(7X*6O2VhJMdcis3W;&$Mijd(Hk`aRuF z0P7;M{y+!E?xEL<^I)3P&q=#|nSnifU$c~aUbRS}eokJ09qS5be(Qc-ks;eN=?&cowxU#!3{tM?|;|t+}T2W#P?_a6N(b zEaIV0Zy~N@Pz|hlb&e~>n)CO9lEa=i+Xw=*GnT@?+88b!S#1=y)we}Oz2@b zuD^ln!3fv0Mb!6l9%2mG3}yUA&);bL9fIpGvwX&YEfKEg2zS3md3_*_hr-JrD(f+R zH|G)2TU9-p`p=d1gL>f5?D{ZSKi=3Du8)%ScM*| zu47W;kRNqM^+RpIdvb*9#autai+b?Fo|~0NouPh&Hxm(q|7O=KxqgH<8`n>aaQ!$D zot}mITS468`aMd2njiCqgmKh;@E@>mIZveiBd9;ZX0`|S&qbh@40?Bl(KGAgL=kWsncLX8uflnet77y`aC`E!T2veVW&ghx~G$D$ASlKO*Vr zzut?0FVJ6eFt0rO>xD}`?R)#9m%OR(fAwB2uk&*So6P&C&ig0!`lApB7UMa`Wohy) z73H{n8=6p36|DA^Mn!dNelk?-_u*D^s0a^>M@41G3={kXLEl)rTy~_>&XUPt4{Aq6 zdCW(^qoUg5u-IQPJ|u4^<6lupxjzsUg;J9AIDfgns-!?>t*G+j^srDdGFJM_3w`B5 zu!gMm1uH+H@B_;XD4*R9dm~3;h#&Z@tnvr^pforo6k@etUt>jREFM&g8fIvZQFCeY z;cRATLT%m5`Sqc|l7`^ynmGmY>yDp&LR7B)q7Rg>Sul4|1I4H)RbP5LdmZ=p<_cr# zzg0iIHIg*S4su|lUkHQV^+CZ){#(vxiH3;%No>D-hg{~<#|7R`fT#LE9v5yQ zMGuSo0uI94j`+5uc|h%Vhn?@t$F*I;6?cU2e1J}K4a|G@gjCF#f6Bo5swri@PiQJUlOjfY0mX`29m#zrE_e4 zm1#h-3>eqq4CFWu&SEX?SE(qqHmp=s2P>{e;ic7{7|J7Y9ty3zknAo>3 z<7#$n^b+3V8tE+fA^XF7LeMIC^Ohhvh9jabDHw;!G#!pv4f*N>chy{OZ-WmDk31{X z>&?L2Zp;;EC+K6?ZsvVCMC`k5QQuhi~u6ibU5Zl;4D%&t+aPz66l|edCyl$j{T6s1Ryz%M}#a) zG$hkZ|2EKn8LN^ATrc|?3b99wl1@F%1pQNS@A)Z>ei>(z{5OE6hX9?t}r~ zN@)aR48|4RddSD0Sib#{{l0MpYi8qDza55g~Dj9_F7>sZJJE~ zEfAA32;$d3n(4m=`dCY#geA`=j6dImJhuwZ5wOHa{gUwp@WxOnhyDsIc|Nsd5XO5r zMjF8wgTA@XpuZpw_E$YLl*{Py@Wxq|2Ys57K^U8Gj5LBV=6%q=F-)Gla=eT^g`%jj z1$nTq>mk@J1+9K2Sn~V^;!*}-Y{xOu2*#LC;5OQs^2GbQM|Z4Y0Ph8i?e1F?7^qi1o=};telxg4@V=%AD*=On#{ap+G zA)zbeiI*HYvxP^@&}H(5L3-6Z#A9 z4Dd#Q=a;{+zZmCd1Ci&+E)x#7WDyClUrHkwV_-9Vzry+{LetKc?IZzv3uh=hbK;O- zDiF?5h*BnzkT27?YK+;1=kF&doK13^nQ#i`qicoe5{>tkArtJSxqRcGPeq<_e=Q+@ zOE17649Irj$icy(A!wVB|q_L&t{M<%L3&y@YX% z3-ty+9I@Wc1m2rWL&vlFm4p?R3?kti93#zmsla>Cln1_kI<8^9lrfd;TUht?5-tG! zXSs}%zA4X@mJA{R{3alcVC1zIVi@+zQo`(4$p02^g@2w2c|0x1b2;!Hr&5mkvHF#S zTPztw!gV-C8o|ix0=z3tdEyG;g+=BEe9bA(O`w0jI?v;Nu79gvNqEqbK@h)`MlkZS zg&3X`CJ*`=T8Bw|4jDGJAP?66H>ifC*_+j`B%nW3GKhpnaf~#Ak%u|q@J3S}_`!XF zg^|Xy2~UCk9b87Qp9$3OH#Op&g19gB>y0A5bD@au^gZGqB7VXSA@YC1f7mJZpo;vb z5T6n89kKrIf{h%sKNCi@ zj%n!fa(~DE;73b`Y|jZuBN%yuum|mUQ=iBKITJg<-cJj&_bs4*a|HUPz3;JP5DCy@ z0@6%>80dfElqb=EJkuc0w~z-j`-t-V4!kQA9^HT6!S+~EP=Xf^g@#Dy3q2;ffhA=T z2?u1FaSy}3x>AAGtlG=|()l&2qtM%NBJOK%SlKcTiAVZN%&=q<;GffsGX^-XD;(9Y zVBI46iAut)OquWE!9QP)o-bp43w9Z0l1S78)^wD-GVfrT;zhgbd^Uhqzf_~I^zS+E3 zBp!gr?AhVM&E#_{8b_agoq5qABz2eOx`h*GCK|DiO3kyiydZ+4DDFrT1# zlINXS$Z%H+`o;WzgBowJ+>Z7z*lrK-6H2FS7m1+Bxahk_cQo4r@^peO(AG1c8%KMn z1&%Bu^&5s`wTH!^0W1piKM`pJBM;-C(U(gcZa1KnIF*JW7=-9em|1Q<4oO@Dd^OIH z;~-fme7u!-0q80|6VJdgWMTZ{g*d#uIo^t+Sx0R3i+s%~C!R^$0A4AC;n;?h1G<+W z0*eA;B8_0=!7UuVLgKKTz)xIkkGFKLBaOEb*9z}+v|S2}zq6pCJXlpx8Y-$R@TsvS z;opELWfO@QLr@yQ$Xg@?*1%FI!TskS<^#-O^?4m|KBQa`aipw-gT9|+r9k#bX#^t= zJ|r();h6sIIi3f5-kFIE&}~G2a1ZqBXBx_mO!)$p0e`7&uTKF>$|Mpo9!Nx*anAzo za@$^$KF774LUddoCg0=0fe)r2+l3Ryve!2(nRr~1h%|zcw+wx}+v&eMbe7|nK8#=y?GgBiZ^$`;sVR$NWvC8(%>Oq)9~9*N6TY(&2$oJjp}eqH_~teHG`K)5f9 zZJoYZ?@9eZQ_4&-2}(2lyFveHNuTA#cq>ULKTKO$BC_1vA1C#JyfKjXGsVwOcHs%Q zBY``2%2@%G!w@PU2j5B>r^o=|*zXP5F-6%>~QaR;>;w=vat zEol>@H^l=-v%BDPja7%C}kB%RJTYo z-s`~IDDk-7F`h{37A|+V1QF^TbAku4|LM}J6+c^T`73=@!SV{b+M61IQGl3+=tf+M zScA9@aV@d+HwV(kN<^u1k%Yb@={&|X^3eAM$7=Uef5+{$O-NK8UuY@`v4JhYSGMv2Gyz(>-l>}N0liloE7PP@AVe7pue8WkTu+GVQn zs5XC*!d!VGxzSfESq0e@rJ0ZKgs48kyg!EXWRsr@(b)yMTK|%SHQ@)}1|GFT+Fuw6 z&y<|-9z~S0iX^fvq!|zWP4yEJkL)h_1zekEu0BPU!E~?=el~y~v;hjt&kt0#gx;21 zURFYT1pCwQeJfeH zUXxJY2u42Y7vB$QPYK#bPBuY(ZRgEM>-GLM@NT1At>9_(o*V~Sz@$L`DUD#{dx7_h zs&~>4_(=N5A-98n@-z-Uu>SwxWlSrw+y$l9N-O&rJg464BgEGb@eZh7cZv8zDiPs- z{`LU*k~>Qo2`f1Pu^pot`It*jT43tkvbW&ud9@CClT#rtd@6;A^-S{WdhabUDL-K+ zBaL9>cLLr{Tkph2a$E$xEB%G*J-G+?IG1Tfvo~sI$>>v*tRflxZE`^IF+_+db4|HX-}@)mI-bixJEZ6ElPiEXuMIq1?wJyk zN-#Fk2uA)$;BD391|P}(2y(Yn-_yazRHh~6w*4yZWnkx&zYMRkP#p`&eF~zKmFqLP zUh&}*V(N*eUqv30@nPJ%{>j;{ld%`%!OFJql;DJS5h5@tFgDT%Mt%|SezN^4@sT{! zA-9u%RJiV6lFtGkW0+PXxzV4{mo=o^pw|PN?uLx4@gYP&)7&K z82Qz})AbHMk}qnecUynqddK|#!Cp*D^0CG02Wju2$%s@u$-NO#%F6acX#^ubB*e56 z)&4Zp3HcWCF^g$HD`V|{b_cK2O1DF)(e=^btMm~JwvAUnxglq3Q>fNS?+9Syw zd~5?Bs*Qx%AMZIW2$oE+1V=rjpuCcm>y^?7M*f+2pOIzn$O9ikz9tLNfroqI52B7J z@cvobuW5Lu;4&ZSJ0%VDq|98$ltwV}{{>vr?y3HJA>Rx3I)THAeU>yll-2o4NfO@m z-%C8!!!{~8Ay`or3XUzUC@QilA9;wMY^e(>kb;cL=xNI@V9Ud?(fcQBFak|V;@})HL zu|fA>Yre3@8?2j4A^%lj@}Ca8S7mwI?}Xzi3n07;B_@?%Y@`v4{O9mKr;t6~AU;y+ zP5&28PdY${+$+Hc_77Z*c_H(`eqWZu!tl7NifVq{BBK!>Hz5LpLJH(cxsDHw{5QbI z7v}g9=b@8S7vv_o+B`1hD&Rc|Jghskh-Vr;;cY|&CI!ac$cIM$yF%0+YmYC9kCY3Y za_jtu`~8%=z{d^X<9Wr0W`BXn0os`#tn$m-(KODYcWlfqV!I; zl-nUI=9lz6hLp+7-@*MMJ?ui1x)v$0)0FK>571-nXJ&hY{kO1Ql!EpD_0av*FSjl) zsh;Fb8iF}0zTMb+G45eNrjD8DSFS`HfQY>ZJ+U^EiuzASzN{CW;wGJl^1D$M@0RMl z3Utm!d5jA>e222=uTp(D54%Xa4du&3eD>4M@`Qf{##S@X-Y;H;@ih903ow^E3-ifk z)RD9iVqhCryodLW9WBJAC7?42-zmCZh_lh&{(VOqh3PW%or-^?a|-mI(g;TWSD+h` z`sRKR^^mgBX?J1v)7N4D=>OM4Zxp!y|Caha+1{w1!F0&(rDZnB55_2}&beKsB8^~R z|A#n!llqPZ`CHIVoq%??7xcAum+A%X1(IOvxMt%+UeZH%OLmc(A=8WttP^S#F8SS$ zbLgGC1IAQV4aUoe>E*-xj$V9V#2-@c?45vH4dLxD75o3zpQZSsae(G`Ngv!0HNTrW z2s}vHMQU#xBhCEm13z0#zf0|amNMj?Ylj}N|8G5PnnJkWwef7fn+h8u9Z;a}CQ%xJ zx5m$!t?lYw{lne(Hn=yi0y~91y^$BjBGhEJ&Jgzi0^}U z{PsBecEj-w#COp~HzKY_#J-`P%I28+|MrLMVJ4!~Ionxkh>00KLx|ZO zv~dr7f9l0TWFH!4hf^VM1LQ@UX8lKy*RnvuTOctBg|U%FFnlS%yVSm4LVTniZMMT^ z`XjS*wuiak;~2c^XI(QsO8x%ILPSgN+z!ZZNm)heA{=A9k6`%VlTJ)G<%ZquQH%As z=&(CHtFXQrc<9T*Y*BF$ zZc%80Q@@*X7$W#iB^|)F<^1!#y z+#-8!nBH;!e|?7J)NW@^c`d~QFAZ4#2l-av1o4Rhh|+~f-H&tvXEl6i zcXfv=y=eBA=D~Xy&?i!83E!cIt`dXt6IL412!?Me=s#xr8^TQ!x*i}InmCQY$Ejlj-^Q(zFHyXk5v9fmlMzbJ+PU1ZH2z=U(!ZP3@X7` zNFx}&6G8tG+rJQQT321pFn)1eZ|`X%z{i(NOY*_%hb(8nUxmp8J~U@_9zk@v%^d1tZP%LmJ0aELvE(Xkid<;&k8@0`EU<;z_{?Z??pw5{!*Bg5kq>dcmV= z{gCp3kF?Paxx@H(-v3Rj1|QEcEh)F$cYylE$6#pDFj$NihvR#(=u*hPr2d9^)3=Bp z0cQas#`vil5O2ji0%Mn~6rAgU*j~~+sJ|p1=A}y4+`cG{VEE9-o^+VK?}2R(Z7=)H zuzGHQypKt)xLvg*FKM3e&PSBG7HOx;G~=BIyeAbNjUPWym zgZ_yE^TYF4`MKWez&Pu3z1*V{KUX74nFYNoB<(UTYWOY^qQ23bN8)@P;**endzkze z0Z+}LTEk<*BfLitfk}a}kw!3lmkZGlW6z_AkF@hmyNk%bV;+U?t#}`}l4&)Qdu(;U zAvfC{^qm2pnnAYpG~)H}v9PuDC=uV?gE=VP&z^NQB3y7r1)>jq-@S-2aGN&J6?D0voX@8kGGMelylJI~}FcDz^mE51tQw#c%SW*SH%7`}&u zSY&8?fL_|$PCoR{O%opuyWb3b%x7Af-;s6`m{5Q(Tav%^%gGb*@jIgAne|I)=3^uH zSYfw&viWrAzWcy1{r>{I6Sz$4c&go}#{*BwD$>voQyRhWVeRJR6s_IUdSzuvx%K>f zu%yh7mDaLKoTS%M(D%00imfhxdMx;v&NSsZ!e&}Wkn)@Lr)fZDgdWm6N?p(il9SR1 zh7a~}@>-Ee2^xQp4bm8-`zKC4q^ARSEak%ak5Jz&ho%)z&=|H5T|4&C6!SH=6#Nr;U=_9wf zJ_bk7M=|(HVVceKVfG8*`XE1<-V+i1dHM$U#9I*Ir_(WKO}`Y!A0R#~Y5pz0WG5KU zt2z+r$H_FX3?FQA@hxV3(71@k%gxt!(ocZgin(z643pbgADH8+IuPk6;aJXj4c~7< zEIHJy5A1Vx^F9gJ)|Vq`pc@{#mCp>*Rfm0I{(t{2S%&>Lj}Mi>>qrzYN{ zhYKy)MLNbN=_|ObK}~PTedhQO=V6oS=tDBE3d1{3c-NlVCZ5y*;a!6WObU#RG=eb} z>o}(lvB!tRNBWsgKaKTHjeqC(Fdg&%wKJKP^qX?Mp_n$vk^KcG*kaRoDg8b~DJ#pB zey8Fi8GJlouQ#wxFkjBRG)(SWfj7G?JXQ6C_k_fx5{!*Bf-x3z$kT?}^8w-`{Tip- z4*t;u9rca*|Jnf4l5%VHjeAigxUp&rPJFzDC}kDtkSqOF#Rp94H1mBoXaiK&>G+?C zcId!+5qOi@#Ix$Vj{!Qsq`=re@u4vm?f>*)T783$^e3EhJNXZ*Z|whHOGb*ocCOX8 z?3Zn^+25Rku~sS~>?~~!;@QB1y`=lGR}OQ9UU-i0xoF{i_E$;sVE*F$d!D`Ub3)A@ zyA6R})iL439A!SQ0)D7Y(AF}c4~O1=gS=RqpwP0sQtiO={vp4+=zV#&aE*K$a?7Ih z8&!LrTz=sBKh-tbeI~{WRBrc9{=SN9INk>~{NHvVF86}G|E=?tf%*U1T$wL?ylDDC zvnH6YeoWu{ibojUEx_JmVMNV5p!m|}-5D96FS{KncZ7Kd(I?57{wPJi6J+j+n4r<$ zsGi^B@dSOTaP0U>`b^Og-0@SQyt-_xzskhZ`M~^tZHLHmn&TjcobvnY-dFkw*D%;x zh8+J8fvB3-1S9ZzObhQT$QTMd#e2A3bv#RM`5m6<(|Q39{c6S$w%jxNiEK)-eu7Fr zhYQy)u(b>&D=tUXc+_}NmmBl{3-?iJWp|qX&2fiA?gff|Ddt?IvZ`QckA__pEo<5pfcf0qZ=AcLbmmVuug z>b!N|jO91Y&?!IOZJvUm%UR=4ALu7CPBy8Es7VLRbyd`VOY-CSzYD)<3r~~(YbF0# z!nFY7sf_b9ybI|q@USCIetNc+g6}=y`r$ZvEWbySX_a)ye-rrmSmq0>57Yde@=O2e zePs>g{}%jU+@M0#gluj8y03Qeg8D=Gk^}Dn;C&%Ww2Y_8FTc0!8j*+k9{{}DOgIr$ zUDv$+=~+n%zUN^7sCF4(|Mak^3J!jr2S4x13(Svv4ub5ztjt$60c)$)jYH~Z)3Ao$ zYYF0sh*u)6K*UD`dL4y`Z_W0?m!W#$UScn-!5y*-@jFE9bvQ(hLrfO_tN-$Tb52e{ zMKwKZ2EQ&>xA28}n&$C6VIoZJbWeh^n;Y<5JIoC;9R>+!Ed35H)Ng`^&qQ7 z($7)!pNAcwPBOOJ^s7=;KT3Sy4T5Md-dENm&qs)#+xdd#{XX3v1-wVo*YJ9Yd z10V436j&e4`B2(W`aYBCQ}*by;HTO_XceL=dg6m22wX4IIiJztcVW;zjttC$Rfwv5 zL~f7J?Xz7+)XT#%M>rq2;})(D?;d=!j-cbl3)g&%588D%$&08%P8MiEijS8yewQL2 z#<40ym9I3vV{Si>+O9A7xKHM2fe(j1_Qoqd@SfU9PlG%;XH{6`V!7cg!5iRxA=Ml*fb z$KFmV-)G2&lkHejbX7!UFBXT>fuml=gO7{pEY91{PqCd^d}!@u??^>|1L~y=^nu0B zNJUe2M1GoT0bj}%(cgK4152VVS6?PSOp;r5bUoXbV& zC#vJ+f;%qGS0nSq+<|<#$hW}G*J-h8Pr7}s0v{*JJYjs4G^-DiQ+^-R$jAfzdeFbj zrr-W;HIAlyXEPrL?rFQd#~>fttO`*bHbiJAc>e!FIs6RQhsB3OALu8b5BJV&j596( zeXXBOTcP@O_;2@PD&HZ(o!=4p)|zaHsCKuj@vp9r`@n~)yRddLwkW)RB{?@L`W^92 zZTP)*YCH>+D5J0K&+)Bc$!{k5H)_kq^DS;yt~jj~&aP z?|VSs?!TjAI;sAX_V@%1HV!3MMqF%`1B82hb zbmnv&`rdcF;sf?)pigPfCFRfW^@Vfxsv=!`|b^*;E(y0#g9HdOyf{NBg;+&dc4u3)3>{xEY1vFnlu{I&7ZP3`M^tv)_c`dSRTcmnzQ+xa%X zDSA=LQ6H0`htFi5R`kGCLVWz$Q_)|D`ar+f-kJ*v@#UY&KT~@J|5Hfu;&RSSU|9BlX5U0%6~1zn_ebg0{Vz%c=rO;Ur@cAtoWFYd}kpa zq8Z*BDloDSvkyG~w`POP!TM;bQe*2>z!?>pXb9TO0as@nIn0`yS)Ru_*$%qj&iyRDY%llnu^;~#pB=^b zOM0vW%`Xt&fbWJM>o6V1=+E1y!)MP&oPo6!d?Wi1FZO0*?@3SC(El2!o)5_Jju_Yg z`TfB4+Ekza(C*I;Oj7b+f_#v+{kL|$7j9PbT+MHFNQ3;KM?t=~$|*lp0pl-JbdLtz zslbOVnBn<2W$)^}Tpi)l8s?f;vD91Ad>>rLnl;NZS%I=BZr5e9WkWX9JIB8Xc_JRF>tM^DcwtW=S zIJ3|{wtAd@g1M;xd=h;*-lYQ3OJ4&0#j-5@E_hwL53qa4h+GcU4nNod`~Oz&kY!rJ zbJ)QjmONs>m%zK)#+!Gfdha3eCC8O~kvf467zdkSUY*LP+X2@9S8tIym=B(hvfM=# zRRwnEge;KTfJftghe`~13iL0NW$AZbf}+0@e*KSOrr1uo9{?WwIfcl0rqmKIYNduZ z4|tEuvh+Lm4ohw$YKE5Y8svjdFvHwWBgl>S|E$)>u{>U4x#{sGJgaRjo3Y$cw`=q< zM(*&CNgaGF(d6DeIC6cz1H9K|8J4>_o+UWxIqEA7&jY+qG`tR)+%IVP`XL`|(F}8o zBgp+V_|V6z><0_U&hea;zY3elEy0@_@qEo(nEBzE#INvL%#QIlsVt&dLLmKoIc*b0*QC^dRfM9XHI!d#WSAtUtHkO zi}AdrHcy_j%+`DKp&DN=g0J5-zBV-1dq=$gXSEu$+IG);V3%dEpxDy7wEO5;8vT0k z0bgo{IRQ=X--iw}1$W4u1-wgTiO6`S)C%uL4G-g(jyWb8o|F1nllvSkUnTNs{r;RD z5#+}Ee^xKk_+YzdxeF%-gH=BJ@eOWg(Q^Hd3ml5yj=VA<%b&PWle-1~(s2y%RG(nC zGY6g}IMp}yrda;0|I@%5C$Z@F#A7wNw`%#|e>-aZ{E4e0$c^{^tVX+`V2|^d5A4H` zeF@{sc^>EMzYcWA@*)46I6#wk_pni>Lv_?M#%Zgk%QBI0NLa>sPvd_9aH?#a+4~ia z8c*W82<{G@gy)?F!ZTtkk0(1&ZU^oh;7(S!)_NJsSL`bdI{S@A;3eUi%BK+TNBkG! zBE;(vFGj3IoP;)nfj|e`%jj?~BHBuaHxV~VjQ{1A+OujzV@?7usn z4|!3JLRfoJ@>*ua`gY0j80YVgxkJabe8@kuXDdA7>u!xN7<|XGw0u{pd|H3q@k;P< zgv?_;e_TgH`4T+iOK)bS2ZaOJ<`d>mT-|J(ep`UEQo|Xgy??tUJG&jYJPRg&f&LxO zTSvwX)5FCYF2-veuhVej6t3F8kU1N->ED&teZX6(-7WMduL4hvy;{Lz zB{1Fvn*7zk`;Uf)IUeH?Uzu9IQ;=_?mhWbjPqzcChZNo-^F-#uexEe)5vPrh`t<^R zv@J8tD$wNq!y3Lg+dI~23h!(a&yqXtdRv~pKLPI-6AjOoV{Ahy=4+{)uOG%a9pPKe zFe@#B+cli;BcwT<_v54@~%kfPA z1^bxfLH%L*-m&HD3!Qh=)+bKDy#WH0_BMD(B>BjikB3uU^!hVbI z5O=dUo@XE%?Z+H@gXwqBe!ncOJz+-8l0gj%=M5b)ci7^^p;Xb8tVzD9}3=AVaJ`0lr-o!r(Ufq(EJJCU&Q94YJVtnr~`Kj za8;4W`Y>_B^nv{q7B2j1Cyd?9kdxm`A7Ui>A__k2e_v|lg#onShda#^-c|J7`zKYq z{7!vTRerOcw=5Nv`uLT5Y!?GHe#*g*)*t62sr8%I^nmsMRoj90OdEJm1LI*IiY5Pa z;9;3> zQxAT$e!tHhf58r}0v_Jee0gabcqD%#`c?EjWY!70@E=%-^&-B@GDP$>3G)zVm@*#x z|0FNwv$p;*ALw+UjnijwGyMyCmoo)=UfB+<*x!@T$2-FP6Y5R*N%>JO46y*+}-{^%t@?sv+ zioEOu7;n9X_bBktADE%{*Va0sI|}=btafrM@}bW(L!XT1>$;t`f)9-AC@>#CINCj) zSRPwyuB$S^DjL-(P6==>J#UE!|68b3SmzGj;p(YsXf zqmBDIcLx2dg%O$?F27D+$xrgi@c>cvz7_@gsxPGzy*o?4FEIY^@)@oLi+$yVsIE}o z0b|V1iVPT2P(_bX=U9&u;+=SXskmc&(0Ks(x}Hym*#Ua7P(gK76<%7T`a-q?tlOLQ z@EY#rbVk!Q1D;jkRI~ci^>8@wE@=x->7fzyJ0N1T)p-72+?5--)>59wzeN z^PlA{(d5PWyYpZhtJgzTJ&4X2>vdiqq6b&;peFq*qSvRH4{wH_A3`;uj}JOyOuK5i zq#f2Cv6Xo&-X>7xH^*qq*JzEek-)Cd_*&-lL-H<(b3D=+@Bdk~rY$_p9y2w(slZ#L z;bp6F2-$6aEnf-pY5Ny?RYhnQXMhjqeOA-|v)qC4{)y&LjO9+$=%X!lUSRWa$aYQc zeTB7i`K_B_ddB;IR;fOU_57pd_iQ{VHu-zkclT>}tAK~KMKc_7fszMu3-lvayTCeD z=cQ&Yyp!_@r60W=Tn#?d2sKiD2mR$`=KB^&Zm~t9e;w$XgGs;~GD-4*r?otL$rpVf zu^sk>_y4S_Q|IOL5)M5}JiETdD;nPYpt(+#rQbt(Yjz(LqW`pJc5gnU+qT_P|F3L> z^{}-hSQZLa;vN=0%TwkHj5li^_1K8<59CgK5Ah|8f!;xU9>?g%67RJ6`@4>~9v;*5 z@+|ankB!#zSGg~So|@}?GvaUZnxh`5|DUAJQ#~}7S6LtArFy?p!^0XxXRTlF`K+=( zd;H7qxF_m9yqDy-hb0d8d!obk*#$> z|3kr{_gcuSudDrN>OE-7YuZ~Q#*S!%Si=`NsK?&_5w2U-3fE0fA+96Jt%vxlkPlxx=NOz->$denQH{j_q~?yG2}a+uE@~!o953Ib-5Avaq_xTPTZE$ zjw~PFVN^W zf&O}R5&!UgJ**laP`#o~yP#j8;HcL(fd^l}=Of}d{Fke#kB#>R#{OMClx68R@fvGi zjjL(6mXCZ1#w%t>d|GaUckuBg_(19Im zBkn=`3_c5GyBvq}zuR+p{qyI3@D9ATt5@Z%GQyb_71O zc68uR3)dKgaVLfvR!BTj;qrPX&9m|9P(076%bAJy|E+uv@13q!^=Y*ug`?Wh0ehXz z7jAp|H`N2b-NvvV%x~rB@1hPH8o~u zh%BgAcWjkSf8;r!uL{HKoQa(HvZRJ~zd>AX4!L_FO`x!Ee!3X+v3U>XH+>p7pp@GCEd3St)h;~GwuQpeu zbPS$NrT?&FBmO5~*3qzde5Ip)G0tB30OyK~!}Z(a9Qv@W%QJ=ljed*%iOkdSi)DHF zixcv`0B%c%NVoj`GoSzD+PZ}WGv>}cZbr=<3FFi^`u~+`WbdqB8ttI0vwovVB7En_ zHRd8o%vYv}s((qJM{&E&tOSEAA#Y_xsYBid;9V~>N5*s1uZd@*H_9@3mnk6iFFiMk z>@J$_aDlJr4?dL_e0joq`5k6nR@ZC?A9((MCG3C#^RX5El3X*!P4t3_GUxsji~c9@ z)fDoUVvh8ZJeKpL%u~o;W!51+0lACHob7lm@YcxuE#O&#vpg~QUMXmeeq5HxTY~4> zRXy>U7;bOTShbeeZA&KP4C!&7sR(B%%-N_P$N+mrtlM2Gai_GvS{-J+x`!9Hl`&w@wF(2sCUxAU!>YH`E|QK>4Q z*3P=7fRAx9AM0P2yRxb%Om5HaQ-x=Dj?CX-ANc5FW5i!7`(?KCy?BRSzM`w+bpu|h zIv*~#!qepT?7qdu>v$OOFt0O%_grhd;MskimajAN^)Pec-r4@<uJF|H`bk@TA~q zKc3xRX!6_yd9?b)_jq7g-2Oeg-?s9(M&%*j0*OJtDdu}Wb-Ty<|4J^6@=pDi2C5xm z(>TGid#goXbbJByVQXec*{k^28Sn3|Mp|^uQQuhqUzsFJw1}tI_g)QeGw?RbvhCY_aM)Kp!H|CFlD7(ox?I`U*$x zN22cx&QNr9J!AcUg<8vO1&<{sJ^#_imb(-A)i)(g`c0dxeb7(Qw>ByG@U4S4 zF&~rx{aoBY)oX^;!xP|Vm&_Gb5B^Eveunso*Z4^XKlhjzsE5seq26Bw-XCq?Y4!fc zaEaFm@4cY+A$Q$jZ^b*R9O{41A&QR=ggXU&UAH8gk4`Jh`hcBaj6wZyr%Q#=4!!{v zXoU_2>$<^OPx9=!nDZIwK4H*%gu7|;^Gx%5#=0Ic|6lQp#)sXnR2Bqq zo4V8%oa%eeCdo(V5qMwUAHryVxXnkm(Q2Kpm2qn~%>P$B))t-=obdJ*NO{^}KX69a z93*>=!lQhu{yU$5=k<<&+!|k55!TVVVgA43HjNK^en<<5LH+p!JR9ZNbv$T>U^mcz z3dTq#{am!Q$6rwE3$56Bw+X;g^EDB-512JqFJyR;u+% z%7?B4>*50SVPwMZQJV9ei02e-z-ov0Ub1KDJr?3dS=|v6+u4Sf5)c^Fz0c z#q`m4KioyFKes0LBH*oQ4bK*v@y-Os1)M*6N4$-l3m>=P9Vrj;F;Cr=(2^RKY)bIH zSoPLtN>&AmcqfbQSG!^Te+7IZ1(w?$uUA&!^}L{9PS2$Nmw=CJIJ=QZI!2lT4Fw+;WtVqjJgz-E_O0=^C_$K

h zLjUt%g5pcB@0-B~>Wu=+t+j8+jdwfP9|mt~1ijvf7b5-(aUeT{N?^C8Z!kZmIPZHw|2wxe=DX-K3kU8^e^a_zKV!fQ0n(#jRzZB zi4^G_I;U@P(0%(JXg{hB#Gp5XxVcf?ht>6tHQg0u8Xt~%17?S|Tb1-t_uc*gee?-E z?!+8%2+tdmH>6q~zjgZ+{3su+wYSO=ni!*J*XPHqU+6Z=4f%f)ct{D9k)|-{ zDIsq7ikqDpzs{;(SR=3L@@L^4$SVe`^Y;AMf#+y%&~;Wv+$X@Z2;5I1O<@ppf4xh+ z-#{O~ekiZwduE8bW=yQvX>!fY*<5>Hf`$r^`>WXN>~hbgTyjaf~#DLFWr`-DLG11WkVWhB1Zw zmmvQW^0-y`hk>6gnUCfFp86S{x{wB}1J(h_581Pdz|Shk|B*~n=|S+>*Z#Zh_YP-` z1)h?jH9Xb<;f+F^1U%Gt&xd51@i1q<<{_nTQ~nD?^oN+EQ^>zeh{I~-v63GiK?a9C z2Eh;3JSf=pk0~ojul_meAF^ki2Y#@xY8uAuqzejziiNm(v-JP1*8g$9bIUR<;hFW{ zil4=ERlKp+Pv4@n-akw7tN9Im$NMnoNCs~Ik>y{A{nPt2ez@PEr3zAj`Cn>)`yD@I zhP`B^B4S*gb&`l5cnD&9A+mA*B>Q4ST+dd>2lXG>18gA+{T$u<#XCnhO&EiQL;pS1 z`;1x{=VW31fBCPHE7pHRd1VdA`FceEi(Y~DRkQkS{|o(pgfSk4{F8Cd0R6KJt>_=m z|1bYh=92e`sr~VOIeXI_$qk#!dXVqIx{h_pG?g0ETZpTstA35--W!}TZ$T~YQabyc ztownZY$Fnm)!v}ntpCXSWQS1wB28fs#;jLfEvI3um&pCGX_qB%RgQiy3+w;OKVnj{ zo$)$JQ8k9}B^Bim7>{6^53Mr&uUpeQlW)DBc?)>2wuvVzn)Lf1;&(zEj_2%>UzBMo zJt!96;5|QVo#Xe-SXOANjVzQV$)!S?8u z#~Y{%k%hkYh!o*E8Eu-<6bAk*#3kF*e3JW{2CL#7{%t34?~r9$$2GkU@{&HFi|jtY z?Sc2epl_ozg@IoSabbxX=h%LizhO()^DCi`QaYl*b{}!wC_4sxT`qIA##gSU5Ar`* zc!qgk0V3LaRtWKE#Cs60N6bSUENT87zs%=1;dV(wF-%J2<3$WB{eR^8$VUIa9DO&1 z*5wYX57Dd2~W5h)DB9QwR*db^A~56G?o9&DIGD|nWFBH6P~714jEmXJ?(DC!FT*p*@UaxQet2AL`D?7f*xF#f^aXfWiin;!J0EcfB79}`d$>;+ zjsL%j_yL;`-^KBC#44hEkOJ8wd`k8!XdifgMb7QTHi?TOB-rprZ zt;tKZK=O7Qh8Tb!+J^YLh@0sZamOzcaW#0J=lJ&c|E7qm{Ux$|U5BFV?I^bxd|rj< zLHRtCdk_B~7jY+CgtE8d|KpL%v)y4nko_s-eNz}6KgTiB6b8aCoHbR+tJ(wVKl&pz zFUb2*xIS0&(pKyLL+IlhNt5;A^oRbk61+R5e4OnMq5JF~M08Uxe0K(QPIW6Sd;(b(UNxF*Z3}l zPad}_|8DT}oXi)&9;}8yGXwS)U)ufR#Hx~@zp|<#h!;80;7$z+TOF@;cLDGIw(-~t zkiGwZv|R^$RYmq5NM1#}xH5NRU4Sdsew&Y5!OzPtqXug>px-@R|{-1*LT=1jeFXSRTU zBKTt--Pw=J|MYbK7qP$A*=n6Lmp||INcV>?NBW;ZSLC>T5;p($JOT1NAVV?#t<{w! zb%A{TprtT~jTsB|@@$g-Mwh=Ft5e_d@kd)Ko>uZ-&pyEW%MtK&5eWWBd(m?+hmSZ8 zZCCnFu0PsTv))qkuU-CaznCQN4_^lU*UIZw`Da5Ov~$TZ{~g3XSPA~s7r;ee9e#}^l2PZ)OgswSR|D^Ce!gWq#ryCa#E(4Q^FADO-H5TEBpfGW4E7)n zaPPGi2YCK2j`)IW&m|mt1dZn_?jreh>>K-xWp7BEo_|x}qH(QkDft70+Zo2*(Endx zw}b8UCu5slKgnZnh`Z;@GX9gs8!VB058}T>y+>-z-mw1Pf-9t?_Jo16I#> zBwj4)dxb5MF9TkbWpB_;&*x;gQ=h`M)RjoS5#a)1?Cnj+QDn)njmj4($JCN(m5mMO z8QN^mh`Z;fGX6x$a}rA=BR|Y|mr54opVoL|{l5i6TF2A084sL$eyi|i;aciIBqLv) zyI6e>VVAG3$he2UAbh_>%Ij9k*A0*-V9CSfYf%wqtX4NpIj>}z%U+gu;NJ5`DNoW2 zTuWVuL zK6fsE-s6-)55E`n%Rqh(KP}gMK2l ztTs9m$&hGbmN<#-*y+#<{r?3RA7y`f|FMO5)2!2xXi(_08gT}1;@nH-6W>ADmC}Le zw^@ksdsY0c%#-Sc_5T(ee{{>OXpVuw&@}GdOIVLvD^q4=DM`Q!N(6)o~o&7KQ zpZ@e)DnwnA)aa@Tc#YWZ)T4Rp_koK{!sfU3}=t9 z#a=IRc>mu}w<+5c{T>tIZ2i4!EA>#X`+>LV$aqI-kEx13zw7Q@t@!ul{YH=>4p0L+OPTfBj8&0$n*4C z&7WK{9sU5gE8YH>O8#-xCAuqGS5*=$DIZx^STGWWxhH>q2Dwz-D!(^!^C$F?#?>V&TEyqq5Nr>v#+xJKZN=VuV>gv7y7=v zmf?632im8-hU1uqqfS2id;T7oXSRf=^gx>T1}Qk-o*U$U`qM972<$h59*NhUddGtQ z)8tG3&C*%E-ax#R#=Y5kg|7~63Z3Ttx(G3LyJb(ZeHWNCDb>@y>y7n)u6>~u9A!@= zd+!Pk=c_~WOmPwYd??=^Ia+&y@xj^l)O#rKRh_`)=q9q~60GZ=hgq3vsMo6s0|lpX z{yDO~Wka>K_FQkQ|99Vx+TE#jq3tRv|9gW&Z?t85V^7~N_u|-s<1-x3i%vuek1x!@>2{IA%(WU-Nt9bV%jsTeZipz*ort$r&MA9wjgJ6yZ-=Q-7 zIfT0r_E}hVq~hA6pSa^7=Om5={&v00`PH=ZNEcWqi<~d#dZQbWbS1A%(1~t%_~ZM( zYsZl<`G<*@Xd?enoN>~uBKjjPg&~rlyRtI5e+h?!4&r)pbP@e0;#%rNBsC)3g68|E z#0>y`ki&<=m(xoKA92Rzt9b7<7$T_>@pe@EN4L_hi^KYV*N$ujNAmTwj~$idMM$4NLk$~b$!0(Ot@_(j}o z;H$J~-p)vA-mcr&QvCWWD)1n?+E>)jc;Waa64;Y}F#rGBKI993sy96CItx$phHm3z zJ1}AZrLWYrNZbV8?Ua3?oS?aa9s8i1DES}DiQ6C#?BodYxcLfc5ce<#j~IaVph^>w z_?Zx+-aYd72yqVqFP5KgjlXHv5qGRhNG@W)GF(eth(z?cMqQ`AccFIOYPVg3Zy8HV zMiyhvQlOR^Gu0(!n6O`ymx{bW&XXQ5K%OqjpVEWJsY|NSs4uN6YnWsf;i4d9@8BNy zUk)EJV2Auq{}RzR8C7-^{NDy1(uy3Xe=|Hvc;yHWSaGZPe?&@*!4`?P3sLf+EXPSq^`~Pc^cgV3E{9Xp%?_!y`@~YFVK}rN5IS@D2tt1zb zg1(@_5{dUfj$4lW-BBFg|Ih!0pKlpYQztxN^^tmtNcoGw7K!HzQT()3u0l6)Ta;X= z@06}Y;&lkON6BTEt3N@G?<_fZd|L7@3zX;E#1GGb49Hu3dg1sFj@NKJiUajYuVZlF z)AX~juF+Xh7_W!CJ=fw`fnynt@e<=#{gNKQtq=EJp!Zh|SCNSJe(_BG-4oV0dj{bK z;P}F8-+j7(?`A0lr*l}oO7XxWtUiexJ|Y$6xxyBSWkQVnMZSk3d!V%G(@lm;*)RXo zzr?d3SGKBOExq@_`~UgtIJ``MOO8r>_GIgw<44?mhRFC+iwu@Xtb!ab>-VqlKNbgM zOGKS&=j%S{z*~7FJc~E5`V=d?CvYvXMIv-Ma=82clXTNZ4wpovUX5$1E0H)H;r`hC z{b!#7$nlOPhn3H;tVQ0;bAy+dS7D@A#NFo%DMuRFni`r(M0;Xn8#V7?H~cBBr=p&P z&3kxP0q^}I;92>Mu=<=Q@zRm66}Cu3nOO8EH=mJi`qV19_TgIUN+iZ2+?z@+JH01D zj^`~otn?1dxOiIr)C=5qfW#Yd_mTa)i1ccMB@){p{*kVoQ(E^y-cFhu!W-lN^O0`k zLhanev(g(_eGms+WWyMPEfT&FqAPjT6MYunNN$;y52g*cp zEC<)`s$6a4wLD9vO`j>3J0jkQyU#)yp4Ku_SR&ygeB*SA{(cw!Nb5fT2JeSLc;5s( z^?a*%M4j-!xewxii)>gb|I?p@w=s9{8#SMi>eE%~>$k$$bp`d~CpJx)HNL5yS7T`$ z-!!FRTE)z!O8)vQL>`R)&qv)v&XW$+r&Xd7o;jiV;_0SNC3zrwpJzCDp# zi%VEqe}`@G|{eISRt^M%;Z*mEngW85EXCn1b(dez4{v|5Dyi*f@R$x(puP zeY*k=ZAx+>yfvPeH?aCj8;G2hx!i#52SR4_JLiNxVznl>g~pf&;t;iO0O5o4$i&xQp(QaFKuPYOtIh;}L(B)$aaUg7_I9lsVGpeuEG27i<-)b{QNoAc=XYT=A-%a63kSKAwp&#rgtTlt|= zTC*h;!-q?69?rHm?2k8EmRnMe9md|&7^}%;avZgp9I4IYr~3G3t_vGyPH&RWZE)qU zY?wL~qaQX6R)idfZXukcA;a17{{!+PFOieuU?hK4IaXINwL+`$O7Z3MRBj`ksL#;v zKOyP$B5>k3Sa=*HRwxdye3{owJyIVVoAI=QYaC(5q58fHe6&Z%G0$DhGY?HsDF(Wv6{G^79k{_G{_3NP zTEU_8oCAA6dno=C9362@_OU_u9$1FsDf#U0`FnU}&ye+2A&6OMRbDfGg79rWB*by= z9sPQU@mSM(bfuJ@>sQYARb)?Y#!=*0-(NSg*RkU-sIQq$P2EPeaXGH}6ODg1Uw1UV zC-BC$hNnwA*f)>Ux_A~)N!6I*@zW+vmGu~fTN5^%C)3&GZhRW#K;1~rDlY=Gpe`1_ z42B%$XiA8EcJ>&wOu2hL=M36G=8i*>I2x?I$q2dP!1k8j*?uy;!kyk3?t zo_rKv0sKbM?gi9U%ySRtBjPzuH6=glEXQ!SQDTN45vT;K(#Rys~$Q z9rL=u@psA7rP`7Y>vgZ^V2o(Hh}wzrwmru7!tI90zZTa;b)da!n#am-QHt2 zNhOWAS1C)Kj{OPi_HsI^_0K~2%?8f3GH`Po%?~)JL-D>K@|F^Xb0@w#oUgIKP{dC& z{NBY_%|;RZ8QP{D&~^;VZys=O2ESOvZ?{Rm>cVlduVeG;gmfl1qJuo^-%jg^pZ+J$ zp8P=d|Lxiz_Uy%Bf@~+=@-}Qom*vrVP;I{vSnqDd^%|e`u)u?lx#XiC0M8zZ=XZvu z-ZqHad-2Fi@fdT9ABf{899wXFi39a?0@|Pn6*y3DBw*0>w|30mYQMPUfyprp*{Ysj z2hWG4WNb$^PiaOd_l&(p|FT_%4ZQ4S)8QPXr_Lweh_DDSubv;{l*0Ju*>zp%9s z+|7{PBp%#PnF^N?nL^b-=LjoH*0!|p-`7>Ch_ZddK zm;GYm^$orP{8XEm;@17q*7zkH4;iL+$Nt0$CDJzI9T)A*hwyMrf3vvyoB06YgN5P zJCxBUnN@}P#eph(m|IYTK@yCMkv>tbKyRp@L_!tte}tZ+;m_|gO?ex>zxRzdeqL&k zUYgS0OG>0x`JN*jBu&&`m$ZbZ3J1i+yoKTI-;caQ<6_$BaWoEhj0q=(H6q+39m*Q# zvUy|tzf$*Wn0FESiP)nYP1QiKvQW2)C>Ad7H+p%~cOATcu;+VL7n7f}@vZ8Zw&DQvj$!vu`~SE7wXPNuiZyR;c^ zjCo_9HWU9$#E)@b?c8x%?IX_~`??2siON5Ox5V@Eo?c_&{TFx`XV(tjDs!np={KO*d%I8f*PT8H$HNN;rc9Yh|c_o>?1?=!U@oo&8}4)|`6cf<3w z^^SUi=RLXexW@)Y7uMj#dKu~rxr!I(gNXD(ORmQuSFFUKU;Vzf#j^gI_ z7Lne~jsNhmh+mDNa{T%|aVz;OF$s8|OPRvs*}O$W+C3H??3>=hYp37aQ+lMi?K1yi zl&kb!Upw<&-Lm^c%>S!UWdzG%l`qxBG}m9ZKBZn$@3Z8Xf%vO*?AE*h>WA)6O-V^X z!3*cna|!TN8PNisAx?Z!vn{+wfv4Kh6tAAA!Qq;$a5o}c8HJF}%%iY*pAI>mkoUR$ zvePYBYl3o32#(ip;&q}sBi;rbt2O_lwRFb%zZK86f&;dMlk&KQ(+HgFEF3ith{J8S z!sQ{{`BpeRPsZkX5%ASmL8!h_j|K9rWq7$=x)o&u`acQ(KzTuB3idTiy%Wa`A|`Dp zj#wA(x4vS2SGoLRx`W?6E{d7w)SABk3cicwGcEA-*jI|1kDVB@XVtf*81%d|mdmZ* zotOfIQ)3MrPR|Ro^^W;}6{?J7IkqYLQUl$EK{G5s^-09QeHL%DRcM}_c4l51=c|<2 zVe=Kf|EriQpJ)kB6DPa@2V6V{?Ngd(sGXVL=e{5J|19P49jwFq@kkvK;~*Hv)&D&C z9P|GwE|Yic{8bR7hH7yol`1U98dr|?{UOI^IyP(Gqvo9&rabu=I9IlUqw?1P>>I7> zVW$J?YMNK7ote)`{g7|m`IV|G;$52<4|#av`@ag62W3A_eE} z5TViC`K>&Dw;$=77KZ0;;7pXygu|hMNV2`z^-6J@@sHIwzC=r2M z(YSB=SxNW~paT6;+cm>4I-M&C=2`3V?2Ph>=0|I1<}d5?OmEIJsRQuNmQRGkkvw6) zZvWLe?nmHQ^{<(aP3`urYFxN(?D#27cv}~|c-q9tja-V`>6k?IzpBgZa)Z;c$~!@p z_1xS}^tVOsIJV}Q5r!w#|HXJ$^_$H1W zIMxEgkMjYX(cVl#d$S*8>!;$BG5@x|WM};!bM#{@O|IG8=;T(I&3TYxDj&oRdP{2`PS0MA7+kktcQ&@$Z3X@ zKFQ3b*b^!G-loXrlS2Ymlmfp#-FE(cn`)8$Yy)^XJJN)OmPefOoE`OeDa zFZw*fcYOz!g1;#nTj7uXf5oXXMz>s&`LkfktSR=yed6EGZ6Ash6yEe5pmyeaG;Iet zVfdr}U!nSNE#MggU_9(2toVyzHvv!eVjh zF!{57_Qd+>bxn=qr%$KSNzUz{aw+K_D0^U6Nf`S`+KS`fIM828%5m|2uPfHa6Nabn zvBSWH4Qgk;&(-=L6h{B(|CjHVPaK)ITQ2o;`(P=(CaU`VRgJ zc4+$SE!!cogufhZkowN5Tw3qu!-9sHn4VELy|I4clo^;Zt9y*B5A0{I?8EnXC&*>6 ztnbvdJ_614(eGH`ZUHXlgt0za!&R2axNdvP_c+F!>AQaI%y;-!zU&Lx;G%Y8U&yz* z>5#4HqZi~_1GzGq%N2x4wy2Luu0D2t4Y{&3mbLDH)<<3#eWU^x-?Y@jo(03w^}uu&w9=^Z(2LBg2Kt6~L>HvVywC`tzpDz`SBp zb;)p6dljQN7?#FXvEC-PDX;Ux=pzW+kB$=8)`$BZ&G-1F(8tA^qr2{hfR4LAEqvpG zbtDx!E_9+726ZWF`cg{5hZ?b z(H*E~`Yxdg+yqk}JXO%xm`%QXwcm(r6Xq`Fj%zAJiApd^ueSc?U zt09#c>)cpAKiDgs(wlhGai%d z11`!Da$db#xV9dw_Uf?rpob*+Ed82w_d>^IOu4A+Q$1pryUAVgy@(!v;&L#*p|QT8 ze!|T2>I#bU@jAXBZ{+AgetSmc&dDqBwFm0sQ$7?i$@6hs0>4o>lHu2gW0C^-9Zr-V zlD;zbAX3Id52$;z^Q?=Aaz8c9_)u~N`2ImY!Fu1+0$=E!@vL@xD$4Za(Hc!y>q5f* zR(sdYQATIX(7bfP;~xDNL7wxKJd}RxL*>CX!Mqn*(2PK{Tz_%(kcKuat<$NUXMIf4 zLzwZSE6q8w> zR+mp<#(k1+2ky|L!d2Em^@E5w#eI(}BEAK#)qgeX^-_6#MEh{-RF6Ke{?B~X7vOaI zrnx?N6ED+Rf?RVT$2_c2?Zdi3YPRaiU@BZ?c)_I%c;PmM3j`N7f-oRaN;p+97x&Ay-es$}3PkNwlH@~lv zD{TD{q>@p!=#I~d$N=Qo?aJd>N1O6#m~p4%?Z7+vDDa>L#w)Y*emQI)!opMQ zhjae4){Dre3{_QF}$fx++cLat`>Stm}`raQ&&Rn~LK&9I&V4 zRjwX>uPf4jmy<00lN>L)XlCCHoiD?TJN3u+|MO7JkZVc*%vbBbg>t}c4Imz}zg2E| z5k~)ZHu1E#`{Vupyf>6Q)ZX3@+J4AKv7c9ijeSiEg7n}VWIaS)eTHx%(C46iXS6f> zuV_7l8E@*3^?&ERaCEpTJIeaR+IP^lN4GXs`mpM+F#7Ox06q4I{{OsxD!D@I@BAwC z|4@64oyH#=LJw^ZKO^-pXSr}XKPC73(RwiZ@Mt}R8TaXr{{Oruj{;BIgEih@^S24H zJy`Ws82&AnN9h00TXF<>Xt^*dkI3$<^$Bfxc&43aH)yMT4l@ok0R8`Y_Zj8Q% zS9-r(_;P2+eV?@6&3;QE`J$P8c4dl(Z95on0_6Ey3-T0}(U@*kKD5Ysm;?L&Sj5yN zx>?5^Jv`|I=;uupZQ8?@e z_a@tgF9UXwf%f!(Gh`g}>+XZ*`q7mq-D`n6SKei(_YP@~f5LYh5hzb-|2yse zWcH&wLVnSOx|)#ck!uR%y3UfzZdV(9=$3*G2YnPvxo#*EPUH!Y>yKJ0dw)LHkFGqp zSpRR{74p8cGpl~^;u?ieIvkYkrnZ;hyPC-1z*T8UG0ijk6+$0YyP=tVs6yS$&$ap) z1F-(@yje$*3*R+(=b^Se@Db~y?Zpp6u4>42uZ)9!-F+KfKf3bh;|}1W-e-TRFToN}db@#7Cd{#Z)Odr}l^tiIEk4GVw>a#a%SD18?l{oeP z2Xw*Sw&*_(M0qvvN*oh#puInECGMd;H30QFt&@lOeq!Lia6E?t?*#@fbmjj4UXgw5 z|552Z9Y2wRRx7ra1kB;%^@*oL7U_w9#B*GL%${hED+ss3!C{HCJYeX}K> z^~iM?a-F99L)(>FAKWl8>X7<4S*FwQ_M*cB&;{)~t)1D2xfOj3JO;S-xTW2m4Z+nJ zl=QI=Yo}2DjK2}@l=cBvjo}cs+4q{;6Ev=EhHmxS6!S8r&Z=;2eGKdgx$-3wE=R-3 zl}9tkz53X9y^`w{?8&_da%IXm==aWZ^!l-`A64=R%|M@PH6Hqw%l z;NO~kVEw;&Y4QoyM{BrNe%U)k>LZ~e^icuaOEjtwcRwdTrU{|NF^jTC`8a+qTcW*vFUhYXaJLo$+pCplZ8PO!uB9 z;^}C5quKAN?AP`{PoYbv7+ z(wk`evzlL;@PcrT?|>s+#zDXLucI9|5Uw?SEC(*~9EWQiSDOdp?)gFLBQZ*dPSn;} zE90Qw2j{4Alk2zE@@s0#`d9_Ij+b$AI;{x6O9AENvM=d{0ENX5%5*Hy3ETlf4?1nCmp>nAa6$B zD5BE-qXL?fPvs2h;VH*3{y+Dy^4|?R*;|Koi_(fp(f=hmc3mzkNW3|^(j)NXmn}^3s_trtiG{~yt z9Af13Wh{f7eIzIPefC4S-tFOK;P-ApB981sdQuV_^EY`O%vi@a>g#RwYFL}}~dwGFiA>rWpbqR9!z7h;=m6VrMs|jlKw<=h~ zI_2*vesJ?ioyx-=oT0$krtmr43&vI(9MN{?=|-O-5w?(WrV-^>Sb?@qqwJ4^MC@UQ3=aZFne?}gxvd9in|Mf_y9KbO~*jkg&0@xDL$bhHsM-{4TbD7sQ~ilBJ5{zt|01;)!hK)6S( zcy@c`# z!Nq&^I=zl9`0_j*IRitlZNW2DWzB~dd9`VoS@KzqcevtFhDmi8Cr?@K#`{|Q{}gX# zYB)Q@_kVMj!ww-c^ZG^Eq2?vqeZB)Zu=j(&hYe`=+LLNMXsXv&x#d+0yi!xrGWb!C zUNQbZ_f^;f${5B!K=vRJi2s&VihrDNPCfznn>D%+%kKN1@Y7N3B0zTf2+|^a# zA4GYrAQ)eMkLbhrNpu9>XQu3R@m~+B{C;%&Gg1c0g!S;p`2SqgLFAbKL6qb2FWc1? zIe);n{}a*nqAy|R(ds5nuYW4{<>7Ybk@cUGI!GFTjh`9?eDzLE;-h@G@Hfl(XTJS+ zU_Xy~;CFNJ-#Av)i^N~{OSvD`Qu=45=db~I@Vf#ZWB243|7TO~GXKr8e0MsJ06q%t z)ZQGFf8MCG_#YWRJuN$n4S>@1+s~z4Wgvf%P^rmQypO7N)Kxi?Iv(k+%9$+K3Cg*m z*Ht<5t^9t$H*+51K)WZ^Du3U4MeWN;`qA??|HplkQgemB^ittJ;SHsqy)-}8YEOKf zpm)I?meRtmxN>}wT1k{g)vABI`e%Sw-t(kKG4Sxt`h<_PJpxauhV^!u)Z6}RgmdD2 z@U_|%|2jr+JC*J6Gc`~3f856`bsX&BanbI@j=-mJ#?4$mUG%hgj@OFl_ZOp_uM$P8MU1DMPsRMdxr?w~ z5y}}0e`HJeo8-8vZ~r*x<5S>Y>f$dS>#eU+|IGNJ3;NKR_*@O2?&f6Fc3n~$^5YDJ_k*$zlW9~}8b^mra?FTVjjKP*N*DLQ-g{8!-K z37%B$Q~PHRpoE&CE|N~ zaGwJ1Ux2&PgG=`8;?4oDML721KpC4BhxJ}D@8kij+4Dee9O*bvC#F7*V>=F=AzfAc zsw>vBtmmDs_XuBRCNN-A+Pynn^q^~Fw-%@&)`3QC$puHoYW%%P=YCF6SK~cjl5&Avx81)CI^R7_!i?J^?b2e3m@uc%E z;LS$4gs_fR%TN?Tl5qo494_-X*(Dx;0;X$7vc(57G?~R4P8zi5h z-_9$UTp6v@YZ%;08@IvWisMcOuCh7CU8Qj?zQ~LbPt)BH+y)WT17msY zPkgspe3gFjAt7s%^;~Ii+rEA;aBr5+((mz$wcR2fwj<(O9jvI8iSFThIdI#{XW5Rv zwQyZMGxXs(z?mvy#!tZE$B}?zI{eCUT#5sI|Fk?joT3q$}k?@cZ0Wjv?bn1XUUuFtBZ@f?BBpeS+Cs*=V`l!zImKT z>RV?q4=(2a&#e*uJJA>8e7=*$_o~L_)f5%c(q?6q)u$292&-H|KUECfuhE3)_FrXJ zs=b6dl-o;PUWQyKo6vre?FiJ1YMp11hQ2?X|23<9i?5yF^T9sZZ^E2r7zuVW;`X74 zmg{e(y~WQtW6t5T`AM&9D-OQ^zHeMQurwn(t8RSLjJgR^r%bz`|Aph}>)(NToHf5J zSQ4ax)u}Tl)eoGAue0hVUYIdpa&Asmdd43q!o!-!hiz4nl`Kp?bI1Q`!wZ{)F$QXVf>&s-KiX?^n_e3XwhrXXGQJpTllCr+2`; zXGHOrBD%K+Puhty2KA}ykj|lahej6a`-GS7AiiBVesu8&gW72|7)#6fm_rwD6m9cu zy!06Mcg8>mt_y?b@=ImB6M;n>BP_g=EPjv_TIB?FGYg{z8<4}Hwp*-an zFJ5v??_}YjJx=^;qeRqF*0b&bbGInzg6@|`pXnTpGX`w~*M-AFgI+nt!(ZC(F1Xx7{tmALuM%M*juRuMoZ~F!w3_6ybEr6EP$1 z5Rqk8T^245UH+usXr(XoiM2ONuC~*c^nD%2;EX{T?YeO3dy%=#_Ed*w>G+eCzQEx0 zEf>-M-p;{GkX`dpKbm?i{WkXZzZPer!v*mCAFhz~T1nV?E&W~&?~HlDeh&DXRK524 z|GQpGO-)J9q>9bx?R`scn}KnqD0!UpwzkK=+CWsifS{cve7XPS4JLYArqsneqh&pu z{;ZPsl@NK~Q}x=fk~dSyi*jR!?jNJ8#07@6Ux)fmKOJeCzFf)kmMxDGTzRqn527t( z{^Plo>Y(vRRj;Egl<7PIYhhzt^{Y2T$%~ZEHr{6(i8BVebX^!cx1Qm8G#z6se0*Tx zAq{jnoK=APiK65Us~k?h1AZG79-ea@@C31!E^N8+147WT#=`r_P5+FJxVJ=<9I)~Y z<9)|*I%A+8*M;GCI3(X}LVR=}e`tLY2Im`^)ABsWHVRdo)MtBXPZ<)#|LOr3P3D`A zMrj|Je`bfxKN;;flrv_n4lU0aTYrQ6lbw}j=bwzemi{1k`erdI@qf%e87C`wWx5)n zGtz#8{F9yIl@~Iy{^w)-2Ym&&QR!O$XfI`S!;!-N&KRVd>%ydWNdCzffoE6az&M3T z?>tLCmAKbYjHAEm@A^9f*)o?}{jvNaQ7|ib}5xsmi$2RJmP=2NC z?~Dnxuh4ed-je(hnwgr4_;&;6OdKO{6j^v@Tl_A;y$mtRu6LN9Y@Rq(kuJNi?U;~u zZ^rqEk2qFac)(zO`$Y7+u^ithu6I;<#CVh0->E`=a$T$XGF^9W+}WbE?QWAhe1R+*5_Q{5y$BkzxkFvZ^gYzG3v2Ud%1=qajJUg*ytRFpH4s6 z2;(h8e8ll`3lA8i&#~C6(>a&p8})*SHsw3>yP5r+syIHYpD=hK?fQ)Sfkhmzx9}EQ z{E)vgE)k=?3gx#*;Uymluhs-$eor7i;)pupu&Tc@P?s@3j9m)YE!?PYL;1;ep;MJ% zqQgZve%^L{#tL8&$0fj&hTBse0^u!iM>5$puS!wMrVtT5gvPepV6JFA+{9Z_{xk+p;*7G!IgCU zHt9EP`zU<=_)_5&90?DZT{*_1vW;~7iItwP8Kfuo>$4$p+6IBG(cFH0Mq7m6%#k=% z#X2@RBQTfl(l1>5AY(5=(6Qdd%k;bUnhE>QxK)%z+V)C#KXIH+71G;v;q>WkA7pIB zvvlkR-W++(Tqt64u>Q@U;UXsY9N1155i{XQH`d?lO4|={P9z(%vhHnEL$~;;Z#ks z#R+5Y`=`-9!yJh6b0)%P&cT6fZuE~j2l^K@KAQCb?!}3+w?*IH9=r((Z|afof|dB3 z*2QZ?e1OkHx*5DCncnn%GiwdXkN+^9sqdKIbcKhot_#EO0QUTmV>DboGB@IgI^E!1 z#dyB6V28?KiC@e=Q|%STyPWShRhQ`?bPj_T(*9#^#BsKTcazfR8Q`}VJ|D<3oO!n1UsPB;9}hoSWA@h^VPcWAn(_=`Bs+`otK zyLv_WkSTTURNW?=aj<9UPQ{IP^dHzI#tjaX;9Dr^b$GY`>Tb~mM){mCKZgvLM#xDECqpiwj?}^9kWW7jRA$zBe8Bl!hR_-{?P@Z+@$Mf5ao;ocWc7 z4@@|nPo1o@MMIkC7 z{e@^KAigTSDs_5o_NJFc_N2ppB^SPH8+S;DAiW&af215;;05kk@YQxkbKc;5XLaT? z{d}=BB%QP5J*Vnz69yN=`z_<)P3JU;7Y8hG&uVYsfh)N4yxuI7>zJSW#ot2GIV+Z< zb*fef=QLQVbl{WKOaGC2K2VZx^c2Rfv(oSgIHL{j^39O=WM{b@p^u-%7cYk5r!b6D zwbH=hg7|)BJiL6NKT#Ic@yoTc(u)mrc^(h$UV zg#M%X2J*CBgyUO@M~HKdg^%#iH}~wbaEexci=0_YIqRevlSZRqkM3v1dOCRyxY0D z+wL~9;F?1B5qvrh;#_OtH{!ptuiUn{?kc`KJ~Vx0JHn~jr(>rx;ZHLjUcQ;YLq5F5 z2WymrB#eJK9ytfcxfcE${72sILgo5=*w^!7RTt5*x1C?JE@K!c7-`^e0euG{uyTxl zAc(~Xr3aVO?;=j(Jj=qnhVgvSdvLy0L{H6Oya*&mY3R~SvRu`POz(py1hwDNb(|cDaZ2e&#$a0fx*MEe(uM+nND~f?F}Q(V#Z^6 z^Am7AN6DkwCycj{ z#41ch^YT;melSTmr{Aj)2oC}(C-G{l&Hg025$_5d;Fz@pcysW6X%_lxx1+CrEc*KM zM9jZ27h^r<_@+Xx-`g3!A4tA5KQkXmfqAK`2GRUXTfgtKG)^!BeBacP5#KcZN9Mo% zfs(3xsbJRcYQ#-Ce%sRT8i~j4_XE)HII(I0&6Bk8zEpU_MD)4R_TfQzL%etgu`!YI zVLX&atm98CJYc|Hd46Jcd*GeRc;58ftni9W^td2AQ@Bcg2eD(Pg_rF|+^cb{=k$yj z@}!7C){glzzO8xuJ&fDDDq`M8e|$rZ9q;dRt<#e@a{hc7eZgE@f6!dN*- zX-IeJP@ZK+>pzNbu((qBaCz3=6sMeDvwI+Z=sX)?41Pz(XMGRCJ4W=GD1A*kmBwJG ze8IersHL}|KlPzlwb3eXxewc&L7m_vBMvSoJti0rnZNRj?EIXa1X++K*(hd=Jfs6E z-!DVE_-^!>*ND{^pYYgsc7noli*toHH3YBNilkeN&dySJvrY604+XVyl3#%r59Y`mQ!IY4S)JZFakxGpR@?9CS)a()a8B?l z6*-?spL2`{#v;8T27KZFMXm6LdZf-3VL@jZrvbPT&N{O}0bQ!FxO&ept_j?TE1o6D4(KFz^+8QM@^Pp0vIYrHV0KS%2SXFGh7i~e*v1<#2TfgR{z^_!vdkns5S*c})eyfpC%E|OZa>}q=pXZ#3XJ_Lmvh;g4 z<8l3xGZpuu#X9E!b>t9(q8dZLkSWPj`4^aahz`90fYIK3NfS?_^lA@7E=DV?e%Jo z!vD(G!v7%3N9o93SNa)eFU?z*wran}%2~i6ooZv_^2wZazur!>Q&O|+a*oO_@Q`+a zF(%l?x_3x#+D_reJfX88;EHl_-Ac_9_S?1}o>`>i&5?5I-<)TE^?SmM?38p*xtxQ% zV&ug*bIvVdz28pfJK^`Vk|$3%XN=U+P&$v$f23UnP>F{Ho{Pe*?(JwqK)?a4L z-_Ak%Fy||d#Hl_Vc=;Lu?V_Bo^&hFv1Cd;+m7Si1uj>73u`MQ;#1j7=}Y<^ zg!%<_&-#tFz6t*z!#LGb!GEBJr1V9hpq$h|2l*^Ka5DNW!Tk+l{ZAqK9fUdd za8C6cKC2(XyWDsvetH<6({s=u$#Kwez(YSOud9f;1#6qd+$Q|lZwvoazwqCOKGjM$ z8<_Zh>kDnqq*IfgSAy^NVncpNdJf8Fbf;RDvq}`=JKu=q)vtU{G6-b}>3C48rC;b& zr)Rw_7krm2=8Y7N9Lb{)t+&#K{bevbUfU`8|$WL?hxENR&1ya zP0yghyT?S23&Ok0czF5A_acKPB0l0+X5rOKeV%%Od2~a)IL5RC*W^^nJ~B@yeEu@wAWJIO_TO|1+a+Y z6blbFg7l+#SW!#yIOd^kc*B~9#r*!L@Ln;|E4-JChr-jtViNBLU=hcQEW8^fKPqo> zXX0LevGF8p9tGoFr|{l3(JMT3@RalFliqtEt~+rMN0cEZKitiDG%gsm^m^3a?HMoM zwEGZt(Cr+lQ~iOCozA3BbXt{TyaSab1sT$V@s{FQ;&_XN_lVRd#{Hsp-2}W-#Kv0T zj{7mczjGW;^_Mz!IuqVX<6-bJr5EEp4=mz%pN03L(kE;vzZi;dH)_XdpjEXUzg zZ#2>4g7DTG4}+&FXvX^&u!tk_wbAE060gU5(C1sickoNGah5fYg7Mx|csot>3U9md zFnF>olIiy`u!!S7Exb<^ze~X{8Q1g0#>Z*?f$CQ>-iHcruZdpa{bW20UW)W$e(Qim z9RF?Meb0C_pCM}L`xv)>nep6qG}+779EVfW)D?oo@5}=xx~=b6@6}nqs{XHOZ^Gb$`1*|p_dh9r=mwX%!@Q3HAJX;DuAb?g z_Mq?i{d&}{MbP;KvGrMNJf3iKC7x5$)xh9_aM5^B&geN^dN5uOsq0+yvklJy5)bdw zqn3gz<}z&kJQS}x$Klk(s>u07c+`xOPU7X4V2TJk#zVs9f@3bkqIAu{T4yNNVsgvz zo~AFO0!_-VqzR5*@9L}jxWvB!pJlALpp7LV-)&h%kJi@{o zXW^laL0e$ksiAn)jNsG^lSnQel%t%%v+Rf3$hpL^+`{XnKwHHnWHr%#<3%{Iy z2|J~JVD5PK_rKi8XY~Wy@qc*<39r$*|>Je+&wukP<=rl+NP=5ukK z`@QTG+Iu_2UIo*W81>wnrAYaDYmw#G* zemSQ)+YRde+$(X+v+%%~)A3Fd*Y;X*jHyo;Pu_ECCYdm}AiN32L*Z4H*m$V>iDT|x z36I{(neX6eQR_M^l&fFMo9|~C4|Ob@Q!~v(j|;+^YCI$!)>W|aQ1|B&#|JEalx8}8 zVXwJ=5Zf`1X!0TBp^k-fYG#}0aY1;qj0fZGk2OUD6k+mb_qv`L9?N?zJK@UHa7jRC^tul=K zCA@{kgYgbjdgg)T?g18YT&46GVlP#Nfr8Ui3?95)?CI1jGSTCL@Z1g$|L+T3p3;~S zl{c{0sHO8E-@9Tv%3F{93{GSir{+}~j`+S}JS1N|UsLfd0axgFaBt?z{qn(2W1McP zh#a0EBJ&$XB>Lo$C5ucnzuSf33)`anLhC({%lTMr-(bC`r}Ag;NWSINEa$WOA--;h z&$ZuFzEAc$cq|U2@!&v6ehD^V>I2oQ1@-5u*gW=B!=6sfN9rb@2=4>q;o7f-R}U=G zafQZH`)dbJE6*>k!xD5@DOJVb!2?G)rv~=qI>P(X{Po(e9KRYo16aiIEQPmK<6$~i zVO<5*oez+;QzRa|KX9~8%_b8)E(p)<@OkY=;h}CEOdKx=!7B)yR$4N$xVkPFs4Xey z)bik6q41C*aR?N9)w=GtuLM z@b(%HH~lQUM}b8g=K*gH#x{~fhiNsZJyvKdAKkEv-}KuAUyia8Q}rgxiCM zIu_2UJ;p?j3*gnFpj6IlKML<%V3Ced<}knQgjYb@<;iLEysM{-z=MZ67S5^dChy5# z!s}{0T>D99KenH5fkhl&=k$yzxC;H_XN2Fm3H@WNVLJ`utq(MzwVj7@c7%v2c*sQe zn_swmtB=h08-{maYnCIvvF5*PzZTyg!IgCUHR)II`qo1_%KC)nkqklkg1IC+Mq1-N zT)uwK(K@xsCVE^DUXtYp6(`f+HQxm#dDwp=hP14v-%;uDh#xwk6 zJvoHZjyOUM%&%F#a5ri5@RQLxwbNZR$#0tRkor|3Nr3{!Xek-5#l^m@%=V5J>5;wJbbTG z`0}hUNxyTv_y@4Cq_Q#Qdo!?z^JNMzG(YCKdrN!pZc=#Ho9J;tcnge&)NfIdezC-O zi-1KO5scGwO9;O_cSkP|-aQG`ww`;Q^7;*mu-9%_Mapas6jM{rK<5~tnPM5Y|$?Jp`R z!q=(f81GA95y!VIywz5I*@}CU#m=hG{IZgxaB3w_{v+{TQr8qe&1WmY_)Q)r8Oe6f zkj;pXIDTZ|0fWn*sVL8*P={_2yZQ?E`wix|N#VV1qQ?dCgW$?ZJl%kj?+J(e1T5mX z*23HC@*8#v?yV5J28Qzcfg^QlKhUw$nedPp%6a+8e&x_e#77)=x_HD1{CsC%ta*ZF+*>Vnm09zr7_TFv zIJFyHG|6wh@nF1tCDnR{7}?9vSRCLu)bHYv4mtfw!H@8IiCyDE>W`ra1LxF2FRmkg z+s$8Z`pNf_Lk9p09EWxzJlNAFYA17xDp->jEW|1V1vGL3uTs0b8Jf(|I<-h^*AX6+ zr5xk!%`XjKmAzW}fLw8}#M58I0c7I8dV;c>r8A)rr=^^ysS9ov)VeswX}d+&4l z>*vQ77L*s709rroP(}>BgrjuErpdVFFUgx?JXqcXN?7=E`rm=?=g@~7+N9*=^w4FHHa7{ud^d-=uLcukeNOlFAch>n zs4K51XZ*JlHIp zGxmBDJuV1uf$^~UrNfu`tpyfwd{5zV{;&sS>MAROs(!NVWerE`jJ?%Fj|;+EXgq9w z8n4|}U=hcaE#fKb#C>c2?9go-t^Z<-PY+7c5GXtROJW&^_hD(?uO9jxhjqr@qo0xI zVLg6zzd9!^XONsf3oa2aSnFAzhyNIN(yn`V5lh!J?nVaX!EPA!55S@rKPy9?3eMf6dv-K>j>{9^Vi^6-{TD{0v2&hQFvRZd{uar z6&O`4sXnc)w1S!m9=rmM)*1V@i5?e(hs>uOKj)0yZa)t>?)uf`(4f>by*@6|OSNy+9y!z|3kK^{`cis^ zz3(mGhg}Z2?ojgnWXntX{lR!h{T3AK7rCt8hwHKVk7ydZ_%!cuOSSI1@Wv z5Z)oy|dV1+AjwA zZp05Frr+akT#Itu3$S;kTjAJiJvaW}fnO zcsxJe;litg|L-God?;VV@IyUt_c9hT70LJ8L%fG0sg(&ET(+5dR$X{oWDn^6tf8 z$z0K{=}a8>(6;F|(XPtV&hX0mTm3t{JG!tZtE?AC>B%2?$RD>!B$>}A&6sjYy$q+* z9gP;GyIvQL?)fgV?P8|7|DKG8?teh{t$aTmb!*Gc#~Tv1Q31H#+*yZh!pka4u-_53 zQLL&e!M;bBuhMCQXm{UPqTM+si*}RG7w!725be4>fn%9yH}6FpTU$o?wRcQDxLEOh z-ozM{C_20O1TWQCU$?sVuM)?*_wf#q@89X(UuEm_Z_>ZVd~^TUSv23+*5~zn&;PI+ zMh2#GG?Vh#O>REp_L|CPC?Bk>#?Kty-JuZXftMT7NLc^7v1x9d3YkBC;$)Zv+sC04 zIa35r8hwDraB%8zkrV;H?QWoQLEF#0?9VSxhCd*jgeye5`_+6(E>|$tO|IuYdB$(M zM}*(i*9+_~pGSTfey4~I(DSxF9^)|nhbN)jnQY?WdgX+Jq>m?EeNefxOX)1AV9#UY7fc&fbI({1ZUj}q-&9?LkqfBF0-JpUHf zI1bh0=N!iW@DS*+y@`kPC`N21J+5-~sOlB2pQ+w4J0;5Jn%foXYh5o_pxi+lo?J7% zYrBDr@3+V{Yg)*K1_il z_2KTSY51VNCr9%=lson-;dA*8WM9b#P3{q$M5ip`qxB)1;XKbkJ>O}VXy-m(Y&~C! z=lh9Hn?m(5jKlbseunSxcdJHB6b5m@qEUl*1z+8@bqIdB$(2oi>k3_Lq7V1I^P%l~=65hPOB=q` zUWxheZ4tA)P{u3mAyWsl_ZN(L=#YrHZodxKPQL6_^|48Ja3F{86|_74S)1=H_Lh7v zf#}tu>vF4n838|Xr@Hlc*AMOT<#N6)pT7#vH;Qf#+Rwv}ob}ygx5w<~WjlbMr*|2^ zJ8@R1zERP_`IlY-eJAj>{6RjP{vPSuY6pEUx)vf%3qgX zs=PT>m4mq3{X5F{c6t2~KjU9=HuPgs5Pq2N{p3TWpGU*#r=UKpeq8yV%@w|aLaeC= z4u?0lP+pOKzDwYWF9j~6rZkbHVLg9WS4S%`TCFSPZ^EagnD8!c?eoALg?Z=~Dt)5P z8~%Y10cDFaek=Sk5tF@*d=Z}BR~<~t&;^IK<3M-5&2|<*fji;>anhBcb|%x@|M$fl z*8RaZY+pT0`Rxl=k9Ik4?T9POZ}e}<(lHIR*0u*R;%kmF=9U3k&Q$vRnH}rvr@Fde zMNxGT##fX#__U)%6xt2Y<=Y(S0`0XxU!2j;9Wf5$E~|0=0e<fS;j%}ni1gTXpg#xk|6SEx z{EvRHQ0?uxNRL2D`1C;er*{l)t^9jvGsX##Z}0C&>7nY82PKN(Ihg-T9(M!s6w%{# zo5ye&{^Y0S8NWT=B_1mO>KAuCE;IN0{zG*1@*KtY{15$r{CkcGr!IUw=^{$~V>{91 zJeE7sJ3kvdjClkgQ;#X?0U=IaYL&MEWpHReM(sieBzdnm`BnNZQp=0Fh+OxL@{He; zSBMyw&spp*>#gxf*Q>-S*wWs89)9Gy%l0>2p3=>JzMi~fyF7q88g*YUUMEcBt9tvy zXE+@F^m>`DV@>%=@2kq~h&P=3&Q zg0aGp9-?-&$Me^SzR|WGo|n&cbMsr@PE_vDdzT25iKu-7PjQ$ISO~w}lh?`cU@rjOd1ajd=a%{e{&R4Mtv7||~Z)5Juq+&bEL%E!AwODc`#jE7XLtcO* z+^AjXp9g*sOYXAoqYk6{XSsFd67)Ar{P|tvefs`?R|4L(Mv5i>KhB{o9ZVvO=*~B zo*ydXr}{as4%bt~p%{D`Xv>|K%W?Z3yqwP=KahLGR99|F=kF<<^C#C&yucW?!NX7h z_;C4`S16+PED?t~sq&Bcz>oM+yD6^$*G=Nk*#h%qHQy5J`7(qVDh{1zKVK%Fr*>1` zpKyJdIP?th(a(>yo<9R&3dNyU=y|taBJ!k-L?v@3Zogofm*eSxq ze*xd8dAB0(BG~SHarlt64kzmn`b7NED>4wKu8rs-@O`qDZ-&HYeP4;CvZ&BOI8ZNxnS>;7u6?AO(iBsV%{mozukMksHD^^#K!kGd+*~j(qLg-Sq1vGQa{_g_ubk2mV7J0 zc`=v2{!j6Z&C*ZWMC{`76Y_nlo)4B)RA5f0q)D@WgED@N@3~)DirezO=I6Z+%c&?} z`L%pw1EUK;Jip@qXgd!$y^5;;&rMl23A~_ybPZBNO(BI&vb#w(+0FKB$|hTqKtdXX z&_P0z4xuBxN)ZSkC<+J&Dk2d<5KyEjB1o^H%K!U2GtYD9K808Qubj_ko_pucJ?D4M znYq*M+ zrQ837jKSCZXUMw;TK@ZXylUgXf4F>4`gWFHmGgfUZHw_U&!M~+aa;la=Ba#S=|5Dm z^0&^*cgS-5M~c$(`3s(xPygxqCpf>{z4Kx2`F$nRziC;xc=6J?Rox5b^;r2Iuoi1< zxAhHU-<$IN<7BV(-1@11n2JDu8@If3A?LTdcb@a*x8jCAu43ptu5!>nT*VFFXaqEPgd2zy{o$$yP|PXRimX_ zzqG20^h$T*0pa;H{#Kvf@vBI>(e{_U`PGj_*$%=A9Gm$ zxatV_TiuPH#{6K4q+hjcnBs0)C)N*4$m@3;=^gH-?PC27v2?HBiKKVAn?8u;g9%0L zle>8}w^rJ}Ugp!yf6L*Y>uz2@<_A-xd7!Fu?DXa#;rTHCg9&;4F5sU1+|3hX{Z6%X zuiwR_FLgK1jOBv~_3iMob$;`HZtYY*f8G1KQJM$ z-*u!P=WhOKtl#C9?)AHo^b_6956AMsg!*=*ee9c`b?c@2Ayet*zuVzo?rwfR=0_&v z@$V-60=Hs~82=Va_xMkcez9BeotPh)P~T{;gBAEc#m8o)8~#J^U+q?miTS}4$vTXB4x4kpyMV~id3v*L!>KabdTuiqcw zzum3)Wvn09puQcb>@9vJ>Ol4{TZhZZ6Q`ylj>jnEz?i`U()}Hx#&A7 z>Hkj~ub`iO58(9+@^>oY-zIOr*;+j&>F?X?lKi8J_=kG`@IHOOK%Uv^tCIfLYG3f+ z-|Ag_I`ilQ1~MmKJt66TiR+i9?-Ai6tGYSq@5`&tpK4@kJv{IG2Ylx}+T&A`{_Sah z!BvmV%Xihts-BkguaD(Vuyp%>muhUS-aF|(A{x(C)Bi`lJukwlJ|XG9eVqRcFASgW zK?nBNH=#+tk7E4E5k6SeXC(dJH2kdpa)ULW`^rDk?R%8alMaKqu!BIpd{*;#fbaE3 z*Xpwq);sC{H{iGD$@35Cj7KX$ew046Fg<>r4ph13d7@6Y=jly9YPYw?lWUt>+eZ8H z9LXE@W%7;+@)iU=Uib1Q*HpER9@7~l+C5P@ry}VLzKBf8m!rL-d?HV(&rkB}!t6Oc zA>mWr zo_q-9RAVv9soqPdPNANtoTKkHte!~s70B1FVdRnLr#~%z`!1emX1Dv2)!62>DxZFp zPv<$JjG6q^ma;W$dHEVz*0$#PuQh({w?1ItBE|)~CKcC5|HHxlV202BWCI2+;e4~C z;<9M|kvU0Ar(fRxiR);Ws*{Qq-!HFRwY96OiKc%m>;t|)k_Yg^{qS){nRhmJU4E&{Lwf>;}Z3YE3U_f^xfZC5%r6!pAs7Vnm@V9=jbDh ze#hNb70riN`}Vf)^k4b=_`R(?>NlyahOA#v&Gas9|7~;AcH33|-KSf-{u=l%xksLi z)Bowyr~Ce!B9FY{zLD=&RKo*#`S0P+zqm&}iTU61>B#TUMKVZZ_`2Xov?i}-fYU%!c)))Ba61TE7%nz#HUd=Vg>M1*OZsk7Fyn9V= zyK4M8=bhNfgChQ#)uMEA9(gNIh|{e!Ab)X?j{FNF`QfU`*WO5Ath_$vU)%Lr7TSK@ z+k3WKTSq+~(!XXs%1;wzTo>fM%ethp~`p<)({@S1;a{7PkSIMTmu!TpBUpgNCSIm&r=ehkqdCxRvVq0VT zl6gz#_~f*_l8?ym`{9*_BT292+uQFJ=zn1F5AOmfvu@Nb1?h(d z{~S*`c{r-2ApJ=5Pv2FYq?3pIUryG)M;m_MRSl$*N4tEpApLm5@4ISG(#fM;_%B;; zzv(ZzdS3djB5!NRqg|@<>ApSKz*T;*lJ@2@b45f{la{JJpxSDf~zv7Z^+LTRQ#jxMH!#DHu_|{(4oD|ZjZ~Fa#^k2EdJJa;a zK{wGZHKy{%ZQwR!X6v53{4)c83-Y&sf2BK|zdNBnVC|W!xrX-aVL0|Do%b!(XJTK> z{{zx#4+kwIojj<%z99V$>|2_QoS7g+<z7m zM@~OBuQmDYfqxTs*0yfF6raskm43;}l>efb|FOV-c;MgEowX?Df6>z2*xN0=a+}fa z>n>PlSIdbsSW=%_i>bePjQ><0|@4uUOg#v`2q+Ybuhn zPuGo~K6{|EUv%r{<&UL;p*>k`#UJRKeS-qR*hTl{_-p7-@qAgo>!sgvGyiQKr_;yk z`(54{zp)ejG1{$)(IGupO%OuE%uykDElDu=~OI>W+}Xgy6XUp}B*Uk5H_ zd)Vd39aMn3I_bAj-ud&bVHc1-HJe`jfPZeb!N0?nlYUY*eJuZB()&LA`3C8X=PULv zNZ%O0t#lO=PN5$;P!_vGK9Br9b}dWK^4=A7#AyIrK%he(Lx2 zL;9v^`ejkM8OvmA4qtbGci4m&e_%+b-VAiuR=yvm=dN-Pc{R3~BDH;SWZ>?k*ANmOpZ%cqas ziSGcObzAQerw_Jt({HSov2|6XA9&)o@wT0}x~;>yIjdK|OVcH5FSqqJv3}?_wvp$C zK2D%5=_;lA?`2mjF5Nem?6&Uf*WG#fz7JS&DdYA)TU_tgar^Y~Cg1C~7v-p*+u}}- zZ|%z1*%VpY)P8?)19o7JvDcdV>et#8pFV~5hiAUu^P~?gk-ot7`o;;g`_GZSMv3$; z(yt}`R?>NHi{$U;Dz>>Pr#k8DJ6gyHe=huo!Oyd~L%(AFn$ujxhChq=3);oLAEWyt zu3~*XAJi@Vmb;T4=aI_Q8)KLH^vS=>%Q$I%S}&_k%Jb_E?mzh!&tLKOUc|re+_;zM zJH6lrjJyTS7twAG7=ER#7ye}I;w1~aL9lwt-+!{}bv6BAXn_7lHh=#M&ZnPF`VT_- zoyF<>*>w79Y!Scy*E7#g|GjHRyS~P0n{&Pmx-mBDl`wKY@cg@ne8-L}Cmhpw=)PAx z`@&xjI`@$s`+GTEv?*h+wsZHzo%Ew0tX{%OrzHpMX!9I9e(CqKwp6t!nJyq@0?qvwy<9k@BZtD4XxX0N|?nZ{b~HWGl71gXzXq9&GP5^ z?Q>mdM+))uy?h1sZwt@Q;TcBV&$C|hOpf>4)>$3B?DabbaLL9G@A!qcRg0I*samjj z)_h&pe23P-kJc)9D6DJGNwIwZayY*MXIF5lU0*iu4}{~#K5XC0>Vlu&9X)Mn~eES<-P3)j?_Q24}Eq%)2+7XIM-*F=Uks% z{j-r1^ItpW^L5DoZs$107+o#c$=aY{TNJ8LV5iNW7L?z%{bsX)yfNl+hnB(3mAAp8 z29FgLmh&imWV!S=*zT{hdCvX^&N*PIecm7KTYsn1egJEnHqce9^FIE^=i{iaa`n@8 zoA~;v_Ti(>+qdQ~>oneS?u#EhW~#4oyz1DI-u^G{<9Yn;SE!$sE*v&=!A}1Bene;= zjF{qjX`K23H#x)e^#S#guaLy=Uo6oF7&kGMFs?d{%cfj?juivXs`(z@(ab1SZbm!TFDA4N%Wjl@T~Fh!O|98w?JRov~qWijy)mt0ZC z5BqX2>-64SCs!|acCy4i^WMw+!I(ulicFRt!-&_dwn=K&c-iHPdlu(laA^BQ_8eF_ zT~e}~8s16B@wT{e%QzLtdPU`~zJ4eU%%> z|4?@EtcZNM@;K}X#)J?2R};J~CQEThJjv$!gmNXE>j|f4>w%0t%w>0-V!XaRdnael zq={OA1e(XY4LRNxFOxVV-emK8e7o(0_fx_}qXx(IN(OHQJj;!@2u~}f@_3IT$J^v( z5;wf%F4J_PTy8zskpF3Er1(oNOTuN#|sXc~N-&sf{|wKCUdzxcAw z??X3EvWOebh2Y#9;k-rK6JLV!PjJ{rWyPI(E-3#Wu-db>F+2bs-^wTc3%0m%l1bd~ zE_2D2Yx;4o%FFl-Nqg~2@YFvD<-qLvXl#9zx5~=p_;um;wzzRTw~8Ci)!@uiFr_vn-S*NO5n{=0c!n(q{cq;s<6)#-CTek<;KtGr*w4}|At zuc0q5@~gIb@%7mF!FgXg$x_^KZg$C5|C5%N@xw{m@Jn#E2j|BD$I6TOGXVMPDlg;r zAb4Ax$s`VmH`!`#R9>pMZ!7TB=PFTej^7oYyS!ZAKM&9Qm|USDO?ZsegH3L{WDA!-A9C12;|!%o0$$@-;exDT_7Ke#$V&(oXUn|(2c68Wk;w-KXbkA9cld~ zT`paZ-Uu&iVp<=9FX|`d{Y+aIeCx(jKa3|1i6iM5mnr{`xdGj4yUL+-eEc|NbmN#IxjICZF{J$YXFgBd zc$Gb0hQ*s~!~QV3O}SKm2Wj8Ww#OMf=Ki`jVp5LV^LRr`;L%Yga?A?=#r3wpYO4 z0{pHBAHBx^tq|Yp&+zmY;C})Bj=Z~jF2XNie=YNy(m|x7;*fZgZ7)vorPug(v-sIw zeHOo#zEAhguFtjj&i5~Te}>++<#X+~!Sc2`)zOL@?#|%;IjX;@6UNW9);iH~c_XAU$ zq5iVBXBYUr4X&0xL@jYhyvcT~Cr~6;uc+Q({|cb zCM(zp?y$69Q+p!vz!vFPd#s&`C)s{}go{44bBb}9iY!?l)E*7)Q6?+J-6_I7A9-Ml zOoy}VR6NP{*G9PLQ@gYnm%5-d?s9NXGFd6^@Cf&Z$OBuXW9=1oDxPHfzel*}Q+sSN zZdEy4%3$}|CM(4q5#iE))PgP2vGx`_6;HAQ+tgT0`HMcaXBFW_z4C&3?`Ci>G42$1 zWQ6-5^1v49SbMLXiYM7&dW4HUwO175md#(r|J~FlBCBsds;jCFuvVUV_G-Zv=~(-F zI~7l|!}+e#VzL)~YHumR9a79c%w;r{YO=_+x~N zKDGB2E=2L3m(`bgcc;g|9{VMhYCi_8bx*r{|*c6=bUTmGp1wAk))`8;7O z?EbsS3jK?=meI|vIgk4U;qU2n&;`>a*Y5uveEMK^qwYhm2^$vS?^N!&nxOXo4G-hn zVZ+b06h1+6Y3rne$aKlI|8KZtFmnW!p!?8k!ZyYDW%GR;_^XWD=lh3km>(Jp$(um{ zTVy&+u~YFRgW2!gV!97~ChSs-Th{NB-GH9H#vS2?21D|WAb>409S*ir@g#$P9O0tR zgxVt9;pLvM3G|hE{OBT-^V*?Re%iqHRo-^CbK71?IF9flfx3+TquZAMl~{14>vPoS zgf}?z`$iR-o3>aN$G6@*UDSMHZZG5v;a3Ey4>{I%^V=(Z31v*6u|a926b za9wuaK)`m9`QREmmCnhKZ6mw!$Ap86?Jirsufp!lOjerTxu;9GKO=xGG94JlLE=e< z1pPcnpkd@ZK?&}YIm zMYto%=JWmFj&zl~Rp#31#`fl@ou2R%^1v3E4v*WZc#jdESmW z!Vz_ZJqV`~jwH~(9zoqQc?IK!4_&f!Pr@X^Ou`Oc)_>&}dnQuH$##*BK~?FT3~i6{ z8GlT8{43b~Z|rXKa;!3SLm%#ylo=b-DO{2x6=Rm?*CGdxo9_LJC{=eq{;|}JEMT)wh_=lq~pX!I~8v-?AS1$t^4*O z3@*Ya`^(tRHy1r8n5qzZu}4 zX|iJf7w7+h$VCT{juZE@Q}HIlK8^6ZNNX&@-??0UGjSpKY!)@|CF)mu|HJCAsZDVtF zykL~C=Md0Aq~pXh>{PtTPG?5>zl^l~O5hJGlmDlIPrWJf^^TvH&b?=wcop)%7MTv0 z+NpSwomNKm4*E=7R*cI`XUX}6i5G(#+RGF-WV`IWjR3aDbhyb*#gh#07vZAM#4}3a z=5~>lU(@;Bi9Z7O0p^$c1bbK6ytp6u3ip=;utlcBJ$5RdWH|fST1@w$&%{fMam$u7 z)&=&gG;Uwc-WyxnT+^-(H^ZQtG|8pClnx@(#q)?a8Gdwl@2C6FYvN5s_(RIpGY^9w z+UroxtLy7?Evv^feA+GPATnLT_#572_&rfMN3V(Z6yXmo`<(OszlZ*}$oHSpT2}ql zrXMiQyO{kGyIr4={~&%H@gF(YNE_<9j; z*?EUL#{WGZ#JKo-R48l0{SEAv^%2^%b|5^Si4fUDISvn4_+udUuu5=jX zap6fuyqeZ4+JU-m!y;VFE?uA1jR1FTlNI5HiA&i_<_cS6I{0@J;z>qs5#gdw-JoLJ zvi`0CcM~ty*Q2sGOk4_gK0yTwG9C7|Q}HAtyCYomsT);{Th`C5;BIBI!t>lRI#;gs zJdYpiR@?Q5uJ17;T%Wg3ARI!N=PJ+I&-FceP1olgHl{g~P5drtCT!v=*1OR4{lY(U zUg-bjS9Tvnz;==OfH)+blaXwqU@_f?KkCL6**(0hzYjph5aagc`z>#`mT-5Dj-D^t zXvr4U9Zv9Vw|JA0Y+9u2UxfG7ycelhkGZxko}2oE?Y&2(rAO^n-7(;f&{ef(%$vrz zxwQ+j=K_Ma)zzKM`Ps%I-h}!ygNt7Mk}B7?dtGo(0C$RiZy2|ib!URRr^!h3IoCTA z9&NNRMTYI$Z1E(cqV`gH)E!^!=d$JNa&T+C+`PTu7WtXBI@svyuH)Rd-QrC~vH7Va zdsl$lTn0Dx^RK}Q{gb+%a(=(@h&LJa(*oS)zPm|-1L~^lAQ;!eI}Im`%kfdjIL15Rx4va z-}KB{f0mv_EZ(73&Y@cml^$IMUDkKa=e5 zA&>_m-pyN_Q`wO0a%h45^3QLue-i#bsf_)T;Jwj;M+=Lq-@ zF60bx*}sH984$5nz~Y?BhGdsp3+%@~tShkf2a_%+WB(#}Z!&S-{x?GXH+J5FrE`{K zsz23#^~Vs%0}*Yu#W|IXWS3Vn>-MFe+IQ;*O!}$eSBfvLf9k&n?@x3!)IVALO!a5@ z*drf^XuDlKaY!kmx&HTeCD+xhy_;l0;nl(Iil{Tcq1d7EAR`J59s z{CmNlT7Z9o>vhImu5yp}DSvyo-Vf~Nzw^l0e<}D6mBr6ge};cc-ey;SE$74ypE9`X znFaXggU>hZdwc|beHr|l!GFwE{Ns=K-`-2}eNoQq%I{z1ZL~FP^^Cs_?=kTH5&Dzs zJJ;AvUGq#l|HS`qMg6$?yTIWuVE%DHgp>2Ga31qm5^k7}=*)PM-M*FfTZLa={Jwv1 zxqfRsUqa$Zc56=O^Xt*4{+`%Ao8KzCuA=@K zWbi%t_zS?b^}2qYX>-({P<=AxulSBJS8X%r^n)9DX2-qjk|&x>kFWO!zf(0j`9Ng8 z_|#6Nd$QZ<>HJzfeyM+?$bK#8E7`BAXZ$~FmB|WzuWF9{K8Z27uthpf3gdrxlHJ(j z!V*+2(5Jq{`~PydlNkTc?rYoux3wjMyA4=j{BJrChs2ZYUXkKTpZenW?`6lqlNkTc zUei^)ydvcHoAw-qUZj7Z$nQR*?jo>8chtj#8p1P#7T4!}eAV_N0&|0HzaczH_&b5T zne5H^zyB(~ch39TP1@1N&3@j??mpIiQy{tiEA>mSGyY8d@fr7Zl&(J}G5(*u4t76K z%I@%h3wJ!h`&xCO#SM2IaF591qL=DTt6#aN_XBG?8@(7P0Fs5XV$ zPQYdnb)dyL6>qZpZ3Vb{Sbb^rD)*GeW&A&TOIPtr#sKzQXYx5+Z!n25uxu9LJEu4# z-emVz3UKSq&z2wDQyQ1`f3tT4cXlb-?kI3u3vkg({ZjQ`8>`CTvi@)OXmAly?B{fz zXAHa3^RW&Pjm3A9sB1>AT1bKFu>msZ^>SGVPD zbo8w(ZnzV`y)X1L!aRrcQa?=nwWj;a;IjU2Hs2w?O#eA=@6gV|`om43zdh+R3# z(z~wDx#tspNSH?8PX*3B6r4M0OB%TEVve-S|22}`l>6XgN1x8(W_JsAe^TIY{ue?0 zKlKxvo;SNIrAy{H{sne35A-tk6x$uuAAbM~pNr_rxkyG$ZV;imOR!|Hh(Z|?O-LSPUD$>z9dhk2?{7!n8R4Q&!{nm;Ejx~BQ2W0U z+^1t)|CauXWwb;8Lf$ZrA9EbzTze%)#xCt!aqQwag5zS2HKy8s_eXYLKnTyd`5@Q+ z^WJ#$`;p!FqhU_5-Q~uO4b1<~ehRxEitP@|BZPac$Cg2+!8xMj;1^Z&D7Gg-cU_@J$2 zOhapCJ&5wVnf}Lwom`(Y*K&Q9zw3Jcc-pi_K8t^uO zc6q?vp66@*mEGtj+ePLB@FD4(jCnnsA8EiJ4Zkd9w}!61PRrQ+CNjP-S-u{X-J#p1 z`KHFc9$R-vhem&^coO~>rk_QnANn-BSQ?kg#p==w?&og69MA2`n{czUUA8Wyab2&2 zaHLD)T81dzq-sHmFTEPxE{&gCixcBFt^q!6rO5Y(l;1;#@dr`$^$nBq^=jkhV4{P_ zboq{*iZ|hZ9<1MKenPKCR~nzi3PtueZUX)$CM(QSG*8MuZ1Ou}b76~22jY-;lB&1U zd5T8#X4DJMY!}#CwId3ojF&$tHm$7iLQDZ~bNZfFD26tuFUg@QAq{emAFDZjN z6O?@oUX7VP7HP9!2O@)d7VbQ3m%Q zaPgPO-XFe^!yQ-GFlKbT%FCB4d=_lbmQrS{S37N1ae0rI?!UN&*Vod)i|BV78~jYkPLZJ{&vvj5MVo(T7qoW1;W3ESi}Hty^*xjh0A7irTonL|2d(5XMX-?4wt`0DFhbo zPYB*d*C^S<4R>E~57EBHkoHM0JHPRK8NZr{q;JHDYM=V00ScY?RgHA*IN!#fPT zcYS?fcD_Q|U4lz{e3^Wu{hxD;@fJKkhS%88oCBqtFLS+LyOeM`;b_7VLN}oWjLW@@ zuk}}Uzf17Gb&ax(I3ybq_I&%6#gxCR2){MEcPd$~X#eM&YX}M~u;J#Oc%O^~w%Cp-4v;J3H+m=G*s!8pux6w(q;)ct3 znZ2~~<+(}yg;l~WU9Or|2lv7V_w`)4YOESpRn?j^)$R~3?{tHWPO=q;BqJI3vVY&I z^3}8%p+c}VCGBn62p;;7qHK8{TRWDG^le88;cZ9owt1PvA@L^TH%rTN(-7`k7r1ET z7MJIyLGavQyru9`zwUw@Z<8~b#0~ET@VX+rJ-KhQFTvyczd5(LiVIf{_PyUYx@zKR z{tYUsh-Ke6g15;vNhWc_yA8Z6!uuxqvyL!?O%O+xEjLj#)79Jc8S5H{`nWv@2YD=AG0gofO+3j2_Q`B*$H!TMD3D^H`y9Iv=cUZVl@{T8fEz+@RnVpI! zna~vBqEAy#A+GP(m&E1$|D5N*9TnlyuQL+vIRvmpro$O_DxPG*$r0`{()TaK_4BDE zaZdyH6<5Iq`>CIYn{4YZG+pJfb;WeJ)Y8P0@J(6jXY^@WR*388Q%mBq{(nxW$E@7S z&m$t-+mHvg$aJ{LPQ{Z<_$1kyOZl~A`I$1^$7w{4|PuA{Hn zdaLgEno0J)LGZrSI}z9PieXCUWa1CA_TmqFf1>v+GtM-7DXrKMKesPqFZGyRS3UTd z_7(7P`L~(2M3^GOrau6QCz;3|ycUyQ=+X3Nb|h#$biX-lDXR)2ze7RD*bFZF|Ly%< z;|}FX`wIBD;co1)bwxTfuV-oEN$Ns9MZV_uA8K9~dD~G=a+$^L%C8N7j$ZGwK7zG` zyH6&JCG1RCZt}j~ANd7;HNBGcOMVB1oL|iE+TS3kBfoD;zy~57o42%6*_hO^_S<5* z55F|6s*T;A-zcHf^VH0~<9oBV{HouF^8FdNNA+|wZJw}2rh~83#FNyW65*mx^LmB2 zx_Xy-cjn?@#>x0(M1q)DplJnGXIT7f(|6psTP1-G@HSTk@e_Y;m+zfozV; zS@RfhC%DRUFAw&5TyL@DO(B3SG9BoHL*hy5lL!}mnunLdO>NHLHX)9r_gs^ed!E@(z{kxF+F)UeOowH5DxReN zCsDaVpXMI^5j3qv@*5MBEYGz6d-JDw`i}tLF6n!IlkNRS``;Yee;u1c`wvf2|5k*H zKF#|V;+F64G}Hd?eT2u!OYv7hrF=9l!d+W+O$8ZSN(n*X!H4 zULT+1dVTa~*Xxa+5IVRvm!R_}T(7rI2n+>>riWdx*Z8l7*B8P6G@%X|_rtTCYoEAY zZ`Q#3JJ;*&9AE*zm22AI;A6*H0oP1_1d`6lq(2t4$Itt91(Sa5+{|{`<0E)a+h@>; znf!ek-jILh=g;|$KZmP)dy@dBNXO<^?NmHT!+pzZH`zXaKSv(eBGcg`I~7mTP#xtj`ZWLfE8u6@7o38Zsf5Qmkur8 zvJ~+o4L?iU1?kiLQ7K%%W>3Hw+;zbHoym%EhuRh4(yj_yWI7Os#FI397~!H%%W9=? z(>g1IyBRW`G+F3FKkr>{FG~yTg@vUEe^-LH)wR$MXc=KC;!PTdg>mR$u0N>j!mnDq zaN*)bMQ%^c&)UBedc0sVgZ+Nr0J|dm2?TTynJzVUDxRc~edsNw`_QXpOU6DiaI^(M zk>9Jp{g-ij+>gV40lFl4Qwd;;OovuG6;IN5yZ+Sz(tYUDGNPbejJF;DIOBK5|9ijh zDy!GYl{3FjKwjQlDc1?|KdrSZjAC5 zeOi|IodhD_cyob489$#6Zs@05J@TpT1K@##dpiMak?F9)PQ{Znu{Wi~bRYV(9G$Jc z(j5gZ+DU z?Nq!;b5Gb0068sxCv01?8k68yjqG#H`oDd4Wj}<<;Q!CGAA(`{^7b5Z(LtnR3voz1 zN%PfddnvtI?q!GJsIcXCR`A)L#by29KE6)$&-F*S{Sc5Yf4)cXwtCxqn=PKCnLk-K zEwH=w6z+R4?4%H3=cMH;6&Nz*{dMpgUFCVN1iL@sYfJV+FuCBjuIqJBT)MQbWhvrG zS_VeXH+r=^2WM=!7nO(3;IdcAKGRH=w_EdGp??zJ*SaD1%?|hRo~3&%VKQMZfi=qA zTM{lLu;!%u5yFZ7-mm3X{@B#}MDpdER$o`hmZW7yS`Or=mNzr4nGDSPLj1npt$h#_ zgCt*h35Lk9{McPSNLtQ|CLG2A^pw&6+# zKXw;SLiy`scS=9>Y2CQcF2A8dDBhX!)jA5?Lp+Y}m-&4V^71Aj4{VW+;h7Up(ps68 zFX_{|Z9zL7ZK)vaOt~2c?lC6T`}tG3f4ILOJ7y5T7U|eJ#ZJYOwDP~g7Snyy0j;|f z+8Z`fDDgbEP6qc>($$-p+ZpPj@;PSua ze)9b0{yEuN(Hy{KHFPwPI}@|@d9p=7x_7Tg=WTx&PpkM|$&*Uj$pk?U=> zIe%}A@bBD(((qoLjZhG99x81N> zueCJsCT&Y1J?`edQ@&IWznB)MWc0WOJ?_@qv6VO^o}}&0 zC?C+P_58wo$TXW-+}n}yu*u>&;}GQoxBLAG{B^VcA>?|SU8`&)4v9D6o2Jz*rhHgQ zxVWVKd8sAy;aA9d(xepY5$D4*$oIB;EaH%OlgT4fJ*Mcnzxzw|D4h>~Le>jBhtwVB zk9P|84-gt@t*;Th4_qsK3B@7tCX%AYspO0?cTr-+CnYFE3^QGeUd+;}g!)hiq zZ#PiiErv)ZYo}@^4bmSj3~tMQXW9A+GG8~@CH1jKRr)X%Z}q-#t#A9d>GL}J{4Ubx z_y37LO|(T)Xj4-tQ%+g`zt2bI^|2z0K5c8}ed5}B`MBxxkxSY)i1hg?{_*PIhx9!| z8}I+;u2x=|dk@J`%N!@^MbZn@s8bRrLw} zDV1N$|IhV(qLTVpODlca36^;rnFmnZ^w}1Dn!c(&!9S(+X+@urCcC6QmLz@V5kfz| zt;5GnpONTu*_Z1xBrZRSbn*>rx%}E2eX3mLIL3um|Gb<1e%~~eKD5QbC$4RgkDESK z=<|l37y6=1{Zp(D-}08z=MeO1i2Re)$M+PZ&uIjFBx+mc@iw`(7dR&li8q<{T!i-~X^*FP5|F{;{r}wM##_pt)_hq0twN5s$+bx)aY($$ z^Z_Z}6;km5-|2Jd}%E->Cwcz(b|d6`^+9B-3r`^?7;?*i~fdAu*ex(?pE^g5%_ z%bfg_>wVuLVIPyI-JaYV+{?@2S~DO!C#$XYwmI3NI3(U=`kctl4Y=>k)J_SA?VS7# zc&;*?^8$r+2UYI_hkCL>HqUhrtO=& z0ro})WbEA?o;$s^)^26&_0@p+m$7>AsWX|x4ew6y!uPeRcP6(GM&|KMKn8Cjc=s7^ z3IF;`Gd$XA*(frZ#3At}9qUE*b(3C`$1?#LJl6lueaLuA;Q4C6@D?G*+vFxorf(C) zn{-sAc(g(2lgBdw89dhi&;0}6QTL}@*?JUxx9;%`=QQ}i66rYkL^~Bv(y=%l4+?*B z$LM$-LV|KbFk{N#vi^VWpTWiddEDSm%B!1l7vJUZd`zLPYgm`{J?wXJ)-Eo&pIlsmd#glZrn0>EI{n+b_nVz}*#xnKaRp4nq8D#nS9$Sa%nS@6hDNK=J6Nki; z%-A5E?~xvp&(}XAr*j?y=(xFxSP1Xs~(GSgNKFtU5_m^>CnDOz}*Dg zJtJK7nfz8UuKxnO*xvR5;BMtAXS^NbR-16uQ|+zPPnWQ7>p<6c)ibW|$?VCttexY% zgj?;lukS~8Q&-D&k@;XdJC)AK%xGPg{4x38#diC(? ztqZ2Zu9hU8Wab^IzuVELeUoBbzrMc&?#|%yer*PAysxiR8poP&!)1&pY?0}}m>m*N zGV|>S7k%2dE5`L-pqIcMkBk~{^Yx@~L+42LQqQ)B@u`mOQv)vV*E+Y2aM7oI*J51% zjb;hlc5oY9#o3p~_Kr8egJ~i_;PlC#}`|SsUJBxWw9wFcEb9-p_4fhn} zfi2Rp{rh$*o}`oi=C+vf1AW@(7UGs~ciZ{@pLq+x-7CTk-6_L84|!mVbZjRMi6`k= zJHkbu_Ja#?%dgvOKN}g|chqOh)4nJ7wJIiE6=l( z7`L}G|3B|o59`}0=Foi9+Ku*~eWY~)sj|9pHM*2XA0@TC$9Z@ zALo*IlkPc@K7XvLs~O!Ky$5I<6U{68NT;9cW2Q;4nRd4QRb*zzlj_EY{MyOizYJY| z$@dhf*G~H|iRQokWsXf8KjYYiej9OI%yD~T`LF&^{_^Ypr!X%+@9qNe^4FT^LLQ2y z^!0I0Wn0p{BJ$Uh|B1i!t}5rPQu*YkFI0}FFt@F|5=~jh$2pabN%zP9AGj(vCM}y! zQ<(ps_mEF0ey&FN1nEN_$rqw2TlzSs;!S$OIMK@S6aR@H>|JqQq4>F)!u*4?CIi~!M z%4s7%MD@st=(D!R$(P@}KEB?wa&t-ECvM7e&WS_fO=i2Vs*jf9l+ouxWPYcdK2d$M zBJUG7%1^I_?pzep#8ug__mGWqfjvU1}J z_4nS7_iHifrpHvZ$=(Nsr8p$sWX{jh^%Yb5bKffgvL>#6W4T_FSdXc_ki`QjvhtDl z2m819%U+KSk?(!rgf(?tOB8Ricar*J)+gNevDaf*DK&E2!W8&p>e}eBnEA`oLb>?3 zscm#M&%I#CkEz^06&*x6PTky2#gpt^o32lmUQ_!TXN;}|6k$J_?0Sx=-v#$jzH{#g zxS#laWK6nnsbYmKG97%CE1qQUlhgHd(r4mi~vnStkE!|Mxw^ zWc&RoUSr(VS>IMi6VOmy)7jG2sJ%JthA);mciN}UoxVEZ+k`(5{zjl&oKZo*UuWz> zs3R~Bpt-=)c}D(gr2L>>Ri22ZPWN$6Wka&>wa%BywYWZ)Z(29A+cMAH)GqElCwHCa z?k(9{+tS=Qy1Kb~YG>o(1AKWq5EgjZr@-?g(2<@HuIh0ka&}Y+eLo;7xx`6zozPH01tSE!?064$PUB|B(9P_HZ zk2spT=;(2TcEab*9YfhT`e4Edg!2j4dKq8Kul)KCg7>B49fQTelJ3dEr^C9RFz>>= zjJ=Q0dkd)Kyvx+T!TW@z`*Qn1| z9@SHx_4C{CJZpD*yvWaNB&OQO@TPH)ts>=_;*fZgMGvO=Iqkcoli#9DezO11zM*o?+kDO`Rftw)o55 zzD@Erna`#Xhs2vKW(}CdreSx`|D}H zyPjvu_;Z9CFu#wz1b>z=f?~I+*@X)@C z%+9xS&%=a#h4aNSd~`11M8YS8H;~CY?`bm$qmA|J{ZYA{NASLN)5x=Fvkg+ZC;PqZ z_Y>6bH0mYgwhT-$|7%y8_EboXz;!XBHDD?l8uU8ZHP`(7TKe@Bij+VZ6op znyYwZ$2kOVqxYTf8;Uns;v&D&2FvfF49=`TmhLo6;*fZgCEG`S z1%KKxMSeAnOZt`dfAdF}EN^G**IWf8{F?~gHt##)hR;48OO{7|eU$qS4So&!XY9QJ zJnAS>_IVlIUOgmKK*GD1;B9o%6N76cTon1_J2P0 zmcL%$*P)?eSN?rK086B!;*fZgrFD^C!JqbYkzY;Yl74*`8FNimv0sP!>+6;+qXp>d! z*J0uMGIW0&xf>GtbN)GP+4F?^2tOv?&)@g8{VHFnJA!YW@=kF`x+e$T7Uk=H=<`X) z*Wka5zv+X{Kgnxq`I;YpO=xPEJl1Ed@EQr;$8I`#H+^EjI{ z|704zn05rR+X&Q~tci8g$oFZRd)}}0SN0!9@V<4^_w#WurF(Kvn2*=EdipBDaBE*I zpX9%cz0Cj5ztU^#_y4tiLQR;jsI3W)tlc48=FjANk>%lub}AXk!Dog2Vb>y!_D=aP z%HZ+-fByC1y8f^9jY2%%)Yu)uyMO?u$gqh+l93#IZ@|-i=rR4UD4(+ySWaj3VEx~G zo)*N|ROK@4%%b`TI$Nw^4fpTHNqgy5!JrXZ@}G(0+p2 zcW~BKW&Hg(xPOXpeZ56KGu+5|Te$xucw60c`SNeZBi`iDE7N+bV++zK+oFu0p9d%3 zPEoE4aPsxmyBus~TL2*dD$zem&d83Xo+_ztCj^7&8jJ=Hi=f7pV9xt-DCHPhKF|IPm}cRgFKe$_5=}uuP4v9B8?2WWs3BO}tVYv!9R-#;W?BWJ2Fj2+j3ND`_J86r8ZBAuJaY($$ z;f+zbT8N#ie7VZ$pRt$re?g@e8}&0Nhs-BL&uhmFFuaYf1K)K_33!#@y%72JaMJL* zD1*}m4*BV?$A0xVdB4tuA1sk!5{JZ_9I-~^SMWO~X8oGixRhV#AY%iQRq(tTmrsyi z4^Yv6pv>3pVv)&986f+Fgz3gJXqvBEj3}I^?@! z1Ky@CIpX#3e;I3W{f7knF3R960|z<&I({w0kz<8(HUTV=VG@VLn;f}8`oA2)?>H#y z*HmNg*bM%1WKjM^X6L(EJ1s%@R}j2yu0y^f4v9B8@`&`ipN>D0worZzsOX=;yA+;X zjMwAE_J+sG?4_?En?>fko9$G*$@d0CetnU2{4UDiu>aqJ(Yfmde$72dvg`K*utYj4 z4v9DU-l)j0;CEb6SHwc;7n9JK~UZPri3il&}Bhz6(OW2LEOJ{R})UUeoOJqWOgAd3h5#-p7vbLR`nI z0k6d+M{Sqp>kQ^RmG7bq4&VPRn3lU9=WD>pJukFf9bk!c>>v(_H#ur*l&|1-Je$qe zRO1r)`XMrAo2-I-^<0*MUuV!x2HRW*zEd0$Z*tV#sb6R8%zb~9UsL^KduQ~4Cp0KU zejS?nbq1;i8=ZVN!;h=Pn=IQY^6NP6!|$RD4&VPRI3Rbuz^}s5bG(eUi1IQ0QRLr? zoRNgBh<`%-DvtLNR(Kg-%dh;p6TxST9TkV9d$O!M%~#n!W3{4u4IV4b*BQM3UvQ+? zI$IBtFK}6k@M)`qZ=Lc^aY($$vInDlrHpj^JLGH5f6=|69O4BJ*e7KKjM} zvd5#%2sU|{z6}v?avW=x>{j8uOnBJvtYckdAK(8ic)<%cJpVo@^cMr5^6xEzx5>*S z4v9B8?tpY2cE;(KiXcbCRhzB;MrsT_ZefpE)pxM}ty` zw-Y>-UasNg>$h}%+w!djIo>8WQ!od7pC>i%)Lq5!IvLRFbgnaAJ5W4#)~4u zvwFNr)5|rJa&ybFkB2kZut@(tvBoX}qy(H`IyH=Olc^8HP-?FH?L{SUeJ6{iXBeeb_RderZkITPH05w6uY!9IW4KL?A! z3Kfv~j5s9Tz#8s+#`<*g`>V+FzIK*}FIk#oBqzR{_MbZ|xsPW@ zl=1Hi;8Dle_5Aym7%$XCx$IL%v@;SD^GCHHjJII)C zvi$Rts}FNrN&>&LH*&p=Zsx~6Zus-TKPX!tQeXBu_-fa;h5p=+AErLs$?F&6c1rhr zxzE%aEv;dhuHmkmx7Ep)oxY6_Z*tPRY5mkm8>oB`WpH@^zwq$f^&*^n{nR-S*&3HYYy>H2tt91Qy=U!k8^!Lekox9q(c$1SqOXtNq zX@BH*QO2%O;GC1Yj$aFK%(3#wk96TS0*5yyecF`xN2Vggc!(|1-kdgujv2*I55MKeB&c zg7>Xc-YE`A_vDmQ)BaKC&q&)MufJt%#$LYvUznR0jO&Zh)$DoCu9LYwlB5gwNP_pZ zvphUR2__>sb+xE|x|sWh`I4K#TgtsR8Ba8yVC630W$UNT6FsIl44XJ48Of=`)B33s zJv#TzZcr+l4S4s1aG73r2H!mi8nd*f`a<#W7cE)dc<|_ z;Clb!+2Vc3I?sXkK9k{bbM1U}O-*BCdv&gz@4Ox?Z>#H+FRwNp@g}FOk+$=l50SRG zgrBbfC$uA({zMK(ZkBzw6TlJ~CUHo-$!WW$?Y!_i&(HWbCyAa(3H)1;LBCa$Y3Bo% zB?$ikg160CStSmMH#zOnw4LqxCiitwPI9Q|pD9=O!t;#r7M823(RJ0eVTF*tLAbQ% zvR!08^twt$a{4!-a{K}57niVaC3r6wdl|ffa{QvlG(2Gwha@98eb1;Iqetfh89(y^ zDQ|%(lChid|H6Nntip2axs)V(sfRj4esnUYpg1Jnx^$(y6f4XOgVl7 z-uL`HmcMEL9NbW8fZIjA7i@K%__E8hh&MT7VA{@h4dlLuO8A-a|H4no;+T_Te{}VC z0~Y1#TH&wZb&v$sy>v)Cz7kZ?94ScD^GRdGnV zBxl^3wzFOJ;QY+$JNcz{nT|5X#*`So4>68U$lL= zp0?`|UbcSfqCX={kzo^uBqKTV!nA&p9$nFQ06B|;1@@?9{JaDiBTZIZKc#voNq#<# z;B9nWhxxeSj|Bhog8J!Y>Zie8X3u`5>!+@x!QIQ>6V*?`ZLW#tDZ0)B%iHSAmuDJ} zc$2dZit4AAxQ~1gW$fese-@3)UC)mLayZ_}vXAFQSR%vp&yRSMv#yHjA@IA7D=5c7 zQ#0wKVZ2XIG^4Q+GmIz2&MLMN4znGwp-NQOOX_X9TcBhDjU}Z*tB)QT+^l*YgE-<~8;uJA?l* zGQMZB3jJ(cmI8h^Gnc_Or?RU!B;MqlhtvAG`{&&EL(AQ~{xM$nYVdsDcnj-i{*H;= z8w%>@ZrTpnE|L$sH?UL5NX{LV*3aFSa3B5`W$@Mo@3e3|TR#W9Z2jDgi-alCQE^Bz zl5^*z^|SQo9#G)t)B@wm=)wH|qVr9b_p=`dsXTcuCCSgUeZfYJZCv+w;}LIi?nBx7 znflwtK^iYXy??Qyc;CwI;ox3w=^odQ^Hbc;!8Q-rwJunUuezAlMre4GG z2ZZ&UJIUw27f|MR2K~DZ(mH;@I+B6#(N0aLANRen@SjnJDZVWGk0js&k@Mo_o+{E3tH-^c&_84Eec-(q z;rVfCs8`TZJrv=+LI6`_*nhWE@g^6%k@m-=NB13H!Cv0~FM7>nd3y`-=^?0p)V+kj zdyVdI68i9dZ&SiI2%LZIB>Ued-~*BQf;c4IlOHrj_T!iCcs?TaWWI-#@ju`HFZ#e_ z6}F?SUtr6Xf_Aj0AM(BL9sA} zxt;GZ#bMaQA<0NC?jMy~^yp!`qujnaz6YGQpt#)5MaIr1%lkPkx880g$=<^W-bTk5 z+~S7Md+&=EX3H(*+Q#b|*F&Yt?ZM!VvGhXwSy#Zn1r^pCr-SKjcJgV@NyaM~$;Hn{ z{{97N%_aOz`@gvM%kT>PeLZr(6zSMQ9FmOWk~JcKpG4Z>1^!Mg7$l}lzMqGT7F`Yf zkksFvOV^hna}&bZ1lo+ArG&=_FA(0QEOSrKeT3T>Yb++rBs3C&KS}<-k@EXz1Z)$r zH;TnMmF~$U`xWFja z^3=cEkc{M#kNtZV)&H|LCT*FyIqPS>|643amB&jnTzF3rz!VuaaY!SW0}b+ zhd)I4vj!j+9Yi|Ls<2b>CYK!*;iFg2%l|q4tlr?CY_iJX4>f$oR?o(qwc_w+fN(3GoNggcqwZFRHo<*X)S z5pQxum&dhw<#^IIF5%}%;M`$6rEt8Dg|j~aERkUnhs2v)aeBbfec;ckF7&V0*rR9b zlUc0)TYRs{^7!feFLs9O%aBRmr00L=d+wa6t#S?YHrOlM@MYEKLr`xGy zBvZvH$(5Hz&k=geT2_$HkptJDRx2`1`l$@vfI^^+(z-`+u~Z2bkQ{_4XxE0+`-HNx+1XP-EkQ=}t`V z#SmJk_ExXAueW)3?Om@MEwn%&0sa9(2`vzMZ=r-1Iw6!m=m`*d3I2ZXxth_{jArb8 zK75|%jHHpydEaw&@45F%8jXuvyHwufqButVro*<`BirzzEz;v6&d1W<$40*ssk_k1 zdl|V&;XaQoZPdP3{K>dzuc87M{s*XwIj}N)*G%Ojyy&*1eotD7B>C4N+OV zq`<+Ow4B3~g<*f?@bD2{^sZOG;clL(6H_vi3fKIWm{y?FULU*IExpb|X2 zpI0(T>egi&Uc7IdM{Te2L$LJN;qZ9UJx8tQt*2`KaeRDUy!quMuKzcz;S3ALM|&~x z+249+#s35R5t~G1Iw>9>U>jciay&j@96D)xj(e@RyeF*=4n8EAI4W)7{1}ao(^A`r zY{N^IPsSm_pR`;-z0Nbvz~2ZTo0u<$pInbKE88Rdv8ap9a-A_l0U>_(%9V!3OWfvOj2xAk zmn-LV{+O_bj_;%F9zYpCobU(qY;-o-K_58I*)G;ko#%Gcm2ohsn)PNw6!-8C1L^!l z(L~ec21`x6EC_D;U9iOMXS?!A#oa*M3J$UQom_v43yVf9+&K59p9 zBJr6tY2>1pdmlcy1}MqKAL;NZYjKbm7uRRYHoUaa!-v&Q;lpdv z>Ejk1{~GWc%vTBg(GLG!{K7$^#>0o#q~DKNbo{&U(P_RMesaHKuLGHA z<@5Nz@atj@ESJ1$HnI&bTae`O$xCwF_G;Y)?VIQS8fMtn**MCBeYEA*(PvQR<|nL& zs&AnGnDj7uJKIM(AB*MlCt!St601Z@Z6o3yUcRN*kG#sh!t4C`63d96=l>e!n=co? z*N>>2ZIAF5p!k-kuh2Fk+wk&JlYV6KiR{}V9{1}!74{=vV{^LM7W5-qA9K+DhaOz` zp0LTQ;?Knz=p0UVSAOLqyrLrMM<#QPOy^(X=dsDlg7=&F`_wozhnMb0CT|G_m=Z0u zjmSrM#py{uA|8_#q^onzWA27ZiU;riZMevMxpL0;Be4~`RL>^uht{Ff(UVZ-#*?l@ zcXYOk^^@~F8JxI`gUO^gZ6o3yUh!E$KT;hmwc#B45$3Ho@m}EDmUHbr6*vF?*8qP> zx*y;An7y*j_W}7b4|Gl^?`@{?5&p5yJKy!}qdrJdc)Nplef)jF`F3~(=bLsr8BB?m zlU+NOkMNIIdgmJ+lXomU-}wlvVWoH+29GnYy&cXB1Re{shcZa!~r%^Q7qjVYDWaJ#{ZbJk>)mn^Om!+J;JB$$FT*2{SLk4%0Gzb@urvf7Soud)rV{!7xXDj3_T-APjQjQ9UFE|vSfs9m`yIaSX8 zMZuC7CfkT?!>d2>+7wmDR5Dq@BbP%H(y!x`ru>YdR?)r zoXTR7! zRsP4Jl!3&`f^9_H!)rhA;vdg`@4bXx&C3nTQtho`Uwq`|_XXpHi5if4*EN)1Pap@K zK!1Jge11DIh@QbS&+t2w@6UKrluFBSPm!CSz#i_$UX5aR^o`i#?<|_)*}IjtwLL0_ z7IeHjPC2B)!4*>s-g7ML@jE_Ea zK5Mtk9v@ZA2lsGyOkw;w-ML#zc7*W%4|OpID$@$aAC6z9{5b2#=` zvnd+?I=q7NW~?ksiDA33vwVct<({JwFL+d(Qdr*k2#U*_>;H{4&Trv()U32ies6QW zwOR2ex6P_-!|T^dmpA7lIwjPRJRdN>M0wwgZL>Qj8IST$O9zcShR+eX@n{8O$%=TM zP@%GX$ZTXA{`p5qzghVM_HiC0srvK)IGwrgbN!}=6OTtL821QEVwh|rvJL;df6{LX zzv8x}d_7OudE{AqP(LLWr;SGwE8C&+C5Ohb1?n3sTpupm@Xvor`pwEcX}_N*_J#B4 ziZ{SxJS$21P4D;->=52J4pYY&HhncB+wg{wUfzU9#S24-_Y-_DzLaF*$NgsI@{WU! z6PL>GY0YfI8_w|XHHLU=(eW#n#K#5ZD;q!VH!B%ih=W8+Z6mS`Z}>dH7q5!Xhk(!Z z|HjMBm&3R5V7~m_KWb3^m9)e-=0J6~a-$fZ=dN!&%B$D2!KdC!{CZu<{r|>mbKe)$ z>ydV6RXDpiEFEc>Y$LJ_Z=9RdYvEUV_x;n1A&aE&N8;mF``X2suGc!tHt(oB2fu$n zZ$$rs&PBV?PlBLoHFQIiu|(w?&ewPPsrY|^5}QPAr}7|M75DJQ_q}#?5#{`{7j?mS zw37G#G`ee;E?%2wc*n=>sPX^Q)V8iJO=zn%~v*l zu3b&TFB~MsrO8%h8{YJohYzpHgEH#1)zFOdT@U_q<|`XN*RE#b7Y-6FE7?Y58{X{Y zl}dP39zO*9UVOY}z8rqKUAcc$(fOtikZ(!lY?N^VBHQrhv%GfoPxjI7B&m9RBFDa+ z`@X1Mxql=P&iN=<62oL0k!^VMy2{@3w)|cB zC;YnDf=cRcWo|sced${^N$Pdg%Iw?ILoKY=>i-$LOEU8H*136B&p5B8;=Lsp*2KI`l8K+I*MGw=93;lYwFTLRw=U!1!>iK!Um!2?>~{4q z_$xWTnfNMko$r63aFA%JZA7-=t$w?PSLN+Pi2p@=tZlwr{ONiU9;@iB<0m0?>c(N>q2NT-nGryzSVyUc24azf>K|F;meV^knn^ zbOK7>RK*ys>K*h;^orQ%yIib=-&)GyqI@m0f41?er}T`>NUsUzEK> z%PLodvJG#0C8^&kkIHu!z1*w#{a@1#&Tl4u+`g)I0uv4r-1s@5I? z{#fvH^UC~lA6|LI?W<}}{K7$ET-Zir8{Y2amnwKwdB4N+JY}};s@?EGosd}k>Gm}` z*S@Nb#IK7vP#dZ`)J$X>-m#q5zAmHu|4AX3zvTA|Rs8L9#x9j{)&qpD&E@$&osrsgvExq5vL ze&Ha|vdZ<@vJLN??%~6$s$~fHzXE@{^PADGM(3{2Rna$B!9k*>wh`HecfRW3!>h`B zFMwC_+4cHDeB|?d(KuyHzFyyeUl(&wbs6i|#`v>?@UC5xdR@Ib`}W(^cBb;zRp5|U zB^m8!Om3c0^(6LSNwm~9BHQq;=A_>ce$_=8I@bAFK+2$*&UfUJQ1${wKy$L!R z-36V9u8A&-&OjNPRbP$Xi8eZ4-|45?)f*_WNv!R>VyogF-t}xU9;+V7{@VQ6wem}q zH^2XHy1;B*yyJ9QS2WmUjZZ09)@SZ-eUDb2kWySTndTns-FM|{J7u8$f z8!U;I+D2p>-g8ybu7qE`QbwG{I0JuEd^~Qxvf9;H+oSWmGaAp6RClYlvpup6?_I^K z*XI%Ev-z_-wy?jb-UhtqJiK(h8k?)v)%!b49ckEm#dypg?>#j+ui{a?#Sr4<{(sYJ zW$<(L`WXDeL1J8vuvOWH_kQf*!>f9`A>jW4{P)aPR=pmZ>o2Nn@CyftmfA*S8{T)Q zhYzpny@r6#{r{#<%~w{v-X>qKyYcH{4yviU)zf19Pr<*{tJg2GZ}p6N#r^-LZ_420 z>h-U&2TP)5HQR`6!~5Rx>NWV)-u?f44Kv0W_}u?*UfO(R)$47v$NG!+@%t6eODu=3 z!}?1o?V)CObTZnC&O*(?`TNd3)vhi_iA_>{9(u8@ihFqfK3==}oP8s`s3||czo_Q^ zfAflFn^mv2$+xRp@B^mAu>WkUvJLNl#H&~EsQz_Ey((4Se*&L*kR)Rqw9PTOcJ(lR z;ULkn`hHuLZTP@e9zMLPFCGFu_y3!JWWKWTbN$6L_=ST+%WAd}*@h4N%EO0OwRivD zEBVa+s+#-%%`PW9{Pg@{T)thsgv6eyU9&NmaF7_6;kGK<@WE;iA6_-y{r`pHbN|2j zaPyT_ugB&3i<%Mmg@eSnu#LzzeDJRx{&4nt_x~4)&;9@A6U%~eryTgv?d4RI#{WE<0&3t9ncXvbF?H7;Q74Yw34^*dXm$7~F5kC55 zQr~OqI4)POz2}^3x&Pnn&Rq$-bbYUlF@+**Z6op#KDJ3x-^HWmtE_TQZkYP@u67N4 z&`(G#&lJ>m4U5&U)Jji5&qrx@we{$6D0QLsfBgO(PE&r!`lA?p*P_^WK#5Jlvr$2< zo9~Ew_}JWZd!s$tb5wfX3dwA5wWEofxs}A?E~sxKmPkI&3k34GVyYLCJ%93;l&7q%+f@bM`gKD=tT83O*qU|2kyD1q5 zes}xiA3S_`)t)&7eCGcxZuVCKKd$c&;1>=OEo<3EWE=i1{(X?0A9&Rk%>P~gQX+ol z|1I&nAbD;xsV(jXx?#EVPv21MVz)Y7`*h5M_e%Y(KIvbkY|C-92T7`)JptaH@%I_^ z-EIK8-45>){KWl{mbGjn@)7>+Jg>gPqxONUa!+okr+B=EkAodhR{x?)1?pd>kmIHt zi89EWLc5!?JxZRRLS2~h5K3P=jPPR)I?}joXg0D9pZceV53eapEc$t$G93Jda`>*jO&RSt z7{0i$jmS29dRGr0UQ<>Z0{#embegZs{>9x;cl)gz=s%~p*aNkxDXy)`NBH#RUVHmB z=iw16?sR$Y1m28tcF1O7CLU9~pIs;CJ-NZ2I`2IH*Fyc2 zWVJUdUX?R-BaTt;>I$YXmP2G4KC^v6eWyL>y}F7BMkHhgwH4O1{s9D6W@Iz8nA+b194v)=!^)vdw4Z8PdS&;PaDTn?|GzTbr(H-!jXsej@B9)r4VP}*D_^s zuehsd6V;O#6K{roOzyf9Z1O{0<-#MZ;*hGlv7e3YzSz=N)hdo_us?C(_Eyh6;dpE$ zRt6u~s(J^w&-Tej_`;8p{;jT=<9=P--s|}Nf6GVZ@Y3zQj9C0CjCo^ zxViq{x}y2YtZ!p;_5FCqK}Q;wUz&|EXkx&U+v5Lh)Wl=ivuTiI#P2Bk~dc{Y0<6!=r9$R-Q|4T&L>$TzpV}C0XM+ zx-{3nk=v$HKlNW)Q#S(Rb@Z7aXr?|cc2T`opWw##0)IF2 zm092IfdSz^f!^hgGcJ$B_&g8%(%(FMc-37og!BF&_y?53kK5Zzj)RUgE^H&R4gWF5 z!-rShtwX?n9v?@Tugv=I9vE=@t-aBI*16b&I<+a+H_1o%kKF%u(HBnLnSB}m(^$v# z|JLKm;icQ#)Rpk##uB!S|C>)f!hbyIwKsUwdGG&A@=WpoL8{*I{C{h0%p>FaoLxd1 z5d_n|;`wS+q7*lEIa`%&`10nizS}o^EQsI#N4v29QJ=(jGY_HOSH$hYyDu>Hd*HV? z%dC2D4-`=Erml}t1`;i&u4AjR4PU+@Iq%|CSMVIZ>tD0upZb09d(2m6y|)Jng#S|% z4ie+CnXSq;e8qcjns`lJF00;^!2dD$bIex>d{^(MZs#}{zPPZB$Tob%dvDrQcuier z2>9FJ<23W-@a_8SM1JkN&&2#aAjQ8A>SDG!9sl>5Y{OT75}$wSd;MONKkY%{*R!cy z|8G4f_kHd%w82E-Z;*x^cT~!&eW9adh17=ytn#F9yu{%0D)e#^?HfE8`uB z)w56a-t*YTeQo_pI2@(UH;zY-MH|pQ^i=c$Gzx--Pf_MA4U>cKP83(Ci%m}T z%)r!Eb1&}UtK?|gVq8*Bxzrq=i`kW5s=T@W-+F}|?c%lnZO9!@a1!CoL&207_AFbK zZTQ;g_UTc2`%t-hzu|7f>E_z$CSkQkTy zZB@46KkxGJ;WhQ*k=_$L3&H35f9pTYS4R9}+z#Qth{8c)T%NI2*@mxg=;6a_>Yuk> zbo{@8|Cag6z_(eGJO5uf4u&r-pT_uafj{Ws!)xmOqZb|jpWx@_kLp)b<*!jJd8iMc zy|iWem3rm$Q_%C#t5NE%{y%E!E9e6Duf+0aX7=5EQ2zDH;g>RyXj#9Mt%`g2`a53y zl*`m-#w~LE^%3#=^VU@SHmb1luV2S;5URM;uMy)jZ+&B*1Yf+SemY{&@mCFowYgX_ z&OaBtC5nGD6b=&OvazkoHhkl14fytye&ZqF{~RA& z2a#C(`EkV_sc}U;eQ3Rl*~Sj_2bqa%!+*V)j4K-8HFf9Wd22n_|J&m7E5=F274^)` zg(Wdewh`HeZ!VLJD}-OaYvH&e=A4@!d*j!7e*fPVr&Ghvk1Mb-2tHKKt*DF5`tEwh z6o_oYH+jd8ZPBkcz-#Ih)e~VB_v`!*$*?wmo|tb}IzH*w>t{Jk`8Di5Ly&Fw=G$Jq zhDZJJh5dS&c&CH!&l6MlNxxoyCVt@{F)pXts%*oz_V)1m*xyjtub06;3H$@hS3$d$ zP13K|UyNTkNQ}z`wkq53t*bnIc-8k6_UmQve+&K*<|_j~>DT#xi9j4A#^oAYm2LR; zDjxm?>_4@zUoV5t_5U_as1U1fsq#jWI{0q#N!_W8Y;+*vBdKbPpNQ}z}Ta|72?gL4`+Ay5`D-QvGOYmt& z5-a~SzDvL=*YPMEB*taDt;#lhZ&ME+UJb*CfWIU7*PAbgANT89bG;z{44d%j>l$3l zf%@)-_`U$P;d`$p{dyy=bj?8G&tDt3{@=zmME8Aiy};ol{dxn}ymRlJH%xa8T(;r+ zDi^_j~wpzivkEYwOqb&h$@A=wKUm=?>8j3JFh8xSFJ3soa#6jejn@eV|;!G`tSWce0Vj~rl#xV@p=BgEq~o8nJ+n`q+f5i z0KagMXxVVCt;#n1_n$m`cr|pTrt9VL&j$ZJ^OX^Q(yupMgWn6>amM9}82`N>{LdO5 zKD-*{r>5)W@wxur_Gu~nq+f4%0>5yO7?($ERkq=O+C6-DHJqE8E|tgU+EN?yOo^Y@ zozWQgeP0kX%|Xe(O_!iIpwFV8ao=TWbWL;bOoueQx}_nSM7Ps{gN|l!3&` z!uc2X@IQa|;-_31t{6i6&j-V%E$jRi$3NEX5dMegt8UY{yl3mO4L{h)!-rSHBSXM{ z8~oLr-(vi2+z#P??KtQQNOM%1vI!Q53lGhuV3kgf2rM3~-h98bj^1ARFzAnh? zG3Bhh-pKR+)3!2S4nLpQF>+s9UT@qyA6uZ@-AKJgWE+0?YcH=q4?fpnw`RVUmDd|L z#3rsj>GP`NM>s^zYvcAPm=eQwHnI&rT0J?h;?cNPL0&Hx?e(Vg1lZ1e**aV{@u^(GIAxpppP<~g`SCCjQ$yY2K^Vxb^gUJ zD*sxPGLTqVRM@JxhabJ@#ZS33jxFd{%Eiz7f2K_|Um4|}^ec^Bj)UQgOIwUTF$n*= zqlXW##zPDGm2&va;2&KIKj~K*=i?U+65}#xtFjIMdx3`!uf~dkyiyLI=l`cwnXioa z$G9CT|8r3|NQ}!_wkq53<0U+Ncr~^S0snOHo6J`R{#ds|_*bBCkQkRsY*n`5#}ytv zyc!3Gfd6~&yUkYyev;Q4Z*Uw8UtHKmWE+0`kcSVi#GSgXx9qcB>G68wUErMLcKCVS;dpudDTk#a4U=s|w&5pN zdU+lE#v4+3Jx@6^uk-x>v|pPq7iXN;&B%T2^7@os+m{rJgmZY~du)vS~G2m9Ox#gAzXC+4xZ^&z9%Ixtn&o`N}AdQErFuV-EVl zxNK;r3g6|~1%1I%Gxractltfth)xQYJpUM$o1x=a=lk;yay}Nzr{X;fr3@ri z76;p^xQCy2dGS*&O&bm&{sV~r@8&Dx{Eu}zgkOciL1J7^uvOWHpTF$k!>eh+5b%!$ zpYe*M`1~h%Uhl>e2Z?cE89dk;?N;{rGh;2aV+N zCim=%Y{M@uarxKJb4^|Njq^u3ughhbrj9i1Kbnnf!!NJ*&LcdUPAI{z{8dZgdwHFg4x zZTQvqJ$!gIomY_8%i;6>|Mnl4uY!6kBbUd?BSGWW_+?(!#N4Q9OLSlKmwX@RVCP{m zed>IFgi;0)Et}rARdEl$>h$8LT$=t^(2tah{{`aT#C&DM?`oXlpIVQS)*D*U?TGt5 z^cwfOq2=LMPU`Q%mRvFQ7uf8E{jG4k4IM@Pog4)F$8nYPf&b=^<0%7)mBlxM| z|M23cT$=t`(2tdi|4ZVJt9fz#Px`UuRU8MQic9nIG5&}k{Cd2H53i>83-VYQ{AT|D zubuLg6yqoJh2{;wgoDJmxH>D_@ax|v_~O;{%@FX{27edlw-`U^N18{13kQjD*}_(3 z8-BC2hYzpj<%fXJ`~TYaGhZ3;C;dqC4)}$G#JI4H$Ts|@+QWxe^ACoAzb!uE{?X!h z?~^)E4+Pq~g@mH|wNx$3#Lu(MyK(F>x$hY-`Z#g7 zVmP!B#VTp0T$LB z^c>*97N6nK{^D4yuV`i)kxlr&Yl7u$OZ~`G)T`5-U9KBU;T(@mgB|V8<0lDDt{XAD zmV8Ws-nSIL^GLSgw<7{-FXa};NBq&r_c));zb+9U@BeM@D1jT-7sI8mj$;d&IlkHT z-Leh8J-q<823+EmO#i3^ZXdY*eMvvwc=&I)r{!bRISQKDMr0d)`&j{QhdZA-@5mCj z)E2)-ruh_X=iC0`a?TA9R9`R5#~4s{wvCl+!v%*I;LdU79KZi68~1nEp5fuT_n@gB z9eiN!!CB$ni@F%CEi~U@HnI&D+!4R8h<4IK8EFnBN!6n(z&SVfJ@qw>V=YDfQ8Sgl zc{+L`IsqkB>HRXz&pO-1`l&b{Ly1*lF|&<`d${1ewvWKR4U_4)`}ZzXkbM_%34bTb9Bv z93)zjMkKP0!Yw@f_u2oFH~w1~zWV>WowE#lYN_R;C;&g&9NgtN{tMC3aPPf7TRck}z+_$-rOs((;9xRx!PAE97L43qIFB2H2GUk?ZTmcSbaW#T07 zjc?)if9=nhFIVr<^(wo!D8mtStDoG)<=%x_;U%#GT)E+w(^oyJM>3v zo*xm9mLrPuOUZa!gJB&}N&FkCSIeB@yiyYXV(^ET#82|dP56a_M9UVo5!psd9pvG|tL5zCyiyYX&-mEPd=)`pnb@C({vS&8Ek8!d zdoBNV92e`S;`|p%tP+cvZA9ForT*pR72Dbno2MLnV0_^%l~+Clk8z)*s9xtTToG^UGWY>gqGjt6 zwkq3b>3h9;1&@}073Y;w@j`D{$G+w(3qPM%^qXpNkZ9Sunytz<`d;q;vBVQzEgu)> zm6G@?gYV{sS@`+9(kkC@kQkQ@ZB@3>_vR+?i&yIs#d)P9{&4V*GhbQwqim0`$Du4G z#>MTCZS=j||K901c(txpoL5TXj{v{c`OP^0`MlCP0l#pN7#Fq?*+$Fk@5K+VR{#2Y z+@+PoACC_zfuv|0k$d@&;+l-Qm;>dG)?>{?w$U=zdwJz4&j0Pjd8KtXn^46PlUTLkv z$DsLg@h9`_gAa6P*~Tla{rJVVM7g82$5v$&2;nmtxoL5TXp9?;HlOzK_$t&047Y-8Ra+R&hHd=1b!-rSv$;El4BtG;1 zjz5~OEc{WnNA>Mq6b=$CTko({*+$E~@X2r6m5X;NM`rvhb6<@)&;MATcg% zBeIQ#<^DH8JmJ-PRq=SGBtG;1j=Rj4!_Uo6_)+(PxtBc2FJt&P=0LxDY<$X`CdlP#0S-MQ=j)LU%+z4T82MoX^GjsW`tzAX@d-ZuXKujBQS`1$cl+g6T);fsqaJK07nGAX@Fpa1{s_}ux;z|ZHEw*Bx62Z?dn(^h30 zt+o4NvZyIp)Te?xuZ>$Uid44zrf2Y?@<59I}(3f-p2EPovY`*_paZHoc$XU z$M@lPLzGf)n}DBZ&<9!9_a{5s#rml@8B-`$iN);37~&qSv_+Cv6o1>{#d#%pi&H`T zJpb28yO9*-m9g%7%PZ&L*Ojg1juk(X#C#Ta|6J@^W6if=An6ab77IFaQ77>9SXGy|$NDfur)i8HIzy zxLj|mvW-@*^YG!-c1CetDT#kA_}iJUEc_&|JmfeSzPQ{M<8KH46COUi+Ab>2D<$#o z2H(Gb>gV;b$@P`C7w`)Q!xxvQWBgr$Xq8bOKD^qlFU~6^@t*`g&KDWyf3%^f{NF&~ zATcg%BeIQFIm^R`SKEEXd8H&i@Bi&Q%zU}>_s0>rmv(_aZE5_vn1i-=*bZa-!@&PK z$t%-ZIPU08ZD%U4@cdurFH7R&$181DVSfku7Vs&t?Aq?d1agU!623QL=+AZ zL=XV7Vf72bTD3CMUPhN4MOM?E&cDv8_Nq!alyXRl?MLt@!Um-MI~>UCa6{ zwoBZjHRdLHt)2Plv^C?rHZCKt-AKI7wzyrne{*wr?Qw@G6vKWv#=9km)?Cu7*Z7+D z$Kt$Jvb_HS{(a^v3xA~TQM|99aFA#@?L}LaZM0^khYzo5w-o2KlK9VoPv0mh8ZWqi zb93>3fL}OBjLW;WD%)tyhdq3FO?$XFua(4q3;gHJR~CLgueA#o4iYW(K0ZXY(f7CX z@ZmM>#p1kH69032{L_48;k&%Xcy=c9k~)VOh)X+T2t>Bg_fL)S?JGVwU)n$I-QxUK zibwl0_te+~saVW7$wA3~t?$KHsCizYAw+}1MZ{FX$5odCp zt9=YU$XSx2{6OBf?-{y=K1bl z?c8}i(qRh4un%>3*hXuIN&Oa&_Ho7erDVJZgTIpba`F1(HutY~4!;(^aFA%(PCiCt z8?8Ob!-rSiq7Jhy{*4~9*I7qZ?r_Ld=jn@8)hYzpzLyPlENqm0) z*TuC3Nl|{=Hkps<89H&07?(j?m2I@nW*$Dg+AE6lOG$j@|6OrC&cJv1MfL406b=&O z!Zsq?Xq}The0a6{zyHfuz3k_y+WGxoS3DmueD}Xs2l4{|o+FC?)lc|0p)Te?&)cc6W0&sT9eb05C0vsil1%22ai#DKIUlpZowBL?C;%pb| zr{cU9C02>W%r+wK(YoGyL=}JgS?Roz6j?@Iy$c_Em@ik)?Due-9B1Tq2>)5sm2J@e zAnQ-sF4;!wJ{>=|ycXqrF#C4Q+uOh;Ro;(*cYudyzjsNFAE8~sdlLmyV%V?Qs%)bl z9FY7jMLgQ?P3M)e@$&n>t|QEsi?;yZ1}?(?426TlxO`-*vWmnY)#^TtOV zhl7_t50rPRUBwRo3$M{(3dOLe#CYch(fa#(^$H#x`(@;nQt?)Uf3f+>sMqlWz`~z_ z!a-tO+`Lh?(fZeT`0(mDDkHCy!e{>9b+z+boLAyE>$il#mz-!8x3F0!-rQ# z>JOdbE}<0uT<~vpezWlNdF4XK!SKc9JhPE)G`!8jhgU~;MqVj}&-}m3^@*9~pU*3Q z#4j8SUtHKmWE%~C!NZ4F$B7wvr4;^U_;}QOW#koms?X(B=B#ndmODBgit!%}q78OR z@=7OT_l`|6+SLu8xSj z!MVKR9{f$=y#Zc44k)hI@q@p_+ll)QFeO^X_h@As{b+BmUcsZ|g^avXD&9}P|Iqo( z!XK$!!e7C0(5AR_E~7QGjec~M!(Z@f(m!z@c39U}c1-f2^Txg9j<+)MPKsY)evRJ< zBOX6Q;UY0kj0q88MH{Y?l!N$ne4a6GN#S^Wng4hD^U+j(j~@UQK64gvkQf)fLu4Cm z*y7>Ct8kV|@7Y(E|Kje(45i z#h&hS^?2mTJuZx((&znqO9#7{XyZS6`2Fl} z&d497@J|JQH}mDnJJqh@U#=_uOHnvTwCw!7t;#mqWF-$DUY-3Jd8HKo1>hfGzB2Jg zX_xSCLg64WF4x(rY@E2Z%7!iPT}P30APy3fV`FZ{ZggU$z8e>KKuKKkSBlDyJ&F#C4Q$SaS6Q)@OE zdBr`zs=T6mg`K}euS9o7X&aqf8}IzW*)G;kooD*mPGXg4scl5uqaRm!dF561-J6kD zyaysvdF9{uXf(23WbBjxNK#svW+(N-b333udWp{ z@=7Uu=KtL#=cA+D1zh1zK;a-UE<4$(Y@=94L2mxf~(eXtQ}< zUU`}G|DbUro@89ubr?7|tW+U5Z^DjMocy-N9=asVfmw^9LX?z>XDgHZ9I7qaN zuZ_qy+Tth=A6{MOr1MHyeCGe%S@Y4@$Wn>$A4B0__~P=At;#mq;!Y3$X7*i{&MRf{ z9{}I=iJ9e}&nquD4u&r-Y$LLbw)~NY53jD9(|M&VKJ)+XugsUjPvsSRy3f_Wukq_* z4s^Ys>$4c2dFYn2lf2Tc^H1K9r1Hw^!LaFJ?)$>L;vQgK(1-2s(d*EA(L>NZf}k6- z?)A|9(4*0*Xb<~dMW5n*;zv2Z|KFdS=k7J}NvskrwT*~-wB_|)ULpRj7c%mS_dui{ zfApD0g-5VyogFZIyeU7C7o7y83c?Ek1uOpw^2|@VldCo`H=e`F8VJGjo>OD7D z;tBpIr{z~cIJj;Q&VMNgPoEMj{n*Mu_&fZT67Yjc-q*e?c+V{r1Yh3~1Y2z#gr^-C zgf~)-3zL;!4uY#XgYei5g5ZUp2f_cSv)#Ox`FFg-@R27MX3c(;_u(jIF43}kqOGdz zqODF(+O^I@_nH}by;OZWkn;bb`N}N+Twd?4#xEQs#>LHDWE*YunTHRr?p-qSdMW(l z!2hxHn;I`#G8&s7FLrm}7Y-8R(qgN!jedH#hYzpri5Ypl6n-Q47G%MAHO3z$7?uBA z6b=&OGGME+jedHYhYzprNf~*)6#fkGw>Mvzb}$V$u=5Ukvzvkw?f{_*%v=2*nJy#N1LrHS9^{o zf4mLX4DV_DfGN?k`*B;9Z8Y-LVABL|Ho71@!tnu0|LbAb-MhmSqp#qlK6##M9c04wkq3b)UqBvyt-c*;s5bedHip{ zA2eTC_@ix)@HcWCv@I^v*S9^gjYduJ@Zr_{!3h74r^@0_UmpBZ%~uxw81127Tay28 zU9xdQbTqmvdMH|nUXI4s5uBIB@TvGI36+7w%HpTCD(=y!$CLO~F5L@8_*zNBFxq4%#*@JKG-FMx(d(@ZmLm{Sp2jPnE~t0sM>1R~Ei|!bBo#-bo_4c|7yN6@ht%h{|pok6611;t;#kUyMc!f zuj%#U79IaY@SinbnfST+^7QK+2g4Vat7H6U!5{GO;WfQ?#G>P$2mY(2@s)rzuI~O4 zzssWZ*wd*M)AvLV=lgS=?PC2@`QL|91`;caJ8f0mqp@#!@l!6-PZ>h|w-G}e)SOW{|f#m<|`B5IsoCng2F*!T-Zir8*StL zzrb{OO{f3&Mwa<~isN57 z2zt1`tZ}ErALmTx{eL~o$=vt3>tZ<^H>|XB{u1~__k1Fm@3WlF@Be#NwEZqVd(U=^>%O-0+oQVeVhU6q+D2p>jpG>u+hU&FyD{NJ#6B^yXGqqD8k-8AFI`s9@oRmN3`9J!Rp3F_2>%9hnOX)^5y@3dwv>!pN$t+ zCXNx_p$=0PhRrr2AJKL-F`kZtN6$|V*=P6;I}Fc?U{j1zJSN~{Tl3}4v(1zIxH-Nr z2fa1*}RK;wB4g_ zKA5X#st^1Ah4X!X5X}Cj#QEm_e-GD2B$hA!Q&d_btlT>twvICn+)F@Y8*P6;u&Ql| zAAEWa9YVP`;bR}OE`>kR@VU;^0|$wgJ+o|8w$b+2dHC?^nLGsinc%xRR0@AQHIZTfF3wVwCrIUk!`d?hldZZo>@b{ z|37?CrzF3*sV?XTyLiG5$*7Du$pbr-g}qfIQkArs-1EF zzo#+&UhTaIFKOA&^aW?TSU(l_7bvkytPDQ3RdJ7Y{5ZMJuJY))ZwTf7 zA@QGVzDmST-v)lKVupi6OKl^vjdnWJ!-rST>x+)xD<5Z@uOfWCu$M8F!(RixE@rFC zz0_&LKO6j8llv*Xr*j;Ao5ZhQy(@roe(rnfxp$t0W3^my4oAU~XsK;Pw$V;+CvghD zcM0!)hO06$Wvkw4eE$Ep=Q8u<;`GKX7`Yw7ABDQuY%J8fmF<#kv~%wN&)4FZYlt&Q zK*c{5FZcg@uJ!P|_9T)cv`cssP%tHiy_2oVHrn|w$+%lQdWU=0(-Y|2us4m*{r{d@ z&6kU}0N)}O{=q05B*w)Wy4gnKH}mk})w`8{}+IU7yXd@0v|!ocX*$ zP7;>HFkOz4ZS=D@y}SZ`@5vc?rNnc&z5M@g&nM2Wo##|uv0CoV^Bwqgv03iub$z&O zqo41YJb%%*J;!aFJGsTrqxW+EzvmkdFV(J-=h1r~!w;AeEqm#!5!psRzu&7@@aVlF zBd?T-m;3*{OPjBZb{+pSsm|-mC>$il#kB?5MiYMG;lr!<=8U{j3ZMJ`x%^z*u9D}_ zd;jA&7{0i?V^m}tO_=ZD!>jk9jJ#3`|4s1MF<+VS=kiJ)hlqp3xO{1=vW+JE$HRwL z?+Y1ur4;^W;BREUGVybHrElFJ=yQkJQrn1Zqg@V+@#*LKE(8DcP2G_?Z}9AWCnL|4 z;M2$N|KmO~qy5=Kr!LQ2hu?eAr%>`z@5ktwXuE@6te?cyw>enu90a}Jvb~8RihH!n z4X*wB{deDn#5KmTvU--vpYe;F<(GN2d`q;{HX_?-mp78UBD}tJGxAD_=W_c-;bUj> z<;pdcSFDyhtgaFASgi|Giu* zkQC>&QODRBSNwBPI7p1kfUU|l+U9mqKqvA3|S1-$B0& zf*H%Qq_6Kg*?9i{eJK7LP*>)bJNw)iU)-bJbI)6mS7&TYd;4}%!%O8A?*I4pIT~4U z=Ef_1cRMT{X_#yyvW<5Cr1gT%OeV5_o?_T0$BhgaX@8RL~w`0s;%iTTRJ z&*haFOF9mQFD?sW{7b-}?cu|#@0E=4N-6wrz-O*1Db6d&bLcZxr_RDbqUDU0Y*n_= zp6`12@ap>@W4uxVf5!6Q-(tQp@keVHmn~j>3o^zhrSN|M z{(a`lyMDj_Zv5ZZ{=4mV@U9c%OB{BDc#vr0*sTrE*ed36Ul8rRWODs}CSwDQog{wy zp27eB^ga@QpTB;e!m}oBM+lF6CQON8vyI3{wD-v5`n`C}816r2l=5kPT8anr|K4ZJ zmn(O>e(&3`PxuF+F2-QS1lIR88`(yC=l+K;z8}T)zNNp9P2Gh-aPl&CJ#QHuoxb)<2qGaK1P`>c>$zZIVuJNb_rrF<2~eFXS#m&G5spf3n2 z7>ibr%PWb!lI!i2Jd;~F1zpeCF4j-QKNF=4BvuyFZB^W(eHy&@DVG`h`j0y;B>qm~ z|F8KfRsMGUe#U8zgW-$INiqI^!GFrbhu4fc|8b{<;Li(&^*Q)b_;&q%#{c0L4ie+? zTU(WFwC`9CA6_%2`;R*<1phbSbNxbM`L4MBjkfytC;Y-eVqC7YRoO=Sp5x)eYsN|b z<4y~~za0EHkCnh5WBB*r7Y-6FXWVY9vW@or#>0o#jNkf?8!ZI?7VzUbTmpZr;r|W4 zaFA#@<563cZM5Gp9zMKgT4>{vG^ewRWL=Q)6(do{1aen&wdggNQ-7Q8_xvYj#HWDpou4t=@DcXNdQZ6d5 z8UI*Fx#aI>rOM1b^CY*z+Xw|yV%Y23syIdazn9$45|5d|Lh#6)x&Jquxh`=XV7|Qj zcxfIZ-EPNYgyW*Gj1$|4d_)KA=kb8w%oT^gV+(v7VZI!XcXU57#bd%AxqFH#5BmR^ zt_%W=F|=(wj)2E?!S`)zWxjuf^53|4elc@9@Q$&g%HYLA5aCfqGhM9qu1IYo@(~^I zT8zj3nUi^6;8)%}BO?UICOsaQxevZ-JU(`Rv%uKxcIV+(uw2Z+%tKgb8{|0jFHScqIN^QL26)g>AF>aOLq{R{6&Tpz>%!T^U%++D7CfI`E!g z4ck(AOhYGl^N@m&bV@VJV=BIS%u5+Qam^H;0rXgRykWA9$VYV0#vY%!95>mUmn2X7 zP**0wOkuKZe9nN+dmbP9v6*wddCQ{mxd=YzFN}}PV(j|FOvc7Dw?R4iGyjXehBDTi z@nh#>v3{yNUPRqF31%v0wh_e;9lT#s9s^sl?_6&lwW#I6_5Z%hT@+Sdit}0i842}s zy%#f2qP-lxGi7iin5VE@I|%wOa6Za?_R>!JhN0Al!@15drXktMgop}h) z84l{mAQ*T)SmNdb;^(Hk{1@+zIj!B+_gZ0+&JlgILxc!Fz18`mJfy%bu^<451 z9WpGLM-Qyeaj(RFeZ1Acd#Eg4Y98HB`|1Z%qNTPG`G^h~m&~KZqkq|gd2}j9BRAaX2)_eJO|zT|F7EiBJEJ3+B;@ucCQ$KhOX5y;&CD=F$Bd z;FtE@KOX%M{RTZ2Z9x0bQ-j4PDtE@rDg%j?MTM=3dvxeDFMi6Ue{8`#x?KDx5I^xq zQsel<#^%xeU5@NFL5KOetvkQf)& zj%6GDVn+`jUi}pX^XPK;{lT!@^}rJG+dR7eT>Qep@WtgUTa|6}iwit_c=fjx%%jWU zpAJ5GLsA0Y=F$CE;1>=O<8q0u$~HP|2@fA${euPb=yLeK2Y)T|RSMtc(fzmL7Y-8R za)YhPHae`r!-rS@Sq1axa`@MQ|0DBN3g70@{g2=m4ie+?fUU|lI_x12A71^J6wIT` z;ol2Bc}!BG{B0iH{~mtfATcg)+Nx}$!?*D8;njab!Mv#){!`$OHD9IhZ64i!4Sw%J zpP=tzSUA9ZV1RkUK&7)?te@l`4Lwx`5-W?(ZB^W(!%y+zr(F6U7()CX6aRSgmG1A8 zGE2>)2WTttFxZv@^#6!_M2G)3KX1yeT1R~CWB8rn7<6X9`7 zGM^q`Y}LQwrnb``cMZ`0&p6V)PLKamc**#0U^_5etbxYZ+D7CfI^ykQK0UBM}uPA-pz?Ib1m5tZp{ZM&akM=p30maNVq8OrI9+H&D zAUS4WR(d|YNaexv|1&Oe{!8Su{CwKZ&tJfC=Oj?h8n`Fs!+qjk`uXf__N||h&$$0T zgYuJ<#`E&oQ}_W>qU8YFh9PD>p%x6c%^I7-knma)8 zeTKT&g8`N8N485oqGMJ~=CiZDU|(*Y?)O`~|4-NaC06dmc&Yj9tk7ZVcwuWBk&oz@ zos;>jcnrK=FrQ7uke<&De2b4K&6gWj<>s?_8}IX|I+hW z&WFusHSa|-%X=2j|Ic{Q_NT{ld0aQ2oi)Z`>qv2!HNtFU8y&lDGM*BjSz*C^Ht|(7 zpPI$<|1;hwi*NJUfv@qq97-QP>tXcoD1G=W`psEKpf%3NV)<0L?}}0e5-W@Gwkqz? zu{~b=l*_D@3+A)s;@^?@|6{&NmA}nrXC2}==t$#oK#cz%@L%)r$Fo268jQlWldgBO z_647|AxX_A63#ZCoi!Q1aF7_6V{KKo(Q&(Y`0$!FzF zR{X+2Vq6+*RkqP_fAH{+W&Z&M^VxFvb>OdLzDmV!^VwOm@Cyftap|*F*+$1N=i$R^ z*0BZi*>d>P!C%{amBP3A?5s2K3kQjDIn`EW8y#Qg;rFq>ptg)EL1J7kuvOVc$3NlW!)sPw!F;wH{%^r&JT575{%t-x>wf&gL1J9)vQ^neCyes& zFJS+v1@o42_*a6zjrl5tZ}Zt%^YHr{^m6onjKhC`ZiS9_wu|*s`R7@bGLTqVxV}Q% zqZ7{Z;=hai7Yrf(M~VMu<~H5mCuNqJ&(35`P>txDww_j=$HuK6ig3#UmLH4z30dR|bK` zyxKI&tn;{ z*gRJAT_kfnGPpjR<9SYM9^&JB^Vq>L`B($Rrfoz%qRCHq^8m&QgUhDpu_>2++}`+b za3sDu%%`glx%;pwXc*&pzz?NqQcea#@Pc1o#Xrj88I; z9XuQyS0=%rFxfUf1MoS^<8w6owoA`r7m3dy@Hu5+d`7tgR6bp(E0bVQm~12R5mkKY z@#$mVKIwVvBJruj7kOGzy8a~d*uhD(o3GIK!J~f}JOias4!rApEY?qz$4RI=C&6H! z+XhoHL_GVrhT)Iky$Bz$&;OlaYFOt|lFKdyd4&J}nHl$+sd;5mn5lW};055ga}p?L z4W4TZ3F#j(Pa7`C&OkEk-2w^UB>7(6L8k1dQ~ z(^UTC_kS~QaDFZB-1Ru$%I$V}>^6sCJg#M(ZA3nzs)9VGJh%HB{1$V?AUJcK5_#+< zZ0|H5t{ign%F*#W)}D)Y`!%l{d>oC-ZIH4ZeAxEMM^wFbGLN188v8gel2p9h|DX9l z{JrvaFFwE{d@F2 zl)ifQhA3%r_5|l+v3yeQv)4l@1BsTi*S1x0k7{Nm@vB@0-zk{KCb1O7Kb!0Sx#ufV ziE-K1 zR%IL2?(N~jYxdd&^Vo9uT>tM6%~vUWo5#-H55I7b7?(Y5Rkl&>RUSUPW^YUIOc2%3yo8|IBYqXvdYSIA2+x1N6VMhNIVTd@cGV_H(hH z$U9M)lg{`h_HKxoWp4f7Z2Cx*g~ZC_5nELZ5!G`w+fsQ^KC{mmLOJ|}a)`&*sd0~2 z4)JWo@lfn>e{G!DM&u)!dVRXxn)3 z`{Ah%CiCbyU6l9TuCn^$pV@DMci6)4l5yu84xQ~{wXwCf5&4LwewNIa=THv@`_l8} z!Vq#zC&lLre9_h!V;~>2UP48zqb1)g_XuLFM`Fxq^9ci|WxiF&o z!{d3jH*cN8@BjO!H~_=X&0ACCN4Nvze?2tjqnNdg$VXKFTrv-tvmrb_NYA5FE=$Z? z=d6RTX%3(?pSWg<57ZR1M3~w}&f_zNeXFGB(Tl`~=l}a>nooCrGRtRccYyf( z9Cc+9%n>Hrh3Q@b@i_orXPeJ5e3E(eoPDVmucOa^cQQI1t*7nW>wGNMPnAa->dr|pM=`UF zD2Ax?uE!ZByIn=Z`sk;9b5jJTIS}2?m%F!)6FezPI*l4q0{^7&b&U!cd2r?5Zl|$ zhc~X;YZrbeyjT7o2ox7{{W&h?U=C$E=h_(e_8@8=9*-+l=3SScu#fX0N#XGO|Ni@O z-!p%<`J;!Uq885GXnbA4Fxf_A8#V8nj9-L5=c3gA4|vX8l1$-q|G)n+58vKLpP1Ml z;XjSK*aH2=e-76T5ZOk}*TnC`=K93ERe3)Dfy7>yTvB*{#pYSFb>(XFbnkfOTj9Oo zFmw_LXyymWy`u~IS`1Jn+%bBn2@*l%K z;qQWq3u0V$wpH0iZJT@e@S3}R>i-AI}IsAGbM53jlD_y3p2|10>D%vTBg(GLF&$HDN$<&_wJ68M*R`0$#We*b@Y z{FlJzLWjiKUs3%h0W1CwP&i1m)HWj9sB>8lA6|3m|GklYdHnbB(QdvRer~+Cb$VPm zkLzP`%r5YXE9Z}=T`=yH_~Wd(UxLG2$bIjPD|0v+mob(Jz=<|z+{W+z z2WGqD^PiN%ycJN6k!Y!HM82cWe<$Nk@tgZW;kYvgmK%q`BR9T`cbPZg3`cE)C1c2W z>)M7mMO_CZ%KWzKcM_;TJ_a6830O6Aww@$vX_9!p_L44X1QWE*w8l;l_O zn72aV_%i1#7nfI#Kf%X2=F6Sm-1sVI5|1zEjmNLJAjV~TTa|6py|af8uX*bhjxTf0 zGVsTNpPMhfO?emM$K%U+1SqA?>@IUtObNy@1BpzSRdlkQMkQkT0+p26M-to4IZ7F_u&AYX5 ze3^5Wk^i0t|9@uf;xED{0n6`)=&SBHj?& zd^evnEDjPa=MS@0*+zYR9zMM0{k?E}Q3n4D@LlPZh<}vJKeOb^UU-O3z0skl9lfxyc@n!CmjT~e3Z~pf9g@eSnu#LzznsJ$j53l+3|LO5% z&RKE&pFa*CKQ&(tKR3P{l^$Qt-xt3w=3xGK*7q7Im=&8avLfusyPkW`3BAD^I+XdbTR#${b|DxN`mp;KhDYR(V%10s-Q zW|GNFW+r{oCcRLl38)kSK`DYLQWZp`BcO=+e(zeR>~rVdN#bYL^Xz-?KKrcouJ!JI z&bjv{KR&-4SLMgJ<7?NIxv@I+`YrIYzF8MPTUU;wzT|_%e7V>@N;moOV-Y@njXSe; zUD*fzkHP<(*>b+~b!D!Stt-b(#V$Tb%$E-PDBa|uLn3_q8uy*rb!Bd>PW)})d)?K? z&(@XW7GoD5B<4$xeUxr;(Yy#Bzs6l$yRPg5e-8NHFkAKUvvuXTyReH767%IY`zYPy zCmTfg_%*Jhc3s&A{uSW!+<>HR{WGkr9F0wUY}%BxJ&88ibTH{u6354>d;+OEtQ}GN z|04+wB*w*q_EEkkKlw@&KfH|Vsa;q05&!+ff05a$AOF6T3I90~K1j@$r|qM3lb_rZ z;p5l1+iKU9ec(R@ev8?vkDsk8$Gzn~7`}XYJ;QGa3D0y>Gl=}euW=97t}FY%e-->L z)2@%7tt*@QVHY1HdT(0aK1w&?8RHTkzs5aXyRK}E-;{zs+icax&(@Vq+klA=61_KV zVIQTNT>M6fFTcjUUc0XB1OMINFELw=pRen3m26$vv@4kSATeKdwvWt-jK)n!ZAU1Br2QrhSy}$)!Jz;)j=}eb*rVFA)C&W~)K`zOHQgzWZSK z^5r`j{sZ7g|0~mkUrnRd0RLOyKiU_*uPd7_#x6cc%op;AbQ7+p`_4c-;a3y$e|25i zNB#d88-F!h9)G^x+o!s&Y+{VcVh&n6HnnB=tlhZ2x4GpQg_@tCT^yX-E7x^R6To>f zKOSAT%yF`HWfRx9ge5Udzvd;~WbDVwb*1o|F0Nfy=Emyu^KS6}>2__N&DWKgij|1J zt4SVP(Au%-GAog8!u5=IT5hWly6z{=lUP^gkTvVdChq@VoJM&0x+*_^56Xmhn`7!s z!_MyiqnnJ|HX2v)qiIg;perS2jJ3U3`$}z3B=2DBWb-lMz0CHSs(^^?rCC_tt*?Z2a|ENnK7-I@uiu*-MpA|7kEm4Bt7SL z{^zgo-@G#k4kUVS_BxaANprt4e(}=ua_zdZas18O5&vi0Zr%9zrA+v|%Lj@1vZsBN zZqoeq2p_+iH>+J&_JO|}_(RNAeg3m`W%FS7!SLlv{|tW!`1eNm_|?2a?YgoL{7-{F zq7VFRUD-SeyZ9h6UyiYl(oI_SiSY5OdC%H)WgqxQg3rEOQkVa1UD&E+`o2R*$4i~;D6C~%I*@b(eY}}8 zn&**jG}X2HqW*sy2@WL2#n0`dd`~9q6vYoO%@?de{L6@cyxD3H|2}@b_6*h$r;=6> z_hQmp#C|s^({&5=U&nrhYg?Q@?rQV~#&M4$D^Dn;=>NP+{2adEGGl<&!e zi=+7ArFqsG#D5R*Pc~Z(;`eoJ^ONp_;ma5Dh;)+)&qnz8)y(`~UDx)}{vO4KuO0n4 zQ+pn}|8WEN8Zi76dn9Kdw=9Jbo)KN!cGOmW+p%cNekizh8p#h-@Vj_wf2ynLTgI^SJguF&7NrdD|!L zd0RAOzvQKb-yO)l`x-s(Tfxo0eed{OW6!t`$-Vs90e^1SQT!}^kD#i#rx&|F%+nbMhS{QdTYTIelD79p{_yNo%U1XkJuq6e z+Q1+7{}`LU-&;;%{G9NAq)SMQixU{@ zCos-W;GXh?mqTc!|F^!E^X_-s|C3ko!90@HNoY~bKCdW-q}Pw(tOvHk8$w9 z*dl4f$G%?d{fT*0btGvKCV50Ql1Up!{xB!ETuAd>Q-ApVpX@u>4gJZQtNU{WIN4m= zB24n~2OG(xvm<}5p{$+eyQcmu$JTqyWBa8Pt>8E(p+%VF5!py4-52@8HM^D` zn(vzW^K)!{zyTZ8mzL%xYCjK=oRiQZO!A0qBpsiK{CR}3YiK@e>d*byVl0=KKlVEV z)t;!Ox{3UGmgJm-7GaV{WFzV5%6?}+^TP|IJ83>^>d#-Wm382T{^S#c{9*l-apIWd z%^&u!9dDKXsEM^aLi1Tuf8M~KgJrT0e)0(df5yKb9OonmQ+Y%-lFpMOe|F@&7id0f z=+F2Kv2}#mY+PS^XXT^87)d&lbSa7N@3e5OzlF7ZbLOL;xt3nV$L`>HorLkktURI^ zlFpw;eC$J6p!u#TAG=~}l>6VXy4ckvXLCBvmBFJB7f*>W{_yFJebNOvXM+%RQfYvJ<9o>U(LQ~)&BeoTMxL=M*QT{j`sf(pJvX@ z*6HGFg62Z!D98up%|GsEPTwT*@5A!H*FI^L{!Mr%{!tH-M*ii~(8|#vw6WH0qyF09 ztPQ_3M6}~mJ3+8-3vKlKwl3oMmn{B|MSOsh)lry0%*rE*A({S-hz}OW6V~gsPg*q} zdtmEt?sp?T@@dfOhnTZE2@`}#-u&TvqSNn>{9!FN;lsW5Nvrnf5d8T^-~Qy&p!vgG zoN*E+2$Q_|^N*0s*f;X$B+B;hwNF~LKO;lGOWmD@?d6kMx%tCfoN*E+2$MV_8_A5x zkw0fsrsw>t>x5PN!|(rG+Rp(S)mOYvn!sF~aS|p7lf3!E?;y?icjV6nl%3RTpR{U! z&cmNAB7gFIQluI0lO}KhFykal5GHx^XN!=`Jf&PGOlYI*>|Xn%$ZGxhV!~Mb*-QhWh(2NX|)^AWZV+ z&&NX2{h`Pot`$yb>$Oi>wLe_{zclMW)_&^wlT8>J|Hi)o4()Bi$4Q?d9Ygv8$1@+z zyS4QqJ{}--JHQ0ROde4TN%y4@9}iPDuh%|l)qMOGTZg#)hJ5&#>+|Q+;CP*c3Bn|A z{v3io&qe+`N7?PY_DQSu=Sln-whDjp2}=CDNpeoY1Ywdle};u*){&7vZ&UVguYJ<0 z{do<4d`xZJe)9G*Z!ATIN@`!9Cv)>c>!t?gDKlub9e|9T439Vo%Z~pK-&)Mfj z{?ON2-}PVkvkU%wH}c2!Ndt!r9x-U>DcKt%r=K8y4j?%vb}vSGL^hH+yY=2DwetIa zmyWh`Jl;C?<9$-=5k-ulRWXrAWFwh#V!2OhJ(aQ@s{5o~Uf0ZE7$)oo!PfP`Lw5XO6z!%bKscd z%^&uSbLW@qf>vT|<@$TPPg*U1zK=hP`t~QE_B7A@;4BjD_6K7~lS$W-*w>u@u-jOx zui|4C$?GIo%;XWpkj&dC;-iQ2z6l@E{j1gDgX{m7Ugc3VYA^9Vt@R3UyiP)^Fv*)g zSK-gsB7d%-jO+jLK5e!9;rjojH=9lG$F{GoYUb0PwU=ALaZW<3Fv%mbk<9yT?9S@GXtn&|`v0X*^zBbR?U_Gsf#aNnR$-Di zf1bdf{QnCWZzgiE^^xknXtn&|`v0Zuhb4{Lb3X0KpNX4*HFpCr8o*803N5VW$_KYuZaad54R>Zd=+>m*prhLp8s9&lgOXrId7lpzHGJp;rjoW zt<0vk7uyF_HTTRXDEV^+$vFuVg-PE0*$RLD8u{~O$_7{WWmT&U_~H8hn4MPP5ADK4 z{+vs4PQpZCl1F4CS$IU`&-s)cU)>k2mOotoAG4d;Y|KwSLCBvmB;L+V9!bOYlTQ%xXDZ1#2@{1$9+8b?(Poi9-ISeQ-50HvKb_bb zXf_-BlTQ%xXDP`!2@{1$9+8b?(YGUiE~l)8`8?Vet(HFvv2~Q$Z0yf|UT)*@Z@_U* z!bD+`M`R;e^ibr_1C;SUJ8SIE_1HSW@fy}wHbH3on|L9qoy1ya;x&wa=aHt6mXNaR z?QU%?ysCbfTeCU|6BRRgL@^|b4~Y19jk3%C3qJmYt*n0-AJ6n3IN+24{f7?jKVW3> zKH?Nc2cMr_1jp;du8~h9Z~pLqGmBpiTU%~Zu07A?T1y7d=9*?+F9Nn8sOPp zjriNvDPj&2iBWk(Hj*XVWq8cbZCh~O1JOf&bwl{5DOdb?8(Ud_wD@h`*h|^;)IQrb z1IJ?yZOnvYSz29x z`2OFRS*!NPrbPMkSyDFsw+WNH`7&Piw!CV50Ql4Y%tKcgud8V&ZV>kt3`Gv=pevrm6SiN@C{$CAE4VtAP{h{V`C znf1fu(@5u#E+Dm%29S0p-9uXD_W!?M#YZ#A>m;<{kMf9ONS3`8@iCFI`2T-amya>n z%C5`yRX;W*%O9?lWOWkSgz48#WFuLAT;vaPW83KeqJF00&)pWI*H7K?cVIEzw=D(7 zIk7QadE@79{J9|-?-}bSKHYnKZPWbEyd`NozYO$$BvSl06)}f4#Yi5Jjb!=XqVXP^ zZ4>(#?=6Hn{%HPx%xt#~?b+by0qf4I-NVpw&&XFf<;vbm)F?+wQL zyTJczgkQJ64lKv}C%|+LLYrbHZ}>cuvEtsSJv>d><$a9zjrh>~|LUs!DaL!w6(^E5 zVY;qtB$w?I`ST`a5A-qKH}dDj&~L1p?_>NJc*Q6t?2&CfLP1pW38LT6xv7gnLHxh zP9O~>KabQ-VvhR%7RB`j$vF)W(c zAiIo6S&aH`Ov_Uu-Q=2g*6>Yz=zlcz|Bjs(*5`ZD4(Lvoan%#;tmt1yjT&B$Z`xEA za}cMKv=9>hbnx@%IO$)LjwgQln54q@?wp&iyXxZA@Xfw(5||RbPa==VMsm$V5#RVR z=|fe%qX>HQeK0l{pCnbjGc6T}?-3-AQU8r;c}k?4Tzf#3Z`H?PaIXKE>Ri!)Z?6B3 z{i%#+eB1SZwYS524`{+aljJcQr;|=IRoO_c&7Tt!-yJ0CLsH@UB=GWfFTQ)@m4plL z0uq=K!zPc&Msn?o+4V@BhaZzhRQZl05aAU+zK)GwnJwqret#s6oAXD*+qoq0J83_y zgGeJutIx;AORH~asw&l#+bX9eFpyT516fF}I=NFK9udbjDyMsh_`U-?%ItWB?*gydzy9QyI^VF#BeId)aA?FgeoVTl%6DNgyRuvH;}6&< z##{P%!FR3&isEIxFv(-ochoI!`2PlfQ4QZ$2Kzp{zW3gBpz+P8n)sg${l@v6+nevb zdh;y`Cwa`y>07dBHjryW~@`+*F%HvYZq@cn5pJ?0=zJN7qS*+_0YB;xz)_?frk7?1t` zxSjjNEBIbH8XHgJ`yM2G?Ai=G=B|z%N$(*KM%PKC&$zw+`K$Q;EQy#UdRHD%49SgW zm-Q_kI=1Om-vxuc>U%IYh)dF|zD>|5+rj?R#*xUdiM3{@saPk1=#K@tM5g9}fOA)%`B@k+k5mq;uy6e7Awi znp0Bc+pph@7&@wQ{ib6Pm>zR5PUo4bY$P{d81a24=Y72n-?P9w!E_qpRrtONJ77u- zn>->L$;~SwzVV}@v&wfRf?B@${@=LM%~lQHg_iSuD|S7`&~Y7~$s7LZA^G{cYxr)0 z@2u^1j%>j9&%ym#hO6xab@=`bc;D_D zFX!9F6UK~5V`(pp3!U6&>ST@7!TPX+@ulPQjHUFWu5qLvaNeg#A9LIPlUMbxS4qSy z(Yx}9Vn}{|O;q3T&~abo<=u5+w0DkyLGKMct)wyCM_ z>wG-ZxQC=y&+L8uu45&*S%0bSceVYh)VAX@$7eAI)oCYl8X_CXFQWZ!=f0eGXYcy% zd<?%E<$=}xF7;vKnZ`Y&F5jIWM|YN$_lkc+J-!Em=`ja! z+W8sNm5t<=50uw)IvFcEH>kt+f#5CZ3$KRnqp$;}MDLyC5!py?Ng}@Sqcgt!W>+AK z2zv896dTOfl3Kn^O9kTl6q3gn7^5stiFA`&&ZzQDeb{)WaSy4_H`o8iU2o+zeCxVK zo%a1rFg@mAocdTO8wo?}yUo(3oHLQMZymnR0*`S?QteMUUJc)jQ=MQ+^xjDxk&Wcm z-6Fp6qqF9IKyERAu%*(zzlV)qo2?qYGc6T~?`Bdq-g8aN@`nFw@LOy6rapB2OxJbh zKGcBkG2s3#!>z2x?P^GsaN&28JZ9%~s_Du`a@$trdc5;y&O5yh-#q^}?vXz6O2UQ5 zUP71>!zPc&MsnNWay{IMADzwB@g$Bwo>cf=fDP9AlInUm*P=l9v_;vLa81nee3Wi- z+rsL4RP~|jXS%L3Z(;+!e~RvlX3pDNvA+km=#E})`1gS6F$d%H4l9$50Y);+yaP`!HLF?|eWJ-_Me; zE#aD!<@qSxtM$#{i(pK@ZGfmYac(|-jzpWBl*<~$6NV$`TKia>rqC3 zu84TU&(3G7^-&-e*IRmBS0R2Zq2IMt5v#6ES)LMMC3mb-!#nk&>sY$pwRrdXym!3^ z-JRS^8&`{VZr2xj^S (xeCUCiBv&vV&#TomzsB7VNmoA<6A!P})zyejX^&0Szh z^xj1tk&Wbz%gc5yKf1Q+#p_=AR3uO0aiwc-Z0uvUYQ~j3Zpy?ryk{}$+LYxDf1i-t z`Q9qu)Q4Ti()F&zpEkaYsR}ON|8M$KhFjb2_RhV{%13i=<7U$3aJda>Bi4TZCO?Nn zy{>gp{AZDz^Uy_|cCj8p6hm@n{<~lFqpmTe_t&ZKQ#m(V_w;IC9&fe2zl|L*C5BBN zk&Wce+oJl$kFHU@>bqc2o>X{02OCG4t={!*T9hf?i%1@$u8mpV@Q)11T_3Hf?*sih zny$Ak9!7nS>U|xpYc#mWWw@1npI;TIbTHwwukZ4hol~!8*+}kMQttb@uI9WG>+szI zp6^S194+>lC0;?e@Mb%vJTz?bh-@Tx{h{1Ty!I)-k988G`@5Fzv;aEcrjk*I8L!}n45(q zF--D^bd$SBx&PMg!0);&ehx7=m9Ii;+B47pHC<@7oZr{%zI~?T$Ib2&*!9@#zZ1HA zO()&t?rX!wb|!PmWZF#Af&n?G`CqBehr#3efW+2e_CF5A`FmJ_;(eI}rbO>uUSHBp z?%6H-9|xU>A6@sv8=V}wLA+f5Z)$hDb@2DJ66{W12fO$nF<%%j5$PuPv_|;&)%8gH zT;VG4`TyUh8D^_q{Cio6@HcZGl$S4)onh%F_q-P2<5$<;U z;650>eA(7Yq?`QaxDsD}b^SYjPHz?XTZ4ajL;QUT{DZ*62Z`P%lSibR{N}m{AHODV z96xuq3jB{^;|8-8k0(+ZG_?O`tz)ko&2!((kyB{TQ&boKBvH>(x=G7O^t~yMl3pN9 za9jV=S79DWA~uP}j>$vpqkK<(`vD)%Y+P9a|BT_1xSvht`hQb4URXQ#akGfiI;L!>j>%uN zBIzc-T^?AOA{tkoCC>Y8oUnS5|CM-82QS~(md_s*UfRGSyz@z5N(}p4`zYPy-cR_v ztMN{LO#bW|#QSaVA2VAXuRs4(;M>3=yG9Yk<%7|0Xz+ zSbf*v+rT3HX(W7*m@ljo5a}lOz7^r)*W`280KXj@eyz1Gz6~tGpHIREiTOevk#2I| z$q_z&O}=Ce@aJOVZL{V0_CHA0UWWA_F!)gG*uuYqzD61!!t^hMFpc~f z=a9Ax;q!w-IDL2C@%Pjn-KJhAUrG8Hy1Y+47oD3(9|&Q_ZrErE;Y>R78QfDjgMH)a zBhjB6!fBr@^{xNDf(>GmXzZ9w9+B_K{UfvaL*x5z*HXy04$LxG+8d1CqAXC7U=zR)p0g-OA zKz>ZwbPeL=_kWxBH(T}aZP+&aPh;0tNA3%G!{Kq_%&s_HNfZke=}`DV(}N_ z)_^019W`)JK5k7px`^4@(3B%gMY_rF7M0`H6#B>HH+r|PDg6FV^WmmbA4fGKp4poV zOJbPh5$Pts`+YfX2!G0_t8tbd*TFv?8}wC4wVqwe3WWc4lE)U*cBY(VCDKhEJTU6F z8eiV4c9o&l^xG+Cg7-Pob-bcKW#_A93Gas_FeQflUHd5Aohke&W2!tC9y>fZ<^FjJzyI5Of!T8WVx4JPULgECNFH05qPF96gLISMA6%|8 zr|wMIscKh_D*r2Zn*YZ{c*Q!)&sVcrIhuKEFlk>BK2K%7n|d0F_CIwSQa{&UYp;s; zVG=P*EcOTNqkK<(|4_Nk5)V^))_`x#|7~W=`L2oI229~UOTq_<`Qmeb8JR;rX43gr!Gn&>=ZmRZVAo>~>bp}n z%kVD)|BQ0Jn7R+=wS3eH<90svo#13^)#|*I;bim0)E%%5mPGH$BhpR&&{obD!k@Zs zHO|uGI{4iGZ~leZ@;HlirfXRV?QAM*hb*?BzNe>7VjXR*GMmLE6#6R_*C1#vf( zJR;rXk+fXjO>LrVXYp#N=6?n6ICP$JyEX0Tkp3g1_WD)qc#Ofg`(lRo6nJB!_R1VG zb)P!Cvj1=XTOT-id%XmGuq1k)N*8!?eFs_N2~U3!-+_L2_<`)g5_6z9)a$rtB{> zCUM>|)?Yko_^Z_G#L$oBf{E={{Qkhe;in8A*nedIUe8%hor^u^I!sj^l1F4C`O~ZA z{fOyYcT@dKDtO(To9%ZR;d$plQE^^H^4NmDo2on_8_A>FXLwB3Q|a^V!z+K!HlQ|$ zy8Vdf|5`RRo8FIn-4m<2AGdac| zda?8IY{7wJl1F4CdF-6XpBFff-~WrRtXG08R=qXtg!}(3`F>LO$?EW9YXqUHoxDYI zPQp}Sl1F4Cc`Sc^3x1|?a4Nt57hh>#Eq~s?)&XYI_w{xB$+nf|&or)hPIXQUQ+Y%- zlE?Qe`I)vk=eUQZe^8nhDu2he zdj7EgZ#mlG8nx$7c(IM2)3@Uq(8o!iA-zoEn%|7~l0HltLOPLS%vWng#0PV7RwrSa zV)i*&F(i+_9r3~Xf7<4izhhfHK0XB>#2{(J$G%?d?PUZwS$m%*O!A0qBu|_g`ExvF z`&9mpZT0-&`+xawMm6$hzu2EMz{%Dv(}YRh{9!-)#4jU%zD(KR%HOfAon?F1+ z{N&%W=Oi@#b(7BL_XyY2AD;hfnP@hhpL+h}6NLO(N^(vdlRP3D$x}x~{#?#^E&Lwg zn)hL_K{EJ&kc#62T1z;zcuxT`~NKq9Is)0 zWfR28(O|4k+KR-SGL7}}w3A8SV2sXUa!YIJRrT`($?L>pCXXnFgQ?B)9?SS zDIfg)PyT;}4f)6?DEad$$?GIc6DE1{=L-BeFY@P2${zSH{Neh){_jrG(4TyQ!k_8u zf#aNnX<#ak$VT$#KbHPXR~rzu*4?$w0Zo5*!Aa2CT6y#5j*$H2 z;BwtP<2>4sE>^pdW?h~%vyPC=;&&12 zJr6XU|Nm*p_GQ)%YSwXbnPI?1?SQ#Bi#;e-^Z0XPwqM_vO!P_;a+wnLjn_T&c$E?irekos%F;uj|BOG= z{cp%mK0(NzPm`RJV3_31ANG-dTN(K?fb;bKKlRp`efh)x|BR3Kk@e~;n;N>+N!OF^COt;l*!)_%FXDr?mDNd@p_sj`DTd^^&qsVPPS4okzu<%K|LOl|B@OE* zpP=N==Sf~CVTLftBeIb^cWdO&7bzR?U-)w}w%}XR(4S9ux#r6m-y&uGZ-y|*BeIeF z{UfD6w{m@T#E}NHXL3UvUurAf2_hDjcgZt}wI<^3Vy&-j*ij#`iFt*>YB z`#=1ru8GC@TCC;Ajc*36EViI~1vAJa(oJ66rMy2h<7W01O$ATpe^gdm zH)80ZK}Q$QDa=>_hQ}Dh-3-@}Zt`MR`JBRxM=67MNd<@R|BYw=?#H!nsN$Go;+4KF zEQw)~N2Hs)__Ojk1>w(_QRTJpI3u=#e+@QnFk2qys}+1N5I%Ed7F!T^$|KTEUfRBV zPGQDdluZ(^jw=5vc((M*K18~mbRG6yB0Wy}WeDAEq#u*M zL;5)B{ch`j`l@)Di^aLb>Mma=+(Nu#%lDf_@f301<@(irX>peQ<#oq0 z9AT12q?^37JnApt&v>|6uQ_9N`^&4?_?_8uo{Rn>EkCaQGIL$*=JP#ur#vFvrD3lQ{M153dyS>;=U)6q@t21uH%qGu+Bj1x(--_z>r<5I|dbOx~*DLq`Cty!f!}lRa z#q~NLJI-;Ksk)nOD$-3}`%+Y|w^ByEODgrs_x~n%pRR{f)+=-SOt2(+pXqbGbd%Sb zqk08@=A`QQ-aqrWZoMuCe}A`YahCOpmLIoq=w|GCY+&TGi~gio3fry#68i$LSHT%<1A?QsMPZa1P6l$K$)IQ_bx!Pk3;!b%)7|H7|lURo`5(vI{cd!8ujTRjI)PuC z8FFO*Bg*wiw=g}%Anv+%%J9Awk~gj@+iUkI@Zeoi!Py?1@8!pf_L}1q?X`OVw!xAZ zCV51<$s2zt+pF-qw}|-5Ej3t=baVZG!bN7ws-OXH`aT`>3$|LeUdGk|If1%F0HyM^k-K)QJABhh0 zgCrV@O1*voJI--X-F2UAD$-5f%-7YMa{K}k^)9K@>xtm7*YM+Uy&6tguU|(W zEQ#K`$s^KD-pqa{MB|0+;%xjjPR84X@JjcrE>}#LM^pCfpd|730uxM;sgTdM$Q5M(6HI(~)lSukq11 z#J*TnoeCDBUU&oNnl9~lRP5bRgW}}Gh!=o{v8{CHCvAF^JX5W6|5W`!nGeKZA*G5iTU_i))dzsM9SKf zTUbl4#5GHEwR0O(cgiF3J^A-L%6WU%Zk%^VJ`N4B1yLODtc}nq=2_bD%X#Y?d3?Ui zR6CmWKI}NhL3O9R;k^Xj_pUv1J%2vg0m$!Z{){oalE@24t0{n68KGyFw5&m zy2-z1I?l@Mem(c|?e{zMJ0D1T)rq}-H*wa^po)6rX$_tKO@TVeAX<=4szlvd@}#*KcppfaLh6F`)=yLoAtn~ok;H?y@NdSP4_ZW zUAr%evxP*g5{sEUBHxq$e7BrW6#uN#YR0{cv8>ru+tWB~>}j?<{$gD_0xdsoJWs=} zbL(|S9+7VHpGTtk<1{}SIQ>k|I5Xob5uCjFix@ov1nwS5HL^YtQ!h_qqY+7^XPop&06~`;vISXQAd=#&R!2Y9%GmVce7nZ zy6HL>l)TQ~p7Us+@ALGgyb{aoVb))ar(XT#hv;18 zW~;pRKVx*?#hVQM=3kc z+N<%@i&viiZ@nkNE5>)tn|l`X=4{T%Vhppz-5sVQ-E_TkB3}Pa8N5p>yj~3s{o0Sm zygH8gHJUN(CiL$oT|w$$3|K^(LTYy1wfZVvA0}mdSj^-R`JS%V5!Ea4&t6ik*MhNn z_4*(-vVE$x-(r3-Ee}ihtaCDM!)(_3C&y55e8 zdewXu)$2d8<1vQWs=L=Ryk|nX{#VL+owFrn)VriouYCW%^@aR+T(6Fk_m?^B&1Zup z(Yx}9bkp@GM7)AO`hFM!uMnyWpwAnue$q?@k)YQ*b4 zocE}WL&j5Wf0^^H&~Kt!t>IPkLCNc!4;C>7aW{uOyztOX-*INd>mlI%-2;nxowF_H zzQciP#yi6)c;#N8uq1}*_Xee#zN4w+Rrqr@uku=WT#r}o|4-b^?N-~XX?cNo{S?V# z3v=L3c|^MDJ6?=j10z}=j~GrX-sy20rY zuV15V%R0Os3eNV8aSC2fKp!lL-sg}LqHsTfhIiITXT6kQKSML8$+{J9wwpYdJ z1>*HfB#$l35qIPf>82YzAMrYtvVE+*8c)62>lx_mhf+yOaHU^lj z8eUDy3&d+1$zuz1#2tA=y6J|0k9fU`GTV(gYA;?Vpu_bKNtIWP$9om?=A3!h@fgD# zao24s(oHuyCF1p$lzpuZuhYR9ZaQ^w3SL*B50=C*$s^KDH~LA$Yd7U>RbC5^>+!l2 z8=o^82a~HRAPg%EspN7Jsx>v#*=O_x~oIZn`z`YCMm4 z{VjGp#xO_R-DNt`P5Ye?@ygsZr>hRHzXIngjd2QI|A;_-a}PqW$KaXGtDgnDe;j4gdeZf2!nl?lzQNmCsvsczqhYAGq0S zd)0Uz@%k2aJjO6b+`Vo((oHu$uH<#@5Xyd8hgY8en|M)UoSfIWTc8h?MDNNY(oHx1 zLBuQgbF$y{&-W#T$8~s}n_{EIY}K?^)3Sn4^F||I?%5dlYF4x2m=~_Za&u?$S+0MeX|A z_*Uot73OmPf8uo4ug7!Iu1|9;ooSfl5$UFzqaq-)z;i zYpZ83klnN0whqjt?I@2(H{Im1s9m*EwoSfnsMD^#iq3M=tr>?kAC}|AT=w&GJ;pE> z?&hAK;Vlp8J7ZpFQZ~c`i`RW~x&J@$>c%()uTAKKB{59$h;-9;#=L?*_v|XKg~#=H z9fOUV%~lPsrsW0VbqdL23v(} zK>q8NcD;Y@66|=4VXnCIx|eSHuIzt|b(drAouqHq;g$RU6MxeX$7t33GMD}UC}oP{K9a}i+>uA5n{L{_yx%zYHO|w6 zsYs>%xc)!!uXeZ&j?-#5_>#q<|DFnS-8bo`n`ZYlSLXLomihlw>Hm|K99sWA%G^i6 zeL2Fl`;A$Ae%RxC5iE}>7-!@W>86|VjHBhY;{Ta;;5@tTFMizbN}SyPpZHHZ+v6E%{{KyPUmfijg8Ef$62&fX=TSpWAl$-uFw1Hq-XiupR_0G zgQTyLK1Vu=vR{*KV!nKv^oHyIf4_?7U9d}R64jmZhUx?;FbUJ zW>~cLI`2?ygC)_s@`!ZP&5tbWRrvFE=~b`haou_yh>e}hR_}VH-b}>nu_TWzh&$yG z>86`s7V&y6WjkcNX8y+pIC=k8@X^>9jFzllCr61~qOk4QIt_n{H5;Lkg@7q8}VU0%<|Mpj=IXWU;hzbwwt z*!9@LJaI=Jk#73#MG>#FC>xsb>dO$~D(@f7+_aVc0wIq$AXisMJ=uhj?-#!O+$aQ+17vDg?Z!=>89^F#BuU* zUE{v~4^RJ_x8%(F%`}Wy`L;9VhZ!b8F@sy>3ilyQ84ROpd?F;4- z%iMNsbdc^PT}GNq`Zo#g<~_!~g!=7a&gxW(}j-SoX}Wk2cJfU;Rx zz1ADopF}6Vo>0uA;Kk$m8`$v}!#vg9D;XZw6Sml-tk)j)O7oW2sn-|5Ip1_@#vj8e z#-E-PeXt~YS00gWy2aiRui(%7OD|rlx}O`eE+Yl#UXq3n`nIRVa~~74dSq8y9|$g{g#_X{PqX$Z@u~L z*#?|R4RK0-*>ej^VwmI+>84xmTklu>a zv9I0gi{<{k=c|;#yCfd>dIp2DEI*##rz&xbSjEM)5n)LTlRP5bbgSroitu}~|Nqf- zsnSyUg^3FOC~RC~wwzbH|5s>vf$+ab^4LO;xFe59H{B|_pVBj#vb_s^8|f=}r=xST z={nvErI*JJ9qJ>!@V-m(7=v;5ZPSr%y7fur?+o`)N8(*l!8r$<+wePQ`K!#&{le6eh=9%1fro&ItGHtscB9;ZFmR%)q4^URzdk;}{lB({-A(H+ z5#Rh%a#^oeV#hfSR(Gs>43B;F`wolh^*+v{&qyjbOTc;D4)zgExE%b;x z@`!ZPZEh@ioxclZw-~R5|CM<8{$Kkhrt9^XjqiKf_?|6Hz?=U*>}2)b19$V^o8fH| z(ru&XGUtDi^Wa?)52XE>!XNycySP9!dTAW&V!X*w$=0&)NKvX?cP0nX5BygX&IsM7rtw zqvt~B9}E7A!w2W6#$U8Ao6qTJ9#aI*d~|7gdOzG0F_q?^8fcG+KqKY#C9UUQFo_m}y@u<;4A z<-BI&P>ydUij%oIi!F#dq?>N{rHI!Vl)<~Cg7YPC2Ij}haY%6)PR{H1(FaSS_xa=z>89H?N4$bR z|KwU;bC2urdLA~ibyhqM<@kmoUMG`0wlIIR=MDcz@L!5}y`HjTo!8v|O1u|?H_EKm z@~Uymc-8nY{|wUcq{B%EkUmaYLF#thwfd@f7n7XhFkf}Yh6j=F=?6wd^?Cmd-Rx@`!ZP4}3qWSMcXguBq38u{!m71vb8Dww&j(znGSl zC{ETnS!`jx>W(}j-Sh*GM)mqMWuvWL3;!$e{v4gNP1o^kei<^zuKN$kuKWw{L6XN9 z=8HRDGfFqzetx-snEx7O@Ghy~+yl;c^5gmZQsRhKt#ju;K>|x+nB)=ZrrZBI!_j%* z&%dSQwY1b=eCPUq`)IS}aoYG^XnBF`GFNA@h56!+JR;q6huzEje+zb`?D|5#*ZyHX z*Z^BRBf%9~!U%QW3@DY5Q zWx6%}X7J#=dexp6Fc)R91l8dJpG%~h?s!GnZx)>B^)HKY{Vw47|Mmrqaq@n%;4sJ1 znTAOok#4%<@5_E8`~|yK`%U4o4@Xt}LD;z5Y7`gozErmJ^f(xzmyB8JJq|SQm;J!-~NaEc%@!F&b(f^ zmL)8SVfwW#>82n2O;oSoFKDglF9lUA;re|Ecd#-Tl}L~-6g%I3)hsyp(Cbkh&* z71isbl${sV6aH7?y%wFno37VuF@LLn`f}IW@jck_7=v-=bBT1*4@LjWxBy$?T~fih z4V+i=%mp;lCZyo%bupp@kb#c7^e3sPexOFVFu^S}(#Y`-^&Yv5#2rPwaS% z!MI}%7aqFl&I`+NXyKNeSBy91_4oxm|37KtK5(-3x^P|e!IJ1*c|^MD&i6#^Rcnao z`Tt@>Fpr(sIL?JU|37I9v*o;2$DyLVF67$40*@_-JLL_3i;#YJ&$7KP+=ufXjZkaa z>q4IYpR`?sSG3nb#~m82Hy3`eh%tz}gIk#73oyUO+|{Dsl;|BA5i*lDe_pM@X8hTE!Xucl=nYOf1fA7rrw zai_fD?;g^R>=w1xvnkuKM6GSF3wi#3(td8%#+{PaqiL_j^VAEE!cOLwxLe3R&G7aE zFaNy@@%jT2yh|$Wh3Ee#eL6oLj{}1Yr{ML==z}FOO!A0y(~sN{@e2OJ==pz(F!#6~ zuRQ-h=`gcZ%d51kVC87q#9k!oe*tsef?txZW_|T<((A6fR$o=G%+(pUVWH}dJR;xI zkA5tw*C~|kQ%2pZUjGjr=3hy*UJp5nfvc?7vDk5rz3zTuD$-3qIy>WA^}2vm=lcf> zF9hc})2WM7)axYl!IJ2GA$df)=|_JR)hqZ5&#R8_g~#>kmEZrHbeh?!saMnT0`bb6 zz0hL|3&ow!;nGca*)`(zca)tiULCa;uifCC72y^AW$2&*F|Su)$76KvR+x@-(_N-U zygtQwKk&dR{e|cMCw-$aPQmMM(FaSS_l4vU>888$OB79Q8*mEZrH^gXjx z!>egof%TUsuzMY85ovk|i;f^2NZQSH*Xpb4mAQH$u}K#G&hvbf@9C}|EbA5bsCU(? zN8PJl|A@|ovQpb$csMw&*O##49EXLfyXQ(%R<*l06bHT7y*UI4F)HpH&S7Q~(M zh;-ABeJJ8}SI+yLjYGy$Ew78#M`x<(*2Jsdc`C=DMcWiH8h49)Z6V$CV{K)BS+qar zJ>`ML{bkX+!I|9{C+Bt1&cp(iMDNNY(oH{hZONeg| zfp}%E&SDFT;7)l&y6MNajd&eJSrD&|+Kbmc(YeyiR>$`dLyw4g9gH21F^IcG{WH8P z!OMQ%QBN%_I-T^+I=p@woa-Co6ucgTK3EdHFCvdfH~si!5wGAc%Kp4kcg7WA;c-1) zdH#RWt!Ar+SJUzW@p=l$V+)JK9eG5$>2B|dcx|O@*AlfCub)HbZZ~VZ+Vebvc&>}} z*Wm2IH{o4C@)(`F^E14=!F#ZL-el2C&VzSJrM;d7&I9>z)^ik2TYeEQTPk1ZH?-p8by?s0U)EBoL@tp%#L z%jkaOqF;o59huo`e_{O;^ZHN`V^}2a?lUFnrh8mh^166E%IGta3a>o>-|>$8c+9Ke zl)OHPK3EdHFCvdfH{Ij0h*$6zMZf=}2y>6?^2+c3bZlm}YIv2F9~ZBS`IyBP7QvnJ zh;-9E4=H(FyaVUmP@wkamEZsApr1>OS9>m2=d*svh9Qj)i!LUeN%|~UTaeh3F5a7T zh^emK7sa~?*v@fK-6@aA_jJz%;a!$vep&oE&ZFKXalJ0)_k=pOx5IVf^lCL;x5b8^ z78Y|2VKI3`y6K*GJI>1NdmVZ{c-ZYc|I7HYg!?b`ewT0Y*63yxZT#BvzZt(7j^XZ7 z#1vF#i^&`AM?<<7_u?(L701UA-!pmrxZjmHdH%m+PdnS=wChm$`FnVQ_++lgVhfAe zZ!3>TH{EN#&trL<;$alAcER})zUNjq&VA86z|C8n72M1r;T}fv*urA=>B<}K0U_Oc zqZ-`Z!}?pI({*52XY7v*cLSYViI?mD9RqYUYrhrTy}SS$i;p9DjA8LG&r>Mfbnma# z;C?!6xDGbEzDvBUE3Vo+tM_O;T09cnp>Dp~Z$=jV#_IK~B1UVQi+wDYZo2nKr zy!E`HRN^}goDq$1qIP=``d~@)zL-2B-E{9aGaT^%{^H|!gk$@I4%%J|BQ=f8Wk;{! zm*@XFPBL5Go{IL1k{`C`ZWjFwy9-H^Nz7}DzfL-tbWC>A+I&-7w9kxN>m$k|@;%*$ zXD%$K{=-^!@eX;=b^6bEbk4A|YsQJ;)q0(a9p^YKR^9nrBHeVK=c9W41!bReW-IkN z4V8?~dvf{KXS%>NRt@ZoTsSU&nXMR!zO48#26NfyE`+y zABJ?_{UTnUrwraD6<%)#=O_7b=5L$Na-4|QKcEkmMDL5qBhpRx{anN=_=|rwI3hN; zRou?4;`97p$9S_9@tW!QVdwR)*!9@LVsS?vk#4&0O(m~OXt|58%rWcm`WJKx9^!aM zj>zt=I38>JEXJ@{+>tlD&XDf6OT_DcDEmd7_WBAqGfc+n>zeuHU&Q^O+vK%~J8s8Iwnz6GKc}2ebKG)1UBdb+i!Cfs+~g7Irk^~&ii=-K z{+m&pQy+JCbboF(>cs2wsn&x_K1MnM?p`E4$!EsGC5*XCW|3Bq{*Ux!)+oeZG zbQy{A|8G&8r;(gveW%v)*p=_;C$sNs=j}|q9QtRT2Y)Dp<)3K~H~asNtUvbVn}sf- zxPLV@gge_qxa$+7mJojZanc+Tajr@he;fTb(ElB}qey>4k9qRfaCrB(R;5k3;{FE7 z>sa48vpgm8J>CD1n)-&9!~V|qP^g#XeBUVVUzK+DHFWQH?CQ8Yazy^M7sLI2!Esp3 z7_o%B;d0-5|9M%zj@Cy@c>b@$$JAcqMfNojk7sNVgVxYt33;>2eeV75s*V?mSLd5YHvxK4mr>*VZfEZ@l$VCLX(r7;Fqs9+7T(z;4m_@HFT3%k=Aw50lV&&UAbA zm%Z|T$QB-BRu-Gq(3Us6=fG>PskhO--qyN&InVRgtvB}n9j`UQjmC$o!SdL`k|lg5 zk4QH?;EfvG>8!Um3hSLfds(r8;l4vBSK13>XUE$*s^iQz(RjGmDH+3x_tqjtt)VTC zigeQhPpH9N;_Gd#%U28rcbz)ziT!_PHojKd>4?MQ?};wCuZYp+5aor7ZhGL)+^%-# zOE;$-{in|S!v4Q=6Vvhdig`{r(LDD=5mQ*gxUz)2;qW~Bflt-6+v^#3o82a_=@p*| zJ1AG-mFNFDxA1c;zM|cN>xaGFGFD_Ug(Yg6@-PW%i#879RDX$+1f9WRWb}ja} z-nxD%`~S}VX3Oigx*Wrk{!a$8hN+%63=18mjqUsaKx=>-@ai zH9WijJaP!%+Z=g({s+L~mA%$dk1-f`qfJM;>1XaO@24$gjU?VB6&$|*-+5MkocW{% z#~c&R1jo{uhDjcgZu*(m%lke{M^hgC|8K?PjMxf(Gd8ldm&IxGS)pYh#_J61Vq0R| zkw>JP9{gD!kAlYC-;%yu=v#-W;PL!lr>~v7f7Rw@vb0wjKR2DoZ<01 z=!u&YAR&mPqdY5DAOv5CPNH;zBg=icCe`)mpzp=*|tyTPM zu+e0;JWl@|3AG>M%#M%d_sPCOI+1iF>0r_xq@76bC9UV@t+iM2{4j~wBvyCi5&53> zKPDOn-=cg{5q0nW!t;Nf>Z zGm=WZKE=6H^W&9z6;4^NucHr^MDI(2u_VJTcL+st&Nn;vqFj~5lY@5JtvjqRFavdhX%wk3L39+7T($e+q_NO;TE zAB>b^yhWLN3Aq*g?XYp9*>YaXaY!0oAbi$!Su8=^DUV1u9dK|t4lO%}_}?lK<$nc_ z=l?oybF($$`-qV-kH>)FF7d=C@dEs1W23R6uvGs#^D_4ToiCZKxLxI1UZ6OyB6)0Knd*)_ zBHeV*#Hd~$qU@ZJxqh#8%d*SSdDG2Cuk7oEB{59$h;-AzABcDbf7w;Fyk;I-Z>_;+|KGKd+3LkB zT3#StA18TiVVSrik4QHid|}D!^35q*;=BsASAY2vI-Dc1c&SsaH4gS4 z+24O~!pn{K-3zXR>TvlkRwf(iVV?-^wj3NRKMGuUkyP+@25+zIcwIc}IevoTJb(nI zMDNNYvXLHkLWZaF@MHP5@gk-gf?8U|kNvQ5klFHjw(Dn6+$xgY!`-&BT$8svAElcf zmR+Y?nLTHr>p!}Fuj~AmUtIsX(sHhSbq$g={HYUvaW70K2>&FK$84M~KVAi9BOS7R z#P<(4FI)dq;^h8+*HF`GfLFu!mmE_XhD{!kjg+qic>T&R{8)Z?UA~KN$W;6|0~@TH zB-XEL_})_mvU{G}R+f7Kmgl2%(;?aOGdbU?58XG=_4dneX~6fl(Pa*o)Z@Fjcc2r5 z&z@zu#~hZ6(+(Awjr8z-5#QHSc2w{2YdO#Vcj1quK3>VU))&iKN#7>@nsftcIq413 zGiGA#z9`-v5;03GcJhc~NDtpLs&9B$eqP=BE`GzSQr~m1@eQ+8x4vx%5dPI9=UDej zEN}R%0}pSnUY}Nb(0!F9qp9y#8q_!Qzn+JY)Z>5e{2sne5dIw`k2x$?owC+LWFtNN zji|n#rL4~P5|-c0xuZ>|0bW_(hWCJDO2e?pBeIbm@&1T!{8)Z@wY&=7_hMtL z*{aL;-YQbOj89pNx@Ti~N~D_}F}j9t>O;>{=|0dE+c)6*adg`<+-N*IESo>}spXrt zz1(9C%f;y{rYjri(EUojSIAfDLsE(J1@NY1$Lr!%`Ch@8yc|r4-jzpWBOUs=h;RH@ z{^ttcl@N^Y===XGWMi(`DqiAotx#4ev8-TCk;STeR+gtkHqxOt)$snX-QTkNU{|n* z;y%nfWG3ce#k?E+mzBKhC*VX2smvXLISNyPU>lzl`|*6_`@@*mX;`^)E_`TVxjB7>QDiYtc>nz5w;@h4# z{NID$QN#CO?!ygpo4lr%e?S&$;{QIlPxv|Y_};IUZ^p?i=CDGXHk+<&q(}ZU;``^6 zjjF>p&;NJ*wJ*GyagDye0!)eCSNK>U8|hIWi1@~j6+f!Ww}sG)?5^{0>y*KGF*MM8=7@Bfc1EY-grvx4jYlQ%Y7UccG(+YH|e zgwOgji!EpmsXQXx^yr_L*9|V)knwu+5>@_J;^q7Qli%ZJjo0k{4tSOONGtvchQ}C; zyVo+j_k{GAJnx0mu-x{oySM~1AN@e2OPR{mTlPMz=YQisDpP&DX#m$`CGod%xiuh!1DJz_K*2~hDjNbZP+9KU0lTv z{>X(%|7r}y7T590`~No#cE5IB`th1ud4>FHtoGQlk>bwBaM^}Eo-24AwE=ZAo!7km zrFj1f-dzb^ejkJE@0Q%h7}XCy9%D8V?nbR_HnI(SCcl3<>ig`s*aJ&(MsffDhLInF zql6RJsIQ}7N%XBUBHOU%nZ6QAa)`r8tiU?_Y6yEnXAf=i&!UiD6Slo^LjJm3p@7ntaqyCPMRn1o|-~FjlKQ`(I=y%aG&?C@&(BWtt+uXx)`c(XjQ0G|p zqO1&>+8%!QUQ@m~9(3PI_cPjl)|8M-1x3`Y}=KC0zO@3S9<*K~fph#xQ|hD{lfkFfUzNxo^vs71B;uDy>jiu?aJe${-{ z=6hpRiSPH(*#B@Z$jXNQRq&r_;+uTvzLD-PwO!N)-*1D<_#;XA-ZA#0&G#`zuMVci zoQc!XjNOQQgnb4kd~e8pjsCg#UA@sCVP74*NIhPe@6l_60j5OXDkJg{_L))et#*uh zzr=Sb1fA(=-bZu)|3=OoN!p(^j8p;Nqv0mTsCz+Hrbf15-)}VWO+IwrNcWf8+Uofp z&GY{^{zT5}<4^Bj82;9cn6uGvI-2VfL_Wg4e@Xb>k2>-pDaFb2|2O_3ZcoOKJkI9( z2cvhw510~ttBlA;*mp$2H|-d`K`r04_YX#M|Nq84%vUYncKIW|_d-3!jC(*Hfv&r@-=9v(e)6aWj!^IN-Koy`Xg^>d1qngv0xP zH*%c$_Qra_PC1T^T8i&g6fB8hQbuGO4(Ke_VT3=rH(4)ec&fjDF`E1TH^PM^Sue<~ zyaN1I{)(|>nmekD$Ts|b{bIeKm40W`2D|03@iEDKIlu8fhQ}MX55VVH=+Wo_=q~7wQ3kKp&-gye^;7Y0g%X=Y zIaC=@+rxohDc0Lt_l4*GT7DI^@mJz|3vA-~V8>ID-*{I5ufp3I{f=Q|%3bS@_P1=q zf!8K^J(4=|E-B&g`#(3%&$pNI+PDv3ILrlwB{59Oh-|}walgiE(I4e^1f17X z@#8UOt>W&4i1!G17bX4Cb<}N>`zx-aTY3NQ#((GAOZ`#fK7hq_9`;~K^xaAsk!?8W zo}xbze(Ryl_c1v7^HxJ{Db4}-c-ee8uW`LST6o1b@p%>Mv1P5|jxr+KaPaC$e>9!C zeT~;f`%8G2WAmoFZQ?b*C*Zu&hr}4OR&nRoQL+sOpONs|P2G{z@w8R*{}1}c(TSw% zmeFrxKMwsHdI{y{(TC85T&u8cFtIK-5wDX`VwLDyWkhWc2j}CN_9On*tIGFL$WhLj z5m4fJLe}r5Rm@j&UQ72;S~;g9w^^%l=jXU=!yzq6USFc_BFk&-eU#QY;4!b0BzfI_ zHyWAVM``7piZN!b%AJoPvJHnknB?_6>d3qMOU@VW|KAk*=sKKy{BC^~d$1&iNg0uC zIAmFJzJT94Kk0|k7W-jUK3|@~$5+f(%4=@r70MUKc#JJ;6?cBj%QhT(V8QE{&rvs> zb>Ya99hb>TmmTH$U?i#0{I;n2ASuVcQ!e()|ykC!pr z|G$ZOsc*013eGFZU`aFiM%TW~neyDSsjUjg`BWip2 z!%vI*C}ZBI?sGA(HTO}*{0^JFy{+lI?H4+~YVM5BdE7z~{-tQ#Z_K$~HvFT&zpQEAHkbP-UzDLqxbL6x&=mhg;GX0=)bZVX zA7#u4Fg@nXIK9hk7wzlu3cht*k9rziiq6L0$><^Io@gt2 z4SE6k1WKPchVid$4HV2VuL}A9DB_zrx?+}C>^^5#4B?11lYGO&m`iK(U3(vA%vgB1 z(EVEf)s*jzR3&`o=3|`WYz*sBDkHKDN1R&DH^;+@S8ZVR`l!!0&;Q+Yh3`|xfAf8u zG5-Y9W6s7Xr}vw!e1sz&D)Qa-ZR)P7=|6kH%dZ1!&adYCIAfl{5110eri{o(IC6!A zZ`v_tZY|%n_i@JX`+qkLGGDdl7gIRr`z`!>jMK;O?*#*?;l#dKI-|_ z_&?nDspGr(K1$oi!1S0i^_6WOFd3Yvca^O@40nf!D-0b6#Oe44X0{AK~b4Cw$Y6wr`a9E`^{Ypwx~ZxsJZmGTZ6_G0VhBgSmgM_y)NwpWN<1G+yc~nJJ?YnS zo}2IIw4LXe+TXA#Bk~cB`Am{;+R=7MZN6*o=d=yL2lEq2dVV$9p$f&zSQ%r~JxD84 zBinGy=}r0Oc+mYy-PfFObRYS?0^2v`9Ne1toA2ke4F%I<&f3K3ZDuMT;h29We0NfJ zM0Ff#yCv&)vzhdT*K~f3#1EJf!={YLM>sYleAAA$Yijwfy`R!{FFsZ^U$uO1rYiA0 z74;Z(57Nqp&;9sg4{hR`eCU4V=yl-xrat)Q`M;Y#CFk|=H{Z`_qYr5Fn6ox<>V1}c zgk$Fve2)#({jG*??*HG+IMX*?6W=f6C-ysrO&O7oaO}$o-?XD`YAxTj_cPia#)r=l zYx&+B5bIAa#V>0CZL?9vn-QC!>!NF-@%r9cv^+kP?+;MtIO86ul`Vdr2l(SIP5Ex~ z`=#8+$|mr;m5g6D%9r|=cZoY*%h`Et>%zOl--U`V|A0G|HJdi)I#VvkG6ytVo&z}U zqs6-LSoO6W2a*(L>?+{&&$s96!VMfxvT)XREbS>wl@Zy7+NH|j?MP& zw~5!ddQF}1wra$fiMz3OVw-I^z9r#xFY4f3QsQ-E_N6Vpy~Jx{z1nbga4hX-n3NIO zhU3>ycm;p#`c1sX7CRM9_}k%Qck|WED^|YU@OQ(n$Cin^v6K`!!x|z1{ZDSFWAcL-FG=W@E+O?<3y6;JsC>bB(>0I(V0qaP|Y|;Cy?& z&Q;*p0jvC-i-IN5x5|iY!wFw3*13c~cDM3+d*RIw+7kXT_&COVIj^?f-mtI=^+#ie zqSv7pXIcAc=;7!uP-1HT5=vj*z7p3{ue-1R>8Ikq0(EY)u@`z747EL+FrZjx8_O6m z_UDcESMEQKy%d|1y>(4_&DX9yueagHInFG1K3K~(obY^-SLU!|_wpmQ#On>VXYab1SUHk|acgxBY& z@Kkj0C4A=pHxDvj zDX+PeSLk^CH|nuvW5pe1M7H6io`TnLt57#`m)yR3ygq@=Fn8O`>kd2bL#5-;c{CkX4fzRx zoL+3U@)1tkub9t`yO;gQholte1>n6Kx7YC9_}?VjMe*K%f+;a<%7}b~)6PryrXAzX zsO7tM-FqDC|F>}6BeDLYiSLb6A^hQ}$C!<~)yve#Hk|fUnQ!v3;wkKV@Zs5t;k_)3 zh`)DGivJF5KQ8Cs*2Leu?mdn%P#j2%(>U(pBb>fd!uJc*4_M#!E8+3`|F^{RzaFnR zzLyQ452Q~W+ls!2;&bey_!SRv4sHO;>q9to#UAyi+ zj`9DNFT3BmeD_zC@SjHG_&@GpFHTb}O{EGP4(tOpPUmL4R_#B%t#%w(6 zSt=v44QEVlI=>#yR=o0MtJg>1H&55oA8GvK*TDA2+FIs2|DBZP_4e_R1MM$P$NLyA zAK}d8`R?(*rJdwMQo`f@|1CSk?aBFE;5G40;KGy`wh>`I!kIS~e5)Pf*DUc}xQv&$ zrFQT?2XEQc{ierv!$?(%m3?B2+4wEIOpR>AneUhRCLb$a`M&$)vz~9>|GQ-$-zPo3 zbKK_j_Hie|V>fyqIv8DszJxy3z*&BOD1PSPzlJ|quj`6$J=DT*ieLVC3TaGqgrSq%7yQ&oL zxv0mOjX&AThR=HXSxxT;aXhSeRUDhxr#|0jfr}qWUA~*w+s88(6bBOH^a}e^KEl~Q zPxxlc8UNdAe>VOS@bdY14d3be6Bh44{D3JjY|4mygtL!J&M(?A{@hx=YuDSy-;9qx zo3C2FH&d1P9)Ws{x+iF5!)IQ8c5l=91&_LasQX$IyZYe!Zg8)RxHa)NueXn%2BycH zjTfhr%vL_aImz$JjenK83v2iu58m}3hS$`eF~<<5#IPwN@)6G2H{qLhj2}_UckO!n z___GF&3x7Jy*X97UKxKn%6L7#4IKuL8=#!G6F=s*%k@+FW=x12>z<^Q!BpGBIUP;; z=6KNkOWo(3!u4V8`1LHdcX_L=ACK$pyna_aXAf>WyNq|PGt1@MW+U4$Ao>3&<3C_O zjsr=lALIT1TSn&Fi*@0M<4G1yKgZIZ!c-ZNZ5VKKvHskC7&shLCgO$mjDI0npV9Bj ze8}_m?X3UbGQrI)?zsN$R)yd8&$(}H(OgnxM7CkTvSOXMoiTabcDv-L7Ec;~`&!sc zH(Nix3ZCO?Hg$@hQzXWmiOY7o;xOBA?(rUf$?sRFo7<<~g4gZcxArs)%7|>kxz`u# z?ZRvSToaEUvfkdl5k7j&m&aA`*jR7ZdDA`wrJro4PaDCt{)p#Mj;H&!LcfJ_{@i!C z`}v=Liq`{CVv{IWDkExpIQN|-kLOdjy5+HUy}$ie*l?XLvEwGL_jBAd*83Ijo#%1h zy~VNf6mc=`kKPU)#I_q{`QdWs#XP^ru{oA;tbG&gZ^4%1y=`~&(GRz^TE%-Jy1nnK zbEW-Q`&(@fe>${S=WD;3HgcRvO2^ev#Q9{ty|K=xc9$VI~+)+kk8~*fCvA)+ng1Vh7 zuZ{MX;{6LY%sC`YdCk|({rqICYxfv4ao6tolx;X~uY^~|pZ3EznayAETy6XHS-)Ft zYdwygu!@U5xg9KtzEwtK8_qi?;T8P$%gXEhaFn;%8c>S!PJFCtzM6S0t@pQ&!*4uR zjXTPQ&wc#!o=A9okp0d#UJX<2FX4>=?-L20pD+3E_cYd}+vhf7%-Y4>%!v1iESw+z zAB%da_GeIdmy~dL|L@kd^6ib|wSm*%bqV%hNeq)RBHM6&^8Zz`VG91nZV0Q|}>Eczp~!{7I7I)%H)< z``bCD+dW3-?iDkUZMa}qalB6W6#K!uq{Qos;CwINUgkAj@29)UgeB3p%7|>k1q+hn z75w%mOV?!zvAo`&tQWSwkB=?gS<(;Wae4(jOkf_-?y+U!PGv;4;ld3QUbkVt2c6fv z{b{@t`eC!J**dTJIzNp}*ZC)`(}*z>cN5k&8`*{nZ!FgNC;SS$XR7_c1n&Rey5oo7 zDB+50D->wC`19k%JaWQW)RBKl32!&{jq~7oJnNC% zP;veN1yf?!lo9y|7p+{(Yt)Vj>F@uubWX||uL$T!E4AYgd>m=MJkR;Mb8e(6;h&0n zjC%IX%GAgLUQPI>9TU>u-!J&CUFV;0 z4L&X~U$uO1q$=?}6!jSO?33O=DU+9DH!QfsVackmlUgw{{ zxhxJO6U1q&{V5;e;;{+e&r(GTK)S}Yy{us8yyq$IDSMxgm zgg3!-&a(;1>1$>yAK@>z7x|v}S?caqFVckf5_ltQb8Wsi_B;Q+1MyA__yJR*Z=?1n<9z^~v?f#7|&5P0qnh&a?dYY?{~mCw{#VdnRrte#K1XBV6)i!ut-i zle|dMJWu>0cyr?RTDrFMK5AB)Xx ziSLGys>COT1l_uO2)zcTTM*gow0)bX9J_Z$9h zV0z5iL^z%3V}*Q#OBW`5pGY0~kd)&5Ie1UT?KONiueVR!A3tD9^sO=?AK}v16TWH3 z#BFQ&u3c}RxDP&FG+(uRZ>lQseJtuRW)lzgvf(rTy=;#rzBhyKMedW&dcKbY_rJbR z9pBCC?GvvC(__viiqp%?RzAXI;}gC|QMW_2Uzy1Jf49E>VR*&yt$uvsj_CK%>(P_Z zKcLLjCbptOS%W(SB@g4s{kUt~@Bi#meBXi+v&3Sjj3|b1*`rCm;bG#jwfU}H@1Mx; z{|~fYUdJQztT>M4=NG4v=bP~=a-2;Z%-@s|*@nx1+?4Nw$@gPcuaEkC^Zehy)qS73 zd^fN6PwW8GW6mZjrxVOpKEma9B>8@nx)W>i&GUZ)Kl5RDMZWF$o`)YWC5BBIk&kfs zyo7JsG4Y;SzH8U}C(g!)_r%Ejf>Qw)K!5c4i8^(=T`0t+5_5k#+lt9&0vHTt00kvJF?RSj^ietx6qvkd*o{ ze*b@9><8_5YQiy=72lgESQ5jejL0@z`Hf=UF8qlP7V9CU7JHh@_;282EA!?2+WK9? z$}7O1#9TebmT3;BG9ue>)FVVj11Wj$mP_x}fSeJ8PaZGC-*otftB@Z+6} z_XZ|?13Zs06L*uoY9_J`SM5;TUzqe0_Jemx%IhS?|AEX&eLLrA8OLZ{HUQgK(Z|tV z?!EAL#~0DnP_talAL6w?N~{untBk1a;i@Bx^?t=aX{FM-K}woswiN&O@In77F`jL` zKR5C1I&UUzgF3gFa;GvP+i=ywV!eIRfpGL*ZtoY7B|OIef%}-P zJ;qGAo3wMp+b0WGZg_M#y^T$W**ac{*EpNjargnsv1meh@?n(W&_wOgKF)z{pWM%CM-~ zR}$AV=>6zCFxEs@;_v_3F3a~ryl#mSn?$)(8ByEAbyp>M-itQ9UPP_)zr^=u*gRmi zHF=J+c;W4YI>(mt$=gS~2f&NJe^v6kEq)*C+i%_vP3D?Kz9oj?*D$gT*RPl45xmJ; zR?nBlBpv$_KJWhxe9qj~dCYvBDS#;fD`YVyXpB`M)>|9{}y`S#|1C_V)zoO2vY zdm1KXM7H5?pHFxNfAWDfc3=hfR^!sGt`pw-N_hSxX?R=gunkI}fBd{@L<4ZP%izsU>Ok3LFL!r}h^pik!8 zn|bwL%hh>5d25vJcJgWH;V9R@lUvbi(LbY)qO9dip2jr;*Rzw~L0=@7JV*0?7RA|) z605{wri`fV;fB?dyb}N9%c^;8Ou8{D#n1eI&=<^CO?7@;4CS^pn;l`B{UcsL{yUMGzxNbao0w1xvsh%%e7>MzzvD#zH zCW|}DhQBHJhZnp~S(CacIj`RSQoOH#_d|DEjd#liuTwaOCwq+9WVj=h64{0u|55Nd zWnK2;oRO4pxc@(hKH0Z7pD$ZBc%4FDCM=1*RYqhRZhWucRrr%%ukvawuHkjcYWVo2 z`KmcyxAY2**C}5@y_AVNl@Zy7oAyt5-3I*Ua$ddtX}nW-|8LM9X6tzN{6W6|Mn2&c z9%FHgF%x%F{MeIixM@N0{J|93KKU&Vtc1h;|3PtHXZdT!(ZDI3tsF}&GEB;dY{N~j z7tbFEf6AAtyn2gk@cI4UL5=>AyxQ{zMVy8r{GHHvUQOA?%Z7hg7H-}n`?&4*S+*aE zu36aYz$nGb{r^FXL6VwyeZniey-|-b6L(WQ7qSgE&rEowU!JmVOBCyj$lZgxUlCl$~mLO(wjhI1j?d0Q2Q>mU;CFul#a-5My)hC?m2BxBN0I zcx4_ug>|>ME?^Vh65esxT$JFIk0YP(3hzSHW6Y+AyK^HR_t|cll<>+JH|3W#yz>8l z23_$XI61GkIhOV`Ov;FC1J5KDyn;XF#2Q|c31=zJ%kgo8`Ksf!ziO5Zz~`^g?a)im zGtgtuPP7dj&iH&hdI&nnef>{A#WQ1eYNPOHf)&;Jh^<}B2lmp)+>&U_RsiD6Pk zWE*aMD9J1MQ%2O}HJR|1;+%tzQRb^IuUvs4!e`8mv1L=losZ$N4Fk8%8oYLB-=Pg& zt^FlD*8c~^>kNz6*N=DA`L*kI#X9vA*5nnlWQw?Z+WwSn7_>sMPTkRuI(V0qa9IBz z6#1&b(b?j0u@){YiD6PkWE%#3y;vs}{*(vH>%>W;EwLqh*8d01GhfcDuMrT#rgs#qZ20rQzu4D_m&NxVb^k^0Gw8jCr{Al;ztR!FU7XDY|@;9ru)*ReV{@jA}uq66c8If(cE&qS9+7JAW zm6PK(ZLyy=W&CyU@h|h`{Q5dgZsis7OOGF8%XDn2jL0_Jc3yE^(s2-RcJGke+jUhb zUhe-7ipNPc-eSGDgT61un2Ea%<}rr%0(dE}$599Gk`m5V;Jlu1Z(Q%ib`|Tz9s6Mq zmc%eABeD&HQ(nRE*r>{DGJKZtx&J@tee+ertCOdGzGDOQJoE(gQ1o8(R`e?L0k>an zpUUG=D6vVDJCzZ&Jq%9sdO3C9%=21ZukJWJ>vvncZm#Clhi^Mi&&JPwhLLqBcZ}h} z!!`^~^LjIN&fib?`1J@p>CLU(2^Q^IEJIcQ8f>OJbNlX2>=SNqGgo|& zQI9d}5O<3r-sa#XyiQ$_I(V0qc%2W<*7^2kUW@hNj+Y%vdm1KXM7H6MlvnUOrd4_E zYkj!mVSMapzG{xwO{~KDp@~^G_0wnz{u$4v{s{dZ`c?D@w_k3b;+eiOa+`I$;brjD z_Haj%*QsBoZhW3s=dZ-~JJ@jTEUD(TSRbDH3H&(6nQ}LERWp%oxFgN$ci4}-OH!Pv z{Qtk(_RP08=QTdvMO;%qkAfx9x5|iY!_XwJ!tZ#$n%BP8i>H1DAHO$WHF=E-IKr2D zY?-)I+3>u;%p zcS(uY{^0yE-`>n?v0gm&C)k4}F-*#cY{Q)?ui#JpW|h~z){Ce97$2vbuNq$CfFw?L zMI+5q;Z9}4=Xo98*;~y@T&GRF0R3{#YjwSN>aW53lkM$zC0>j5;;Dz=$79T<3shli2q$paScGhk{IRy`%|`ISjy`G)bCp5wXgNssr>)n z+paNRHN1L9tbSrk~vf)>t=b+4ihwtV-|0kb{|5o$> z_hz}HjHvBlSen-k_WN0$*Xnxl)Jw3r$!u%#>g&adclh>MHtff|=lLw(FY*0QmJMVa z8Ms51-TF7T@9T3a=gD1MuMPhlw&(KQk+od42Y+KQ@D%Ll^ko^hE8hFi0bZV}W9M%B zTWt@+(&K6&bsTq+(s4D6I0xt3o6px`y?W{d$I_mLNg0uC7@i(i;7`4^dR+CjUOjaj zKK^dLYL2Tdyh3rpMT{+*+Tmrx|2z0;UZ1D#f;_L)_3Eje;I$@rrSr8|ubxUC6|-cj zxLay}$~Fv7d3~EYc$buTT?|gNub!{PdiB(&um?+Gn3NIOhPzT;!Jj&(%4=Wi)l>QX zpW9}duNq#r^a}CHSRG@_riweth-|}M39r*WOI=6KYjwSP>Z{l+aJLq(um9!qwZ?k& zv{mrqF=kWYZd!Skdj-yqHX}@B>xAXltew%UQdf>EA zu`k#XeXESfSGfBt#k!H&Gxd!s&wZ_5PhYIM%-2d&(pqwdaRkaR2h+N zxcmI<<5tr4ZNYy&=NVMmUyA=r*hKzncy6p;Ph*N2W6Z?mv~Neer@(vP<1P7JAHOf! zJ|0JzN1re%jvt`-mKX+QM7H7Y>n1#cH|;AmJSG$F68@I>;JQ^}ag}*=MBy`5$5@Oj zl@Zy7zh9W}cqaROw!vd%y?WYDvwpGLtBbd>UOkQeSusm=tW7)2{*-O_`?BJAo%R>< z_CbCe7Vmja+YOwLm`y#7@;d;(t6~2x$`~?@%amzfN7qJ~>rML&$~ZIaX7o~&vGac_ z;+646u}Umv%81$??)h4hSK^=cvzojn6Yf%8PsGO>=BqBRKH(Pr1*mhIO;heD8~z&L zUzFtaPU^O8S@>G$79TtyJ=TPywCBz&k9Lixt5vstD3xC z0nR!ff|K_<94Nw)7^WX|vJLlsBjFYNX&2P+noPJ$ybc8aTkf~!eA(D)#4FbaF}7@) zxTB27R_~J){Z0>cXEu1PtXEIF2OH0p=h4T_9k$hi^$y!M?(({H5I$pej4hic?kFR&4I>^c<`2`D7f-trh9XaDe+ln?Y<}); zlm0y4zZf^^n-#OfxO>L_lx?_g=i+#s-j8~Cmy~e+4bCq4_Qp6_;N-{aTiAmo(f2gU zh-|}s$0x@t_|qOrj@QCdwfd{|`RcY#q=0fgGoI2HZhE{fz&4Ehb;9co?Dtsiujt>W zGyV_ekd)NquQ6^;=ZqAVMBgeSvJE3oDtHzC^mP5d)Z%JCG<_X>oMgW0c(rkJ*#O%9 z8u|pf1pi;;eeEYvj@ubC+;+KsDz9AEL~b+XPGv-G4O(%ELe;M)4%EG8!le{v%D({l?c%9Dr|KRiU?UnPz7kU-fekfQH z!=#MJHjFwo$t(ENx2-u}`WQE-?~RYk%~xGs`&*6h8M9+-*>t#58If%m^-#hqzNT-{ z;I%StPG|jp@O5TecN{my&FN?3$79T8$?`W*n5*@l)=H{D=`gV|I)!n=bBr z43}*f{Yb*=9O@2g@LCx+r?dV)ctnC%?uUG#T6p78k1?Ar?tG3a+t9jK!s|b%gLg@Z zSJwXrx8>U_yxKym`hn?Nq359|pogN9(Oc20+;+KsDo*+v#VWCwz5h|$L+jZ|UWtEt zdjBEMYqC&Yil6uY2X~m;y1Z^;HNvOQi`-_@l{?CaY(wkgNnYQe?(#-noxkLH!s&~! znQgX?SI(<1R15E4sK=O1SMDB-c(b!GW}hOjGq$FVyh}=PvHm}JQNF#BS6}EA&dVrR z62qj7$TskQ5kF}q?Fat!o|=9rS*R}IzkrVi%({-(O>@5rF~*inhr1ZEY{Qs;CA?}( zpVQ#g+F!zB{eSS|30|33U#MpMoUsmmz$ppw&0tMHTu7#aHN*RM`3!CQI}a(|44(fV z{EY8kGoJW@ul%m^O5`VwR_pi}y z+;+KsD&C)?&T*!5V}_3Ad*>y>@-8Ea5F--(T3~7iyUN!N(k*ehP8}3_0e%s5+{3+Wo;q5Zt z%7=ajOurYltPj3tu8Zwy@>b8cPn5mh@V^hH$DE1NnSNy_A7Nth{|IItLHsrA+%q=< zZ-D!&Boem^hdC=KlZfjdewivnIa#1EPLx zCf_r-?wa`{^t$ zvnu(1AY0)Ro^Osq;z;HrGd2ES;|;Cj-zV^1Z}~nIOy@jPPG_EAb@CA=ot~Uu*HicH zn)B;e@NWDtyr%PuIp<6;CHkI88Ig}LX;6}H+A;Hxx_lQC`cm8j@G-=E)t+A)t4e%x zzQh>yn_gBn{2^JG9Gdw4o&Ww9ze}~k35&V^a8RsI`DXq9_InasU#GV2Y}@U2YpjRQ zq-`G9-%|^CiO8$GOjK?!yMB!ah!qND@ zAm84&jxBK1FvayC3YNq$DI>BCQ~q6CZ_NaM=A`7fEj-n(htK5s|J(mzzC2F9j%`?3 zjqsmAJvQS`Wkj~2W5?opr*m!gYi;maSr4Dd`v2{4FG=RPIbLHueCB`f<1spSlo8p6 zjuFLmY$pebc$buTeT{ve%C}c|ZLEiPu7$nFlFfW4%Tz{W8#;O;&W2ewkGfkAtKqd6 zZXJxzv>lxq|6lQ{Wd7BNS2Z>c^wN$Q=vdmowpmM1%Cp+scDa6%-_G^Gc8)XUP-R4I z4^uZ!^1B23J=(}`WnH}UE7-i{t*yy#V_m#+vj*3ha@c7XAZ8nQcIuPnf%B$wH}E)j zBqd&X{(p#Xt~-tz>*Af;;sY#+VNyn98+aDXaTGuJo$J-)w;0~b_^kgAS=D?we)+uV zZ#DA!EBCE(C)}xw$To0q{o_`mKk7UVUAw_+WnH}U7ua}f>*8&!i+BDWKOUoT*SSx` z`y_bzyiB~FgZgk=-Vy#Kzr(dG z%NSd-jxEqR+T+7z(skHhg)RNp|!9RwG^+ z17mDir?{hx$TrM)z2J2g5qC~(@LE}y@8tLYhwN*%b-enzJb1HK#E-}5+`S+1_RRwG zoCdG6He|neT~p$f_5UFUe+W+O2WPG3SlUyVDkHKDGtWtQ1;6u^8eaQYkDs+FK8`V8 zb-enBra0-lIz6^b+^KB%$AJGt!t2iL_jH5T%6j}P*8hi`oZyxF!Nz)g=Y0H30f(7i z=bPwr{QYCJzuPX?PsRH~)H%+SyIJ%Nh}s_LFN?hHP21x2Oq$nOo3ig&-pZQmlg4`d ztQ{Rodm1KXM7E*xm?E#jpS3|vUi(;&pY;=b{Mmff<#ltbQJnPuF}7?Lxln{`mc<2`lSQSf>pb?`1J@p=F_ z*X7$Q{ZL~)eirj;VMz>=G9ueBYu|)d@MrB&!)qVw@w5Jjk3r_Ej#ocQ#4BTIj4hib z?kFR&4YN8DUPn{6bA#8)di*Tb|A!1q@XF^)V?BP>HTdxuvsvQq@`%TK;{f5?b@dxckj09tX~i-ILFOv;FC!|Y!qyn;XL+!|i{SdX7|6F$b9uR310 zRL!yh_&gfj7yUK*H}oR(46fa8KreOs<@TxgC!x-5HcPpqjHvBl_J|^{vxic5Y9p_e z_4rx5|374^w=`M5YRuQ-8{58vaJx|F+H*M1s^lZgS*uvTn)M3%UFa9wrTjAgA2R#H z@HEgw5#B?NsV#<08Ig}L=Lg05)hyaEt8N{jkM;OjJpVVO$9#F7eZ8`XTUEk;9`zWr zS&w;{8rg<91LOKsT#ui55x@8B>uc=7bISK->*+7D zXxFUgYtA#j!(cn6Jj~|)|Bx5VcP;-mJ%<0;Yvb2r&SukZsBGXKl|Ga4zgKrOdlqZk1+Qw=c5!C>;FUEvwdpw+q@n> z`=|H>Lt?6Q*&NCg;v$;Qj$VZs>Y;wF`3{N%pUuLuZf5%!MhF9*-W}gHGm=eRL zjL1ir|A{2uv}5+3b@?t95=!|#9v|zNuiAWXtSa$+KI$>*H`1+4jcmjGT z;CDY(IAxbU&Zl#+jopAl8d5!Ha;j#XI z$KGaJbIk!u zqHmQE*@o_r@CyE%^!NY$d`VVooA7^!k6X=GmDf#tyWt;+Uym)DBkm|8vJKsbCcNH4 z-R6lDWG1o=-E$LO@1_pkB_*7bz_};i-o&e~ zmRdhB=i6Dfa1V3`bW8MH^f>fj{C)xDnraT$YIA;yejmNseg02Al~?A_bBI-vwDC}yQGBk z5IBu~zlm30Ep?oi9830wNg0uCSUfA?75q8r@Bcfm$!cj6{`2^F)_hfYr5`sT&bh1O z*JI1(z@5s7Y(ww23SQ@K$bPdUud)55c;Ck6RkL-xw14;2QoAmn^8tR~(*&%!hf#(@ ziLN8&9D+_l>1*Z;LZ3m&*PMCUV>yfXSO+Z6fwgPy+J>pvLht3Ck2LPNtpDHfmba^N zJo)Oa<$3M~?pu2bLuEv^p?7qVXW`9Vy)up`tGDGm&;4fBZ|F+qtD5I6e7lb4x%9;` zmQ1-+8If&RvR0Dky@>zynCIC3QoQ{B|Ik(4ZzWz|z4dsR3&a>R<$Uh;5s&-#OHQxh zaa;VZ(Wl?Wyln1n_=@ukeXESfHY^#K@Ce@A^m%_jUy{|@CLVu-56^X#N9W4pVyup_ zWOLzaE@i`CI}1x!On5w>x(y?bzS@l6;=R+k`-8Wx**cy-7v`(0!=#MJHY~lgc>YZIbJO4dPg}gc z*_7kt_y31(l5eLU^yklVE3XhfV|9!zn=9^o43}+K`f~C7*<9wqbN7n8!jsxx;+5b3 zANqp?uf%Jd@Ct7r>M>^GZtjg{Birzg-4b5ui{>8Yft7Hs2WPv!aT>hdF@7HhSCXd3I9%f>}1)V4Z%f<$xagw$2EXJ0JJCzaHh6j@W%QkNt@Sn?h^$BkY zZ*6QiMkG~UTZ(fFeEiLP)toP}<5!$Jp&nZ%?o>u(8y>tfIbJWJZq1xm zpYWFOcEDzk+1BtHC%nQt67?9fd2lz+&uQ6)hd!3@dINRqu5S)YIIRB6Yw$8 zeAVQ2Q>#$?oe#7A%y}|x7Wa3!ew)4{`Yg|gb1eV=q?7Yw*4pT;*s%Z1pYS~dThcM( z@Bcq*>J|UBsOL7Dr(=gQqPB;J{+b+DZPaa(A6Gu%F2#ElHsj5<=D3OzZs83@o#Skt zjvZe!mu-0Ho#eQhL0!%NKbXh*|Im)UaT@0<+zU%$n4SyShKG~il@tEFYpdg1I^izG zc`x{J+^qJ4al)-Q8P{TL**tMa8If&xIQd<2Y_$LstrvR_-yt53K~c-;RV`h0>{ zx*qchxAjlVwdZxB9NY6hiLS`s|Kj_HZo6DR8QT^UpWY9UDD3&G*q>^9_~+8dw{7BM zb?P^ued+*^G~W3u5$|iZx#l>E6IJm`Uo4I#`c@f{ZTM&M|AW+yc@J0fn@+S#_-o?h zJ@ZwQ-z~gC_+Ljo#!NX>8If&xB>DeA^LGUQ@jSoY{t_Pd|L<&Zx7F*1IMEg!&@o2i zZoXg2$TmDOBROyOV85(}*A2nx*Eddn-pprQ6PCmBCk33hLH^QI)^(wFF#Jd#d zHuzxtkW~AlExkf<{sxVgY2r?0M7H74os;wCJnFuf^Xe1t65cPdAuo~&ul?hVX5k%# zdW_k8akrnD$TmDWD&h4i>Ncq1mEZrlb3L=E#cA+*wqt2e!=#MJHavQN!Ylame^cSr zTkP=Q6zdD~kHp7!%~zGz{+yVI`iJ@JaDR&aefDtlRmy)re~bQHdn{)W&zGXkZ8l%I zql~ES;jyifyxvRQjxn!9E&fXJUX0CV-rj0ni+TV2Tk+!@XY-Xi#&E;i47@=}UMEtw zM@?R@11I*KbvTW@!l$q#hDjNbZFsCR$t(EtFRkXauX+Fcq4@Zz`Krn5MqVLaxmOWm z%jSzazjq0`>w-^HcW=&Xb>2On=l}2IT$5Cfqhj8@panl3V>Vyh zEi)6@h9~mhNo3qy@Kx$2*6{iQIIP)8>Tv8l8i4IJ=!NJ)bTT>;pC9G>Su1 z6DYAt^sO?YwudJMCwV3Q`A<~y+Sj~)!N>4%n)#~9YaCF7ud&*>&6GQp4ga((Jh@Vm z*B`Op19@Jn^Zo^&2akK6k}BWDynn&>8Zlb#7JSQ0WE-A5qBvg`>j|$%Q1|Ja*Xq1~0nh*6d850n@>yUkY(ubX;>@EI#( zY}o>FM;VcA_}AkJuXj-Qqny|3ymtZ5|KB;<-Bx+^d9SV$7Ld{f>!F`P_eXz){uqrp zaSzMsQ}O;4b&j(I%H5TQrM8EE?~vq`SQhMDlh@0Lv)$WQ7iZ&q8RS^n(=aI`vJL+} zD#if?M!0!+h1`HD0(VPR8mOTed*Cqipyyz+aT)wTrqV^1N2(-3#sp zFU~Wo@fP#$1s(VqBnZC6-30qnw&AHw5?&vn?xGrA$APohY--Mzc%xWx%|knUKf|Pq z$TmFnyM$Np7u;LrwXb>ig4y`^r~9=y({j@SP> zmi9DE%7|>k(>o@-g1_K_DzAObcNe^l5BF7bycYA_g=^v0W6Ku6oyvy)U-0iPcwM*| z`*r2K#`*f{?7uzRABph~;P0c+ndlgF82SqO7|JoWa07I06ua51JN>UEy&hfosjMIH zCe`z&n13()I&F(QEg+W*zhWk`4bQ~?uU+!{CH$_`x8FRk3%Qh+Z;8HDMr0eF*{sN` z@D{FB&1+xt?Sqq;_r(8hp4aMpd*Khj zW6Y3Lc-**{Z!i1}7#^b?6AOP~CbA9Bd{CS(3y%e_=05kroxu5$+0^1Rc-;pauq1{_ z8If&xcD;mG@E885!mGE~4_9!C`S!xS@BwdA6j@KII$b8 z!)fr!TE4I(hDjNbZFugJ39sNUJfg~LU-R9Cy#GIJTk}=JYdm1YE7u1xwrrueqip!w zf`3xN>n!SipYvLs?=HL=yqyv}e~xLR=Jya5-iaTNFfl{c z%HKe6ew}Y`JRg?h7_D|5PQxB7iD6PkWE-AO-a`=n!oMcG=AIhAUekm>0w2FKU(TyP zFCVSq_5s{;T$ATY=-=l465SfzI9uUMXQD^>KFjq}dF?`-+ian7M;TGu!}G~|5DQrw zUU=yadDO;ViSGs29O$jJ<2cQ0JY9_MC-5`P_p{vjwS{cM3(0#Bi`YeZmy~cG1n2O4 zdsANHdjy8_BKBZO^u3TWBHQpn@*c!O@E3Mf@|vD5W&G#xaf11(<~5!!hOePA6Udn4+9unT7)fzEo;%?C@W+U71V)7mY?C zU6SG~V*P*EpYrWZye98KEc&ctX-{FQjL0^;n7jue{DtpUcukjw%J{7R52Ig^*zuE| zFL8Ou;$*Cjv1Q_Jk&ofB4KF6|AuM8zb>VA~*P8bb7P0<6?Ain`w1{Ri(6(&eFY{J+Kr^DIdvuN(Vz_^@u zrSpaL|6#59_NMbCc@JXI+1P_6(YMNoY{SdRdk~AjU-bLR`I0UVmGRHO$7J(WXO- z4Zz1b=&9%*(7n;y(QD8P-FCTts(*MEb&fO3-Mjq@wR|1N$#woDv$Q5HV7;kD#_jIINS^X4#!TFGZDlsH4X?%b9rRpA*D)x(OG-FA|2O=z`SvDW<1&xo z&?j_lx$DuPU!w#O(v%ij!~ANPK@DU6sGz zx*%jZ+a@8PI(n<;lHBWiniJ$e74>k{g|7V{eUEAf3OHs3PaYF^{Al<|EA zew<^^-N_M;=lNfc?_XG686%W;NePGN|AudrZ*R(Le4oK^=-<1*lIXk3`+M1j*OT`# zy1?%`ypq>+nW~I`9{5|i-^z8_mcHHauf?y&mKk@H5!r?}lJ_yX+Su=a$ZO5}7+pO7 zH+(zyYk0n{>!We^xGpIXeeXA_-%JYB2f7UlnzMj&h zV-+lkVNyn98{SCX#}Iy3`utzoVuvsD%JYBu|7^B6eZ4%lG7#f+3VuDd%($a$_`89h zypPfKIQv}^d98ULql@SNhR5}%DzC*lRaZBDJjTqp^FCa*;Xldy7+o*3U(NG>T|ECc z{2*_B9ZrMShp`7sVwjW>*@pil?_+d<-<3Z97a2+?-le?q{NM1S&6l5-C0;l33iSie zp>cdN?kFR&4gX2r$LRh7`?ck~R@bSzc>ZtrN$$29Z}D74*L(Q!7&GJU&4|bI^#4uX z$LOX{>8g3|u8a5oho9LuPR?uhXRrrLqHmQE*@pin?_+d<-}PLjAL#RajP4eEc%M?k zt53X_4ZtVYB;7wizm0wwJq+Cw{R|Fv(N zMqYo6Z?GhWNg0uCcr$q)L-^fatL8PGc&Fz}_mA)~(0tY8H4aGP_1CD!mWex+4Syi` z$@>`H$5Z!(oY(4e8QnXBcV~iE;)tow@jU%o$@>`H1E~8}4X?ca zKm6XlaT>hRR|rdDnBI5DHoTR*k0Jc-UsrieC*CDqj{tw1`>poxn|OtIWvq^|WyT$4 zM7H6ru9;CG)<G%8If&xCwU*D z8~pCJYF^WcZz-=``0z2frXSkOKy*FS&2^4^ON=|ph-||<$@>sJD^Y(>&TI9#jP6IU zdChEVcrBjG=zbkP9%E+Qy%h0yj{TkFeTeQ4*l$7&ug`E#mPU{d>uK5Iv`G+|)cj(DNH`8tdrHcbjk;c|8~$uq1{_8If&xFL@6__&qc{{LOu_l?uw^$P64k{BjsM7H7m zzaCp=+)+kk8$L+hL+Dw=euqb1Yu-cX zxe=Q^%(jNtV!qom0zV#OX58Hs@pz8?gXBGgo`166DK)&_3C_NK<1~2XoEMhFFexLl z4Id=$A@qRXb4!)izUI33jx)>Mzat*cu`f&BgIKKo zd2mf$p8)6NzHu6P{SWqFNeq)RBHOSmc@Lro{GR)(c};J0m-?aC@G-!A)#SCmSHSDy zfM1U-6L%^jvTezd_aGL3jr|toyjJJCT;lY*>mqks>EHVo^WDX3;>Tmm#NA@99SrXx z@RIi+7H`ac|E%)5nDzg=;`vsGlk>WG9ejf&(YMNoY+JJAJp|z|uCD)kiya>Riu)al zS^vN52J=HM;sc2Dot)R|e0MSH|99PHwl&9VG2dPM zYcSUF{lwkkpWENEZCN3C4`J~!)U8s(E9?Jv4eJ|6ys95q%)0yHRcZ74eD98KiYi{} zmb(aNZteCt9v6y3W@y0cI zW&QuIseR)#&KK6^ge5UdU#pXC%ZkZ+5R1WITwVX~-`9M5G3)<#&2zuiahrojB3`-9 zk#C7{M;VcA%ZkZ+5R2QW&)5G!t?&qm0P5B_!`5EPj>!^7VgEE4;G)f7c7{w#uu|cb5&o$3f`b=uPP5=u_xY zbiCUx*H6X!IO-f{mb-@yQEhK&N#27Xt>nGtd}00nuGhVlb#XTG3KznX7^ZV0+m@E( zJ&48NFJ4p~xBHrJFMbw$`c_HxeA(P9h_jbDv3yG`cZ}VLY+G8A_aJ(|NPT|)p?`IL zz4*hV;}dwYS7F=pbf*Dobx+p=1u4fjJo zdfKtw3Y~)ecG!-^_UHV)4Es4BYU-7W_dIl0FWRwlw*9TPx2&AJkI~B*(Yry-`O5Qu zceCyzsf)95T+!DHOJbOm5!tqUBzYgB7yRDiD(7pT?_=~{f{z`|SM|6`-pA;@8NVJ| zX1Swm_&b81ypPd4nf>zT4{P4X=)D2Fczs!ox0v_$-isfPF*ELlN4#Hym%NYBJD>ed zuHlvE|L)$?Y-)Io4`?fYjGMxe7^aV-vTa!XC3~UZJTaVYDW9r}hK1S~Y`0*Gs z<4%K(@D9&fKAOCb(fcO*am-56`B`r_`*Obd_QvxrIgTB!y58*N+DTXv!}Mz@*|vN% zc^{(}{ND8WyWCSB?_=~n4*u!x*Ld~k%cGTVH~iP|>#=3V9c4teEgwzZhgh;6`%T^< zN455s;(ZyLKe=DSOL>iltMHb58b9%RQQR&0M8x}3*0O5yKE#s#?8h-HDdD^a&c*rm zCSK#=s{XD^3jbXPWh<GNQJ(teU)!q4;}WOU@T( zI6YlT@h|xTJ{S`umAuB&#dxNVkKAU;-4e=(Y+F`M-p5$-EAXFv(Bi<1&@u{iqRRrra(0e#E;eYw4G~kFjK5@W{I)&Fd20|G%3xU*F!8*W`VSB|pPA zSQ34!jL5d7U-CYN@Rxk2!fU!rRmT4*KK^dLs=N}9iSo)=9b?PHoyv%8TlyvMWAK~A z@E&=sc^_lR?%1@NZI#!!Ol7Gw%Etmu<_( zlJ_B&jA6fDMP6&(hgdQIyafqfdc4MED)kS&FW_hUEW4jM;{6=o_cMmxzZC6s+vWPH z_^@urM&X~|J}X$_NMbCc^_lReU7C)4U;k=+m_Xm z_c4|XqW+pnUejf&GX6dIc*J~F^SX&|x4d$lBi|Cs9c4teEvqH(V=Q@$`qN`xYu?9L zG65Ur@RG{-5|^nAuM0mOV`kjVGZWditd_iwvE(K8a*J=`vLr|9*Tl`bY57aeGt4uyv{>T<6HQ#JHo3$hPI< z$@>^f*QS0<<`lIUAyM7Av-Pu@pZ0{)U`E4-%5R3-eS0Uv9aFOM_jb+fpA z06uR-&q9}=^jk~D(FUrQyyE*T*H6W-v6|Q<%ALxH+TQYsV|-b< zExseq`c@f{ZObQ;_aKD7biGPm(`BkM{?_>TR)U}Ab#vctaWYoN*fMdqlrkdQmerH@ zAeJ6S-P)1Yn)e`<{sNoEINNj_$7L$RV@?xe%*5T&eIj0e@RIi+mYzc$yh}>F^8Wwd zx6HR!a0*_J!X7M%zL!!)WZSZO@*afnm;S24Yq~sD#y=b%+nF!VYs%{uzTM*FIw!`K z8F!Qs*|w~ayoa!qj$-K!k=L5{5SE^T&ClI$rGJmhQ-;TUI>wk8ch^U}pM#gYhp@Dr z{oq|v;`MxRcFDIl@tQx!|Nm(F?)bWjqwO^;2`>)3gkAzTA%qaRF*Y639C}Ttp#=hj zPUxYT&_W4>4xtAEgxJ`|2HUvNTYv-tR=poSO)OJLFavXRGs%r=G$u@-N?!Rm5AQmJ3 z#lMa6YL~~-@xK5cdM(Cz4cD9SjQ1@1rbzD4hS1ipW9lFl7vcD2A+HI4b{u*QHfM{i z;^{t^Fw4pRdmW20pARuQ$=y2v?`+_iI*7$}=y#LeFsZyQ0?q}6apZ;}uU|reMG;K2 zA++`Dm^z5Xz+e1&#H&_rWZkd-fR8K1m&U2<7)hLZfcTYAjm-&nXhUf0*D-YvMXR9S zl)!679mL|Lu)%YRBKJ#**Zlg>;x72n7@csZ?>4mc>zX=F?#F^q%A6C3xi$=q*#^%T!+Ys9N zbxj>a(cb7+l<*p_4;8Hrn@7YpgV+4NjH1opM`Lv4u4tox_lWcBnL3D~!_coT=Cugx z|5KhSjFa$Mgt3-b6n?S|p{-xf)IkuxXmrf0o$y*-i?)If9aA!R9V;L!C*$1bL#ILe zp!LvF;QRo(j&vE>AIvMB)qz{b+_4Sex%>4@9YoQ2IJQcX*LYt@(E+eQ9F+Ke$?pp( zIuU-9W5?VT9VaHV_3N8Dh@z`-Z0(G^qW*u%8)B1*lgsN_um=`JFwut4)~|2sAc$Wy zDbA~%aHsNm27J6FzB2N;#6)UkuMegjhn zQ3U)VyZ#?WYCGXg@rw2TDJAMR9*4q&m%QScP2UvZPM_hl^&6Nvh@#JN{JezMcwa^l z*8itesh^nF{JxB$h42%`N8xU+*wEH*XzCz}%Fr)k{l5t7|5F+Yq99sQo$Mh>Rp!utQzQH61G_e&4#fkhEav>~+h8<{$YBH$Ml#p95jaHsG);X|Ln z8RO7+0U@u&tHQ6w=Exn}fdWhl!(621!w;22Xrf#B0SvU#5#bXqUJ&DOSgtmTTQx8G>V!Qt@ zT(@@OYxyn4{=ca|6ki$qPS694b04V2=Ex!25Zd~UP5ndh8HjTr;Wyr&QH=e6Q@0b_ zjO$h>zA{eW-KnSzS`PgJc;Kjb4g5ZY&!0mNg7Um3LobD%r9S^FKk4^q=ot0J+!f;) z4&k}`jYItf_b(J*49(boSd9Arso^mh=QT`RiE|1RSQNoT8$w&Zv8l%(e(^r>ePbuy zsk~zU-&DNkP~!0@yqFOG*HDekF?Vc3XzMpI^$^8(kQZfiz1k4Lul(a zHT4k1z%RD@|CHB)^$^9_|2Op#@fGtrb|*bRUKc?%HYePn4WX_7o~ef@u0p@N1FsqN z5XIR4H}z_D8}pi<_ZD;P(HNa@_i4bp8hEB2qPQLXGWOpUqyB&DjfHV?yyCrzSQNoT z8$w(EJyQ=+4E$nS{~vfQH193O{=cce7hf5??yLvMYZFvsbHW|k5Ze09Og%!$_t5W+ zgx7f9Ta5busee?rF|YY~Z}AZPXpBy{>kD{)1fHo!DA@!3GV1?}QU5>n(ZVfAJ3Jdkbv84SgB5+d(nkUi_{9WEqYz-V>l3 zYMa+i$+7Y~&)wtS2mP+J@Z2uB5?C4k{y+)p|EEq@`}q0|^VZ2Y#~L?kTa53O6WpkA zNO$eqZq#md&NbfVT*EDH)ZTw^uIouRY7*k<9&n=$#k))*C0jYSwAqc?0rQ3G?cJzd z*K=;!%Wl-3M>*Ggp>yq}Zq$Bw-u7JKM*VcWa|76Sa>R*=H9i^VFQJH)A~B;4;konfi2 zms|wAcMP6gf7I#*jrVu(qcKYEN^S^v?*Px#gOogretX344JE$?&c}sua^nT^Rst*v zKTFVt(AIBZ>M@94a%s$Kp?QDFUGVWQ@s+{rI6c6;J^|I(oN$LWgtmSQQ;$*d8Ty@@ z@EXtiOCE#G5_KD2$N71G$pZM%7@cr8C*Un{evGNdD1on%D>Hcg3vj9ntlVN*4 z^d0D*p$|h_p-Z9vRNE2#NnSsKB36pTj5dVl?#GyVkP^gS@Od}ZWS z2V1#c7sIb|>m+w*3w{gmO+83SKl(k8aJBu{ml|0M}8`1@Xp z=luM?bY1k*m>sz+T`S

HH5ueTJPsl#T`t#(PS9Uxq&vGp@~{@J-<-+Ys9NADDU! z;+4kpeN;x|H*}`(H-!)NmBH%-0TEvDo)ThlOt1V_jo>+ zWYp=GPC}g97mhQzUrJ9>EcO&kv>~+hTbeo$;+O6f-!Fyc`=!UjM@XOWoO&PKO+X~C zcvgql9CKHSw%|_yzNrH#y%Wc_O!6Af_e;+P-oENK&TD?YUwSS4XpF*L=@kKQU*~^l z>Oe{#MZf)$`z>FeT6!69CKblX@p>!lfkhEav>~+hKQwh9#4kNJ=C#m#zw~DKI9hyV z+%LQ90bW0N&k3p5e(3`duLbKMN~gfb zufM%-yU;0^`*Fx(JrI`P}iuYzpG!B_M zj8ZaPCjO&+Yd~aO8I3eYs?PD6lB}WE(2AIelPfVR)^Rexm$uZgtmTbQ-`tSAmF!8N>JteQ}K?0&GYJ4 z@@RPtm#g666*t7_$la2i0^ak^|Jc-FEIA8!;GL4f*&aBrB;OC?HC(QOGZDVS>oh-? zpbep||FNlqApVjqBVO(0n#SK7K4yupnAe^4d%?%EGQ{S{-4e7RwDmtWbr4G?4&Es#ULOQbS@QibUPB#&T(2*}9#|B?L>od|{}WS( zu>|-_?u>Y~+d|U#&%?(u@fGvBi+(ToxTolwBHZacMqB?AQ-`qxzLrc5yoU2n#XAFd zZR#iDHEatJybs_>JT|SEQ8=h+t@22oAuJH*D%g~1KocwmC9;0k;;4BOLCUKbkvSk~= zW{lXz{Dx&B!P`C;izA0+I+oMcZ)fT;$_@h__@`KY%dr1%8s5+K`(gZ=dW^E&;2T&J zezFart>4bnV-UY=(}+L2Oq9mo6+XgqTCOAeUKEyzB+g0jtFbw9SBAFW@9g~crXHf~ z8XQ|E@S0H%QHK40({>lznAfl@BzWh+kH+Z8U73#MwDsGYdWf>yacoTDFF)@s!~VZ% z6O-?U@tV{VOh!(Ipv$3+@Pjd+3}Zmq`p}Eic0_+NSD3bxAyx`M*@p1k{r09FgYlQy z{fGMIX_u+edA$@q4i#U@v(0N*=MbK6hTrg?TdmjDv4tY)Zv-iu5 zz&qC9+4nMCrjqxCvIlc9I?0_rOK9tNF!dN^Gtdutr=;!|?Ejl~Qu6(LJR2Up6J;)h-jI@v;AJ+V$c~xW^5w|Q@mpT-?Y2sYmI9dPO?r^#%D9ID1xca3flUeOg%&y@XPG}KYPXs zpXL?&|E4{xekD#_*G#PR0LG!EtH7_u=Exn}5Zd~kOg+TXAEMvqf!B#GO{+50RI4=~&NqAkl1$+aG!cVp#wDmii zdI;h#T_w6+ceWE>o7bhN|DX1%_|m+lcnuF!@``75h|Q5ZwgvxH;G24grKcm#frQt1 zoo4AzfcJ*MOI=6#eIZNt1%}4x$lcOC0v`6Wk2UoWOYwYL`tA67U5fhuX$uPDvm6PFfW9a{YGd#bS9ta%= z#e3A!o21Lg{$O75tPb2d=8kO$&)ttT^$<(%!m%GFd5!mlEd3R1{-LKE-!J)kh^4=U zALZCd?yd}Y*iVn;-tS6lZS;8zIyNJ(sQ;g~xG+vGueZS-SQNoT8$w&Zi>ZfL3jC$# z#rKPy_@?suJNT#+Um1DbMGufyJhSPWBHZaSoVI=!QxCE9bsRrE;WgeDvGk9?YfwKi zuVLa#yuUy-M&<5Vv7xOWXX+uAzKebrW$=pn|7kjh)3{RiWtg}TXS!n1yI`UXp{*Zh z>LHdsi{rNbKin^N;+x_X_5af_UQ^=n9XADq_;^;+H$}M9XE<&BI8zT%&f|9_yvF+? zmZJWD`l{k4Bi{VJh^3YAqcJ++Zi(2?*6(WSAl6=)c{l?XljueFOGI9p*;u_#Nm$SoZ`Ug=Fy^nD-nB+mB&)1oWS< zJqG$UY|n!>!d~Oac7gcIF$Oa>3a=fuAv|}#tEtB*-xmE|Pp+$YUq<=2V6%zXW?WbK zeHrDO!cRCSUOVL*1U&5H-__J(l<$sy@5a|v`MSXQeqo$s94!A4d;^QZPqrbn_2W%F z2Jy@PCmsjwgxlt|d`tKM7nC@!`OdHj z!)rVa=J#QgPl6wf(UH6I{Q@5L(T_KE80A;s*jgF9qW*vS9%7S`zx=+8@?&5REQ(;F z4WX@{VCpc4Up_A8)lPU*ydDW3cn_e&yoL!cdA$Uxu{q%mZ3u1s1XG7men0wcoA4U% z%P9W^Yz`OOjCk|=GRpBxF2{ITei(F5=nl}^p;tjqg3f?G2Ym?l;!mKPsn7q)PsV#Q zR5^B%JDp?k-2DVohf)3v`t6>P*J}~yafRc|-7ohj7JCXN+7R0M38oIC9Qfsz#Cf$7 z?o?jygpX6jS4LiU(*un2PtY)bl-!{Wp{?J|)M1p*N5A8fyvF-7${&TzuheaPzvTC2 zlw&?$t}!~{?xlc-ef+zbI*js9(C>;2UQz!){ldaHIbLVO9#|B?L>od|zniJUCvj0dK|w$;WgfuQT`5WZWP=2 zelc|z_+R^UBq z@a+5N*!+CE0`vKDjnN5r-vm7Dq7=wti1jhf#3^`qd}A z#`En8tp86B@2}A~Fg8EmuGl^oqa$|}I0wPQKJqc zw=2$rpM$j@b60Ve{7zfHm#KrOz_Yw!Oh#VM0M0)P!HNel$iW+}#`Su#bFiQ-@H2_o9kZGI+)M|MW(&(YR9MU4Fh@fw78M6v5Q7 zi?)7mQ-@Fi{EB$}zu^B1QGxaU>D}sA;)vv+0{6-03r%wtjC@hfqD zTF{?C!~4H_8G)b7E8cS$8%1)5HiYNy_c3({m7{Sy`TIl0|4UI(3!C-CHsdZ z;HO0UN$z^&ciQ@WO&vnTztJz_?++DN|DUmGVVoqdmEVFruqgaw8$w&Zuc+ zGfCaX@rFO}67MLe#wgc7<)Hx&`^fh*bpVw&Aa5CU0F_w(pMmE)B?~9V>-mbseu9ZM zgtmS^QwKo&%DrP=3(YqxPk@gT#8(EdI^SG589wiW-UR&(=Ip%%PU8T;kXzTYk zbqJL&53&ArQavnmDh8=DU>-z{jQHDjCnL_nZ)$6YkK4(AMv7>JTd5N54xFUgP<0<+HHSoW$3$sY9rI9ey-MC)`aBc-Tk2 zzo|p0{1^J&kijd~|7YMjq(u1(`{?;TQu!7XSQNp0OMa!TKfu%>R06;9`H0tobqJLU zfPbg>ig^un2!j7P{Az4YxI-I4TYrG51HfY)ya!%0>HsSL4x9VMHY48re7CX^e%{i4 z!rc=2owoh}QwLDBIr_bv!D}&a9#i|6*RU~}yyD%ASQNoT8$w%ups53>1b*e`F|UQ@ zyOmh~pYdn$mBFjdcUMk^&!?bu(66B%VGQ~s^cLvfq4U&!#C{_Fs*Qn**eJ{$+Yp|+ zKhV@6RPBj=?l+($OA;dT`~%;!Ulj@(rpBPO)@tpCsW zB>8?Aui@+Y5ddR<16tM^QyP2tfyAtJuAfK zggdka|102|I*6+0&~MMcYdHT@ycYtm%-~sG!}65Gdvh*EC*0{8Ic@zt{~4{~E9O;~ zr{wRzRb$|HRp=?s)!_Q5!JM#W6g0%79!BUV?^ldnjEy3>)3J=_?tg0PAgVsa@pD36 zGwL9!UP8RR>L@# zsQM80z@qSzZ3u1s!KMzP3iws8ME8qbo=W4t2On#QuQ;!}==TyQo@?|?5$@22(AFPp z>L9B6aQwNzYepSJ)t9jOU$Kqj4a-x4R}ViLqZ96QO^devU{eQCy&C%Ao}r|8#rpqi z8zkQkyI;ccl;Cv19#|B9R-p}{tv|%nK~w?1>g$MCyB#ErkN^MYwK3u=<`wfl5nQhf zi@qu3F8oSce~76=sNNsPKMlNw^H0V54e;QP5?!xhd5ZB?{{Vh8Mn~?dHxm=u`a?_| zLiN$;ms_{YuTxiJ{r|Nc#U=|!pF5Lb`!@b9m=(|_=u+qEw}P$@T^+~p+^u>6iZ!sR zGUz{W9$Tx=|H@Csxwpnje~g)J2+!RgV(J_if3=J9YPW-=@>-4kf3JmUituco+q(*e zjDwXJcb2@0_aW@(*lC&@HTJJ=)GmiYAJjho>1XB1cxP#b?Q!7df83~@N5j4ewiiI# z|C41n#`q6|A~p)I9kwAncYmmJtOre!w&J7uDC{7_K{ty?(2I4xEFN?}y#5rv9S(JlF$^!cVp#wDpIY`U~P$9~R{` zwLF%>$Ns<9jul@Tr_Jkl{a)g{3Vt;MyF_KtJ$KNyRl8IAJ);4bV%~c0_;v7&z}jm18HlTPTP; zcYnC4zo@Q4Kio5vRGirV_u6lh?}z2p)L&F%eorilV21fVZ2jS;{-PTA)ia{J+U2=4 zKIZ?g-Ku`0yzZvoOI|U)(>FzOhc<+^{s>clQT=Zme=OuRqyC~A|Nh@=_lRwr*RVV$ zcx~{bF*@O{G2q<;JX3#BgTHZ*cS?%aWxxq}iSA2Ne^EUEdtg!c$u@+x{s>clQ4Rd+ zvWQo^JeI~^4j)g6FOAcVL*co@IBUKQzZ#n(cWetj_U#{O>Mv@xLBD?mUNh=1YCQ1% zV(|3ucsd&}^%pf8=VEl^u4cV}_ZQ%q`imOe)74b~g;-u|u>Swr6!}`?8itdsJJ$RV zzJW#IC)*I(`Xf#K1@UXX9r3DXtng|4@54tf-?(4&?}bU60wTPQgxn)L+!>2)uCJ%XO5BH@`ksb6_q;NA7C&4R{NkKg!f!)L^Wt`A!C} zdjaQtvB}^yzdlxT6zqXT5lplpwDm`s`U~RMjE#A<6Yf-A4~GxDzfmO46t7{z&FdA< z>JXbFcWgsw>yI+^7d7|c*ft5T@%mKF$*?IB+l+Yg`$1|hfgg?033ulQydvk1HuV=Z zxYueXWbk?}aLNngpJUk=H*1r>`(hF0Ze{9#|B?L>od|e~hWW zr~!V>V{u;Xggcej*WBotqr_K6UU$(0nN;fCm4a)Dd^~ag|i`pH~@1qP}`+=ihXW}Hh)^3V_yEX97 zPqrbn^~Z(!2N^Fu0nP#(Umu^n&<6ZI5xSG~AK4$|AMw|;#d)<8ZkyLy?Ejk?Zj1Q& zva6mi{MLda`lc{mO==1e-m@HiPf{evn%92^>4-u6BID z+Y@-E{-O3H;C07&t;PEPOw7wE@%0lXjErj%G@OrMq79*~|CyhG49ovF`IPgvVL+w>KHYVXU-v3d14Di%8Bi{V}k6Qd4 zgE3RcU9HYtY3qMx>K|$!!m%APc*Xkv%v01p<~2+h8P{b{U{M4UZ3u1s&rSUU@oRq; z^J*u&DPAvzk6($e3|{eqMszAcW6Us>wj+QA8IiVu01T_HQoyJ0}54D&F*It$6HQo-G=BlBjGjP4^mqV8@wM=qIgaHLv0`YXpBy{>k<>% z`V&n3L)}*BwGtpCr%eMZT`Nv_wrbzl!H3P0I~(AJ+|>K|%>Ut1UPTCo117WMx# zr;D$c*HHf;oL5p zDXoq0{YB6X6JF!_b{*FLXNG4)9B+QUU3V({XpD~B)twmdz5t%7zo@$o$F|Dg73=>q zi^V2`*YF2g#&sSPSQNoT8$w%ulBvHSeqFr&U$Fk74(tCjtHoCauOX4d$9qnQO}Rr` z@T;9a+0;MOy^Maz`hQ0KLmk%tXJSmI#JuL`yLFGjkH+YPJ6)Tktv}h+Kh(W}en)5U zIvF^fg>g6zaU7`I8jAT--7lfXLJxvI1-(ISNAxFoeIANfDH1c<5T3g~+0M&Xhxt5XrbzB|t&q0<6jOguSB2x(W#kp>|FhOm`}q3F*I(3q4trox1QTrt zZT%^x{-O@}b@BRt!TO6jtpCqiPkd$YI!+IeSG?!YH$}KZ8$w%uimAU?#^Wz1<4`=` zuEYBOtnZ0!#{H6?Z`ZZKkH+YPyGF60t^b9ozo`2+`n{3CE7t#KZCMy6_uL+UJ+LT( zi8h3`{uieHq7L|V@%n$k`inZO|IgBAQUPb({~B(KYG>C!iapKL>D>rXZH7sOi@@An&9 zXuiE{XZV;TzB2MUUJo!XJgY-2k}I|$wDqT&dW&UeqhGS$52(Y(p=JBR=16rL$D5yT zFZ&t%gxi(Z%Ce&Z-jU9q7V0fnN3!fU;5(yEU>Vl`XZ^e|PL9{p;R9F{!9*KETYs9V zzaajy{p0tcLi6oqsQ;g(zA|{7ARwG?FT;CIh|LLiXbV2}&7WrKFP1%ne!C~*P(0sW zc0TaVRkty(;SbEjy9pZ3i`*^yZNNL%`O{7P#j*uB_EWv!Qr9ci|7TrX7$?W;pA?Hd z1ru!uZT;z{{(|_+E{b_AG~Zoz2Yg&3zA|{-O%8AzShgzkBJ zT?G9z<`(*%qz?aEKgl!3punw@+@THOx%<;i{l&6U^gBDrYdqgx_7~Vp7F&%s_1xC^ zwv2nYr0On(ugwwDukkm)Z$m$FqsG6Ww*Tp8-72uX1-AbKy$g10La|m+f4mztVYB~a z8ICdDPoSD(C)dvVa*XHh&oK2L%No${HyPIz>i=imq5k6QH$UHB_O)WMr(mKDp{+l| z)PF1k{<1mobyaA-zYP2TX5BBoGOjB;oG6SF&lCElNbb;v(AJ+}>ObmN!|`X5yvFnW zWtFgbTx{dKn);7rz3`(kI^nJ(;5`mJQ~y!FF8VFV;1%`%vz{%CliaWM=t3+CKiP)R z)}LwWKb8T1Sxv-i!TOJ7*#9@{6?G^`F|kl$K+yk|?*qJsnAdu&|IeCR7$?W;w(t!s zieRD*p{@U=ssA8;{aP`vh34D!KZcKY#aDd2n*Rr)9+z&2&5=8{1t0t7e`)G3>My{t z)e>Ig`F8zy;Qig;>3-l{ZT$uBkNU%)8lxk3_4;l>TYr|Rf2h9}$G|(qK40pw{y*!> z06`XSvi#-JsZ3u1sS*HGh`1QLRUK39R>L2QlgAbhxD6hKDC0GfD%uA~= zo>xBs#XDv-#(?U@7;Eu=6pq*VnRXnhpX3?OvcRpA+@THOx%;zB{YCvF=(p3PBx>O= z#rI{fsnrve`_tw%EKdpFx5JNe>?C(L2fSM6&o=cJ^?2Se@01h{>i=goC*KdtYgnEV z9E`#Bz@qT89&HG1{n@7eq8|A5S44TWw@VuTUib*(o5X4Jy0c)&_+F3qEc&JhcW6Us z>(4gz7xi!B_yvL2aQ>-ypM=dfVyoAYN_^4jc4Y zLR){1sl#Z%6qfl{fBAZWhP8o%WBPrBlY7oIYzg1MqVSV#2yOkjrVfMn4d06RwcA3{ zagKqHiQ+5fcbtAN{9(4cH7!AiE&bPyTlTnA!umfxkR=?5p9G0mB z?|@v4j@&iqSWa7iuBpRlxD3a@J0+FBJ%Mvn^8GMg!#;k&ITH53qVTf;Z3u1sxuy<+ z_zgQpyxMIUY5c?B<0SDF^SY~kFZdV2Z+K3Ty9Tr&wDsqiI)sLMaqP!|*Ni%ZhLd1( zruvO|4cjs}KdXNaelVUiU~bib?hVLA!*0-R)pkUG^18VZsvJAXojyx=?*2Se2hs2( z`sMBmbH7}LIM36w%!o68zuc)<>?xRNLul*IGj$LRz;C!P%Bx+bO6T=<_`rGvMeyx& zCY-P2^-=f@&q>K0+7R0MUz<9JhPmi>T*zxi9Yn)Ju)%mmiQ)~*RD$CQwPz|gMRl0UNh<-8WzFkLG>HO8j^ZHGOuDEw?d8$w%uzNtfK0Di+e5wCWc zDve(TAAzrkSKRj$jtdQ!Lyw2P3Vj-SKePn;v2+>P9~>9(j>_05k~@88<+=L{OdUky z7C1gPn|{M5RKcTAMP27&1>Vg zfipAte%SLREE5UNCW^(L#B4+xLR)`SX!#7c0?J`jse?$0KAinTD@a;IXyM8bD zj8$WEpP;>ExJ_j*`w58j)Il`ff_~d)@Omn6>I&oJc)e7y*i$gkhS1huWa=Oq&%p8HVqWdU zHnOi3 zqw$aMqcJ++PM<-v^%t8uh{lEJcVY&wzjveGP?$`d9IthqMz4038KcR0yF>W;uLYtwu_L_dA_9OO_*Dv047#l@$ zhc<-g?k_fV5RFT4{K_P+aUDeC8?aeNY%}=I?+a=CJN*1j`$_ITkl$(RFEMoxjg9Dc zOGaMb1r}cH*1L>%V~ief1mPFT3ag@>&bk z*qm^OHiWkR5>p4!v^x4tPk4>@Wi(d7Mrp|4HD3qOxEy{oMkm~L20ZMeztq%0H2xd? z7H06;2ArM5CKD&&wP{t@1B=2>wjs3jmzp|=M&LKr#=P1IujRFgKEiW@f46Nq3igf3 zdEz;m8kfciD95Fy@1mc^>c}PAaz1~+hmxVeAi5GZH-;H^-6W$d5 zHt?a(z>IN7UjjG|HI0Uz2|WgSAoL#S_0UV8v*lby?g#UDC={_#m@Bp+Ja>PYse@?3 zJiKZ3B#&_&MAJ`UbBfqzT*qO;O}t+~_tJj6)|yU`-)ZYFGj$M6zr}Tvv45cHXTbSo zVVqoE&s8k;6il=swDrF+br8gFIyBC!o$#jedNzE33rai=jn@N=6Yn`8HYePn4WX_7 zjj4lZdKCTkOL&dM7v=`T2TRC0gk z=etce0q45HI5}P)fIYA%f{8YSw*GQc2SNO%D`Q^mgg3?OeeiLc_{!jQf*v5R&q6ge zC)}Y8p{>8%)Il_TiGCL*yvF-7nx2BqAH+7}dd=_4XnGBPG)5=fO$~V1$9}n~Lujf* zzu#u?`U-F!DvXok^)uK5iz1k4Lul(SH+2Y2z;Ajs=G9JkQ@p+jA5V*~3|@7@E920g z;I|7}4gDJHVz?ISFNVIMwj=tJd0hfUY!t~I+7O<*zrxf(G+`dx^k|aTcwa_SF>GEG z+l;)12`}+lp~|sqs>JUNVnbVhg{gyR=J@=VjJ(zXC!BA5U*`8kH1#VMy$dGV5Zd}H zOdSOAo0i0RwG-Y{UVGtVw)o1(YnbpN&gO5yug2!c9ovFG+xaU^9YizwHhr1!8t;o} z#`^yoiwvHfhnhNw=8fP-V|3)MdEJ1Aee747I*4Wrl}-GIpdmJ{W~~3e5#HY-Uc)|q zK98HXgaV7gPqrbn^;eoY2;w)#>;DDoAezU(2j&HoXnZ&S4@C3M@T;*oa>q7=w*D$p zhtPZ$;`}D?no)<)jP?IFip4g*Ud{gl(R@HIMn~?N_X&8|$9|QmLukGk$3|!HiuM0D zDhlHy<52Tyum=`JFwut4)?a1n5QyI#um9^AD||YySpR>cQG8|as^oDTYF-nHZp{Zn zcY|&VeGqz!+K%W?<`M5+fm_Giu?^w5`>RbIMDx=)mi+wzQIo&ab^L4Cbn4m0*RjsG z8E?}D(3jwAGw3h_8(6YOEe$oa9(zbCNr>A++_^m^zH+kJ0a}4 z$D5yTH)B5EtT8&_ZdSm<{QeqKhtXVwem7_EiuM25-z|)jmi0guC{Dhkf+dnmULUjLpqcGI+)M|LmU>#*zDYGHe$@vG(8m9CQF$ z0{s;C)>djeqCdfF3ji1^g`aFgc<%mMQ-{%v_?y3s^IB-W-#i2#wWc1U1#1}1A1C>Z=lLzz|2I3#`{MlO=lLyTayXpbvcXw#GzsMci5Ze0RCiNJ2uW302x>~|(JnwG7{=eBjSGRGz`FVHC zVeq3dI&#-CDd1s0{dJ-Kf$Kjl*Fx9L;1&D-W`}1=7EX@W<6#dhieRD*p{>8p)I$)z zCEov6upXiX`~PO+`A89byDl|$ydEI0S3os3uM?)trFjI3-DXw{eNQ%&HG#Kg^!!WS4Lj*^Zu4+ z;8$aFk~_2o|0dv@dW@F0(eISxeu?M(E!h7z`woMbn#bhl{Vg-#M`Lut9o~Ng5Bu3~ zF!dNM|3JTMGkC@RzuET|#>w$IANIha2qxMP+WH$zJw^-gTQc_l6`J?AVE^Cj$HZ3# zuXwSh@cQ`#smqlLi6sH zTKEY0ipL=x#ARG~5q=+sRzbgj;+>@)-__&0`cCIszX$yezF&#YpF$@Hp6U zVVoqdtv`ToU{UzVHiWkRCQ}bV{MOZ?_o9OJ5UpFl zhhF;{r+vPddWcp$t3zy#+_5eAp8(&~L$n@C-orSQQ4i6&J@CF1+YDawf9G!9KNq7T zcddH|JnW~x$<#x%o`GX)Wblgm|JfyladN!korPEw!PIvc+WN_+9)kF-JH@;f`a5^) zp}?;Zw;8XK*isw0br=;!+)c?=!O1{tScS&%BR*tW&*Fb?q5lplpwDmWe zdWcrwx1M5nO*|E-hiJXhjh-W}cwV{vF2O1sAU@s?=$j(kp$(y}zuD9ywBn1_V<#o3 za{j4!Z-I@DAu+Gva+P>rh98a533ty2yw#llovBA?{Q&*WkYj0H@$di6!MI3~xNQEC z{rr>hx1sf*9_t)^Zq#01KvCnd*DNT;x)B%hIunXmDg0y`!gKe(GxZRyh`;srD6jT* zNyk4OJ~j|v8o%yi(!7M*MR>-04t-N3cW6Us>wjnJAzE?owcZf&n($}-{ejknu-RN} zW4^<-5W)Kw{Ai3$a`$<_+uZqEOg%(vC;H)@p`@;#zXNBhZfbEr&g@DEwp_ zLR)`}sfTC?posUdQV95@!qiYHUupLmNU{e~YPyXv18obxz_S4xD|G?}zak>LCPY zv|_O*G276F(AM9Y)FU9KwiAGZ9E$Kd$N99jL_FJNqtyAdtqz|Dt9djo?UMJ~hDQ~B zQ^+OT5Zd}%&HoS4b_n{_1fG-n4s-psZ2+62#a8ob$BVFR#P_jQYO!;jM?v?6BIlj> zJ89?nYCEDondjZ1%DH1M+jI?v=k9L}brCkNZK(gBgIrLe>nGF^NL~+A-|QzCXhUf0 zZ!>ie#A~zv-k**rc9|%h$Nk{rO!1}ob{x`km-#~*p4A~1$6T>3_}IUGo2i3ny8_47 z4tdO|gJ?Snc)vDyHjiO>Na8&kel$k8R@+Vwc)tdose@?y9r6vHDJfom0h~*d?}yzl zrVgU*65s%f!cVp#wDq@{Itb#o9UI*rc3VgqAOHW)99(yl=>7=r84@Snb3$xRxI-I4 zTYtN$gJ_$Eeuo5JGwLAPehV9LL5Z%TuskGq_vK=A5F`=!$-P9qpEx@tdb(!Bk z&~^uK?i8CWoZS0R+bggK7KNW|Lul)7H+2ZaZ@VGl)o#m3^ZF=!JSe_mUc>Sb$APvT zpzA_$t+ky5JskQF^j5VU(VrX#@SYX8b&@-@Av||~hpB^TD@DI6LS8fKAlhDs%@caI zQC`Eg5XtK&@S_|%$=&+_?+M_UI*7Ig^vhi*CavX0)o^@T;5DNT zqOB4(v&2^M>^KybhXk(|el$iW+;s%JS->-O5beCyaL-Uu;}Giq=gdpKA2tq!ef-2} zN0&BWQTWL=gtq?orVgSF_-(fSUwO65Luq`}|IZ10MdQ$J3L^Mx!LP>V$Xz?yg8#nr zcbYnc_KE0M8hFj9LukkP|D4anHs&=f4+-8*xfmU}Yu{FEXzTAZbqMW80uR?L#q!#Y z_5V3vCEpL@HQC2M8Mgm`E`q)WT>))^E(PAMYCEDonb$p`h?T-mwjn%sf2XN~VEpa& z?+=<+yF8VSe>eCj7hlS=eQx6&M1=T zSthoMr|W)tmZlD({S^4o7#(xhu4~q`^>>*%i1ur7EaUGF?O6Yx(^?ou1|r6F4is1v z!9*KETYs0SgCKtUA<^@tU>!vJS@6*(zBEo+dpk5bckk z-^9RcMjb>u>i_4gRJU?}rg+V-54GP8KN_PG?rsivE1kdF)IqerfPP1ABL`FW3)cVV zeycD}j@SEP4=jpcq79*~zuVM7v;)80uKx#y?1VRkkM;k#Ym2W8UU$|5~+hcbhth_Ak)yf`r$2eW)Gl|8qA|w=u6_!b`jvP>s@bFs$+G<;)xKGZ3u1sA3`0*%F6tEUdL)Uh5%B+{NViBo8ocOE&#}Rq{hQt z)D7d^Kz;BF=8$a&vHTxQJw^v&YX2h1Z@fRGV_n!BDz+KVnf(5c4q|GojvRJu8SoBu z{$5j$(J={l?eTcnF$Ort6voN%ix7!L5lju4w*FpIk3sy74PyT6#M|Dt9XkR46!jbP zI!+HT#{Hlgn`lqf1jxbVf-EY#d)<8|5RQtfDe5a$QX~qphNuYp~|h3+@US_R{-DCV{|-? ze!C@kjrWCgTnjw4&A4Ck`$9VIg&&Pkb9ZOJyB>I^9-{+ebjPHOykh^~+*`yZ6DN1S zJPvzcQ3Mlh2yOizO+7{j@H_1Ozwn&16aN&i*#9^858^9>*YSFQyy9=h^i2`&(1y^~ z|IyTAbbO5CmnXc&^%x!4|2OwxvCW7#OuUIV7pgHj;ciyIdl-189;2fk{WA9dbzuMB z+$Rg;6e1JFh& zp0Axhgsunuw)*_9{A9d6Q03T3?sP)VbNBa~dXUa_&@W^EVMhz%e7$g-xxB7aEcO&k zv>~+h_nUf<4&ZlG$K#Nl_^0xU{eN>8iLZ?NCA?T5&Q3n7H8#iGu`T$EoPWU7V|4C_ zejg`!jrWCgt^vFc4PI&xOZW8c51fHqK=-eCq>bH@DHm*+8|Ihur zFiyg2=TG1pSQLJ;4WX@nz|><9zjMu)S3B`e;cpEe#o{Z2*WL91c?HEGHb?H*hS1hO zXzDRKPsTBy@EY&S=-d@Hm0}y;FQy)&6YoqRMn~>C4-y;N`Ug!tM(24rwoV4GsQ;gf zF^UqsADDWK&Y!~`SQNoT8$w(EpsB|oe&=oxuLbKdI*)}9ybn;KamdtTbmEyEVspZs zKErA2A2RhAowuRij)B*VdW_C9fQNA;hi9)>Q;*SkCH!cNPPn^NOla#Lde(hcT6k~i z#8}n2cLuMh|9?|DW$_yRP|NFOG89-8!JI6=($+s@>M=Tj-+5NdYoU2}=MBJLLwsfM zy0ac2KAze1O%d+UhS1hOZ0aF8-@@^e6JFzacjw)(!F^4MucQ3DyYpH2nap1JBzI59 zue9|Kn|g#!-0Pj^W$^kKa5fg3Oq|>}Fc0?6YCpk58$w(Eu&GBNe&@Y0uZ8B_oiD@3 zmg+aYUdPITm6PG~FVKgfzlT;r{|SB9xh@@N)xk*pWL`gpA~uTT4s8g}-9KXLAv&9J z{I(>o@w~h91K5Oh#5k|v58cFD0-YxqPI9+6;B5;$QxDOJd$04sjJ%@$|4pSYBd_5P z!^BypSoAKKXhUf0A2Ib1oxtz>IL>Q&UYnmEchCM*G4%0R>EsM-|g&#&4FT@5pRCJ+qF9UXpD~Bb*&ok4g{X5hv@t_`h6br+QoA_ zOmR4W>pC6%29kbQKTnN+;SaZnvuj-_uqpgx8$w_HQB$A5^Xcq~c`h{n?Lz(En?Dy{ z89a~E1H}J6RAY7Il5GfW{iCKXq3amnHzz#D^WUz`VRNdwjj!MQ{I_erT#SxfcImZ1 zTmM+7OR(<)UE9F#*@gXb9FlRM4ZbEpe+1nWdKvUg=+D%4M1PXU!=Z?cA~B*3;kovWDyKvoP{QCo4sQ-WShQc_>^QG%*-~fvv zm}o<2>mN6D5XA2~Ip(#{e7EZg__#xSW$-#)50F>9=Y-gtaECU8w*GNb2hsHs`W=(- z8qasTeg~WT)NRabe!koFDEw%Qj@)%U5b*AE{!gY3q3eAdJ3Sd+^5bjQeZYC7Fiwuw zKf@ka6v0FrLR3(a@Co`H{N#a9Ne6Z8OieG96wIpGd%2yOkJOdUcO z=D}UpC%ne<-L9#yd0A`~FE!5Q=eu3^z|T$4BIt+ESDfo!1)mtWM_d^1mr&){N$x%q zRGzzk!qh=@b)er}8F~E#aZb}Sjjx~ZhhpL^RV?-tOtc}i^-q{Oh%VrFy%p!R(0sS6 z6h7vPuZ+Cv;QwPz_XTtj#yrTa9&5sJ>B=<}A>aYhEg`aFgXzQOebr4;^?`n>D zEi~Wl#@`Fx#I-?@yxR5uvAgR5@Y=lr{Az5D+_4Rzt$)(gA#@*%e$@%D@qD)%>;G?- zs@v!~GIa>u#MBrax$E9C;FSW;)FE^q54?_;*X}XEsVa<<{(b1{L9vr#<7gQKXji0oE2h|iIdAK-dTu65lnrDp{;+~)Ikux`8nEw}|8}B(GHYePn4WX@n+SEaGKaG9|hx-MnJpU9P*8k^y zM{E^O_c2WvUI)>AFZ_h}G~w>ffQNnT&zL%h?kVU8-YF>@tpCr`cmFILp_Sun_v27t zQ3Mlh2yOi{rVgST_}zB>-<)xvHI0w;|9QCfDZ;DncL`Sdz2M_LhrTJo9oi7u`e#fX zMEA!ye)*&XRn9*ZFV_F(Z6&sGyy0>cJUnw4Gex+YCBM?vKWpkBy6bTq*DNK4gZ2M; z+a=%U_A%*sh2;Ln{i?5j1o%MUc z$9oQaQ-nLTA++_+nmU9Yj#EzuUc>pP;>G&^ynVzr<~1x2aolTP9e-o5f&L5nfg5$e zT5i;VsQox_hT4wkPhQ78Q03T3?%D;B=kA{~br3zcCzy9iDo(8b&pRmjepp^j9Ry$m zi#>_SHiWkRIa3GG4g7Aq{;zqp%TsB5tpCqDN}WmlzrA0^>i4;yh_`1g_}3U6bI3M? zKKyg09-;@2rtXhJelzMJdPc+M1obTUsU45PG7+z*o-w&t9Xag5GaN!&|D36Z=)tu@ z{wbE<9_;^{hp}0|AI5K3CK8-&6^s1@6Kx1>{hyP12%Zn{d+h!@<<~9~rSVb!Kkq#8 zh3|oH`Q1go7yRATH@_iwJ!nH{>;G)(A9^mpvDE^v;rvtaj)%>qVyk$T*RV_^cz7S^ z(HI@M>%p3X;9)=epUwZv(1S6Oyi-y*sQ;gLb@Kf%Uc<7G;G6?{U{UzlgEoY={&`c6 zK>QwC|F68-WuY`a_W#Yxjg!N89VZyFp3--QbA3lc@vhK!H}pCvo^O3`Kws2;BleTm z%dJqvMv>g14dJ=_=S@9C56-1$r;yjcUy5(+|C<+{SJC|vmZdlzcGck>5czCFZraz! zIQW7abO)*_9xilI`94xc56cKccUh4@E=X}Ame=mdX6^b+PPnT z=ehgmO+7}>EcC;9Qc`hZ|KGenCf^Ucu1q~f&vS~!o`Q)sgtq>9Q;*RD{GMCQdzoHW zc9|-T|1^9ceoAz|hGiT1tG5)^%y-VL$y}Og%*JCg_K2mXf+&QU5>ho#gvr*K1Nw zFd4Q_Kr#OGVC?Dn0E+Ra2l?n7rM4sb6Zd8Bw}FRPDg0y`!gKe3G4&Wdh`*;a%Bx)_ zOU2*o;Un-D-7gaaL+ZkM*N0!_)-iW%3;w6hzi8?)dSTP^MaXNypP4uHt^>TU)NgdZ z=rWn&ZJmqJF?YQ`2zb~}|DvhK=*7Di^G>mO?M40nyd}x^!}1!Isd)YL;vK0MSQLJ; z4WX@n(bQuQzjytJSG!D=#@`V>FqTsyUU$>)1%D#^YHW_&^`Z@-t$)eXWAy$K$G#JI z4dCViml?=@gXcz3Er{r6W$BSUGEVA5Bup~GW8g}cn2ZxloSr?|L652-w)$8 z)DsBKsjvqYg`d4>Lul(?GW8I|@0}R&YL}_f_$Ry3VR(so)pstvelCDtjm-&nXcHf{ z{$*1S(fbGVn-F--sE6o14>qfdt>Wpru0DlKJw)#fxfq>rcTK=s9eAc5q8H;x??Kzh z!4$8k|DV5RVVq<=qxbi)2Np#z(T330zijFudV$}2LBwmpdWhcJ;A2DarE%)|UlOMt z;QfO41Nx>2cW6Us>t8nY5WRD7{Fi~(jCzRP2Vt{?*kw%DXB)97f~n6s+WNnmdWc@&_dXKyT4-NJFY5p2@1%ZZ z97yrHvmPL?cvjOlMYz*vIBor3O+7?!H;(@y;Wb_->RkxD-PDiZrLNcfzKq^~!H>r1 zguBnhhPM6{QxDP0XU!8Cy#5_H`xeH@@!AG^U{M4UZ3u1sE2bWz7x=xl{y$uKcH*15 zUr_%){}Az&alPsQw{kLkPK7=N#XD(lG4vzoJm;3{^Gh9!)KBDfIearV3UkLcgy-&G zG4&A3$Kd#!B(L$ljNSp*93!?F_e+>?uMHpnhJK*=;@|(5pMdsIX!Cs7M{|Jh(H<>6 z>D&J;)GJt?m#+@o6AR-ed0xJ$`esjJunnQD|68a};B$d^%Uyi`*a>(FAM^kDc=l1^ z`)3zDK)(nv#Nx;$+Ys9NznQv(<%b~t?u6%fpT_bZ!RCCi&EPq|Ph&ZrH6cdfeEGP5 zhkfN!LR~^Cj-BE6vci6IJRS(Y;W;K4XhUf0ri_3oXYf1k!E#vR^%TfP7AAg^w#N%DqS1=j2xbc=_zPfw|=$6oHp(jBP7t@jb z!RzxTC}O2Z%xFV+?tZGNLty;N?Y}<|@@gl%sk~kf9}kJIjQb-@c!`hqoWQM<+@US_ z4*}oQAuPu{c=;hoUgLck%kKi-lLjx9*ZjVW<QkhC)}Y8p{;+_)FCV{MZa4UUgLck%TfP7|8;d6$D7}mvHTPG(HNa@_kO^` zKJr&h9m4W{^m`zKSJeN{$4f9J3nw=YeGPkHQ3Mlh2yOi|Q-`n|_{(kmf4E-lgfqn} z>i_5CU5yg+IzbPRS3WB>HYePn4WX@{X6g|7)ar_Tkw~EDAr_hS1heGj#~WU)~+xFLuIf^V+v2d{l_9jJ)oq z2N>t(P;EKpj%^5S{d7}@&^HnIrAc1neHne5!lqtqGp^(OzKp(|axpq`*SD?M(AG~k zbqIY&0|DTWRffC;@ z;YESG9s)FJd;fMe??yvF-7`X;&27?MSz>&Vn0^qm4f8lxk3eaDLl zZT$>WhtP-TY~Pj{ykh--!M6+JF#;5DNTp%3f-3pO@*_PJ^55c+P1AC1uo zcQ=a-ZT)Me4x#S_^vkIK@4FE=V+!Nsc)cI?z@i8y+7R0M*GwHkAMpEZ{eR%K(0sQK z>;DUWBEB+s-B}Otdc`xFzA3_;KErA2XPP>MzAtb*S$_vlJpa`F@g(rZs-O6J&ChrH zX26fe=!Cl|VnbU$)6^mKVGQfbsQ>Rn{r`e+yJg|zc*R;Ou_%IxHiWi*rl~{d1Ad>a z{|~$tn(y{u{eQs$;wyt!C1B-b`0RvMLBDdYe>3QsP?+@}3=PAudKrPA%q!k=7#l@$ zhc<-g?q``ggnssYB)MPW`EDQ9{}&u4wi<8hehKqk`e=bF$4+vm&ji}~S*8x5e>D1K z)Zh1E{eQu+g>iCu#Y2l&6v5Po7;XJ5Q-{z8{JwboeQcrmZ6E6Y7yLr~M&tX~{QS26 zTksp6cYQ<1CE5_$`qx7p!pchbt?^^a5Yv(4*S;?6WaRMO+7+CUWxlE;&Hwo`~MfU9D|Nn&hrqH~%e++zFDZVo9n{j%8_&Y;2Hpgp|Z3u1s>!$vo z|189r{CxvF4IhvCcYw_e>NbuyKkx0wy&Ph6VFa6Ib21$sFY z&$Rwmp-)5ahn7G;R{IhA$vj>NMQjx2j%^6f-M?Y#5&98J|BsXLD4zHB{~9)U##7?F z=I6crH^R?p+D~$Kt^7_~KikwJ^goGy<1_A;tAO*A+GpY9@_HxifkhEav>~+hvrRoh zKk)l6jNUg3{=W?U*#EcSCGnM!S6rwR^7<%LV{^hC+7R0M*`^+$e=ho+mGBzRd;1@P z4b~healH9?Z~tH6M`Lut9o~N+wDogLJwiXmz5dI#k%Ou6?m6^*L%z<$$?-Z1_Q0YD zCfX3%`Z=Z^p&$7DkH)+fn)mi&|KEbQ#8(Ed6Z8OieFv(sIpGd%2yOiwQ;*Q!gMRlW zyvFn1{zb6)NZrP~hCj3t?<=Ur=!84We+3Ww$>*ASfPq!e@5u~aKLw83WbhjPP)VG2 z#iDb;L>od|KiAX)^ut&GJ29_?=AHdz@KGYZGI-rh4saYASP$yq8_%-tMkwAHdN7|K z*jH^w^e5y01{!#h+@THOx%;`M9${b$^qZUHHJF;dJyb^MG;K2A++`LOg#ee2Ywv!TCg5r z0QLV1zazdB-~JsS)FW_wA2<%Gu{m^` zzw-|K3Vt+3C)}MOCbaeQOg+HBO!V76gV$4mv#Ho*;^cUp40~Wv1aq?dN?SkQ)B_Bh zf#b);ycU}G4xs*j;a1`+gI9f-lyT?>@OwV=WatqXgVu+x4m}z=QSC?UC-aJTFvdoa z+@THOx%>I19%100IDTl7*LdDNa5rpl{Zk~by5D3sTaUna`yR)Aw=Hx&{OyPscY#*9 zQ3v;k>3{sub3E)}*MB4w^YVd9VT(D?z|(HjA>ix(65{uKg}?o52mKxt<5TYm(4RuX zz4d?j`2RXizTbl4JScMQ&XZrsonK(;F$T(U9AgH>zPAj_0ng)-?{oWY5}xI<$i2F~!AI58_XAqp_um=`}p95$^XzLf6dW-?!50pf_+TkLN-whwQ7AX>^gggdq&wDk*3J;sXh==aaSYjXZ;JGbIMe2;63V&h+d`TxSxlkbPcAC}D+ z|B4M@uQ5Avx#GKGLtDQn)JLTJt_8p66!e?BURNMS`lj%cZ3u1sB2y1RycKr7uUC#; zCQHYK`u~L(CnyoG$vWX=#PmA!_s|aK2A_vM2)!NpxtNaZ5AwP%RJnA_9orC|yI*AL zFjkz2a~uqL&8Wjzu@`Kv(bJ9Ym#|DGc{~Of%CTG%D-I8M*8tDdVXU|Wc*rv)l~>gN zFT5%Fe%SS5>M&OP0yw~;@RMx_ZT(xO4ukkB_KofryG)kGKM6kW6kl;(@k|jRuXwhG z*c`cI8$w(EmZ`&7aSx7-54>j7VXQb8HusCI;@Rh0SRNBzuZJIv(UH3qR|mZNfoJM4 zR{ROaa4%9)yrTYp;bY17!*~tLV}f%B?14q$=L)nTwDoVBIt=2kI6vamE{~=0Z-tLP zi?5j1@Z1snhv8RabHW|kf{*>{Z<{)Z6(6GCnSs}E{;7B$0NyJG&+;0U#{_S7E=DKZ zy%z9Z0iLNtSn)Obfp;$0k8B z)mU*e^fKt#(D~}~zw(pU>pM`yO5rEl5T3h#+tfjRBnj`C`k=hE?G{=YChkE3yL zSHaNd%Rk{)xpk5|v;`mg=if1P5G%US@1Bs?gg>*dd&OtKdsqEN<4{;0le|{vVsw(b zr2+3<;F&rIye3HAc{G(*)c-I1L~QhWwbxJB79u#Uum=`}pDWOY(AK|W>L6ACf5kr| zUhTG!G=39&;GL2Z@rrR=gn2~(^i2`&7!dKla{gUY2Qj!Aj(-?<4d7X{jmEb?Bf?4yu%TT!p}jp zA++`HnmPpHuNaJYwaa5^{Pp1@oPWgY1i_H&br2kf*c`cITku<*f6vq*44w%5uE1+X z9m3$2!0T1N(e)aZ$5u{;kNcqY&>|?VyTNs!tKj!ws~$$^C-ZtRR5^Cc-QWR&#dG)X znL3C;ymK+{lvG|PBF>@Y`(b$v%X5;~;}nZM1ru!uZT)+u4ubfDn|?3&cvgql9CJ5_HiWkReNzW9cngkg7V;X-KNat3uvts}MtKd(V}ggVeo$j{ z!rjFIZ!O@NI*38M1CV!03g-ggte<>8j8{_!F?b{Ffkojb+Ys9N_e~wdAn*szjCi%n zV`=>B;A0E%h3|oH=MQ*hiSYWtdk%e5ggdk$wDljDI*7qnas0%wnV@A8N8zYf6*C* zaS~pK)`mT>DEwp_LR2<{-CY@4_BU@@TPbjf)AbJIH~_nU9V#WB>BPT+29Q5 z0JITWhV$4JignAO@Qg|Nj>sqSJG41)m1D;ovJGJj{v%TlF*FhVN|OA>`$LAX|8LQ6 z#5Uu;$?p#t+6frSwPOy4wiO%N`j11s1M4J)js#xDze7BP{eO$DEsT@PFP;&^q6nrw zGid8SHuVq0AF})ZLVoSU*XDN!`~McQz{{pXe;+x|2Eckd*d}Z)DP7jdRE1(*i6YkK4(AIxq z>LG?+M8Am%ukpT+A?*KK^n$vL$D{ndkfBH5M`LtD+e>e3IL$h!!WB=a} z_Wv#VTVWjXx^gmXkA@xqeFAzN6z>Q_A3)zw+Y$XqUY~;^R*J-oHiYNy|8D9b82^yn ze;D#=C%&n?J`EqQi?58lVz8qSe;QP|b&@-@A++^>H}w!hU!dOwNnYc9Aw#JDU$j7M zGwzrCzL24};YVY1lDqirJ{bt3_?;-5}TeP$=PHr6PgFUb) zf{8YSw*E6y4>1J%A-n%C@MZ*2X4$g7?B z+Pr>)`v14YRn~JmOfVSd#Q#UzSBL3QEMHIWPVa8k-F}+@SnL0Jo(^YTRE~@Aj zknQLkg=E9IDj%YEU+DRFWY_GzkY42fPby+r&pedu3+WvR4AC(l?s~Uj8Ild>s(gsv zqtMpu;T8G+lPYrK#JuhWd0TY&citLlAzi&i{A3YR5OlEAsy*HSt)U=VdKv zAYQS~ak>S>9i5|)Y&cKlL-gK^wlyMNv-?7N4}wgW44b)+R6a!S=@>_J44Au<99|dj zR6a!SbLi*E|L;Zq|0G;D6(3H_>vfO^78S!^He@WFYtSH{=e{=GasTC`TvvL zeZlzJk8t@AG%xh7jqis(LS29uSPRb2Mm+}g0J@AJE@anVd%E##a z3jOwVcJ<_A^xg>>=t3pSxA@&W501ujcR$A39QA`B=xap9d-yMw9Q*^*bny3Ckh7>0 zAcx1P?;+s9Px$MO!DYFX^nDxkI_b;z4tPhQYY$&l`5?WR>v}zZ|Dbmg`fe!lK0WEa zB0c}Y|IFL**}&va3CynWg{CbV1kYpMpS(v9+*TO`_Z}YvkL(ZxcXS8&r-U+I^x1n) zVDh#L%uWvkX8ZiW?2fhMtP?QCy^y~&2<}=e2%g1U@c8*b@G$nPALpK@NS@zspNg*Z zJJuQJD0J=Nt12I*7y9>3%)}iegGQz+*fYorzfK7#tbdEw}h4WQ@3SCd{Pg$OG#Uc8T z|2JuW9?QeCn^*|H9aXvo#3h}hkZkyx$`9$oJ=ptI#BxyOy3m)_@beYat}VjTaA`YnEjKh@VGvP1ewJZ^ys z-KemRI7gvt4_{OHD5P&+Hr|jkAEgie|0MT*VO~@3fmIlU?<1@O9hU*ws!!I1BpWVJ z{}-e0WVA)`2B0#3>iO*333%tquvt4M@rJ&GF^=fS_jI4!Ya|;kPG1u74P@cVYnJ|DT_4Sn$cCtV}sW_evz8py7ApE}(F z<__m5BpWVJc_@8%q2IRA^O21=^qm2jTV&WQuSvY2?<$NVItIjD-(?Q(mLPmx<)QSw zgtk4G=El_Xaxrl3&W#iEdMo6CMTIeOjzY5G>nab0@cYir@|w%v??e9Iq(^ux&%Cpm zG!UCBtTU6@Q=Jr+s(__U(;|cV^%9 zs28A~hWfh54(TW9I}cSj4%l|`ojF~5_=d_u>H8l2&iB}LI`n)Yx1O&n#3FW{=zt-W5C?~=I~w(!Z%eON`E8zz2xEbXW+b*8z7S=X#lVNH5gZP3y3>9Mcy@Aof{F`T_v&(wQ!O$On40c+yEe$@YSXX!PEMxJe2;6FplULFn8xUJmfLFt@2R%??=BKJ-m(wPIqpc z_<6yag|MhFrmSH|Hhf3rq4Wd4|Ktp>IrC8Z@%R5G!@uNl$*%f&QF$o+Sm)5#+>f}! zISR>!@2EVKetdV)f0X0ZlZVoe{J+VovaE;K_P`|2KIXmK8kNkGGc21L5Zb@0@Ftru=|MQdlf99tIdJFeK|KH#X=P0CG_@2wtP`sO<2yJ8Kdij3R_H~a9kJ~2P zqbJ$W1bBy|kZkyVl8<2mJR4+xDk&W7|C@Yx^!ow!jq(}DzEs<|A06qO3dx4=C;1qJ z58X2M)sIaYANhZiPvo)id*I7{DzUG7Y#4iWj4Qg)vtfeO9sY^HPx3KLup9K7wwaS> zw>OQq3h>TQc$!xiCStr1v5v%@2@qpIA=&VQ`+PZx&it|^C#(*#z~%= z9U(u0#p!4QysJ@2HvAyT#~^&@oZ(f6h0^%g|2O$^9xKbM3k$KHV=%7hM%?lM z*B&lR@-a*>4sCk>q1?H8TT0rl$p4!h&(i~*msJ>pzGpW9;>sACirDTZ{+VRMg-Je! z30^?^ZqBX|e@UFk1lI#EdS4B^k6oCE@gBxFqNCVOu90NJg-Je!31*{TJg+IcV*lUd zr}-M?e%1F+l8<46XCVJD_oE}7Qz6;#!z3TW1oxxurp)uA!$fIbCt{43c&zO6;?^&$ z=X8uKx(RpF9sWzePx3KL@HP5f>3GfNW0>G&;5q*}b051f5#zlR>nPmG98R*~he>R7aXtIdavYY#t4@-d7Vj()QveG01AN#ZV^Tquk9-DW}b%(-qlVw zwjIu?kZkyIl8<2wzQ+o_c6N2wuivL;nV`fyo>{xPFcIs!KJY|G=FY4wc#sW0PVzB~ z*$e#&xh<{N8o;s9?+5Ujt=hhb~`|S&y)|@!;ddQp$`9ruL9SzQ@kZkx#k`H0b0chJT!>bMx zrFlIDV=TdAWqDoG{T}mz8HW4tI~+GbT@`gn)FV;%kv>EEN%I2MS=1H_~=j@uz$1vt{=(_^TX6@?2L~Pf)F^+I7w!6*YVL$(;Nj`=#Q_yd(XgoC! z-3%Nzk7wRvE=Ls6%mB`|xp7=P!R@AH$egXnP^U zYp#3@W8TIXGN*{15+{oEWDw>R>l}5%1WuBVVSo<~vb<`CH^nRd{@+U%D*V*_Dla5j_vMwNo`4F!J#PzC_?db5 zKW%yEpt^OIj4}kDWY>LAg+fqfO29k34B0dv4etb0Z-z@8)bF6IGpd@O>U`tdH@ZVY6%NBtPG$3iwl zm3KxCN%w2g_h?kHG2c6RhjANSd-!FN2V(LrL%$}^eRVMOyk5rh=^5Wwr!f|F6wK2c z&h@}a@<0smVT0^_r5*0neRVSM?^O7y`^q`oq$k!{PB*cg+>0a|ewpNfn7jwkZ?nj* znSB{1?|k6>Q{koT8t=<6dGPP^L`UK7TBk4e@qd-%ftWn(Ez8^A!|PSRc`P?h%^M(5R>;C`d#MX75V=! z$@|cY6Z85BDzYf){^JJ7E_$0gjh$`HQ?S6FnzXAP|JP?y#jeZYCcFpVyF?ruZ z-w%|&sprKx{J_gcd?8Ob7TfhYJme94o#cU-{7&?H)?-)v{lAyQU-#J6Ijn?(|N99n zDvXJ9DkK|zljMPzyk6k^n6;~RxV2sLi!sIzJeJ_6?CKnD!f(O2q8oFEbHV=s_(>j! z$zK=!zKnRy?8`9ujlh%jhezLdUxvwtfA4f;?(*ID0+0>AN%BBU{#L;IEz4^@;{Pwn z^?Grl=Ouql;7II1FvVvh+3?#W55xc;9AtUb4tI*z)q;{Kg}Hcj4mXX7b(YhOxx+d0 z3fb`6BoD;opM-wZ5wDqj876;Y;A#Ipb-%{@GE6@Fd+1Dsxy#>?el0@a@>mT&SFHm_VBwT55(jnPME)LWY^5T z43j?&`pUiU;XB@!Ve+rUIKr{m?ox+`Jc93%JP?!rDEe*Xu`A;LQ&tpKvg@IEUxvxQ z1@c#NKf%1k;j9RpBoD;oUy6QbW$mgR?v!0`1itgD89y}-xd!4D>l}CLb}^{F5SHGy5`3{{6s{^<$RTBoD;o!@q~lf=Apvc^+O7 z|DPh?!+CMyd1xl&C3YZ~Gab$d;3Rn2U*E4u z9)byLFs|sv+~J%G$%g+)@(@h88v4zRcy<2vM@c*^#J;;J@_Y*@K6##d9CG)dBHoja z?;7&w2PRww6?@Qzx@6{w;fdcLE{~BZF26rq9%G!tV|kt%@%t%G6|RTc$^F=d zIHy9g;g3oFg9%4N&p#vkX8rDP9mrhFvYvUuebG&L@RyyA%w4#Z!^3{|ACv!&VZtNO zFT4NFgd>0>^S2i#=5-Wf(cpqP%HdoIoFpH?03RG=dClebhS>i%>Bp<jWf&xGvGsGFj$iF!HeQK`c`T1z6TdsW3*!p6V!OK>{zTv>`4A?YhJK?XyJr3F z@OI$I`_jXA;&+D=V;#kIvgd$g!=ICU2ot`Jen)uhiv536rYgNs?=$yBG4VPXRrIGL zol_y%@aH5S!h~2ugnIv zLcbd$UbB90i2Z+4(cqj4$%elq`3NS&`YX)t|I77%F-(a4e^b8Vu{`(d>e2vSZ863b-IzO^ zQz6;#mn0v-*yYeK+8+i~nn(5eHv9uJ5{vNgDt<4$&qJ)Q!!J94QU{JthbzQY&)D&A=&WPBp<@qU7_bs(esk^ zyX|nu$UWh)YvOm?&4DL6GIw?(hgTegza{w)#vXuv6&_yK2Tm2scyXflwjBxi&AA^P z4bG{MZ1`J}4`F~04zj%F^1Chm|L@B!JeG%7@w;g~WJjZlZpsnI4w)=$rVx_85#KItq7(JG`DC{5{D>F!na|Tie6yA;4KCH%`p!C6GUc z`_a+ZOB~KJz)A8Ej6ED}qqDr`@_X$mz;~}leqK`ZyZF5{FW7&eu84Xf>Vc?xAeMnx zTY&X%FahU}q27UdHR=bbb5JLVUjN^pWLK=Spc@sj-HrS+U3>U@k`H0*^Jw2SvTN4w zw%0-5f3R%Uu1P+Gu@7M!;aF^UpTqkH@REE8V`rh?0Uo>F4V;a0g1H)iabD<8txCxO3>!q;|9@*#}HItOD@5$>k(&mo=d`xV;% z&+(eghcI>u@OEZd53kAh-1cpZBRUFq3mo3gz)SKWjQt(`Zu9W^DscA9jT7_wDdgYg zesnbUQ-_1U7x3RCAHvuLXq%ShHJ9IQKLY+(g`eUz`JUTiorAHd2zNj6&mpFY%C(Rhh} zZx;dQ_~`f8A13Re7>9X%;@nacvXMM*aNt6B6->9GXHm3X0d+~|HSSPSE>!1#1DIHy9gA^w(s z!sF6t)A{#Kqg?lE!Ri>}Ivz{#<$jH%q=9(EyV~i(T;ZGw$%gpbA_qU0W#)k@!|Nrtc zO5fD{ki>@yuEIFNu_4dCr0Dkp?dmr2lU}!?Ud8?B zNas{YHvGFm+4VBC>HL3Z*Ie1GOuJ9&qbZ20#nidXo> z1t&+mX5&Kz$p3%&HHDYrHHi-uyohl`M^ixDJZu~kpKU(yq`S0uF4?%KEb=%>1GOu zJ9&qbY}h+C;k6Kcalu^?ui5xa!5hH)R)$r6ptF7wpDFkYW8S#_A;(G|kts&dtT=4%6!oHEpuB)Nn zyvVNE_)sCfhnN~FywvlO#D@wOk99O;yTVSvgKXG0QP~yof7qRieqIU@|DReC{eGZb zllV{}{2yRZp`*b$6_O46-b;7|K6K9VnrmM~A>#j2>v${=uStBU5bGMJn<)f$I2Zi7 zAnadH@j4o9#SyRB_)sC@|5Mu(UW(UbUqs>d7)Nw8h2XAmD~HzxyeKY@HDTd6)W&GM zqY7wv5_)H<<|5Kg0vh$F{XK0;J*o<0+x-;sg zsB5BLj(R5J4($g$pNPdfj>UH8Iek}$zUuq3LVW)KyK_lBFXN%7ThI9PjMlk@*Dw~z z3+6RE6vCs^Z%V)bH#@W5&xemYgUh4*JKc$hw!e(*i=j*+0MoPA!|*& zvMc=J!qJgkv+;x!weDMb8#>Ol(chmAMfcAu!fZ0lz`A{Os-6z(KO zPO>&{EOy&a0k1{GhbR7Di1`21BL~5u85nJuis=Pn9`Ec>Ou8C!=88BAOFKH&aO5$vd26ZQg%^a_)!sTTvU@rYW9q{V6=e z|EHeCy#+7Lt2nqT1*QYzFL3Jw;;slEC?sq1cXIm5Fv9P$!1cu8i!5X&NJoA?2I4t> zi|E?LyJTH)PK9J`{wWE+xDIfieSfa39AB+(Q60wkKZT#>cV%uNewT=KWDapog=B61 z2a4a_fd5m>FFU>|ydKEhz_LDm#qlLP%YX!FD*OLf3A?S<0^C(bg8*l^x%dzI#LFak)~@eJqYI z;T?-A9GfDt-4PD&@xa=ZlwGet+p-?JBL9EtvxDG7cE!31SX2a4-Weoo?Jml$*nd%^ z^Y5eiNIAYKJx>Mx%L+ejS7DO$ycktu6&+0xad*ALn;lrh`jUD6-)I}_;q@BeEEohQ;uY%}U{Mjw`}t>*wTNj6 z4qeansQUl^M7%1;H>Kx2z>ob4yuZ`DisMV;KE-1TK5_Sy!~X#I_bOh$M%(z9S9W|; zcuxTDbC&hZL*n=n9>tI7iXX zp7)D#e6^m#N->6vCHQH(uFfcgkM)kz%@B7u7yJs~k5{~|kA7dryz=#@@S1_wz_LDl z#qlM)6;b873~@J1zOyA+TlAIUbsOOQk>z#RlE7&n1jjuu!`5aj>L{3Nvkb}FVdV+0 zz=zHrUX|mU(i8dr)0R^BXG4BQRd+2O4Oyf+oE6VTS};dLZ%oZIesF2r#ooa0gV;IResc!#qF zaQ;@j!v7vN!o#a_JX3li|9{$sJeKc%Wyh1|pgk9%^`JJQ?k%!I`bqlZ zUG2Cv!^n2yo&FmJws;?9*SpcSer#9fFQxC9(02=^Z~DD0jxXU|jVc_QVPw0@9o`ne zds*4_akOpYvFjzkk@%1A{t?HKaBf4rn#UH*+Z@jJ!1+em6|t0I<2`m&j&Dj&daOAU)qf72V7*;_e-Xe{5h&*HOGKLfhRDuaXdu!g~{Vr?RY%SMhrZ?^{&S z(F`N*zHoS_0`E4(YaiMk_wf2DaOAr+KTgE!?~Fx*3#P1LNY<84Q@nnG_IEtI=J0oi zA^#u$r;-cLgQ@x5B?Lgv;(ClLx|w0%4(C)z)|M@u@LIe&`n?+SDqr+gqW>oN{X(bz znfUoh)ca6>MEwYL0s6qNEpFj)hx9|+xwr;8$oGLh{$u~UcnMsiaBhadmc?Csi6m>w zE*1V$!7_fFh}S)Vvjg{|qbZiXKO}3*?@+vAUrO=%9$s_! zyT!W${{@AgeqLgKxA+i@E4rCtaEEg$Bx@_I;`Kqatse85@pp?4gbWtpR6O@l?C%!C zzjitr;;vY}%OzP`afsseS+s4Eorj8#1J0a5aKLLnp4;MGP&Y$e3-t=rqfz%qoh`CM z`bqaIz5|7>ROm?OROs4m#pTMb*h5f!h{vuu{O#haFveRvmhX9Cf1CBExeR`9$zE84 zU4Ymg*3*Ui1!k`$MRt%+Q%u)q}_U`Tx$}*NF(Jc^LWs(|+W! ze0E)pTL}LnRME{86L%kR3(4Bbj}u-?^3e8R%xlKqF8%;`|5bRYb*^mdXFI~bcRHG4 z;_iEg_us%)ZI;TTDvXJ9DkN*G_ekstd~oiuYYu-NBrb%&4F*xxU~Tn;QMbTl}pLbA4IgyMBawCVi+XdcSp@0X0m80+v@K3>Io zWGlQ+oo=RtxI5b6uLJylDqinI+qyBY8GpOv2;jxvw<~8=WOW@x-9Zd;wH_qX0 z9N5}Q#p|PJ^W@)`ApSpnOQqL99Jd}Txdrm_j-#W&ITez%wW}*$$D!?L&;6Ri-!4J^ z|MZ;{etJE|{x;1E@TpD72B;HIPeMHu@84}vH$+8jzGMn2{Nj>(P=7#Oh&o@!{r~g=NHRJD>+z)+aE$g|DT_OVEy?`nln-a3!GY)T0 z;PolHzK^yOJkJaA|EJ5n@5hPkI+L+zaKW7EaP|vq-D1kF&!AoB|GVc!CnD(gHiFhA z(+}sdJkN_uL?Au!u6DYa65>wQa3pK%&R4wtiMBf~S5Q{Gn z9Zd;w=f0PKtgZVl;kC2~ZJzx9l8=FNn$j!vysRSrGU@dz>et+lj&x3iWNm%5;`KAM z>HPnQ*Bt(S3G)A^pT}eQc$FCv_@((6*L@#Q0`71w_~!xt_=MNe)zEKl%&UCAt@8g% z>6$MUyy%nHn{J=j$^-HdO6y`>4RKgn>2NO%Y=g>2DBT$SWPbznNcO#ymH|)VdZOO| z9J+03{Z+aWY8{VFM>?lMvbI6x9{?Y^>-k7su{<_ueC+?5ek+e9_-^04li~)Nj|vh0 zD*PuZ=EYGXQ1Lz=wJfTOamffn^hx@!hbr6}vLVi?(6!qJmH$vW8a)5G*~*dD#9xYU z?EjlC{(*;Yd2E>P?SUa28?s&LRu1ppz&5)42ikX2dIV|_x218g|8Kg)NWD0*T}MHF zdzPo8DIMi-9tMuehX6iw&e~NyHfen9|C|1FbX|C#rtIn#7Q`$0bE2Ce?r=_pWNo9$ zhbX-WZP@=Oyvk#r;uZVL?VqQH5T$s>fp;z`oMV9_ zewP;~=JhA&u{=ez&Jtxi4j6z2` zr$X0mn^itUDb^6BS7o0U6(&pTkNtnszu~cj=agL~OvXIV!??n&VcX4P8IrZlDj%Zs zC-l20vTHUUq7?i8ri-8Jv8#m181Lg)N5i(0cL>SaW|a?7itnFccP^>t1^fS|{~7&$ zpk0%Eh|=#M|1tNYqro{9lC>==AEFd%h|<*lKe?9vL0R~OhmkvmBu<6;;yXF;gtbTI<2%0~dcDg7&Zzp8B^DPGHJf!`Wk z*TDH*!bFUZccs(K5O-zLM6$M3OVwwNI%K0o1+THhHO{15hK#I+g6niQFZ{XEsjSiyCVO8#Z23g$?Mvn+5_J_PW=dDgBfOqI4P^8aTz^JU*J5~gCij*fLRWV^D_4u7@4 zwyAuGva`|F8rfCCY$?0$1-x}x*7Ll`wh+cU2IGj1hPW#eUx#FEo63hMyBuw@&mpZB z^8aUSk{c)H^>oM|!~N)J%1(EBZ2}yX4*`7WoaI%8iPHGU|DUm~!cWaZ5+-6jvCeV2 z8RqUHhrexL+f_b9+4JbPYs70dAEImm@ODvnspmz)M2vTHtfOJ>u5)VCZ%ID19EA2`2Dn22$nhWyRkkB+8H)`lc&+f_b7*>z~UD9ft~6Qy}Y{{M^v z6@H3W2@}!0P7DhvbC{uLIsH!7F?6JJDm0euRQVCO9&nO!(zV-el?PFN7y2Rp-`O>@FQgp#|1)Gh^YI<;3n{+};|RxwY*#LG z3d!0Yl?PG&7}~bZ&O_zM|DW-$u;O_R#bG49ZbiL{`_YlksgSJgQF#!+2L~RzDu*{^ zSLFZCka(%@c@c+~@E<}I-3)X0ki-8B_$m*g9DZ>*^8X#LnSCMU$p4=qKBbS>cwb2Q zix@|AG|ZhmV3Fv@>Jzf}IeV^}%d+O8GI|DRdU zWBHyJ_Sk41EdLOG<)(;-VU19EXJD!}LA?aO`$A*~`84I9<9hMlDZL%C_`bICb;$09 z`X1)i#Rrj$nn-_|d&Rbf?j4*{p=-B`t2~SfTw^)@{y?ntfcvVV6Ed>K@Y!1&e!^P~ zRX8?u?^LYh@UV}6ag~Qr0e#9p$lg~K%LB*h=9vfMeIXSaFcu9im>W2p#RI#9%EJIY zboR`H%HdAgbzR`E$Yc5JDh@a4wJoaXW{5kSQz2Qqgv!IHI0|jeF|V0@Ar)Ie#<`mw zeZ}D>ywRu|Foq%SDn{|oBx{#Yc^DO!qHQS;uZaK8lTuQz z?2;-E1NhL{!>e+*Q@kDo{1H5sk5^%U^u%1@bTiD|1rC1%@Kqj0#Xr$+)0o%HzKn_! zfVaKEOV5MszVh?=8pc^075m^S+E5Qb-5GTR>TRf(qaKS2f4ky2)Q4rv|H&umdn2lF zY}j_!IDN5?e@T@GQt=G>?dY*9^8aV!OeAII@pN%~0afQ|;| zR7ln?t@1D`@I6Jvhgn{8 zlY{&R9}eVO0q|Z~0$kDERQ%27a(!0@b{Utaq3v0T{eLrWRJf`6$o+!`8W(er)721% zm5nSzvUVAjk5Rb}@ITA)TZ#PtnRg6=6Y(op)KM^(ayWMYN9AJxAG&(@&Ea=fV*lUF z2Niyr-`MZ2Ts_v!(7lOsDkN){Rrwf|2SLv_qx%*-;rdg&t^ygEOMLfJ>~~j=0EXyj zh`UPpE}3NQvM&FD;yjfnpjLW#-2gbxDZSG6i}N8W_k+B==jdo~E_yu&9F-3NeCX`q zHHY6_iT!^wrz-q3ud&}X$`%O$FA7_ zH}myDaH8i0>ndPTp`)q1lz%2!yPV3$z+P|Y?6GSOzq=Cq|7I@avE=?u+coyPD{sQM zqMKpvZgThw1G~J+$EbV({jmQ|*74wJ;PY}l@SN}A;WhTVD<6(^G|b)o4iEd;msj~1 zm9x>$v;VFV`TsM&S9+zN7x|)@?iZ|UfJKFlbWVk2?eZ!gqVj&U-Q?jlhu>X^{eLt6 z;IVwX#(sC@bc`#y8Rl-f!~X;LDj%WpPxQMo<~5U#Q2BCDBJOlL&&Amx_PZ;;j&(H5 zoy1&7)~=xP5vmH&?{?4qIv+Ul7V^z^vEN;ZbzJ2SsB=-V_NZz?9fqI(7EXrrlkEB{ z>eq}yM>?lM*KSu(`4E*@e^pNR*fodWUHKEnsN%7Fc4fbt;>uNd7+1J8WILP-KK8M% zpzNV;}oUDj%WhLbNRw->(_Jw`ynLZN;)aePh43YE_K0B_W67Ac?cFp*`RhI*A ze}$Kxhho3C>TZl9IvVEgHkKh-J6z>MR82v@!#%v-3>=9^`0gM1qL%FUFVwqvY&z08 z6_T~XRX#-3ZD_mF!)p$|x9TB`A$<9sm)P&E!a4_IQ!&il3;Z+5+Tki6q3TDpUl{Y6 z@q4SD1K#N@>(MvKN2q!g>$i}9mHW}r zRDJ7k&I#-)Dj%T=@u;d7vb^TXN2q!m__Aj8@GAKT6b~ys3UxnJ#JZ~9K%I*EbYQA0 zQHkqc(1w^*sT)f)`X7DLeMRqT;nuM2{&f0d|NJT{AELSi{ho~Mn$3r(`W^a8yvb+R z_4Z zA%G7KJa*0DZ&xG#|CM`rET3Itf4ds*YNwka?r<*n*uTE2%7>`l4ER6Byk`9E>Mr0t zqVU{4rr`tfAgbZtI~@&iS1ngUvUW9<2T{Ef@cN?hl6_3oD*$I=^!sEVQ-njb(mJnt zLsVIv(2>rmkgQ!zTCIx29A*hIbjX_Ld%+-O}Zv?8m*<^sB`XpZQePOl44(Led zROs66>M9Qc`h)YVUDe}~*8gOT@s3)2Q!?wH7;lBfXl?PG%Ao^_< z*)^L7QGGt}K2~@syGnS9@!;P(9Sz&=T8H;>VAoK25Y^A3-%inZ>Ulx_|0`cbzaRL# zNO+2I?uER>4(MpAW$qwZyN1exsJ<3$7iM`?;i)vQcLD!rg`eWpE%eE*Sm$7DDu%gx zl7A*yyN1exsD2CWXGOfq^{1W}{?TdG2|WWvFoY~LUyg8ceUtd z$aXjv{KbH;@*rvu^R33;9}v6B_3P)QrV)6{$*|eyMZ!~zw>&UJM?>7zEamW)1D?u* zsM!j5zeVFEyw)K8Kg->gKAh-zsaX?aOYDG-2Io{r)~==UAb<~@v%ISCP@31(Fvhyk zb-}Kw=Vdi%pfT~TcDfnj4(C)z)~>DcAZidluc?lB&E`SWYz&!AW!S8~5*}h+cf&ZM zqap5Uc64}~0#D^3)F5sL-npdghxq@jt)t%$ykBKo1mobl>YClSA0182vHUa1+O<_4 z0`Q@8mRA)XO7l7z_`4|l6tA)Xqj{kQ^8o&yfvKrO-3xUa)D2MY6WJmCB)eXLD%={j z-4#y%T>`s~%7dtR9R2Y32jqFl=0VhqgT8w!eN*pk2~Ux}Wpl75S{8L?VD>*0^@+e7 zfVuI2w*xb_2J0sA8GUM-vitB1?FredAcy$u{&*iB(1wcdD#osgig)E0`EJ=K&+Ffs zJE4cz*zmn`i_>>+=&SNDY7hg)ea9trU)=~j4~Tw0@V=7p7~fZj%>#=H9ZikI>`B(H zqw+9nZb91>+51X`$I|x|{{G*rBNcw?zLM}5 z{)E7;tMVXf@gAyqJmNK*2T}7G@Ge()DPAQ!#dd^$?{qZG-LDSsa^R^vh#L6f;GIi~ zSH%Bk$@)?B8h{hMUuxlR*GTMujt1vcNY<{a@*rw{MZYhzysGdN|God(k?8lG^Z#j{ zI~8>SD&lB06EQyGBQ-yuy0t!|4bg|@qZa=EtlI@BYv;A30d}s1{|{ZM7_ueKsgSH) zPvvFQZi0RbBRgmFGHT)f&$^#wg?|@^lzBAC%c#ZtOdfmrk9G|M)2jjT!CFmZk-NWI%6xj7$ z-UaPjs68Ea^W+QE?g|`vzWq26ukiJOMTL&0_7I0N6F4dl1NhL{!>e+*Q+nd>|IJ#! zV+nqmS8=$BSFE#~Zicx#$>A>mzRJU>#dj37n?&~~{tL!HUXKUfdkQaoAI1AYYT@5I z9htjYiJ6nE-9Y7G)IN=VBi(baz89=T{D0ObgWyEGA~p^zDs(ip5;G@RyMfBX06sYI z@Twf{6tDjW{O=Tgn%CjfLhF;-{ZV&9-5eD$p;~<3Q+o{RD%g@26jW0hf(_}`kn5v z>+`@_B&>Mmp*Rnt_EpGF<$iQDIHy9gc0-kiQ9B83k9+K@9R8GD=L99QEsy1UURL22 z;uY&0j7`NbcMJJvlC>MEJd8SOe<0>Hvmd1PJ>ZGI=i@cr4^oTxg45A3ci%cZb5|?PqVz%;r%~b{AeGq@qUonhais_SMBGh@J;GgLajv2muno-PvRA^ zdFV=oj&x3iuH9~|@-U!3IQQ69IsDqLb=dzm+qnt+yr%6c4nN`JUG2CvWILP-{u;nn zc@TAD(H6vZ&FlxM+Yos2KKAh)?+2;d1>=a0hHO{2gTq@Ncq$K~?l`o$1jLkH+X6>o z5`G-_ywr_>{4P8;9SzP!ugwCxiOPcjK6Li*svQ0l{@%dfp2rgWG_Rr=@rreh)6Fn< z;>(e&-9+U<)WI*WTPNlq(M zdPa6dY#vxt1XE)6Bx^TSc@T9^q5T1mU6sR~vMcug%|4sQ75wz`A`Um{iFFRf7JRbZ z8~iiL+RaoRMBN`~yCSx0WNGK5<~OjM7;hCd5Im+(bWCy^tu8#Di5OW6STeI;Z-@@DPHmae`epvWBGU$2N%57 zlRZT@L)_t<3d!2dRUSk=Vv}{VV_q}+LF#%TBXKT|zDXVg{)Szgxd9FhoZ~ z+||pIL$Y>+%73UIg*NNq74iSsQ!#erg^V9{aoXm_wazhPcBy6_T}hZI$y`BYr;twL9iDh&ilYo`49E` zp=}oruQ~kP`lEpVg~CtsI-FX_->tt7^*YpxP!XT2M|`e+A}V4~^*@OGkbN!%46JjY z8x^sg%$;=Yc1xB2P!GSjew)~?8GpC_Qt0chH|vKc`49DXVjSVvuC&V`Y`10bb1ly!~8SJ+AUT7L;Wpi^ThwUg=ZDzet)Gi=L`TEi&14yp zwOgtDhkC4w>aX$Wh4}xR@a=X5H(G_SG0TaQ@0)6p<@ zzp@O;+O1XoL&K8jH`&80;{S7&90bSl+E5F57ylB^|QSsCU z#Q*1Pz}M(|zsMJ~q!;469F z?Q}E59nJ-ROW>>ghlV53))db}8Gp9{@&7p^6<+#ziT&LM#NwTfhPZ2R@qftLZB_n5 z1LFS;OJ<*!2E_m8>^=xi^t>DbdGU+sXc`W2dhHGzmHz;I=Fs|rkm^<<1NY-wv@*f)D7dOQ5|KS;bw*m40Ifv%dSH9q-`v|dkr=wx+&UN}? z|N3?+|DfS%^z+338xa4WbIc$(5wCYM7IhTNyB*Fkz)|@J4dzmH*K2Df)Th{|$)$&$(z2 zoXD=PLVhauqoZkX@qftL?N$Cm!z8qM;{U^Q_`3~=|IfKv;iv5?GcoascQwYQVwgJ@ z|A(yIUgbYv2>{;Xc_`!WHX!~#=Vl(qGw&w(4-G$J9MRD*ci*xM$=dBz{zD^T*bSce ze*@zGbM6`hC*l?He_&CeqiI;gKa;H8LFGR*e2X?u{6AOzLj&Ufb7Vc|nTJ+ciBZ67 z<1maXx*6gQ=Tu16?x6Ay8WBToh~xj+{DVfs|L06(Ss$;lzuVXn>u89(MhRSytldH7 zA2jZcexCS$BjW#ao*x9q@!GgL#%|$$bTl}pLb7(G%0B=;bk5H2_|FdUMtSYmH}+tR z={%N?S6(UcJoGlk?L@6a&Bq*s^?das_|Ccz$3H}V$Ue!gSbsTg4cQLoROs66NR|K4 zcmmqu_`m!=i#Lq?12 zAfKk;YFq=p2dUW)-__tAJn${Z!-qX&O;i^{8AP78!Z$`gQ_Af}e8gkPedYFrIVou%e0-nnbTe!_SzD8=-BIOVG~SMW`2Hb6rRz`Ood&$G z6kf`%^0>0Tc!xS24Rhzd7l5qYN#$QOzKDMDx=ZPW`2U>$`3f(^tAwZMd1)Mlx*qB^foa|X75-E6a;V3N?2vxaeS|fUzu+i^gxzFJ6ZzyCVKSwj1B;4azQsS2tle4VUo=if`?FcQs_%f==WkYp5hhp|G8b!?+4C9vK@n-%ceZY%X@^5bWVk2?Jg?+ zqVZ?+`#j65+K!Rt75V>jmsR+w=S9L(j8E@1(ajKdO_dIRS>UVui>8gx@BN5Zxqdwl zHI)I+4V!(xNO+3z;NLqP4RO~bF>{i&yQut!rtN|EO?3SUuT6;m&s{tE{Xkxm{D&sQ z#+xK|Ku3dfDkN)nRrwFVht64ERd_1JYtu3qL%xIe+^^!`^StnPVA}C6Y{$B!y##d! z)D2PL`!{}v`XO+aL~TGVM%`C*`k#E#eYF*;aBIkRIHy9_Zg*Ar7fpwwtuV4{Hvgh& z1Z1|BtIFC{!eeaLy)ce&Y{+&^yE#1U-``c`Uo>G&0lRZa-9I}6XUFLG1MMpL3ygCR zJAto-WbJM$ z|Dp-&r>2b}Ugi2z`W_3s19Isr;VIU4Lad`f6;Ug`fVSLr=FKHfpb{& z`+>Ylc#3hZg!}~VM@Q3iCI3vab~lxO(KH@yCuDh5;i)vQmjhoo^6)B)dB(>&2V+w) z%-!t{|AfHquJRw6@ZCt$;SsNL{V85=0p2*46};5^F5xN0n}TsfN5kB`;P9}2eRq|A z(DX6-of?g&ct!kw?zz$L2lDFn?_+(?v?=N(sHdYIg*pTEKGYjUc1S;$0uEyHO;Z?! zj&x3iuHEjg@*kRBK-=wEyQ=V5+OD%O#$`N~$F6Hg1L5Ocjj^d1w%z;uGs)ULRQ>~A z$*_B5*KGbn(>uVsmSsJ5mGBtb^#_dOzL#LzeeLkDe|`^@|IpNje)mMPNhiHcXKlfkKKRe$`xQcjgZo)XC zvmq{<;qal5tR3a@A@p)cRI4In%(yTkhOcdd;{7i-@GsQ_Uw~yM*M&7tApSWv82~_sIqRMBb`$rS-Ypo zKL9>B$nu&i|DYN9|8w6}_%7}j>B%jGk9W1x%`kWJt|eK!r^-KQhF{#gbi`{m|Dbsf z;C-U-(!9p;sb+kS;dEr~n%(yTkhOcM{DWr9&CP2p%>$@b%D<&Z&^B-CN}!G$ZEJJi)`OayV1G-hnYnc`P5V{It{hy?IyETTw4V zJsb61RD37V{Jh8x=_l!rcQtgQV%T=_4yS9kd#n6|X86U;XT)~R?8j)H1bt;b^YI<$ zA2h##afD;Twv#!9WbHmG|DgF7^t;4kSH%D4wFoPo`A!^0((5DCH=JIC`4Rt2vUVSp zf6)9Y+NOBysvO>wU6KDkZ*hg6eqL7L7Q)B78e>y2%$>Z$N!IS8@()^Q&V4rKHM1Y1 z`CH&E&*S)bjrU`Kl1N9x+{rUWvUaq}KWJ%3zZo805&xejZlxc`%|k8lF&+JMG&rY1 zvUaq}KWJVAoF6>ADu-9|+ERou)>C?>d6g>zuPs;)U~DRexWhRWlC`5%{y_`;(&o=& zUNieKTIwO=*+1^yC-HuamUUts4RO~Zt^~>2F)II{Wq08HlI67p@&9@99k`EI*-vmL zWPd~b3gd5p+KF0&dMN5B)^BJ(h}X?f*I^hs(m55nb~{GpA3%R_?y;+KcvE&o{{OsP zc`VUCZP(Sfh48V?aoifR9nPtcti|8fDd#h+D_h_fw^YV<&Fsf$*#R>0J-v_bcs~aI zM`om>A=|Z#ad_CjK1Ssqv>^W9((bV<;{Wp`uJ6Z*o)^UbfklOmrp3koA#3+l`3Jy< z&K_Qs!<*t2@&9>8@wh%-GyWLAEO1ac&DRb?k;8-lC}G){DYPk(QkJTuZaK8lWX+xDh?azbrY(K|1+kG|3lX9 zr}7V45dUxS#s8JVnc@}k|9KZEJ=6EAIGlu!bq>a+Vwk&U`Dc=~`>Fhc7WkztN&G*v zAEO2F|9PT^PhWQ5`p?7|*Pxz&mUBFIMf`u>b#j@W_qI5Qg!2~aY==XbZ}HD0Yxh(62Q7&Iw|L_JD=UXLWmm-i z=iQ<3({>eym+-O9!Pry`+s?)RA#3+n`3J2 zIHIFr?p*vIvUY!!f6!WwelL1>Mf`u>ql4hMd8joX@_%qYIvSi)Az8b>%0Fm9{J+H$ z|6f@-y!{^~ag0_P<2fEH{$Ts2`4z_({I*tMeD^&7afov&G=@Du(Som6uR>5nx;YgKlh&y|PJx-9TtSNJJjB@cn;hYu0!$NbQU`JoZ>Ln~q7 zec3AOGZ|p0J_&1URN>Z;?Ql+ouHBARc@V8fpsgr+&t&r;TDO4A`*NY#c>?(f_&S{8 z46S>k3de?Q*SfpI!#?`4Di5OdG_=)w?79nZJ{<%nvg^T&MI8n6V2AT5aHc7{Vhz!{ zwa2bG{O;DV!2e$1r|r5jw~(GEqKa;YxjWI}e;?QbRUSm^_2{>8%xlK)ZaofozbU-b zd^9}vyIU{7IHIFr?&P~%lC=k_Jc!nN(QgM2uV)1%E==TmUShwy^(x3;z}G`ZgL5h* zYY$X;5Up5$wVvqVHHY8bdIiQP=CK4n%`5xeeE-~maYZ-7+{wFvWbHvJ525ul^gANv zHRJcT-U_@5g_q_v_Iq1jj&(H5-HR+kvi2aAhtP`oxAim+uMYyJeh?g*AF)no-4S&& z)Jsvvp&pGo6ZL+P9nw#_Uoj6sS1NR*b1HQ0_8^r9(Teq7>m44u=J2~)XJd>`9?NG} z_PbgC{V*=phHZOb9=r>&%#o;wB^>V7$})oY)3mMt*+(FY`KxUjM9ZQZ~bF$hk?>uMN#8SY0%(3J~ryW22dINc0!hjS_?%<9D}h0GT}$UV0v6FP5Iqwh(;% ziuxsfUJSV-;T7uCd?Wb~(lo9fiA#9Nw{kJxt|cv|&DN+s(u4 z1mK)92u}38+z9#0xgQ-(+l>zA6yT^ljJAu=HqOIq4!^(cI^fHCz&8)A!6;N@_$ufSNh}Sn6i#iJCn-1qn;HW%|wuxxJ-@|JTzq@S;@NZW5>3L{PYTba;Vp-w{m7wVm;i%`EsU5IzO`)*Z6{2zT1&!3?Rw}x%^8IMiZZVy*^80|&q zcUx@NjNjk(G4#D#uFLb@j{W|&-!YDGY}j@`IlQ|AdxXlvXzN42hdp-v0XPp1g5&Jk zo)7uoxgQ-3&Z&^BJwoMSwEcvBpLy)6{eHFoxShrjzWDF|wXYBPucPb4eulK2WBegBUK&-@StOs*IaoR2sM|yI#1!Jcuevz z+VQS-x)|aL=Tu169;xy$+V@0T>~ClDFxuCEjKrUOJjVWZJN$d6qajsY^XwmJ-vl@dS;mhO@wzLIuP5Z76XJKHEQh6A_ht3{ebNJisI|2VIg`ehi zWp2Sd(2n(i)6Fn<@(w3idz8w9Xg?qQR*vq^Y#v1WzQFrY;r+PrhTHD5*-9ga@3YxP zD{&Nq_t&(;zjrzs;;#J|r|*w}J$eP~$e>b*-(zkB?_5&%>yg0uBl4Xxh)_pGnppy`#e+{f|LCK=G=sSe|ao*Lof}BPf|~cr3B&uUb#}J^9=1cvm~! z409*%aFVr0PYg=AC)W7wkD=}v^TgMm!n*``!xWy@SMFBP7yiA|QMi+L5XstOnia2j z&wzI>DV!UCBkYS_X`F=DhafMp13H@ahj=KGwa2Wlc)b~ImuGlYck2LN9{_%HbX~Bk z=2h-i(G%-~cF|3^d(PoE1OE=iEBw;-^Bu2}hLE=7)4=Oicv@eH4hi0zSVz-N+|6)! z-GM!}K=F!qHttz2DPE@n$K6Q$eoW&eynY4wIV?^`(=N|0$=YL=RlLqX+jALSRdi?o zuWtaKqXqQ)0lZ3dh}R?Sh;Ma{LdAEHo$H|@w%U0D>cOaw218rud7*c;aBJGhcJdCV zYq!Tk&-{&|-w&9FWLJjZ;CpRgQK6&hsNtVU)*jc8*cJHDIb&B99ZK7^qZ0V? z-pJb3*_-B}4!o-)H)9WwGAwczRdSfVqc?<%p5 zhPdlk!Qt%$yoHL_9e}rp+fw%HK>UCHsOa|tcy(zAtQYRl4$+g2rei&aGb*sh=PO^jcO7C2lC{T=RlJTvTchLEU4M#K#Q*0X zoCce+6{8(yFLCt%C4A~I`sDs^4?a_p#gS10b`7l z3(w4h5+4zsvCeVanhvtv`3`?vU{4sS>=P5k>yvVK$!Nd0$ zPDj&0w!6yVod>*$%C1kLZHH()Wmm-i=U)>2et=yiIwLrU4R>76{pe^q?s7Pn0Ovi$ zE54`bI6w2esOZc9UT+8fwF+Oqw^x_n^Ye;zj?>L_5Oi4@#?NW z^}IX+yjvBX=2fCIqVLNXM|3nD#NCSy?^fX5p?LinZ5K!5DPI2#oO`0*58zdHWeCnZ z$iK|}=x92`mmyhu;&jF9i)ec+!>fwU4B!><|M~w?_?p)>Tl)Qi`2T#l7qag$ z*_9Cl&|wtf`h_w!V|JD}oEL%fxWkd*`9459xX;*EMTye(?Zp1S`7@*I!~Lc0yQUkM z^ld^7xEQh_&Z&^BJ-J@lcOBrr?(FOI(Dv=b{=fP2SvIS;L}^5iWdq}MHN;`3yh}*d zo_vbpcMIVC9F3PeH=Wr3H~;PE_XD0A+0HLGt7GhCxgQ-(r_2>3Yfrw_;gJ4VLv-r> zcQVhbD9r#~R{{PfJZ|>=Em0Z4--O4ej;0gbb#6jGvaCHNPw_eyZIzB!cl{||H-yYL zEGu}D7bREe(h=x6?c4=bbTpmdu2bf6lC`Id4XStqvhQ)Ip8a>7+XCk&?&ZZ{M}lz1 zpzgx`1al1kOtSWriyaR2!y2Mf|NUQm#j(Gl?27$=^W*gz>?(P$kraclo=5W7bZ$C{ zyCdmGmbIt+Cn)1HtV27mKwZc2D(MK&OW_?Bl)NTua*w{w@g+Sl7eQw#!rf{7Gs)Uh zcT&9Gigx@VMJg$rlYvvrzxLw9yyD#qEGmL2?+lW)r$+y$gsunsFFN(#|8)#$$2WzK z{eQ33VpJ4fm!x=ISsG~E8&E|z;qC@*B3XOt2a4C(=r=avHJg9mc`fiHCg{=EIlhEP z^SbD0I*Ge`11cnIPuocG`Yzf$e}A|0F7)kT881%E>vYIJ$o&LU_M(xjJ?$WMzmk7? zLuP(mSv$TdUY`K|@(Mr2t2n;>XJX8&P`^Wc9~JNNt_IXX{EYd(%lUV~P!;0&4OHRQ zbdv4fU@*FNd)h2z*FVs9MPyfTd{g@3@BhB$*0FparRE{$_!8cisKT-7B-_bcNwW6z zl@hyl;ho-jtLJ(75IFw`xcG2lyW-spEGmL2?+TK&r|+Wd`U%?g-~V;bi*|fddSd_I zYt9$RJ}=Jkg`Qo6E4rCZaEEg$Bx_H9CgHWKI{@zyuj2To@bLG4U)z>tJ@>J5dx2qU9JLkrUc^T49Qm^i0GvUc1i39rD1&e`Wh zJHA@aF695ewhxcxnTMR?OM2p6?Q}E59nJ+G`^d-Lt9acj0Phj6;`pZUmIB^^3NLlP zI>(pr@I9H+(R6{kE?FCqtUaSt@p>rQJb(YUYc=4w%`Dmb)j4j2vm5HVd_97>8~;qQ z_Ke|*SNO(V`tSd``&B!hDLwJ`e_uOE>6w~`UF3Wp)L^l zA^Rl#@ve5fkk?oFU z8IrYU{H5%A4ca_^f4B>O|M#`?bK}I%%Xr43j)FPf;hZ1XGdq=C5$EU{n|)rirH-&d8@Wg-j@ai02!n+ey zbTnPW-7QYv>w))`;&n3G4$aQ*T{i;fHlA(N$o)_)-ru6(L@E=h4DPEo9OZfjr72Ql1arbYB{{ZlhR=oazwh0lha{Vd1XMp#Z z!b|Dv9ACnliz+&rF5+&c!+Q*PZz^8@Mw{pF|8`9S&NI1j;`{Y$#-fgb`L)A&1~`8! zUg3Xt>A(N$c-0PPO3yceKSklEc$G<&=b?##>4qQDP53_{Mtd#lg{ZHI?2vvE&-AVq zZcP{2?hmIw_OGA4Ph!_@#3s8QkL)TAZ%W@^q3sp%ex^S_to&KkEnAGnUI?EA(!kc3;$*d))_fO9G&YtQ~Bu`{j* z9AxJu?Et6nYcR(9JeKD@?i^skUkp`rHN+*(1t0s#$8V!}hM(N^L&UROe+sV)c%Lae z&9h5Opn0%+RaDW@bb-t66&>DZz;L~J&x=k&0AB&Jpo1W9S@cEz|7*YTSXmz3ze8ZXwn1Of#dL$K?rj`C_K%;l zj^gnQw6!=MB@G~rwJbtlx#QEx@POk{`jlkV3EsKTx3CfiML`s44gpS!fO>jP-pB(iJP-|j~K{{p%1 zv+xO?{*{qf58SkmWS8G-|b$= zV^c@dP24SH8IrZ<+l1GiPP9D`@tXB_yWa!e2!)rrUlV_~hj2tk(@oqha(LLsef}W{ zuRSZE&GYwvyT1a?cDZqgSDpu6f&8O{=Z;%9?N4_d7-iXX9E*{Z_j+J!FmyMza=pC+rShp zkNQGjhB*#pq|~SBJ_OfU-Kf`1I~KUTb+fVR$v*Q~$YgZ%#m^4<`<)bpD7+dc5_osOml z-1UepNY-Aknd0>-w5{Ob74iQCXDPh~;KaNh4S9(j(9!f9?esbeIEN`-@jXS4&i{AM zOD=!A=Lq0mr0`Sg1~)+yua}{UZl;I0ll210+6(3>ULQr=)KRG0qTYjg4eH4vJEWha@9n6zPvY3|i{|jVoKhGV|jQLf1l?e zyic8OriZxu+~GeD{C_6AF4l;)MV$4gRF z@557SH{dE!k_fDDbIv*EdvO(%q)0{-5fo8Gf-Hit2$De%BuYjQ$w62o=d_v4yLVU8 zN=Ab0?>V7oPT#8e{_)Cv>+`AU>FGM>>GM=~Ri86;W{A7D6%XskPunoZYe5l?1@iy5 zNBsXK;VX!f@LI45i($TL6x~EtN;J=8`ArA zU<${M`Vjk6$cE^&3r+vxd0_j6N&otOegW41y(G_+KJS`-K-W`2J*sf+s1FOO6c6j! zPy5vL?@quA{Qf`z*8jaE*I*DQ+rM3mMal)UOL4|C(H{zO{R@29?2Sh@9RWC|f3g1W zrGK+7!MFXY=?HA+H?p?50&rLG4aNUA@J}|p9*Seh`aelWNaJDs-%E0x2JFrG{RMkL zkJ#u6z+HhnJCbblhu00S$KY6zKOPle{ogDxD~OZj^&rUa#SLle3JwyxARC>&vEdcZ z5C#7FJNvf~X*-esKg)j4p5nDu&Wx^~U!jU^u7J4vmEz-j_S1i9c)bwElJ$3zj*!Ot z1@JZ&wS0fddZyZm`3ME4K#$ny3W&QC6>sBAbcV@CD7Xg4c1rY_>*aXhY@U3cUGI|M zFs*#OU~UE$723LjbNM~VMrW9O1mMGFbG;^-a(|1EwiE0BX30G*{VMB-REjY&jDH36 zifyidxVu8}zYctpk5KS1jv@bFdE)a=-5<#RpCy-<;8|Yva%DV>d1|9$?rv5*tY<&d zv|*|= zuUP*#tIgnBUiETi{AZw7Y;(-rGm75^e3Oq*uomr*|E{P$uTKK6&)`{JHB7{Km_O7; z$J{MYJgg@_%j6>z(%f=QqR(8fbAdCOd_I9!T~E(AA3=Tzx1+5q_(*X^fn)L!3Krnl zGv4)T!$fIbR|Ee$2H)~pr=L%U&Wll3W?Tt;qZ0UMB^bv`@H}54zJ)ZLtXGUfh3f)e zxOLQb*r!709-U?K5em!D?qTiMKt4iY1erbLM7?oH!&Jm~;a8zYICj)`g_|lK*0Y~w z@(~K@dEv!GU#?#ZHwMmr$>$ULRl`(_Q^;7eoW# z|Ihk~!MFWdFP}3$o)6SEN8A<4F_MkWHu(sJyTH!1%B!Bg9Uls7fcFc7XYUscQ!(Bk zFvLbj+!gk)49P}kn|y>qJbQt6E-9Q&;2fQNK7m)0k5ITHd47z>zsn>`LRv_(&LSsFkR{L;V5j z?x=r5y-dz=QeWx5JQa01qtKT2snEGc=a_ti!lQ9)FRx$ivXFGY&VY_fSeM_g8YW_% zF;_!36~}#dA-^Zt=v;4 zM<{#(?eIjhu5sD(T%U&0T*JpwAD9eO!vd@`?%OEfQDQzA0sgP`Rp2a(a1W-_z46rG>xE7`pxZ}Jj~5X(pZbFuaoVg27MdEWB-H_1yNoUIv)iEt5Th6+vp`$)5DrXszjs9rz5sIe4&Q;pKfqaCb z65zdM@a*`n;UdQC1cun?h`S;=7m|(sXz~$?_Q0_y(U-e#im?7~)_;=ECyYnB9D{L2 zAm7RDXzPmPJ1~-s{%G-)%IA!~EA)zOj<_q@m5-5Z zbb-l7D8e;gw4L&*=byTcz5_h#XG`2#{SHmUr|aWKsA8jI?qn<{+2{h3k5F_H+6C6% z73~9@jf`CraCkr>oWmK58Vcs&YS%`XHd)#KIvJwlpStpA(6mBE*ILSm;J zApGM|#Wu&>9k2LX0pH{!6kUmS)0EdhK0?uNfQK&tsqlD|vNso}DLMyw#74*5oz5a8 z8(nDf5sDDQF4{vJ=~Vxn3Y;>Q3F2gV#d8&~sL<9G$(%v5(S;@-q3CoRJKpEjI=(4< ztpA&>&y{Rviq~2>G2-<`RI$x5cQ^7Ol8r7j`3Oae(eB8ESATs(5#s-|J4CI|Yi@l+ z5smL+qhs#wRy?dH|C7l_C_;?2=%fIzcL1k9KTej{`H;V#+tJn)%~za$;Fx@bqPubI zMxR&f_@;Qp`oG!J41S7NaeUWKht54wcSOAabp|S)D~ldNy;Wo<^_BW{HL7syxbIf0 z{nKE-$ww$&5ACi@`qf{bQM3~F?qcjs-7mTI8ATsLk8td`@7`5BtY^Q-~g=C|POg=)IPfXz8dN;b7nh=LiTWkf1LPbh^_6)2 zG3wroLR;FWLgya++2ljOesJ#ht95)+{fhN}voBy>fqqrTm+p-1>;(-$Res=(z7B=0dX3pG`hO@wI5z7wFgD0_U3i zINAHHoC;*BNQXvQGBG&t95)+ykh;|>{|?eY8+C>mw3f<4s=s- z%-xmzo@Ap-Og=*KBRKxkgjaukMDb<7lX)U=9joI@c(!G? z&Vg8&o>UtH&m!1=fn^CdWrT941pQGM` zdOhl&QQt!yM|~Xe@~NmBqJEyw=d*bsd*4Kz$?6>U-D~`w&ON%+DHqI-6=yzhOg=>MYdCJ#->D~H9o|&G;{ShUuV7t)aY!67^2{pGq9w^=5LliV*QMbNz!x1+7YJ{6LUE;IQDz=zHL{bC(n%WKK@nJE%} zO64Z<$E)KT|!AM@UnjYg!{$hACwG1 zkJ#vlyOLf$6_SlE*Zc#@>nJ$@b$$POE$ITzm*n(4KSkH`vt9UZ9#~Xp>q>Uw_aqx# zZt@X;51Tz+^X4OzApd`kTnqm7YVr|EFjuQ>j=7ULoMfXbOg=&h{Nj>w?GVpZT@UNqszgvRuKh;LZ-2IWUNjAFD z!{;%%FJwQSb6^`4$9?w*zo&DL{$lbGO5hil9G~>7@9&oU6ZY=NvH`wx{%*-!=n;+` z_npl3Bpdz3yC(y@egvGK<;O{QEk#@%SX5~1uup|#qpM6lK*@iB z^QO;hK7Y3q@&7qTv97@VlJj>yx$r; z`m9BG58p-o02tSzzLjx>W2lgy^K@PYTrt`dKMQ$qSb}wGrDPB0p|WnsqF)OC zoyp9_!)x9`?GHqizIAl%V4n(|dvvwQM<|_vV;d*emG5tt?hl!Z1j(P@a{hKH{CjXt z#nH7>dN{u)+2|URk5GC(j!g|*SBU@5xq@W^K;M<|_-<4^ndOFn56yAKo}>&LG%`3Pm02TN~F`qlThOOgLSXO+QA-7h(RyKD;dh>ec8 zD~lCxRVKRL|CfCpxNqdgO?WPYUkz+3v~}30LbB2ICO-k^ z15SLN^ZDOp@c-usXMy`C=YN+WRGy^8jexE|`V-80Oe*p&xODGQ{f3wn6;`Dq;y`yW!XdsPfDx z3O}n?+%ILAtCdSfeT980bnej&CJ&+PI2_wb`!SG*Q1(5@Y#}G+jf1kPpPvWIehNLp zG2a7aKUTagfM@a$%Km`sCh+?MWr+XJ-8Mf?wqK6|&QG}=ZC#l>8Ib)>{{2BZ!fZvy#7vgZT&PAoMWj@ss!yIU2%5BMez zp=>tV9XFJq^7*ImkpDk-%-~sGbvXv(!M|4<9dkER@y0UIO(qYa4D&j8=aRxf{D1CF z$>-ViLvmgw525UN$jfsJZ5{ThkZg35$wMfciDNeZKhcyYzoQKK|8w^+_?B0_uGmgI zA3!%1$K1(WOR~{TCJ&*U=C13NS3Uofy)OfAf7T=ShviknQ;hc}^oWg)xzqSRWTTr+ z9zr>dg?Am*87oB|OD`Y1uqr)?{1_{IZ%+)DBd{s%kL4*ZdI2rlM|wx(DhGs9mThiQfPD z758iTmat2>b<}s*r$Xl*-E8s@%G=Ryw)Sfv521WB$Vkl8=Uc;5)UV~`sQO$&eOF$j zc*g+GlI} zuLpkiKAtcR)yw&^o$$BSHb>l*5AZRPjs9lx5X#{fmv5-N2J#Tfdx0lowQsM6rx%NfRmBnf6$|Y7uve7Lj4*~eF z+2hrQr_#Lc1^la%^P0e`Jb&>#R*tz^ZF9_>%;6*(-D2_($`SW1Z&zLec?jh{0iO7j zzP-8}gL%dG7;2+q?(};B$VRuAJcRO_(QY(3|J*oKj`;uF+mp{HjPJURo^dXQ{PD^w zVM8~O zL630kxbN;%yvKlN@({`wpj~zxH~o4WaGuSJle=H=>|TB!x1+5qmvbZ8=Zn zZ!6Af;Fvsw^5r;YfB#qR7aJZ*^NRfcxo;VK%WJcIPWTnXr`YC*JM2>-+2}Tthfq<6 zc26s>fjorr|3cnbV*2eQ#^X8k|#VY7F=+VD(@*9xrvpZCS&ye5qAE&BO%ocl-6 z`)yRj>MJlly}UstvjG180`%|8ZJEr%HK-cr5vkAcmHHKPwQ}pI@32pW&ON%_PC0k=%~9v`>X(qdQFgLB-)XX5;_%jI;3qbH7f9jtk4m;{WsH8CCF7ysE=Xc!*nnc3_zxPL@~1|A9qCFmK}bBpcmn@((I5!Eqb^ zSBCP%XDSf?pSKI^3h=59FWHH?8oH@C=1%5tl8x>(`3Dt<|5waNc=h8m6^Q@OlbBh+ z-rRbOip9_)Hag~RK4X(?beG9LsQ3i!0`d0>tpA^?z;~ZAM4idGWiFU@QW*MP5RYek5Pg6|GXm%Uh00yt;eWb4|>E# zM}1fM1;sle6Wwj{4=Rh%?m>SXs>J&LdB^6*N$!`*uR!;D+>W*m`&39ay4&O*03RH9 z<9n@jcrCA$8$rj(tSfN8sKX0hEAhR$+UAHm>10(4=UjoSFA~R_19xmZVS9K z3|@-Y+hKb;m@CybN8Dkb3du(InEZoE#NR8oOnCLz zV^oeo=30Z7;#C}8`o5v!E$C@QEk*qrD&hr|2cQm%?4-Vuz3}gqV@G{gDKR`c_vl`e z|4{h{97Ey)l@zat|If?%6?o2^U}v^pk76tm7fg-+LpHkC{pzoWs6_mK-h&1&Wp8dhL?vSJ zm13h~?#^Qwl8x>)`3IGEq1}D~UJ?JF_jrDsEU#BV{!iSFwysj+|B#LDo0|K5r%J^C zEB*L?t#x=)ydwTT??r>38sF97C0_BI1Km^{b9XDhC)wyelYdY-j^j!EAErqhs!7D&7L%nf!ywchD~I`@fZl|Ib^NA1BM}QpjukpD~vz z&azDO50igTITP&y@qg>^rtC!gf8J{bKgFv!yfiLUo`L#X)F)BzLH%pSRlyIfd{1O2 z^_BV+&sngIisQap!|&e* zW5s(1cqad#3Nh@;!0!)NBK|+`qx?8YzgA6QENaM@*r!6W(LYT7LFLE5S>umG*5S7O zTD5Lw%6xg&5Ia--stz~VNprQ>=7>A&Gd^Ua`%V5q75w7L@njtG*F#hx{y+aqEF0i8 zw;rMj@qe|^5qDJ@|A%aJzsWzS8U@}v{y0>H`2YM(^5bNAZG!G{Zbw^JB|`+sM)#Zi z1K`7EpI7Vfrg%mCfBx16KgDaS93WmXSF3G~xWhgbl8qiP`3F@;;8+s>ul3hIR3ZL9 zzfjbA&-Et%pbGxA+USV8DvirSHhRG1A5@))V}bwwt3v#Lz6P;EI6OXL9H_!~RaH|_ zH^KKa7zfHQ4wSuz{e$HkC-s$hJq%T12ehSqDs=AA11A3g_Jeb;U-RZaR2>Q(I*oY# zgUNrW!gH2#>$vZZQ~ah(G}GiiR9%jC$@dR|{D-PzfY-&c{{3R|AFANrtBsEP?li^2 z`uUlc<$jm3>SnYH{QqDT;{Wpp^W$Ximy01Uu>;z=Dv6DgY&6s4KUAHDW5@Zt=JU6! zE(HF!48FZz^#2$rK2(M09O$Ovn7ixwJ;_FJizM2)1&$&9Uv-3zL*R+8OS4X(3i1E> zyRmG5*POpybszMIjgGmyQ}M8V{XvueQ1vR>ofsI05dWXQSALuP^ll8ydp@(-#v$MGco z4^)p=#Q*32jAaA7ioZ+G2~}OFh^bYbg!*e##DS`ALH&!!PUf9QuV!X3}9;(0`vSF3mSmGk$jr)IfzbnReY@Q=?#51IUn>OSBn-+$=;S=j5i zdTZdF!m@$uD(CN4BNneVI_kS>{aymH(L*NxqIyT*z3TUCbs2EZ%#V}YuhpHMC z9rnepGl66BFMto5{c$j#zh8~~|M}t<1$fQ*`_(&SZF9sO_67e>z&H69)yLx4=E*qd z`}@@+z`KHF1H9@N+;klwzMwWb;;vd^<|G?EZ1OLvPsOpq0I!Ju&%Z7|PL@~1#(_me zFePSAveCmP{{i^0+2=K%zg_(U;ERtJ;I)wfd0cuO*Tr+t-HeKOQT10*_e1?QH<{cQ z;u+(ia_hM7PGU$p_vm4h|4@A`+Vv&<>ihfEC&1o&<#he$w4A?ReF5|c$Bz5%9L2-> z`A1CtLp5T*)jJ0I^-SRWGe1tYU-5kau&B`1RZGmCWTQt+{zLUSIChfXulfA_>dS!t zw82k}LpguH8gmPD3qEmo3%@7X=n<3uQ2i2)9h>m#`}@^50dJPUv;Mwh6Y%%2)rgm? zjgGmyU-7Vh{ZW(uP`wQ8P7UySFK}MYkCWx~S;#-c?P%+&pH-Zffn)L?s_)0KTYO&g z`TNz#|DP|<0D=3ZSx$_u*M+EJn`7=4D*ia|P5wg-e8%c)6JC9PyLvwG-Vn9^^_ugy zYv}qB8y$1^q2gh^`eP>lp!!p^yCc9W;{WsC&5uL8(l}84XH>)vtLgpYsCS{>fVFmr zWmK;~orCvPsPIi|HW7WF*(-RhnSv?`X-oT5=-i{nlKcm7S~HAuStfSU^Ktcus0;mm z&gcKv!2j3qRiK|+ex2{{*K`AKTZ3oE zA(QV=vorLFjeM=th>u0G(c_x$K)*Lo^KcEeAB37ipjT{j%-tc1UjuxTe^7(?WKFAH zpMm^?njZsCFMDqsGWiEJ@bA?|=C0-_#l!mbCrti94aSk0VSgN|LHvI~H_HTg)dkVS z>+eyI<94*AeJUgyJ!$d}fbVJ!@p;YXZ`Yg*9iyzvzg|uLK@H|=waqbiGKZ6F^rXo@ zs6mXU=75A(-`}n|4|qEnJXz0OKQaHH2L8R;=$N~!ScYVyr%e7q&EshI^F&{6Jwy%S z{|k0cKF_WTOK^A?;Oq5v$V=>iwyx%O#n~M=CjX%3Djd7O@S14Kxkcd5;Qt-?`x$&$ z=b}>bIpbrlhHfg3xsy4ZWTU4{{z1(+j-N4#U_YdHmO9}_^{{@F7pHJXbFIUD{3i;XGj<&95DZeM#=xLLGQ1d*F zJ>>CfFV{4$i-3Q$!MD8D%IA!a_&;=0am?KseowN|(74q zl8v4*`3E(K|JT^~zg#&sJe1?$v>z)0>`E*uYvr7+MR$WW2kSh zhG!TLv3Rx75qGuv{R3p9XHEV=ExvyM?_5&6V*URDiIawKa=hZ&tUZv$Y3pib>>}Cd zIg@_?eAw*qYQr;WUJ?Ia@Mv;g6L^*9EcX9uF;}Z?j=7ULoMfZtO#VSF{LB zo{Vcc7HRhKJJqdL48uVO?Us9S0lbbLJV(InYhTao^p;?@2a#-sB(D!Y{5p zLi;t4e^7fT@K&>|&$otW7!TiLsEv;MPGZ(18$ECG4{8y^M!$1O-7kp$FOWGfgp<2p z=0aZLD71C8bJeajz%ls;wfLT**8cyW@M^;|XplUU6O-qREQA2+1C9#yz@)Q5F4m(aOKFPc1v zx}9)NuL_>+-@0uSFS@(}7qA(K4s(f|9{=UolU zFy3C!BQ`qXu1@9>l8x{mz8f+g;t6%fpce67+OA!J)0%wl;pFa{gCM^bx1+7AJBZ(t zZ1j@JLjXQ(_IR~nnl%1_!0$KsmRCJ5w)0oeE4B%Dzf%1EOf<{nA=F)ncKyn0AP=GL z7r>M6X5@a6IE~!hCJ&+Rl&p=yos8uq8_hC#2zA$>-A;Zyq3(F#eB0PH0f&jD>*ZY3 zQ@9;%X`c$oMzc&FLLHvJ>g@mj*)taSG_Pkt$M;#6*eP-NL`n`2{uQWVn`7?eyC;&3 zW|=&Mx`)y3P~|m{hfsGZ@D4C|DSOrNB|MBhYNKQBZe|&hjb@uXgt`~e?wA0tHv;G2 z{5V-&@mvKgDuO9<2FXUVO&&rW)?d_J;a#t_*6~e^L-zsymj*w@t2(}9=QF5cn`7>t zVHuK*W}7^Oy0vI`VZy5)r>T1qc*h#N6tB5;5p^_=#=yzOk0$o3I*x=> z$XKMDF|kjDWTUwz4*~eF*}q?`<7@l1emm&6hIIwTA$5ESAI}GBnd0Fne!1$h9mry?l46)G>clAArhjrxhOddi#o`>qc9N@JRICrp2 z5GT1`>UV_vAh)Bf!#)*~jgYq`PmE-L532qDKfMyH)Oz@g=>OtJO9~ z++m*z$wu=`9zy+@I98VM>aRM zey?AJdS=3_zb>KvLEy=_9pF_RU&5P%DmFUi?ghoeI`Rc351}DKyGsJRKAV}cQ0G2> z9#MypaF#I^DHlxXbCQi-HhBp3@Dc0n|Nkkk*6~g8x)}K4)dYBLW@G629V3#1Zovn4 zIzo|b^s>nVXxI+z?oD|0*Co`y4!p03THjuAcR(2E3iW{B7x=w*|S z0DN%o&)?SZwf) zSIM%0`zE&@p`jBPVxuGO8st<+Hd<)%5gHKpY={E9HUdX4LjO8a$C2zBLG9%8p)Ku; zT@Ao7`3S&=%|5Tz@lElH{QrgGw+DDt$CvPTMHSl|aff}u$2#&wCLf_;299l)@anHm zX!s8BG^XR(Yw{5qegr*Yqhs#&SG*zMnS6u>#F-m(;YP}?eSkBKW&Hlr_4GU*oB;VB zaXZ?&h7%NL8gNWLKm(q?8tni7$#|4EAD{vG{|k3B_|}ime1Nsnp|cR*6FrIg55$}3 zzB~kVPgHq669tp?O8t5ks&MPL@6J;Dv5tMQ$wz3o744>JzXtLV8cv73dmDSL-)8a= z8m@#M;n;ECU7~n<1Mjljb6Er8gAIZIA8bJW|H1?F<7CI7n;?HBx1+6VxJhvi1dho^ zXu$JdgU$cfe$D51H{1aHpBemAzt+kD;`KgMvCT1e^4%24MoUaSLc?OTo00J9``r!5 z|6h2d!AtR)^Sc|Kg&widF?Ua>y+;DiW>`L{Y`i(RW zT!4Bi>Px5(q2l?oaeZvpi0q`kg4f0Z)b$vJwzN-$&OKUc@&RB!`oNoC^5z3HZUh|? z%k$?K{XYgC2d{-*JR3G%im~ut7zS1IAq_2>#$BxnCQxt`1mKXzQ>~ zg=C{;CLaO#u-Wg|e13l;*8eTMmvsgDRUc@GSIlK+Ot14F&Ud#aRIylaJ7N6^{Gs|LXGj z{f$`vx9|;vpPJutet#pze(0v+xbNheC)sF)$wz1$$MNHme)awS#+kr-&)}u{HRty? z&W0Yb(J^<=vkb{bD@{H^<2z{g=fM4f^?wUL$&Zuebt&X$b359)#-)n$32;n4LgVu| z=CA+D`+p3LSpT;uHux!CbAEs08t4_<9CIi0D#=DGO+G@?RJ2Rh{{fZGKQ%sJ{okVX z4PJ^@{h}M!D|$4s(J^-)i@lJI#!Ws#Qx)1h9^e)0{}yeUA1C3pX)DH}hKz}QDkK|? zC;0$$|9p%ZSpS#L-)_SCzeU@!uE01Xjv$WA&Qz6-CmB~kFIs(U%^?!kUgeI*2Thzm{ zf@kj+laJ7JAoPfh%w5yIEJL!N?ZYyG{?i50bRXjT zP+(D^E$vew+2~&;AE61)=1u2;RA*>_YzkqF*PUXV<$VIDEOXUHEPpSX5~1njYi#BpbbA@)4Tu#4(%ypJ>XH zkI;nme~V6FUBauZcTp+%obfSNLpK%2+{qkHve7FhAED_39KU=hLFMyL*^B)DMe@Ck z;8|Yva%DXD_iCeK?v^t)$wsf5e1vAqGvJ*|3J1UcyXfrX^9j7_<;pl%SJx!51KPT# zw-x7X;Fx@brsX(hfB#o3wBe!j^@{a>i{#q(dDY96@SBNGvCR>8*r!6W(W@pOp&5Q@ z)6>eUo`1^T|3c<3BJ5qS8XjUi#Q)VsN8B|_jGSbn*GxV_a}V0V-=<=5ni2nBB;SYm z{io~c8K)AuH)e6#x@L)?lWg>w$wvS_Y&PSo@M^07v0W!eO~MI^XWME*E6mK zF@%;gQ1NWig6EPJ_&_axMV*Xi5P_Cg>Q~Iw%B`cm!#)){_vkf~kI)RixakA!*FZi( zGk*Vf(LY43*RL9$V!o#VLpXNScg^~}0A!=rOg=*M!8jHr`f}rIGvfb?9!@@=aKGrX z493|V^3%8-ZC&&3{GMc^*G)bG@L{vpuXb5Rx?hq1zvx+mZ^t2BmcjU#tJO9~+%?M_ zPO{PKCLf`B29DJ!uX_He>v(_Q%`td(9MbR%;~fb-Vxwd34p)2U0MFzjG~@dR@XjTL zgZTfVMakzAc-8g%jB^6ykK}f=bc$wz2LjH}uH{;%9GHawH&bvp26eDm)Y z4bLz>=4$As;+Q*`!$~%J!{j40!!K>#Q+W;KBQzuazv$nrNAN7K8lGXiTcJm6bj;mN zEJL!<8zvv2`31B)IMHXWSH%Apy`OwOf!Aa`J;s6NM$}_b4?*1r^)A#4P<0Lx4U_ar z;{d+zZN8QD)0XzB(78u%n0$ohn{dp2{~-Np!$awQy*D#uF{{$whqU)gqaGl9Jm)|+ z6~}$|G`}a=XpPB7Xog?hJVX06;m^9lW`>-iby703$#v~|s|D9#4JG5HA1_@1KK{{NrwYQr;W zURMEsOM`ED6(5iDcbaLg7TX+i_krSXnTh^w@)26LLc52Q*FZi(^Si+Ny1}#ei-u>& z-WJ5O)ka6$wZw||b>NwNgyv7t?gi0D{$~qfpJ>m;j!P|{2X0C7`2?PInFix-#@N)5 z&!J^AmLb{b-zGl+=i{2~?*R+Xc9}+s=ax-?pUl^^p4{@R4?&FIkhRqjmn|}8k!>K##gMCWJnO8t!3ymIWQFI&1_Ys1aj&3z&j%(Cq2*hwn;Htn zw^VO0^qM>b;DKXr-nQYPbUz~gzjz0OZ~GAhav{4gSF0_K`U?A0NH%)Q-th@&D5LyubU;Gn;CvgP1i%lLv%b&6~I^wS7JjMG7@Jt>; z3+CCDK>WSsY~aXqhVO5H5Z?0c^>kQux{Eq>{B7x=pB=X&@vOp z?C<|7L)PIAxL;Dd=HfFgn5&_iiev6%4ky{@9g~O9O5^YK39o*9rsZYe zUBY?-_U6_@w7dyD8t-TBUSk=OjovkR2(2`>2Y!FIk3@2GJ(>()iMv5HKcH%iQY4L2(2`CukhoUt=j|V{`@%EenngzSX5~1TICs#WTW>?9s=-Tvp2ry z{Xc|O#QzsRZtzq0OT8Q*UhzDjwmISs`&39ade7t`w8AfL-7w+RUysn*3mLf&0@rbF zJwofQ&?7cF;;wZk#d|&zy>IdmTJapz8uZ1#Dz4zImmS`q(Wyv*RIcvXj&c*R_;wmIfb=5UgY-Zyy&t%$$3wkN#$>k(Ri z0zC0O0`}(CBeWh5Jz}F{?vCMeB-!W#lZViHGuj1yf4BA5z>)DKh?C{@V#puQx@qfL zB?d{d(FZ0Ep!FCWv;Y66OqCS^# zZJUeyq`gwV;yDMlQE}XN8vn<+M<19xgjV>)tp_Ik>aT}rMf`us=j2TNaY!9r!n+Su zICk83GIo({^nuAkXkCDIzX*&&i2pBHFF#JUUlIQY78SwN_&;Q$|4hy0A+#d?-|ENz z^Zp+~E8_o4HZl0A`$YxNNjXpH%|J!=dZh?Qjwjut%q+L!jgp=^v zRteo3b358P>{B7x=tHyqANa7@AK$IRX?bl!{C~+H>ymLW#j7}+JPv&Xz28RdLq!a* z31d(b#-QfO9)sxAs9!NxE4PmN4*OK-+@p_7{y`i3;?^YoU+b?&XhZyeiNxCj<9=>E zLfbT82*-~4u5Co|uzvj`lYh{5FpdTC584p_U$QgH1aY$cx;y0Md}!<1c2}I8fn)Ly zfDfDfezgv7s$UWRU$U3MPxY%hyu>S>bJR9R++m*z$wnWW{DZa`IF`i!1OJE6hWP&y zk@f90`3G%BLXX(!m^<-ZNjCb}c7gx@YeW2hiTX9(IHbSl&-dZ| zkiU}cr>$#~XMU26J~8Y6+b+Q|KmINm3o;DCo?LvW4eS4xoSBbT@pow)YC8mVAJl76 zFF-vNbp`56B0H(CbiZJ(hHX?F_npT7aqiK7P5wa};{R<){6Fx22yKY}FS$U@*5^Ct zZ?`Rm9^u$=-_2(kl8ydr@(^CgeZ8!Wj<{?8g5qKQ_NONQpuHIFUhwDbb_blh^5Z1Dwtoe>*W-4y zb=apuveBnz{Xg(sn;-AbyZ*l&>;IShlXV5gp?W!h>$QEmtZk0C!#)*~jn*(6SJ{3CmXsyXVXg>qTwp70mR&)QE zalie?kiq#<@vp0#zu%7UF_dFR*G~IUEJCtz#^fKg{~5;u|3BD{`2UhuStf{+y)L;>IIjZ7;K!|!|^i`Uj6m|?K6R=K97IBioea{(+{ENX4Fej&qjR}6)}tUf5^E`>MQX* zjw&2G?z^RoNar4Z&g37oV+?H%#>yU`kAlWaH17{DbzT zIR27;F6U zfc@_!y!!rj2iE^D9Tv5|y*Yoo1OC0*$Q*abtxK};7tH$qj)Q>rsXq>NApXDfoB45) z>$L;1abQuQt;0SQl8wJ$*8c+^Hv7Eh^S3+tp<{Q}72vg%574;Kff!Nyf3WRAtwG%$ zb1vrbCd5~ozm5H)Q4v$<*bDV)RQSOir-xwoQq?D{DTgx|6lsU{5aWu zMQk2eRA}ouBxX;tab)rjfDfC!e$AVI(D57K%Q^e~YVr>{@SLNzIp*#RJ{OXWBa?s7 zaSPh*p}Yq24?0c*-mh6Uz-!Lm@3=f`qhszaR=i&W&*UF;Jb-ow1@0HD|6e*iKTej{ z8zFx=x1+7=xKVMYXX4o8A9P%dV`uoh=KFrT<2vBWvsHlCS~)SgUh$j*-BcWNcMrcO z**G@&2OSG>{G^0e|NHHZJArpL%L<;X3u~O1f6xK{UTt*Doy5#ZHeSc%A9P?o2k%@` z<2&O2OD{}5&#rSxaF|veU*|$zVh6N!9rC&Nn{mn-AbGlJOWh`Y`W75_fqoBV@L_-P#rl~+A~ zi`V&O;5}^cEUy|KVm$cwYNI3WI=5E5hcoedCjX#wN8n}spPXHti2pBrDlbm_W-|^5uXZ^`ir3CE=$LKrEw6R@`E;E766h_?xSrEde}jr~ zyytGz>!i)3zS4EI1FCTAsPC{(h0Z-*&*UF;!Y}SzNBcF9f6zGsnMHE8-u+_o4?6dR z9^u$g-*w8f1|Df{+(6NSf`S(i_n;>2>SF3G~xsy4ZWaBTI{DV&T#hrc1Yasui^Kjt3 zZ}9B>qTwmNUuHm$*yxzM6Ih01<1d>0gHAkqfp;z`UZ(@+zsctlcs2P4o##M)2DhWF z!#)*~ji;FWgU%Ch>f8eTY$LOZ!yl+~X-G|Df}J9J}1> zR~sHm_v=&8F_l!M@(*P6RDY3q#&ZsIQ*qpP3;8|C#$Ph|2VLCn+OG+JWQnr0XX5ouzCjoK(yom17|1v1!tehq`<}tG*Q*Y5-WV1sX;$22^|_;}7y+Z^|u z#{VH3Z(#Bdy5JXgm1@80`KRnf{D0Zu2G91ZhKCsMIOq`@9dXyC@qft18<_lqu0P}0 zaH20azjPt~zf5H0dQIcx?w8*~{y3JWt?SbGKV;(#O#T7zU6+mj%Q$4iLup7rudZgQ3;|DX%8 zc(u_ncM>Bf*?2>ff6(*0*?1$9f6#?zm##qky$kFAm)*!RL7XhFOCdj-+tJo_ zEmfQwfn)Lyx}L`|`};r2kac)d_a);0%kD7vDPD8&nJ&!L&`rfLcQS{QY`l@lKj@x{ zkK*`ZdL?IJ`WMT?)Nt zqb@*w67?TA2gHuM-V@nLeZ~FKjprKJM#WLzVV??}d%Us9Kj?;E+%=x`tDk?+jrjjE ziERb0L zy!!bE-T3{VWp5h1)culMkI{V~^oWg)xa*c@3zCh$V)75V@qE-Bh`)DZ{r@tFrv-Rb zhmq_;JO)@)XiNK4NH+e8$v*%-Z1#Dz4zC@Dx)J|h990qKsOb~eW&q%$i|zR{DW@z#ob3F{pzoW z=tlg1`SzmLe;&%Mhv-HuUTt*TcM>Bf*?3cvf6$HifA@(pD5mT}{C{~_ew^$$g!n(O zsL2dLU)13xUh$j*-GWctjq`hwjW;v- z2R-ZJSQ7sa_QmJ7S&qTpp07i{*yxBu z>{B5f@#ZEEp{F11vfl&v>k@j_hs-Xb*1vAW@#S&i*U<9<>Vv4ap?-q;I_eT&x1iEF zO+nos^*g9CCy3(z^_6tjqYBrK`mm>pmD0J#o0~j{o}F+`uloJlQw}@7pWn`G|8_AJ zH5AM)#rZyPOdbUA!MQ)rSjX4iw>|B^m-#C&9;xF?c76j@Y;)9i*r!6W@fIczq32K> zTQ?bx{B;pMqmVh2Wdrw3Ze2vrUeF^pI^wS9yNY)x@Jt>;&oMYw6ySAN;QTT_PL|h$ zAio#4qpj;XNO67%9FvCteAw*sY8~GcuLlBO=HdXa>i80`zd{w;9CP<8#Xl|+Z)x%n zdM-q}{)AV5T|&<&$(*X>A*302t9cI>aqX-C-Z0CJcORJfG@EDpI4KI&~pX!ifxX$yF&3V z$i!bYc?dlZqurs(YakDy=ThKZ#8|9?F< z0_U3iI9XotTm>vDv~@iX@OzStziRRjdawqs$NvAH@|w@@?YR&5x3I1NuQ|WB=Nae~ z+Z=QEjN;#tiMKL&06lBb?!tsu-|y{t5_oqTJo~&UtLpjtoE{p-#YV^6El|9>foJjn zdcTZzf&c&OnG2km`Ejzmegyd?+>W-c=Oe|L2^^CL&;!4;$NvAH@@l{6O^pMqf&Zkz zx6dV-2SD>!&q~x;sCe$_-4=BN)X$-giR`4lVjSvS7udqBqrSsF6*~9$YbFn&w+!tb zPWsjNdwV0uyeMbu&D*l7pZm4vPR$4UCN zw-CC&%I#?Duup|#$kTy zc?i9`z|OS^ufE^gTLZk;3|{Jf$@#s#gIOCLao5|Uc&`D^(*- zz<8JQdwX|;{2=S5t;0SQl8v`Ec>utN%|5UB{NCPa(D4cD3h0Q?^9^EOLATL zes}NHuyyLvuzq|Kd=n;+`Upo?eCfRsflZVhdAMFDFKiGRKa0>F{WXHirA%Cyh zMVODOT?N1~c?i9C;MjHk{c68xw)0!>L%{%%EVJm9zY+B`!@yd*Tul;WSPJ?s9)65 z_3{?#DsD$x+NVOY@l=xs(7O!BX8F9P{BE;Op?3{*4708PuQ`9aZ$s!6+Z=I+eZe0F zzR3gVt3$h|5?+0OyY~~|$#=GywM+4RQfeI3FPi0aWSn{#`kn<|G3w@c{~@;DMwRcm zwdEvjz^IPx{yQyZey;zv4$M8@Qfxes|wAV2F*(T_46^6q1d%Gx-R8h{^VC8sHWA|0{l) zA14`)`Y^WviwbQW_NkC;yq(EM06uK?dCli{_hJ3tieIy?z1c{aff{> zBpYvM@&WoTz_Gf7SKsgM+aEH=i(2nGGWh^~M?#O-=$O0174LZ9nS6l0tI;ly|KErF z{}nUx<79a~2l7X9JKDOwa};MrCf?rU1N0q^V>bU^=I^}u0DaSef40H5*Q@3OteuYe z8)HG|7g6_v{$o)OLEQ)SF4SvLFTyd56P@zxC<;HTSL#>9>R}rd$9;D>zo&DLw>S9+ zeGlRIp4zX0e1tx%|6B1Vmi6x!`F8>KWBP7|9^u$=-`%8me*&J#N9aS0vM=!a1ASQk zw?fV_h?DKt`yqcT>!z*iyI*lG&%^~LAE6J=Kz;uDyS)F0(04EJ@q9#uuisR^=KTIX z#Ok4&iev7c=JzBU7npp6zBM?0LBgx=_xC*kJh4OYWIamL#C(Ll#n2-*I_7S^;@z5w z3r#*kAL6~>or`@g=|leiihGjJv+Icx9Hy1NXX$$dbuqW2E$vew*|^Z;BlO||B9EA&nNJz>-ibyD~!c< z5oZ5aScYWdB9o5*eAj35|HVQZrh+}W^-TR(|F>e1!MD8X<;wVYK2X~nan~<%ILXFE zCLf`HXW*|F>dhe^=k4F`Wvz~I^wRsTJ0Ur#Kk5bp`XUZtbc3lssPUG zd2zDWYd_Yt0gDQ49rme^Y+P*e5r7Yy&AchR+Avj`*AD1-pLO}yD|{*{G`{zL4fPip zH*yK;>8Qt}K7o2S>Ww&d0P1e2m!h75`dd_ue~Fg=;gzmm%+<=RqrSsF6*~90*yJPh zABSUGYQF~Z5&H4_zbo}rc-*u7YVr~Ke+oUqv7^50|FPgfHZC^#2>pM+v0_n}x_*8L zoGAHx!u?|M5&DmUygWD2)?uFt$;Krn9|8EV+3VN5`3U`3|F?1jgKzJbdik91ml@D2 zwmIfbo;64|E;0EC{nw-2&dO^bAEEzuz}wv5Sza|v#dv?p+US_O^H_#t;}VmP(2wT^ z@XjU0>)F8BCi#2o^*T0nClWbgS@&Wp1;+XyY zU*Xk;iPHF3|F^Q2b@}6vgo$Jv`fJ7wM9}>n>c8;526ZaxCa8Oe{G`3oIE3dM*ha;1 z->u>IbnbDP$wwG~588jd_G=&?p&#r2R*tf)*lYV$!$idQ0O2ge*W5pWsgP`3X7UmGKL(Cn|0n%w!$hfm9l-j( zmEU7se!prwhwY@fT5NN~-N2TLk9FkbNj}0B_#A$5|G4rR$Uhj^40zdbW5W2LVIsyW zhc2N+_i~{eSVW|ED|O+Etf zVY4^B+b~g@SFHbAdAPy1$YG(z#5(!65*-^$YrzU8$=Kc5brU8v`yo`m}AOy-?)P)|TT0u}ztd$8fX zpG*7C{FQjdbB=QBxbKc*6gu~~(&Qryz%L$X*M1G;BMe~u-^z2!!M;N#n?Xu&V=~t}(TX|7loLs+N4EeLT9c|sf#cJ0@z%ls<1E=Ab zU4JM2YQsb6entNO%Bu{%?blZMobAMO4s=s-%-!|;o@C=HlaDX}zj)vXrj4?nzu#&eG%~4BQ7jVxwd3?o_J8%>MqbJ>ycAN%M;Je=BjlQ!#ObL`n`2{%lmS%`tbg`4Gv*RVE){ z0Dken<;rUyA7S7{;5{m8885}FI=qCp8dYp`%-wRudo&YQn|y>pJWC7&e*br132>gt zkCWx~ZN{R8g88=MJOdn)k1((t$L;U`Dnr)cwa;S%SpTI^u3nU9Y@&EBH^5bNA zJpuAZay#0(K|G6~kZfFM@(~6P$1xlK*Ac}!yeVF%Lx z{=IVSxbHOnk8_XfO+Lin3uqUJ{|_SmKVF;P&TPNl&sfw@FlDYK*|^^1BMc(`KWO9s z+OO8(PW3C||Kl>I1o~ASZn6{4InXWm)OSzwdyeJMGP*69Bf*|^^1BMg3mc2@_+A;ka3$MWN3d3^=)i@60B^Ks0N|L4s|7)1Pkd}o87nzz;AC0=Q+7TX+i_krT?41AN1Fa)1*Fp2*M@(~6R z{~!Op!Am_4<<>AsaWD zJOtpwW}jE<@TPc0{D1sXgP-D6FMi^62CCTRm^+RCLpH|$Gk=*iY=JiSpeFJE!2cl( zA^typjlr|ykjXwvx6*eHDgIrVxW(i_42`2*^8G`?pZVT(XeRJx8oX4$=KSp;`1fj~ z~%;yN1MA0 zVGN&yW6Ad)34iuF-WM`*6$Y-WoWDPe?@?eg6-RwHd>Fqc*|^>0VGN&(V}aiv7(Ns@ z8?#IhCwsqQ{ROb7(AEtf&+kb#ZZ~-tz=zE~ulfA_;okuNYpg54YtG*vrt3;n>>u+2hnbiWE}MU{o&JqS77i`^NW7LP1h0P3u>cd?k-k5tYhymc^Jdbp z8m>Xz1oddtgHiWFy&Cm=k)706vJ2xOY@_11@1ErMbnbD7$%7b1e0KPxq+fl1fA}%j z+sU$l>p17{4=;os;n;ECNz9vM<4%(YG5itQo$Egj4$lIPe5V=2$@VM04*(Vw+PdM@ z{GMdvPLl^QJQv5F^zRq@1$Sz`Sqc1avaUeCHpv0v6>|%8Q*q4Qd;Fec<4%(YF@k69 z;Rh35{XB@_w}B_)OTgZozdy1r^oWg)xEuMr;$i)Im&t<|DMGvFlvk7gkMQr5RpMi@ zAienWOfDZ{1lKGusnFJ8p9<-SyG%X=&I4Td{O0rXM>d3xAF{3hzvAc9_jV&+M->|# zafp4v{~_>AKE%j(fd6{JukUA%Yy&*;#{%}|{Opnbtc{L19O+U#tYhysc?cu>0`DXL zx*aJ8j*Qh#?L?42&;h`w8m5@qPrA?A{9XaMb-#^|}zYK7&`%|4r0> z)<7c%182KdhT{Ue7$kJ#v_??w(%JglSdF?kRpr{P%O_XkFh|G!G+!XQpE z9*z7O@`ti++B)o0A=$Xc)gCWWMz6HF*#t7ebHN=$N~66%Xs!drTh0$en1nZ{U7G{{O0L zja~LRLD%u~IPe$9i~Y29Bl3JpvT?7;gBZc{*T~5puX*zzMlJ{b-wnQf-ZcM8|5{ShcI$8@a{2qDSLB%_Xv#(Vxwd39#CGfj=k69A&e|X zyVC-^-Uplq^W$W%S3Fk%iwbSs$aDOjWaB=QhcNO0j{V)|HQ)E#BTobWDc0p*uk|^< zdt?#xifxX$Tcr3;0pH{yjI2ew>k?l5@3}`70PiJ(C+l6BC*~oH&=@N=I_6G%SdxwV zO&-E1#$@o$#Xc8|tOm}4!O#R z6D+TKxia2Yvo<>7Zgf+{!#ef>lZPdSDz~Gp z8!c3vcYtH^5P%PxJznkQitEzgBmaNZe+|CnRWDb@ug}`%h`Uj7Nl7*yFnI{0KY*QU zl~+Cg6kbhc%4+N9T3$6w#CU^Q8y#^s+9UQtHXby22%~sb0PkE-{#<9TRgB`TiLN4L$m zv6oOELcIg^Q)x4)uXMj)u2yax^&R%9(7DI>?phec^XKT9sAbx(%3q4_gCVnxoUM1i z=&}sv8#XJ)j{ELt#lt%GL6e6tdI{R;V^a#}NZ`n|FXOAdeoP+1=&6vO&bn#quup|# z;~|rWFbcnP^iZ!~ZI~wAugL#jUCp`#-}bBA6P!;sin$uPsR(y6hm&lK?+bFg-izZu zP+kLh2&3l%Pu&8KR}IrJuQx!C*yxzMs~MYQ;~|rWF!}`A9nQznc3lY^c`o&NHF*f5 zxHd;`V0qd)>{B7xc-Z72jKaqsz0l*;hH29Hw?fAV>+*TkFb&&@xf;5uxKZLx=5UgY zhfN;B==(T!rt%udLl}J!c>X$anGZBf!+5KpM{IP=-7>}|*%+~f4S8=v+^-SZUBY{5 zyPgHkZpr5p#-U^#Jzbx_%eZgejCv{R*{BOp5xe*%V!5NgMEw!!-%u|@JqPtQ(fOIY z(l~(clSWsuHrmoY6*~7A{+ZZG?cl$SKJ4|Y4HKp9UjrTcvM#@0HGV`qk5PXLw~qP_ z`&39a9x-_cW80zKz1pt{e|A3m1Tx|WWH|rdjt?595!HAl+>N16Y~?;2levU+#3Lpj zVGMCB^gkCn9*trB-|C+wpHJvtUC+-rTQe3lWX!RxS%zfe5tEMqeAw>sYr{1ue#emi zzxpVHZ^xr1`JC~~p;v5k#Nk-E;vbcXM@>G$*fiMrzVaK$M;I#s-fs<_f65ylS2vF!6e?zv>F5jdyh#mPQzj*URRliShOVV?@g#-k=50r;@l z~(!65*-|BN%mw(;rc+7Sl2)$yPBkslyRQz)?@tDa+7@L7(+bOSse1tK?|5smR z@GP$yrlEN1=>5>MIV#qVj(&)3A1c;UjuoOFi+Tv^j;Pn7UVtidf++r9U+I215>+^M z+;=jU(7DHBCLdz#e6*`c>@od{^?$3cNIsu%zvy~?=Jf=|qK1Nb0?UwWJZADC#_;?% zX4n782yVkP>3*FK{2L9vy$Sz)%E<0a}(sRj`8l8tvT`3Pfp{u(>WyI*XWCe7;&z<uh{08JBgK(Z2S$Ak1)0v z?Pe&ifqaCqyMgzN!IOA`^uEbQ7<)Erqhs!53@6$68zvuN4DtW5^GjJ_YJ7hbIJ5HO zB=Ll?`H+8>+tJoxp9;yw-!Scy-}#vzH*BzDRHx-ap4 z0CZDv%$F-FoO>s!EigJps^39mbR0rDSmJK8$zQz6-Sn#o5Pdl&6i`@CAm*Y@iU4mv(y zT>)Oz@dd9t;Q0W$sW{>e`&3Bw|IzlHVRjTp*S8717y-7yWE%uF@B$`C1QTq)BmN60P$ z-kc<_*}nx&mH?^mH)5Qa*L~6VAGjSIP4>PHCkr?#9{~8UImxRId_7+O2>f3weD8jh zz?a@*hhZL>y)9&8$XbwQND1U`qC2XeDqjij{tnwob;;>d_BKn|KE)56u#%zU8I8S#Qeb7W|+HU96t7u=c{~#?5ol4z=+pm zK0@}9z>C&ND38w@htm5Kvj2{L#74v1o#F7tr)+`BN65Yd?TP}to(h~jm0crnVqUR# z1Xxt)XtFQkpGnsisC#%{Y?#3h?RzUf}1@yIO2B#2wBBAN$6OR6aru;^OQNBVLpH6LKu@ zPE>f__>kV8kh5uQqap5cHgI?+0#D^5_<|MB=;MKh5Apd{H1>9GFR~PUSuXtBF+YE7sbHT?x@?y3BA9HK)9`Tyo zmym<~|1&OEcpk43@Y48@GZykI$f}TPNH%0g$eE%$s-I+U8ALcXoVIJ`xW2K1B;4a%9%a!x@%Vxw?(g2THH zcq$(u=LWPpG{Ebzz{`8|BUCk zufX%-CKSXg<~it_iec`q=ATK|ma2S&oVQTl8u6OkmymM>@LprxL>XX^DNj##jx)_E&xr; z``mthnrG$=LVk315$2$?YX)#sK0?m7sMGoX5@BY{N5C4ym>JSn@_8Abj<*qp8T3uX z5O+AILb|qGdYdYS|MSSgSG{jx*Ar5an z;Hi9o+~ZNVdh&kF#rpruO)}#UuRIP+$MwF0KCo7jn}wf;aV&y3)1`+|`XpZ4A##(_ zkhYdD5?$;_Y1I|Id{5nSfs<-X{CAFNAyoyN`m*0mfDk#AJu=0C_W& zS|+hghyatl6Ljx~-mZ|xptlDE@1eYW=)Q+F8q7zAw+N}a-;w>mb-p!p@8FyYUAwJR z`3SjJqAvRWBan}fdpLCdDE%hyt8~1ddp7zJjt$>CvSv=Ywo>II20 z7%$Mb;1hS#9ex?`RX#u-^B(bE-rA9*5ikxdyUG zbVv1*?&En7;n=Y6W;%OoQ?^>=Bjo;!c7eY?kc<5PnJt;^jQxtWd0Dp?Q zkB~bP_0yBjOQv`~cM0$%776%ucLt$(OWrTguh?eDcQ~g)y0$vXNB9+f|0lHjM(*F# zMmXOV=PyNmPR9Rvi2r9EEilP(DINdkVI4bHY&OJY-ftZK(J5Qw@)LCYkoRl!ds60p zBVO~cHjlok(9z(W3hCM!m4^U4*qr1wQ@o$I1^STjEx>C!-p?D4e#I8%3g?1u&4-T9sf+ac7nN|)yh^;y4)4yCtyOsld079=`;$DM-t&U||C#q^#)7G(Sykef?Y%|Q=m0U%-wpQgKlL&(FLxwFwQcegsc7lEhp5b|C_yNLl_@%MjczMdH;=JgTi z-^K0dX!0I$IIpK{oytSVyA^d;CV0)5hmiLm@IO%anpc&FkcW3Q`le!-yO;Q9(zSIe z413H?#ubo}rrfj{+L&$p;E%FM|kydm{yt(6phm+2`W4-X?B0G_N#B<*#} zLyU*`-q~n~yL|V(0Ca7m%0tMf_l%o+dN^4BpC#}45Kfxc-O;zK9njI_%M^@sZKKLV z06uJ1z0QYuMGW&jfS|(ckBPqwM{AyAs_E-@Xp2K73=@Ac8Go-@5>T4R31Y90Q4n( zp`*b$71Fg$Dh~npusOl2ULNv!#rpp&H=Rq|uWpTG#U%8(bIKG9LB5B4oHB)*Lw*Ut z`fA}}a{Z(BNzW_Z)s9=kzLR%2UAt{kc?kK4i}Uw(ehuUymZ#XS z7o#8H*s$-;V;$19O)3u||30)kH0n={16co`b#V0i5q?#92>I7S|6*=OM}u=Jq-&d1 z9zy`ilh37F zo?)D+(0`iM>1guZ_YcsuEh-NoAM0BA`tSb=uX=gL=k;aacSP3(ziM80mESWy-qq-v ziec{D`ag7Si^@YNK#ZAxqvO?Gzh^Jj|7Xd4n6%d|&oJIn^dmMJ=5CO&N!PZhJcI%o zckkmm-!82G&pIah{fPTD+DA|0z_E}QAP+!pf&3dX9rBLoj_N1Ifr9mbwUkllNas}O z+HH%|<@Khc| z0lj}d<2vvDD%c)4GR}o?;`u|tK8!^j2!=EQqWFBAFrdjtQP=(=<%VT3^+1ohj7xoc0j+D)#+#oWDFx++otj$fDfA!yy|5lpVwC4 zKO9}x2wvU1g6%vD{fcddxjTz>NY}QjJcxoj(e41pYakDz;0WN!xSq7vEfdl6SwQ#f zrjRB`G2~##^^gl71CZAtPeAU${QX~$kHm)m$tPi71rd%7`|eU_@6)hXy5zwC-)`z`aQRY z{GR>#Ao>;C4EyduhmZa99V!o^U>e%>I==?;APSKGKTF<`NqgNg5#zm#e#Az@+&$;; zJ_Mf1gDAlF&)}Vl$LrI;nI8Rq#CuNVK@_|L{g=5N9SzQ@kgn}ec@PE9p-$)j3$J>a z$mjJf^nv@0O5**pr~IDn`~v-oZHBq~g6l}vcB(vxf)!|Yr{gt{2T_3h|5*~V3!bbK z$yKU6h=TdCjfT0K9z@}G zXgAIA8pwkvME?KmEa^6BZ+c%w;U=+-hPW$~`2p$LE|mvSxCh#Oo8+}{UEr*f87Jbk z5Z~(piwYeL&Z&^D?NWIVz=zF=@qL^QytQ8ok^et?Bkn7}>o}<(UNJv#wi)6M=Tu17 zcBwpw!WP)MBH}fS z&r5n=NFmu=&lrY%cRc@0y0%BHL2;qUgZe^Xu8@<1p?k@Vv-FLF0QN<_GATiec{L9ZtHoN992jK85<0 zh}UEuMB(MYD^hsgxSQS=QHWT@*=U%%+gOKmZLi9MD8#&|@bCby$p4>RnHeX3ULJ-1 z-Q13jrtndRQwbcE2T^z%>U93U<5dUV9H!jlQWE=1$(>q-%Rs z9z@|1)L#_wn%oyr_yX{{q}$~En%);t_!0UM8x3>!9_x^)D~NnID4mSPC;W_uhi3XTC^_u6Rr*Uut?V0sSn$y@*#?_K3e#C(!WL6|2JF4mcV$F&W9-a z9b>V5go$%1q-*{t?_?N|8_Mb)Sa?Efpm{=eB0 z2LyO^fg{;<2;?t(J#?gVDx_-%R6YdoVRMpK9r${@BL9E(6z(g)s|$PyzYHR_8R8D- zf(~l0=b#{rX!tG zAzeFBVYY$iX5Jg|2 z{_Kd?-bO!Sqhan|XC2bDhpT*uqB&?6$p0^T6*v;lCV6%H z`T0HaDfHjwzUgR+K6NNqB(-tXqdYp!Go?nLggbAZ-aJ$ z{Qn~4|Ib+?Gfp%wD*g@h#eO;(oKqoPdxXkID8hG_MLPfA@tP^_EjH+5U4`%QI*u!N z9C``;J_`96G7s_%u3=AzJc81}Xno>&DW-R|aBIkSIHy9_ZjV&?5XA?g-ItMHlW}+P z=FpM#gTQ^9j=PI@1%_~J$alp%IXvuVKT_pG6c+(6@b?Fbk^eu(?HNyuckcfi(DPEf zFJxEln~ro&g>>zaDjx#)usQL5K~L#F6sgCdV(kB$BXgVNI5d7dgD^hc)y_6U+!g0K z{OwcrD3uRU+=sf2BVLnnZ!z-!=eV#hX>U62Ev`d9VxuAMimMzR_LCo_@*#>(MBO&Y z@x2)N|8w?|%Mani&r2ut>$n{qO>w8g*$X%-9|8EVImv6LxVISj|8ovh_}=r9j(dxb zLBC>~VeXD`_y?x!(JCLH_%5_NFyb{C_ZA-syc~t+jYH|UxA^MVM#J36T$pt2(JCLH z_;Iug?lM*KUti z`3S|Ap-%t(0XGh2io1)k|8LF&?kn)T$OFpH3+6fKn~GuIJ;Xngu02}iBNTs#`o74o z$+)}te&DsRZeScr$KA!RpdYc(uRMx%-lTCS7}s z%10<+-XmU1Aa1`Ob2r=JVL$n?Dj%R^Gqig=Fb>TC&Ka3; zVqTXs7Bv*iI%@pqzWB=cr3l+Y{>+VtkJ4@(YDYhBn4(C)z z*B%??18juf?~QgJM!Y8D-4g8opL2zDn;dr~-sSP(Ui7mV@&n`(^oy9cWGuwZrKE>Z z`XqZ1-xmwVhJ07DHDl4W+v8mR0p+Qe9Ex^Dm)jK1692>ZARKfqaOPZ-FQ8jpTEr@*zr=q93u*Fn5Cv5Bup)RQV94 z>!aOs0bY^+KX(<@3F1WKVCgE*U&`(1XmC!2bnQthAEIOs?S4q|nkn8dS%E&*;=Yp4 z>n;-SlV3~e9VxaM;tuD6zZURSK1Atww43gp7w|;aujA0twSo5=g(v%v_Z*oIQHuE9 z*=UHnQdu)6U3;?1hbY|-c(bDZ()$`qvHm}I)9Cl{ewPS`X=S^1K;N=L03S9hUZbAU;kIw*cEI0C;mbZErzO8ncQQCvLtb-#| zzJ8C_J%A_IE`HR!y5%Xxn}B|#ogwZ@D;ys7(@#?Q5T(bXZvE)`6|Y$TpXFwc0WIc^R6PGTO?wUbmnM(LGkH{SU*kdIM%IPeZuc$#mwJjHlt z$2J=F-D#{ty7m;6k5PIX+U*zhr~EnzIPP7P@TGZ(z98gjt1vcNY|dC@-a$J zL!Hk5mpfN4Px-te|9@^d_a*nQ=G84vv7MM_p>HaNxx0~nCS7}q%7-Y$`ebR3<28^E zQF=Y_WIZVPytw5l#zTDXY&6WB`(6OL_7s&5QTh$q9naU|+lBT2xvkOfM~p*mTL$Ai z3w>ETpra{$*4fpXvZtzih|(#j)A|3xt6rY+@sa;Ow_o9FUU!k-Gd|`y=$ndR?xyq4 zq-#%A`4E_jgLlWPyMAvRLjM0;S=&nT>XxTgV0Vzs~exmuVt7!qHo40-{G7J>Dtqxd1mGQ|ILFP8QR``vOC<72%698fXDWtqJDN!Om{@-y`PQ-=KixmRZF zH-2xI{Q-T++65gA&Z&^DJx%3901q}N#&^9uDtp(9zxkf=9w!! zUa|f^_koN!X+bINlW^@= zw=8`XeQyR?2eK;UP>6(%(r~msiD%5S9Jhvj*TZ0R?e+|n2T^t*+HLFn8pwkvL;nBV zmz-VncY3v7-F6VZk4{EE!m%OWl^y5su#f!=l?PFF9qRrR^_PBcmm&Xuu3KwQJcn+1 zigEr9eHpLlXv+TXaNYop%7XwtI7mD%dU?wC>si2`7F`$Y)P8l>%lMe*INJc1pvS!DtyMFIJM*ja?c{kxYM)2yErx*|OPiLcH?rwGVVjugNDi5LTHME-; zUBBWL>;H4Vi+-QLNk1=-Kwq9;I-0Ua9L{&ZQF#bux1vtx|I72Dm#2JQk^et;uEN*6 z?jgTtJ2B5e-&729C-)rb+Ot$1LfK-}U+8!ZKLf3B3Qh5+%U!zX{{Q>c-ULN!PIv0JcDOb%rYrjTg9O2Wu@@sBq z*mpnk&!lV5R(TNRW6|zO=huiomFHHr9C&U{#dxyrC|9ZSAj)YDAT}EEUHKS?_e@~xrsf6{G| zR~K*-9^!jvqap6fxX4`wWCD3}s6lCC{RDukzRUSn71E|lA{F>YkQhpxntzzB4_>kTYQjYlEactOkvSv-X_FR<* zQT`m-RR;Wu{Qr4!y+NGVulGRzM!p_8n(}*`T@Aodc@X8-qVB?^UvhBaye9X9ls^W%!xf%4?xy#Hlwc>>|vM`DfC#=czo1@~NoP>;G<~ z)&Z}_E7t$#ov!Tkcy$3U;p1J6z6GDSlXp1j+VfN%LN0;_5XR7WX6f^*NXL^zm(h2(cqj4>Du#E z9z^*d+UfOw$Eyx_SE&5|ieI4*H&5dp@xkNHZRiKz!YsgN~h(zO?;JP6>!=Hz&!18@D@ zRO}7>NBNos-+ON4g-!GNiX4d8W{5kSQz2b@fy#rZ=tbQ|5wFR8Ar;8~pC@aV0efBG zOL(;qvC$BB6_pO}S>UNWh>G)2w{?J5`~BF|QqrMGXbB!{NM=vKOj62;jr! zB(FN~^>}Rs{yPfaWQ0^;sXvE;w}B+RQI!m(lBUFz)p81||> zjEcw5t}x(NH=@F^FfH%X4rQRI{XAh>8_xcW1Dr4` z9z+G^Ullt4UwF-!2T_6i|M{D6UxKgiSCt1*xd!?b+YE7sbHU#vW&fe_AS$;*yJ?Qs zKpq7CcKMk3@_l*0-gMksxk+rJA?_;IcX(R@Pvt>W(pVM9|F1;;|9qi4h!fqfm0O{2 zv7e3x=VI5kz)^V+z=zF=@jc`JWvJW|`0_pu@S2W$EAg&&wi)6M=YqdW%3h-K5Gq?> z=Zc8eWZYZ1Gw}9i-GII6xVQ44*hWL#Rqp5T_6DBHL#R9rb%Ff%xgXL z58`%oG?n!ZXMfSch2QjbnW(1m4{I|1?>WVf1nci|MRP*=fr#4{a*vd zxrVW*p)JMfA^y7n@a zhf(<^>RTeeCgbkP+n^)g4F&v~j=L+LLO)`oVeVuuPP+Com4{LJDcYTue7{sa1e_!I z8iP3T^ZF|EpW=3OG?lON&!lTFQ+W`TkD~6*B(Is`?#h>dFZX`ndEHemjCjR72Ypj9 z%-uBpnRM-CDi5M+4b)GLcumILmG1%XOx6w9n~u9Hm!Kc9(J*%l9p0HKd%4PksQel2 zrUZEX5;*5)#vxu;OoHyskmZoiA#dZELJU~70YuivrGwG>1g}-A0(S`m(2>rm(6!sk zRUSs=LbRKf^s5*5tM3J>sE;eSuN3Wnui6*-pGG|4`!4VKNypz+zeYRZ+K?}CF4uDf zu1Do%REVpU4?g>v&9fsI2Zi; zfv@r~s%lWTM#N(>-mdx+@E%uq-aI!QZ&&4@AF+{rUG+DI_jt-)sq!GIj)UI<|39GW zK;X!{Jn&q)FKX$2Er-baosM)ac0C6il?MTQ*qr1wQ@mYO0{qvNogT05#YXr?Lc})1 z+#TugUkAR*gQ&U!?Z!pCCgbg@M&P}t@H}4A@pjc;(a)}s^B^Zc>L7@1t8N$FQT-%) zvA*CqHsrgiQ=Pr5OqhGPjuN?;_ z92B^Z)A4o{;`=JG(J*)SI=opad$r2LsCpOejtlU57jR^p4C2JRJ_CJOJD{VflJB)i z*IupiFsklF-Q*;%nd0rLCxO2_6R+uby9)Ch^i9PucW?5~q-(EMc@S0qLH!jGugQ43 z>b2CE1@dl6+UxQlX#Q7)_}LlZoseU zc)xlh^dlS_@?G_M4)3?XQ+W{8yQAH^NxxR(dx!(Y*G%7YSC2&>J8)kCzmAg%;uY^|XPY7Ja88AE?X@Zoq8e+iRsV^2O~(7x zJ3_}ztJM5w+|D`?g8DxIA~qW0u3Fa2N!MPtW9rw8j`>@41H{cq^?axr>;DV>%&j!9 zF;2{D9`q03c7mD5Ka;M#uGrzw_3Q%~r+AHfN+&{i_}RceSmDciJJOO0>KF4IXPY7J za88AE?RAf)*5)(vH{$Z@|2sI+Pvn;DT%qu*n`EaQ;7F1L}N>^c_G%kAh$=Tu17Ucay672i`-*Cct(c)uQnKI*tH zeZNNdQbG8bA5@EN!kxUsN!MO~lj0TM1ymPDyaw*q(}CBf@H~6d>r>TO|93W;YU1uv z)*)ScgH^mvMO{PGUwS@LjrIQp!dJk5ZX-Y0^)Tcr)~6$#Qz2b@!}f~TOHrrS{~be_ z)~Bkm{=eWD?km7+dVQ+84EQ0LMnp~f%eh&6dlB-RQL+O1P)rjvM$EKQm=e`$!uDxMU`E?L==SBS~ zzheD=f!uomzq&*Mvg<3zG}fmhol_xQJ9$IpSA0)V{bKTY$+SLHJso{q%zXv?nqD8O zo{N6n_W{+!-CT!{{pypCOY>SoW9}0XugUeH>RG^(`!ir~dVL7PTx6rEChmqE-c`W+ zGR;DTTN53CA4!M09xG$TAQ)YAN+Yn}ryeml8-ngp6k#15nPeVOy zPx6~-ou~%;{}$Y(uEQJWca;k2cVmd08R8J2;!-z1bGRFvMYvjOC((_UL3ar9Bl_PD zG8TgQM@<(56TML{#4Envg{@TRNas}O+UoVE^9&i9rH>O|J{pw4xue(bT|qHS#VY zU3=4`%CD!RZnNn6m0z*{Z^8S~???L8ZRjVv1|Y56j*fIrg>>yrpDSK5|EkgZ|J-{f z(>hTN_Wv!I&V2=VO|KKxoQ!_OHd8~~o$T#*Co1^u4dTyVCR7U+NUe5u}?CAF+c}=eq)m#gG8IS2`a88AE z?afmaub4yB=>PxYc+Ip6{Ab+FNf>ykZVfqxb(gUNfx|)gb?W;Wpe?U>w?0DhQvR zd9lq9cQ~g)y7snJ6tCmaZhFLPa-C=b^8Xj^B;E3SbKU`e&8v&ryMzS7+cLJ1xtkyy zk*>Y1HMK7HK)llXHn8t*0`mVCx?wbkLxC^h;QM7@Q4vg810Y>{+j$O$+F{*hg3kYU zyy}Dm?biv&|6jNt_ba>(`gU>+^^144v&~EZcQ~g)y7spDDY@ej_fD7q$x=Mw`aL}4 z|1Z@0*?nFm@Fl!lh}g*7;eYxH9`>`}UZQx#+-1W0$#t3u$p2rM&pKk)NSuh*3dW*_ zf?2^jq-$?KPVssO>UI8o#H$K?Jv&Q*AHR3-y!gD1V-&Iz?`mh8a3}9@(zUmLp?JL# z?Z(Hva^UOXH32V?%>?4^aAz;}li#tw;`KJv?HAy+A2{u-6XI0@ zH^R9DBJrtUUgB`tfzz&dJsj;?lk>cBD)9B}oCN%d3g72-Jk_k2gg!Tf;2kxg2(mw9 zH^_;Q9?>1uPqH8HYR9daK)$2CU&4C` zA{?6u0ly;uf8i-B!HJ%iXBmqc3g)v8=M> zOW;d*UqZx2Gl97K)Zt-2`(2wUUNIM%a9e=akAQQvvde!iC150+nUF8JonX#%I9CJb zK*j5)X!lm&c~JqcXXn3we~ZHRd6j^d@abJGwwVdUoxHDs&3QoR0*cJB$V^!{|g^l z2`;^dXk2(4atGuZ$ajzrAg`j|v7$SwpJeyekWCqdIlws;x^{c___UwF2Ye9lvkHJU z@3n~k7e2#%h2G;502BVM5aHU8FL5sT&j9~2DqfvQ#>LruH8Q7k+0vwtAdU^_aS>F z;3d31h}g)_Ky9bP!#?tRW~85&+UwxAz`lsuHsDB%5yo-jdo8}32No5L4WVqQ7m_3+LB zo{V83dpUgL@n9kPITW%dWJkymkY-3ZlFF(oNyCA}`A>Y;B z>g>fn_Ip24etivfje&9Rrqmb-cU+#j{~SudNH~u`WZhFR9}yhr+I#=4{EGb-wL1Sl zdT*q0?`wYo&d$m%?|yX~`3YwX zV^KrK#5onxwfB9ZcwG*hdC74|Cn9J&>#+VmxEJ>o;MFA}5dOxoZHBnRx!~`WviI+; zctu=X`$NR5T)&5h_5Z>B6`pTz9PifQUF>W$#9f`67eLqEKUwigW7VSM{aT0j|KOo3 z!EyI%-R|gndu~TZgL5jRYwv$G%`5O>bAZe#Ayo2kz<$9Uk^^KX8HK z^>ow){{C-W9&j30f)nvN0R1vRt$RUqNA;7Q7rd(-x2BGKce1m;J7pi-Q27;caoyhW z^OA^n>#+Vmc!aXo_iG&Q)?JK#gkw`jzB|w1VITQ}Cn&$-9bOms`@?lu{~tVlB{-2^ zuZ8}_+>VZ>&aMAL*FJcY@+;Q=>jLZlNGXUnoOpi4`v2e=3g7o@9Pid)e&B2~b;O;# z!%5dZw7TLIadBO|{x69P9v;^J2hUe{KCf}STlX~jaqI7O#NA`8L%Q~%PQ@$cLv^PI z#-WFSbLmQOB3`ks4lF8kG<9yBAG-FTixjVqq3*80IFupYt;72N;PndM=QWOZ>o7lX zwwXHO?nBlgUHj0YG_Um=p)Ov3AD@VK>)r?6Z3@rlHI8@d5MMhRO&xJ3lQz<|4_Bml zt=}DW_XT+U3OM(!1c$~)8V7EHAfB$94tXbK>JNeJ0ohb^NA(lqK>d2am3cQE>6{8( zyM6d1`Wm=w1nT-xinXa!>=C`i$MQb)O~g?|SV28+=td4BF|&je7VF zSX2ZvkAEgz`$%{C{sKNY58PiF;{JN<{~MGTA#`8GaesYHY@4Zv?{H3qbnPSWD8HVB zx{YGLCgT2j?Ef45gmneaA2;H-zrGj!h>fNm+|_qDJnUzGbXUdewW!-Yz$^Cu4Sux} zoQPM<6@W#Bj;8)t{+V>`qg9I64%7wq|BcTO_t#_p-{4H{E5z%cxQ6Z@x(CHJQ%~Go z;qYey{~5*W6R3;#{{fZ8JvA?^$Ns;;g$mE-HIDo1F*ekfL8d^ihv2@i{}l4N=#J_q z*?T8MI5zdZsphSQJ3ETmx%l8vHx$8 zUT5(A8pr+h)6kFDXzGc(cN`wp86N+Y;uY_o`fCHcV*lTwU$ai=xs)%8$$wu#rg1wu z(m55owwZe3Zmz@M6!=%Ad2PV^ zpg!LJ2h@?z3-~#qdgtr1BHkx|kZrI^rKl|f9r+IC__tf=M1H5AY-=ghS zg5&PjhD{iY8Zsu%sgSOH;tz_~Vbllq{po}VJuWn4p%0n;1@2c#h@kgq^#u@&1=Sb} z8dd|w5adVvyf0)Y$d;&k9U^mAzPSI{2Y7BEu7z7ezQZ{cx_0}-S<0`6ph9Oc&v;JF1N4`)2u%KJEU|HuYy!a0bs z=z;|EAig%zwNI{__ABsVb8;M#D^A{54f_K>SJ~;!2i-r0Abh;5oo%K8+~J%G>Dnic zRJPe(eZLb~=Tl@9@Y*sOU~S1hywN8$IN zk5=wW@ZCNprzI7Hk9W1R%`^~qCvg?&+NV@LM8jm%9d_`z2$ini!#f^$GXDtJE6ZeT z??vcGY&6WBd}mC$_Gy(5(SY|lc<18bApd{Skvbk7SvQ@t#6IVxwX19%U8Mwa=)0h=!SHcN*9Eb|L?N(FM`( zNAfD$LKx>G=s(5n=x7=~aySG<|L=HJ+d_Q&mwa9^k$>|G$ym!!zZa z?`O}?vTR0nH~t#!#8yLG;+zWgWuH~~5siq`8$OSCPUc56t^=JX6rT6|$g&yZZ4ujS zh|9*`Iy~%af7azkX#X{CjDDZb+;23#H~tZQ$@f5XG&rY1y7sv!AA;=tEkx)4yXQqM zllieDP-S{_$hkfkNsXU0rW02b+S3|xP{ZacQ zzv5l(xHarMc_-4f+vimtL?hzz#&MBflX(!06JhUcxzgnOMYe%3-)Es8;n)Q|z<4LyLKx>C&_9dy>1Z1N;cy0lqw*kt4-S%kRm(%Z zUy=VmB$p-lo?myD8sc>_L~Jw6-DIvJUHgK{gJ?ut+}IuQD%bCg56J%?!d#F_l2=(C zVtXG%KVqX{?qrRabnOc&52Ep1v^y^9Pw|TU|Dm;_-;aD=(s>Y#&p`h{ZbwIhb1I~3 zUr>1vjrXEX=l{ELNG%WfydwX9Xanvmz^g0|v7K+CU$M|cLT9!Q;>?$hrF+ zWNk<)W!BvrvOQ!o$WbZtn>`^eK9Ju2ho5*}ny}Um+o%}w9nPuHwcD3e9z+v8TQ5d_ z75?<|(uDngL+*A-J}O5i;FULE5UK=LrrDrf79t7}VbCTCgc@Rxl{~v1L zzQj(qju6?&HN;~LL~Jv}9nPtcu6VJ^`WSpRRr`u~u`%VC^|*JGjI%hy9k({wEVOuF_Jl?Tz(fjV#f z-&v>vUeB*s{~wCqI~WIjUgfSNUh%F*-&729C+~35wXdi=h$gHdH(~uhM#c4ecv$}* zlJ{@O-gsX~6XI)Uqhao3jhb}rt11toX)4+U*58|u|37pNUvC(Pu4@u>4~H~C${<*i zXu1G`^~EMPN0lB%>63VU7;-1~Pe(eZLf39zRe2aqx1i4Z`vZ<)6>xhzWBq^V67Eav z_x(DaYX~3n9P~}au=~t}(4_(8$A->~%Ax&6|cQzXK zom>BhuAQp#Aeyj--4yuy!%bNKAG&EJIMMU+74)ZZJ35*sxBd@ZJ5}XDG-3U}$y@(- z7OH^P;}z@wL-#0rpH~TRiPyOhvCS}db6JOU?NpTq(flj4!}@=WI+9nc{}0JM5#lx8 z7t&1rbL;=i-LS)ZIAvc`c@WJzqTSSOxze)>>;FSfDZBjlhy;u~r_7OvW8L2tFofAW z#^F2#oG1@My5V^m>cK@|oL7ObzK&+>{~LNmU5C%_u3Q6to418XGeaEWoC@jM*Hk`4 zb2jj?4)6F)>Dt#-{sZvA zdBCqK@b>(A0Pw#Qf|zIDuM&6@ehEZuGvqs*Qz2dZy2^iOJ_>c%f9U+0*q6~<2%Uc^ zJm0Sp_!3?#L~Jy~U9-$FNY}pZ@*gO#rTKJ7;Q#+LWB=cfJli2&C2%C10Z1!fk6;e) z&!lVLQ27wRhs^e2C@;&<^?kj@QJ# zh-U2n8(N|8d|u;y5zQB)AF)xmJI~p>0(dGPqWL+r3;h3`X6*l4Y*&Kg#`)%Zpnoy9 zqoct&71FhDs(grM%)gqw{eR9v75I9*V*lUbUvXdJSD#moWN2Jyu7>16E{B{6!91<` zJ;)29JF1`L*C!#utzq9i$%u6A_Dz+K(L5dPu>UZ&dc=FC`7zkLk+RqKs|4PJ_ZCDr zHtf5p4sRpiseFj$S!fs7f7p!ue~UL?2~OnKj~R;^3g*WSXLI1Fe28Yu|C+u0e`lcz zygk1n|9`Q(D?)yiz?f4cfY3dAzH@AHX7otWe10M81Pg+L`wni0{QxZe?a`2%*SXs1bA5JqLQ4C$-h~k^^BGY5V6sa z?^-HYg>>!PDj%cec+>^{{y+=z{}*?%P8cV8UfLOp8VaW5)|0M%TjgT_A2tVg%@B9D zv;hAIh3~yz#>9)gt)aI>0y*UiSG{}!m(lBz3uG14ECygjFyFHcYMIF z$p2q_?Mm!)<6z_aSdYfq^lvaPSs!zwb#F|W4e)$!@Xi0%Hq%&+wayvPy$re=K=57L zx?e*VYcw0K_W#xAc(dh8wv`%-%@T9awcB@9K1j>ksDB`EUuB558ODI`1=PfGl4fn;rY*N9QPxnFtAzh$al*e z-W1@ee2|u(QTJ%TuS!P#tx%ho?Qys0VszRM5M^P$!)(68JF;eI1t59Ge7Gr>5}_4_vZRrwge zgN*?mGsN4i2dIL4f@8~M$00|zwk5G7g{$H-BJA{UNIgzE)Dq# z=Tzw0?fWVZqxA^X#qs|5M7-ac51p@BH^g@w@3%IiAK{qq)z&)JAzk}{%7bV<6v6!7F(t%n9PhVY7~5!wyVk!uyk#jnP31wf-itc- z&$7Me<*d}0C1O?>C*l?F1Yl92qiMaGe;59?M-+Be`*W|uJyvi(| z?$U*}&mZ68c)Rrt^dmMJ=1$f|N!Na; z@(@~Qpxvp-@x2xK|4U?S4Dl-Q>LloPK(PMRngh8MaysN_2-e42?}OX~8HOOPZLPrpTz5jkT{F))&Z$EZ~Yp0+p}(n?>OFXU5tLjM#H{a;PAFj*^g8nMB933 zcW=P2bAdB{B{=SRX(M|Ub2~a3oKqoP`;p3nXkCDI-vxNh5bwAC2YvimIt$E)_T(D) zwQU{rE4CTp4(C)z*M6k(Ali0DyU$`?6L}DAW1u7Bc7WG(9z@&N*hWL#wQcI~4g{Xc zgJ|0acr%i`wrvC)iCx1u5wF{$@3GuB9Zj3~oOJESDh~qqusO+VraXwY{{wz0_Zzrh z-9LsPUiXBEZHBnRITg~iAFDisHq61>R*!g1<{`B04xI@K&l`u*c?fNY@12c?xNAGu z;Y|RZ%0pnzIQen z=5By>NY{R<@(|iECWCh_`n}nP_5UUEZWp^o;Lz<#@opQw(*_n5I?_26(zTzeJcPCZ z)HQ2f)fJ0dfs@{E({>X2IE(ude7BFuX-Ng)<6VuusTk%?-r=NcKUH}MZHUX;st+C) zq0;qxc;^96bOZLvwhXoxai_DsO#lyk+|B}n2->3J7$#u!? z$~gBx|3+>{N7LrMe}Jz2Oywc8U5mO4lf0_i)wlCb;7?Zg9Bh zuKi5qA+#YbZ96mKRj%K&7wi8^WG)lnRhEYs@2%KI!`w~fYb0I!xynOm!(0KpbMbJn z{=ekD==UReP3IxB;XBs0x40c04bG{MuKir)A+%xrzs+0!7Z0iBA)i;Q|1Wuh`w}}n zUgd>KaZy_rq!w~p%5+pg4ufEgwc`xY9o0{IUg%vd+#2?syu<0*?dK{Fp?xE?!}kx7 z)rse25ca;H?DfV6*_J_mZC?ZZ2*-we*S;$2kgok)?vZC9nCc z@VsCIUNj!H1|F`6Q?knJ5S*Brow}@>t z#9{ju4j=p2r>p#f_5*-FC*n7mf6$Kn|0SO(JkMTPreVBYfFU*-;;?;3hxZxq)c>G>068^|UQtmXD#?V{%( z_zU0tw9QAGJs|WfVb0fnxM2NHKB>=RAu@lVBb`&BYqwvhddr{)Xo*#Eb5ErsX#RhDVk zuUDZTvC**ap}qiMgz*|i>U zR6asG=3njJ{yVvI)iRCGEAs!B{w}&M+*cm2yGsS}`XEGXGtAwC4j+Gy{VSD^&^`_A zu>USX9XZao-v_*{6rN|VEYmQrFQXr^(J*&1mXogiO64Q852D?9QGbfpr-Adw==UR^ zmvlZtJJt=_U*>jnG&rY1y7nuTkI;_!SNns>`&BK|_`G8O-%>|k@_uz+wi2&%A!3_h z?qrV+>DsSVK0?PY(eBQO*JM6I`)9z5=iMXim1P>5FSH*FxgK%>1as~7*C9_p?!la4 zH5`W^ALHkpAe%$hWj_8lA7t+eh;VG!cQU5YwcD>%K19dw(C#sT^~PK5|66)c^!ucp z(eu)=CSy@U#>6=l(zRc!e28|MLwNiC`P=RGg7OheC0$9530(GYhX@{EzL{YK>@ zbQ}V_!KlCV^U|>;aB8F9kK{F-kI=CjV^KrFl%bb&?KdhP0r;>v`MjuQ8lTtkz{li_ zO7eNxQ!2<#ysMpUhPcBy71Fies(gfw7S#PR;x(C%(6JwM+;^Ic=hhR%`|1D7&{2wh z#70Bhbrd)}>}UU0o1H z06uI^@|r0hp#%Bo1H=(q^&_KJ7~Dz4wN zw+ndZC_LX@3493;W0AAbFn7nZ4(ZzOR6arn#;T4(0=ymroQqb16Y+X3V^KrFJlEk| z1RRx*&~ZHKdjq_xz}K_$Y~Ww5@O@q-@FhF(u14Qf409*%aMHEkseFWvH&Ndb^O{(v z>9`ztf&JvpkMX{Uj=Ry1*l3u$+Zda4?e{7lq2p7uJ3PSa&A_>nbwc-Ryf32TRp{T% z?dWK5PK9*s_bMNt<2KY?72s6`z8chmT1x_0}$%17u}g8GYMzb5u&bi4<9pJLq*-xBx|-oGHiv0>jy zj77Tk2bGV|iM8vF>jQrM5;!le1Sfi47BUt!6wHOJL%Q|{m5>SW?)faOq^38 zUHh*nFM--2j_XVX_*H?g=C>33|Cav1eTANzUAcz(-JbiVQ$rl$oC@jMf2n+g&Izz{ zNz89zKSC$g|Ch>KHFV#``w=>Gfgv^;;;!=$hll;-KdO9y&Mwrg9^iF1;0&=&7>C|J zlc1Z0>s^K;V%^U15X?V1PlWV{?x=neuN9D7Mxi5}Q=x0OKdO8L*bmMFepP|5=U43i z`-!`9^CJJbk(mkMw?c$lL%zc~<3rc}sPYjy&qm#rv0oGW6FQrKC+l4yzT^D~oyVXb zvC**aWF3KY?T;!Sq4RRI+d1IZe&EP67RGVoQRivUKZb3gqrth@wRXzR7@PikPo0>5 zb$b8*$GsU<;Op@^3HTdwUxM%RDv=xUdND+7GtAw^4u3=7t9*pchtLlHex0;I&VflVxwX1u6KCYPd-ECBXqupc7gxD(|HYWwq6NN#OoC3-^}gk zXga4joUK!Krpia?#QdxC;=ui?0$8M0Zp_$=)v^!m(lB zeaeV*?RKWhN9e>FUFYS2=j9{Vx$jEsjQl#2v8bV7&U85Y0!QT|bYlM3>HYs7cjv0W z*Yhj>|Ibf{DtzCs;sLUADMV~D?7O87|In13rScKFHb%RLV!tN#Cv*-0uTbIn&r7^N zq3ajuM{G32U6-s8lCGVl@)5eQ9@_a{lGiQ+92v(#_m2dQu&e7gkYDii(2>rmkglDj z@)3X!4g$}M3Vb!MUB5;jjoepg9FoA7@bRv8wi)6M=Yrpuva?k_LRSg!@&9(5Hxv64 zx;6)%n^Yy|Dd~KKu3cjr4RP1Clf%P)^4TgMp$qHFoq_+O)b&T;3@E!i|H*!Ons;^O zLu7VBM>-d~27sgT0e}yile}ii2k81U@Q+vc-u){106Z>WzT1X(RNFZajHz9FLbiqc zR&+=8lkCU4+Hq^hcQ~g)*KX&ie1xu(QMYmA*JM6IR~2;Ry%D&N)A{n(m55e<`Trrh&H$c#Zyn+_ zj=Q_Aj%_r|-DM6B`?=?;e1xvY(XKJT>py@a@8d9z8{fNbg}$si(9z(W3hCOpDj%Wi zGSrZEJuseFX4#i+;s-*LPq;@+yARG5&Tte%=JUY>Iez(>%VO(1+>T7rM_w7vonqzB_2IgnR*gJX@RK ze%*9y$Xy{-_dD3%P4|=d*3i9!b1HQ0cD~9-=pKu9cg6QrBJS^64xP6}IWRs+-2W@| zza#p2T<#aTueQD*vE68}=`b zc}>Lo-CF}s_FaVRjpP09y@4S%GRNH#Ns+Eyp#DEacL(qS`_{XW|NqlGWtTrL$QQL_ z*TImzxg8zpTm%eApa#UNXen-Pr&4(@zTDpEvBrHH44n!r5ksJDdytPrz6C z0NrPzZfwkJBHr#UOpRG4a3NkfdZp*HdwmF=!>*rj+z+xdC5 zW{CH@vHx$`uNA)U*Ertq#@O#{GwizyS%-A(LY0ru{Q%nG?+>{5TOuE!8~gv3ZLIM8 z`#6sGyKh84VxwX1WUfKFc2MObbU%l79m)4wH}?N68@m!5H*e_1_q)KNLPvvhDx_-% zRX##D_WyMU_Wx!2zYN{j|F>*A?khA7#qoakljv7$Gt8a5S4r0ns(gg*IcOK}|4aT~ zhHmWtTPCxS(DNc+bkqHc^#y06VeY0nd$FH#s9#q5QLLU0P4T2b^`y2>jnC=%Kc!&3_ zg(G6(?)iA9zaV}6Pd|xgdRGg#hJCk~5$M|OB9)KOvmx50_x~m0{ci04Tb3sqKl_l%N9ZX4-f;4H>DdlAU91zviFo}B`j+RHj;7}? z4yP++7pr^(;KSx5ubJ`@diDbTkqX}%-_!XBJ$P3;+YE7sb1I~37pr`Po*vX~7>)1A ze1x7upmU^@R{01$=b~<_0Iyj8Uv~ORa3WsYp)YF( zbTmEf4(IfgMGltSy>wqyK)n2ad4py8zX(0Z|6g{2!uNR{$2HV1<~hzb!`z+e@Gk(q z%17wA1MQIiAEV;>^}Ms+f7x}>@6-EjB0I^g6qoee%vjV= zFlCK^bnQ}=57Bc8>d(~AOVm>wKH#}j_>+NuyTW(-n4FeW5I*KP=$ndR-#x%TldfH= z@*#S#p5BAMKMG&zKK4b=f1>F zk5_qI*v{$PH#IcO-E`I=UHg;Dhv-FI+H*(5Yce0A=TqRlrtmyoWqFG6=Aj?4(J*&2 z9Uk_vFH`vtJ&1k5I~UJ?SpQ%4PW1bcyr%OZdX_U&SxjoRl%xE`!K_k0lfS@_ia_ig|iqU)V8l7Cq)WBa#7Kf<{o zU-tfiubOo2GM69W^^5%fWiuQPfqtWLsCQTNC9fws8k|!hT|2DuAb`e^eesFXG}} zf`;pH} zIuD|E0rY?1c62m2r$V~+KPnHR_iNOBki1{jb`T#Q`TxV^+?Uwt-LJAdM0WOJ4v)U6 z7~&4+R7ltUtnwiGc1Hah5wFQSh+eG!56k!x;8m7~D1PX@4{{S^7UVO?KY@w3w{Ly? z{1c7^ko_Qd1-*^6vbSaJiZANF{vdnD0!KJD>x-l?TyR4LkAugFG+EJcz#Cp>vGF^Tr2R9%6eD-#Z%(an~o$80p#- zDi5Ns19j^~{iWaAeOUh=J~{gRNM6%<5PfCPm$d^r8k|!hUAsc%K>!~%CwW!NLq4y_ z{~ta_;d{Iad2A=zN-rfV+&FX3S=-q~oFI~iw4H_NCzh(4_U_XXDf`>_5$`~Y9C z*yZ~#-jC6T^?zWAU4)4-4TW^GjLL)P!}@=pxBjoMIKV5`|A(LAzCyf?;~KIP?`rf- z#V~hn{U5qnM&&{DVg0`k>;Ew-?hEfe!utQP#O)z_;HXN{~vyXb;3B&{rV&H-{N+3G<`ohoHu}@@*w)AqRw0YcNVIE*RvDr|HIQ1 zzJI@Rz)SD3zK8LD)z`)m>->H5@$()K@ZFE`yuV5GN9~jRO7Cjn*0ApuJNu`>ew7E& zPh%0*|6{91`W5T{!?Fev;yd0C(!U1!5snS{u76dBH$9cLs>*}t-x}?r^?#NBk5|^1 z;qQD#0?(%ej>IG0&A_BWM>?lMePpew@*!{?;37HBk5hrK_HX~M(8pZvEA-r8)`3F! zTR_A{Lmc9q3h8F8s`4TF4*)*C2XOo*_C@p~|9@C~6XI6_U&7l3A~qW0uzyE~w>Xux zn#zOdF9crTdw_oA{}2D0b;3CAx#`Ed8CX;VQ|8{Jo3)zCg8)8k4)Cf1Uys+lQ)8A} zh3`K%5@C>?IS{eU5O+AILb_S2sXU1OlTe5Jf5&TLUqnCh|Ch^LHDqtRFQUH|{fLc* zxa+TUcu*WIXw#-o1BclxJ5u7}`V-v24&b;#2xGq9TIkJ=~s^$Lh^YuI;J zFdAKZ*6Jz`qW=lBL;k<>YhqtUKl1;VZzES47$4$&8U4lRX9%`+LLN$)iSX^jLCj@0 zgFJ`00rQ7<7p7A0otjF$FV9tEzUjkWsea5u2iAmK1HIouCa28dzlZK|ke^ejckqn7 zmj%Jx>3z8^B7GSj?nEErW5f5(EzaI;V6V!<=*Rn~zc6rLA^(55JO`osD&CjTPw$yK zxoW9$^#J;C;R5sQ-&YcNlV4wih;4>__oBn!1NbTr zqyKxf!`~lpeogGl=zk7)`>}4w-gsX||1|U?HX7#c9f!9c@Khc~KYZPPZGhLefb+MN z;6%^sSJ0RDJRME{R}SZIsjMuOhtdBI>b(E|<1AExx5w*r;1?=F|aw>;s5`{s3YFr{rLYs%jLNX@fz>T=wE?;#74v1$yzMwW@V{7h=Co@ zF7W?<`j-NyUfJc(cO`IyT?3mye+9RrBb`$r-K;E?2hmS+2rvKNS*QYE&FcX2|Ce`i zUt*`vE8odH4q{$7urFjM$d*_mejIW)WRd8O>L=Mxz7=i_`3~n)=-RW^PwhoK$* z?@(;@2)_<&1)X@k4)L(hcf2oSU@u?@$A)}2z;6WB&00g{VGL9NZ!r1142(xx8OK8R zPn?G_a1i?5i*2E!!MWIVEbLNw7{G_kfpJI$-kx9g2mWc?SIDn>at-l{@!r{Hh&!AM z{%NVKU#L8cfg@43dCY4f4`ZMJc=7j_BY92dVGOjOAF6Fn*P5G11F*1 zdd4)&-AVj2>1M5|@*oE8N4vu!UXytc1IGhT-V-5v!m;7#-+92@rCs}AoO;Hf-}fthG`TEMR_0q5nF;6#4?2>NewJ35+y zj~vd+z)^V^1Fxd)iGW`-#Qg&w0RL@;@4a8r{}*Ba^BnX|#V~i@^UtK4wU)}mn79V& z?~i#+;+fJdA;#(eBv*uk+CM3)TtaI9?~N z3jHPAj*bTBR7f{#EtLl`un_IO5Ad2H-kwN({K$Q!=>Mcm%!mH}qwPB2tSYYe8xRH% z?8aV$QKLpg#co7;N4gb_B=)w;E@c;3*j=`>%kF{=6+5wE!`>^lh`mQF7<*4NM&$o} z=ghr#=DqtMnK@JLyvHX|JK=vrp0VmiK>sb+80Az~LoShKpe)

em9KQUoX_b8 z{)6}#;@=^&2jXuK*GD`_+q6#qlE*_4#Vg4x(+q68?c#k80{VjE6uaix?-v}DS>GKu zsQ#fHeAKmFyzfC2oQb>+u^n^v`vv`gr{_Uwe8>C!g5w}Zb(FqV zFxKI9$k+|M??Dtyg-uev2T?EzI2%fxbew3soC2KVq#R#O!6^=BL*RJdg8)8sPT@7r ze!pM>@VD~tLtb@tN4sL3<8(8^U6I4z3i#glAPTTAFX$QbnzP?7C;*1V46JK6_P&Qucp%EX81tI*J%qxxsB@-=7wmU&zux^n z^@Ur;IvR3UxT(WCGh;XLzK2kV^U#9jxx5zQ{Qu{|)!;Z@3vnI~EC#+Bq#0P(ZsL6p z0r=24h1Wd$-NGFqW17fPyN0~Vepmd$`)L0wki8vZ7eutIOMF0R2NL78CchDb-u%4xembjPckrk#?<}hx316GAOp5jZ=o*dV#}Zx&0A$4S4o75UPWA;QW8(CL-7K58x@P#VpD_T4Xb2 zCgMzC;wZkAx_0YT;kd=PZquagW0|(sKa}apHv#TZsJjh6<>&AhUuE;%O>s{XY!=ft z=$e>y?KWp7-&aC=z|mUhjr)HqccIvP_?X(LcLm~UQjD)mGqA4R=6Mf)0`f+!1^#)E zvA4(y^&in^%=iIArMJ+hTvRb=+>wYe_H_#Dz=A=0jQ5LKXd0b)kZ$`yan+Z zDXTi)BJbIDyY11Qoi9hZioni^#hfDx`uR=J{|J$#`pY^){1EM|8N`1KQMnagHSs}* zkLT{&-k02KEix##U0k2nFCo|C`##|H_wZyMPRe6cslIsT4on8ceqP?QuH9~5H{Y{e z4;>%KwuS_$ruHA0FhyOhC9$X8)@%(?K zo(n4em+`zYX8f?xIztox8${Jv`|jrs|2W|PJNZ4Zq76~5M)E?QKLO6k(dY1A**G)| zaefvo7F5iir4H-b?Y;XW6F*1(yE%Hg7Aw(#o&OE|vpoE7Lp>!2_(h!{S9LS&J4iFI zuHD|dKT@<8%H84m2~p90AFl|{|5xf6r}8TPdce>DqtJ`-M^=)=+X8Y_M?>zAR=lE& z-C=m*FN&~lhR=`?;A{q*(&+POUPy3AD|sza-B{2RZ7XTMXI;C)B!|;2W2WLR!pT47 ztjiODXt?Xffqjec{C{N?MY{Px#%)|pGuVb6h^nI@he$K9uHE5HZ`_VUo{8({jN2mo z{?E!r6)W?hj2leCoQR{f2l4tN?k437IV{5Z7=d-|j+eM`1AknE^KtMmA>j82l=b(? z0gkY%{9H_oEyl@EnJ`C}V$nRc13uk>81khd8;O|1CNbc#EUYf%mQ8jTql&s6K;d z7VU^LXQz|Os+T&fYrB?ZHjor?ZbZ~`|B%Niz_~+8DUUvmGb88K5g20w-^Si!1>$#^ z^@`gf{anUO#~IIb^xf&ZBc6wNlFIs3|5DG35S2qygmnqh3~amYdY$SS?f0;*Y}2IN zvrOu`u?WxqSL)oT`{sWo{0gs&fT3I(=^JW$*0H;E$*A|kexL|zsG@Q3ceG2ymv6_b zf%7Dr;l}?r4ri2SNa}~@Elwx3)e@<~x^|bz-gtZs8=_)s6vA=hqS5$UcLkkwHAHBb{!hh@3_1f_H&8HQBco zABnsh1wG`G^Z!TD=NNw>jy8-qUm@!JqnKYgy*>iYRmr{;_~1b2(*D4|{RF%pJ-o;dXn9%g`Q?kZ z&aD4SJ6FC8vKJ#>kuj5S);$SlWt0Aj^e2cvAmVvKG4|I*Z@6~<+Arh*Yj$wKAeF7lE=Ds_anV=bshA?nbLSg%^6q4 ze+Hh69_RlfyJ~sOpN=dSrg*Z$>ju0xJiDHXykpiv-y-1ac~97{6hGcf5xe^(!r( z^sA+ibC;Ckt0{ie;T;dWJ3YJN`9$&6fn8Ux??b?k*OQ*V)LKcudL43?I()X}C5L}X z#_qYbhyN(@-0$-KS9~u6{&^xR?AMB)_{)zW_jQNQwtV35&jbE64y=1 zk{5qp$=MAuzeD`k;j=B@Is6jfFZb|2K%V(bfXwMG%*-GH(I#_wm!r{Qe{=iJabH_;-x0CR`7<;MW z8xikEd`{cAPXAKR9TDC9Po0rwVB76p=O*WF&>uDk?3^&>2DY#Nr0pQX-{*c8@GKx4 z*OT@}RBjE&F4BsReePZ_CHwbD^z+wYTsu_Z&)Y9d!uS7vxm3l<|GT97OesIQ_lN=U zT+AZG#T@K(HMHTRXgz@E!hbk2*=J5V3AjJz+IJG}|NWvqP@f;<;;HY9@P-H`Q;I!= zZ$*av!&wfG?ZP@`(%#uTCmOIN0nY;=W3k8z=LztnwU9@-$BAqfG?PY1n(tZH{$ZK= z?^W)(ANDtyeps6?or?3Dnd$qNNk^lu`bWi$_D#LwQKY!10ZVl?@6pNr zY!c4XC+(NQGrs@#OSIqQbBX}RQB3_NBkH-MnS^tBq!kDI&b`aR{TcMn^v9XpKX5iU z_2E4FasF5TtNKOzGwLUz@rSsx5mhI{K8m#BE(Puf$^L8-&haPhg8nP~XuAVDmIH5@ z3YPs~G%xiTDmS(zhj=ZBs+$qcS{xpp6L&ko`9+M?N!YJWIw^(ECg8;DOK<)mPSj(G zb2*~wVkTW6Y1Iq+&Tch|6ZIGHof(3?`VZvun>>782HfS+*6eeG?!x1Pz))R`aHTe9 z9oy~mgTZG?VeXV=|sqO#TC8evQbvBsz=I zrmma6LfcI}X zoUed0D{EX_kjac`hJS$_OLod*N8JDW6c2T6_hXWE@Z| z?|@?!NXB1?ql5xya(lsILBT|tfpu;7%48i3d^72jz>jlBEG<^_(2q~X{l8Tki!AN8 z(K=Xa>E|3LledCg)ytkH0*16-V6#5Q#deJXO{aVW>enzMlDn{aW#pafQ9c=IgUJI@`t@Idb4FgAq+j2M`nO0qzM9GR zIh-?qbCcJvZ$RE2W+t=mJniuDJobQ%lYTX2 zF!GAguM{=6Up)!DX&zqGue5y9uik~6=cOE9&Ez*79_}q4aFJ)%r;&HxTIl;4@T>CT zC;e&_KIh>sz@jQAn$ zFRq7ItidN=s4~{cU-*$J8v+B14g|iMDeiec+HMa#(bNAYp#Up|BJQN!Tvz) zzpvyF|M$`c!Dm~LW?)@=;G+pX+6CLJ1^yP05$$*7zL>wC*MTkkL$Bg5fZG#sAH>Zt zFZDz0fynlqjd(obFr5G5tgxt9+V|`Hq5MM;m2*SiF-7NCw%s1ITXJqQg>%eRxqfBJ ze$Z3LtNO3t+{SH@hy$H~#h{q|{N@GK`7{zA}Smrdyn{5wRJ;s@s@ zZiP*J%+XFaL*Ick1MAv@yx&KkLf`r@{E9=RV+rs^piXoTJ9$2zoSQ^Go6?DU8lviI z$l(Cm=D^f!?_Pw@UqFI8R0ACZwA9<%p`InSwP5(u)5)@Nd`oBi;wUkZHdK#ue^O zo05}c|0Fw#0JjXduZs-D_0BV5s)^f#sJa^AvdQ7Tp0S6xd)h!ZQ*iz~<=7OS8-SyJ zI0eU1Oq|OQRVUu@W?J>b^WH;F4)=%9pZCG#-gwDe=vU?Py>qxJod5m(ceFpmxrgh$ z%Ii(QQk@L@=#-lrF805NJdx}Vr(ypwWia|L>$?MrfY0lI_qEj3{`3j`(#Wx+MhxgT z!o5b1OT?a-gPo4bU9=v+bKgUoGh2ux^7=kvwUg`XcNg$}SQDPd?{kpzu$1SknWE>q zlwl9O&*9MySf@<6De1o{8tfkE{S?*??Ywq;k)pR|E8p)320t-VUPOFHGAY9zwu9bZ zj`}hBL7OJGH$n1k;WIWzY>W5*#4FETSzldM|=2Au3vclf9jUV>#ES=zdvTb>)n3@{%4ha#^ZgjeUQ)#b6gJ;VZJCv z-z$0m@mak86Xv7Cfuk!H6_ozhOxYT12K3j-pQ0XKCoRVNlTa7$OSGNoHKR|d-@%A# zd&9nkGy`?8hku&cQc~zEQy~{)UV?A$sXb735BE9yUAn$H;E9L1*l{R#ACYFD4Ex8; z99}n+IR|`f+qZAh^U^rX_3KmnLsk#3J@VWkyRPQTI5-YisNn{2=UqV9xLpzd!XlU@8Y@DmlK+ z;bWiQ^IFgEzJNS;2QldX^MMzA9{b&FJf)xGeaaHVYZ2kUra+e|uj0<*K*U23Pea_n zakDO7IQ}q?I*!d$+F0jz>R@}m;PmDA!`^i2IpOfjrckXPp3_df3w)gE@h|>Ai;qY* zwg*1Xan5H=Ofyi1J#xQr-bMf5b18X#Rf_dhs{NOuZglRD<&V0{`0I|wxC_g~e-lwT zFjHycHyu9CA9}S*#$Sm+-dxEG$KR{K)BdCLd@|ngKVxyc3tlq*(0-?*a{Rf&!@clc zdneneol=pg;1AJ35D;{>k|B>Z%?x{y3+p&U`jyrvB{OgY$@9%~|6Q z>oh#alILBe&*$O)N8mR(o#Z0`vk|2Le>>tdlLS=x|&b^ zOAd{7<})Rx87RZ{{w9n6Z!&!TB+sczSEln{vK#7NukvO6k@&wH`st6RZjQJD@g>B^ zfnSMOi1=s3B`Rl~{iXf`5!D8!1U5#RfjZbek0k!LcZ^LZ=7gCt!|4PQ8J@hPb) z*nT^D*?hBCfkLjULV4d5FrP{$o7;ze3)OeEdf`q_pQQwC6id{~Z2V*X6_ilz_{rOAuQS>3c>a;tZuE z*$-;rb@7+}=WRsg+>~JcN1A~;*#38C*&p9qX#6B@NZY@Dh+Wcp2Xzem(d(%DvzEyk ze}lumi!#Lj6j5zpN@(Lxr7mUI0d>uNr8}Tp?)oE3hZOt&2wD2=AoT}{{k^&h8ttpVdz(ggW`vxWSMpQZIp)Na z{48m0FMgkW;Fiul9v`J0fWJi~KiH2t{HX7u4CP}F?Km*x7-^Ni1?123`0t5!yqBwQ z>2H7+-8&D*pO2UDzh|t2A;+bAIy~GzANY{R|1jWvl{5Z)nW_G-6!X8)X6E5P8GoYx zp|Q@UbRWDw)U{{#j2-mbtp3maZzsv;pV&@*|1Uid`0juwYyFYa{RJQMzvIA^g5%PG z4j;d#Ht73g{x3Zbc^fNsfQR|t==}rLH<|xEyk!0_JucSKl!9ZV87RXJ-aeWCOELeK z?vOqIdm>}@!~IX`ILPYl+R6Tq%>PMc&DQ>RCU8_|gFUS&JyS9%!w#Mq&i}BF?0>Nj zGG(Xb;UDwA(ffqye0beo_{aS3I55JooBtuh4*tdC|8kT|ng2^M|KtC|k&tR{!Snd9 zk99P{alO-bRK^b3E#ZI0IVd+Qo&QJ$*Uf|dSSjXzGu~@YHveAt7yTCi$IbuPQ<~BR zu07+?p1LglPtyG-_o-#)=i&bX;GgQ@e}+BJ_};_f(}!Wv<`ZS;e-4L!j zWa|)|x0l|Dc1(%dhkh^51p~e1K6feR_R{?kG1r%3pHYf^M(OQ{S8CmL`j>iPzwbCU z*uyf-z_#0=pXdpCG%uk)$bNU~H?a4UdF+k-znP`2mi`~vJ6i2$+Z)e*OO0%7uXwj^Gm;w@_aR=KgxT`u)|*S?ENwF-psOhs6%M) zf1({Nt{w67ZrD4iBmHffgHX+`GB+`ZU}M8eGl3J2O{CyEsH^XOvNHegm zJ*wW_XV?;-gV!lnCH48J(C=5%_C_7I-o%0{)pPLpzJq)Aiysm~I&txQ-RWw` z;k2V1?vjih(MHz|eEvGE2(fdDeun|?KB?oaQv$rW8}po^^jpOD5MRP~!EZpk2NAw( zI>z&K*B?~cI`~U{PeRl?1gbmc0tD({N9^VFWx1me_YLeEFi0i>-cNvxXur<>EcYCJ z9#DaD&lTCkkBWYGh2!UK#G({luLjOnQYXz1>Z4xr zbr+)g5xz3bz`AzSAkRN7Lf*vzuj)~y#VPnpAmiU2e(0Zc2S9v$N8ahC+`Z=T{|)?` z68|*)cPQ5kUL(|O|MY04a~pr3o9&;JSrJZuF>O!8uMq!^_z)t#$1rUJM1y!M;uVPV zwEe&OU+VoSqH?V^T%meH2Rpi}=O2GTxrHhGz6X6fXvkm5h2OnnT@1&{^t~Pap1^+~@lVq^|J?8Vlj|eCJ*V#py!|{pSwHo{1)^cN z5;P=UKTYom4AoI=GW}48w_nDNZB2fEYWjHK{SwJbzBfJnAmAJleIBjTJRCAhdkseH zDdqUeGz06}u@5Bv3HZ?2+Yfr8qOEwK=K#oXcR{@Sps}8ULi}S8RX0QKkXHOY89Qz# z&p*{8?{^+(mVcT)7I;IXuIG>A^4dd*cP66hXvp34Qyd=l+v6_wc)bXDDc|>-J^?t< zemkCDJe-KvD#4;~#nfkltZT=4|Gy3Jp>rCqu{(f1o?Ryb{{&A@y=NWqDm|9|w+MG1 zClw%`jL5r~7b4aox;xq`VIBP?&+`zKTQi-uQ(w=v+oQez-)8!q$U7?JFVMFc`u@e! zSN63-pzn}jy`wM967O0><=9N8?erNS>)NCLjUktZR?i(c!Qh=C|qd5B(k*s%DvjSmS#}y<06}BBiubC zS*&Z1DNnwSJY#3%*T?l`p%mcV54;&tSMlVYXHvc!vxxT!;^R_Iv6snv*0sm{Tc5v3 zxrb2h*0s?0IpEibtW^Acm_>Zdt7rp*w&iPi&${;5<2?Lj$bV=p@ZSNxzkklsp96{G zXvP+ZyCCk5*as2&>FJnXXM8K|Shs(mKTJdp7=#OFGPd0w`=F=)*T`SC7W%J*{+DR; z#Xkq*%1!9R-vn}%a~V4`x=0)PY%Jp4nDx5rxW-5>aRzLu)LFwTC3=KyE} z17DeDU|oCsmmdBg^Rmd&bB#~se5(IQ98HZHiSKv~jwTJ1VLMJoRNc)C z^kJkKD8rs`RpvL6+6bTDjMz?6&?}jbXZ!_a-*TVxc|#hWbaIp-ULB(9YIw$uGy`SW z6aMD#y5aK&aMlt${~ej5L)vQ8n)>z9(cpI;^lSw7dx%I+I~ePuCvXQ)_bmC;HYN9= z?mZ~a_40C@mG(yc5~QERGxUp4|EPRb-RIQ*ZbY@c_N}`mk2=`#-+TQI&mGV&B?S6n z|KH|c?(=;5`u*-{$hlt1OW&HIW0W%NiQ6aru51a)o#UTFv)_drruMrhGo9O-sGZS% zBdja^|4qnOUCoT=@!p;Pqpm%1W@vZxi#ByLG9CKefPLySnYLFg&m2I6fCrrax9#L` zH^UTdou0P&!{@>R1 z4>=c*=UYBrL^|pc??=QhM2=$rDDNr5o^+POW4VtJgY$o1ruzCoZ=C8jGiAyc^-P0x?Mchj&-!x9aK7JG&(PsNGxGl|z)o%I=D-f{fwOk>?2y8D zJjjSheE1V^z#yEKsYfM-{nOzd-<)Sso&%I^g7)ko_0^we@$DbO2p;z4z*Ib7m;FxO zQ-=N1X$jwG2e=6PdDLg3wM4+nZ_$qZT|2n%%i=ql*UEZ8uIgyY_Q3ld4u5~(KkN8* zyq0Ca>*e4T&);U9;PLA9x3ccQJ>21X<9r1A_lQ1y@xMy+Pr5kyJ{nPVHf7+nO!umk zVNb4i| zEaVj-o~(NOYJaKk1jM67qUt_D-ctvA@*PfJmK%lG!`o+%?4M0x@O-W8B=9gyTk1W3 z3Mxr|n<%nbkaq%1*+hpwEMq5Z75X#u2f05`igm`UIeF}TE^x;=+;skvAx6D0cY^~4 zwW*%rQ-+;T>)HES<&qBG0`S{im z7L2b(wBt096|7r4BgyaZlwn_8raJNtfI*spb?u+G%;FpJcwe3O3TEA(hwn>Kx4_|2 z|9|xEJF@o>`~q~ZzWsP|K~R+7W<^%~-o6uxf& z-V`aN{wxokP)@!dK~xb^K`83exgyS7&mu)M&_I#GA zzZPJ7UPM%#`AnW^2FkFfj@Ree(Yyis$n$$X=b!aO9{&G^x(zB`=F^Wt{9c3bWAh{N z9}8d#6#kb3Q#nwMmrGsBu&2I}*;-QIf2KvbYg71t8+fh%1s)AReZP%$6poQ*pbUFj z2Zsm#XKs#iOVarFHArdCmymUt*Pc()^_LQ8&&)Q!SuQC)qi33dGVEz*==h8Ie^Q_4 z^SOWdusr<#g1U=DhW5ua{(BD?6Y)QjeOoyYj*(XUMZo{q6{JDF-IoAE?O+E;`JNE=T+{n_LufQ5>YufGY^n7#Zw1+`qV7@ z|A6PvTV>iE^|y?fy^+|zBMS%mAC9_@@>6`C=Kp$*8s4+lApOD)@rNU-4a`i~7-Wi@73Z({%_`=Am>QIFf(Ceq!kb61ZV7#_`jKxkhgi-`0Jf$ zpv?*OKLPF0^F?h>w*S-G0!n`{vj9uHuFNPr~sZwLUtxnOOl$<-mx}>boh!p4l$Bzc;f65}K;$OAQI{nN3@G7Em&OJNR4AjA% zb-X?YkLD+gAMWpY4#3d%$`KjaVFmu_MbzC;@^yS>`Dcs|vM0ks?C~)$)dog5cl&$D zuxEYb)~B4WaSkx^um6KRu>W6AR~f5oj|>mCXI96U1I7GFbfFA;_5iOv@DVfJ|Non2 zVfOIU{_!ugXBUs3to3BC{sV^M7xr|3K<`<&g8|(caOF|j$M=+B&%VL=Q+~n#KR%0G zU93spF0xNE?u5pbUHVn~5KvRf=-a@BW0-c%q3TB52PR zkR_)>ZXV0>-q)xKO0fS27Y1I{=n$PruwXxGVHn0_kL*aOA*z3g!V23UUUx3@s^Gk&r7pvAV+mH98*X$P=-DC zgJfQs^%n9rNb`e<2D_`8VS6ee>rBm%bxYQ~q_tf|>VF}k>ddnbrWq*1p4T^=7jPCP z=OjE&sqB-7|9Pler1I0&O(T2tj_H^2hBIWxfpUDU!^ii`&wI+PQ^@~wi1@u=hQPmE z3A|GGIr-08rzxHraMTy~{$|}E<@w4q17+CresFj!cP-+DY5d0;1m{w-ZikH7B1`+- z7vXFnwKQAD{Zhf;Cp-f&vzAIGW!Qpa^gJ}~_jB~Tgy$-iMR|CC4ET)-AiQVo7e@{s z&}&dM;ZQ%U2b}K8ZL}U}1pYh8ezANXl)Kc)_0B(MasJo!mFk-hkJJ-3uqU2Xn##MUf%g2MA8`J^+|xg6Jre0JCDlquIalyz;r{Rph38zAFQ$)&@-e`D)8SJ8ta*sIZg-&l?_6N&c{g88`58|CH-W!Q=OJn5F~}RZ z7W$upc6_*ocDQ+6oHkAK2GS>*c8gS7;doIXyZl}%B@gMYusG=*t@rSwD>CEqHFwH<2 z7XM$uW=ur>8U0nh*Ma-fruuN{k5=-%`Ko*o>UQL(te3q`z?ZW|jW}{-`IkxXG{4xU{CrJPQH0Hnv$DcZUJfEIYwz;tR5mo+Y|4DgW6Ic?$Y}rEiO7E%|ICzcWJhe6#3x!di4MMIX@Um zjF%^YKd8X{zjivut+qXM&D^KX!t<4x-{Ex@BK-0!oetzzFS|Kt&%D&&sWisR6pQ$%L| z@iB6Q7N9-Q2b|8P;?I(19%a~)Z^LsUjE{CZpNnxc8RO`IOxp#oX4Arh)c=7yP z(F8eeT~a}gn;ahQmzUm`%+D2%B5!1B|BE$n?kUv29_?`lTH(2YufJf5f38>v9M#!W zV114>17+B0JB0Hy?9--ht4xO@cEtQJ4gA;T-WRLDcM03oi45f<-p4z9uaij z=0G`qz~R>c-}`;6iWMjqok#fo@H*f%uL)1-r~j$IxlIMmiYl<@sCWwTT11|m^g_h5 z&{jU(UHg&tf{#{}Jd-K>I&;Q$9qX6OhY%Crn;J?kl-=5z3 ztl~>xDhEbvtZQq^urm&Fd|>=l?t*exJGs97KLy^6Yr<3eb3IbYvAkT$n+kA@Gy`SW z8K)%tSMG~)k79is4#6xXQvAWskad^H)czmy?^V@o&WD*X+aex}*dK9B#x&u1UlaU7 z6Yf1Vp?@~rfrviZi2GHIM#Y}vwO z{;M2~cCL`Tz~5E=9%c1BYPERL{8xEItfQfgk!GL_TlTkP{;ND0c;DsNKSv4n0Du0e zJQT8C5}DebczqaD)dJ*yIHKyzvsk7XD8u3&z~)Ru{KGzSZaZsE##C*chkrc(Z>Q_u z)$rl2G!h?Y^^OBWj*(`d3_J4?kN-;K?ULKyE000h52Vg&@nZhZg&ftH{@4Dz8vflzoBEd_s?I!7o!cwi zYVbV&cbQ zT%5vtqyd@|_?xHEj-6dQcrN&r?qPln+18+XDZ*3I;?9ex7P1}#eU{0%tbgC zcSE_` zQ~3S|@VZMKEeZI>{=fa9 zA`72`@2>;Cp*Qj%clI74n+16{jA;hewX=VVo`t~mXeH+N%0=kcuOL2#h;-EkhRp%mNoK(RsRj5}rloI}bA-4C6a*s{!yWOMXt0N`*de6r5|Mu{I^0{{o z7O{n&wTPbw$~qhVyRiUkmrbA_&ONG*KwsJnx^&0u^N63Ttdzf|d|T83Z;f@R4<2XZ zeHG@WYOL93V|`T97E%3VN_Bih{tt%?wYl`E*#}8c>R@MIn)ub(IHRt7KexZl#`FL7 zgH^o0jt%uq{OW9+`va3fu#sk<3_JU|#IK?q=nE<1dqm7&;8$nk`G5N{B1`+dTTce< z&}`Kk=ju*Zp5d9<$4Dk+*s5-!Uq!!^^FE#nR!_$`ACP9%&FhZ<$?$cIdpU2r$~OP{=J3`O(rtxe?6k=Y=qNmq%LLH>i0dqpFz3tDSYGp zU;DB(;5oiIu4i)$zl(_ZZ1#hQ7~``~LL8|w*6CmB3;zh68C3T>@yDkF>$n%0e)4-m;*zOtJagclws?l z-&e(aUo{xzp2;0=Rcz~$HQ^=mO4a6q$qIsvGy`SWx*^HDf_8w56#f$pf_bG1zyH_% zL6N0;hx3Zo(roeTRlkpQ<=)d&?IM|!Ve4+rnpd#4>-Qme$9}fvwshXB@cV!5mwNc2 z-Ce7beOeXlh&C|r)l~J6_mpAl$0qA%w98Zl_tf1;%Ev=@wBtpQr97mzqnj3>{re#v zB1yh7%|IEp{vNL#J&?D{TG*o(Wcd4bcW&*qKG`_39e+kt4y3Okt?j_Ry z`WmDesDo`7l$@Ja)kEJm^6>5$bZ#i{Lshu{*ZxawyR7%Z{RMjuYHL2{fvPG*<(y{$ zOfyi1ZMaGI7t#6}<3+wF$Mc1n_w$U0a@6(D4Z?Mn!ym6ZAmU$$s2mvTjI`q8++fa7 zHxG8h=a(X${y*@6`+v5L$kcI>-X0yGY!B8UjswNiIhr!;oLjv1+>CPd|3iDOMSHre zu{}Ca*&ghp9Ve!Wm~MX$8MbjVuRT8@@6!LFJ=p)-Exq<+%^UG*o<-Q6Wr%Lw!ZBI( zjMSwJ+c+uNk5qkwylCIyopV<`3A`QFgy+p0cvK^2F8(`^WbitsoglwIQba( z{y9KazZ}`CXFOe#cPz(EmFjMU+n=Oylwq3|x_+<`%I%19k7&aKKlv}<>E1DQ90;DH zJ<|cS zcJ50a??a*gH<3Qc@4i&;0z9{;5PzJ87x7LzV_ywS2EH=QKpD2#I6Riy9dVmfzMTeH zeD{Ei<3(25zF=Uq53C*_vRROKmkiPjtZSPmg!=;6L+&~8KGb8|2;Y{4{eD;72X+6# zPw~0;93@&0c&lpdN4P)fbT-xCw0f*mr3~BBKG_#k&q3afk{9BQ1fK4rSBocT4ZdHSk6y>)`71kr#X~&)GlH0JabM{Z(j3bJRZgneaTDwN&3bAy;)Y z)i>b%oem$*(Od5f&$D5V_J3L^`E746%(OlKKJ^CyF82TSVuzdU-@4gf+oA!Ph zQFT^MA9wf{XY9Q5JpcA7%FWRZ9^gF;yerm#7ZFapR|Jz46#Es2cLngGd5q;AN4zt5 zYAu9&Dg^U+HSYi08(cfQd&Pbwu{YQKs-vlX6Yp0z{2MZMe%mbnc0;D!P7h@|T#E5{ z$5WZMEj=^av2>t6e*f3{`(VF+cOTzpoJY6d^gDS^8Fs$+yrza6+$VV< z-dDhjKBs+C@FKd2SFhOESDf7pQ&!a^c5n79nDe+vxd*wkz(Y1RLUj6Hv= ztnu|G&RHITy>S-XbZ(|?^ADN*SlG9B%?{98zlW;+#a}OXAJ4Bd4d~;Yv(#Y!>^L{H zX^rkQD8rubo!{4R-uqN(2=Mj--mC6&+B+4`S)B5*mjxyRUzuj0414~w$$A;>05>`7 z2Va9=eAVFl|8_Y=xp~}QFGsaBTl`wh2*_7mO%2W(kY=C^d%@n}dKq?UQ}+URFU^>_ z_}#Wt-iM;@Cn7_6_t#O~$KxtdLc8?)KgYToa$9qv)TIo2!8M6rtEoiZZceT@kJKCo zysy`Q7Y#J>elDWhN8^=g2FkD(yqv7t&<=2s!h5Vi);PoO|65(_>p1h*$xd(4w+wPm z6iidY{dt+ZXI*>Y0ij=mJ=)ZL2)makC7kG@h#^#f5)1m5D{lMwWAQ*LGJg6IOnb14-wlx7g=fc7T(3)@T)b- zG0!GV%>xd9^NhWyf0n(A^c<7topo2{vG+Z|-QMBm`k4{K#*9b|PW|z$&FO4vXwzpM zKK_5SiyltS0cyTQUS*_DvM;K^{r?WTtO?KaYk2MtOa{e%N8VG0z33~?uRV+W;P;K( zG?r)(`ZYZN@36PX(ta2EHLa!D>es%2eASg_V5a5^*N(k2_Tmv)e(g3rFXOpd-8Xr7 z{{;94dibG#ADGR1E%jI3jd1%PhkqdOmnFQ{?u2rWI=Q}I`vG`=ToYcxdu?ZoBQ4HX zgERwW*o&k8cZ~hvKjb3CuO%7;yw_s?-(i3XmVH6UyVlZd;k_1X1z<4nOvND0KpA$y zNm;zVujem3r>Wm5o%h-;QCH_AwR_0>h(5!51^vBt?^t(3Zfk$<@J9fDxySp7Xy><* z7x=f@-vRGv_j$_rQaq3MLBP;{$yZZ5$l)EGv6pO+^mnuaT%_=xXb|##0NQb~*N%{P zt)(QqY=@jCY&?Q1?F6LX6TBpn-}z}+G7!wYo6&a%|IROCFg~9N57Es zAD$D{56NTqv8a2dHdp#xX!n6Rc0U`K%Dt(DZEH_+`1n5hCEovgSc`o+`h^64{Z@

~;dyqS3OQ#>dA^$3sq&sO?4>(oD8HPxdVX@Er`Se)>kM zX2riG*4+rV7f4;ou$P^XoCDP2e7yF=-6b=?YXx4z>hT=winj=IE|KzlHMNTz9)2(G zvW8@zRC@vPYP0vHz6#-dUVAm#q5FHC&y#b2sFLE}1-Yst&r(e7T@L?z;C~(NQ(zA{ zcj5U=JqBjm@62qzxSw}8o@*t$-m47>1>Wc^f&dkVF8rSToB5cczz(2iT2-r+ew ztT)$BwOl8vj;8i4NwX5`+RHQH`U&=Ex6`v&FJF*pd;9a5wsR`NHob%S+pThUoz)%*I*M5}cS9}f76kqQ;0~u<^wEj)KWge-;U7PyfAYz?fhcnJPjH5c7 z2h{0VpEPEj{h|I{p_g)O>b8=!>iQaWiBKrS4F}~`sSFQal*WPu10Nz`x#|!L@a{yp6 z@YU40a{$P&S1d{Fjdp;W6njS+WZV0XXosGerP-Ucq<`08|L=4(b=dzS&A__$$}K~_ zVUIR-$AWJ>FS~3+9=@^v@9?F_Q2!FnAJ`Wq?o9eS_TWxu;k52VsY@C5N_UP;e^ytC zsC0+@8vFka|6Dy@!1uY3)TNdBk|DO%M7iG-i`||LO{eQ;}4wwEcId2hffPG0q zILB8DqUx-i&QW~GuvaxD`~N!ZRnf;K1bzhj|Bf530WTt)c-U71lR>fFc>`qFs~$+^ z5BwfExJc>W+}Vi+;e1_(`~Mxca_z{SKctrQFYNyzTk)~~ue(X!v#z~*r*Qs&J>(t{ z_vv$fpNH@3fV;E9&E=c>p^$IvzrlgxlT)|<#96qLgAH-dd#(ZA41o2vw`$hHm)&A1nc>azvLe-bLe=hH- zgT4Am&)(So*WHw2@0h_Xdt?9KabInz|GQ*3H4r~e-l_lGP8rj15_BaG%Mfu6PNIbRh&$66fk^?M?!PCQd!TJeWu?6v!4@&ApUKk%Gl&U5Mf*Y5`0 zF%CCn{6(#m62w0YQFRtu)F0^ZaUcHL>r?pM5At2VO5vCLy}tUtqCyVk_ZJKbRjmF_ zKA!tu`-aEwfyfVj?c=^Je1Cq?p&`HE zU-tPt516wu55J>;tMier7m|B{1Mr{1^%^|F+j3I>zaXm4(zlUjpbY!hj>$d5`UZ{# zb(}$e{u9bhk~*uy(;iK{$+3=xcMFhKJbZutuLmag0P8QtbD`sM_CKKtkstTY`RXU4 zJ+r*_B=-P4{WV|suSOeGXYS!meYI=PEVSq1@E#!S!~MRT3pAc6{L4xq-~;#nJJxyl z$$fB#AMf9^|ILp%Fyy#?zQf1&=db%+a_^)5e&ijW!awf+cWhoWo*01qFG5ru4LL@d zfimoMqrH0{*caEIk%#|Sg_QQ-`F}?}PsmxXs_~?_ff0^%Z%i5X`a?Ya zSE5{WuHyGM?EgF7xMsYV|BquGO+7jO*y(#C@J>tkZ&)9B7iar(WiZwtt^dD__9%yW z_}8TzQ8~ZY--37^;&{ZPFvfA_S%)*vIz9VS#n#nd+W$vH<=oVNA!(vf2YdaqS@y?y zMAvzl4m}p&Uc&L2ww04}?F( zlGh$@zo@-OYHI=T-@vFk8{9i*THEsy+VgG}|6gR<)Q-z^sJsE?$bY|#%*?+3Yv>C6 zw>|vioOxic{{47D(7#`F;z{fth{}N>$4Dza?!n)9XYzcZ;Vkg6(#iG4Ujy#{cl=;Y zcsl*i-#3gyR2@wNI7V9Wa1Z^)6%MZ(=GXqnTR+?Xg(^7u!~W14?eX{P$$4{9S(~fp zLvt~olmmK~qWqkqu;(odR>fc;a> zhZ-iJ?ho2%@xMv`>x=%E{I(d25WfUbZD45QhGMBp8FulG+W&Z7(eQV~y>jQ9hJsAz zP70Up?_xY>eZ`v%IVDm-v1cnDWZ1>S93ICd*@>Ga<;V{iVQ+FQzDUD7anE%e9l|90AL_3hY4v!&lRd;|H*5nn`K-vMz0 zM6SUvN5nIw`kBbv7_X}kQMO+9z)r&d^MyP-hj^dJQBKr{QwMuNv#FoBW0u;n)uB zn;Vn^9c%w^?bs({Z;8eQ#^D_7GaJrI8HXPLPyI;xI0RlW4u23#f+)8749c*#O!vm& zKal@M_%lA(d1>EP9fIc|4VeEs9U*PkeOL0_DXJs-&asfII+_OT+mU8qU3<%WS>vz{ z<8Ug*;j-R0#LEb9RP|V?js3?+>}EBhLcOoc$gCF&TSXyDYwc)^kJL*)iwek%#Ynfa^ccPu5)n@k>2DvC!a) z_Hp#@IlT~7XG2brW}pmv+vmwTZ_XLW)ANpCUY~>W|4ye%9qr$F@Pu>XjYd=*Wi5fU z;+>wcw{M-S^X5#2eGkd`9anVmY&EiY$M^p_6?yGR`kP--3$Q)d=R2KwHpaBJrwHvS zQ~R%S`z+W;&e3?@cK(NX_&*8w(;fcn=+1o2=e-|zSM|NlBg=en!KjeEc1*2g*RwAI3iZw}`NJqfr^_^e=f|il|(xt#!_$4)zZ3_hsjNhH_KW#$}+E zECd7oIsf0FT4c?;enl<7_Pma$ob$|-X$H!$cXrAem+-Sgp2S)RdxQ%P%QG%tM%^VU zK94FQ|NFqxbyPn43tsFOe~fiB z!tsv|5BKu#yf5*KjoYEzy;^8W(+reh z@7f`Y|L64lmFKhnJH*@Ae-BC4*2 zTqCV`-vRI7!)SR-J8m|=s-~cK7RjyeO+TK|H*R+#XoWoUY!BR#}q{6zzD~B zUxqU5y*nn)B^qx=xg)gU0Umz;XZ^@7oR8D-)Bwc8UfAhqgyV}vCS}-rhbGS@8XrKp zp;_Y~O9L4M+4@(ZJ<;=ZwkLTm;nj9}lmTM`;$w)nBI15XBkm_P;<;wy%eaf$Rm-ij zzvSb3MCF`k?MyRJ2Yc@=;d2r64>_0T`Tc^4nYI-v=kksC{{Q;^bN<8+^c*`_#^2yz z{M`*qwSf^E-|g`6od3Q>-uPRNa_353*x!}_&lw`i?|69L_#ne&4I! z`1=y&rl*fTUyYpchwuNdzn^O-?eCAjsG?@;_0%Q2K;-I z@z=z)+s#g{@BdZ+ulE}9lJWPSSVz-Hj{oEEdIRs1Wc)R4kG$;fIjBWr4N}M74`|OY zuRZ?wi}lxh>ff|Ja8zf5Wj)gjlwltjoYnuAf&Ve!{~_?-EuH@+i@M`feolYH*#MnD zeDQ$zTg4n0a*VX%kIUExk4*Z1({Pkq?&Ny>H*F5Q@$U0*KY|~Uj_{KH-*iZ>2eL@rNi8R3nHsL;9 zQ*WGqVr@JZK4I>4_>MUCPLqPwjUdaC-MCIJztea^D>R=yy zDI9<3A9^l+Jla>B$Nv3Lw@{mvZhstVdFzj+qk*Y5Ftjn!ieH$q51sAVALpd#9})t- zM+0xF`#jbD#PjTbMy#WujhoJpx|CrbTHx6qTsLi>$No-*wDH$;3fdFx+q3bj_UV|C%PDE)JL(vexB2$M)(gHzR^E z$b#$#b%@G^X(HEk%n(`j;m?zGdDHF48!malJk*5y|Lf0lpNIQ_EL>*`79}q3SUH_d z6FJwt7iHN;wocaNO^+h)gj{=Mt3;aw{o_KkYazk#d3OKsE3*LGvl#ITCghcA2FkFH zOn3c*-9e4hV&eVZ}{`C zK0;tSzCu(kOcOc(%C!UEH-D@?Suf1}4f1Yxa{c-0GvHx=%^>|TS)cfL@p@sdfgIJ< zG=XcR87RX(c2BZinA;WQ`2PUpJVNlr>ZBFuzY?-u7n$0gWWC^3)O_}fxp-FPbmn)t znP#92`*_y>!vTNB?|t+8;S8z%YHkhWj+;_ZW|IvR3}wBmgXyk*J%BRQ9I`1e`+r5p`( z#_;){i|_xh@9&?JdzwLQL1lZ6LR6jk-EO9}J=i}#v9G%)=+3ucAAS#<-xp^{=l`%w z=gyLy)*lB9W&g)t>Hn+BpyS7gZvq$hXXajnSdEBt=DFh#55^fk$}~KTxDXM~Hyh4z z!heky>W}+7&IX1yMw)>-*e5sf#@}q@{YF6pzK=!OcJ6b|2f_G@^-ad#d61(V8`^m8 zc~X}$?2|`$E2kdeJ^n~UH7?cB$;FI=~U?PC$P3w{o5W6(B!DDNr5KD~FcZbN&) zm8=g!Inf>g)dHUI`#+uW|2@8qG2(tle@M^qygJ@*KwtOYlL-F5AXm9C!udB2AN%NM zugA?EhK*3>7eu{_65@Ob9PF*%-Yyj<_D9WaQU6~ejjsl22G+IDE^|2K;~T^e-FV1q zvFq*uelum92>hKO4ee|mhWej~Y}NaF{9Q9LeqfqANSf~{%RaYnMyD2> z`8V&AF*A0Kc@uqno|`v7ol`UI-+A2W|5b!Hs#i=j@peK~orTNhZ3!oJ?Q_?==j+~j zs~PwIJD&r&Po>M1hEVRFBAc=lV^6-7y7swcDp&N~7WvWtx91p%Tj+=l^x7RVrU3t4 zhyPummw<@efsm`Z2v^Mm9sZPz{oB5oE|MaTXCihWkBZ9n2Y3enZ)T?b-?653_p@9p z`;Urv@`|$(k89bzvTNkMCDleTJu<^?@Z`>gX5e1 zkZX(RJm0tLDCk)YJ)ch3Gq&p~f<@tqd5Xiq@4x-+1<$Tykstj(zuAnX*%kNyIyVD< zdA41JX8{qr;vRt0O>O7y0idpZem~Ey=cC*{w5!@F$F8{l*ZCs!qnd1eNA-#9DtI_A zYE~VEyJkHvVqN?EUp-#0M!8|y%%K0w0M6yWX-LP3d2L4hDyh#`(+mfKz`FMNzj?gQ zLS9kmhvF8e@!AL(*8~5`Y+j|7fQX(8Ay;)X&E#&OWU;PYwvWdv&P$rll<^`wrRWR>&IQIbO*~GsCA3BG;Vn&h{J6c1(fZzY={21^TIeg!rch~j`{xh*|rkUJ5 z9?mBq}`r`M0IzO9ff7(M1FYxD%So(o?5LHJb-05DFb?pn+ zdi@pW=HOjIfb$A)UINZz={RwJ{aCPAUomwL$h!80XTARVI`X6Y=$?P~i4E{^{@?i> z;4gLffq!?zQcup+s+(yhcRGi&u6=Ruq`$VX>?4tXS7HOa?|`==)Be=u+4|CNB)qnC zfE?A)G=saAXq~VEc#9HVTY8|Jo@WI8rG;bpbKqbdl{=3(gQKl2xYq(K;gy(3GqA3G z@wtRo;6vxIzs4<2@dGUzLB_v;4;=(Q=2dD5h|FWxLhePt#rKn2$`SvPF|ET9yGfCC z`-l2tUE{blv>nn6Y`cA_n`hUP(atX-|DJ2t7JUD|^DodBl|#Pi_dL7y0)}#IXuFof z9Uh)nzjU={SL_pEcL{#~X*nd*xl23Xte1`xjh7ajjkolY>U=dwGqA3G>1ofdha+#F z(5`Wd)9gA3GByN0`b=n7sU;w^YfFE`0}=OtEjLGOhxb3=^#v)iZvW7ZIG1{k(E zY4cmleBkc}{A!2q&u{x`dqq$93#XfDq3y19_`7B7D|;mKTgy|(JK4=|`{vGXEmr}r z8~px4hZoFm&amY5Zba452zPoW%)0iKE4}gh8p`Qe4#q|DJ9;g*0OtVUT$PR!kJrZp zi^?eGV@|IFfV0#aueT%r+K^Z7B&5Y@M-8KJ*boS0Xf_qTi~viWLSzH&Ijf#dtZcaisE$ZOo^!(;qLlpxm*MpI2f7yn5i>2>-V*TVMJ=kJrl~M|D*07C1b7kNi#F&p(KAr={?U z=l@-92hLULI5DqS*R)P`1AGdmgXPLXPTaTFKp$ z4iC?<-}3wGr^s_oG0+S5|GPW~oX65}VqP&fx2n(Kt7+A{+pKHf^84$P$h#-xHEwYl zuekr;!B;W-Hc>)Lm`{yJ|s@IKAub>7yQ z&KqQaGa(%(>aX(-6D-PB%)|Ir>e_d_{tA5P9P-K)u}`c&Ugm+54LSk;REHn+z7I92?qh-Z+Q13Gh7sJ`cRi+dRdt zxc|4oR=}x9$BFHFD(W9EviWM}!43$lYw-+WV@Xl}afpLLyT&bc118Y(&yew3;8$nc zRceV?8LwC$INi)Va;I}R>)Llc|2}UK@{WxBdkU|Gz}o|UZ(+8+^m`t!7eJ2cXoNc) z=pnGKeb*l^cc9$x6kf|vwmWdHO2;9u(qC^!{Ywz1A)bpqc{Jhx#6tyd-TtAyu0*^* zVED>31KV!j^~WpD2j>-sc8wWJv+F|0I28IX%C@W25)iQ~=IVLMtr6SZ;_&giXv_Wa z@)F9O70oXxcD)IBz2SFvba?*!(j%E)<~&yBA7AdzFYh6*B*m`x0%s6# zx~AeJ^UL2*|51_6S2OQ#4rdT>y!i$AX5K9!ub5w?#g5isewp_S@J9oGH;3=fFFgc9 z=NGJVoNi_wxqI8;kIvZly!mB5{q!O?zw}6%U)})T@$kDxIJ{tfam2D8eTk?#nt9~z z6Nh&^@ci-e3-azr;q@cnOaM;rbez}^{adgoTrvOca3%o9@2}Xe&3ilKmGg^FY~Y9R z|Nm`pHt_p9{9t}@#6r*c9U)hBGvp3w2G+IjNBtFZ`}}?=_nzvBTTW*FK}f$8`FkbW z$DiLGGK%2`Pt4YzelX#A{#KBqI-7ama{guxzZm$=-v@H>{r?T7LGFZfxe>4PvEPMk z2EH1k8Cci8@A-G&LFbUyxP?yL0DmXQr~*EGX?R{OwFE@`;C#&4HPG!(h$9gD0B3u| z4G`NRVl6oTO~mJ<%CGx}cEw!nxD;C<&A_(X54`zhKK8})GtvB#Vn=-ce}hK&y|Qe+ z>GwQ4j)ENJSo+HRVGgemc;0xKKMP!>{GQ(Y!N8dhoQiau*skM&GfHIh)y#MI{ZQ9_ z;EfmHgM-knaf{RJir@d;U?K3Uv+XLi1d#rHKIS#2n-T7&IX!V7{KIIxaC}^bcu?fu zQ+Pccc#GioP+j_w@81uIp97fIpV5y#M|>B&Ek(Qw@p{N^MXW$P1?#<&w0Xb!U+Rnf zz2n%>cJphUzKfu*H^0ok5qbTT*kHU=LC?j|bG=kOg%wGh#s+-zwk;A_`V^{d|%hM<~!ObrR zK_pEDI_~Yeu@EC$T0sF-t{8JK|?n80L)8Nv*%vg#UEUGutT-8C!b z9RKIsTisp#x*q%ezW+{rU%h_ys_#8@&#ll^UER;&y#hRM{!qd`xH-V<>%e&%ID3Y1 zVqQOoysjPaXzu;o;k*qTe|&ihdC#YLjZ5q*Y|75%!2cNdd*|~iQUW6V5XVZj&D=}w zes%aC=ZfC<`uCDzsEvl)m8|OUu+RK`ufCRG z4g21IWqB>Z`v2-b0_UVKPQ+`;Q0UgR10D_143sT;->a{{hs|kT;}QpWEy4PKpOt}s zN%!}{+ChFg_yp~}7zfW)A?dR}5mHWJWq0kug zSGrS_csnAhjfUKn=%pEDi$3^9--F9_;*ui~-Mw4CzLa47zfV8lOe}yyVu^!wbzm_l zrn}Do*`g1JI2@ig3ejJGPn9^}*D=5!27HXkGLC(jwo?$P_Yl#o_}~s{2FezF_~#s! zVh}KHmeSVZ@d+x*pRyP4|LL<~uGgexz~esP5;PWZhZ=WQW*sqv%aIN)styoU?nNzGM3+Ib!#>KFo#OfyhN(MM}LJf3$V;vruB z6^mmFgy@vrc>hnIQ7Fe_j^{7(>?R8JUM;$r;yb&TW}s}*M_0J_#=e#7H41eb`_=h= zFL@8x{KLZg(Mz!Zug|W)#kE~N-|UexeB-*;*=$O#$M-uNKK?)KqaQrJA3@%cl9%TD z7T}Eo-snPjd3U_Rq3$lFALOF0hcoNnvq+WY` zixdEPonLYp>g@4|xZW(?9nV2;h=@5wSuZJ5_kPgde??S|P01oj6O&~x`uNJUzfm9L ze+l>=vYEDkzyAW+BXYe?o|omHJ!QtqJ zIUaaTh4AwHjqBi&7eo(_ro`RnhmN98{Py)U^8T9d@7RK@zj6P+&uJ*f{H(u4ijd?R z>jKV3z9Woj2FezFlGncA4|$&$-#a$*oC17*3|ZcnW_{QHpWxlOsQ=TAUckkYR%ELw zA(uZnT-=xbF2(rYXFBkAb9Sc33Edb;{2{SzG8Q1M_|t)Zxi?O{i1YUKc*+|m zO4kA&?h8)})hmn>ZU>zxr(a7qM^sx4IV}By!^QpKzm3J*E^>bwUO`C zVw!=nMW5!^<9GD^TYOK~%-P|3T)HP@Yk^ywwV(ZEhVP?*sWuyOT6(C%uLZt0PL$q+ zymcfmRi8@_1Rm}ePuidmUb^2Xy#RWS5N@3*fdIB$aFrTu+7@E!#o zI;Twg61+TrS3{56XNRLHt#){LzuD)0`@%X(>9zU(jxEUgy9(ua7Ud|<`dg$3L%!P) z)kafVFKOmbw&?S`_62|R8i+CAlDDwGbDZ$~yWGk^Pwtwup=Q zzO&VolFMa;71^TC{c!?g7yKY0g~Rb5^WVu)eNK-Py3vU^&mihrf?_@+swi9Zg*Q$B zA6(?~i*dr+V3@*x3iz1+PTtJfnI0!b3JURY9pG#;r5Fp4W}s}*7v4Bg)`h$^;&DRC zpTc_;GGC$nhUyjiOScnFl#5?+{~We6m{M}MT)tCB(HCAlF6)cDC6bq}$N2x>K9~nj zV*Lq>6H2hk2_D*Dsk^U^qbdEx;bA`frC*PiBk#?8o;gk=M5pY={=YS_?|V{ZpdM3- zFyOgtHRx3v`Hm%~87N!yWqv)bm-jKrdz&iozTm5ibNlDl;A>yKErv1^{o3LU`$Zqij=P6blBA25AQBDEexh zWIlm%fQx*-V+%6rV;z*Ef0l2NA`1E55m9aAJC&Gbpls1sSEaA#;SaulN#4^m z>xTk-hQMA6@BfE%P0r9$mct@Aj|imD983F$MsphMG7##O+%f59i>-5 z_d$rbXHvFJ&dk8I*^J*yIlA|Q{=ObjIW}cyNt&1}d(qc<<1*^QO4l5nvzMWKZQm8} z_f*L4f&P>AJv&awhA-NEcP;K4Y=r%vRXCoFH0O~6ay{>zh&UqG^PZpZKkEZ>xnbWT z>VBz+3v>4;c_uOHpUh{<9>;mRiF?!S8t?yK1N*`!N9`#+PRWKX+F63N(UK3~ zW2`-wax7?uzE(uN*N~K{JHFAs3lSScIgd;;u7z>faTWx#fQ&1+@pZ|qt}n%nz-zifPeo1JnT=O#P%B)Cv``j!U^8L zq30z@^JvQc?eMT4{o7)%-+m5x59jmDaWWw~#q*me#~CQc&5mbp9Y~}IL!L1LmPa!)M{nz(d`#E0Z^F5;{Fx6&L22SnD7p9N;FO@7Mw< zh|l*7?EhQiTJQ~Jq4|_lZ16p!7*QZ`93W}MzZUq{=JEYL_`Vc;?*_hi5A!`^ZQ$ZQ z_sM5u?dN!r;d>-7)n-FZXXx57brgN~v&Z*=u>ZR(-!pJeaShz>K6y$Zyga^l0ft`v z@@Qu4BF0lk(f8|ld~bog;(Wei3$lFU`M)(PQI7Moe2Wxe$oB+9wb9HNBWdNk68P7o z`G!AMntplCPX8KwUr~VXeSnMW#YwDh*>OrYt`YY*M77n-0GBh4bavMR_vd7sm~lDs zHVp857;xsJpM+QthcpxCG{oaXw_={=aOUTVepoN*r-2VH^7%zS?QQf-)n~l_Z;dYC zuk7&C{q(kiLi~#n)i%Sv7- zx!8^UqOhI82#43ncj_qm;a9I7HzEJP0Ka(u{~C`2kM$?ePwUP$(W&*Q1bWbyBJgNt zl*o7LDEe^&uO45Ayo>XBW{;Z?owECGl;e4n<08j%UOz2Fljk}_wb9Hdmoy7N*`gn> z%d5v@P>;(|kH1GfZZ1%d=R)>1w4Zmf_OqAE@Qv#bXS10>PIV4V9YsGGkMEC=cX@zs zJpZ@Ge}MNvA-tsD;Pp@04~QQ_*VBkCh?Q8=!J5ZR+$Wkj73&SS{w_ZpaUWbKor!of zBCh93aqag19mw~Kh<_JNJTlEd8;XAVz31=0AdfZ-IMwmVfq_8GobhIGfE3`c&7B zsiO#8Uq2Rx_aA2tL|)*z#2MKCzs4`XJGu~F;&0kJvj_CxngM}FrWvTC=x6VLu22qe zlWAX(1sT3)LdTj#D97hAMdgaQrNhB<(Z6hzj1$0z?fLv-obWbm`u*3;&49ly@IQBUrpJjH17tP^UZ`H7mvuY)M7j9&0AQ)D!r{#Q9PY-s zqF-0?>hYC0Z(z3Hnu-1YYiM8PIcpVDM;Wp5gGe0^T2zegowI2l+g6 zoJfdH*?k1cu>;C+QlK7F3NY+9XE2@%-B@3lITmp{^pRMbDc=NfIQqz!5g$YBl5+iT zKj`Pn5S3%zJ7k)HWiR^mrgS?(JCpm2ydOFLp#tsbBFK(G`+X+MKl{s!zi$Jka&BhQ zr#CwMF}b4OdV2nDMc$Zzzpn+}KEQjS5MG|YXF!k6$$2z0XE?llfVZjV?;DZlzXu>5 zCkpr*`~TKF80Gj^*56_`VaRs_qT0xNTud`iw&=H8^Y}hT?}zce+59gG@LdbpV}QG7 z)_(Sv8NQzarrK;~lGDc={xLb5TiN3qW7Etl1AKP?5Btqe-n$T9!nf3KtSis>1n~{% zdk(P;aW3jMuFuMGuc-VY><{?~5!ViPydh=z-+hqpe<404DtTm@fi~FOCZ501#%4BT z+IPfYcAR<f&ZH0Jw0x2Cn&_n9NpP!I5r}!_}2sf7H`~q68PK1 zo;;dV@la@Mo*QHW}*nF&tIw|2O<=j=+ow4SH*Zw~z>(9ilC zm`^F8s$TT(E*Shlv37U*OQ3(Vq#XelHs|xoaWWw`RgPUyjw+O6VxS#SiZHYfW3#h~ z_b!=cpsZc#w!C)qy4>fK`=M?4A7!k2W$ts9Pk?L#+V6c?``KS-_(gjvSDU4dmg^jz zI&6|Ey%kfpYPa$EZ;Lwju%mm(OJGliZJB62~lk{<#Qy>9Ln02 z@5tjD_deE}oHJMdoLi~BDc9rN97b-0RJ+3S|7*UH>-F{shb#Tn7;Fn3>)xsj0pfNd zs;#D+Ty|2E$l9JqyZ(y(GUl}KgM<{$BAoj!aM(|AJo0fOiiz_mVv~rQ^7|#t1Z8bc zcYokFw_gpKx03IuP;=DFVrTvBVe@q^Gy}oM@M@vQ?zeIdr|heLjX$n$6_4wvtgwe}XzuX`iUyYDYG*OfTv*F%7h z`~I)5pYK=NspVxqR6$>|J*#Fme_gt@6-*$Mi?#%P| z9Dkteh6E4w!`Wym$lZAkZ}*&CkFkaWK=X8eI;l777cW3jVM zInxf0vi5gVyn4C}=bf$vP2pht?|VFOU_<~Xsi)15pCj@-nu=y;*YUu)$E&BfPN}#( z-LFR_4%X8K;A6k}8>cw@xL>D~mRJ0_6nfP*-~rF?VUJ&f1lT2S0$u)#rWU%V&GuRP4g-^ z39tWx{8J*%qp86B5rMLH)iRIQ$B-BOAFjKSh)Nvf74!eTR|Efvd|oLf7+PQ7gI={w zxqHvyUk!ZR3zrmloh5aaye8#O+4~>h-2}X+^Xe ztc{SjO!Ct0AAM5aJAw0j5GUq!RzJvpFY-JZq!}n{dsle8V*S73y>xwzN*v;K7Il;Z z|D}9hDJ2*>UOo-I2O{o)xGnYrt&VXMdw6E!dUiIhrDtm&p#uNwPxR}v)&;I|E51XT zfn~R=;V3Ek754!uUZ-Eh>P&l?H5@Y4u=iDGuRO;q_28iKN4f!%cq3zu4ShGu?E`?U zUG4JZy_2)f0p7=gp7QG~ykoR)BXHgf<4D1Xvx{I+fnvIKf5_U^qW6aKJly}EwQkz4 z6QdG4$NKem7ViJ|T?qXDIDC1IH?~s?Oud-rJKKc2S-8GOpsZcJSMom3S+j87pjcim zFjIKrA@dhiEB!+}UTP^Z4VCse>jc4MO0kdTSCO@=yM2)CA5ji)^M9}x>;HXqKA`E);GYV7>>qz0a|N+Ku2&NxFRA^Pi*8~X z)}2{yKLBKHpMAV~^$GGeQpcuvz5qD?0uJh22q&&rWstvIY~#_)(mnH(wSA@}??D1S zI7r(WmpD|fu>Rlo-@yMYzg~%y0RA=&ZDJwx{(^qtcZh@W{ZquZ5l17AL&Un{Eb`1X zyH7;yfA>MX_aQ2`M(XZjQO~m5KF=rhdUg@c8zcRN_=)_b_^yV%A8FCj^;%hCy{5f0 zU}q`%s2O+Qh_*5VHs84z`!Co3uV$H&Dx43#N+)403-zw-2ppGS|0VkTd(Zr@@>;K6 z6PtOm+K&Dlfn~RA{L!n|DATO6|AW6DhK{dAS6;hP``NBwe{Sv9b1R>XHH(JvIa9wK z)}^p6JQsC%4%X6^-k&oqzp9SFrzyKAmn+8m7*2jDXPRL1!VPjg+a~8sHLfXJF*kYu z_idJ(ACQcGqQBoq#9A=|k4!VL>~@U>p8YQ&Z}I=ZeysoZ{T1~cV~_YhUT>Kg{kyR8 z|26a~=Vlh$u5w0Mi~G;3OKC6$>o0P>`(fYy``-m{q)|fy?3}$4jz1ToshL_?yNY!xpf`P6J#Gb_nWtMhUWpZ!BIc#+y4Ms((5`C_Y*vn+1X;)R%YwU z3T5n?mC3r!Z1yo|NVuNbPgfskN3z~A8~gwI>3X^H7+)9Td>I^^ee1+F@xRQ>>~(0K z$lAWRm(N6GAMBU^J-g!q)RT`2*aw+@sw0alg8~$i*DYh)%rn^7pT!T=YD<^fO~8jF>QXLNte@2IAwo%GoM)WcJR?5FNJf zJIVU%Y>ruF!~!Wu z%Fo#U*AMgb_isZvxIP(=!?2ll6NdJppK~^v*|@Gmnt`&m-4-$#M(z2uzW ze0Da*|9;pXkJ}51tK;wfd*ZLa@u6%J_bf!U)sV~Cr;1L>+WtEyyOWJY;SEKPBTY@L_xMZ=ReA#md}2*`@F?{`bTF z@cXR8*Xz1SL<>wiuR~PZ4BIBs43xF~|K^Q<^~ftqAoIt++0!9&l&baoIT3&PHgWf; z4im2o(T%sl-Q5oFsGJ>ekL!Qg|6%+A?-EjW-2t3GMZd@O#^JcSOPp%NGC5B%tK~ao z?SQVNpPzj<&bvUxNtuEo-Ni!lkh8O&^Qw?MvA z)~+=ySr3{04)QLK;I#ZHds~5bzQ`(`wv!3q6~&al;Z(ebp+{|0?jCS>=L2uK$Lp6k z@8(FKS6}Y~&ZW`sF|Q8C0*XlB3ZaIn96U|)~d2avZQ%WG2bJYJs!{xu%H z@~Wrn&vN}V8`p!gaosfgR>UiFrV{J+voWU5*0Ii=*-Z!5tL2Ewtr6cX7c7?D4xF0! zwUTwXeoTtLlwUuBy|?6gy^Fre>mLppyB}6?wmvBChbmcrlw&iSzWdSP-IB9|_D=et z%Hhbg`Cy!rTuY!LGz8@>s2TpVJJKBwoCt5Dx2*0#z6ym0G z9*;~jP}UAUA?fFV51TW*YKcR<;{8AUV!s1l`}qi8K*V2rLa*9p$X(^04u3K5ANF{~ zHB#joj#pRyl)bwHPwRiS-j4KmMLTsino4k2d4R)vAZLec(p_Vx0*D~OL=-KJ}bsP1ov={6LbhepFa_9B~Le>s#_IP~~ zc^4$8EPu-0I^ccb;rac;wjQtdL66#KD#@L;Y0BEQ2Yb9??p!%Nz$^Cu_4~dsPR#40 zkmtoO`#WMjD&Hw<*WT4@FS!1y^!D933$?@{UNQggAKwqm>xZ`WczqFi)izT}?%e%< z$lA5%B)nE(4p~{1pk{c*{r~>DTOeDHMtQt`2R&+|sU&yWhf~%LTRq{m3UkOxx8E)0 zKivQCzou{$#F28bANVU`8)7x$&xo%fVlBMt_bS`1pJ)eFnD1A9Cn!8J&A_tTVcU3q z#Wh5wzyCl-3S}(h*WaLHsOVDr{q`~{@oN>wYUS3@cStM#P~ew%ejS1Ho^*Z%YQA5q zF#qrG*1|IV&~}MmtJaHcH1u87Fo(B(&JOS4`E@toy^?J&Rk;7(e-qCxzg+?+YA;or zL-%@e9*+iT2Flvu8z;O1A2w&k7cFss*Q!mRV;j+x<#jucSB%xpHd6)es&;hv+W`M& zkJmGiSLAqg<@f7x74HA{-^s)KZ0z9&k3SCoC%!d4wu-Met1#bpHkvAMSGBjp+bL&@ z-}89A6nO(8eaSqc3ito}kBNTgxShs{c|8U4ZhkG8r#PH3IlJy^9c}-(L5&HsW26s2rOr`tE9ncL?y__WW9lyxk&w z9cHmF)@V`n)X$I}Y zSnX^xRphS9;ZFko=^n3GL#{eA;#JF^sz-SLU;nc_yi`3Nk+hd~=usO@6}fA1c-Tk2 z-fJGO&m!;ANT0`RBXFihzvuJn-Wo=`?ni8w^LS*MfwFe}sK4WREr?ax5BUs9i9@_D zg$})D478UK0>bN|DvZ_6Hd96Jo^<$E0Dn@#>m2&MG~!jupW^j#;9aL`v-Ndk!s{E* zqc)lsyAF6SdA$CLyxK^g$Ll|Vb8GZ_KCdH_`iiyjsyF039!=E`4(C?j{OZ-$ zmy!2mmRBiph}ZXkU+Uqf>g!0!kbdY9-1``gxH@7FM9h`uY>&7ZqFeV-E#2@5zs^|& zb}6@pzC)UUWw#rg;QWfQea?0`?^#!dK}c_m^h1%Kl~3Q#b9zBXrJkSlvwNDJ_?YiI z&P^43Ij6tKP}XknobsR2yC(G371kS#FLO2!-8@k+kY=E)-Qb7BufT)NS-(mN1Ad)@ z{r~;jL|34_xB;DZVXStx2vzOwHL6c%2?zsvmMsn-XtN zM72?THD_0c*9pAnf0yaUKY{OGBYjDGnX?mcmPNnkw-@&mH*x+bSUgcNv7UoKS-aua z9P@I#jATdi+E=vs*S?koYNfMbHIzuJb8Cd+H`^jjXU7Xtr3QMusPR6nGPQ0#~19ERA6I2-X!M9h`u z{2lQxxF&M*I@Qt*pX3>1wd2;zq3^WsWZCWS5A^)ng}j3!zh?heVa`3U_hZlA6yNS? z2I66UKSw!M-_?i=W$o`Da(vUTk0Jgk(&zbg4sgDVe$Q_&?kOGOEJSRO^AvNT!}$_8 zA9;SQ!Fi=wza~%TW3=my`erU92kk?NU)iyJS+)oOTF~@p1Tobw0l*)KlNGKS|{AZ+cD09Kas~{JlKzOvUby5ljkqzVqQGAIN}vNq5LU(4}gr0$01&I!b?2VAK1(w+|AW{ z$&|I5wt2i_4SR0j|99tN{eQrrA|J+ycs)n36o;7Shzw=zrZ0QEo`AfAv;EN4QsMxw zX953s4?oT8){;XzvHtIDGs2zDG`!B=ehe2shaOixKljW!~Tms`_q0MAvwgySnaqq zbLqP-hmZa7n{V&=73<7%FNpoB{CWNU+{M7V(!)#htrKqIVSW#r8O&Vz?os(pS-W|o z=hu&r7r6g07wi86t{0h5{m}^`ab7~ywFAX`$>HER?9HF|c*T8+x$ggeQ@nZ;?i8>1 z|K9<3diZHxb;3=2jMdIIGnd@G>+rEZev45FuhkZLZ85J>{uCbm|98L)4=>HDPH>5b zwRqUfVCIrLy=J7W-C|zCYxPFR3;h4@Ts;3bKho%tQ*^C$RW}U)M2+A>G3-T=e-v5 zn|a@4_3Dt(^{$ZJGL4je;!R+TMkMyCh$kW*gg6e-t^dRY|6hM0=14^4+R%s9dX2-f z+bwH6{~iE)1MeNG#{NI-N0Ja2zjfkDoLvNq=PBkcB0^caUJUs8c^=yw<^uN^yWXJF7D}nQg$b@ksUaJL*Cn_d7 z5(LWHtsnJx#Wh6rg@O9&O?*?lV*lTOZ$(##*X@|Yexdpt#Fr5tN5oiOvoelfBfhV) z-TFzMA4F7cO*MV@pdhmBcEl#0U*AFAS+QR;?;EMc{=cb$NF!eAJmC6aoFF#Ai5RvO@{;75f6Ly z>S>(!V4z-k6aQ4bdJXt}fIleMUUlM6{N;#ho2jPnmOFgNj{JS%*P1@atB?IE1wYQEfEUE;QndP-+ zJ>YBy99;Qi{Rf1d>teS$j1iH6GTnDi);%SISN;$gsgMP)enB&&ez;{S9NZGet*YoRC=asUdflJNzSacGPf>*GlB= z6Z4vx_t)V4KWoM7+gQg=jV~kOd4J9A(4#h*8gh4&!^3|1QMY@%wjl5D0I$~r=Twmi zwHLin%=$7D@pd_nN2VDlYey~dc)baEmj`$)Fz>D@g^u&U>uy0_<9T-t#%gDqsUdgu zgcn)6-B6F$SCKb0<~1|#uBnC0r6L=$H=cLbJOMpwqp2Zxk2pN+r{C@tkJk^8cXfc* zcHmsK0vyy=_5(HdAYOxb5#lq5^AYDF{-m#xXb3HTN7|6fb%MX3J7^Zwc%kpEV6^JtJ}psXFe zz~l7`ocB(ESAX8`tsB)+M-AG`PSCan^!^d@A4cUwKarXzj=(600G?}cE$M7EayDp@Oa)D=e-*9oSFaEV*bBYv&e?**Bjr&!+L|W+0=l`+O-`X_SJ8Ho!ak@BejE} zw_^o*UH@LYnds(;im{o~+X20;39rC|jR9T@%(rVd20q@qQWqY#v<(AVSf4CKZ0?Gc&zcI|eM(LN=_qs(5Ve|Q6Wuzpdy7UHUiCmul8Wr`IMG0aD5QJzqxj@VDUu7oa}I(0#1|X z*Tay%Pr$DQ=KHlL0skfV6?_G*$3_VX?ZjB^Y%{g=-BgGFQqJz!$Mb6m^0+lq_GgaB z%=c^01)k0eLVk_s`?c3WkJ@O+U9FB4l(jov>G4{Fygx?mJ6Zp$#WSsIy(eW1<3#P{ zPRL&;=kaK2buE^%cE@^;*Q<~>HNb0u`F`zf!2cY)ZWZKJ=KIp`V61kwnObsJ>3ID- zXLsuD@%kL{&WL%<%(rVRfcJetd-X;){kQ;8Z8WvyPWvj#+MO=BuH0%y(_=kY|k5j$2bp-@PiBEW6!#70<7~Ag?6$Yi7P(`!Cq5V^OFc$Mfx4 z%t{W8FXvke%KZl2X^t)W-@j43Uy_My)ZVlk*>?e%l+DqN~(5?LQXpmOB zwgygR!YlA$bCy>vaR9#<_&b8v4MMz*MDK(EuIeyWJKGGoLz;oIcGn&ruP4IJUm{+C zit_u{DRo;wW{k*&?2YHUb(mi}8%-U!tJ~kWnepT-gA7i!S*3`jwNGtxqIlEiV^Xsk1`$O#4%zV4aEE{lGT_x;5;;D7Mfih%y)nzyKyLGb=??A-8tomCJ|BN^Vaf!-y>nFy~dBwnfCl7@@ zu^#b1)MdyY)}J8xgu|4ZawUA|1&i~WBC zmx*k^zqUUx7`TNIOyI{ zsce+C3ljc*QluJb(Y6Yd7BVTbftw{~P#hR4(ABc-7@M!9O^*&5*l!2Rr;{ zb9U?|9M?BS*QBVB$Iyh+fbHkx_hZr%wF5BurImUz70jXd4g zkhTl^{|3HQ7$>f;S3-W0oX4Y?ccsI53pmk!XVxpMr_A&B|2ba0<+n8cS-}6u!%y*w zMFs@+5A$}*nP%M2X+9Eh0wUIVo3YN@d=c`tLd5m(yweenLfjv*R(1YQK55r&h{~;* zN8jBhnpt)`Ze7o>ZOGd<@~bXiru=#{?EO+pmF*vNxljCB1wG2KnMdF0SVCDl?pDvQ z4@^zc)D)#X3I?}A>n&CDZrx<`nzcCSGmudgBR+K5*ze~MS^{~NTLhnH$Ey4^qp4DJJRRziv53s`bNL!^Qy~lg7XsOpOo`>H1l4P@07KB zHF><^`fHxQ|If7-Z}~0FEB5~lTHC`<@#-#+Szq5pRNKrva`&#oUpr^_?vwCZKM;9s z5wBYQ6tCF-HwbeQ@pG%G$jzOL(o{5a&H0d14&e00@e@QHqg8QtebUapVk;5EW~3QdcDuLtep=WM&a>^s zTmDPgU*88hT(iiI+q(QGJQo93xi$1%eX+yeHfP6s@29Qb1Ng5+e$77TQa=oM{(kyY zd(q`T!5aY#wb9Ub^_x39?57`pp6Azzz>E9wq`lPR`Ts$CicFyX=yn&u*%`V=$ay@P zdMz7e?f4lC%Wq=uG0>wnntE_of4IZLe)@e*^LV`!c^gLhJYMnq|Da={ z-}Cz+U49dsQy{PB@o4H#aX7~S=MIlotZ&rso8{G8eoOOuGVmvR_$gku*9`J{0ixPw z>dD;&4u3N6zxH@7Mcy6}uUh^Tujc{pY!6TGM@F-qc>S&ZdgxIbO+C50+Tme8`@Sb6 z>qPan$eXAay(ye&z|k^leaXjRM?|~sLcCsd^T;#o5)zMmxPH1!W5@63qT>~kjdc>aHo+7YrhUVp1^ zhaR=j2zNTip{(8SNRLUWOdCjbU)jtkA^-0Ly zc)v;g8_=URntF2gva=Wa*(V(2@%k(Ba8s2bWfz|RA2d&X4&y|;{s8$mG~=?ID5o_`O zmxjU6qnw+1__CqD!^gh%{r6Kp`@A-+3B7-nb3%UA2_x;=0CBLK$0O4Wl(qYxpR^a? z!RA0ei&UM}V_v)`m)OW-~4 z;idcCc)v-*p3tKQONdujL+_zv7ZZ`cVqudD#awU-9$0|6ETj|OQ5 z%Gy7k>G8TN^8DxjBhPyi-W0ER{(sOrqASF!PI$>H#%gDqX&`qxhEvx5@fnX-%u5?K zj(N@OFKNK@|ARj9@Y1}-`%44+yG9){S8I9p}A^^?5bh$G2W!b`jc zM77a0(04V82U&Z-cAj4!L*AbPe#P_ugL`{+<>N%{Wuaj4M8#a_aC!shIFHvF^Esx2E5@O zUfSMxze&T3(4#h*26Fd|!^0l*1Gh?eZR~-(iU6;8{(o?MU61Sce4L2aw;=zb=;qNh zyyb8<1kT|eug@UQfBrw>)thjpc*XPogSQl2q57&5PV&mJN^LU@6`QquRzb=5&x1ijRO#S;`;|U?xtn!)=${m$ZLSN z1jW#Ijk-q8vfG0;_WX)9?1sm(er?41|KMG;ltDY4UmJ%C7EcsRq!}n{4>}<6EAYX2 zVBGd5yuM!>vHm}JZ_yRTJiS=euw8*%!?b|js2S0Z_%rU(@~2_L4zfF;+X;FJS`BQjU{~vs+$f_Sxye7|gG){sZxBlNq?zD`QwTBG#c)c5Wf#?4lvHm}J$_j8I zUay3_TmKi#D@BH~_K-0iuP5NV!1{lo=Q|p){y$i+H3IcDdA_4@ecTs%9PvJ^GqGPd z9q}kcx3;4ebkisOim}>pYZ~c0oy)T9_K;f7uUNxwjMx9O&v!Ip{eSRP1^JHW+l`pt zH!8=bk-pP4a?096`+I)H8g^sg{R53y{~vtA3UDI7HbK5h&g0QEHpzF&+Cz8p{EGGe z#=!djhywHNMy&r2zRSZ;wU-g`e7g~2wX@AMk~^JCQPv(h+v62$*p2b}KTz}A3)cS! z&-C!p?IoUXH)4M8Y&4DJ&aMAL)*iN+$1B#b8}APELsDGf>tZzJs{`hSgbli)010vRD8vlyef%r4x zC-G_B_9Z*cjF5RZ%hhlv%CHq;E#jNtVHWzv_t7`r`(KM=8cu`!r;s}ba^SJ)I^0M7 z9b}Q7r+!a?n)f~cfh~eewHtmf#8gWy^^AJx&JQT6T33um#?XezFIW|r7UA5YavfCrS z@cfGLr|E=%U$OshNRbvY&@S~xF>%lz0*gU0b*!MQJ!-J$*J|Vk_W$9Dk9Y&1fBoBp z{eMH&^zhT|C7$;;JqW#On`xr&9uyhM+M_P>{Q3^^E|2}1nfEtg|KAW@M-BNkp7%Gs z06l7>X(D$|JG{Zb`^e)J<4;q0fLHAQ8&d4qm2Q`Mqn5m~PuKp6N2VDlYme^h@%l9K z0{j0)6qxrnVgKKdO+5TGuiHru@s}g2ZKjFbX&a}kJ$h=wYx6qDi}(KlHNPLi{=Xr5 zRTAP=Z!{C{H$=73G?BX>r6iQKNB<|`wHfz+n*z`OH{tpJAvy~Ss*NC@}AC#`FI}blgzsk-@Z3zUm0LsKAC6?yB#yk_S8 z&3OKQ$Vnm_;5B*9r1@m%Q5%K3=HngSNx*y2YcE&hyv?)yP&1zYA9DH%aH94y1@b4$ zc|4kCT`QohJ@yxm*W;1rKmYIAOQGjXn(_Sqkf|Pis=Xx7nKWapcD9*ja(B726Z_bY zJKp295_$VXyk?&>X}%PAfA;WF{qD$k-ramV^r(%dncUsv@cs0x{ zA2NLfI1#TiA%DA^$D?VU>2Rh4=Ub20n~>)}{~z&MVBXz~=l_S?>fxt(jpyCXxIS>U znPzgQV>o5)@ke;PK7qWcF|V0N}p9da%5H{K$cyPQgqj@RxsEwwX+%0nU z-kY;0cpXnrHI|Yb_5&EJoo%L>-02ujS$jf_$LqJqs{}(4Pbh!N-e-Z=>fvd9 zjm}T%>wD0nHX7mXZD((5&i*Ny52Jr=!I~L(myp7F132mnzrRUvB3{3Myv`?hG|gW) zoJGJn#N+jCcSyV3gHO*^WUt3^9v)X2w!5z{Jl(m0alJMFx0_Qyu z^O~)%c-CgfV-Ao1L!0JR*NHS+_8m9>16aSu{{>G&JR1>nq&C#wHdhzjsoirxeQLqA zfa6+x*fLC@XoEd*_oP2+*$wBtti|yC+cE_9>UCVmzq+BHI2fCO#UPkSGf>u^cuL}5 z;Dh^se+%pnX~F)#A#u4f{?#i(;_ry4wi)^mX~lmT_)mELJqC7u8~Zo2Uez)hcv??F z_QvZ~EfavDHX3r*qW4TFYfn1Z~Kj!SolRaK*k++-VrFor_>pj#& zzh`*W4fV9^F2sxEJRX^5psYRlRcCu+g|zoGrK ztby@6UMFg4haTnFw9t1tmQdDCy2SJAv&f6DE4}uD{eMGs9uTTOx}l$T-H+HV<>8TO z2Flt=Ri0nb2eGqzyB}dwZJ+}%X`qVvxlGNHD0G_!CJku z&9sm^U9+RCJ!N3REB=}gyvMv|)@fS42A z4;5XZen{47q#wd{S?dvq;}JJQoQ`-tqT8FT8oKEd^`&(WMCI1dcStj^?Dkae{hzHT z!TwKUzh>5nTCx9c=&@SPKtB}k51I1~{vQG3^#ibb*^arMEyHs?F(>TVIwjY0eh%N! z|K5jd(7#}v=P&4=m*RTme!X93=3Ihz6R!%{D|rRka-gF&p`fM9Jhkp&WPxT z?uTtlkHztGEf>er)`Jn%$5MA%|0sDZyFIl%=?7cSg}pyV_IULQ`~QaOd^%Kr^??H7 z94A;*pqR%woRfj`O41JkADjp3Re^P?)}w)cc2q9Z>vVgSbtw=NUJ1OQhvrg2C{eMGs{UG-n=P}FWy#rBi?f!T}%On15 zf z|9_~irv&+y2|D>kzuc-en%0jb%>q!?o_TSaZ}?-S8xIHX1Eh>$zQ2I%!;&B5J2g=U z{(O$TYO`qtr}K48q7HjjkA&~}+vB_^9pB#le~cZyhd!Zr(PxNvoiMvIh`WJc^9Lyd z(hSsP&)PKM9pwQ>A>NaTv(Ni{j{nMMkatd;IsUg+BHoGkCgML3m!TZ1Jh+ImF|83iAIH;yan>r}+Le%JDnV6>MKpjcM=gh-#yme~qLmL|Hp!Ngm&a z<#KzylQT1I&MX|93-gWre{1V#8?0|S;ns2q-pC)NDpPagRH+0x@_VDAJ9}yS{qmhQ z*mF+v{M~}Q+e7|N764NI#{7S6?VE%C-j*=LM<41qHuEw6N1B1M_ME5k{C!O>xA!OT z_c`$QVFmpCcgSuoI)eVzg#gVLe9T>(&1OD*`kLfXhduYO#NTZOdG`eT{V(8YA6x)0 zuRlZi=j(bYk7oWS4sRRaUE%Tl8uI=T;yYOwNb&t4%CU>H`vY7r<@IN>FhIUBH+MFg z`Iyro%|Kau?!WW+ekhll@F@764Zg1_!1wo%jphe|`mP%ev|Qx7tq(BOW4eV18zPweL9pAjZBmCl@9u8d0e|ladrxup1nQSgG+oJwhwEHmGAOqCh&t@~^`5`?M*a>VeabJq z_xQd5d8Y*U_8wG7*?l#1-0aGcZD0DJ0{OldQEfDBH%VIYZ_e2Z*3IMl81Rif6%`ld z%!jAtdQ84ACp}3D_fFv6<8T9f=g&La>Vc^?n>KPMFKG1mejIsc2KcT7Uipgf z^7!t6o_aZ-N7L5f@XCSryvKJn^6m}s9iDf#wV@pGdUt00&<6;}_rr*4qiO4uGz&mk zd*P@&zHb8Ghvv+zAHerx1^8YD*;cV3G=922iqL$i-|qucZ8mM>^xu+49rnUy9^bzr zZ)Sk+e*kaMitrM?d41M~@w)8^#J^yDaUkx6!j=~Fn=P1cv}}v`XIHlFIFRoz5#JZ( zJTlEd8|;N2c>ex3@*WQPJ3QZQ!~XxZmx->>_1TCK%mV&`e$cBNn>O52K$?NF_M(0B z{N0&b>6)W+rtGYo`K&tZ?*){7Ty)5LMi+4WacOTIdYtUj7^nML=!g2>BVsJC$9$|F z{MV1onFnzlxa>njy@%tJcEf=@tRHi4+EBL^3>O^QVlQ^jDf<1$f}ybU87)iDE><(@ z-9mKpM8QCsfwK1EiOKpX@W8$2-xNdHdcI&&=y*kRseg6dIhK+f;_rm0wivE~BF#Wq zdvUwBK6)(X^S2!r%jfSqU9df5w4NxQt~*EPYqv?f{SnnhL*FkL@9_SevzP3gtUE6_ z1APA~dC-@vJ1-aqoDZYl(NE>$M7$m$SUgcNj}RHk+DlIIcpZ=YodUcj-DDd7P~d;% z;iq|(I76e~Gk%Tt%`A8T@*Q#>j|OQ5%G%3r_S#D;^5z8mnk=)W{dymC zY$&?$JMhzf9Vt2F^(jQP%`6~yPe~4C?PZ^NyncqfvY6M*zL^D>{|}4i|HMnTmw4aI zf;XW@Z8QtWo%WTKwST_Yt+eE(yaH4()YxBTj;L$AjNWN3n{yDlY zPWxX$d@8_evYeLY^?l&`^ZhihS~BYWUUVxyx%=MXW4?d6_ulySO_29+%xh-f%7Slz zH%?^Lk7-`xeJkx4qn(Xr0k~@);PA!)&)Z+oJ{spe7wJoQZC?pEI)4k}fLG}U$|3&_ z;tPn60%si@e?$CIb$06~cx^|Y16vt*WSW6xx0ieSJ77OJ5BN1%HcR=neLd*Fx+X)Q zy~wf|$Cq}D)s9<3-yzLFS$l=IzoY#S;C~kTHM4J~9qa$YjuY7s-|@bgc3f{c8x4Ke zzMIHU)?N|q6Tg?hj^9cG2seKYMx0q-J_ z4e=W9n`xf{J!+$H*RD5pDQl-KO!}erSvYTWq|f8^6yRJD{hr}9-Z#^ZxjC>Hcr-{e zP}WY1o(o~U!XCo*V*|Vv*f-OD5p>)jx`fPewc(aXwXW z|9_ZX+l2h8HIa5=tZrA^Ognw|u#}my_Ns$CzhVuteOm0-%)XWOzXGqJpuO?FmG*x^ zkJ@P3$=$OK5BK@6dfnso8|2N3^m*+C^Z#LO(eD{v<9#dbZ$ti{avqNcX$H#LtG(x& zfDfAk?Il@8O!JEU|HGDwt`M)=OAdMc98qmE?d0xr$)T*h+Izlf>1xPZ8uOajx6=Lz z@UV{0;H{TO-p}k?>F5c4?*2qOIMho*(P6LtB3WN){}tywo}G8L|A=${z9Kwc7`d

4q;za9Lor{wd4TH?4wMU=1b8p7kELTZ=y*YNDeroJB;kQs#4kqF z(@e(zNi#)RJN>e}^^Whb-fjX21`hJy(F=y@C6k!%fy}DLZR>UYO&s9%Bi8Fpa)KisJc`7?jNO2;L@)9Wi94blwMVXqzQ z@qHw@2-W9g!kprJGIYq@0(YI5SD!gy=5=xhuAw?GXYIHH@oL0p5FbEnL;O|B(tRKF z_l=0kvFW%%(!^ug?X~mr{Jnc_rRkT$-(%qK&kOh)D$KAjiq!fkxtrKWRA?=-qSRrX1nP#94d)-lcY(38LC)I+`V|`0D}x{ye^~0Naf?3_xS!8dA9}leh_%F+7lkH^7pHBU~C2^1CIu22I{ca zpX2fU2=bPM_)aF+DZZbF4(%s`d~ZV(@{O_C*=Ramm9*mT1pF8B_-+Q@@X3r^E4bqB-{r5Lq=kfhD&U-J!cQWzy`Cf?q|HBUzT|vG%@sn#C2cWPbdr5Lzkl*CI8i6v!DlLF&_LCZQ;RvFi)QjS?F50GGfbr zm6!Uya4(#zJ~ymW3-=H?+F);->eaW&(EV|?zAeQ5zv0n3K+xX2`i6Twz+~XjEIiQR zVLjl+iln}w9PmY`z9kC+srrWff5UY?9IS7n2t$A4ev`A2dybf9psc+qm-aX6gX~Y@ zKBgt77VtOr{|&!bbOhU5{(hN-Q-P^An}y(Xp_Z9C>`ga$eBXn-!2Z95*#9?t+KTY< z_(mNACIgRV;WYV99rmVnkMAkS^Y{P7S6s=2GQ~Ic{|&!UbOrgA2_^Zy9Z_xMo+G9i zC~I$CE06EPbbk`}F)gVpz&G~)4Zq9b2I`x?Uq<{r7nsxJe6x_8>Ku|f?9Ejk-_Ij2 zu>Wr%_Wuo^u_C-YzVC;gxekxm_se(cus1*M@jVN9{{Fj|?_{Ex;v3KZ4cGhhLB2WB zWPh^o2J{1C5Jw^6+G`=kvxP4rKB_i!>nHt<{eO;Q?s;OGfn~S1Y?kNmYjl4U_fai* zv4Fp^{y)4~OC7jg%j}m~hvvxn%`n>zwlQ?x37=?GrH(Zq<>ak+5Q%-iL`Qp z-;wU^%J(SB_muME<1ezn*E$pGPxZx>q5>b(zqVlT7r{cBfjaE1-z5A47u*EK6Ym9_ zsd5a4j(>@+Apg<)chP3ht2UWM>*D)n4*y>{d)wi8{C|;K#h`7LpPw_GyMzBRF5kN! zz6kUG;aZ=9_UF%k7wrs8wOM?zNIG88VQ>3SfZuJ9_kpu3+kff{EHzvC#X2i67` z4wvuLVQ*j6<99UjHVg3^p6@Qg^Z&!Y6kS1nIb~pfwx}oS&o?;YdSKDkh#R6`!+w+n zCm?pJe7AkFew~7-oSH>wH%K$E?DqDv(*A}2dv1U+=4M>KEt;9@f%p0j#uq(-_?IFo=hC(oT_9Q1Vegob(-UW#M{=Ym6*aM`>f&G8$Xgg7V>;D;h zQqJG->mrPyOUe;%LPUSE6`1Z*I@yF&w=a!(Gm8y-=Pw}6Hz%ApDxm|h&t?@`+5F;8Rwnp^!okBeBfz+PzW#W zZ>;wNlR>fFdOvj7JJ0j{-GTgCuYD(;ix&`6{>J+MIvYjhLp{&;H#<<;`vRicXcl4p zA87{4+B^T5$M?)!&vlpO%=NE;?=tYcd4TU{AiJgL2;1*>pu~S4QEfJh$mzcw{+2m= z*S-ngi;Ixg==A!0WBq@fQ7gnt^Zlh@Qb4h_52Oxz*SQ|w|3<$59-xHpxI<0xjs1V? z?B>eBeG>V6vqOcwi&uhPwb3lXo*SeYC~NO}F^})Zb1PlC9P4^}&16 z)_Yab9iQZTH$>&wEZ$bqL}Jcz| z#l^b?{T(kLrpkf)|LdIZ$`NW`+aQnj;@ZU7XcnI+X$n!+-t&B#Z}?-S%Z7vRi5TCo zUK?s(i%)~>pB-+jclk~ow&X02?*`d3R@tYNKYn10 zV}G_7*SCu?hAn;@5%cRM#fW|I{TCdyZA*c=<%9NPt=)0VK8k4umfe;-o9FL4q(5W7 z#}M{6-v6^so8*VbFWuRrClDXk_V59NSxlemT#7nu>A1w-OIAZ(m5QZ!eg}AH>Gbskihpue|69`Kh~=v5op zM={MnSzG#y$maL3Cy?+Dy^!*U<6Z<*#hYX1yLiOEWFeUy_$f?bSoGw{QbP&Uq zjrI865$C-rd8ziiq%X?zocleDm+H@!Y$TWz5NxCwsKb_>k?@UjfQumC@q($(_mcIY z<2BJ0zFruOJlczOJ7**BF)+*|FFor|MF6qeWeUIJP5xmm(Gb*Bi> z20L?1PG`=zHea$BaYtQOO!@g%*c)9pvV8~ajVm1ao`b04JC95=P=}p)y2ImncOp&? z*0*>^QmP!-|6jbO=+gGB{|BDT+P22TgL)T;Zl1_{985D%*3SHgn_szp6ZJu!*XDhb zuBiq5-2&MmqC?wv#(r;sf%tzzRGXF4Wg<%*wtP>I?{{(D4FSHf|G#+M72~D&env1U zpxDniymf(hhR63Z>&VRJJJla!B(8<`TJLt z@vX4GqXiD%-<_*MM?7CaJJ0xgg!sF2IP@yVrn4W)GTh;h1^zR6{(cenLr~`1j?bA_ zz7c=R)lCW)@Bb}!*R^4PdkY-2A8XXkW<#HLZszdueu7!!Jbxd6a=x4OcPG~Wiw_Z* z0{-@PC=qWb!K8p<@8s|f0p3{&-zW#T2=g5+aHQvWKe8fo1hLm`)rTzBa!d#|MNzIXn`TcH}?M( zU+l^ecRMeD>{Sjo zIDRGz4AQ@h1t!MOPRzACvA)oW{=M@7#5VMqs;2usX@3Qxa&9{5(^7$>4YqP`&)_nPQ~sVOm=sX#c@7WHIaE&Z{9THCfB&E7?`VM|jN`+E5Mr2_uO{=Z^fBPr0nyaf*8KY^$=n@)22 zh_fH>C#V|l@%=IK0{j0uvH!1F_d^uKOY!|r!6b-c|I^{k1>QLx-;W^Q-~Z?F9W8LA z_{RRf;%3oR;CcZQE!z7YqS|OWUzIe4C~K=;$m1LP|1Nz4d}9slp#cT>#{R$JMGiOE zzPt%9@qa*6n@uM<{aR$H!_L{q;~V2=XJG$dC-(mp|7FE^KHpuK#{!c z_$MQ(%~Dspju%<#u+{q|?W^k=)PunD0$oP~?~4`VrTCsAm=sX#DGu)o;GOUBeLV6H z4DucC5K8fl|Nkle$(19-H+Klp-f4)(%XyqbGR;6)Tm4cV-+SqNlk?JtS_|-fS+4iG zD~pZ-e5dD|U3URfZ8qezOV{+N!`4jj_~xAJuAID^Y>Jp?{Z%J(CY>K-33{lLly9MdcNEB zEHIUG(?y>?>F{x%t9F0S-=8Dznt;C_1Kx%rQxGrZ@7JK`Svj9a)1_;y)M0Bc@cjKG z^6n4&J2c;iCQjTE{NnRQU z>;LQS8vUNd5srbg)Cv|)6ilQUC~NEf?r>Nh+^6XJ*yGnPvAQ{hzqBWGj2B(np1zWG z%1BBxh>zy-}T;ckvv~#lg8@@nFCaMFoo&J$(hQWf^&5G-o`>^Ri+I)Y zr|_`+kV+y%KpC_Zd<+`vT{j==XeH z-BWtRIScV1IZrXqlJAtY_4j$a?vL|!&+;1e1(ZtRHM z$SY=Kmd5zYxD3!7k`~TMU=i90FvW#=NQgZj1!&?Zv zX$i0Q^+R4$q|fW$vHrjAebMjv{gA#5TKa(&$X6l$fcP>Zu0QVE5Yb&js)la*gq=lo_~h@x;~=UXDPpK%hQvDV1 zKF%QEyjU0~YB%>`&JQdG#ngLIl(o&33BSOH%~^h zrC#7-EEo$mVpo2jwbq_9d(N42mH$`%`+3%xGiPS6cdd8#GIN^bSNWa%mEm_UyC8n< zi4BlSES#4@dd3Bp#1dlNdK1&EE!rerx%O!5~ z#CaaC7jtckL|Z z%`V)S@pClz)<@3aRW`d2MDGQvTh79X!rcY(RpUndA5o#dIq`O`(H*z;)9laS9Urva zRinCe%(QDZ=O^{V#F5B>NN?l@Ci%TMUESNe1&8$lup}7fE&5&JM*ROqny&OACSFjQu7x>9qGj+||KHVO z=cKC}NC`f3h|afA)9zk}&$>JRy^^MDHTNBzq^sGV!TT$C+i6_G%cQHD%M(1-L-1Kb zI8nH>wnXAaPo3oPI+tq~C;Ghd@+dgFB)=E)>fVwqI1`bl^*+P2ieBPIPu<}0N*`k4 zy`{V+b9tg6L_gTI2EhF4t~Pcs2Vocs1Zz zH`;i$_dvPwz{n;0xZQHs~=QmAgqT9NwWp^vu|l z*GbZcnVZAwI&emLer0*JfurDTu2^!TVsb7);zrM0k@5;YKIic24San+C;bo|$EdD6 zUVG{l!QTZj-$LPza|seRdge8cSLUfFzFXk68ku?{2fc2WWT-izq0w*2EKxK7GfNSlSsQsr#U?K**`bjOIOAdn{17E?X zf8cxzl{;(0C2sWGQm?!`!hNF(ysG^fJf8pC_4cy<+Q3)v?nKPTaFTF$tMm8vAbNg? z$LkARJ1&RUo58uK85~!?PkKPH|8{kAOF8wB4SWS}0b)LelY~1P zOG(`5g@GQgA9C%699~}m$Ms2bairb3g1F})Cm@F-_aHYS^7|6wWP^T+pDU3Cief&m z)bC<@^un25y3XOgr*qQP8~A3@wGscT%zE`do31wS6@1!i$89)C((YY{Uj_c$G+is` zqfC0Fkgg@~ah=5T|GUI^%HRB zHiP5JOU1^DB{wQ2=Mp4t#ItPH!r@cJk>Gr2IMR>89yrM1*&6`+JXb{MT&lYB>ZQH( ziuk>q>Xy?`xa3@d#Ep19V^clbmf!c~zSjyom%P`tVr$~~>(*JGZJ;K2oe}dnoCKE@ z?HwNL)-Ud7{%8F733}hsd-Ce{!uvie`lxQX(J-urkhsx{C#3lmJbcXI(Hj_L@Oy&) zk%ynnuQo6ezi2C+FUl3?5+rWKUg4BS#>EvsD)3nHzRwEQ|9Abu!^`rh!wjt-9zzfF zK$AX3-sF3CWG7?`eI=(M!oVMeG@m`0M`3NWdGIWzv=R|FpAwm{&gbRTR-nKganN zR!G`epGM+FFI9Qz%DA`!EStyZS@OQoieH0Qn9nKh54p`1g7-(nd<-k#uEOT@C2sU` z50BT!xt6oeUvVusZcV(jeE}!o^)AISUIp_m$1D5SUrxp;Vh{TyD=sT7FNMt%M9c7c z2l!T|b9lAatw?=V@rdd+eBtg9huuS>XgWoi9h@eDZDo6E;Zc%4T4msPhM!-{DRr#CpsI7R$_ z9(g2(*D~X>3ikiC+u!puQxDnS5Gk+pPn>UIg>YwWxWtWKc_HPslDebf-U6>B|m{gC+a24X&j6~f&r=P&!jCw5GEt(1D{@f==PfHTzds~E@eS}EoK4ZTk> zIhP=Dqlw8lLF`$DEXd)t%($%LJ#-vl%1Zkq_IE#0-&VYhEJJ29-#r-lDRL`v6>^cq z-(a8kRmuFn<2IDE<6MH+9x-oKXkRLOaNo>Ax|WQ~Dw+Rp_j9whqwJ&(CPwJP;O6LFDo!ksglCE9Ry^G!_$FQ=i!#Nq8 zzd9W8e+R^$|Ib)lny)IE|8HmYs9z5iVkwH~rC;NG3xzw*B}m+8(mIb<#>JJbpeW%9 z`!oJB|KILc8rQEMlKTte-O5AJV?KtJa98Q(|A`w_B;zIeVU@Ju@U9_)!~B1{%ah*= z?MRA~@XGu@SQ6wIR$3mHxKYKO99dM?*a^6H_4 zp)%v$O6LFD-4CzZ=JKjNEvbhpdn1=1XCOaErXw#Pe=*xP=%@JqBx2l#m6CQ(Dx%mP zRetKF>pZRo|Ae{D#pw%;-_^+*}kv05J=NC&Fd7q9=_5>7{=eN*$?qlk$`)t^XBJYe_Zj9a{Vs8%s++xh#X3dh zlR5dS%y_$U2KXo(!b;)JtqTx0s`mcBscK`cJ(uY7$}98#?Pesum+)!}w8HDB$h&%< z9OYbs#Eq)G|8D{xpL2LEGrq1|i;e~Gin5$~a4$sxzp6EQ&9|_U`CQH=NZhE}{eROs z_na#G9`(5{dH!qa5cW0R5&TeY_VZH}`~TZD%C8RB`b$aeVhhcJYre~Ep>SB$PQGf~ zX!7xCzO9n_ze%rUaelF5TB;#TF4^^~3q`QWU zU+n*D_hs^XNxBy1Q>tiNz>*-xkaGzVH=1&_$Lnye`TPHpoLFW)rHcK3?OVa?XSuxY zqbS1bnTYuoR>2+Ticj2V%4(0-o4B@5f!C7x6zb@aE*V&EVRJ1zt<$Gpcz0uYE_2Yk2ma z8<+ay={sV_73g4mRCPXbO3?aQ#)nl;Ah!gq9zP1PG&Lm~;#2&62{DetDoHzQOT_kQ z+Tr$I2-)9VwHUE}O*UQG|JS}-SwAIJb-zp1RN}v+_Zj9?{Vs8%X_q=2v4=iH)jtj@ zO<195WORq?J@q9p) z`DWaG?eKZ;UCkb8Jyg9j_sxK!geUCJ;C%t!SP#$I?d1N#_^|qi=rJEd;ja1z4v+op zHTQVDN_)FF(U<0z>NenvPkt}qwXhyqy*;|MccI6Sa|seRs+pSd3O*co*)?NvDX-Pr zpyPB8Kg+ANT<}^gV!nmK9p{FBdJxri@_0Q8{IvyMOU8%Q9l$G;+Y)~ZYH#y+J&kL&uOU+|s(JrU`w5<3+4L)n5357VZt1m>4aU51l+Wpeuv7dd0_rIFe zw{opek9*~X=l|N<7(O4z)kD?7?S-majv?m~ByKdr`(I1&@i`}5%Z$&edH;X=yH!_S zx>_z3UTLeHZ(+4?cay`vJBVg_|7%(O6xWU_@LDoHtG)p|Tfffpw=h1dz7IWDC`PE< znT--Rnwjj|qTQ^nKu$~S_ju*~f9?O7{9aNn3*)ou$B2KQ!x7BK^t;53X8y}7FL!h8 zrW{_&jL)hc0pHsCJYEaqvugSW)#h8M+*ungaih8)dinJo?)zPV*OK+m>KDMXxq&=h z3*)kC<}93##@!<4FZ;>sF7xW4&$;hby@o!I*D2skNq#TkwJ;ZlUq7G_OZ|M z=F6+U;l7GQUz)Cyg`4H}yYxpVkLSM6llw~2xiC(fyao40dY>Fa&LxPhXqGpBjy-UY z!*iK&+GNK6?aiM&o(to&$v-Lh8VZ-38~&T%d-La$87Ei2Q{cH|oHltU@YZPDyz)~R zr%moz@G%rFC-3g?*w;SW&GY)@WpZcq{;wImu702VGj#RT`{WpMExx$@`*Xo$AWtabLYcd6`UG>3j)=E6ycI+-SBpuR8fsu5DZ3v1D8}`QV^!hc+75 z@N8V>dTr^rtolpRV-33YLOLQlAjcyEgH}&}!CdLa9N*=?0kG|vZB5_z_9_0Ji5SP4 z*C(H<+Qs&0&dKSxZ1N4*`Ay=FS6)uS&rOrxDIZxsB~^7?Hu+bIB{v%8uQZOtjpqCz z9hZR*=l;0Nqbz4!Hu(bZ9WOfGwsDz@q!@;O4SLPDP}A-jhrccOylY&~C^ysS15fUk zq-*K8Z1R=h?P7ZM{aNqnIB?XM(F{07jp=P2BD*f*!O4F?%-2vjocw3KCOV?I&%6Jd zka~vpkGe)frrg{NUMKgvylV!fLRZe z>5LusV~3SX%g^?Ij%h4`5&Y*6^HJW>BQkBzjdJOx}^6M*1(<5%BkxTiH>OAiZp*u z>A-!~r^}`<FjVJ#Xp?@=FAEXnq9q*;M!rA$K z9mHSq4n9jz-#M2cK1B03O4A!2NQ=DmPCHb7dQaH|9Ve@<-14OzD#70cvD@SwO>!x{$W3qSSlM+=@7`dV&!MF0lbVT#L|6iUm z8vj>2ya!__5cfKVo7U&@ z?^(V0m+X@EV+wr%=W{5WPC3Tmvwq(&&MRNHaIJ&W>+{Y2{|AJy_%0IBfjd8VKmj3^<=JTZen({Jw%}04hQ^>gli5o5atcdU5+WVa3y-zh8 zm*Jc7e}{>x!>?Zoe3!Iew1>{;aEfqR>+qQeSag-g_j_C`%ul8L-zihUa}{!4`szT| z%+dbIlqKk~akCsl&LxPBXwg4CzH7PmavtAh+K+|k@W7h}x6o@o$~%(6DQ`J^ z#^Z}ODdPJ{d!N$F&%!tB;JNh~>;D~We4opAN&E3-!RK&_aQcbEUj+W0Dc@7Oa;;LY zW%>(Kc>b@$3io?X{b>VoyDsg=)UDC;rJl=C&LxPBXmO>-_b1%3_}wpP+tK=c{0`stoU|WH%lFhV=rtc@??}kG1c@6hbg2Vqo5H0ihzLslU^;*`?pM$rV z`#qO$n=;lr1n)fLR6R57^Ypvuh?e<$pTK=%^7&3$kPP4FV8;&5j$FQJK?MIw#C!~= zGRMHV1c@6hE9QGh(BfD0Bc7cZw0x{n&~m`1R{k@%mlLIYe58`d0jY=5Ka|N zZ`SXkBWm>dp2oFtdM(TMAHYk}p$uLoe?Ntu+fyg? z)B9IJi|Z@+-#z+KHT1^^To`CGnDKieacxXdrhIuVnBXr!jPr1+r0E>>Rdhtl{q+8b zYu6eN8N8X`4RXKdrnlFE3EoO%f!=S}D;?e-@ci_i!+llx>7BG-89R9Xuj7cszP$9N z1rdDOXy;?dz7#o^AaSGR#e6>x-}EE?M471FuMFRB6L+kKYxDRc8U64+K-YK(?mEPL z4W|m1UpQRW-&Y)-uFp*C#=?(v(kScf~Aay^ap|Bk1tE^9ArowyK7uE=<2;$N_Vb>gXOk=1-Z0Aa0o+O8IN zgMNzt!nJX$bDx|`5Zj{_P3ii~v_lxrU&`|gNjkxwpP#0&{@?LjvsT;3EZ^2h3EqB) zaU4q8O|v>j;zlb+cWc+0PzoWG=dFe`{L=Zn2t2^I9;f`|&5;t1uJ!d}cLayyx;I(8ubDFgO zrR(oWI#^>Qcqb#~V>k`&rXA<-SbuNwo-?0z71z4ywX9#qf>RjZl<;c97{U1^a!s`!b{h?x$p9v zbWIu=qGkMN{lDXLsw=O&(8v%3|7FCu4W~)ky{uOxZnSE)m#(x&(=IHeYsvcMG{*lO z8M_a@8auRoJ!ojZ(SyhL8!&48(0*eE4IePh7T*%w+2}K0!)cO+Zu~DgUhC$@3qN9h zhrT@NuOZ_f?s@{5g6N@5w$Z>es<45u;vpXSE@68E(#d%x1UWPI`(?fEL&bK0od)AHN%X^j6n zGIsCse0l$S9O)*i#4q+kIiJI6l9o2MQys4-{iki=dq=K4)x*N!L$!g;@cuElD}$)> zjpcEBdbrcKL7(|5bF(4m5>&_QKQ-PHzu`saab>=@_ThZLr?daRBWvrOnbRzn&w4q0 z+WFRZPX&{{qrF!S@6#FocVvyf^F!tR?(OqV`|7w>-P4oy9v!bg>GHea(l404qv7_>!{zz^ zj-QavE-sJT$H!$J!1-vpZA`2>UjMI$`vCWKHQYXVxCes!P0;$>28a7@TCPTpI*1A- ztxlvKn|>r>K5CsYeU#(*n;?3lUHX56(=USOocXQk!-KY+*q47U^@8TBQoKTSqIis} z!IWUwCm0?&qBlmT|2K#o;q-x4Z|8X+1{!LX$-002ZxoWY8e#!K6 zi}_6~*6J(EFZ=&Gbq1gLA?5d@te=7+^~NpCDNMtMY0NcFXU%2$p~(K!8|>StIa+Pm za3A8=M8voar%PF}xplEUdh`0UU7o&@Yx`L{t6mq452ingzdeIC^Ik3Gd!S2K{0(2k zx2e}NpHLIDIg7Qn!$#nzaL@W)%`ocatAlXX7C~6IU5VS_zv)A~DD!Xk1#S8~L;O|5 zYeT&D9B&F*@n4X^;G2m*nfSMs#JBv+IGQw<5Nh6;q2I;!=*=20U(t3=zbGeNr{m{7 z`1wW|Ka+g5l=wDxAjfd}Qirn-IG?5ct?4tkHnBKgC5+|ZF9N?m`2Q`b^`mY@j!)~Z|1WX(#>B}m-pt!{3<*Y&rk zKlT4HWgTori~RbrW^>}61a4I7|G)vIeAnz-@L4&n>ErNuU*B72dVG(=&i6|BuGs~= zGr((G4lm_f%J1~|kyoj&<|A_afO9EJJ1g#n{Sdxs_wiYR9OYbs_z=ByPnzEFKw6ZR zE5~4IdNcpu=|Xt;QE7TB?}8%u)IW}6Su>M!2@*H@Z;(xI@To(A1HA$!_@^S~b67)~)+GIb%fUY&?SIr<%e5VH(wq7JPQL?h zYFWHA!3FO;gnUadY?})g9npV(nf5=h11^gBPCXDyGUbc;|4x6zj#|gJ*Z;6sL=b%D z|DBIv4fFq;OOUwHe-~u?AEbx=Uy1y$$?Thz?^tfm;4=T;>CT|_If?&or{#L|&_RPn z`iu)cbDeM?AyiIp*6*StdV6SKrCsW?=a6wZd^7*w>0a=}PpLoi@Dj!a?>^)tgU(sMng8$fD0a+pe0%+_#Bb%Bx(VG9WX&q9VU3s|aih0a zS-X|=_ec+2-;#B(88z_T+vR_6eXHhQ#C;}cz4XIuI*%STe$WWWmgg50mp+j5)woRh zAB7#7~xS5{N4@#QGz5+rW)PLsot`{)~A(XbaW|>}-xY4`JJ?a_br5Sfo zr>-14-l3}f89bia@D^0dEGyCe5K zr`NK6N&7z^ocqe)h-HGqxF0MDhUv!r#Ess4BJJ+clu?L)e5B=|sd|14?WY8v34 zw4cFz*^GP8a|7~gg#LIfKGwd8EYW!1`-h*twXFYldL6(2fZtMYxOM@*M~)hCaFW7i zgZSSC+l}*3(z3RLUJ@PAdn3|zp_aL7%8-T(-cP`L2RzDt8N8&H(tKRYxF1Xjip{wM z(Gk7(o3vfP4${VN7qT8mif8O#{=d`zu;b4zymET(0|J?#`rN8I(bHP1wRG~m=e8V3LruiHSr?qbWA05$}UDJM7 z?F6pvXz?z3guja#EsTGpY8XM9x|^e^N$kp`KJBfjd_5IGfVs* zd2qjM_E!9Bz%-vj<&?c*1kn+#S?lrr0{0!F*RuJF=l^zNKA_^4}*zHh<~<^_1iA@)(OQ@$-0Fj5cI_6=H1eluwG(nREO zn5IhP=|NAF)-l-{S=e5%a5&iZ|s^nRSU zz3}^(68=XIIVvZ;r-EsmhqaQXl@7lb_|v`gew}L*^jbE(Ujc7l@Qy2oSCrm!(LCGBKt$Pn|q5VodC{6EK*f9V*PAW-nizP6^H~kvtqs*Pjxde$D zeK4+w?}u%kP3Gffy;z2C*8g`K3hvMn|3@A?I*0F%z%-x3TH%zr6vgMge;;`J_GWC( zwHNeSmhb<9HyXT=+#JTLTyt?`AR$}<(udKcRLn4 z7?+ilFNq~E@I7M_^qP+{7MF7g5;yv=YZ2cKHg1>k{p{ZPe9wr9dkVNeEAfBWki=Sr z;6w0tDfk=;r!#iYi=rd?@E2+Ro^c@ey>1cxdV2=X|L=Adcn6ll%kn*=t73{G#pYas z=!ibNE9DzI;G&4{)PoYfXY7WKUt!0<622{#poqUeMa)MT3(L6#i5q?Rb(U|^L&wcB zzMg%28NT->?iJwf?)*>tM+fyAJtmvM1%EhVK8M2Tj3EyHiXi&vXKDXv##vn3T(4#F z_l!Z{T?<~1vUn-sg2&h#ObLcPPQQze=%X{!{t#<2&si zxmZLH{L>KgQTBSuxde$DeKa@QKO#MJU#RRKt&f%OHrgNd`bRTPChlF}(wEV4m5w(? z4NTY;+}|VSYp7iQ&f(q_L?8b!9dFEdl=}|U?3DHIJaFy@XO}WKu&nLlPLvDAgERh! zoP#j`P&)&85&0)_tm1B%5Al<+Ilf9TpKsIeVte%Qf$4Z>25bE@PAf{^0%JM;{|Wye z!~gcq|8%^gu@pt{A4H5>9V>D!LE=UqKakGv&TK`0f1Zvb4ORH_)Ac^$JPTf1@Ur8K z5hKSOk)*6D*L?MFaLw0H)9@LG%YOckU-in-BJMjY$G<1Qdl|eRmBq`Jqsi#`w_?aK zoH5zq@xHvZn|tNx8LmB8#IxstSd#I(5<8}1$Ci%gv>druL=c`Cqt7rOWsXD6B}m+8 z?S)0<=;t;cBJ(D*=TMFwre2eArO)>q;?54*REq!Jx*PrN{-cwv3xfMGV!nnmgv&J! zmv#KL&%1dF$^YLVkLK_!?SBI}rTz(yaxCR&2IGYp{gFOM2V_g6HF<{lnhhTCbEcG^ zj}=LM=3Ii<9<6=T`6+y?LFN^uuVc)-FG}Ap(XkT$w{<+H^D)FS5VVIgrCnO&&c&Wh z6-#~yrR;DnL3Bm`8}i< zLlgpiq$THu$KHegEp_dpuXk(ozK7oKd3s&Z5xwS%=n7|2S8{H8-wUEo;-dDphVdHv zneRA`e9J!C1E-emqn*kAzui6ox0l2HpY?v#A63nVVD5#O520|xx#6<5|H+xb#(K6b zzcYrN*=q23KDhf{)LBK20so%cnD$|L@HB zd;Thi@A9d|QVjExF`x6zxI0&`N!;jD{_{xBgx6bw+Y%boayl1 zFQntJLGn_4CS<7>g29g>*TdOo$P%QEI$=8E`u@(c4Ra8_S^sw&hmv+P-TFVaN1t9~ z`rw=`7DS)LfsINeT`Q2Wny!i}_Gj?^0$z`x z%>tqqmzUxF(|PupPoT$q3}*^=q%%R{MxPzzl^5p8;ax)p=V9*M8=NQ?CoL~85&sE| zF2``@OZr{nMxR~el^6PfGym$|2T`DCq?w$@EBpUC_XA)0E7E>?^{WV{kYCp-mMAyOwGM~(XA$;{%)Fg>h>?2BhW&u&x)$IWx8Y3Ej&liO zd-VCEX?dw@&wUk|uIhD3d09uC6DXfaK1%tfeD$&dBY5qx+WIqq-!0||93tg z{4Gn;RbnZKl$Sc%YUf)h+;MLB=Y#)ikJl0S`FTE9k?>Y+NG|L=SW?b(YZ`FQl0 zQEs=0;2nUNk6|6$)$Ql-E&=b~9;31yNqdq1Sv1>)@_#oWuV^5Pf;5$7?Ou+AFV$ zTAW|&4hQegLF=Q)fBra)R*3ORVyM9?F6&iw=4)6d9G>cM{|xSR={T*9^{u*IIsBdo z-reAlMrH7nV$~|?`74Az1woE-EPXw(O z-{ElGd{b<=DKI^z-`Pb&UTzv-fe~ z2PNsveuyE1q~XzamO0XT>Wv`-f^g}*LAZjokj_yMjA$RU_{p%K#g4}XE!wXRT5Nf2 z(4zHYL5uCk6L0-pOk&@_zp#O}nfKL%OPI4>u{a3-1KuIm1g&l)?;mh*&|>Fff)=}7 zM*Js&77^>MUu_nIZ@;VYtvr2<4ol-u^X?kGCbmakclYx3H{6%=|BH3+;O89tr0p!q z*XF0x9`HI#_;llcj&d$R;znPOPv_C<)^OjeMfFC3v7CIx_`mZK@INcbR~k!E82`^= zKWg2Z7GLezlymbnl(d|+sk3JZ_DuHDxjXmOYC0GE@zZ%0{Inn4|NuEjP(b(|=)n(-;ZTDO(t_l7ri1`@KI$F;q zlEjVHosw<$Xct>te-Q27Y1DbQ=C^yZP9W|U%$w~-`pSIpe+#wvi2g%)#Om}zb9jz&@%MMg#i~_~axOu1 zMC%qiJh|@zDapB+{v%+z`G4is^*hiJ2bX#I zoVtJ389BV)3tk`ahL*+4=5yMUS&yiXatvoZtKUUO96aIWbK3t|w-xg~a!lfZSd!tL z_P=-G(li$*OPOng6Ie+J)*L;*U?{L<9hu@bu_sz2Tob(6=zsnjBW8k?w*OoV* zIg9!KE(e4AqQgzcWr?ZQ?}(@;=x5d4h+F~gf03ogMEY3QArlbNcY}o8z@hKrxDIDY zS~fYq5617q(s9!4mR!3lC!Kl!f0yC-SvpQqKQ)mB=Y51Wg5<*q_Ny ztp9g8PUB|kuR#MSN&N;6WZUV00ZCB;cXnI!nXjR6$hid35x2N7t-of|4}*UVKHltz zdu?ph3|?A)&6c*%d<$pO=i*#~=!jc9*Q%<6QPu$hidZA#VADqI#6F zI*fTe*{?D8&iryco4N2VmzcrYe!XMum-^rTP(SrG-_1S@OiP1M(s(xYq2gZx{xJ6( zA??@fbCH&o!83dh2Jgz|@d_2G_ImswQ`=cTcn5X!>G*@STR-Fi`U#2dYk z&F7?xKF1)>JIwz;d5;yx8%NH*1NM#e?PwgUTD(}`o`gjU8|9$d3>t} zYDmU!_WyTTh8>i7<=d^JCwvcZ{?2Kmx(%OsGR`GP+_?4e+4XMHL)N=xU0g!T1NzDS z|195gc>b@;Yv4YZ@4x?8mhe4id+^O?<#f(gs#|o#t?%>r9>RSqOZlF&8F+7lM<2VS zKEc_6wlt+m6|aM0%DH0C>EQ6*25(-$DtQ{eCK z$e)p`k@Jz0>9@e!!M8B4*NyqTmB@R@T*dqTKE!XCgEX$gIi%$rYsBmA6D#!o3$fyWB?~V$Q%!C();@G<{kB z@46}Y*ExJQ-ykt%KGl z9sr)qC%EU|^#1-McxlU^Ba-g8`h68x=4+@NUhZ(W2KSEidAqq0_YKi&nfiIoufh8< zcvK8!@sg@b{JaUdO7+N5&LxPBII2mXx0`c0*M8}jqhb%T&)dym{l9A`>^L|lot@w6 z?*r&HA7xG^obxw_-zkXWE^hwMty@seWd26xc_ieQqr1Rm4nu37i)|KK*y4%S8H)UQW+tig`4s;hi@^s(!bKj*eoTjU3|iE{~}BmTi> zo*f@?J+nUWEqt*4-}MB_=gzL2yk)(9jdiv>B|dtL|9tA)&CqWggi`l#Zg!jy#2X(S zY^!JVr{?a%eHWIt?{hZ+?{x6mHH&98lla|EeHXPl7r?m$(GhR_2Zz^#Yt#p`H!I;k zfD{tbpiHt%Bd#`u@zIx=Um!v=d;XVhMb!{7huo(mJaKZdg@l2@05Ab z`uFqeskwWAe_7D_gmn&obt(S?`@0RXg4Yi*4wPfg4gazrZreN9PS1pY=Huo@IsESr z-qrX^{?Ytj22T?}@J>X`N9CAv!@C;1lN_G#e+`m(&w!tUoChueGW_%WU)Mik5B*fN z$IVj|#a2+Mm*(z{?1=n;{3ZQc=KALxirCzR-nYR%gb(^zj&qq)m2(N=L)^B;<}H%+ zCx7Vt>#P@9Pu;0Z`t$r>SDwQ^fjK|*zqI@f9(bhd83_Jw5laJ0&kQZC%o1yURwTWi=B^_#^h=B_g?V!_sZW|?knwnSqX9;I~f71PQeZ8IE5kh!mL?gRQ=bi|w7mo0y!kIs`Ze-qB*J>Plbo4L&YcYPN8 zN{8?F%Z3~|@L=Bc?f1*(z5u3i5Y82jpLY1qg8#bLFI&X52|4^f4&KY)O=$+t>zB=~ zM$Ze1A;*w&38Ew3bgQ&qh8=KGQvZ1#Wcy`vE6_0&J8G~)#_w*wg_b)POWU1!=rtc@ z?kk)-&*4u6e?qojMtbNxnaronzpM=3v%#GWF87w?cf-xLH_XR7pToJrshf{SN4)9F zX@0NYnrn~b@Xh}Jt_|SHxLNw$e)&rAlyR+JUO~@4k-t)Bzm6 zev98HIG+4+Sm4RIEOyclaA_gWO3As|*%ZV-99~oor`vN?GkzX~i)uAr@LU!143Zvx z`{Qu@_O70}GRHwEY0SCdyampm()O;N_J8i8()6$20l(hIuVj9(3|`XS)%Ps;5(>wh z8{YfiO-b9kc|QYhZ8`qSw|Dj3u;&Zxxx(@6w|A-k3M%EVp7!4PEOTOVZuWc;#6Rko zZEr{ioj;R#wgs=iv%H6=Xg;T&_J4QA-6xE7_JzC>+<1Fnn~xKRP3= z@9Hn$+SWPz9}3>a;2qNpo>$-1k4MiK#gJpjx%!Ka_(y+D>pSd#ixU1l53==L{V~|F z6?Pnl9mVyXi=}*@gI@D7tUrnG=Q#YWz+acG??{gp*Hr{jfBGa1-Gi2WcPxEgr2Y(W zcM4h`zsC9R<}0;c~>^XDrI zehZ4=--DQsVf~-+`5r2_ z%N+hF@ZU+-8|&9`-`{h1Uj*Jb@UC$F=HL}_y5PO7m;z$hZ#%qkLA=F|>3U;5a~<`w zN_bB_z?4irUyU6nV#n3;JMEcUZ`Ax|v5ar#M$m2e^l9q9aQG*J|C{W3Bk7_0WMq7~ zaB3O8KLPhlaFcq~&*!5@^&3XTqMIlM20imO0n>aAh0}SF!#@-Jsx+U^>&|`iO8K6* z5qRf=cbwxp7cb4{^R`n=0a0wuC5VoAix1O$jva7O!nf~1CZEsS3LT7>k3Y%T;n#0T zEQR7j{O(-vRmNa)Enehv6PbNGIL((u!l6AJ#` zi1{80x11aPHQ?Wo_Fv~oyR$Bbcb@;-{YLN(Y!=Um7rb$ZsR^Zz!nxty2wrX4f1LLT zcX z--Xlh$=Ud!BM31dj2+VcR|Ks`H#nYN^X-ra)hvAm4fj?q1&6(DjvGsZ#~n`<*z;-d zV?C4fS&UepFzf##;7$W~$+zPs$)h|lww!0ahx4A{dzHhT7R1|hGF(lcdHLznGm}0& zNuM!8hFS7t?PLCb_j%a2+@+5j2N@k1UM#<|Phs9PwMCBMy!p z`egJJR%$cp!}x#q#-Q~m#iqq+$p`3GWc5HziZ@czI(&HwiYiWHkpZ)*cwg>N;Z^09D1#bdk zzAD%9-fn{Eh_~Ot;Ym6$-krZ+`E+nDs6iS3Y5%)1t{?Y%XOEk=DfVAc#h&XC^I7I% z<=pIHT)+KqZ60Nv8{g3{(s^5%-(AFe>+cfJf!H;`rH5B8GLeCm`f~nnsnecBNdEa;y7aWuNT27qnc)a&w0NPllik^6Q+ zHg^4qB0WhF@zZBPS9Dy79b+9&{&=KU(qHa1J}DxKDmVuymYjx?2AoR}UGYxGrsI(X z^rJ{W4H;ba|986{++)5SH%T7l;YjqE@8N=hd>^H%MOVDjjox@Y^yZP>^9xu%al9?9~e{fY(5#V@APRp9>HF?O429GZ{lZ$r}5}u zJ$!6e$5Yy_^|Jn6uYTFW1FEFY`G|27Y8v2&+QYi|&VNqZwFT^VC;c>JaL)$!VQ}~O zHr&K&R0!_x5%WEiI%|QAK}1))^VGCmTR^{j{>tL|tkk9Ac5MOA|8;vByQIC9a+9`e z*~sFN*u$6znPZR>(K7t-{=aUo1g(#J-Pw`0D{1_s z(1;xmBF06ioImL7cm+Go_1cwL+;@6uyRzUu@Fs)DxWlh6=wD^=Bsm1{1;l&}g=@|w zh>m!dzkBUUBiAOBPls~t%7SOm#X9+spE`Teb|qtvqKZ8=i1{pQe{yd2uulGyHbw2q z2ewWq>xqj#30m&I%&oI{?fQbr;4cFIpWtWvd%dh(>y_KzTfmsmaS<*Mt`|8w7GcNz zX}M_FlxuhEwQRcc{-16uz?JozW^uFSg6W>b=Wu~=PJe_Ty5gVAOUp&Wj$C`RBt1%8 zDk&Gd|GyjS<3~Q@(!(nknaF@je{TVOts#u5$F2#2k^As{TciWhNA23MALNII7%>z% z%DDvbA>MUwE0=zGYiPx_kMK|GSjkVHA&acMX8iNZtJkhdIVs%dmCJ^0RF`0flIEOC z5UhCD%hPh%(3ksWm6pqfEx7k{>^j=#7{Ub*z`QB+BXeG5Lz8nK+KJ?MzrZJ8~Xlv`O(mUU+dEq``5 z&tniW>9i;KKa^h`{(A=v8!*2A0A5))V8GBrGk?=3>Da&++;I>J#|>_N03C6MA?bQ@ z17nefO>_8X{NH`c=J1NjA#F355)9kgY|#;SI6qxa#tyh}^HrrDs394@8UJ^;z9M|k zE`3qLWLbBXkk9vt#O$WkX8fm~l%VPRQI==DAbRgt-EtZ>+^OgCUE;=_I(g4yOkq#xDU^!@RrvGT zw}!tF=Rk?-@I1Z`ADjOFV#Bjwn2(lrv`Yku8+UrhOIP*>knS2XIPCxLZe^|{|0qsU zZ&B{Sk|4*hp+dh)+_=*mkJl%-c7HLiiN!g*z5@PXs;h)oiKSPBSMpMW`4%?79p@4x zZoFGhkJmL^yVH10?9cei|NnF!r*RGM{WKlNjB|fdcF);U zUKZ}owTBaZUU^~tzx#2?@06D!9IcfE=fB8Gz0WZJtKTJVyxTH|Blj^c(U7eBTYW^% zaTXh`_~YTf3BIkXnV%nL{4~SRyRfb5mh-Ry?iRLj_`e9^&ikj&^Di92^(n@ypo;w& zytUw+XKFL`pR-biY+64&f*!^k3#scD4n?Q~7t-!5{0a3%M`SC$f5P!M$l1tort^FG z6n|-R@mYfUzRi1_(?nOdnbc2=x4Yixr7PqAg~|W_7SgpDe;NOGe^hmuzeV_ke8qSl8zh)5ZoE(2 zxa$WV{s~+kwH|!4|G&G{`!?=O`g0S;AJlI^@<+gCpO%|z&~Ltn3&}$Zf2-F-N4)#t zX@71Z{S4|(4Sqeckp2JNZT__kp5`!%D7@c-SiYB|oJ$ZL@$Q$W{Wn;Lkao zPFFbm)j>>O#6}|Uz34#h%jp*^TngTrX7RFozlWax=>2jG7ry84)`0hGkM9*+n_E<_ zJr7Fwej7VJb9TshCFR@2;u?G}lDuO+%APYhmmqQD?klqIM<6})c_P`zw)B!Re19Ia z-6NR~mhpL--voESL4}v@gR(7n$AUjZi>Ct1hx8*BGLN&cmh04~i~1wXK`(n7`8)_4 zV~#Tr=9!kbCZQ1d`}iWf&|h(B5iX<+S!8Xx_!jTs{>RVH-;1`z@5sQ5%30!fCfyg& zuLMJaVsS1(bi{jHoTfXtq)AS?J0^?MoktMb?qQ?7;&SHf07d-!DdPGm>@|~f!`~eI z~MDo;vU1({>h>< z;onUhWO!!(-yXY`$5E06XRKn$jfOea;p_^|gtUJGKE4<8>nwKJGJ}6O_=R?j{GIl@ z#ZNO#@aZo&-!zYNEj#tt|s=DFa3GM(}JO6(YzRh`5Z11PG8liq9g8osLiL!KC8v8 zx%ST-zE^;Ej>ajEmryQvb-iBEB;oWS>V`#Pk2OGa8id zbpELjOZZ+Ks&2VY)@tNjg2at`FR^){bqU|Kwyq=VKaB$@Uq`wAvDY76^fhs>R2{|j z%Yc#cPmBe!xkvEXKL-aAl+(pO)bFAr?&Ia}#TRhjl2X1GZw%h`8mA0iLN@mZ-X4l6 z5fqzq38EwJw{UDR!WP`oiY+&q4ORzB+<4DJ)AkyBNTc=O{ZQ}={dCHA+AneVGzx-$A~IU- zG+TbI-z9Fm=Mx_OaPCXq2bhdAn@jhj!GB71S-O|t_cHu*)CRfHY_U2*;>LSz=Hb%^ zTReO{{67PHf4u!pp?({n!?jWAFLOLF-rnn?^tq_Tf9G23obq-t zc-78dsZVq83MEc>zY($eK#p=QL3G4>-IqQWg&pDI@16&k;@9hodH!#YI%kJH z7gZd~c)tg|=3}_{Pkg_};nxN6-Yt#yq<*73w78!4X8-L2-qC(R&~mSD0_~Y)aM}OA zM}xx^|E<3^hIIhmdOCVg+L&;U`2Q4QK8MQbV-BD3_TI_=uhO0@p^r{_XvpC4{NEmp z?)O~00^5d1-3+D#!+u4-i;j5j57YL0@nc+1p8pf(vL2MyZ#@6E#~Z54uiw&Ga!LH1 ziidVioP44yJ*?hJb{LfUEU%tIqR=+F}+$O!xZ27|BGtS<(uZO>k z`(~~OKKuWAv}z8&m$oa5UndW>LO1(V7Bi2v^p^;8@Js(_aX08^k0AV*c8&FL388SY zWC#5&w#WP4@BG)F_#nNO?1G)kzB>;~B6zTNt4uodw*LBo=#8+2dZ&TD^TO3&N!#Pf zY+^#*aoBR=oX@>G(>CA6_fI+E%d&cYdpj>i(Qo1x<9>XTpgwXgL2Qrr+bGQk@B>fl z;s0*v*iLo%{T!DM2M_hfEz0i!=(jY`x@F0J&W`P{wBErEI4bqqc~DaCEIAk*yQ!|6dWTqYNqDE-bUubl zM(}-{#*w)3e*Y_~cdDp&+EMR(7KHEg$gg*n904vxTY}fG@%XlSX9;UuU`sF?PS@`e zH~#6RUV4w?`XTG#_bK52RCSfXclFNY=sjESlViB#Vu#Q8{HIMG{^?vx{tw8j@5}Oj z5%`0e!?%9T68f-9E_e81%k>VQ@%hjCd-xY~?ez8V{~GW|G>6~Y()}*<-sJGbmb)DO z2=E{B@UQ3E#p{88JNTA|ip$%;eq;FO>!NYYlE=|+zK2q#)pZ8f*z>!(#m|apS(p|Nn`7HOPxSixRvUzZ<}}eqwQXbCFzmdl$XS9lqFN zYY!4P?(5AvE?F!#^!o1j?EmX=t?Dg&Phqy~?eHH8;sd?@#nMh``x;NK5tq1-<@Ly^UA4kRivB*%pPmXdfLE^>-&h+pP=Gxxtfj~wSF*pqy0aB=hyd3ng8#xLUmYuXY-RDE(1HkrF{omg4uAJ zewVm$|3T@#HSB?-_3)eh|2nD!-@*T| zS^Qp#|1x_2srSh-T>89zm$>nOjXiwUNtP!62b5HI&80j0|9gDdEPijrpN`&_9lqFN z>mCv}9&omY|2)_H^#DI5bN+X0>Exho&sGjUJFmeu$4EEMXCsxA z?Pri`WS;r*y?lzl%!%N$1oM5Zeit9&0bi&6J9r>Xit=5`pc3Kt@0NZD4_m7)%lEeK zCaGny)^vL+lZYw7TLKls4ovi&>i1AVWFtTQ)_%rEcDsH1!C?BS;UJ7=x+ z@0M+=*m9%Vuxty5yEC{e()t~H;OM*iz3fNeTec|fUpaj1-z^j0w^d9zhRfPH{LVo< z=s*vD3$C?X5By!g@2$GZ;9LK0**@sC@va=hWfn)`#)BU4@Y`{1i}k?o0sj8Y;R7Ui z1Cf24|6+^nzmT}`L9IRf-dt<99{2}>Z|!Aq`J;a|v|sUfYT1$KH{U}k)5}J=bYQ>o zL1%d7y@q^HS6bee@%&#;TVp7LmzH<+`vfqKbbbr=2@a2S)`Mw*6S_`him-<9{t=zT%&lViASvcvxk z_;-5vPjk)R59l$OH*da-_y6|1-r;B4ceb5o_gQHEe*^vId$^1;y=;}UgLT=#Nqfiq zNn;1Dx&35*yS8i=csDnPmzH;F-0)FF0=v^fz9RG)`)9(^D9`gHa zeM5cJdK==rv<3CerCQ%aa(9ORufTmkbrk1!XRWpGjaw?V+^9A*+MK?`jSmUD{I(98 zKKSl_H?{@e=EKV1TX}EX1>7ywPC160OOUwnAt$Ez*aau+fzSGX&wr~fe>``j6qAyL zLE)b~=X}>Z-PqmP@$Vo$bo+Gt*!Tc;)HuD~{Cr~<@G6?cOEbLS^;JxXVAy>%uIPvl z9gvP6u>(##zl%JO4CkkNBkTV?YgL!=Zu?NZSX>i)+D+%9>>UXkhdF%qlpOkScKk?w z)b|X_ew3yg$ZyZO{OJ3C2)Oe+TpK@nxHf)lJWsLZMzi58hdVEbhjvTHFW3V|>*4oN z;5Rml-&5+DM*0$sze27>Iw9Ky;qw0=AJV3_Kqyly+H*b+nS#i7>-U)Q|I4TFekF3A zDv@K@c$t0|+vA}(d;XurwPEYw|F7}i>Mu+8QvP-P+W056K|sxx8y)@|;D7AlU&i&b z)&rmQ|DNxwu5$P~er^04djF*N$uZ z1vyCv+RsMwJ(M!t_%DqrI^tokq~(42W?bu_*Rth|_y5sj&`<_1Tiz!srrdAX6E&*n zh=;xImG^&fJ^7y>nKvl%prpLNgdIOnU3ul*7UaZV)=Zs`VI$+?M%$|)apU0!XUjYF zL5u58WuFoC@t0xHvQJ~_zKh0MaJTSqv-wT<*7>5wRf;V)nhjP)C2l-?wwK;@T%VYe z-rj;(rk+~@{*Rl**ZHDG+I4J@Ajh!r9sMqG;}JbP{6??1CKmZ~4vz-$N-=%eQxSur50CXs^7nUxo6h!B6kyTZ7lX zS-ebnTi!)6C4ypeEl{${(9WE_vyp|9<{sY|LI&C z;;#pOi~kql|M{w`oc~tdZ$htI|5sbCclfNwj{2jA&-(xJ)BW|hZ^38%znAq@%Hj9X zd{6tn{3gYeW4Qb;4xjbdQ6G8u*K_S+e?911@NWnI+GhRVQ}Lfbuk|V97%qR*;a?lX zqYwA+|H8HF*8~4y@Na1re=o(aK<^WJpB%&GFFAbHLr1^p;Xlf?zpMxT3*g_~EdJh# zKNGzb4qt4U>F`+(zU-!myk!-1AjXB4>^39Kd^nKnrPm#hTS0gS15*@hs&wc zmoL#vq9Y!2MY^wbML(`>)>$uR>e&YHtWReBxg5Mgg)ew-AuCjkVZY_@{srDY(|xVj z0Vl=noaX_iWbAkYJ8VA2^1aQI`+i$}|22Be$8h<3eE-bh^S{f7Z(`%vb#C82?Lmv{ zucy9e?flE1l&SC6f?KIN{P|KJS9V%j!2cDSg88+c$}wCK>vz!+AAWl}e}P?a_1*nn z!Fz&w%`g~k=WTy&#tzpFQ65&%&SQ%NwP{7t&d_F502Kuj;*m{LGyMb{c$M= zD|#S1J3GXtuKHbc#77+C*+KiiB3=(Wr2V&iRyJLFo0-N3`vb5=g4y&l{VqDCHt47L`wR71V9fVlD5CffAL;(DO7qE4TuN=@K9{-T zarB$-q2%cmk2pKF3gU4Gx^nj;et#F~m-v+21Sq;t}Mol=mVJwBTiUXa8UCj){G=yShH?#p05bx7C*-XCmW+jefHnsYCvO z(9XYEh0q4S*@V2$JvPT{O23a!@oTmECfa0=iJVIi+v9Pwvh&xJ2i=b%`&L#xUM9cO z{`cNPby$AWc31r_yoO8sUh*pQvByxauvXG|Fm=}eq!m8yjITcl!Z%(+IA8f>5H?xA z(3E25(gxyxO8j%N_YmSAOWbjMf06ji)4fT(_2#L>KRpOvXMUi`&2J?Nw48s={g&32 zm)yPpY>$r`=H{;@pM8VeoA~49GuHom@0I+Xtc#_7YA%D{m92^Yx!xy7IhP=Dea~H9&XJvoxdslV9Z)(rVmgqb%`5k-odFz5bc0uf6ZU`(1p*&N~ zxde$DAGOqb-ntKa_Kz*ZFL@u#%FT!~SmRncYkjKs7hWGFJg;OP*7>YluC%sY;>Jgh za`mb22lM~EN0ilTg;(_Mp}OTp!>~LjapR*eF};dUep&q#R?qxXW z6@SMg=A-6;m98H^-1wN|oxhSl?je1@N$mIX2mAkfpO*Yi{>b7euTm~oF!o+~62ct! zO3Kp8fymyJp)tq_2xYE``w~iCO8ejYJhM>e-O_X=mi?|gUxr@S{%hJz&}$MmK87_xJ(F~O8R?_xDyYVv zpN}sD@7Erlz9+A6zx6D|-y4z3^gcO;E3b2SzYgMK&vx%~llvwhUb|n=lq?z(Et9W) z2maM%@vZAGdhbNse7f3lr^DxeqmP~E;a?{fp7f@s~-yOz@YSPNrL}R#C+Dg zyVAz05;y+&UTHnNvX=Xjc|@OQ_W$+1&GWMer%(?+uUK-UVLtEtybYZ3X*~=+oMinh zSnTTI4A1QU>s@Fc{CZbonPKAR6vTY9yfek&-wXa^uikxw`_7TnHB_-bgI5LKKTNIW z<3c$eGhis4s&iznN$}{yuQVS+<*wf0{UeCS4@&EcCfZ%<3=J6^{{N@<6Upy>eW5r? ztKzIuEVs^2AUeB3Cn zysY8ARqNsJm*Cr+kNKO$*YYa$^UBY_r2c7=G@gk}3c}YY8?P-k+c)SZm`&}FEzE!6 zqG>1RKl`VTdp`9aUPz1Y?tjw`_}^gGYrf9@ z*8{&R_$$le+th&I_eJc?Z0YOpdGFTomw5Qyxo@ZSz-Rrx_gfx*VZ1Pg*V|jMmi*py zC}KW`Qg%6)AaUd4S6P3ZQWrKcPr0(zN|v9`n+9{Q>kli>85}FtibMN~uM$G`qJ~XL ze}nbj6Mj%ME|_imR%L(ds>S)^f~F(E^~c};OZrv#r!ahof2SelQz&JYa|seRKH;pu zMzWIsr{munTAty@?9TXka?rMqMh&by75c-%rxj<#V^4weP4)nWO}{cc;>IVev3hx( zoBx9c-7hHn3STX=-qUmexUm5%zZqO>b`|#;u*^5v3luh8<8b33KJl<3+_P-oknAsd zb%OF6$=w-$uL5`Ta=2D}6!*4*kFqBuY`V?i@;<8*pDV)UU7R6#O!k@lXK!$CcIoc5 zzfJ7_@3TWWTq`Jw`(VMxu!*^brUxDF4ncg`MYbETA*RajheRv)DC+nRI3UU!Ofa{6c=xSaw118xZqN%SO{&hreeK zpBx*%@*cTWJ-AQDGlnYmXYknn*T=>(R&EOQgWazsNAO-(OaU?MCWpuV=9AsNH%<4s zT(4daf0u)QuM@8cI~0qDDCE>dM%URR&CF{wnw}a z$2CWa!#un5EnKxL->pna-1yWz45v^}-^Dr&@58v4IsA{V%dbCH@&3O)XE=L4pnv;` zv`6Nj;_VBD`J!cJ)xLVK#EDP+Q}6>llk&tIQ`2|g^B;uPd;VSwPt4?w_j5kl~o8=Ln zTU@^dJRS&-{I6ABJ-liZxK}xQGCU3)E&bJ1)OV}?j?nI`>WFNEuy^UWuY)#cGzA-7 zcN%hZu+cqd2SLw4$lgKFnR=|V+e>1a|37|8{$w7*aj9v=xdgE}KJ9)l9of^isz;Wu z48Oepx6ch`N7_G?`wz;d<8RPooQA6;t$yS1ZV2Mj+k5GFAJ?pZl`RkdkGAiClcLD} z@1ETSdc-W|e8!*NDGCxq1tqE|Vory8W<>=P<{VJZ95^vY6cYvxvtkx=#DKD}nazO> zEW7{j_r2Y3`n<$qhB&zqi_>U!VzUcJiIJ(mLK&KMlK9IcTZ`#u=D5IQEjc8DFLCS-3gwdyDp@eH`{=|Np&( zm(p`&#GZvXpJ#OQ7s6(UGca#(=0RzD7GfR>2Cwto`G$i?>aA`te6 z7GfV`;TNEHK?j0{YTj=Bgx?fy1T3{B=RAxvQ1;-=i!;jeXPqB$9#wXZyF3fmN8ZIM zwX~zD@`T>{vy^8c##F|pej&;XaR%lM&Rk%XC;PAxmZxPmYkpF=4e~6Jyy~~IUWWTe zju<;Gd{~Zp?w-=kXPFi1-VXBy6OY4;ngQ)iA?C#>ZwYpJ7VZk1`tWy@XB0;ZlsM?; zfyJPhVLx9FoT&zf_w5GSK0RKuB{tK9NWW3Y{=ePAm-VtRm;TOnyzo%rt@yAV;tb3i zOoZ=C4C9*8`;fMIm|q<-qVGXo@BaC6w{@Ok+}IIgCxEiw-&S}k_^Ga9!@_?_Uh)Xe zdOy9dy9ncG*k3{f56}PgUnLiwX@htR^*k43=GTI)V=(dv&Z#db3#HamKN6y*(LhaL;H#mE2wBDdz$#X$m2Pk_->P^=CzVHg*Zc65q z2e>-lwd}3WAuiexb9MOgB9!f-qd{kYE&<&PnhAOnq;*)C{VzXh_oqSk2~%GE!pG!0 zWe?8&COr>^Jy1s0IabSroV;h*{bA_8oeJyLA2UPZ{}-g|<0{L`27fy*IA>Q2A7j$O zJFRo9E5gV7fBWx}3m=KZM}Gzx7*rPRGnqFy=Uxl{Wu!l5og-Zl{=2}}Ge|MzzpLW^ zEHWrQW%*8IVcy`JRttYF(q6XCk*)|I{eOS0zcKh&F{A#aAoK$Wy!wTU4E{(jm~@PV zkMT(1T$y-|Z^+;c|0{n&P@fXb4yT8sWgdsoNb{L>?tRu4UHj!!3 zI{Yd;g2~sV<$!#CVf_l^u=>+Qc>cftS;EUYzZMo=#JOcE#DaJ{#K@6 zu<_*p}#=<`cX~P`tZXEtUf&V~Ge0g4H(FNdpvcab;ljJ+|2IswN z;UAB*gBee7qO={Oc_ItB^LyQQzb6Zw3AvIq~~k2nMK1{b_w;lGcxSzW;Y z3OwcuFGqVn`at`Isqh28@Hr6HGYTib6-coB#5)dxTafbXjC`x`+Vl3l6- zI6nP9_Cow?Z&u_cK%iI2|?Dya=#`(YgI%ae9cOtCxcZ>T8Ho;VeoeVDK(Nq4G_IJnw8#(&B zIK6lDdh68RjISc~T{203w|F@CV#q7_lw~i)N8Vt{^%nk4NZZWO-^Jk%0lw}o#OW{n z-Qq*Qmt{cxDa(NdA8YGV$}Rl8khYVfzl+1)ANV>}jKi1yZt;oW%P|k}Da!oYKc^Lr?}?Y{ZWQk;!Q}0Vtz!f7 z2rfA#y{-j0U=vq+uPRUydw#Qc9^}xqK()K9ds}i4k@{ksVRZBte~<4Am>_wBOFoaT zYoR|#+|cgzx^5x*IJWl>dK>fR2=1@Q`%nIA+S|yw7WLm*aWP*8HiODgCEuAhxb)!k zd=~Qfi@$QU_c3}`0RL3srFv)K_Z9pij4Kvvzr?Fwq*<6ZxOBFKUxoV?xZ3*|{5IfE z&V`TvC9vj$MM>Nrwks%)qP0M#|EG*as~WpZ_JYecNXrFz{l!(Te!!M1b6t`4*L9^L z%$I@1pqOT#AF>3Oh39A}55_)4o~ymLankeqBJBU~rt_8<`=gU3-@QS)cEGD&w1?62 zdf;2{XD`A$q-a%FeUHKaKj7akykhYC%X2!5v97duIe4!J!n#7yDA3{f?Z2RBKuORB z%IAOnN&Uxz_7=`+i?Q;ZvIm!2?}vw7{Gv^|p#Q$m|9+J?dp(Kej}Z;=PY@Y+qsnru z!M`8)*8Aa$#v*->F5n*pd~L^L?62!tMQ4c&iceW|4T^b#D|%Ueek{_)b^-r%;J+Zc z*zNDILk^h$%HGE)!u+{Nb@$n(7inE2kKl@T((Qe5U--johOb?JrvUGjTzJv;zUUTU z=vo4=KH?1I5nNH4Zto!nY+|?fQ57=V`=Y7f@wSnJ`w80Kr!z5$<^Bjrbz~dv7fqKu z%o|*}Z$^9ny|nkzFI23H_Wq>ob9+VD|KCmLsdjm%aZP()g#I1a3@XD+`Odt-mDWB2 z_TFOU*heUu0sL=-R}8*s@81Jo9aHe?7rkllzwv^rtbK$c?5Pw@x7+&_;Lid6 zuetCs_@dpv0lg>p@#+`NGx*qdy~^50fLwmjOuJoQ0sg1JH=UPN->pohy{{D+2&%Fy zG5AHmxAqYr7i?p<_ZBOc{pSO}T6o3Szn`?Xe_-79$DN-4C-nRCGte&}jIIAvKTrnU z^$GhIQ}0><;MFf$Cf_N0aJ99MQM3eU^X&F!1^Tx@{}vV8ZGYXzC|*Nk;Ef_n@hS!% z=b*2)_AwxrU$o?};}_%oKLZlE@U^`!-W<4V$bG!}#TzL;@&?yf`xuZ5w&?=?`oPy+ z=9u!=_P%&WU~X>kDa(!qAMb6x#@fGtTz>H?UBKTC`0ENUdws_gTDS8yvvdx2DU zpKW^aU?T_K-+Ya=e^FcmJDh9yTJ3!?&i@VABqv_F!6zQpgn-GQ*!#+N@(8XC*ROcr zV9<_^_C8br4Zb~YEXMPH19V?R?XK%NmfpZ2-+u~k#mC&eSf7Pt-r(Ad{R{L5i5q+4 zeBg2T|DT2K_P+Qq;O;CsD6Y<@EnGDC#Jyaw6_+wxBzc%OxVAk#pM*THk)yqj)B9xL zYnjF2%lie3v36B-KIjzi9}YSggtGy~*MRN3==+AFdKgdy{Q{Sx+i{NMzuRD$9Qi{&3*WweY7R z{US$y6NiuI{|6k96JOSoieCWVhvYt9{o-c~{sCTa{ni#f)>w+CI{KS9{HK6_L{5BJ zPbz)~e03bit6%)O!9N1{H(K}@>lfSa{~2eyvUYfpdN&*RC*;JJ_a7C11-`m=z^h;U znZd{T=IfVO_^%_)e*e#k@IMCrnK|)gJ*W5&@cl~e;gHKs14E_bcpJn0yg0#=NfL{XqD-Ay1KOygz42>2p0%|(j zp%VJP>h7~mFV?=AJc1k7P48EiJdZT3OyS*=22lCnT$w+%6LP>jHg8m)Y3?f5`_D#$iOx-?R-jK&H>E&qe zBl@M+6H4&^KLef+zK-@@GRgXV$q?|>F$J%F35FdA%o|L-#lpv2zhpf}dmD$}4?MIT ziNlxnwq$?s9U_>#`X!?bKIV~AYb^W$NZZ!Y-p1kM|9=L|5ngfl(%zOF1HStke9CgT z!Jp#=H;uROvCdI4z|r2u;U5D0xjFHry)C&Ee2+2sl;uK$k8{E|y=LKKjiqFiqrS)C zp9uUfa^lPSebM#k>+b9*R#+^3lu(B4wzq-sO~=7^pe?4{SS%bzDA<`b>`G5Q$u>PKYzmXXf5HH=_3m*37fytoQx)wqn!7UTh>p74EHgUD< z?sd$P42i`>ptVN#!Fk?frLN z?}7QkLveNe+|nO|f8wHl2R4JsfC)AN^9KL6=F^bJFZtNj-pA;@2s~C3UNQK(o>Q6> z8F-_}QmSj_%p3gMnopM$BmGBLdmn>e5B&9W;p_hjmtgK#G7NMO=y(v;@=CCtR&0Dn zIdsz}>|eSeC@K7T^-KH6cgh~zYR%_i7r&&~)!(@FFI@}zZ>e%;uV>Kzca`!l{Xda` zH>xZ;cVgb)R%<>Fx%|=sSAP?Oza{XsACD=2-9ISBd>Jw*K4rl&3j*^7x0a>Xk4v{k zS|3+?6NA4Cc|}1^x>b{s`RHzYF-|fvQBBS!H>FifQbrKl;&9)!AoTUaEU;%p2VPiH>ve>6bnQ|9@U&1HbgRvh-}= z93B21j;B*N+Q<_JYnH%bP|Q2!JM#v&*BTt&HyL!&NDb-7JW>oflZ@cw{Qp3;nd&Le zcZ9bKhOC>G?gYMAvns{fP05R(N72S$->PIyy{B70sTc5!ZRHsf#2F}iaL2*v=S!;4 z9v1Ew%AfswN$G>gGtu*sTcN*|dE2OQV-B2vKfD=%*FE5KXR9M8?yDfRwUlA$iw1Y1 z7u@xDdfryri2F{Lv}pOx1m1aG&nD~z$Ka(qa^k%!m}I2b?;5=GfcK5T<9#TDQuBX5 zE)6)Mh?MhNkmGX5aVCGKpJnDk2J*!kl+lsTBKoB|cW2(qvHuUrI+#;WEtgLnS zwSwadPYnl>P?%JIFQ` zU*>J4HQ=iU&Up0^XJFpo?(Z#ptRa+s)dl<|;4xizxy!$A)Zfa`PnMeX3i?!;W+ji{ zp54;^R)&3Bv?&rI<&5Y520oS(FXeA`zB26p4}4DZ(GSWt0ToD`SH>C0JGkdxX+MN~ zu$9vuqM7=k!{0D`>bw$p%fK6Lc-eU%j0ejO0gVJO6j5PvTl3%y2D>|%qD z{nz`BjQSh=QQiy0=VNOI#`xQXz%>VDo&L6q@weN6b%oKJGTdZv@!acu_gemTG1AU( zmbY8)8-QOWyxjh_i}APV;Hzf|dG*V*O=RBSKI=IW$OW5p0slVWHyeCcf4*ymzhMpD z=!A0EdXEDka(7;>RZx`5vV z{H+bX%isG&{k^<5_^a-I8GO3Dr;%f8$WfE__j0V&qCQBl%ey=ec;P(QjTiCv^7Vkx zTiEdGBhEk`!TlSj{T*`nWvx!VMT1O#FUR`-AbUQXIex`-oc>Gl=! zz$RVL8_)j_8Y4Qy;fueOV?7-*C_ZH|>;A|aOyA7H-wkQobO9gF{|`FY;JeDde}=zd zJ)m55_vusRW<3Brg6UUV{`M@&zk{XBae2CZEywf!gO19H7xg!c9n1B8Uj1@2{|Ap? z`b(C-Vg6q}%Bi<#kmYZf{|`FR$l;nV^+y{04g1zcN535N|MF`k5Ay~OtR3|?_+yXt zAn&Z3(Vw5}YWe;Se}55pH|E5P z`a8~vl8f!0zSGX8T(O`{LP>2l}Sl-HO%l`+MehS35tz z+His&RA6ieSr~X_oPoT9hvujK5c0uRPJ4)E>W7Z;>i}>g4%V%Wjy}%*`W4vr5uEqD z;Njgf{OwbZ&xOc&;w87c{jFjX$oQG?aF_Q0)4o;$>om|5(2bxYK>LFJ3&LJo1rBs{ zTcF+}KzFFmK;g1Erj?3NtJ}|@IPfY3V)2AyY7&-8NNssJl`TG;_vlfTH z9}T=Bqp!=a2WI&7*}%|#pI5))Y=c(>yfZDo#yqCtAgA3$1NCc5Z#@4usM^Tk8cz&F z8q56}km~4HU`?z-MhKEOc;xG-zoR}Rrq&_HcpEAA3( z3aB#Z{ET^nM|)f4eL2$4?tc?HIB z6)(&Ey!wbUkVo*CXZah}*ef1(>Ma^%`P&=dv8nLVdY;*z4?-IKtq`O-`W0Ajt@vH? zFmLeKzcT#oJTHM|Bmd|3 z-TDc=m-wPPVbligf=Jne#~!i#4P)zyx4U5Xa_HYzrFX6m44NS4g3Av;d({TsPeJD$ zL9<~4)UE0~&70%XFZ&dE**0tr!uY=i>uI$cApc{?Z)~3BWU17!~$ zx7MF4(4SWP{@3+i5`c%!L$!ThlF=*lwKmvT4%9(y@3T%V(X|!w2p&J#>myQO|8&V@ z-1kIweOs~~@P^7=v3RKpM?9<#0Fyzm5oaKe;PJZ+9`D--w5n5Y)c~T{u}js6n!-AmL~%o{x3tozlS=Dnb(kBOW9hX15GQ209Q+mZpmJ=ox~ zeXGjCMFVdF^+LbCWT?b>^_T1~-^n9*qJR3F5afcbx}g7P$Z@RV=<~+ea+qqNc9$g1L>Sj z8Fkku%Y!m#8HkTBxkSLIL-52h%m2|fFImgs|5*PYd{%CKBmR%I2VgQN_RaF0Jc1{; zxBUMSq)&9)J>1xf`2UTNV~X&K@qd&)^?d}SI{Fx+`%9)9{3*b{CF=jEA2OcjxW69n zv2x8Hmtg&WusvVT@_%l)nLzwmA_IR=S)P+L@(7;%-158WNWZxY`pc6XN&wL%MAWgUhwo58UA;>$LElIoKN=~@E&2O|CIvwMN9vz za_0t|Nxu?!=(m?(9<$^}P!Y~e6yW+H$jr&jt=)4$c~`CpQtrI^mAxfG9fGGPSbnz* zGX3WEf0z9$d%+I6w-w|6+z2#*a%>{9@CTJ?6G z4MEC*KG@j6r;k_eVC49~3ubI>`9H=VOXg<#f91Bo`&{zG;@SRRxw~L8gJSP)@ID9L z!D;`89I%mF?{GuV_W#O(kmCm<2j_WN{=cjG|G1QneAdFR+|S_u0DSYliE#XZ`oZTi zQ^3P@G+mC(P)+Xen^Yy_nrD50Xa%@ z%MtNEj6W)mH*!#>aQso~1D`-TFy=(XT>h z2GxDKe5VenL?eCW&3&B;UFO3{{kMy&ZmK<*(eWu(0opNCQzx!swE2cfPHVkQx zg&?(oUr8VT&B(Et7tA~`?fFuDrwDqXW6kKp;iMsMO`%v;sh#>KjwwO>><61chM`@jv$TlB^L ziP2GcA7S*xeE<22E!<;q-_Qtd-w5uZz&*+6>l){b2P*A*3P^SHtH@K=1eiB?{te5% zXClo$|BdVsyng|2VlMke=a*F%fS>B-SCRJxMo;XEKi^{Mc?r^vwe$p=2<~Lyo}U{x zV&7}QPj&RG$lIJl0FU5>ffg>#D^#5s!HwGYD&St0%f32~s=^w*(ao=8Y01KxGH^i0p6q+DMHKh@2zB5z$gCy(HT*_NKzr>mN3<7U|RA>jTy zH*RQOwpUfRfTn}q0DTI=K6q6Ls8M-z>nHvBJ&@TSsiJQ02_kg}URY}B{SnfpMf8rA z@7vJ(9+lSFPmR}kLe> z`9akm;P;-~?^luc9|re9;GSpcxfp35*|-_y`zvst%#9nCulQ9Z_^FP56?s=0TujHN99p#ud{j5Tiaf({!1KUsOxw5GL)u~s57{I3W&i(L zEs z$rdiw1**LWZp6OTeSrIs!FAfVzqJ3=15&#A)#Sr}xA2hNwr@4g z|Ly*z!E^d=dVIxpqIxaR=AgYm7_(Mm{#bnmNY8mIqwe}dJ5fCnq_*{|soO{aqYlAK zwU(XtL)s>`-WlbK=l^#9F}L24@;wCn)W&`_c^_hMfAoS`J6pI%B5gGI$GscaBxQry^}X3lG^Ngg>%nO#^b<^Nf%t4VKln= z)#Uw<;(|x;@|l*Nk0b3m8#lwg_XD>;89V1Az>V1VE$~wv{c7^oIVpJrFF$ADV*Xxz zcLXA`s?-)t#X+y79{Lod;6e`qk8Fp5RgT z;N?oIe7`~3ueu+z{CXN{t8mt`qkw9tHJH#1+V;{W#>PU_P&jq zQNDQp&yY=W<3`H24E$6_znZ+w^8nxxymGpQTZOc5BDm4=#rgjsTN_+w`C>9oJ)1$Q zn_o?y%|_3yf%mLs-*%+^Y2hJzr2aGj@9(+v#DNM;7TlU1;AhVJSA#d=4CE2KQkK@U zW)<95W#dNeTa!Q@^o0!W`h$ZEnyk3%q;&MjyJj6pB#+?L?JQiJQ>bo_;706QvnFu& zP{z*l6XW~Jdwy#EmeS3y0Z+skm^XO!RC9gJH9G>S|FkHOyy_=g*O`g7*_tnq#2d{)gtDP7g32T300 z4PFbMr=h*i2W?>6yKmIqIR7_9&$p>xW!pPFp{BmagZ36IzXtneh%=B!@Y<;v`VPc- z<8wX#HH@e0@Sa%g*U9KMQr^cR@2SEg9^bY%YzN&L{F;+N=g4>R2wr<81OG5R-_Pd& z>Rtl=v7VG{1b-s%CkYSO#c6MOk5kPRDP7g3R~Xz$z^$j(z1}rA|2O0! zgXi||^aPvsemJEg&ulZ!Kpw&D?KAW}S>7tV5zPB8kVWft(Z5MJ<}@hLZqEepcX zA8`iq2>!c6hP`nf>N>1#y*do|arNsL8l&*daZMwwZJ_+12)Ap{# zT(#yE+unGOu(b|aQwqH24W7Gxr6=Ij7xR9jqhC`iab_lu;J-67^!?6DT#GY-uc9qz z=@Vmb%>ReXUID(jfxw!QJ5e9PXonEwy?#NfH@otltKd-5^({RAok zH3ByuggJWcE?AE^4s^Ei>XuKGckLjM+SsrChs0IyPoTFsPaf7UltepT<-^n9*{cMBBayc9{#@g43Y9JPi$bt9&4XJ<}nEOjRUMJ(k zbS}Wq-)b>Ft3@ALe;Ekt|MmX_%>>;qa&+$p^|}G1Hs+oo;|!ENc>TNRd)VL)vcJfE z$i^3A%KIARZBVhTc|c0<^l3`mL;U+eYI7;m+Iu7~c?55)W|cSA(cupgB6h~}e?!{L z@2uZ?p31_@DDNi)lNl6S+kWy0-q_tLZ=7?ey}?!9;VC+nYx;SO+Q+=!d*mBA*sf)i zw^T9e`x;1f-J+=3zz*L?6TH5pj zgO7Rq8^2oiE<@Tak`~qTUEt|_#-8V;?7fTic#M?q_u%uX@Zr_3{odf=d4)H7TK4_` zX|K8L9iAS`u=h8RW7AN+YimcEq^471?ENS5 zZYw;T`dg>P6n`l&RcF7JHmx)Gcy8d$r_%PW+XiWG7{0b&RRIs}EQ6~)?V4flx;4RP zsoc)1k2nK)1aE$C*&B17+Qlw=ho_}7?A-w#Sj%B>wP(BXceZE00~38%9c*8>Aqe}b zb(n|MjRvXT3y*I3Am$d3L2b-A9pem?J$P%kjPjn3`3UBJoF_KTlk(1*|J7}Ryu(yl zm;J5NSyJA0{eY=9_gSWOI~n|8zz_E=(0|n(0y)bJU#q<9b^zY!TzJv;tZpyx>L>T} z>LboT9>H4=r^_31z!t9Z4o~Go%exN$|F_3@;pHrEfuy|;1gVaECj#S&Ki&)8PDJgE z@{s=-F5ejcyLgqCw@r~rxAor-xJMgYM|)2JZymonhJgSfm~3vUhkID8t_P|DQe1G;%olkN!-e zy)jNOI{J0kTR@zFd4spV%CPrvuV9Op@cb40qHUI!x8C&Z|GBKY2zk#J9?tf~etcc< zZwIF8?AOtzI#(r+;GLvp?{AQXu@8gYPuAT4JoIbwyQ6$}%WTgu7OJ~lZs*mnnm9@h&mr+;JHN7}Qx3&0nBNFC;yb+2MvhW51{V~4tW zT-EQCNq2m*yyt<`##|#}oPn|j@7$kJ-jmUuorLxb>rP8I_wv?#EBk#Bb^k@)+f-Or zduBgAj`qCZ_P0P+dx=$E@Di)e@Di(y!S_-x(ffMD2Oy61kG7MPU&g0j{T%Xkcs<)M z#r><`{&L)ZI=9!>znqaBQR@E(NXy)>qfh-Jw^4`Sou4d!>p)t# zZe-W*AEEEP%G#}OM*S`qOlDB*a)WoT7rdKi`P(l@pXc(o)MLz1f5ZF#_jp8jIsI(_ zlc;YiNOj~I8RHDh8@zjRMtQ%4@UxKr|n~?Vz;o+>`_T$sUukQ^^)!DCu zP3wCa{AYmwSlZt8JL0}@UTN98J`Z>=<-&{FyM8^vWCp=ToPj)ocfU^C8*;!FE_7N9v{k3hWc)s(vi;$F|PP;c)@$SWZ1h}pD*HbNcD|wd)H(Ce-9mR zI_+&gJ}mYg3|^|UPn*_DLoYmn_s+8Hjde7XhXlJlt?!F_KR3TS+S5T9?P>j?z!)s| z^XencKpw$+(=B`VN7}Y7d#4^Bj@ldh|9ku(yqx~cDLu!B^_yd@;7-sZm_uSr(zpj` zKhTjNj1?QtM;h9chPObUgXSyG|H&uI8||a9v0s0b#L1en2k&)6%NzcXxDn&zKkpZG zXZ@-_9(fn2bke@)`ekZ9WIw(t<&E`eV{^YAWmb{lU7vf~Tnc`e~pYWmzF= z=d*!VloKyq!Km*wpeb@cuZ%O0NASMc4-vUA4z9P~yOW^-C5iammEch=ytKUad2uTj z(ujW-NOknmnxyy)}dD38Qcv;zyb6uxeIkfbN`cJ?;Bz7wPEl5cuP!s_BQga zE$ME1+Y1cDF9NB~em!mar{pD%VD3+8dpG1GZJNX0^MJR0PP~-8r9DA^UH>WQ4YU>L zOB#CMdkd~3lt;IIQr{Yo)<@O7#^{Up*?*94^yPhjg5GzQcWQwnQokx;2dxM0^5y~u z`F09#g0fFyoPl|R4^GJ_@7daav7c)zj4AJB$h(8^aF@5ezybV*wScKQ`z+H2U5g@* z;DaZu^4)LUY%g#SZxg|!fP#%U19=1=gzwwneXG(IPJ5>o zIBa`2YzQ7hgqPdiyCRKz|1P|FBcJhPoPl|R5Bq1>yAk~d##2icdj7IuZhJRukG#fL zo%-7g48$J_Ql0$<*tB7HgOBqBA5OOHeGby{9rnig|2_AYJZ^jUi?(MC=$nDbpxD}0 zkVo+0BWeGJ9I%Dc-l+wKh`mQcj>Ckn+umGYpuT5-R7W4r6f(}hyun9#QG262l{NdruWiW>D;@2Jd9xon@8x zMMyuxS>CAyj!1c54>`^;a&UbkbG*QDFZIQ^$LPpCCB_+;H~8q=jPf4m$^H}fsam&) zDerrbS8e9>GdZh6+^0aQtIs_}#1$9k7(U)cart~r!%UR->e#pn_pfkQM9;^8ca`LI z$y79tx@*D6`o%{y!)VU(_1|Ki5@P0(v>uEe@kKla? zy#M6D3)_i5z(;lR8_4qy$-}(CCmULLSj%bnB#p=H5xn1kr(;C7exaXMf{*ItH;|{U zVK8s-$>A0r<_`@&rtz3Pf>#c_XL9Jrg(&!E;|AcPI{6Lc*(Q0IH~8f4G+ra??cy{Z zvq$i-|G(#~9C%!a*co`J13xQi>j+xF79m1I93od7v$@Zgi?wa2wX3Zu>XZk=6oj4*CaZ2xwo>5lFiq^tAH* z|Nf+%u^wQ`QglL`fwBjmu4dU8bM;0qtuMrn>bn*4yf1n2dv<#_VGz=Yhk3TKt=~wV zbP(db54`;>Jj~S_H%;R)d&Iu@|DQcSle~(j&y%LwsR=m8D0usTkLu(%lIK2>hk1if zZ%m&vZ5)lX9n*Ns9>E(5yl->i^;Nusz(;lRh37#A?_1z~Y~f)Yt8uV}hwKr&1AzBS zEf|?)r}p*C8+?{;;hl)I(H0)ENAQjTUSTdgv{b~yen6w@9?mlvo%}}fyu{eE9C%k+c&JN_Ct7&O9>JRe zyt-U?C^X{T1X7*+M)JJL;MD=|ofKXo@1IDUY~dk$1dsiHE6zh4f!{gKFVpi72ag*u zVmJ>4m%;NJt=GB7L5+C-|6c1Tf3Zh})BdRC2*m#aq&5(p5oaKe zVBQwqx)P&3z6CwF6888MyfzaqT0U-h&9`x_V28wC=ckl@2U2DmMzOm8%zaRCi zh=)1L2hacQ^?#N;F8>VImM9PUe`6EzLBtuzBbZm3_RpqKxG&sqvDV2O@%;Z@s$IN) zhHFc}Yg!F_O#j~q9T8W&zFzRfI%)rG`Wx>1Hnu#{hgXn0Qa{@uPdNXz=HU_l4CQ4z z@CxW7&>f&_K+QOVb}UHS3K6c`K4=e&H;m1BHimHq>JWT!VYGgr{>Zs{p0{cJ#a%y| zF#q4no`<{qF+6EbeE7a81D`fWT=6jv|6)$sADh^}*LA%-ns$Ud6 z_qOWCZ%CUOYyZ^RDRW2UnG1OyvgC1%Z!qSSKzV)wsm?rm#W(|b1YbXyQ9n-6b6Pyl z)iz1$N0K*3@V`S|GY^a%--J&x5WfthHt?IMv!2BwkKpSP%O9(dX8+$$bUYDnk0QwP zGNpu^arGm7vH|ie4S=II@SBKf=J((cd^5(9rwwVptwi}Og*eV)!dBK~+9@R}q~ z{J5&W*^?pO6(H5wUrHUXFnD;*{<}$5{kR)x<74$tt@fd;PN<7!p_H9i4xEXo1t%+|p!zXrV5A35G8~979v##Be zNAP_g%O5cQSUPzn?1BCNq3eiFx#UTW!+r&#i!|66+ZO33pf zdH-G}oi1n75AyYlGPPwLwMQk(lrY2yZ?FW%SpLy)c?&ApKJRIL5ehenY-Qa^D1 ze`q)lX8YjkKXy|sX^%S8iTZzF&8P(H)EM(E|IthM*LaD`b3Sv*I0JPEe#m&94E0x@Pvvv0%XmJ( z)qiy&?_l8(UmwC(pb)=LstkPE9C5`T4E*QQ^`Ut~-1k%0%cFTs$g`q(`)=uZax>QV zjSYNaBChga-u~knmOO)z)@vo?!TG9$fI=3K?;KxU;`f&`>HjLFjeaIEicKvAH z2lD8=Q{{2h4{i=IP@cmFkF+S#e!hWnehyd|Yc-Dp zVO^sc?ML(G%A;F9X^)#hS_XbIb-q~;sYCG749gx5A?=uzum{fn54G0~T=gS7luUX4 z1JW|_n^6Z4XCRN@=T)rwQG_(ddC6w%{|~)U^2FDV@IRf1hq<`X*>9$fI;SCz;O9YB z{df;)_Wue+=Y{D*$$*a3kEbEeU6wqq`Y}+`rGC5#9Mzf6u=~w#N*Z|tKR*y1U!nfU z^X_~uep!1={rE5NAF%LU>o(ylcxaC=L23iPnL2-I@bSF;&kHPn0A}+;vHlQmkIx{_ zistPDt@is*;HVA!W@7$n{h@197pKNU6H`52J zj69gP&wo7apDkElYQEjkeq;ZC=<8N_xbaf^R4r?OkLv6fN=)u68zFHqn^B^?@8eM6xw-i$T7}o*%*1%*W=sm@Ks90-vy*);nVhr zEB=?jKR@l4EdwBDeXL)`mP^Y&AkT`{4Z>F}QJ&$T%|!;En24)9n798j-;xLYZ_Cyz zAq(6EK>y!z_)6I0YOnXOV8!ytK!@^71E~!ZbDGKn9>H&uEP2o$ zw_LOm@?igem_2WI`it4nr97Cc!$u6^gNQSbNATMZY5#1+oUCPx!$0x-|FDfDPY(Yy z8@j}s15%y+7V0?1;BDjuzb7pJT!6HjUbR+)xD&(=}?N0xc(op}L4;um-S`2y^bcgcj z)=!p41xU-lZ=ub#t)ULV?@wF)Sc9~gD^VULu!lWwjtA1ebwdKL=`q7H>f5Z0I zQj~S?7`(9kZrwPgvrionS3I0MUobsgKU(|ZzM6Rb?G0VKezdL+d32tm_0?HFw8LWi z-HN%n(V1tB8CQ8QZ(h)mQ9rQHG74iso?l)TQ$Jd_1O9QsBS-sfHgt)bsTWi27W6s#~FDrZ~o(POP+I))^{c3!T$d+ zd*1By7qg*D`)%6^C;k5X6YY;NB?Ad)rv7*E5=o= zSYK;t!WH9))~TTB%A;F9sV`+voBOS_@s)x|9fCjmS@q){r0o-Le|rNnQa>(*J?we2 zvwrNVYEqutL27fJL1UbOJc2*(i`Ea+A33kab8XAGpX(TZx88!hrtO#Z!r5M$4PD|t z2D(x({Z{Jyn0zOX;Ll$ye|#Eg=dOf3@c#c{4+zg3_0??XQXb5Qj1Bx&V!mqR!Mu6l z5KEp91x(m-1lE%-Ftl>g=~t#~%#d3&8u*^3QUlJsq#Vy>S@vPrUzU*z1-&PXFwuH&B1H$3|zK z0b`tjJc7cVGyL;9Juk*{Wy|h}@y~_Gt2WHx4`w5m_)9@*1HY9zFE#jcfj>Fz4{d88 z?UR+TM?K`R=c~^8Vm4ACPaD?0jSYNaBChtpe6{dLmB+Ss+q&Sd;}O~KUtWm(uNyyM zTQmlQwW3yxomw$oX~nu#>+|4?zN&2)=wQ%h_-z^XveyG?RssG0{@5A3cL4A5zi2n^ z+c^E#Z0yoL+kl^zk>83sfwp~;tITNHd@Y{%arpf~z!Q!*h@+@yd+Srwl=TykEiVBo<4uo$;)PsdGeV6jN z6gX-Vo`Le)E;aJtJow^rUC-$>=fP2a@?I;Rt6DZo%11`)5&yvX|Gn3-@a=U+3qO25 zuI-kT4fyURA8`iq2#R*lb;lI`Bz?~l-v`zHzL(dh*1T82I{(~uBl2$Y7w|dYWO+Q0 z(%EmjL*k0R3GmO(z`x2X*b3vZ#eHxe{4?*n?DrnEO#{9?KepGw)B4MBSMaeXV{|4@ zzwJ4Zojih~S2FB>hvGxdyqEU%5=|uz{29Qv=f`gQ>jatlzXj6q2jAtyxayDjX;D*# z{*UT=pZI>L_HTjzmIHqd@U^~aeTc&k?f*qeXP#~H+rBXP1HGWw?2Dwze-`}jB^$R&zc29L&9FZ(Z@~S09)DTi82mEeAN&{aVSmmy+Rg`I zT-}DTZ9C~n&}*QNlt;IILjPsGfvq<8m-!M`{SWqnlDrK43-MkF^bNngFH$+}zpNMZ zKSrg_(f;WKgZLW*Uv2I$TT|kSe+=+PMe85rOH94M^MBX+<;Gth_$OKT?()|O2Jv@H z>Fh7tLgI>l67Z)+^@n_kshA7?uKN*g{Oy3R^QBz%PbU<_9|GD~j_vI0;a(AJ>-pb?-$L8cC=Cf)Q&{T~3S%{eDyT=k#s1!bFL z*ng7F-#E`}zavKfY0&=(l{csUVfjA?Otm@3y#BK14E__qKRyHh4jmtJ9NqqC4E_w@ zKX2i?%YQeygZjUf(wSpA#u>;XD0?!a{2$fvAIFL9vjjis#PiI{5X9M3n?-usIkWc!5j1v;0*8={`>~qk|J_Y`}e*r(V|L-ZC*{A!< zemD5-{_!II;|BrD(V)T$0{Q1ED)WUb$e}LRU{VP*C^K2aB4CE1%pPgZU;PQVS zcwVU=-f`&EzYKZ56&|_luP2p&-|nS!=GiC48OS3jpOxW%g?dhk=Rx`{iotI|-d~kT z4*!=wy-Jm9ot`hjIg~_yyuUHji{s<=jZ-%9m$ge=<@*)#h2v9e{NLUS`1by>+x`Q| zMB1Nw!2e0mYoL!nKZ1%uO~5JuZ4DX$Itg?>2x~b1vq1fZfRrK63^2|>9fFEM8Rg%u z=L@)xI~?aVLp#~^uYEh@RUgV#{&EtB`Zs+IYViE#)j&^xO1wn!O}szzCA^Ph9LAdH z9~#VZmx`JC^qcO5FJgUUDe7(WX;`mDpO{>L_jn%bCDzyg`7u_j2mgknQ+c9as6YG} zWz68W50f~*Q-`49lBoZ|KC*v}eeT5Y8)EbyjlA~$xx4?7lRwnI9p&9v3|X;H*Kxa- z$e-xtPg~8)zk=;U?%>zKPOE(f9y`JYi*ariW%Bp0y!`1mdihsBk~_1cQvWkSTISsI zWSoII1Qi+Mf7nOG*@=l;y|A;NOV6 zYy1U#)Bd+VkkXlbx{tWxuL1mw@i*j?=Y2U&SUxERe;V-h)QReEuLoK4e_4Q`{?Da! zW}nWu;%@-_FU@+XS$~0i@;oQU3CpjF!Jh$q9Um*cy2_UVi(KHl?I zxrSMf4Dn6>kA65Y1@G-e`;)c)(>@3I=4_U<|FQTe0OEfEQk}V`!?@z_0Q^HU@Mr1z zPaFJX`J=$+dsOp>y%K5vJ_WvMuLM8F{w#jM|2?HM*EIb0-wl30;NPEN|MzwMqYZ0c zFJk;r^ilTuNBex>?;$*L+Fur6sDEWjXTQBr;>=7QLFIxB{lE1Rm)zm?y8aO8zb5eS z#CtOG_jxs@W8v&dlTy;D5x|VHA9m$4pi`M)f{ z5P!#%&a^4x4CE11JsZ^@^3nb*Cx%4P>E2eE_Fuj}@}iw&$c>NxqhtSrzNZ~yjpYTP zKA`@f5uihrN4I`b{~@5>g2FOooPjz7RW%voPj(7{J*WV<_;li#=ENlby*J{3*b{Re0pIzbwEI{}zzy%s!2A z#lIE!!!z`sr2QZJ$<8BU@NWeEeSZbt*#Ci)&i-=fwfq5te;@FtX5e4t^;i!wm%Za9 zc4PZ#IH9OR zP`hS^{U1gBKN#&l#_8U_yu{*D(EcLW{onFWk@sc(n!Ej#9XaCv4pN)@%fFR4vyw+p zdsqfO?0(7dz`q;#vtsb)Bk!AdAJb5Sug_tOJ9Hf0M#azYT~tINKK8U>0|tM2A*e#W zlSfcnqvy-{9DK*l*f$Qx_11iMInMv>^B(Yq$KuJ>uy6%l$LfNqc*Jfqc<*^Z-Npuw za$!ES{C8{rF+&4xvq$WX_y6tlIpo0JruAMrD;F~C>?H#3YfcbMAL{rWGJ=%6LERP5 z)C#F~_gmO~GVDGL&nT|$wtGiU@c3Rc3%>q;tc4GUr~WuA02?rfEjl)o@5~$2y=DIY zkN4qR;_`~Wu73xf|KDeU@KXJ=@#X((J1}2{3=ArZj+L1=sNc-O$2p3QWEb%9{Qo|s z20#7$Xj=d99aFr8`W*mL-Nm;$#zXc!33s``(CP_O*&KzAs=|M@5NJyLWgYt{WoL7@&o{flY8haLP5`y4=q z1vCA=1N;B`w5Y^RzehJC_MQm7YGaNa{Ekx%ev232UDx9Gp}(`5^PDHfBMBdCDXw;| z1JC~r&$nU|k#qTI);-!VmTkvC{K(DJuak#?lh-%>}x?fTw<_x}!GEhoPE zJNBy}1B1#kRlYNC(D1T_KLzQhb^-r7;IA*dbexgd&YB~}atG~ze%|QrcfhARbc{eA zL1Q1w-z$+Olk;f%)^Qi`>~jU#cqxAuyFV?MgjZ}mQ%4>_B}v8~ZN{r*oY7t*LN&Pf>^Iac&LbWNUlgT^N_{OzAQuH>4EkF_PIzr6z7lwB~d z%Jer*sEGTUV5{Dg;U|%md4tA9R(a1xnteXc(qO{4v(L?{XCDB6u%&l4eqU*4t_I&u zj1N}>ZHn*JpoRF3^G=<|fG$-Y-SSEOOF_R0ceRDK$&@{48e!@G6YiVs^mli;FNXf; z;~8XJpXq<*$g`0Ul;9>}+2-k%YdTSZ_8ua&F>xu4C{I^@61X zGyMHIoyTwuFR`lI-#hXA|8Ud`2IqK!6G-B2FW9_IWayL;spJioo}Vsn$m4ewbV2Ve zz(f0pIDBbeJNt_aiceW&Vj+2hrSmQPt&p}(7x3}?|M1CV8{=>02(a8hJB$XY?mm60 zb00||kDz&X%ipGYX|Q9Fb!jUR?HhTXZ-&R{883zxn`S) z>CZbS09WU}?()WjneAKWKR`1My&JTF4+AF=zp&Y?yPS-VodzILr~zSPWW`^qmq|Af|jo=e=kAWU@er0pW*#K!*xs$hZk*M zX9*@j6nmDz!#Vqw_H_FSIbb8F-BU+;BXYa|Ih2>%-`So}U#tZf9sN%9-JS0le5}d0 zPKdUzs1H5XLwo#Pt(WMrhP1B%?~dT&{XfIs5FT!S=K=+Be-v!qs4{#bd6+k7eZVU3 z_mDoT3wq=I|HD7biLd^KIXPrtP+4>?#JoXkr-lCw((U&Gr2Wlp_XWWJ%HX@&yYO90 zyoGkanZHie-S4DN)kt3Q2-;3a`CGypfi%beA9XGPp6cQDH~SAVw?jKZeH#UXSH>C0 zBWSzb@;9s@bQU`8o_g0&q}ZR*}m?kK=MgB*l($>vgYOK+?hOrwuTJ9!HvJ!4Bt+W*~G z>fH~d{VA^rZzo|-*@I;}r~EDfd!TIovi%d@j?lk8r~dT&gf|o%J^O`{tadix?d$a(k(U$C zZf6r7*7bqOpx8PFB#)qdtCZhU4%o!0cj_HRmft5ly#H^+szwgiylnu|s4vz=jE=I# z>FL~^d4u*FBK|J*0qdb$H)TjHy2aa)Un018|Nn?}`D@HLmM4LTi~nK;HiOEbb9Uwp z+CQ|)dm_^R*#*5X2L9&4*WJ$ZBoOg$1zj!osVq7tVcuZ*wifl%6p78F%cU_w%k6`&tmcP{@ZG^+$u>L=SYd#3hd0O~RAl^Vc?Bf8F zL9sD6K_HJ{`5epN9zgo7PQ6p_z=@RmGvKki@KU>HwzC6~M*MF;s-vuFd-Eg@^9CIo zW%wJ`+_C=6b#ex`zs&*ea7lNUH%=a*eNA{czvJhF)&~6z@di*a+HI|S%AmVGsrN#V z_NQut-vo@Z2OURP{x%QyJ=X=hWBq@`0Xg+of3Fl7c%#aqb0X#quy(VSaG;#Of#!7q zzYO?C7<`w%hwm8TE#%)R7>p%6`g9w=3XcHmCpwG97|!1dX?HpN9q<1gq3ii>f4BcA z7I;4P4S~rZ*oZTbN6@*y^T5N1P_S-2OfYX~f?Yd{sx;OYk?4 zJj@$(zL??fvt-|a`xFdLfA{hH;s|Xw-Tuy#PQ?9(U<)70U>+4`-k`HGUEYufHtK@j z+W_CJX*tI;e0LA=2ZR2hdWbB#md3nEFTD;-xf1>cUBKTB_}2?xEq{F;Fg^MW-_^rg zD92ckx{>&luXA|vNO~{p^MELYgnt{#sV>{!d_4a*;@`RPQXM++FopvrgJNslAde*4 zfIgDK`$mK8_wZ$E08t|Tb|~b~HDoP!{a++Im+FiD(_`M$2{FmDoL)isIVspqTc zkFxI1vjqiD#Q58ZzlzDrB>k(rwdGFUcPi)z zXSt`|RTR-5>;EI3RUGN(9CDa$Q0;IN_+Kvft4ue^ck)R3MV1^FQI;;qaXsXC)siF2 z|E!HK>iHl@Z6H48Pcw47>LnASEdQ&)eS10l5AXjO@n&wki2uzIOlDB*IR@`d;GJ*z zANMwIa_b##z(nl-B;@$W$ieYsmjB85qJ+O3Yffu|@E?{w+IJu4R1?^TOJJ=(fiYiV znDXeBPulxSklI-G7W_|*{vSdA`5FFytnNc#zamjEH^%=zgx+5nz1hEI`JF!6D0dM5 z50QaUmE{*nA&+FX&cW4`dxcF!S4#Q!Tq7L|iCRTw$uLyn6qIetOf zr(KW(`~M>rS#o6gzqJttdn9NFwL!wCkGB{(7D0~R)Bc}8fA8Ps@c%~OmFLE@{Xfx5 zFquKH5oaKeWPVcdY`;zvAgw{}(RQN+a=7>5`-U4O((h&Y|1Oe0u}MltS?f=%Z}1y{ zKQY7q-qw8qo^2{vLrk67;cz>HonaSun}+zlTw7HQD}`K>t5-1JNTEFXDek2&U>y z>?0&Ec_a%SPPf0112%E%9d1lT{1pBF$iEpmobB(fTK<=%bdD$ zR+;WMa_j~<9=GI}iuG!+!4mZjo{{I@}IMB%9^nWZKQeX7{ zM#n_rZG1QVKk_Df-k0J3$70_Ad$&J*>LoTBDgNJ+2oYTL|0A^y$FzIq-8jrheDt-D zfk9<4{Xcjld;VyZJ1`S5{l8Ox^#3DI5WcZ;MA~2U|ByxHpiHL!2aja0ftDQT{}VC& zzf%tM|0B<|!t5{|Wk7i{vGbWUuLI|Lbux(jIoSzv%x*o|_xb_P@Md zf~k4~8*v8mNcJ-Cf01%(!F@6Pe7J#P`#~PY2_v;#iJ5=(m-5g1drHRy_XP5`Gx(Qz z$zaC}|9e~Z4`f}n2l~iGhi2~|=g?_d{{jl2Fk?cX1ExLw6}x4-6{H@Jm% z=o|tn!}#SM;9%}iFb#d&miS((JaT;c9Umj_3CO!T2+!Q*U5ET=S9%Ew(Ei&4uc)EFLC?fc+AF$e=10A&;PV#oPl|h$$EH{Gv3TQ7kQqQys@};dzZ&@Rvnf1Jq8!^{p80MF8bxXi4oks5!|bR`?A4x z^)usjo||_L_*?xw|TFCpV~H&N8Ya(+&6$b+_Li=q}^}hW|S}f|7Yaf+_;hQ z#hB9Qn8+h<-Gd^Ji2&j<)5H!5oe$d$yL2{Ip^;LS?g`PPl%LrKFGdur*uo?llN%F1&`#ams@&{McPg_ZnPfd z4+m~CH*Q$I?054I1F4RQeDXfb;9}il)pso1qmi~}1UG75{Qu9WwG6Ja9_e^9|0M8H z-4glad6L0f3wRxtebGPVkG1fSJ!0SEfwy5UJ=5b%(epg;Q{58z@2QTyWj-zfEc*uk-$ zJsy*Nmgl1&)h&@vp1OC=yvfzxvh0gbfd!&5v|39Pl&827fXI;35xW9u`w?sa9|88*i1@0V6&qAbq zVB==k7yJLC#^=V3*tY`wRL4XTZ^7Eg zGgSioha~uu?7h12L*e0`By&d72I((=n&AqKzHD`7nINc{FD0j2dQln1<(m` z2FjjXV`;j43kD-?RZCy=k#_kO;Qarni&a8*I}!d#5$+-GaFE(IA-so6Uh+t;+0U{w z=GO%~*ti+xI~2Iu&c&2(_-8~0cRcv1j)?;D*1AU?$u-ZjaIscUFgSu6E#Cuydy~jGt7YW<=B|NlGcxt#i@C)U&#YxB^VAyI(my%A?1kK|gf zM(s^|+;9c-#eF?6PH@_LI`Y0IJk+nV%eya5>S!ST3n0~1&VnG$Kpx4pnlkY3mUAO= zzGQWjy%T>X@@oI4?N_#c?;`$nHVxJ_TxP*?UHufjT7Do}HopT-m2iB+#F2_-l;*`2W9A^Hpl+ zxv=qlca`#923)muqJU+(%;4f&!rIO0^6r6odBH1odG8u6Z#@4$YN5e%w`b{zKlJUf z3izpxi5{q9h%=B!a-H2W^j#$TqOyOw5$d|jzkA^P->7oo5$A8|4ME~>n9?=T1N}AP z4CIkq=fWsHpD}Q(PAN^?W9^0pMP0*%@Gca#* zojI1h$3nh3+ur@6c-a3R)h2o4^i5B|iHmu^(J{fj4a60<4YB^zO0 zxo~;*K1dJD|3~Mq0N-lQdW=r#Dt!{-f)5_aJ_9rGAs_lL_9G05KhM^u+9LKI0emcw zFvQrqzu5bfl&*;$uxXD|Bn$H<`&?w%dj`@rv+dnKYH!T{NB5DuarRD4$l0Fsz*@qhfu^2WNqv9a{Qh%-=!WFK>`JRC1@jDY@{{W^o& z-dO)1y{V+f>u;C$^}ttKOP|=|ddW*3$v&+a<$b2~pX_HD-1yf3e_Kh{^49b0WAIj$ zF{yW|Q15A?yYS&2W{m6>{6?0hFT|xv0^Z(JK!rwFOYW}`Z^!iG$c%x!|C3%=Px!$#wUEe{v{k)%Q7#@|B zOcDHfz&}WSRy}RI+J1|50Hd4Q&a49{!Olk0DuwrkIgkv2Qzmmb&l!2bW}XYR0Zc z{s?c4VooqPm~U_Jr)Adzao^rqb`6i}NTvw>F~EPo!nf;->Lu+$&xzoxx+Qwj zb`uT$1732&y)C<9p4xMev8$0kf`{k-Mq|Fjkmav(umcIy7xQfB%#i3w+v!>e^CmaE z#Io!2NK3WjmR&Cd&P>Vg!qI-`O5_~^x*LRXWlxOFdcF&K5%iem?bc7~iM@H~%Ah*m zFW)J9a>E%`xnixqr~RCvwu9kO7|9f|^L@}ioZn}*gStMYcAf#gYTHClmfZ}4k9qw@ zt61gwInquv<=S8Cdj#)E;OTrZ+uq@`^gN za6S|nT{!9f+mlWnrZuEm?*CwPrZ0u^Dd5_?I1H7M350;4A>nV9Txxk^X&_T~p5@Ggm~< zD&Ut2uWY+wFGT|M?1iy%&xI08^n~pYXJFps#t)|L+G}Ur_qnmFkw1dB40%%H?Tq$4 zda9(KgAG3k*%C@W8PTKcg=&OxxiC(ZB;tb52+;k_)u9zS9+S%CE z$REMO{{NUQEIfU_#msWdOGK&f1t8T?Y}ad&!P^3Or<(m9+7*3nuRXVy#0bt=z}YSy zM;dtITm`y7?o-UG49<4Ix!2(EzDb}Hv+SCBhLE`;_?H7eoF}l~Y_R6L*fWtpz8Iev z-4eZMJMF`nH@Ru6rz=62m-WKDxYyCfu0W;y5xiS~H(1$9{fOArOn8a+C`fhuf4qGM zm{dj9c3X-ly$P8HOAbF=5UDF=0Y6XT^xR=A6MS=CtPQ8rGb1 zcJ+VXbL#f3n!Y{X$Ftx3^*pD0Zr45Mt@BnmRduU-lslcXQP)-t_ISnorSr}Syeh~v@CJV3`~RcIiY;xg0k3YsOFuC`=&Zge zcXv7bvA}=W;}!eUotH$s>Vh}GyAya*JiLHcx8Nn-(-8I1bS8I?IlL*ri_XWOy>_w4 zJ2Qb-oc|v^J3CIA*N+8@H!7yaI_lbLckWxp!N-t)S0=Cif;aFJbBWQ~rxSS9hRnFt zd27fOkh396A>CqUsKZC8o_#ZH9;bCQ0*8UZ`i=d0T>T(P8 zVWS6Z^f)PHDtfk~8D-I5tnWK(9ZTEk(oHg1c3b^K++Vw_kNfV=Y*$^n!q0uxV3MCv zyXsOaSiDg%am_?sTm5s~Ux5$KGuxHF;P!d$QUx1_imilpnn0>v+N9jfy$m;hYGZRUWS!B7Z<8ul|BN@N*3C&-Ug!827uZpTO%5 zz_~m-4tZt2?2?Oi@HO7IfDDB+L5_rM3z>$!rxj|WLtg3UaS(0S>hp2V&&%QGNnX7! z#C>xz>(yUy2Rt7G|8MmC59-w|xQUPP*KupQuF(aPJnj_@b1rwrvaRJ zt03x=+FT_%)U|boczB3&UCxjEi|oeh(JnauKU(93jz6J)64<0YVO;NW5yt2i2$KdZBp1&_6?`r3-hGqEW z`TGp~b+Jjt`_Nw_@V-Uf%MQ;CV*wtX|BrqrE1q@`;Mp#)qdu7~wE3IEdk1*i z$9R_G^7{_Yb*}*LXW(i4O=>?w#42J}&TshrD8(?e34A8%+WLzeo_vHC^b?EcEM2~J zxN0S+N4qw3zgC3=UUesfeqw&$xD=bXW}>dGf6em~d-XQu@Kig*!~Xy1pR?lW3Y&P? zuW-H@OPjqN-p?u9yPJoH@z_TD;%L#bpE+@Yk)TZc$kPW37_8vI1boCNEPOHnA4Wu48gcpj<(xf*D`9Lqh9In zWQcNV@clVnGqLQp_Yys?AngbH0k+Bc>(-NjzZ0NSpao6xR|Z<*&4VbX#?q#H9sph2 z`#}#6>wmjtgr~!FfQSA6G3D9uWT+zE?hy6KSlZlObf{~4|KZ{7gS_bxo(^;Y9`^so zRA8EK|W4wKQdGi4{IXlld-h9 zRCK6o`|RW4os7JFBL8%t3-FczFC9Ozf6%7A%1}kTb0F%Iv9x)P!y5p+>peWox9s8w zPY1dH?@ZvO`zi2rem8OItV#IqVw^spFvPnYqCOc*n>tscuI)R-&3ib$T?0AU;idhE zVfzN~wrLL!=Zx_E z=$~JMozox}BSvCwm9qf^YwDaC5X`M|Ft@VTtDXPzSNi)qL^(BJ{hs8ZJ)Zf(feLs&M@59PW;bd{6Ega({sY! z_=X@#yb%x=f5qkq(V?zwToj+H%h??FwG)4HHUi$M?c&Kf@SKUTqdpn2Inm*r3cTAr zys5Zvm}@TsGvjX#p8t9}Wyar}*}z*a zcC>wF@;Mm&-`FQ0uR?x=y)_}2U*%wa)%8-YSNn<6;Zkw7te^J() zsgb{0A%1+!Vf?>JODprKOn>DZY!2eTnJjCjpcH(~ykJC z9K?U;lgXjYDE{9Byh}X1mB?!+{^v0Muki5ndDlb){)zrM#GI>PM}0Ef!^v^`0MNC~ z1LEghIb6eT6WNR7a1Pf0WBm1hh$Gu((hqNg?W;wf?ww|624p{0ebmUf+TKOL8CI zO^&XmscZZ7@p#3&Bxh9yul{41kk_|>|8Ec9=T(O*9nUfUaK0JgE}DP*8~96OUURE) z-%7`8!a2koeE)yUXC9vKuXheHm;GLSG&$tX?E^s9_FEP6n%f_F>3t%vy<+`8=G&|| z$}86YL!Lr=ck6#*=JpUB>e_x^I~+A5JRslXe3`+o|9B?gHy7XkAER>@9dCVpqxmPt z8|-1_V7`^}ddlRT1i^l6-d+&bx1%C-$UFK?ZX-mE8`dGNnOJt)((2VO_SkYhaP^yT z9x=C1DtGLfYDmUgzka>*h`E?gI<5`tFjwbN)U_=qc=e0@Jk-A=zu)8z29AwBZ_{tQ z^N9FiLjx=(z8n6~Arf_M%Zj+)03SYQ)T{q^B&=6F{~uc{wleG0&GR`P<|0-*-%KvJ z!?oh$_XYd+@OV7{dDV{Bg!72GlYv+1;rYCJ=Mi&vgdO$KLfUG#YyUcK{(xqCx@N4byh2G>l~wf&Fqc%6^DsTsWbk4HjY@%(>mi`dHK zbv^xDcs(3;)i;w%?hcnc>e~Jvc)Z?>ys?hgg!72GhX60VZfN7LcOEhK64+56O)j}} z&)=bI*X`-?dOz}JMdkN+#TYsE@6qQOI2wO24&-hE!MK!L2iX-e2QmS2h4Z~5-`HNU zUk+cH_|9u4mffy9#;aG%A#xATs8|2-NLa6U{y$dRWoErP{-s{={NHhFa#?qGIsDCm zf4x_)Zz1mhSFZ`@5p(hUf9wR&RXo4Hc;^vwpN1Xv(d4r3G?q};uKST!ub(0B=*XT| zuXz4Hc3Sj#n|h7@hYfkfTpCzReCIV2b?ty6k5|kga{cH3Iz!2N9x?YN*qA4_GI@3D zQ{nYP*j3+5F1h>A;m-s90Wq(6>mcuD$7{lQ#N2-aZ-IyB^Xi>P%>5a5)JKy`?sN>N zt{vch*B)M*JgiH>yQE-z{~9=ZM4z|e)jN-vXQ2PH+{br=YbNU20dIM{Vh)k}VMcq+ zdLA+NFW6WpwlaAgs-KhByy~=XhTP$riMnWuLFj5mfa3q826XFNhni# zo)`C*ye9a0Y*s(h^W8i=R|gi8V!G%2(6s~I{|goVu{V`hol&n@&m-pH`Ty9{JbZsX zHcUSkyNK1!H>tb4v64q!I|y?+xnjLyU7oj&tJj3{hE&|?D9$vs}d>%0m`}@vE+87h=}cbz1#iIXN5KEl!w-1X0iAIy?|jJn zkQX73rc8b>NIt}^9o0eyy`o<8y8u_YHLN>aGqLP;{eiAtF)ri}#eL5!&)omd$2vLh zp{SlS&nM<%|9_k-wyb}HdUgw7;#a_qa&GWDY$jjVlGL^9@2dR!yyh3eZYMRIWH+kU z{Ccs?8wCT`Ow_gOFN^CHc^Ny&vEL6YCcc~eiSjpf?U3y~UN=VGpiEx<1#iGB_W#E;|6$m0k83Szk;h9>a3061=*oY`L8c{Yp#`NJXoAXro9Zx5M){hlWv_hA0m3GY8>Sv%yFydDoZ zT&(k**Gw$C9lEYpuQ(5!zg1?v`U~EmUXO*15n?N$UfqJ1_=wexTa(YaJJ;dky#3JA zy?VV6c~hf$%{&j7e-`jYdw6<&Oy>#SdBA+kbDWPRpEh-0fx33+2l2U_{A-bSio;8{ zmw3LJe;M#5XT{S1O8*{)s82?0KJ5I%_t%H@^6*gS`4>k1MRq+r?EjCO6@8BNVCbKW zG7?w%qMus``+F;7GuS;HvK-H@HiFEB>;hQ`SpqpzZT_FU(%*kWlv9&WpLB1XWw*m- zdj5Wlylb7mI!2X>Me|3LL+fV4P47l)jjsNVBTI075Q)~RbKYpkCveX*C9G+U^ z*AmE#|Iwp0{!!5o`YK=c~q5miJABXPNu=zi#;|BWs4MgkI?5IzMHgU~FT|0bj53dmS{pj#q_xAC+c7e`8S@CqIhIrl6KAEnt ziEG6>2zZ-#cvZ+-)8V;&o&c{5ct>Q#(~+5Y>LYJ7U1?Ke5q0hGMIIj3*EkKkl@wc*7-!c!-tG zC)1TSr%DcW?eMQWyjjR=ad@g7;*9{_G7nGBbw%TA`W#|D)(iRA@5=uL_SS}Ap4GJ$ z;>J+5&_S>C7vrAe)O4j!+d6--kMOsK_*_}n1<2dL`I~SKvFkket7}Ldf7+Zn2T6vNF-v&>HNa7s^QJ+j#+C0qRT@Ad8 zJiMcjw;;mP0XD!p7vb5WV+Jkc@7Wz2pbf8co!q@s0dF7xB%}Q;60cfPlhPsT?J8}Ojp{x%Hcf- zyony(^~gId!qWjRz`GoHPk4B4Ua990*-g*^h<67>eKK8X^A3mi1n}Jd-{U%~>)nux z9iHnu0p6{^d%it9v@zmg{^5L5o6-E^`IP;8H#ff{9%6OZ>m&anyWaTrAn;y~KF9nc z!#}h!;=KS-pVa0H&cD}zH_pR*75Clk@U(e`;|=5gd+p(&jS=r%h>O2nY4cr&_a5+; zczD?V@7hlM?TYXJkNdPeJhU<5eFagUOjp|c%He$qyaznI?~(Va^G};+=-=nS`?fti zv@zfnFfP3-_nEG+iEAe6+Q0u6;}u{n()B}!mlS`0h0d?4?5{`S_BjN;)-{C=(DX7npz^jNp$2bt2C*wGWU`qd{K-4Ew zK$}xUhq`v7%J_U&!A#`+-Qgv~;etuPt7#Wc&LbAghaL6Fh)u00>e`KFcz8SFzA+IV z#z>^VKRo{*uRP)NME~SGV!@tipG*O5?kT3IYd1RG!`lyeGb215=mNamfTzXCh9|!Z zT5u@rs86PVHV<`p1A+I9hj%3Mc8u^c<8Z+u;HB#|(LXs4Sa1UDs86PVHcxPP!&7$S z&K};W$lEW%%Z$SX#{qAI=w|az&I1-KgB|tB6wu}}hc^OvqdYvs#eyRvyv#UUa5nHp zdw3eBMowvMoi}ny{5uT=Sl>IJWDlpn?E^s9Zv2Al4;+WMhSm92*iNwiA3rHOPPA`^ z-!wPCV&c2OH4}C1#(y~+_LnOl%e?&+zr^YG7{}uR#Q*WL#g_7_`^=G+X3#F;zw^x$ zkUJOup=&qUHr`(;_y~EYf+EKg%OA8;#Q*VW9@6pO-5);}DR>2TT>K|@1wD0DMegIfDR|G}>hYQt&qL z_x11tUR_6}-LJ(qZ#2T)*A5@wJ0H<6=C!Z}`FBUWWl8@fwyDKYvH=cdm^&u@rw9A{>bR_w!FH7Z1AhF60(Ne$9G;cQP++*!)vdM z{a#i`G2b`I*BL{f(IvaRD zME2r(#c%oNjz2&8yluU@gLL$33&`K)KECssiMn>=R&l)oA3kT+YqsYig`2|0LB851MIsSSNFX%7vbCE)<@12jP z5Zo2&*hO7CGMYDId@sbD54=nA$GbwT|Ht1JecqN=caV;L?E}&CKz!#l6LsyVz8+h07=Iuue}}*oM(XZNHUJZ9r`p8 zawX(g$RY^Vm4&Myw<{+d`pSC6+8n+z@txO9EV~``tyiyjhETXTvtF}37b(03HeQAQ zcRT-sde!-i)GK0jp>k^qS$DW!@bSI#O{aSG`Y+@i7}aa$bCJRoz;kD#GV9eH1f;*u zK-5RAyT=_KzIVRq$=*2hIqo|~@`Cw6;UmELDEho@e{l!ti1V6Y@kYgbO?0ShH@(~A z^>O6ioyn_z5HRSkF9ZJ@4?o~_h-MHU^PEEU%@mS5Ei-lPX1!uwyLCq1EfKF;{s8ZN z;Qiv^1>=xA2uQqNAnKzjBzNCCe}4g9^gTZGmu`KK_dsON>o4D=aQrp;ye+TpARTbJ zVQ(H-OoEAPChFSFj`4WK9zx+qnY{W30ewHa(S{XU3FEsC=xndu7%SB`L+)^`_&8_2 z*(V;aqj2B9B3`xp0bV}v0LqlvUiBd0UmPF4guDx!VG!cyK(>QSQQZ!GCEj3&ax8V% zt-m0$>~{0oxW9CpjBeO{z=X*dpNA;@Z5Aa4q zr&;b!s8@Foka$}|)JH?^y3Ge|h}@OV80d3_>#aewJH9XNxc&)fDFcaV-a*z*Av zlVa+cgSvK$3XfMjL+CaxlUM&BVBqJDz}I^=bLhOpp=EWc8fziUa>Cj zHY(y(%OBwF2fR&FsV+ae{-XOa(Yj0*yu@1yQ6Eh=a(A@D+Z1?rxb-#1A;jEnlN%*7 zz&QdqV=WZmzVCq`zDQeH=eMdtM%;eQS2pHg>27JsJ?OG0B zpO2>f6hzuZtaiScZsbm5ICU+4vp!$$V|&HAxZ55PuX+$Lz`GcDTglx?{_294c(*~+ zN9FED(V?#0@<@+Y%wM`4lECYAz}dbXoQT)^1&cQ-=KT%_zaO{dO&+f|BLC6^UcCix z;O9NS-^0TXdDR6k{lxsBoBF2QJ>&3k&U|!{$Ln9XZ&{jGS?~sUPXg}%4=-#-y5J?= zI}r8JbR&0fIJ^UZHzDS=C=Yp8Ch+DDsgzHr0kgP zUcEA|zmQq4McsgNHs;URQ%e|!biqiR-hxHrf{AM;>RSAsMtU3qK73B7S8u@^_=)fT zPgo9o>}3dkSg#tXiI4e#^UaVuTr2)^;9u+Uigj_fztX%)`2#$B|9`?&qMPKeE_jKD z{e9=7DFSyzn>ajte|yYF941e<$O(aj0mLV9~f@>K-U{Exr#J^STN0 z2Pg3AEqDVz#{++*lsSo4UGUOR%nzJzrU=~Onu)r0?13Jyry{Q@&8sYU1H3uVdCHjV>DT_Fa7XC*~{ zgS0@fH&L_$WG420o)X-Sd7+;tKo*O6_4x$(n`O6S-}UPCVBEKLLcMwm-hgN9|4(>9 zi=EJ4biqq}#A?T_DPr9%bND#tK5mp(uUHosO-t9S^7lzR|0}}&{{$V+ly84t-5T%z z7hMZG>Z8`3+y95I9d}qf&n$WZ_idL@uh{>ep!>0jIP5N*58;2s8DKH-o!3m%wd1af z=b1%UATM+OUrVg;!14UV{{Mu}#g^jx>)qA?nn8Tbb6}gv6p_1!rBQ39{n|DT}oArU9d z>wD0DMQrok6lq;h*N#8XpQa!bd)(9dRwq8Qd8u9?V*op8BVzvEHH=s5tqYg@m? z4baiKM?(F^&jE@z1cq{HSck>B1gEZ@@Qzo%bAb0lX8ji9|Nl+wrv;XF8;pDLbAaM4 zVS7WlkM9Q8Ow_d#^St`Q9HO{6W1MgGrbY0_YcHF@#t^ZUP_H`qVZSM!4pHAsF}TCE z;tv7-ULLOtkyq=+d7x(SIt6&TPmsWC{2ZWoC)iORO)cDo#Z~g8(cF{*G`Pibh%$Yp}UcV08G z>~_*+UVp*-ulR_}diAD7VZGw}e-pL6B-E=;i#QIJ(R+PB;vGzY23fl&Nqo zp;6&%mSpTm> z{O|wij#F#4=McsC{@+CHdkOXG21wfdS!@&36qCE39sUu(e?I25qyl*lMZ9J{hbaC5 zcuPe$p&!N1AxgTyj`}FvmFOIYy0$eZ?yn_7ai9CXpFh5rtO1-;v*Sd(mK3ASb&>n{ zZg9;+UE4Z5?k~WH&zb!t+jEE#eE)Cad15Pp*P)sLUP~}faK0IGhifM4+SUs^UZ(>8 ztBBXk=MW`T(9yla1YYCk5XFDO&bPoB4H*upgzN`#dwN>14tk}(n?jUh!@4WkSg=@j z+xm)EuiK)We>6&FP_Ov@-^8o6e3|_+ehyKB=dr+IQcR6W)U{LA^6GVCIM`L+ObNL=&f!0uvQr0nyk3L6sS&T4&ml^V z0p3fVzy5wotM2M^+$}i|qCT1ua)yym&tY`0zP%9Ln|_qU2KGf9T=+`+x9La)^H`M13L5G6MO?@JFaqqT~_SQ6G(P_kie7*G?Pe@rwCV$w>*k-V2-`+QEr< zeGdAM$bEb_CC@pWAAl46P9*(*0CH;ruinBt7>Axo_^rhen>a%3(+Ud`E^~$*ZerCOv)&WO#lIk`69HMjxZ0p_u z-wm#rsB5SH8P_ZD!FfWxdJAs9UP}kV#sJUHuwDmC4(k>31LvD?hifM4+8Oh`{<0(P zD@gO2@f@Ob1aw?DPT)2D9HJEKd*`Dm1$U*B9o{hDUEuMGIZ|n_1YRcqN9Qm}yy}9L ze$9vI-T~ivt$u9`oF_eACnImu1YW%bcfc#o|4$k%wiG|)bv?-;K4P`=&6JWmjp5X_ zGg~}fFG1c0X--^ICo*@N(F5bTwdj)iOlIU8~SWM`}&pHdqg@=9JWfSe}Q`Oa%5mfg-g+pE_T zk+)|;y?P7opk9~3#wYsPbk(kp?d z^Qug|De?a&D#bj<`DjXMbA`j(C1q!M|0ksMUgTZk@TO?T5B$3wc>84WZ_2!M{49M1 zcGM>$HeYdg`vC7)&%ZZu-;EKTst0%v0Z->~N&ZP(VZ12)2jmv)F>C_a8nPP%bKbJ! zAZ%9;K;DLY0r?G|xtOe;{Fkq6Pai;(Q&UQxK5+gng1@Uge?LXuy^+5f76X6ZgTF^= zd1U!7*ilYRDQ$k|@Nj;9mN)M!#rnVW%?MA`1H7++cYId7^f-jj9{FTw z(}jBK+S$Wm|H?YyzE2}ORS)p~1H99-;-&jX8TO-`Plh&e%|u;0dtVQaW5~}Do~rwJ zWjWB%`FT?N(I|=fE5mx)`DDsq6W5A|_5AD`JiHp@b&Bv*J;18~p1+u;!7C0-Lm zeKKXV+2ruBo}T@whqo^BiXuE!5AbmQf0FjIB>yy$5^oqpeKKXVsX5fObLu@j?A4d0 z&&BIa0Uq}MC*2}tO~TU!AMvI`)F)F$o70_tw*YURhllaMY~9E|RS)n+0q-skPrtA3 z&SUXQfOvj}{$ExP8Ir}0ERz{C0fNiT@5wx2fjDI*l|u%`?k znM@gNo-BV;*Up{b;hllJ^ttqbq8{L3|9{dOqML{(BNXv4A8XDPdt@%kg;e_0g&-ShnbkMaMzta$18UxxVad@^OU`HI8)4tN`S zc!-r{QT%VsjQ?ef|G#C$)Aq%-iTGcJ_+P#W1o6Kd@xL7Lzx+4|;(yr#5XAp7#Q!qH z|MLIi_+N(j?>IGO^eKw}zro*yp1+9IWl{WZmExma#?Lp)5dSBeto};-mi~zN?>IGO zw5fGMUAxt-9v)+L6#rXQJ-|c!pKP<@rQ?4&`=R<|%3u@MOw_eodB5*c&R8AA|JKa- zUxxTUxtl6y%x_xfrQ?4&;=l9B&?c@GuUpD)-5C2<&R8AA|JKa-Uyk@cxqDVT4dCdH z<%s{zCqtXKR=n=O^Zp-VIbwBr6#rXQ-RH9$@qcn{R=jllFGu`$J{hsuvj+WYx`#$F1{*iBviR z`5-*Aya}=#f-$@R{ji(H4K>hFujCi;-*IZn>6459D7&3EDIU+u5&z4h`0w^{1Ah_! zCy&hTuZ)nyL;QD~8nL;L=up?rJJG{KtS*n@f2;muqyP``fAW~@cv98GTMTjWznnG~ zJG?Q#d)&iAtS*n@f9pU|5AYEGC%0zDlM#w|i2v}B$&}Nki~rEI+pOi`p`Od5_}`it z|H~2oC(q7~7sdZ_#DC|LDW}Z~M2EU|n@v1C#Om@W{D#sAiUq8{*x_&<3U4^Q`7#*G@=Iu9@D?`4$V13T)I;oeR8 zoepo8l%1dJ?d!aO_0)cmy*MtF-v*q$qtEeum$o==f4TfI*uF>Z!!z5nQ&qFG@!H)W9$X$g#+n}!9_EL}6O>o~ES{T3n zDsZlFvYw|&#&PYnq6N0Qi9X*Au9>K7w|zElufT`T3A|=`9#YXAHm(<2NxTkX4%e*} zWsr5?1LmX^t&owB^&y9-pVRf4@jRqr7<6ve z(t7*$Q9DXM52+Xr4CUBVpzbQRba=M|Z+EX=cST;O$X?uEDscX9vW_oF^_qSjQZWl~wcB~mWq}W$6Y4d~^N@;Zu;I>xC5%Jq`FREQ>YZ<<0^H$R@$voj?Y#ZD zisO(sD9vle^N@<|fcH<)P4YMWJfvbF?5K~Xg52%v@cx;y+k4MtE3g&`^UZZiZf&tTcvr;cpg%5GVpXfP4YMWJfz}Q*ij#iaCd{l!~ZScVNI{S zK9Bo$l|0z<+Uxni`6~K6V|-6P52@G&`YRykLQa6-8F0mm5ZBh!LI=H)*ZUy1ihaKG znu%q%I}GsZ^#U6iP6clf7QuYVx#?5O-+z2f{|>pIcr z8TG0M=!k>0Ik1=%^Hceox^{=(Jzif&zJLBN8acfKfI+*$`M=gev6aMYdR<$=SgpR9 z3Uc?e!^iKj?YMQ!Yxf?=dnnDTls~}3`M*{d^b^K+Jpc%QyXU};`e-V^UH7#e9==Du z<1&xeKXKplT7LXD6w@7NpK!k5LIai*-|t2ED2{s6BAcrrWS zIyl2$Io`&3LwB~PZ}C1Fg7bjgdqMELw!5y;w7?zpO1?LRD95G(b=lpW2SnNJg6);> zz%QKtbIbc=zg&FjK2dD5hR|R|NfZQ9vGv#PfhbGLPMR7e5j}6zu zyApPEeWTb{I=o#|cIO6%$8wzmS(?y(y#s-P-~T{4_E#LKXWa*jYDXU=(e9mMn>U*7 z*U2^irmo%j1l?Eo%l-Z;epfZMKQ)Tusc8I@%^?vs!<$k`K?mCC14ZHJ?9^a23 z@6IH?$eJ&F{{l?)*>oqT-%B2C*j>(y`R>88-jl#L*8i;+w}%(< z-J=M0bUw#-gKH+*u)D1C`2HUE`Tqwn-BRNPv+s8g+PK=4BY|&*M2UMx!tS$>`ykls z?fxGK+HiNBW2u3TdIg6)>VTyjn;zwIO*EF>?%KOeeZP@PO+OvapwSn59hF?)J#hZN z^%gB~QhV2hvvY{}L(-fZ)@cuEh+@O;I^U~r?7w&aEVI6QwBX*A?cuel?-7DY1;rjA zy0l?;JteMhlmpx(^{;p#9n|+mD91yt90~P3m|661GDLkeJvNtX=1|w}`d!F3>SOIP zn=-$x^_ zA%Smv|G)J`(McRX^`N2V3m)bJz+_VFJ>_rOu)EFm_@0OS$w_?23+%veod0Y6m)O!c z-DW(K=_>t2Y<51H9+*$!nu)r0xBJ`hy?Lt38l%v@`=?CRDd2mM%l{-^C-pcOx*s{* z1ip2lt@+~rrNC65O%HN0iP|uIz-gSWUMHU=Z zGyTK*yNB+d@txO-gZ20BKgIK2;Dd{V{v;(%z{mQ3N+IySark=fBB~Xc`Ahr49!`&k zAa|tJdGG$z8XvEO;D7&o{2Jsc$azwpj(MT~jM2)i;oKV6>Oa>1d(86Y-HfA$r{~dQ z`9gl7x>rIQ zc8^a|#d06wXVu%d&+U)NXL#{(E3y8cQVrbMS#jeIOjr0Fg zHWa(+cP764E`H@$DTCs(ESrlCb?si|9zNzTm3>wNe-!YyXcu38C%`JebcT<`9)bRs(+uY)oz!Uw${gaslklk^A^=aLq(ryVu(uKIRaWo394`cCev# zllz^&0Ao8i9-_V*j-8ddmZA;2_XyYivEHrx4DJ6xDP!2q_Xb|{{5q+h>k~;)l<^IF zP?d=Nl@~#7fM8x;iE*}a54GK)uk`mU$nk=rzMmz3(+9iv9$tSx2KOyU;EZB#a1?a?eEwxM;Vy3EHBC5)V2G(DdqRcgQ$=_66ks)B3+>UtlT6 zhX1puXRY)9hLqi}sZD>!+>Za>i2uK+=JVwK-V^KpDR+vEjdUEqyr%7VGf4Y;&n;kgsKaMjMml`_KHYxa_ux=2 zaIzZs8w39-v6an#>F+&fz^={%_-=Z(I{c?ncK;U7|B=Y^e;43?YIhTXulr}&@TI@^ z+zxhUIR9Ce?HoRyd+&d$hu@04k*neVJmA0M{7;Iv{ss{Gd(Q(P>bqf|?zy)s2cCcL z|Gn4WKSDcA*#GIdJMjGVc-wiro}kbI5$_1Wiu5ecNJUN_}Bi9 zef^$~$bEb_J)d*T&|Ul07u!+#EW z53C0Mzkpxo@RRzxzX8d1@B>7BH$Bm(dw%W8QJ1m{$H)D>*AB?riK|xjr#Qa%{2X`< z@^Nx}_ctJc*NgT2gWNCJxMrdayYOJIzkiMU-b?g5y#X1N;}6)-n5E@t8{gMcAbDju zu*c+lm1iZrw9U|lUHEpJe!oPYtMK_t?K{c+zE>{rH&BekcE6s+*f_hr0Hl_dNWKk-zS0;N$uK z)LHG~OTX{64eU;p`}l5f%|uu}he&}z6vmW+^sPBe-yO*w~ zX~QnM((Ctl&e8Lu%zoc%7vSmh_H1~;yuR0Af=OQ$`!N0~HteF8<9?5FfRjYO(;Lx# zzwd?p|Ec?lt>ierKJw`A=@9i%o|W}FNpz@d4;~iwcRV|l=W2ZZRyRLOe?K0$hkCee z+JpD^>iZ<*AGR8Pp9g%`XA{Sp^)=4+S_Qjq{~zzB*S!w^ zSm3|r;a`ZnlU4&C`~Oo<6I;n~cKvySWW2c&b{~T*fXssYggx0#kP_AH&{x*`3y@WU z!gtf_8Tp%Kw}))t`F}6+E?f=&pM?MCYw5G_ul*hS&nN?vmPOZ*)U}6P2h%(Hv#kkH@p`#)2!6P@J# zt|t=p2I65&3QQ)&##s;~+OUVN>-Bf6t$X>u0~F6M(|x`%!qVi@3Npbo%4@B=*g^@NOTssxxr!7aPg#eTeq=s%pXJ zjZ%iH9->2Cd#HEbALRi@iS?c6cU3v?pJ*3f_RXpW0JmE1LLb<@n zYT)Ddf2Y3KF22Oqs!6arz~Qqjx@S&Zd)QfVdq=rURgcxc$NB%M|7sV1Fvpv!^}*|h zkXP~d(U3DBmqBh--41u*!iE- z-`!7S@(%LQ^I&k$1#%8>dP5#cnI^0?n-S|9u&38}Hm-+3u>S5hC1v_xobIdNl`uWm zg#M|}t%BhBan%MXQ-2F|TOfBr7tc5vF{U?-gD&pvcNBDsAZKd%r2nBGxwqq8 z9(}Nf&xyyI>UqFO_+6^11K{shYA^A5pq|Xt8^}A>(^a~!%y(Wh(S|*IX*}Mb9H^7T zc9%Y(8}$2QVMF&LlgAtGSrH%4C!CLRR-tN{!^ipZ!@mf}8;nPCu7S_H`(m7YyD{@z zL)F=-+-YlwjpXrWs2gwaOa$0WT869TZ|d5`jb3|OhWz7K!|yAAuVZF5d>wD_Jf=$b zRrzkJRyzC~;GgK>UyVHf{{qDAJ(>4AfbZrAiSc#lJRNWFEU4-}!Q{KC(lL^{cJbF9 z{z~Lsy&C@G`Tw*kv760*iSJdf!|p#FKFjjD^S>%(k7)Jq@jRnytS_c26$mS^3#W}>b=;u&pMDa>Q55NCV*2anRz&(qt)w-2B*Fgu=P5${Kc z`Y1MWt#|`d_Q+fh?>F4{wuc7;LBIMAc*C>f$x#Fzlc}c77SW-u zJ*u;ZHwby99v%z?cul~Yl^u`MFu_CYa6Xx8+T6h5VZD3Q79QRv$gB78U?9Ll{GT>I zJDxl`pntO=>XWIaO`PjMqOLt^NsL#&1@Z=YcrXy)Z4RBCaUP=-p9k@FODN$yivD!6 z7-zh#?hC=(qY~|>vKoT9PbKgxbuJ+Hb=V92-W{Uc8phP>odk_O*rO}Fc>4_6?cQ3F zz~AlR?_Th?dscsg^?db0!K5L@Ug+@f`{qY)9>-gh19cFNdp?64;(~JQk8&(RIePJP z{~S!D1qJ$hB1CUkAJH{J)gtN{4?^${sU1 zjyKhq_f;Re8u&Q>KTUnfhA;89`X1QTbs*nO^_>p?9N=H);a`cob5;ZYHsD_(wzA<% zysds5cJGn<_-=5`L|wb2tA~$yYW0i|4J*cTotBUhECmAa2xPkF@$($b;z9 zFGAjfd=0@f>}of6Q{?~hmHuMi20k;X??1`k^uaE<*z50jhEV-@BJb&M_yjzB4<58W zwcgYF_O9P?jsW}`3%km(oMo%Q9vu>O?Xf28?>sw-b8kE!$CTLLYYcQBk^JQLHeCCA zO?SZ-J1j#@iRe(*9=mbe-cTNJ^uPDJrW^2|Z5LnqdrcECF(xDN-PH7!zo~1Fjee(q z{FFdCtp+~+|KBv7$7S6Xz1Ah=~yf1dM;Y)w7 z!CDh#VB)*MH4}C1anbL^(tpI>n%=8{KN2>+6kFQ=K9A0ux_0M((~I_J2?iAm`*h7z z(WMQ0+*2uS6$SVl`-m71B>C;UW)kpzaG!HNk${)(@Wk65qVp@o)-(IGVUPR8;qg8^ zL#SzU-Y@U~kuE65{8a9AEr#;0|2F{Zg0z$(XZnn2gxOX& ztoQUc-2(rQKskyO$NN4^P!23rG_f4#L)`g4Dbv}KMH_bMA6_|*!F~I!MmbJLIeIEg zwsOcCh_|pDh_xsSla|TFeb}(a&-2QGeVv+PR-+u3p&Wh1Zq|B{wGnS&IaWYi{FgGV z5MA1^$9vz;szLm(IeRtAf%re&5ifjX^bhYKD$DUEL^+T?SM!Q12iBn{^p5*u?Z&uo ztW5X9ey|F7LqsP_|Bnx%GXB=k&btuA*ILv;E#~>PwYa`tZFJ}>{Y6}b&rIsOn{U7e zd%_fNJa`59E0TGS4g?1M;eGJ1iP+6D9-vZ)k3Q}=ma}FxKZy=??Fn~;;{nc|%DFV0 zmod$IWr@Gv0e7^+<#?De9`GQlOTe$ql``-HDNF4-l1Cf%gde>2k9kVXNB?{OYu7|M zrYKHwKjeW_mspOTQWkz7WvVTgJle1)&WOu_@|l|C`M|)WdZ@+u|LI#PPPTIR<3VkI zDT|haWzr^28}`JzymFupYS&o}K6;}Z3)(M-KOWQ~CZjA`4wgw{HEr0FdV1w(L|*x7 zlw%0WvA0)_jPbxbsLFa74^a*b`+TkLWz&W|X|XpRV6I$quiohQgW64jr)$_O4IB2P8{+|$TN z_DIMXkbgi%K+=_?Hag^${$q~qIF_?;waOjKZci?3Gag{w!0&Jsr!mNM`IEz45LqYZoVM6cappQ3iB)!-lB|HuCck(AsId0^Egmg8c` z$#Sh_(m4=q*pqMZ%CQvpCGQ6eOl$|(|DS%b;$$mFFdp0_WubzW=~~gH4SPz7SB~?L z@Bc12Y&x=`qk~1Bi-c42iD}ZH_82c=QR^;*i#mI<+v7k=dDJ)tbmPM#a5R7 z=^bQcIj}CSRSrxo`h4w^t{k_b9B;V!z?= z?n>EHyLjWllgRhK2k7x19jFY(gI7@w{q94S_zd>x?_Uu0QO>B<{^sx>2L5hgf5h2U z`JDj%MnLmhS^DEgz>U^1iTx1=Sp@>?i^afxA7^FOf?yq5*9X@RL2k$2)7?!S`3C>% zu=WB6Ou|K7j{Hp@?5Wpy?d~_^zmeSTlK8J%2RytgwzABRd7#xLmZL_>!VjcOb-D*Z z8}_ukxEv^-sr_v=%2AGTyr($HJa`24@?hq8P`4%U{%9Z19}nv03MLg4d#=O#19;oV;{nP6 zPLlnO4!Zi|LEWrW?u@lvITGgw>&bXfhq;0CQO>Z{xpN56wWmMUW;}RD&%5zAB>MfD zJRa2T1l+C;H*q}R0ausE_vsLwzwzDFog{g*VbAE~)%$M9o4XqRAB1vLv|o;>KXP2E zI{<>c@VcuYn?Z&`UW0rb6}AK4$-`xk(*;90xk&z|5B7|mJRVNMeQnMqMEx+a9pL=m zj5;lQ@_4XbI3C<4WubzW=|)$MI+WunuN;`4)wMYX*lszlMLD!zWf>3FbN^HZc;w>& z$ZdkncV08mhCMU-y$jxVBjlphXczau#!#`9Wq#ltfTexxmji>z)S=JU=`(!VuxFkY zj|cUSA#YT|c!2YNGjuG=iWiIrZ^O=u4v*Mx%ipwN&%ECo4{(N{uFZM>i2vvSY%m_Y ziE`*#C(HZ*8@BWp`*Y4m`R$UruN?lCDSK9JI3D24tNhLhe-CBw0vQivwH@Go2HeSF zBTK#W0IW;Eug6>iWnhxB)N2-P*t53r+TT~mZ*v~7UH^YaIp(Obzg|n)N8mx&Hi_lI z90g@!lCsrntfVb_)qPzZw3b2*-Gpk z?*lmkavJ0k$j$ENj(8&v7!Sb(lX9YkqYw7%J{}L4*VMQ9K0d%BSn`s?Ac4ba$pWoU$YwZf$#s#(0yd>AL(-#EPd;i(niU{B#8QMcs2mn zOw_gKc)tfI4nR?nh&fzUf*>jDD zhd5imw~vSYluzRCGu31LKjV_@coa*1gizMsDv0`I z>S=S8!@C)He*Jxbyz_m$^+UWHfw$80PoM9OY;B!4veo^j3+HK7`$EtU8a{(yE#2@8 z&X|_qjOkOV+o7-Y_a%sOY8dnDpLPDOOxb1A^!YMgP5pNmryq&@@!HMP@biJ_bHt(0 zPn`-7=N-sPa-U*i?u|rUyX;7Z!~3v*QNPL?=RC%AHqvGscndak{SW?u|ARcwbXtO; z?e+Va*qpn@{VJcUyuxH%6EAp;J9cevD`GbDK`2T|3t$4n_(W4srfqe=1 z%p}~^yL}1h+VgtFy!OT(Hh7m5;QS1n*Q3wd@ESd$0ZwnmQMdjlCa#&NYtI|&@rw0- z{g)ZMMqBct3B2zlFX)%O@%(>A`tvrtMqAy)!I}wJ zOp3Xg{7qeZesRnz@J(-jf8Q%{QhV)<=l?Us6x(r|_9{UOpJQC;y)L8*(haf;WHw|x z#O={K6CLwL|EEBdThkkLhifL5-JXxwBvU`2OF_ zULKx54nAd}bVJI=&GYz7vSVxI4C zdIRSQkJl5Be^>^u(NbTO0{nAJQp#SGf5|ao-0S{U!ZfIV$=1SkmUsoX<~@3V<^a`k(4$M!XrKpA)A~ zA?{OO4Y|ZM6K&ax&i8m8i2Lw=4`qJj{0Z>$p|i8v6+C}jioUBwJglpo&!#uH?Bkvn zK-XUMlJXqbt$|L`c4$>_7mGIfMWEMvQXDvyhhw!fd?NmcujvNhgtzX_Wx(< zT2Ar(_Ugt9;SsUY`C|Hjt3G2KKF()fyuHUG)}?(qJ04y61H7TY^Ph+NJi0UZoG0`t zh2%iyLncGkgPaICL~uLyg?wYbADlBuTkE53pJlffUl{k7K3Er{o+Sl-PKBRKqtDy) z7y0#nA9UcJsh{+Nt<_5OQ7n|ei^%sfNvX4dO4{ao-d&vCw) zKCHX_C6Bsxd5c%C=OAyOt5;Y4z~6mF==+_0f>KKH3(jYnSin@p?J( zCPw9t$Duxl1LxA{^ESNde=ks8PZuoSsFx!r6M|7Nu&a@Km z7Kr+2`jETp9o}szd&#=G9}KTeAH>`~iy9>}z_|uEcgx3#I5N>B&b^RZ=F514s7< z5_okBM&f)TSTwGfpE#VCQufjYkJs0b|5PTg{(?8~6MFzN-JD9|R=}%U@Dd;MgFfn; za;Gtzy7tl&VqW|5-c=E=TK)hJ=l^GZBxO(V*DZKqqi<)}Q6EhoaMw4QC*XI&E`22C zweJwz_gp5geHp`buOksBYOj6k1WR}&Ca#&NYcKsi<`wwhAd}bV3=NfhKl>KI#?Sne zpJN;fc+~~3#If^W_ur5gAddh)5AXkhe51M@`bwS=s~xw7b%$#vmfc=9-K$rui~D>T z)vGRe1AnpqKU4Q(68LrtUfLf8QH~AkuCJ~IsB14f)vH&=_1_cfb%RvythJRD;Wg-& zZox>L34+BN6?1~@rreE--d`+Eq{QA=l`?HJ-onQx8Nn-9uW1>^aXc)cXoK?z;oyKIllMB9I5Y+ z1YUOpPE~fCbbrCwd|)vt=0Wl|b?rZvdc5w8eE&JWi%9;0H}LZS;A^oG`iooe(of6} zoNuNtxjWY3Hv<0)k5@cf>pLalRTsPg-qFBw!&_!MatmJKVSU|KeN^t;K0I{o<$dDz z+JJGl@B9Q_PXmsdPbJ|<+*u6WVUT7B_Qm^d2bm7R`nvDQkR!0C_k;M^F)#EJ&*tGP zllrW43YOhoKGmyNJeTO}f6vg>tH0n4c*gJl&Kjx3&Kw8bf|vM+)qUN5d|%exD$${? zz5GtEUa?o-_pqp5b-^3p-48rndt|nw=m|CPFwcR{Or|ewKIibpr0f-4JiM2Yx6Tjs0!lnDnyqSBoF=`zv&|RppHK<4&6V<-V7M|Is49v%&uzvM%D+ePk4Xh-pQ)KHQ3&CnNItKD5-_gl};Ucmp}`RUXH zyi(xplMOHKCk=hY7v5+ZU=!C&)U{VOdwBhjSK#oRdVp6C9e-W#$FX^CgM_@T4^f{? z18u4;>e?%J@bLbIyj~8^sRwx2|DScFlr@1*w~;_R%nzJTrhzs`IsdS(zVc!ZZ%gF$ zb9hcYz}p0P$7jQH12XZjci?<74YWDg;T;dW*F8Lp#|?jTcphdbV0=VWy6M$u_;q@ z6J$B$3<&lUODYy-iWh4eaQ2=@DpP}=>YhA-~Z^T>5aDD`wr-$-SvGN`tzWRepY%& z$`tF$v3(=-_k4)fsrq!jsIctzs^dI=Q5OySMgHnUB=8se|Ff>i>aUKJ#KZi=acUZ9 zQ)4)F?NtwXc$iBxoF3t+dVq)h|5>+W#nXu`@$Q7EPo{x3?{xm%0=z#xJj9=dXkU7u zst0)Z{@<*-vf}9oNj$8HoKL2KHgykxy7ubf9v)-e4UvDU9^m2of3r0H>i843A05?* z_aa1nG7Yr(qVsPR@b>fYenj3q5uU0Cc+Uav$<#VOR=f3|`+bQiqgv;Um@-OFLJ;pm zi27tWhirJ);XRqM*R1WnZ;iOpxF*`@ z=Ycag{$4lm;j_0MLSf?)XU=aMz6Ac8z(;`h`ej;6P>BC0c$N48o?QSW)kiiqj-uM)V0_A8S@H!_?*D2w=v`U*@*N1vwraKwY^5X=zu{# z8zJhOA$PcDqOQGmzQ^kv;QyHBRW@bzb{QDZ%I?X?$p zykh-_HY+K>84R3G(dQYw>c#?b5F3HTq?ps?Z|d4>pYV7cg8aq=UcHT(0DlzlyNa!( z_9_G8UyEUL6UYEa9pqrhu8^%ESEz1>zS95gAqtCLE+K+B* z5C>~nU@wfll#X6~RPMTLKe}H!)@X|bFv}4_vp}&_v)JNs+0*BW>Wv`EZpOd^|O$Od2 z1vtxqlb*jP;6&rlb%I5G#nfjI)V0^o^LV`g`KKiG7jI)Gz`q*!8%N~=emD-L<8}hT?zH-ZOjBbe*phyYUvaDOL{)kh*;gI+?qz#-H#4`Ch$*+>$M4U z_{N*l^{V`R;_>|*@V4>r!g|${2=KS5Gwi63rV(}5q%nlL_6G0&I5uI9k3J*muXkgd zCXSH{^z-O7VcgRv_{78B2QZlg8`n&>` zd*c~#ziFBeyx$^w9>2}NSsZn^LS1`v^n1IA-%TqZ z^CNp6uh{>e?XRob;zYb+UmaLXis_y+K-bu0nkr4Qa^Z&E&iOQ7` zzlTc>{k#>TzL_R+cdO)3*WSD`=C%2AgYs*-ay<( zA?mAg_@KkZ_tb!egrwOQ8EL(dx7^WiF~^g40;3c zYk{vm3#ZL`hMP9*ttWeYx8lBp|GUzR^MA8dKMP*ScQf{TfypG;xMrdad+R+h-zW#T zNNV5l!rAA$xha)9r;FIqIM}9rbKxv;@H+VME94W%8^FNxisn*?&au=$N4=8o@et+M zG>?>PqOt7uwyLnc*&ddhgZj=zePdrUvAz-i=XBEoC$)EXvO#Yk{x%Th+%%(3o99Rt zZP?r9c=f#)dBvIit9b_SD%!(qQ{UK^049@S>tIJ4_BQW(lqd(dNviL7K^@fhPAEs6 z*iEc&Sy0no^b_Z!{Pq{FnW$@T`=SlsBlUN}Y7j#PT#|)ve8*x=KZlzzp1BhbdIRxK zhN#b`nVc?_EZVTQH+X#CfV|cOzVZFPIpR$6_!%Ab7pug>d;pkCimfr5Htg-wz5a!D zWAnjDe8&szfbX+W4sADye9J>YJpeLseL|9b$@ zylh~+01tS02|Ucu@+QSES%4EC^B%{s{B{qnnW$^;aKCRJ%@^=nTk<fbUF(b3R-%QP_e|INh%Z80wp8hD}^EQPj7zm425jwTmCQqrr$NdP;L!!tBTKfv1(c&BE?OYh(Gn*}>A-uI);Sq|@1;EnX~wnpB_ zG@j@Oc+-J*ZdSaZlEeC208yVzKibs2F6!D9hk1CrA#YL|PxJ%4?SZ#EE8eg)-u|$o zKAC>BxxeI4*RHtB!&`*BtBq|D3C`;tfyZVVrk9nSQi+hQqrGct3e~=OS;n zG@j@Oc#DB|lZWTcS2^x*pkjRKHy^Sm&ey#Tc>;1B&H!Lu*ym2w?a)`&C+0zpQ`3(= zT_T7qyIna*<2nDIOTQ~1i_-pT`ThQX5&T`DrEMEe=x?+h>USgTD5q-kMu)coczb$y zx8c5XV?62y{9XsV2eRYI07d`qg{V)aA8p?2@E!o(bspX-|K34 zytk3JD#oLJfcFaUUdxUr0~GN-hNw@bA8mf@@LmJnb}?SdI>>u2#-o0KhyDLK@1{EM zfq~viJ5#S-C>LYhes|+wtPc>+{%>2b^D0YxW-H{QD-t znL2ZH#3b=*A?lNG)zZ`9{Q|sm-1m*h<0RmHA$b9hE!|VOb5p>Xnuwz%BM#y%u$UB6 zV-t1ly{jA!@9POE(Dg~%66>s;IPv_V1?&I07WjA$E$!t8U(1zuaVph{z4TkMUTf=(Y3U-uZsk@e$4iD@7 z`!4b773*a55lI0Ke*brF1#reC;>7j36ZE$db-tUHog5C<`S(5T)$2^;jScHHDsf`H z?g0Ec;BV2kUa6(!mHvYB0nRrg-03rX>e~C)^>{@LYZ*yi1vQh`eSz1UTC?sThxb*~ zjz(;{X{+lotjFUZ>Z55PcSkvYn}K(2{5+!taS?q+Qot+X|J*^qIVB4YOGX^bH-N>Y zm>L_YYwv$0-ggJSX*nR|H7;@HI=AIi;Qt-?=nvues#=0be8hj}n`t3;F8)K;KH!~i zYk41eyOURkit-2kBL2_aG__{!32ptIFk;kLkJpD_M}0KH-F;FL>e>fx_jvsl_vv0v zI1XG3oUy>cT2uT=*Pp{-xfWv#dk=eRQz4@u>%-Qz5bTGwL~Tl7JLrYHA~v=>B=-5v zYbKW6KJczrulFJElCWN5#uDoFDcG0>|ChC`SJfg2{a@?5)LM&=NUgQcfK;cyMy1wT zwq|OrgU(H@b>IuBwHB_0zqd zTIXR5J!=H?YN5YRYOO_gK!1PaEr7m`ago04d$%A~w`koOX*(KISa$p1sCXXTpE2iL zwkxmxKJmu=PvP%Y@OM_*`kpd%;-t7;;ZbYEv1wu3`BjQTUHjnuUc34ec~@vrgZBFq zaJC1|9$9c)f9;=x|JkeRd^fmeqON`LvlyrU7Qp#dZTJ<%>%mG;tqJ=jtj_-=5`L|wb;hd90f z4?c!GMkQ2r;>7Kz|3KI{7WmB$Kb|+hFTqfJ%(I*?hFtZ>Ua{aGo3amKPh74rAM3w8 zq<}mMs+2##!|(siJq37Z`!YU#9mSW;TBGp7_Rt?=lk?HAt@NMh@J<2Vi}Clm`tO5! z`&05lzs3RQY~ZX+#*u;%2hZ(*#iW??G0$M+JHK1SsfdJBbf4|T3oS8Xu@2u}1uQ{L3 zbMKvd<~hIf{GQX#nR_kY8N74ByA8bM4ln6P8@gM2T9s1iM|R%>X-DeVGZ{!<`abds zW%8alQ)}>D?EMpB+?vmR@9bs%{-4EDVBQthhhn;t0=L!ATDbxtgor)#; zhIyyMxjQJ_wQ<^C@BVw@-T(Z>9!eR@!M`2+N5N-|S2PY&o)ty#A4AMG^W9?(pY!o| z9g_B!Ls=Wz{S5J|LnZ$idmjex8Pzqsr2XleGNEsx)fB<|7h*Psy9;;JV}j@w?s_k6 ze}-;M+%-9N@%w*!tx}y_94&Ez!~Q#15)AWe{VckLySMS$ANCA(e=OVnBsn(tY<>AR z_^)ePhM%-Qs-+QHejgy+-H~k&Y#GX$^HA0bhOT3}YxEWShq6B4xDCa3TuYF=7w$eb zZU2Uz!hQFOU(IUa&-d%l0y^&n1FGgwj&xr#E`1ZHHg`3!#1=1_khCGWJ4Rc@99$i4(0s+UY~+@K!14ZVNF!=c2!KdR_vj>I=oMV!aX~u`&8ru z4zhmsEYOT(?A|#TJbeK9IMLOgq}_K~0wea)J~)7cyfr$aj&KEH2w?;wxwWyEcq!*?rq z8-qu?n)PptSH$<8q+??Sc@Kx~>F_oNufpTIgSfgZ-*JkRm{PtO>rCI8e5@?y+i3}m z@VyW*8})1u*AhgxaPN<^e9N=2oFkI+MiRnjeqH*1xI;PrH+=_jBCQfLX*whxYYPgImoQ>}@SEkV*K+~1M@KK;;3h&wl1elr%3m5kk-|C?_0 z!u*@`e~Fgadpqfxje7QG=n17 z>Wy1xvHS7F)=;^8$l*>63J>h;^}EbrhhC7wGxPuHGr_qnA4fSBoaYrw^Q)N8JDi!| zOiKIRp$~E2?OA@492&&j-1wCsDedrM7Qz6gcOvMn`EbPEsuHJ!JXF@_(i^M6HEdwibDnEy{_tx$sU zoXiLMx*FRY(_()OVm61uWm$!)h;HE__y5G1beaE8KTGe)PnVp?IBn>D$XwE+Un$!I z=|n~&+aNLqW$v-t`v`N7-Cwix{%fydS2I$hDVmMV`dRW`cxZ7t{>NT8&eoTdq0(|y z)`0y#v79Qe@5Sw~X=#k$Pe6>zP<+L;1ko)#^iVqfFFS}hU4L+>!r$t2+)~zq&ZVkb z%6GHp$9beyLrcI}JI)BEIIt|f?W z;o(C(Ug<;2CY12%a-4&|gfwivWOn+zqNON;e+*)_h05JA4xithd-xfT*XOveUHj9n zMnNs+mFNGb)3!^ZttgNCE!HyJNEEr}BR zUm<3ro~`6sg6I|=`B%|+iL(u3|3!aFogdMi-=CIUg|3Yk&A&;1+S`&e{DS*u#B2?f zOUCPp`&3YPbXMA*mc7A!$LH{T131sAPA-nJEI2C_OKvnw#>WKFEj)T!+Mkx)Nc^v| z{3bazcyPS>`Zv;eRns#3q(4~t!ef6)``PjxxbL?bm&JJpoR7dcH5bP!4>;xYEnrDdOs*w}ZsD=l z(sk!D`kt~^THQaNTN|F{xwKrBlg148%Xhob;k*9ZbQDAPX?EKj-xlyG8%6E5ogTVVo+V7N)2k(s>UUva!18^9N`{R@ZM{*`O zj2+z1ei-IxhqFOYcw$i6?|_fZetk_+il@h!a#hare>2!G-+jEpcl}PRr6_{W_{G_# z+;J^IbPG=`PWzp5=CI{k2(OMO@}J?A^Zzrp3kDpvmBVxG;4s;Tjh|)`ycvku7z%gg zdpNx9!23LH2g{EpZigIRCxf#SIGiO=UW;(l;ex~X3@izTxzOS46cnD^F>MFIhl4Dy zNsbLZ%PaH$8SIxI22YCb+CgWhf~a2)BVDsCRPGLQ`0STId5YH#JU#?Jl-U2$jS09d2z5-UUVQZ$OM=eRhCr38Gtg>gw!x zf@eAO|DHL29*#IFe>_osJ-QQVj~P>B%Xi^2Z#`G;rp7^@u*c{Dy2jN^)%Q*>cVL|BU(I zf8g+wdZbzkqWrERU9&ALm%6gb;m-&E9=L>ST5YX>F|~Yg_Tp&{(RUF;%>^}^>uI#0*5h(`Y(%Pm4|XOEI|J~Od6si- zJ0e>I1D|l&`>($V-@7FohvK_oJ1L6fz3|MTo?pk2rzs+}o+ z)ruvF8)mh`IUSr!Q@?@_w^_f&jOF=t*a+}{4E~>s{VH0Dq3zMI*2FgTG1n4AxA5%R z={RZF0_^-!{GaAOMm)j2ju3onCD3 zgqF^p2Af$3-tmap7%F$iI6U^x|L&bX8%Dc3Y+MenM}l)JIM?)p6Z1-61eOHD{F%eK z6`U75UXLMu|7>|pbDV>JD){$;e{(UfrX?uSE)1*ZZ1Mo!r43}RT~7Te$NqBKpnUX9M9!GP^ZD?4s# zm^87cr8}N7O5$R7xzy7x?0Pd;>$sX=;3K1hflr;q`vyTca&3h9&d4QlcS#7#;j8>4 z^v^&dbSBYuat`jP+mS}}s*oFlux?t3u6-ePKZ2OALoGx1Yn0ef_{S6JIC0oJ+;>Qh zfA7ZLmDqbmfA&fNb3yR_u9)(LVgFs@B#pvzK{`$wc0cid&XzNe!P5G>l6<^KJ{VhR z{dMa;jHiuvff4*S5VKLA`QuuG=oX%H&jWnz&du`-s6HRa`T1}JKW1Fj{AZsB?Nznn4O z!&U|QoC4>M!b;9OWhd4j$IHRY51)QFS_{SRr_xp*hp>R2Td&5Py z@Xz^aKR=wcYy6;tPak_iE{>5bI3pBG^bOO_riyOipJ%51Jos?ocSwGo zOZ_~Y-~XMt8Tia&v^?whE!MI8D!zj$du7Q8vg6iwBz=jdliqp<2MhbQ+*RGD z&zbThcB3Ha((gMP^*_J4mLR%?RqniJT#k9hM*kn2-`5T=U`|XqCiNm*`u~~L;BMw{ zb-WYjHr@9aemuBlt8r<4l;{>-*gG9p4Zn{2+H-iO|DQPq9Lh*KuJUk%WwDR`A1n#- zF4q!7xA4N*Y5zZ*{(rdF|9dIru0IW@|DV|oeucx=aaF1%Akq&GKN+EqA5I@Xd@p1i zG78yN?pVV?>}RbS+a!ciSGblSc`v;1q1XREL|ko}|Kfd@;q?DA$5U^|IeX*sG>pm= z|JaG({RJ_OL-pOC9Nze#@ZwEg`}7?5(bh@Gl-oamGZh@xmej9VoV0zqSFuFhFz=O* zs#|#RWv_ku6YE{A;>9XC%CQguLSEyD7ik?OuHR ziUFiSA1EQyerT?{d%7C>#wot^Z)S5SzO0D*+Y`Y5muo*53yipm`yMK@FsZY|-ii&u zJI&!qKlHlmhm0lA%Hm$$+Ks=G=1&p!m`2c!RM2Kr?24?9EJiqYR>9hK#RZn;fAv*( zuSSgPP|8xpa77Rs3NJ4XXx$0)gB4S;n*pwb48KFM_Z;_qfA+>jP4JqKYQ5jEoAk4! zQF!@$hbQ;3Z&9&*PB}{$+&P<%dh+p8mk;^fiMT)Vcvn9&uXZ--S;PuA&qufL@~7tK zq#xYJ&MnG$x=QxdpV`l?gRV~NSq1z5Ga2JZ(0X0!@3_^pa=thCX0viyF=wP@0WMEmLO>qUip>B_iWu33vv!RFb`%Fi1=A!<=AY3WW zuddbn(+uv>;NGTb^v8Gl6HQ`2=lh(^VTEw|BZtp<_E*pI_-33#8P|}(lm6e*Y<1fbSrf0q_pOL=99H~ZuLVi+UReFzB7ajJPTVW_#^)~t;SVO^?-MC8 z#s0n--DfSc{nW4YC!z%ZF~m3zE5xS{s;;C_Sp7@S->lPAoMZ!o4A1w1_rm{y=lh$! z8B7U=ZEd8aQCR(y=Woh$#jXAL+xh zYc)lDd^3d#E6nDwLO8WPT+%4K7MFMWj}b$N zyVIq++G{^Q2G4Z*$Mg6eLEmiCHpAvxf}~M+?G2A_8AH6;58v)5ntZ-Tu>L=5V4T0) z{$qsjJz}fG#&Cq#wUyzcTX?;@h;RIH;*s$EMGzi`&3WZ}#OC0x?{M?m^Y~wzwLKrP zJD6s(ayr6_u%uCV{mHa^kC;I|<8>B~?-8v3&)W3=!1MWLZVaXbc@Ial>t{)$K=HKk zf$*|3;_U+@BQ)s=+;1jl_^u=$Zf?|1|4}LJ*@#UL`mhnR5SbglgZvY5ZK397O}&U+ z?5jJD_3RYa5+v`1H|A#jO?l9BR`OeSRpa{c_at;}&!)ff9{+o^`FjcY#(5|{9kGwY zXaE0=*FArqO56~Q%Z!Ug%mr_#`#!&X#s4a8c!!dXt=GzXIO0%;$2!5kH}(9z4{>|+ zQ@`AAIcNOM{{O6+IDfhIt4iw^eYCSt_m)ST0+pW<~29sj21Ge=ynX&e4k ze7@e{_kr*I9#|FY#T8Lpi!J{de_jjTG}X0otm|zP+q>Gk$4;2p*VNhREgXwIe?!bx ztIbI-+u4$62*TXe6u-JPTz9)2M2|>_x1Sxiu;mryk{r-|Fg)K zgmgXCv$M^ccw=v+)Q$J`c6pa;36e(P?F&7=-{QVi`FyJh#e9EG8rB9_xi03r4HU2| z$CGZn-@Tmv;djUt!NA8KMVMpPF)poRY+iSX=4;Kq2p>bpk8!Sh0bENETMBP~S>*pG zZQnqC+o+0hd)_#q^4sXzxZ3=o^UTB_%?-^hX^j*7^27(>2z*?*tHb|MPg(Y5Cy}kbLpQ?`ae(m32@;eZO2M;oSny4){u{jH7#$Rlhu;) zUCEk=vni}>&}&f=-NL(Jwx3`xX6?;)3cm5>SwUFMSq=CdR6Nh9WG!#j)ebl5CllPJ z&SHLNf@wBu*{gKV1CmDJ-NVv;x$*~;gPimHm7M>Z_1pgg&*ys)c5K@s2kkdK>OK9YGxR!jM2Ug>PqwUEjqR7Z3R@2ykBcZ02)$b7zr zy1BAC*r0^(L%{v3XTLtb7UT9#Xz5FyLe%!Ok~K1Cb10lvS|2KD6y7^JeO``pCHR9z zgpeuU{Qm!}`~EXtOt+3ZpTTeUA*?HpV0=+oiLgdkN&mjagOu;95L?fZce$1zHWc2w zI(=Rb9>U5aO6ym`U{QNoc{yo3VHRlrrRPpFyc^%F9XO7|%3t&OMu-1IPJRm4SId+I{A~lm`tNygR`Am-}Aob3b_MbHQ7Qn2llO{dz6Rl1AZ!0S>Q> z_PHhqqtE<(&|Dj|0A}*T`v0uAz5K-GJ!`++Ao*F1n9X4&YYbdVkTeP(>}~!}_{Tph zZh`-Q!9U}tT>km}zgeGH^65H?m-pt*bca;%nLopc1mpN4{VZt|KKMu4zE$l){GW5` z8~^_^>uc4?_9wBuf)`gf@T%5UOv3}4YYCD@;ln{*`^Nfz;Ts>F$v%G`-&GrdyOG1qEq|1I zH~oP8w7*Gdo7JM`YQHUAjWwpKIK}1*iiWJg|xm^O@pU5OZ{C{ z#=Wj>)bdqQ-^|{)zE!n?v4di0o#NW?IIsWFdR~272;Tj<{_aW`wCrTso2o|g^F2+| z%3n!+Q*FCJ?4O+2taEp+EkEBQKl^3t8|6di`SL7PZ9ny`Y6AGXdH5xKNC9k2+Pf;& z;~WQ}aLl#g?*{%W9{;Bjw@VKHv%oW-nZ5nsCH%AY>TC?F;JE4#hgT64KHezhzk&Kz zRr8s+2|36e(Pzn5aS@M5{}PRRY{}p@f*SBdPRRz#dx4t7E?mHLp)&bHMJF#Hr4DY`nAA5NDcr(Xti#EGi z6Lz-h+_UQUE+2c4k0Wf~H*WV>W6^o4oF%LKSwFn<`#-bUS10rdJ+Yz(bIKAEBGC%*cIoLq2gzuM-ob`Yzp8ub{5S%~d;dnehg1*_LbE_)14uEdq zQ}_GFiGAdG^4YXEwCSVP>Bm0i|FaJOm%dT$)8CbF_W8U%53bo1%34a*^Ul5lz0^YH*GPXH_naWla1gee*l2F7I+JL39hB9qe%AzBiEP({|g>v1_ig_@9u* zshkTZG38ayW5imDp>|fUt7*#@p>W5w1ko*g#u-Yz+Jf&#a^I7&zKt||d#gGBH~XAm zK*dGH_D-1E9T!yWsNRZn%tqy|dNYT|e)Z?Q9ov8#Gxa4rPrnp~WO*Xl~e zk^~f!YYC!T`25I}SMaep%WItDJYK86OB$Df&m1qyt7s{Pog$lp5d2re z+I!7FK7V5Ot+7|(c_L!ms_(d#AbBr*{=DZ``mO3f{Hj(fe;L2>{QvB0f&nf6Easc% z(%eI4GTy2Pf`L!Mc@^zg<#mj+o}eDGHZbb@!P=}2taHs~!8%u67OZpiZDeA6u+|O_ zYkuS<9Kjp__Y4|vCG8-4UR9f+k8b73!CGf6NAFGaYtX$iSm&3Q1;Mwk4A$Do%~3QJ zv3GC8d>mF&cB*G699P5><*~CxGmaCYt+;YYK|Li{p17z5iEmxvt`IUaPnz_2OEvy#b84sdc_<}i! z-YNC<7syEQYnuOzUylOsZ^3}_(;c49TjhRv?!)~eq2S3HkJ%Vj3wNg}g6I~$+$(*a zteUkzc-N4@`5`zDfD^Y1ML0^V;9P{9rRs*s{RGi1e7Pcho(z0!&hnb%*b$q-=lTEH zPl5j{XQw_-me{Ev$}8){&NkzYzDx0W4*$#7gZ1=EczpmlB+=J~FoSm`c+bn)^XHipWbtr?4M;j1|wug`Md35uRAugw2vzl>c2^KlYh??(R?)tC3M+Rk2x zZsDubJzm*|ss3e_*CfYzyxs{u&%u{(Qp~GrS%$^0^wrg7n{mh5EJ1V&U%lh;`XTrI zLU=V)$$y5|$I$sW7|_NXN9%{~$H@H?(}gX;V~^O`7*-2+FFL%BgTmJf+__Eq?HXyH zf1`0(oPP#`*%lelHarK%S^?`f>8r6#g06v9TOTgEg|E*soUh$;1FS*Ida16fjvArk zph2RTvF|N#*9EtM?~~u#H~X}FvgYh;39E&xuOtQ4DSXYd{(43EtQkt&1CAG$-wY1x z|8q73hqWW+F&$4fx#nE$tBFX*jZ1_pt_^QP##+nL@np>??t50_GWOK4|38QG>TPf5 z;kb;!NzL~YTXb!cYs1+LoC^#m=8?7Lb-&RBkId~y(GKt&{04HfZ(j}j|8uql_jQMx zjwhSqW>osC>W7(YejCBgnlI^dSevZ68M#*R*X)bfU7c{MKI2+~-G!eG z6ne7`fjoa0X)RqqR2h+Mmz3?>ymC__2Iv@c8|oIW|5t|LJ)UxnF)i$66q17iy^&wR4fl z$WM_okYi~p&PQx*N;9xVUc}zl5#u(j5ueds5+v`@S}W4?D7DOoYc9?4=ZoBXnB`8( zX|bI`jo{EXgC)T*Kh)2n8?E)b^gIgq_#j(PQpR%d-vj?RP0M&r#y_T|G2qv(MY?8N zScC7lmLR$j|A}BTAL>bMANSqr`HB4deytUqQ&iX1-*nwe?sqF@t_jjR1b1`NGh0L9 zuy!Mjku;)#-v9L0GDoa=uGGHT^})08e?NGx&PcL?_Z`KQE5+tof}{}*yeWOYf_%V1 zmS@ib%}B=XZAs%NnwIgLv=2^8q6EJjF&o3$9rapbL^oP{>+HBi>h+2t)Z0&}xAZ%C z^|p3*beY>q(DIeclk|7Wl6CD`#y`&1P`Ioettz4$t$kiPZ>VMdS-Wly&m+OHdY_A< zEQ@`z7T=_4%e!1l5Z!3)+tYai_;8WsH_5TVgOm1awc|+R22IQGllhoxS%l#4g_vzx zR=JiSy3sn{OXm%>$55U=lX7XOlK%|e9_TQyJ{*1JHR<0PC-v=-_M^4S5*tJ1ZlS~b zGk6!J{b()Y&f3ZxUiSv)PH>jx;#lDoyADUVham5AEkSgnb?!;~(b|Q??Um&<&atC4 zYbX2va~=Ypd}sSn(NYX6w<}23Yzu|E+7%A}p&%NxOWKdt-bh@Z@T#bq{|v9}|IcAw zJ@y|CFR3TZ?S4O6doJmijiGXPuETo@yi3!5w3c~l?d%+0&jRN;aN_ZN2FGaC`pEet zXG>Un0iS>8aGnF_;cR`B`nsZ=`uIf<9zDFD`gk$8uLJ{R%R~80`cdrDr1_qHt>*X0 z<;edaZzKOi?x0T_;%-`#Z&IGXf@2Ax`s@zRv zzLjLf&Q-{hiXrcEEkV+V)_uxr?;j!V4(~jiHVvr>l9P zwuZ{(7lw;&6b($rEhD$(K3m(#+V?3qI!o>cM`#wD!HOk`D<;7mqDont*41!Wxdez>prAo9INj}vLHtg-Dtgaz52o&7QbuA;PCwaT-M+u zKTr}|lRqxCC2UQZ`(d6w5S$2q)S2>!e{Uw(Zt zEsYUgnfE)}!jZzAoA;v|t$%^XD|5(^hYGI_wU}4t|8tjkc!|BTF5&U|AnBNm;Yi`` z9%t{8AlhI(kJmSdv-KCsh1U+<0FJFO6_r*0KolF4qzy@6iU;o?q`F&inmgZRr!na{T%vX&kL-71bBBUtE*SbN(UE-k@`}HO85cX%fT(Kk0p z=V^7D5%=31yWRokG|#Rg9H}mXQ#SzpPxL-{mum^48+~(RI!^;1o3r&L$+5v_%2l1D zalWQyyxKf1w$ma6U;1jZEfns!mLR&(H-DDS)9M&!k9&ZnWVqJYMf3ZjkV5s3p8| z{(r9RzuCB6pDU94S zMN{h!Pbp6D7AvM)8aBn6AZbJ!HKfnEkPkS>^6Xn6Imwi#sia}`-TZ9xe$Q?jAB|+4 zVPp?!Gft^%Mr2LpS>#^iX3fi*dl9~mM2urSd&ji|$$PZXWwsvhwcAJJY^459tUQ}H zdTjo@qV7<1nafD<=5g4q>mwO=Yx{8q_{MptKK-GpN*d9|Tcq>2x?gi&V~)R11aGD4 z^n;hWTk)8i*PWsF%X?VIT!|oQL>o7!^SHVn5_e?Q-<}1Uk&M63Cyf_1E%Udn6Qp)a zl<<8OVm9iTJFX>&ZnW{0*?AmiA@zKoJVQ2m|9<%9{QulHG!3tuQ5UsBrt3>}Hzl@) z%B8J=iEgyXe(CyB-80;`JWem|=j*Nq=e_uQ`W-FL367C0_WcdHN$-<)xt1Wh(I!7h z*O%&UAnqz}o}46={A^RUKHU)vcEcyLQ_qvdN{V6pK0&%>TUaM;(-Ve|ZnVi)>H5+r z)+g(R$NIJ)k@4pv;0?5N({jvzc*#Mf=7x#x$p*VY?0yw7TSMj0%7Ua3ZF*x`jz_Uh z4gVT4c$|rvXY)a?9Q%0Lay%+jOi4$vxt1VlM4P_kmE#wQf5PM0PtsAH$;aEIv6-gj zm19qdC>hUHosRqf0l$*9iOLs{M-kRj)_8#LQ5#{Gaja)Mxt1V#k2Y&9sz>zeat>6U z#j78bUynx7|Idr(W6Amx|B)vLU32_BYJ2ivoQLAmQ9}e?(}*@-+w-@y>Cb3fraX`0 z`M-HPxbJiEiu_#$#`b!@yoaO8^s}T9ZC;-Gn|#2H=kFpDq~Y@YJ!&`dVQG2(_LKxh z_#T4{kqh2O=(T(n-DvZ3vwU;bR?nNrvw8L9%J(3-IfGk=ZjF2^-_xGF+didv?96c! zW{zu#m&Fx#JXn^$a1>mQ>QoicjkbKtaAloj)V|2(8kfas2d6&%z8J@GEcVe4j~cJ{ z$-7)j5Z&lo8#)}hkM*BXV_K5~^w~_8_D`c&|DV^PX_=iLdUo2^#_u9cTfPaUZ5p*m zBSkm*)Zl7TPxr+zm^Fw92dZiT~}5JX$W z|1U1QK8ZBP>81U_sDr@SBmN#tHYry>7B?nM3=gr8G~KObUg ztdUpo*LjF>sb_Y$mLPeLw%Xg~UGeyaa;@ikWS_f!Ps;6JSFTrkcAtap98DuWCnZHd z`Bh#o1<$w)#aE*))q6!J+Unl)oYbiIh?{MCZaF+#ZZ8JM@@?hj1J94HzAE1Jq+>RP zqpsrf^$u@Q5PiGZ`n$wF_&@0ievfGozhlDl84tfr3WQAg`3<=KeBQ^6*XM-S+Yz%Z z9EC5rmLR&(w>g6-7YQ!;I_dY|4hEO?_*`7p|K}YgTCP3tafjLWYVRY7jo~QT^HGmz zoajbd^B=FO@5ZZ=uao`;F8(~}l74VG|3B|UOW$jUCUnxzCl6qYz4W8bMynIgIb7z` zTi>3xL!+h6>>H=&l^cHlXWnV?_eneCaJ+Vi^%1Zn80MS$S#+bV-Ty!-53C`KdL+{f zrFphyDC<|A|DWg2r>z|_9fjaU?ED-t+d?g)pF4c!)7x;?Mz2`68NDm_T?j|YQ%*a? z`Tu$JyAnKJ+5hRCJSpD02X8cKjWQcU;f`wwq8n|yxvPK6x#t?>W@LY49zx$T>S^RY zy?@QVNWN;pdeUJ0`Z9V`@_Kpved1SVXX@9{JECt~>YfbO5=1xJw$|Ahm)pB+|3;og zYgn0IZb!5JKkr%(*ZgU?_O<$RG<~(>RDH&^1ksJQ{i)~A$>i_7nVEcN>>P#;XO<*n z{W&4)&qnafHsx$|qpFB*G-Ok+p5R0Lts#Rm2An^~-}`(Dj>ji`w6jI$qNAIMioC&Vk6pn_o(K9ttbfY1hz0fPE zA7>)F3ZH4dGj{F;-b0pfmd`0!K9`V=8<&h0&Xzbl_RF{1!sGL2#MQ>>rR~n>h2SLR z*5^}jJU&lF-)zyj=IB!$&XeGbEaG#l%}eE(vBvg(_&f~U=i~hNe1dCV>pWsKV}MZ~ zg3bEM=sIL5axk*DyJ=0nN&CaN#BpjqbL#=*J=%^oNa4kwv^}FIi$7D|GX7-#KkpUG ztork9?XRb_ccann{#{(~euWsf;b`&M6{;h;(RcPu*AGYEOI)&F;Q8}XaIC$wdRT;` z9u=HFAivVI4b$qb=tkc;J6%5n9}Y78h@WTeNiuf+4*ZWjJKxXPX%T|Y7|+>e+}-Ky z{22TX)AhsAuW;X)LXq(#`Oo0p4&K)u-n*?+W;XTpHOT&}-;X>+I%Z?2+&${>*dO11 znpaO4f55wj49-Kr;Q4FE-%CC5alCrMJa_a{dY`<9qhHX^q8n|0jKdN8A4Tp=<_Ugc z$pS|PpZWj%q&<}S;;C4+to>oGP1+JdJSh+#(aZx%*JrEaQB77+aic|n3(c9hCOU}*O0+s|9^fwuhw~< zkCXB`hOr@75)_kb38EYAaHz*C`~Rcg&hnaOx^(_EhW-Ef$#^K?)l?LM7qRnOiEW{9 z$F&5}jdpm}*#DnjuDY&%VsH24=GYU;tl-hsIU7UaZVU@4idP;) zJ9ee*z!>I*@UFqQ0Iqqpnvdx)U`;lA6)0#a13RK zYYCF~XvfFXc5n>y@i7~wcxua;G7~>%QRFcq3bW{Sq&B9fusM>hdnv5=1xJ>0r;V2M{;E*sp1(OZ@r+ z(wL@cW&LU@79seIubge6a(AXiiEgyhN{?6O$7A+_S1(>A}Bb5LWL zr;b^XG;5mw46iqW=g;Szy{YG^&(zN`4aj!LCJ1xvF^?fPAXg$kMotOVS^B47t>s%I z8w3N7{XAG_tFu|p{kzNa|L0A3WF8IY5<>OeO8qQ(kG|jM`IUJwe%Fw(ll}ks$H(8N ze)Wo*)yvh2B{v%8YSj_l==+DH`yyjj5`TZzuPJ9aetjAI(>;9WSJScY)vxpeq%FaG z_mO@U-RS$zq<*d6jQHy_)rIonm1BPYe}2LP_DZ|UW>aggw<7|t^_&YBV>X6k;Ernv zq8sgUiL0OAC{$@B|yLmNx zXu1y|zXj1qyPUTURlfnc@qAvMgZwzL&+zE0oh_koRc~#m=tR5j6s#-YQa|d)kgqq5 zmpH#ZkM*qo&$n`ywsY`E(-V)r43BjdXOnVOzpDVKZnW!}9*}mtg zY*DW2+cb}&6YaK{$Kzq#x0&%0=QqP+3pjsM-69_2AAKNB%E=_eYzph)ifaj?8|`+y z$Ky%FeNW@EJaYbT{sZy%K9A|oUMbFj=$kFNhFouJsiGV0c1017<+k1|&yqGr@OYJt zb2IkM2KPyao8hs=+RrcX`#WIHKzb0?U+VEo{SL^M!I}-i>#>M&8PbF}-q zo*(H;>c@y5Q@%2G9)q3F1%oETv8{*nPMJW%Qa-aY-MA1u_Us*}VZHdu_VPtHDqHO4 z3DU0IhIEy-m-YPq|NMV}Lz`2I<4Ty|&<{IX!uoUcIv|K{RQ6-%C)cj9S1|C{lUQe_ z-k(96aQD}NGM}+e`u{h>h{5x%zU?pACb!?<9>Qy|h27|64G4Z+^RDUT+?b=g+6n zH(T_-DC(a!9CRc8CpoiTDE{VuEA;;@&iF0G@*xMj=-E0h{jBqVM zbR+&BP5p}Z!Ukyg!%53e1M8B`rm$gCJ`dHTL^m3KbW!<%%MPW~3hoyUH)#*BPm|{R<-x#D?heBGN0EObZy|ReH!yxV7datVvqAVB zg&3!ylu@oFNZzC2tGx0%GoXA+`4#_^mfwb2bgF_u6XW*%ow)pV_IAY$g5c4IId0Ww z4L0W$-H88AvYd!NS;N5J8ZzaE^M8Af2ImpSYZk{cCOCT{J*sY)d+KM=jVexbIC39z z{RVgLuQzYY8+9R3HsmgQH=?E+0(z6cxOu3>@0Zv%gIIv#IWN?e7t zv+$((&*04mua|yhmcx6?$J0aiWr}ww>6ne7rfG9`(TzsTbmyPxzZwsc{Ph2SSPch) zH#HbEN$itzE3cQ}CI5$|xThqxna@sic1{KNukLq1#h45Zc=Y`s;={nwK^ABD~&%80Y5Gzbc&A5LMpb`Fl0@CF=uT{kau;569ll|6s50 z@5dEWKn(kFhj%!5t2}@ImG~R_@wYNqerj#ode!s{}C@~HyhU?9kVf%-xB3of}{~uJ?8Mr_Toeh6dAhFcK!HtQKf*PpDntl1agqYp98bx)dW z31UN3vvctl?dq*&6F8TMzpTlNO>YE%lxPm(iG48`ge9N`r z-U05bHZD}ZA4lAlMs$Yf>EPT8&S`l#uAvj0eG#)s*RHrWoO^?)cH`{$v$5UQx#X;C z3uDJz`<8(F7`SITTsQty`!s1@1ovoUmVTjQ1Fj{AZd7|nI{s_?IX+)1|3feQSiUoM z9)ZrY;K7yh>BeQlX14bvgbLn|5VI|86wa(K7u~4#B{wdU_UzZlRLx7a9<2c91#sGO zang2-z8NeDhDqB@5Z!3x`VL3(!x*CRXutlXId;`1i~nQNcmsUtzhuADjsHwbF^t!% zG;R4J6z&?Y(m2tLM(&@E{~Dhq?jYe+dD8r6c)c9F_buHluf3DI;w3P#<0iyxH16VY z$@@W6H^k$0HTNACr{}fHod4hZv-o@LO8lodDX&i|mfUEVPpXdSMm%R?<9Epqyf0}L|;!a3!C0XUf}cY$kukx8hsVJ=-07LLa4rT z;{oy>)m@wVwP_&nKNr8I{AK*Q3VR0!gQgC4<>+l|f9-zv7m0%RAz~bdjpDm^6kBwo zQJcDbIO6G-&7NQB|M%G#96Y1trwB(K3ry3we5ha>rU2YIQ~ zukJ4qRVicVm!z>Z`1IF`@76V(oqE5tLrv>z+HxHVcU(&l-H3Cj>**Eqm!>lAdp72^ zLR%squPH)j`(V%>-_EmlxV7wpHw4i{d562Et@J{4qtSyrUPpts+HTC?Yyr-$;0(#f zNqF5wu_OV*+(pw8-DvdilvnVvxs+GUv8yl{{GGtB1pj+^ybf0o<+UcUO}T5Tarl+s zpYQRynEM9CybdqrwGuq$-FxnuXRi*hwcTr)MmlC=*aUY?lN}!O?$MunydF;6#+J>D zT}|M$fK!%_BfQFZr13Y%CCEZ#Po#^!@JZw@OLL9BO8MCvnWiZ6F4qzy@6nhYJiksR zuBOzl%2=LX=aNQGFsP65acO-SrXcE9=JAf(ut|K!d_wVi!2hA=*Yk-hi~VYUHJss_ zzG$B*!JujNd3?L6zSzrJyt6TE65k!`@TP$Gmgm>Yh#ReOa`LHzj)Vm5_M!r3zpcR9FcrsK<|=ZQOC`Ggxdivf}ptNh4x>Z?k2_ z3C&w^-(@ac@)`^bf>8RX_rUw{f5dZziF>fKd2Mt)*ZbvNt|dqsQRAr&PxxRBp~?OK zk6#1uSW;DeKQ|8`jbCV5`F@tFD)^ge+H#}rt#U0vbfd<%jOVZ2dI05JpZk$#e#X8^ zd2Vv$-Lt=WBXobMX=K(T624s*r*{bc&WX*+X*2yWLDGo$A>fqncJleA#%1bH^APU6 z&V4WItZx0o!^`r`+B}#N47)-~}*o zy+QEzLCof`8BUw$XpE#0k(ZQj)+8w78ZvmC|KG>XI`xN_@cs32(pZ9wL)af_{v~n& zLY-}}76@%@WLZo3n`xQFHu%pmN_Fq&e5$$yHe=M)nn&H$d*D9AAOV3jVJUHe8M#<+Wj3-v5T~1cbe<7Ro}?z5kaw@nYB6i1|2d zUZK~bD0z>XAIsKnDUT;yM0snVyj|Q+d6WJ>eqJH3yrut2Z}`}N47}&yq&e zQt6d9v9Dd@vgKR)|CinO`FKfrQ+t0)I+yGH@*Xz-*5SPj-fXXaV_);xx&BV3U>Se^ zntZ$+=Pxs_w^l*wl<<8UaqEuklo7-U-(MkSqwW=OEkSgn);|>S zeS_^QG^`B5ec12G<(udK7R2+Zyz-X*E4|k5=08y%=|fuvl8;w;r+sf>+|;tY=3~vi zV1LVo;2P(l__T#}5Q5kcjs2GAZ^odM2MvC?ZW+YA-*VsQ+ne!s%eNI%6cn3l36e%M zwk7p9`M@{1{#FKy`_GmwNyGa7{PwgG6tQ>L#75nd;M(xN2mVz>{(i~!FXUOaef#lu z3-kX4yJ;Hva+~PFkYuF-Ox^)3`qqeUM zm)Ed`@dSR*kSW*9{}*(F^ZQ&J<5=utJ`R=yd6#Pmq8qjE>~Q41y^%eN_;op!vMeEk z&;I`c_Wu{&=aeQWGh>^c`QZgnoj zwFJp~)P7pJ4%_kv^7FjS)8nIw8GFw{XI3z1&KJ&Jw=OY!W=s2&N$v@8!DH;>I5ywe z97S}ajw$K-2Yn@eH)b<9KLckU_6^9SmY*UVb*$iAr&wZ(VcHx)bfb>r)Af&*Ul4z; z?^iF!&aoMM)}|Ni5B^#X->t(sEy1&TgC9v-LMYs|+^U~NH|lsLUH@oVMck=P6Jk`! ze+G~Ke*yda(`j?mUbp@+d}c#$@`pNN?*oY07%F!UI6U_E$9d27waEDKf*fA&1!p-p zL-KH3lO#BQN6Z%8Gviu<=tkpKWY<5~Gt_hBa)$gc%6MLX+p-efAA(EU@2`KTeVQ~c zg8Ld`HigRBYZ@uK(YV*s^^exAxbF|br|@I>&hYsPcxMHJ_PV&(&IuFz^`w^1Nylsp zl{2>vfNs>e#O##zr*&uUi|1df({WS_=l>V{4>*_Q;iP=F%Glv^wME`Tt|f?W)alO8 zs{J2v-)q@&>T>K#so0^YkP3yCW`M{;{|9r!*t<1AqjN4Fr$F&5>d(`Qjqit>FzE$E^vAWc+t=pk< zwdJR%U6?Yd*A0>duM#ni)pxDdcZhD(bzs{5v`z%?tvEf8*WJOf@wJuLwEa;W&6(gZ zhXPB2VK(Sz(T%!(mbO3OV{_K8Epd*WXES~s4gO7R#sY`UB$f?Be%- z7Tl{kIlS8bl+=S())T;zAn$T5L3E?;3p`#a)2%(Fye5-7lrnZMBn_L#I_t#nv1<%@-9DCiOjo@8`n2lkpaA$Ki(T#c*dc595 z+(gYw)~*x4c`^Q;abBjpy8Wr;=!go z=atAsny%S=rGA#YM?L3yeq{}z^@vixCW|zvW&C;>_W#@RtK~OSUxr(R;4@cu+=i{< zJLZZ6(T#dO_Wb%Zar?)9E#2R1W&eM{2bOGUeQ}GQf_FD!HioU@JF8=&8}-if{Q5F+ zKZw)w+9A&WEwFwgr~KIdl-8HW6iX5?%*Qk>(T#e4nhSU+rn1iZk6Gq8}+`I@;Wvo?wXj_(*3noe*b^rdLCY;9H;wh zt?!YJ*%-D8cUEpiHyS@P<#nv|-AOy@@yh&v;U@j#B<(wO11t&h9=3j|pG7wse~QN| z`%SH@O3Q1qXpdTk*U!M;M$^jS)f#m1>)42N&9+du<645~M&sY~cxBzS_34<`(*3ou z%>Ng1u76>j=q7>bNv&%^X6j@=DwFTE@RhNe*b6TZs64C z;#h|+c2y&G21VZGT7u|C6TI{0;A6A<{XW|eNwb{Ozl`0UG&onku-W0e`IspwhOXzd zvLD{coS^ks4wc|L{G_4O2-KcM=oBs;etOJZ4rFhAFE`v87Jbv#+LQy#q zywtyQNXKllH0P*_=th0<|I-QHKFGKfPZG%B%>sq==h`;m^>WNGf_ z@Yvt)qfOB(!8;q-Bf-9E?C;O}c9vJuvixefVUFNzGwy!k@Y&y=_>sr!E!?+H(*%dA`OonBKj5*yKlcHL z=jOL^f4m%|cvq2**=XD`uOWzTG%5bw6XBIP3cPE`;BfwLA^ZDtAIZZpS{3Jy=$kFN zXFv9jnw029lP)Qm-#%*l`*IH8yr1d(meMHcr~S!T{{MF&^Xj=zI9#{Cul8xuyhyou z5;2>?vBKGt8Y#NbWco_Il5)yCaO~N}XZ(a{29NW93s1I$wfrP}PKjqh+Rlx=gmlhB zRv?EWi`av>4B@-BlM%+bZHp1s-rDLB<|%D9H?ze5Kd)l%i->V+K6_CUl)Oiik4)#+ zZHz^!D;hF(a{hmzolCWPlCjhC=ey_|m!a%gkA2tS{0N*Yvi{_ZhVF06zU$$PRql#h zyzkGq!2O>%KlGQ0KjGKDR)4lJF2F_!>NBn-h;B4x-PE6L+Yx_@_*492`Oet+1v(e2 zuB{h)cKTawdI!9=t(Vvs3U^#fkTjwxhk3jX<-TV%E>m9H3fybs(h^?XEX?ftHffuB z*tQX$X)g$(8%=Tl7xwk4VC~8w;JivbnIC-P^V@^)NZPGCCk0h;JMQY~N>j zt+1~R_xp)Wp>WrxJL0MvP35*8evC|7W4CmzD5ovjt;RL4z#TUPoE-hApbyaW!{H;c2+R(ja`tDmc|-+ z6}#sl#;N*@YYCF~XpaG&KTqVo?aZGsZyA5`{QpAQb_vD)bh9qwdH;mluuXinzp99C zw8sISKhGg=`wJhj=!gzdiBxGx(sJI`euus-Dq3xaGnO|r$zq6-< z){j4r26vT*>$N*>wq>|yBsPU@!r2)PcU2JW8F+j$&TX4!e8&0C@X7Q43s-x1o}I~& zDe)iU0B2j+CY;6NfYspb>+$(#;ugl~dG$m3|F`4svwXVKjAj>SN1QET+r@nTrL&8D z^*t{v;`0za#}LYShvU!fhtDg){lvrd_;j-@!@V)FDQpwYtj!SJXwNS_J{fnkooIZ< z`OffpLoj$z5Ujm#rz@Yj@72e1z*8o*wx{!~w)+y>!ZzXTZ)PXD(X`vs@nhR+;?A)V zTn2~!e-XbczHe_Xj&(5NH^v)aNsxEBmLR&(v^Uf7Bly^yjvxIT=ZzoR9wUtn!Dq~^ z^-$+ov6f;OudFRQ+rl>Cj=fsN-!O>w;+Z17q8)Evi@4v!`la)nwpHM53Emcdy_fs@ z8slk>wy*DyjvEIkckej7Ey4RsT29-gFZ;8`W$QiX{}&AbCmt7TeTZ?=@kZO%i7k4j zgKG(*8}0R4Q8}d?bN)lmi5&k$KjoDEf6>n14srHrId!<2G%xtGoqoT~Y*Nm+mLR&( z^v<-LwvXYyXS4bC%TGJ~{~}ib(soqtr<}TCs(9Oyj@cFpXYJo|c;(<-@9{aE`;vAf zt@rJlgHx?KUV9zmqTGpS*`$OAy^?`g0CP?Ee2|6kOo zX&HXPD|Xt~+CR3lKhd!ZvK6vELVancEVWa9+o?nCHy~Fb7b2%1%(vS2MP|B0{y%SG z*Hpx~4aIj{OOU)rGwMCR9zon%vC*aD$o3X=I)b&A;S2Sv-~PDmk*}At*83;cI&MKm zG8VWF-)+ViU|cZp-;KO44hFt<2y%8X@bzPZwJ!Qm5cbmM_im(l3Y%n~VQuutcdN`R zr0r-$Z-2%Uhmi(r%CEnS{vEvk8vUn&aKa+=n^fP*G1tz=VLN4~eZIy?-lG{;r0rk( z$;26Mrk=LX!Orp630RJuN&DA+F#0sA1bGj+mLR&(j7QV<4}3T;Y5$TlOQMviKL?P; zH1Mg5CGB54K@h(lkC<&?yZG*SNlA61nT#3rO4`56kulD%Zi0}(TaM0L@aUIH?2RV~ zf_ENbHipXGnGTQN<(nD*-wgBT_TM4XH7;w{>EJ8^=ayWYlvmm`up}7f#rj!vqnUSk zyq-z?@g=#x8&3cQnZ?2RV~g7*k=v8HO=-S6=DUA$Rmdgb*k?jtP;863|4FFGEa({gc?SE-k6 z4c;X=G(pNj%!Vb9OT7u|CtXZe!bvAL4+DpE0 zc)IV^XV1g-xCUPE#v_Iw3U?iy4)1R8?o9W+IvAUDaqr?i% zUdVV&+b}8L1ksJ=zLV~Ifsf5TuN2kEU6x}vAj{av{{Nzt;IHNIbw4q&Q$b|h*+F0J zYzsStJL|(mH=5U%?t68dMqFj0uM>w1-ag>1g4YM~>~#&i;2njSjiGXPsIzw!c#nC! zGXCpu50+$b4g!buuO+mdrM$WZN^lr2fhEB(S2&zk!THMLm9^TAMWwv@4QvLV{r^Sp zg8xJwuj&4G2jhbdvn^EatPdC6X#Q-E*SooIcFe2gKZAERc%OpzKY8}L23G975-}UY z4&m++XYZ%rt@3z%lDK`Xz+`ZK9t>U_fOAnkPEua)P%PtBFz+xNbfdiod%Ut9-f>9;#rZ|azbOhyd&h&=%evzd*0f5?v1{N3k9B>=ao8cgd(QE_5qRG7t>dJe zUzp?9XTf1Uzhpr^PU6=$6-yE~%r_kl^Z9+g<@xnF;vXsXtKYz9{L23S;_rgLB+sv| zffqX&A2{2>4&l!FaM6wSIXdNa+}6b19rIec|K9Nlc)Nhd7}g(;NNd^LldcPmV}9RZ zHip98xIxa|UBHW+L?;+O`L^oQnQ#u|2 zADfGLwHzC|;H2Y&aqRyut^>c$;k$Jqvr{p2{x^>CfwL_X?zlGmI`CPO)GNtj8~E=T zub^uFGkD(xubF+!xE*ry-C^>(k?}$XejHbgn2pNaIBOC`H(L0ObUZSS`a3Sj;g#S2 zSv(G$xE;#kq`WpMmSo>BZO$vY5oa5|sdhG0o^Lnf)6iX!PUJ|Jxg;W**W`f$;W7M&WbuQ5_ynU{`h zOZBD1X6!v2yhDPu7hjfZZ=bdVf_DaDHX3(7R0PqD7JcFIdJFeW*0^jvJPDkm!MUm* zoS4_E6-yE@%&Q&F(LuC$M~~MZ5`R<qzsE$-%%^zo+?GGcUsP9}(l$eD_C%lDtQYPx1Wv4EG(F__eRZuk8OX{t@$q zcwB4k1HWM2lrB&U-o1!%9F7y;-Rbbyr(WXyzW%sZi96QJ&Xk|q!8sos`US5aiE*?Z zYkhe_u_OV*WL!uP-Dt@%UORLr@qhIE8mH9Hdg{1GN#kPhX`vP0+IOd=7}gFkK5({$ z=odb!xwl7B2{AcWC|DQ6v_R>`)_NEKf!s`c!*%&H!w$~)O(bBH8 zeec|u`);v(W^nlbpT)lc=U=%v39p^P=Lf2a6F!XOv$7FX6W{ z0{3=s;Y9su^Ff!{^gMm%5YjUIP&n+|%HiD}M9bRJaeQYtc(2-xKEIt?fO8Kxx8>t# z#_(e&>(O9IkaxM3AiB}A_}sqSw-w_3{!eV7zhIle=lQ?IkAY8pQ#)dSlBxwn26-DuzVxdE}C@mFViQF}zm^%smY_;bO31N@8g{K{Zkf~0$prY%>Y za(9q?RNZLbM?GH8C%!)Bwe&oH=l%U{b`3#)H@^KPg&qDts)tC3M^DO-=y3u~|a|2>O)UeeeG`={pl z)h!rHy3cCbf*E#-@1B*9svGTpx98U{h&w;_Yw3DI=hNuy0N$>7e5dOPo&P2svoY)x z-&r3by3qj@sb9Ma#9gL&$@-Pw|5>sdIA!@bNqzYk{eP>zyoa41>u1r84v3!{5c?T_ zbv|3lYk%trogaW-1wKtqX?;o86S}0YHrv8ZxZ_%a=tc+Jk@DKLBlkTT^IE!|&=sOH zCKxm$#?$#(@1&*){O?dhxpmyw(X~10n2n)u*JU#@(Txr~DV;}jjo`k2+Q7tbU%UAK zpCzr}R6DzhafDdG`Ho_VEsDvt1ksHSygr>rfRD{7uh|^u;BQMB{GR)aI)|_Gvs6n_ z1iuV1+d|=vYs2piqJuU~$MIbgu=9&lzjz$qwHtUm&po3#*IsMj1+Nh?8$;o)Ym~#A z3f}P^ud|3NT*a(ML`_>5mWz~}ed zXLRQBY7M;DNnh=33xzwbC5Ucx@J1f5rxUkh!mBPAXYi(?v%l(E{m7OhYv2WMDPlH; zUBcZ0hqpg?%ROFyLfnWPUgv{DpD97>VKGk3>&c2Gw;ATi@=ScMmyx zF9q)ik5}e2T|dd;^?q=E>DiU7FJ(Go6uX{B9@qQiU9KgFZgl7s9g>G*yhFY5$XCSO73V))2k+w9m?eLWzh^#QgcFZPy4j0&!+*u( zT7u|Chh385bdLq+T}w~f6w9ZyJd&F`FSi3>^*-`S5KcN9!LCUMBl`ql-|vuf5az>uZY*Fa z|36>FuA>p-HdNmot!YZ$qa(ib>Id`U?wZ)I#$U!>p8s3Aj^(Gcez+eW6TBZG#&IaV z>$bjDbfY5|d+o!oi5nZI=lOL7IP1sX7yGp`^(%YxU`a5{3-z<;Mn|6S`Sldyz2E9h9Ou*$#~A=mFNGL?$|$0(hmI%{hRbYc@MkY zIe&Dcqt5nty@5FI_y1!H`&-ZK=KTLs8+GLHI>It0ygrVYZDF@?XMMQnMn`>^^4ha0 zaX(K{OL%<*yc*^UgWb3~!)v;p*!>~tn2lk#aQBYmwI+y;o}2R8Gn}|z$NYJ`@~rOC zdT_p(kE8jLcHk1^T;v4gP-G8;wbO3qiEBK-YmfAe)?UiHTuYF=M@OIG`Sl&{d%UzA z>~B4@`%BX3!2V5~{h4;q8hB|3`xbDf`c>My4T5kY>(UboLAb}5Ae{P_Al#Gu?74rx zEQH-N(Z2xM0{wb)SwosQ68-(qe>(`L?STFz{pxG~*0VcynQucWJ6ubUyhlgB>y@is z?z=B8SEcKzJzJqO!LUl(L7Q%4Z?MB3f&s_Q4F;U}XMQKOIS3n{3&Qb~?P-kT=R6&R z`vu@w9xO5Mb*qKJz?*Ie1{}9eu-1vU@*KtioH=X@!pZc@%=5#AbA#}pdD!6TWIl?& z;mP?pl(O41QtyzwN5{nLMwE%38RTQ7Y5VO`Pc?S#5r1FY4yWhCdd4Z1+-R8NR7Z59 zW4zy+03Xgv%au3X&$Np@ZQ$Gfc}{yV+%hJ1QjeT%VGq9JT7u|C$9TUt(Q_nmo5p@E zJs;LH8J)$JY^h(<_1qrzF|b*Ja@S*P=As+@V4BxnP+s9(Lxxw@|Cb&Re_zb2d*V&( zIs~!&$h%xi5Z&kpC#Cfjd~7b|)tl~Tc|DLcj`Hv`^;M_)R$pkVoNb|Ucdo-f3jEi+ z`tk?v>y3FWT~F;f7Q7QYyi7Z6(`{)VdRmYX2z9*sGvrz1LF87`U8AqU_Z5h79QKIs ze&OsrA&8cHzyH_s1aWq*BFpQ~u=CXZ?Tq`^p6e7#ZZyp69L}lW9OwD<7sPwN{}(gt zP4~0-*MfhZhoAAQ>v+Y^hY_=EBR?C{S6|7Fjw%prS@Oi_#b*PdIz`>BVQ@vBYu z#jjmABaBzNeu|ul(3W-0K_;2*8hsUeUqFoGP<>}}G0A&$Y+qVmd&M6Y#P+29d(Si2 znXKOz*H>F^kat2W@?&*{##tz^N<< zr%*>5Z9EwYcfErg-XDVKxOjcVau;yQAne@*+$T!cQ+hf7xAf28t?CC)3ZB?UyMT=n z)K;z~h;DS;W9fPh`M?(*znPrp;B)?O>D}P}%i-JlXQHJjg3lPk*%%6kTpRw~L3I3x zbUmkcD){gACi*gA@%ioL{NGZmb9wwG>&m^=V3>`{oqIT5bfe=hPuIzMY5#k3&j0mt z{%`41n#X*cnAbk^tMxv44}1HZT~C4YsK+Z~h+gmfUt*!x(PZqb2Y;1^pXD`KSMCkr z>jTDytqAKL6ShJk1V4{|2XSdwO8@0o@#}2F`sq-7$F&5>dvrpD=hx$j+uF0b*sn9t zS#9~tsW-{Ga_@npV;qO-yJZfK=h9EO%=7D6+_y_kdFA}y(zpKuPVCoX&_7V`llQRq z7>C1i=_fqm`IWOFy|Z)bi`UU){CXt#pL+ONzgkBlyq<=bZDFr)cbdchG>A?d?(upp zaZ?jsOV*Wpe;5p2Ho(Knwnxdja_`Sb$7~FHg*$7@MK?O}Qjb^W4!wKl@XGnWW!8q} z)t6*lx%X=Hf2R47_mFD|q8pv~u*WN7h~Cq3c=a0k46j#^#zvZ!;b(cZhF*C6BVx9N zy~5oe9sWi^bkZ=7*Jp@3KH;@wUAdR@f6Kn*;aUIf+O2e5x%XbuF&o2P;qFd{_bu?e z_1<3QcJQttV;ATDmTeb*pY)#zjucmI-x*hdB|+Z9-Y4|4=td_!nD(FGV{<95{jDSS za{h1GE}E9{YW-)7ZxO=li-_44_6m0|I(*KtuP96V&+%&!cWumTP09LaFX#W3S$kr5 z8D7(MZy|8!i^%lW@$wek1GyjCacWW8Ub|AF2o z?;+O`L^oP-zsD={=-wAgdF^jqxtH^Q%bGQ<9A2$M5xYYCzooqTV~EBM%4%4>h?%Hw(df7x_RD~H!~UAgx! zKNkEiZC4#{N0D^zHUwB^ki}UR2+QIw3AV6-AiS?_d#&qD%l&dBi0DeKPFuO zITVV{NP9?afY#kCD}i$-xxuPaa34Lb6^c?REp zU3o$o>CdWky^_TM*k{aIbd0nF-`h?%~u84&PAmdJ^jX5%DVL zpXe_=z?1u72CsfydBUNvBR-l5fp@aPOI(Niy7Gj(U`Kou?ryU>)D4a}MYY#AaNLy0o@%d` z07uR-BYtjOl3eWq`5R;f$l|yr`~;Z`k-4B4URa;x^-;)O7Jyssv+&%5Bkomk#X7)* zv(j-LZe4l8L$Gm)wUyCdWL??z7u>5S2)AYeWB0Pd$8+>YuB+nu3+hga;+kI9o$vzi zu2Fc2xXQY&#rp(y#78rMv6I{?b%P_Lyc7G&JV^XJgo^9Cz`1#NoM=2W;d|(RVvpn2 zV4sD$!I5_>UOzzH%V}PRTUVX%4Q$+PZDsK41}=!}#KmA&d@~ck9rgtu&(9zAH_z+D zb#dHN5wC7t82(S(72m%R;duWiE&_ZR=Vi2Onf{XJi7P>0e70Op{FB4S@2MZ_Y+U9{41N$u04UW3g^9nrpoaR+ccX9s8uQg!f6>BSlS3BLc zETvm<2V5#9NRWAQO0mQ_u%L#pUC!d5YB0yoK1q)J>lov===P*%41Zvy;N8% z9w?XEk1a4zL|-L-NXYNKAxXH zW~7Si8K_&=qq4sz{KfnKUB4*2#C6E8tByYm*Ld8o$G1SrAsG9O-vlyJbQkI;pi7_51q~!)m&n+Iju4UT=^uVYMn9`y%pU@H^t2k-xPuV%j% zzw&W-V)W}Ch}?&`*D)quhq?>Zbr4T%`!mkKzY{jrQTVcs5o_5R;y(ou z-^@gEC)aN32FDHfb&QE$qwWl@S36Xkf5Kn9|KGid!b|!q12W=ae(!uVmb=%j4t0a$ z-toL*>IdF4{KEVH-EP>S*7u_Gk^u#AKC@UfE|{M=oUL=g@k=XSUq`)q|3CIn4Tutc z;{E^bovba1Ym!$vGvf1JExsAcom@+(8yw&3c`d-TV&a1eHJ?|!|KGj4!b|ch10vuR zECoB_qak+%vW7<8;P^KcuRGwljQ9Twu>Rj2&ns|!&&P4?wLq|VLKYMIEYuB72t2RA z2L~DLRSk$VuLW5D?=H5svUs%vqWLpn^F_!b5UhbsyaIAIo<%5zY!BHO@)xnOP(JDV z=$Ko>*kPZA=N_EUrQ%wGbNf1uYwEf7f~}zA?)@3Ccv%1Mj^}Zyb{wz&7hrx5pIJ-+ zxpV9P&<##}S@DWB?1CNA*P#Ne|92l`^|N@5pDQnz0sVf5L(CcWZ|VjojZnN|{l7r3 z|3_CeH6Tj(iS_^P*$O{-9g+bNdBym^`DO~po!rBz8=Talc)bI4B{8q5_5T8_|92m! z@RHYuc>TWsYvImEQ$X%6b^hWx`jcKzygr7yjP?Hltp9hPvH%=jA8{Qhz*wtbUkJuq z1)D>###ms`=e`r&h5AWeZ-rcCQMlzk3(q~6V^mx(MV-z+L~&IEqC{M8f{pX6t*rhc z10v$%UhTLw1&rN;4*xvhH>$W|4Wi)SIIgMuL&1H(yG-H9IMxkMTNS-$xnJ-3)jYRk45$ruUP-@e#Cvx_y6;7EU!{+`7Oj;0GKS? z8tk*sMsV`ao?n~?d{6T`TppruDcF!UA?-H7ug^mit`Yla$RYLx|G8XnN~Isi7mf%1 z+=$|8={yH8pQ>@$`9!LR=f1kA@r;ZshRrJpU~B?npAYn#!cvHEYZyE1v+&%5Q%hA` zr=iY1|HpYmIuB7e2|Df?o{p=}Llm~dj&N*aS14l~>ISDq`2ogtHe_vaGZ9xj|L2A! z!fT@6_&h}65cJ!vKDP$@EYuB7{aVEpV~E1M=l|&8aCwMAJpb3Tq_ve1R~c0DdRTY} zM0_)apYRvY|Me`R@Dl#|JVfCf*byIvJGquqH#jX? zM<%Z~K&m2ps=wg<|DKhi@ALbM&qEZR3;j9vIBpI0S*RPF7X1z!{l^%h@Q`$W87>b| zi0A)$Mp|1Ly!t#u;nmhQ4>X13?rN(;-Qe^Iir2SMXP>_#ujxEQ;T6D>@p(o&@_C5D zr(s8Y6z=3&PTk=2XuXrXBL9mvYfB=2w*qIg==*$LeIBB42K0L%H4u#H3r9iLfvh6B z3-y!ndJXclMd6nFEIjw%^p914!5E_O>U3Pyv^&{;@%&%UcGgx#T(_1A;(rVgZcQO$ z_pz;_Zg9rFKCVR}>Mn}zFX=o);fKK6S>Yx6i_b$8{t7$dqr^_`A=C}dh}Ojr*P=h; zxEmsSs=wg<{~nolWwamve0R~}(Eruyb8E2ALfznu4-~H)Lwua(RZY7SycR7A8xyUq z3|{TD+m0KGc&`@U47tO;;Nv;=Gxt=yZiD0Aj(AN!-(9pE@FcIB;jhm-6s;HgXt^u; ztHUb;-p$Tm@>&GEFQW7JycXg8{~nn`X5vKS&7v(~V?C?St-(GEb%QhC@w@^bKBswA z)7~Vno56lSjt^b_}L=bI^F z?4~(9@OKLEWX_)9uS~mbJ30z>#79#^?*8rYjs)J-ir33g zS0tyIz&R8+Cq&=p-(P$lpy(9nA7zi@)?lB7y2076C|>`Kx@l=%)wDOs>q)S2rnQy9 zs|>8IpSV{$-%Js?yU5|=Ir4LMRJ=Zfy1s~4Isb&e=L1i22!bc;8F&tb_j#WOD7po9 z#79#^?yh%u7v_R~Y+3pM|=?xtsd+ z1mMGG#cSe>Gw|<%jhn13@iTs&QT((u#K*nb`DTj9o!rBz8=QNbUr#9d26bmLzv6hp z`6qaN0(f^QyrjQz9-!!5*byIvyEm*3b%XQ%;Ma+Yc(1!W!>?C?bN>QxB3?g-zRcga zHASC0ocn>ZiQ*OWrlO}acvSUwqzw(q!!a>h^g)JVrRc_t+2I`Mj75 z&d&)S8h6qXz?JjQ>L+r8r`?ULZ5p!}*k_?`aQ?=gXW)T@44%~hC4s*RYB zK;iti=t{^rc=m1+$VkX?5Ud9l<5|n%4TX&6iF zv+&%5^N&$+ZpC?i6URA~7nn2}I$z2eWyIMIH|Xz#{gGqFJb%)Duy;Fr>A~NaJ5;!w zpIFHJG!r+2K6se0A#^T-tOk9I$BXxd{;W)$Tw*!u@-E2|yJh=hLO zUhRA_lMpNHvrsp<;Aj=c6H&LhLe0AlPU?ov9~EBmIvD36CSiULpIK~Qog_I0>IN6g zbN;d)pNBZllYX4=YdUb2T>y@|4o*4-He}qwt-(GEb%P5xRJ`K(k4b$Q{ZkEy68J~L zMm$c#xFLBRlmQWW#l713W+st4xz|%SxbP^&>yxN!jd@MwAts#$JQ*)%wWBx>G3id& z5g#pglm6rU{VVX)?@Ld59mh@1;PqnQ$k*98j5qq>q^%&B8{vQOnxgL^A3Jon(D4OCqJgSs;_;;IH@iMT!p8}{m&|2~$z@5_LU`0&+nYbG&v zFFE|JfPbWl>(8h=F^+304>9R^;O$^_g>RW}yZf8ZLrlW_-uY;3?A~{HI{@!jKh7;) z0>{O96hAMV^bT-#86Jn-h2ybF-$7*UfLrdfP&c@EJwMK!^gildO7l8g9%9nhu(6NA zkDqrTuWo?@_{EFBuJ~pqfjjIA{yxAz+>djMv9>em$%xl<9-^4%EZ61?UVR>-m~B{m zG~}*Wt|`$<*=QOXwx}Mci0#FM&SQj@md2ve~x%f=O2nU0-nsb zGI;g*hvG577-=yqcg51isT*AKqiU~RIBp4hT#{F;|Mw0=-^cSZ*Drkjp|~9SV;l}K zB^J~TE?rykx&!L;`~R^e|HIvhxQ+w<427TIbsJkTemx7hyJJDx?Eah4BQ& zS{2hE@UH@#;(vFVim{MUV)J+TWL$BtcHEj`;9#GH=N?>on2PHWs9PtBYdZf>+ytG& zP`U}?odu1M-(SCgXq4+T9PqVhU zHP~mNZgAOJDy~DQYfbl;;qni~2gAn6)|TKW;yPL?$SdyE&Nov`?oPB-)D12>MDdDs zq~e;0*YtZ3#m52fY=xJ&KKT4YG3NKqN8#>Vhj%vczE%C@J{;E-*;Bk?{l8b%1TuK_ z`G?|bp)bdAYp~Bk-Qe;y6|cxs6zli@T}v1)|4@wg|9h{A&I|oD!K-WZURgKD@Yk&$3lB8 z$)WDl==>G04+BTeF%yUPOmj>AMnUK&*1e0D#I@l!vAIw`iT5ewZHvM!_gQ%E z!4<2kxW0zEJJbC|O+(?Q@_#ODJZx==|B1M|4i5a1rC`_P1Bw~DpB?_gz@O>kTCzIo zZi?cXUMDZc`~SVN29v?JTPNQf{~!1TytgeFHg+X)520>wMfCsHhZ9{9mt(-7@i_aZ$-C)<+t!zG9z+y1|vJd46#o;6BZ-nw};2Ey44Dz3*6C8T|V7 z@{)CdD?S=>h<(9-2lz7-zvF;!-~Z>hD!pD_vNrH!e3#*`OwTwDEZG(!K3eWdB-GRm zu8i`OuNZ%o<;!l8G@y(QgyOIeG{}*y@U4nZvuvoY?*k_?` zaP`WHSBzCk)c^m9dZwBlCGqk6U*8JWRtB#!J+iz`hh6c_l#sjW4u1vUAE0 zYKqsX!265Bll25V?=rS}{8+zUU2-(+h>ybEY=`%kTyV|Kem$Y&3LG~{8jQZqmEiyX z^sT)B9G)2a1;#bNV&RtiEYuCI>Gbo?5{w5+)c^nCio8GL417HQ*SCqaCA`MZHHwz4 zA^yb>@y(QwyNhiNb%Sf3^7GD;hf&wBP;veVe=h)@yDh8rw&*P5_3DyaVMly4mb)7q z-l$w~?M{l<7jfLI48N`g&fk?^$@s<3t(V~53@jFI4fa{68(iC_c)bC27pv=Q;*2x! z@&13`?$%ZouUp$1@`^EhiTGwLchA@w>IT<7?s+X;6vv$v^O{<(E_o7o`zgGnzcMf( z-g^-7(Ug$8Hyz%7x!}4TJg=o(&%GkUuh)Q6v;dr_z0S8-JWw#_JDeimG%H>)k12U3 zgI6^$NVFfk|Bv7Qx5c)fWP7z&RE~>Eu7Y4JS#kp8V8{@j$=VSz5(3}Kjo4TypWwL^ z;}XZMVeGKa!gCLw_5~l$kzfCy;~Y*0?6XiexS>|@im`s_ zwi&z*vtC?^_y7Bjv$nE$l>rIc5AM~@H&aUPw^@8CL6x+UaqkQE?! zrl({slB`h|J+^BuNRkI13TiQDP`;~cX-$3 zf}1w;A^i|jqAC2Yi1&8-&F1UFk#p_Qv?)=D};`LeJ$k-x-SHE6d`T_J`wffu|?6Xie zxOtM|74zWIhts?cw_aTOE^Np=J%d-dh}*b+3%lZ*vD|&@@bUck&9{19%NT>ZB3{$$ z#id^X?>(!V;jdpWE?Xk@(UgL_vPB%;d%572DDQxIQRzI$6Old7YZ>+z7c4a!StB9u7GG(g~@~nQHW%>LVaCAU$I9clku@%65hb*M_mgJ`2x1xaCF_ z=USZGCsCZ!>&IoALdUIjsr6&Wx2zxYK2TkQ^>K_fYjF>#IT-tR7NZf*#x=a1GtF3I zX*zLO&rI3!IQ}>Y;#-UHM-AozHCsU+W6MU2wVL;Y{{6%1+v`;s=KC(jwk?%OPKxIq z-0JcL`ubjm_y7AB6`NUpMc2Wy3fPsk18xoWS*RP_x}R!C`;g;wI~s1ix~vp7mR9(Q zcI4Nq%i3U9d@*H+74`)mzej)TwJMHBqHg^tj_LL4vS#3|r0^2gLBC#IhWWko(e|~n z$qogQKK^{Q>uC=bI@bcPH5@>IVP0Qt|pA>S`li)9ck`#{+LO zg_qz}rrW&kmfZ{yA1!xfa<8Xua9gy_NM4_ZbVv3SuV(|tHH&n6b3)(|y#L={s_+xM`aD1x+EAJJX3EIjFAl#H_!oL!%U4I8eg9ujc^yr} z@kij*D!c@*E)RfqRE~D*e6-w^%e|bs!R^aCf640(IPUq#p69h3>;L`n_&1+dnQoKU za@?DM#bPnB&qCec_MJShz=zN2_Nu1a2|vrR{@>qcZQ*<1CwSdbDu_QC;>IcD4*M+B z4Q@YI@md0W`~E$7O|So#WBtGX05O}sKFD;N_vx|^Ay}6xdj#@d$Qh7hAhSewp?=ce zaS-9y#;$y{b|J_dfebItNIx^I^kSS(r)%mRlq3pm@WxQ<1A z-uwS{Wp|CLEFD*w?%Q^Sd$se;lp}WK(&nif+;OIgE5=IYt4G(N^z-uN zc>llu1cjIAFFyZJ-VZzCqbVnMverc1;Lbqtig6bDj4cUXvHss5U!U^(i_brlW2_1+ z7H$ppS*RP_Ia=}Bg}S`=|H-SGZYTT8G}ySn+RErJn@a`T5AM~@H&agTjP);Ew1x6zjY5%Dm;cRreOa(Al3!*lF+Me7T^4xulV zXT1Mkj`jck>lc8-6C=*05Lr7A%u5~4^}spYuVVloKCA0c;*8VlIOX{L-~QVbe*8S6 z_-Sj1kMW7~&6JZnxrb9Xxa%{&j!}-aopSs8zm6xIf1(}X_ka7{Sl#xIB(HJ)p&avj z_{<{Q$(lKJgS#vJ`cyftSLMfL_=WZV{>QAow3mFGh}Y+!|FFX$=5zLM>IQeuR=nPa zy1d{2wH~SgNy5*kf&YTSPx2}Q67q_Bb-DOvEO&Abr*3ffr=Hh}6>*&X{a=Tg&+D7O zdqd$R{f+Yv<(S_)AC2Yi3+FGMTfe8m^IEYsj{9#0uUP-@e}4fuj@Jsd`ETuU+#2k& zP&c^e--_2SaNIi??Ntp(61?L5|9&~=+9)r&et%8*k_>+!9Aa-_>RGG_IHSFd{cRdiq)X=gPdPR zzlrk@6`RLg8^*9=BZr6Q$?q*!@!b!2AEx75f%pFh1SYHB#CeDcjH`gf!mYtR3w48g z|K;NgeE6IZUo|k&@vXq~e*;TeTY{gAuMCXHE9U&pH&X%burK(?bKm>1;Bb) zc}?XZDs~6natbfmZ{j>eMLFzy?4zrnp3 zSS;L{iYEIvb%Xn&|3gjxF^8+jdmq4hI7}X*q8|8bSzB4W#(9W}0c%_E$(=L?>IV1C zRlHt=x-l`YsXRnQFYtthtacRVAu8s;j`(OQ$lYY_#dgbK8?EeIIgKYL!I$}2xjy!yOD<(BY8?gQK!?2BL1fOC-N75MNu&FgS^hf2KvKX9nR zPqf!u{dGMsZE&9V+qu|G-gJH>1D!=hiDH0z)`9j9ulv4iC?hKOE(G z*k5`e@wh|9buZwYI6O{t9jdH^{zQ8mw+8zx)D0d!P{nm$)Qw5Ub+|l0CEouZka=H5 zf04x?UWY1iuXetfN^pmL!9NT5Zz*1nLftkIujxEMWee~wvbq_(`aD48fv_V!3U^Z+ z9-b$EWW4Gxr{lQYB72J0LEu~&eV^Z7d>)|k-_SqM9>=Z0J_~h&N2V!Wr=YGq&FgS^ zfJ(goKX9|PmBFje161N(T`9hqN^&RnaOwt+yrFn~2z7N4ujxEM`K&#TV^RBjLbzd%Ctv-yy(Aa6sS z6WxXS$@Y3L)wCP&Q~uut8&6qV8FAfODu|DJwd2-Q zGImefD(VK0zNX^(4eE}H;+oC_RO0>rftM6sBCb9UQ28$Gh>sFGnX6Mbcx)flUwE%O zJ+i0#dKEbFeJ4MzJ`Yg&IrQJP`rI1qvrsp9Y_j6@4bh5z>bd-9yl z3skKOy!gJC->!UKpz?OuITLa$L7=Q z=jfk|^1tlI=Yi9Ckv)GMtit>MgBwQQ=eJj%hp0l%3Ro=M8tk)BH+ZsF@rv?vxxo#Yko{|~y`i1jlu&UOnCY_I4m&Novi1Cg}@Zn@7w-QcMQ{W=El;j?P5i8D^Gk5%0a8!|Q*KV{u7*0LzXe+VMJnJRMk zki*|M7d*Y8U&pBW7Spm8=OL;vzjrDC=uk zyh=+ZKJV4yo3Y$|fH6s=!^f zg|oWBGbedotGB{&k7w}u8;%_mr3_wWKm@<4M?yx}b z&uYB?KPcC(EMDz^X#Pytd=hdGuP$^U+j;yK3pv z)D50HM)5iubz5cdiuM1&ix+?s@j3*3Sv%m?R1aAl>ITo%pG}YwJt;<6YMm>wT!hV2>r?*U`Ya%YL2JUgP{jbpiBugN%aEPpr>Y{S5g` zbQkI;@veo)x(>J8XW_XA&)=frdM@hnet+09tOi60|F43LN9647bvPMU84wX4_iD$j zsb=i%boh_tf)`d(am5-$wf+5JhngQ(y#GJ=jKY)ow(HeC|4@zjz4OsjGj=X70Nvn) z*>3!Yac1=wklB$vKhCVi`v2g|(f9EIN^|;K!N3htKKz z%W(OJ>X%_d=JC?5;^)K2%XSvT;$xiSd^6SL?qi4lZZ3FnWk1fWSqgPGMc1Kp{-OFq z;C&)yZ5$K4`usx;{S+UCyB{1Lo|}L1P|s@(=EvaOmPC8O`v2h9(f9eh`us!95_ra2 z4&&BfpM|=?i`NLw{I`6(YVbUtT&nDG^1=B00LlA(U^1A@PvATf{B9fT*Q{i1aNm$a z?6VLncxidX?>HQ1e+O8svwdj4YnF$Oj6)=z34VPZq6X*ed^O~-M&?x14PJ`!E@-zk zlYl4B6(n&+0w=WRn28g$+nTYkvA#WyTZ4TT>IN@e;oB|n;d8p(4wr|h!TbM1!ja%7 zc=dUR>aTGA??GOGVD4RgE1u&&9dZO@2BZhi_FoA(3NjNS^HO_~|MLg^od6MTO$}m) zeHNa3@bWS$uKlQ6D(W}sJVecY&{;#yDBW*-9-^imc7$UayP7J8w+8T{`~c%R3lh)U zRr@Xn&N{>6#BoJF2UslJni?64Q#W||5*1gBA!_vd|L)2*TppqZ&;Jc=rtlMS9W52) zbvi_RGd1LHx~-ya@JgU~JqvZ?B3{#Zh?=Ruljf4qj(r}Y=4jXvAB8))mQy!)C0a)& zugGtq&)Aaamxlpor|A3q>yghx)SL=^8JBWvu+Ku>;FSv$uNXtrZH4np% z_$b`TwVb-atI_%{3K!(+{J9!<(^M6CN)>g)K&@CVl{~d^MYibxf z_xvApgVz@Eajjhxb@ulM1T_^`JpVV;s_+tV^?8VzZ(&D#l-S8Vgu20N(YhGoTDu&M zyCSluu0weKZ>T5wKEJ>CJVecW=znXE`S{}_MO=;#03bx2LSlf2^j zzo7%Htqfl6wA+r$YI&~~-we6KzTo3I^4I1oUN^&WFGtrQIe*=bYw`a7&_5Mkf>)P^ zfFHGM!jAZ8xvTxN!~170c)ioLBl5a0j{7jO=XtHg`~O4Izs0XSoap*qyP?IR0gH)! z7U~ACNB`fO=ksSs-uwS-IcnOQ;I$U-{|}vDZDsH((_W4@YsXpJJkZpFJM6PiH+cOQ z#cLbt?EC+Mn%`b)@&5nN=~g$xU!QlV`3Zc@gM(bST=%N^e1x!|p6p3mzL`cmzb4Qyos z=Mvz^{XycFk3(XKa~tFut1g%l3+e`Mz30~xfDfM)uZc6xz`q6fZzw7(&E9OnL`u+dNLp2~t z_=)%bhh(lUaZU2NwM8VaxL4PTZ^m*b_i*Y4@9ge*t>dwG#k{8S0JUEMPwt0V?I_Lz z)GYx!;-evVb&EJ&=L7F1#p^sA_e7f4I^26EFJ^V@@BP(PedF9 ztSNA7u+KtU!8_6aWrmM9A8?YIs7g1&HB%@&I+kz;n0b zjO#<32dL|S9r4kyt=Ba>ye)utgYPeOha+zDqJH4-n{^Gqam!noI1#USjs{pP+?u+{ z4rg27yrp<;MqOD3uWCS&;1%!xPu|7a%HmZRAg{PrJKszlxs!W1b%XcEDqe3!-GrD| zJ0MBm{S$b5DZJ$MAkG8SVSep=G~}*M#%$CL-oIY)dOzx_Gk84)I1?6t!}|{UeceV7 z%uQ;4fqV{m3-T1?UeR5spXBvAh^!rO%Y7D}d+>hrf75v!p1-I&G$XERK$PJ5YS<{3 zv(LEh$$*G<@3OXeps8c*?y@@64L;aK#TE17y6JITQ|}?v-448Zt1InD=1cA_=<@(| z&%loOXzCa{8ADMw_~1G}&aC?qb%#gxRDXE{IBn7Q@%TN)VRzwpsP1*hGxj)cxz9q~ z;Dgs44v%{ra#xzy;qm}=c>jO$fVCxl$~ZH^mkQd&ILG;B>d2j}k)}!s! z-5l|n&I8na1Uy-@%iz`L0qTB(9r4jv?tZkVLfzm)w?5D3@#yyzkdC{9n8#4 z%gCPcYb0>ah`!Hnul_xR`mw-S-yX-U!9ELhgO6VJyaFFSr+FQ2{l6aT|C2AWwla8? z1zmd`d=TgVpPXsKx@_ASkYgZN`);`df;m&magc){n3uLRK}y8t@A651aj$mVntH?z z`z$>7VD8^lT!CM|R20|r`hPvv|0iE1XJxN@iMaap|N45^5snRGS6}7ut^!_^Z()A{ z2k0}l=<91e*8eBp7=51~S6M&jb*R1zQg4srmisK!4d%Y6;#!3|z5eg6D8sG)*JJ&E z@}1UJMqEcr1@UpOcD|Wz2X%yuD8Gc%XwLP{l6aT|C1k7cnMzp`hWe= zu;bSMEqAl64t0Z%FH`*m?F_uzlHe8V|C67HzR%~?um9Jd3jL$)aoig0vrsqq_<6;Lsw|DXJlwUxoEU;nSiy}Dj}Gxg+7?%~u8KG|0B`ZDVJqxPD951}6G z|C8TRcnMzp`hPv<*Um>%Pww3MKXijnqC67Y>xYnx_5XUT|4;sKcpTn0c^#ZISKO-|x2B%4d&l8_l?y%{?c>@o0(ECaadr6;M1oSuUP-D z*X#d|S2ev(@{0BUDNBkm`~H7oJY=WWQpr!mw_$16cXi~;IFq`b()D1p=T*Vb* zh=#oP|LqFrFuzOGfam|F$eK$=TxHsA<2nGl;+tt;>}2ji-QbJORb1zw&i+3@LABR& zbvUaq+%w|p^8gKp!H)Q78pxg8OQ;)s5#?XmUoL>`7ui$&1@He)**p3^|NiaY z2WY@}5?CzU8tk)BH~8XF#Vf{N4SDb1(?d1wg+B`aXxNaPPzJ9u?X|p~4ZGr-X&`rJ zJA6Dx{^h2M*Sk??-@g~s6t8ChuhQxYo~&meYr0$Y_}%>b01el|j`%3t$+eui!I$6p z^^Armaop4mtigm|mjcIKwADJ1$Ki>wU;GzxtySli`z+KAzFNz#6E$EA(Qvl94tY!Q zKk`W6-wGRD)|U7gKUXMz+8W|N0ukR#1G#&|)=)S2>JY!4(C{hh<}knFc*6N7@E!!- zkitvy8s`BTUV|O+(OB+Yba+F+`&#k(Gmg6;gV*PPbKnASB3?1B0u~Fmra|r%)D6B~ zL-G0|>K@79RSirMe&YTADgRRVNnT}OLSDavh;PPn_npqwtcv#(99o#bHN$G!5Xc(Kx(gfcJ&xwQ&@VdoqL9`M{a80363_<6mKWaeExM z2Ky}34Zc~;^9p=$kin}Om}p)b@&5mmbF8hb_8PDIH#`ly7)v(X1i1)uDxP(#fsBQ~ zx8`-k#zOf-TpMw(cHA1q4*M)T_u!iuDy|c8ZlA_+O|APkZUUW49{s-51gwPfD^@aU)bKo9>=X|+}Gh;oeREQMa6YT)NP&- zS2Z9?#1-%VPq|g$C;N-s(a9^u2hKOs2=1`YLfzooX^PhaQMX>qYbp=WSOT596<)Hx z#Cd?mPS_D2O(VE#lyMMsgKy_5UXMWCs0>~kf%DJ;a3Wrjn+FyPx291B|I`h>TT$`a zg1YhyUWds8G~)gLDbFbUB(E|cA+NYsJKszrxs!W1b%XDwC|++t-NcyJR34!5VBpF7 zRay7VI1kWx3G9fErjgv8Z_kms!FL}hULQbRO$M*W0_SbzS2BL_`v8qa(BA{H4P-+| zi1z<0MCK}DU}1fd*XtqDf4Sv83(r0HemND_^HFzLMqJf^DA8Z8fsIe(#O-w<8CSX5 z5Fhty$E|5(?4-?8H~4-~#r0j(9T>+ol?Q0N19;ykJeiNW`@GKsG(HPE;-hI~?4GbX z)D6CW*Ny)$&TRY&aztd$kMkNI1Pk@U&(Y{JkZ-VD-r2;%RtqQy1t09-z zXQ6KJW2fR7^W?^NBc9WFfu@z9zuFTu0V3p8yI`)nG)Wz*jr9-iy|(d9vOKWthH zb~m=iNPEe%8@1P_U13WuW850-vrsqqX))hkfd?Pc?RB_3K+_hmF?=*(wvy)_{1oK} z*q)C^Ear(~qFr^s&)uT$^ZTpMLo^*^v3Q_h9%OZ>8~kikyXr=LUAkQjmxpMY4*dNU zexhBu21h@Sf{1UXiLsMhA9aJD8&zDdM%|uKT+?}oro(|(tnd>3$mb!NFu#Y-ES9^b z)9l~W4StT+k;&`rkY-zle(A4+O(z3KazYvX)#o9aE`z?T9dK)~&qCec=Xr|P(@=L* zn%Cj-5KVahf2xcjGwv@w57C5swe!t1k-J+QK7J4Vms-W^$EZ6b;x(OzXu1)2Jytiv zU!R9)dIfgGN8#>yhll6Le~H#P$?K1h<0E^D*L#37Ir=`oz54eMn*IfStUooiLiT}d z3Rwfhlmy zxDLZMi)mu)zOjE(H~6*E$F+Gy)Lk9LHJyiO`Vx4vt!_qKeIBA2Yw^xU8#~t}s2ltm zt;Zp*&1>Vh+ar4_u6X}{>ao%H`Eix?d*1(>X=8*vj$7`tP&fEB`oHBoj(+F8|Id+? zn(ilfZN~fmQ>Bk*@Vb=+vG{01&NoBun%8jnr{#j*N)@kTfN$Tw7gXM#_4T27HQ=2m zX4Cf;6|E6y6TlD|6$?HZC{rkUe{H3PbNk8%a|J3WPtqfk>0y^!MTHAsT?y%27-C$mk z;&mG8R*c$fI{(nTJ9KWdx`LOuzWe+`^OE2T>rzdhLEePi3Aqk(f#@#OPx{*q5snRG z*DQl!o_jFwUKQ8bsEhMADy~@npL);men#WL<{^v40|isoM5!Ch``q7OfDg{o*C93C zPsX($_>U?4#C=<)`?g)-UhRA{&5Ye4R)@O5{0S`6fART;W{h2d#lo$@J_~h& z`5!A@k3(JF`}e#esOff+SN#6(RJm7V^cU%%mRH=Xoo}X@++FSP-_M1)eHE`*pKP}8 z-wSH$I&=l_KC`-lC+i!?+VXgxe`v=1-uY;n$(_p!KsWqDw7$S=Gx}2V?DRTHGuHp7 ze!Bo1o*4VZV-Q(8;FkL=)D8czlV8UGK73Z~HF3rn_;~;S0D%`jWgR2dvQ@;#z1sO^ zn#rBq!>Jqo;atCt(XuV-?C<|No^bw&cJw0fmJmRDeNXZl=O3CezjrW1b| zetoJ1^X29nGW^2&{{c%a04L)02k3ulkK@)f|KMtT&o~d!vP$f$A%`t8{-bWV$g+yx-ErKTX?|Ol1@^{ZK@Zoz#yHx{|gr6f}!*zSxj*|RZl=(Ap?wB(+Uy5h$dLe}n z_|rBTvH@f@h^(*Jllt91&~I9Hh6uNYeFOU}Joj*svsJ&T$9dY{cebr6m4|5A2|C-# z8D{jGI1kZM01V;Sw7}OE$t6=aTyz-~SMbpiWW;rE;QV6&I8j`2Zw3|%x28qz8Pp9I z-9g25Kh){}2N<@2u&2UL#x>4Ev~<9(_-0zb9rjtM8!md5;`M0MZOi8} zEU&3NL`y4lCMdk*^(f9mw9J4V@zJ!9yQvOuLM|M!wBq#))a{kx2C7Jw7+ihDD# zShzJUv+dv14M%LRc*Pv9r6Z%isDVj>S3LiBfUNmsUFT(B!uEPHM0_(X$$+` zT>uVv<#nJ12k(b^JTWgH*jO9klq&uLzV%R97UTywyc)>a0u?gj^5TPfn3 zA$Qmp{40TfisH2l_}@mnrt=Q1>j3XYg_rQx=N($Nk9{=cu62~d!}{GHmr(6>3hGQ` zPw~1XaAfSC!K;5Cp|uG5+gp8Z4fa{68~$-C#p@{4t)J#~xI9GbF0k={wUxoE9VXi6 zkXv2`UzkhuTm?A`avbE~oauTJay8^U$cd0cAd?}jV)J+TWK8=Z!mVjV?6A+ma}WPG zN5%Cd)U6rCHJyiOt$~i@HZ%D4d5D&AxW+$#aUQPutp~vOx$vnJd4-q$Uyn@vRyh6w z$lB27xxN6|4f;1iw*G(hbG$ya9tx2dn^v}+nO2YI9xfT>oiIOaJs+}(*woj-R=odz z!1K}f`PT)XhiE+(`iI)%1oK#j^E`02Q0)r$!dCtMzq_IhmxpLQ3ixt;%V<|V57COY ze)#o8vuYn!$QMkL@;eD73gGE(; zeFDc#v30Pg`s*dY`8@hQpI4uUXuS>k*VyB@HP~mNZWwH)c)c8TdGG&o#5r6ZqV*Qo z_|e+R;8i+^Z9lkIw~BA3mE1k-@P7pU@ru`9P-ox&7gXLK6aJ!qxnV*EuRaga`U&ia zkEWH}eIR(y4Z|p(#r8T665mG@uXz7|+TzNu#P!zaAzCY;{}0G!kiSA!fGmo>_Jimy z)KB)y?;)R96mGfC!gCM9O;lVzKwaMN50GIs?N9Rj4Q%|$+RBKlyJ!HvZ86vtZcQs< zhke2S6Y!7qacx@{$JyT>5L7$v0sn1V~Y*0?6XieTxuiFEAZfR`u?V-`w3p#)_{!- zt*s1RWx~t;(uVfrd@`+~nA@Q+r!PJsWvMAxD8dk}3K1J5nPt2~6eTKYUh8|L@U zM;nv2zdJmP2bPNRl#Ew5@a9G5ui~{GaJGxS&%X}&JVe_*upw&)+#2k&P&Zt91I6p# zQMXx|S2f*E@{0NLw6O|5G0ydQh_*J^72ix7xWm5Sj|Kjbiq|7iw{FC1IuFrS47|M+ zUZQ>aJVfi4;Oi;Ky%5}QTQ7v10y$iC7wRY5(R7G#Y-86p*&_1X!=-<9d^4`6L0q>^ z^p^qnIdOPDW0g#r{apSSX)~w|9{$` zwUxoEOt&qsxL3D{Z>Ejh-DP#C8!r2A#p^q$J2L7oa{h^Sg!lia9jNf)=PY-x9>2TK zL$qOj?|c;Q9(Q;cKmKWdzmC#|e${qbdL5(hstDl`9u`ZRfpOd^6+@ z`+|?>WtMwY@j4F2y%Y1AdJm#~dEi}bb+dSl^AGLB6dw(_YhT;pp?@vEr{Z-I@V-p* z+CCCEH!T1s;&m)+%i00Ard{rJ)D4#(^t=KeKCA0M#H$*RBzVR8{j|FjezLvV0m=NC zIQOq1??YaMJP7#@=AM0!BFG*PnVO5C-}{sP;$H2zHSLHU_E~uD;qou3xME)3Zh!yR z_Lo%tp?yE-JR~Qm@(&S9asHvb9(IId(~j7+%bGcL!xeT{ah-*_)iUCW_5W#4E&wNr zYZvtE?Qz_i_AdK3b;A|L>oqXpnZyq*euxejw{+D~;jxL&TD@km(#vh_(@)6Ktf(| zuXetfc5)}zF6xFWKBIWWI##>={a?##D*w=a0q}lScu8L4{6jnD*Um@NPVU^gJaogA z#wcDtMBS_mUa!rC)8q9(j7Rcuz$>oSh>v@<GKcm-@=agXxbUOFC5+qxp3tj{rJ6OdDLAI+4JMf zcC7zTUoHAR9%sfl>@FM+bzmF=3S~8?LgQ;&&(DeHhvE{C2DYoUNnp^ZE68h>ne5d!#*%TZ4TT>V~T{cz%HopVRyf zmxt(BA2xQfwxr$0&uNjDZKZ;|ZU+(H47tNT3w6U)9#p)xqi#erE=uPiIz~fhcQKph z)#o8PaBXltnhtQ+Av)9zSB>&6m>+dag)AT0Q@mn6K7HTl`+Qz~9-^ZO`g_~sxHZ^k zp>DWpjpB88)an1n=UT#Wd5Dez*eJHPGI*824zGtDD?*k)+xQ7G7xEgO>%RkX735sV z33%53DabXD^C2=X6~q7QC*wK*5pGQfV>e)p^4!B!?^SV~gSyS5xTfhf%(<+p6I;Lt`hxav{aDSvmxS}=^%G!JNzEt->G=L z8+GjwujxEM2lAQIrzpIHzdjGpaV_kKkHVc?%c&c#7Omrw*C!!UBYUd9Tne0nqVMzj zi_Zge{1^Jy+T*x2*k_?`xLS$g6=R5wy!ZckMHwy+&~Ynl$XG6;zxX^r$0M*SzL^ek z_lU!v4gA{_ufL+szW*<%Y!``k^dRtruZ(u&^8g*6!jAYT+{rbZy5V1<^+xd8iTp3x ztSt$g=YVrc^nE_BJ`d1wD)f(lOoMbm#zV$H+>)+XSV*62uRlOOwf4E?J`2x1{7a#V zE5;BVdA~nEhSjt?$@90cA?rUGadkI7;CJ#~E!>(8#18v{e;)8}_Hpf8569Wx9}v|1 zxOQS3H~liJn-N#P?%%m`?4ylc=W-73vRt@&v@XWDj>2*AJk0l(&Siij{U8%3x(;>z z6*gA3wz)OfXQ6Jmdh~zO>Hl(&5$XH3nsz66?OYQ!ZnL&Bc=dUJ&dsfD9%#rN_F1SK zu717Zbt3%yHM$O^^8lR~&rHA9>Sp-s^8lT@07HDV+;#5g@b1lpYpmtk5qa%_EE(BT zyyE@;>C&e&abjNgh5jy9pIg%@_j>AvYefHFo4oD_$$S5wEoZnqK<8e-e=a(&{Oh|+ zdwC!0#J$q_W;($g_F1SKu5q>E^(fTY_x}Yo)m}@W^P0j-T;F{jpz|-V6Cy_QAzwkB zhG34;;nse{!b19_zXw8uV~L&IlX&jonyah0o{r<(-Ehsz zRa|dDo&Eg*#x

=sW><-&x&^cI@*2otMCl_-H!G-T4j=>!l-CRlGicx_I27`pY@M z`E_`lnAhu}e~CSgThn>H!@>M&N0C%no!1M-nJ4l*EO9G``VkEWB{J>l?> zzg;Vu=kq#*zSMbodOf4_QQ)ko{L056vBY@;@~k~hFyC-ED+1>fzn%bm_^fzMoN)&J ztH57V;mbNvtYvG6k9)QA&2*AGxrb9XTm_}6y7PSiOM$32kY*Z08LbOAVy*RBB17Rh1U8tk)BH~j0#9;d4q zI9~~ljR)pYo%;R%$YV7?(SCO=0h`+jke!bvd6oeRchETz37<;f=|KYqyF22|w0?-8~jyH{x|y*b=(9 zHC?+pyL-Uy9N%7n2Ol%qs~V6b@V5Z|1cjgE(GEyB-|c(|avPqt>xWE&jDu_o*$9Gl zz@DYV#zOgI9C5F9T$(P#3i~WP_i*i>R2(rc?pijEV=52OwLf%9fH6y1-r6;SR4a7p~Kyc)b#J#p&x%*S~->bpbdLuXwHjSS;L{uG8$_ z)D71;QSo{>>JH4{RSifIyq*mFgRQMBUS&W+UN3=&Z>Edf$vvF9;W|GkUSC1oK+J0@ z572cX@QzS;NnYbTKo{oM&PUTl?(TQ~9+3;zZC1Q~gt~ub@Om9^j$Z%{c;$7VYahs_ zkToF7LoomA{08!Y=q}Vx^7=eP<{8{_pM~chu6u%t>;0&^BqOeBK$M8hKT=#n)*KY9Ab#@%rR34z~E#O_C@MQkru0uW#(Dfbch>xa= zvHQ~MP&Zt!$&WL;8H+0;dw!hRh4Jr!mq*{n>liT(y9@8X=#mClEZlORg}UK-$N6z4 z@Zocs*WvO2UBAJ`jbhC5D&x!uUn+>dH0+9RhTLJFg}UK--}-T8_vSe6m5A5$`hPdp z{|~%f%v!tzuYUc%dt~gRA$Q%YIXpbCvVOEKkMTnHPQd#pvgdj2UIjS!Mc?Q1>ev6f zaeo9B3%3UQEYuCxKgRP4eE6K^b-4BaZmjWi;Rbc8y-vk(%SZMU zuUP*-@b&2Xd|v(fe|Hn~_qNAzYp~Bk-Ef1W6tBCZPOtyFmN(q`e>c|u50v$+3|{^E zf7i!o7q92c5Y}af?u1+ixgci-FfSRv9Dm?G$W4%oAg4l(u;=&td@!!KS37P^H)H44 z|8ef&24AYUVqV;BfB%)-12(f9dr_3r_69|!%z>~Y*0?6Xie-0%n$SFHbc>-B#Z*WuRxyRrU1 z!4zYmZbhq&yv7T*8II5O+~|DHvl zyS?z0?l(RU(6fs5od?<&_Q<`2y5S~ezTfnW#&J(Z_Pl>R%K~TT===PBBkSlK7xkJpLa+7CY=Z9!TQUL0;?-{iGJhr06k-49}T(dk!v}1!%d?+A^S})B#7)OUUvXa zS@eBAul{|2p8cRd)*i>L!9ELh!%YuXykh*-llT7sdBs)J-XyQ!WrobBGkA3knml$u z#5dCe?yxWT4Z#0E@p?4s?EeE4RNL=WKk31GzzosN;ML~=y1znvo`zst(0vmGm6EYuCRc;2rk^k59pbC0^d zC(bwn|25dS+S-!#BkOOmmaQTFXAtqt^pHErbx}9ma$CQi(7O!kZe@PO@r3hF`1>*N zZdQ0nUgJDK&wSVsAC2YiXRAZqaLbE4uf1H;eK5nXAAobm0&pC!y-PxWzCDgxgMAk2 zhFdNj2eU`zi8klH5dl!d|hpeqEUS(hcUVC}37T*lH!@l4@lnb{SrFh*7$GsQx znp*eoMLuZ8QwlH1YrO8?yJ763A$Ps&IJ~ETcfR7a1bAPkdF}lxa9&&hPQ>eOu)U!@ zj$6~ao5Oh#I8Sn&AW2T`|79M@DHpm#iU=E_;x`&lxsaUP(z z5q5-Q(+mH4Ypf1+!>!LzaRmpxt7pWu5;(H1CG9mICyHwi^c$^hZcT5G!}$_8kEyuU zpspYzu4+J(h-)YCr5|MV7a0(dSBwvwZ>E>r&2acX=fY8&DPGS(-Ci-TsXRdMv|MpG`-|b#zE8#N1ds7y$W?D8NB`*IDcFKPQ)v6^T1-^*7Tlk|E6v@ z>S4v}5vZGy!K)gOBzVR1RR=9^ZDsK)0}}Fzd$se;^pd+v9scsUaP-EC*H=+D81tIS z1N2@5JXy!f;x*0#^gaqZ;-l#$cMmwc)qr=J;&m?S4$k29df>=&K-oCpmDhpZDUdcu z8Dw9`W{@=@%Lyk7^^?550D07+aLaubo_jd@0TtH=Pr0KK?w9VB-x!IOEJyU+VPK=1dkBR-m5 z#_lVJw>9ui_T%^7d8oT8I)6Ve>-`)!J4D~d=Z0J_~ij?f#>9-2-*or+FPN5739W95mV5%4nb4*a}_;`&NQr z4YBtZ$S06Da%M8dUXxc8-G%ze{&6ToxHWx@-Juqd=N@jqx{B+?sM{inYdR0m*9U(O zlCw?s56J`2-^oklM*LKp8}ZS*IkWe*IkV4L{H`bRAba9j&b?;gyS<0?*z^@cuM+y_ zU<q}YJn9Zjx2xgu5PfIEhKxrt+SOaEI#@ueYP_nl!J&)!`$L^7j=zul-A*?&65obRMGbCE#6abu-$L&qMV620P-T zaQCCb!@A4gqjgU3+P@l(yD_q-czqu@w?yCP^XlJ2=(`O1Sbyp}64DKs0NEMh#uj2> zA${UH)X#hKZ`MAy+-Kprhkw6H#q~!V_i8$>YPt_Tz5o3qU_;tVMqHh9#OHNbxHXI& z_67f*T)5+(R9v^kanD3?b^K{OjLQ#_+*C$feg2`JnBt?2UBAlE5Gw3Ont9(DHpdqL&6ClSY;fcLJ|6}-ea*XJMlF~4^{ zTJHK?UI4n`PSadFBCojDpwHNnz`^?eK_5ro=kx0G5B*ipm$d_K4fa{68}1bSe{K4| zA4LEDuNyI{>2}i3a@hD*;U~spTS^7(PPewXZ~DpIbX!H;@E?Cvyq<-+ZKL)o=b!Mm zH5bmbsxGgc;MM0J`Zs}{)gk20piRC5c^>khQ(l-G`ir%A$Fan2wgu$5hyR$Y;)?MA z`iw0JKXKokIU@Q#KdwIi(0{7M;(>xG;|c19|2WTIhx%uuKJWd1yRtgW|7GsSI`_lna?&+5MEEoJ^+=KfECACG_0U*hL~#ZQX@`~kKb z@y+yuJM6PiH{7MjuVeJ{o^F5t*YSk&Pxy;yNzus;%Zz7@U%3ZFa= zUYEpoL#%wplC&_F1SK?(&uA7kKbJgI_f; zN#L&n8zt73;3xUr+Sbso4Itu+^&R^x)D6cLdVUAW;s0;UM_PVUd58hD^O-ePH_P8R z4>7O<@We;kHV0%%LEUidea>ID+o`~NG2LzlwgOJ`0&pT;C&9)J_Bd|Mz$E)Ob;Ge= zDqcsUZi5V7)xaddE1v(G*{krAyxM`u{FylSmm!bgnY$AqlOe5;Qpi4#ogl7{i>2TB zlW`q@2)Bl@!#)eoJ>0cG#dQwqM#gbX#{);IRYIA*`A#g_UsJr&T$HLRO4!*&2;(xC$(=o5oepm!(qxjh8> zZz;{_Px^ZpL}F~)&VbxYc<$k@_o{Yv0gl@=qg~B_pEJc^rk_!}I?iJ8K*2oD>QFb_ z^$XRmF#a3Jd;ZV%95paYw5y|mAJ1D;*FzbY(a*CX;+q*@>|{<$-Eg;wDz0~7aQDwtTt7rz z-t&K!VKp#I@QiuLOyMspt}-wK{vdpH+?oNz4*P=t-(0xIcpuln^>CbhKFy)##dQ#Q zznLBsAcHH%J{rbua5;yE=jr#j%a3;lN8z|9Z5{0S^@Kr;!)HDkeIL&w z+e;Y0jGPoveJg@L&yc^+51@Y0IoNtEQ zVV{M%;kf<$cz19j{QNb#4yE%RgPTC-bup{f{~VsrdkpRZ4Dr#ByTKhD9-gNk7v(1~ zZWyeAEE(BTylxL18OLVC&%X~bxG(f~vHIK^?6Xie95+|-x+CiJ`~UikrMo8Mx)*GG zZfyyEg4b=Og1q8h?R+!j4*M+B4fotf@p=^M){A&e=RpQBew+Edm`(HQ^B{wrup>SS zcP$PN&$I9OU)5eu$8qs|LGjuM99dV(;MM0r2LBEHPHUT6gMAk2hI@Xfcx^#ldAhw0 zmj@Xf%!RWSx3)5P-Nsh%Iye}j9nMF70OOO%?GRiSCy$5V+BkWu+=zJ_Vtnxd_{_kaFmTyd`+6mHERV>icI<++D@?WN*+3+g6DaZTqz22X&$%g7m}s|Uq5Gf3{_ z9!}kGpWQvLLnBdV-~Sg>4(Ag0v$??AS>Yw_n?4UQ#I`6tnn7~+lhvVaxKEVN;xY3e z4@CA9uee^#8W(+^&#SDX^S(K>8pO@FiHUs{>W2Hg?c+C844ki=JzhVKh4ew{AVm<& zX9l-{Y$(Sp)KA9aCrIA!50G&+{ZH^dg!%uhiSGPA0w0O{jZFV7ADI6;t_@>3B=;`r zhWqZS;=Cu0v%fzesQGao!u)?$nZirN+2DYE4Z^=}KSNu+TScdu-NNDf=4^u7ku2SoiAnx zTn!2L)D8FB#q;>^d8mu$+v)cphV}N{$qq!iA!N?XJf%YZD-GJ4b6@AphP>u`OZ4hel2(jUVR>7 z2=k-CZy*>8488<;2yz?bO3_`YpY#{=d&jYj-Oy?)ne~r36-HzjmBY*sLaOhMeYPy|_>&3u7Q{gB2i%hp|f5pAp z`DTW$#^1L%{4;am_?@D-!mp)rBPxE)jrg(>$Gj5RRsP-xybGi6^ZoUCh@nTIFFu+f za(BPOyAXI${+IpbBgpZQJ%xij?JQXz$Y?+QJ&2*_q5p{0=hk4Kg}UMRmldz~qwbb8 zuWGuR5U`1%HOwucSrPn z%qy~sVg*lUznvG-nr#)67y?A`bKJTvE>IrpBs3;%?7KA+ipXXniG zd!FAj{meNxBPnwmBFQW3kExk;cxIf8N?8=zWyyNTwYHfO_7q54{HMX6k>vGHqk?re zcWpo}^82BZb-{aC%cj^H*VhupVrQcf?n2JL`8T8;;y5<`sNw&gC^z#~f9(HH{U-W?4$n48rnmD$ClL=?Aow&5-)aSnX^xCC6%7@}z7yYDtpUVMB(G9yKrzugssy*YWT& zbNwAo1{HJVqbWevP`Y`^Nxba^+;cM)geG;GXzkCSz zjMZxAmwqY5vvxB6JKIbN<9~@8|0x?D&D>6|)biBNqX+i0^>c4JQ~kf!9+!Z3cu=rs zR9`-g@kR_d+7c^v$XIM`G$q2_XR3>o4UgG2?oY>UM_$VKU&8obeiS&jIK8rPqW*N8 z)Hyf)3npm^QZ_v1aIZi8jO*O^pQEuOHsM#s|MI_pPrbA2h(sv``DIGb?e`B7pCc|I zE+;Z4-DzFomPGaeYJaVlu9`paJnq*SZq2w&H7!`8dw9$(UcdACz@tVDDIPLxL@)mI z+Dk6-?H%_k%A6h){P7(ApXqmO?W6Y@7&RFwC-r$;?+n*Qd^nE&iXbw=WBbSLa~$hm z{I4N__j|5A7re3g@NCo3f`Yf7VoK6t@25E;BRuwR4o|N81M%0ke~&$uu|PeY&|@F; zC_|5N&d>kJDkU%?cbLkSlo`kVKWPb4Hazy#KzCk$aqo-ZeGP}4jk&bC`A$cF+^*#5l+V)>+o6c9`_fI?L9tmCp z{e-lqEdN@(EWZD$m?Fqx|JC6&fY;{njeX;WW%He}AeZk`(W4DLqW;630cIHa!0LEPtO9thxF5!D>I=h`&qK-#Qab z@Gs;49YMkGPja~a_@UbNw75?ywqRKu7Ry&H8y>$j9zW0rPFBKh)}Q6~gMV~BeD*xV z?l*}~DyDpzaj!Uh<`u<aV?TRog8vDTHbJnu*uGlI zhQ-nThg`>=*SN(iVgGyJzXX22eE5AV{!hsL#NmrB-|BZM8;;q~vwx}RuoC!RfxiU& zzWMN(7-HA>LgfDB@X=*_fx}+{{#XzHTdrHW;`rmcf&UTsw1{;6QB3gvpgIVs>N38E z!~Y2Umt%bNf}54V-xT~W!QUny{vP@ssB!F_mV8hAh$waOB;qKdJIk!vtg1g^|9;AW zAXqN;QZUgy{PRAZ{c>%=O4#2Q`+vrM){g1??`ioTraD-B(Pgm1{~7!XJ^a1M>#-8} z1B0-l0Q_$G@G(?u`V-O4CFIkLKg!}$HvEhGJ!rjdFnN2e1pa97H)6c|E+0M{DuRC| z@lT3rbvf1HZv_4cp8ZF0-QbnLKMDM;!KZC2|I6cfmF=~9^;G+IMHDx@Tc)~y9^(XjnkgzkOu@3GOO5k6LjDFx3Is9n-sihRd*0WoXYi%>* zujV`RP=b^VPu$L1e|}Y5Jh0&qY zaA&I#4#(f`aG8IfxX_!&abE}iH6-l27rY|y?!Z2O-kiaU=W$w}n6rT?!D2tB-$h1v z;=kj06nelxHqRLga^_Lv*-x%G20b|2ru8YBM@4!FjM)1&(b{OnzpQD=k+R`QgREV++(6K$2X z|2X%2h%LMd{t6%4f^E4rrL6x+OAuSalP7xX|1R29DeM1=3DmDEo&8aNjs5*b4jQS; zBf;C1XgOD3mRc&LY^OX)`|Dv*0^9=YOJk;{HRvL#pyh9`oQ4NvJ8_ru^} zW42!-4Rh;NDf|Bwjo>eI_@Bpql~Rf#_?+8twwTiWHEr=5!Czp{gQ{KJcf9`5V4cO( z@zMoaI?+Fs4gjw$C>YL;T2{Y5Fw;2+-qA#Bqt>a?Q7TKyhNo^D_xq(K_&4P}{iW=q zRdj%ZFH&$a{eCI?{a{J3m?t`%4sb@q{XY0`kj1Oh*fp1=o$UWtTmk+j4nOYqDWw?N zAC;bmTx**tW&fYF1SuPydaKv(f6@7U`qHy0b3N^|$l=BP&_KT*Dy;;=+GvEk(#a0* z`XD^*fVdwjrHz&jO{p)` zbPrE^De8Bar`YylegC~xE73n(O_@iqw`VTj2OV9M*-tK|Uv(TC_1#?#k8|~>7khqv zlj}-S{CYb$Pl2<0I!?x~+z$Xtf_$1%yJs(D!_(b+RJ6aki@fWy{pvJ!4JKhHdRDvw z{$9C$rIZ4y+*gomZ8N2eC#A1wmXr-o|2pE8eU#5ejOt&UX){Hqoh5SPd12{`;IaNa zB&x^J{Imbak%@kYb)U1*lnQt6IlLu7_}3|MKU7vg-c2dIz5~t&;6(K`i4*rj?9G>c zq_XAHlz!!KJ^<$yuOE7kyyQARqp_nkY3JwQ{|Efz9IsJ7q@@%?`=PSck!x);rL1>J zOOUeR8JkD_kXK*by??pL=e11Ad>0f9-NNBT_Oiw7^I9fjv9-|%cV+a`1SuPy(cQW1}g9yRtv3E>bo;vpwzy%8JP=Na2nzs1d*FCGJ z*AFnS8#H9-sDUFQRz+^y50o7N-p)b6UNWzf^~*9h{{c^KDQD`eNEcl81Dvf!IXqQW z5*Z=C2eXN$q%K`Z?32RpiQx4HPv(2+c((3Fc(sZtDT~egn;H~*i4%ynpgKk+$`*q10+%vs9*ta_~4KY}%fXgM}z ztp7<%5Zyz5yFz=7U)+5q)^lraeiH93+KBbq(!l)lwcu*GIAM1yWd~Bf2k?L4|Kp^; zGi^x<3O@Js%Pi;Cr&maZ$_UTCD6l z$NkQC#5ev}b92t?4Bj^|Rp^w;H~aLJ#kA)yo&Cx7)jOwsy$Yta*>d`V!!HKE!)ssP zaovR}d_M!;$>2#pncKbuFGIKb_g&uvNn z2R)*G)Efukn^NG2AHO788%^1Vnid75YUZz#`aNMwFs;p|44D&b4<<6gbLV;Wn|+D0$8-6fAi7QgZxmY74kpSN`yJm2`S2qL zX#cX1>zS9A%^bcbCmg7gd1<4(t~wlBXBC}Q7<8Jo<6 z(R?p<_zS?lIN830|C;WB*=I++CY|5oz_n{R>sQ?e@^OoG-+sba#TG$UhqE2-bwS8G zE;iDX=*K*4LXrC+1R07FqU_n*gxzO=f4i2>hp+qg6DpBARtbIs2>Ze~ja^Y%AhO;t$x~^`5IKoz9$(dONNTImjp*hmLCy z`Tu?UtpIak|GUHoo&Cbazx2E49$w)6P9wZfH{1ikD^mZTzPqcf@QZ_7c=Ov=~gp7wZ)b)MZt-fjV$%&l*tJ+-iE#G?H zI)Tf8=kjTH6PTk+ka^_Z#6N&9oY3ATG7nniL9k9F+PfC=X(kpcs@M>Y>lfc&gcp33 zHty!(|5$kVjkQ4QT?!AJSh7L%xPW+~Caq5A=y#D3j$7dAQOtG2)5hOCdYpkCJ6o81 zdi1v0wmwv=F7h9%(^SnA8R7V~JUz}Kzc_6i&ZEaf^pH&&LOwnE*lerEY~)w#KjhO) zY|-x`BOHIarw7j|OgtxTJj|m<6M7tAf%55Lr_@{{ez}r3+vy=XUFP)QocZ`CJv~~; zo0`@y<jdHu47RnzLh z{AeO`Xo7s2i4W;_kr9^8^z^ueyvtTX59WDQ_S{TfJu=fU@ykm@doMvgB`rZ@gr#45 zdOSqlEi0kNbI3R)SiLUlzjgn?_Fvq(%~=mkr2ldp7#R~L+A&;Ygk|I7{f9~I&;y2tD8=XS|3_K$V0Z?Auq3 zLyuSG|Iz-QZ#RhW&hJr1HtL?jB)9KR*>J)J$@P(pC$j$_`xI42rLR9HiO*~wV{yIt zsZ&j+9__{vgcN7geNRUr6 z$&T4lHk|N=hrcm-tLOC3`SH7h-_|Lf1DrxK=7~X6n}TcKNY#`i4x?~ zOgcfoOWANzHxIu*d3|!)dw%>P@NZUG`TVczgNaWg_gdoJMD7t!;@;k*<-}itZd2`? z!3tRwf5qS9h^MM>`84h~_(b=RbY^}GFZgC9>^}$l|Iw-ax;~gxt2)SqR+kDbBW1%$ zk9+v%lYhcW;7cmLO%r$-8>^737`268O!?c$Rr`ch~=V z^K~jsG!`}>*xUJBX%{t@I_ z8x6k=XC~RRa8fp$G98o1^7Qwd|Eu~~ZO9qtBfg{cf%5$dnC|=^ zpJvkY&i;?Vzd0V~(F<!{qkez8Li*HAAfuZ#Te^?LaBae)B3`8#D zowMCYnjQ^x1i0)xU|KvGX=_jgQr5~6}Kft}dw0(lfte>iP z4GIoLh|V{^()+5GUlq+C!7UNd`Gg1;y{b+J_Z@KQi&Am_3hv;bVC0yz`pZMx zB3*DN5Uq`7GGjMs2~t+}4cC{1@|AerwYL(M;FtS<)mDFdeWD)IlZha~t0!99%w*Q? zq$Nn%5S#Mg_1ar5O5oK{hUb|}7N^-ac;rASAb4|#)+RHV{bq-mN@|@r24$s~Xw)NGX9@g^~ zleYnby@$#4F*B|vQV(Zv?xA@J@oB|gb$`U(#YD@g_HmORP&m;&tXa*j2etp>USa&Z zgl+}Fs_0n!D2q|a5%?Wv%ABQ>mDH97T+G~?=fa)V}j%1KLh@F z@Skz`_FR@Lr5M()@2hN!Pn(V&nHZNekJT(4!*zMP2$@Q3As~NNAA}SA6-aGkg{RzL=XQz zqQi>gPZ1fM=RWKSq)}(5(tk2GYS4ZrSxD& z!E^7$_4|b>>}T?9P{EG)MC(D;BV^i<9UOWQV{7Uc<+8>i<$CQzK?bI4}-rF&#O#17rdveShY7Ezg0`^m;{e` zr~91(i(TpPo&xVnJHDx2W4Z3+m9Uq7t@@Sx_}VcEe!J=*7g}9f9X{*fX-9ha)Z-~* zR|0$4v%rNDf4?f_@}FJ^*iu3b9i!&Qui@*_ND!Y)So?Uw$7)fh8f$; zRD(Z5hr3x2PVZ&c?JL6T)B(eh<30&?E*X-co z+HLqRGqt;>B~xUC&Fen(aj%t_I|3*-Sit) z#DT+6d<+?wn4eGO`M;X|*&n$hr(Y^!9Ml(NNynbS@^Q4vM=aK>1-Kh1o%d}HQUnSL)`hsgVrYdB|q$US-NlnIC6 zFs_0n!D5beI0M1?yTg&|P9z?g)&FN0vl9+~zA=^YzveLT7diZRU7)2DMda3~Y)KmS z8_m>m&5^QU%Q|*l;QAYRo+|chpCJPic$2|9Qp?)@FrKGcEoH(Xc(aK$dY#2?ad=09 zS8nHtdR;l!Wsmor**hKlKX-yJ6Ar;=-whokSY0mF?@~5wdC$XV4L-GeCHTG={J*NK zbo-?(3I5GQxBsuY-0bk#->z%bijZh$%nNH8t+x62j)p1WyIgp-9Gj`^-IJCeGQ!r6vT=uu zw4HXJL2^+7m*@X$+T_3d{}slyczlfOS2Rx9%e20ibKl6>YIujLAuT~9p}aYOBn z@O$Urm#<41*7=9b5xu~V=RbmPU+^yWcF)+TeY1Nvsgw=d-tziwsSn5H_M7EffU^Lc zjyyQ7-!9)-vBVaOxwCxLvf-?a;(i-^Y))y%-V5G+p38e6gXg#pneXtE{kCmNVkcv; zv(1$EpQZ}6RN!)Lt zhbiBACF~sp{vwr?j_>;Ia@s9ANU*vbt>2|=IJ?NhA40x+FL34#M5czM`1=U(IjbW< z>s4~x>Rs&m?ebFO9%Kcd^%ROFveA z0`UeS<74>@;(X$!!~)`*M9wml-^-k2Un0-a@LSMk^2f}jwp4xpyFXG7>WG$mQ$AVK zmWLODaLyK9fAW>|V?##il)<4U>N)*h%^Nl&pWXhrQO+FDac;_+_)b4S5ETAA|sshaVNN0<77Ge|25HmKpsCQ`t92? zHkxwIsg&C`Dl)=$_uk?a87Iqc0{2VL-ekXR>sQooi+>-=*l5b{*0dBB8DaZc04>!-|d^-T%<&uB#mY2t^kuylssTFI2X>B&bX~k*|pYd2tCwgGQpKD-Ru zYHtN=b1)^yry(stWQ6nPJ3Rb?9&nMxcWi+w;`3d>zDDhi=y8kVJKpECr36LfGT(DH znu^W%-d!@ZY}m27-Dms7-H#Q2R8Hc#*1y5`dFgytpm(iqqUQM7X-lTy_El`bvO3r@ zQa0?Uwtm*@x|6@*O4$7e@b?k1`S2My1%Dv1uU=+#IZ(e#*|5X=T|VB$1}7_lzaRJm zR91F9clOhJ3;yA%gIs8JIo#p14{+g7&;A3+_l|Su4oGKy9|rz#{60Ue{$=hID46QO zI=kXPO=_L4I9tDqjPSx6uEy#x#*LNMKmr;kdBeJ(yc@~j1 zM`aO_^9WN(Pn|%VM(iNczfb+vs`@|qE4*`Wyke}gS8Si|>>Z80?|JR*Z1N7z^}Ay* zx4lh(2cG9Hy3*CVM0=wYFk=6drO0J}wfuW*lW}Au|67;2$f?}N{%5CFnklk2Js7T} z&In)6QvP(x^E}DqE4Uv{pVMg&`!6F}ADfC+zF(vzMECHb!O8Y6{Xr#u7(Ac$zA#UF zpNHM2TGXt5omwhvx%PguV#|eAhwB~gso;9=i$x!NvJ$*s1O9oP;k)+!0CL^>nom=4 zufsnt2ru^D7h7>Xc^9n&{@vi)a~CP?UF>)5{b}SrpqTP$DxP-u)SHXF_r;=@sknY6 z@E-@i+SxDjr+6OY`1dBt;{UgZ)^=0zf~KXg$OtcfwUc?wsF8{Byy7*=G4|aQ;9K_p6@cdb+^WUqfPC<2k+BS?>S&?2RU>;8x05{gz&DDn8e= zBt%9y|HhTT{gyJet=RQQ8qaQ`8jY9IzIZ0u3}$~}8oX!DFVPQFu-8$+|0|9n9zvuK zsMw0Q6VZ)d*2-1zS9sYP9P0y9@uQ|KFBb*jCEG;2#QV0D%ztXHu)65FB%Zf=^~_C} zMLu@Gy#&K~GD%Ai8Q~>$b{?tyMHl|A+>tW2udwYaUWbBPY&%xL+l#ohVwlR^G;Q%% z_g}i6U5Bm^9{c~bc1>aN;{6ndSFHC3E2STH`~H>t@%>=Mma^fcL+w6CrXKtl1P8wx zm{Z`nG4$%eQjcH8{o4CfMm}79K7x0Zh^-O~?@uwLB}m!u(&f(y zgUkK@+Qlj(AFkf7t2`-Vqy9DlX^XoU+~=}zhuYsUkl#CKWPHlhd*9x_fctExxO(5N z@`8+w`i_3m7Wdg8ylm4f++*$g{KuUG?$vp4+5fM7&EY23n;HMQTCDT5$~N$=t@_S* z(iWfo@3N!pd?E5Pzab#+m)G~uH)1PxuOk=x{a58w@c$jGbtz|)v>kmUyD=PB(TSbB zWM~9Q`;!7PUzk`*Y#??J=}RUuK1|%4xOUKOxBnmg#Ff}@IX5x~th~(G|8MO7EZ9s_ z^s$wT=}&B3Oxnx-f9*%uduAv0MpMKd$YE@*WDZ4;Pf1G<8R3H8IXt*{n^E{5~(=&VtUYSodmPF!X^Z#k zAiQF8kN-hj_flT|odvo4SHWA|PUu5c-u}iNTbBN&iZP{%v7%}hVhHB4^mkRP|LgVvkH(X?y>l8;-?k-qBZ<~VQ-zP+Gs+?( z{Cm&X|Fv6^w`M2)R|``7e;E33zkSE6I`#iRwM6tefoN^kXIV*G`?>G__t{DQ<=tjg zcQF=y7ntg2^6*~_KKl_n9`5jU-t6_e-fJnO{a5{sI8rf9)v0_x*Wt4taph)qUMl-< zRSy&GJSfTknc$74pMN(mUNqY1_|9{+f+@jbPjz_g2V6PC;fY@75>H6wUo8;k{eHM= z5_%M)$20PO)@3?x_3fsB$Yp-vY&2EXd~bI6@OI_3ZrQy+=PLrUpBo=j>w6=( zr>YE#n?24AV?i#smn*hhXmyycWu$C)<)?O>)9aeapSluuUkJXx9?!+s`E%8+s)NNB zT^2fg*5g-=@bKr8*Sr$=*MaY^$8+&@9$ocMT6`tJWAn)rb=xU=2XX}2$cjPUBMy!!q#*Jb<~k2h7U|Lb^9`Hr;UJb20a z{;6V$trq)J`KmI)tA}~@o&Acce|pbZdR13Vknv=xrw8|&>Sm+IkUaIBdz3o9)FYR9 zWEJysdA3KME2?^x==xICW>x)x@9J(~xqXPLFG*W0(LKC+VOD#iJ@R`IX209@qV(~F z`~P+Gt&r4t<#5^?{Z;i%;65z91VQxJl-NyEs#CRHD~qh~>M!E@hkmB&Q}21tF8okk zh(1@V-1PQ8+^%1%w^tqHLaR%6EhA;aYmV^nMfbpa&a*50ZNTTAgM>VMX#1<~i`?z? zGWj&sJ@vbk4X?S=!|zVs2Hx|XUE%)$e7nDu4_}}2uO5ipz7Ah>Ind#AZs*#qJ^Y^J zb@!g@>aS3XU3k;7*_eeGlq|3LD3dN%;N!XF0yb1EyJ z{e89morK)cdYycl>M;(V_kvvej)z}F-hnHD|0nR>TrrRT^*MW<4KmdyIegJ28h7bO zt{dp#k0GyUCGgJ#|9#%)8jb(i>+7QUCn=>rs@{sY6LBBnA;e>7Z;Od{scx(GkMsjA z#4(nKD*E{9M*S`}gx6i|=37hSezv*}`#!hVQB_vXQnV6j+-5ky9K z-CI_^)(6&5)#>BBV=TFzuAYmGZ_r~|o_bCxmCK%mv&mFn%J=IW{x?B*z59KRU!wVq z^v4g;-#)C@r1rPfya%J6`{%o#=Rh-hurKDhdBi;s-(`s#RmtzLr9 zQ+_X_`gZWv0*|pbb$l&KzBjk}am5r6i~YF6TMN9q;_($d;39Qip%!G%C#&ff>NiA> zGaTR9^GWGH#NOA5)<&I^la?T5!yC3qj&I@*nZH*tube(Keg0nkGG(_43g&FdZ8pMb^@k3BEAYp-`o@@2vn_ckzY9?P9(cb2@3)=cdG)(yZR9Lh4EZ#q zC5VjhhE}hBbH=gy^;Eu{1zGj`Yh>{L^Eo>>zO(0%l+yl#bGy|tPhc)1a|M~7*Yx7k zuIW{oRrUve*RU>h9P7I%NJ|ji!yDZD6r=W4{S3Zd%=7uTbFYyzN@?qdnoTLYdr&a@ zTE~BO`#L<@odiYjcgb+BKCRi&;qM-V3-^!PSIrsdxx~(Y{CQ)|@4)*bcydl5b3ex$ zE3 z)Mx%{2047z#|vLfwlAJb(YdWWKi~Y1Jbd>Dm$|Wo)ba9gyI!j~7F_l&3G!)b>|U#s z4R72c9xu_y)a_;m?kC*1#Oq(^*J`#+sc-E6*PjMnk52IX z{-q5$rHUb+#+~&Q8R1Qv#Qh6;z)33a&VpqBQd5o|=cC6idHhZ(?O$F%?tw(+VKv=} z8xfx*(tc~sB90-xL0m?>hv@E6s>c8AA8FsW5-rF2?g!EmMECHf66^P((%0AEc6S)3j^4_BS ziTwWhuYzvttd}Tn+dKWG^SP;!I_2&MU_*G*J#qh5yAFA0q|~?ju(u*u>xKn+?Tu=i z#d{t(i&YQ#G&Rrbcaag^^qJScai5~**7W+8+Q0Gqe|;l*%y;!IyMG%2j`;fnqP0=q zxl!|u!*2}2n@48#Z*%cC4Ntq z@qE2jWL(Yr?w?V4`bVD=c-P$rk{_AK-23Bu*8WiKCg52vjMOpG5=3Tr%Z`NB4PZ87CblhI3+uv;>h6-uAMm zPbGO{lKVU>q)!>LJ`W12-gWgjzdpL}Q+o+GmJ?Gen3p(xJ`cj%`+54Xj;K8^x$m(; z`p{3;|D-azsz3U^$GVNdp}(qSPEmVrVCtlO{fAGUXQ*Q?$-T2x7o@%3Otd~RoDGt+ z1hFB!{Th#tJIJg2Kk#t_?`tTqCUj9>bYH6WVQ{QZOs!zrzCmP!cWmnE^BQ?q{2%n; z{C~s7tmE15)c*LLJpG=xPo@3ei{M#qw6Cvy(ei|>@Q$egt8;>k1MDHyu0v-_Nc3}z z|GcN8V0X^Ob%`7Gl;R)em5u|$xfxSy+n&e@@3__BG7i)gl6Oa9T+FVnsryKrg$WzB zN3XrQXg_X0srEb7NzAjleJ5X4MtEm;=O59Vc}(q#DdT`>;p|KB!}*Se-58H#-P_qX znYF)ESD;v;gK|$=g2)Q*JTo4j>(~>heLUAMb*ppj9^fwQ5;yXSj)$BvFmNG3xv$$w zzl*H!&P(F)x$Z!&d#!W7q|F!WHbXCdpSw@AF3&eUyM3p+UC_h6J4ikaX$c}Dylb6! zd`3@GSCHnH$Sd%$G@d`zasIF2(4gR;?v9^)?Imj;s_u{ASWb*^Pul8pDEb^3x0kxH z;w2Zs3*Lj)a2B{xy~sD8&f2%CYeSy3-PDQin;q_1;Ffspl`*jHz|QMMYI~iA zUi`k<-ch~C*IwN|Rvq&Ybdn&ShO`8c5#GJTYp>1ZO-l1i54_0u-?T#d=zO}4@!xS_6f+wCo6x7#(}%IJ z?u!3|J~IBd(|%dUb=t3F?R(WR{yT0=oz%@}{BK9EU%dW|@xN|tO1+iwe?GWTd&$?I z39jFtG5*7e1XCwAN8|teApA$4xIe4khP=+l|I~f3IvM}3K`&Oao%UyxmU&PeU zr;q3sjsMr6&qZE;!uVg8HvW6|CF-q=|GZyquNS)LPrUsp(Wib3a4aXL4(>@y5Lw|r zK92j7dhT)7rHudeGXAp;-fKyhxRF=n97VU^EDXBs$llj>Vf!$XSIw2&=Vh}^k*Y7wLa0G)$fUn6t!-UP_kG-M8g`)m z{H%FNzsUH%99*d%S@ZQQ+)TUC_F4_r7?o%0#pbE{U1Wue{@~Ty+2oDL+1JVvox6Wi zKM}pYL$9UiCG#_{-X;r!EA6O-Snc!?-CCSJyk~6DY_HyOUZVbNTW^zc^3+?#t7&!* zGpAq8DzE!m^$U=1xiIx&`vR*6GQvggc=hBe^2X-uYh{T{;f3*H+6F4KD}8hvuD=Z& z%Y~^I%-ftk8wBA$hkE+lP2TLBeXXwbxe0xKwL<#nzE=HWa4aXLUN9FseSU>Lw|V+7 zudcr;XJ4ypeI7)g9acym-PfvTEOwljdcl0n=|jJHf3yx}U0(k$;@vs>T3ze&68iLF zUrW}dS?i3f!n&_j|06h-6N~wy)2A2u)W`fZtj2Xu=IonfiA7 zn5UZt#)SsjSp$364aX9P65l1-`K}fCzy2$D>tUz$i4mJgOAs5v`@i(~VE?V&|DD0q zCZ5Yj!#c=1*ec$Ie{^4~;Wyw|pBVOx3~8&+!9n=I@t!_?$y;sZ{nM~D`mkQ^gO9T3 zwF&2D?Q1nqM;$jt`g+n&&x)i6qR5+$r|qntk6 z*M9Ic=O5AgAY#vyN|I+^tKl&8ID_%%4#$tTUQJpN-*=U9so@00viiV1X$c}LeDF4J ze4a+$4k>;)o@=?k-TR&{aU-wjc-X+)6)q$g<^BTwF0#T0KZ?iahI!=o?c6VE>*R)W z(Q6WVEpmRzH$E4ED?HQ?OH~K?l(Ynq5k53B9-kX7An$}Uzod`P4cz~qRvQ!?xQXM( zTaP9D;#N(HD*DVKT24%ZaBuIeimdRV`CfZ@n!KY^{4xXF>ENcU19NaA&j{{6h}L$a z+*6+jA}f681+Trl#dW84>X+1YV8a4r%|)-RonO5BDA{_k{xJ>Q*J=2Q$hgD&+%(+J znrIPgqG_tvs{JE;JVyM7!dPw|)9+$K`0xQV@cnBVN&)Oc{yJ$CA z>(GW*!LdFu4dVM(oj&mT@U*zSGRL6aq|}QSz-1l22YZ*D&ZoU~lD3b}kY{Z-4dVNc z9WLwfhZn`|m3bufrt^A{+Fn@?OuG%e7#BL7PrG#>?l%pesSfgKTy+o`;UmBI+Uv($ z_iCD7^0Zf;|DU!<<#s+FVjcL)l6e1m+Pai`+?LDyrT$D?Kf{#~Zb(ZIjPQ}M@pwFK z6Rvw}1$paip61qr)0hW1PK?MVZE+t5_stl$k@?fKZYzkp)U$URYb~Ml~@N(lkxw} zpxclQ^W#O`nBpCvm?FqxAD}WtM!5J%hbMaNM*K}|fB$R?XhQz}k<9C+eSjW4o`?OEZR~pRbvAD7c>m-43QN()Qu= zJuroD?oUj!HY=yo-2Dk;gpWqQ!z_H46QlKr@86@r`v$z{^W!D>J`*`^|DR7Y&7B88 zM)>I8J-+`$-eEa>#};Js&HBG_HT3u>g>PHR@;wo`ZogmNSv75<<(snMW9uaOmUoEB z`>o`?H#68rOFPdrjs5XP&YKOoI>&yVfllGOIb*Zsw87yse}8PaSHBl=ot^h2>s1YS z8-jOVe!K+V*C3}^G33+Gr%MnS;bT)hzS$p~HZhBD--2wu=OBYKa)VyT;X5j&&v#AR z3b}2>N+S218fiz3+Y&cWJyz`>X}5P1Eyw!KBGM8>_wccIv;0kcsO-Sst@!)%JpR6& zvfBmS`bYDUxP9@|bc(;90^f3O=*!KtM;-olLHKwN&)>_*E7!cFzZw43xwF{_r;Xb?e9nPC@rK9uA?UeW^Ah#D@i*WVgIAv)FTpo!b1)^y zr=d&JYf2V7+F?OTw|cW-2zh8`E^@Ew)X`i);B8}%JJq%A(@(4IUm$v6Jc z_wC4gd0J-X;hXaijpqg3{>XhR<@*CU|D&@DI~nceaZdei#Ba`K(+H=eE&h4n-xh4C zDaPwY)~5JFgI~X?Q(+_bi1vN5b3El-@J=FH8;#5XNlOqJ;gcUayq^4j4*uOFmv1@r zld%BKB_#CuGqNg!Zu{l-r@sBRpyrR@Ce7UXh2q46H#^|bL*h({0y6Zf|Et+K!3?=Og!W7D`))7JhwgYcR4vijSr z?fbSW>HB7~uEpQ$$i)f%KgI6*gJ90zoxk;Ylm0^nMeET)$$ihJwZXKUn?`)vw1!$M zGQwxBh@bapVy#Mj(BR`WiLV|Ff_da6{=XjoXU%k>_(j&~xq4)(fvi)THYBdC;^kA) z5=3_RjC)U`UblvD+>GI-DC(3yg3_96YCz*5=7VV*?p7Gd*F|5Q>z1W zAbnyJ>%-eWp+8t-(4>T&tp6L|2!dJ1r`Rd;m~6gT|2x}^aN4w+!{`3=vy(l(PsGk| zH8064^IY-QEH*WAc(r&*URnP)?XGg<(=@sDKQh8+Z*q9T3+tAq#QI-(%~)W0jrTp8 zSpV}oS-~vzJO1_g)>2@K++vk23g|n-NK25i;d7fN`Nkh>uhyUO><;SppW$16S2de& z*8h!P2f>V@9Q*CM%;Q_fm!IJAd*U+iONb{E2Q#*;rh2T}KVm;?F2}iP!lzAcKL8uT z=Z^CH-9lc<{zDVNgGx%;lHZ@ix)E>L|N$ z5R`K!BCEdJb(!aH#h(wpwb?WYr}G>>^Zw_1d3-M-??lZ@wy)XXZ4m?&yX3`7^3DE3 z(|na9pQh;=hqncICwhEy|E8%ii*L_@9KIQEn|>Pvm9*C^zFjGBgm2dW&PLP3dXuyS zDH}fjNEYApVI`b(IPl3}_1oWrZ}&S(3BFnXH|-n*=MPV@Khqm1hQ((M?rb(q!s(-$ zCo;kp*75jet%^T1B=A`OH}wXOxlE3K)A}>k|4mP+82L0!uR1)|H!tkx@y+_bDY5>i zKjS@QQIDL%H|u};wBY>lDSZ3=8S8&%qrQW$=|hK4fB3@uEWQ`o_w`jS4a^n)49tR* z_w_Zg{%;x>1SgHjvEQ!Cvg`Mc8JkU$aO&3o$OvEfcg**6)~fhJLxOMC|4l=K;N;4@ zc!~Nwo%Mgyk19q!4QUA?BYZJ>Kbh1+*8fe3^*?-j7G(21o%Mgy5$JJK4&Sa6D9D}8 z`rp}TrnCMhZSju)e|#3-Z`t?b$$Q$a_%xmG>GT6K1{KpUX?@fCq1unx`M9j+BF+VW z`;5&-I3;cIS&zSXkGsFZdUX16=($|;68*_^*8hw-LGk;Y;#tlG?_i>}(a4&Ew8c9a zyiXk->(S}V`5WhC^(R>t23eDN=P-75Pld>l!%oa;L~NJ|hK!k41ojdJT@sUKCWS*oAmdF+09{6CVi*gl#% zo$7yCkNN&*f57=beLVdnhtGKU(mc=q>@QP4G$iGx;(+3sAZ1>)+2-P}iQx(_`zaXcl~LC)1;?`K47qnXa!i?jqO8@}>>avYO(ChxY` z<4wILy&Wy1?BZaxvS*X_^J}a2zH{cS+QMPkMEzk?h%`r zu=9JaeHy$U^Ww#P(=MA2N6uGPj^fMzx>DWu!;(r1DvLwI4zl_t27ZTF> z9SrV|!D?d<$>Ga%A-4&SFBqYypr%Hi9U;{Q{yfpthT`w7h> zi37QxyB?qHbu@pfdaT+%;_tac%dx&&i?jsMJ$(J4EPpc>llO4(ekcj){;sC%W`m4;#%3@jSnNCWyT}ON_@h_ft|WhMR(*>k+S}fV@vE8fZ~BhtL0k0q z8Dc%a5qlRCt&RF_FVYgEZ1~1SS^l1kzgegAek2L${(g|MJ%iw$JyPt?^hR3V;=c~Q zwb?War!Q%q$Ozwf+vEEO@-DXJ5_~@g-k#vG=aa*CT7UXJa$Z+C@@bk`zY#=6_~s@a z-!GB3IEU|y1v%}Teb?#z(Bsk+zWx66YvfuR_1#j8Lu;E9F6@yXkL=doZtG1)5qQaN!oAADgUF;!P=~6|7MKRJdqLpYiH~Kh<|za zmYfsh{F;Px{)@n$90Uu;=HWxuxjz5w(>o4~a6IEYhd&wo^F01pms007B<$t+;zD zE!>xz;k{q6zswhH4bCu_>i;Roq7%63s677H(#|^3hxN7NT+bqsw))Hn!X<7WIphB! z+#{LRaA_6hJAx;zR#&wc9kBrX^}3tv?aKgVAO|pO)WCQw|9)^4K01hpQG0${mc4r z`d#>U%e;8WaqJVtw0MF||3?rR;oHY}cJv)(qw!t#b#xr-H~64lBSwxI zQ9NK+Klx(M6lgoM{_8D2X=sntAX)TcZ`N^PX8fdS!4%oyJELrW-iQ_#T zH#45KY@4ywNS{Sog2)Kpsqy+V)*>@XV&2m%N$byAwnEmwRHiq7$}Vm5)!tn*HtN~W zmR&VZWQ6Z5%Noz{lbjRfHxnhK`k`ef@Rw@7H=pqFduRNh`0NKb4vf_87PlXOjPT!m z;_=8 zJtE^~3+w5t<`dEJD)O$pi+ClG@p+X5;r}9{ePGnb*E;-Pga1Xaxu#e@wLC{W!4jVE z|CQkF&=sB=dc@v;5O37$xs^6>sG zWoZ`@6hG>Jq>~;|d~nf_!}?`vJoRekIvLxIa7$W($Ou1JJ?`&j_TswdG%qo~;e1o* z_7gkBi~75nTO-HXXrxagZSm-*KiI?T?+)O)a}&JhT9DG;&E)(}v%S}A^@;ksWNB-N z*uP80W<8rp+Uj!>`gA1E?Q&LEe>YXmdtNz9`B%35b~m#J_-9%1dH6pl!9RVM)x{A8=2`uoj)U2Y7D6))`)g|KliQZ8S6Cc;;~q?}8v)y1Bg&hF|t$0qh*+MdGyhvoi`>daFqTW2-S+A;;QiW{QueIXu?gOTYE}e*<|3hb?C@+RluKe8Z=|2xp97 z47|6kfIRh0@iPA3C1ZmTAGhw}@ZJV*p6CC=q<-Y_e`G<5|66;Y&oWP+T>ndHdx7w~ zZ^mZr(@0AY8R4?kvf3Z~)Bj07DZzBi4Z6!0zdf|>McJ?9zj@o=!3q8k$#7s=;kfk> zEh;j?WkWpv&n0g|%}e490`Eun|Md2!cp3hWLyoo4w8C-gaSo6B{mUkJ{7)wD*LnDl zEJ)-3s34qS&${O8|D?24SolAKXl>R$jkE-j5iWZt$-j&_^ncP%N=WDbRLX9k`T6R9 zV!xr4@!xS^T7~0MEh{p@Pj>S7zmdFtPOe}78UJV4RcWVq8U8zvV{J68!f}Vg+Z?<< zdHml;p7)*uR*vxuF0vqv|626n{JVra{hyS!`BT7P&etk^;LXI#nOFUexDj!Upj*|I zfw}eo;va~=VGn}(f7So;oP_xQTB7A#`##bV#D?&b2eSPCXYD7YAC!>p|0^lGv*xGy z zpKy4b!(V)W}!w{6O`r)Zf@@M7NEc2Z0!pxC4(h>Y;l zUt-?T!?dlN!h38%g7>x^ka4ccO5@#@vf0+|eKNM{-dWo|nkh2E&rV44-bR)@Coa#3 z&t5MN?|Xo6`>!MqeduLI6b~AfRo~l&fp2X$ZE)K**x|EJ{Mk<)?~}-j#<8XG`l@XJ zcvG!GiT0Ji^LRfEIktVsr)fLQ;c+hhKRrF(2a~r?g7<_(IRfSPdu^l9qruZ7s_%X& zo2}>W+WH`$y|XsPoVN2APc9}l5+@V?MSPNYA8YzDSLlEFA@zMc(Q>VOccdkV4dH)U zv;4lB-REoh4}RZ2kKfs^nc*hR>WAn)o3;P&kwrr?!;H4K8t^UmrcHcXh6eqI>gS8BV5_I+Q9-#rU# z>rc*e+uD$Ig{P06Q(=~pu;1pZ{a2xbwb`^?#P_Q-Ph^CjyWiuC)%OVdhL$;-ZT7leI7h@fZ#n!v^E;yn6w0u5q{Cn8|RmiH_hWe%>w6ug#8a8 z%g%#szhlSw?9$c{(dSj7wORMhNLzjWi9YWAS{eQ?viofEEb*M(;s5B|eYUn2!GFw( z&%?jegqVNMPB;#Xa{PhAe+>LjJ^p{@y6c@>pMTE(&0rjq&>3Ea|L@dhx!kk~$KT0U zl@WgV+nE1ZyO4KJ9{wW>()j-hS$3|JkAEqxpi=*5{R$jwvzf(sOWNx5Mi72kYv);< zGBC4-bKP6E*e}voKF9xh6T1^PA^wF}L_CPtVy|0Oe>3&rDb5A|#QsDF^?|*od4CVO z3#MNmXR&^n;r5I3_-A*&KFrz?+pJGa8$Ks3L1ctqK4blpkpDaKmgzP5{IBvO|IgYR znU-TCJ|=DDv#$Rty06lc{~w1Q%kua?(m2Kcv-+aXH=aJZ?N3VE3&j6Jh}K3kYky5! zeV8|Xby{+sE%l>p9r&IP->rH09vFm?`}6SKH^Ddel^q9K$7UU=s)>y7s~h9?H)|4n z{Os)V+TSehN42cw{vYo%`2CIIW%y^_fz1+><5{Qacaaf(72Q`6{-+Ul$-{qSK^p%j zq0dGtGhh3Y()I%3e>~CJY-XLMX~`2A;n#;`@sEGX_zkq`1@Ql19{w+&tgT=9>f;^> z{u%!r2SzxaRimnjjPUCgkNDnIy~0( z-$eIS#Q#4M^UXgZ3)1}mBKp|*bUyz}X-kms{~^)ZtZP`(5=2J$ZJ5PBK|L7(S*9iVMM9YDhB^=wnTV#aax^r|g{?6W(ynCJ8 zrSbf4))(L%)g_+NFL<-pMvk>nIVLSZWQ5;(=jvw5*z`nN`-?4b^e4vK+1-$Jf~Sw2 ze`ncm^HrZMGdAm5cJ`Kqt;|c%L z-_Pz&+=zG{v53fgwT*q0wuQt?iJx0ptK_fnT}QMWtB*-b5F5hpqx&l2|LcjV^AC?f zOGmQ(U4X21tG)7{>;KIBU--E4d)BhO0&~$Zfw_1s;sWktuqQI}dB&OZ*;ii@n5*jp za}EEy<|_E<$6mj}quPM~KSvyHiBI5iE}+Gh zvG1SHi)*`Ll`go8h}LH7^Sd4HRYCZ}&JI`V1AEZ3&q(VJ5*Ddq3B7JduUo8{S|9BG zYc3yhiRiy1Day$OwO!8Sl%@zMK53`sK=rUq7Gp3;X{q(fF0mFLBSH3aCDB zfMYqa+`Ib#$O?aW)AP&ETz7GbUtR|HAuCRQ7a+|qiktMy9PYWpg#_h(juj!Y!XGz` z{W9mbE06IKp`4zv+*^t;x5#>|T62zwP$MJDJfj2YzjjVc-#kXHy=M*C2HI-%OZ~8kL zUU`~twER^)wgKB-Ze~*l=4_)0krDp*fc-syg#0a$|Mm*Vm+ByPGS_gn8Syn~2_hr> z@tgSf2Ih>w&bL$Rfv0h9{hY)7Ja@*_+WS#ff8|Oms_1h7(b}kcV5F@+>>vDee6X1$ zesRw=(x2+Nw6>?HBTMKn&(Ga2oAXET{c`~+d`HV&>j?z2!Hy!<3sAp zSolc!UE(=I!23~k&gIKe8Z&|6_x2=31UU zDg0*^?4l3joU>W?oJgxa$OwNvD9OLm8*ME9^d#S`{(pJS%Ke~>j_aiy)oq7P%Uvsw3`NJ|hI;V;`K z=L@nY$bOaVYe`7wpZg9obMMP%#x?Nc*@EC-N3zE{9{AA9X;9CyN9O3v) zl`S#~gTrF}+czO^K??t`f@k}zeEi3wli2$U(b{M^{>9-91Fs^k|Lrn1+?0p^$bvNf zKSrOURHoG@mwzd(7sxzd&J{$SYn`){$TOdF7SqofIR4DaSfzjAqkVlaE$6xiMOuQ` zP#Aoe<$s=Ul>Mq%tYzjcO!t5Lx|IF1)jDmx*uUTKME}<={^MeVPBH?>)=H{xT`5=2JfYA1RAm$B)cH2-@Rr1-y`euFda z8dRSw|GU!m0^$DvqP1D~ph!y)8HKAop5&iBLfx;Dvl;W2Ot(e;Xw4V)*wb{rX z6ln<}qtINNd=8O4Lfx;@Ga4J^;s39coo(f()yDz-lH-3ncctwG zQvWU{TAOtbinIigQMh_zR{cNG?pNtqiK0CG%lLnj6|ekf&3_Lo>Nl(?Y5{`J_}^|h zFzv$ebq@a~@L!DQzwIxQmoomh%lLoi3gC$Y1n)kgwb8T-$M-qBJA=YC){f`D?O&3Y zI{y0>q_jsF|LLbCsQn)$*B?=7y+HJNhG=az?GI{NvP4GV8s{YEzw8mNxjFN%KJ4*b zbcFJ+Gi`tV*Zw$VpH%6o`zAw+I582A0QN%B<5QyL!YJ3DYL>_mHm+|^OBgfxI%KSchbY1V_p+%!v8D~`t!DWngoEY&vX^ZpL5ba6gy6pCGad*W5Aw9m%=J zfcs_cJR#d6aZG~$p2+$^Wu}bNerc`|eW;7*B*E%t=hz~naLr~nZpwAL6Mx&eeF;7K z1tHI)Xvp19>s>tZ$f9BVf=+b8#$G5mJip>NF~U7*2_ma-&DXv5%APWQ(~!U|;@Z&t zKWG2Y$Bo^hJa8WcE+iP?ey+Q}fULr`*7Mp+BY8Wf`6XddZhPTARja?APP7Y8FVR4F z7*DkKr{q)85=2JfT7UD}1%2k+(Xn4*En@o;{ES7$Z&X%FKPvSjaq`SwDEibA-TwPr z;l5V0L{{Nii#)$9BJWTqe`$RGac%{;Jyrxa)?0bF0eRMTGgr9hMgc)&6|VJ#=NH+# zIws9835#<5G7DLKoL)KomB$B{NWVUJ|G+GKhxjxRTW=gl>`mmkgN3y1g*y;8C*re( zM-vYrV#C5|7URGAD}G=Bpw%GRZ?gZ-^F$gF^P8;FdV%Qk zG11zrd#0o%h>XIuXJ*ZB9<=+bdKOXEx5wx1ug?8|vi|x$i~j+`hQ$+n!T*kEIWWrc zcMhNR_1bU5{Lkyob&FE$WgoV+Sj(jPJA>!=pT~KBXQL60NlOqJh3jk(^FMD_u6ruc z4jqFTiJ1*Pzy8f*U$ph~pxb(%WX&(LN-HY%&*MBI97r(pHqf+u7a4`?lqC6|yCg98 zlm!J>4B&ns-`mTA?d0MFKKqp1$JC(ykIrLQ{N&_P@PALV92nu4v;>h+xXz+@eLHUq zdVZG6|Ge$Fwp7a`$LS=VZLEUFScuIMjBrd^g2*Ub=gW9~JMS#;eoo=vv%qSTW&fVY zs#2L&pJ;uX(8uLZ0e=%B>za8j#7g1|#QTZ21m>0>h)apD65EL-w%q^hukdj!(Hdgr z6=_<;iw%YA9-UlYOZ~Wq-=M!@a9}RPSE>F#lCu8!fTaJqneI(i1phRm^??x|leYM* z@7JC0`M;UG?kWC12|Nx6Nl2-05nk;7GUObqmmBf%yfXbRG78sy!Snw`C0J1d2M&jPDW7XN=opSwMMa@wERZ}XM^yTP$G>z?U6TUKNg7H*lv{}j8w zDrW&NoR)|G+rjtO_sQ``4-aHofbh@w?>I2?gyTmYAFS^S$9UtvtZ%{<}wb%*yjc&+jH(-Dy8zvn0#{}UFZ=<_oAyyWQ5t5c@wS zTAOvxl(YnqQCRpxa{OUWTlZJxEZ~LsEw%rV@jqHm`}gkWwa_vXo1oihHlnjz zZoHHGO&$A_PMZ(NcobP=-H{lNJJv?O|9JXE`+Z6M>;)_uv3G_OBb<}A_}>SG>+fLs@#h;IjQ?$` zbuC}`|78keI%Dfx#@3ECvGa4{yL=x&WFMo0bI2WIiGLxEBG2wASmFPRzrru`4>*>f zJ|!(dY$#m+n0SA;gR!Y2Nbmo8MU18S`(R{6>vpOCx&F?a$Cm!D<5;5Q*mM+W+Umo4 zef>pAe^VdyJffUMyoh;QTKnr@{O6fa4LTm@`a3#JZ2isn?>I10=Q~c*q9UVkg95KT zG~!0|7}}$jhAVEWf>cda$M%{wgzuskAKFdj{WoSA6bybKjVMfj-Ecb{3p&s zcQF1toArzxX$c~uaDz*;_%C9AcT4U+HU;L=4&{Gsxj4}t82{UP%74@6L-KRWnav{c zKjVLg<-l~nF=+`Rqi}lzy#mjQ`F?(;*yRy0Qe|>SbwZPGzw4d?6?I2H|OBUEqQx8cQ@W(Wps?6*aN9 zM5Ettt+mgby=TsVJb(H2^X!>9bIxAxTJKuBo;_zK^LdWfr#t%i|F!wf@9!Bk$mX9i z52|W}|9zN$u6W@^5&!i64_lqCz=t%v{y$`efBJvVL82T#w_8JpK~@F#nW!s$M_*`oiXA{L}wGe3qU!{^Rjb&)x%jX16zl zfBOGX#z8VlIQIQNGTa(tv+>vHT{xH1|Bs^ofB5|GfhQgSZ}bMpF&mRnaLlnJk>S?( zdp7>66TR~K`^W;T0b%@&UKv?e2KvO~uVQJr;=4g$&=-zmJUfEEa0GqfNcz8#^nW8$ zADO7-^D2C7j}FFpGI~=z7A&#Bt=TIc|Ba&Fwcn0zhpReCp8rR0L)jZm-C+HR=Pma- z)E>9o>rh|&wEr3X%c2hw@$qQu3q^)o^L4|Q--C=k2|YjZau;Xov7`3@&(?4)-i+@U z&uX9H^+lH7AEnrRRi?;rYpw0^gqL5Cw-5TCSfbXx$nQKSgWuI_^8YvHpRbzPt?_r9 z%9iVN4mtWbEh1&zT2~h6;icawthA^2g3NqV=B1MI`92EVk$OJg{@qIWz81M=vvNAx z)-*(hTWfB>H~ky_&=lFp`ai!Luh`g#EG)e8KxcWS$!|g!@H9 ze(1FnQz?EGKi)>ZR=<{aIhG_gxV1hC{Cx%Ij?4A8XK=fypBp_G8RJzJ-^0TP>GO2G zzbU2u9)?`ARp+duhk5+*1-JIV5`Q0R^IO?FRI^$Ie?JKBbdQ^@^ZV%3hahJT7yDU1 z_ckY^#ixxPe>(WX{W`nUucyf;rS=5%s}{WWrQvyp3tk)9ucs?^o5yPhFMXbgTu1*s zdRRH%fd$cXE=Es5k0$~>(&t=gyW&gPX{+Z?D29BabJfvSR%Ez!c8;Gj!CHdOYez1E z_x&pHz7YIB1o$?t^t|)<l^bq>)l}OTo~6?`yqc- zaFeRtqxwZp5NRB>YgIh&YUtYNG1%*owrgQ2 zh2ll*yu_TeH5nogX3>*X%a`jaa5{|()0X?VuFj326=B+np^A%97JoBT4r zyW5)V*Evkua(ETKYsmP9B=2%8No;UGyD#wj4V*hQ-|wEm*zb2EV`r6RyqEc%Qg&L~ zAKKAmD0~c~{T|Vu`|#|GY(2V=Ok`X&0pCtwUODM}zI(>sIhG_gxSxGm5_d=2JYD9CwT%7v zJxkdxZ_;P-i)pPcV^Z$a#L_W#NAIC|YvslHQ6P2)xE{s-A? zO{(xc$C5;bTmShI-WgN1A70=_8g+x;%niGzu$o*PwR^8pc7S|aiHDwXeg6bZvpuO2 zZn>{b5*coTbu!+o+5d)LG(~vta;?pAD)?FO0^X(V{zS#dds1a>h{$jo^bL5Y&#fwX zE^XS*dJAIS|BD{s@AS*+8>LKr<-MBmx3@K^UI9LpNtNL?m{7tyeradTrOSt0SCh|s z^(vG-&+`+G+l%dduZZ{R&5E`s!fo}2T2^GZ4TAsQs2;#|Htvc1T)iH6;XZ(}{!{QW z-mCWqV>9DjusN0_GTeq+XS|~aT;#{Qw;SNIcKB#Xua?bXc#(ro0e<*E>q{?`K-`U?)eTrT# z?@6`AsK{^|tq}PA1kUx(_q(?s_WRlBVRPLIey5be@*=!5H}|$`+r_aYk>NJ_bqVkI zg?3Kc!`j{9{j9rL+h|e1`<1N^dfr%%i~{inA*sTOW$c^+ni ze`mnEw5{p7V$iQwPX}+o((nS_UqO!VPkB$OU-5Vgz?&QJK8thX@_F|b#JoR&9#02) zl<`g}J8kXU|B(MN`3>ekCzB5)cPn(d=>nc3@fn%#AEI4(aBVW}48J!{9_-}>{9oUs zzP(2_uC?vrSd!S_HrcGi@APT3bJ`x()>ZKP+mwCL6f19c^l`_L-)joUGwzdW@$FYy zR%EzMex3QfW@FAxE}ySge+J&GOT)|jUh`x4waeu_;aHN$aGQ)Yys$pkbmH7wdX3eS zuh8SY@^}a=+fMC{{O-?sG1AV}FgN$M>KY%%k_5|b@?8nOAgtFJA_Jw@jYu2Xh z2L_<{={kXqD|kq9#=6>3vqRDLM7XWl#^ZlbaGUnZ)=6smq34I?yw~vjpP`>G8PBtB zczc1dgI+K1NzGm!?{o03%GM>&18&OsEn0vok$-kakMF!5;kra-x8WaDv{BdgY7X-F z-+}*Hye`3-tF8me-WHa)bNiK=9)&K$I(yu3T}p9z%yB8-?7{aoC&FpXQHGBUx0(On z2w88cxthFj4&OW%YuM^b#*6r7{8V$iUN7%S&6yr=b?}Z1_&$nr2bJ?(w4jvl)6m0W z6+f`vovs6Bb{pT9A=hlwwY{3lJpRwXpHag1ezp!Mdspgqs=znTgC4edj{RL_w9jLm zOZmRNXtQy8v&Y}O;5I)ji0>Az>*wVz&gO|V{9p1gbAydr()twOMSSy&k{Y}JB=1Sh zgC1`?@NNqDzL|5EMSKSm?PhKi-}j?O*HpiN@2r&ZU5{L|QPODUD=r@0>gzs~0 z-Hmmjq>lDHZ`@Q<4K99>r0q$1e@AiUVZ;I9+k(xyr?)w&5l(IFAu`+++hzBYYW~8x ztG(Qi?+M`b@ZU>)%EL*7u7Hx5bIs{T%d2YU<1R&Mb)U=hX0gonie` z{et^Bf!*4E(++zZ^_j>uFK8Jl>$aF5-_K!fQ=gwK&slC7sC;Y75&8L9aE}h`FaDl} z__oIQ)K)E8195#QEstYt-p+iK6i?>*5oy>GNQYu9Sm2hZ+9R`9#v1%BUI zF%3_!clLN!fOk&jcl3ape7}1OBEQ#ej~+LwtO|aol%3Z0t@ePTt%=O_IF=+b+*Z%V zyvtgn%nN1htDZHmp(m98KB9JC%G!LV0uQ^#yfX*)wkNf4TWf8E$Z%V)8Ss7y=himG z!#J;H{y*#i|9v(u4B}ky0^UzTj?FLSJ*hoO%Zd!Qb?<<8)+uTa$miW#5c7UKde|JZ z0`HVEHH~-XA>P(R=6bakcs9tQxp-e*vE}v*#(sYU8PiR1ZD(wL62u>+?6moP0`iUP zMCN+66ZE9WaNFEg;&Rhk(HLnNz1-3n-gm)$nHv%i+4)dY303+e!|hfhD{%)|2NU z%N~(>){*jfuVeq;uulv?dAIRwTHkn>a7Md~C+npDG}{y5w$85yAj55UTQ+{KJCy7G z>E#CTUdQ}@*ngIS=V@0w8T;GVL9y#>t|KzscC)kbGkPR-;s5`XSrCt(>$Wa*@y|!J z`JwHHib^Sd-=d8==d0_hx=UI2^Nr&1GhwdJlaW0l4YbX_6_o%@#lqP);8-8BUh8}A>V+m-BABH1`k#HV$~sARFh z{rt3`o?XYepV) z>druqjRHO5dS<2UwAHgKk#Dx@+_UaVJt;EW&;J|OGu8rhe~9c2Y3NhI@BIFM_|^e_ z?04p=EKCIB=eoPVH`|js;nwcShzz%Vw}AKYoXdIMZQV`a?YK0&fcIg@xl6B?_oQx^ zw|7VIE)96Um2+3-@Sa%^^UnUi;d=#o#JpQ6J8ir-Bj0S*-z?NMdp+3izx~T4yr0i} zm3lvFP+^7j8FNwJek@l<@mCLiH4$VQ*`Q0BD82|jJB=RT~}@=8*pxXj^Ek;H~iG4 zn-vj*j3to}`-fFX8B*JlhZ~3S)+)ir* z{GS8fe{$-bGMLspEgRd<^FN2*=D(M5T@L?g4b=Mg4|Ld>yb*bIFi$1Jaoui(q;WC% z36r&4UWNao$;P?Pi8+=eHn^RxjQuZb6*7Njo-HZg{{tv{zn(XLq`x!r(JPNlPOG1c zv+BPdKFU}x9B4SLXyUR`n#scemk%B)317)b#7XJtDX}XZs(HcD#)6J z%ww7FO3LS7`u}h}p`8D00YmtBsK`O096#jona}SWJXfK94%eNK!$0f)!_#?|#Ctwo z#(xuX%*I4HZt{3jzzd$M(3o)DITiR%7Z9{)N&8cWK6C9v1^%;z1hK!3Y&Pp0m19XF z!|hV?Tm{w+bUrKhI2#97;C~8bp9t{d@m^mZ8(j>4_5V}g8wZJU{FujQ|Nkz7vT;W} z^UM0Xa`^86@7bl{8U2bUbBL$(dU;Rk|LpOe1#en5?x=r^b8R{NXBI@`z4{l>fb`X*{X9?jwOi(vMZok9+|KW>NhSj?=-s5q0 z{Z~cX6Xo_(Eh{qIt|w)@H!#kupOeG;hv2=lG`x)Wh82v7bU#EV)I(L=h?_ODUbJt zpHTL{2B7t=jQ3)1Z}{9l_qHd(ZNugspZ)i{?HBNVHhR8S&U?egg)Wc$XlZx>?>)fS zMz5Fmq`~gti43>fMH%ntku+ZL zPJ^S5--5h`*|J<;Y3CYP1NB_%T$N)e~?Ho2~lWiiROx z4}KTWbxMif`!KIwh5d?07gpHl4)y!Wa&;8<{2$UItb6pn*N<=FbweJ@Ty(qPH-c}r zCk?`FjmO^!{I9Zg!-mH>cXkf%qrlq(Jnn@l?|FEhcIn?5CX*W#L*C_BlE`qo?~tt< zqDRs&B!~B+1@XFJ1NZ;sdDp!ey9B?ZOy^ZvO7T08TcemdM{VfP&r;UyeqX$9*l?T8 zXJua1^dNknSU#U^Xa~2C%E+r{@)+ifaIybSMVk}l^f`~;2mBX+V9*%)INN1?Bf&8{P;1v;aRI*XrY!i^L1>|0A32 zNrQ0vKP@XV+#XZ1=QA{J$+^dK;`~40owHOtBObg)=8E3NM8?V-OA;AwkGHeuGctK%aOX<4fCliTlP)iZ&;Wj4?QtBr@EdhZMA@NY@d>KkYw( zfBJ)F=978+H*P@L>rB4Z`*>b&k0VYUAo%+iIY@+Kjt!sv@OuXTm)dv+dVW^Ue2;IsOkB^Z^jI1C56u>ps(5`H$Bz($aQ;=yNjJI8Pdn)ML}t=~)QAO6vKEc2?QnR$IK|94S#s>-l_C#-+z3kI&Ze8Xx1jGrZiz*}k7f?*Bhx>)}hp(*{uNokTVp6Xkf4$74VK z-v0>V|8=hWZ4UqT;AXQRFaF1&Pk4VmjQ`AjGeq>6Pd1x%j>@qlk>P&f_bV6qr=5}e zvvO~?`M(wTpF>&e&+_=N#|wx2{|$WOAW@G0=JB5c|DKHhrcPYPYma;`4N{~?2U z{(m1n7MT@g?O*zs>U3s}J}luRjmEjom2F8!Ww?E|E@}U!*}Pir6}M0}xBh)i*>?-8 z?!{WFKF>WJe=wa-9}k_nzsR-dv09OfM10M$B$4IzS(uGOn)cwj$E;-74mR=ozehd- zm%TM=cRsFGLum(_HdWh2P$FD&EJ8#EK?g`H1j) z9~1dN_+Y)kbC3wfO}{jJWVn564PW-rH!&Z_Kbj)`_W>_lS189b?xm#Q9ZI$}4Z}WE zMT!i!?~5K!uKOiHjWdiQyfbY8{B>qv-;M&FXz@Q_cxC<

}U~YZ86Ir_yIt{{(@_0{6 zd&5K@?8gU^bPmh0B$46vUo)<6>@C;*#&Ykrg&26~;_~@!(+JA`LS-0!I_}Z9lZTiV zy>Ic~3a)XGG>MPLd;DL3e|)yS(8QX3)9E?>Zvn5{Qt;9mC-%0JTlIQ*mt#pH!|i`> zw!VNKa8u5IWAf2dgZrZ|T0Iz;3PY&mh-qOqv$(`5BLYF!&$G>kF(YthDZ# zh2-A97m~+m7l%Ai*r~AMMR!N>&;Gv=13j*cdn3NtCQ-`wKZ-Ud$|-BaB$45Mxo5!l zcU;E}R!I@wU%2*o{W{0L9xvpZ`yNgI(Cg(rX?jmTiwyV6a|6B^OEo=H&Ua=(3E%Ia zM{yjA-4WkbO8I7d)?_v&O^i93{_FA20RPz%z8Apv(S_u`F7Vy20^eVNYvc4B`{kk4 zaeOzsqRmMYoHlEVsWRLFYh-*k@5ps8l=I!ZBG+D8iEob=@ZHRO7EDRKXZe<@1&wo<}(vt+YT*Je02{OiFVQ^Gg?U>!%+dnDz?ck`Cu z-lpe`@2GvZ$4nO)7wkQYHYdU<$C5;bJK%$?KWRQ6`@hTKoBRJGtUX#1o-rnh!$XpWdG; zwyW9gaE-rfiatoh$IX6!05V*+=d$(F=24v6F~|Sh{~s}CX?VWEiM_XxuhHw}U5+J* z40m9Xt)HR?+?4yDnzL(qJ3MS>n{P%&IDb#qPeZ#EiWkv?wRvx=uE}sLNo2SK&x+Si zWzCND8(HU(l+Qc+|3+BfSb_I=KYcUnX5RKhxwSQXk>L&;AMpM(*PWlkJJ0_c@u=#v z1iXOvHssj)io7Sy{=Ppl+=0P!4Vt-!&>TMhkLTOV3`}^>+fU!j{r?fq26~k79`C1b zW*h{DBwdT)Sdz$a-AkTpz*?EE+sNL7@$3c3>(84PQuZ$@qXG|pH@aLRet(y2wkOTP zt+k~h!*vgyYtZ~H=W?F^*Ze$qHt$^mp7Ac@=O*}Ul2}`V{3AYp%KL%jolWQE`YQH* zPJUNW%=XXqv)JIe&kO1s?O${F{K3HQp26sTMf1n-@Q!J(qzVEkW z4Txh&BE$9AyrjO(vGtBU}0)C+9hVEh`}FBLh@@;&C01+b;Hc8V4=X z?;971__}3HuMhM19%oy>AGR+ot0Vu*rO5ZyP2#L&3$l$Ri450cR5q>v7cR=% zIe8$rX&jF$S~e|o8JX?}$ewTNy=A2ozXx*7CS7xBu{pDpbv?d|#})WP_w&o1hw*bV zz9aj&|37k-CD>0Zk#6hOxMv*RbPSoeYWfrTaWeZKn#}JeXnDN~|BOpL=NdCDM<|%s z;ClAV#*r=3&wN|nzP9wo-k&bT-q7EtDy9@L>{C77Prp-&CVf_0Q{LTIUkz0D)aG#s@2KKn@ zqQ`~r8^~sJBAjw8No2TQn`Yz4mL|^i$>E#z|B>4-70(zKya&i;VmPx0Tkt zgy+U=R!E*;&5ZVKmC|`?%V_Wq2=MLx4A1u**kAhNp8XHhPg>`M57uTp2Z?g*?++lu z^**|=zDknz^KJ6wUhd*-9jb-(|B=1F2cCF9@D`BG#-s&~IhG_cT<<$P9&_*(+LV^T z0spxcr^q9s$x$`m5t|3(DHf}`6n1nolhKd;63(Y}F54`W#WA8G50OTkS$A4G`#dy{Q%T_T*1>8hedmg{qv$E7}wIS$;C=L}nm z5?Q1UiS&~G-{xxJxVM}Sffapvk@r>|Ot)TMAJ!H6%*e)_=m|&i+~QI#GW#Mux}k@) z^||~E9B^R&tYK74)8|NVj1%R4jLqdlmh1bYz%O@m-MUsT!e#&8$l?C`oOsA^Grg4u z#;7W)x3l}lV_5$l zb8vb4H0A;DrY#*$qe1YR$!2RZMtt4u@un5r!Ru%DZ^wvlO8)P_YDQpzsT14J@Bc>5 z5A?D7_oepR1)|Rkve}%B8L!83PGq=)2gUbqX-_+C{_DbzMzOc!aoX8CZ!N4S7f1Y0 zrRmf6y{Z#4GauQqjgl zIkvs~BEub={_c(Tajdk>Bl7BDU_l=Le?p&E0)0yO_oeLu;eRpNY);0!rpIzlWVl04 zE8%}U{9gqB)XT@|Uv596u!3A1@&5*8-;i(lK5U<~m-Np$&pcokiXLB*jf-TAaBXv3 zk>w8gHftBh?#j7zeGA&b78Te%w=XSMX5ia}xMs4B0 zuizKME%D1O$TQm$<$jRL5LvGO*MVP}xUO5JdQr5f+%MOn*G^uqa6A*lxt5kogoh#I zTl9K)mt#pH!yS5h;1_8tE{Oe7YG1?;^Z!vcey!-2o_Y197MwwL*vl1hFlT2$_r zN$7R3*QtX7p440al!ikD4RP}jEi1*aq%WN=96Ts`2J0=&ynaeB#Vo2j&sBGTpSnw z0QUs{eTBF%+>*HX8hK`WGFE*5g~vSs+{d%H7`GwknkvOb(W3IWp#L9rme;F7Txe;z z1iy^y49?ejy}Zk@B$43`-!bqD^YXE8#(pWaFZ9be*8fLcq_QgdrFV{B#;sfABoXd8 zHhnHapDO~t(9h#HO%d)I;9lXsuizKMjr}rir=snNa6e9&Rax%vv4LL>1NYrZekod1 z=9h8&|L>@qyj~UjqNU{$@eBPtI!TguIhG_c+!1SJenC$-iv3b*U&N2}|J=uuRB2p# zP@Z2{AMuhy4(`X< z8kER#N8A_qg??w;hL!wMw5Z%K$D)_*8H?9Zg8ofQ3txl47*3{N8^?Tjy!eLo`f;?Y z<1Zw0UwZsug-*8}#CP1w95>VK{lQ)(F0LnEtP;zNWSsc^9JGPb@TGWxVRl$TPI!$Zb@7;AkS=1 z#)MaA+p@StpmT%2jMqO z5ia}xM?LMo&#A8&Zl<^5zJxrpJsBt5|Iy<<4eoJ)U%uj8`1{A=JRy^ux4t&+IrRFA z*DJ>_#nN(#@IXI5?j^lm-sM=5$Z!J}1b+D==Q=XK6y;Qyzm1drf04?{^@~2yKCixf z3XXA-j1%rZRT(179l2`Y7w&e)7MWtK&5S>R>)$QcbG-EbpLjiU{8W_2CDN|e(2mqxOJ*KbGlx8u zJc{3>4lo(Z^_4goFWKgO@-D}c#0Ga{a~3D?hR?D%DcVsXPR6tUZ`3!YeY6he`xlLuakKYR%y>h_+Bb@t19{;Jtv~{HZEY8MR<9~}jsb8et zmGJLNo5I5Xtz@%V_x5lsNo2UA&yV?M&zJsgtogt2&wMVI|C=bgn~9J3=qj}9KM}#3+~)DvuYb&b z0snvHT=@K-KHWPq~7jqOX4-;7P)tAhU*QntV8tNu^#(|h~ne+7yGAowqm%?HVN z@$riuzd!izW%tR)f5W-Eyxhe>yfgnFedPDRlK>FBx5;K>GG2WAw#Q@Mf9yuteewyb zaxVPcdeQ%(1v&lR>*!;=<(Lh@U& z>9<$lpZWjjvsFeoF5x*5TL0{y5{eG6>x7pHD;2p&glmo^i7a>A=GnMp!U0^DjtduO zewgqhuD#IY1@p=rT&;QT7%f^T32}iMCO6`mE;P-!{YgAT6zwDk@U#|tn zI7ueJ{e){(hRAZq|10nd<0Sm1DZ;%1T)XGJ6x3=Q zxkD?}*P=z`e&P3j{D-~iTfr|{TCNbk)R1jmN#5mHlE`o;+!pxdUd~+``^B`#?2Gte z{y(~1WmV*7k37H32gf)`CJ6WQy*~Vo;Di?fzfec;o2CeNEV#BVy%gL)??K4Alzb+c z{R$J<+c1H3stNxi`+LELw47eW4}T%osQhGt`2Gd`EVj54R}A8U{%%72JEEXxDl%Fg z7wrEV{haBq>RP(rphA7s(gG{`tfM-~k?O{=B$45M zbwpNQ(G!khznB)8ePO+s_)}zjrm`yfWv?8+Ox&u-Ng~{HZ2EkLJ|hFa^hck?UVh-0 ziJOA^_4mQe^j04B1Iuhrg!_qmd0d_o@T=znzes=bWhK89Eh_g**Fu*n8^eX`+EKr& zr3F^}(ucgC>LBlOEJqxf7KaR&d~ z#Xmh1-6HajRt&*TCc-(#l0=3(X;3yFm`Hn$zcfX7%>S#x`F|xmQCINJCY!CvM7ZWy zlE`o;P0i*56GwCI=ed3eEKoN@^YMxN{;z6tl^MAlkpE1Z{;tjkI?KfoA3XoRYJ2&X@AJlA@(%<>2l(sgPbRXLW+LO@iL3E{ z_pFUhqFMB^lxDBRmzP-MAN`UZaajC1$q_~i+35B)y4C4S)sXJ$WnZ&)xi3@W4@*i-|{XV#{ zUnWWaX|^ZA{iIDj?z!Nm^^~?`lCO+{YBPREzp#*uc(IU-^nH>^%zaHJtjD@X zSITlPxtTJ}efWJoYc%`}HyOEaZkhN?;o}JMruuavvB$9_vBjOXc3~qu`U&4(4Ieqr zMV!=+Yj4%7tUfHk?qXyL?%8DHUSn^P)hUtXPV4J&B`)c2C#{ehmocM6X4sBTIvKql z@OnvH7N1Y&$2D1Lt)G)FQ=O!M>1Hu4GTdoX{kpU0eLDGwATBaF#TFyd<0AAJxio%? z^~)|4oWY7^`oKNMl0=p}?YqD)b2)cVd3!PG2Cl8sGE4AFNkj|oII`Jp+&6h#o^Nn^ z*T65&aNW_B{Zh23)GtHOYl7FSqF=PMuJ=u>C+_YiUtCD0uorF$^>+#}-}(XhRg<&a zUWJdD%85W2H!~GYY;dQK4&tJT^Mgy{BIY-W3-i*PKEETI zPm)RE``>weW}wfzcE3%2_dV$&^3^$U!TNvIyzhlutgh0ZPWn69Y)>YM@Biv?=M~%; z8+lynD?fuFZt~+Iv`93I`1mt=J>~V1xJaMFQfxod(p)3@yifkSUT?a+ub)MRJL6XW zdsexQdkB+$7y2cYQ>?DB9{m4b)t|f`GA_;YOK};*t`mJGuc27-g>nC1Jtwl<882jh znY<a!Di7&nRdVDe60pAXSzRyO{cd<^=0RPLY2+kyLqmRSmJR&5lw7g%Py z`Kp`8{Q}&7XXE0@+%uXKKQAfuOK6cQ7V)uPp-Z*>mNb7IAuTPi;+FyBUaEt<%dsSp z;m$fL8~;r1#<`sWzoc@qY7^C)$^DVBs>-U!PdxhJTG8iJayKoP2=^RI5?Su7>cB5| za&F5UznsXmYiOCJ;FkF1O5~aCiEuyp5|6tExPJ=#GKOax6(?xL@xZ_~jDLof`Yaw8-p>;$sjpwozFX`6>3*cA4qZ0FH5z zOcw4N^rXmgzrH2#%d?z2CdV)LfopYaDY${&gXrgphlz)gnG>`!7HJ($W(?R0C#`3u z3NEL2@xvUlai2^U-?w?Y`F+H%({@7I-Pg!xRf>xuqvdfi1zy7a5T)znM3s$xz!iO- zB+pSDOt&Y!KJ14$d$S-em_JNzh~pw2eZ>9ki{3eKt?>Kj7PF(yE+=IUlZWb5H1LHlokYwDytDi-dJ3DPB@JlQG$>cG)ehDoq z_sd)8b(G4?udiuoxkUUzKRWpXyh*0`G3_Xt1Q!_ zbbXY6k|??bJz6^>-?&I7!#T&M2m2GwIU-w+ZIzgPw%i}BD}r~{_rMc(2;TZdTa{~$ z4UgX=oO4UI9@}~V*OmO=vFOc;a$rG@KKyQx|Gn3w>u>LsjEj9~y+HKYzG!pO%9w*= zNg~6Y^RIY4mS@VYbn5>Kow~9&>Ivq(x83ERGqO0lf7HtV|5jhEGV<$%{If*S0d}48 zvX62jUnIhH>ppr;WVv(q$m&Ha^T)|K&joDd{(tq2CNFm#xQH9qi&pILHYdV)Yd?>B zBe>^e{aEX7Ip=cgMNx9z{*2Z>=ykW(OU8Yr?NwS@E)jp6M7A{qd6#2JBEy~gLRK%( z6OMvpxDEI7ak2pKP2Y!ac{P5Bmasvq3g4Zyn0HU2@`) z`~TIWzZY)i7{O)!?rl$$ds`b4S?)K7W%H%hMy@*`*DsMpqFLClxAOd->K3n8-gvxN znrlR#2UI61V7l4bh{$linVF5pTW{d}`GH@Gax%w6dfbg3Q@kEBUn*Vyv44Vy9V7bG zkd2c>xvxqjr;YewA9xroxw5N6_aC0BEy}( zDC=jZY{+$si++jZ6dhx*QJhX;|9|y+c0&CV*W2_TEF$-)Uh9Hq+^7$x*u7klSWrp7Ur!j%o|(I9w9&pSj$rSPZJzk$J3+|$U+4yG)eGhS?DZ=IVe>E0YOT$go zw)#Q;zgxKI)@=MUg|YaQ@b`Z_nNzGNwMbNm^rHW-+1=|Kj(^HZQ*IC# zm-Fnpf0Cag&*%3MYm*Z`f5Q8*09vt&YqP~CL>+{QkyLg`%!k3W{gA@mBj`9f6d{A6>E0G?|E@iEDf&sYV^Ry>dQewF7#7rlZWQyBwJF)orRaL%#m zaeTr3c5~m~GwzuxIzN%)51#*5V{4~N#uIM{9^+1LYa(28YgwoY?T+b_&f`l;E2`+T1=(!YXH0Tz`tUr$-_DKa@yzq}d6X@*S#7^y z9=~V#^C+io0{&$xBbN`hdBpthTI4`Ep1P~YXJ5c2D+T=1R!sRS$6oIL^ZQ6m(LTDg z9;bLI|2@=Zxn4P*YHM*K!(FnE#}od~BCnLke`rCDJ_n%BZGk=|{HLY$3gLes*=$ax z_R(WGB{JM4wK4xZ19YWRztED&6L%Mqn{M{MLt31zqf9-FviIvXx%?CVdq?qqDwxJW zG8K-eS}cnUcS-O&qp7R~Pu(`h-d}+??0ev){9jVE(Kz<&|HyEcZXEDGoa^??<3F?@ zN1qGPr!LT^g#Wa(ULpLmUf^v`re3MXa!O>lOK&ORpRvr5e_|c$4c4(n!vC2$@z4GL znsFXKypQSQQMWB*HNY+uJsu?cb${jhK|Lk1+@;TD{lZl40Z%g=M;$yDKdy2oWb;Ibs>7hdIDyzX8u*)L>;{nb>S|6eoL^O4gpWPI3oVJdaG zKWhc;=+b^W`5H1~mG;NTZG~j+3cNFRXn(Vi%%KgM19x-$xZP0x53k|}u;E0Kyvwm9 zvB6#To2*}gCw!LmOPL+{{nAwK|JRr->$l(X^K#Fk^h?E?zzWHW=)<~%_er9@|BId! zS?;o6e>_8+Wa=F`aq$AU;d($t+$<~<_ut4feUqu;`^6rY^?=LX%horiGB2Mxyh1(A zEKujrTJE`NpOh5lh0a~*h*lnD3eCrM(2oXrThDpkIj&0K2cq!ZKyItmb?7<%sqm0@6aIc- z8gub!o2d@+o^UKlWVkE#&isR(a25Nf)V|O^)42a%^PS47=%3|N+myVCc;4dQALTz6rdLYMBjWpMc27%eaaW}6g~TuY&9v1k)!QPYW%YL23Gnh$&r5}R8~%P`+C|`;q1T&k z7wKn_;jY{`h>MfCu74aCOZxr9wDZtogFugTUC&3i{KG^z&Y5;E@{J4g`Mq8b{&(QY zv$JvLG}`rPU322$YVbDy9(aU<%zLLjMV>((LoCpKPI;0%i#XVi{ByFbr42WEKlrP} zK@HisHec5$irC<;9F>i;raj7a1M=b^WH5&hp8r?7qiG)9FD&6-uMmAElZ|tIMg_-` zM25R+g_3a=`!Nopf0zH#X=A_HO`F&_Bx)DNQ+7|4kvq;sd(|ZU-+^iKz^~Ek6ZP>t z{VX!vRs910zs+@*<=8tLy#2oio-_wy@AG7{F;R}6_jvq1;i~laI#LfmCqGz$|Dpvs z`aFX^er>G+|5{p6MW26?&1QW@1;>&^hP&#Wn17xjqR+FC|FoI0e+B+uqwEnXBX=Fb z{&}KU1MNc5<0GC9_Oa#*v<3*Ymfb2xLLyt?(~(BXErP6 z(-V(-EVyT6mxdrf;Z&mXZxqFEG=-=f#)Uay>SZdRIWM4vTPCn=!1aV$w>xT~Md z#+m2|M_Id=$;lsQPG|mKdw!ww(6jwIjP~0-dh|Vfz{!4$+N)psTXxZ7YqD{X2k*frCG@dCO?GM%ii78&l^iGdyiIp2L5^f(1QMix3h{A7i=*ll1O zhgTrqIM7&|{#(^aWVq|r3gYnhT(_Q{i{tPD@anL8(%LsSi%3QwZ)-~Q>Ncdok(pn$NjyA5rr#WN3i$#u z_gDrojvDksjb)`CFeaMb;{708FqtBW4eq*+gZQiG+|A42hsns84-d~QiHD#bJg&M3 zw(0b^d{i0k`lA9pxQ8&kei`)O`Tw;~p+_1IrR{Ool6vqm@{NOJy2SdQydLbYzkW_o z55DExIeIRx2Y&$XdGJ_A(fG^73+e&mtm!YS9C=Tszv=Ow2k(QR9{h=O!SnBemMyg) zt_O?I;}!H6RG}V7DO2C-!GDl%w(4(or+?=4U_bp014`<_?e_a#`LFVs#3l8hvs@ka z$J0Lo{|)d7_1tz)wa(h(wl3iRM=|9+XZyB zuQu-g*Zv#5wq255SzNZ!C!?Drc~3Z&Br@C$-(-5BZ!$gjznrD{r;X?T)P7m${Lmn; zhpv)^ zG?Bl%Vu(z`+Fd@X3^(XuldpPg$@%rl_zyIW_kXnQii}mz<2Cds{x4l@r^@Y%T(e2< zZM60D_}s@I^i}-7bo{1V?}M-&pUm2%kleVid>y#08@OwNd$+e=|CcSsO@{-D&pJU{ zU&WO7r0pn=zh=SRxWDa})a!b3Zue!d{|NNh2t5WbK@T5pDxdovZFc`m-jg=lqbf4o zjWvNDM{%y_GU#y{dTdkZ{NPLZ@vukG45}ViA>TOAy3}^5=YxIlH+AyyAoc8N;{IDb z7uPd>|5vvIb`wW=@uzrU{0&CdRi1yrhA)!Ha5wE8#NVZy3)aCikERxs#NUm`*b_bW zMvt8MlTvE$804CbN!uNKZt(cbPj4C-#~=6J3Ilnba@UUw$y3z1LE9EqDy+1@R$=?s zc0afW!1o*ZephXM^C#ngwtL7E$+W3$ti?>QoHN|yJe zZMwJr0PJ5B#9agD2Is|H1^!#%p)WkVx&$7=_z-Q42mhs6I3+Ml-H$ZS;N zD`z-Ta!z+lBAHW*+!?sok*!rcH@HuOsVB z^m)+h6SRj}X~op>K-(8!na#Qe#IfmfX2A_U(ERY7|DQbSi>?>RvrlJTSV(Tz-_~;? zK0X2e0`OVGDQyojeBUC&$BfQJ4%B9j4gUi0Z};s1e9UlM7d(G2&!c&K%wYe2-Bswb z#}f6i$P|63gPsG$GK@p^|r5<-9Izf|6ez_(7E?0uTL;<>?=R*3x)&I zUd`B1IT9T-24^syA&Crk%aMLuBJp_x`aE48pEI`P+PlDOuZ)*A&x*IVVhV;~)1Hz< zhP&nVY#f9ha8+u5U;(OxaWRAa|8)u!0!@KZS`#v{Lp?ej0{$)AbGKjg>bjGmOO0(ZQ(KUl9wwe`)j?xSjZ79Qs#Z!Pi` zWX4OgR$%=5xgam+B%CtNh673Rp3FE$KZ_0S)}3v9u6{a}b9*lX|7XHO3p~_R<{@pK zRsPk;zd*4~r>ngl?5DqVNTA0#TzBj;=y5rEOhFGw*Y+Wf|8%aeV5-MGMGiE^XWZ`f z;J*2-Uk34y|7UEH6aRz3n+4wCmGPqZAC4T`Ln!abjNu-S{qwhNAH@IdoVz;5?$m

*YUr)$HjQ;OO$vX zu{_mv9(cRSyf$M8((TxqZb#1lExXw#UrnYRBl+-4X2MhHpTIjiji-4$i?)s9=o$TJ z-Upn&XTeGGI4RKgs8!<=bP^kW{7Fi-+kB{>BJIh5M^7Cp~LO>%r>sgC&^x?PQJZ8zK;{-A;*F^44rk~(biNC|% zJk`87ji-4eHqsoA2NsVq{y&=y#}FC!4}2-{W7q?ynm?jX3yJoJR+3OR3{_fAB~^IUNqJGKM$_hZOvzCNM~p(!n{COd_W{?| zw#pNiYt54^Vma~U#INFRFx9eo8c*}d_|$CTh;F;x56*x4z=6^j2OmoO2kz!lEjy%f z;(Yja;&*X3mulI>lh3v<&w#(s!q@gCBd2^5m;0dcbGVyJwG{cvh1X@$Ph(yubvAW7 z_e(U(_#dy6M&nclPi~Hh@$hA29>5$xwbTSTkL{Dti^wkgJJ9|Qd)HLUI9;!V|6}!E z8UO8hvmTEve0=#BAKj4tiw~|^h(Bb-M`uN!m^-MJPES6Y?^VIjk5;gK8m;kd=3ITl9{(jB3G;NaeG5Z`l?e%o>fE zPiXsS@owXzGooks=&I#9Pq~r($G@F;F?NgbsN+9=yVXMcfBBY%P>=l4BR+M8SpFT1 zo-vnDE!dW%T)MrdQonD)a&0-sfVV?mcpkpd8Lelt81F6&a{jfcU(e8at!KXlW`T6q5N@)1$}=;toq`jMZpyy&*ppT*$c=)n*9=B~KGo9)c~K(zUO+>ggP^N{2^ za|`?bmzP?&mfc3b^i66pF1o7qn|0sLYtp!yXZ(M3OTX;#wuSir@-flpV)q<9);Foe zIOweOQ~I@P+b)e0=i@wp*7N^SAJ%_T?O?a_N#L^~NM72{vh23VsXrHc)IzEt<$^tt zR8J~J-+xCsjMPhdn*?U-w|uu5X(#?2#tb#U|HrpjE_74$nXyQ{#MDj(bZ93 zU)S4E-KA%~4&RLb%R5X(GVy>|e_QQw1D)0Lar&!j%k|)eH^ z`PDOl8iD`Qjy^rQP}UJW_{8iAZYJN};-|-v=xQXLA+Es%Dvu$AKB4K<~~aH^Q#HpVn;7w-j>+M-?|RCas0-$ zZ?&}r`hqo?UpFs@KVk_jqDRQn@=wxpq=QVI*XDaH_c!5v2wx)ieQCLMI}^ufiT96Y z+PQTH}Xdv56G_Wth4QCYYljJ z=--=h!|{JD(moZT8{~G9(vo~pQR7Wy*PEJlaG4?Qu%CoJHdaT4}8mx zw(f3tgm=|?sV>*$G2*)(eCEz|*OKqde(?7NKU&vL*^vUT|4kd}c87np?^~2V!)s_>94&TiGmp>QE>%~jk5#dmH=Pn%8@dJ1}X5pPaD7@27YQjKIKAU&;|1W>d z;@$DbkejdKenwjhpYX3H;0velLpy?#k#qcg?4Kl-*EuX0z1BFm%NrOHRvfik$L|j8Cn1k|?v4IeZ6xUPl3` zh7`^PO$lq~J=UjJkn4Hm!YArte@sgLcpag$sjI%1iG*llLXW;e-VIDW)BZ2*Dt3Er zW?XAqkNlgN{Ly<3l5rskRL~`K)$t+XA`5ScR7d%MX^hmY#Q9K!1A7Q*JnZ z2&SH&;jec-?a6234+DSKKH9}lJP=*V+vJ#XXu-->A6+l!aBr)?AH@2m+7htIaJ zf}96_@awzmEy!I!KH|`A*wa)#Tkgr!qru|cwWp3B+}0B0j2J|@#AVt(^OPIe(+9Dq zuVPQh*EPUzPutl4zoOmZdr4-V-&C95(N!Dowu#5jHqHagdJKI0k@j`d_?qums9U^_ zZs{%e|E!qUCtgf=q^Ibx(X$OG^AF&?;E&(59cuI*eN*lD3-Imgz0LPI)MIapZ%faO z+}N9_|DG7)pGdjH?o#+6-);Mtb*JVk_$FTF^B3AK1NUGH*BVzszVpPcx6LIjBYh9% zPe@zwZ~X1Hr%B=dVpGbG{~pVI7kW!9m1p^>_9Bnm5kItv+!M@wy{f(3lh5Y;pU8i7 zpYrF&_>W;<4x(Iqp?3DMrg)F=Zv!7&&pp1X9bY+>&&KCYh!yreaF>65aw5im*w_{H zShaWQa#MDt9p4n&qF=UO*ftZKu${CWPvThqL)&|1eL?AaO7PH-ene^t55pI{1^|LDfSCHq9(oV!He1zn<;h{d#5Hn=gDWu+dcsN zYx}^r#%*kt_6xBqs)Ml+c{jGi&FKAS#?E0^)FgboG%p#u*1i$=xA%c>joa7|ZO{0t zI<^jS?tLG7X1yYwuwlmT{ek|+JSCOSmY?|liu?P(mvLL{%0Ea)lMbLv(O1?0+TS8A zBz-|*p4WapX-}&{Khi&Axv&vpSGdz#?Y50auCV<@X0a>WJ+5}cuk2I)YUGdBhh-dh z#<2qLI3_kt>;`vvtKCMV%a?Ji{V#m~$}XA#yT7*+|6lQJ$hRLaHI8A!w4Z{HqBz&UJdIZezv1`B6nsS!-fr-xwX!#Iwn)@U2<;O z!jHzW3(dMe>(;9K68|{XemJ;qTeyyW(|qT}@*K}O3;I{?LxGySX^?ZzIN3jL;YRJv z9-MsEUUKOdlLvY7+5P<#@Z)$Fa;Nd*aiskm6R+mkL~24ukaPC}@e4foM}dzH~`ek{@<1Myw~l|W*otewVzCCAu%?$d`|j^G@G=Qsq5N& zk9njmg-3W-9S0)sIN87F=~t`~Nc*z}p*jxr9(>wZ`UUNyI?%;bJ#GBO;BVdszCDhuVjRaW9fm!d@O+SS*SqrEa1TD`0!M62 zzDLMMT~hgM{I9{^z7KpE$E^Gv!~s_3hWSG~(!u&A#6qLlJyx!!TQql|I-IPlqDvimRl z!S4Y-T3>bI3L+HlT15fo3uT9nKB;;a{j)nJ5I&@0pCH}vp2~1h$o-T`!Uqxkgy(3oH(q9)GumJ zY^b(V>`CZ&)>CfipRgBE@2BG#f~xyTzkkwk2DrzBxM{xKxIE*@1Y*P!t|vW3I+Juf zbF5C%-lQW) z@>=bUEG>Hw4||lp^&Rps7wdY3a*?&;m3}2st?Tjo-|_no$bSyMEu$T_rOw2_Cm8>- z&q88(={wTj7(3O3k;uEDfBY0*Li!tHr<#EMOXah9cnTiQiul1U#c?#<-<)*`>EqJh z7!%cmI#0P_e`C+4-Ur409M$uiEdA|uaP9fFWzW%XXI+B6E#tOo|1WxdrN(u}ZE5ET zJ=E)}NDfP{KLE$xFP+4(#|`GsvhKtBi<(*!|geb8~6^g?!%hCnmW#t&*pa- z_}4`Bf?sRg5INKflByFJqWqS3Dt5`?0p3%4f+tVJP_b_JMDW8>}S`nzgsi zt9HL2$hqT?EcTN%Prd$#o!Ospqfh)_f&XY9_~MVD&mE7Gt|syCPS#>NA0#o4ny`{I zm-GhzZzdf~LhjCUNmr06OxgdJ_o%%^H?=-L5U7c)gWdkPU;YU{4fPp+aN_%(d^Z21 zkw2PeJM&wu&#k@U4~F9hI;`g(*b6o3SDtdCeApVT_s^1#aWz#>8@~noXnvg@N4)D1 z*lxW)ig};vev$G=yYo%0-+b2*tsC2TyMs47Y;P}~Wyd3Vm^aIL7tWoiF4lT)d%~~h zGWV79E}V~1U6*6JniK}^LjKY@cmxDw6f8~nk zbL>zO$FidnF65jPem;NI9`v2t4)*(loPE*x%JA7H5EH-cszg4UU(WxnwAYs{J1TNY z&EkGdS$XJi?N;FTQtrBm_=%pUU`HETs=FF{+iJMVs=K|j%aQk{VCX7k$!pnB&8yf^ zY)1z^PY1qt$5+U(E{XP*;Yso^>ko+V)j&^o1v%jXw+g zaJ@S1j~99Uf0f9n-zVz?Tp3!&37m9 z|5asu;idVeO*N0iDAZ)uH&XJ3^^!g){eT#SntZ<}pT&3QcGN=-6Y|pQHZI?e|4ZBH z_yutT)kPd0d?$Xvev82++knehemp*0>$$qv0m}k&kGsQnKDZ1(@^aU^WSlN?{9j@v zCZ4ec{ih+wx#gwc*LFYCJmW)j4)yRn2As}5a4fqmWph84YQ)dpWXC>*L7T2L2Qa-?G~xr)^4PD=!%cjL_=@V9s`1_Uj;&AUgFn3w{DO@AlCzX@&V;jEs^{Jy=jQEX zpF-MxcCw%0jRp8i`;+gV)xqeE6STt)6_g-0c5b^*4)m*N!^=uk5{&{Y~tLQeEs*NXi@8 zQTC9^{zldMpf1;MN8bhaW=sBf9kZafskYF&j>(=Xy$_3hP^#;YG`{fNg>C74Ad<(@ zuSMYfy-&QD@R&#D&$5rPbtdztor0X3o(;G+%G1w3z^*dKcw)Bixuk5#MeFgkt4}Lgqv4>RlKPlOl!^_Ke7x(|HdP0An8n;5e<8{m~ zIp_Wo<>8M_BA${}ZpKU556S*QHEEnDpCxzKFTnp#pZM`QX4f|Gc^>W9Kzr^=xflD_ z0oco^$92Y8)rB3Tp6cva`eq_@DpFXFn+3Tdk#}Ar=A8KR$cDG4E&JCL;=C=|4RK5R6v0qB<)&%}>vj54lJ2v0M|5p#_ z1K%3Ax!XbCyU;v|cDy0Tx&G(=_z8Qn^nDQAU81^(+otl__?LjcejoVOxGiN#T!uSH zR8LQkbKPfI_&?j=Q(x7?d^eTP#=imlO+$Pcx1DjM$UBZmOi1EL#B)^70qOF!et(7R zdFgSx>t67F)hAwR93fVu<2S@jRL}3zc(Fd*V&Y50dsNS{o_x04#Q#_Cn2mRl+tRZK zX!ld_!>}(sXL!mD#}W3<>ia~vOGNE^O_p(l`2XsW7OoXfYO2+IXT}lMnsYY`)J`wp zC;uYIx#suGbFEh_H)~+IthMZf9hkDEC!a0%Jn+l=#LtW)pP&3O^gN#{v{Nk_broFG}@ISYUG1H85yOK|N@>z0sZ%BQpl)N;)H6Nti z9lI`NmA)OQa{SLJNBYVYyWUvc(p%fkmAhTX9DYPtZpN;5Zv~z`|8(p+Jcn_-E^Kty zU8HN#=YvStwh7p+jw5xEYxOPazuhIs`#JLBdrtYCN8Zq`cW+ES#{BYP^7-1u=9~Hd z>Zzvsn(w6i*0|EmbN1dF1_x7V#~B*`C$`{mJ@e5A`eJz%_^jKc`h|_p{C~A+7LT6_ z|JJx7cdE+$rcK80&bj(s{ABAD<1^;UJ*?b^Dz9`t8-FkGPc(&i<+sL_ZpKTwU$kjf zmU1KhCxHJ)@;#j;pN&5a{AgdZGaoD@&Qt7-V{*5t_D9hx)iYSj=jglbw{#Q#UwvLE zpSS#Y7>WHQblK?j8I(`_=ITrRdX23y`4s(u{+P;V%XuF4__M`xJpT*j|ap(zU&`Iy8jC9)mi2D#x1+)vvN--+XvPD#KeRib=^_XS>@Iy5b{BSm-DL|bRk7FDODwTPjoqlR#cpgQ_Ff~#ii!nkg39|n)9yUw zuKzcY`}xeG_s*T)X>;bBGxN-?x+ab1<#H)>5!Y~!rm8wGqhBcRd!XYMM<0GLF7H^~ zlDjzdye3vvCFED|8=u!!-ke?4=S0}QSCu^r$oolf?+$SNx~=(-)h+QMdS8!yG*$X8 zxb4WR!WVKb8G@|;?8Xb^O#T0Bo3q5%DT@=XQ{)nRP@CDAcyRptQSOq{v*QEVTil~R z{YKJnX-2{2jF@DC-(u|#69k9e;g zja;qtH#Gcq$*X4U|K+c@8=eW+V={a-!Wa2#ihtSfS{|&ElbTvI{Q$d_N--|^z!HszmZwY`6F2$eU+r3gUy= z3*XtB{A2vh8T~^19^ik`hWvwds^kFt$)1e+SH^ucV_dsVmFx`u_Vl}$ev32uh4_8J zcX45Q9m%X)mh`lKIh^Eu z+tGE7ktgWy zrSP@9UltqBkoQgC?cEk$hP>~L^nM6;ZmCk@vWp(he$I)Si{1}m|3pn7AH299loY=> z!=NSjegHZSwsfTB9g7oW4@UMm*cVZyT{G~leV6>v>?gC&sjB#$tYuFdy~O0r{r@Wl z2Dq^}p=T^kkUbUIhhZN?mEv2Ie2bh*k3i1XX2_ZP|B9h)-~@4k?5#-sk$R;nJs^$a z?T-8S<=!ps+)|~7Wb_N|ne+cEMhEz@IH9NC-z-6{CD+p~VUBD?+Xx?q{Knb6LNmgK z`D@}Qog)wAxOxB4qXv}^88o!N=a=|N>bL9#snQ{B^IJ;&e?>*WZ)}}JuR)wZEmqe* zsh6r!e0Nf>4qs}ifL`&2XR8__GUg|*Q#`Gl)G?M_I#o? ztM^^Fb4!(Seg^z4LrsKsT}u6bMN1p_L7X6SNbH)uMOAu28~Dt1nRmOKik<2(j=9<_SdRC?Q zxFj8VeoKt@a(aH3^83Fl&S(oS?MJa8ZFlHZmEv2Hc;4=?b+J3_RF&fUQvE`{r$Wbt zf!t&HR?k?RfURqL!v0k0vwGaPJvl%6c+~Fbf!sInWTbB2A}U(?2)|3pD`syz|G(nO z0QU=X-$4Hna_y|S9n|xK?aF>SYloUZUj4@h;`XlPd>x-3;l|6yW2MJ}bDeviI4FT5 zQua95sMs~WT1~hhjpO?<=ftj=2WrAG8T~@}QvY9Zdw~CSj8FZ6ANK@fuh_SmaCX+X z(EoM0c68$B%F9g|DJECW|F5_=z>D!aTwmhg@t6}bkFaA^wlIyS<@yqz`*|72^=5D$ zDU1`7D|18JV>vh%r*S+z%w;{F$eqjnkkK!ctE~S|1^6+!4v))K>J($)gI0D^*0}!% zxjqHnO97r;_l>=xi{TB;o{xv^Jeh_bAJllUc_MNx+Z1}dT?TS}9h@*a<7vI_k377cy%B{(aLOv1X4mFsXxQydOw*7bdkL*CZ?(|p-{ zkTdK0oIB^t)tHJjJ)vI9xc_g3ulpgFxL);y@%UY+yIf41NR4vBJ5lbuOXOU~i?*62 ze*FI+*X~j0mF)w5LqF6#?%(C?h@9gXLEJcDc^Xg4wOY>^Jz$Kl--EMBVVuwpaRx)5 z+u&S;n%FLl6 zrM~q4C)Ww!*=MV?9%6Eh`*&(srk?b3@K~qLnugn_v|1e+v2wtxMFZ4s*pUCh-@_VoSdiO0a>rHvujT`X$5Ab|knBq6) z-{sC5eb3A{;8msZv|Lvq*UK|-o&zV$m*aAc`}f!ILl3b3L#{lUI4{MQ^Y4#y-kbV5 zcYCSP$7S>j?R5$GlO0{~8JBC^zrSew5dJ}pCguV^?T5bT-LG$X-vI;p9f*;AxnFhA zh*co}G8cfcG=-68jihuHPfqe>wUC{qg&MD;wSW@Rh(3KP2BD zJ)ZBcvi`;o z?(Wg|gmJ%)8vVu(;12-*+yFl&$GCsT_sM-*a@UrcNUi$Zk(@URURsWy=jGVDWYn;- z-h*QInT#F<-X#HE=pTB-{X1vc^f@@rnW;+7ik$Uq{2nlE@9fK!eV?u?jGhFJ-*-&- zJHZM3yZBV`cigEZuiRN%Y5)3={y+YBxpEdy{4oAeUg>_JeNz8ld6VvE*3HllfiIs( z{!sQQI${rT^hDYbH1hY+7t&5M-`$XZJzw~E@vmjCX|xQ!#NWjAI&8pz`267hpOxlZ zhv7G_*Vy`k57&O5JH+Ib!qa+v1R0Fa&@1QvSKg<;myHwZ^(x~}@IPwwEm7{wCGz~# ziw~J^2YNl*t^@CpKTuCX|FRC``-OVt{QpX0Cs}%ptuOd6?a%mEjd?x;U-AbtUk>G$ zLaF#1+I#5G{zGDZ=kMS>6Yv}QoxS7hi|{CZ7JsK&SWlDuYPl}s^9wTM`UE&H7siSC zA$+L#H~frhxjl{J?FwHneiwhJTCT|G7s~Zj@ZSmWLqD{4!k_=s_&5BaYGL0s$!Fk) zMszRlcX;o<4fQP}svBc+W&eNWM*&_;t_gqshVi@jKQ(p_jVJNnL+0E3Mc!j}h0jMa zI$_rSY_0IqxxgSz51S z_5erkLJEFjeG#0%4@s>_>Qg-1uf~jva;G26$Qg3wjx}AMqMoJ3awhilN3jYlHAAkW!P&krPUwfE)+2I-KQ*=&I6HD*O7Qah4>k26 z>Pc$s$TU4Md#wTA&N;2u&|de6`ytV#$Q6Fo*Z~>%BG;8-uOpAZU`GtLw8ikK|F2?C zNnRQ+CRgi+7J)&Xbo3WA_Hf2f0~%98JCt_0{^|z(9$h+e7rsj;Ke{A#`4!{;M2 z^h*7I)qaM|EIwm;r8X|lk@F0>8aF4({o&5+^Iq7NzBh)u-qcvm9HM_aBOFdX&K~n; z@cX*=(MwFP2|vVsfIRm+q67G+WZ;K-?Os5yw}NLCp5nJ>V!m7h9&0JjKdW)ar}4C0 z-$$;eXULWM|EduIU!nbg6O$|ZQF1>Uxvm=bXN_Y|sMzn@e4A&g^>f%f53RCX zzt4alp1%&|+A}dZyNN6yLwna&q&fM*+FM1)kkgPs=sFZWD89JpNVV z9!ukiT*qz?E%#)|mHPiGQfhf+;l$)h4NdM{3*Sq=lQ=? zv-EfdKPFdeuXdlYw1MA}Iw-{5-_p2mI5`2*&PpUDfbu2lnIcYS+1O*lT5!JFOVb zLVWQ@vAC$5YX_k##On**`2n8E&%i4gG@$SBG2y3K7D zI5^>R!bu!N>-pmOxtIGP*9ykECynF#v9{`U=VbaFo6#@illy;H{UzYj#6_M@`NWS) zEFkd%{Hn2+M7dL!%6)5rUPZ3UW&J*k1ss1=e%KKG{Sc4y|Ep5xwDsd;{-**w9=a2` z5-X^&CXKb-$x^^hLV_#^#$ycXZQotNv8=oOuEuaz461mjl2S@1Ic)XVj-A>|_v z9W-E6++HsP@5um9^V@sGh;nHOKXAI$Bj>{_M}apoj;H1N6tv8C;{|fP2ApTz`_2zI zoP=D_nU)vloh!@JI9|`#lGbx0{f1@q3+?Al@Lvz`wOlQ}c{?xH>&$#1hEISM{u5qR6YARC%+C(@k{+I`+5GKF!>Srl$!r5=qW3_e?OMz z|5hyz@U>hmz8zTB$HS<54O$a*`nHPJC+hTFN7~M`E>Wj%zKc4o?M(Y6ZFid8A9Qs6 zum5^`LAG-4ne)f0f%$s!lbp8<`4>O*mCTpJONMZ^Z{!fO#}k{M>*058z^{!1_0L!H zM`n!2TLIo2@W>+?c1+{Rd>O}{$XI`_B(K+ToukgHiwfh2W*rV^nDz6lJj<#Y_DtjW zemUr&56`lyhV3%?1@mRxFTvk9z_)RcM`W^PjE)ji1EgEjXJI0Gun9DJARNGHR1@qPs~z6ZE)OQ`EF0z zJ<-NRo%sG2KluH;zV|ZxawnXszYBg3j`OSSis%3E8Tu94@3=Df+}gd5y*vB0e8%hw z-`f>hkGMZlbH;$fGp8}R+VxFj-gOE6E~4MWjDDeAasF@hP658ND}!(7b>ni@wd;3` zdpF~pR`e3KWMxWUQQ@Tmvz;~tN{ zxSetBK1`C&{Q4&QvE^=?E-u&0!82*6!ELMa^?L0Y8?%VUITlzI9jgE%W?bC&Y&Gdqpmql=IHe_8zXB0Y@k10uH3IHc{e$* z8c)o7($3MYA*Aoea|hCo++2-&D5GDfSI+;hE;XZQ{+(V8|M~+zE@R2PVS$^m zDSRzIS>Lo?-L_#|ul)Ys>WKlK)9XH>*L~u8ea_tTHDVHY_@N}8=yklTao4)>0=<3= zPPKbK(5uCX&6j_hd%L*jOC3#|o5JZzK7I(lAG>ydd6f*={=fsbw+=i{xXGdt{(<~| z^~`_{Ctve5{lR*h|BvB3-u;J>|HISdj!{1UcmC>A@?>IG?)g$jvmczKGxSU2JAykW zz_t5$hxeklHynEmHdDFPc!sN{=fQ)o5G$g8_GbhAhk7OdUmc#OkL$I&Q0DpM_kRQ*pQt8q)-#1Keo5COZT@fN z9@8uN|LW@t@~anej|Y$YqFe5FkXH&%%a#0p{NN0^lK-#1wGEt5uE&D25}aM#iuqC8Gun z8ydqS|6l!&0MGgRp5pI&#{4~ZRA@iM{8tlNH6IdZd;g&2N_}?xY&Txs-;XE%U;R(_ ze&FvdPU!FD8Q)&`Sf0C86S{+wi|mP8`+e(g#TUwR!8}K-ChVKhFSJ+k|JBB?8M!(? zZ}9cN;upq~AB~?wn@%G}8qZu9e}1&_M*Gorr)^8yl$d{eL(7l(*XxxUQ7`n$^T}#L zSr%W&?`v7dIg8kTXzxBlZ2dpv_a*p!%TQ=PxLzBF659=e;7~xzxus`IHJ}(&Qkn4`R=IKbpPD(EqZ;K;$-Ogf0cgy>GyVl zej%SrupUGpO@Dlf0J*g|3K~cQ~3CL z}C2i=1e0L|>{Xh8qy#1A# zdClDh>X=t|0$=%O~PT_iK%!t)aPL-$+%y0v~_o zoB}pJn0$W3o>8aOmlWhf?YDWyQAu36Z!qWHS;vCS-GAMU;xBl{NzGcE#?x{oH<-A2hFtrAb53ELm|PDt z>kT=SsyIpG$a<5q6MUBT7x))7>(MklF+N9tZ)=@;{>0=;k%X7_7ZP`ELnDWq_&tr7 zV&azY{GINyLH~F;_czZs@Z5o_yb-?o$$h#3|Jwfhauwz9e&u}zjVd2na(JKq@#ldi z&V=8q4Y`_MeSe0YFMS4^V_)81Osod)Kz<*fBfKt(a&zB}+Q%4`b%6L};z1dDT?o#N z1#x2e&BWsk&ctTMx-`nQz5!10D^EBq&wq1N{Ozxzj#J;K-a?swrWP}*r#o#><;DvIv8`qwX zGcCWYLlbX^afn47pwl&SM2};&T0~#krKRn3v6W#Bn@5ms{#=axQ3^#)9+t&mrF}Xet z-m97X_8ykB*Ly9$H-Ps_lxsXUjwf<0--yrtoFUg2!TEPVoVZ-yv^c~J6IVsKh6UgR zFE7`{mVaW|@}EP`&*SvO_G^ua@=tzJUJU;e6a4GCq}D4=h-cL-Jt4p4MezHjc`P~e>1Ebuu!{U5sxt8m!**in7Rp6MnlX0fT5y5(#8RY5ralc|+q^ijUt13A68S>@$A8Yv^0zEv# zQhjoqo*17k;OlCPl}kPz5_~NHk3SWBQH85kyW~dE_yYN$d60@FZCDhOi~r+WZ;Wlm-iXbKMXP%I;PkA!5bCe z#pX-=9K6(cq>jQ}PO5_a_awhsuU{hjQ!@1WPjJQ+#)-|B7uXN4(|uJ1XLge~p8tnT z{b$12(8F_qseVB`RL=c>-&6qusm5 zsgS&y`NADas)D!+d2zBX^so7GE7~#ck#=0?pJf04GX0*an4P9m+p9hwY56o?_xRL~ z#1AR_gS>K;os#oF<4z@e>qKbE;+~hkW zZm_XBcWA5lFr!~!M-@AQe`X+p#=_Z$O0 zaZ|-t8T~?h_W!@Rs1Sa4{ej0n0DV)NrOu%$1~cx_{N833|GX>D^H6tD72j+8En@vb z{J!8{RS4fKNFExxUkdp_V-uMftr4AIqD)=f8GuQBTmdk$*Siy3&XA8WF# zm+U#HNe^fA3;Den{5K2XC;ZBt*z480ubRZ!)D*uCA6e}8N89g!jD8_L&;Nb%K_UEv zUwItPm;Urb%oeh))m$vHJMs- zs$a(XH4xd(i8<@a<$zb1a=t6}}(UL_u1 zPudNBe`)!ZdvHJE{6@F(VLWHhpR+1#7x6&1RDy%&Dp&*cddRI3gNjvl z+`x_|?F-(HKa3aCGrZv^RE4R-rt!MM|77;1zw`%BvpFzfe=NV4ME<{a&w!p!Gx^sY zoZKhjtMG5C;#U23ik|iMyy`ePuR50Vs?_%v7HR)THc_ z2dI9ZWin_wvKE2`~-T;vJtlj&i}0)^}~2E`#hR;l=y-iTU8B;a>P@y zJX`DIanVUO|DJ;^`}`C1xP4jCN6J3+w>80DAH+BkZ;*4Vs_|)hoPACjp`WK#oU4{s z(b5@_u1v-JA?N?s*67cT{8RQ|sF%z}{NkkVXrIykjqHgTClgCe-ZxT}tOev#YO=vH z1OCW=J^#cN64y`zP*t4Y%hU(C)TDF&3w=C`Jem#R`u7(K$RjpCSm)&&2sHpz)tXID zH8J+2$Nvj@IRCfS<-uYf@_UcQ`;8iucioy`FCSvU{fzCa$=FItKCI7^B`5TGY<_*7 z^aXe(t}*tI#xqGhh#rqK8T%OWBPaao*dXUgw#QZHPz$=QLg;0M7_q&Bc9EXxJR+R$SZpu&4KTK8H%+Zb$-P1ZLf^h9Xvk! z6oOC8DX$d1*7q%Z-dBGfx33exd%?aR`pG4moUN0bT&i}79^cj2qB$&_r z26XE)xU1a-5AZM2epBJcTf7HH9H8rMR zFy@os4U0O)@)?`YO}^gLX{gc2OX!NlcQL>67A^r{kKl2JnoZG2epPX%2SxjPer*2=SRgM-y-Kq z&dyA}#f=yEY1aRB?cMtsIN>_6)bhu_BSuBJ@$V)0bMk%F_Inb{_n~L&M8D9UIsd=z zrvZL^ofs~kcs}3fUW4N}e|(hgpBuXioTc*B{$(Y@!zvix5AoK6_X~@cF^{|1Gcqw; z&i8kChBMt|%#Zz|+?eh>M;+j5`3`{Bw@d&Y;#F<}-mluk%lnN*j6n`Cndkc}see=+ zO530Re}r}`?aws!{U&c^#{04VIyuXohH}3k_x`C_KZ$aq*JanA-Rm-}J zeu3O8_e2gpKf%rteybar_V_!P`v$q^PtDpWV_Y|nsJkEj1oP-&=28Fbc~p52xGqo2 z(0BI?eRIcQyO-;|bW{9meUl$ocFfTCVDR=UtZ(r0`nK~$?qbpRppXOB;WtJvP1v>T z*PDK<+1$aS>ORlt7s`7)bog~FEpNG!-phL!xl8RJ@c^IND<>DipepN70= z6_7Xi|2nt7EAn3E*9q!Da(RQflSU-u@%f!1x!;JpjZ{6)rY8B<@?MU-2V}^5E_fpY zd8hEaxbt|&aR0($)`_9ueHrD-s`wq0U_N`g8tBLV#bL;%lAJKrFO)a;|F4^1>Co|N zg71*uh4?XiN&jy6lie7%XJY+v^5$G&mtA>&guc`NuI1fP5Muu2LU5-9xKi&lakiCr z*F4`>z|ZC2qUWY5QLgm<0(}3$@LkEid*!l>ej(r2fj_e?{BC*tTk)gJRnBv&DNjea zlCL;7nkDy3kPp7Ee=Yr}zm%SlkWYwz5BO#;8@XU_DgL|b_?I&ps_NIYEotARiW@?D;l zm{<~ZTJ{|GpM1i1iD$~FWsffS^2@K`szRbwIk{qdudw7Q3f!xD>0UcF5 z|G&=4O52_6lghkvau3I4ZQP4IefWCtAI-pb^Zjh|dy*xOWB0o=-*<;j87IW;0`8^q zF7FHfuAZlHaIg)%N`YcuwLTZ%^aj zD%l&Jf_{grX8wk9wCh>bHb&m)M@@MXx;nNYZ|?tJ=i}F4p6B`Ydc>#dc#Zf(RV|Nl zgI5r*h4@z9{AOqF{>`bc{|@|fqoR*n()G)#{@{jrep22+qUrf3MwEIkd&O$%An-4v zo*Uq6d7q|jTnjd)U-tjkJ=li4!Ar@T8m-hT*@IP6i6xSFo-SySx-NUjYHGiXexcqu z|F>?jvxf|Mb5=|IN!2s7`)RjC#l4QC@s%T32M1L|suurJdo9hL=P;xFcz-=#@|@)6 z@bw~mRb}wy^vz!4{hZrBsw?__q=3GUh3_!WclB9qXFB2Yr6i9}O}5v;#G$8y&wnT7 zul0@GtA;vx=JT(rv%q`ZzAy7D6VGVe<52_cH61*1f~h?Fm&Eh^cz&_hIQm^mzov|S zp}wz#j`spOTpShhZB^&T=U$*!4rKfr8UO5z@txeMZ`{wFS4Ztlzo>xRZv#Kf_ha~j z%!TAhe9kFIeU!SSntF%E-!e7NmLm7lEMFnN4}oXuBF2xV@Z2oRuMbs=qul;SM{3|( z;5`)O4ttxtD45q?E_V{onjBM2NYUGW~i!G4l9e?*AvA!@*xqeKw6Rc3#~DdEc9k z)2rD3|Mn+s<2i|Yyw%2!lXI);&B41Q;m6%N@;>)?_CzkLp^Nnmy=+`i-sJz^8r{U> zMZb;=&&zu`_u1wmg-=tp#KDJ6PUzdooB1pCoXJmve`2=0tA7IS4sGxsB%+T0YM$$t zx&v#Nn%XnU9eRD7e=YA4K3|%acQy6@Z+C4Q&&yl+=6FKXCdc5%&094L-5CsvZvh;|YALZ)$eB?m#}Qrao3c-$TGXz(`BSX|nI!D?As$ zh3JWWXL#0iJpNVHS4Fx0N5%2AzRBH~WBL`w4b@}83-{d%;EB#Xzwp={-TwYR@bONR z>(`X9FOkFXtgEm2eZ_1JjQPdl)an_~6Yjf9+?4*d;lt^5BJ_}B90E;KSET7#@8sX# z)FCRXxLaVy0`gw~erX_oSy$8ev2zjCGr{i;egys(X?)p-ufBj*`CrK6bm*D%!}N5c zi`UPhNIzFmJ{3MA=-G<+ID82`chQdjFX*`(dS(Rlr0m6?D#+7wwzbdUk($yN<$50{ z_IdOPo}`~b%lEVrJ8n1+Zw4>i_bz}Jvrp!LlzpbpMM&-_c^vtan!@umNqW3}&Z2IEA3cKF(abt+pBsrpV)OMm@K3aI za&ceGKI7*is!xT_GTI;-@pd(9P4yQv*7^_&!gNSE8_MM%6m$C#&=K9VW(4Mt-H=j4!Wn4r&KTfKhiDw zlKn=buY%_!#Ad}_$obV2YU*v$w>k7(74V-P-!0dEK8g-B|EnT3je6Q4OA`EBzbdvW zdL#E&Q}+1*IynFT?ah`BSudqdALBFcpG4-uALFZOPiEjRiQ4zv9^A#Iu0g)7YR+Ij z90HxZV*2S0?p*<{>~{&S>}w{@MTjhgANW_(c(x?Tx2%&>W`k??+2c6B2j_t{aFDXI z_bCIx`5ASacNy=fD0lE#1>}oN_v%1D>S9xl%jg&Q!70PQe=@+A{jPvd`NZS*VceY= z_bbL_FFA#;^)vi%PH4t9ykc^l0N!&JFSJ{`U+j}v!CeFn`kJySvcu<2Ihi(xHkS2p zDD5EHUi`n+lNt5L`|J50Vb__fz{7SAo{(N=rtleaSifTYa{u4AuiE#s`AyFwbS8S9 zLJT|wAAfLB0X?(kiJq|wHRZC5exaUEgN}C{eZf5Pau4*3ZHbk-ixEo-xXV2k++;vaPwK0 zi}Dip`1hNAkV@(%HPmtrJehrv0AJ)il{tuw>sL(PuY$Mn58zn~_jpTeopn#f?E+pO zsj~+Bx^?1dQ@5pls;2Hjzp{i}LV5H2-*-QA^uc%NuPxu&pZt-r*lUiHW+pOBfgbwQu{R-C!SI4KGbBQ?Ye< zD(nAu`&zsVzm;_^0~^)#5$XY|_BTfZdt6J`v+vjGf>*w*D-lbL}^?%NCt6E}%RKHNpM?eP!HF@d!pNqHLI)SA9 zxcwNHIzMNURqg1EajhLsWvqe3dYt7_(}qXcc3c7O5gIm=|DYU|#~)?t>{ZxM?Z`B~ zmiGn7`+y92*Mm2@O}wJ}v^UIgRJ#Qf2DzRVUJ~GNWH8@1vlD!@u&%l6QD6 zLTctxXRkVsaZkt?*U5W~ssB+IQqvwNAaC;j@1|Q^v2Uq2n{}e#xd>|ey1rg@4fsc= z@kQP>QY)#=kT-MtyQa4Aytqx=M;(6(vE9@iXq(ZBX@93JHe+nazg~}bL{c|b)Y;{g z+owqC<{9(r>`2%BITNjF&(d&Nye$}Il`?n~! z_h(Y?4aRl)KGD?wICG??|FVF-p91%I&4*`g^*;?xADO|fgPkjjb zq$bPyS$j)HzmV^@z(1oc{QS9$sqa(w!j7sZV!wMtxgKA}{ivt&SyN}PS`Gd?8lO6Q zAfFKbGw?5L3!iftjxTC`Qg^E+|Cn|_8~9*KeULhxnnry%MQ4crE%<-7_~Crhb>GCf z2uH^kk*>FKhl!fTv)w%|h_9o1zLD=vy}-hRM#^w3P zuF3j=v-ihLy_GXxYWlovd$0K|xc3MAyLy_dvj>T$#D!Cr(k`S?*QzO{F_&s~!LIN@ zwcF9ew;gB3`?3Fe{>dqH9&!^{?4c+5*ZP*&t)1m7u&)}<|9|&r+x$9>dpvY3@+Oy2 zHROCM2^@G8g>0#bAE%`@i4) zyKTIbypgfySK>ADo+O@^H!{|G8A87f8T~?ep9mcvw;^vi7vbjjJmO;VOwO>W>BNLx z$0y=qC+|t7K1P18W^97IYsD_&d40|K;D&j&+t1K?)(KY+cL3kxpJMV%&f2Nz1K@Fw zbe>uBIr46F`~>p83cNLeyfg8P#66zm)l-<$U6A8%dA8=mxc~J1E;9K7@w=Lizu$9R zLN1}a?}$2o@8)01k6XSCnL3WCsRo-ovsQE|b}qi{3feig(+2#<^LK3|`KFq(4*tsE zuWNR`NiDS9(IrvGg-fF1Oa2uV{bxs!SJzu&{`_V55BJSo+-UuIewQAn^V(lB&SmENF@C>> z-!1I>DSbxJhQB>yE}R@1AYiyW{}{8C#C z9ostk((7n=E<=2o_8&)qkIzZrFERCnnrEWiy)Wr8Rqgpv(Ys$E30@)pwOfF@v&9wu zQ|oA6;WB&q>_l{nq5&IQu5~af8=}{XWP_t;=dHXcD<3BgwzK(1E{9In$a(mH~IhfM_4+tcP2u5czKi4OC5lG zTuo=LCHdF#mK^yoJ8sD5LhvTFjhB-52`2C6Oq-hVi!`36i<*Sg2guXajE))oLORI* zzjyh+lXsl&JikXrI=|&io0>t*AAZSiGwi!Y`xAwo%d6yw4&J-$h0OpS`wS=0`sZ@wL1qSDmB##PMzbZ@zuM0A5PoH{I&3cK?tYzJ(m7MlF{O8a4_e0ui z=DQp6ueT#|c{x|dnL0INOa@e4JRj6g+nhUi2;dKXE*#?mV77SI7A_Ro^Ab?fhv0 zeZOPY8T`GPhTqwRv*;mRF*{!i9X_6b4ymKY=!nmYX&cf1TFZ~KFYfi1^LDIhYWkm} z+;4g$@SGl~*Wl+=Er~g=Ko8)`K1d9=ysOhQXVr8bPY$o9?GWX5m%fQ+E(y!o8?3NN*ceL$KS!=gRQ1DM7dvgD1hJD_UlZ)Uqa`w zM89C3P1_Cp`z*fbU*c2Yzq{Q3ll{Dxj4Aad&YY zeR5Bs+>eX7s2OK7?iGnR$l4Warmov_W>?kC4DBjE-=>v;`-+A&xRUROxKdYKgx-h& zrnS(HqwP&2raXehdr*V()&1D+^1b4I@q{{rysSzPbmd+7M7;5j7WN#sCopr+lE z9$(M5@A<5|<14VYtHE1m-*^5!j^`(w*C#w^zE6o%BWwG%H3j%aCz|gw=yz2{zmRW! z|8Kpk1Bjm!{~n_wm~Y5h^LsJl{v%^tH{VF&*?ek+iV5j?FYVWq!-YK4&>Yx=cm-PZ!-FYe3SpL|Ao_w_3v@~ynlb&&Z7qK zvFWWp5Wk&)|0MYM2hM`2>Ews_#fp#VBT*hZFY5MlG zuCzmF5$}_e9YKsZ=t%xO#YyLX|JU0eK1AfpnK(6__+smm<9ZN#pFWmy>v&E_5yS!C5&qowz>LFOd6m_W#%S2=p#>{7~+E z)_(Sa7;`Sffm!p*<%Jl)u;9f3tsO^rL zzN$M2{8Quhq~-lNx*ne)?=!#)^W#Ez2wmd1>Eg>L(uN~LeCUi{(eSA=WUhZqdxOU3 zGwib#2Jy%F>-8wVi$q>TUZU#eN4d>UitAg>eNX=<>q+F#PZyA2hQGZPd7NP7B=Lp5 z=f~K4D1YhU>A{wy{>RxG)xz12&3j1wFK_S8-?3Mz?@y>a8~sn$`tPX63GMD-@ZCPS z;D1~||6K!oYK~I>qu!=k$X}B9S{`p9lWYGAdAtZc7X|VtL{GPX9%_(M_v1{EYB@2R zo`$ueqyK^)S^uvN=#lkMYgY~^W$&X?d(`zx>V~R?=TlSiVf~%4E%ey6Kg_G9e+}M^ zZQ(g@l;>Y+l2RY!j8Jjw;xr!iz>{=z+8x|>jDM#Y-~IJ=wbax(IYU(3dRN9c694Jv z{KY;k{|w^4zuMFTIV)7$`boz3onQL9+3#cjN7Y}5T^`MPE#m}sIYZX})N|ktH~Tq% zYLNQ85NCyoTi2!W#V^gkXHNgza2~_^HF%HP_hlZ)K7iM=!E=&#{8F2gI-#n)LVqu} z*@;po4CbL-|EZzsdM0OeRLcXJF6x;oV}5k@JpR8;Md7}fT<^PmZ-ROcABo3 z-evv&#L^-5os_qI&c6;l*O9N(b%dWwXs6N^VoSsT)4w#|-%x+Oy^S(;BhDzPli>fS zoC%2W@AQ2D`u+rce+j+C1@yfLzRg~Rk-vWK-sxNKD|b!qr%SC$>O<6%)JdDC@wLA1 zMlOS$JOjT&{eS&h`@YPtOgy7;&+i4MZp2w6)d255-8K>DIDJ#AlKK{Br_@Q9EiJkyEO=aZzrQdlPY-llxrcz7DyspkJQ?a=!(9mrtkg zv!C;q*irHu@(4BKdGJq-=QmpJ)a+-RoFVu7!E@)-Gx6Lk%lmQ3QFLBI9zSD68qdpx zTubLQvaYSz&kL(ud{PxEP5f=RCSxC>5B3FEp+T>>B#bHTsY_Pk+J6YUGVqKz<2ij ziuNmN##}varo8Jm2DeWe{AcVZi;Oj2%$xed()e25BjEePw7l!K0&h^;cu9Ga1M9q% zGeN3hSd`oNj_kY@8SA{6JXe@(uaEn6t#9gQ%rX6n$+--?O8b5Ryp+BxOdgIORrRbDorn)(>!zJw zKuLWt>cCm-+q3vX6SP_oVigA6;W=ZC$raW)(pM> z!7~f0;n)K5ZUxsphvxlx3|BwXFO+$GFEaTndwQy#y{F=H1%L2ehWeo2bYmCjM>TF7 z<=R)cmCEs%U(f4Kf{sP@{Q`85qUo2X<1EhZ?i#5+)QcMGp<|@%>t)bEj@@k=`VnLC zvl;1r!Maj+A#}JrDn>`){H*RY#_z@W*D?N)>G8GwEy4aqSo%Y}zkqj^eLoY=SzjPm z&eeCjFH(cZmm6+P<9Ye~iGH`x51-I*dPcvHj=Q1bVn?4_PsI+>d0E{JjQbSh61O$n zm@%%K?=#JQ0MBr!hKCE--xJ_o74YxpyWl4BvPDs+)rTWT)~q^wZQa+j|Ii-A4v|Ow z4YWVe*pIFMsTuRf{Ojd>8@8t1vpJ`<||1L1dx%YDObWlf^S3Xa4c8C5m@^6Ws(P{{R(%h>N*}ZJXKG=n)@Q*2LpN6 z?*tvsS~`6E6ywv&Th4Ik`0a~G&Alzk6+JBRTYzup7kdu69!p(L&HPmX`St+!wSa$} zCplc5pZF&UoV`iRsN=Ww;6Iqg*ZPL%x{UgFeQ)qgJ{{zNNjxKQk9QdB1Z(&1)Y}_B z0I#-yyon_xt|N|8bDv4m71R3&=vW%?t@E-39p+;lN7a9V4mrzPPdru6JgYyL))g!} zM{L&(@{gB8e`8PBpQ>k`MLiStUkC8KRYkP zhP6HOuWEQFD*B#1;?VB2-dW?A>-rVLTLj)WZQ;3DmS4v>i=)r)5YMQ3?u+C(d*Z0T z&TSlpEcE#u&ikk);>Pcr66<_8&(4ZADN>HU^g0&ig~VTRp8$Pe(-X6A+_#} ziX?yAgn4!`^49rd*RNvyUk+~Pfd7kT1TBUfRD7iUxl{$={%+W zX7ILX8_!AH+t*$A%?j>?ehK}45*2;(F$lrS_q&SwWQXv(E3CB*eWRka&lir{>K}xT z@Lac#TirU6&kO5sLyzR7J21y){sjE9qwZ1rVdi8cba;7R$a%2yqmI8Pwwt*)DthO% zNcV}!oBY3sGdS|fUNN@_q}v~$rH%?Z^-+1_+R>E%A5SZ=nyULK;HYdnU~33;N7QVZ!5qb9TlzFR@Sk+ zzO}r`Vd~v;PXV6|oxn?;>+TlE^Y*<6KYc#qP&=-N*ZKx>;mPE}ebA?^)fmb*%wMPP zh8^MeB<9VQ@H;2XukS~#wfh|U5o64($>8GDp3i^fo4~CAa!0s~WNalqNJXbIGqEnYpGw+FtR&68om|%Q6@4(jQ z2suNjW?nP4@yf5KA`hD%W!%G0ElB6-?CGnSe~XG%QnL=n*Y2jR`Ox;Q8n{L@b;8-GT_Jcqh=uaa2@+cGat?97t%2w zI!vx(&Tr^CYrwb2!;MQ0E_rYrIoQk(GRC#`*U-b%B{-9*8qrUt{hb2tNdfJBH_;>UOUmAyzK=C^0P;cAba(-MKMAhOmwjFw;AZ53v{W`rKjas1@#O%1Prcb$E|0G`*kv#)ooenqNTP z#jyCfq+GVsYXv7Z<)W8~uB^svE#_--`T5sBpP8t9Ezn*`7cS?T0rG5!~asFr7 zz43Tf&o_xRo!mls_k-WJ%?DZQXFht4bUxnjViXM~_nAa(V>0>Cx*-e!D%JpbYYtGEBb?|c77%&g;A!b#OMJ1Y9DDjvUjx$KWzh_i`z z<&~04%>Jv9!$*b&|D1!4=S&fcNHu>aZEt#Z z#&BD}HS{Iocb}*E2*%^rfKNP2T&bEkSChoo`j$22_q%C^VtB`Zx7zZVS)XkGN^Gs;+=e}&i@HIQt{5HXM4RN?{=BcdIX@?HL_R;or|YEo#AlaJ%^sFwF@ z$Yx=Ny#ET`W^Lmo*E3>c9iOs?q?*3w_fcL+tW(yn5*zDyns`<=~(6>Rd@&k#nO$&aO@$^2h!^=ic;7&)*~tLiYAdEmPuA z_FhyY_LRi&{a&OWaWi{Is&#orzYw4NKetbSzdX*TeB#Gl!npW6_J~v?@j?n;^s~HQ zpTy7m#qD?G_JmX;>u(ZI%XKg0>gv$}UyU8X>DLBMAXj2d zz2987i22twD*B+Ac^bSt|KFSVlsHk%t4z}q&ez6YfIl?A59BI*$|r7I_A+&ylp3jO z#818V7v@dy(sr@DblAw)EwXX{(8&6qD>Yv-^{c!d`;Q(qYQ&&{DSu2XsqKl}Ml~yN zt7ZK?ViON7c3VeNcHB_DdxJNjZM>v^z-F{Q$t_g#W@$VxkKY~rEDn|H|I%lRkH z$WlL3^(!@1nf|G<3chC=s!jZp=NtbtY_QjMU}v)av!BOr6RJ7XC*B*$3`*+zVq~(H z9XFIS^?&Z>(64Mfr|kfby+zsQV}DJ}c|DEitXBj?_yu!1&J^7cwR2V1+pK> zzMz`RKE=C_$o^Q+FQnsE=!os(C-{a$KkilF|BQ2v*Ma{;2EMg#YJ~b631>)DOKkyp zKLqYoPA=&A%RDZ>AFF?)(&Mu3>*opY0hc;ql5f3E;By*1ANjn!@o8}Ux}3t%LYDeW z<0N7gcx!6Mf3KnSp>?DEhUEUcOww(Kc|%Z_RpLqO@Ex!0E zexK-#rsTL{ms+l&SYvW+lJ)-;izoTfXI77WO}yH7Kz>2+xct7K)Xm8gRMQ<%(d$d% zagWTKrU~dFV_&{W*8ed7PUCq8OJhqspfea|2F|!k(T$V$UI~HZJG>TnE$5n((>lKoVq+xm6w2b5qQTE z-vuu(@6q%lXJSuLHJ_5vFSP6CXcJXr2GMb8AaBEWAaBmF$bKDrb*lNMsOZ(-u^x5! z&$W&OxBgPY)#rLR)1zAOYgzeN6ZyXi^WUX;`?m3|7rEz)GY?YlU{6dnUz^6)@+J<% z#`P;^S7(A3=D(SEM&usvLhQCDc<8YCwKSgZ#~CB3gHU%+&39+?3*~(Ubh!Li*Yz^^ zwgQ!Ps+m}$xf48nOJj{{VvTB&de1T^^$qv0=kHwOSEzZYrkCNb6MiL2@AFMvlX{by zwOs+dlm9E1hwHjeo_`(ZdaYx3i=rIAnUwpsU6fnDYn1!`#i;$(oNe9uo2dOZ=l&qy zx$pMoyMLmQ7p<@2`ycV$qxmjT@;2B1;P>_-x(;y#8(DCFM;{ zs`FTC5~_uIT@ugfg`8T~OUQdw%g-|Ug>-BO9m5=btlxpWE#F?=6LU{v3U=0M+dkr9z)M1!;P>#KRcK@3H1tfqc$c zdce@Go7w+YqI+JJu-4_Z0PCw^Sc`Ahu6o}8Lb-uiSeEI6=d zz3zT-XzwBAIwowWpHe%OUvG%{k>(ok8ZBNT9+dbqm_~Wr2_`;cuS;G)DcSg1-ftssr^nEqt^)6D{XOF+T|Ah_OUwHv6A!WXqvoxQivCrX zh{voyC05jN8+%l09(9XUzmSeQpyLutM<{PkN5Jp3ChlSHN6jP7OO5N~eFpL_)nlsG zT?@$jQE;!$=3nB_n7kz}+Ly-q(9B$Irq0?dvHfYZ`7~;r&Fq0Uo9Cp>pg-bYukX7} ze8?V?nqQRWU-aG589FYre1&rU5B%QPCckNYe`@>~K1|Ku61;@J_H?0l$peX1RP%@Q z8=UZWAst^s$DNM8V1A)*Blkex>r7n29*>$kG%8v=BRehuQ^zIjQK`9{-&*`t;kcwl zf&XA22N#!vZ}R}Jde7e~6Q8grrRHB86+QV*+)rz{9{}$zpAGnJ*$lkLe+bWr-r*60 z=yjhsL0n?dlUFAEik)Y~O1l0|oS<5lW%LW__%(Dq7tpcH#zi6D=40<)h&gneLcE~n zY?3j)n{W3s-%Jf%wa&?&Z!O)ye?7qeG>@<2a4+?|{)vrroI-~k6q3|Jb9(Ajh4`?sZ9;cDpv{3Kh@k!NkH|<&)@mM3Z#74W1 zY)1d@|9bxWnR{2JlXuM8Dk}QNUeRx3d|7?BkY5aZAAItKR`vn1*0YwG@cnhR{B=B< zrEhX3xp##-m({G@()e26tICD`;2IlVyhPuXXW*6>B!G7?oR1NEpYVx@bq-XxK7^0eR7W-bq>|~ zQUQ5i3a;IC)VMAVXMUFqH^TP(a7SgYTfu!6T-N8Lp0%7g+te~QL(VsV^E3B8{yT|- zkUh@r$hQU@Y9uYh!ATt7?+WN)Jstf|`n{RaFO=`S;QuPXcX6=gQ$F$I-fZqA;T{t; zYltWtMhq=gc^dx5UV=<#xs`P2+iaJZ<#eas~ayW%LW_ z_!v5RIr`%3wBb9DGrzwldTzOyaXE*TNDXQ5R0)Yk3nJW8>y~ zA)h?|SIn~z^2(66;HBk#pz+h(HKk@EQfd@eE5xTHeqR z$eZW<^n8AraXAN-vcA`eJDt=l>adI(_n!{G)XsnM zgxNgD)FwXl|KgLa+|%|pV92Pz-WGw|mG*1e7PK65cm=k+Gi^)O!teOEk~Weyz>N80 z{`GdnK7`yyhuy2$)CV7WmFK^b{v7`^%lYk4-aP+Td}f>crtO{lS?+ry)=;yl4<_+E zT_@6yc!^j^&89w>>KD>+C3IY5=}6ljiPY@H5S{PpszG4_o8tJ$1iPx0;Sf%<^tX~ZIG_OTiLLjKAB+ilb)|K9K7 zp!y>fxktY_}xAKCmFu*J*subHt>0# zQS1XBsajP=zmWek!Qa;6OPuqGsRLO5GiYFt$#^=BwR#|?Y3-FBU(dI-;P1Yh9yrD? z`G31`pF0cB&Nz?v7x-blo%J`y0m@ zbgExS$5+r%63`Kke+CWgZ;tFq4=<1Rjb3Iy!uUP(_%Xf6JZME9voFk;2kig18{amb zTX-BEKF7@KlNk33@OI=z#VkAEIdzGDSesPqSsDETzFU6^9aAhFvhKv=AK_cqeP-p!Lf%tWNx@x^OgD*D^?_wUZ?ls@9>B*djt$V?D zgXLTNp515geh+=?pp7mbpL2CG51E6i^?Z#V)3@)pqxFyH((lm>Iz#zW|8M8&mj&oZ z#$CjGy8hqN&+vEOyzKfvHmT!8;x9Fq_42+)6LDfl#}UwRY#@)A{SP{PSV=zN^?deY zd~%SU2S*(qcql5mx0btX0(;c&FJ=EV=wJNLi-zyNFU$5n zttIqh9bgTRS5c~8$hWNj_RLgR2RC-0`OfRVl5xeKEG;muwLkW9WuHmO{)6CW#a*pO zf%_-@xv4LO_E*-sG}uPZ<2PHs_r4i7$(NS*o!H#i40-4buw@l(|dA|>RCuPW+`hUAZ`K`rs z68CtLPvc+kEov_HQt;w(wCftaPuH=Dz0@M^FG$iA##^mVK}Vtd*3glcH+PnG+lKRX zk5VTgpTFmNZmtdHGx=-#p4&qo`vJ1gL!DgB`(*+9eiK}q-|G1t#(CrwLx%P4=Q26Z z|Fhul3jT}WpPI%OdC%D#{5vz`y%an%-_3l=!m|SRc+0`N1wOWBT=uI{{5pBRLqBBA z-5hGp2^sxD`(6tjJOCrFRNd0@9qMP!M)d#G_IG&8z`GB+eg+4l5Zt%Kdssett1+^u9U!*J{p+G>(?{5y(5^_wVL(f$rs&?!tIl z;!fV|&F8wA`e*Tp)Z>$U$?sJhOWx41*8Dz1Ar6f8MZWoZ%ADPzP1+lBGV1k?e@n0A zvmer4!RAaE-!?&37A);qG8vw3=+%_#-vCvD)MagQ^R-y-LKu zb8~4N-){*0me8-9ejPIUg?vr{{}%zi-B;D?2YkvWe%vvP`yJy>W8BTN#uYgo+I!@o z<-Lat9HuA8p@;YG8?!5(|8Kv&#S7yzj^PaL-DgPFIz6Wr`Qk@;He1c>l*ZNa{TK2* z!j2pAcMN#pKCX)kJf2%M0zOX#5C6n7&}ts%WRvsC%Y*ub_*b6YR`a@K^b6@Y2RdB- z7p~Ke4w19WBXZ)_yJ^=)#m9AuijQ4G`-pZa?N-{Ov{R73-Mcg#|2Tg=U-F#6HJtOP zfiLdMP4RF2C3}nQyO0y@OMU9()Ac;+B$UMTeH(o5Z|KwOmdnpal#d)baO9{F`7qe< zzX0Bl>6|m!zr?y@?)QwQj-p&PP5^ zGsd2LmpWndL9{3F{iFEap|t1t>@B{3c2xWozgE&^PSo*ivrn71^K0OrHM?;>{Ima+ z`4t}%h0C|4B!FhSVjvcXXa+XWY>z~H+{T_!dYGB-btL8nI(J!Rq zUFdLi0I@gwybZ@$t=t29e+hinN7gSjZ*<1EPTx0}eIL$*tNA=f_eRFP&zvv8Wlu?7 z34Qk+Ix3-WyFRlf>vfa$OwAja#us_dl{NKWcHEH9@4?I3$L7?4#Y@Q>pQ!!loH4|E zSEcd1yjK`MI%gvNj?Cy6&@p#Y=%{w|#pG@2$jckwt^Fu|O)a`CV_YZirBUwQPEp5& zmmu%UdA{mi@-vZZh`SxQ^#QJ{Hyl1(&JXL5(D8%MZujC6-M9Fpx-_nqGqvqG-?;Je z@xWZ}|7#!aUng)x$l|}|97SuS{hP)-oP%9A&7_r^F*oF2&u3qAE|h0g)O_kl_YBF7 z`{(Y!@9uo*DUx{}&ksU5bN^raaR2;k8%-HG>p?s|_xZ_lH9S+J=Iebm)Z`Fkj9B=P&O4G)_#eJpU)Z!$%!T&0QB2{q1S$O2Ny^6?@pYBvO6f zk2R{{PN;NKeHJ9{;J>JR+5=i(PQW5FHcYW{uTpTl$C!Ar|2F4tc2 zaZIk%|J&bVzNGuxI>a!ZJT}%E_`j=o?tUMh$KHkC$>6z&+iy4L2RtPHe%_|YB4eL> z?tS1qR0zkode0YkmhaUU9L_VG_*fcez4fzmx##@eUGcM*M`{7*Uo-vezrbA_;I1_D zU-M_)_VI(3*%;W24kt=B(l-=qf){olM{(Iy>oZQ>c_hIrhoBllEMD^d$N-hrtQP1M3W z3fNZzxIeS}i+(;&;^xnLF<13{98KgK3pR?1{yIE9f4n{_?ffQ=n|BTU&P>ejkZS@GR>0n$hHqUR6TbuBUnKS2H7|G0&q?0ST~=zrfDBw`Zx7Rtx&wDvsRe^G`i1t! z{eK+}HxkOm&;On}cUbA?GPz4bEugM_!(w@UGsE7W!yoj+ADloxo+n7jC&XU{epy@i z`QKCLnNfXj1$S1c1)MJ^h|hUGxp#v*H`D^oL!|nJ_}_u=;%;3>4CFt&zN!QgMV~<<>%Y{jlsh%0<}5;}04nvUdr6FP)GYfp^TvG_`U_dx9KA;#S*+9HPU?EP`- zU|UgNtD_##tnFP_zQgrxKKXx#`2lWd@0$O-y_0k6{Fi4p)q;1UqU)}g{5ON|Uq$-) zO`hFU3%Gal`r{=34*G?B9{~RG7C*k8m*HsmJ$IeD=?>c8bVQHreJtFJR>b(MvGdQP z9Y>S;*#z1QGv1H=*UNuTotLY*bOnmZSn zcg`5s+8cKR>+|EB9al$EUw$p)ce3Zt1=mLMdcJ+?=Qmr+y+;fhHO4F4^Hpc^b@qDI zLiRo2D`rnx-o$tFN2T{+=JWi2hid|PXW%)3d%QF4`b}+mL2*=c?d|dP+xJ^YyfY+H zbrsOXKEbu0@cWB_9mM3#{r?^Q8pu08&m7dm~{sr7Hf6wC{I%Z_NF2b|Wx?Vv{rsjVV6;M`Y~f#&6omy@ZX#3MWyQxN>>CPT>1pZ|WD^NvLGs@6RtJ^3TwZ@ce&= ze+Kwpd%F^RLznZPoO_ac2^;?g{_`35dOpPSkiE&|V{&}~ycYtze0-$&l@QMJ@rKEx zxqDBY@&$O8Cirl4Jpo-iL)Sl`>!~cdf_3XZ;G6sMjl2{1l2Lnn?yY|r8|CgabtL0n z{wbR5@ZrgZ`k){80ZF}z*ig-16%}1E3;hSL82`(`|ImDxn8$sF^d35R(9rb#vfN!_ z#wR9Ruv1iYnf(4&K!@1Zf^lHqlD4k}5qQhm#!Jp)auA&l5QD1)TSi5f=42jc@V(09 zE%Ta?`|i*+Tk@8mUtnhoIRD>awWT9&=Z{I)C41cZ86X6U%#;L^Ur&YVoc|5j_ z*QmaRjoT?cZXyp4OwBj(>T%t@)S}~~eEZ`AZnT`(Gvf}XUR6v^TmSaRv5VCYp+6MJ zp`$tBxWXq<_Bm&cVjT9$!v5~@$C!|QjJRPb^@t-a{5)3AmZK|jG|MeV2cIu9zp%ZP zz0Mh%7{|QND#x+Zdm1^g?Z>_4sAtQ;{lEJA8ad>62>s)(15Gk)z;jP+hhw*kao;7| zRpWmi;uwcFP3#{?%^D%^amr-vm^>%X9 zv-KqZuYT|xLiGGDSYMT%k^yO-jivv_{7%`#@7SGVS#!n?0HY11iRq9X^iQBa`G@j( zdOTA`6z%TPOUiGr?|q0eNnXSCb?h|sJx&W6^9u^P<@E_-hw5`apXB#RKLop96tTX= zc~|}W27HWg^zS0@PR@nruWr`7x>5TV_#mQaKkybv|H9GFGmXE}80rMV& zeUpQr##y+pXuTy*^z#kaJvT`Ep1or1e2QFS@pHz$rFGbmKZAa*(|*vH{m}my^!l6h zgDm~c`bz9y#;3(-;>En&>nr(x_0P~!$L80Nygq}K7ZTt;?kWEUe@GOa>ZRu2B<;}< zSM~Fsa52x(&&2=hpP2*4p2wePKZCPBQN;6dY6eR`Bg6^hd6{*dwUskTQN%fW%^K;K zS@rDxCI7F!e_va!BjG$&dP>QHc0bVm1ZRDs=o|;WT8Hd;G_Y6KV>=%knMd6JuYakf zZ)kt^>EBI1l{~=Pp#7XN(oP{R7uQ$vI_?N~eIv>1xC}U>vg63v3N!;#c~ZfBHOz>*2U|;8pzvo>`&-JkEqNL&;NI<7Gw>kDWC{t~+0v=uSA!usPKC zgy4UOBJL~9`+Ih~a~$#i`m=rcBu`1b1N=_f{=u#gfOGv-SB$HHH$?Jv%()bnpR zZxO|n?)72Z0C4R*^bHZ*KKdI#j9jdb;|EbVqa1%MW z-0zd;S)4bC65^dRhDp0N)L->C_6BoGy&~i5pXh7n!6)?%HlzUWU*L5Ck3F!YO%gAt zcLDXVcR3FdCG5{}xgv59|F3_iFCYEAInKK^j_`-&IS=P5qI9UEUDMy36{>SJ&Ob!) z16lf8?*9)MTsgniM{py7sX(t%@X5C#*GiNQOyVoPe}wN#e0{9>CHMc;x$%6$1H2ot zH;Ta{=2LoA5-+GX6S>w_;(5kM?Fi9 zqDIK^gD+onz0tgf>kYn@@-sO55XC$nCV}s-H}~svryHJSy*tP~{)_eoH`sTI81ay|3c?D1U@A5m8LOb3#5_?<2iN4H{T_C-H-GRxs8117{DS z_!2KQ?O)RFPV$aVqU7XXQOx<+v^QgN+W04e-_+`VYyJ<(a?Xm)uk3Kn7)0>}UTW&6 z(vAz|P~&Ym<1L8SgzIh5Y2dZag%=FBaJ&_0dz_fRD4y-5rp%D`c!=kZH+%wRk8?&M ziYFjfeQA$d^=!RIAjg3g?_0ukPwCBDLAx>^kg-l|UliZ$z&GQKvrY9}?W?f$O6REY zwzEXA_thfe{|%0^aIJM-^Ub*rc1#hr;<%qF?}K?Ne$ckKzSt{{|cq$d`)OCGi5neLQS6l@~!QR*XL_iRahDR#WyJ zF=H{lzoVYTck!OcQDNkeu5-UQ#P;rkWv3*CGd z9|*2~o`%-niU$lX=rNE-RjBV$RQ#Cr3R_6oPuMY{q+JqU@y&Tm(Vq^!dH!#MxkgXf zzb-t(xX&XtlCnpzU&Q!HNxY!mp~y7}T>85NyCK1g&38BCsI&OC>=s||pxw^K9_hq5 z8bZ73xim?>i}!(Va$m<0s~t~##x=f+2ZDR6rGIq1*^dDT<`*`QvWNIrjIRN|b96mb ze6xQPALZbi_!9VO1nw>$kNvz2ScV@_qe{4f9ucg$e%%fU!d(UVxpo9 zdtm$}(hjrqGV56};kjPxkS(8n!H;$JcQtxHmFVyG`m4IKOOaK zImrKS@P?5iT+b}MEq#}1JB?VWC}Z9v@O{23b^L|6fEbS-?BshjxF1^j>-bB6YX{r{ zy?CyVw7;;|G9y{fz>kb~#W!bS#q)iALVuu`_u ze4FAwV|IYgH*u`Kj5Bh4MJf3tPQEvQ>-$OJdLH1~0k1%>wZ;zl7<|r`$L=1*SA72g z-_QB_SbTH;-w#bFzV-eQ#q$Z5`v9^R>pMbneeq6j4d(Zh&nU!RCR9_3DWfQDDXc#e zGU$7j#@?Pkef^24syHS&{Gt>;e9WZSy6La4@_UPk!*ZuUl(u!$v*ugLKJa3Q(dSUn zaVYyCz~7yAiMNtVFG}G*f$#S}aU}WNVEjT+dXc;TOYr}9vHfqopGEt_&r3FXVY4Xv zf!K=}&-q9K->=t(daVE08)E#Wj(WEKCn3i^X1s*^TvQGdfD3r&N&D<^UFA67o=;Xe z+EEX?0y{*E=eZq;dbS+>kmC?b4tsnK=#^(j-~u`FXrDc~YYx_y_ZS)NA@vqx6 z$4HMB6Ns-T^fTj)7?;XBB_B{sS*pfc1Bqa-b0s%`t8>9)i@#J?Be<5HFDHF6!Os$!9x@3B)ZD^=vu*iyRmD@&*2y9)~6X7qq*Yc8Rm|yizgYEl0cl z_`h1mBglajrNkrNnvsl0l)MM-6&9{N?@RzL!2Q%bUup)p-#c*q{(cGji!s4-SH*-c z9QACyzXAVWIq`#dFLsoAo*d6p66MVu?fUp1n&(h0rCvQpJsbZQ@W*HC|7ZX#;Ne^J zW1jJ>I8lCJvVAq)@|b`3C;g}K^}(Bz6E88|cqXZe|By2&#t-*WqvgFC>lMiL2X^Nw zc)uRGIxD%zsI$hUrT6$&$T8E%5x1v@=m41XpT^%sSwf-DOP;5^P5F|7Ew`gzzFx$< zR6K~YHBnlQ{&&Un_s2WWk0c%>iZ&_9Qg6QP9Uy9_0nf!^|af_UX&8BmNEg`%Uy`ET7#0{mJi2 z=xX<^A~`u?!osk>Wq*{)*xZ_Af0PQZ(XPVq5TAEU!GU@Gdiht#Bp)S*QBJ4a z>UjlCXqVqhZ)TkTwaqTZa}HE89XYW1%Lnm0{WO90N?D7`#{D&e0Uz7oqYZovg^%YQ zd|2yQ>3-f z+=e)9>1U35cK;V5$I*uO(0;Jw2;;BhoT)soaW~Q~enO((4d287RXhkkU6k*dg>Ulz zc0JDOZ@sPtxUTpsxn(LJZCoAr+;fWKE54;{`My43Jg{^ucqiw^^9c`lEXOXu7vQW= zlwSwl)<4pmsEB=b@sm?DsyA=N9FM2Uw-@F>v>Mjsi^AXXy32*5prO^vMz|KlN|MIIetTqVv7%Z z{QGe@;~@t9!MV8fSBNQ#GV(vKd03vGhx?ow|AWE5(X?yfmF)tae@-vgcNbo4{NsBl ze}&kwn1H_!$MfaFcT)ZeF>x`0^)*q?mSZpEsP^THjsIBu6(32RpL2FD%71jU>yN+J zy`9<;>v-@3PrQJ?^2*WrzNx+5lpPMPe-0Mk-+aE?8M#b<;tQzrYyK4#^}#<5zrf-< z(0^a!Kio#Y98JA{#Om4lbN_$WcG0S6?X4r>uIm9DR`Ejx2IyiGOnDr_R^OJronkufM8+JZ}u!SL5$quy^wN zH(Y($FkvyJJr^WU~TW{k3 zyRP=-WBlp!d_DhT@lVdM)wwabhhpM!4tz8I%CP%5>#ScQ_X+M&*psr`oEe}{~-QK?t;ocB==BE zEb~%V_LAqv;W!KAoT~F3$T<}gM^W!4neSlLv+?Er|GvSG&wmw%3?9P}j=x$@%{#`u zm`Hs0%H5;$PL20Z=%>L+KdtOR@IK9nmmKd;==sZh7ZupEm#v7+Uw>V?Q=fyAdnhJO z^HL*gWA$vkUqFrx7VnYqZsMZ6*#`?on95mp;PDBjmk<3G6k7vIZ z<(xCc^;5j}Cf)SpMhT7&z0xqCBz}f4NUOu z_c!ArO-^wA68ybM+&gggcMtT|-J;{(Iu5J*+mA=a;;@|6tMl@b^T8+H>FjT5%kA#y zZ|?s$^z9@$ubp_h#{+%OV*apCmHZRDzDc~G9^aED&-+Wxpg3bY{@Lj91jrei`kLaI|mMw+Z;=z1Cr8KLYQZyE}O&{@<{hg>T0TO@J`E(mzZZf|6hL30ng^n6mcFN@8^IQp8qe;&3T4+ zrf96Ap3OVY|8F?R$l;i0Dh_MbP0s4od3niQv`c&w{Ae85=lcpB2PHR7Oq!U5Z{q(A z&$jgcQk^#x_8&B`Q0Dsf@7c4U#~_{6F6VjCL`p9TXTwD+Da2ul=6RWlhbhD%D=uP> zWxX>lk#2Z9{S0{Jdy?e2Jm>hCYu9_JOCOWx_u+o3`g=Y7ZDOhR{yE`s^!3l_<@nB` zuk7;xZzXs#*1a0MpB;E|-yw!j_Dj#fecGIOVwsN*|7keV;$M&VIRC0bAkWh} ze}L~^&G6lv3H^h0ZlR8c5~mZDTEKL5m|>$Sk{<@?A* z73W~^UthIjjmPq?;QRN&CBB<~HF^U4&csj7Wgi=k-Zy!vO9sKXg|GOZtmc3sI-)Q4 z{~Oxp>Dllk|E#y;n^TCrmi)+?%Gz6T4dp`0D$3228gP!G>_cfx8A-tgDmOWCN`U{* zAA!CyFOs-7xf`N_^V3VZ#`Kl_Kc8|~uKo`vV1$pW;Nx*EpcOxk4<0oE19>h$o~Mxq zek#~kOY6YHFOBOf{ho6Cp7Kj<{+%i$=if5qVV#mM zi~q!j)%(W&;EX_x|8nvzDzNu1o`c5LE8u?&^N+E5E#HfMz*k=CrKVoKYRBf|9`M)c z4=a2(|Izu!xxb9p5~~#z{{er3j*AB(><$;dQ6`&qZ9KXE`|Dyj-{blYkhfrh@y7ly z{WyF{QSqz;5B@6}fj2)F|5?WWYsmA1rN19Pj;?=t{4?Im|KoY5{ffltax!8PhX%i2Q#AXAO)E^|IH23eNxiFSPsf zFXUio=+FD};YSnCKAQG9Pr3MrXr7ClpB4SUjoK$!R6Hya@2O~xTuqF;mc8ouu=2wz z27yKHVnrt}Q~m(uUCMe2{>p@xDUVW!aZWIt>z23APrqN_K;;LGzsbv#?Bb;^x|}$g z^$P0M*Sv8CASynk-uF@7BK>n5JnW?#$=yF{o~eof&fz*whJ z@2;rxQWth&2JF248r@1bkH}q8`9kC0L+-Xoxg&C1j2!-XzMLnY8hbUVMQ{~5=!X%k z8_2@hxu{~_xbT3eJZgU4$oq~wii&@M>!0iY6|U)+0QU-Tu@^Yo7ggLFN#M%)c^{>p z-7oDO9ivn_EW$?>a;aU-?4Q0p=inodhv(iog-Tqcw!;OkQ(_owhhKGgYgKe6js{7g(Chi@O|?w90z`QFp# zSHz$u7I~?^Pn73Zp**Tzh%HyVWB9jmcL&$c+y5)vSif*qrp}4W1`y9H^-|~kB+rR0 zT-LGa#QG|}{HuOR&XKz|lU+noZu@iFK?DNL{vSm;~w?e*^l7E8yOJjF&cCF5l%dmf^oSMW} z{lJ>f98s?b4$uE<Dqkb!;WRv6)#{J%zzX))D3)XhfUfd&Qcd!pZ7mpFe}~s7j_S|=r%caZ=98Gz#Y+|b8J)jD zy;1tSoV(Uy(sJbKEYHhBc_Mmp|F4nn*Gpc$xAin~`Qx@opEGmUIwSr0!YQ%!EXnJ@ z1h4bK3)UC#wi>*=;PD*6KEheHdj1V(-(uo-UTVZuQF~nR`XcZ7`-Qz;-2~3Z7OxhL zS)M|iMevp8IXCir2fuJcm)P^^*Lv#v>^a+(c^&eMTfW@$%4Idhf1E}$~O^wg|L2`6zHKOD5NpLpnH}pMezu$)S>&7=K*m2j1 z2icaXiW6q@B=fso$P8K3@jsNB{5WvoVGPnKIs2g>P1M2L%qR{!4j} zBL99hg&23$ag?5v!4zpnw>C;`hkt@`|0U1y_=hL1AdWa`3woy6XRKFHkLM=J?=c+x z5^}6f@)4OIo4iK5?W7w~JbxF}U%nHx`>7tU?Db;OK3?j~SLFQIFxwYF_fzk@K831p zdkh>Xzx8m)zzE*&;6?HU3|>AL-+StV+W?Pyi5=*-%dY|NH}Dol@l?OEw@!S~mp|;+ zNxOjK`{#1r`sP?{DZjO4^{G8MpeBUp& z*Bym#!>TJb>{~&ZqP5l>!R`4JH#aNz=t%B;mLm3 z7Vy~F$>SN|{LSFl{U&*AXa3H-pNM}nk-IDt$$y>5x-*eEIq_sldu&`T`0U76pl?s3 zFYC^v#a?RA^D%wRx=!wl%&QRcoS&DQ-z(7@+eW_Bc=Pv3sdp?t6K>V>A$c~WsN~#X z(B(33D%r2(aHzb330F|>r!2TU|97{(S#Ud;zx(s#YHep@w~ER!UaH^@X=gidulLkF zBkmZ9D$XTc_THpv;102H{qG!MBGsf>?y$-QHh)El~RR2$Nu0x%i^M~jE?dJQ{a{l=1kmgm*pnzANGbg_% zXbkbck(<0!zvp6hg0JtL=!^X_@mBitUgWw3`z4#cRDVbD)rgk%#H52Lw@_A6o~67+si7F( zSGTZZeg^t)G5w9dT-nM?^*vSg_r~3Q)S%uPZFfv0uV55@b-$}(c89J1&*(o@w-6cc z1qI1@wSoPV{hfU^GpY{!U8DGFULDE%bCdI`vK~0b@^Iip<`sLj+TYn{Go!Fa<2Zqy zzfq6<9eW@%>N!U}OV3K;|GO==^z`SI($oCij9+XDwZAi`MCCJHs?YgRJ(c|7zSO}r zuPS-|-)=Wqc>cI5DDd6yV1K7C)&9U!D}n`_po0Tuh^-TDF?57|IcoBWWkB; z@7NA1-ooA^D!Y2A)9#e(Rfyy7@8meC`+wa16IIl6t;dz8g1ge-O25M2-_g(SAJ#;L z$G@VI=iQxF9K(z5@9msC_629PQ@`$UI|-dMURUsL_EP!BMe!t$RV{h%NC%JP|L^up z795{P)`7~CC`VKFr;wjjDHwl0u+}jtcJwRYmHPylW#Hn=Od&tD_xo}`Pxd3ZO6p!A z`5U6@j4b^)8oggKdPn=Qdw_R^r{ZPA%ET1*=iYnEecZx}^kaK>KURSAmcg;@w1R@} zft}{hzcG6MCUzmFwDD5CX3G8B!ZUUfxj^+=z`^yLj~l%7)53@`%AB504xJxFgMtZ6LTch{E2<{4SeZM=dZ_G}@CeY({ z0P~;xrk>;nIdN;f^thK5hobUfFZJKKQ?;Bx=bITvy*c~7o&Ee| zFV+1D8RvEAd%MCFmA9*QQ~$l(J2-)h|G(QWS#Ud-XC#r7rQeBtE)>prO z9|reB{aJpxak>BBSY*LHHinCzE$Mgv(+xgZvJ+J>gwDl8h%;NKH`TQAteg&U> zi2r}fzxZ+Y7=O=iCD4B>`gcM9P3Ye`slVD6@Odj8_hhQ}LEpV~i%C88#^B>{_d?(E z{0toKd1W16KWTr5eO6R`Zt-l{D^)!Iukk?^t{>l){2B!V+&176=PLaOT;c->+{pUe z*||PfodDiZ7M>rURQ;)m4e-cIQ1?iQgHGn&Spv_@Uwk=bN3aixDLhX(7*DpI`QZBV zMamh$)sAd{dlKh(#po&fu}2Qvu6o~Ne-Km7&w_g(S1-^3ZXfK-n>Y``FP=OV z+Hea6vw;Q(LXO=yO2TuuEmbKmUsu>A9p2j{!^}t_OG0;llKF!$ZyZu&+-2o+kSZrN6uIu zhq0>cC+=Qmu3F)xPWpGuelqqQ->Iy|H@2OaJk(2_+$}!7L;T4Nz_a=duK=%eUjJ7 z`2UUX@c+)f7Q>0~dL%gP-#kMiGxD+|j;}wqi?T1O+E9PKa6*{dF=|`V+nmpIFRF22WSI5j??>iRUa>NHU4W{55;S_ z8naqX%U+n=9~}F9TJsve}HSL+qX(?gF}#&>39AL?Dqc(q;; zUU~jc<5%>X;d+qove#Sw+jXUS=IaXXRJ(Z|2I0Uh4Qgqw+-hmHYpV zP2WWORq3e&4tSla?J{y8Gb33C6ZrNz)FBJ6w}7|B=Yjd9&KdFx)O?AZt77{pdyL%0 z%t+$taXiHKNMHDTZ(J%9*t*4m)Lc z@XUF&^*3&ciM-W74g z%qZfmohxMA(rVv~b7HnCp30eMW)ybzaZO}A)v9O9aTId+@iW;^dj48^TKL2PWF8^; ze3?<~W1Snz?>Dj9_5JeCwO>wbUrgJ{ZGTQV5!{n<=-(m9FS&~e%~JQIy?C&d4u~5DolKD_LNhR z3tXN7lNoh(QZ9SFnlb`8`uXxX_{PH?p88OAw*Prr4-iO}4@^{~VB=(`= z@Wcniw7e{QUka{?2Rg@dN1JctT33*lUsynLRgW{t$r?PUtNdE)yuu#+^1AlvVI-0B z^lmj*)gK~yUJu?mx?UE%aC|err_80`V@$b-LQG=Hy%g;GDc>2a9r%yrJN+E<`ty5tO?c4X=Mx8N#a&az+{~4#zZ-b5c)=9*|J_F!T-SK-WcN4v z|DUDTBJ>KZIP?;pj!??}{+M#LuTQvNOj!xu^*Qmv{+9XFpG#$X=J)JRg6W{a1%(~Y z7)+vRkAb8_Tk*%8(vJpmWd;#{oN~Ly;HUW8)23hSdHx)7l=|{H<`-+7>c`uHcEyxc zv}=3|)$Ta0Z@~9b9seRuBc|2D_sryZ%#^plHD~pS@!lb^U+k1#7~p3H;j2%1(bDS# z<43^vRB|tvW9k)|U+ch|Y5pGXUyWz+P5-iI1nUX$>?!YscqeS-9Ez73hw*-C@8}ns z?`_Dj$jA}jKa?D%-A`iu-KR%EL9Fe7@0V3POb{=UuhjEzcx@Qpqiy}CX28AC;JWm; z_Yb+gybhP`D8wnIrYPr7`cm+triNo(H@KaDs`2(Oi+|!lQ@#p7#0j@}`>FrQ{yv@e z0zW03UsDf2Uo-Zd<14a%(ci;DypGkhdxV8|H2MF$lw21D^)iEql}>GG)w?)({x`KF za;(&K66=}lZ?k`;^TT!r*QZ@|qNhG5j{n+I*|0%>|E}VKqUu5QzPrEi|93ZY)Tw`D z|3d%cE&S%-n==3q#PK(JtrU{vdo*Pq^}onD=hOk<`EdZ(`08le3*fb~@H)`uFx{rY zYvUpXBA{`$}**uahq)-|_vUexR3_dI5S3 z(x2t0=yI0UU)pC=AE2DB-;3y31m0TncNgECqI{<|1bCUjr_v@lCFUiL8*O-GUr+rO z);kVgZ0a?BHRL)DiFifin2sFZ=sM2vE%y)Blc}5~OeGh8>O&NKlBqJr`y~aRWLh}Z z1F-G+i(04G^%%st%E118^9#BS?#~9Qo*3LczaX^Fg8n9s-)kNH{gx-H+hpnQJJEZq z(L2t6$K?K%B1g{OPo|P9GS%$4v>=X?_b=p2_V?$M(dvIuo*x0vKhJmLMfR`M3l`op zw0Vzilb@pV_hvm&c7>Cdh}jzH@Bi}}HOct$#q0&8w_Ybx_l5Yca5gpdaSMO4cc}bd z!1v82{*La|{j%`=0k~=vmY)OH_WvZVy?@DZyd=cu>u|+XvnBv5Iv=E;KdAU7p1>Sa zuZW)CfY;3Y-Hm7QjXZ1hdLr2zns<7S!2=3$1o8{J_34o}P+cQ3yi|p9t!)bST8+U^ zaqQ#CJdUZqB8T!`_*2rW%v$W=h7Uj6XDWBk!59s&FpT>v_OG z=lSya^7uufn&*zV?1yO$k>e26yqo{XegYq#y7}nUV~}A(>J#qQ(^}I0(K*}ypZGQt zx-g&hRPk_e$ip}6!U~052lmK2J-^?8!Gj9=4<5+H$?iQ1y7z5w zR9C!ows`3SFDF{Oj5KzIEeGfSO$Hh{T>UNgFFBtMvf3R^yMSde9jEU7N2&hg@1*%JJmXH2k)KX;Clji zf6s|$@$K#8ZL{#IXw#g1(t_x)KD5tLJ6ZL}iV&odTYMD z&#iWAXm?WBZiib8zKNglodFF}oG+7WA!am(?>R|-bJ_}UuQj+Xz9ahw&dT_Vh7(m|EGz`ok+|lsb|Fhh~n{JLMNUahu+fxFJc<` z57TNaUd}h;&>r7UAxA|HzNP;m*R!Rbn7$kT{!SrgG5ti!5fuFC>ET!lz_#ZvO0Ro8 ze|(E+E0N*h06}!vH#WaGe;NJ0SHI*eWGnYl&wYe{R4WIy>7y{8+!UHxtESLi>P zwPG?kYcq*$%=$a?7QJU*>WMjf1af5iMNA^cU^1V1Jh zvne^3dYrep`g?jCaBnrZuKtefU*Ml_;cul~W9v!$b~1lkzL?+BhobYZ4!(&AH1W@& z+<4LTlxO$)_Sp2}X!k&cAb*HDGU6zd`x^dKGr>KU6I}_Bfw@ z3UaK{Z6)kOxz3pV%j*!}XNIJ~XWpBaXg9!XE`Rs!!Rb72c=S*3jeRrylPrAq1NSN2 zLSnofo7}&=0|R`~@jtXnPM~>-c6-3Id`Z69Gp8Ts;QK7_Ueuq+f*0jG6X0cr>`R*$ z>d*3195Y$RkJLD{_SGR0-`E1G-m6-!2;WyA#~VhD`1n?O>-BUxajEI7&(m28rdLw% zC8y(uO@9Cz40~)xzR)Z4=N8W&ZZNFWoIOjfXM%YqUv9ovf%~Iw!>PZ$e@Q=nov(j3 z?P*K$y@fKz!T0lCBY&&Qf@krKzSnud_&V$}FLT&>Eh|68ku}~C@_&k#x}ctzz8dU1 z!+J+uo3vM^zl$8&Z%z8Ua(?OkBlG8ZVY{DyM7wLkc8`?bdo1zI{=uFh*E2C)@5OGu zzXDgU`bqy*;zsw6%%9{+`Rn5dVnBJWVisSGVK6ryP9$0A5S|87JRX{7ybE zY9X;^o=qfQf*~ua_fo&hHugAhPh0dq$~+AcE~SkJaLxp+eyv2_Zd!KPaOVp)J|mY zQgJ+TNyUtf?s-;y2zsm0D#r`+$c`&@PV8fuKbu+jj49I(QeScSobcSQ`W(30lI-{D zW5F|fZx+1BJp1FL5U<50;GG;$D-L@h*vB$|SnGX@8;1nAJ2vOhmq4%eY}M~*vxY?&xn<(JX&&S#mv34@I4sZ9=Z*u{;_@J5AK=x^KA3s z;OB?oE^_58Q@k!qg*zsC?GM|>ZVe4BmbkL$yBTj0xAUlg``$ja#WCRVEAcEoqYOrCG& z+PAC8|KG#JDx7>r_7U{D(8B*e@c(7u546Vji@bM^V|>p5?;l1_*L;flA(=mp3h^4> zO`8isyn{(K zt=_=z;aCsAw&yQ$J^RBt2W!b$YxSG}K^)xLd{2%)zlbLck#WX6`g>BA{(b_zN9#76 z{T14=9gUSra1bW=l|?ck`pg7zkdHN=toig4sAYT;hkyX zmeQUv@$|t3U9-p2?e&cOzdfpq9IpOWevq^ibzCRjZX_=4^Sw&nAF4Xn6Z5#I$NZA_ zhaz@yHP8RqV^$XZk4x?!zkg!s{~7wf9_oMK@1dVR<6z!<(ZM&*|JlRLkwpJ$yeQv1 zTg_iTXOQz;z1702`)j@<@pOyt8M`6JiY$C9IpqEU-zH8R=i81G`*s?4v{W3AoDnf| z9ej^Y#_?uw|8EaJk3YV?NZi=|@%v+z{!N(EDNFzE;W_IJeBJ7wl6=oN0=)Z-o^HG- z-`wF3`0fPW{vlr5Z%n*Iox4d!`VZ<=*t;My!29I)Guvb2d}Idse|xOX!MEH$Sj%R# zru>WY56YR88!59X6_jwS1ww7lU*vlByOpQYlCzN+#{>wXZCTXsBvzXqUCKS9$BCI8 z;H92jjo-=3-Zy8E|F_3;@~`~e#eZ!7`h8Nsf2QSy;P=;`<)>)dR<|$Lvl*xw$r0~uO1P-Z$OTBj2!Xx zOpf!8W`2F{x7#!OI5O+mj6v`{9loE2Z=V0)?PCe`V;s9aBp}n5n zf*ju&Ib3}E`$y1^F~047^!YA@?b31aHQ7{7e4X%%dr7DB)NOz_#Zvay|R)LrX8Y zX1ov}i2b%j?eQ6RX@3(xNX%N3rN7DlYr3b=JHDPty<_{=Z+sV0z-t}&Ut9Pq_5LW= zvzbTo-s8#so+-fFJ11VWzr#3IX2_kiYx;;5#C|8}=N2hm9uMRa9i`p;vnAIJ+-Klr zuV*uxA&1HHN!a5`Z@Heq_p+ef%n)qynLCH=?)$5W&-wFfqxLuPgT$;~+ak&f}r{lBIIa^gk#Zg1hq zb>!ku-@PC5?O}Myv+6OQXAZXN{gCuGXOjQdbhwej#kbr)N@$0%I-lne%qNyHe{Tvg zo%z^l^NEqqpBG^4kYCjNIv~(Xbi}`(d42#T_WHx*hx`3~n)Wxz84U?AHNU>+y&7L1i|_w}Hz7A(gzuXzyz6Q6jS#QZXJ)^Yd_NG>6P+4R?}@Np z>;04W6lRkD*L0dMpNsDfn(ui*yP2W*JTqSo+ii7Ybid{H7!r9!y`Z zf^^Fp*uAiSzaE8Mc_?&2Uf%)1wId~$l@Hj7^XHkHEV()+_m5e-Ajd7fd@jB_s`YHv z&a@@>E%u~YJt+9RvksAzmx?k6EYc&+=2WnB)7K%&#yHE;Do)^^UUYt#jzz8#$iTb(DRUSkF4? zc#g@N4~Ja$zIi0jpE0;c!60+n&5!5c(@TF-%qUguy7?Xo?tcw#LVtZRM?FlIDoXz* zf&OCF>FD)0{aJpB7WrB)#rHJcBPJqW_WC*NLhxQQf6szvuV=r6@yg6l?A%%Z)Su<2 zXm0i^C08ntD>L*i>Wv8NwWyz5&t{ST*YpD;M`Hib7lCBEzkF)7i#6w(jj<>tE_+|P9z$?>f&qy!h;6#i=#{(In?*fK4M=6Tk7#$L`CSFZ@)eE)CL z4d(AozQaT~X&=oRMByA@RyC!RLT=Ekk0`I`Hg@DsrSCnVzGv10_x1o$G^q>n9y7l@ z8P*&66ZI;sdLJ9R*`^*(c0;N=(C(_ar!5 z6>~df8E@SGZ)TcskGJUl`AeyVe*pL<_D2(<$)VPGBfc>!um{5ZbJi!|8J{s5USxh> z65t6Q$Sh`k6Y9JB0Iz}kpW@{jt6op)y=~PSpNvz_;`{%aHPLn4{muR<=l8In-OQQo zXxGe5J}DY+jOM`+Q&8ut_+er$&!zPDFS*{$?#*X|^(5qDHvWIJ)OmZDVzS$ zi$HRHo86Ft4zov4Xm>Vqb~gE8v#$^2*kQj&{eQOZcb$npFuQF4Cw6;2JP(;o3~$yS zMlWj}o6Yloo0&Z~Ilr{Nc7Ol;fyH+Pc;*b8mc?#;!u9lL>wemq7gMjBCD&v#E^Il@ zK@JluNX{=MhwAU2*I4-2XS2_++TAT0-yo);&R6ln#N3y%^f&o`&H5Q$67xx2$cgNq zKR;sOV~5Q?FT`*3lEwE5-s^4Jwe=hWo{2rU`L^~?*}sb{JnWU(#&@G-!T0FxDG}5- zxZSFE7xhMIY*lZ%=@(lL^8cFoc?601rS#VAj3f@TlnQVBG@!coH z8-~3w`yLBVKF^ky;`^+y-kD!fZ;4fJvFR6^Z}R_|`RDjfzP0}~n|#vQH&JRR+bHbE zv)>}`Je=17(DwdC>2+kN*D&mb*>?meqT&8#92t9oyD-Y%=4@BYJAwYbKe=ztCjYOQ z_80VdUnIUE$60j0`gv~)AA4c;|AqLweiruk9JxoXaP;?=;2GP^-QQ9F>nENCZQ?27 zM7b|*w(zbr`=gwP4TE}_VeIR(P3|nU#jZCy`uiv3n5EltuV;Gy`e~!puG~M@hxj|K zipKAVX{1Nr!THmDjE4pA-8{+noSng4WN;JfS@a^3?C+nfe6(S5|NPa$AFJc1(jJ*3 zW&1SA_nbY!Tb>)wo?kz$3G@|n_NCojL%hsAe*BL3#K$_XgE&ax(1H1bdT`ZuP>*hd zxUEy@U-Grrl{p6^hZ(C$zV$^U6<;xVD6V$>OR~PdJI90XhvEA{)1Mkt?cmdxfw2`5lM>&;3jA{=4`zP! z`$df}YyTQ{1-PN#Bg8vq{K|0{K93|bj2QZy;{&loX1}C;IOhU*FusJlzjgfZr>Ozo znPFpScWBtIm>xZUnsYS$&3AiLJc7MYKTCgK4X*KBlk1BdXVLxZr_dkCv^pF7i!A&O z-a+bra(?}ragYbJ7hqTg`yt^J>$dI$KKVeDaZ$}Rjk(fG!k%hh@&m}g?%#a`;^%{=#) zR|Iz{xWu>KLtQ%{IpIUki7}%p*@4SJ%xLP`RV4hq)0FZpMXU`ey;QK$|ZP7Ak z!wdNaZ(S6xZ(hOa>Psf&V|{#kR`yF6zY}xtq+_zRmt| zP{6mCb1&^a=r`+$)RyRe&7L9GGr>3)^KQz*_sd?RJu|wEr2gtcOlS|w_2qWTV#=?S zZz$M^d_9er8~TBPK->ElwZ2&QeTFRp|ET~)q~!DGT=mp2}-SN)*u&>z8^-VDE#Jo4${XZA~f6slT zbjX*mA0%#cKl|}R3;!MD7W%XN6dpc?YR4MabN8Zsz3OFcKf?EEs(o=1cIlDafjIJl zp#AjkdxZA*k6~O>oRmfm-Se`t@cNMF$t%M5k;rk3{Hy%Ci(kEe{MgvwlNWa6KWTSA z{TY6yf2}g-%Z6X}3>7~kt|Myp%);;A!0n>jaPu48KYn;q;b%I%?PWUM4!)6D;{TEf z{mr?h^s6I(VQxNnr{u=7`ToJmmmh}RGk2i=ti=0aUt^ClzJFL?c&YX>gyqFtgCXnv zG{*2^_xo_<$TxC0`PTl=+@Z8ZJZ^3m${flB3bBj1;k*t6+TOp&_2h>elwPvw%&=#{ z?Hiz^x4jzmcZrdz_#L?_qK5oC*ZwtkGT;#4KLE)9V|S2=(*J)-qwB0{vml8X!`qIFLPWm^~{+ywbNU_Ncul> zYmno7BZsrU_5St40T%vd+MOKYfA>~&{~|`J@>PiIh#KZ- z=#V$Kdw&0JeNH#e$jI+dz>Jgi?D_R9a+p3zu4noJ&|kOPUbpM7XLUM$MqEeKJd%a) zH^Hq?A9Jkd>LN^NFEEa_Z3y@lb6-IJhxBLpncniV)?e~HPsYUWa`62bcvExZ1$>v# z#tPa>@$Xv7Yy5r;WnYTgfdlLv@{1f_+pOnA&HW7--VLDATkdrBcl-aPzvuD%zdh#} z9uo6QUqFiWx1-%yf4`*fN07HKYMZG3PVAfWnu1$raGmojx_@nZKJ4##^|l;f>RIz^ zUI*m3+sNVMTl+uTuD9Afigt~y!za_5S47t{?x3jn8F3vkza@MxPsVfR<$=4(;5zw^ z?jPGOw($Q3{;{E6n=jP(YJN@Py}ccL_XqEZ+;|bbt>+faJCinz&!hA`(9aLTzB12W zk*k`#o1-7}Q>d3TBci>Y%{v!4{%hoL@~!ueZC1X<@OC33UNsLm)&t&XO z%;)>;o_fh^>(%SrEP^`{+&2tvf^U5xC&*u5eVNyXax!Hh1%G?qCt0=9|%>vg!iH{t;hqNXVxl^(i?m6v<_a8alXcD)Le_<@PE|BE9GB) ze@CFNnD-d%K5afkyWf8A?XTK3_5v{lN~We4`)K~73vIS#{nQDWZ5 zV83kfvP|!55x##x4*%Rfv7RZtBmGm;iu!F0Pja34k@5uvAG?OUyqZq@PJUdCu{{Iy z9q@}9UzOH4_!jK%0-*G_1<`w8#1@nvjDIBNueHX3bADO-m$cW|i|5`$`@~A;5jUy% zJ8d-b#FFq_A^?v4BIdl#XZhURFZnEMQ;kQN$7i4RM4dU~jeREaUu7??Gv^NBcow&6HSeU=bFZg*|NK6@A1-RJ7ivxoC`oU)-{c>f`Atki`MdaGV!`fK zzgp{f4f%h~PcpcP{#F-(qVwC_C$;9A(O*w))Yp8IJ5|%c!8iGT%~d6M%7Pb}-^u>9 z$To6Iz6&hAM}U30evhB&4HqW!Eo;dCYwqU}B<8o$TlZsl4?)yiLc9O8+HGn2(dT=B z_IKyj!8hMG;j&k1$p33T)X44B-`>BXc9^ljr2hU&svDBydky7W2jArXH9sdeUcfi= zxn>ZB{J)xN3Nfl0*2O12WQN~CyT+HH_4NAQ(RdOu4VAA#u8LT2Lze!2 z3fxgzHurds`d?eE?{ygdF!&ExdWq0JtdTJ+9+oO!_P$l~DtOoH&t$_3`kQ&P^*;fR znc;8K=6m|H{7io{HspJ&Wv>j!Uam1`d8*#(Wc;v(=l?bL^9Y=LYyWF&orV87?Y?Q@ zpKR`Z`19)#eLsVH17gX3if`^`ME!x9E#R7%lv{sm|C0L84DiLt&A>M{ty ze7=vUxt~Yi8j)m3e-To9{8;ni!yy?{N9n_%B-ccY<$n*=Rrg1$Vg=l3Y)oqzqC2i_YUp@Yb5YyZ8>T zA8EYBA>OHb(xzF9Xd(T@KMaqO@7u$Ar;v|6zgT0adh?U#e)AU~hkuSQ*ONHk9pM{$ zVgB`$H!0Zc^I6Xp?8Lv{QShf1gkwDb+n&Fu{^mT(@9$Gj1=qxym0q2UUVeXHqy1g! z@9=W>_e1EtRlV{!n<@KyGi8El*PhSMf#UpVw(T#mfa&y_=|Ka*$L#Yy>GuWS+m{HENNOf0ciC^f$hVYB$Um z5qbE2^G(c;kEK5!Y4Cl%@6moGeu!9omH6%apTl<7-5y)t)@uKcvre(- zUvB;vv;g-IgX`iWwx4YIF4U_l{=ovZqN~rR*Nrv!*7#n~miCX%*?xrYEpG(vXGZKt z`$y`}@-w||HjBvI{6)^MEzel`6E|33`UafzXKzRCVSIXZzKS0r7Tuqve+$st?D>iP zOOC79{(I(7Cgv%CKofp_jK_7o)a%RzlK|Q zvuTr{n|Y-_9d7Y$^x=v#MkbIl{V@r6yDKlaj?as2= zJs>u|Z_xJ>$Xge6zbn4^9*0gVBKrRaT*Fyne5-3HLHJ7TA6rhe^nV=uMlmyp9h$B(aPN)EH0-OjUX8_?cQlyCU`ILg74mXvU;2VmRt7rCBo{?pPQ`~^=0 z2<>+f&Td%AAJ+267KYV&3bUvlt?h2K)+%l=+? zAn!eB+O_wuU%{K36ED)=n_mm@&N`fSjZH-h>9uzleI+lSSoP?S1zSS7)_!W{p(V${ zhR9K8@g$@wMyAK9+8f1GtC?H(1j`*B@#JzLlezDL9N zE7bcS3*Y4bwRpV*vmohv`UabA&EbOO+eXV+(9eiJm9NI5S`X7>Sxqo1vEtF$wIb|k=n8iYT zpoOgC3-4i14j^{SFRH(-{p+k-z%_fl)c>P3MlZ9TE$m8vSJK~aAlqJ9`kVZ}79VPP z6YE*@`i~xO*8X)C{`SH#fv)L~=2`u{n)e1e`g;y|>vG~n`#bc1GG`GVUbxu8JId;B zYyUcnbG?O=t$KfV^!H83vC+s8U(fXQAFZ#>=am&RXAvJ>I6rLn!=GY&m#FnjFwf*G z^~4!o8~ICQJ-Z*=ALU>9dwhOL-1z4vXd^Uc~!Zqf@60e(CPnchutaFO91@#`X>Xn*$_ImaPa_pk(B-S&fH}a|H zqRNv!o@vP`lgVEk(5DZFn?u?c9vkRE6u1qTcdGSFFwW)6%{TdfEt~2OI{A+6ADdnd z^cM@|c(cwKK1_%Cw2O}5z10rBiT}4WglEBv^8I*#mpL1MbK#d-R(_^G@Slg(&J)Wy zZ<+qf;680mJh6>_!j_8kO6HUXS`wqD#rq-&$+mRuhn;=TWY zHP1>dxh|&O!C}1*S||OWMdbgrJkjXwTGxypwCQ}SU3}?9{N23L?-xY*X75n>8S@z< zi-)=A*`fj9_At2dbuD@gNUf`z!t?UX*)`yI_u;+td$)z>jEg4n-VqMIx&Pl1e^|Z} zd~3WY-yJP|@1xC&^k?~*e(zXwekjLbH>=)F)Ei{gyE1vMyNLY1mO&gnHoue{a$Td{ z@Ek~VeUEmH&n)rZ{oTY5%=ji&sq!X>uZYEbznNfUWD(BVcwnSMofOu91HIZqp##;CyQ_F(nY0Ky-Jgx zXRl{G|F7khMvnOSmV8S;g!OFE7|J`8=O_>1&(-7KZ4`2SYQwP}fNjrTWPfjb+tTYJ zaH|7^^t;WY=lH}%RUD1@j#&Iumi~SOy+<3pUGpopk8OM*z!%*lAI7Jlh4ecgg>ke+ z*c6K{Yvs2rnUictk7*G>@+#Q%>J>_ItS`5*OTA$XH>hFMbBY~Rn}`k{sQ^y_1ZR7 zeAkz?ZM(R(CAfF!HWKVeL+dx!Pj-r3Z%*0Wmj|5~m#a>Um&eGNygXSJMR z)pCwg%ia81iC;(IZhkE}&9&iJ55TtPFKQfxewgTipI>`;fRKJ`xfw@he$_V7aWrx^ z#FDe=@7X%_y)p1#M@e1E$xTqk?B zq1}tacHjK3!T0&@k3F2na|qVJ_hc{ictO(dtepU^i9I^?kL@4dzGdN`4*vBP{(Oxu zr-4DL8SC%}Kh3|X7{ng;Q^pEWy z-&*@uuY!Pynlq_``ePRUwRFo z-b$+;cQ)n!B7AeU-^#4TPQK;-fjv_DANJm(`S(}KxBM>m;!7yxV=ulXz}O+b$o1@7 zD?gzZaje>>1E};HonrIrHv0P<`kOe~k{`45_h$6oQ@4?rU+Owa^c?70Yya%^3HT-^ zMhodT($@U?gZCaz_V?o5!SnYP=HcQw)ce`ggWmtn&tQVg2yr$)zI0V^G{+{#g3Quf2)63ku%G;@lvHd|${np3Z>E*AydaL?+ z>HhnA>9H?+=?BT(`|97GIFuO9*?&i$W}bMLalXd_FZ1$0yqzw2IFMV;ztqNX-3;IO zAAcL$iT0Vt|GzKA|1sgZ(z_?^9T>Ehe*Lo8di%AGKj0UOx`W*FZ!!1(S{a+nIsRhy z#JBrf_~ctG9%SMB^WW}Q^8Z?O)^)P9AC7OizJz|Q=q=~WwPE|Oy*KM>PV@do@*QFne8 ze)0cXZauXQ_*=bM;rh2=}uMaO3CMp3|IqmS6r_+oYYk_%`G)Hl1@mOZ$QKY%%NWV%DC; zZ&HXkEMfjFAuhg{n8T8;f$lrx7uDalT6%Q_cX0rfe)Zqccpfn&6>lJCN7T*8(%<<1 zt{IsqBLA<|r8)7U{aqR0iN)-n zi$fnM{rnq#Jdb!m>>hDJ_r86*wa?_+rH^(5a* z>VY>QC!WPOJX-h842RBpXB({Z$#bMlXT=4c-z|AAw1oV>R@00ealZ96D6MapA1{{d z!Z@F16#ad^|; z+{ICOJLK$$rAN@;`z6=$CHRJ|?$&KM`H%R&(RIV(KXLDE$wFj1#?jy8|FwEBCtkF_ zt$W)RUgF;N2FtEkaxvIvhP*tx&a8XZy1JwcIj}3`%h}(?|6RY;;v2tu$r$|^ex{$D zW8w)u-)F0MgQ(T(RqC<{a<8$;s3WX`KnI7Bl`z@TlcmT`unWQ{R5kS$rTR1 z$^UEhnwB{WUX*X^-nPMW-rHUu=1GYq_$x~)EM9t<`>r)PbG4>4 z2;|sdzr^oN8~&a5rkCLVGRM>_GQK`SU$f`g{cY)+wZDfB?cS>}v3q%HpIN`!ng`hJ zOYRG3NI!FL^89bfCgk|RmydC5?x}=wn0D{5+WnMvzYN=D{xp~W`_rFa52<*AsQp^i zarSqe=QRqJdgevlv9$TFsvkKI4djULXP<@l)@?ql-7KOe|Ac3AQ`VRic;M-wB5WiNz!!Xq~R`pF^Rb&{Vjj*wpMKYz^U z`$z3x;s=RkJ9%!tj|A5c?i_FN{lnV7E&XkJ)jjpPtI_!nU!O3~w~qWjz6VRavfxGe zw(PUP1$-S8Icu)x0<6Em;-wwDw9y#+Os`&H&Lyq&tnPH=@bf5Kd>j9#t~YHFGpaj` zLfoS6TFOO~aQ*~9+xr*Q-=RG&>WG2Vbqi3^tIvr(M~N7M@^|rr#Ip8T`ukG!X04Vl zC;##N%d!un{99cv$Kg`Sv8G*{=j*}yoB6wCj|Ss9au17jCf?uVxI6p%Osl{D3HCV} zgP-Zut&Cr2%Tb9OejbObzy1BIm(}iA+8rOZ`{?U2zVRdb;uCYWEtVB#;hR`;>wa1E zm-+kc?f3%v$N3KQkMaF7vR!T3we=+bul3-Zc)90S`z(BSws=_t_7sa3Kaa_l;{oLG z^El#sE4|HnX62965$CJ>kJWDP7~eCrzscFQSXP^b?`OfiIEVi6{UXkHpnsI_rNl@X zyb?Hk8Jclx|~3{#5pftuMUtg8aa(vJ$q{MrT&CYEd4hiab7{xrf6x8=wH?Pb%hHLjQL0bXTJys*Dz z-e-(&QWKqge`B4?F0BvtPa)rr++ge|TaLEKG0T@PW}hj&_5AwAvh$Y`7hJlR)$Xw| zzJJ&LCTH7X+0XEOeA3@s+5y}}IrNY3A2GfI{o{O(MmBZohTOKEr-HXUCtj3q%RW>2 zqzSeSFRz5-aA{|-&DjP>>4&#C_&x(U?l5w=)-$tzd=oy;LoDr1yZQPvs@*%I@iTn- z^bI$A^~ZXN3!-0)|aIxQI4U|=F%|~`f}+i%B_JM zJM5RZ|6}oQ_qMVRmvT1698<4If0O^$`cdFwaXof9t?-|dgj#`hG9mt|nj40&1gnPYxEiX5L9 zIb3|3{o|W4R=ao6?)_G~i(`DxgYT!|dp3OEn}zQ+;C_=s{~Y@Ve24nS`NqFrdh=nb z;mG)Y4?J@xEwNw8aTUoQiS8c~k5Fb}MU#HQH{tWL#nM;6e%#_^xP$NY$nmSu+r_u> zf0nXGFMXTx0(-*2lszd8DB=7GfVTTDjN4^-V83a2lzI-c`u`)|`z%0Bui7)#|IcXu z7r#g>|HR$@%kcmA$`~G8>rIaREYcrV|J(h&tR?O5nzQ|!^NS-$cYk*Yc~~ZS3TW`s z551b~?`4M}hlv#=>@zv;{Qb*{yD!_DcJ~h&PCqmy$}cem&(e6O z{7gU8+rc;Y|MogY*GcfLp;)Q%;pDa6;!kOW+Q543_vd1a^p%~vP(0&K} z68C@P{LSY7eEq#Ozb-|-;ekNu2Oo3vH~0Vc$~Qd3*Hgv2?(eTZv)Y|RyHl-pZ-~t= z{AYQ-iXS9ajLp*DE5IFSa9#cV7yDPBf4skmoi7{d=LBd-279J%0_{%XJ%0{r_UW2=tHfy}T8&-QnPSEqH#M$JM{__*v8*ZqL&0 z<~zKXCYHSg_Oli*cR2Xof*k%izH5A&{p0H;7T@b=_iL+N|9RK`diG!KZ{i1u6<@*k z>G+#5zH$8;?PboU5`4?NeS80q>&u6fm)Y-GqnGc+@4xde^LM!!vw<`_;1{*N#P+X% z|9F27MYi{o{k?o&^fhZj7JVb@=~B+mmM)~NZWPYFmXp)Gd@Fn|`AY>w-8+2t0t%m7 zMo!^!&MB5J=Cj1QSA=$T)`nc`DWM1Vc$*fEi{<1HE&D!bHvPbX$?>-Q6nOCS7~3j$@NX*{>A7X%N@|`-sKiA1Hta9G5DEYxzNG)707Y7k;BEe@xQ(v zVYPcM?OtfLJJhsm_$HYuZ0@U>Vuf+QMTIFwxrO&83?*3kd-f!qO zoc$f&KcoE}@So^!&IFd1JNo;1@ZQgfmur3n=5V6F54HMxHQ0Aryi9fU_q)jPxsk)w z-~RsD!fJO7?Y?TYn;+x*UhUuFhlv~S%Ceq)1@6Wy`pf$&_Wmi?mnh$X{&Bunv_ZC~ z9DM%(-nN{00pDIbPu%tkx%j`R`eKF0xYoY1Y-5k|r%gVsp+JqtdKN$Acr3T_6YsB= zW2YVLmo(EQ*>-Xz=FvSLpFG z_8i!>Rk32q~hWY;yhbbOx`lfL#qHhzH2l~0vH*y;^@5UOh zH~okt`W^w?jtVzCt_V8|jAM}h6{hc8$bS@*{}`rkp=#)al2=?xLTQ@@;rY$~Wf!N5FT9S7aVW?XdPQ6Bb+f#(KG!_hOCLn|@Lf zzOn!B2(@?8Dt}-cf&2@Y{8vK$vt*m`?k-x)_{Li2w9_qoKLETec~26&Am7h2yvI@J z9SrZ1qt(>7W7{vCK% z#o`6|KGnx7Z-qL)XLu8m@@;rY#&`KXXoucUVB^~|ev}la=f}kh$ZfdSyzK0GQYp2u z#mYybznfBy{eMT?9V35u{P3Sg@XG&&zSV-s-;VK(`Tew?qkNb51m1(OctO68W_-oIWI~1J{IlJ`w47(_k(@IkCY#U(hUWBdCTFy%g;m^jZ$vf(QF?mK4kmS zO0v?kGL5J9dzg+7%MXUW--W(MQL|Mign0(mdV|5wI$4ZfRb z;rkKbshnzrZ;2P+`%@PGmp_X-*}6bweGK1*mn3}8L_73;f-v9I4mEy+`8J-?!Z-Zm z5af0-4@z8yb1jCuzAJBHeE$dEJ!s*(4tVdy;`w|F ze{wqt#;NjkD9BMwhYy|Z;PZC|x7j|3_~g^|%)b5!+-d{oRvr_hZ=;ta`u+qw==}^f zecQ&bqFfW_``U(GsQC|a3pC%wJScJ5^-1)N{eMTOG1zMFq4Dd}g-rg>A-}Q}u;9-B z$sfO__riBIQGHMMfTv=~BzV5Q1>gQTc;58AQRgo{-}4tI8NV1WKHK1h?N6J2pwqfd zLe>?T|A_u2#;;I*p`<9+GI}t+k*^W^im}F2bX#Dt;op&+) z5ZF3J_;kNJ|6<1XIpD^!u0A~#cn8Mf1^K?n*YEVBf!9^ui+6W^@1%SiUXt>ifp+Nq z1UCED;|I&zf^Xv`ZT5{hJ|6iNI4F9_z&*B?Pe==S% zpkHAhKlHt-Z{NPDD1Aq$CI;l40=yID7g4>YNxcgH;hzueO}`oPs<{#Fbmxtiy#BEh zct4hvWfkX+%q}bI6~Mu70ks(tgQI!v$#}&x71QsN_Yh9Iq`VsWlkz$X_`?}~fY-Ea z@l7Po9aEB-V|k*Cc#^yhOv)?9|28Ve6y>#_&+B1K-Z_w0%>{(KbKg|^{{^o6PX6i$)dOrmK=asn`BV_4*y;y;L?b z%6EUG*H3w#t^R$+P~fS>l&HN9^m(1eC z1$iB6;}!Y;HWl(7D~{k5eqaXj7c;RxWhVA?&BVUw8JJtoC`KX44Q8`^5aaeI|HtIS znGQ3C87Oy7i==ur{3q4xB*?#n$sf?`K;s9?r=pLZfO03~$GXRiuK4#?{EM9F6y$iO zyzhATTx;6IKX~Q1uY4o!Ek$`9_uYm2kOP|46Q8kXYzpGHd-g<8_RVh=pTltj?A45$ zN$hHHQoF+M|F+T3DMb3wAm6TV4w+tenK2pdRk>U=$E{e!>3Z)Nxay$QgN=8SFHcH`7s7Z^NREJbicr{E#8c;Ub} zx=5}7k7-GH%!##EaszfAvH!2FT4RXv*w66z@vltY{*bp5llM`@qq0|HN1WF@;B-sI zD{wTgpEDecKQq~Wx>=>kc{TDU;}!e=+9D?>UQu5ACFM0cmRAbj?Y!do|F%anynr9* z@AC>@VEQNaJcM%31ikzn9bq|7U)%`JJpdy-K%Z*K0ZCC8?Ah z1@t;V>Q%&_4Jg%!nZ}|NpP z4M^HwGvo9shi$uFvHsuo{ABVD^!w{nCNG}#oLT3~JLC7=;1$3B*Y>g)9L?)34Ce>n ze8_N?C+F43pNv5muT9@k$)*pPbEV5?rS|F7-S$@m`Z z>$QmSeGFtg+z91P|8h6^?CxsIR!Ym3};4iy&CzG=@t9`+RkVAf&Mbs z?=LLxmy>ULA)oHDxR!Xe_m@k6w~XQG@ntj)V#_Qj)$@ms`!IR2M`PAVChtU+_rrWw z`~X@wpF0cr|F)}Ra5S%N7!KBQXI;*4I@t4mOn%0y7%%}yI8SWi}b)h0P_8Ig)@q>`_qkl6w zkt3hwKgZ;jKW6VQ0sfh01A5&E`QK;q@8a^SzlY+?to(G7_hM=d^_KzGaeLP5!26ux zea-Po@^ydt=nEz<)+J`GG=#e4Bb2;q{Ug65H`-r50*)G!$lk&@s=s{nCd2s(IBzkW z{q6Z7E|D|eTd~c38_4udrTAlk3&kOLBjd zYV}96&jB9xMi3tD7xDXPZdP7)uF@@iFYNhNCim%(yFlKHclU)F#xKV4p|*a5`G31( zl9_(v2%LBY{eNvtcA4z$hjCN=~L;Y9Et@;m(lQN5w#7W9OVUIkW z%Zz=!tvY-K|1>VTe|q*Kz*U@u}wg{M=SZ&IFMH&vZ2Cm{J3Q{ z=Kt+fhfabQ&*OKHl>`+v6w33#U8Sj-_aa+AA9NA5w0#8~UC5JIW_0SofKY z{QYdKh0UIdf*j23cTrw8?fKI`(0Ii4ogJ@l?2&KT;bOg7JaB&g@1Ha&j;oQq;`pk=~o$8a#WoBf7{ zaop!GOQK(&hvfRj`hPpVF3-k$A*VnI$H!u~v~7bS@nq)deXZkBg#$bl>ylmn%l9Lt zqXXTD;^dF^VR9osG5cdCcOMof|GV#1sX4O4a6MLF|9`v5@*X>$=|+V2AM=7PVJ8-cmeQ^~|}^ z-yy9Kr953&|yZc-lHtzl>&CV;%|7lm96o-tLaF#P1Lnk%Rb(6 z`5CQ2yLY)_6Oh$Wmy7>Pb)(Q+z|bvi)nyUM%&3*In7AL(4|yr5BWyrmMA^0Nxi)>l6ux zev9kbxI#$@!h;{0$mB&lRHY-GzJ%59|Lae4U*6`TV{*pND!_K1A&o ziT3{(e&=BSe@Y6ID~O}~JaCxZD4Zx?V%*7K@*isSAOPHFT-A@boc(~WpFbD8Fh8H) zSG7yjo673#f_i((??k;%*CgdNHNtB;@c248^Yi)n+RvjMEUw2cB%B8up%wnXw1GYZ z^j83!qvZEwFCiTA^YF8C4sg7A<4}g9Wa0nkp$tPg9=5X!1$$oStVdahG7bNK8s%OT z70U)&@ZbH9`oYKk?_5YZBWji7Q3~TL0*Al=kVGes90Ka7$Tw3}^g6Z3_po_W;mGXb!O|5`aaK*P|Vi zR69cB4z+{u!E+<4cRA`+Yfe;ef5o%P_f&Mn{QoS>|FI@gwZduf@T(5Z@&f$^^Z%3^ z7%sEptn4hcJ_bE7f1D-qgi)H~{S)T@DYwPokR3z53L{_QbnH8wqn-&A@;$jw{a&50 zw-x3(Zw_)Xb2iGl>ALTb>rQA@}j6c%|-q{<+&Jq%ttNqV*Y87SMYtOk3ZK# z{>xumcc1K|`?t^cT;%^#Dq`?4CQ?2PG5*}+Q1T%Y;Q~c-0k7R%Sli;V(c5am>Q0*7`AIb2M&zL)u;h!1pZ*#{2 zU-e1qF9E-jZr0sD7{KZ+LA|3{y`5COF>%jaod1{dqH3p*GmNACN+*Uh2{;pcoX0;< zI3nK_)<>#^4>o?xy&m{#O)@+_W@V@Qeua(COwTeMp_)SX?-YI|CpWJ&yBPoE6pDVz z@$LrR2Tb08UjeTczoO<{!mfgNLazrfUJxJ7y_oUxoW-u50RC4o_}Z_8<&``}@ZV>7 z$hn9!=l&nVA8Wy{0RE3L_`Jq6h-mk#F z?$=Cyh98yxJ%&FI_=|k}$97oyRU`2CijiOUYlbi5?1=c_$w|Dwjp45b{(6T0q(%O> zfq$UF55;H2rGzryN2Mb)qNIhT~CV+k|({OR1!fp>Tu9*fUlzq5y; zh&<8}D1XIgtk=w{NBP#^Hrof@Pv`B0c6V0o7WNp_2jcT2`j~I{N}T>M_KrkL5pzcU(sLeA?Xa%|kw5UQ7S}N8eI>tN3uvR;OjBhnyBTSJj($qSN9I%kR_9 zI}~#CQF4Uzon4p_)%T4CKXE$dkMmkH{Kr-MWAr_*EAR%y;W2#+`@PWMdGnB$nb(Hl zjZyMi_#bTJpZVE&IRC%>3922Tc%0Ya7uwwD8IMh z5XqMK2R` zw0DL_d#IDh&Fl4}Q(s}k)|a}$8M z54#SHu;d56r(d7V%qcF*NH58zwgl{2jQ@(0uw6s1!SMic&&OKQJj~A*q&i+D#-qwQ z_`dhR#Th8K#ER<8tHJfy^EbZ~*NS_^zvtopA5mK2^VhNW!>%z-vfr^5`vSAbe+7QV zJ2r1I?-$7Xgv7DS%lk3#n4N|3bnr*|*v#~Sy(9BpG_tr4O^N<)_yR&RIIt70R3?@nE={It-IYJWj`<}e%pQj(sLm(Bap{4C&Ypyoz+%`6(4 zZv10JUd#9!$Lnz5Y>mMYyxs)+TY)kgq4)qt{jAA%bfuqJs!g)^l1K}r`-wMfZazO!n?Ei1C=2YYt0=yQg{(^b~`4sRP zbqhiJ&nrZSk;De@W&`gRC2uHxLyyQV2*q#j%s>Z{f9(*zA_vd3C0>AI!U#}9sFE?(E#qYlX+yi7CVZUEeT3BTK z6YDo2x&3|<=bt_X&S5b)+V3+vA{?6?3IA{q+BC^>O2kXTe*o~+S}N%^jE}ij*dK=QeZ7M3cRw=tUL|6( z%D?*f4=hu5$MLcL-{C}gO}Jm>u{Ha^out@4Q~0cNM=OW^38$ zYNy4o&!L_8ozP;-{G<}&e}|J9E*p02-XE;{?hmE`UKdf-X zc*y)3);n$8FW9f~{9gyXjx6xG9|6ALkMzs-&jjl=>eb_+@FN+;#bqVw`9omr1RJ`%&@e+=7vz@$g+gFXvU>47o3n_u}2XzfkWtGk>EG0lde7ca8ksju+}j zEH77yd35Fdrf&ECR`z~`3=X$amV4=kFPKs(+G5u>nf8aGJIYoSL!&8J4ULC_b4tPD}y@WSh<`)G z*)pfak(tqa(gNiFJG`xML-U*TjN(Wf_Rpt${3Gz(#Dbv={~2X(aeR*l-Uo4b+Pal~ zuVi?S0#A*tsKLbO-eRr?n0t1oT`9T;&tP@rste zuM&~u_s=y;w7CTGFZboY>nhcMgkAJuJYjuv0b3uqYrRG9YtfEFmHg3uMtaATi(VAB zuza{>hkIwaJ$?!EV~bxFe2aGU zS8|8uUDOVIMZB~8wX8RqV9@c)f?1AJ`ikS$W8Hk!5~oGS@zLjK7h?Zi$Kw>P7@rY` zEchB_2g){#!!uDHK@oAwcZS<$`4H)MSy?nY5O%bKoy)sm7uxobX@Yxand-L=IR(EgUckC4WyuIKO6=7dlulFpat0Hvfv(+8_|v)hzswf%bM+t>?~&Bugr$a({FgEL;ma0cY*sIK^53H4 z(83phf0Mj|@J*gX$|=5~ddIVRA4a`T$b0ba-tn>?XTj^YL0VJK>pxGG zC_{d4;Y$p+wd((Ic8ll#I?jy4WAOz1!oo(BY82#N7WGHLe)2_!z$d_#7T<<)B}y&I zB9wA`_a4fNrcM9T2a=aPzqAPXh=uQ&D&5;R+T)olJWykCp8?(%{S`bcly#Avnf#aH z9bZxZ<@w8Cz1mHfe9VGhFki%4>d1?n#FMj~7VXzX_iHUW47k+{m-#1J3#I)$u-koo z`&zUQJ2^SaLHFHv?qaMaoX;p8a05c0pouEXA@ zMJyk1+pQM+!Ti7D#|)qOCn2Z!hU8qt>b)EFj*$1@-Mwuu{8FH}PQ*!JUa?*fu%nBC zr`G7g{urZhv01-l^DS{M_b^KbjPv`8u>Zf~F4;yaj`sU(+z#XD4oUJqXyo@6T?YBj zkagqTy|q@y6aM~&MfW(ZDcPraVY~`C#obiz&8%Md$3?e^Z|LRTs(z=A+W$?^Uh|9l z1$o8(|4w_#8!hts&x^6~RLUFec(J_B1diIXW5vLX^+VwIW%!I&A*cA}57_6DTTmWEc>x9S&yq_~CZZi>^4{ir569WUuDD#LzefC! z>~V2+y%_8NomB2NtmjOvXA!?3m$`5#}Ze{sCkn2WD&j~oi(vQ?ipDUP@36WG9KxF3FT z*(BVHe9G#_$4mS6>|M-mMIYa*IB-?y|+4bV%A%8BD zpV_t0tN127uab6U%Ws6|HCdU$k#m2s80Y_Y8m{mH`8=%Xm6ine;bOdg`%5NwI^-4( zNWR>E%xF3vu=r%)soZ)v-j{e#u&Pkl&)aV?ya~W7(r}LZk24frDBt7vvylJhJfDYl zjF)whow4|r+JUbK-+xXzQ8okkr!)M{%1^3%@}dKrR^y*_T1=ip*R*JJdGy?f#n%8= zukQ=KztZbd{mKdpvNLkc>Xg!R$S>Lg`&d6Q8F-f}Iqi6caGSs4c*b7|y|Cw|7vBJ0 zF7$c1`Q2!IvG_5x<2uz2@^@jm72mU%zVZD3;s;p0Pbhz(_+EUOdJYD2(N(`WE%2aH z%Gn3_Dn=!ImM?~!1VX&BeWX-xbXsEJ74!D~ zAzqIK-b=}NrL>}yw-b{$74p)GG~MUk*wFMor~7}*G*Q}F~6{64Dj{3y|A|cuSL`_q1U&5V)ed@dh=wPsouSGJ|Jwb z;1vnmfW4jtyf5Uvw1E86(T;uM+mXuK;pd6GCG*h^mHWme?)AIu`9IZ;NWdLv z$1=3z@A2(Ok)||G%?X zw81Ovw;`weJI3Qh8JPEByj^-KN&(6VD1A^;fT8>oUEBOzOOaBVIpMAXR-m~XlB6`vOi23uS z2LPX<9L0ACU-U7uE9O@-h82meqRg?%im9Eansz4eJA2;JR;-;5>*q@S_-koL;1|kk z!t=;cBXT11*0+Y4`n{zGqyEEL{RN8mn7CwVD)2_e;c4%#ct4uqVgLWqt_*KadwziP z!z1B<-m(9`^H|jm(VqjnLvDN(j!$^KyhHz?{5zh#7Uv>+IOof2z#8Wdh0*@CbU1L& zQMe)hJ|Z(){-B5aTH0NACO_8cmLjjNUhcKEO~)%s%Yb*Wyd$h%i5KGg?+g!X_e)v6 z|Jobuc8&~nsx2T6@QwU`XT4uN#5c7AP5c9XWhtI}Sn@JT9db%pC|E0820oV^s>N=; ze@WkLT_7x%*16U<&b}7Udx&Q}5^L5v&f8~2$MdE4L2mV2HSzxmjSBQ2f%qNzoZ|G% z(%eFNTu#V8cP2^|N(0KdD5v3!t#43%Z$7zo&BA}Y$dz4qv)=N(J& z{D0@W1M0^q(N@5Q@&&8}cPhi4PSK5DUt+G{`(^^Kb>{e2to^?rTP-$VM( zPcJCVEh+JzFAmus=fl`voPXT`ymHxQ8~+B6_=mnfX7XZ=y>va3w^Hg`oUgm;SA4fL zC%QzzC$ga!iqe}nc^vi5}d*Y}DmZ1!M#0LApb2Kn3qo|#P4V9{;MNK60w1Nh4o zzVJILk20jR2y2cdnR*@P&Fzeb?;-2^@*cdq*PN^L9>e>xy@68`gQNLo&(AG85Pr>N zI7yyo6a9koVC;a!5zCGMzRI;w9Ha6mT26sN_FZY@OyKt~y=7`oF1~iJeoO6R7CeRH zCIli}ugiJ>?`7F`K0hM7Au{<&cx<0~TRac4tew1v@a|XfNF1+N|L=^sl6cv0#OOsh zY=3&&dB9=w=&OF!&jY~T+5Ysl_u{(VvTnS)S7&MY{rG4Z&j0EBp}dCh)qGpYNneoN zviJ-qXXo1j=w608i!C=z3+Z*c)41hBsrcXBs_v%kZ4kGPeKVs)bF* zVau@o-}yTxR~Sdz>j;K}@o3p-c@N&*tIoH_0}=U^!3OLH=l^t3Rgs*^UbUR!D~bp3 zjLMolv99zP3f4VWUyM?Qg8iebH=|UmN}Ayx(kt7ylUJI>A3W6EP}*fcuj$3bqW!#o z-Vb?O%0}`yjO4{x6yfLP-^^mX-v-{#Fao+)b!hte%VkdkZ|^uf(R0-IV%+b?@UT9! zY^slUFPA7oytC|ihW~VMeF)E}iRWp& z1^L(?g|(0+CCUyt->ZSEd`*Dw;l*Wm-k^B6zg!{lSsrfe-oRhT@K0Cxaeitu@RUK@ z@i^b`uWX!0-jipoOxPoMdBcxK5@Qh?FI&gjm7?=_%wJ*r@6uOZ6X09RjjyO)HtsKb z5%s?6*L%e~!Sx|Lv*cd+2%cZU*zq)SLW@7s`+gYiSHL|=;j(#6F>p&VhK2Zs{H$Mv z_~gKz=2d z_a10j9+P@vamlisXzzQbHSQG;DnG#Nz6$&QyPPDi3G1KqfUijZEDouHT~!^#>Md0L zUCnEkeeATnL(V@EPu}e~bAFBXx2j&imFXer5A}Eg{paUP^%L$i<7X0M+X6R*;qDvF zcUNKj@1pj+kv!pg)j0LW?W|tp398umKj{H~pWGV{vFm!_x+8u3N!u*=82`IWl-Cfx z9;cLC;v3Ruus;uA$r-;t)4UhaoY{Ad094%1^@s7l%lQf~)Q^fs=Y;wZ{KF(8k5`2_ zpo+x-lXhdBsA>Z6E{nrs{Ydzui45<2;Ej>@;@zF(C0#G#eE9vF%Y8Z8alL8>%MS?u zL2~0OOTQUl?KjG9t2(1U<2lz_?3by1#&Mp{aA>DofbUy?d%MC7@m(6`8-Al|EDC%^ z)nVw1KcRe%&&YRIA@^P-{K_1ZCuDtp_B-{T62?FFOjn&{P~6McG@TEs!t;M!?unB( zr0)R+FEJKtu2n3be)%z~zX-eVVR z_M26yxvi-8vfov|*80AV&e!*Fj;dGpjpICr-$E3U2K0^R|GGRY{wn@1<~cGR$t}Tj zP(AV~a9{WHAc?Wq>sGZy-h+4dvT7wycwFK3jQ#&zX2^RiI7Bkx_~W}*^%`($8P1hz z92V<0%)bmxFBxk0FaCI3^-th0VEF1hPbsJRyQr6q!=ZXvKgD%{_!g^vs3O3t82^_u zJjQDd=at1BRqsRIm*hQocQ5PRbX;5Y3vg=WJz-vf+(Z@_p+)t zWUmFB*QKnVU|zdi#s0X{z4ScQPh#wKc_-k!nH0z8wcOx%%Q1c~Ka9!M-tPb9e6Xmr zh%Zjzwt$>?{=W;KXER<4G_Qik)sD9k^T3sxP*&o1G~t6+e2VfG{*OJHD+i!-L%Y_Y z_%Xa`xrU&7OEefCjT&%@jV1GvGtEj z-c;+mae77mzsq-0YU(c`9HCgk@y~}zwA%+bY+SkI1eF&NcJ1$5Pqh6ft{Y((buYO) zntxk<5%87m6TZryC^_k7;x&{9mdDcvH`vJb2m4EYacYoP?EmjdUSIil6)y@r@jJab zfAacij92*g<>P%hF8)Quw{g7Q1)RS!Uc)#bmUw07z$||dI5#nzC3gQV@_k%>ZCQc- z@;LBS%uc+hxKzt2P;9*RwG13|f55+I4}lvB@{0X`UE9dE)AdYV@q4_6*JBv3PeEQ4 zYv4}z;)`~J*CoK|6oaFA?ZI$X0jEOVLpVK?^UCG7@>&P{J`A7nD&!R35U*@JhQ8$S z@j-KyejxCiX^EgU$Sd~$cO5AHD*i6U13w-qrR=o8L%%ze$=d*VtK>a+cQ5)>$s1>{ zc>cfZaq=Duj_=?1WH`vVEq{&SJZ1OqA^A0}K{F|lSaYpXdr(X(|A!CZ{t}Wa zI6n@=LpZoItk7fP%Dl#Ant{oownkCf&OzQ8L;iyKLBTU!k3BfQw|2bG9LL+))=B*BJSWi- zd6)#w(rtVBvYmP!z5?@b_!<08xK|I$diE@byj=hn^Z%|Y zPeQoNZvxl%$Ns)^Z^d-T{jh8+-rWoKY&xD;f%X5cYAwNrWBhZD=^x&T4ZvaZ{qq}{ ze`e1aa2|+Y)wF<|SpV;;^2vnH{4?Z~ya|3;y_vk0{Q>0i{%Z3 z$NVGKTzvoN=XJalFGF6ou5kW?Y9B+Kf5h|uU8`eogntxrvH6maOAKT(Oftin9QS#i z=Sj5ZJtZ{seEw%KUaiyel6w|V*ZV{ ztB^=YFB!)5SiL9kwlF-#D}H}Q@`~}G3c1EADhMe1DQ~Hus|Nu8pA4VrRq!mn5qf>~Ra0+bEcQ!PcVqQV()I$qeuLE|@%yIYKsRM_ z0lj7d?-Pc{^on&tHLpQE!TD(#-;bf0joa5-T?Cwe#o*}v5}a2AaCDC$`D=~*UUd%S zAI#+Mqx>T0bu93IV)%?#A*c9;>RrU@EkV7b{d&*+T#YkgocNmYst5@1it~T9O2U2! zc*+l<9yYE(OOQ93fQ#kzTHx%#>;NXNC2G>NFIb+gRPw)Zc6$NG?Bb<5k}P+*=Hsd+x=0 z-x_$@S(2Y2_OoYa>h2PVld5My-b0zZjBngGM#kSZzS+if1s$tbJpb1%B?d?Pp>f7u z6JzTk*J@Qc#*K4+Q+Zb5FW7kl)mWpce%in8+yPpC<_GJ6--F>Zy$U(SH{@?aeu3w0 zj9;L6q0g)TcZRnecp@kj_0sh$4$GI(C+X2YZ@{a@oUMAfya(^@IZK+3hpOKP&QbCn z8xCldet?}fP>u1d+K=Vkb1t^Wo1$NF`HjEge&}1^tFe&qc|4R)-9_>m@(Zapzd(Md z7-^DH9Lb$sT$GDlG=(Lpf4t}Ox)OPSZo>>m^danzur6-mqE|8R(EI$WcR}ut%)Rb8 zX{!In#6>Gx1Fx9z%lZf5XuHK6N8_wK2y=4J$2t2aWsjk_Q1WZ>Ta4e8SpV;KD#K@X zEAYiPWVa!IDD|c-limNdg6L=HZ^(>Ar9yP+m@vrX93DPH zVBnmW9Ea={@z+YM%dXrDdixEr7vjC;J5XN4-{ztqu3UL9{O{il_MiHJcxC%K=$E^q z!x{Cj?RN|;dVPr5G0y+%Hi^m4`VDxdFNA;C{uSeS80sxDBD!bisC6&V zZ@v?Hg)QadH&Qb)v&2<={9cLqf4A%9y1`iLoC5?-Yio_jAPcm&<^2 zYjPazkG5|%INr)@fpd$7xr_H;W;tR1Kv!A*UleLx6kpf8~X>Ydx%{(QpexSek;+A845?(AIme4 z-1sW&mqh-;(tXT1X)7w6R^xuhxv$s@S`VN1%wgKT87}7k-6|C>+utGbI>k1=uQPIa zD;Gho7ks%Up1m7>Y76j|#o>kcM$XKP16coGxt`&5wc9nz>m_=P2Ce1&ovHc{sZGdHTLyYLyy(S9aSSgT8%Z!>X$GEY$j@& z^^N>-t}o}R{UN9C3*8CNCD*T?CoyUW_>onILH@U8^QGTW@uHGnd_($W`4^#Izg``k zDf`%oCrGhEnvKU%a>kV5iBj=*zaOpY2D}d$9@A?M*Xv*=ZyP)}(puhwcXvWr)9cl% zF#qrNMGTJ6EBw?ezZ#sxxOTuf&c_-5iJyPi?ms`5822|^*VDglLWiiIT7~ofy6s~4 zI(`DLLQe4w;eW~Sk43#~{ylz{u2+n+f>-fN+L%-kt07)XfcG22W4sm^UQrK=hm)R% z?b{Yr7|~soWg7$g?@D7sq2F5+;5&J8o zBT`ihKd}<~NLGG<=Lw!hxd-J&l$O9(wqRP(3?E4DXI!5ue^?T?DsgJmAi{RE!>>)u7RgOBr?cYH;DDP+&q z^L_QW^9h~r?%`Ziuf74}&MndN-B+yy?vYG>bv{upaK*k4u5jY}5hi~nFmkJYb%nuC zj4J^CRv&-td&<5P-#9~G{GNk{bM?Iq?H%XIDbe3^ScUw5_gsd{{8nkE9_OR}M4pfB zk7=TYxIECRpMX;ogCkh(i~XLz;+Z|z30@vjK;G)V(r0n+0sCDd<5v0$-bf!K3?JSq z%oA6soHM?5$3CO|jPJizBmdw1WLZPle+hZTH#WPrZBVBBzajrM20tX0g*AtvxkH8q z{MYJ(fv5H)h5Z-SU%5F;dHnsiLUzG{ez{{$ZQ7n!WB*@wHK(%U8FQ9+Sg+Ogyt+5= z*gn9qhbOn^0k(6wm_4t?_}^XmKH^Eot*~d3Tks5jz4`#`UAP|QA{4~`t1dt}4W$SL z>k+FSL%CK{@aO(ZdS-b)F;4Og?%KMMhiWx21?~9IaaSDdxZC%`bHeb^Puv@Qer7d( z|EK$PvYlc6u}&D(cL&D*Q1H>s$mo`BZ+iWCHJ<#||5}|-&+)i#zUg=ydpXYI z`O)>~)&BslZ5|Fg!}?)}@2DS>`qr9O?T?ASR^Jai+dSOhalU~U8Xx;xX2OD(mvRJ0^ke9gg#e zwo37jPJaKZu2!e6h-K*5^Vs?I1luV)qZ zSgcwOIn|nnk+vB=5WiE5-V)=^#h9VyLV$Bm)A?tihbPT--fH9}R=;c-M@ybV{)6JTKwOYlI4anW)*K4F4;dbdyGD)BdW9U<`f{w< z2Xg#J-h+4dv}=`}#^`lT7vLnBhZBy_tKjQghSLYUsyPVZ9IO09Xdeh=D*8no8uu4# z1_D3HJY3)lX@p&^>4(x0F#cD=*H@p2G8yG6aaHrZNUtp4ujGm>(D?CQNp_}q zj=x|;eg-zI2IR%~-$ON3Uhn5~3Y2#g@~(Im>lv-^??CJ`X~bvD-B#?0&zCeQr?>KV zaB?pS;=>iWxOWidyvN{kTiky~llMzMHHPUMb*$-b?sHFTq5Yqjhfv-_%9~j@LOd`O zkoQu^tJc14@(S-9iL*-JpezTX$bMGwJuhS28trG{3Kss z|6)i!C z9u%)iPQTuRS-r@yta(A+L-ii3;y2NL$!kC4b?m$@2cB9h<91UDPDL@iM*C$XaS_Wa z*8h79U~(z_X&l3AAioOzSvIhcUA1KLuY~;bnEa;S`18#*IRCeYdWMpqEE^#;UIFHqPBRreD(DyjQC4CHyDA^@ypDvg8B;Z{w@0IfzW;cOfj}^GE z=deGLat8vyxPDWE_5U6>#o-B$q`tSsTb2zp#D~A$>(wAHSi{auI9c}}F84WT$6X3X z_?2%%a^owim#w4LV7^{6PBjkW$jL)P^T*ebZ~WYGYmjf>csu4ZW1{)SnyY~Oe+rk@ zaSd+i=-uHv^}q8|HMau~Ynzw-4hc@X@Fafq$w);x}Sao&P@xnmlX ze^T?;noAsa`9x>W88wc#X-~&_SU;c4?F{?>dd!tI5bifd-+4tDa+icPe&TX#KNU02 zsaX%4#mRAmmI){9w8q9BNW@{Q8cg)QezlG=jdZ=VA$@zUiPP&=+9nAbz zJ?d>_^$ulz>)YH>SwqT(Wsfo2Hv@5Z4fg-_s8{j^`w@U~7G+@niN$YOHj2git#5$0 zB@U1EBjL9~c`s}JT-Y0nQ)@m3AFnY!EOv|(OzR%-GvXDpV=1@zyQr7NsWsoD-k<3f z@#cZA!Oh1HXY(P4}Bcnx3zX(;Jzp8AY6aE&BFE*|M$7LeIeYj=E-C1 zcrDKV>+xv}4rnGj4&{4z-dY>8;Nis|e0y7qeG6+@zGUrRO$&h^ZY(*W6T zc^pZ+`a2->;2USZYjOThPt`;V4jC`Wk6H8gY`j}L747J#+QH%~ zBR9UX@odeDEB~~1Pp8#5kqB(Cmo@0Z|#$a ztB?VkdX7ck82@|bF!{fd{zTbXwtO;2eJ}b~8S_`KqV75-|8vS;#q}?Y|2^|#@eJX1 z`;Me-z<=jJ4F9d5yCX>H#WRP#Pi^Tz0_KhaVQB~Y{wGR9L zd+K?(@Sg$w5+36l^0qVjO^kcY@z!;bZN*d zWN$2gC;0ZG104;aol4*9gg=$}9&ghG$9d4R*jYa0zD72S{0rm1bo7XVpuWNDK8Am9 z9pqlu-iYLmxK+)QWBS*+Q-F7KEM7q0+kRtsI8SZeaE6y@-;WyPMSC6a!u;8~^U;pG zRXalcOUjMwVMp8kW$+W@W&pp8;qRyRMQFZr9Cz7+&YmxfcD%+c$GP9uzwrEDSo z#n-Z5`{&YZ+sbg409T#ufIHpNx0Rj8@jMwgPsHGWWs+}|!SUAJ51bo(`AVNv`N&W{ z2+#E#W$Wkxejf#XIm1`+wU$$SL->AvD=`lKYn{>wzIIE^cmTift%}3a%JPcPfN&hP zZaVPhGCVc^7I^%;lx@!#c@yKXhjN|bi17OF2Cs{NW0`+z9AUiFPg(v9%^hszOW4=_ zetX7aoowAKDT8QF$?ul_iur#}%lup6)6K-|jiz32-BQ$B&FWpp*1a^ZsY!T!33&DL zUK;l~uX>$N$T8O7CB`2JJarGrakr8q&R((p-*ZcH9LXzi*m$?@6X0xTa-EdK9|-;} zjxu1cUjv`dw^d$)c-8A|!vDX3at;dm__~v@-|!U_?AhM{jyKFSZE2PdWLIoHOm^kV zWgMN1&s2ZuYuD@gy&>$?MA*&Xr1^a?rYW=nsy zZSR$Nn4OAO{K5gIgZY_oMBI+n_4278g)Swja}P7pIp-TW6XWwBC!1#vzgXF&&^z0YwI2D7^(w|kMegu&olo-P()Bl^ z9eke6;!-KM;+c;l$SbVBobh~=(w~k~E_d9eH#mDvyBu@kmX34JKP>vi{=Z&)o~`A_ z0&8Y*FtK6jKlby%K{Y=a31W|Kj??mGJV(-P zq2mo0>3BWb^4t8+r0<|#;lBr9CL($svL0tz2tP38f+*j$ z82@{Xl`_!0?@N_eQFg`?E5vtSBY$E%?6}s5@3@6JPv^IZzUAX$EuR1D#pn4JJWV*^ zwKI5LE%wXR?q>kq!Y5U~iOx%G%P)cPxfaj=_qs&MEyf)k&-!x9af`xCnd~SolW%zZaip2jveWRz&|^|2YbB3AKXjTTmw9nUQ5EGYk*S z_QBG>ZObmPd7WCU|M%kae2cukzM+R;T+8wNeuI9v#h;IRwOIeJ?PF+g3p?p}!uO}O zSpVQ({Nh+m?5jyocAQ^t!TYLzYkl`~T>O6Lp3}Z^yv@aqbN7AG^`%;@ z|M!|I>xlHPP-2Dfw;24y_yxc}pW)AGdR|(K_5WUKE}IN5z;|$dYD@Q1KiJ~OD~a*Q zY1OJ{KF~V1V3NhoA3;0#yr1)}5-TL{TqCbndl%}xkI8$q>ff60OXznIyegcRfAc>a zXY!-b-$kg!{J+;c#kc6!Ivyr}?(Z|+^0dKCjK^46`#8hZ`LQ@ZhWUT5B{4W4ndH02 z;CQvwz+v(i!|E)1Nnpb}uPK^Hr zIBIT5I0q zQ2jKfztmy=-|N#D9MWr~A6Rxx%Q$FDAJd-1ggr1GviX1Bb5Va(hxvc6ZyCPUtCCZE zL-yOo)a%t9fqGf~A#bc6S44j)#33J9MP+%}BeV0$(&&EHU+OUb@AV7AW4xATYF<%K zaJ=L4`u#JGSIqx=OPJvNA94|n>MxsrH*zH=90a-8{Cn7E{=9U{-sU>5?r2=6=6-;1 z^V&q`rFEG9_qNUd6+ZET{!)iINgdV+>iVNhLAeeE&p_7ShjJmxSS3U={3GWWI5jZ;U zV8MY}$zC_Jad`sfa&>nwxlZu?;ATIr@ajYic^13w3e|tPoc95r=NojsOv*_&TjE2x zJ2aeEB0m)9FMUM?0bZX1o|?0h-_r2{@RS>p^0IiL4r|7Bhy&EiJ?THHf5!1T8#vTk z1wQm0!ZEzE=c(#253YMw!#M6q)k)`hTzc~Ad^**Z zm<`DNDcYg-5QX)uq9AVwO;bh0T?Z@cvG}ZkG z+|#8DVfl+kW17ME7SI1Trr~+QU+H?U-hm(d3w;)K9B_PwlwZ~czG8T}A{zrC+YCO@89W4x2!V*691J^AwMjvLE&Kj7UM zkLUA^e$~^+o0xD4 zXx_>y`S*WhM#rc636T3ieIM*u=LyNLWn?pTOMBak@j41J4>E$eL*H+D|5g1ZzE!mmRgA$<>wKE`1DD$c+Y=d*b$)g11|b*g=A+^l~NxO43Mi)Dzg zz8gPd@;?OmZ!>heL(kg{ea{CTa(LoJew^8t!t?bl_IM3i=InVzYVw;ki?6R zpT#+OWunOE6(M&$lY2enR-EBBcgTlL@3X6a2RN4XevKnYw%e1%e+WG+Gwn%CI0x-{ znM4q8?vOdk&vJf||L^^}yoTgd@tDG=FQ`9FH}!h;h*Ro6lJ`)(m+5g(#A8F#^U8Aa z#7`Y&7Z-~kKhFyEpI?Ee*W1NDH`}qaW4>3Oe13tcCd<=~C-wl}m_g3+X&7L4P`Dv_E==FbZ!`@hv`kP;G z&hLt6Jx(;p^PX@{P0O2hIL-}6MxVdh&<(hJ9&O&O>zh4;o#Yi2TZ?=iN7}B z{2!fy=KWOR5XFQO>ZcsX^i#p_1ja*8@WA#3@}7X4Hvyl|!6KhPJK9e%hYNi*>0Dm-+H$H>my} z*I)4be;>;{T;oW;4_^0UI4=O_0fwX3TP(aImO+=4{f*` z<$4sv#v8`MCt;m)!@(#mP5sUGf#hQQkv41u?p6cmW__T?FY-g!W?EQ~F{Tu`@XX@E zqL5y9LEh7xR-a)kl5yh5;_RFZoHU+^9jDm^Bh@oqqIR2p``O}R(i{5esNy1V0;~Q3 z7;aAu9&jfD7x|JTxa6B8F7(LuB~3s)+^{#3_floYLf?Kq(cADdc=?=NH!G^|h6B-# z3(<}j1uufHu>8s7w#090T*ujs;@mk8=bewkhE(9)0KAFG@C@A&&(Gg^4alQ6boKEve^d5l z@!PgUaX{}GXvbu<<7~7;@cnH_Zor8C)sTWxf$}&C^6d@iYYpe4obK#_5Pgq|+e~}@ z^ba;Ww;Z=&=6^U_kn(CG&vR3m<6L)6G_Te$4st&Lxu@9pABkV+5;GF{B7I-S^gRM{ z<2e`gax>TOhQ2QX-lM>~KN%j^H}nvi@5)4Q$ZrcfWb2U=7NK2d=w>-?<`g}i`2Ms( zjQ`K09oRz<)i>nE?IiE9Oy0{-ugZntYd5n*$*cMoa+mIv({S$SNjSFvvGH~0Ic$cD z{C^*uQ~%jlcKMlGlYT8Uo>-1;h|OO%AphTIA@I-#$)5%K^GG}$8_&1pm;}j-pLg>b z{tvv|!uUQ|`*|k!JhWpa+Of;dcd_RCFvj|o>v_vi?*fKDz3I5Np%HkSfj2lQo*|s@ zer57*2i{tScY%_}5{FqHyAQ-g4VeG;c@6DAEEXC+l-&5c#ZUINJV>GQ8x2b(-}u+t zc#`8>y_bdWFM+G);lhu8FMk~aTpOZE?$4RrnD;kqV{-RxI?iqQ88~|W9m3HB+x%r; zTU?;~??*UCakAsxf_2P|V;tuySFZ>8cD!*9;Ho+KA3Gu6Pewj5J~+8=;MqUOvuO3 z@)|xKZtMg(f6{-)^*)e_^<4Iz@hOW0lYE#(|KR#UJT+1pO1vJ|+JI-{fsXTrugLXn)x_9JqYG z&2al^9)!HXb#L1+V8(s)O|oO~?QOi$aW3C(vE#A8J=`uYTqV6ozcZM;rKnF#z~swK z&kOD&L!Tjef$zNnhkogDi@X^BkL)BX2=lB%3BsLha1#@dQ{6a0!@{l(3fa}!O5QP! z_tJ%qb4i6o-W!11+m1U>RZVsk+%LvYkJ0HWpJ#B3bBa8iU(@m?%yTXo5Y3Zqya%`n zK>A_bk8mstouUSNz6tVOi@y2;%4hhDac3i*h1`hsg~q+$Gk!(+m*edH9LhtE(;D@) z?r!+_pFa@aR~o*(jW+}PQd6ya;`XN3|2Ja&|45Z{vdBp;nQ+czIKn?Z%Wxh@p3i4# zL(|Cvego_OM-Gv75&kaDv--Oj-$xnz#Ds5wKbPU3s_h2-?VGIh%(7AGBeO-2kX|qZ zM>+=Zu>OB!A;bGl;^h>VjnV@h$?KmVnZOjs+o;wYaHo4>=ceO{jjsY{WD*=T(2?D; z=ax&x;C%2Q(Scl#<2X}GoEPk^#@b3foa#mASo-Nlz{Q+Fyl9;J(U*_p8f19%He$@% z*eI{XyL-YX{G36wRfn)$Nc^CxS2^5ch1 z`vUjsB)DpzA$eIoTge+qoNIY;W|la2$iw*_^g8ECWmjC@w!l?;dLlflfrjKg$d`B1 z{@{;BXsXsd;Y^iBR^uwpI3k`g*YRF@%5ly*Ici6ndIR_FB=V|(hU8`E3r6HsJ>JOM zh0a;<@ccc!&NRQT!+6H|e@9MDf~y7^^1C8tNuabx!8-oN6Hu`4edB5J-sXH4d^hZ3 zd;@GFHR{o3~zSwl)Qgij=SKVob0csr(6s?a_uEih#dt7djJPX+e+TfF$+`%i`F$ZLT`%h8{#cxx zYKhqB{_mN8ERexf0Pi8-tzmdOL%hOAM*O41i~2`lZ)+JZh%Yu>BkRVyd;Iy@Z?k?> z4txZX;zjKZH?0GX>Q^B-1&)kgM4a|D3ig|9!W!zP!%=#m9ECDkwy`SK#kRLe|@gn(E{Dg5B@~gjx{f1v}&~J!&+jqjQ zk!lbjR4Nvssa|GRJAsEBnEX4gmv$v``=fHzv&JOv^-SK6A@8g59=yB9oxdCY0?+>) z`Mtb{=~d&HxU_-o$7^f}9CZ)jXuAyi3t#@E{-Uw9(^`cwoL7af+9m2`>*QkFDc|s_ z$))xOd8Mkkzi2!hcrBe)U+jV&#XgA7vNDF`XO6&+US*1(ywA!WiI1$`u>FEq6ZHHr z&T)_ZTE*ir{l|C+3wZ6!ymDIfsMU^+fIHb^nUEDP`opN&Y$ttT`sQ~`9L(jYa9mr z6sOgfh)rz#7YF!{>fJWsjN6COI0krKfwy-oo^R*f{r=Qg2zgIn@}4R6E%wiD#$2T_ zEyu0^UkFk_fdBK*o;0*)KRf^OR*4xIH((E3er*pr?!%cs;<N8^yj zYk_|Z^gl=8f3EZoSA~2h;eV&;Kz?lssab{0qBoA6$1MyY4HC-93(WM#`f8Q&BR}_y&lnehQeVAxJ`LfNeNfc4X0cZS2_G|i!coX9da%_#`1EY=h z7^OxMIoyC}KaSb_7qshUw5wFL>q{#S1Vwsa`yCs<0_HoW74Fe%)Of4)@V>Nr@yxq; z4YT|X{ATR`>wA~e>T<-Nf$@e`dD1hp%W?~|3;gkZ!z0EH5)%i58_A2P-aYy*WWP%?G1gfr2w0He>#=c_Iqh)i_vQ)12=Xzh~Q)VEi6@op=u3tGz_F z%Iv4-_9w>wa>%dyp^o>A{QhD1WPev0{d=4791@jP_+au>=;dw_czOodY8G3Wj}6fCEBKM8bet`oTiUHSGqd;cLZ0k`;?!O#_-~p1Uzr%|vkRo<2F8sS z(Z0`}RxRs(o}z)5a$BB-=-g5O!40;>#`jqJ2NI_8qU{Ex~ipAMxprp7saEyDf*HJ^RVJ zV)^RN^#q(?{KauhKaZPdZs`KtLv|mR^d#(Vw&QKVb8wrHH{1L!KI4qKE!bbNg5i)PxVuA-3E5ulekVcL0sw%s*lbGx15Uh^p-Wn+R1>Bov{68 zbpB#=88J3a--7vnYX9BGHT~I-OT8`QARk*77*wqG1N|3z!iX}++Mn_Kf9i?Q6Z|3Z zlFaW)UPutKquUMt-WKdR+j6m#5%2DxLscG9^k=qTQSui_!w38G185KSQi)fro(6{W z#QU>2C(|;ajP1|Q0(bcC;~G6pVmv$y9x(4zFL&T;ygzm8)~&2;WP09+?6R`%DaRd` zGH68ilGw<7$?bS6m7!)Zs7W0FM8=Ly3vlcYy6h z`sEJLc|tZ1+%gZ4cFJXVSG4!+`u0I)Gs1d?m>$bD@U4ZtnIHteOYYD%}$E_fL#yN2R zvvm^MqjI3czg18E1C27@i1yT(_9V{O5A8YI=d1s2b=+&;i% z>+AhhzUz-a!S8Lw`TwaeK~EUpsD0Kr#_*!#051=j_IX>eA9?GY^p$vX`|JFV&{NPa z*yowtuCf0wRr$ggzS1&NeMd)jbA@S7;*2!3=PAEE{ZxJ^E{@r{9Jp#M-5p#rJ_Y+R zpAY%{_|NcrThP9*p{H4~deXd*@P8m~z&Y&RR_x#2iX8E_EEJK0!5*cp*#FtwFXA!S zPdPt+KNbD{45L2}XK#C3)!sL>(e0=5S%Loi4fyz3N)W5BP(BFfq3LnJ+xh`;*nGd= zZsdcu{>N#Zrij}eT+^Sk4Q}F$6M?(Su>AQ682B+v-jt;Ovwv1g05rpjp72!rcYc+{cIqU zqX4$V_VuM%@|`#y0H#PiwRLxJFM0 z8{EVhrvg`#3_DD_h2`zG`*}O5sp8U-CKMIW(-5?;JM@IuAy!YJd{A9W(>`z8aI}xb zF=<(9-<9yYY~PsBrzN}y+70smX(|?=_E_V~%=7}^?aFpD{};qD-8*)kzwK<`9?kR= zk1Nzfc38`P?{ORU|82v%g?hPZp2~}n-wo?2=fBg_b!cA>^z@k0(?_;=Q}d$ba1yok zMo)<|utvV^cHKP3O?^Vy5&T~5tL(aSaoq*%x)-C*)o#P{|7k@E=SApwhpj#Gr+1jD z=myd&8;^%0scenYW8%(jPXm9{e}hjdQ}~c~iILaahUa#+-7M?EyW4w%%JT}ny&BeA zc77AxD`?L+|2J&{^oF>EUT#IMep@BV6DW8Fek;!Q*b4u%buZ){x0tpz z%Ln0KaXzvhpAu(aZE@Q)1LgLEA1ko_!S&8~=i>vO|4-BNaEtw< z(K-s%!$wZo2FatJ?;!iJIF`6LYuhKlpQP&BEqo@2;D^PX+ui{`4UC^c*6${RtMdO_Wg|VAqt*7da>TLwOKw$znxS+zC#xF zgZ%lnEx!FkB<_2N7d#8Jc{%bN*P*NjKIRNB zV%@k=tev4FK%hXeGa&N1pi`9pz&$kf1Hz;ig;?|V(a~K zytvi$EAPeqP~TVPTDSM!O|JvKcpT*ZzyC+ub--6uWc~NveFjvpcSRAgSEL9EN=Vm0 zLK2EKSb$)`-gVb?b#?8luDy5cy%#KNFSHO^NF@P68VMnQ%J-i$=gyp4-b?h8{C@ND zk~?=!FLP$@-0sq?b(ZY;QUfG#vwkjcHYm@dAG(GuoL>1H}$`BDnrH>kQx{>k`86 z3Veoo^h4RT&5xZ~I1gafNmf31AI0|SuVj8@)`ft}bA}{($#8{yWIj6+aJe=MaIr&< zwDOsaTyR!a68Tt)yz;^P|Huy^pBt0PN8imPlirB@cNS{Bvo7O{!0X_)@H|h+F~l8v z;^M6PfX`QYEaH>Mw}gCfzLqIhas2e^i-lv|N>ce?|NoKhegdlBgzG88B>^eFG3#hF z?2n%X|1oPiT5%+julCv8Z}_pvzK|StF#7MzLQXIX`2_#O4t_H{-q1Qe&JZuqYxwG0 zaei)YVQS8Rg7gz}GTbSJ$Bw@Pf6AaI*Rr07JToX4je)}N%MOEId@}qb-UIIb#13}P z&sX+k=MC}6U!mWJZa3)D--CJPti`~m%7ue`EPxIyoRBdtznG@gx>!@3nVO3Uc2+@7 zAwJa;n^{>I1s*x6`F}g)gdB$KCxM*AauWH`FTb+*&F%^Onl1kiniszAr}>wB-Ea0b zz~}d_`6ZTs!Zbc-4ElVJ(U$k7WJpQvxDx zKYkPz_s!m7g^KnkHs8o2e*8iIg!%tKw@#59t`-8p1%K`P+nm`mK>q^@Bl?LQxR0JE zsC<1+1lLXpw*yI$vILJEVEupK8G1my&pHu5a3AuY*{Da%#(Zh^>u65`ZVG^artJ&`xXt4v9Ch&(odAVN1!-snC;aui}l21)IAD|oV;}+U4 z*!RuFCpQ6~MFOAayWWQ|8~gtUUfeynu3`lIqoL2GjB!wUfoDr*f09fum?9{Kl{2R|_#oEJ4>*+baIjLyVV_OCWCW-ReH2$KrWe7azapQgZoXm6gk!!+@K3UU2`GpdX(z8hCIm zkl@sY%0-%smdj!RXC&ZcXj=bKC}*#9^1C8j^rj}rX~t`Q8;C!Rm*yC>il z2)L6XIulZIc@S-261iA&@yZ3~{|tPW@ltYGo`@exF5vfjf)A+2&pBP-voF`3i9Q>5 zr2O2RSl#8Z+v|YGOg)zN6Mj4b;Z5sFh~6qaksc*kelh1x!2PB>aE(|rA8dWunR6rf zz`hV8#r9jS^^W2jYO8amgv&)x6ttJ8fER+J`l0w1uou2tT}OPIb3D#?!aQJZ4Brvg z=3tNhoZHawOv4{D1!56KS(b`J$cSYfOW4KEw=pa}1~xHXq4w(XgY8wEuRaHHeomRbm+(0-JnvwB`Q5G8 zURC_>WIU9;2jbhP!i>W4x%_B5bqxA-dd|ecVWUkZm${oodJkd}68H&*Ys8}MRh-8@ z2l0E(3LXS<*|%EzZ<34h?Mo8K#ZnZo*SWg@uPvD$q4ACRfi9#csa8+sVjsy|u@8P< z_xxevtMsFWU($_wBq#?D1tbOVQ_Pd*<^Z4l1^o>&j+nct1L==g z-zU8frhn%7Gn}cU&(p&m;(0GeBK@ui=6!Rq{y*plh99sCf?rTrn3kPovT@c2n~ytl zv7R&c7(E6)WBVS?{xeB_F&FFqgO2JBTwxc88*>MtVct3SX0*v@s0p`WeW~p^G^`CR z8HEOawWJ@Oxw{Yzb>qM4NBeW1euo`!tNbONg`Ybzfj(G{2JP}z@P*@CFpdg&fG8D5 zzeDZ!JItqgV{X}NStMo6O_3gbu8j1E;*8)mzu?j2Z6ZDPUJ~h%H6+pl?~O@WcVQ&u zSFB0k$N3&Oet#V9zbg{i^>K_b9M^Ipo1gwfq(|(QNRPuyBk?DP;=Uho|K*V$!*9d? zXGeOB*n#eceZY^3^Eg-^t$$>zCp!}Jk-3QRb5GM_;4{|0o%1kh7cYYkxdM*IUn@Rj zj|tODyvxa5M|b8TrR{0MLhy8~C~rQ(Ap|EHBu%Lg~PQ+k2D`*W`k z*9$>WP%nN4Ud*#_z2Linx{fmeJyrO4{V?+5&zA^(%>-`Px641V{v|w5kaDR29woX5 z;o+%gYPn>w!&Y+t{0A{Ubak$X=lu_7f0RrfjevK4H{d}W3G6cvA5`3&cOY>2Um`iU z6ljONvC=-TKM!Uy=qi^*0xwTp)AB*}AU=F3_|OX2oU7q-Y#&$uxxR+8PwD(s)Y+U; ztV`}aD_GZ@hx-4Ze=__~znz+1l;`)`D(?|`k(M4(-2}c#K)ZC76xws=E7YNwLyd#0ve;KbpKBMHpccY8) zoAXesn0Emh_K?lX2h3m5R-$44GZ%Xe=3?K$+!+SPzw`_7O~!G^!8!|TqNFzu8NS6Q z1IKy&4JxsH%=<=#exm+A2)VAK1iW1U?IyH(ytNOXTx8N2Vn`#|LW-l+VIHI`hH5 zUEd7hKkEO3O2zm#Z(#V@qY8_1-6Kt?Bk?82@Wq*jvyMNhXIc09VfY z6TVJTpK zqwiIG*t>!4LCHD3Oww*%Zmq2hbR9i)~S8tTSoyuQ5pq~KmG~6 z;QaqVzjg;7{r>Tj?ukj~To+*%#82%?&@|Q}BGrJmw{U#`eD0`jOJXz$yAC_;CpM!D|WR z*AnW>K+@ZpD+NB;fVrn3KeqR9Ye%KyaBZJIfzPqP$9=9q*--!=ybOW8ia!s9{)Rsn znZ%!z<^mqa`f&O+JmpQ4JZ3I5^gE@P1D75l=#SbuUMbdgO9zM3Zzy2LF73DUG~mPQ zj)ae`Q?UKg-2{~I`QG3YpMp7hX}-m$@Atf3=f>5Sb-s)E>db!{etoN8zFRsS@Q3O# ze0e9sFPfN{kvrb58Y+Jl@Kb;IdCSsk0r$A>!1em|nI9PXozjazKd=2_q*&j7Yd@;; zoKl?GP&zJL9)hBPUoX82c)8F0hx&EC8vscj_M8Z(6l*V~*K3*xpG@8dtN7*hyOLkV z?|SqC@BbZKq{q^F?~nKSf(*AG^z}i*pZJtZfX}@GpKV$G$?W5Gz&+U=4|v;kG1dnI z*9eCAaEpM8nq4X9t{5q{*COF38gT8VaJiU~c_QNB2kQTWr!ZbhE`j{dy_@A?^FOB) zIaldBmJfS9&Ur^LPYS8}VLXwCmCgem7YID8zk+~N9*Wr^udx$fju(8vnoFsO`+JqJ zy(W_f&i@(AxvS4#dEjY(6|hVBe4w2G!9M0=o>uyyPY#|D-Pxdz{&wKQI_~pV@@`@f z(Lc=4@08X7<^myy{WY5B2dt<87l z4^T4t6Zjkee4gwYpCes-b~X6Kr=YGke>Z{8Yc}7Qf4bt)pTOs6;DZ{u`XPO>^H}Cj ze)frl85CYr{b2sS;7JAA?1)o_T&!$oG~{Dt$LKLO}z89adJ&)mi6r5jRu1@nttbxQIIX4p7zCJi_oPQPIv(F3XM`1yJ zS}L6ZOZ*UZG|i8|a&6K&+WeaVkM}Akg-84cz2ZEu`F{hw(*?aTO%M5p&vEVaaQ<5g zLiqm>@ZmWP;S=D$zFR@{`zuX7s7-*}DdQ zdbHyj_8uIPAhujNPCo`AWP zxZrlF7rXnlWg6Uv3B8-DN{%CUuOt@sJK+bNFi6)W30_@ z%Ra@m6T{`>j_j(i$DZ;0-w<9)Ao&FHZN3{|37@e7pW6ZRGJ#JowpT@;FAhn5xpByY z$A5tb?|CG-*m*MZXIyT6PG(`Qcu_OqGs@r-pRxk@@ZMlx72CbE>-@3|`~Qcy>%=sF z_3MLyYXn1aZ4G=`eZ*PtGaBN`f>!|>|0}COE5+aYqwQdL^Ot_ndTZB5tvU?%hi=sWhuomA zCxz$cTfTUknZSQ8*c-Tf8g8GKf?&Q?rsDsd0-u0C*LSNPZXR2%&Rm8nYz-^y%-Gz6GesEYPT{&)9A?)?Y3-3$**!KZIQ{MI;cZ9}5lwUN15~LhB{W z4|Gxb_-VPo2hUzC*hAk-_&k=_UrK(tR_(##7~t_XqdZ5Q&E;tW(ea(0&y$JPF`fkF<=P%Vkl>P%LiC>=>emM(@ zfm^=d*I_|_x!`ZWgMA*sNvs$ARyo#F)EwORX)m}Ca70|+wY6)%x!`udE$fzC_$_k^ zuF8YFaV#T||NIs>oz;b0h$5d{o&a7+=j+N|NiI2rk1x;52=iOYt{)csx*NFh9w%@h zwyS&omzXy#cmsH>68aIWa~G!P>*R*yZtMTff@d)P3@i6tFXeTRBynuPXMoq%H9Tb^ zM7J+rlXM#^QTEY^c7M1Wid+hG81vf4Y~b^|z{jr3vDc-$sRPk}rQk1~FI*tj8+JW{ z{U*;FQLEW(K^hMt+gyKm3Bv zKZfl9OqM?^#QwjdTs=$-kNFRK9%|(6EZh-wDz3Qz%L6-F$E17U2Iik)C-R!+VA3|H4$jcc1r8m`~;8n`8l~kRI$W z_%axL*+=7u&)6=Rv|}UA+TYODqc!L;HsxoSf0q1k{WHmH zCn2wKz%|og7Tcu<#|;se7GnN?)QP$e`Kdr$%FM=_eP|;fjc?CsaTcO}yYL!2{?1>p zUrweEcLUy}uHjK!QtMaG!`^;JTZOh1a`*?@bhKgvcawcl^nN1FubGN{9}7i&Vdq_hs^<}V4y2#Zr%4_yt^w;I26H2l(7 z_@$5a|9geS1+4!cb%}c)>^`V}=|=yqi$n^>M4VUgT*h0-2|fbd@7*4Wr<@##Z+TwC zX+Jd*-)d^rqBkYfl zq^Ac1=a&-bsmp0sPnBN`>Z9sK0Ei#+gulTvBMX-s-o?GZCoKGl-ZSRlJQQaU zVo{H^oJUFgvHp+u!RYZ7{J=aat!QHY3ADlzrjKc1aZ--o597=I1&PLo0Ej+u9?+uQ zfVX&_a3?0xT;zX#pEFyFv1Y7{LyHChAGyCEP~XvaD~1rgzPK3rJ{0CR-sPs= z>!#l6meLP%!X8_M@H-vwWj({%UqNA!I`=275MQ+ahyPiKTzDaBiVLxyVBs5RccQ^3 z&$s(>qvpU*1hb68-n5T7E6=3Eb8( zQA&>w4$g}f?+-k77IX*rgYCj$a_J-BAYWL#mxZ%KUDxxY#X|sh&+fpLa)CbB=a%DB zF;8E7h=BW=);p4mvJd}0Nan1dC@2>^|3B2V-%z>m-2kij{qb*t4+VgEjKBx)rdEH2 z+f%Ua<u`Oj~F z&(lZ#art}-e9r0yf3O3H_=EYbyY932b-=_VnSWy2f1>>&`Hh8&M}z)2KC^(&`Q5+= zHckBT`E$u1*PjzU4Z!D{p?@5oYT$EKH}FBNmiY65;Lkk3{K92VB)0t(+Mg?Ymh{54 zh5TY~e+W-zPl*3RZxr|h{288CD##eC!aw2jqQNIVH4QN91U{*5egV5&bHo)#@Xt8z zBJF62ivPED1FrIGA@yi27b6ipkmAE|;M5Q<7E6f^Bp!Tr1U~l*d;)$&->rHOAO3Cl z;4J9@n4S7we8#r#>CM9z-$U0@CN;W!oVA-rc8Pl6?+f@(=L*4V@G1!&F%WRpd|wV@A+=PBmM*4IRYNmftPSB#t5r z{l5|T{G`VueC+y^xSOvle<03xS{NEC^ zYr^^OQsA1dhyU*YAFiE-^IzS~_$vRixuE}fzbD)?dJ5X&E@ZsVI9hd$~w@Z(db0{#aA{?%Qd2eD)>;IYppdK1B8|M$@f0S|V+ z{>@R3LAvcns|> zz^*oUZL%-^JSj6brzmv4m@EHJ2^DRB$bribbvkbI*v?YZ_JFs2SMbREDBgc$-wW@Q?*SS%xA3;%JeBw&@@qd| z+y^$L-IezT9(@EJ_WW^6H-n<_#e7naAB=n^?)^?TYQFytoF8>MCi(e32=KXv9c~Ax zmhj`^#CQ8ViBo<6#@t!(;Tm3VNfLL;M*-fUg5H4LF+8$6_&rg7)$|6RA5-~n`K{0a z|M`y0K}$iXb5Zd^?e;K`xPgV9mQQwQt*w!04|4zpLivTaX8}JnWm7m!L zEf#UAFdwYK9JLC*e(6JKH>2@9#$fOle+lGy#?OeDr(i1ie}Z;GxZkxL43Yo6;D;O6 zy!8au9(}h0L-M!pt8&W!1(+r33jM^k_U%h5Kb8JZ_6J>XmZmu!BmDM<`v0&~^Z-P! zeeQtaBkJKjESawJL)V}mNJV`%#1ACXgSP41C76 z7W>(+)`tzjEd8V$8sm959C}Zwa>#LxFZz9{X5|{r|(B6ZqKmDoHk!lZ;b2z;}_{= z)bQU~io9v*R%XE1R_=Zk&J)WYrEA(>;@NYPw@dtOG(hx| zc~ee7#ss{`icHf@%Fs2b9^m}nVeg9Z?0O9I-Gyu1CF$RXErR|$(0{BR1D~<2cz+7n z<-NG(-}mnu*_}Fj?CV_M^*Q6^T^I4*jV?+aA65u_E(OffEIz&Gho9%3DfuN-*@Fkp z{~7j!z$4%vz#o*ebshuz7V^Nm#zv=No5>%N2hRT;Hm4i#AP%D2KKJ1)#TwMo3k2N{ z+I5MgU*p=D;dW^$2<8z>9|b<;0-r!0sqa=jNN+{`!b890FWbe^G#WQ$67Q2i9=Qf3 z22UQj^cBG8T5PyoWMD~!546;1YJCvTcPxDpwDaC4bcyvosp~q%(vJa`>zc{oO1lV? ze?dV0WEYs*Exk8f9)cngh({lP0bZS&P>K_Q`6S-{fOsOmVOT0xMoTG z>cjINvA0H2Bpsy)7y_R-EF4+Hn^cL=T z;CH}Zxo~}Q3Fu`=Vu|=wfta%N>u|ZaBZv8`iWuAU+hv%6YdHI}k)A-n@>DC)6Q0uLroiqd^*6XaU z&%LbJ8}Q^jJCN5BJQ4=YyIw~OhCNn7$0}b#Q{PoQKMxJ-sulQNF&%A^q4O{MqV?21 z7sY&637CkM0H^c-b?~L@!u7!AAg3{&JftF&k|j@`t&Y zb1zCo9Y2EhQN&pZ+gP+c_W!+;kbGy(bGZL|+&={OgMW(_;NEj_??kkf_&XbW2zgIt z*eE3bi9-IU`B#X#N3Vmu^ZuneKchSbzT2s|%~@09%VR3e1pVRb`W&}&GV<}w#LJ)^ zD0v9)1U@F2?^Rp~cuDIF49|_1S%O~FS1TqM&cwECvF9XKsQmHhaQRybg7LEApTH-V z<*Vc$h?n|q)x+-xuo4%3P9(?63O%1D{^Pq-`IEEeX+Qt(0sL_Sejs1T6a0ri9wPX0 z6KK9v-;2-KmhW`K{+|Rqcb>24O$5*7zkTi{J{5c9EAAKY{$|(PDlpfpxGJ3gmVyxe zWBz~iR6&1$|N3s#gZMAjABg{UI%a&rMwkD3T{mSC&--AiYi{%9D-~Y?KIdRszQ~XC zDH^W+BM{_F%%msl8BY}##q%WMc1gToV`x zKQXWO(Qj=K{;(4Br-~QD%!i9%r89lyiV5>&no)>&&L^0s$X=;H!a7n4L_X9tw66~MV+Y ztRT_3=xRMWC0A4(AAb!~QNV1)!rxvAVdS=X|U-o@)@u{d8RQ5B7#kSZZ zL{1|B$KBVi=uZO2;Hmm~{fa!#(fAdWXH+83sN6r?t~?aL)k(Xm#Pfegf6Q`Gb`_}K zn7g%~^V+$@$JjaXN4zJl66XX}4z~Q+d~xs`%*xY&$JdO9qC1d}XXh6balq%H2##29 zs4N1U69pVBqN=|Fb|>Y30pPmp>Pg|cQepoh*BKD+DyImzXWI47O5|Xb{&SF6vjjyH zfIM^VLaYf_aWPuQH#srT>!_5Y)J&6fBO(9i5NS1V}zDQ0}968kzU zA2FoHdNy~x{#N-W;IYq522W`N(Jj{BG~L0vIoan1;F2H@F%*y%`0Vp5;M1;YAbbM# zOuCyo5d9f~{&xZM1wsG2-aNcQ+r7>MZ-buncGg_y%L6Ot0Y29{!}(#B-$)Oae1UPI zfZL2V8*Mi<)UhktFkc&sb{rbdYYb+8(HD}3^iQOR!9*;nKUf{XEUTpVgR;gJ1QMi9L91M|vRUG(iE$|7*pYEm(M88-U(E4cUcOA5whgNF8 zNAkyar>e$TQ{a<-)eeA9UKDy6nwRJ1k7ffT{oBX#qpBxp?l8iQ^*pTWeFs(j08iE( z0`mZd2LTYg9Spqq)H^`~;|i!T_xVL-e^sXfmkr_kw-jgrNdHqc2>2W%_#c=D=(|;q zaDNb(hMIkMRlRB4lu6g>@zp$Fm~Y=tRXX4g)YtX+{=6wICq3l7dLKB3FHRMn!>iiQ zg#o^N+V%doszShZ=ii}m(S`i?z}ie?a{B>J zm4I_L;G8eujO==zT=g%&9q*18mM6JzeR2u%A*h&2E~uwfof<9|cjQpHJP5o_XS_n? z!gr%fz)rNDD12;AOZ~vFS%P247pkt&Fz^}c!SAE+*z1eHgCB?r_g94lV}-wZ|1&W@ z*3_z=vg4U-eB{)F%e z_$z(4!dT^vOUI*O?o{AqngL@e|7LsOx=Gatx<>H|zSF7R!C7;tKVGc_{r}Qqgv(>X3FD;v?=8?P!-PqJLdLoz*F+CwDb1rEpguihF1DQb|L3`NKmMPf8JQV zJLr3o`suvEledp9JfT?am(`~d65TRy^U@8+kvb|DK0jIBR*m=n9>cjV$vpu)w65(RZ6`Q!Krcm1|{Cg^`nkAcrvyin_(l1I(Xxb{@IJOo7~5}B7( zm*ch2DU4SjKNS2x7m5dB9-;UU76ujG@7euB@u@EXw_gO_d$Qc5pK1ag+b|x1yj|g; z_p^HC0ytt{P<0jH)LA%AMc4Zcs(%CA9lHZp$OV3>8f&k0n2*$9UAGSNxVrbzuwGmD zK*U+L3~d&glGh@%Z_seP+SYswl7HrlKOgbR!GvX6=dL*(aOZ{Vh2UsFFKYUNFMXLW zp?bl0qYKH~=IimPSog1SjURgIoWswxD7_H-nQCw*MRl9uKnw>>?X3Qi`dNeX|AxEs ze5Dtj`n=K$cVDg548rGiV>j`sZvmhF0?v@G{btQbz;)O8yMXIz2FXSGiHvYRLH2sB zve|ICcqjrNJ^aA@fB0}sOL#tI?$&a-PVnJ9z&yqBA@(ivLCNKD)6c2NK))fP-)|h} zguT|B1w1ktk8u9v>0QQBE|8zdC)HA%a3Dr;lljq_ivf3Z_uyK&fWGquebYeS1VP^o zHm|Jt6xWVVAQwrIUoM#c51+_*DSHXzxmoVrS}tP*KB$k?Tp{pDWjj!O74r@szs$VD zqaXJJk23@wf&7wo>5@=XepPof+GS`Z@K=YT?T&^y+%g+y3}S!v7qS;I?T`32`GPw zI;C1QwPvaD*jnK68Svmev49kdy6+)Rl4sUn|Nn5Ee__0&a9y+1aBY4QpZX=>E^%oC z+-yz1@|U%H#TJYxw;DdF3 z{)t5@tsi~2RrEvLuW4|*fu0>X4l4f;uuI?}_ZdsONF5WtZzzd8YO()+_!Am7(VYk$ z+r_)H4c<;I*7Iu(+Ng~@YuEE@3qe!J{(sgirXXk+wFd#8mjpfmyU_Hj9>ni23_kIx zzW|>-3_`KUbgy01%%W>L?|&P87dq{|e0hKE(SWb*CxL$QzFMDMylc-fj8C15u@4h? z4C^|NsKxm|!#~pZgxiII>#>V>pAqzz0j`+$Ln7PJh{`Vhg%+~^Udh9Z9I|hx_7vdt zHRGl9F)$Bx?`C=2WAJfmCj;gf!-wd`FE~FSySMAjX{lpE>!{K`YjOVna4o+Ca^Zco zez{y?@QF`d416XDd~WE5T&@9JcOD+vA$i4dTp((p+`@#y~v{uK-&rV({K1YA8iEMVQBwE zyTIW1mwq8Vka?oAyO4?bM$RK@^|~ebOMG{h4RhL7`~78Qr1yv(g8o4K$iVutE)PGh)eU$Qub}sG9^s|e%p+9Zuxx+e@?HY@8w!H) zYFPyM>?-gH#4Am|>Ou6|^=_wjHDKBR8vT8HJ-;ygUr6JoOd6)gk3^id1(97n&&4d; z2Jrjo>*4X+?ouZBn;HJcr#67@xI1Brv{I?W@@E`mCMhp`42l(&XXD#O4qfW>VS=?6sRKLf0+2%B^)_4M%w@JRmw z?`s1uKD7<-_+Em?c?s!1o^@Upvj0%!2bO{m{!aovc>IK;DEW5<=;n&&S@B@#7?qYYmkb(dq_V)p+lt5W-$M;9w>@?2VY$Phk-=f_FnL+#?JMsRzAGgi zr{1yqJe_6Vf!=ooz5SV9v9H{vE*s0&IL={QesRXcq8#22Qk;pWk#ojm6|4Q_K6xz% zo;NX`%6_Wckx-wcRYD)1&{f$_HR@6IPomw4_7B7k6~FOZcg=5T9caj1Ymi^mW8XtP z>J;_7ciT|$|M(*Ht!_);f47T2?5f1*NxY;d_@-mH>JZ(~XyaX7KU|yP?spH<2O*Ep zI7@rl$pixWl09l*SYS(5FRj}ZbUes(B!lP1l?jGUr*3Q5tG-p!`KGM{)WOfyC0KvA z6a?c+-NC@;8G%nAuIRf}53hB)8G>?*#R)QwoCZ%JlD-@ z>&~M4i2wNR)W71i`S%~xJq-AIpHPClmi8@M|0D8h=zo~|Nm`$;n*n$$1-*g1mf^Ag zdAr`w>(o6CdbxH>^q!{cOvL|MT)RG;|CWLf|AY1a5o-iK0so`#Ry~wHyp85Q_f>)% zw~l=W;d3D8Q|y20?xk^4CiSA<_;A`XB0GELb#*^PdLPS|NxwbM)2Mi%_bsytP|tuJ zWai|B2_mTv^qI7#x!dOZJk?B3miYZSw;k7)%bhEKSW@7F6C)rRYZq(~`-)Qft||BpR{@ltt9 zAWpbai&N<8nB^U92%zET%_1oKi>$VQ&`}KJL-?6+F9&R@%H-+pc ze;e=CGJXSlb?bF(RKTL04|PK>`GD)zA5{Jv@DnavBNnoc+M{3>pP;>j_9zaPLJ$%g!BXJ4+%DgMfOqS9wuKgEE&&sEy%4ZwqI4B>gC+Rv?xmGnl|XT9Uw zb^K&@dN<&mDCiFCFVOImHW1z7oZosir@GwIy>^kV$C4aSQ>Z^X+&&EjI*fYl^BLfy z^9`Lx1oB9_n}BM&vFjA68HHit%hc!UzM|W79&<17D|gz4`SQs6w*mh=!H{oonr2<$1W~fBz59 zkX;Ix{a*g#`M+cTF7OHDk?L-~uJl{%+f)3v>TT4|@V{Q?IK+Q^cUHcp%1+*Wto5~k ze>0E29OE~;@hUBw-+@7T_?A6?*r`V?tDe^!ac6Yxp~aVAJSgaH^UzHfNdDgm`40s??E;?$L3DF=H}vi}i*x>F<_r3wTcocI>UAC9Gscng)bzCQI)T#54+UPsBhGS>zjV0k zrozuH$N4|Uy6g4|UmtvhG12>w7)q0-fTC-j z6ZGFI`lX{^f6=d;^GC`5v7n!GZqk1r|J70+!ME=@aF(Blanr@P=P+M`dJGcTF zFCYClHc`Kh5WZsl|5$e(PIldb>#21epE3JfFB)zu)p1ZE^ zu_Mh#W5*&-@WC^Vn&d6sm$m%wp!a+NsXn6Z7ja%A;p6>3$GYqJA@H>w2mDBQy+!f6 zm*Kaw{C2?SS}DOljQy>I|03XbXdJzItm!8^#<*{;GULWeCSu$-^*w6bwpXnky}7~k zbCx5|UH+8l*BIhQK8*A}j=O}xCp%Jp1nVx#??-zc?L9QC+bll~&)&TjiHzOFz}O^T zlw9BZ)X)_#nFQE#45(<^06~Ab=ywYGiMmAF1tI#5`TucS=&^|YCRg9FTET`K$kWop z_b(@_Gc2zMoNbf9fngJ!j|u!yt6JV{>0JF5dZ+z9#cH}PI(_j!-y zSnFHPwKJd{#oFOcgukG7#g2e~sQRz+H?Utnd>A(I+dfwpFDZ#QD?}Z=wVCq~#cvzO zoE1IMueTl>pHVz>8rYw|Vqd^NO7{tc55rdRxikmu7@TGI1lk>F_}{!aXk3dlP&UCA zqCb=P8XpY%8jRZQ3Z7dlx>}Fm^A8mLry2goOU^|p^wrmXQ`-*XZe?l1iQEB=VK8C-OfPV$XM!E6t((UCVt%#aXWOr#N8~W-C;5!^|Km6(BRUPAHJxVM zaTb2b4H$Q^9e1Vs9E_4vQ+8@@F*4%f!XjnKsT0x%c=QVA{~hx+FlHoQinEB+qYkMQ#QL1pI|_P&yvfoFrob47hH-(HFH|Bib*2|g+=L$2R0MEe%) zL$qztA`$1CR{VC8RRiX)|3duG&tJp`HX|-#O=V?Y11GwCsylB4{dT?)AFSwKXZx+# zDYC!%OUh&A0id6CHdG!eF92U(7tamu9S3~!05o>AJ~wg@jjQ_2CH}{c!gDG}H=LE6 z-E}6N-?h+ zL;Y4)`JTI4iRb^0YZUNpJ(}Umd<^=?^8rsh++v_$TcUHa#nmJZtglO$m zk-loAr2PL1@U~IC&@VAO!~fTQCH}_;{vL_%e-Pk(sPDyR6#LosrN6-chTgdLXt@5n z6tMbx{q20_S}GYzbwGyS|ET#Yc|vJNGAV=IOydVK>SWbFXdUV_oXU-fwpH{QJgXT^fS(# zoHPBB$rnvO{oDzspEG&f1-a9vPgee~VFYmbDO~=RgF*Xi*a`Ry(JUf-?7kKc|5Xp7 z|0g4VrvdZ)mFxAr_>5LRq5Xl8e+6AjDPHXMaaP|K+0C=BrC~q7KTcl{*h6Mv&PnQA z4KZ(eO{_!ogFkB6%^e%?kM7$38U_I#uPrBmXYKDfLvMT^JTKNjnFYa&R?Uj+L*Eqt zQFCeNof+Z)Jw%WIr2lKk1U_R0{nG!LTlu=uzq>6y{d)oCP<;)b(W=Q_`)km4kWy@N zZl@KGwR-tK9`H{R@Xh-e>70hbR6S*-4kUjOkNY16_{UrLmFpS4KMxl9N5ffwcX~2- z#Ci+wcuQ}|ZGd;4fH#2aT8b|sF83daeoPa3M=S4OyOelb3OvqXJk&hFtdB6=xFqYE zI^K*frV!(O4T14@4S6(P$}T5FQXYCHlCtlcPHSUiOOL;6xB+l45pYdCmEe-56Q73} zx}65pT^dB5Q8Bmcx=X`<0O#r?aLB)aZ`&F;@&2f%Ht-rH?u_EyCEA}W{_ZRKVGnNu z&xNVqIob|9di^Be-zeald7P$GT~Ybv3Os|d5_|hs?u#}Uf0v?RUbAX5eeb6HRD6E* zH$fMkmuR@xK#VSZkm;xTsG38nB2)4Bf{aY8v;%*sPoII_+x5NP`FYXABQmua5j?xD z9q<1D;Jq#29o~)j@gv|cj-hZ^uCIP;=yDq70nQf|PWex+-E=dblyoiu{Ko{HMy{Gp zb*0;R8rhxUYhlKi!aP+f^zd~h;5{ecnf(F^o(>GeSNj}~(|~zG!!PbW z@;u`u_`3@8|B>(MK7@zaCqVSl1>$dYUVbW$LCMR^EJXFQr~sQ*M&)3Bm{*unl#@3` zb)@@S6o2XEZ+fplp_jj_RQ&&p;ZeQLtt(|ILsgX}c8KFmBp|xPIql$q;)VMYU2u;ggvvobur6&A26!Dq^3?TJx)iB@} zJ`eZvh4P|TrwF`Y*Q-Xk?1)4cKkC+5;cqT8{hS=+^Q%NYfqC{0>Mjo+#{&;O+k)h7 zpC=P|jGb7R>XVOn9wP^H_f=xuV)3M|_bshD5pZiX4PC+Y$mb|SU%UkMh*df!s)3@5 z_qOkyTZOgKhV}mGVi-x@_j0bn`v1r##!Jng?0z=?%@ki&q2{s*`!!c#j?h?y23|BG zo;Kd9$Jmsgq_4XgemFUJHfa^dM8%IqVt>c0`{Y%e`Kfb zLGrQtJpFv2y*{cZ;j^WI|7Y8+g41yte8dUPm%$!VC3H zcU|>(c=2AQuK0!0BmEFw;@s)uv2SP9`vR|b1zwmF zuli)@AIEDU@N(znDlR0^uR#(odmc=@u^10 zSNs|*@tSGm7%zDNu$KzFUWxRfzo7Sxo8wx|pTKJ)@H)DCc=2>w>-}p2ua^P4Rp2#U zuLCN6H6DU%9e*6J#_fPtM)&aI<#_EkQBPgIVB@V(sREywfH_IuOZe=?@k;r1xqswi^ve><^8{W`>vdkTZ{&=P z7bS^niSW7ucwOH;ygYI3FoTzK{0)G8oxp2Kq&NMg_=V>|8gEPz*An4{`G4x|-NVZh z*ZK;)J_GD~1YQS4bOcv;;k?Dh2a?3KM0mXoydLNtUY@wNjlnBk@*`mLoD?HP=f!kB zO>)HE;l`Je_@hL4;rzeUr@M!jiEF5zG`@kR^t~P}7467~GiMmuerP+Ru`L-c{)J!2 z?(F-{<0Z2I{{sUcI`@B(t?4f%uXeOg{{&w!|4)5YkJ*(!ka6{8@&1qFR{}QAp)gW( z?p9V_O|Rox)gQ;JDFVEhR+?wGs(JSDWAnym>KY*cQGMAymzb88nN^&gmX7H<(q?rX z{_*7+qgT!eI|7$xO{>ClPH8ajZ|ViOGj*TDPaF8o372F1y%{;c zpIzN`eW>Xez+2P>JPz2z&r1b7_=~1=0q-1J4|w?o(eFw0bAyM%E2KWulnXp+84p!I zGxcN5cSSeB7tb{gLN3?DYb>}kI(w+L%Z<$MCin{C_i>RPZ^BlaQ;FZ6x^>gZfZLdu z{zA!b_@$Ezx6IHC?Q zJHmCAB#AyI_q|>w0HR(vOVMLZva=Qf+J72_Vq^t$pc!u2mAv@X8#HOS%ur={MvF5dJY z;BGGHxBC*beH9*QBu?=6vh?S@jqy45EBb$Vjp<6p@86dcI6di=`=z{j1Jt9;n5%Za<0KalH7_S||WA9LHLmn=R% zf5ZEvUHAm zBhjDlkMvT1C7YLEFKF*k%n0AQsDx+u|B{Fo1yca;CjoD&hNtqOW~_@gy&lScLqRD2 zR{$SQzz82d|LJZGQ>`OGwVdWAH0*cX2epxXenvz7Sbr$mZfK}c*I$4(8tqs-*LElaZ8U2r!ECJ1n&9Kp*2ebXV^8W&OzDn`UQNFi%iPQW{X5xG!6aHavqtsakdpTQ&17pJKaJQ)X`sQdAJbzLjQ zI1Arn_{}~)(aq}rME|pbe%M^oZ|08Z&yLR9lj&dc{-Bp*WLRFK>D3OG;9XAe;)51N z;`^n6heud=KRz9yRT=8{fWgZtJQe-=*nU4Ph-{($l6KdO{ePpz=stvpFRvjycnBJQ znjODr7mR-}UxeTL;byPhH-n!f_v64H_~4daBzI4oZN~n;QEq)8MD8koG;&vZC*oYu zZy0~Lh5!8;e(oTN-)+YF|0u3Chw)v*6MWCqd@rd5tYWlW3-7x+H_ky{mma_yy47L* zIfb-aJ|ms}IVL?fqqz9M13i473Osm?JB;syhvd6mXK=`R7m-ymc^W}hlp$0(kgZZS(cCGK*vHq=z#D}0Z)_jiT!#6pR-PB)6_5DV` zyP^wtn(YMd#qSB8GyY-h1H)QI^Bor6|1M{E(1#Z}4rTv{{jR7fG+%A|eSKCizi7S> zc)0b0@O*NN@~=(sp-rfbHo~7bBcE!%9_Xx~`6uDZJG z=VO{%0qw44lmuMEp)3aIX zy8<6yT%o%eWS9KsIile|@(toY;)?QhtsfBoJ#nRFd%$-)*zK?DTvLBao3pl4^x|0_Ra|EAXU zXL;B4GymZEk}cT(H)@WMgRw&|A5;&*>)!&e7T~q7!0T$pi~UYZFOmbrnP%jgtt*_y zk9~2b1@-??oEwrI7&&C&xGPm5$`~^$qYzs@_47P4#Pc&H?HJ$s+US)dyPj9I6aZee zpf?dbl7oudn!kR#&p8rjL%{Si^2QaB9o!C`Snsog00r6B`7y{GZS7w_F1F9n254u37Ew5OMhrGz#!&AU{*3 z@jyR*p5J}vu=a)?t|X23E&l{u&WXvslfjj7z&_{XwBR|L7S54?SM-YKbQ~agpdQ|G za=1La6nWQuS`h!!dNMyeb{gad*+ZI;$K!x`v%Z(`nZWW;d`+xJN4k3C(F@G~)3!^7 zM~Z1 zulPdzPb}X7M!v3Ho(Eia=llS%YV|eF$}(R)7X_%^X@_d;Xnechfc*k%vDt;j{#n$W zS{8#ZT$9I0(aS&SIxlPK09?1u;N9oogUd#Vfs^W=p&lKPFSHH>PX6}~`9=;qudEgG z|1_@I`tl|3-Gomh{=#p@F5@MgfXlW-eCT862Qzw`eohN?r)3p-=%4827ja%G>W{6v z0goKrf#|mHg|c|0W#^<%w1QE7;su?TsvF}azXG4$dJKF3*2{1$5^kr8Fqa}_snSoi4hLQ*>mf-lwod8eht|&* zJ~8}`PwNSoycYu_L@!O@d5hxLPoiHO{SI@{2EWb-&f8i?1CPm!N4VY&C@37AhjYbg ztx5GH{=6dKAYW-6smH))^b+^^8oYTzyXhJ7u^=EZSdP2wiJKL*1aY9PJ0R zPv8rlLc7!8ut~mXJj3%Eq%;GLa-k}FeI9LK0==*tB?s=&i@$>}?*0Jpe8bfXeK%l{ z9PGJE@oC!trii1L+Us4w;~%MN1W#K z6#V&~;>!>Qm26(y`WWCb?n&Ws9DU(LLC?LQ$K-0DXDho;qZM<$*2}`>U@0Imck%%@oHx^Q_jHfbY() z6XsKRjFx8Ck-_J;dgfy^4|mSd2N;8Z^Lmj3IA7PA3)lt4A0*$Tpk)e%j0?d ze5V>9KCLg{^O~cAe^IIS`znuEjXfQ$WeMbAC<@ABHTM6deaHAIe1h_zyH$^_{3NGI zs9)*#p|q}`aZ`#p9w6MVe8IPlwYneRvrNO|xSH)2Wfv6MK&ABJ`F0~0XZ22?Kdx!O zXY`_bgMM%I;efMH_vr$T2}}g1*1(BR>kl|$Ki@?YwEhwQ&&IXQ!}%{MP!f=FVf85B z#X3dy5XcwYyR|($KgZzXtUduSU8XC#cVfCJ-Y1S{1DRDGJPLtF6Z0p5UKR?wcwW3m zaoPdEBa;UO9v3cTyY%b3h(oJ!{$Co`jKbqW?f`;Ec97f;9_fNscJK(=uy8r>h;BOV zl>^TIO?UZ{zz!5Xstf7G>p~8w_pYAcA_4jzU^%cIU~c2I73=wpiVV}qzpv&xq_bWL64YUU+{>gNBPILKDhQsxLvySOi}`X_V}eb z;B%C~$FB3U9;mzdy5jFC2A}w}L4dhHU&Ckgf?}3~YnRusT_RsoxkFnA*`+66TaEdD z`bZu>+%M*jPEDg}l+wf1r=jIztbNe7#dpkUT2*YudVA~6_+KF!YBOz^_qV1%M>!WY zSpGl0kUZ@Eq4>0+fWOiV7`>ox*ZE4@4xl%y8}yQ22EWDromp=r_9Ml>h<=?g+@F@`Z1oIQRTlFCN4-xVo34C_Z_u?~p{xeL!EB|I(FV^e6 z$W@&7{hbvj`0~ZJA%HLE^Y(c%)<68>r9gtehk&1s@edO4r*&P|XhZ!!{S18%*W!&-`yYoUWx5o0^BSqR5vYwqdV%`eh7X&_<(}R7hihbWLwH0JU$k96akM5 z1Rj?%9*TcUL_cM>VxPeD*I8dg-qLmj@VTy=_;AQ1d>#>SP63?jEk5UM5cs?-`b|VX zv2S4dkPv*Z|1bR(#wXlA8U7F+w~6s5VfF#{mD<2$*kUqve3Ss=HaVCQ&JgyOVoCQ4Y5P1Bf8+I}SaJj}#anI^S5U!NN zxdLtp;65(kj?(l~ysE{u(LQ?#j!e0v$6h`LUeAWgBXBqIAy?pY0bu^m;&bk|EDxop zr-**%q94zp(K~ux59XKD)1QFHYhid~s}~WegHzPw+jM*f;W1o{e+kB)De$ZsafRVjg|=IxTl)5A72G zyEdsDG}4G6QV#8S|8F`!TS54Q${~}cUW(pl8w5T#04~o>Ky~!&7g-P8_|ZXfpn4Bt ziL>T0r+%$3ezzY6_{&%h%0HR)iFCZ^7nV?*Ge-TE2id4Rt_Aytw?!>{TkNOW_I9*J zw8dyYp^Zj62CWa8^`AyC|KBgf2f*UzisRF62A%!PsL``e?%E#PQU6b0)h)W&J8C<4 z*6yo`PrD6p(=1&4y&L_d^x+n?9RvCh##GNfzV=DLYc1oY^xxDw{I@bbuNXc!6ZZwo zX%-*sci36|Mg02M_M5OA{WxdD<><7L+)wz&_6sAuGopGdZ#~G1hkLe^f%B+=6Q6b$ z;GCt$P;g3~Wq;jb{zqRt_HZ5G_SDzAfa{fum^V(u^Ed6B6A|2r!cMVn(mtUJxv-^r z@VWZ*G5^oddAW{HX1*=&)-Va5RD(}^F!s&2^PVpBh)&&y_jR+sZr8Qbl;Xo& zoSo$nU%ua73;4W;$rmrA{Hc^d@Q*a`orx8IFXsDG<_mso#5LdfpOPX~K?&st=KmS& z1C!u0Kv6{a^fUOxr`-#fppbu}Q*N^UbIqx^*7(Qevj*q?=qe=ODLb|C)a8#S&wh4$ zgO76}_UN{+chQMNrwr%waFY0|H9G;`IDJn-cAk5xXJ@L{nq(HZZz*EAi*q^# zpNsKDo^nssQ+ikd3-25EqJ2$DZ}^p;5z{CNgUwG?2E%|N&%m1`QAKL%~NTEh$2gb{jAN%>i z_`nyt=R%!?y|*0(ok;X__qi_>FGYMl2{CBR3ez!q`dp3|V&2lB;(saQLF>HkI-$U0 ztUT>aqY%2K4C>Np5^)iXboT&&$%kt%+u`@rv~<+}Cjz-OT4!=w>Be^dSJI(xkT zi|Dt9=yxZd<1Xcb=l?UfHbe2k)b0I59HH@eL+}N8e22-2Bhlgp>pwci><( zfmfzNxu=cw-RXNcy{GOG9L(^mtGVc9AEC>?+GPvG+%@EO$| ze2&umnP~LK>G%jRXD|+!7o9djKL<$q(~fI1{{%j$|7UVSLi%C$=SyMB)6&=x)ZvpJRO5SAbh7;0k}YR{5VfN#YWd6o^Z| z0k2c_n7;Xgh)cK`T~xif1N)piR2;xsTgMJ)o1x)Z+O@kIyf)bv@^`x!IXEW|0$lb@ z02&1uyC~q)PwvP37C1H=w4$eu=J+Y%;#$=IGpFi4iT%D}BFDwe1s>-Ek8SPvr@X84 z6s4zYv8SS=JxN?lAeXgA0H2GxgO84jPpvcf#HalTxS|e!%2ZuHA$+hGZ|(j`;$k9v zu>UWU*ASBP2XPU3$x|x?KC=K*?EgDuSHU0Dm(~tT5|B56;OC0j8(}oP3>-*FSLW)Fgf` z5k6S|&y@4h(72>-)^X{nhXj8X0Or|NpHDtg@JH33&i@nmVEsRneR*>IQE>_U5zh;p zTnd=B9uz&PPS@i}pWnf?fBXr29sxdYcSl}`OYnPZQG;1K77fp(t;O?cYi~k(5Vl>9 zw!rXelYAk5TqWeQ1hBXg=}Ul>zfrup=TGqCQ}E+6jlM4qq~aw3#o6?U1Rh;< z+;rDf5-zJGeU5bPkAU}8SMY2d{W*QsDCo{ae?oZ5_kjsxNE$s}21*V~)?jGv~pTB~!=v8MULgb^TV=^g7#}WjFci zw`-dKpY_O>mnit73s2A@aBE3~zp@kYT&iVMXk1FOe`uMJ1%2fh8_@l+Np3Y4VRObSUl(JoiBUgV?^Rt zl^<^ExT3sb03V-GP^e!dKz20B>QN_hm$hvgC45Ftye0Vlk4`-QpNUNp>WA>K>lpb3 zH~=xt^L#brakv;C`BCSt`d)lSPduXQ_hNKn|9>XeJQBiVmJ>aA-on%^Dgke(g*WlP zTrW|2(%1BJPB|3)_7(k>@%oCC|Hw%1tj%;E?|E(6hHeG_$yPBg>RFuw#khIib&R#} zm1GC-rK+~Nt{>Tfr=H!J2e?}?TqSouzs+fFO74JPE#M6G! z{bt{!mNQ<-XLj-vzh5=aU z4-0Snv+nyT!IuhU|KWVWy8pP`)B=yc??n918pe1iew+8C7`iF$cU}dUO3qj_>O{S1 z{a$E?p+Se&Z-o{CU$I|$9rj3fcH+0qD-EK5_6yPfFGGL4|0=+^(~K4!KN1-bevG^? zqiZR}ri-&|qOV@w`4Q-r^KrAU#ictf8>&Qsp5}XZ!ABm7{RIDsM8;yy)9*Z-M|U3H zZM4h)N%Y0(P`OeR?FrmJ7x&^U(S5LAX`kot&WvXg-Ddw!ex2ehQfbzSvNs&6>|KPyL%N&YmPUQ#*Y_nC&@PUkP+_iF~9=(u_vPgUNzZX~X4;ae9c zOU)SLa!_X(z)$+s2H;a9@UitRy~dU-v(ZH={!UE+I62gwF7;5 zM&|~=m-Bs}z2~L*>^)!bqZu@pYuxY|9d{?k%Ow7F9iIQsI!oU}{11WWvG;u}yi-vB zU$>owSG1A$5i0*G_EVgq@~e%u-?%J3uTJoN9iIQsn$CEH*gNRf@nky#KRyliwoa@A z6ur#n;`91oXFKy7zCiifb-xn7J@ITEp8wCfT+r{+zq~Y8TOdb8S5&}n!I*t4T}3DH z`eZVG9|d?^dk)ighG+Es39%32RK%%uuyy{47HwtEPv3AhXsiy?cS}K-zOTyxKL6Gu z5L`1;e(^6~eLXqTYbIP2o~m;YA$e?sibI1Rb_x?>EOXyKQ9 z{wT|TT|ZpEORo=i;(bV4_H=4C_~PrjX`ugZrcdQFKK(}(+7n-&5c@Jt1JBp7tzv{I zQiyHTNXh)&y2}BN*ObHTO~I4)_QZQa-&Fj%PC=lbXu(yiZ;CJWJ#6u5O7G8eyG5b} zpYXb^w6~jq$J4qG<&VDj3Oq>PpLo!~cTW2+#=TmMJKTHj0 z-4D1gGu)8;v2dJz;#>6~dH>tMk5Bs*@Nad;jzq_{b-nLs9qRvCZ*>8W8BXvnH}ITw zuL9n~0^Z{;zo935E=}Qyg=)W4VL|HXBa0^#p!`@oZ~)HMN*$G(A>+!rcY((zj7LcR zsOYA6%I6L7xcm;lVw{HMJ^^9l33S_8e~^wR%Ga&G%BhJ)_CM1D7wi97Ukm#E`d#Rr z63_e|FX;aO^v@9VyXQqD^KWwj@2BMOJo=p>;Gu4^?mGd`)QiDyejjxRUo^9En}=?! z|7Vpk9wG6hps>+^KiZwq*G-8>AQu`kHctKZmsl8WcvM&}irhyp}v zdSQMJ>)|efFFiqP4}sU=jF<3d>+$@5Rx8sTVqc1G#qY;|HRC$#cf`26*>UqKc;4s6 zk6-Cp%4u`lK2CLcWM|L$p6dqyE+!f3CoFyvzmMSS3O>$pb>~a#j|O}(&(FJ?{Tbzz z`nh}7cgd&B!qIvXE%kjp>i^kpJwW+YUmPbq1_(TA1Rhv(SU*@_!)G*aB(Ik#JiLC+ zgU9H!;=*(|J`Wy+z+-EM6B1AH@REq97@yDo45O3DOd3zul4oU$rxAE@y9&R z@@M^ntvefb)Bb%OY=6UTPE~p2V2^)akM;lT0|mc*_E(fv1n4IHdh9zp?grHNH*8_Y&3cdP6|Vn#fv%;T z_M+Rzsd^`}yC?o`K>a_PeG19lt_xAUM)8}?QNy?MDQAQ7uUuOOglN_ok-iEN$z@p* zKB-Rl@z8%H@Zj2CB0Sg}b>2A(KIRL+-x_UCG|Xk!D}UUA|67~Wfd1l7qOXSOD=s|u z^vfn|)hoPm`k5sconNfgK=bQ9Bd_?`y8us-uVih*@j}?)1{MG1{MOb}P)SKeFwUoE zhSfqP>DfQc_|Aq*jDLb5Hk$cC*XuDGRQ!KJ-$Q&4heswr@Gdg&;%DyxcxZy>}VPvL%!;X&z9e6!@a53@YQ*^sx!G?g>HdH9C-LKS!H>S6d$NHN&B*yb-o698ilTdelf5YrLPGBlnqmh; z#BN9e38axq4=5ld6cH;betw8z#g1M1^s|0qK@qVlb_E-DMFqv)D}nsqIdf*`?B2ci zMt|_bK4)XX!X7&N*ErQQ<|9WH_)}$nV#3z5Fc8;%Xd=(>`J0dD)x7#F~6dU|*3Rs(Y%eU13wodxPIv;Va1 z5xSN-@e=xtAMU2(0`XMCNZ`x$bkKemR(`eZRD=;MSkU2)!!fWJ@}b)*xP=8(4fzFq)uFD>bM{E3FNo8 zX9Cx(>y>@5>uZB6*4McHF=cpb^6N^<@(c7!is~wgD%JU?VY$V{_^o-`eROv| zZ~)JXqVrwbasIz(iLOI>2;sqIliI&_y_N6GA!vVh+y0@SnmoG`xz^@^-0iJUk9{9% zCml8@dVRZnKk!&4cm(HTey*3`QRCs-#|4i=(S9$%<6_Pu#~FXy4+9>rQK;Wxcsu|J z&*pdC?O0E5r^t~olMX$^JeR2Qtv)>!;dv{+l5mTRH@BC9$4%UC|Ne>|2k1B9hk z@SP`k6r0PE0xQ*tdCBjQN6- z>T0G;nK5@@$=o?J7R;S5mX^dZi^p9?d;@xZ7_AkJ|+ge955t%Qrut0*?~W==WCi`)z$MekKj+8$Hf;q&k@+Qn~$rzfkez zj=kXPpAC)YY)?7hCV2$o7+s41NFKCLAmuTve)4hC%jcdrb$&k2Hv+~)YVn=JQk`7!SZ4Y)}|9?d5 zgzbClm}^#e?MG%#0_V>9Ui?ft@C@yjNv;cVE%5z4oCow6vsiueV8}~AU!hf^+E9j3{-_a8c^SZGEIPDcWuXT@N z`*&Qck^}S4<>r^!QF8JFh}ca_?a~L4fZ#@j>cSfci?$e^*&!U_Zts# zKd2AHZ96UlKF5B9FXC49yxQnt72ZNojlW-2nU8`!v0o9Z{JH{X(h=vB+dQU6XlH+* z@h9Ss1C%{G$3saP{O`p35IgQee+%_JG5hPq>6q`d|Ay~%)cbFBl~a$ctC)K9)EOsC zNN@{TKd4;pP<<+Pr{g@BIC*nm>8YakFQbZST1I-a9q{ zFGe21;IX*%d?Wj+@Jc3QS7Cmbz)3D5?%J^t{T1;@{|k9PQp6cMeguztA#Zz*HjjCb z96mD+e(1Hq+r&sd+ zM8%zf{s#meFTQESS@RJx47x5xu2y;Hv#%EtA9aUT%8iK`k9V!10j_Y%fN z3d!AP=Njh%U*;nMcCIwneiI_e;Z7k3Ja5&=wpq!2pDS4oapIarJpVW1UeVtWJZtBm z=j8%#3Gj|%VJN&pwlhBaE9_xF@G`z?ybwItM+EbaO77^lwzFIKBqu~Z43@TJ?v$zJ z^~WE#_tCSbm{8J__jKZxI+53dj^n;RHfZOr1MV}i`_EtaK@~{e)2RP$Bi_5z?;-U6 zU$*~y%}%@@*ogf92wn@5T?xor;rZl^cVn9K1dXeJ$72(yNqcqC`@=L2H!1r&tfU-r zK?*{jx5=Mz%!~z->xa##hez_SqZ{%5{}FuFEKJ_uq2*0>JZL(JzsWmR7-LF3ZDNP z5o14|#+AZjffF8lh9__AH#V- z39;>21SftoM<94n|6=1=KXTP}ftLfWw4+V8C+#tV=d)+e=%_Fxke^$XTToD5QHBK1 z{JF=>pFErJtiB_75;}8aGipck2>21|x4x|B8Ob-K{etdiAwTLqW`0RtjGyiS@=Y&;=%@x1{~ z8SoA@eQ}cdZ8iBpj5|6f86ubBx!!Rd-?*&>kKTeuK6eb7c1k2153d-JG^`embIJ7xJ$l<>U-(L`M@c!SC zCJ!AFr)fMP_ca3Vbl}Yrct?rxuI;`$8n4E?&KOl3KSw6$d~#m`9*4!2JMoZmr}dJN zyUvIPnm6_YeuU+I1b*XvrAhme+-2MpajpRVFo7SiGx=41J9E`-LJl}%;hZew(4z@* zzZrPEehSmG#uIYCQsCjcBAlx&-tHfp_jClud*S5zY2}lTnJSD7Zu80g0r035{SJ(G z;=xcf-WC#%$N}FwkpbAtbHsYT&-K3Nn_;)<#?*=F+<@c0dwS5$;Q7Cilk|0xgZ(}o z<=51!TvRHC65)h@G~@4ZA_o)$e~oF|N$Rs#6XcHk|HxySfCtf&KkbIOngRa_JMSQt za`I3Pz~A3_xV!8F^%uE5#1oO-{)>WlSvW6va7n$_c;`1FNnOFSL&!SSCqbPF_UZpu z$OEyR`bYBj$5YS8 zod=!1M@#&q6yPt^Z4kcLmtg%PH6!*x$gTvRvOIplyyF*CPOYDM^a3;$C!UKWwE^Cl ziSg9TBl)}3Uw6UNPGnC9B}?CnpGmz&Xg`BId?X3^Ip>=g@;5!u;`hzJq`u&Df#Bnh z=au}`-BiKG>HIC_Y*z7CKln%NL{7mYVns6NxNkaaAQ_u$Z39(J zsz>_g{%f-z?7sRw)<_cK-K4HD^kI8M8u5)s<^S2Hh1g}K4}G`cL-~OaeaxMwl|l6& zuTO-$iooq))g$_s)bkm(TO$5TnhqZK=?XFAL#YHkGq~OvXg3=r*@?Ij==(>MPf-x_ zCnN4iUWsdX4nOHZ6!@=X=qb)N@I~Jar`LZ1kIL zdi;I|#s$T{(c?m>L63{4z^OFGxUdq99vArjzmamC?~f1ExX^c_yTqH~ljw0#KXs}% zFi2kF{7usN;C7mj*9i9Oa$I2jKk`*wCx*R5s>9ez=mS2Q*Q1f7>(TyyMElJX$K^?D zfM?eEDn5+1&xEJ#C9cc)VCSdow$=meN7BVH^k8}rW-qb+AGt~NKiXcZyQu=n_X5%X zM}fK0_CM!k9*=A#x299`lKzZ^ASFYPopNW75ay?|R$c9{1}!sacS81gqg2$TOd@Y%-wSNO-L*Ek* z&zlEik3#zky)(Ab!&GqjDTW?QGAl$6$$NuOd%-7K59)5JfH*div={|g$+J*Kqre9_ zn1c@NwSzs)#x*E5mS=)H=NHMpM##TA@Uy+PlX`UKJRHx%WUSFh|A<>KCnN5?q<>%B zl3a}bbN(WRpP&?p&p#^vRA70`oB|$4S{~hBOSq38NgfAW-usV_8}Ls-J1}rilpUaX zxg4B&#~2T`M>Ha2+>(s*f5ql}U-UX&`6qohx*IwlEgw4{mAnR8c_mK*w^2e~i+Eo~ z_@`u?|0_O3*NGt?N})vQB}d@Q2hNECXa6S5PvrlLhc*Q_pqJo0wQ}&!Q|z}SPmQ4$ z+oNc`;Q7B|Hiu+4qT>dAH>j(5a;1I$M`R{!Rxv()By|fha!hT`$Vk@t1 zpYwc@dcppGv03Mb$N7|E@#_Wlo$_bOj^S$$atB0@S;gD)mzslbTs{fhiTwX@aiv}$ zhp$Bc@Jw{_Euw#AdOXm4fqzI|9z!p-N6~u0_x}~oU|!+#Mc<7oq!+}^#(&J52TYMy z?)sS3%a!kndiAI$_UF5$MV*_AByRx^-UEvhwFuL1A4ht;GP8BuLSPiI{%~e;_ioQQQt$zD|*|bD80C8;B^-B3fGIi8&yaz zCkQ_9bFT0!U9Mw!t9f;{sE22glK-^4yKLceoMOJX9l=BAucG3MD)odovQp+japIx( z^;DygneeqP#|rp6smqweakje~@XR_q5YI?Fr47OxCi-&@@VeUmbiP;XpY%|NzV5(# zlB1p!m#ykU407JO$p07Lq}wFBCE^QlCsiOmg9RU~V_YOl_+L`z`J4|h{=I;%q)vF( zRB_*)=XCbP*=`~5+4cqFEy6D!S(S%V{!_Hh|FjP-z$Iz8=QXQ|lE-K67t z73)Q&xEsd?;(PZT^naahBUJzSW##Ib9i#s%{u20?q5V?@{=XCFqg>?wi(gKRXY_xC z@J}<@G@?=j-}=l%=VmHZK3Cu7`1R*?LC@wNL9@HYv35w~deFc5M zK3~bbKUE<7Qw07h;9DD))ZtXKFNE=NuBdkp>b-9`fagOjFDZvVoXnC)A|3-Yk4;Xp z+EY&63u6iEQ%6%v|R%Fyr8~uBi7vTdz%f<}1em^8Y2H1rIMyCwY{PEv_spM6%1og_mRB+~WbP z$YZws*0=Ke7p%{ui@y1e^M55gXZ&`^k7w-A<>H*i%;$k8;*!?$y!RVKQd>diH~8a1 ze~WrerU?1?d<{M`bss|Jzv;j3hmtSmpx1vj&qUs$^&$TK`iS;TsT1zh?c?~|8{Y-? zKO)HgmzaEoTBmx?jp^}dpDyR|c(TCX0Q~Pw+fGvJRK|}Z{}h}fEHQbCa6Dsv^td}% z;GzF1tu0>mAvP|&e5|PVCU`a4dac&;xDewmMa4CXbsai?`GfHwrr+o<;+)7F3?@GnDK#*Ul~dzLavw0oqrHLDgg5qW~F+00YweGKqT9>n*&lGp!% zg#V;%_ncm6ce2HA*@N@sis$RL-r2vSo`?ssT0}k9A4!=3e4dZ~bH5(`{)B&%ZTFn} z(eAMpKeNDouh3=iGe%D5j6}WhqTbz{$CUk7{{I18CkFl?!biMf+Fd#v?f%QQ+hV%S zk6w1MsE2)^lzLI`Lq0zy@s|Ss@woU05dLJ_?zw}|?!~sh z4Pbq$ai1;forrq>6ZIYnnfK3w$7bdcJ@2UB3jb0upU-;*?XI=$rr+v6kC-x$?H%GR z__|2yDzbOJcq;|#|B`PRH`?E5dH3h*3V*%r*MFA)f0M;e`^x5@FBNgwd4HhZOSWG6 z$msQV%2x3BopECE;DC$daE;)B*e>Nq+kWZ_hpa5s!x;!OPX7yAkn+B*msaiUt^V?j zzdxPKQd+Iy{}m7Ke5M|M_;S3wLLP%;AAVBbqm^5mzrTLB4z;J`Wb+U1t?-K}-&kC5 z-93n#nhxCNx=vhNj792~jWgU^heEer^G*_MQ6KuVKmI=tx(|F0O>|FmLQcvd75=|e zu15p&(8z)Mq53=1%K28DK}l`l5lTww%KHuMhf_AtwbTh5U#Pe%B@lO|?g{+vx($+t z_k3f3J;tVrLsGV&tU^Kjn}*M6h;h>3=hG`uFb~ps58Gq46F-nX#QOi%htPlK4w$3} zp953*(bQ^`Rv~e4xsj*}@mOL;=h)=Q5$7jG4`2lyE&I2kw=}K35 z|A5a#@GE8 zpNe`|E2N6}CFwD)C*q>iyTD@t^9bZaxZk?JnDZX~EVO%rz@NtL8hOKik-Xs_VUr?h z{X*@^J%IKSk4i+4vq z;Jt3~oKJaOr{s;;%j5ML>T!&T+DS<*qt^kc?}5jOf`@;c>wYtovcIXwL8dN8f!|A0 zHu!QB>_MluM}dCRenlxj(MPmAk~`xA$sIXY)4w~829H;~mXn+Z{duU=Rdg+N0?Qfx z=k=~Z|MM66e}--&#NG@q3+jEI!2b*Q-wFJ489&ZEOH=;;>_m7%?==?hPV_ykmB1Tl zzsKSd$im3wPWZyq9irYut|#VMS|{+}xfo*KbicU?k~`M=Ui)jnL->6smGfCkMRBWjlRA@<+{{A!avxDG$wmt0-fxoBk{kHHQxUS?4`-U+eN$*AS_Sv_zTHxyWpyOTtJSTbg zX9y+li|zU&GV>3#Kgr_nc*N#CF2?giUjKhVy^*5ckI{ZLZ8~^7rt5@^JK`~bn;;${ zuW+Z*`>~?^F%CU}MfE-wJQ`4MoTztpwB1X?`oHw~_&f$m9yagm-i7^!G@Ji-w$Bjq zc-rIP-j$7d^_Iu>8=}`kX~_SVvMnch`29{L46yfR1L`Miu9=5-oq+aF6YcMxIKE0- z4m>`e5*yFjpNmfsc(8YAcKz=(tYbf?#tVFc#|t@|v%;z zo10L6Cr$Nr5Xx>&r2PRXJ)KB9jJ@_)kF(VbyT?%OM1ikt_oK!CzkVXQ&-VHk zIS_e}G@E~L8ZPJlvHeRcC&bhVH3r#zZU2DZNmKs+8+|=Q4|!2~FBkZuf&Zv!+i@DE zCXP4Ku>LRoIT4=F`+**w`@ge*x5?sdYZT)hzTV9L16535{jt+gg)<^RJrd{A)V=e_02?!>q!qjf0PdYUzQ{A{dOVzepz|DQKT+tqYD|5rxY7sLnA z>sD@`<*ee`XHgyk-}WeoV^fjCPQMfd`QP;8@HgyW>I@dhPX0ymebV+Xy%d-tj`(A} z$v0yC{aLm8ns2?gUs6z2Se9R>4rmlqR+i*eXy+^AjdYy}>aW zPNduA_`L$ZkvAmP$>VzXq9d`pBUG<%}Og{nrKUiO<{)>H8tS8IM$}5KF zmlk;Ys>{%CZyv$Fr1PGnYT=La#CA4)G4OH|g z@d8ZAW|pvGj-hclLPjrSt{_)8)louD+FQV=bT_gTY|Mu_8qghArk>~Nl`H;t;@sMKW z(X2Tz|1y1boZm9+dEjP?z$xn=@In5+EPP!~^099xfqdYfnz<6kjA66$6kMRRHDX%6S?S9EB{$J=;tWg zyI&XD{PsmZ+j`9q|269>>OC3#9DcJg;Bg=G@aI_#4?P~Yg!L5JXZ1zv3}N2OplngI zC!9$2Lr(g#Yw`I9_toJ}kE3Ng(hTeWvbBsGJs*aZR+bGTXN)S;{|%yF`d;<(m!CAA@(0Zj+cfJL_4rA?5}wzI5P#h4 z9Pr^aQsCTycPl?H70&_?DI@o0lfeaYCqJ;>i8SAj>r^ST|ruRYh)TX!$Ww57O#0r;BC|Qs-NF}BG!MQavAKG zi-^aXw+9d2qo#3S*MGL(4ApoBaFN4pj{Ir!uTVa~->XotCTez>6X|+A3T#2wQ&GlQ zemm<^>~Vj9zkf#WKWM!xyN5X#$rwX=_u0MXgVBGJ2TX@Fa8jF~my>`yLf^xFwsL4)Srr~JF#Ts-qZNf4%N`B%$$|8;4xGxu z?PHPc5t&GzUd{tAxlWFJrMQAgGrM zzY{nY0p~J-v!Drjxf8f%|2_720Itvr>{at~P>x5LhEk0(6lH&uHWq(ZeTqFU`up@i z-m>@K`8#*z|FCEudw9*?wp#f5v&8XZbA10_xm>r$!ozTg*>8Wi zMDJ(H#Jaipx^O+%9*`RRcC!(DE)e~<>t?Rpf=gu4K6gKasI7c-$&@M8z-Qp)c$97mN0x>x|v_ zB7S|H;g@?xI$cX0@8vYySKPpJs~Lv_{~q0jp6@b#D9Ft#MC33)ES^v`rab&%4CJcc zXQ*P=jB`1DRWZ#q?n^&8eSGn2Mj3dlX(A6cku(nH3wh+BZL_J3roMVQAP>Z#iie7) zXiVNoJpAKu5_rh^B@Ab%QL|^zN33(2b1p`=xNClr9wrGrOaYfFi}lsQfF5Shwbb#S znmX=FPx`+vI+AfQs6Kp)E;T%eyO4J(!K4033U-pcC&t(hj|Bo`~?P*;R zUp}fevR|J#kxV>um)RBtIr$8n?aV;jma)>}?W#{Cj~7KhF=jKiS+uP;`S%4gKGfrc z<}KzqyiS=LNPN z&Gkf_(c%#B>8IPGaT1>o&0&%YY@`{FvxP>5fA5yGbg zeArhLpK!Zo7lmkt_?#ke%7JsFLeT%dn9lQv=W~l*xPHE)?b;*w{J8rGnM51(2Dkci%?TJKFO3oZm|>*X=FN1fMb?pE!D=MH;G- zd|)dK&iyliW1m}aKF{;-Gq$Lu_EX2NGF;pj1_bPWi%Y>{wBYec=zOwE9K!?W={z2n zgU8th1A0pH=ed>bZ?S>xznbGey3h9t*#8zcg9qniNI!9TXje$`=qPx=uC-Whd2D&b zf6lALb()8=FKP^DCJ_(6eR%*pW(s+D@8QnJdd>PlTC_40@n|l1Y(x9E3m%sQ^l~@x zp!owGMKY(j&wUx3KiK~tb)4W4K0fT?4OJD7^S`k?Rt*Er!-B`?fIRdW|J3okUPD~) z+)u&rf%AW(PHhqotrW#W&BsM3vr)#Oj6fNJf-%z~#q!xzpGXd`S~)zB0bDQkahxsP z0{Xz%%)D8TPc=p|-*lh-Ip9b); z&R6&}E-^M*rVzewTxKf&f1z%J=12JY#k?t+DiV+T1P|E_9HSo0Qd5y z;hF(Jxag19|Ly2srogS&xGKMuS%J0GZ_#-bPokzrdth7%znh8u|4}zGFO_HT<)eLf z>v?gG<+B=lQJKR3fA+ieE9cuhgS)y9>WTgE%>!6ol85sDcZBjN3)>$(-}+g1HDZ8F z;m<#NlzGI{M-lMuO^l~>L3$8=@*&l4@64OyeD-gRM|wCD*Lnu@5bObTp#J&vFb;h5 z`a?70Max4uu=C*j{8`W%=h34h}8dG3Yd%*-itEp`?n2z*td~iw)uVE-4<2HY3GUf$w2`- z_@>r_iVu`cZ22DP!51I2YylpW?NIH*AKJK;c?=ymR1F1hx0-ptuJU+@%&J1$mWH$G z&&2bgWf$P`8aX~LnM7(`#fO;~i+ME<|Ro+JOANo zo5wouCQ%PEYuR7a`z<z-_sB$K501t zc=DV;IG*Pp&zmRkrU0)};O(o=DJuWi5^-6}1H%2I=|Px(Y&jQv@^zcx{!!h{*D)r~ zJIdqZu00Hx;+((-Kl1Z1Y#&=9p9cF#>p1wTNXxI>b<+d!NlU!{zrwU1D*vHnW&@7K zL8ZW-jy8D>s2G0m0Oxz+$sf=ESMVMI^*2iXglFYH)WeI+Qh5K?vQR(Y|J9yb%wC3T z)57I%dJroA8^DKStZ@0OyEP{DU*tE|{s)*B3qEW8d4-lI(Y4g^6HFa<-LZlApyf*7 za}J5@)2Cj31M|>ZC)h)bXo~F9Ihgk+peUIjhHg0)Ma6G_7_43Qo8%zkl(p~`E&pTj z-ajKS4sXMC zQ2%o^Enm<)l%G;_BdaU%@cXGxz=LyW(eZ*`9}556Uj;sFMa#D={(FD=-y75NJ;JB? zh_MmL+Q)sSb8tTX2z(ynG#>0aTFSwMECfb8wg?^zfU`yLSmS?BN6WA1TI%@0rjGke zZ>N**`J$|3@Hk&zPsGD`PU7*F;DJ82{LNrE&U+{Ed2M5#Feb7NM_%DgC;glw@p+>A zbQ`CyZ(L;I`~ND;`rf~e4$6c4)Vb>f{;6m)P2dma_lh$<-ruJ2)p&qzvgQ)LZ#-o6 z2LAOz4mQsv@dNvC7#9x+9*8HhI#?d>{_GzYSzU>T9v6r|v(9jzdM_|8vIc?2txe)# z)S=~Zi{P;sZL`l;ExmhhKpy*0`>Er5XdJ9(p8711Z_C2@zlwYG^=SL;%@4f~hkm!j znxf@hP9z6&F9)$y&aEhYP+A*|UH6;Dt8>jJk=yijA|8?va zUk}SIE>_>JpkIJ3{c6@)@H6=UHBQ3qS75&l^)|)i=RG7tdc+#p_}?td^Q`NPjv&7o zPLBG^$LAIB`BB$NBrhBHgHKcBrTlSE!RHC^;oO@-e7l3wQ~mbw!TG<6ZR&s3xK#ZP zjlW1f;G^}Y>^ba8ma?bEp&%yDhJDM1eanV@%N99o-SW=;sd+Y0KUqQ^uY;>NuekA9 zmPefNo$WfAl_{D(;l>$1a-FgizTF!azX117D}#*-oL=g$M&pNJbF+_Ry9?WwJ<5Gz zq_c-F4#;i`9=!M`9(Mmt&hMywz@=YX9<#1R+nx<^oQ-?>@b=pPFN}S`LT>JRY#) z*|V)2UjI2dZ~9 z!)MR4uL7?c=B3sPzWl5IZsIdZ@OcQhD+HfWEPpkB=ZSi&Q13iZ?<}q-_T94Y0FOz` zL+K%W9cOkAsUqGmbUeM79tGwL&i_}Mef!w+g?Ke$ z?q;iXGIDZR15k4CH{!qSUMM0zZ5i&|PukB}J(T3);kIGLx#}4w-*elTujknPi^!~( z!H;83#c0Fp9M_9+(JBXWSg!d7>~=1`1+fl?Yt%1#5JAZyN@_LoK?;o+>C!JD-Kc!LDq zaGM8jg+0^k-=d!%4+xPW25BE!m4nY6f{)!N7PsE&nsXhu2EPCm?@)tC2tYk1=n?L#z3~)O+DnVf`9@&Wh!) zVz+j9MuXxv#8B;TbJwm6EM9b3m=G2Of_H>Te7@r2rcL$BX`6hW;*Q5d2!dK#cz{aP7o!`O8iy z1^CAQJ>auRw@G~LKDq2aRZ#Y))dbj|4k&|BurHZXgMz)ll>cA$XSyd3_mN59BjTp@ zhx2<`jsBOi{#D$J7`FX8q<>%B+zR>s$}dI#qxFFyX!MWqH%{Q62YiwDU*DYZ-H&bE3D<6ot$)*rDErMDq34&E2dNoa zO|Rvq-|PaZBJtQ)@b~~ce$j2HpRcUba)}ogwax-=hQ230E}25ANVq)&?j|SFnsXF{ zyIAN0dTaGXv_7Ic<&TS6_X4l>%uB^Z_PIp=t*D~-oW0%S<35UbsP$g@UgFc7&nYOs zA@VV^Hlto!Q7=Dw9npG!@W|11NIrHQp?H*67b6nQr;pyr3F7mk$0sstD{#c~f-k?C zc%QcQP~h&~G+d(@!u>?xegoVgwtp}4d(Kq6+Il5Qr{MSO>W&2Zw1>2lt*gOnAoKFC zBZBgvebV%M@jfN&)3!Sh1$l;cu$isDMA?Y)9LfVImspNF^ApMAJ|T}^fHlV=y!5+$ zj^b?O=Dhj*1L_U8^TOz9-FmX)jM~j{-x}w*Z~ltk7dYY@W&E$yJNtV}R*}#6vGJmNJpLbLC zZHcY-DDG*^vAU}LQgQVAa9h6!KBIM8#K-21nNMJFqAKy3X>lIMx~BD`x()U7#rG4R z_iFtvaCz({z%^z|)aKz`KF@tB}LN{C%5BFW_p%)#LT3_mQYKljSAt#&+;nz&zACDoQU^qd^ES zX7b#Lmd`*BCo-!6IAV@I-PE!+oig#UHOy7BYe5B%k_#!vPFDun9d{6xF~{5K8x~atXnBlf1J@~KgeYX%SHLK zsBvNL<#7QHhEHE`Ya{&YvmLe_nYQHazUKlX1D$W!e@->n;L5Yxm1A9HBI6}-zT`_Wx)q)p*H#Y zUiEX`f3%+^KC^MHsQ_h&))kf36jW4Uf3~Q! zyc($_^WI|Ovj}{~^&j-N`6&N?ZDd&JSp+H7}sX^AM&^P z;QfD9@;Qsx^1=5H{tfvcc5Aa}K>xqZ=W6hIu1WHt?;~7tyO7WMz!c9>u1mA$4BM>3 zwTlP-eLi=A&+AR%GnnGEzwnOfRJ@PuClnPEV7=421=ccHXSA+B!CJa?f2+ft`6;1( z46gErZ=?KY(BGE_-v3keVUy%>pt8eDt`z!t0+@UzOSSOKTA?4r_HEV;`TKk}fzQ?^ z@fkvVMEPi?VZ+2-y3f1l4!;PW%{p?s&e9%p-8q5QOT)8wa@z&9HI zP>=D_X0vXCcvO++)O|{RpICdWRz^XStlSsrwN~(M3x49fz|&Vo z`^~nygGZKP$2d{(6!ju1o?231aq#`=k+wZ_8|vrN!}$A8r572ZiG) zqAC5RrL@w+u_&3b;uqNmzn^Z4{r_r?EyCkkb1&p`26R0c1#8eYXQ5zDw}IVl^AZZ% z0xN}`|EVeR7ywur2m1^C90b|yZTUR)dx(CfLk^tt36Bqq9Q5}uFA?XI+9F13J4v*E zn{J=x$G>sy@L2Ja*Jf1w)b#ZPhgoDV*^x{nF? z(DySh5qYwqv0uMo<<)gnC(oOjqyO!>2mMz6I~4os{J%LlzWhd8y#J?~&!i+6 zKlJ_1XMHW^@3WA>Dl4BS@zN>vm*JB)cmCA;sYe}ujAq4r?Ef+=KcCORhx0`V_#CM0 zUfchnJdW}j3gWqTDfm4Ar4MZ1-YADzemnb9BK;_vr~VmvRFxNn=tuo;Z2h#u^Z(W6 ze1r1GQSrYw)+l~D>s_HA#JX+Y(HzvzCr|L}C%?8Tgpc~)ID9&T&xN{8(vRIw;`ku9 zqMW0rMDiiqho<7~W3=lByvq~gDd(*G%UP>!|J!xPcxa*TRX?BH%isSZ97TzqFY15e z^#5S+xly-C{kQu`vj0?p_}KN2`}ir~BmCVHbNtWUw$f)gQ^$E{ZQQks0_U;YjR5}b zjIZp2Jy)yVQ&K{&W>=?babnY+^MzclwQ@NS^QGP4x()U7i9-{A4`sVCz`du*xD+c< z|1Yq(^&Np*W^o_i#<=P{_G|h)c12!Zor%B-E9+*_6)>Rf46qK7IDJl&i z^I+{}gP&O^E4kQsF+?uh57>_uH=!)U`>7_N6r&shj>wg^6YF@(c;|j1`OFjY$pP-! z7US_nEFU$l7m0dZQE#HC_ZWYlrig3XT?BbNtLxA_wDM4g_4w$`0PpODs;TU0+ElcS z98~)cu%8K;bo>s#-@xB5Tf7*bBB{794feQwb0^a29Nf1YzxO~JhvT!@M~rd5p1+7= zy>%9Bc)K%g?Z=O7!Z^Jf{eDH?lc3)so`-y~_V;l60rzHso6P5C+0T~N6yeC4=V;ll z(f>-r;qzHf_4Nd} ze!XA~XKiFQegUsvn3q3K zZ1lqN(0W;n96j@i)FZy&r6V=)=-#~VDCFHf#mO|Lg!GEsf!81CuHEONKeNn!w$H9J z4?g9hRKq7I)qHJ-{S>_SIMNYkH9DS*G7Fq`pnPrH-Bq7Rk6Q|Ju_u~anqOBtf5w8T zb(Qlb&!3t*f9mAAAspt$_3!QbKt3kl;P+=?{r3FIViAY7#~5k%hwbGfTR5Mf{L1T1 z^eg(fDP_0i_-H=_{95U@!^f@Ei>c>C7K^-aJ@WYNhYEg^?f&%Q_r38DsmD5}J!NEc z-A8WXeOo!6;QwnV%2wks);QrIYsLxY@8Y`z&Jf^;xcHG?ybm5{{G2*;nw3@^?y4 zMlPaWI6wWyVZ%?!?_4Xt_7fpL5yz|@>Ex&ueSGlzf6WlaQFg_~$%sePIf9b%%A&Ef z8K~^S;*&)C^U?l^`d;<(;Xk2Nf|20P>##4%+aTDHe{YG2UZ{_dajcZr)iVJcp z=&UfHef`Jt|1~279~&pj{!<0&|1{Bm?3J|VHIJ(B@GabbK6jhc60FNFFUmJN;v|=$LM|%qd{Xy8{aiDVVg2Wh>t?*?J=?>Nz%J5xROAvO9j|mB9vC=}+5!9jHMa=-D8Gc%!5ICvD5c+j z{~_ct4DAnMQ2ctR73b^Y%*PIsfOl77Jnff&_l3o)KNNT-ct#Ve*YWvxT8H`NKdg!I zeuw$svs&{17u zZ)|@p3gV&mr{Zt;fDZehha!I-*QxT1o( z+`K$|m%2$y61epH9aEjmT32%-y#)M5U|jnBhKduS{DbC0{ZjTBGWGlwY;}jPG?x1L zzzYBKA{{I14Z+3bGSV0)0=Fc-nRBy zCT6(9z87uyd4o{*WzVCp2#g1)I`l1|&G6w(mBg$u%-_HI-^1xb^$A|j_at$5D z{=)-!2b032ak)`s-KB#3p%%Rf#iyU~kjFlnd0hSAAPDg(w|t&NUZi8G?e(g!1fLIM z@bQfl#uf2pM?C*mE7#po<2MfhmR@lXAIt?af9j6}pGksGXWlQ0W4}9|3Ou>)4#!jG zThEs*MHTtE!B^9WXAJ@G*GIrYB+|!);3L=F_IX1dpQ`^XH)TKIyG{Q)V!U>oZ~K4$ zEBw4A+wYDzI{^Dl@g-uNNT-k8hrSEMmmRVHUn|$$QSzwt%U`TB>X8rac!|Zoub~O@ z$N9fnx$X|fWBH@M8MeRmg}_@O@E%}1Wgoop7m$CV@%I?`$aQy={8j(0{LlPL@F@nL zdjy|30r_7^*HXtVGj-gDeh=fSrSNkvBHuDbT#pe$~E336BrgRTPY>E~u>XMM;paln37bQ+plDL;2OHby2032dXH)+VMS< zmr&NC+>UY$IN{uWC)gZ6rGh{ z^ZSXU9EL#-ynZBq8nqt4D=M)ej__BH&oQF?d1(J2+tHO{c^@R+c&Gy2-TIz*cxp6I zzl#Lk0^qT)q5ibyeyeftHb{y`>s8htD~FQuvQmE8M}9$7L7v(G@Q;IO;Il^XiCTY9 z|EU7;IY{t134BKDd)3doU*P^5|AnC+|7XOU%SikY)zZiHg=zHSfk^C|4I~|QO3I#dvPX9sq7s_$y&s>y6D4grE zEOy=}l6NQ3U&ZGX+x{6P++U@CUgxOu9Qng4^GgQAJjUVI|9>HmH-$Vx^bh${1+rhC zX?s(M2SG~eu&mdK!is{*yxih~3SE!&-w84z{Uhd6u}tUFN&mj}PbaMZYvp>}7f-0; z66%$~Hh%n9gOx|8J0OqcLLTXyFN~*utp95{XG;1H$0K7L-QUXa{wn!%{v($B^}36; zJN@#<`oH#jA%9=|V*1b5;rIUai|GIJ=)YM1FA98LXs4AVe~KSF;*4_VyWQ1y1med| zp94SUdR*bt{HHwwH6H)9+2YqP2EJJTFItlL`MFM5{~MD*^7rK%1RgX%c+Utt-x`@W21A)5q$6oz!tN=r?}2tM3oQkDampAKg}8Cw!kDR`^wAJp48O z%>sWJblTjs?Kr2ulGy%r#{U24E{X7H_>wBJ)Uu*)R( z!5ad8uQQ(iAHA=@kD3SiRkO|A8=PZ^f@{S=*#2HpWpz~gy$2A^DDO+uT0LZ!htQ!uA-s72-GM4He!4)c+d< zpXK1AmmJi2smYC!ZzoTqmmp4fMKEKoXEa0;Y!|jlMRjMa{jBigK*P{KC zHFx#%ga$sZCdQ`ve_wy`{ePp&)&JuEqxK`!cw;;xf5aIc-i^Rps_#`lPk4a!t>piK z_Q%G)1?8{(j=tB&=N9l8$NwLd_q2Re4U#`%9_HgdrTFNzF*R`fC(Osl|8$Z+`5oB6 zNY@ni!D#`%)A<45^WF-{BgzjW?^(cpA8}7-oEPl!8_E`xw^5d$fKwOD_0HJC?%Wdv z`M%CS=|1hupVWVx)AafeThRG-i*Wq)O_+agpue;9J#qR=hF7h(GJeLs^L;pHH5^!z zP&VNI_QH3#U4@binHF07z^6!y4{&cL?!~#5&izo&g$w@!tqpxATMCB!vUWW2&P}`+Nh(oyjNEhg) zOMlz`ochG;fiA;l!K+X7`;ofT zg2!EgM^rq5esdGV17pDBaTnSjVcVZI*Pq8!zOY-Rjz{1d@y~r=Tp%9lat!bv&~0e_ zn*D%$X{P^OkPqs@zDyCD)zisQzja>U`bX0v^PGb{=cuQIZ$2yqujf=N zXh)4hUtY*34~mmJ!&Z0cgVG8G_PNs=DA#;WL!nrlo!ZF(!PsK?aL&rhrqb|PwzX(3OXBh6MRR5W;;)8g^uFMV-pm-m4G4Ywa^554UjJufiNJ^V+2|Ej*1 z@J~s6eyGb<;QgEkPuN5FVh`^b;QeUvrv1TqN-l`eyn0Wd-bc3HF$ZxyIqv=hkL`j- zls)veb$sKsYcnTvOe)`}aB~Fi^T1_Usv6T)Gp^AG<}CC#j%H7JAyy$5<7an#>6$&P}OrHr^Cj3 z@_cMsEE=y+hk0=WcF--xBUo@f#4 zvc3P%2;l~UUbFz|1rEL6l1=YR2PSgi^U#Jq<#}{ME+{xo6INP ze8v9%7;l{tIxZMDFfOd$a@S#ubX{!aF!5@!uOsrxq2t1f=AmCHkDI`YWfo&xXkLIN zy;KP~Yz3b?1fPyP50#yf{%terT`KC0W`8Sr+y@?Gb)9IvsJ%**-28kFA*dqpDYSeJ zd<{6aSeyx;^YfSS^n&OA#!PMsZa^=G3S8v*x~>+us~A`9kFVD|AZnkjqAs^?XdU)l z3W{^b6y%pz;H!9Prwz|F7w4AdVOdmAP;;PPKW~BGY~~kbPla4ih2&w^f06nhz)Seg z2}3v!uJj|$m(+iQdd~{}Cr7Whx+4EShUcJ;56vjc$AV8q`}A=0u*%#T&!Q?mr!`nP z)&ByVcP-BNKlyp9c>2Nmf6VFJe`UvQ+#iK&G(@;^UG)cWzZSS_`MIipq@Te){d7}t z#JSARAO8pWk$z5FZ{-2CM!K~Yyz*J@N^a6GLWW)c67?2EKR?(9J#bb2_c6Fi7x?%l4My~(u zy35yJH6{q}UV)bmynSu&#=XLLvEzSw-rYLc=yhN>JpVW5zq(DbqjrB(@}UaE2Wv0m z-)6S}AF=KqcQNaiZF9&bXQ;$bUNU9&7?06hQqI{&RL);7t^G?L=PcAI3M`P63}M1s}Ul;OoDtL42%V zjm+){K4Kqe?7M#XtF>2m#AKD9I_b-9#^)#8RR=qLj+TD3+quAhQQ$|(AL|hB`5DOH z=7}S-y8@qWoN8h0)rsw5x8=Z->+M*0M*et4#2arpz`Ia$CA^8;Up4;!VI0v7>;Ewy z=r(EmN6BCJU)50YWjFM{8*<0l$OB~m8wJl$WKTn>)@|&{pQQf-g*^Iz%e5A9Y;PX_ zJpa0ZAL$?K?=D#Tb^n3%?^}O&!}@>B7TpHHSuIVIh#-x7;MG%f8{cRc?$wjJa7<4nIi)O|`n$YXlrb_n?FrSDZgN0;(G zr>ckCCf9SHI|udn3LbI~{!Auh{)K;2$jTZJvV1q1JzYR3UlH7x;z17yJFSH9{U@UWCX)td0Zo z0=bv51&R46kH4Cu78?H9JhUMajt=jp(l`2&)R6kWs)6bRQQ!e<} z{ctl+OZjVKw0tI8`E*|j`S2P}wNRUtIB(G%`~PEW6XKDvB7Ia?yxGOT;}~7FQ1e>2 zoznX7^*^>gR)Y`kNz;6_`@y3B%vaf;Ji(_Ne8hfy&1HT+uY7zD#72noBFg9YnB?An zgwxX(=XHM$_-vTN?S=n2#8Y7xJUdwh{I!}J$)h&0fA5a<|5(m7#ls`}r230|orgCX zcrOXO&Wsm`^R)cStIA^-2%mlU0(?$m`G(pD|8s~7#lGw8@!%uY|J5G`i#?Mmk9i*@$Y|*XyNBV9+QCowUtNp4ZOb^$6xor{{Pqu65@H|e1l;{`SczK0PnVhcr1VT zt52isZ+>o7F4^GPvI>e&$^M3~bG&uFjFf!x9}YgeR~yUzc+U}?0sUWw(gURh#x!Eu z?we6wM|sA|VOM=p_ITmdp8O*{kkjuW;`IuZPpmXa9N} zgZ@7v^br!DL3We_)a#(w`oNPz!<0_q>i>A)>9`@dzwX5Y3Xklck~iX!?uVnOH3QB> zbvpp11In$tO3Jofk~d;pGyi+cf;`9B>-c_{uIjI#|2LUbdEOxA{8#?}Roy0yzmWJ0 z@}LSN|2Xqu=oo#Zxsm68k4db5*k9O!NKSv!zt8^mxE1(s3;YoMgFEXVH=r|fS?o(WGBhAx$S z^Zz;U`BJwTOa9O0e<+)9e{}$l=sqcw{XZ@edGtC3u`vR{}$UnsX`s6PrfKUGL z|KlQpkI(;^{_}NZ|8}?ipS=KlSa+&MWxD_S&Xw)U0cREeskzXzy?f7x0sEJe27LC9 zBoANSP2tPuATZ80Tl+^}qfFjNY9IQK6My8i10JuLq}OXCf1mxyIS}~$^!?%Ev9bzZQcaus3jdTp1pcXLU--X@;fc><=M(^s&j7^1 z^Tz)vUkbc4fOiOY7QZT*aetNl;qw*cwH0+W`T0d<1J&8cB0dji-k?N}_50;t3qEpv z95wz`|5-l3@1e%>o7m?$1f?TNGn8vlc+bkR+xeeJ{&*hL_`}(YA&(-9GwNl3{GZdG zuBDFs(A077!K2?k`|0_lR5gX*3Dsab${d+!l790;8hx!JDZ$4fHUYv8G z@#)K#2zdaO_{jXx`QXE6S{1AE%{H%k%1s_`_c^TLa?TUHd$8U_-Yy6E|8aG?PPkr% z4jgKyCRHRph}XRFu?#rZS)6kI9;>+aaSd>%H3c`I7nwIgjGn`LXR4+0X(Dg*zIwhL zTEXM(1#>1JRXls~)kBL5 z%<2hzmCNj#p{G`Y$8L%9 zCO!8CF3;s?dmwQG^Ai2>?7?lozR{A9DO2rjOvOKz#Z*0=#5C!DlZ8FW@OT zocx33)3XqKI5)2N9K6x#tA11eK2~-D=W$A^N2}K=;F0Ij!0QnG-0d5WSR^)fLnfl=8Im z>*e3zVb<4bKh?gk81V)1P+rV;Kv2uk;tcQxfO;rIaKNxXUiwXr$|;2?*ATT z9PVF*l7stiM>~*XvwdUSCH_11c+9WF3WIwGeTh6s*nEv^M{)jt+^-rmfjsE@N>5%Q z^a5YsQ{*8IN)qFgpG))cG2=8q$fuvboXqho1L~J&Ps{U$=c)5=l~v{CD!pURdmE9_ zxRK|9AoHH${QrtNq5OVdIeAEjzHTteOU*&KIhBkct3?4&-e4^$}dEuDK>Pk+jP({V(q#vz(c2jyW z&J;BUKg>9B;*ehRfO|w!a6PqJcDoDXvPKW1NRai z_&DS5W{1vWl~rW{drEw+ z6*$iW=WdI0z(In~|3tlKP*3>j1D1sF!TW#4Pti0~6vjI3ySU!Vpw9nz5 zbe^d9GV0wf>U|T!=Xvm%&U`}k#PUHElFJy;{+nojt!TfBdGNZfCvv#7u0tLaIk8CZ zlWAS&%Y*iM2lytx5bAG~J@uJW%|o7h`~W;YwLJEJM92ec9dBGgj=f&C^#+;uC&}^h z75JDuLtH)q{mAnQn}PF-#o51);Io_HgE`pC%Mm)x{`0t=5 z^ezSdodVxmKWKaz{Sf|j0>2jR3qL;KK%)<=$3BfEFS~&z{Y!7G|HnVj1RhWb@mOSe z%>DyB*ygDg`rpmx$JF@2+JwiC`$BirtI!x!?~mxbWN+pFAJ=tgTzLCPetD=G#AB}4 zeq?q7+CN&~tA6&M#ypHZhU2=@2ka;2YNXExqz|9{?0p9CpVw`KjY}Ez5Pq4(p95Rb zd#T0W?=Ab>+lh6eo`ZS|Y`y;7nWwN*y)Ooj*Aw&5^8<3;SG3;(?O$!%-!E72I9$|A zN4>?O-nr4w-}PPr9v=uEf%##h4(J2+s`q%5ktjEyT!?ZS${{FwqBOHuyW$h+17pnC zt2x=gyxbz~`v=RxjE9ryTI$#vOda=sCk5^GQ|SK|ecc~l3@@zB8#a9Zy5jPZlDSi+ ziuI%7al#J4qb+#wGcl^AeOEG%IB{_A*MKX}?|bog5ZCWFPY}HMS z)a#0R8*ROPyKp@@KYn#GCnV`Q#KW_jg?W|b#n`#1s4|a*YQ0&{QC&&f+Bo>E{x7fa z0EUW}hwFp)|4vA60v_AP6JTe|IP8tJN$;(;Kl_};enPDi`Ta*auMw&T&%sGO^uhlB zgf@bYXD9vrS2bev9|vo7{|7NObKXSR$iB!)sq+rKVKaBz-@WVZfZyuV7x-q~?#uuA z@$35YI6$7t$fFO|qJ20gqM-K~l0Y7u-w6&(pFFVtKVf&>5gHF(J~F@ud3qX`S6M!D z`hd?KECl@8`$useQ|!l=*RXy9e2jv8e2TzlU=#SD4)Iwk`1AvxLj<2a1fPGn-_&Ou z_#D;*KFDVfpOXcjy}_r%^4aTKvH$fC^T&N=gHK@-_+W4npBWw>_l2jxr_S=(bE0?; zd>9{X$$Wd|>TaLD@cjRT$|mrEu~2@lPcM`~C^*;DXEX}dlYLG_x!&^HRi8*6BZNG@ z1}?Ap6y~1o#dz`AdETFFLf*6wp8ua<*46RmH{xI710QeVycZGk^|{pcevkFyJi~{% z*!n0fE5+Lb@a%h8enA~x_2&Iif+r#PEx-Z&+z&o8beo~}zOZ_zwfFG9`v^W?fzK_1 z&)JF3_w>Q@{}bjl0nga`9v1HZK1Lrz@%Huk;`VkWZp zh>Lq;-tRVr?7c58?(-S&IaUm{uSWjH-n$lmYXV~{>sH_m0weG~go1qEd{zGcBHdnGK5Xxgx9d}P>tgWv!mxon z>IENuKB{s|C89gM)GR3|DXSP$hySW7D4}C}j4Slh7w7*baLgT-58M0Ww+Q((g3q6V zk9iNEiVr?e`NGieQK*?QW$N5m`Tf3~z=y|tTs~y)f%8coUXzWDh4ShuI*M52sl&#B z#HXwrZ-uWbACAbW3=8l)_2yA%t_m6}D#hJ(MP-n=`X}|(7w`X>a1Z}~m_0G$hwc6G zZ+P;F^zDZ6nW67hKXI?b*32XWP<2 zuK$PkZeB?6x=^L4)TRmu2topcKo*j`mwh!0AX)-S1Qe2x1#!ov)}K{tk*akoDq6Q% zYpq&q6gb>K*|Fid#n|HT4-#KT_IWu!+?p)*p zeY|1l%MU{xJq$7CVd(D+eFVGWO;X&u|GE9PzRU8_%?~M$H+CtH$|{vTU-_W_|6>)m z>Q-NrzwfZ(EW?h09L9P)AL*#^R2~P3`#s@UNewiot|qUtmOoz0iGBH5jQspl(&YRE z+xIi_qIK0(-ghT?JfBRoBw9u@R%@F(T2E}W&7<3K_F+{2uj>Jx^7kFTv-A^Vgu|@3 z!|)udJ^QNlJxJ?&gz*I6;~)M1AHQqmC+P1L|MUdw$9vH#GRvyz1vOl&qI#{#E3cZ) zS2P_FNk<=SsO-;2W?m$(V?Oy^7YF*i!>In({m*#zq2;gqJ=U<*^}jRhmypN#nzj(b z8tnR?{2BTkm=EL4htTKI;_;Y)QKypn%6A z?S!H0cD?@nu(iNdzHk?~CNRLb%@%G3aGy~^#?R1STJsurA&=CqtgoI`fHo@}u4orQeA;^iB$DMs|^$yVee#mYy} zZ=gu<89-i>w^M)rbB{J1vD_*>{9$Nk53`;*VtVJe#PI&WAJzkW@+0U+9DzDz_>tHV zD<1YGcErqv!Ip;IgB|^eVNL!#?aedRpSRoq?~{FGd-5JW1aje&^4}4zKb}i%*5T+kQ=Ed@u)|*u-?=&vrx-p3_>*ON#{U#; zO=@z|M?p&}@lq<**HRc=%VRv`F~O6^Y_yjajTkXvdfv2xktx~PDY3k01D#OE23O8J zGv#{p zW0jn4gPi^d{XKEf+>zPYvVA{tY6{iNs^250v`?!kD8!WX5hGKk*f-UD7IW9=-RGdY z14Kuw{C3CJZ^75a7GE1QU!4^IelqE(_1OQ4{rA{!#=aao`lCZ?u)~1u^+6@oz4yOs zzksPv%1^RhQG53l_NUWJDq~gCxgkd9_?QxRjjGG*si#XCj_iH=A)epF&Is`UI8Zh9 z)K~s%ASXRe%H!u+P8Ni1EJPQ6w0)bU2WYDgztWQj=3X95XS)ASJ`|x-_M>FWBR&h? zv4;F;cjfm!@^!PM>DdWt@y==~^Mkrm$A>nYj{I2hfRul!{|XTo>fy$icN66^oX z`jdQ~_2)g58-G}h*dq3&QSS@JDJm(bUb2YrX(BpL3`FGo=iC_<<$8L7B-F;=lLT~c64Oh)sg7`&w5|p z=kj^il#iZR(5Zm9d@wem>&2#G=;^*5#t&;`KWFFGZ@>LUFrU2GdY3 zV@IXL8W+wvEoIJ0n8KDar-^8%v^2IZXqn&GI%i?Zi3^)gJSC-(-j7<)G%sb;*j~X% z5u{|N)D+~!`jnyi%KF-Z*a!*OE1}p*`0Z-w`?DhgxvtJnMKPqRa!_Z~`5BLLAR8W6 zuM~JU(@*G>z8n92_qCSZmqYKZc_%+SQ1$P-!@CoBe^d5G z{X=TUkoLs^WIOwrg;xzcwYCURIP7_e_lil`R6b>=mPdypcRyWzFVjVPnJ(7LbOpUkhi^XhN-jmcOjj(^QNQf< zK>6jzqN*)KM-BP0n%X*D?;p3!l{Th*QeMr`0ef6K~ zzf-LGZwC5gD?GFzkEr^V`gvzq&($G+zw@3u>~i&-6?YkN9sJ_U@)`DvAM1L!yb1#+ zzMdrKqs*c|8~M1!qdz1=%`>2U9A`auJf2fyv-I?kGt_h4v=2u74*7b=$``dqO47RS zzo9%#I~;w)5i4a{`hVz`YM$Ftl>2${;~XGu-k2(!)7DN?_^KCnw2e>!5Zt#fkCXur znM%b!?E76MV~yhaWutoUqd^Wy;a%}=<4_|o|8I7#RrU6Mq>Wo>`N_qQ2*bk6d+HSP+(+(Uf&VI?Tv)`69O+8Xu zk&pT_etzay`9V8&5YCOh&Tq-u{)vtc! z<+opwaKttvpMHnGuiDdAyMEO7g*#`kk_Xj~8%ZA1t1C*p79z&c5)OS?IA3fO31@sH z5{4Wu63(0{oKF)(!fD4~{~7jQiv)c0IpL5B?5)`UV{rHQfb9i7S(n4`Cs7U_Ut;iE zYCebd<9}E7LVg@$z7yxOy}*xyzby?7)AGveG4e6mj_Z%Y_kZRb5s-tNf@S(PT;IOK z?NK@5kw=EpDF&NX6~&lmv>c;~O3$C|(RVK7m%H+->Wby3x;O*G@44rA{0{jCzSC)~ zadP$vf(yJ`ermwaB*hQ)W8XlzN`49|qln$p^jI{S3iF}`UP-Ixf!{X9!ylCid5)6z z=>PXGQtt~Yd5@BF_#!jEr=JPmJY4(`^;9?VJ_-5Dm(O!Q=Re3F1Zn4m%N=t#b-6c@ zADp2vgc$TwX@5IWKkZDP+kA$p6LxXX!}?~yNiI;YI|L7 z@ygUHQkG*6^R_qTb{3C9reGM7?PhyJ!>NsPct%OLcJu=5NX1rUe?ZyM_%wVPu&SPH z+_ovQ9=0p=sf=A+0=rsZ*;T1k-~VGb{207q8oowI-yGC9=g#+VM&$xWy}LvA&)On* z#z(jOVg0{3dOTeBhsjUmV|Xl1+^Kb^hu3sD@YZrx_}?H`@dbbJ?PMPR>7tE~gzrBg5|S|YbMynK_YtGpT4m(e@3MQDS+YRm%Fl^|zM(u7v)cF4NNggAP`9*&W{Nz}k8OL?1-2EHSN1OZ3s!miWzWD93x*9eGV9RW&2R>s`awwrlW;Kh6K}CQa6G5SVY! z+RjCoQ-^mzi+UgM>_J9kC=JyZEyK|{JHFd{CsR~;sfIB4t-~vxfTj%K4GBy(XBl~{ zOYcVZ`4wVm=zlorI8MJqgs=3*Nwm$QJ^oGO&9WU#vpRh(VcCzP;1`Xd!ocea8YuFFr{wUf zg82sZ>NneWBOXVJ>214c%=*JOXk=AmoCaAfEGfW}2o0F-I~+0( zuG*7ySd+k{f_^>?|Nc@>($&>=O1CC3KM!vx#LFqnf-b9Z6HoW)sJn69F=xQeK9b8Sq|M;HYKNi%~V4WJjgZz%!S^j^Uo%Nofy=-S(|9f#;#D4I)P5k#f zFoO`Ue~e7|k^P>>dXaGCeb^_kekLA$3y#O3Z5=dFx+8G60R(raqpQN0hn z&aa21SeniKX~gdJc)=L7*~Sc%Y3cvK47Cn`)i$T=b~|GX*8e+EjoJF@t7vqF1x3kt zovhJ+LLIdha~;kG*4tvh_ihyf4*Dzh3hb?7z%Ri&GkX~u1p{S;+zWO_6-+BLS_T77i{=eEc-m;5p-_DrlSoadn{(;fK$XJmS z+KP7e*6rwQqLEr#P>zLhXca63D2B@@Y(Y&)HGcs?E?g5T4+(}J9|QUVwa@(PH#!8?`oQ{AureFPH#z5^+K8M zED&>N4@i?1#3wE9>;Y-gg7~E6o!*k>sWK!IH4bOX8r3A-*(1_%O@=}D#AIloDZW6= zo!;ge1iC0jbEmhYF_(}t-C5S=PH#!0a_)k(xzk(HJV`FDhL}6OCC%^q$0cp<^p-S2 zcwGp@-03yx%A&4F>pQ(A%@b+k3Pj!Ee%*Jh-4*?BYj^dYq5psFE-dxYxnK1n+V!ta zufcj>-Y`Dm3ggi&LIh;o(s635FPHHIEB-z9T;Vo8FWYI{&!P7vWIT0-e{~}Cb143u zV)ZlbK|f=wY2%3l9+Lfx@0eZ}|F`LN?-|;=di~8-=w(8$*DVMtGy)Bz&{$Do+|oj| zL8EsWET;xnr>zU(X?uaVKbQ{l;CSI0f4tCRhB`PDL}A{@^wMx7?Udq-Jx@pG9zR~F z=RN;eIFtUY-pjz8^GVNzulpIjzhwD?aajMqQN1(3@xgbrKj8OfVam2X298BK{eOpdKM=F~)T_t({bFA|U(~DH=*VX$^I<3IonyH^vu!785@SIfuTdME zpvU#7unqWT99a48+RNT%Xz$vK){O4Pea1Zm zebnm;PtpW;mO^$}2WG`pHU9Cw~@kbvyl^)?3;n7quDDcL=Zdpy_K-&o6xspXF- z(lUv>jXmt4)>Y|AdWw2@$+_L|d=JxE(O9|850+P>X%02@)pdAxj7qaR{Yec$e>TW6 z=X(F`IQmmp;v4&5y?NHtn~`InH>)KL`oI58g5OZvNq#KU>vmw@trOST>@k`|g6v(J z^8foXaeJAczVTwa(8F5jp`O1_>uJzBzT6+B_NVeMC3X0wmDd7geO*uETA04qd0hpw zqQZAe56KbyH|b&T`T75%hxq<)qki9l^zbdMhgB8%Sco(>zPdQCwxD{t^#&;WL(FN@ zKYfd)HXJ?HMg22ise)O z6^iZ0blpYh-THle|7V_h=Zx*h;X@KNY+nX+Pi!aYFB)( z2j8zqZ25fzQ@-*YL|)Taj#7G@tLLe`bhTB^c-K7jc8`z!_uKWlLaCnvf4!z>=~p*z zJ2T(!cF8xjx|m?6@?I}OB0-4IQNl^Xx>)o6Ephe#Z>~oDd?&Z-ygA~%oi{G0H|^QX z@su9qWp^he@0EO^NxQ4b<2H_IL8@}@ru~d1VfL*3>?6>d_H&THZnvL(1Uj{!w_0F};AfM-=b^E_C?Y7Vv#4^R1SmVELxu^)T>9oiY0|y)_n} z?M^{h>q3x9dVJy;^^_m#-@Z12qQLd#DPu?B9ktl>I=p&XAFVV$c(-oUSXm3o=aqlQ zbVscIUr<@Ar#W_BQG)C7pIZJMbz15NS__2O?`ie^8O3Mgte2Tet1(&u5` zjGwNyCa;3;$aOYfj5B{UE*|ErG8*cC%4d($Va}>Aoj-1kHB9|z^3+-lRO9tLom>rc z_tW(@pK>+OIPIct<^!gEfO_*Y<&V}wp8EY;#Q5U250-lR)3h4(?oF2dT&%taUJW|a zukvf9SNTPpm)7>7bpbxb zI-2PVFxT`tQx2gc9#`KP=%(Dq3+&!mx#t+kR2?e*0Fm zYn|^z+zC$izp1;wC+zI~-af}~pXnS&rEppB`vg4ol)q5mg>dD1PYn%Kwb7FD^1M2< z95|pV-*>0++mgBlEU03S4~@SI`h2R?N7iTko?2}=eLu?!Ug42${6<|`T0>n;kzCA# z>+ydE>(%(J26}%)RpYY$?|C||(aE%ByP;=z{ANwJ?S}aI^jbFxFEHMXw`2V64SCw& zwQhDVo!7ci>0an*d&-k2%Vl@cDT#LKmv`q6H$#8!SNcQor}tF*wJJITE4SgxpR`K5 zPmQEsoM!n&%+DD=P12zM`|i-|CV1EA2=SZ&-@`hMbi#^!AMVRR_dx2hn6rt6d@2Ch4k!5w|51j{;_f z#_yu^jKXerjRScospQDO|H*#U|Be`uTAz}|Z<0drn4XXM`NO%FCr{~K>O}5`S@T9F zltN!OOAYY(yPATEJm2cwtZxa2;yZ?)pnWz3?c`7XEfNmKd-EgD6rqo%isY^PV!uNq zZ#x9Kb|BhpALAF}Oh^5Y={utiLAsG5;q)ev@Ph-8_H!}d2fq*w;0OHRM#LJg76XQ0 zoyW{(5jh}=wV+y&c0Kg7F}2KGdjmxym*Z--a`G&wVmn>n&9Nk8lW?JdCR=zsQhtH)0tUP zNC!QtIY-Xt5Whyec?NV!7b4o9w-l=N;6F#czJfo&0;&ZCSeM?`-CQD0PN{q`-B-?U3HRiaRXI~XUboArl@*v6!R@m5 zU?!c$70FMSW|^EHusiELU|j@!e#f^i!ZPc72BV+AyM*!`D$eK`ujzFWNPio6Sr%%6 z`uM{7KPR7U@ulMvGdRu_`2H*UPZKP?eOEXWek0S;|9uy$?*PJS(A_tVL*rR-ihYNzUkar}01e7W%Vee8B|r}l09bkI88e3$L;9;QPO z-b?o(^yRaL2E^j=0s5i>vyL$N!L6j%rM1V@Kn|84oEU{3t(LmL^|*e|HZL}fJ|P^l z+MM0m2fl6{O;dF40p9)af5Gui_3C+WxU<_q&JnPCvfB?SF}|0G#A*~Y|CIWcn#OtH zhy6V9S6fkClji5I0sOsW@yB*j8)wyX(4jcP5uTk)EP|bUBh%9VeUI{gUv%saHNSQ$ z+ACvm{1(rzmFqZvrSp^O&(C7yXT7A!{*2bM=1!<5=Vd92VQdY#39RNpj9sISikK=nTGzm`n#{ikVmztcYFW+P^;GI zo9LPafEL)dE0OOzy09078;rdm%sC;W)8|j*6RHpbkI42N*@y4@#W>#*tvMF$bObV@ zzVdiNxTlOzzmwPxLout|6 z1ExwfzNK|dX^{43_RO|<&^`@A9j>o=F9 zzkdzevDGz|%OLD_cOR>UVeLZHu(i|oq{~mPvIjZZ-C0$gbGJ7JAFXv8G4_Ufc=5n{!(_V|Q8$Dn*T;Cn^1^{hf+O7pi|5Y>grqd_WZHFX>8gEvORba@_l)r-=Nx$ zojMNQb$`#nyYBBgc-K4i9XgMPARk+zd60iyLtRCI-42~J2<5dw%ADI_G%uXXOR8+V z4@Gjh-EHhO{4v&ON`KEPw>fJ3pZs8V^SbO22sor(%cgYO=_UqbJ-c(dX-{?Vg!_)t}^(g82S!jtQU(K=zYC7ivVDZ_+IM1S?&o-Xv} z$Iu%!&c=R%`jaI!F?*>{))T~y)x7QS$M2!tsNasLQA17RoVlmP=Csd=&RMwdggGakLStcONz&0N9SfS;$EP*4 zr?k##n%lf+eA)>M+L?@uw`?h|L%^jx@7RJGIWFEsdHfvZq36|;-=+9#Z3SAz(YzWv zxCHTYxm<3_#c4wSX3}i0Tn21V>(W+(&a^%ByWXPDeNzq|efhndt$B5M4Ke%!pH_Qh z(jSDo@L9+5HbkL?vo4F|6918s1O}INBNoFO@11^{CtYJNt2$I zY3cuf3^9OyO@5wJ`9a(cvT`yOa(>kJ*K~er{rUM2`O)iaeok_P&%(;eHODkby~P-m z_9tHuzO^3TfPNy0@jpbmjT9He$2aP+Cc9jY&tDGs{@=nc=xOAaaqv7|C^k4{2FFPt z9IL;d{CAPe>9pM6Vlt6q-{oKY3t#glefP}LzYM(pzwm2$U&bTJ_fwFOJ|1V`=6JZn z5oegBY?@Lg{~~}(W&DyX?@5q##(UxAUx^7v_;3dbcafuTwLCK{JiJe$->W$id}c)C zvy6AF!XtTpPVy|MLhQHT7-YE;^B;UTKLieIBVEVyU*I*KVs?NmQ=-TEJlw+@IUaZi zT6l-6^6O^)M#gC1sPD@$&X+t^I!K#i@YOBiY`JJ3} zf1D~~3h-2&W#K7JvGDqPcwV*82EH|(ajb{e{}aF8%NT(B zWC!pwlMtuN_>k=&?BlZyxLG!?w)X(;KRnzf@SK5h54~Yc18yNnxpG{W+x*-qiAD>3 zcv$~uQB2{HU)>P2_WZ2i#dQt+X@GFKATOtMe>AtAV%5!aGB?dz4?# zScv;C30hCr8IpkGC&SA>rS)`ezy1htm5x}r>>qr%7)#N9HUsk+GVZl-rv`9Qe{0+f zI{qZQ{NW((bHHus#4q~^AMRWaw`ntIJ?7y?&QW%&`F)b_MUH(~KNDX5g!rDn9>e#4 z7U}suqz@Ze&g?IIxOEmTd{xGanx+tuyZ|n2cXE=f$H){uvi-57w7W z#dBKc7S8Ed=s}|Y?o3Agm9Y)`w-%mkKSYi-F_Q45Z&3MId`=$7IPRk50ldvb2mF3q z(YUC&^|XpPO>^coF2dlU$0_3uWnP`hs6jNJB>Ty;Rryd^G=+b{uDH zo%#GCzoX61CcQuFOisfNUMCN+@CM_Y@Tk10Y+D)6SDuq){pv2dCV;m^;r*w+4Gj7a z87~*~h{sVD9@-?pllt>Dj`PDm3F^;eS--lAZV2F^OqjnfYo}2M&yyyu6MvQ1iN_2J z5B^o-O{U`)!xwbY8(F`)i>&usKmp^63U6bq@q~_f70pcx+M8P?D&vuT5RZj;ZW(m{ zaFN)7eLVcw4fhL?kGeM>vd;Sl_H{Ndd;i$zPd?L*9BXVKd_gC@UBJ({i*B{^0e&$r zK+3nev1xAYv`+Fp3%rty=i)i#FGzQ$I8t9HlP;YTKEF+zZT!jPCUqbBHJQr(Qoirk zuQODB?zZzIk7a*>J4v#?K;`^1>?HdoRz5I4(&U3M$1zUSXRjA29IHOyEBzGTo2#eA z8W1hC80T{S6|ji+^DVq{EWUs}`Sv(`N&9pcK^J^mNa6j5zt<$c+N9cmjQ1PRBOZTY z;bCqm^LLHte>wSu`@`p_h{_{;{K@*&UG$I-4P7LK_XP!|rgE7uyphLX<*21~n@a0S<%=wJtFSkdT zzPsqJ0UW#!&Ny57{RL);ah?YT@dP;-e(tyUA{+yaD=AK3g(R{Xvb$ON^6I?314n^Mpt8Bf4- zsywHRQ+QOrknPQ6JfEMMBFoxcB<;Zi-8UYdr9U%3k7S&0;pHei^c8@Ojq!Z`YDzsr zxQjmWp!f(q+Rpsp6K(KZY!@eiCh=Hp;gu^q@Hd69m&D=kM1==?@@@Oa!;=9%#%l*X z;&GORHxuVne%C;rkzbU}Z*^lx3<#(yV+aAFCp2FLV zaRI~=F?mT>qwsT}djodj5$z14pBE@R;t$xFL*wvwt;A~zz)>WE_2mo3tC?X%-WcyL z&?FwOwD6WQo~(bq!to>FdA|wz(c2ZC>@Rt!2L8)ScC3LQTio_BSSU)0ao+$Q*C-$s6u{Ed_^USIVJl=)o; zdL(1CI}F|<79JhH8lLw*LA;k3#cfhCT7&t0g}0gN_sI>?^5tE|`#0#3j9;|yp0)6B zoS7P)w={_NuEK-8`?kSE2mF1?@v!`wGFpW!)rOUNi#l=&@rwG#@G0xQh!+YB&zljf zC#C(nP0&-{cCg~}GsZ=8lYTwFlSy?1@%ky@^}L?Ulpt;s`0{OsC_ephKLVA`2M?2c zGY0~bc>S857m@T79K#o6=D^?07X5!Q8^>kg!Zl*(5q5o*$&pCt5BhSx?NHDm{n^ZX z(mS+1e~^j!)5L2gwNI8YzfR@|oKM6Ko5_Md$hrgjgFdQ#a-#Xoi~yVXC4U58k$Eih z>+`pnV>kX^FQG}?zE#1DbPdO|BwU?sAko?x6WlX$DL_$pI) zC?}TX`Hbf;rxO(3xBy;?AFn2ehjGqK;_=58o;38xj5V58xZtj!99t9~+F!m6@hHO| z)>`PqAI5nziN{kcJjgN=brZ?dx`65Kk*C9LO&7PmtejhzFp}pZQcc+Cl4}TkY)3TNO?$fHMqq zNFTqHAE~m`L+U@;wwc7+jTYYZ3XkM>KK7Rw&o96G6kc%vZ@3RnaVDQ(IX(e;#N+QQ zygT`RWX8>!RybNr&sF$(1P38I-^?RfbPk9h|kMaHmEaLGm79M1o`31|<$po)i zp>W>6X*}P?dy#3lP1ONB@_QuDP26vv*pTWq)EE!_u}tC-aX{mTpHg@v&pUy)KjZo3 ziTW6u+a&#p2Rc&YQ9LJa;hfe*rU(fS>g!|@kFVglWteMpqewWcO(dMP5$_t$#lBti zUw#63ohlM%1bvlX6R?s?~$+uH`Evp{%NXEIA ze9;bIJd|hF{@7a?&tIOk3U6TmZ!GBO`7TyFCJVO5vaPgmN;z$0MwzA&o_bKgKC))> zJ-4YvKcjxfDV(i^6}k<|`q=^;;^{aG2eQjLN6C+PyCj@5Bxnzd6i#~p2W>6ZmoMcT z6rME@K4_hVop^)XO?l15IpLA~O0oZn@%-{TL*XqA;H42=*dNVHQoR<&xfpbawxc5o5jahuN6&!}IdG4-xpPFDegctV|S_yI3jw<`G&Z})|>t_|wn zFBQ(R0L}!3vxVQFVev6Pt3Zc%y4=FKMB$L!TCqRIIDWa^q;M_>;86RR^0#w{T=zBr@YrO(UGu9Mn71%h=o|DL?(75b2N0&3;M6U^76z#`u6u<#(e ztdEuah{tW=^lxbV*{Wx=P%mS1n=avB@82Y%tMozj>=+00v6#09Eu8xl4#^LGDm#&J z{PKH-NxMyuyKl53*yOmr`vRO01y4H&iqNmXS}aK zn|QRw0kYm;8j%@}rWHZBuxpFDT3Ga>n!NOZNT>Z&d&^B{bAIiF+gyx;`Xifov-D4|>97xSa9)dQz|O9t_|S9r7y@Pm7QrV*U^t z&n6zLExdBZW4{8KI@$BXX^p{hlWjk@>EQrgRO4X3J3h!w@oG4Uyo7G#mmO#1uZU8;v z5%r|8g9~s@c%&~>mLD*lUtg|Oc+Up#ptsE5=40yfVu(Ei@$LdW;?au#XCtNuJXwD8 zaeQ}pwnN(&FiIi=x|qk?!3DE`(4@Jjr6 zH9`LV7qp4Td-2>dk+}3lk=VLPBsLu_5}T_<;!m#^i7n@f#EWjnFY=X>B1E>V^8!G7 zerou=n`uR+KcZ=dF}2!1FDzT?vWs^;{2SW%s-1~!g+uxY-N^|tj$c1fFJp6? z*7L9TuN-vPpUJQ9TEz!^&_Wy{n|S-k!u!DDi?DBCyr|v&%SOG7&Bfej|5l;!wqgZD z8w^h|o(nAEajS*5S>X|XggvA)e>td^vALLo?BA$=M)lCv@+e;GG4o4u4gnqTmSgq% zb3zK|8pPF6UO6MfNB%f4ZkjWg$-7OaPE>H@?-_^QVX|_i%WwCG(VG;S5nY;D<1$4q_ZxPW#C3Fyx?rhRwxX zS8F?rBr{R!1D@S<5k9h* z{M(C|@0x`3iP-Bn_inSr1O@%wMcfhS@UBdU=<`McC`X#*K<^tn=O?YX1jq$Dn7V&r? z;q77^)5g1oNx03Dl)@mqaREG9`w2l8Y>amYu!zSM7JsNCre3J(3G#K@!-F2CdcwxL zjY+u8S^TU15uP+ax*++JYfZ^>(0Up>@pu#NFB3^+B_e6zKSUBfxSF)#J(28g7RkBK zh~$pLMDnc@MDpvm3TN6Xk+|Z|*q_7xTj9(^EOu{f#$Hj+Grwf7g*fid{QB+jNk(*= z(H`|SC=*$g+L+(3@UBil&9s6T*0Vx=H8ld7B;(c0Z^8{7!YTi^NczP%?4UIs{NL3o zlEdhK>}s3TE|TZBipXfBzoAJaFZf6#oKqu`{`|Q}9yfPasTtp?L7#ud1mWcM6HYPO ztyM1xXVxXci9RS2ubnQEiuM&^!r3A@GD{@VT+vB6BKZLsyA$IVi{uC4p>o%VB&D-6P$t&TyD+7IAQhd&u_9O!|^sfSp2gA^Y4W9(eU z^V!eTqZJKUklR>?a31@d!U^_=E1Ty@J1~gbn`${`}=9{gT@(eYJul{#p$@ z^S48;wMG{iuN?G_&M%bxt*L~)Iu3uOOxA5a+mOcr;hkwN7(7*gj5ibX zh)4JWgO|&Avc7J|@$un7b%FY9>I{WZgA=^~fsBjA-}jP{0+ zFKjXQblE=1*^Yb9hcKJrwOG4g5f?p1i? z-^eyUVLZQodxpun&GOg6d)kk;qpDC>7|h?RphrADZsD!=_?vn!C1*Upe_O|7-R8B1 zJPwGzHRghpC-BnbCC1wdEaDN5k^bPFfi}gdE{8~7rp9rTcO*qwu31>QfkG~7; z1L)VR_1HfX31`2Jx*mPUy|EejK5xmFc<&!azFQd4ZGO{6CVpQx7Yx6azsse%k!1Y2 zC13E!`g0AggU8%Kq0M(v{Ydp4m5=scc76Gc!vD~~;ehZzFc(O^xl}ho#<{p^_=Aoz z9_bHZ4`n=`{^Sm1GH&xGLkQ3q@O7<*M5{#51!_PBj#}g>uXYUlt^0izanYHLXmX+JdvDyxk%2qTO=>sB$98sKqTMtfk=L( z20D5g-cQKJ{xcEzT`KkiY~0=*>+;M+8vy)r{XBIkj;lkPuME^Dx#f)Ew(M_XLB1{f znhS;_+<4>v{h@cR7=FTXGF~930k7|1v|$^Cn;skC#~d!S-|EM{8$eUJd%2 zxo?EtJDKJm+vT^Caom>Tp5jfGc=v!F@pz4eccsFEe`DKtoALbqP1XM`H8vi}v)Wvc z@{E-f;sauIk;@NtV=nP{n}xTE@!0-y7YZl;kD>P_2K7bN|1HNG@;D$oX(*CD{Qb5l z){V`JLj4(!Vp+MwqgDUs-pe#1)Bei8_!oLFN6%y3N5&m<|IYW^mf89l`bGIUxzEb+ zB#K)`n-?u=ZqngPJ8qf#Pfq8y%(c@a^{0Inx12O?{CHp7l5{3_qtu&RD$|{zcjwW3 zWYrJK#h5bRr*cLa|a=T;63kP#Xop0 zye9O{B{YB7!plokc*_(N{}6vLc(p11OyH9An0X@}`&oE96&}eG?W(*?#`DQD?;s}X zwxGT5ZG?A`IaPS3BgA$C-iXJ%{XD!pIVKUAwn8Tjy>qgjN38TXPr7fn%1&( z*AT4F%UGW`kUkfd6jpWCXrDg+gwwh$rVik9C-3)trq3DU#!ry?ybS&P4MI%Z7je@i zh?y2+ygFMX=06}3qwvGAS43jY8Nw+-KWZ}CjeC1D`UG9d`-9RaD(lBWZ_cyr=|*** z%D)l&3w+-zfAEp_JIThEbXbrZ%>aR?Q7U?x61z(rV*J|u4#qd%(3l> z@cyFkUe?dhFX62<7o@(``0WXC^1R<;$2l-~lIJbJ%V9jfJY^f!ZTZNMS9l+q3mVU7PsAJX z_%93Z1x^x~HdH4Ky?$!Yo<87vZp&w|r&slJY)>DtJ$=CTv|u5IRPoV~1vIp(D+!-H zZB%qNX&U_N=XKAv54Z>79oouM>$= zv3}oON1{poIqdICk@!no`{g>U&oV(c$H6ZJHYf94%q=+{F_XWG0S7*TwAt9-!nny> zm}@ctX*Y_*tNMw=D=rm@P8_?X_zc#8NVwrXk#Og2A|d5Mk-VuxByWKq#5{q>%gG`# zPR@e~K+Dr4_=xhUBH`B$i-b3C!8hL?70H{i%;UI2L}V=X*Na5t^0+DGMWgr7!TfTi z_t44w(?YMck=?6yQQk+mHj2}@Ejw(2r1#s+1!>nN{Kf6<{8FT)9XbbolM0(e()?VJ zbk#W`>HS|}JaDE+&Ri{$TMk6ueip_9;n(|W)BNVAAV0(}+1(2`K8yMF?2h=A{U&#D z#Lf-)UF?_(n%^{ah3e`2(Q424>@GitABapdyoFvXB|k>JV#l^8csr>@7WGlC(GIF}2mXy@6xaml<+hujqfQ-1O0* zDOZ$f{?DWya~c0C^vZ9^f2;OV{%Pty${l6m>N&zoQOBUi<8&3i z{!~8I7ypC(=N2A#&wpF-PrPmnt^0`>afA==W`#G}kjDYxNdu>=60gpWhq{q?%)j2k z`<22Yd7g!RC*%3$`FqB37pL>D`bT&Z%mv2VQBye1Y7gdVx~rrS5ihTlJW{O030Iv}*po=3#|zQK8L7nj<3A%3L;qpPw!OMLTs^3i`} z8UL>(U$hmlMd~F@9ER2%L;XivUq9w&+{JbLtNsz55+<%lyaK=ed<{I3@%t7YbTv9w z=__<8IzF_vDyXlj|G#)v5bt<%LE`1>?h^1pD+yS{qt*YUT!=6v||rjlv8i_ep^<$uzfW#)okZ{+-;DB|H! zDjS%q;XB57QZM$y@$Ar=lAvBl^>-IvV#wow@GdqNq+JwNXv<{&7J?q}IL*StcnbKF zcyxSqXw8ry-pNeXU3{e>ukcow3yim;u)_AMQN*g5NA%$hf3rDBq+ZqyI0>y8M&)k# znW!vJckvB|JPuG+luNbw7S{A=iijX^!SkcqmBZ`0K2 zm*jb?xuE!~_3?)|D)YF^!aGypL0_U&mM=1%Utgry+{M1QOn3ar`3MvbU>+~C@GfRN zS$?x|d~4{1_k-nk6SLti4#s5`Kj`Q0>%u~Oo0zY$zM!6s5|7tecvo9^bi6k7!h=CP z$(OtMuZBDhy5mpIe~7LIJ>u~W3r`k7r2bk>EA+x+L4A3I@41Vg)z8o`mESYwf+|1F zp0szwRHDQq#9;Ijx)R-@^o7cDd+4c)gZd(I+{G^&@(ORQx!~7NIsbs#h|J@Y7T#YK z9_b6pGIk*2g-w25}2P2Xdm{a9-WTpX)r+FX^Wg7@d*aV*}N`k0tl*iXYMs z=t8WK`SHm;#x*_2Z6->3Be}M;D)pF8{=@mAyLhXn!M{!{zpwg{X{qVy z{`vK>1DRi`@9*O{J@n);q-U!9V`<)fKK^;=$wMuBi2Vrnb0r_GA)61#8})+T*gkE2 zAo-&%=6#AM|CsE%MCxbhl%Xewiow4Adkk@TY;J2rKSRGP|7z8Luj%f+hM4OAwtuk40&t}XO=dTpr(S{uyFrJK5;LMLF+m*4~k(PM8!oowW09&LUx-GZR z{7m>m`mG0mMLgbU;i2pba-}}SNVZRf9(z^X zafA==k3B$j>q%rko~{^5%=A*!v>sq$fnuywM_Q`3EBD%I|9` zefMkRf%XjSNXmnb4-Y-Y>vL+mC4N!F*xc3@J3qv4lexhBZmXSMS5s0%+DCd_a5VN1 z_Q9U~3sC=RJU(6#dd!~x79+gTOxA5Z-H^ut;Vm^6BwnnzCN+(x7&0DYOENBi|Ac&< zstLlWxk4mP%tYG;eGIH=l2o=0a{#Z!{J*0_(nl*q^1iD?a^C59XXp{UGlX}D-k65x z&NMK+KG5cg5;=&{qSI4$!l{e|0lfqsU5iQn_g1&iPER9t0#XM$Ifag5~K zv-x6-H-pK#t(O_{I3T=B%mv2V4*6!t8JvtaA6O(~6tLkh7w4}lKTJMkY3RYnZ9h!q zDec5$cu+$m4+cyU$#(_^W|>NW7JxNjzR`;a$jhZ2!aSr>3o|0_o+-Xe5j^nw=Pb03+b@1DSHN(&sJpuXK+neF{Cg8s= z{c8aoKOcJFo*=)HPq%fgoePrh8gqg9-4Uy@=TjHF3VI~t$1VA;w(xLVm>YWF*Fn5> zOxA6E(~!pj;k|Ay7(CWiCEpK0n`De^8UCK7=>W5W8fJgGh+9@i7zZuqy&L=ogS@vr(vcwPsY@peW{LzDf@H^3quKePCQEf$_F z{aXQSvv6o=75g_iZstp0I1p)(=RzQwb}0FW9h?QXRsLG}K|?@oMxI+09@#%^voMYE zeEzL)e@^7KMRaQV1%GXhxxoB=U0YnM6o&XK90!`-YgQXxEt?;evLYB z7V5^opl+&;&)$l41TCQm|v-|%x?~8qf81%c;#6*RN+CsjD1@i`DQ6R@at`a zH`tsq-j3R0dtMB+?MTLj=*}4a(il(r*XMCu8CvzbfISwLGFi86s3DI7!aLkt(0Kgu zGhAhTMcb;7c!UQuc)1>4AssIatupH>?IYXah0~d=+XlIK8ya~|;c*<#`GnWCY>>e` ze}mqR=M>K7)Nb2oj|z^Q!ZZ7~$ z>+8Z6l<&i#>lRq{%6O|4-uximN#=s#uh8P}MbIW5AF}Xd8!l3Jj!qi7u2l>)aTCUq zb*$Ugs-K}>lBZNQI%B-Ah(G%NagF5fO<)m^Pg{5>yTWf|`4vL8Mf-%V{f$UD(N})2 z6Gf0elYiAe!jpzV7YrUg`)%+(0d3;(WeabO!lUwoY>N(IJb(Fp#1L-Vg$jy)2=4-O z!IWR#^kN!}r}8UG22JAeJ)AGY?+w^5$9@;~r?J0`e&1Z|(+rtDJ23jQo*^Q2CSn)5 z_M$*}7WL<6+&0*iw-LXWnNy43a>MUn@B|qbg)I4^EQ>~{@?0Y#N1qZGA-+Qb1q`zT7|dv4p^`WgBqJQ%jx zj64fwROHP7ebS$N?8GDLFM|hJ!aq3mcZmL%uEKFk=vQaZdn_s*LiSjc%S7F_2Q_v2 zB|K@&bY|m~R4Tk`q$M7wSa|4{5FYjSz^hZ#&Uk)#B0V;@?XUc+{t@14bAj=;K%UXc zX;_^W--}22psrvZ;pPp0F-{Vx%hX9jzpB#ftL`J)2Svy6J-6*i{S5u0P@JL$ZXbLs z+XrePQeOkXZXXoQRdk-Q>43_zK5HMOPoCtD_mOOi&g1fQib&QgLsy?o@8ziWK~amm z&+?Dq_-?*$6pJSd*UvEafkbTiJO8zA4e}}F*NgQ#6wkPKI4$h6+_Mx3C;`ak{LE2Na z815-bgDuSOL!d`8hMzHbD-ZNv51?Q1H%qto)QQ}k7z+3lqC zN&azK(wU-dN^el6#r;E99%sEzSoCjspUW9#P&|n5d*zI}zvxTF$G(umJ(?GkbGs3q zw4?1Mv1nC{!}_FG#S!e|kba{jcR4pPQoBXd30;{@^$^W_u+|yVca45iK6a{n3`Rbr z|HTE$hpd?CF5@1EXTJhAoooLD859pyasbc8X`x?UX1!Nf1p37Ti2}$SE+S_Q;bZ(G z`YHNE^0_syIzP2=COIg^I~-|=SBOL775B$E@K~-N<9IgX`Q%zG$-3>MfoDWXc%$Ou zr71kfv=}@VqfR$?QUsCO^*U+jmy5;zoq{B=>doAr+BKI?|^l< z^)lSH5#cG@j*4YjyX`q9n{?n5xAd7EWu%Q){bTURW3GrlahrweF_IdCefFP4597EswBiA)zs31&;w-xDcz5lOb98p8{0sGo zEdM|}ulQ`xLmvlqpr>zhJ-lK%el4`(+#ueW3J-0EtEKP81;VTL<9!{i)GvOqJzWBN zsN=9UnupiQNg}m>*GWSwF1E(SnZJwqp4)!BNc@BJy|_SlGj$@#-;QWCx^}!V9`Qyz zUSQ!t*2No?ev|C~9$NmSINH>=jCVDYaNAD;o~$cyf$-)^;`q-Z8J>90pjbTq+j~f^NR;8DEpb0p|uk@WArH@nf z5#)(==V>i?TA!WPil+6Oo#J%78}*{jO5gn&JGxHFnf=yfh}piva*mq&f49m3&z1~O z<)GRjuz9EWf0Z1U!j9h1d8TrQ!m5qSJ+LllG1WV?|I;e>=NOOewzw5|2Zxs1aZSd1 zpNYEdSU>bW_*S_Q-ZFin^sGchNl5QN_Z79{y*k66w2Mfs7gt+;Wni9E@g^qgwqFQ6 zlk-t4rS5&6yG=XbnzCH$w7*b6_AIVTZ9WFe;BaZxV*oPV$}@k zSV;aQ-&gy7p8QJ&FrF;$*Kj{Q^wST?Z(8$1N)BhDZu`}u|KB!f1d@NrFt&64&ZJ-P zc70hQn-6aLbviBoIwggDCilsyss4FtB?o(a^6~7@PfsR3*W-G!%vb&~A|ZmlK;0@4 z&VNq~psTvQS27IT>U#fH$l+6&M#_DaKGAw#p@wHz?=dIHDcOM??FEJBluQu`VYHX9 zIVIPLFug-TCq6t`bZ$Ea7B{V+yR=a`-z^XEU;6U`Ki&zTS%|&d!YdXDjJ8I5aG=l3BdRsS-!$-d6+hyXVzIlt zo8sW<`u}n8hq_K~gy#iBBwnE(4|QV+@hIzmDnF+L-x~|(ipW7<;P@Tj;r&^n=i^V; z{}>40B#-d~;XNy%>3JG&+Fm;yZ$2@D%pdAT=26!F60a5VJeHF=1W*b zb)x?>Lo@{8y{u0p-cG&xu97F}{}SR6GBNVR_tnC3e8(wm1RnZ;M8wD6)lAlHU(dhl zAMBK@TW!prc@Ig>`zt{mQbIh!eHgsUSU;VTVqCvNgmXTQgLf+vb=yDG)akc7JUI`q zj;SR)qpK(^qNJSoE2C&avakIL=BU)RVC(|4K`5gRSg=f&$C@ld#-hE?wR=ru8#A)1)5i+g(5BqRR z_u+c;^TLvvg6VnX16EJVjt#}GjxgZf#Z~= zfPP75`lV72+>TsB4hKX($6S!*9Ie%A$9P4+LR_E}o?e$LcqF}YN|2xOi$pkr7!wiE zdQAM37BE@21H$n(!YekXvL30N7E_wTc=bq2Ji>V!yiBP_Amx;mig3dAIC!;8*6lDh zO6P=EdW>ELfV8m32<%x0dniME>6G5ie(sCH^1Rw&&&lBtpPxg$ zjLq%1n1A&@r}UXV^K+?_#+m+sw2SMZrx!y{A4IO7#p1djDLvJG?jhVim$T-Seu(=o z1@!oKqZcZy3Muh|CY#CQijsBJ^5b z96Z^KbUSVkiQAWH2*SHgpGdsz)v>aIW7%17Ie!4GXRxEaVep=nc8a#8Q}F}fjfsQz z9+P!DZWD>mJ*FWDPbvUik#?%l=o~nkv4h9bH!ZwZS)NYmBk;3-1>V7N@HQ#Ddx0lq zj|+r%58t4FjJK_-x=uk7URelO#N#Ix-iIO~;VMq%l(hpdp)+2Yr0RA&EE1o6LY_#x zhxCcW3(RLM+aFlOBib8Ao?F0QF0TCu`8isIUj0uTJlV{0JDwDYudLJ%#NXrkMBy2A zVR@DvCV4FD@8O~DmF;K56v|E#p}%7dA|hhyE$C<25GLz(;QLl@9@KU5a z!KYL9un0YYbq0v4kG~AYaXa3FJRLs9Kf-%QpD6yIFRJQf{?NxMBOcQ%yrU(5Whv0l zS-=bQCz-!Oh4-0ATz8v>AUr6Z+E_ogR!3{9s#9qK2IHYE#XRO(cv;{N?MbvHowD;p z=rP20h=h+nS^v8oTYpp1Bgj%j-+n<4cReG#W@r3lUaO&mN~ zAG=HT0iJ0K5MHtY^zibz1Q~A`XcCVnTX-k2y*s5_;LmOpp`-i9!8@DDx=Wzf-bQ!_ znp4Iz`YG$>GPGsNh)0xx;jdkmAKGwE`9jg}lQ{mf>=GvHE=fW8U8Erh4|S#5EPY8c z`f?Yrh{p?ohxM=u&c!=Lb$FlXW|8#XZ$~V;YoE?FY+V#=S2UAMj`1_CwtG%A9gJ@5slr zUU});&y&v|+&>0k$wof=jcrIm`$m?t)0|;q!A{0CSlQrfLrx?-EB2)`yFAJh_`bVD zVaTVcJj(lXyZ19w9tFBU?D8mgRr+Z%rTXub_g(*f{A6!DLYBwJu&ZOy?p=mlpDy~H z5%ZS^Vw>EqfX{Zy-xB>giu~nK-XGVGRD8^``9OJ;k2DuldEh-ld5Oy-(O(|r=zs7I zJJ5axzD3$0#;GbwM8CpXg>Usg%F`9TtgjR%m&0T(2V)oGbusw*ALThJ{YfgR{Bg=p z?lZfXkUBA4+6ClJV+-6bC7%iXW|<;RQ2x9xKYemy zA^F~5E=c+M`$McdB;yAy`C>g*#0Mxg;FP}$ygw*B+fV&N;jIz_jy6RI`NGoKPi-!$ zE~zpuiXZmX7rOqx&18=bobru*=cgu*GwY{weSy9@*9Y*+PQ|0(^Vf>c^|Jm(9l>(I zb56w-qTdAcjVP14{)SI;%0Hzm5HtGq+a~Za{*m18(I--`zplXSJ?SY(uPa>azeW0g zvz{dt;GOTQ4#jr~4;RTNq5XTy8ocxQN4)1Y6yLbPJK=?g<9mwx7?SpZGj)YXLf;_i zohwE1#6f5~-zAbCY7t47zbKO1F94lKMN;`?_@<0$N7~7)a(`F)DYW^Wit|Ok)H^%# zTfrmAU=MMHZKml<{61uevYu_Psynt?GR*uQN@WYWXlH1>hA*Ukn}hz8Q}Md!H};J< zcxwH>C5S6*8?7M-?{R%1<-4t_wz{Bzrrolisu&5HB;)T{c>4hlZEnPFor?9qdnOK^ zuKy8N*k){;@Vp9)`TM%MzM9b#9{gVgc&xDMd&HhN4u=?=Q}G$_0{v3bp9&e$g-OHqAVa1wQ&w(U5SCT?hY^gZ*xim~kuo)n9}-@LG|u(lMm^ z?RE&4>tcSm`&Of_8CK7RpzNyevH^6h|p zufnx{z)J@n=Hhk2yOhbg7)D6kHcmsJyo9*R9eYe9 zEWYh4SBs_0S zhU)o>e{enjWl36h>*-Xy$XRty9pcNfQ}Ick)${48di}ZevK~j>&h-ppgHH8Y(Qiz; z(j$HUb=*h20DtXN{{r_9_v=~3KXC6O#m8{bf8k)w3+(DtQ%NX2Q!n4*5!SQqknKfC z|DL61>w$MMuAz^JMUVQ8**6Z}R)sfCIG48Cct`6KgO{eR5MJeA(ESAaCJPVWH6*`` zKBrTKIK*f@F1rkMA;ycdhU2~ZALBdKZ=t>MYka4AE8eT`FOqZL#C!E=@LR=Lm;NEV zOZz_R6!@Rm6qAKLI?#TL5ACxr%E4JIT#50~aGAA|eK42_eGFWReUBn4a$0 zU}n0fyJyMT*(L-C$z*1dO!mpb@(_`Sh=|IIh&)hKKt$XScx)mfA|Qh1-_4RI(6#Qa_b(>ti0u?JMOQfO(TKyTWv5Teoe;g z{b(&GKrYhpC`;abkoOp*qfV1YL*8xq`fZVF^Oh%o$D>z*A-tM=Jf&dPZCDz!z7Tjn(GY}pzW$=|v>O&Y{GMfm8jO5t;Gx`@i*=KGfVUw6PuP0Pml^iBA-q15 zAoiK6)qpG?bk;&L&a?1l0S|g^x)buDUmdq70u_IAmc>LJ%4VC{YJ3n&&bkO>hNtF{S z*i#t0xeR(e5_|07toX1@7@A?YZ2S^mYZ0O zenIto9o_K7cJ-c)){vk4{Db(skI#=Ry?-Bgi*+uiH0dK$=w!hvP_Qnjy8IOHkRhK)Z)l;0((_V5)FFRM~8od8T|38Dg zT?VJ*_~jAu{vXr5<^FIS2_)|iO-7b?e_HJ>SNeSovXYLUxAglb;7v2xN{-J3_p5My zzM}9jM({7fyW4yf{qiI1oW}a4x+ER%u<-s4yjGK~XKx{GK10QKY&+nvXvZvYX1J1WEs=FpVx|9S+1q`(3U-^vAfo<@@-*`U5)-&ku**tI2goGS0N{u%1Bu0P4|A zVIJb6EfIJ<4B_>=Hr{8DDHK2KPtz+7`QmZ%sNgu6>yl(%XyGqFyFJG6E%~V4w`cXY z$@NV4`bV1I;fCAoCT_R?Xi6ax476N(zBc(EDnIvNhKHN{?x3~XYAm=0`rBkbp$GcfE(C#|6wLU>?|0kCVz~& zMI4^|mZkTv1MhDpTgj*$5qP&V-RmE1euo>vgYMO(@QkA%|D3!JpYP&>`3BRD5Kp*& z*14RLQIAF7{hH}s|5)=o+z{Rvlc4a_Y&7^2-tX~&jLDx_cs~K&?@hLnQFlh*{f_Bg zKm3b-5niSF%6R+e)CoyqyuSjAWPI4d`yb#PjI?s-x(o7YzpUb=B-J1KV_aVUS;9;H z65bgmf$>87L6cYuWEr2f@ctlv0%Kw~g>l9xy?$@wp+Cmu^@~4L7=%}+?n!@m&SrnS z87_z~mhWxgk&LhpQ-4@bpm9daEcjiFqsl_-fGi*SV_aUp(iMN>`qSJsUMw)5l^O{w zlJParF%P_WEXSaf-L0mz*ms2!{T=odwf=9(nHtV?uV2Ph>c=GKRCTX$<1Ja0LUMAO zfUH!y_XqgD3)fio%7vIC-GTi*U&a0&oF9D6PqDw}KErBIZj7GyD1W>F#4?dsA$5?B1TaN^uo?o*3Z>mD! zop0lTiJPht|C>z3no|Y+Z|XFaf03OZx!VTK|DIMg(Y!yK*UK>W=eP;+k=y!??-QT7k2-ix=8W4+U5h?Zx5b*RqJygwEf`u1D=P)_tsgC^Uxb1`}$9%k6zHx zDj(V!(*FR;`(H|q>uotm|KBtTk@od%k`38nbddOg@p? zC+YArKEZfkMo1`^C^r;@W7m#de*9UJpV^=2x1Vo6~pM;FNwh0t?=-Caj&U6 z!n<38>$o8BJYEW8k`(MawavoA^M52C)+XH6Yk}7rfd_w!%j?JU#eJhR1mU58>QZ){ z9&f&bUm5t)xa$oIkDm8~z7g}dt&rpPTs~f_j1#L?Y zwhpoI-UHrx#67E_>pubSoCrLL$G!e%o#D6b)ewaDjQ*nV^wZklkNBe%F*(WD3Z1+U zz0z}hnB(OB82y#ongHIU2t3{Yzu=5K_Y4g|cw6-sgIB3i7!Pfv6*9J>i5ooX{}I<= z?$~Wb|9tyrBk+WY*S{O`jnfc>=MS)@{>-wW$X5fNBqQ<|JoLjfe~i6AZY#Q#+dmS4 zH<>ZKe$=~vq0k2y-?oBpE6I4eg{S8K5!<+}=x_e(9}##h3hzB<uN_zlc7u zZz7(KaT@CrbK|WfBjRf#ALjqL-}@@k(Y7|Oi@=-CEW8yX(H?Hp5Wrh8Tz}Dci2&Y0 z@FW@AEj-NsQ@?|?KerXOKJfbpJc--96^BB;at%RvrZH+f$XCNZVEI;pC&`Gg(#S{i z|F9Q~0r*<6I0CPqN!|*)h|oW4g76Svs!QUC6y&q;E(KqbvB$#0{6DSVP+OpD#k2^# zi<#uD!20IW(R`0TgeMJ!QWPHKi}MdyKJ*{0B;$aEhxvc9Ppob5wIa07mim|0tC{4j zD2IG2>(fP9y02*Q)Pq7+{~3-4ZFk&NH7@bC;M z*=Or4;9@}<3ko6_TkZbADt;k*Rs$)6PE8eCV4C70Pj`4 z#~;F*rN3x>qW;|mtv7T`^WeZB|06Mz@mSHgI2GJ>~a8Su99J^m10pZ=opAYVPFk$mal zz#?I{5r~@)s(<8vir?d(6^XfrH2U3?$*NweW#=7_cBC zRh7Ye2YA#s+=O(D!xwZ`iBNiWBCx9k&Nksfj8hd zW6{prCp!myW|A}PuQ(Ut`i;);XMW`jdjz_eiQf$7rR7DN=lVqK%41xj9P9F)em9GAD^TDvGmJIEpL|9h>qEtbfn8m+OAJq}8@ zsr>M>*5#&`4B9xTa(qQ_egnRa{Q}lR+{`tOvsmx5Mx9Vx311<8_)gsaz;VvMH(2i& zGr4Is{$FvEB?a60jV6KpMreLAy$+bCA-^^Lhp*>$1$%STzX0B?5qLa94!ui%qcF(M zei+2t4>MCK+^)U^o|sQbFZbIq+AjNj)%`i=UmJnTAS z$5?MLc)w71zd-um9cMQ7ND>ph{=)6!kIdFvf&S6I2yd(TD)ysKbwqx$AFPeDjK8z+ zegiy=D>2@4GeaFG7h30Iy#Hgi-iqCZJ#GkZr%4d`V)9TUQW@_x;E{~aTXN@VU2XH?2 z_np#~Yn{?XzjaFg>m;XicaKvR-{zEAQ}hPo-?=gMiTwwpUyRw^44T^+C+5qW@fgWN z^R+ILR{{!3Wc|LI$~3DjETrEI_FAT);|wfB2I zE6e!5`UAX`BTa(AQzpcCm}?^)XFhJ>eH3_jhO?wZvVQ)`2)vV+=B+%;u*VJINkBuX zVn3-y+rN@8CmA!JweUUzynBK7QQ`IZ{s_EDO!HQv>+~CA*M_g-N zZf3!t_1ojCtAhJEGIZ_`#xVHL*XJ9QoT}f3?8AoMjB{U(SM>6r-ZMB?C^MgF-pX?5 z;ZFIT)N^P&8tS(*7h{k1y~sZcdPloO|4sL9J7T!$r#Nm7HZVJZ&zCWO`66QSXYriI zX3hV@{cq|Wu_BE(5SzN0Cmg3DG*8a*Zenb2CC0=5k<#TLJFC`TRJ(1A>lrC-M^}UA z0({n5cD53D)UW*j;|;XSlS9wrG2T@QFX0S-*&q;Jjrk^a9b6~Q+yE@-ICHs$cPa2N zextD)T_@`}O^s(5Z!?p;l`W`G-={v6u9LqQA@5^M z@>VW{ei6&aMY!kdFQVUlaU4G>Nh~ME#w_bY79Kr^2YW>f=w{(ZPF@~?_Z;)^R$_eo z1LNumuP+ZzKWM^u7#n9u#-}ViwVpt8?R1?SI>(Fab32o~l^74-YWyPM!SL0k>{Y!T z3j9%zS;XoYk`eI@`GXlBN85+|lMchXEtcTD7D=aUM7L8m{u<3?@cx_nr1=NLEr?m% zEO5vEPriP$!?_&ZN>i8g9sNLfzSx`}BG1ca4+mf9IE!B!ynVofKcEl}w;Ntlzz{hMJ0WM(}cW#Qpj7`E3ZkPhE@%pW80%9*LR5_=DB|Gh>a zJOqyFGI--HJhTIrajb=Rf-`iDiWw;D=wCP-b?La8>@|B9Gxb)AA5sX#>QBx~&9)#f z$yjaSRf#?^cjRVgI?ktI1;j9bCvMbRdABoiNud9@OJU>pG~e_Vz0ZNzg#GZpY#CDKC`n;D3^e2cX=i6k@2NuZ)1J(A4I%9i*t+-j( z=n+4Qz+1pM(7yU)#dz;!{El+nY+^r`!Q9LRm^Bl0_`zis-9k5_5op-;?`jF($@)c=z|Q-1kl zq4UqUJ#1#S-pbdV;fKl?1qmeItND22Exg-+MKW6bKlx0Yr%mTvdtZVda6|hF8Bh2B z?-=&DDc1hRLtfzAgAd7gvn3z=^kOtReGPrg8AbPj_V-JsdaGRLpovH5UqZfBL-ZHl zKB@j_TtIk_;X^W_nezUS?FdG4nJF#thIFze*_O%Gc4l)FpoH+m?7dZoIKv*b^||Wc zXgt_E<5Ay0GCqLs=nvty-7Mz8QJ>^f-8PKfp=&n_e>d2doUc#v)-~28Guc=c;?}h_ zi7N}qyPZqpt-_g<6EJro7wPwK{YCWqHoecqvY)+>g>?J^_-%#%+Y!QRh&9zI%s_p< z$!xthCT1xA7KUxyaad zq{7=t^5OZoR9iNYZfvj3X*AHSIK1r?g@=C4zlzo01kvYNz#|!vvZ!hbEY#z3%n3*<3u?jQ7=$v>|yHaFVwQ>o30#$cv6$ zT_)bJ?e$W~N;<~RAaB{h8=TUHZBA+9H8`VVBA%^9Klu6kaJ~n=pI7aa)`Ql7b2~<2 zOmJ|S<4n99XMo(s0B)+xDf@f^`)40;%FeXL2!)sH?&AxRagIYjIAl>He;{?}t-2Kb^Vc*Y$tQ}Y6tc1WF*p#!u=PgzLJA7QK|3(CZ z$+mRd?hgpJ9d>}rTZOo{=0wetaE7m}R`9lw=Z8xQ`ik~gQ(LWWzbv1GLEftSossunsv!vPUj0Sz zLhqq!ZvY<2cr5U6E)UKODcyzh6F$=El+~Q&l;L=_vj4u;Dce%!lXOMs3lwRIs*bLeY>o+KGwxGN{Tnum37P~kR z{muHLSmWnJ@>yc-}Z>3AW&lV8}~mZ`~g#LlU0OVLoRG1t`CBH>H0J_i)ucBkyx z`5Ke-yG?%){k{`xN~<^Mv3{=v7U_7Uj~7d4DOQR%CFAE9X8twR8Lv@z zd&K{=WeC-ewTVeUKJ>@9yw&hqr*GtY{DFL{UHwJm+n)*aukAkv7Rdp1vW$dKH4a)lr z!+ERmKAp$=G&IS3g#IG(?#uFAFeS3Q+aN3H_zA6FjAz=YE|V>_xf<%e@K_ZFqx5^* z-@QmFV2}6dJT9?5z7ifBx4I-g%VrX`zk35%q+_&Wsm~9H_c}B6R-XdAYK=g6#`%eS z?`AXFf=IrOA;2OTcPqTz8c%#cGsbSogz&TF!w`xtZ*{dZ@;63>gy(lIA|GONOTLa# zz#=)irqETEJc>^Kbe0e7<@X^&x#U%XhTM z*fCP!?P0tqcN4@rirIRrVZ+xNkx0I?gLr${zp+XgZyfL-W5?nDqI_c&UOW6-rG_9p z>BuOB^~rcOKHllTA{meS7v&Qh@m9}roC#xWyqWro;Jp`oKCz<{SR^CLi1yFtEgplq z8T~juFXMyva(=GV8TLG$rF#Az!)j1&*nW0onrkqnK(QnZ0<&uVgiJPIKkZxuZ#71#;Mvz%{i%ZF<7q8`H+=#oYMOB@iN(DO3!5w_W<5Jg=c&XeJ8vgCeRw(K=H@;&mji688OJ05Q7|y7zF-y?$d}tzG2u5+70V>w=Zujkw{}I zE{n5j`3lIpfs?$|YwhBYysJ%uk+;&4_bSLrI>yg}crCT*ShhBYY1Fi80s*`$72c(W zJ#Gl^Vv}I-##?xsfkisLOyO^v0Zgw8rqq<}v5aT&eU=qLP(^zoSa%6QvDcuRW?pv|vy6le2RKWnn% zhWJTEQ>tG+aj;yz(I_8u+*zjTbC-n|&m;^O<+tLw&ZCJV*uTL4)gQv!Y7%@rad3=x zis+>Ch$y_q!gvz4d8-kZ`4{2sG+%u@ad3=x2Jj$b=Ls4Qb(cvr<7F3_+LlDFu?}Gt z4ica%Am8bn_|EoWQ_l8OE@x;L~-r2w+8LJeY_BR?e-c%b)OGF;PlRm^-W4O}| z;k{>4d^~Y*jEBCllVq&X@~QT(@nlkoc?9rO|Gx(H?q9%LGtzwZ@x;L~9{Q$Ek};+5 zbo1lyLecsA!y)|bT_6koLDy8~(mVZOv*hw<#{y$Hjz*Ajv08jP*YwE&y z;wyr9mVZOv*hw;m`+p;!TCAn=+V-mY|21e={zdw1F<*W8EdPeSv6E!f{l6Oj8!zXF z8$mqP|F4;9*yD!qI!%I)XZbhk%Sgs2RQ+wIzOY$Km+qiRGC0;+s3{=di_F$rBYr?( z5Z;^!Jj=gfY}`pQZc%tU!*~h22REK2CIP(HnXR{GkztP;!b8JWmoK01-=?6y?j#w} z&v5%kyaC;kyi^8Ccc+x$a|Avoz!$8>|0;aoClEt(T&wy2yZ@#C56Fu?D~CarbXm5% zQ${hGx2E4lC3%;b1Ycg?zfPgP5juuU(jH$jmeba9PD`?*1v@rc;yectz!Sgft=VAM zFuZsh;!4=UB2(kc6Df%U$>-Yj%czd2=v`YciP ztjj~wZP=5OO*hupN37#c*`)C9GVF1~dcTDA{tD^6X5r$w7Z~kxy=lFR{d;Sqf6`3c zDK`(E-YdsX;ILHsYo%8uXA0Z7urfksUCZ?GFMW&N>l&N%@_7*NPG;(@36HndJf`8KeeI8@ zbx6bY`~a|S#^;9$Pwht_NL~(#h>xa_d?JRo=2^oYHzeOPCV}PKSC`g?#duF5FJzqZ zONFQ66@wQM|1lo=V_e>v7Yuvc5Z+dkz5cdBbn;k5=8@g}w2g$2!~b1DM%A~@cfHw}A* z_l8MeywLl)rtAY2$+%6+M|g=kbODt?IPC9L@fgeZ4zu;v8t!yM^1WwLM4vbxRXqSf z^094_j3}0rN3Uk&;fKTx;R}qn7X7k+0e>wVfx1|qWSfu?&n&9`o8;rOMMLsoKe+WA z+SHFT6L0Mynj8H;8vcLk5$uQlA)Tb%1K56O>ZeuyL+$*?ecGV;p@|jdJaF3gWaJF# z5pwdrD57UNQq6euCumlto~I&)n>tC!;SURuKzcsX2qyKMN_J>}PW6mu0H)#mxT&;n z*Wj^Th4B1(Wjt9s_SPaE@h`$V&V1E&b&hfjY*%fhTYSEt@YKA5vE~X23hNr{!A09K z<4LUHtt~g~aYJ~gm;}b#A5*7PAV0}RvOz}dAGF$OSia1Z43rzdlV`-dwWk~Q3a{EE z2p$FvDuwZu0E=Xtrtr9a!+7KtLi&`=4&GYLjCqoL2#5@S*vs44gOU2DmEaQ0! zZ#QWYJ$GZO0U+WbP`7ji|2B;e+jS2BuM=co-klMJR3iiWJJ8d_Od%Mzjxk+ z6>;k6GhGY2=JuVpc#*IO;Hl^T*LE8AxFI}5e(Lh^q~~J1?*ofuya;$$m!5nF_Ax$* zy^D9^y=Q-OO5qO6&cOc0?tZ6ib2s*ZUZ=Tz`2Shn9o!xhjY+>X;;xFUA|UTAjPI?T zW0!;Eon;bydB<}a%Zq2@r;?8G>>lHBJccS|5Q8bdSAL$`$4@!QTf5M(#|`0~ZxVdG zDo$g(hk->pzFpyMBl&`0IXvpvSea=J$oC+#@YXIf>~TYQeI|kN-br91kvJU2!?W>I zNyc9n$3yg(3gD@Ie`^N}dxhusY>c-r(NwE!n(^>#{8WchJerD^fz230L4dH#$Brx87gv2U^@TTFp zA15VH4y*SjkFJvw<&{{3(Naxa=ayv`P%YM`xGa6YXjpvl2-zFqKdrcu}s$Q zG>j3aLdVk(XZU!D8l1RW9PcEBcL)Dhe+Vx$9@|G-B!tZRMc+s|p7vRVx0B?fy}r4c zDcRcc94*$?X1F&D$fx^%#M}Nwct1B^S-#M7nA52Lhm6zU;(htzjRIF`!v)&MG~NF{ zWZ2_|@E$M;jQ2J@Gb3j|vwY|qr;&`h|7UyEcol{5bpJ2o1BF3&j|cILeDd5N#WpOX z?*F-eRN4%R7nD!;|IZorxFI|Q{OV%)_K|#&K=M&+GmT`Nru4a;>aQWwSW$(cbTjWP zYH4e(A&+RsvD2i_^ww_C-045XvD22Qd5pjrNJO>c*lFU2y|saH6LMcQXmM&0$~cL?h~9Uqd+?KU)9KMPzSyodBk!B| zz+d}ztoTxR7Y>jJxsN z_$++Bh4XDj;R6%;urFV~@VhlrQbB1$`W0XAtt+!j0eRQi<3HF>XutQg=O7R18197e zxZMITtX!}S=vSJjx9+eo-k~Oe_4_VPqfDU@;^O+;4lL5~lm8+f0#IDux`3WZK7Sy_ zc<-b;fyjW2N482bZVlq)84s8T>){P-peG%RX`ir!Wcd|h|vQ?7tI=X|ntwX2T+jERz0lqio+rHo zJ{sd?YWvfN;d8%T?!meD+Y4sD@W^*wd*S`r($7bbP5pCutCYS^x64ZPPa_by#DD17 zIMf&X)${~DSOdb@GFE%4NgNPQLPu|1cwD+p2!zOZ`-AUEot_5PM10P$@gP4IerR{C z<&J~$rC0`UorKgPP|@dErJtV;pT{zu{V(FpRCxX{6bYoytismv1>fs3eG%|T#!iLD zaSTRDnKZ(+pn$sla{Vn-c(V+9+z_4=gi=MH!8mj}*5_Ep`3g_>H-HSg!~ot(#_`sj z&;QjQ!dqYx6rP$DB79(B4UlE*Q+P73(9{$L1D62arOeh_hkX7;cs=H;;HB$y6*Jzo zz#|zq{EK+kFk5fkTEiYUgtyux2p%58RVj>zzLI4`yy5pR@l2jFktZPEjm*SbCvqx| zgmo-d)yG71WJ_3c%l8g-1bPuTW!4NOl1FJ&8JTP zHRE{e@O<6{ck?~|98LcGevU(5r@6Aaz#A3=e*R&V|2mzQ|GU%wHduasVtF7AWjk$% zjuVWZEkIXsDEb6-Ku3Fz2Bg}h~D36u5C`sD}30lFgBinF~IcaZM`G@ zFV=1dPmTZA{SbP;Q$r9QDo|Zq&+pQ}ULs$@n^A(i82?Y#<9{Xp0rAxMe;wW}|F-Em zJ_APYYd9qztq$q9rEKF7Zt%TgGjKNEbjUoN<^#<9F`hLtQ&lv3gq<+$IJd&m?+lM& zymj|F!~H2SlJ}k<{=STP@Ra4n*qCIVfsiSu!`PT)#Cc4Xp9sq*ECTYW@&CG~fHzV@5Z;sei{R};oRwDjsXk#lGe|}~{^$Dq z0C;Nrzix{&;x-dw5#C>dc>6Qvg`jM&u$>tsqaOd~zajhQtHjx)+?XXH@yc zPs~u~|6%MEiXLr0F+-fcw@%_`T}F3C|DgGait>un)({YlpU#+!&$0O6tkIf_oe^K? zbw+G{(HSwm+!^t$HfKa7&R_c0!+0OnYNzZ?JoEJCd(Mb&9HNW)@BR1tn*#Mp?TF_M z!gLHSsh(6jnt{2S8EV|W?p3=?RPPA%)g}E=aQ%74H8@KFV~`o$q7VFcXB~#;K3>PU zaTrTtotVb9?u;vt4n3u?w`Nv3#*;&k?whcN__zMEJ~)0teCYd)7Cec?d;{`c%}L(6 zcWg+Kcdtp%@>Z%8ZpSx5mVTB;+A+^_H^-9|@?;`;DL|8>stn+XyY~iM!yY$;_nt{$ zynUHw9dR?>9l(N)XM9un4VEttk9h>}ZsR0xAYg028#p+Gmk6AXH{)Jlk&NH_7xBd1 zdIQEM5)9!T9>fdHN6f%@Y6i)8x58t;VabOsj~7M2B_Q8p%+?z?*09G7;f*#4Qh&Aj zwSVxF!1)V4B;!Mc@hYl>MF8(PPV)xF8TPm#ys;*M@o-*5v)!-m1QyBoQ~`a;k|Fa5 z;BDt5Z(yQfj~l{Mg~K-=Pb`$>+Y2m`@dbs)^S+ioTd?4yw*Cb0-c)##`M>%@cxRae zvCnv12l#|Hb2zX_M)(bBf3jbeMxli2ufnSG?zi6GXZs&%2HpV1UH(P*4dyH3!MDtS zj5CqSc)YI(V0M#NIc)i69?FT{K-RFs4e?K#1hJP?CazK#4?c@zoQY<`cspr-4GEWN z#PSw2nM=o7>e;~r@J2HeZ-5GFF2b8`z6oCNJ&H5o8)rgBoKK_lNno_8o5G(Yf*5@o z0_c|hW@0>!%Ntl=*yD!qFwj$%;F;|;+#Y7O0E=WC1AaJ{;-ZFJ%oH)af$I!=g?Ft<5WJd1Ry9$^ zyBc{(#@%o~73GG3mK zhsdLTJiy};Zu-GCr9vUn~(HUsXt-+n9$pu+^}~4dHDu3A+9& zRSM%F_MS;HZjHpNs4Rr{1~c&nb{h7$A-wG-LE|a+!uCS3?@W^M<$OF?awRrd`|ZIR z=jBQi9`gCu(GE^1cV%5Nn<;i)Q?69yf8EcGJ2!XyppEm!PpZ=I|He4VYKIx@+6nj> z8fRJbI)v~6y6UHMF3OAXI4*BsAOBZ>Nbm2M1lD`#ocG*#FXNS;rc-AKFdWPmsKmY&)~{D{JW9`cXDK$$N-NQ1a?wmdKlf ztfXViQH1dl@n#&^ncuIlerGUSZ~c*mJ#Gl^2$P`j0_U>iE(8|oxT64Ggdb$Q3l!dQ zhP}e`70-C@HYOXCgybi3tMDNiyA+=72T4A^*&08{cq@_+@mF45bqL&r+liQl0H??fdrQCoyKHLy%>Py!+HEH<9das_oc(nYdrnvm+n_s zzOO30vjj>07LyP2fuzsx;zKfiS>ajjzdqHN#AzkIAGGcBI|{GC#v}RaOoFaI`@ILb z9|MbI{8lvH*@f_KS9mGI9yi70lXHP{_W_G!{C+f^Z7>0Ss(JtQQ*AtwuhS%G`Scro zSf9TK7RmUtd_26htEyo8!@e?XzCZIJ11@yGh2U6`s}p3|{EDOSaD)3a`(w#|`G!bGuA}!NW>DCBFYE z=GR9C=hxYnlgxk1m$xaK2=-TYzrB}Xy!HJC4mZ%Rn|oLG#mmV`h4#hIl5F1kz_ zfJY5lzdd0>rS)8t)h=01yIy&n!5?oLdbl3mMR~=)d+RT@^+5H$$s}++;CUJ8a;YAW zZ!A7r@i{DC@2K~Qk#g*As2WYwViv#NT@B zuQTj%L-Ji~6104FJUFWkc}d1{g%`AI!Hd#og4ufOZ#3)`-VG)}@PhjRW@UjzGM*JF z--LqtilJsy$X8FuM zL+Mv$A)aCx;Xk?lg8H0bxp}|eB)mlm?_L{^>hB(tz_ytMx85IqfhplV62#k|ZdGv79xewK$+)ZlUR0b#@?FMkz4cET_P8mgPwB^I zU5C6RBbsSgpGLkY`xLYH*8j!EBl(^)31XkY{T#Dy1{TS9RX!f}?AYcRtiPL>t+#%g zVUHWad(k8)yg=MK>n>oCjGGmn755OHABBK!+vlCk)?5FoVUHWad)XuiUU2`xtOtNa zGNK)Y^{Mgn2|@w9`xTz_Ckmrj{YgJP>q%gdjK5TPmOrQYm#Fb=j_lYfsnK)wI=FYp3?Q>8yWn4sXMuIxqisXMbeS`sGO# z6;-ls8tQjhPG7BgdN*`sSlX^;y^Q^-YW;u1QP9IvS{ABj>98q9>e(#+vmcs`wQ>H8 zPV=lWn9?>PNM;|1F3Y^?qBN3Z`|?Ue8=@dNuJXRA11 z!&t)}H&oBFPv&}lgSBIaUxEGHv(Yc(@;02p|MeetcGKY1b5(hCJ!?6Qe+bQ+6q?7F zjeP~P&*q|g8>+Pk^q=b4A1HD?hvrRYPetAZ_$2b%SD|?X#_LpgHDSETCPCSie%+VY z6=5~ugHA8(KM2q6z_lGS-h73JIK#h4J`tSKL_RZ(Ab5mDGR}&|3(PlKas6zJ%W-)d zQv6^2VY^x;^Kt2xz~(Ic!uB7tS8*0^L)OlZa(r#@>}rzUhZ|ux0lh}h1A0*X;Ou26 zuNwbvm}$#FdY^6*BJB!e|GJrfqj z|JaW&c$WVlynz3(utE#u*VI_Ck~BLeY|FV)ROVw7g$F0qiDCo?)(YtJkIjEb1uXG)%YyJ2WuoW zhcK8|guRNqQT5r!CGj>qYL|%Q4UOO5u1|MDy$EMSzndTn>3EUSZ*V*oIiJPtQJS&0 z;i)j*lO{pi58+W*!uq`mSfpdjH$?cI$oVD4yOP;@8@3qsxFPxc0lmSi%QQ~ac;5yV z$#_`-`3kj<>lNPiFrGi4=eX)+?6*s0JL}4G4K4H^&@AVVfJw5#e?-({!3xB;zXu%eBk>~lQIUPl{k+0E+r}gLq{F6EC0|pj*^fKso`bw3;{=5l)Tcd- z7qHK{^2~s@F&oCC9!W07d#66tkxsNw3hQ$Uut>&u0r?8)6YKG~yp1#YzxqS+g~o$# z)hGBw0z`6*cP_9<#@0x@3On!!*bCO8uxGP3FCE}1lFhV-&NyTzKy^l883{+vpb9c9@gV=c^lDx`xnW#(tKsSy$z~2 z1b^}`7%Q-htD^C2hZexYcpR6vag$+>8?2Yk{ZEr1_Nn?|r1E;{M}q66GzOSUGXF<3 zzU=_)dD*!t4%m39fx`{jBSwzwm(BP$(Y5Tnxz=gvz@c&UNI6e(F8XC$-p0%Mzy9OS z{hz@a|4u5OR9WrM&j#bV;6Ad@{0hcl6;boz7%RJT@8hC-8?VtK(0{7`t4#ve$G(K_ zKBfNufbs4j$d7mi4^H_zaQ+vc|H0=s(Rfk) z3*-HjID)-D48m8!yO{~}N8!mJg}(!b>;~DdLjlXn;-SRa& zGxQVZpksdP4BPxOXV@cKh|}O)5%GduoyH%tyzg=uyp4C*Wr2N%`y1mw%HuTtpLZ~1 zB^^t=!I`7#mHXAuc!hB1l_}g`+PI|WpPK}~UHjv+c}D^hx}Jw{Ei7jy9czy2#~Dw; zA8+GBhCOZw?*Wsb@RGGD3vZ0bI`7bYJ2H4t@}0nJy^T*8_6qNDlfZcICSo#ML3RbK ziTFUqd7~rnQjL*u5zAM_Y`u-o8TPm#`JOcijJKEZSU|>00E=WqJe8+U!lQmQw4Ta% z7?0!fHojok=w{h|_670YOb{N9#m&?*-sQj}8J881FCs2u zyvszsP3Rx}i{yLHd{yl++mQC-q zr?h2^Q@UuCQ+oZMozmUMI%T8qiC^QCEq});y9H+)Zg~p7y8*vD%&`7YZX)$ts6NGw zdYi=WDSXoJai%PmyuSZ=3i6VU?}?~SevOImfOK5Q_VXmO^)|t8`B$;_SS9}F1z?em zAB(6@+6V5#1^UT(TN%aMRPCcleTK$?Zzb^l%v1#lNcD-~fIE+5gkL6qH<@I84$okX zbA~@t=M4LPDbAhw9nNaH-5Iv|x6VN)uEJjY>uih?_SwY*XOPMV>&N&LJj1l8wc zQy^(CdS0lC{T;=4^GL^gBkD8OSkT{f9n5UKO-+V9ZV2yelc3rsUS=-}CjC;3M>_5r z9#Nl!XV<5-uGNKcIWBKg%CN@`><6nd;y3lW7OHd6yza&4E$Y*2TXtOECDR<8ah4Hk2-ly+Q|b)j368fZFrFnm z>DUR>*C(DN;_tx1oOl<>xLV;^K56dp~&oAskE zvQ3f^#R|*Ec$Pu~c-J#qZ?{3`K{^%X#g^XPi> z{EzUqnFPi&^Crqaz*b1c`9~={%m3jO5yA1jJjX^-{~4U2nC zq$0ny{lolf#phL<54dCp&p%XGRr>RgmVaP*tqK)C=f@9*uKlI5uleIqUi8PfyiM=e za*+PT&?%Mmzpo)M4>=$65A%P958})SyvX>J@n$iOcah8g)gRzpG{ht*yt+my8}NZM zfDfK=m_HSGbpIWEZpY^}oV$QMKq!ZMu7}U3oZ*ds#rOAde;URCBb;Gdj=;x78uES^ z7t0&ee=t6_^}Ci4y^GK;{EOs0*nDMq-)*SFnT?#r@_rfRB^~z{(67~?v_EA1N*v)` zbhu%Un~;Cnj{fDJX1r03r69f-_glau{azf28yWX9?l+i)chP9!C4WgyV5^Jee4ExY z{J3KN_kl&SepTTG^%@!XGTtrB)VpY`=1%_!Z;VM$dJW7Avdxl=-zgwpA-(>T*?JdM z8TJaV(j+k6-Uh-m<8roHlJWL@JbE5d9wd>8LG~{&3wm$X{09`C_!))4e(DivZ?>O` zFPOb(QJ3B{81PfSQ+&=a#iSc|{@a7*r>d$Zs^`ODM_oAQ>kAv45oe8YM!xf3`1IoQ zTW3VmpPdocZ*xXWJHr`%=*RJ?z~>nJ4m0Lw9qNoYGZ3E!%Km}Bg#8lf+m8IB=y=Vm znW#1G>JjMcEr#_js;IjGc)USQuAugG?g)HlApdL8^T#~UZUp|AUFsBh2J^}nixF*p~;W}jETnjWZMi$Bhbx2q@5eu!=rKaanr7vx_X!QZOC zcoM@*YvLMPJ-_^l9w@(EzF139`;8Ob0>~?$rrYHU@-J#X z;9t~!4E_Hnf6IPq&Iwdsp8XKrQV;E8aTk9YpE7odZuN;cJMLZM9-X1voKf^GYzLZ8 zp?Zp?YVzyJ(lhA!dba5eHNo+6$PZv+esTT{5&SJZA-`?rBA<<47jbToouBBIBExnT z)AT}ikj6VS!tKn$j}x8v+xabgL)Yu~AwL_d&DiYo?11Q2@$>3e(+k!w&d0I=!uCPu zXW0OG`q6Y-K1+V&&#zxgex_RjMDQ=VUV{Aj_7~(|w4HPQBJ~5ht)6`SgKiZ+U;m08 z(Epx>SQ8&;i8JftvllL$Gkfj@s;RR4e132yi521t13xI3zcI;!QKm=cmme@))j!SUrrMixwe7Vn zS$$p~+4rs_&w?iF>M}TFli#g`8`c2l-z{`JJ&YHP$2#M&CQPV{f~0&tJ%$rHGaZfD zctb6AS1A4L@#!jmu0gU({Y224Y`U@^euF8W1B!P-s53wXU*^Aru4*>dDB~oS&!$Vm zR%B%#jr5ec&d6`Z&c$%XD_#x8{I@e*WekvoPUoRErW3IoPFdy`R%9@#+*E7i-^E0F zIT_CKY)-Y|#mG2Qo+V`ddzg*`PT8=m(@mBB{@wia{$)Bylq#pO1uvm%iPzGbictcE zpHH{-zYDX9xr%an6-PsDEP+>9r}57(|IR$Rdb_ydPw!){YoY);J0(?{N+;{F>r4O` z|A2I=zZSfVFqa#bBTn_WvGObXPSn&l$J=ss>Dt<texgR^SJKmt)=82- z$ls!4AHCH-2KiHdobN#N0{VdlD+|j<)B}|d=VKJb$N48k={RquC>`gx6{VL8y?}i5 zY$oTAv>&1tuYdfax@dmP7c#vt{-mP$Cmk^V#G?5p9x(reqWSf65QWQMRWyIq0r6#> zr;z@~A25Fr`$X+%`z&1kBK`yUwg1>fqt`@3x}q|jfRk>lZ)rvk?fX}Yj@K*}rQ@xS z`SjfsHDO67U6I2)0p1CnP1m+s{?nopv9YBs*~Y!M(vQ&7mATqvJp5i_Y9G6pKXGr& zgcxxB?I1dx-z|X?UZa{p48cdJGyNsb&j*PcnmSTk>YwS!miG7*ym~&9YmRm56UVLm zVSIWomb4Ekf3mq5FODHr$!vo;zn#j@CRk3V|@d*Zq{ZRl1*0sD*R(jb+LFBI#Nq-M(0U;vX;&svxdEu^*zxIuaG} zhFqqhvCgu8!EdUKp@8W$4k1M?iTHxg_JdjjdV6h}-w%{*sZTbx;JGBK-|d7i;T_WG zXNg9Nz+mG{=lbO;50jOAZFMy{HjU8R$W(qhf1g62x>zPlKT9>~=A+7|-t)wf3!O=X zS#A!YrYL-gPt~tr;t-U63mHW}0Xj7#MUAA>RA^1Cg0F6&yUTtB3Ii~?CZTEC<}p^N;P1X>LLg3E7>U)A{3{DA3Pzmi|klgqk#5k|3H z{0&*zf0$l#L0fma>s&1#+ZUZw2LUn-vC0V(bFsN|FEsWMrdL)4={!E>lkSikJtXIq z5g?b(6$XeuQhT?z~0k^)4{@K{{$TL=V-EPgUg)>dz)i`FEN6O)Z$+ z8+;y-;~PWI^v&+er|*Vu!m00#Eg0J8V(I#tDqK{0Z9idp#e@m0-9q$gTvq;Fk{^>U zc>r8L`E&!o^gV(6DBpyM3SQ*TqZ@dopFn;R&=ipQv;O&naMk?dJ&U`o^0WS#F7CxA zD}2%~)1_|+(|6J7)hI)o6?lz84%I0@bBbPwtbqZ|2<4^Y$-^W^MfTiR?|?TJ}KWe z>U-7PV>5UqVQZKTLH|-%D4t{B5a3EbGr-a(;T}RW2Uy#}udEJS6{a+JxSc$>jJEH-GS? z`R@wSZ3~zBAv#uAF({0;HSy%AX2SGs5p=~w%1{17;x|lgX3_i65Q`^RRep*6S}<{4 zU)R`#;g=c?Nc(w7#fCOrjR1we&|8uj44g5wtqZ5++YzSw5_10SLa(oFsZB#fnugT_ zOr|S*o31(7`4erirdT3@;h{f3we#EbaDF(Dcnq@(n1#*KASR3-rWeW&ORPmdR4~7$ z2lDUC;Qc;=-x9;y!ZcCqZ&!$}3uoxaoXcWPy*8bK7fsaG#V}Y0RoU+@qO0C9UE3T> z!4G7_!dXB6I^BO?BKQA{56NL&%_%AZ_)81(`IF=}J&a$3zCDk>5mD-&=wvmb0|Xkd z;B;FGD)>P3ZOotb$BPg=4izPH{sYl@e3U}-gaJ_l!#GOSv*646Q-IFnbX`9Y`2*wg z2zsW?UVowXt??0oE$!8hl_~!d%f>J>5X;nJVk3^Ty>szqwI___+f8&?w~3_hAv!H- z>UbQdcZ_|AajL-S)-Zd(}O%Lan`MU-*&SsjrrA1)45Mw_( zZ91lA!}MJ?9r@{1hDmFFI6z1KFg?JZ@!O~eDS{uQzeKyKF~L?_i-(u6bdZCenZlFR zqQBi?I?ZFVc?x}JnBH8QXp{#aSigJ1^rmEoWLNxocPJV-pB`d-zbXGqH08f z=8@}YOkl`{5eW0&UVx4f64Tj!?8#f2&6NndFx~F|$$rB5t^S|wH$YF-VC~P8KZ?$y zH&wnUI@a!r=2ru_0_9J|D&YKaF+GBR%r4)aWR1)i^Ae43{3d^Z?i;_R)BXee1e1n% z8m&D+^Qh?I_!S(2PeeM12CaezZ?(boiEUAt)%z`Zem|1VJeWVvKOpGABouc&_^Y~K zk)Qito1R1ql06!npW_>w-jd8ttxYGjeB3|S^tz4?0D-LZOYuv9jwqa{ik?@#W;&XL zujulp>H~D{Uv2()G*B&&h7e(RK72(N8|TW{Nd`k)NNVc$2>Xop><+ z?LL1VWtiMbf01-4f#?tQpNglke^3HA%Y#b!Lv+i7s{ARMlP8Yshp~WJ*C-8)>3dZ9 z)Y!Z|*3=eQA0__{`x9`Bxvu}0Lh{iBPlhE8*az83aWHA^v**S0TFI|5b>t_kR_ltNmX)VH>auns`ElKb}l27jNJQOzb;AuT*r7 z;3DX}Nhgqhho2vjrlwCK0I5Hp&MOHTVWQH%l^-*y7FFf9=qNwVX%zvefXqKcpJ)jf ziLW&&>pJr?1|3L^(XYe?1{#w0T<@< z5VY|w4-7x}i^ks;qRa4w$3tAc?IAi1f0(NAnO@U`O&OS-$)ss8+aeyC^Y3K3n!s$r zLIhTu)d))D&!_7V64Q4xU1oinv3m=`wT}@x7X1@%S^bUiGA5QvZTUIB&}EfV9*}9*^B0BasAJ|| zh>kieN=F?PrK5~Y=ly%oD(2oXLxe}-TUu(HD7sU0-k%7qU~Lam^EO%XZzK6N-SDYT zC)-lYU-suEQGalscnTnc7>@S(Y5u%F5H+glie~V468~g77X4_Vp0=3QrrT@%@dfM0 z(36Zvg7JV2yck62ob?zMa&dK!;NqzRqq&hUw&onf;-?hN_$5t3Fv z;0%56QT_ZM)7?e;KtDmz_vO>En{CLiRhw@3u1_Z}^$9$B{obO!Q?O&^{kw$+{tg>H z9nV_h{Y{HMhRh|7Q?m4Hzx>{x`Ty_EshGKV^V_SuNmqaM_X}jO?`H47Z}F@>UGLwE zarr~Mg{!CcRBUS;U)faE-;Z5Th@@#_SI?=9i{_r%)OGIcxhqcX?YnS%Wp2Ujg}H^C zaLNLlPY}3p{_zlJn4EX9c(jxYcz7=oa9(Bp%)6D=J@Zdz z=p}ONIH1Qy$Bo%|ugKGd+D!2>4y{Lb@mbEW5sy1Vzu18~{)1CeexGx& zjprQU3?087v|GygTB;Nrz(d~Z|5fFnd7C{!Jfl?n#K_s?45|1LaK|}r_e9{X1Cp&* zX&-LmL|}LG3EFc1%#cg!oRLEV_~!!uiNg3s$u|Bp;Qtc%c>cCKUKoGzEap2rvt0PY zQZGq5M-B<#F9-g8Lg)H@Mf_GK+0;hk^NPwjzT6i8_c7p30&Xe-H_x6LWxs-LPZt3X zZG^5!ymAX~r8Dg5uQ)^dpvUeRQFxX;t%E)N-5L37oD&m}5APeOzR|*aH7Fmgc$s>= z)EQEF6Xg36@O}ck3*m|EdiCXS&cyjbW1iG}t#W)Dcwg1&1 zgZX%{DtB=!Xv2!w?~j0Yk;3D7$7r8Vzc6y%2;8TEi*tRtpUKBn{+(>s?Y`V`+pfUb z^*9Hn`x`?xe8xHIvjP478u*u4^1f{FO`l|Ne~kJ}0QXnm^->XBoS9F!nJ)nMAlyI7 zxWRVwIB=I)xUc2+l?L~I_7m=6oUzq?l2dZ(kwHIUBM^%ZO2{w#*hsk54YF9 z0+%-N;$r)KgK_=No6^P4lTRA<$05$p%YMv1FFEBe&PNN{6LdJ{A^u&^es=+nqcZSi z|76K&#SE0w;BIw>oI1i8dg(6(_j9|Qj|6a)e_H&EB`@6{J7oQvVR_NlR?D_~k@p`u zrr}VA0r*^$xA2&Q>^Jkv@e0cEag^f^(dA(Kz6H3a6t?ef)PMDvoL}%?55`hN(Qn@E(iCv+UM6^9tzO_&vYHhg4>z@qk`#suSHIeePIPRpkLOA0?IC1W;+{G&$x7W?b z3E0E;AkPhopD(A|4P8vyY2my@{*A@)?JmXrl)Ly+$L+f+ABW{>fIMp#^;PHkPAcy& zuQ&-TEqu3o0dStv_^6+Mp52;kuTw}WUE9M9u?P4vcgYn_$=FRnd$9OAXCihU^WU1U zW#`L)_lQmh-W#+RD>RPLco)EreGYzG;{TGdlbugUPW6}U4`=;#|J=w|o+ls9-ko%p zh4-p%S3ah(j}^{{p?iUc^K-keaZ1LZKd|w%zwVZHGMvsVkZZ{L=R@&LH~RlcUlFRr z8>Sr_V1s)JTe5M;x-*?41N~z64Zxixx!G^; zw4ayC)V5@>wFsdB^VNF3M&V!Mxcz@}N=_^X{)ksG8d7|GyL8S(UoqzDymYr4XG%`e z;~kC%Y+RZm(x{f-youu;cQJ5#k8?^+c$(rKAD8WSE!yg3C^K!8OgEJkDU134_J;${W~6)Q4B_Lk-PZED93~%<#?3K!Epj?(CywmWZn3XAMbv_aVNa3 z`5!*<>l;e4;9Jue^KV)RF0RRj|D8~|tBYe9s^|IS42kv_g9ZRXwN)Sbcc0|n4gDhOe#uz;E*birT@H-ps@^MBj!Kjxq>stYuqQG8 zy!?3Zf7&TIew>4Og@|&DMO<_Pes>st_g(z%KIdbB-`V9r|5&B_DXJHqzq0FPJe4C( z4-puBv^qmhZwG()$=>IklH_R-Rlv*v&(Tl%F%AsOI|r9(Syx+ z8n2?ll%tpDd)&p)M_&c=kFFQQ514OYs@9m|zE9*eAp zTx|k7I%v_!;D1HMMHE+_=#(7&CyI++_3?H4Sc`IYI78PUChoZi<@_4A5C3;|J)nFQ z+f+Rm|7qKUltVw8L%%fT`7ZpyFz90+aGIQwPyeDod9L7g;x2(*^h`pz`?#G%m*)p4 z&n;GY{zmnYUmpD|5SM2Fc8@X949rVRy9%H6`1ImC;^*oAz~^tmZ?OIveLM_(RAPP* z@4D%kUPK?8@w;R3JF=7dh~L@u^LyxHgwn?ou+P6n>qF|t){0e6m>+;YbC-M`cpbo- z6S7<4`^=aznH9a+^X6WVqs^M5M~@zR68?-Hty62TRi6`1vg4v9e{w zOWz)KJKhL7+A+mr-H3^LZsB$uh{t+{LjFZkVu^!;>r%4sySAQwVek>ez>l~~)^fg* zBWF{6yp|9y_?^b5c6El#uXgXp{ZT_!H-+Mko{s^4q~t7!k0Am5LgT}C(L6TIFS~s; zPRWre@(=m=JqP>vd_Qi;YU-lx`tN~{J=LC{<9+R9qiWj}R(LQH;sP4{PlzAG*v{>_ z+9^5WO7a^K_(xgzbpNvUVIHjaao~TB{80q{IOaP% z;|YJnTdNNb#algb;OlWM*+1`VwB)C=FI09TKl(|ue|HID{H0%YN4EyOm-Fq=;7?cn0AqpP-+=F@LiVTe>w#Yhe8lNXzjpxq zd5$~oUJL(~AU+myydXB4(RbK%%|kA zqk`>?$Dcokj$bW2PuK%rIZo+_+qvwI$X`E)7csaONjpQV;P$1Rl0&D%&a6xO8S-&G zIOmz-l_l_by`@7|gyWSS*x<>pDm}2D53k?L`aU@^gMT&Vr#^*wL-?^Zi02ReOmJSs z;D254$(T0?aEdWzuhV7|lCGQW*4Lso?Se6QoUV-=m-UzGh# z2;sj0{KtTw0{(^~_-{kzpGf=b`8w_&9I|XdXdS9|6!77T=qiXmF^J#mVqCut_E+n; z1DI!wXn(^-;C(EI&ttYDex&A0or9d=4><>owEOv9`0cT_|A~?xLpFOJy!SBlA2&gM z$kum8{0 zGgg&{{9&>EPMZG&nfJolpxgIC1b-ce<1tbdgHyn*<8Y*!7@X1raddRe?R&hjMtV9D${7Zps)S*KtyD{0RpCTAs(F zIXt)bZs0%2aZ%VmxV_(UhJWId&hXD-PG=eBGk{-8nhx0Coxor6f%HGo;NL9xm}_*G zeiZoE6u|$1Q(6*-f5Mop?%!7-qG?4x;(#;I2vPUcjci4QjT-NvFIc+FDJlJN{&-7mfEAzXSe!4E!nPpZej)V2?b56|hIt z<(My9^2>hlkU!<)GJJfjQ&7B*Js0l4iX!;uN_&7kxJyya_Rl(_2`PZT7Wh|FD$+^* z0{CPCM*bd&_Yrry1F)}x@-G)Vq&R`Kt&Y@mwF~aQYBS_N~I_i}-v4pI^Yn-U7yAe7=m& z|D)|Zz^p3H|37kO*#)fFqN0K&me{}&E3yq(+2$@_cR@fv5s=;%mSrhRTRLd$B}QXR z;$Kao#%Q9(*kUYEqbOp-E_Q#K@c+CsbIzS}?>W2ViJa#-d+**m_k7>?op;_gbLPzA z}tBSe5(czLa znE0K!a9#g-0&Ym(X4;WwFt@MkS$Eb7eR|>!(6OdXI!JW6Pco!q4;RP&9(_K9>+d6e z$KyY2$NdG&^UEB+p7mTCbnFKmemtElk7HwWxVk#=tQ_0rFO~Q-fsS1)y~Nyl7V^md zFpFNVUnU+69bsIZ-Y?L>eWf9vCn}i_m)fqL@_%Z(_M;^(O`zidW#VpX;Cjj?+I=f= zx7W_6qZf1>)n>n(7}Jk38;>#l_xk@<+6c0L{0&L3Mc z{5nvMo*rLS9L<{(Gn@Hv;v_whbp$!r59uheaW-@OdLni4oOV7P#MlRa>dC{_KVo!* zH%vzTGQh@Z#7TP6^XB?-d57`AyUst8S4?7EMa2WT@#@5J;J@tQ+xz{@oo3#xoTfp9 ze=&N2U8NSTr?T#--5Qy9@%qEz6BC#?kr+`=dN~EZ5&XwJd}|*KzIUr>9DfpafcYHe z%JoF}YPWj|{&eS`*Mk3E3O@1M!M}6(X1>SR$Jni~5#RH`Jpf$s_xHDgyU6*)-+{}x zNt8P|&%u6NXyYP-%l>|BmFV4v8|u|_7oR*$+T`Tm+`Ud329G#xD zETNrG4}SmPA+A4!p4a8+gVtS|JJ?L*YPPv|H##yO7V`bHwG-s5dMbLcT{pEuOfSQB zzq59NoLo<3U2IM}pC0o6gOB#;*^o+4G;tHrv%%U6a!Ngwe#pTI>G_+r7uXj)RpgjW zw@(lG|G}oJEB;vgxyvQZeTQ`>qm1y$<9~XG3YzXAJ|aF)*QvvOdB}X(xP|n|;py{b z6TedWps*gAizi`wM*bgwcOQ84;bi7Hv+?Y6QO*7sW{(~(PEtL0R_ah&Kaa(4liGui z9Wyu~KI^;ejg(pZehdEN;L~T5>Hi%3j2u-@=A;h|>+qS+^`zav3*#5T`yBbQ{qR7$ zgviq2`fXAN`nNN9?|_FrXcg~d@Jd5IGV`C47#9aU5`OObGsG*aHNOb^bJCuw9rq{& zP2^=$sh?%zNqY3K-k+0>0nfL0pG5qzsFBTYcyw2UcQAO=7Ut3iOxfk&#rm%= z{GAx`;qliKyqn$UCjSfZ?4EOGzjf!}B3%49_nHMf+g(rnHWyd;oJ6g2@|CRnmu=ha z<>Pu&0q#l$AN5vmxyob z4*whh-v=S@PPu&Bb?I^+rkk#@Pvnd9Jqo_VcvI}>+X;L}J?-QZ>hoaYihIF7fjDk^ zgTI?^FTDQNlP;#eT~#9X`3&&=IMdu8E;O(|1)H}WfZ&EPjU|3uAW(wFJ@)Xb%REwyVs znf0<2lXLT}Nmqe?N;baPA4N9ukOeJvgApue#Q!qqM~N3E@7@YN^AgM-Nv%asK3Q#7 z`Wz3Q7CHL%>vr%DbNI%e%leTB-)xb>is7>z6;gJ{&~XprZf6zD{?h*b-)ocOYTO~#K!~>@P zzXYEgJ{6z&e6drE2R)fQyk~xHU3hXK_*Xjo6g`Y>)-{5fuUJX-=P)! z>2@68tMwG-RZn{`VH{wm4jke5mw10O`?dNc@KuCM{!c!oCw@R&dMCJhE9YtL?@e5a zZJPcU7nj=fB<7zdV>=G4ad@KlZ`yo2>hUnM$!znJ!6*MGztQ9!dMaxqvhgE2$^Xg2 z^u%vz_qT+0o`0TvC-j8%dE=i`=*es=l%a?G|HPi?fkM932{>VY-E8tCP5z>%;(K!F z_UU;TdQR}=Bb`BT!2X41|Gfb`Xuxb@C`%TPF%2WW$?H!%PX(8L4L!_@=><00#4W@u zdJ6N7iFClr0njT)+ww5sbu?bcsf_<7hSO7SQtJO6$8UJYmXMBJu$zaHXAGwu_Yp!z zfx+{}$&|yO;|u%aw&^fob%u_8tsf_b(^Kwlg^mN9{Un~8O1=B|S99&>6vog2>$jE; zJFr7NC5A9{N@6KJ<i4;06gO2;QmX4Dw9SvMhVyYi={*<#XCq914CG`K9_FCKWZ=@H4js4Qt4?TT! zD{>$olRSgiMo)P)MGi}m!-JM;(;p`PO!Ft*jYEm(U>yMVOHcj|I_9)O$9y|pS%aac zk2iGWj@N6Up9h-C*46sbgEA z<6bvTE{2Y-DRevw9jvjEV=MH-81#saN8LUQKZgz^_3h7?|Ih#a5B6$YFSO@RI6a*Y z9jB+z@g{W4wZGg7I*dV&=y*|?`B&CF>S^RW-)=AUi3B>hPl)vrvQ|RRu=2>sOQ%p< zKETyEw#a(Em(%=xIEIS*9>a3={ziVzo^G=9#;j%3^#q6CoFMbY9zD_e?9sK}676Vx zc5N%`v!@c%93WtVx0UqC?JP0+{*Qf1%DHcJ9rR6C>g$))J~{Ngcxd+ltYp|l6NlH8)E3vW)l5;1JS&tZVT~Do_|b>O#@Ey?(8t*LZ|IZTT?~C_I(r&B&t5$<{lTBIAB3zC(T!b|`h0=R6MOm-_EWu;3qD3q8<{|_PY<@go3s3ep4U_9G0)2t ziXyo%KhC}ovQ|Vl_G*QmrL-GDJL1DeB9$DveR{AT-F*L=Dj)OgbMrvvh#vB2sdF%A ztf$l2pXbZGae{oVBR={PdR~E^>Ne>46ZA|{=E&|ZrYFvf()!9OMmw8;(K4ckd{*in z%<1as*rQZ>ST`tj59Xfr^nDZB`SSS(^bGarc{9^rF?zfW8zOohw)G6=eD(B-1RSTw ztO+!ASZYst+Gw@i5wGRuPg6HS2l2cd+2bijhqom`M8`jgld&O_$R}rh*$N%6xVZ3E z=$NUtJLo=TQt8-u`W!ln9UWrdUujhy;Ugp*-PZ3pVJStOrSw&$K%RlsSk(GHOi<6(jXAalY9mxCjboMAf9?YkD z`iOHq=QB#TkOQ?`4Gq*# zrtiUdh`r7a{Wt7SYAhxmWi6ntKVPZO79_``)4IC2_*M8Ok4=<&Z>76#aePaC_?!fxjo->RogRciAc$$pPmIq%tbRB*vKd;QI?D(7|}Sj;f~zYP)U&bM4Wzx#0gg89(!co-F*SR_??WdfKC{ z;4>Cwyfg0f^v)^x_`a@JyX%|rmirK)Nbb#6?!*Xs+Ow_TF16zvz1P!=QgE^7U2pJk zH%GY9j6j6D&dGZ!*ITXB$FF6{+vuscUW7*|*Hje6_3KXXsE5m8?3(wyGA3Wl^Nz!3 zDq&yrRDA2y*E#WhQ;DCZeyZ|T7jrJ*tmFJ8r<0q#>JRrf;`KSxM zeTbY}Pp?Uq_tgKu{|rlGbp1zNf07?g|9QgoeYtKjAi=Dd?d|7`pUuYa z6;)O7giH4Xs|fE|;=0+yEdy=)k7a)e-wuWRJYnqxb7{K%SB9Tldx2heE%R_cHm)}I z_^Swa1GxAG=JU*viu<;;7sN1nMkToI6YRxz;GW{)e&XRe&5dx`@0a;QJ=w*BskmQQ zJ3-8%r*pq~=dW|`m!94c+@E;3A4hh|EEhG;F$?X}fAGfvxbs@)7n@}51G1UEF$H%o zaQAY!kzX=a(ctzF>a@g<0N;OMt(aTpE`Xq=K{_v?Qgf`--v(a9VCut?o!X7PL;#I({pUH ziHC@V^o+a|`Io`>d!GFLcr5C9_kAeW(`?+%9HgGX7)ix1a(07wYzFh@iF!v4yZHO_2w7Vjqolg(CyZ?EP9_g1H{SbOw+#X*4=eFOOgVHn3R_eodlIs%q zJQL>;Yv>ujZ=H^b__zH-`$&G!gzujBB=)aypUXs(l8|;0( z_&Vc%u!DLA`FbM$drI#Y+WqWtZ}7cwkNsyKBR!3rXj(DXtl@ujeL8k<`aArOJ({)~ z=RqpJ@D$Z?(^Z_r??2Sx_uGsP(EWjvTi7q_smFh!f3!tLSXGT$%tC~8r9=3}kk%6va@3~L2-J?oUf%@>52+{pj;dmoNu59I8@S!l1ZE&fLG-pBfRYIS<%KU?9utF7}=C)4%h zL!HTEgsvFh#47vUXQ?&yo-BDEC+(dc5mU(h7*dndGv96n_jDJ}GS^i<7~I2i2Zhn_)AA*Y?^zh;pC?>E__<0Jne&fY_o zMLyy6M>zYo9=WzlxPCa!E^zj3BXs;LMGoZu`wed$pD@iF5&l#gS5RxyvraPj@wg(y zC;zYbE7;h>`ur4p^8ft?q~Y6#ScgL?!k0P#*CZF$_0;MD22=S={NM1^8sp}6) z!M_>&pSF&l!~YdFjv+qK_4~Jie~pdn@N>HHc!Qr4*Uh*a{2x1fQ%7(Q0rwvA9r1mu zjYr6pb^TGT;ND^NAD^o0FK2&|n{)l@40410!gwVcx3IW>*}%;GNi%+L$DPDVa(u9N zR=kv0|0s;x7sld#yV>8{ai06I^N3IOC6@6cF^e2Icwztk(dsw8Th}+F@c9O~_!~L0 zaUGjxJ>iUpz`K)^cx}etRlAS#7WRL;Q{Se!7Y z+&CsruWw0~bN!Cser>N~z=dj>=!o6j9+4VJ-?4q@Be}E>mT_3>3>nWVej<& z>*~9J_gWfWHCN5pOKgP6JIFcoeEdl^UKo#JqpZES20n>PlEzK_Pr&`Vhr8M5v$~I{ zMJQivgUKIe{2ttkTERWY#w9bl;!m$LxKJYcnu&+%PX?D<)_yMWkdKSckoKW`kFx6u zn7`Nc3&AB0x4*Q1BYp{HWd4`AU)}T~xQlb+g8DLW!*x3{&SUyiRo$Oj+7{y8`tLcL zpnqRpi6!b8Gxd9MGJfjGZR;QODfnUEM|@Lvc$Ru8^9{NYTl3!Q%!hbK#CMU6OQ^Bw zdhRFPQTE^9h{<~deB(dN=Mo=$J0ILp_By%axXM_)2zR>GGuE!?Mt-tsBKnhr+hFYn<4f1GKR_bx8gMW4 zaAW#i-A7`82zQ}fm%{oE-8fdMx1SXMpTKX69nbiFUH?rAF8+VtN)I=t-?jGs=}^x2 zef9^|?9;0oAn5H9*)JpkSNuM@&s>w9xtGB;8Ej0y?gIBz4>!gyxIVwX0GBbu{=B-O zsuf(j@1Mlldgfu^?wX+2*wuZHO2e)0Q|sfhK7sv!^|*(@C6-L(_kOF-#2R|$iAw#u zQ-VI@|M%S?4Y#5!hAZ;|)XmuAQ_uQ!E4buoGQWiH*E0vD;Nt)HbygsE9L4hs_Tn-7 z-mp)Op7m%exXvHq3-wIKR3g8hD&6J(Jbpj+$8Ybmcno|^q|b7{-vZWmC~zNY1@}Ft z&-kaA%RJl-89#x^&|N;TxZz(@w~5)W%Bue7me!z3<}miV6LMs2K>ZDzKUH~u;+aQ( z8pinx&U-jni}ApHy#9o9U*5Bq;-Ah65&pN=NDiMPhhEgq7(0!dTam*zc6>26qi4Nj zKT{u|tR;0{f|4dsumlzbdt ztY;mW!Z&sDF5`TB?h{Pzf{ff3sl1oJ2A>#W4s)IG%{s$ezl_Z^^*?HVdR9+^pA%=# zyaoKp4qxQ;x$s|7U1#>NJH~t=_HrgMz|22$KBMyP{eY7-Q1|8YKm2d&Ba-{iY`vAa zOFakKzV)uGAN2V4@`stTRi`e4EoHI(eguB2!_Tw%?QXt^@b0yBR_0XooViJO{QeWs zufA0SYTPr-yYsv>pN{9iBX*L*_~V#-d)UuId;FNKZ&Gj6a~hKHJiqr8`LOx5T-W;? z|KH_k`-Sm?qR+BAppLbVHRs5a){9F^Y+@YoiSLv8CUcj14r4G!uAx3(XZ--NmY#(( z{j@m24-mt2InKiudzOoDoKuAVHgy2>YwEk;-`)y7zDM#1?3$i6i212Lx&C0*cHr;p z@T2v+;WH?yZpuzr)#U?f>$n9Q<8l&BBRal>4q}37#1wOGX@w4ak=Rx2nx2IoCendC zySV(s%o}cC-bS{)D(>CKlv}gtkUNAzI#{b{);qFCjh^$TbUMVQi(Mrq)3a8j&~YGi zSaEQD^wq4_O{Jsg1Wz8UwKVG-S#PN4+}jEr0EnH#-so93rqFSm())b4)%{ZRQ=g7Q zZT*!wT|H-`p@aIXH}0K&Vq=ZHn|YnmP55m3CCA>)Dus^CTTcfrG}A99u|MM=70l!M zv+h#r&1+;`UjiLH-8gxlcEqqBwaXnRvj##(7%y!_zxaAOOV$BW6Xlr=x`Ei?&BZBn zFhtx_Al&aI2i8V(&#d-5>*cBJTsHIEs2;QwVmRi4G58$=#ybPTfN1%1^G zi&N;p|L=4ER?=b3rm4fsDuTCKrLVykUh_N7S2_R2Nlti84JUecO$qZ=_wnldtVQ|X z|3>4LI7Ie!o$xID{iPK-U@K(25(DXmpQXs*3gmEyrOmE4XvJze=_TLeH;hhaT4BV`l#{p`B09)6jFCN6%X^dMZjQ>UgwV-C1QN z{rlF55#fmFc?iBwAphM1oL3TXLVI?j&HKo|bi*G^Kjq|ovsibr&l%?O*1o^l3LV|W zx_fjy=k|F$gg*EJIws0KuL<_-C2P;{`Fi$mpyM|Q_Kf_0AD3X;brZd7MPaIHY9)%7 z$;Oh>-XWb%U*EF$>@llnlf!T9nSzfE6+4E{*Rvl~YW+*OcC0~xe`_=JT0(a=$~JBjCH&O24aZgr#E!5X9@XI_GeBR--J3pbFrymWSp~r^L zHtyRjPaW%1T~<|BOR!j63aJr(9{9U)UE;5%(Ye=^bu0CIsCExun?66#&=tJB9RCu> ze-`1D!T8zoO@y~QetiyjgTN!M&EZ#mpB>lsVE$%St zLG>Y@SgKG-XvD3;Hio=___^-G>ZX@_@Aow-5Kd>-Oefk#YS|0sArO2VT*H}@~BsIDvOS6x>*prWX> z#$4CKqn5Du-{h)Uc-<55Sm!6t4da<%diGICc;0oH2jb{-@atLpO#<&$^Ie?39tn8d z-zU!vm@p2!k|aF%`%?CosVpfkt*bl2UN$bzCh*qg;MG=_Viep??NR@+-d~;z#(w>J zHa0#-UqbtgK1d!w4xndmNU=*R!EN?%Ke0Bz;M$FdGkP;0zc5Q_p39|Y6RV`*N(^P< z2z>bLPg8Jj0C%c~YxULgYsoK>smkvB3{9P!w=NT8+QS6&;Y*6a8 z>$B|WgIxcqEP4z37WF8tbQHUPj34Y>T6tL4Zl`rUW zd#)8a-AFY0Tmr2>J<0qqqL+Pw#INuy8r^hD0=@s0J{Pwx-~K!wbJTxLH=E=o&|L!E z_$QuWqnmC>qr14gw6G>)H>%6aYYVA)_3p!1JhZOP{a;rsPwPNJb#;mMV>W$x_!}PG zTVX#!eRkrG{0zR-_&1()X^v$3kw|yv`sk|-Ri}p2hJlpb!^m8133i&f9tQ#MspOWrT zM&3KjBV_(7hTkU{|Cit|KrRn)-3{sZlB=4$kveK4Yc8LuS6vMso`0N8J!Y?O<4XpO1!8Who$iUF8q@d$&t%H^7r`<`~MY} zw|~KPiQ8T~B{^@Gm{{Ue;zr%bWPhUk8DD$-OVGiWI;h*XGNXT^#tgZ%dfc$_Lk5qs zY6zW~{GzcVzo$0sAEBI}&FnYBnlL?=d5!htII+AhbtgbO!uvpT$oOU80u> zbh+!X7OSA$^D3Bs1h~Ie>eW4or@bShPbss0i+kDiT)5b3Fxz1iB zWt?6%cJMfQS>$NzD~&sGKjc8>RhDvn>VdBY%oBPCax~9-lN>_gdTN2Xac*)yHNwkY z)9jCP@y$5R#qSFK5b$pX|L^Je!?|1sc?2mdkySJynovry9|bz0gfLjQkD%_E`tz#f9bUWm;BS$fgAl z5aCzb^?CK9!2d?6SH`nG&pX2Y7uzU#EaO!-zL0{?HTJUMlf^gu`}hg`53=jl>ZxhZ zqfYSRdg^LVas9lPvl=&RolO&w1075k9&{*vBXJ| zue@)5rd}Mt3b7>oiB|v7L*4jQ3jSj7$ZZaeDkTpH~n8&$@6^r^e!v!Us}TiZ`l70N?$Wa={4j~v$=O=%b7}@F`G3D z3lHbEL{UK+%3J*LjTp z@8FenJV#M4$UY+dqxL6tDXB@xk;?ySJN_64y6Ih|p1d<*{N1ngkLVjYjQrmf`N#N= z20(=W8yi0nujr0Qc#!1Y1=%y1}!Dr0N_`^r*Iprz% z(D$R~9KQHNGf(L8&(u0P$ef1}foT}^!v^T+#r*JY_V=lBVC;(@!UyR&%ts{3;os2l z=dGgyQN-zx=lr45tUohHDji=b==;Wc{0FU79)4=nz|A^zsqtfPx1$xDRVdMd&}ZW{*3ij%Ha&BOZJ&d?iE-CPU2+cd z-ao3ezmMTrR?Qa?-azmePcs*#;q5+myZw~PKkDXoyyTtycl(bYm(3Xi-VqK@)?a?* z_$xiDFv6K+*KNr?vU2?M8`f?4emLZRs9D#hXa3B#gZ~|3?fm|o39gG~%(~1Fx5UGp zYu8iBy`plY;_{pzxu16CV=3)?+$Boy>Ea2y&!nkW*>Z%{a@pPnO|PN&%k%asYs+}l zomqJs$)mxpw~~8F<;bB+>J_gf?1Nca!Hw$!dE`+AtEn?PVaEF7dgu%DDY?%2Wcqq| zq}5t7GJ1HsT?Zw5rpb{*U)W#lcPQ(&WRJMScD~&1f-cwpMs6u|9oHINf3oY5WY4uk zypS&T@i~#&fb12Q*v_X5zqjW++paabPE4Y!K?PIy;k<^E=Vnah*&S22SHYC;I6t!2 z+?IbMecDJpU=aKwluU$tq%f<2Z>u#}jzFgi%E<>GM#NTi9^r*Uu z4WDFHuHD42w4_g|w2bIkkAGu6iM2_(=~?KxI*XpreiCaKfBzNsb9##X{0=$>dUU*z zM2FkN&=C^S!JLwr=V48bZu&Zbj!<7dq20sKEAk`8%AwbjOVbX}bDT%dn@RLY1yqQ! zBP*hZ^>ortvere8=ReJoi=(FrTPyQItl`m3pS3{`{(sNi&E@RA#s9MO@F=!EZJ48| zzt9;|XKZ|semE7nUMK$c^+)W;%dOa>%Bo^+Fo-OYZ;zUeg}%KVeWFLNCDIo&N0Gcv zgD&cPjT@kgST2XIP+kYqZVK(5q1_n??fm{LReF!N+N39Dh9Y{ZY@LX@l5QFd&OGWw zzMMjOc)qdJ=UCgL=MHa!p0l9mp*HD>nV*QB!PvQPlxF>kIiCA#R(>7QbB3jx+LoR> z33{rs==S9^5_(v}DTj&UHni4X*0DwOj5q68bc55!RC>;*9WrdlGcYQrolnnn=$T{N zwL*{UuPl1-|FTYD_EGR1DD{sqtfWcmFWC=>e7WJkt)K`0zsKY@>2dw#=xIP-F6JaA zZ9-3*`g2l~Y@!lU+sj^STmFsu2frxuM$E(Lxm{b4M+5E1w^?hU=i*OtYbh{8;iJvre#P*x;dc)q{r*i|}t?T&!eW1v%ba>Oncz4gJCw_j2_Cn<`62&C{Iid+_(j%O==o#e|AH+0@A#Ls%W|JGdza|>gxnAOU1`II z&;M)iUu3B?^$@eaVn*(@QVcE}Hw-hCvGeQ)D1HvVsOQgY1^-1?kGY$6^wR^)x%HT) zkHL2n_XgiQ57XdV`FjLJ{C{oznyht@BZvRcUTuUy*!-fvK*nXXn!)MkmG&R^Sp1D8EE`~&bss;WuJ{}#Pdz;Rx{P<3BbFl(uZ?_i?oYsb(f&S$*JJe1 z9K5b}d^g=`+b80EMyc8?&8aS{tm|$nATj<<0`HLoykp1Z;xT_O^P^JRljE6RX2mTc z&(D3l<4wC5ULWw>n2+&y+=LN1{GAG(*l%Zda`CWFJE->83{>rpa51X@#_$-|yZ=8! zhSir(SRz|jJ7MsIiIKKO`XcN6iGQSaCr1vR(^IJpNqvTTgq}AfMNfxzwF*$F@vUm~`$-%r& zJe~{jrrUZT^*FuYEQ5!{v-))zco)j2@;P`$zHX;m`*8-h$<9k67CnzX`8%;kEG`Lg zsXdDQp?~%Kp5PYe*8k>S3$E{f8PCG$S>$J!0&_(Av{IS*M&>8=yk1H@{RQ)lemulH zpnt^l_I7ZfL5^^o2#&EmwSCKa_viD_&fQ?{C`*&AOF=)yKF?;O7I@s0a0bPyuV^gPFrs zFqi$`ny9JGBkrHhnttS&cko9l|Cg7jy!QrVuz45E{U^Vl!0$Km+spXf&sihAH@{HO+F{ zd46s#_5a>@rLVEsg=Sv%VrL^(Xy+Zi{?6+R zJ1sw>ujZ#Yq^iYYv=bD z`SEUpgqp3RM|3Enr#ySae@?jm24&WJNGvPy0&_Wf{vFAFW!@#=8!y)eK8h0I zUx=UF3;cET%iq%RB}S3BfjJXB|LGL`X-e<Kl}ZECHT)ed^6vgu^&k~V16I!*-d7=>Ul0dTYNC%wLm>+ujcjFQX7Y`HcB@W zD=m4PIK(?*_Uv}(xyF8J?8jTJ(Bm9X)GzlKz1Q<f!4GvnjkWc4VktjP4wU(NW?^Dcyr|JMo~zoi}iZC(ZKu1{#^(?M>& ztBdt*{%Pr82PgL9uVfAgb8pGa(D7%}{{@#$QTbm#m~efmxBjb@dTVjteqOmX7B|g% z1A0n4xqO&I&p@#mau6@&-FrFb0L~$tU2|9M3-({B9opJ8}Gy(hLO={$Ai;-8Me8Dzi@zYk2emn&10YZry19@!+@f@L5My zD{E*fOA2eax43Uvd3jlNt!WV9hn>AcM^FwHM06$Y`bQ8zMXG}-0$tT{LZrn^I0?A`Ac_w$pbfY zefuDvy5gz(J$hw zKX^Uh3pvS=ibp=Y?-#a>{EgvV2HxN8cLq=RD?X=OZZfTLH_}CTJeNS~oiYa~$AYiX z2VagNpU;X054m*W*qUL(M~)BInfvm@M|b|C{e8q=glBIki||h>bvstUHb zGQ*JKX{n4wIq*+<{w176oSQjWt1|yt&Pq<~+qOO;{@I7P`w;jiR+A%@e`0BgYl$!Q z0_NBg?avGFKiXc$=<~<$Z|?95jYLIBgv*|D&oNiv+@e}=2z6?|zeBk{ZR1&LVR}K| z6kP0L=ROWMl)EVsMb^n_8*&fz`z6)xSl8$BOXME+%OU=H6Zgv=1-kh@gWo~g$MlX` zU1#6#eFWd;u{N#XV+W4yCs(pZ4!&n67HF>jW7}>^NY_W!AK@2t^C;-LB=kqlF3Xcz z`Jgdis@!D|Yz?>_|&UU7X(qouTI^AwA%I$hH|`M&hMj(;&oMfS*71 zQuC2sP>j4!%Zl3_U*cQE&ruW93x2QEZAHp>bYI>J4gh~Qhi~j`h@UC>M!0)`JH_GF zw1SJ>k?~E=s29ASg4-S3yaZgY-poCd6iul zPjc9LqU@_?9xPWopa|PoRmp?FYx~tzju}17HjC^OeJJ{?7ofXx%-b!iKb<{W!2T1A zFEh3h+xhe?gq|jIIZMw*p-1*mD6KJOtEjM;>ABd7)=2KFRNiVg2ILBJ%hWD0d4%-T zyZ#wuadPPP>7k~v%TU|S=HD55j9l1Jtxt>^k)vH#O3rQbS!z>qG&N@RPuQ--<>|jo zY3I{}4cMi~w#)RFl~0DAU>uaj3w2zI0KS9TF z@~N*kLV=|vK`a@$;9sd1>3K8l?~zM#Km9-J-{y^0`QN^pAU|I&|A3w!+3T73>K*B) zEP9++h;Q1xJ&|)5=h^uAZ`pf}+-)X2O*)a2I`D+A?6tPV-$*|mw)Ir%lX;IXQfg)m z_0)toLwt?ce_}h`yf~#lh|_l7?D&_u)tebT^~a5`84(@dnfjU3&U7;svHCt)c~_{X zZ`*eBmO=~isc+6|=k-T3`Tx$(c>VEShMw+qJ>-e)c!&Yj{b>@>!TNvdcyevse27vr zwq#vD)K7e%_$6XJ-F#KDJeqd}{{;{K-8lZS9t9HbE||~xvFfzfE2`6;vpC1{{yX-v zyx3l2TmB9CNA`w)UUf4uBhQM6=f94B@x|gFi8*!i?J4{p3;z#z{C{BhXNfdPPDQmW z0;n#w%K#+aZ}-Lys@+54udYy?cK^3h$8g7D-kE&HT-ihKsdj(t8+VNv&@_z`|!UoNl zmBRlKrj93Tl=Q;ohJUm+Zl9WK;s4hb%hsQA`7aFXaZbOHxyA1T{&4V5Nx?6-^&aXj zy5$P+AIYuvG?R<%Obj7M8h+V{?)wn`EQfy<_>+~I{_hn0^KE=h2&bFh1%FZ)Uz3O8 z|Jt#3qoGmpB-^q?^gXe|~Xp9NbJ! zv@v|>9LAI!XZ@J^qjzix$KPUWe;9{);oubf8^OQK{y5YBasG>X zxbH3h@{eA~+~ZLzQy3?t^b{AubUqUE`M8fA`^1I4{>j|{&+s~`U~+j^m|Ue+5Bg486R?( zxZLb#=HW8vBHVi-T;0t3=8eJSx2sME+F#4>U0ntLx8M5kQ}=nO=d3;6`4szIA|8V* z!eg8|`RZojc}6gHhT173->rztn_mNuyhskyukY7Z6f(3V#jGSW&D;&j_n}@t=kW;* z&7TEhM<>bmK0B@%UwYy7$anvQas4s)dwKZpW#N0bdPVpfJ$&A;`zRRO)0cDDzt|EP z*Tj5!;cu0?@khDqUKXOGJDaQs{<7<_W}SJ49&SR5?m=VONE9W9bS>;?_$cV$=95?o zGUimZPdm$q(L>y~ zi02TjzZ9IIyniGZ-JlN0=%edTbV%Ci3ieUFY!L5%XW9*k==S2Eg$F^;i(5yJ>$*s9 z79M4A@{gJi|GZz=E4XYIwR48=ke)rGb_ENWgI;)8a9OkJoN4FNa{}}{;?c9AE%{{n zVPUTb2U@@>4=#Pu#|i0SJsk3}bn|}UDZwa0{A7BFVRrKUWdH>Y^l=l#Mb zgG=xB=?L{1-z0v5m{~7;C`F%%|98Tk%VEazySex|dQxui^In~Aex?^L4ld18yJh%u z_~M%+PQ_m9h5tyw9|8V!a~+HC@h=YrlmQeDX^B%8vhHIW_yio z`8OIT=R5h|3~yrFt_m*so~iE;JM>fH8;zg3oi=Zz@V@~5FY);I%c$9!$0da$>CcFNXj%AuaLGeS z{NqDp{4oynqN)`9$H3py!*~4q_&NOF@9?Gn>Dz^`2A5Q-9dq^XAv^xiL%paz1^*@R zjaInvzsbr!X@`rb|DW{m<^8$AC2Yl$i_e%B{U=7#ia8BcXYJ|BY*t4^nV6F z%N4Sr6%w(uM9-}dD1`aibAgCilr|Ipw| zoQm%A{)k{?V^aTbw)&4A>P5c-e`&7%FDd{(%+tkRzis)C;fD%n$;`;%dqann12o-y zQZRBvf*fS*$v7aU(Tg5e>Z+@A%{?! zehR-ghMyz%Pcr<58W-UmVes;>H+tdi*wPWfNS5Pf?2U)F|GpWPeLJ(L6ujjQPx{&J zcW-pvEF-D2J2#Yb*LG=T*v{5b7oD8pcahLCB^cSq=hxXgv2n)UJf!rJc`5xo5IW|# z>znzw+UhddJ(R~&L>=u|i11P}zWC8##L^^rW78$RA-2&=)}+Y02|Dbuk}$r>r6ZgFDGp!w7h0YVMqHMJk4-oB z^$qY@-*dnl?@NDIvTs%Ofb!aSmq-1*z~JYRZ)kE9y`)_*qQ4)%hWfSy z`+6vK5b8Bc?lJf#Gm7c`P2l%&{UG=s#PP$iCM_cTb*6nm!E^R^NX^# z!tf>YucCJsgr7pUZ&&^d-Y)h#laFr>@z{|>%JF;^@%cN0C;66MxF_#t8@!BN3Hii# zi2Y`K>m`pWb;Z#M_8T4C(UD|v8Pj!4T@?);KMcL^?&CgUa7}))NcwtXFzh8iuX6Tm z5Wm@f3E#hKFC63Zb)|RsDEyp$-5kf0(oV$Z^Bx}W7kwHG>zFW}2l1QzUF}J(9K)mL zvcv20seBIJr#>EA{?~YT8$CSUFIK_OuaofTr~M!2dul26x}N=DE?|ehho5KTm6XXw z=4Sr$o8sPVKU7#->fwLt;q!j+j=|8w((pg97}@xXJAwa45C5|mzo2LENZ&+nO@GS! z#a)7-d&KbCo^M@@|KB037mIvj{aM;a0K@)VyrYN5`^AR`L(cT`&rpAetGlN7!^MYy zcdf_YCq940#T965gvVHn_~ZTJzQK@_lkivv)b&DpP5JBV&*J03!(Q6Y;V%b|=Vvvj zj^F%^>wl;^e*HFj`VIfT2zEzana^2Fyt8B!@A+=Yk5tER_vN*k*Pqzy{;z){eh=rm zVSn;|@xb7s+hY9gSh^qc4AJr~2OQ(K7JkRrFLK9=*d(t%`+9i1UpzFpXs;xDz+_d| zSs5;4c!R;K^YCK&Qyg1=xR@9u;*a->#|48MeE+g(EBG4&UPT&Sb!{u>Be_INO8OiZ4RzXtf*VA_~JG5)Rq?^yd?lD>!oiTGP; z@bcE%xh%c-_rai{DnH}5wx<7X0k2Cdcs)G4s~mq;{_TrS3_D3Ik@cKD8KjxJ5lW_;#`A?i)d!Y=s-*h5Qb}e{`#(jqB7HzpPK({t5ew z-0@gq$47$-O7GzJ2XQ`#Y+nV7^-C?pQ7xm$;|8fxmLHXnXCBxE+OaL zKHSGDC;lPMlm2z~XNirJ3ksY+Cw{K`i`p?0KW|08wqzghh^ghsm2Xuno`g5eJx3-V zUo3rlL~#D|+x^1pPxP^k_0~(MlW%Y1ev6mmpO4M($Gmfhw}kggPR_=2_JDYx+mrO$ z(IFpvPOK;M!%Kb&-u&?M?D0}uTywl9Pjc=EkM~RZCgc5T7hKm7mp zLp=Us{=ce5TuY>%`1}Y@Vu9agFx!K;w!{>vi zD?T&r^^)ZV??C%&=_iqA@!(M-FRGe2VeG^S?u!_IjQ8!$RcUYXXo*)#Ck-1tp?1u~ zaYKgH4H!Fg@B}o#;}hQxuF3BfJp!NCXW@qV-Q%`yLycH3`Db!|w}d=w`(BnXga1)B zesQ>*AtPsOy5n0f5n2`-{9=0*;ltL+rB)<$3~I!B$vY|dSA$>LI=<+X98o_n&+xxQ zXt^<&f2o~F9fKONUh-86K6T7nKNc_=twjtrQa3~objv3x`0JJK z^qu{str;>_T@Ym@j#=SBa}1HBAipUD45@b3sW z_#b5B7qRKkrKUxM|AxUgeixspTiy@Oo9Fx8u>a9{(LZWvdKqzU68=(rTqhgv#`wVqap2-6v6ZIX4CWP&=Q2l6CAvcV(^4D^hfUVPCic9Un3mdfW$0eY`29{@>}xZOG@RDfHZEa0)t5Pvy|Rnh*?l%&$L&^endW zk$U$M@y)+6^c-kWv*hzj=y5%nDxVWm=pok^y%3zG(6;p1V89f0cm^k==Ni*aR}Qpv zFMZFnD^8>b|KIUV`%Nl6CuPyoKz?`=_~UqenAav=sednB!|PkT{({#pc)eEzg9}tJ z=$jDvhk1?c4K_ED$8W%UD@7iBCwf)c*Wl}=-wZj3 zAQ3(9dGtIBJzoU_j#P)__7C3~dL&<KIwM9?dL4@?Q>|p6BcoV+GR~!-akJT$f{r$?dYo?v} ziY`I_w|u|mjqeuxYsb-T(GzzN5k31`9PGYcD!$_Bp#L=A?mK!~3T!+4nqFGM`%?|w ziT%}b2=okYi=McHi0J8Vaj^S(srZWXgZ>o>_PAwlN6$sH6JPPSpg-lVWO|6(I-b%N zJ#hyS(NpYj#(^WgVp`CDXW#CJ@ii{h+5qTlB;oL`2U3 zgVTP`O~n1gtu4cY+H#c_*sDqWX4e(8^tA0d|AA+%oX`7(LG8UNw7PM7+;V}^9m4ou z=F=0$d)z@pIKv%1U#fy7*uR!lL2XxcXf8d~5#73l_boSNwe#ge{@>x{w&W9c5Y#_A z6_j$_gLp+oEhq3wT-wr?*NMEI%j@b;NAopK)m(qgZ`+=70zzyq!wl3o1vQc|!oqPOl27i^;&*;YT$Ag+?b#M+o z_m-G_Jy<)XmtiZ`jn19lZ^37E_?hEd^zzLCEJv5;e3F6eeYw01J>?!fZzs_c6H7)eFIlSROUdK0t??7rK-Ghx{$u-r+N5OssNcP~G6i9btb^OEPtxcaR5b z8It;A*`eTW^7`XLgIiHp=^ozWu%$(W-^Jk*ADNir7eV#;{(PXrms*mk>(J-RUQfX% zuP*pk4u0>N!ZTyM$MEsvB7ccWGSAotDzq?(3%DqB*^-6gC@m#oBx{kn8yT&IA8S`Bd~I!jI`& z4nDa%`0a_)bPN7?<-vAU5j%zuD`{ zcwZ)Cura87C~3T7pddDn;o~R!|7HKO_>wm*ld-rmsQg20+_$~H zZP}OLZtwUu@v*^;-Li;%)ys&Rmc6Nh+t+Z;P5cnrn`JWg z?+z*#st%cc5A~n8x66AOT73OqzAOCNdK}||e*QSaZ?vA@>Cf^4gJjR92hH}izr!V>sc#f2ikLBnie3=*99y;8N65Q z7fE>CeY~R$o{iVB1IsTqcn4;c>kP`KaZ(Po-Q}nBYL))h$nOLfdU!Id|p^;G>k2{CoLj z+_Q4KwA?mF#22*=(RZoWE{DhE%M4!`Ier?)kLmeX_{8qWkt4sTzHaLs%ZZ6ZKd5h# zOM~;a!O7@HYdH1bT;=1GRTlP>8z)M+soj0vpxT|ro|UI{QU$t+b0X)(oGUrc;sp28 zHSFs|t!_Evdh9aJaM0LG{7-))d5-tw3D3*F$dcz)tj}BiGx)vU=a>6aviS||2Yg8X zNj@UE!HV;Oir@PAh_xT>k1J7mAAX);G1ia7i1|w$o{5WO9P~fiZAsX>u*^JS+BAsx zq<(Mo20O^1uec_tU;~+q-Z;BeH;DUy(3APsns%``VL84tzdrmNJGnWATP5Z$!lMoW zUi&@qB`xeo4hw{D8;cf!= zCgi(oQ2v%WB(SZVJ(0NgXR6?D)MJ+K;C}DhwHLr0V(b9sm_@~mL172>VB>cVr}lSd;wYUts3T#nAJ=x*>b{TIer zuiNz*++(8GGPg!tYer2>f5@@&&x_#}o}GqE5M}g6>bn&(kcRtzJzfUU)iz~{?3c1In#@%od%6o-&xaiSx`g+BrpuC@7hjqA; zJD9lkkKnRqEfJSoGyfFBwza#03nC8!0@~i_65$eygyTkNSaCxNE-|!;A72NzDFv7O zHoupL`w6(cN_0S4FD`{nfcir*OA9Q`6zHR~Lxcj`6s46a@0;EkUZ_@(?KeO%T) zR8_+Bpzm~C7QGu+Zal4|I z#WVTYmApSbC~u#XpJ68t5c`Z@&%rqdobBD`g7cNbsVS?8_#*xmzQoQi7u);epx=8j zJJ0Vvsl9B>m-=Tnd7g2 zpWd~i9MZmlJ=LG!+@$g^{j18q_)?WWVt>vOl|SUq{Lg+v!_MWkqrJ`#{WsE^CdV&+ za|L5^)gjsZioDJmeCeLN2_jIq0`tc0Gf5 zhyGIs_NHy8@VXvxKf{7_B64b4*I?l8&|eYaz`C<_Vg~sFY7$o@8{vZ z6Y(q0y00j!t>t0&1l&9VBjWcW$1ktTu&=8-2YsLS>!(|h2d^a7X&=T#&(JTgX5scX zkv`i5_phlcFXz_sjG{$!TyE(w^;2xy>TW^bI}_?_cU%tt&UOf=G5(i8hh^W+OTOF| z9T^3P=xB8EK-ZUHS66or`ra0+qqcot;>v53&il~y!(+(fxwhzFCz~3!TVVgQ>f+w! zhZ2{pB%WSb&bcEeV}3;$C!Mq6QOD#qe2L_-(#eB)9jSq?J~QY$)t}d~aYCma7phL( z2dGXxPIi3zcK1Q#vDtkt@_4>2dGr^3?ak(|IeGrdyA3^No@d!Y=ouUI{fR%%6VkIQ z^!x|8eUL!Uv(WR3`#k0cNDAu=b_LbNxF2x-ZzVNMV~4SaE5$}V9`yMjW)I=-Q?uY( zb`@~Xy3Nwljo@!^_@=%Q%A>~m-O%~bBnG=Su5Us z4|jdPA2x&gg!^3h-k613R9aqjR$c$THKnzEtICZ@j_}_x_>ynv6(f-Q)j^*ta`TN& z$9$_g9rK#%bo4(Qj>*T0E9z?c6rFhDiLvpziaKiEeXY<_SX4EzG=-k83_Uguf9F#)7`HR zIQ=`~d)4VDS96B*m|j1uIsjbqBst8w(6^(0z!4^z$w&`Y5sw>u$rEk>|HWkd!?-X1 zso|>Ap;0`UiThSjTg?mWv|_KBzlrrf zJ~uC{--;YwX+sXS&}uFe(b3n?Ve^^?pyRVv=xBzXXnxo0kD<`9*wH8B@{JTadY2F2 zajqs{iSVgOAP1A@tiW%sni}-sHuoS~4u>p54nGS&joYJD6Tn~Y;b-*G+9Ufcl0V={cFnl^uhDj9pP~N@xb`ao8jTV74pwMi##IQN` z=o|c-`4Yp`|ViV1U~nHGOBu)^@-r)c4!s&VLlSGiyppt4orrE2p>Nn_^e}M z4HNi>1-sNc7D>9-1%)@xrg_q!6Nhk$bOu$`!88M$xBvZx7Lg`c*U+6d?4q~>X1@tE!%fR z9UbFO{QsFA-e!Ym9>V})jV!^~(x8GTe#AL~b08=7?dlVh-b~#2IWxeGMmuwla)U4cFw~>O8&RkNWSQj=#}I{D=*^x?4aZ~3FC@|yM<&^=Y*Q&^SgQ{_&qh1 z-wMO8i|bZvCtt8u;@{RR4@yw&9QnqSN95(%vDN#6SLpCeJQ3+n@tDyUj~rfH!m&dQa%|7}oG@8>%XU)H9{JP-3Ndi8IWnzc*rx~JzlBG$9bL0>&v{Z<#iLUw{Am*-K8VG z&oq3SJW6t!HU9{Tzwz^^kne$Zo{P0xdNnn;#C|9L*IPWkzp#9}kl%a};ZjR8{sKF_ zN^Iz$pm?!wr$b!oR5H)SypvwTOlBhPB5*%R#6A9mp)5fmd`^u;|u6tgS%SZzY!EY=g-@OxY!UGPpb#g z=ALBSmE`aGF9z1sVJBdFCU)f9hw})|(^N2HM@~2QXIpNYzY%};IsVAMBnMfuIg3B% zhgx)*M1KuuKcwxUiXzc-W-g?cW$^C} zO6$|{nW4kvGpnZZey5=5PCuUr>A)6=eP9k;ulZ*(9jiru>Kz?UKi5!mfKPLMdB3)6 zP;{MteIuvV<+^5XuG{GG_pOYFax(x!d9ES$5P8b{%qnc%+RK8X`Tu47vIhOqV{&j# z6iG%nT`Z2|AFHkaXJ$||@V~`54jk&ra+v)ZO@A44lEJa@T|xf4wjFk?Xhe3NLHt=% z(=V22_;zy*HdTl5Zm1W9PA`ZDRzJ)>$%{Duz+TAXi<{daK009|%2t3v2tDr{^^=6g*1DfrbRsKxs5 z8NHtEyIe@@5|zwx{8wH zS&%z=kR&Ki!bs2>TdAAIOug)Li{f=f$`J7rG0y)MlDcXL1V4;V1pj^0{|>)L zkK;TFB7EUT^l%*bXCnW*g3~`vh`%L9ko8u?pn7dl3jR~z-|z7s$3OmrB>aaAzKMfZ zk5&0^yce8)RYDvrzE1oNdZ^c4l!Ct={M$YJ_l)irjv79ucG#$4Lu53Xo}fv@|356g ztgBf~Y;kpdaQg0Qzs&dw_3xiHF6ADnyd!^V@N?qQH6MW=)|*BC?+u z9_B5C$3*;n!9UmWFZTQ6Nd6ULh7L29Fv8u%;MzEZSYho^LC-I;;}HBzYxRw_KLIcF zr%8B>ya=yr25+srzaZ$jF#)f&I^o)rzzgds8T}Fi*KgQVF|T#CBgTxIz&{!J9%XRb z@A*qru;d$+zp*Lkd8O)@qu*jvWPCHu@(v-VOO$UJ_=h|B3jQV|Umw4G%;@0)Z}Nq; zy}`zxpLjKA7nNW7H`V?#V#3)6bK-Mn@5mV%WP8~k>~AFZ(>%E&i*=iVo{N0BJN*`$ zX6(y9@o&skB=SEJ{=0bmV_%$q75`E=WXQzJCXTWj>_zw&7xbKvZuhPI z-tH@t#y|bQeKOKAqT?EL;1pF*K>oy`uX#T>b+p>UACGzY1%?j2_D0qIlV6y2O6{t2 zH??b=4*XTS_wDy4-eNq4@t(vRzCuR$zc%=J*V%bVz4q(i)HBpB#STU6eI$dTGqJTZ zRNldls9@If%4l9p4o`splEW8$G|vk$Ho?R@8T^bwMs)ni((&4l%I$nj2upSg27uj^!&XC``_?DYufx=ugeQg z`Pio;q?dR>+R=Y{Ei$~eeQ?TG@&1eM6I+LVwY%9|FZyHWmqNNqr${^`kzuBmG9Z=^gs%JLJR7&IfZp;-DLI<+Bc-+wQjT`sjQeRjn?-vB89N^p2kRI|Xp-0-S#RjiCG&tonznxFd@z68b(en)QS>IYe zWpqe>5z*Dl{JtRX81u@X;N-8=_8B`D(uJ>a^3>~u#<9UEK^k3sp(~uXij8w8CnEba z{Q*O-yGa$aH{OhVeok=mUh(+ejPrFJ(Vxxe&#CB7y$S{`O3tDd?acj|%a3NCxSt0n{YnKxEGoEuf06&U3;m$T zC0l>u^u+at{2#f9KBLQ=w+1J5_vIhbLoGwvT{nis*3DA z-g`r60xAe%15uiwG!MSU2@5rH{W;8oH=vm%-p%oF*_Agc`k_GenR=UK8U{I z+RpPPp2n`uYV$zgl& zSCRCv3VNti^~v#C#*cbw&Zh{M$7-~}U_393x!1$>!pTap&wroWqp=f=2PoG(>ONV& zlhtTn&@*H`+{+U!d<8rT7!R2z^4eq8G`BfCyTDjaJciw->R-{(KK~NY&GV~i8S(R2J&;*eUCm^T&T6#$QxvpWl+tD~vucrzgI6 zZ!_L0jQ0D?KEJzY<>`&{Kn~!Tix>~g-$V7`5pj87K1KCQKT?MKp7wdqbNe$qwyJW{ zkHGh2jkVAFB!VAV)C@ed-Ag-_c^ouI=J08^r%tT91@ z%y~Qj|M(Q%;Fg#$23tyo_QYGx`d*qke0X|H;(*wMp=o`(;4hi%59U6#PnVuOF%efq zQ!_Jrb-DD?E`u_9b-DQBh~M$fJNgxQ+(l;!r*~VXciH||rNt-U@T5$2+`392dGap8 znD6QxvS(dmpEsGytM$GJ>t$4q^g{PpPuu4`%*(O%Uv!>ugqc?m@BP&N!|||DX6%&l znxCn+r~H3&=O^`djPvJ>6ztrjmH7VietpNrCZ=jl%iBzO-~#Q)fs%2^3LUf2AJ0c# zX_mEmsbvSqt@FADE$shX4&*Y0UZ;@x`aL9v(Wer{*bQ{!WaVK!=zg4sgZ`Y=-5ylN z{Z<3yc=@Puz=j4GDd;{-hA_T)#Fb-& zl*7Ew!pXYC9`p=9UzXbASIObF2IL5C3t|=~59j|^@Nd-oDK6PS`uFospD=aiG%W?Q z>zkDvh}WEjh=sB<>_L5by!QXFE4M|YU4^%altbpt$n=KrHtW-*d|8lB&x@sh+JP-p zNHh)`J9%R2*c&IL&X{)NjIl_f;KyyB0x4J2`fTJ_%F!1O*#m3%xMcbjd>8CdK0mqu zYed<1+XG(?S%31z(M8L_gXepPUzA|pw?Ksoa<$*b^wD%(DmwfVn?San* zj2nxVYQB$3F`TTk?STlR1ILX;&wEUq`s;|uV(g7Hw}R|pUCs*54rv~+(?xXO-X8FpXdbJiVdXZkafrOul{Shqu`SMg-X> zKBNAMc5@byP6pcpp5g7r_0Sc1I9BU{{Ngv{7vW}MmoZbvPM&t7Ix3pVO7IgWX zEpg;HwFtgG`+U2932%4Zep&4`pGUz5eLed{d%$I)d0>CZ8Yt{vc-~6-X~idQ(v6d5 zjh!4u$mN5)wvn53mA%34e-)S8@aZng(YWL+f^W}Gu=_v7$0e?xcf3g|eF5#2rN({SfA?7^@a6!?haMzfk{axccFm_PQ-Jdg)&>)D=(kI+H8!tbaGj5QK56moc3&LN6c$%xea3i^EM<1z!4cw{ ztRIB^^M0nUChXoQOw)4pm5n?(@sfT4ww>L{?(-qHXTu-5q;k^ki*bK~-Dd|c$J#Ob zSn%2w#4D^F{p#{~Ar3Tn#BuR`cAqScr+H-yRgU=6{o-fsK8?H_=hX$g%(@JO*RivfqwT04E)-Ee{{*~KagR7KyCr_VAe?zWD4G9=e~n*+PMpQHYMz{hF@5nF z_Sqltes1(~f@IO$`NpuZ`^@G3jO!&9dRe2&$$9!NvhUPUX_={4#hG!;)O)_fmvKba zCAc4CpZ!uuzky!yoLTI!nB?U6;pTCWkoiIO2;lK~n~ci|PtR0_+>$XpZGsHET)7hz zF3m?5VQ#i;n0@vbJ|9)t}|qA7qaO{sUTGH~wSz36sap zyopWPP!!|1^Y_cb<(V9YW}D8bxcGobC-yEe>3d=Anbn|=54<~Piue;+sLlMGbGq+ zaU1^s!#w1zhZuDD=4X(%#RM{IiirAP5X!=q|NaUHLYLX77xFrbkH`1n4{wixE+O|1 z54zv?{KOKi4;o)ECM~|v?)|SIecUF?ImvTm9nO*~?A{+nn7?KhK_A@}mdY!b{-E*9J8OKhPr05>?V<1k z%+uq6wP5KVkXOjYTxe-$yLZUGYGWVx4CSKMKMK8_jr$&U?@F#W?jQas?4Q18d^UyZ zBfva7KJbr(gL$&E2>r6>X1n*Cfca83Viqcgb#JVB3n#D8?)?uwK5{;vg3rgSedN9q z(hvLGXdc5S+%{pdH-U6{tY4!VPH& zrUm#ff1XpzyO_pSl9%-I9p1Z`Zuh!}+kw#wJ~MjBCSAtcy$@z5{ zKW{TMijsfLeoaLEg4}oZ<+zZC$^I{JFt%o64-y<#Gv{LAR3+d#ALTIDy=@VELyE%r zU;j1jv$%(pQ_kVMx@(tLHdKtncdE!MOH?-Ln^; z4;da;2hB>F);j zc7;pxfb0`+zuN9m&f{%^i~VBvBcao9maNvkx_1EXQ^1`lKUcWlxwv$wbYeP=Sa5Og zQ@AqD?}YmzyT^hc+=pR*4IyqvmX9p z+%I|C?s0bzeirmSRM^!gpuMqS~3)8-DI*Hb@s zk0Iiuu>8d0BE^&1XYqaLGb8OD*KnR}{9619cns9~CmuUo9`RSjW64udkp?0~C$AJv@zZwq`$f-KP0H*WbQa^VrnwoyzUf`)0r5=wEke$qL+lP47=Ai~;cxfh zv!n55yoRP?l1Q7F#VN2qxKqxK5-20 z`^$2H7}0{eT8HFLO1pe&E z%M5QX;_UcPKo<`&nzT2H=P);W;Z3_crtGmH?R1pqDVD%*95MNRH6E#UViLM|$SDF( z%D05DE9|py?hVr$(u@DTSMna1#Tr^Ka?3Pp7FiM)XEPfK8{#nloowEdvZCgnr^|H!o*FDY&KRiPTC z@nim@A{uA5MB9gi==TAxCxz($F0Q9=;hcm1U#L3%h<{yqpOEq@dxb6KeEJ*YZG^mf z-Xr6+-NRD@oHu@amCb0qirXkQS^BYk){u~R zg#6-B+V^9~dzq?V%DZn!n$P{XaoUo%WjXVHXZ*)LYoKW3#Yw-Wzia|tUxv4zjmz>W z4mM6;Y+d@kh}zsml?UFL6GaElADDPxhmHq!pgam)u`4_tSh63ur)yk_$K<+VdeV@L zbiD#Hd=l2PrqUvjtKY2(pWeT_U^ecru)7uUd@vg~mSTKAqG_5q1+j^Ym+{+KdbzOU zU)H?b`4GdWQxrpH?Mx4c6c2iidBJqtkC8lLjaCdEWVder2j(N25EmlP7Clw8qcVJ) zUfMy}KkiW9l=D=%-phC>HH17+ZS=A9bjd^J;V7rH^e(&G3_f4hanaHiiZ4CyykIWw zC;7^8z4ZW}e`-E*zCiP{^wh-61T6I4ly*nLq>0+yx$UyFv#wv|hn%HP+TCst$A;^p zjhvr3i|P3q%uAfk;q#=W7XZJW;Y+*F@34-WFnR2qsk0}~oIv{U@R8G#c6pKd9!&0x zgW{wxyTqJOwm;e>>Z~!s+FTcImrF7J|5&8)ssHRI`89t0j2V;@cJ==!g-iCh1U8W~ z%06R2h&|%_v_6oMk<5-k3vGXl|3ChN$t%|fG+yl3>9c0fP{N{!i;Fmb zaXo$iihjRzJaF&VxNcs8PK!fc0uNVCn=*wx%Wul5yu?!EHwmBYiEOZFgWdHPZg<)b zppQkJF86uqAXN6UQHBYK3#QtZ4hfV}Z`~Sk|Tdq^7d_el0Q^(yj11b5t=zG8RH=k3Sa6P#ehFSJ885l+ z+axcuOz!DxJ22Aa^O|^8Q#g5Lc9(hlc}>F$>wl))Kd{$o=_b3&3%nfH7v}#zY}UMJ zT#@?%)jJpQf{EGF*;wng$0k|7eC}ZpY&oZc-DN~T-fwBO5F_)^zwZUtHo_|UCA@#< zSim>qtQ&6(ABhdl!zWFhKo;XNaPhxa`0}|!%qMf8hYQ7Vp4}Mx{So-Lim3BrfPXsh zZw|o6{QrlKwEX0s<^FJqpN3HlZ)5T7BBz-r_fl}kxybHOn^C9OMJgu5v$cHr68Z-n36&&DT@OKYrS? zf5vdy?-V<22F}61VfKwUZ!`&${;Og!fk}(QLE2`=6Ys}4*#Gy#YnsC%1E@Eh(hhX9@jrxb zBKYckQu3UlgE8^x=*pR~v2K6Kxk&NIQ*ncnx6M9%Azw%FuSctMJs;=MjUsv8yx?L&0L9CJAQOfI$ z8^6Z>=Rn>9Ew7AY)%&}LQhqN5FZ-Y@izZL=<#||Rn_GwrW5tRBT(9E7n*NHv|DF;C z*X7EMISu(!{T!>4-@`t=r)X`PZ<%>T4px~)-T;4xcq8v!VHIM`qB0?Ni(u%7r`0!Q z-hG>rKP^5f2JhKTN=X|-t)D)OzNh_p4%UIm&S+mc*>ui3_UWy8e=_BsQRT=llCR2p z&OW_8e;%9LH}d~K%-1|*{1VP1eN6hu_$0%I@j?B>XX&f*`%ZqUeOk!-PstChkK~7v zaM&*LFsajK_EPYn`gsk!kO!e3sh{luyzs6#`MHt%9mOaAcKJ0Yf1G{V5Z=#CxjLpt z$dLDhecBkVN3Nfbz~g3FpW=b{jFU$UX{RJ*`ffXYq3Wl7hD#8$O6*l77fg62W(v?-8BW_p}f3W~aXc6)qsK1F|>ZJ&z$``uJ+ ztQhxls~d z%@^)Mtl7ps^%;IHrqSCDEzdyteJB4ZUpW~+gzINSMob)L%C25=v1SN)C0?!o-f6yi zG#-6Mc24t#rHGkx-}RMaddWQ*@^#j7ksm}po9rbaDK>LROtPFQn0Co+!|-vRd$F%x z9lzu(f5pW0KoWE@%YA$m2 z`KJJPfM^zmI}ErgK3Dy6tHL!;^x@^Q@Gdb!=;cK&{s@MT{Cw^VAHHdCd?xiXNz2~Z zSB}d+20Tps!R(In(C>|w`$}>Spr0SX^)fE(lZdVm*3ZLmWhov0k^j1Sn8Eab``o|z zspT9GlDZqKc zhhzBQGi|p{E^I0Hu&*5F^9cB4Yd+L2+cgt1N%`C-TzE{Jd}7Mw@i)c;_qi|n>eu}- zH%8`7oTXERQ-QT#aIp!AkMFtIOm+BSjW7EJ$4`qLG#KR(0}Vp_I%qVm8-+dK2GOj= zMqK+vvz897_TaDxab6Do_8P8QRp0ORuPZm!0Z6aw&y+Pg1vBkaFBF}mO!ODoua6SH z=3@ST_-@5awSOWK#j5cWV$w%aIG2i7Rp^&4$bv3D=BBQlflKasAHLE1vocTQEJfQ? zR0}I-VSpce3q0m%9;Em0G7^TU{Uh$8q>KBawkNV}j0O4cMZm>;2>A~O^H`@6>-$T0 zhUY(WKLhR*hPyj9DK#@Sj<0OFxbHG~!6A2t50`i!P2XFA$Jd#V$COXgYM)0;Ts-XU zbM=e+ycWL!?|b0=iOGj`Ou{q1Ed)=G&+G1hZ0Os0WB&hmc~~DfY}P$kTN5N^-g+=E{4R$qO!dy?yw`o<6|1nvZtWL=$qS$=!@}? z?7p$MUySQ4+#|MfdWh&_UKi2UTO!(iS43C#N4d{Lbk{#1pPAR2$&33u#IIp~Y`1nw zO5XHTzr5+fKJ<&0SI%ET^qiiOFmhB3R{ZeVpEPVriXWPRcTK3`ZhyX&i~GE}zH;0SCxX{{#%oLFt^44< z5Wg4T!no4vV*K7KnjL!uuG?|pvzBM#O2zdTE!_X`%k2+ynY_5qU*(h6=w%Em2VLg< z#aE8&1^XEfnf)1S(J%fJq8E6GtK!q-D-KhVho(?p)oqsP>B!~x7u9ZZe*F$|3+LIV zw&U|cx$e-^e3o8A@6BjK`q5JGe4Mr4r@xXXzT)yT^M42XS>A(Q>g`kh!uc8fsqvih z*2wu1rhQ6zguHJa=KqK0GG3n?jaPu)p3`~*ue?HBpW3Hf6T}Ojkw27q3CNOviG9j= zp0DNYiuwPcv6>h8-LH?r3q@T$)hir&-h^_HFU+@3-pBK!+W#XLOnDjy^DAf7GWgxI z!}BzGnExM|sClsXp8UU>;~){3k`_zZDi{AvrVnt*A8enzmFvUcBX5U!or8Invud@l zvf~5%KGy#aso^bToEv9AccdRn_gia}oF1@rF11^wlX!bX!&#Q3x2Mkm%em3~|9VI^HC7qmS(BAFrlgIMBWO#eW$Hs=Xcm4q2>b#6v zU-jCXhDz-&Gh;GFrcm6ay{h7={Z9TRS`Xw0V1xNr+9$_zyEo;KyEc9x?>Rh&v(G*` zDMEfSKOVf~E^+9?Hy(3dpfoam^vKK+8SxpI@`v(*UC8zUul&KVi5uo}zL<|W+rfPrhj_8^nDat>98261lQU8>Og}byfXxC=<=b|H+jP70 z2%i5l<*rn`kk@o_))J=O`7a^;*~_ox-vVC$(Y(lSe(7sR41W}~b5gDysrg0$d$K$^N{>C%-4W^k@02A?r<$ zBN=_@eb_2=P_P+S9`zJCD8Zeg zkA?NjvEk!a{_~KZ=g)N>-_<+b=9-q4fzb1+8&#%RI zkJWdVa<0J}hcmv)~IE(PcK@I%|ZUr@Uj zApd{xIEJh9(xi8sGYFM?&@OH}E%zkIjX8V4geGzEN^M;~^RorW{~t8ZOHg}nW_~7S zcmiIKN%#raTtCvqJ>8SH02~S~_2FuJD~N)?9 zA3>{&e-6XPeL+eD{DC408?d70>__>*!g``2puMjE{#P2G#y!10MtUEaHac@y;?Q9s zFR>>6dYmb^l<~lQ!SxY%AfijV8+z!8^23DncyR!aKZD0Rj0YQk_2VmeU2j52;O_F6 zzN0uwbXJ9Jh-p;A8Ug6sNHH9fi`aPH^b9kCvw&^hY@k z!k^|MS6lP0ebOB~KWuni&-mlM;Jzk!%>l3ZT2I95W6xf}Yrw!Jh`IWj$?(9jpw!2U z>ixW_`8w9Mk)$;%&>{Bx4EW8|{K%g9xSf(ji`R&x5>Y{#rzgxsWV>M8$cHa4^z$+O z2|-30UQ9ms0+b&utjEx|2q^@=5cne)KJU*8KNg#Lk}`&mOmy|Jkm&zcAtLUs;=xK8(lz5Mm!`#O#XEsqz+I}vg!IE9DzM$@`J;i-5A^XWOTH^l4(qj9wW4t!-H za$|*9V|2y_l3hE%iAv@g1m#E-)&mIabsKrxv~H6K)u$t&);I6a8>LWWE;~n zlVV0^ro|)=l^x2(AEoq8=auANiFx~W`=k_}-_UXwVs1U69{qU)$~Oq>!5_opxI#St zf55~G#DnX9cuMS*>}}$P2-$rh>MS||zcKGBLVmC44D^9c!pS=x*D?6}llYA}UEa&M zDt_M%;OgN%vz&c?yA9G}P`C&!0cw{Wms3|Hbei09xji7nmZ76?8Sob5xB=OkzUxe}hKx+jc<1CiXFyjIFY56@J zcNDc$_|a_?{%5Q0j(tP&w$P)=9}bQn|5?J`{{zG2@g4LYpAzf7N7DF#BIFRLf3AoB zDTGfbdDHHAYJmSKY74pPOqRP)rW54G99;6}a%25}|5k?YYj^o9+SFNT6K?g|y~xA? z$kRQHoM2I*ec}<(-d44s9B=mvBFG&F+)p$vm1lmB;t$Ew==nk=FZrWF>RavY6TkhH z{-_8E_x&msQ1LUDZy3@wELG&{cc{cu{RuW!bhCY8ex&|%egyfh2d>ItDZBo{^S88q zfDRm%sCV&imiT1X4%t{qH~Yl9xm_E*WOzJ_=>8k~#3w^|dg}&7Gr(stYiD169B*zz zf*ctP6ru4xzYDG`T(F(|PjSK4^3TOJMAh*}{_E;Nv>cc_gUGV zQR~pJieU3)AJ`qTdB4*BtO)aEtcN)HC|7->u;wohpH~;H1pau2AJ*PpV&26sRQU8> z-UW!`N(R~;Mu-;UR4u-KJurgY82|U1@t?+#FkFhP;}WTZySOz9m(Iak91q-ByTgg1 zMQkAMfC#wQ$i821)Crp>OMQC@c^4P+UFk>basJ+Ch$qjn+iw-EJY1u1#LHL*aq{t8 zLG}H@x_3>0AN>OO`kUO&;)bR5AAsH-Gdyuj6&wCg3j+*1X#AxW4E+;PZUAwsVC)AQ&IS&c1LvD8~7J`@UrO+V5l}hcj^TyLoyi9hA1Q z+n*hvcdQLip57@yzNjV&_yO~o;>&>l9>dpm=%Eh?mml(w{PcY7(vN|Ence>QfPPRs z80~&H@J9lFl(7DW--Hy>?kT{3iQxyxZy31pD~mVp3&fZ0_RT~qcNNym=ddO~d0nSq z3GgQh>#vF7dDY@f;J?oB!{i?rE`K^?P8Cs`l-``OEA11G7oEfG9=T-7>pBJHz@IIw zdnyC)rvYEjzqude?Qa;k@{d#abdEyaLEMkEkB{eZyzY0%B~w1vDR=?+I8WdnoJmZQ zhUouqz|Uz){z2jL&s6xdzlQd@l+Kg*VSWfXWXk6{1@8jCP*{Iy9?<@e1OG9GAJG1W zfh+&L5?`J(w-|HLmABi+{UmyX<3E6S`Uvphr)pjm*4?)T;O7AU9)=&*{^y0u|Fn`{ z?t_?zzVLy>@1|-Y|E1o|iySTGwH)MmoSJWhb=M`~d9C6~;Ll_D0rDFLuKWdB{$Y5Y z?Fq=ABk{+D;Uk_!e#t?8#i_N0b!S~XYvQ=-)O+a z|3Ko)`360^UcApf?p+?ooA&<%_zwYpDe%*UbqD4KgcQ>Mb^-rth99Q?3q1Ync|z?VB_W7Ebce>82`_B3i*V;qJ16$es|G44F59VgQxs^VEl7oxcmbZ zKE?k0DHjve=pX7>4)bRL-gS?Fy*v9U=I|Rt*7>eZkA88+YRJA zj6UYea?$5t4)^GLD7VILcbSN`Rc)dExdac3?0rDvQ2z+G4-=lc^MjHFvVL_ABy>~q zyxkVdwqE_lKCsq+{^68h9B()q`Zzg2AJxFW-N*@ioo@}%hs(f})B1Q`^T0fC3Hspj z@9nnl^K(&+K1w{kCAeSynXeqT53K+19o3{hOt|Xl18Xj_UADnr^b*dp<#yXA1M;8n z5!7FulF`t|MZ%gkFQC6-{eLedz3>y!K3oQ-oYu#eiU-Y~ix3koJ7~9^%ID8UA8%^D znCBO5z`d~B&gSzQu8%F?!}ryN+lL8XJ$+E_0(MI4LWPJ=N?)_vrt)6imGlG4%40Jj6{C_E)|KBS|MfDl|Yx;F5=IgTEpobFDU8&vn zTpni_ePJzu%2B?T=EkKT+HG;ve5|Qa&TB%)RpgXBqjmA%%TbTaClu2d6X(M-df6?a z?jI^^ca~#bIk`jla|@-Ng}rCLVh}j5VhmjTHcAd!uPl53_ceCg)A>1L8o%@e_1r-I zDd;ON0pAL5ms0Hi+q043hueh->pguVPb2k>n7!zIjO%rFn|%TKEj+6bHE%4&wIbmE zM_9K^4EGzQ*#EcZeT^S!TyYtga;l${#wi{&zc0pEyK1W4CY#&8Zue5eRi?d4Np}Ty z8@w;o^K-19lnw`m7nCG{7NVE%^=a&wIK1M?yWrzh|6xPi* zhR1oO*8o4?$QhxZxC~4=t&fS&!M!-&=^N-{Cgj|2xBe%OH;q10Rk=;GmErNuXDRmo?=jQwVp!J0LN7?DPV3TEN z`Jv<+-^YA(jO&f{r$~q0{^^XEwKm1iGd`DRy zyY=6L{MG$v54;y;F8XtMYhg{onVqBu9tW4c1pLdDcBH@5{>qIr7z0-iH42}`u@Z~{ zWj*ZHA?FPlf7u9p+Mm7(_=x*%!uP`P{{wuviw3;H=OLp;#o;j-UmmvfHHA;(4vkf1 zm)fnb2^n{^J-&&!;vC@D0)LpWZY&gX#t|a_SHQd`fDx&UhFROOSagOSZZNl?_rMrP|*44x1PYjeF{=oR9QuNKT8|+p+xnDB) zIJ;$D7s%fT`6mf$V#{!REScDQ_`X5E{EUGsKl&HplRqeht(RRZ@x%SWVIf9g1IJwS z(egWmHKADmKJx#2j@SApf1saB()N!RJ@%($d_0{aY5q-F9maiP^k7Z{Fd-u1Dk6sUU`$GUDqn9%1gY-iEf^4+x3A^R%JigQZp{#@E zL;V+hqHK=caue^roDcT@?KbnWK>ZAete;CYpF5BXMQmGfj@@zrKZn}z!Pp|(lll{E zyDZgi`8@AWoKFJyWHqfHKODj1$>5SKH>fa(XcnEc6m(G z^}{~NrYl~xo4?5IQ~Q@PWVJ@o`0_HiJ}9j5(*yeVBfuZb@csUUF>vuQ-kW|@2HUK# z?dCbW9~pe?7Z}w8_^$&$OIYJ@raU2W|6aBj_-BRVYyUDlm96x-_)jQ&8ehs_vt^s? z=KtXR!Qej&{N}(%-zr}Ye7wIe41WdiJ8FFDzZ=#564#%EFfip*{8?5fdC2$oX2FNQ z*57VEg!_48pSildFn^%fyzCXb`6NDn;P!xX|92f|S|4VH=IR6EH?_xl)K8ph=G)P= zqE$Cl3ys@qye%ujcylLWg5APtoF}ZYnc?%JGOYja+G6C4qz}Wul+*h7MDdXOE((z= z=x#@M1RO&TA0z!J=x zm(8=AWeNUXLg4R*foIarz>$gl(=`sWhh_NQK;s`8Q2qrxIFXnzhPFLLI0!a&_?3eO zV@DR=@r`%H#3dzRh{oT{TXuT&`i1Iw`Tti>8XY6VD*@GC)}o$|j&?3>`l!?-h~^zj zD}Gst?>+DTUSdL8pDt;!I4%Nr=0)XcabpsCb-Cn{;186#gp}u1e|@GlUYD$j)CP?+ z2z_9#l1H6Z;hnRa7;kFAo&M4Q@JfvDW$?*wgxQ6D5f(E{x&QlP_BpD3xDBfeO*V6wjSx}Q-bbx3E&;|$h9c`z{|l~9K3^o?aOIwc9Mnqv zbt{GJqm0ncm*M%pT|AD{ai!PKS$pb^F4x`uf;Pk$I2UopirKg>!C3PW&Og&*S`!WB zl)^6*zbc}h!a88i-$m5N=i>VhV?6ygzOQr3O?=;-Z!R0=`I$1b?edfCW;XXTzoEZp zqz?(xz3OL2ZAWamH;qWU@BLl__V5z=%R9dQ8Z&IjfcRwH)%1Tdho&Z`42e(f)urnt zUHWCX{f+I5O~4Pf0LdR7S1c<*dt&lLKYZTowWk^_=rnuNFP53Sz&7}6^wF9*cGO0m z5C3)jLPZQl1v-8R*TS#v7qW%{A@$J#WXz!}F%efmuXz5(=d1h3zwe`Q1_#ZiWsXeG z9H8{V$C-DauLo5{JTL3%OB+2D=IU#?vO5{)Qf&OX9krI{BgyVwJgU9W;rZto@#KGe z(nk1+cFz@2()%Vij)5hJ> z<&rM+R9;3hJ)RRE_b007S5|k=?Ke%DJfTa^e!aLpmUnu1Z6|KAm`uSe>MOh(4Ec$sND>e2D?@{^RFXkEVqIo9QAcGP*?zlYgt zzc71Uj`LG@@%=12)jY?=HHRPLn=Wpe#>M(AtyM1{Ydd(~_&C+dtennc5WnTPUy*J* zYk51G`3GK_g7qN>>oiUy&V#*vVfgyc^6S8JxV9sbYZuw6WSKr|?2K95UoTJc_|g5^ z2W{tJzOGE)KT3SRd@}GZW_a>FNg8k3bb|Brfm|N-U%8IG0J6SiJ5#tm2yd^9=VOzw zS2-oNKb|DS_j&u@1-!Ev-T}Rz*4sww;i-AP+(%FX|62W$?I2wA=5=#`_pskDrVbyT z9+TLg9*$7)H2Z@a^TI>+gjdiXrDbOJ>T>C&UHWJA>e5&Ki}ztrlpOR`?*VJs5AYnb zE`?qKXF`dHC6>-!ei-+b8B zUu>t3zkPRy>N|6wPv2N1-gPR|_g>(P9FrQKnwB!uoQscq#`%b|kH7~Vc?uW&(FL&4 z^IpLbHC|qG^c6+`qBLGdHnK!3j4dCwA_?e+8HW0y1RU50+n#_*Le259Jcqb z&u!;;u5aCsv9?OShos|p&y+MXuQvXa#@>6?dvKTIenqxz zUm<#VdJe)v2oQpY@&CK$8QyNlmog-i)&tZ`o5{CT;~_RLX#n2pUxA0dVfqiuG&3P1 zIhN)dz0ZRUt`t$UmWMURsFLq-ZN>E#{*Q;bN|%bLGUW8j(r^!-v3vtQ)6Xj@w!i&f zF8_)XApdeLzqBtko*?~BXD!l`ziBGUWP12s>cJUyn{XB)ce&y%+j>cK^ZXg<{V4u= z1@iyjEn&Di?jl_Gkpy|@tcSazqr{EM!F+n*I^cdDfGhpBjE~ck(#eb9`^;~z=nvdS z8LocLpKy_@9N|4}&TzXcTskK;4>`*fHyjmLsw@Qea^T*>aP_z?^_-Y4pM=oe$?Z=o zU?Z?^xet~0M6Nh&TiDVSYTrlGGxq;|$M-)oJ*TI}$H&phzR7WTK@yWUPRT3d0K^XE z(YCcr@aK<^*E?1;+q450V&N4xYPqoa&3nNxVUt(KYb3rvI2Rh6@SKswXt&ST_~sDOL1XgC;Bd2FUzX_kbhjgBA4R& zW%$e$%WUfu|2Tm2-c2S`hufk3v>0-$=~|fF{rhQ!!$HxI;NoJeHMlEqUmj~8vqkjx z^_QdI;#soq)EPOb7xtsq5lG((cNmn71fp(hQlyK&OygsGSPmaqKHi6K#@+v5+#QW^ zHv{7?-ZOID_VD%k6>oq?JJn2lA6^&_-S#0oR!bhzKazXA7vuy^iaxXe$}_+ZWep%SjVXg}DU^wTTgJ1btW zkID1<>0L5gjbI)QHzjpcMl8+~X8y9=0q#1DOZwS^I3#fZu4Ho1u{1Wgc!!mo{E0}(>x!~XxBb2J|5SMU3gn8*{zxt0zzUED!ZzcP+q0iRMn z(mn=TIy^sS^m~fjcjJ_P3jOXE)-^rC_uZ6Z{NFi6`&h5HV&dD=I#;7B; zWkHt*aumj&mgBzqOIy6h{i)%B&8XOa$Bz8gU6ql9^glUbU-Cs z{E-?T{&WR=TJ`P-_+wyaU4VZW>!T}$bv4F1Sr6}D(}90I{T207J764*qyra!yu_#X znLCeR46R;ii#z!~0VDq;x&Ow&I(<|t?Ee~rXEG!X$DafIL|)A926*D@9m8!aT10SzE*ftj}Z55A6?d%H{(f`@cr-3&4K@_~tnrvIG5I z54r6~r_kk)mKhTptAoa-V=xhWFOAN(K*{`6uP!dcb?OclMBC zqJHqu=Pjx2PpZ$WvDG8u>f>3-!%5nU_5JcP*oq2ciyIN%Jh zxro&(@SI$FOn^Q<1dlH?59%K}zEwOZp_w=m1JOu2)7!;g%k%&)D<8IgImG>=!G8zX z*rWHr1Hhjltkm7%&mEL+1pZqZpT<9|f25?MPh`fXr_tT$)HoOS6OD_!MLzO8m7T3$ z=K0U5mg6n+%bEQ{{qkPmHAKQor!@3v7jKKillz6rVS^RN1>hYeo~;nTD~gCmd1?<2 z{to?K?r$r@e6uqCH{i7a-cu3rXr0EztFW1Tz^*v`H{hKDyg3o^&JV$ZKQ(@>0{0ck zzX1>X|G%BD@yK2=o`l*tU}yqF4dQ@FpVz+B;5GtVadBTf$0|M1i# zP2a`GJ};^NNr=w}!>+S^_`hOaP%#O(m#B*6I1WGM;l>Ofo|!%>ab)bUc;=@nu48h8 zL&ZHlT;1;QjpV1Ca@)`_3Ic5}Dy5^_z8WmF*KJF_X z@!|g(xgP*7e~uOFo*pjlM#J8bvnOO%-}f+F+*d5|;TpMT;5j+uDso|;RYQb@cP-0U zlgF_Y3xR*KkqhmO{htb7pYl914eQbfWYSYp(&anK7>|6$;}P(v@bNHu!e^#`R=`#( zoB7JIIHF=1_$WGVJQvOf`Ae=3Z(`@$6yfVWaiSRXmpUM{eL_D&3Nc@+B_cK#D@G(c_ps*MAR`yM3jXXsRHA61&!k`;QBYNuke4w z@fAPeeh=i2f}W03_5ZK`x_a1%y0LGG&hw&YtygAPznm@FN}D4Lw;XZO^XdxRuZ*>R ziQ)S)xgNfS9$rxl`TJa?9%y@^-u44C9Xb^08#cZ4@V=CIbiS5TbRYITUSa)W@pG;9GP!S9(S_@yPL<85L= z>T~s1*-Y`H_lJ}tW~#r<`nizDWs&q}sEwM6jd|vDa-aTsg5M&>Z@r3>UHygfat7)7CYL@0hp239A6^mj4%-LLuS`K9s)NfG@)WxU6y zlKkBWA0O=x=rh^w$mLS3R+Z!{$NE8K5_sIic)0$+@bFY)`dQ`Wj0f&3@AuVj{9?6w zFK90MZPgvZ8v0ZCdqFF&1^yJ)PM@200{*Y;hm|9=yol4trmAN8_(ZZJ-Ad5=$cT1y zEBKlH6I74e4}Fy-oZar;=b~;0A4}wcaVBZ zC+CixvPNsZcKr`{b=G=gd6xiQuFhOupLy+B3Ei#4xD(>njh}jj@yC7TR$n>pr#1+C z`wy%gjh}#?QZt}hQc%jMWIAX!AyK}<%cO(7cKnFpfg@6Xp}d;(6X|rGePlm@^MAL0 z#`u|j5P_eoG<*g5AB$#8*4g0H3iYg2^_YKMy>4av={`Duf6#jpbbF@{kLR!RQ16T5 zdZbvCe6HHE7e6!(%gieNkyH$il|u4}qIk0cF>2K%*3ZxIc=HL^an^6ypOh?jaO!ue{Xy`3^o$VEt(2 zmC(mR#hK?*sbBl_;hLz+CquRSx&?@LG52dkJai_HcMYFQWjPtIS3r-ok6Aw_@pzr{ z!T7)ZF3pGfpMK9x2%iYCxXUY5^TPO1i9TL^gZ0x-{y4V@KS&nV92r^a7-K3?(D$h&s8e!5Tejy0Ae=N}Qr5AxF^6Xh$F1ICY)^TAK0 ztyF&w;uku`xnr=)?{=j>nV&|kbY+d?=jEqK?ug?r@uPh|>8@`K(cdEQ`x9$l{a)V? z{e|)~>T~_}%7-OCCwUm2o2Z8VhDv_pLiG1>r14kslW(Io3`6*pgWu(v-&)A|k&Zuk ze<1P9V<2H(5&p;6eU7I`$@!uHJ${1umV9_&IQcd<-;z!mk5XS5Z-(R$p09wX**{9{ z@!tqMl`b>mI0C86#7Iq@^o!GzR|%%rOlu%|U)*43F) zrj4IKCWxt^R9FbV|AL>{*QxWXay}#VnB)a7_$K++mGB`eu~xYfdkS{GE~38u7k+oe z?_695aDS_6lRx5LS09wepu9QedBxp?^Tt!wPk-XiEj|D}M;ONj`1je$Kjp0ALPfd*@f$Ql?^?gtP09JlHMn!`V(T>WH;>b>=JA4CQg)N z_i*c{llXoElJlwGGG3?BeqwhcaH`%;JP6x~Bahpjqis^oE|9Z}mQ(s4&)(CqF>(MM z|4nJLRPsJ)SH&|6Gwr)7TFNcg|7mT$ajbRZpg1+u-q&k;2Vu|J<1&-SCcE~otlifR zc>aIeVaD&Xqw(`v#^nc2WPjv$SE6rL|2u%6>5n1&5>hiK&Yn48Jl=PM&Dtgd5@ILA zpg%=VOH#&7*Wa6Ele;IijtlYKLAT@{F4{ z`-Y?Nd=fn0)jX*kL+ywj7xe51eti|ih!b$#iR&?36(VX6&R@SEQ$(G&LquKQUqof< z^?bwc_xkPX<6gAYnK%!6jI7yNeTMbptvpWEcD!mV?C1vA(YvrC#H0z=gs)qzS_S#d z`G?_lO!9}@G3MihPv=sUq5f6hT0a!G`~6@1bsC{V<8!t&Ue#)v9uIUQF4w;JHQej8$kp9`Az( z@_FrGXS)*+~&TNn>~M&;JW$WNSV%R2OY zgmWCKP67|JzA1Uo{9LdXRAOdQdLpVa_E6Q@laq8+RcIXwInT@V zpVh*ug8uT3VC=k5Sh1&sKUY?T`Tw?ITn|C`!$R>-mH0B>w+drGb+2Ijsx#E{ILlu` znPI?h5x(wUbs_MR82(O*isjzU*!0-3lPBLWcHAxMV^4nUft311eud`t)n{6Vg3b}c zGeB}3wgT&qZTbsq2=-J^Ros76B?8~%KS}>v6#k&WnekJ{!ub!GJ#pfM8JV$D#(Vge zD116EiPjvd2U&+g&Jk-sJx4!B0$YCFr!(o^_cSH(L_OHI<9k{h&n$Mft&|8eKVx9^2yH(i#x2=9hv3D%+Wc>clQPEzY3h@Ya`j1bo4--oY-?_uB*Io}O{7sk2?>VcFSO*{HIl;x!D5@JaEWB=b)9mq<1 z(e0m*g5^_{dGPdrc9i`F{;>*uxN5KU{r%iOns&HD#jl7XquSgmtjnhcwEs%r`u25` z{AuySdF#d0SN8@Jz;AV*%-tRwE@!qOs zz^w%CpTpz5s$IY>XSm8gApznUoQn%NU3){DR-a%UXdYy5TUDI5YBg|i9_l4!0rLI~ zTnu*fW9Id+H+s!kn86wRYRqpXehlP3PDFpR!rK2iABT-yVjlpNqj;kVHd@`uI&e$` zd#i2>9{G$1_B~4;ICuiDDy9Vlx8u7!Ix#%}tMPeje-+O^YaZ2>$Ah>xzHjaSfX5fi z?yI|i$5V_4;yfP@*AcordTAaQH>)s))!u9E&*$qBhQ|rAoE+b)FxJ*Q;p5AB^aqb= znupi_*8MFaZB~(z@5c#mHjJR zpZ!-4(t0Jojv z`ksXGejM8SG;4o)z_^RpOup}}2>q_MT3CbeEFj_Yai$vQ|86yLI*q%?tHIvzUeYG| zAM)n1U(LYtTPH!rT5I27(W0A?&E<)HC(EIIs=>KB*V=zYgmJeT7=Q+_?K(8cO`@R8L5!SxM06WLK-lEQEkF_Gi0=4f6>-@KgWx#$=w^ z@7dgc8u_troZjz-_nkR)?I6DhkpFGq%3h$`o8nuIYaG0b`;wA}@|3HPBdqCa?d=+{ zZy)cHlkZoskX8aGmWTMfSfJD1Nlm5+o@4_JFX;m=l589PY}_zLi6=^?El-ch4G;HHiU=K0={SJKcIQwclmheVY;XylJu?j8J9%{}34}JEU$t(GInC?jHSJA!Kie^7tDw=&i30E`h{Y=4y zy-N*KaQzk6;}`?~jtk>bLj}ggRD=4z|2FnmGt|>V4aVJ?4p&;M^pP>jsD=i+M3yK<*_xHY(MoMG+0OZ2c^c?>SjOQH7-;=O-P-Q&P@!sGoK zJpaFCPyjCLfG+M>jSE?;(H9%jz+B zEUkG6*CNIFkNnrwH~K2|TY7%6d@Y{a{;QPR>$k?v3-MkxU1zK6e$;bV=a=4T(iksqIto@m}jbFtdDedTz6`w=`IXYy0LJ8Vc`exc?&hL8K& zHokg|{NJGc(btO`P`;J0`aTyPch$B8E1lqnB{k6U`@+7sLaP`177#GI0Kl;aQ|8tmJxUap=CzsJbdOE#Vvv@1Y_Yzj0O9S+e=l?eI zytcBxCg)qV@MEwmrT=8$Pxav&{o^xZe`K?@1-^1z|F?jLR-o(uQ-k|o?R5+v_qEUa z>NWD?*+F`*XEEBVJ{#M3s{-V|OW2z}Rlu(QCETX^-@O|De&jcx)4E$M9Ff=t)~@R@ z@=sOr(|+7)`0BcAtX((pycd`MVeqKa-#6o5D*6E*|4hAqmG#PfoGUX>??cwE^Z7nb zBmYduKN-(v!A|SfKz_vMguwlNZ5D9XXk63(2)8Nu3zS^6o3R&$ z$5gp>cc6`6Gj+n+)q&@MxcnIZHz7`-AKCthJBD1TrW+=}ckO?vs+Y#Uns*UzC0jV! zj*Wjt{-;%b33-;NiW?#?Yi@VEt9@SU5#w0RKHM*lfcuKd>r^Apay;H2 z-vhbYFnK=#Zk)!|<1NV>(A*yW*Gz8Q*R}HDoA!R2l>_J6b-r@Ey|;mf%Cjo@G2Y5o zTd)KR&F3x|ETS*IK(w&$6fLH|CdB19kTwM`QB57KWcVZh{l(Z3p0m6c`RHm)qK?P; zirp9J_B3*@)9picPJQF`$a2?V{eM$?t$!V7xpMpBYq$f?&jO?FWM938-x1gw##zeq zoX`dQ0_?4>BXDK!NB^RBN8aAW^(AB-_~8D<-s^xOJm*y>$^%m&Kg|o7fZu9Uo#50 znAe|qYyd8Do*QQ{TrDqaZn^)t?kwmH>$7#(Ur|?xs~T$~@bzCJUr~oSd)<4gjz8jG zx4ki6Lw}Ovd+lSmzuWq5QNZ|)oQ=$*)J%lj>x9+ql<<5;-2%vcy_Q@1d(wA+xq0oa z=C?9WSc|c?;XDgRK!%U+b%-rZzpo?P`^ft4jtJv>9nSyXn5=o|_y#-z*X!!AHidd+ zevopC&rP&;{=%QjFzt@{8s&44*NAH0Qdnm^9w2`ma4%!Hs@((E>*|&%c_@Eb^8wm= zy~Oq68iQL2+{;h~=OeYhLRejY36Cr4@c!S8=P+F5UjpN~I;{Old559Sp^*1hi91ex zoBXwi>QMte*zZVrl$t`|;yvYE+XmP<&i~nn^Tg=K#IsV*0S)fj+j@yF;~MJgbz7~S zcu%ONukxUV~C?JVQ?MtAkB;gvSy-px zY$YX^7r)jY58QQx(Dqn@QX#+BdxlK5g}J*3KIO_C+99A?NM2-GI9oxL1ek zxxOoK-(t9A--OE?scrxIy+kN3^UuPlzESM6-j1xUz9Q1s$x!^&+l!aeawvH`W7?uih8~UnfMfgL=Ky zu>GySUHKECYfO;j{+kbhG2Yq{^t>SX04j&~WICm?^H?}4CiuO$^&_B%hnOBHjxz1; z-w#50i&9*li0D?2K>Oc`7R};>GrzTn#ui}bvui|jl+O7E$m-Nozy@he1ux6$bgdAr zUlJ{@dR??=l`f*&t`yA<-7lgastx$2{*$YRo27j6e9b!e*oIlwj-dBs*Ml4Bf%ZRF zeS>m$N`1u|1RhV-&ww88P@lMQZKxj1^wAyP>JckY{dB%XWoOhs-`f5;Ki@+4)A|Xr zoE(Q~tZR74+Hn#ehne50zZX1o4#>=3$?vf4pyCVESvL#U)6hHG<+EvMk4+-FWj7Js z;syNffGZmJhm5qp-*2}aZqw~h1luQ{Q0$Xm`#t20Wd5XfrieQAufjTILqLDbhuqgN z{Ud)%atCxrPyfpqKIT&Obv}Hfe|$#mMETp=x1s;lzH(gu)!=cy=3(YlX~E-7eKEtw zef?*?dX4g%*Tm?z4)-S-i2k&j7i zjl9iGkojt1oitmtAcPRRe-F5PpM+eWRr30#bDrKm)A*RD)gi`f_}GVU^!_^24>;HF z@Rj3w$MgRi_G$UaA7j1V$nSGQ9*-TYe%#mp=&RrG_=uGQ_xjDga-0Xw|KFe!h;IKw zJB0KbpaE?R9y0Et z`-UQ4{f5W)Ub%X3Z;1Al<2>4f2jWxuF?xu@!)PoFaoeFGTIqr2bu`y%>}+ihn%C9i z8PGE@ZkCV_#5r1>HiW-lqM;jbmoQxP1B2`D2Mrw+F1?qM-U-=wuC;v`f4)=qzXr@_ z&Ug^GD}cKUxG4d+1AzND!$o{gxIyjS&|TqD-je1R4e{3YtbqM^4QJy#-gdx6e9(Bh zusXgNetuj-3~>LZarL~4aGPxJD?I#$^H6thYkLO~KChzBqlWk?(X$C(?JUZ7Xry-Bn@tkn~(=Zme zzIm04>x(-ZG88VwKXPn8)!Mo#;JGXKI%#Lr?xz(A>%=7i?T!8a8~QT6Bah|c`W&Ab z?;7ru_%iO0WBL$l>nff{F!~vvUmp)+_FjKO|DkrJ zxTF3ywCgZy>$L%KM+4di~9k60R0~Q zFzPhy3q29KAWnSzYryk=Uw@&Pnt862JD>x)_^TOy5$b=-hi~ivpUM6=9PLE0N~W(I z?|&Hozph|B;P=&g*QLvKZ9wuj^}nU-r}2k;`vPD6rd+Kor}TyUhIPJjoW}>?!S{zF zugG|~F>nZvb(#m_f%=b7|6yPKh6lz6=tJ=U_lBLma-0X|s9*nu>BHl}EK+}N>fg!g z$9==kzWPnMk6AfzZ`kT9$9drV|F5Sp9*9e{KEf=-wU3`YeKZhOiLZXc1GxfMAGmL9 z>nq22G&TbdJ)e|zO7=l7Rt*`EL-o;!ypE|~-V0y-h6na*nQ{%_-q_Mtj`KkN|Lg7= z$M^}ChcZ*6hsKt&UU`m?9IHRFwk8GSdod=!UPm3)*JtwXM`G0)mEnC~+- zdiawpC(m_Qh4yHC#M&}M*y9W@?!Ox+K@X)&4>_8q^|Nm;S=3)9pQcPg{)Hp@gdjPqV>8Q8dhp)#k z#EkO2?qxWyzE!TUPO!rB!;KFDcQ(VNxYgkL;-|)YJiRuOJnvYW3%Fhl?mQvi=ZN>w zMYX~qYRAWgKflt5^MAjRu^;T0;#TSh1~;@jdV0_E^hr8stg<$bj}uyBXjdif((v;8h;Q5xQRvXX`{R7(nP2igK zZ=J`KxZ&pSwZr=oU-qv?=z48}wdp~@&P_4x@Vw$l&y`ho0?!WCCVbWNpIrXWz(YzO zB7f+*4DwV@Oh9|yj_W>L&*Cb^RgawMT3qiIjpBw9w-}D3QgP`{zF2{RwT4BBZxTWFoW8-0Af4NODbLYuPF`?^1raruL zVcuw*^^7x-TAwMbcB_P1cQE?iDS65GNRFN3txYp{KA-7(b#vgFc-`xN3O7RkTYa45 z**xk#qe*Mi<>GkD{LknI$LYy&i1Pc$xjWCbvo@u3`{X=M0uMe8ss6`#g!RAGXQ0mR zDv#YjbESjUH+g&>r}Y8fE6d@W4`&sgdBHq$}V;cD#v`%;$i*2&_`Y<`^4G)zaS7w$+Je-VsUJ2# z_CWdB2AW&#h`zw89X{laou*&JeWo3&mmJI&7Y!h!6&co0bjHo z*QdBYAA5%St8#zTziz*q&*a1X>L-2j8GU84a@2q3_{woTVE_M@Scjt@X`h(CXg!3D z5H1hIpRS&vo7MTg`V9|!Cfg13&j$GI)o=RBaUM&B{l%sr9%-Zf7V7dSVLYBh{SChQ z4G(-Kd0_t8a2WPE*H@17s05Es7!SmYN*|gBvrv~u1LJ}F)vx*LH$3uLIoz+V_Lbv2 zUIGuZZ;1Md+b$y`>*GyUe>Lj=%vZnRfzM34tVUa|neHpcc_9D)#p6Nx&^&_l@tLZh z^1U>7TJwRmVGEzv86K}OzPMkL+yoEg|G&UK6#6lCnt)R=N71p$J`d)$%MQhZ=68*l zGpyNYZKw~J->v>g>jVB}HTuq)L~Fx8`ExB?AISfIaUJ6U`v~C?q>m%2e#%SAv8Ai^ zb$ZZvwpo?KIUWwq$iR=a;p7P8*&4k6?~6+r5BO2}ZfCzTPy~57XZ5?n`4nTxr--dq z558slQ5zP$05wa1#X zpocbE4|-nZ=|MGyi{DAsE63H`V z-u~BJ=bU?Q6lIqDM1x8qM3SLy^LV?BB27Z1k~A12DhiugBg1x>{(`9#L?H!*n$u^I!hcXpTehO$GZAaJ&XX39D>8L$Dnj-tutato)Xuw54pzI_7L0G z#t{qbv7=r6D31GqV;8|8{8PO1++)YYk_Xn4(ouKHGyF7`w^UkK(}kzy1M@!}1SN9nmoNjfKs} z-itFM@c-Dy(5&@{8t-)fw(J1wEhE=h=pyz@7ym~7ONg9s9h>6nN9C{^a_CItAnj4e zKWKVo`$Y;FAJ@2r(mPIUBK?3pHr~~b;>ZCGI^UIX!q|a#T{5;*%VPk>h7YFP$+7G{ zH)tIa8?X9_d@pio%GVrA@LCvI|JS`u`~&k`Ck`VOf}=HP zPgnJUJz}n~hVOmLV?GtvSdJSRn4-qVeCo^V7^;MPu0uA)O6c7bo zT!i1}GXM4L+(-xC1Ht!Xg;~yHM4kfQ!O;ow2mkxKVGV`(X+8FicHe+{ov_7977>9u zT;+P$1?+OqWEQdRPhbl}tAc)%zx%ge2bn#H@8dmrXFY-MA+GGMNB`+8Vscv+emoBS zBXM@HltrvR6W1&8-HzCk&?2??$GlbOU+fd?Molbk9^c!SwQZrhS^g3Stmr4tcZ)OE z@#o2Ywwy?OjKlMP>Tc3$Ln$XV4nhY$@m-OxDzeN;#<-6$IZgN_PZ?567jMS=UIkF z2hU&QmVoZXny#+H^p5U3xSQAf1bScp3fd~PT(nQo#-Kr8?=Lo7|9gKe{$XFn?}ZP< z74y1GFTV#~(eIF|3H#$Jc>OaW_Uqz4WxiVNyQVI0%fUH6id&<`6@DjdEADGa-?k?s z{}&+t*CGF8=1*GA_%IxD7t(R)9rtM09#%3l>j#^zGXh)ur%U>B{UX;0CwSdsbp2xD z@8`0gTxZ3KHO~QFx0uR_+I>E7q!1jK7r1el2yEe~P;wCKSs|172D~PZj&E=zseaId zKMuN!`-RuO6iN?!f#W@b193>?idX2ia5}<2AFW{s@kE1|0N$ zbuEwXUjC`&5#NCD3E3nk^QsJw=WoXSqWVewK{m-5vY(BY;%EXKw`jTRxG3bIa5()V z-Y>_M@iq=II^}#`HHEdcfdl9NYW^TNEPD*?pYeBDIDkQXmt%@>R%sqO>I6+zx!oB|DgZK??dbgdW$^xf{4&s;qrOS~Q_*$#r{QZA z;U8Gy3wcEsFa8&4{`LHwjdJy){I3U&Q3Qwf4~iqmKQ`;};ivKNf%tvAB7$8MtcMl0 zyyAf=K1brP?h~j@sLS;txH~14waC@8AJ}+KfP8I7LI*ne1R#Am)Ei; z!TQLN{p54Z;(;lpwW}Y+afJD*j}RPMA3aW$KaVLK;+)s+YjE9!mw)7u$Kz{dKlz+N z@od6`+a(TLZWIUh|EoXLI7t3fIJAEnzr#AcCElmGeJ%WM1miQF6~Eg;Q2q*+OlQb z)c(=KW5sRsp3p;&kM&%-Txt{h@FS01k8iDp~*a^zskH zs|2j`6Rt#z+KILv*PYS&qCJQ<7wsh_+kfM?C5K6%1AUA76KXsD!~?wSB9Ho00_K6n zPZFS;#Fuzk$53*3nE9&AzBBPpB?o8zOc*D*iwyKNT=KF8>@2&UWc(QCLaxO9kNSs4 zf6Qbir|Z82JpZq%T=k&&Q_&6KpD%!yUr_gYk@?>o2Oi6K=?yr3UU5x?EhEIA~>`> zPPKoO09^}ti@KP|QHfXblIiqZq>%^a8|ddB1pTbSJT$RAFL^vfeKrC6|5ec%2k{Su z!{r}oioUSV1flz>yyPlspV~hX@EnE9!Jl~M#815$AN;1ybCmympxc4)uk)9p>+%oK zI#h+03A&rmL~blVt4G6m^~AIB8S0UTj^etx8uN7iw(Q^!$$w;odakfP@l{@2!v161 znUO!{ctTH+!Y_m`P39$Mh472SFvy`9k%RV6DhIcJCY~Y3mv$zvFX6@Wz5L?1-7i7d zaKP1%=p*qQ;Lt*o@yfEt(D^g*5X+KZ*nQ|5erzd1(JU z)qYxHdpW-Jiv(e#qj)jSO|~#LVDy)W9B2GO`qCI)3>8IL{U{FX|5p|f99kZ|z4E8w z^H##AxQ^pRM?LhCh&&4%N`FFzon8GX4($I|zN2vv|5P}f{+WoJEysmEB(G~+;~M|0 zW_&iD{n2U_o;i9D{@DgQ2l%1+D{&a;ddx2sU6+3v{>MoAQV)X1q;b3m9|h|H>oTJU zp}V9zc+r7SdYA+pG)`*&pg4m3W2(X-{ZIJp54`9q>VF3BDBVxQGx%&$fEV?k@r>$W z7H|ynvIh_U5V5g4+7Pq}Xpb`g;bw?WCvm+DZ9UpfHP*lJ+p_mpK}Xmb=p{_T^%h?E zp~rcYL}4!?e}0XAh#5&sdEt*Vu2DI>1vy+xet_bKvc;u*PClVFx;IG_!%v1fudH{2CfAUgZ@FDF-aeM`Yr09e$^CM?w`=DK_yz7u>NhmlFOseT-KLsf5f@;O7G0-XSo_FHH%R(2AB*dx z)jYSAN8V1l%Y;<@j>mo`_tUl*DuYL-V5c z&m`2YATL>;60tQY{S-I`0*9X1nfkHBLDClX{lkB6hju;Alr%@{fCl=XKFk{MV=Vl{ zE*8=3O#Dp;UHEJ=d?k5~rT_o)g=GhKNWRqk0l7J;i07V1=MTmXaPQ1)yl|q`+st3o zj`6;Sg6A(uQ^0p7kw5MqmV5^<^TfG_!1?W1U>Nq*2VhGTb8pxADqP*buSAH?Z5(aU_-~RWPxbJx#L;*_x~Uvi~koC{~{hG3195QbGCZ; zf6_SJ5B@J>#$`OGFqHpe{aul89iD&L5Ljf-bF#D*t!h7iH)!m2{Q=!M2mO^PDTG{~5ZFv$&rh`xpMg zqoDh-2VFe>w|torxXc5}|LOfm=J=WIciRblTqhlJ(Kk3(lYY2P`pngj`hOg7JV$US z|ED;D{a^SOWGdF}Nq6A-Y@XBH%l|*qIN*m#B4)5t;K&D#2^t60KlOjZUy>YG`k%D1 zmOSSIFaLv&T!A`Wi`~p$){61o*b@*G9Qv;VT~k*Oaaj4^DesF)I;8o+{77Cu&$C~q zc3^N8k$#Xx(mq!|s)z4^!^~H0{+;jJ67t@F27Z!qFjrrP_6Dx2(Y{f#`!|1E{=ZN2 zCG;w6VYrJg;|JxCKb}S1A|CR`eQCWW1)tAN#`(W;S(OxevGT9y`@WKyq^s->Hjwi- z&t5?7PSZ^eU^0Mb(!O{c?;J^GyvGN@=be%-VZO4zm9&WeDY_x@Z*ogXU)DX7UchoTfN#1rC#ksQr2PU-Gq*zFe;*Vy%!oj%W3w>ouc? z^PmSjQ|Cp@gEC5>hs7RxK>fdL7vW#|-zlHRpFCXgk9C?q5o@5VPk82kJ=ST-cW9ij zQ(-$<%XwC-5bLz$F~G50nJqx~E)Tj-fUY@b zD&ijO&d_z4zm?d=v7}0^FfcZ)fYC1+9HV)eu#P64#t7HhUu3K>?wYp8c+2`ap3%4={kY~c|zl$E-E`%IGW1wx&?iy)V^#=lDAK&>zy@i6t6#4#}l$N93K zoY#uEMoL%NuZ7i*;M5l<@Z;Xs>kfXXJp-Ag_RU&ra-g^h4Gw%JabSKK`z7qBldB)af#?5}(Dgp*tplQmcZ(SooM0^+ zTL}(arzE(>H#k<3ez;Eg)YXsT!1I4f9wqiE?ZU=E6Rd?Jm5eX)N|9@Pg9D!#y`(^w zDJNY0D2`m<7_V`N`tu>DJRAvDo1KLxf#AV)Y6BOYB8*qj=Gr;Eh7V}owQKWU(Zk0M z9MLQ0+OfT&$4;6vankg$GiQvSK7I1k`^QF4d$cW`f2832e@P6HkBlR>d=xGvB?}Ms zqa@!rleDWJ3$$Cnli#BE%NzL=sea=AL~&1J>MK0Cf_dMcn1b{FB|QlaVlQq7ws5HY zFQ2!Wf_wkkJ;0OOdc{@DnJqm*x2dgo@^pG1BhgbT@_z|E_bt{5+HTzm&)`T^`Cs1G zor0KEIVuDWmH%a2O@VAuo4Wc@9LWDA=MZ@y&kT<4=6vCR%T7{N{+Hv6>(nl;@wHx3 zRsL7~fIanmS3ima`M>x(jYF@KZ5&R!NY(jV#HkeMCTossT(eGCk4eu4tP>)U;~vF2 z;i}+uLTX3Qts(p)uh?{*-eT#Yi`FyZQwm~Q>isVIhW}QwpW+{wQ}1&1qx^RV4!T}P z-O`Q2#1Jtr-i#c+`AW2rsMGI9`w{IV{(Yua*1!12lEYnuKU}9yaq(y5(24Ye>{3U# z`cXOH{D1KZq7Ta+-QH=hKT@aI`bY(>)VE#Z8yq7D4qT@`d=T3b^%i~R~SMI>P`w5;@ z;}JJg;Xfi?iMW}9SX;S|Ctn;QZl=Bo9Qs_O*+&{|;c)rqi<&zQ~id(Kx96 zGZlL-;UB_38^S-|fPbFr;h#AFU)-7SFZ|P@8^S*~6ZzsgZ7ok4#m@E_m$2;jZPE|2 zNZrVjo(QpSO~v{DVp>lS{^`PD`KQryqLPDH7l=7`_I#eW-Q#`gsT*~_LD>Ji0(h75 zr0YYRb56|!4$X<2cM1QHI6V9VaUwMh?GW?t#oTjmG+HyXGtfF1Y5aSCEjjN~{E51) zSSzJ|#}m8Ib&rwP9@$T>D^n0J)0pfRWf0Q&L@Lhz7yYO{k#Z3JDdlhq|2$^nNUg>A zXNJIm&)^sGK7j{V5Onuwy1Kq;=sLa8j*Dr{ZTe|vg8mQ}ea*l4%*Z_zx=I@$ z`+3SetqpLzNN`~N;lyF2KyY-F<3~1Vg6CO&4u2fO}`_1EnmYwd{pKI_-h(ukv2v4v+afQeXub?-dr&Fo89Qd|Qokx_?{pA3*qm zEHYnl@nz(X_Yby=!1)5;&ByaKZd)Immr#)P6?G?kqpof7txeCOJ4MkI&vi~kZp^=k z$E~3G*wB3hzV{dC&PAUp(0$p1?n2PLUegu+hdgA_bvd9#f2pJ&89*M`ScS3M^0i2}gDekvPMea)5#N+TPJa4^Y{apBj&a99p#jjz`K^1dQ*FH-&uJT{Tu zS7hvOvBaU~%_29x%wxZ%`(V`mu>LR1B6`4ccO?$ufEInM;e}lb{?Z_mtVcN>??L!8 zdYFg*JO({r4)<#m^zfL69(IB5I-&=x_a$8q2ejxTt_u3AzsEC0kz>-E@jX*m3tPU1 z|4p)=zt1f6%SFG2u6~q%JpZ@wS;9Z;FlLbRl(I!XPVp>T_%U@@LZch)o zUxV($MDAEO8@ev@m(Mdv`wH{|XcwTh!lv>V=05>EC-xxjw7{7s_+$EwXg$&N`Cc{p z|NXb&KOM0idYAhLDOfM3_vd>qV%G%wA8bPQLw!F@*hhO;Kce?^_07zMQp2d(KmL0zb#5(2hh#0%U}mr2irk9@_%7l!awq#pzGm&HvNva ze1%TZyYk&pAG(BX8wXp!2kIk{3HJtY6~*wJ1n}c{FAQoxwOAD=r(;y2)f97Ef#_9 zZuBW)yvr4=iI6az|D}&)zJlXK?#MqDU6%t|e2*i1155fNd>4+(1=)Xke_QV99a*4F zCf|kgZ{BwI0C0Rwa3Bu2a99pt;dn&j_!SsHD}58k>mGvrF#Rrq7uV@aT>Ys2=K{xP z8VA)saR4#@Nk=SC$Gj(fCt5mM8QLMV-_&>i&EFRPQwU#>Mfw)L>l~^FV}H@uU&k4f zmWY*g`LKh=!RNcuk^c);5&0wkN%?y?px{5{3p~#Z??}C*H`*o^{%ZtdJtA3zzZ%bj z`joMr*PwRwf~OSxDNite)!!`q=PCH^oj8lyoQ3~ZfH5w|`zA5wwMBSN)d0*{^!>l? zQ7rzq5dA|I>H9cd+v%bIB}7iRPLFf-qx#xqmcP^Y% z?ni(_=WDtCSN>0N1pEInGQPmnp6`5@wG56!wFIxYZsO`kar^-sWw@Awu z_L^}A7j`CmqRTb>d_G~aQY%2U(LK+co?_c!zZ)&X?i2=>2>-k=*$giZYq zZ-H_?$j;z0`h-6lzY=&iQ>6iy)%mI$|1c!)&mL3!i6M!rnSWiI@ z@_ob^z?6Be9N(Vb7#t62yu$Z@Df=fEUaAK?|2O}6f&=qlg@Xhj&47jDbveFVU#G3b z^?Q8B_4FK}!69@7ymeT!eEtp213toc#L)FR#qkbsOeZ){k5xE=Cj=Ib4{RJ6nCoUF z@Es9eIK*ebQI9#q_7@p@zA-LKTO2m z%UFYmBHZhO_a{G$ImyFK(QaoEQ%<0jV4i{Zk)5%CMYO|vl{f30t3~?1`eX6`9^qeH z=kx8~Q~r%#j6<-%d@&hkt+E1)UzHWS9>~D+fAdW~6nvu&fHIs~hq&Vr+2_x|b5F>5kSqEJN>;i*ugIYe4@|zI{18=V|OO zU+KMgqa5F#Gn8*nqR%I$ddK~L`ShHUm=8E{7;E4MX(++&j4Mz9uo5b!GEy(S^Q_7E9plDRx9}yuW98#$@A+`%e{8zqI&&c3dJdfjX}M>%kmrp3$?HM)1JHfIgYM0s zyH(TG^;pQA&O`0_@I25$ttoRP+5^o0^*v|&icwuV}i+=NXs-WPQj#tEBnd(0xPhm-i>C-h}>2F zq4)XN{-@(vCSr+*`(i&@V9C0cf7Y8_XwN51zg4oI)Q^x=Rwq|KYIl2>FSm~1Q1(x8 z1lxbA9ACyi;R~62`Dc+{e)y@zi@lIfBY@+1{#i@bz{X2);QU{1G0_9|LlBRyrv+J2 zkIBqJ?7`o!aV|C!XFqDgnZM?D{0&h&zec<{H+{XQ-HcbFo*B z=au;JTm*m49>&}K9lRdPME=iB(0rTqu;BYt`A_A4CI7vUE909Bz2uM2Bu=awMa;-L z+l7v0_KU2B!1214hnWu=94>#v_L z)gCx#JQi`mg~K?cg`<-kU&RIZTvj*!X=9JLkad~tr{V%)NmjM1AH{+D|8j39cB$n- z6Qc=G7LHyvj;w1jehlA)G-dm{kq175U8?tZ=A++8z6oWEiHe$-2Qki2E8th*vq8W? z&zov_P#i(>7)fw+!x%sEO*ebtz-IM{w`YgFj-O7Qw>*h``?{tks@l4Z?vmfXMisJyH9q#k z1de*-flT;*)))MfEgt8|vL4m_-o?91$D`jn{F5}QH;Usm;3y|Ja4wtRa5$`m;~hD^ zeEx*EXEgU9|HSKgm08c*II@5}E1%<)!o-d#j`x9M7r`O?#FmGnpkm?pM30YoL?&`| zRviC$4xL9BKUpsOMT+}c#XY7)t@tM`=sJty*ajTfj}SjD`y?|+{ka)GPUC=H1kYJ} z`NwC|{A~JtXyeVobwN-5F}5~sJEAz!fMb=WBkTkFyILMW8O@RhVt}*{=sinZ=kSfM zvB)Sjik)Y&ATO&QbeWaKH~vHWQ5@yKVfGnJUcGZ@R4?Zd14+Wdq4K4Sk6DPRg{n7+*eDA{jQ2J%evJO6wd3 zN43U*`Ct}&IQw$G;g3*u`a5u#`jU``@E040(_aw3vJRph$C&4%wZ?p_DOv+u-(wID|f+!|eAYUfX_%U1YZf4n2b9uL?&(yP1twTxUnQ`cWKRuwQVP$V2$6!V%J6v!lrPxXw=FALX%D z!ScA8^aJ+n+xSPnQn^ta{eeR#SW|y;-)(H^<2G9k*`SeK=%TOZo2dQC`V;Cf{`{LU z@0$=j@5>$yy78KSJ>RtGy6s?)q$|&1iZhXU;CmfChpFkJ)+OscsKfa4a1O6^KM%T- zL6^pB%xf&V4sW#MU-k?|Kk_r?UwH%k;UxcP6s2$UkNs~GKcsKm#6NnN*2k#a9|w*# zME_X-xo}u9%98(lIlesaoYoaQPUIh6LC=F491qKW0dbBzbr1UW;vddq4JImT&Us!o z*8kv7{y6kcyg{u0vJnTe??ao7hB@RB&^U58u0O&%pc2p^n}hI;Z;)5NS%T~4%wOIR z&l@>usQ&N&TKqq)_!8@I5gW2MOa5&?H+C>V)!}fjzdt_`c5t1C9efPFwM0xDkn#`m zK4J&k2>thP{kx04k-zv1G8)te=avRQ{xfAiZ~4apM^7z(J+BiuuB98IT6C5i(&YFu zE@tC8`zyXaoz^1_j?JXsZRnTC*N2P)dBAa{#-Z1tHV$Qq7JZ!c1b?#5mkr;{{?$d_ z=-~tS;|9#NFu%;d6MAUsp@&+~z1WL?Vt{V`zao6$I=2~L|2kdw8vYAOKVZ)OlCR$r zDh__fd|5vb9N3Ri{0AF^B?sgKk^ityi9JeOH{t7NQGYi$zSKC-KO2~GuXf=jaUq8R zN1@S!y&lUs3;%EG)x=I52gh7;%E7!r;(HVL;4=jmguwTc>L=>;vc}(9_KVWPsroqT zLP8#NgUHAs$FJ!?4%rwh{|^@(V-IDjE{J<~{P_>S9(b@l2nS+Z&P$b+d~fK zN#IlNPiExf`Z|tBKalqzXg%a$pIFF4@F``pOyacT2h~Fd;Lx>o86UJgcx{kaa=6LH zfw_)9XB1zL=h68rIT{>lUL)t3BDWOn;dn#^=|^$g4jl8fJrKRCb-1Yn=+8x*&c-_O z7Bo?Nu0lJC_9xm&{2%gDCE`&I=9D?Q=4-H>j=z>1MoBpYun*@Kdv^u*@pWH&)Ms)K zpN-z+^?JUZhmylM$YGA=lf)+_2OXd0u`}MAddYR&2Y|SEQ@$`Fvh?><^kl`jLq27tzr@3qgaC&%!~g*yvw{5%^c<+ z!&v+eRs4(nO6&#t3uf_kv2?#u`vYp@;{G0SZ;wBJBjc^U@$iRd!1pB0w?qG@@CW3c zg2hbkQ)c{t>jnISP9FP|IgiS5BO`RZ36-C9`Rp9eeaf7rz|o1|(Ei}HVPVMu_saxYuogH>o+9#aY*=WWSU5hGg0Fox6pn+yp?y)tX`L@_@R~m%KIR|>R+pir;`&MEKl&8f6kH2TV&3){ zKKl*r5UvyO*=n>`aIJH)k;VV!uO)}SHGg6ryBTuG=WE+}$)Q5_lh4@`&$27Nov%eG zv;BwoMXn!m*sS$I;-iv-bN-g|yQU9&$bqbLSMoK78QC8)_K3;S%_U|g6?~oF0scO=mwJd*xI+qZ6@i<`K!3jZNpbD@>oyjM%ewbF^9^%kgvx5 zH=c1JwDPwf#dYpIu6`6pFW|UO%Y)d1!r`=s z+?(aN;(1*DWcjQbzPg!5e9A@KiFpF{@Cep>4H>^;yN5mC`9GPXG+kj2sPl;Vo1*Jn zU|V{)hwz2#+z0u4H6H7kT;P*(I)XlsS?-;D^%+!Olz%+`2YFilNPE!he2PO!0rq0# zJB^HgC&pjO-@_5-U_Ib7OJ9&(?qU~Sieol#nEO45e{}Nl55%Y3Fzl;dg!pq3*ND|e zlhHoMHRg=Dm@nl3 z{)xDU@dNe9i#f=pMNRpt6*M0i94iT4T<0F=s~r0+R36y>&-hB?ApWUvxcu`|J?_h( zkDQRZm#=z?(%11icM$w@4E*ykoQGY*_+>bUA}BcGbvEdh5dO7)D!L*3vqaNJz7n}3 zZ!TZe*&|=&#>;;GK{If_bQ1E_9=@tO^S4mcTsUfgV;jMt{gdJd@=wf*q#hs#L94g} zU-cg^9Qm@J+;7TS4t<@^SG5cAywTimfnzW zi@x#C6!_;L_~)~jPhqijDW1zL1M35PWt$N8n1}uU3|g1d{z-AT{WEW*9AB<;#C3j4{_YHq zbyi+CyI;-@;E3VxE~oPist4@JI-~jf#vQyx|`ak_SF_ugJBwbnh->&G3=a*!UfqggO zZ=Xy3%;;eS^nm$_{TXM%gfGY<-^W)Zcs$1^ zFHQE7{+b7!lw2YEMJZ~o__!Z9On$QGO^))9*ssd_6fFUJRIj3m7$E!#`8W^r>imXi zmzvQ}|6fb~ux;3v+y}~oj!U8>U$z|@`QzSgao+^?P5otGpyvNbu>A9}FOc3_%U|$~ z^RkdXEjQV6KThNh427LsayNAUQ2S&!tL`tK0=jp4&^;S;2WYxN?q%9US_*;L{eH@Ad&;P^y_VS0sU*~yQGcIzmkb`(H zavIhHHTUwj9;5d|X+2<%Qtp>y|Jq-6goXY7m4_bg0Nt}SUEBY>%59b%(!J>;V3Wdj|X!9bpIiJnR7ZKkXgDzsi4J@}kB6b|QbsBLAR^zTtl(=6yDF7kisPl_<9tJAVwkUth+AKdUQuOH%X6jQ#n9~AT?{RHOW{EcsE zKPvYLz;S@!Q2t191o>kD)_Fp&;#@)w=2|7+@;BCboJ%MePH^D5WH*1q@!nI4<5A$) zs&Uxy_(ocuu=IbQqA$(`VDH^ua+tsIxW~DG0zA9Cbqw@yw;VUDhO?wZIF}!g2i!n%HOf3=QkFg43|SYVf)LTJm3@`A59XL7uHVkH1z( z*W<zW^q@I@(mRI7TcjW)nxtgxM9;0QsVE@C~5_(tpSmef9{#su~=HbTwP>Vx9aeucT z_gdqJzqT;MI;a5q|EVJh4&{FoN3j24&tKv|?#UN9?>GM1#UAsaf^-|NxGp&C>PP(# z`~RtCeQNukqdaKozk-YlECqk@*UqAHFnYkgck3IVhkGS|VVU21=;3G3?Lzoh{^wN= zwCwkAGOoVYGr;Oa;CFGT)NHT#P;|D9>M-s1l^Ij*b|iyCa< zS9~e%f3fEohW~HDKc2PylA3pgWtIo?Uw97a(si)1e??bo-q0-!S9Hbwdg5NV!e98S zt7zQSbPLY}-NvA+o|_PcXJDTxBuwk$g_naaT?ecAprY%s9y@w7;!PXq8v7myG5*4{ z(f)&WJK8vWb{ASdTtB09c{+bv{CAQ3%liaH&7*J@fAt)XeXGLrWj}QvOf~wA;IB4g zzKI5tLk`IQDP|om;(+o$DhJ#D5Px%LqV{zL_U)&l&esR)-Dvz9Yo7cLXd?b%ty-|p zP;&hB=RSeHn3wK<0sA?STlOpX{v!Mz=8yTvV+GJ}!JEL_%JDtxAC?>-YuLZ!uMjdR zYQSG<;c>rYVJ9sw%vZ#mpr{LfWgDHZQ2U<3u)*uSd<{ zqczO`8Ro=W@NU4453|7aNi1+qy#<+G_`ev=8k~telei(w|9&!_@pK;Ze>{T){@Ta< zNqDd6oR)Z>Zz&5*euI9^zP9)uVcUV=vB>Y@-}pgOtVdsmAIxL{{t*j{kMZyWg8nFk6GiwfW5FMq{?^FZM&jT7@EQNt;Eg1^FO-H6H``9CFA z@k-{uH+#h&JpWb2Kja{BUAUdUypzU1!$0zGIL_(5Gza`=ga0lb{J#&nv<{%+kD}|2 zKd?7qow_^4OB{YCauad`y#ZFKb``Y&n%JVO)`i39ho8968%MjEhF z?FU6o<@oYEMlR-kMg95WTj+TV)6cK*!UuCdMZZpbabKDzDUK_E!#)3iJct|G^i^J! z_w#0bf^mEC#W;r?YzH`VJ6qVnB3Fm5CSo$>lx6=G0?-kyKek1rx86ol>o+a-~(HuxU0Ec)xmZK1_30QjQFUOa1 zC<3jbRs5yrs2mIqm4BtaiXgk9h5V%rR9{pNLzxfnjFdkn{@XZ|Em-t>+58oCVS%=X z`AdB$e>(mbVeZ-Ldm|kdwi)}9;$Jil7fk@&L#mJDALk@&x=xP}@u&#%&TkUY5Q~aB zpkW?UggH>rSTynZYxrzG8XWF)|5*G#VcT~RWL&g_zjQH+j574Be(*uW54mq6a(2;X z{!+UT`L}33svEBlSp)(~Q50j1NpjIsC=@yySuXGZ9b4{rE+&p~~j`#h0kvQXF{y zPcq%7#yJfok6;hAW(L~b%3s9e(QG~q-W3|}M&N)hi@xM9UKdI)c>hl_ zU8ie#I12Sz@fHr)CveF7f^u%c^>)7KCtCk9I6z5k_jCBwA}Ul zSjdAG?k)Oz^teLb;I;UAz9^NBYy9&rHBZ94#b2_5g?-d5c%D>L0lI^UU26ZN1#?rV zu;_m&>C5?PVKy-Q#1}25^CiQ-s%J?5D1z>aFXf9igwg|^|DSvf!J++w;t2AOpEQnN z5r@+-{uO-D7&=ciIBIOXMYt|*;_653@&s_SBseU4@bC{2kG7$KHs0CeFZv1%SiZ&D z@tdDP=K`GXyhDxkZ~Qj;D8`x(b|&>9u8X7jqSma9&N?K&eQWnCg6xVL@{M5`Fv3XYcSF9ZuM)ZaX?l@z*Icmg_q*M^Z$}e z-qQ2w;X^%N18U79im%r=UdH@nFUIe|7go}9xY{m?FV+2oAHi0OH}Zw>V;e8UaSL!% zC{C-d5r9_LVt$CG}*UOa;@JfF&q;=uiXNp$}c^KFeID4|(6P@9o@N1lK!2Cn>uFUa=t z7t}PQJcQhUsrY*rUW#KWaM1lvBM-;PLoF}FufJo^Cb01T4nlhnZ2{VKEMoI?7Qwoz ze*e~QOAaPa3j2r86ld@SZ&N=s_Bmh63;qfp4_sNm7i^{ds2s5VPr9Ahg^1(AJ{>0^ z_2*`MlUHH?#lmMULw8{6j6y`fZi{CK_Zkj+Ef}KZ)~+9E|@`Ik^0{WSGPu z{a0R(XKA6wXp#DYe;%?wD=X&XU%yF_(<23d;iHtuO*R%M1uk}KS z_{{jPu+>LgcqxvDfuk*vhw)#Jla`iVur@a1mjF}QK|X(+N1e4~obD%l71w1|u6`89 z)4*Z&^{6~N3Op7LwN94jjS7UHz&?7g;PXZ$k4PNyxh3LEOvwh>&!@O{`N^xym+%jf zhw)d1!*hOG@|+(3P3+&mH>xjjjc?YGczCL)x1-kX|LHpx_9~tYFDNi$7yOZ)lvy@E5YH`p$)u>f>|Bf!;S~;swQF;)NN1 zw;W%t=kX3yf9YZVoY#83(^PyN1t?r0af)1N;98nM5BZ&pA#&>dz6kO729g znv6CI*AJpSfwlzgQ?!+62}UZX|F5MFwN94jo=R|CdMSSn&zH3A&B#mbL#Td2cIEuJ z3fhm#;Q-{Yj>y6IsmF;-3&*z@Q=ESp4LQSStMBH|Jx$Nw7#!uQpExH}fPz%mJpSB9 zTEC|_egTfR2@azVk3x@y1GT2oi`0EsB4?E?;`3gi^$UaJupBos+}fAq&n*q{9)VKa z|DT}F?Wp{2{FD}Yw2CbpzbhQYYjNNAQe3y?^CnPvXg@`bNA6SLnH2t?UT0zR;)Cnr zrRRbEeMAn%Pdy4PhJLBK2P1HJsRqXQydm_Qk(NVgq{ON00=g;xhR^F0!Y)c%0f#!j zrsQD!l;UvtX(`smrKm>>IY?Ul`7<4<91M<&RKLBLl*gS9`-$eyj0rJ6FTD{s+7Nlz zb`f$uTB_C+fx}vlm`6QxIXl}vcV%$2RXFN?k>dw)D)}>wLfB_1-v5)(l;ALa;!$w1 z^n$fM>@0LO_b7yZ{k6VGy!^q<1@dwlkMO5flFLHq;` z>vK_%*WBssV%vVH9NqzrB-vm2sj*9s6I7NykS9yGYaCd^mVU+`d(sQX%W~Yn;pS?5 z;F$d|JKr0}C%~~r^>f&z;{=ud-0+D!Rhp!6yoc*@{^&hkINp=r3mlfa`Qn;CHX)Qe z;(+6IO^4cr<3yGI+~D|3{yT8!TlN1K|Ir?Fd}9~Ssq+Pe$f-a5#lmJ61n+N`;`x8^ z^tmM_UUhbCsY*hYKFT%yVvGJGSFonGoDI$-$O!MUllJo&u8;9YZl&^~c2N%;>inbA zE<8@QSU3<1%9>-}WHQ!dxp*hR=X`1%tydTvSii}BVx9~gR(!*!{vIli`~Vz%6kl>* z6XzU;5AE(e=U~Rgnh@hE{t%POuHjQtDSt)}>FS(8;Zf#4b_VpY+d~g0LANuZi*p8s zu9<9${mjw@Xm6omu3HMdmS&@2ZuNHo+7>j({BOj{zfa=-E&DKf`oH}JedcR`dHY#t zpi$ou@6&t(b-huj@xe!nJELuejJ5n+)cl2IETZQ`eD^*y%!TUX(0>`;>3#v8)6Ou) z$M`OCa*5v8bba5df0Q1Rp9Bu+dNJ&O>SlJHZGT4Yzd`QPv9Ax^9Ba$MW;O_3XOy*v z+;3HssJ>~kHueTx`^$Q0eILX1?R?649{Mh81-kcRZiO1bvCb^)Vel#_(Dh9j>i_Xq zX}ZGiWgJv?<|uZH?`eAjZGYKtMZfGCTu1ZCzfk(7pW62d9C}ra5BWTFf?Zi_YL2o9VlGzrVr@ho09QnrY#fTp0=n>i=;+5gcN_ z4t_Uy7~T;*)Zu=%JYYvN4Sw&_jGQ+zdQo-sz@ghL9FvxZ!h!mKT&n6Pamaan_fwuX zDO)6Q$U0aF=1=7p@rie^wo!(fWk;x~0_AA-}gYJL-*WznF z#sgonPKFv(S*GOQo|o#lP=+(!;`sx4D=>FWW?>I32|j07_8IuzK=?);u=sY>#mW%- zKv&k?M6Is8t)x5AaP(h8cLV6=fbJilTLii@J?JKY?s836#0B_)Mc3t!7T=kQZ}EH& zVFTq|_=J-l_1dznwtNKU@^fACp?WU_4!W*{AGmM?`$3f)U)Bf9a9wtSPuR(>@>y~) zevo4KE5UlatdvhU6rw&@whuTa6FuNQH;ID;XiE;IdR*9*sCAY5T=b0|z5p@UAnrf* zS6u-;-0h)O~s517k-;S(I^Lx~>B zk#gfy{6hYKJ*fNquJd{xZ`m(4|7D<2-pfVb@P7pS!xr$Ybbl4@dwrlsF#qLegKh`H zKjM#g?!&2`J6wK|q%Zxi3^rNbl8^t6wXywA>%ZJ5`^h*}HXr?-l>MSCJE8nH2ad*G zIEVr0FB&^2M+`D?p!{5nKRW~td}jPs_(u6E*>9pJ4xIms)0&j=SUm>@@(4Bv3r80@ zzVZj?ro2BNk5`rHQEa;@Z>jJ~|AlXqZ|37aq5ezdf%AW{GRNTiIzHHXan2kp99TPo zPq~jJWM6(iAAhfhUzT^W@rvv6yIuV#4xImstt5Iu-N%hXms_knS$;PeAJ^p@`S@!+ z-eXYSi}VBb@{xQzZrQixMseH=9J@6R;vaNd){?_WA_veY-{YdM{R7WJ30!e2;zK0- z;|};odk_D36m)fA!{ledzoKh6*SL(`KPl-;{}4JaU%|({%i6ZE?9KGU+)>))2=swZ z)jlQrMOpnQ|IY)5T5l?Q(0+Pd@bXQb&o0M&t^86n%(KfeH!dHKhB`|5HneBaFt5*h z8cnUG4aw8;*V4l(A_p;dx;%s&)VxaORq501Wxt6A44qGx67rFXTyTJLsSY5x8IJAFK9L7p5yM6h{?s&~+{5QBg6@3B5%>m&joci`ajui@xzs)ZE1T1@LYGf7M|4=XoCf ziSvK4ZL~dzxPbMvp=%~C7TsD&SJs(PoAy^U<6|G8^#MZ{f5me{@*e=**I3y7e|ymV z4Ro(2c8GbCq3fEyvHunUS6!QH=kyvrpn2D>&3i=;A3JbFub6Ac4t?aY@iQikoiT0N z%(2na9yR-tm}i%Ng@#;GaXwmWG(6z@H`wv^yU+%pU4_;Z?LoA;##2tuUrS!!fG*~{ z1A#@ngQsF9A3K;`+QLwwepzu5^X)lFnn}gyFBEnH*Qe9TBVM@v#?C{)|1~8Oh@LA$W$n zziJKa!Q=To6`etMAK@SIS@0h`Yasl0lk_G363YvGtj~-8_OhSkU&?Hn3n%fzioU>+ zLU6z?W1^zQcJCI|e|U6E&!Ihssf>XxmKwEZ^ zO|&1y@epvlNpLvp4b&`b95eO!58s(GET)K<$X)co{f!edNDY@Q;H* z^%v*l5|FX(ZxDuaeP;xMyD0;Xv($JJ2dS5799Dq0A{mRx8a10+1 z-B%V7Eiiy=;i-~zt4}O-D1Xe>(K)dbf_^P zhn`L_-)^;E3wln!qPU3p*tn4Uz<;E8|5*0J*zZi_qtBt|>!@8{(+)F;Vc@by&k@7! zjP5yh=wlOx&7D3;fNFP*oIy}rm1hFiL8soZeo^<)x;)*;sq#Ff4|%@k16()ccV6f5 zUXO~Cs$b+moTI>esrF&n&r@%exY2!g1;K$h?80G*#=_A`$wl55w2Flnx8tLd>3u=k zek#wF{gnT~rYpPiQGbQVOO;mx$F3k8`h8qZfmk?hRD6nk@X~0^0nX)d^jb8AXz)^?!YN{VN+PnHu z9OHmvUa&k=9ZKN{lE-8{{v77VyMz3dn_S}?9773STvyI=^`kf*0gee8hwx*>m!8A= z4D1#aJuF&A7N<-^PfI`d5<0+ExyD7uwGNfx47^ay&)d}xAf~u@KE`#s~?rm2H?1o;6Q$I;;?fmUPJs*PJyI$QxWV~y;%OXYq9IDRBJpnps5E|<0Ba7>La-p^eLT~v+bBmScA=QcP{H-P>lBTI2E z>;(Gl<0G5X=S)%@e*g#FS45t3;jj#m%CV{`zL%!)&tv`#^(+ukfc<^Up-%pchMLVu z)L>5TXa0Y5-9hy}{lATTs!)3X-!hL>irmwMkBIlmH{Yp#B0q}UQ+14w_}Otz40d7c zF={~nv04Ha9ju)!|ANk|ZgJ7ket^9+xu1h)==!Uh!yfMow#O>0|96>nr}n?0(S04K zBrUp^D%>JJRgS{-K5x3%JCge-s2BUIuL0db9(1w(-?d)rPtXOw7F{>L?Im3q*Q$V_ zs$U4Y@Ox38#aD~Z)twD-%EZ^;rCTz3H^Sc|B#Em_O~j0ChSi7C2XsvrK=zDx2pSr!{kMQ1AcGG zJ%ry^O(!@;1IM$j@eK}qCUJ;dj$Bl=#MO`Dm;)SUT`h3H?_D@-zc=GQOK{-2>Rs3P zrXSY3#y_fXUG=1^AI0$^aC9Mdi24_Bcs@6>>PeeFA(N_F*SOm6P8!Jk(g!-H`wMwKG`Qq#r!!egwMe9E`PZD*2`M zk9b7Pv?K}T;3AIyXtm)_%T`!F#acGg?J?Lo6L#ulm3qUW;qs0S$NsjxUllahsoaZ?cAQckkSFE)Y(@@>^`_}fE$|KIv;*&}F6zS_ec z#2Wf`$-h0nGX9?kdxS2KfBpLhu&@dB!S+~v5%@NBXYKzM-!A{JZm8&r=LDC$f$N7| za@TY*=al&#`PaYyF3?T)pnE0gZYAy#Wu99YPQ_n~zgg99;H;E;97JoH<_ zhtHt>NdBvy3>>2f4%FF$aJcOe`@J=*)N`wajnu5*Lzj5T<8C=_;6Ry?6dyjCUC7P9 z9C~>iI7}WE>-9qh$FNbs647`KzoG^x@E|ulcyc^4F@hORtjX6zMhe|q}^0QCp8=S&?s7uGj+=A zRpC_BH+uE$HMk=*FmUXIxicqCM6ui6>2%;)16*c5)giB#|5;wIOI$KfAh!hCf69km zP4k4QyLjU2Hf%(<0Vs5k{a0#F+kopbqaVoKss}l6dCP0P#HIGLuvb)5#ACi@5q5kH zDX+f&v%HZ1zc^dt((_GGx1;<1rt)Ix5BXo%mAJo2#(-lyCWZNJJjVWZY1|iJy~_}P z_VbwRQ2vJe|AqDdSwGZuOp3z@$HF1z6at6Hr-;QhBYDg_9`)2}F&OUc@iIQ~gAp1arLbJC^a7 z@pQgM?1SFU>b8%XbLBX4T`I3H^QKn=n=o>#7PQZD^`m@U0=^~&%Y)*u4j%qeBR;_c}xVoFE3==7xDGfald8;aD@{+!H=V&2KMMStQ$gzJ3%-spAhSb8a)4RhhB@y_zFD*;n3o- za4b>di+NS`-MBuUkBO!F+Xq5B|qX9t-970ta@e@8iCTAs4WVJm*z4IRCdJmf$e=u{kOY zE*zUB4mEGVT%oorAH0LkTZ}wbXuOzrRb#GGdo3SaMdw{q9y@`<)ZO&_Up^8N^1*B9I-TOk1dg|fJj{KT9+d#g zK8ob{^1Wp>u*KS+`QQ%JZ;U*U6NUc7d7SE9c%Ek!A3T`OUnq_$;CPYXfWK&Yh>9-_ zCw5%huW=y1A*X~F@8W~QXnr?1a#cSuU#Jm22E485e1YOP3LH-p9P*rvWv2><+h2ZG z;|o8iS;7JxF5`m=sUH{|bp!{n*R|z?PK5H?KY>H77gSwJ)!|gyGj#wn?)Pe3;jc9d z;U@?Ap!Jl#Sr1>M>cLfaU|sqS)}_mX*QK=$KzD%V->$SeM(wqdzB;#sXRu$@hYyTlK0Qkz{Vvfs z5f5rMBc7kZ2hIr*4{AFD$K}NCR2_^?bIf$hvj5s{a(o$=q|e9jfsr0@srD*`L)`CF z@jm4B1|Nv$BeYP|fS1^RZC~Kf=lINizLbaUg;p{(@t_vD3i^=orUtd14r};;12o=f zJFV?%;}zHKSMveC(|!~O&i`#!&$qDZvc04G4yLDbL>(-#0_|(&KaBgh4quJy6W|Yd zsTO&$R>Yr;hRf6c*Ww@dl1Y2SITmsDr8b%OKTh>v?6JA3M^~+3{_jS>9tV2Z<6Q8q z@5hz$N1n9#wnQ(PvFPLeZP1tZ$&^2d>pI?lwa5K@waB3Yr>qO1e{HeE8D%8nu!EO? zBS(GW#6cWVf6>B$n^q)_KCm`{CMc}N_nBi8OX1&&R?v6A3Gec0BEBR$#vxkHXG z?>jHukL$A}4xbjA-ETF)0qkwwap9$Y5f2=%5gf>qZXCu+EP3FeT7pk;&Pv!on>M`P zN@|}*9-r%eh^w`TU2QJr{gP;0r8o+JW2(lX^Mt_Bk4$VW`Zxz5=nK26g{`)^Nz#w9 zS=hKwm^?A)u*-VTHRmivyw?7q=o-#7F2mPhEnn0ls_{&z zHp6(o#xy^ge#IK+4D4Nsc-@Ql!>c_eS~w~Hxc`5Ro~KjZC*_&%QP6n3l3&w-~3@Ep(W%)jYb)@bc_4k`HNp3N>4|6|$j&sra1 z{)p=~(|F(V5c9`6-2b=z0yUn=pSE8F#fiXEGb9e*hl#Aw2fd*uUGv2VzFBFkk;V~t zYNhVC4E-?Yu4}1ih<>v(nY{Cn`biz`|Jzof`bZo)PAETdOk)L~fu{m`{6AUX;sqGL zzdio+6n2LAm+XfJ(Mq|kVU6BLuC3Fx2z>0D*^o7n{fM8`;r_pE+2Vi2JOloU{S_gP z{?0fNc+%+OGmMM%MO`oT9sKr98)LoqLcR~U7JLoGTrv&0<9IU`cK3I|@1w7q0J?OY zr{jd88x$u3PmWgne-sV+u&ug>Z2D8~(RmtjdJ@mM0sp>_TA|-o^c!LKn>sW&pV#63 zzipqZKGZMzd-(;%f8rZGK78T^@K^VwJ^q6`w4O!3lUfh^V87|;cc0zwp+N9+ed=)j zZ`)FWL+39gk6^oeVx-1#41B^@>+~5_6gP z4!c|q951Lo)GjFwqa6_^>Y~xG=B|4d4fhZHnZO)`~vr#VV{Y3g&OzqSWSNh#>M=$&YsWu#$2iWP3O6>X?Eq)|G~?C3nF$*0I9QH^hVPC7`=oj3j@2cR%5xn}BsC=Dq1y zXZ<#ag$;T$`1vVyIRC$Gv>L!XKcz?1Ksue5a(o2}w22Z3%l#?xyaQ1^}A=%V|rqFaYNej>oaZo4j+ zZhaW&w$uFT^{k{DJYAOZo{M}YLJf?NWjR>sd?g&Tyk}U_K;qe2MX~M^b-@J^sjW8^_!)b-#72(dxg^ zFF^W@WAa-x-qg2XzODZd9Ef`^9LDSwj@4@Xk9z^fZj9gF9)I{!+u!Hn*$@Kn$7iA+ zHo@v;M3jAfBf^61u>J<%*r##mJSg6?K_BZT>|yR=Judux%@&Mn$1>mW8}+!x-~U7& zL~Si&9PHt87IxFg;5=9#1-iwWuAZmbbS>6p2T6a3re6>GuY$g=1)+m4CYR`8s_ut* zz?wDacax$a`VE`w!T&Je$WVPu9#lAj4O8HlQ!mFCU+{g>0OOBQ-xdGvKh&NV%~AQ% ze?9DB4Pt+NZ@b^%M0URTm%|<=0mp}`kHjJB&{7Y?G4&7mZ54!mJt=8)k zffr{>VGrWR_sNaur_T_`e(4%7iA(jffa6`+-+DfStrw?*NF0wVd4G}#J|i*yGwQoy z{N7)(bHu-7znugJ>iG4O?SB2{vWBuB#jy}Lo=|;EK6c|URwBpO@%fXVF*fGm^^e=* z-yWg;Pwd0&7k7$w?>npw?%KTiwy2>o?VF4HH*qmG1~)Ia#n&8qSpgj5G!Eh)^zn9* zevIVL|9b<-0rQgj#p*lw?YniAjzii%>bo))GY0SCfPemZl7+Rri^*u=p!*T%4$^dq ze<-?!bNxB=JR55`=-GcQ=E+Tjp7q>L(7%2Ila(`x^FJEr(=5;!xuRa{TJ-Dus@50P z!!F=xuIV^%c-ZAUjQ2d+qi9$o)(=5jhlVqX^_Y{_qaIej1FZtjUF)gFJe|MIeRBh& z2BRuCbnx()sGeiTwjVnd|IwrG2wZADguD(&IRq{e^4bMVpIAtI*PQQ>zp5dJbM^Oy z9I%cQ_UQ3=KWXo?H>vTPHA6lSd>^pKzao>#lNUlCv(uD5>hsX=NA%M%5xsqFpYw2iGECg}Z~J21Y!mrsn}Y`^gf;CMmdy`%^@zC^!z8*lTE z*~Q{t4*UEIII!N4|1bPX?2AZw*f^Y4s^Y-xC{3p)@Sx7NS6aRt#&=9u;?09EE(`c#M3co`6H}+Z1!DbIO57u2_{^&i#Qk6<6|p zTX7$->%7mk{~za&_G10NMbDK@eo=Tl{220|h57{WG+JGN_Bin9IU`{BA{N{6WHy)m ze4F~RMyvinKdYL_d}luzJnz|y_5YS-k}o9}_>scloo^q5JfvI_faCwsb{^nS6_NQzwqtmC$>XRqUH<1NdvC5zMhD;Fog>AMd_+0F zZLBuYIs8*Iy8A^?KbqCeHaY2Co2ao+ecXP(g8hGshsp1i-Bzh{Kwb5-7)(9d{%`#d za%*D8T_4g~?f2UEAMYDm!T!I+k{i+Ww6bhozU@@M8~480jrF<}H*tv$N*LbRP}+GJ z`z>1L|M7l{74zWb@7vUR;(2A5)9!9_lYP>f-(th>S>l_jVffu|Y_IrjKiaFQ{ulKN zG5aQSvokt(PS4Kw{|!Dzy@Eco*q?_gen0;%KQWylsQDQ`kzDIH`dvQ!B!*S|wtW+4 zzZiae;Vr-5=$%XTaUv$zQElY%;9DH z2ahgDP3cNY_glDYpOvgbEcW-42DR@v`}n>=6-u@5v1Y!Pw2=K7D^>qn87*%3tL@T0 z{=8ppU6x;6d6Jj(oUDQ9di)`%9)o>_=1J_J{QtryX~*n4S!w6};pJaRy!7XJwknh7 zf8hCxv4Q6K{U7p-`V7r;mgbpU>m_)m!n3Kh=dwm#1NFbdis$FC!xUp{PD)1W)J~ll zIU47yu~z+`ykxi33%cdy=I1ww=@%l!c)cT#Di*6q`P0$j!)EcSK-wQUe(}b z=gHxvwY`%xFV!9{)pC(`XCc=Bxef+{@9>A|5~n%-V&y=1yk%r`+(o`AH6_d4M(oot z?d?phKWX7EbdTW5vHE$=y2%^paW~#i*by~TdkO65^5Fdca}PN@utyw^Xw%pA#6~35 zo)*=I1M%O=Ar6o3zW>CoWsd7Ui#Q(tg@>E(XJ1!ZiaAE)4uJ~IjN`HX!IrX1PR0f4 z*(%`Dd?gNDL_Jo08@}T#-`A=p#(yiP!s7}fW4C3yY(_39%5UcM@m|18SMjmulgN(Xco$D@R0R^MK8c%I@fH= zB7BlW+S_VE%t#J6i6w2wF*QG;mxkLz+K*J?~ZAn&tM+Bj;%FIKVrIZ7=kN6*^LBEri{kui zKWIC!w?x(VbL=5l$-H@`U5^Mae(cZnS6Z@}H@NL$13K#%>P~&Qc8INy3Bp79jAE{z zqQwp`9{gwetIr~?U6jD%Na3-O_QyI!r<}}~7uIV#j1>H7^uI0OZ?^c)91uJB`LB88 zzgV;Wlswh`N?z#1;feXLRpszKC4#H`H~V2VZen<4+It_tf6t4ossjFg2Y-=M{uMF( zr(;^G^kel?es*qZdTe~PswOF=19os(<)1kd4D?PhVvi!{Cl z&SGPb!V5ZhdWFL67pt1UBW^s4;}P2)YKr~~>7O3@TU&cP{;YSh`k$`1mLk^z8P?}k z$zDIjMZ|BK!+y8QK{oV1K??&DguUQhJiOYl2T)zbf0}&tGHx)0mCI z^JnA=kvqrAJ$6l^pIp@!9+QlW-!C-}+a6--VazdoafBX{vkd~R!I?Y)zR_$R-Z=?4G=3{eMzgjiQ>V3qw zv)>+Ad#q0`blFkl$5(ivqljmfbWDG^8(djK(DlH2iN%dpfdDEtokxN5v5OQBzxmmdZ z^~3uA!j~LAvH1)51h<#bB?jl^X5eIiBXd?7^=CDsw<^gzzWVd0sB6Zx!; zz{k%Ai~k_*l=Gg(g{k@(E$#5-zUWOs?_OKZg6e{gOodVW?H0xp=IhIdG4^fqLP@MW zDQVY#tgZ?!a{BkOu4QrkmLY#v`0Tq>{ov&vz-O#nUDy1L@9=|1TmLbdJ%L(|dH9_6 z$dz;C9!%`Fs~f@ND#5YkZ{r@Q(B&ttQhHx0hu)LXTf^#|cB`i&=EG9{)kkrz;Tz5u zFb~=?)bkGAk+}bBbsKPp3$87{;0Ba`u;3F<%whk_>a#8W1M_VCk7l2@=Ghv#s{zgGYbip~}y`ALe0Z{v#upF8>9hw*bA23#-p?@asyy^UL3i^0QZi=PX3F z+)DXJ2b7=u|HAVfT($qk$Ccu1T=iacWp~!M=S0BmY;mU+NPG5inR_NJ1-Bl!kAd4e z0GIuL3(tzhRp*=I*ON!r5!~HgrP=H!S>4m(PT3e&Ue=G*a~*hwQ)J8g;C2YWW&Xdg zso+X|TinF@9<|xvzd8VX;`!CrTKq{b2|oQ|l&rhF!uT+ooW<&)R&Mf{BIm>ltC{~V z)X}Z#k7hohc$f!wN`Id~EZCHbeYT%oz}4T2Y&wOjIzL|))&H;kpz3|p*HZr3l#6`r zYA2sCsa2f)FEQtrI8PMW@(uQH9AN*4DYrW=5+~Sl2iX5%!QTZw`=3@Xh!!_|-!Zno zje1?=K1S|mc?x8UvLA;FZ(=SyA^!a=U0E?!+YU-MmX(nlqvsf zj0>~rd#hz^LpprV)&PI=6+C2&^m%m2RyE-mK%jIxI7Rd`KbTD!SO08z+@0m{U|+oQ z6R$mo9BXi^>4)+O-~ClUKVbjgv+o%R&4c-j!z0EZiU%+J)B0aeLH`W&Z}HW8;XAK% zcvKc1sz1&{?mH`YSA~G_cNaWfaCp!zbJEmE7;KNrWqf=6b@boC`L(EeFMP+PiRE0A zjQ&SOzbc39lY9MM?w<_54N(Q*JBs9f@lTpZ%t+wqnQqGYMm_Y5hsV)Y&+X?}dtAOq z?8dxjHhyJwi6i$-0AKd0K08%#TplL#5}i{i30*J4gvV9rXPs${-r1q=58sw%`|0I3 ziQEOqjYh75!QeZ5+iL+lPJzd0BjdLZr(P12(KhoG?NqOX$U#^j{5$W(PO9SlC2RrmOx?<|Xw2N3fC>}3} z{+Z}+gZ_&wkDEKoI){?`MC2|rVXNB@i6N$NlQLLjF_Y?D@kv*ghw6ZF1I{x3Yb5vxd$FK9Uk~Eco4^yVUJ^k2YVl9S3tir zUf%Gw^&6L+Dst12I~F-74{&3jfc`oM9_1Y##vbqpw#P{EgKsgu&LY>b##uMNewOtc zBTIzG4tRLTO}6&9p!bfe^nY)8TvOlSF~QWs zTkDZqj-2E`kq)!xx`DdOonNk52@hEl@%x90GRoR7II_Lb|MolRe+B&;EsycF93C>? zfBQk?nBT2&_BD*36JU>Gc+havNArlrox%3tMXNf_c$@fP))VM2HTUuzzG}0>L+1H! zZ$WMma>RY|319u+L>|Af|NogOM#8nnnPv2kOP@46mU0em7VB5PRrJ;Kvgq$Dk4wK0 zIr65n=E7r_mAfh+KlK~?|DU}3Y(eLETc`5CwN|WX*e)gRkksF1a zlLxpsEr3TlJly#y>%tNbCm2NY_}K7xm;C;$Ug*!Vem1F}@#@xGUHm?2l3U-z6_Ot26rZEsr4+93HZd>)oEnbwe)0$_@4N zSI#``x8dy9-)dxHcmxde+8)wQ-~AE&XP{qVM>K>7=Q=zl3g3muorhds%VY4S0DFvw z$MOIkZ4x_-<{|qR-a8Ndr=WkL)ql|thljM&_l`rZ1#*`n zqoOG%?**tds|Nb-xBBz1vHkXv`XYBJawj5py_FlZCxFLHc=-8BHNN;f0$$Xo>@h;t z;r~|+{pHXvb0JW|{m=HAC^Ri6=bhf$fLvwd?zKGnf0#JF{Pr|FZZ|TzefT`uBsx^B z|1ML`|KU$(?nVELR)60*HtremyvX5CXC6k5#Y6do`<)oz$Ckijgpu(5x}H7CRwXlG zO49z3%;L*zA!TO-GN0f(S5Y0o{2Vq#HnXjO~ z#Olxf(vB||OZ#~LOXS{0ZjF`WA;yi=|J*oeE&IivKGw+i?Gzrw#bwx|ud&AmBhmka z7g<}u>hH1F`j3mph}>z&ErJJeseHoOLleiBwa36CVk9&VV-L$C-X66@|M%#h4i9IZ z-2En}UOI~00_5f*Cm0}wd)%4mKh`$jY@Q#VEC0cGo0^^)U=8CJhD#pyL*_#>Z%4l~ zPt6)<{n*7}!{fsw~W9L{}Jm@Gl!!;)9UZq$hOnr zJg-EJ%O4U?&m4uEvtE$dJis1#@R;TBQ1-Aq676xJ@R))AUg&q$$-7jy^)h^{$X$Y5 zK5{a52Pu5PD*^44{r?NDi{-&Qs#Q<}IZVD~&C}>)ZnkzBKfmrpUL^?o{H{Q*c_Yv&eBCe`a^&`b3F@JO5YYocL$$ z?bzWmBjfuG*A8xlX#L4X|HrI5&Loer)|n@#@AT?NdC0oT$I9P!MDAM4qti%{b9u~w zhs2it_@?KziSA36a~L*J?e3E|(ccXH4_p1|jcvOaRwQzqr=8grxw{>?`vQ181&6*g+~c;Cm|hPeS zu&y55K9&AaM*lL-<;<*%{`V}8)bkvBu*Y24ZCNgIHIRGOk^3%y$1->v;qYL*cX`CO zk744cm+{<)nI8ICr;$%MrLt`w!+Hyk_mC@xoXp{o4R@Ry;J<$1jJk~3(e}aqm%#q2 z?7<#-RnAW@@+uYVK);LyO8a5-F$W2M)v92;a<~lsozCD+R zV-U?_itymMB?TYBLvo5}2%nQ`>t*N@A~y@U<;aCCk8@s4te185;4#tR!T8pR?UMoS zL-*UELyi8=&qqK0e4U;l==;NGcXjM>o$w$}!~ToNI_Z;&@7b#ZcyRvjsj&_Z`mMvm zv4-*2L)#0F7tzlcv+h6UUZwxczP8^E?IvT>C zqy$(**GmPXe>rhp!7TJ&VD-1px8wa#na6!zirk~fwR7ZtP3*VpSpR=2!{I^uh~eQ_ zMDZB%v+!U(S#US{Wv+pS@EMbBy$q3g-15Q5O+~Jg<#EQ|03Ji&Avq<#zbGCZ%dp1~ z*@yB)d-Sv4d7X@ripS}5Z95%e&J`yuUya<&$n|n~)ClM=of^1NRV&likE?qVy~u5tj6+jzE1v5|4@5!7RJy=0qu`LZ_p z*(b1WlGWdOlEXvtBVVu%SiqXpx@)XloALoXc>mv%lGAkU5#ZX=SvJ!FxnM<6Obn=wEF0x4hc++aZ-i zj`?)~Yjx`+_C-3}a#uh*eGMM38eOhEqCDd4G58~+|Epf;Ck|RCxf`Xw#TZ*JgJm7$ zE8>&_;-GcUSiUU|1=PzY@Q|3zwMTkc_PASke1?AZBdz<|>Tmvu?Jt8L7P-5SYlPgJ zR_?UY03JWX!;Md+zeIV&+e79HU$ZZ&famzETWj?<`@pe>%om_psh}EipIf=+=LPWK z{NIz^jErlKvc}uNElfGTe%Y%u;~@HXTm4Pnad>nRIpxQAUjMq4R<2oQB9HaV^PlV} zJe;^>{n7kh#ss(BMES+rDP(ZJp+C>q%Cl3Q`Twa)9DX&0-$vwi!%ut$48l#@iJau; zlt1lUM*Fx(;)-wXK@V}o`Wm*JO@6ff_M%O~t3Pr)4{&|N%AJ~<*l*W!{{P8ZVh_bb z+DDW}T)8iL%;^8NGx|S6e`Bk^@m`0A%)`H7elg=)hO^9 zwo6&|xJGz9jsCaMf2PBuj_ofOO%l2B$bEoZLr3oZfcB9B581Qgwu2~-czeh`h408i z&RC58^R51qT^_P8@!MaKW1rCawpQ+x#}c3Owmusk(x-eLvd)kYlBx0KqGL=szk31w z#1-rNS^bUbI`%k2}9h(5u3OxMId_=)b}8 zXi&wr(?QEcZZ2~7AvfHSn;XzRZiUB#4iDO?%fnj3#HWKK{{4ad>odqlt-sIeuYZEA zmqFs!e>fJo8<89D$W06Aw>%^635ij3y%>9xIiDLO@h|ULsWf8*`en`mO1R$f4iAaz zf4BoV_W!KE)AFeIKtR1b0S}3FH4kHtD31htG&J`9QTfe&=zq@YKVgK!L)K@0*o53g z$T1m~Pxyo#0sZAwcr-T>jy>80xDS0E@12^w>%IvWdpFlJpIiSDKWFeP!~!4Y-}_hf zlYx814(uvl-{1-^r8L9d3CHTrF~2k?VxqrH>9aJ59J~?o% z(f^aOM=SL2wEAn^>F{_-PR&4Y0^r%w*l=T+lS;Ke~2Y4DI7o?kCKC%;U8p1;-D``;X14Th#PIc&6oXsEAXX_IiIs(sFf?fJb=f| z@HoZcVeAp*kzfzmZ?s|)JWfXcJyw6xt#(~7{}kc-3UbYnyUNN%k`l+a4G+LWa*j^> z2wI-hhA<3A|BF<`AJ-%4^W?HFq}IC=8W zWE%$#*e7!Mu68FPcYBmhIDBJ(ALac2V{!8Y{eBIJisS2JfW(0-nX9y`h<+ze?%n6` zFwf6U;`sxScC1Zpc+&C+)e7Lj`Txg$G%~tAls`B7(G%nI39Nb1N7v9te#8D7i90r8 zli%2<|3P&w>SmSAdqsi&sULKGnDxj=>y=)l^$(QK&XYrj$2)d-MC#)Jc1S|*wJ3|Q zmlR-!4cOrg#|~;diLryN5zRyP1#&Jp()tth+xc+l&_fQ7tAxiPjD`|2J0TzI&s(^$(h-D}B|O!<+P6!TPpn-olz4D;7JBgM8*QFEw6C1?qXUjMc&m>`?j_`+a9(KN z$i#7WV;#yDm;cfA6ZK$@UFf$Lns_kMhH|%AkN!qcfKbWPwtg;@cyRSZcszmJ(N?bX zkwibbu^Bw_jf}1z-yTsOarTgSaP>}j&|WvnSb&Dmo@LgbUnue5>KBlsZErl$@+j$? z*iJT{1CJIC4>hi+mk=iOS~K2XDDmJL#)~$z*Nrw$9@@Q`?L4bQ4?quQhO7olB?ZF{^>;=wf!AV+)Lm|}VCo*!V3 ze0YQ$9@s;lGAhd+bxiyFjr{O2r=efwplApcJI}?uP~yQgCGb$~G~4pn)h(c%j`ot~ zOU$p^2ljAz#M`5Pk??p99`(?Fjn!YY)T^uhr~2`Q$s%_-a;G3S*vb`m7C9&1v2h|i zNNTE&=3(p+?X|YI82$a$lScd)zKOu10?Z{o)Ii{;daWf9XF*!tr7k$Z|~wH-uGawH-K z_1;h7AoAnM$0`3IIXzX*&CRVn`jrZgneg}xIa$Nda<>KekMH2o$Khf6OO!{vJ^H<7 z^sndq{iJWv?~MP2HRO3)A&*=@;ZaHW-RW;o|}JVEmtdro+SZmv(+Tjc*_Q z?h_vK(f=X(o$-I;k@6fD#bdt6jYaNrrhFg@|PGldo4VQ9GiMn*?X%cG9%#C1&j$nqzT~frzjORYVQnwz(O(km5#^C!56LraV4uZw z+DD@9-Ssv?lB-Tq|Q+P;j%kdv)lx2^;5?5?ogMQjaq0N(r z)?Q-!OJ9kXHjt;8PWvc4!QqhmY-!uu`E8t=Cr$(B+V@)F zfjy?N?o-&o@>o+jal9=Y0FTiQ57S?wJQD2DUU(cv{}<>NABcv~sxO>+$r8D@k^3IG z9+t=IPKo17;V5_vP2geo|2hstm9vkm8*gSEY^tgknCA35q}s#7m3 zz6od_6X4;m3(7i}ia&w|T+KuFLvQB1+f?GtLYpTK{W93{=(9?A@LYze#M6aWT6_HR zV*rmS@Q~b=GtRY&4s`MMc*yAAl8b)g&O)0f5B=?^xHgjh<7YU+i4#;ufO#?crYFoN^AjA z=%+6O`pXOOD0Fy8To@hb;_U&x@{`+`$JS!LUAV-S^T*y!y@)^E#yWPb+Q>cb$gK{j zm;b@z1BZv$Bg!M*9u*CbBK&17_K_BTX7&G&;qa&@e7{2ODCAyo#U4=} zarWr_yy$0qnZlf|u*lrYcj&td93HYCqv$Pous^o&M@KHG-|mHn%-`Mq5*_H`?a|-x zD9(h(GM?2DRqutqdBWi#`%;VRBDVz|RxtGKw~6-HR309EjWX9BQ6BO3Xem6HztkEJ zk7J@lLSKL4@R0ot#Wx~%6FeM0_D#nC9<|^Rx6eZL+vq?SXOCV74Ug@O(0>U$8dx4* zZF6|YIzaJuW8?n z{TjxbP1kW@r!|M7{Qj{YlppQ2NXo~2pf>wiHrYIR=!-^<9sVbBA0vm~*mPQyM(E4O z5}zZxsXulQ5x0Ft?GRrdw;KIB=r47KqF=^nRD?cnW)Z z!egnCaqSW15pR#vjQ*YH(f-MIZMxm+|Fo6uC%w`{t}=4u@ixhtj^gp@n*r@}5HD=1?U$atn@GQpX;pJQB9GXkK8=u{%iRzdo93k%!9}M4iDqc zEsr>R^rYRXadsE`8)`9M*z}au|H+xs{@~G5`s=PP$kCTJN$jime)3j8y)1@@*jCpI z>&Ce`(cO$rZ#DUso{}freGK}UFKl|<^7!~X+fI8*{Ily>XKVADd^e?kKK1y?V$oaM1w4>Ur{cMuDSN8a5Spbi(;gMl< z`Ta$`za|=YI2KXuqbGSeRWG|~do38ZHpv`N>Hjdp;W1FlMOy4bj`4Vt#5P(ksK2a* z$H@*4+D8lz$0CYHp2X>Uj-{MWp?|BnSLuK67u#QYN}Rr%7`lb>yWd;659$QiV>dkN zI6UYtibpi=h_gqY>~Gjh+i0Q2S?jk$@BV6eqhy6>nA3@G0)R!n$uAUedZk`K|YU*z8S9uS3 z^y-xsuq#RQi@!dw5&iF?|4DN%-=Rf~Z9JA+&)DO@Ey#V0oWvGdZgxPwea=goyTjM3Z{Hgd z^!)G~@(ij!9%9|C?$PM~#Oi;xuERs-wFill>sCYVMMrLO0FSTWAu{^?61?}ze}B*K zJx@GG+To#}!STRx#{XyfJACdD-o!(7%OUr^<@3yv06vWWb0x;pd{)QtDdTzGIno{v zXL!jqi8D5Dvp7$!b@)jB=x_!6+I`45alkW40prac_()$g@8>C#k2D=m_m7+^rrd`a zXKRut-4dnag`R3){YuWsA~zm6;;7AqQNhqtw;1d!@X=jyxF z{rI^xarGm7;{8l^D^u=}ir3S?>150O=)(@5bdkdcw7mH*X67&djE@Ft}Q86@52{~-zRoe&y!yBGS5Go&3-TT zM{c962UmGVDrxsQ7h5j$k{&u>bQoOqR@v_9*%{rt=q}8&`4w&t#$8q4p%=a68nn?Z zJuL3L&m>PPxLbPiT-9&Lku(E$r|0c!8-UCB|B!Sxf1HW!AKkJ#WpvgchsnciIg{%Y z+B@y86FxTeI8UF^R_9KSo6mX&>pwkeddb}whsHGKxz{DEvDc4s{D1wR%m1sCpMF|H z_0NG(m7#h5K48E6a8l24UftD;6w#0O)eR{BJ(OR3alC)%%$t67pD?e2)$O~-B8{J1 z<4N$Dzi*jl@#mgp_j~mC!0-%LLykPnmI;pBONr|~Tjs#yb0eeczu5MJjMh0c0o6aS z?F`XN-PV|a-pN+)L*I&Czx=mS{-u<^ALXYG_C*59{|vZq39hWK`1Nma^Hcp6pz42B z5zmDnj#^R3zr>d-8}KvzYQ@!29{<`8y8IKR{C86R$&`Oy6fX48<+1&aXK3r^TCcu@ z@}K8asBRn^E~I( zGr{c!?l%FrKZ7eVkH+1Oqf=d;*Is3(WOYtQy)JK_;9~bPI)S^~!S(mg`t{9Nq@JU^ z`gL%Lw@a4<;BEp}+Kg`RTLhO^*JwYZ-+F8?G(P@S`I{uxj?Op_{1py#>}kqfQ*fE%w(bwE6Q9h!Rq9#YznlG8{+pVG zn(J4$GX6g#F@KDmwO8e>&fKHR84^6kw${1e9Ta86&$BlE1-$Cu$(+daV<}(Ml^eY7 zKMCGD;NhRP>JdR>hGs_hVf~5nH3CoOf~NhdMwF48&+C|4wKZi>VJr~X9wIR8KAe`Vmcckr4C-h<3<@Ml{uv3L*u_7~a( z`~P{rkp9?qf!9{`*Q&Mo{RA(3%Mz~HTsMM6UTv#t8#}lrn0x=tZ{2>XOL^&kbxOe< zA4Lp3co%U(*{OXG--!`8AH>a=QsW_SZq#q||rt;b} zKS)MIw;P$CR#4+@7W1zo%)J`7SzO$-)65TcycAN=zLKRWIzk(L==YZFu3_PcQWNp#)nOv7VV_p3DHu;;vyJu1$UU2(i{GU^| z3_Pd3W_@egPlb8lk^9)z!Q7+qss-W&w;whBA5{jPKRzs2lp&!Y_f;U84H&7$4l&y$ZI$km(jI`PNdvz+qoNbjASk)M&7&4L!M-%(Ut zf4A*wFNyaK>5uj2e*3ZGRn`+?-!H)H4&F#}58t7?Pjvd{?v~?Q$|p}mV(>WsKPP1V zkbvimA6b(PUPWwtdSmdewRm?;`U`kdDWA+q67Wv9<73t}g4Y4Odf>?zpvrgWLC3!q ztN1fDHG?;j^L$f=k~n)Z{?C@Vm&V(nz6f3m2c#o zagieS{_QFa7{{3Z^WGl)(d{a(ewnsvduK{syHXms#0lG^uW@7OwhYJKPW_TUXxpBi z`pOEdl@I0DRW} zXOEHctGFS--llzLn*A@4O3aT=p`8`U*r;%C`N*;NAGGhH)4{vQvG;~pdox3mG*2sI zZ~T<9_tDkCy#w5)=3b3^R$O@*6V-d_ct>5NXc^^Q98lg);1753*9YS3ph>rH)`c~G zZ~ApZ^!~@<-~3J-KDn?4=YUTeFWL-#K>&VF@N*sfGRxoEls{eY@1UIzN3XnKExo8ap4(c&uY8rL(pRp?(;lEJ;k;!gCR zQ{v;^h`p(6)=nbZSpq4#J^=Rta8EWm5^%}oYFzyI^W*_q9_A|ck}H#s-#wmxS%Ym> zhwCUWxvBLtQ9}RJ531Z<3#Hr}XlLY=ikvuP;vI4AoH?QLYxtMQ_MVh`NI<#S|3ACB zlv}SGsCH)TE$z&7bwo72%xjO~`Iq^+Mzy%M!*=!PreaF>9Ke_^d4vVAPL0qbQ&tpD@ABmFV? zb1Aojo8M0UuIx^qRsQ8z{6=%-w|=(x*WV!cN^Y3QRrDgKk%ue#z>(W4a?W~k(Qokh zP;i3F-&&Wyz39cK@4X7W-#L0iarMrgJmuf;Gm-5#Q~rSUvZ5W}e)_w(Z8R>vT9=#t zvp0m!^%nQKE8=iBWA`VKVZC_!1K|4WRK@h;z0B)#Q!+`P$ILH^ng7pv&Ec_~k(|s+ z#}Q+*#$9&NP&MRf9u*Cbs_dm`!y0Unv>E;!x^`upf7@sL8*3Ml?X1mg3s^5IJ{H`k z0&p{Ov+^=K!qVVgKx{zyldBS|Rb^}|cIN-r4vNLam+JLl=KhiG#If4~){Ban|IaFj z#Z3<=?*+dIZWg%YSBtBed-x7rvmv&zlpZ5q}}+bnCJh^ddTR| z{tY{8-1zdc=B3Mv&#X#2D{f@&;X8Cq-#FYRyr2D3FY@NS$kD&Qf5aoyiNodjKeO&O zIt(t(RFyX#*Q_%nA6K6BXX2$|8yAPh`}^X=pBK{?>M!*oZ{Z7yY2RO#Cibgh*8gW+ z=i;)k5oBkx-jIA8`K9AJpwHQ#c=ao?@50Ar4&P`Ryd@?@{75{~Id1>iO}Ds*{^0cC~Rbyym=ktuKWYr!1@F7qh)gvK2o zhkHMEzQ&8Z{SI<(d){Ny1Iqg(xUC)B?ZkrViGK0|Grvu)@s5{V<2Cfn_F=uy*hk}V znWNNy&WkK>o%ewI zD7dc$;FABJDLEg%yb0s)1h4!nZ*YCYIL=zw_U2qid&!3v^DlcN4nGDDX(LfK|KJbW z-h-sv!~w@woGbI*{DR;cR z&o{W$PXzZSaGmjg*j2Id&UVKC2F!K8X$$UGo_9Gs6L1;-XTr(+UbSm>7j*2?-3EGN#2wqI%aP*}=M~!-|7X$$)JKk2O8@UeyHbH@Lnm&f6%@kq_5oC>Q`zmqP zj! zXh?P(F5|zRM{#awJ9)d2%>!^5|7YHsi0d>fgZsU~tN1otVyWelpu+;ICO za}VF4!AHf}{Q)z7VLlPr`3AV_0&o|AE4dbpTa=n%fLld@b$O=>ZV~>I^S0X`vbY1| z;#=lQdj7(EBC?bD?WLau;JyZKFQX$C*A`gg-e7QRvY#;Td~lz&xC8v>^7wXs9y`;Y z$<0Jc7+)@#6@dE@xSbu`Z5`9Z(k=Z0Yh2o_8ZT--ft^oB=Msy1;X-*&h>uH*r1~?t zkw^)B=aQQPaK8ul6bH8`tz&ofq=xivdAa#LQ@ZAvylY05;L^vc*Fonpi`)O<*!TzE zq5CsAkx0oC;9eSlyB^$TE-rpE2=@$wTT8{acY*tpgL_IG?n-c?x@1` z13&NJU)D)j|BLL9vPZT4gFm?A;*P46_ei5$w`WyenJUJVw}O&G%a4m@v3iUhE zDeoWT)ps!e=RHpP6UCD$lZ)47hv2;p-tpL@y2a~zgM;@6>n1x`|DP$hYP=nk&rX#z zq^i#@63^D6E+>*#+~JJ-eWTAy#n1jx`B?ww{ZO&xlPP~p`6Q26`$R9Ypa49X+i+v3 z&m5Se*wNqeRTPDrRHSkODrjXx_pv9tUZ8y?Kbc_=v&lRsLvUH0gv_n0_oc> zo{k}1ysJ(9an{Dm>knR*#p`*ZKkvYvdL75~55kkyYQZ?BeX{?rfLKF)G~P~AJ`+P3 zKwZ8bg2y~A?{e^%H_IoK_lAS_NA_g@U%{K^PFp^iYx?CQU$J8s{gknM{LB12gbN?K zqYJ;Q%+-{a?J zqPYLs530PKOQgKa74pcz?3f>g3uTY-&p-VM|HIs;;HHG~$|T;_XXiD7_nYVSVjSA> zu7h{AC|QcXk&4TDL0xNA(Tq)1ZcWJoy*uvk<&|r+mAWKQOVr zDV>QoJ4>E`y}4emH^5tA%h!F;U+@Qe!5iY>$@n2tsc3ucEct=DcY>$-;}!?+{6CMk zGZ{RY3u${6rKMh=yNExJ>S*kFr>VcX#CN?`g167&Wj2n@gD`i|^9j~MA|;!Md(KLX zdv+cNE`3{l4u3&A`_b+TBo8A;3-dc=r}xND&(7{fkkBnJD>u4M(3v@l>aTT+J+F5% z@w3i&Xmz2kGv$1m())Acmg76+b*@cSW_pPZ`;B&hpWzTtN~^XlHm!LPQ_#doM{^*DZQ;1|y>EhRUl zXHG`nbj2`$ALsuHPIvhI63fpV&CE~9%k4%vGnlHSbj^?ktNCRJzrpas2kkt~^1Hx4 zzpL!`EB0#@z)xE*J^K-jrw`x{TO-}VjyRI2o>4YcggqTfY_zi(yRfpfN zvHUPsYF^hAt+{Krlr%H*5P9W4P2M+h{5SApyxrN;+VA|gTz)y6hGX?b*k$MD{5gK( z;g=+MdY#zvQ|IeAsbZFk5mEN)Wb(n06Dq=IBz&Cl`TPNY-oNg=9bD;4+8>zxb@a%b zK3S=~QnE7zPyG1_XM@N3+s^B4`7^fq=R>KVKZt*JPVqU4K`AOU%aGYfWLbl+;0U})#oN%PSBX8*@b`Yi8Vg^N|b*)kz0E6@6N}~ zy$Zj}lvsaDu0)?7BcBi{tqJ~-0r))sXU0zszTRJ>N*jaEFwkLmP^X1$J5(moe^+*peIWI!c$FR`KHj-U->SYsXKs$`hs=X>$dCNek9uIvfANLh z5n7KkF70XvzQouX-+7)uTBn?}Otr^LqL0JG={wKlV!vR@S6=eD%=y&&T`yv9vU zw^r;w;rGPx$(McNCHHO5xIjGiPkmHB;9cOl9oCyj`PtvH3x6x0P`fLn{K`(A$aO%D zb+27Dd@(O{#(dvD+VOc;8g^h!PJQ(A1J>E`#o9qeX(OilMOs*J*7H2vJHT<~*)8|j zcA18)RR5{>B78jL&JZQkTbut#|8eVu{eLqqH!|_hGcbJE&tj`4O-U;Iqz*AS_4~r- z2yg}(9ejtHO|*PcUl6%dkR$K8E5pj2_Pofsd@hEM%%L?O=lLKpe4Ga?C_Wu!9?*c8 zRF!|%7>jet5{b(d@8g6I&&ht^edPLCxl>OJu+O#d>0o4n>#I|@>{Jy85pRep%}4rA zgG)WH4{_A4TP#k)#o|X5Z^`2};QhuA;Ny2)X5~)0J%GdC2_+p8i#yB4c@i(>DWZ%KJ`LV@c+AHj)`oj;eY&i#%a$Fc}dfE z7){zftAg5dPS^DG?*3y-bo)u!U~o>l)(d@2UUb)!J{>Pq|FD!B`=rSFQKKdBW}MkI z#mY4p7{G_;|4d)*@L5?lAHSC=`=q=nd=7X?5!G*Aw>b4{+xD#dk+S1S%i*1d+@p@% zJpuil@qfCE(|W$;%ok$Xvuh&V%jjqL!Cg6Azj2Wt-Njt+YU0gS>~U{J-h_9S{Hq^r zmnWsXtf@y@!NFpNPMjs>)$@Vac)Qb|jJJ1@|DV3t6hqs`nXd%c$LaOP52Z{s{7%Mi zM8?7Ihp0(HC;0KA;`elN#;^U+Qews{#0@f`7B&r}1_C9EUH5 zQ0On=w@SD+dEvLmaSh>OP5Bg_E4rIK4!b1|H`@OBZ(aW8QvOw5Qsq)GPl)1#>iXla zU;c)af4dj?pS1sB^8(6$KII?ml%MCB`R6!I|F9=HHGU1jC+@9^f7*Sn#jmp{Hh$kt zT{YYQ{+C8(*c}1*eZkLh@SV6#&4&#KGm%pG9oQ42+W#r-y`)bWKXwauG=yruFYQnH z+mOgbyrh$^M$U<6>a$@+72f>#5=ytGC&EqtBtN4bfd3-PWXTXCtwtIlNm+w$* z|9P%{J>+1AU$Mg~BQtDtfF0=1)7zQ9Tl}0}-7_;1@$uV5McxrL8gmUL*F4dSj4I*Z z>R!16U762~=Ndsi?-8T#pZ-?mKR(TzVLP>r7irrf1|gjDqgPG+=CEIWa(WHfBk_KH zBR8yfK>1n!pMH}0yDfj$?&_J~3HGP_+t@o&1a=YQS5Yee|DLNE*F#3fzxl1p-$Kft z=_P%(fcl>lMGR+O5LbToAvFBhi+ol)dWi7QUZ&NuM`@@7tDd_Y;M$6Q}R~)k}JCuh>K3 ztoj2!tb1ylcMVQc)_PkL@9y4Uak9Dyj^aa}OWSWfGOV-h{?^KM>*5`!{ueV&7Qu%c zfc||fpVnpD2b_C_&lQxr4>-(UqlPYWLv*97`g+L7kL-`D+#cI5k$|C#p89?;01+dOYb-Ng31=OplF1>!sX$;YRj zx=Z9rj#d@y~uN4*x3Ce^fh8>gIWawg>bd;`;|#6Hp(Gzg6Nw$}ekB zKD?P{)A&GY9-^qeJ8S&nZ>->PZVu zCFu4;u1@2VBRidWkw;Of~q!ODXqfjkD8J()5az?lyRyR_R&( zB-Q_4KJT1Q&uUVy{yFtp=Bd7-KFYo-AFAT+W5}Df7){J2xnBMpns{`=x^&wz`_&KB z>v>wO#Mw@}QuXRIE?uv*QB|*7!#r=V9`!17Wi*6aX3BilqkKn|QLpM5;*Q7vI~5zJ z;_uXKoQl6wwQ(w>Zj~i<{Vw}+^{d-?Tn(G`x%~VLwGN-1*F87-ye8~w*7;hORiAq~ z|M#H8|AGC~aaO86Yj2nOBq!IJxyznkOj}U(*`nT`tj{+8zmBRb>8SX-_35biyY=a) zh_BC2|6F|%PPB=uPCZVmzIvJ&L(84^7-wxi;~dj<-VrBz<&&K8uT`1#%Dm=5wMfZF z*DKHC*CV*^f7Rq%hCp4fte@z9dIIAgb-Pzb4EpwP^KPDg*u zL{2Y%U{`VJ-pce*@>_eEOYJ@1t9W1u*B-CpK|Mn<`u?qN-L9rfyJBvC`b}`?5k(6( zt|jg2561O&|37y@t8z5_omLgA;qNr6SPlNTeh2k9HF(?$${Z2U{DpWXUW0AOj{j(> z2Ku1(wwrwZgN^+5hTqSWdL&=dCYeieAxMN9yzkGqqvK6WHQ)s4-Amr{L4SXb+LyZ1 zpAY9}rsSwBv58k|Hx|4>j59^Fn{V}>)K|Fv2Z?yf5eDHEsd6NldsTa^RVaFiNls^u zw)Z!yx8B{Jo~^m|Q5`Z!@7_``Y1($ttLDe*xx?mMKl|d;`Wo{bKOgDL3rcuz@3cJ* zANELSzk35*9_HF+`J9+0^KyUQ@gQ+GdtiUrXJiJ}^y7Z;)$;-czf(q6y&+GRSMnEI zXW<7PCti=L_rk|-h}B<`EOGsVM(Dx^6XW`ln(!B!nR$i9jm95>q45Vu`B>}NTL=83 zq6ETqZ;73ks<}i?p%?k}Z1xForuo9t6ZZ*}u>Wt`dq#)G-)Qkw15!g;eoiiq(6l3_ zXU4wFsrHhaDQRW#Ylj41wF}7yZhZwitwye{mE*lLdNg$BcO_@S<5l6I{juf2F}Kt% zDcPOV^V9Nh$(*(Gi(1 zIi8)O`bV>`kUN^Irom8h_ip$13)^{j3FrT&U2SB{dZFc^PAkzgGP`%nlAe;5o@<_P zs&CNas2frX!QTn-@3f4N2&5Qzlz-OF7WcBD51N4 z^jfO_>2k%bSE>gW{+ad4lF8U-xY4QoT#;j+?2OKx*~zPUoF_cKq;fH^Dtqa3x;jutC1w727?#o3y*=o(Ekn`bG6` zg~vg7;4@1;G&=YW-L^{lrIKSEP1&jCORVAkiriu=cl+Z~Kkm4*96mTh_0jPo`$B^F z_6+Hv8P! z{~0M|-$<_)0_tbGm-N7X2Y)M=shMfKAR|AeyLOg&vaD(FZxsBW$*)cVf1MBSg>K#! zyKc_jdcE(I{hyK2SHTZB$5|Qzf3x7LIH(w4{c;Ywg+beu{XeRnTWtpSR&aMaxV4<~ zJ^p@P0=l4hrL;15#ZGxQ`*_iP_Z{u zMmJLW5#%g$ekbQZl-xry-*8&ocO}87CJoK9ow#$e%+KUyNO+F0Exn;5(r$cE+Kuu*Yjo)TrtELpdqy{&^qrO84M*H9D{BABf=}$R zpdt89oHC(#Z2j}>Qym{L4n#^f!X>~Tmga;1yo0aWUlc#P7mr~kYBC9NRsL$S-Z-i; z_^juY`kj&bzo~cZIdNhVJ^pZZIZ|2zen5XO9R>be2S29#;FFY2&q|B7ziO*Z`EMjf zJJ=1qgU!8shi;q`SAN!h)HuW$=Ey#LY;I70zX^P4AKL!19^tn_d1aRdQSI+>+WZq; zy~rWTeu#Z--@osbJ8F*S9clNOMhV6J5P5Pc_a=D}x<{!ZFn``>D#P5JLU1pcw$ zzi06Wo)uUAkBtAt4@LGZ1V7-MMd?cLdpP*<_Rq*k>DV=0uZd~aZ62+FhoA5{9a z#UF5ET={>%{>)GC1CayFwRq>9jx1vQUlI5{9emj*<(J<{hnn(tH07UiDgA#Mx_`6y zeZP|Dj`{ZA2tH>;iG3pn27v#m;IFdt5~l1)52QwQ=pTaGp|dQe$Dz{e(fcXa7HoSw zV=?oQ{nNSV7yE525Ucnf`k$_cQ;i*-??*jMhR4pR@=)*QvFqyiUhM~o#UlqU#||$h z*2BJf*rB1(5#$HW87lcZ^;)gE)B`#X(#Q7Myk#h_N^Cvgd$k`TCXXDr5&YQ!_&opT zfvOIETstuKHyKn_{^JfAe9jI>77%ytYh=scqbRog_&$BUl9)4c;6Ctg3Bd0Feoetw zabJ;nBO4hD4g;#}MUHNN#}Pv+|5uQK|E>ydTZ@}@s+3#Z@5g;4+=Al1eLVl?fpQKW zaV7&kBX3K2c!%*f$FV-B@D{KqV*zvWeYUNJE;u?d-`0|ZTOeM4FKMc@OH;po4E0)cY^6W$K_YLzpAwUNd^=kfFo0 zfQlD*r_>RVnOu)?J?BMk8p1V>>p`x{UgSpn_)YbUzJK~#mzzC;dc3NKonNQi*G5r7 z?K;K!YsN@3UVTJ85|d`7ZpT~8^i}%5Q#=$R)!yg)jH|>u7{;D6%qMqlT2mWgozxj^XcuhUi zk>{jFikmQB*y?#b?n#_4?E4n{I~{!DwVX_rF;Y{q)7(XVL{#~!?lSlb3MoJNn0+5x z{HAxr`RUJj{$P<8S#=BcPxid-{R8mVfq#vIkDs>q5-rLO8jUYw@!anCk$mufwD^tJ z#K!CUR$%k%c(345JP(jh*2w|*yTKnJ_{z_2bMZ~Iq;Wr#dT&g*zXP|>;+}keY<_#+ zHgGQ_zfEkZGQHZ|a`ScLe=ZcBzA^X|?Kef5h zq5Ty5@5|z##)%JTqaSSGD)Ay4$SZ7U>P0>*$0adIl+C~JgD(Gnq+VJQ+uT9<&y50w zYRrrEllwV;(15tBm@~f~bH~}#wa{}Rf7yp-Qxhp`6WtuCDLXB(kef$-&MhZTiK zTX>uUkFl1=v2O|w)n1KXj}&yKzTmunfR(FO+aJ%Z-`;;ce8PgG`maCF%_O~M&fM{I zzE)a5+2hzfrae5?mHvxA+&{|dKXR{s{?Uo^SXm8<7xv%nCEZ{2N4Tvm?ypk*_B_i! z8{7#Nm(7gT)c<1RlvcsGGr?VH?)BTB9;tMBJE!}b5^@lEekwa=8V{>Mq za-T_g#h3HURQ()N^;}O6xm2D-YIr&JUI6~`vhj2EL-AN!=9wZI|2Zi)ZNH!=_z#(T z`3@z27rP$Hvs3l+MAh>>y}97Cr!)cob@0D&@MWK6j+CDhFd5kbq4DpL`evLyv>E(` z@<;HK9u2DRmhA)Un|<8(zvJM_{z{9RlS@WVFG6eFE2Z2WC^!CR|63L}^h{j28B^5r zOt-hE+>0nT{!>ZEj8i{?zu3X|=kw8WcTeYiPI?Vo`JMgvo&6th5f|^L-ya~avHu|d zHi+{0*M89D=eaM+?>^m*n1^-5{hwL5L;m?_XMN)72fgHQzLd}T{r(cl{jmIA`5QT3 zYwe!WH9gxO9aT0p)@}z_|G)on|9<*^C#jb-)}05yi+Ifc?E5*cUYMh)xQX~BIq5Xd z>$u#n7kCh#=ziBdBfph?xJqtsUGBCirjfvy=0nY#5Po7qN zbo?df|24ka;K2MjvwNOO7x>!>bX;-FQsI${UpWgN?Trrgy|$CAlZ#(vZ-vR1k+<@; zdtS;piSwTW?Ek-C9FLiQ<>v?4KM!QA;;LA`PL9sx%SycD zPzd~!0`P}|pKk8g_~a|gvVpeK3jh4BiQ@biE*img%W87iFaH4Wm(q{O7ln=izfu7H zIPlv!_?ua;)&$Jrab|jM7k`6~E`Ncse>v6*4vgUHBZcRm70qJjKjg-Ao=WA5LiIhb z!|nk5TfzTN5WXAI7z1hiYczgjYZ3M*UwuI4PD%skhjoM$E&q-9cVZruPYIQP|7!sL zH1JPx@YQ|}U49pzO&y46{Jw&ZPcNtp{+;Gt_5Gdy9%SGC_fh^Q!6y$8J_-Ey1MnXM zzlPDF{Y??|uQrG}b5D(Xw!z(Yq!)P(-*}+F;(pmNuG|lqyaPG%@nYvuRm87U7>a+p8oUoI-t(8n z`8RSYd7K~F$y#+7-_ap0@p(H3*#9?0=E!cmXv!MvU{&1k{Wo5@@|STHa9z)J7wcFT zc}E=V&gBmPmeN1^leYH^)4rZ&9&!kuaX?}{1+>_I{-ocoe>Bgz;oN?5_)5<^Z)c)^ zX9}J)w#nRI{D-WmbkSG1T2{9aJgbwN*IY!SjsnX9? zzZ_@!M>*nG_Bcll>d4i|J-gV?n|ti`VIwJX--E5;Gt1$#Du_>~6ke(lC8YVZ6Fz5n zk(r7Qe$4+o^7Ct7Es^F20q- zPO@IIjTmV0QSds$XXSa1-|X;mp3hfy-lJ7Q-s50zc-YcfOUI`?BzM;_!nb;BlGoQ0-K=qb|SSj_@Z3 z^SC;4wct9QYa!PxF6JZ$hj~eb>=P)==kh0Qmd5}4CvA^wwLO%sXKxd%sT~rUdiPcQw~nHye{7A=I{Q9 z7l#M*TU49GY~puYh(;%pA3oYA>%_KEq$I`6BfW#Hif8$USQ1E`BX> zzIBl2|4bnUR3Gh+Wge}1m3E2F!n|%jCp!9>Paj-n?p5DIS2_LZG)L|!U+p{(mqu?Hv5>>uOqw%E^^R`ABNtY zI3GN?)=Qc!Ys{L5>{E!^LoEVes?xNhXzR#?? zD(OfO`Ne}9)sN;g_C#9dmzd$vV;8nAt!$|s6guLBkFm1%zRV^di4NjeXd>p zZ?-i>})#I}cSGCI`vfJRRL z`!l@MTO8us^*nfuG&;>W2J654`g2`a=QQ5-;+#u3I^D6`T=?B@`So8d^{D#a=ds7- zO^0h0*8y9_bikPY_Yyq&I6S`#<{5Qm4pD7KGe1xYlFPpdPs#bJU-W;};Thy7exGJ+ zJ@Y)C$r(y3{z;Yl+u!9G@6ybDYWzCMvFp$9l{uOc=s#5WE=B*R`TlFKv&f)E|I^+5 zPY?G$+0jI6jD6YvKlw}z&$xtMd5&jnfALq3%#l`YS2Mp+H%4|a$2s(+(V@Qkw{qgu zKhr+dTQK6==Pr1iYjkQ}j^Fj8!$7|~hxz%LT+BHSasJ^jvESiSxUS+NS96%W^t_&2 zaQ>e7;QN=k_HeDU{QvGx$}W`-I`y{_4(qM9e$yQP_J?+nx39$6 z1o_=cW?rYrB$wZc9mo;*pMJgmBCmk@I(#a;>KKjje%I&a`rS(F9XqjK_i$aGjpy~N zpT9Z?>eVl|6=Y| zPp%KnbgPVvxif}WH!o?@7Wus%SFE4#?eu$ox6+eQyG3@W_MGCgBj@vy8}}$$`Q}MJ zUAwD6T-92B%X-)A=d>jJp;c_$b9e|mWiFw|2gmQaJj?RCm1abFCYNW8^)Puz|I_Ch zhv(N0Pe0U%V;TK59Mvbrp4Y(hQ=>WF?*{NJ)9+Tg!}6`bJnHZzMyLAjbB@%z^1I6# ztCQ=UI_GEdXwpnpcGENU@@jr7EL+B(S_bf*>_wWe_M|@Xe%I%1SM9Cet#nP4XJp4H zcuvqN^jEJoZu`v7A2fFCm=PC^8#^>Vzj5O$hYlV)V$|i08=RIs=(0}ZE+5>W39dzd zV(j@S_7q=k`mtK=>z>MKEbhN*X!g*{MvWcXYtW@b$Bowh&a5{mJ;@cw{U3hD=v3c% zuSz{Dzi9RWsb5ESD4#5`zn0r2a!$VDF!}#U3)Nr6K5Km*X+sm4_;TQw^GfO$ksag* z4%_v0ug4m(kK%KF)Q-s&SSLCBgwdhCbIuhxm(K_AksN|q2l4sj3>}+0zSD?Kqx8J4 zQd387RrJ1Q^>!~Ok*6pZ~dg(fmv@>5Xlv4Q0|W{TDN5quS&Vq*(kN|k$1xOt}T{e1w*UOVtQn)|drl5+xyr3H6_cf`>Pyd#gC$n^%8 z+1`;Amhv;_fR1EsyK-%#=imC)<$g0-?&Jy$;oz)~WPTY}&-Ki{LbbmxsWbK-pRi7q z?B!AZ)=v3lKC8-aj_Rpb2%8$$_^he=dCwi+fzLjC+sg;S8raO9>* zyRiN**&`=EiN2~nx*lYImEys37IJtW5GU5nNAtKlsy}j=F~XBMoRaAJbX>b*olL!Z zvv`ZSzd6sORzJnGyQ{!I&iq~D%eg&;k3aZ7?%o4Dt77>d-;=x>UIL-_lDsJhCkjgo$+-%R`Wk#_N-|$swPjX9FJR=e=lwy`{8roU#{}f`!T=z)?w3{K3-q9 zdzrfDptce6|CdO<>SvW6#0URj{C=+dWBVXqp<`%_-`%$!o7VL4IyZV|H(duF5n*>9 z2mZfRI^$dIfa-tpv~i~vOgeqiO!zp=e;XHH*2kQIct+)=_oJ72en7)6)_sTIz6Y%P zwujb1OYtJ;&|~r-9i#_7I_6w>yG5n87q1=jyvb!jv{>LHB(Z>ydW zyAs;gPzl9dwLX~k2>xjwA@&f)$}@m}R~X+x{Qs&27JkqkO_^Rf!}QN2Uwd4+5BPgj zUV0z0({GQk7K_(KVSQ4pygTqOkHAO&f0ec=EPo51?NJbaxyQc)+wWL@z>rqDU(ozx zEf%kf!rr}D`C-6^&JvxrJ$AYPU)xmG4yfh_BG`9K@i455(+7j{!SAexUc6q`9}4_j zDp6g7&GQIJPWO0p)-T3=R$O54`^Il@=Ub(N_5W8@sB&yQ#ImsPydC`E`!Vml81aw$ zZ^r9Md|!$^+SvDU-?@gGzwVReFxKPGc@F%UP7|<2H+%hagZb`#u^-RJece2|2A>id zpGXJi|6c`PkuH{lo;P&mU9fwHHfbu;)>AKjqS4fF>|2LFB-=m{og(VMf9#z&q9`~s^d%n5g#|U{K{=dM?qf)#_&l9@x zs4m!p5{a%<*dpW4{dha@=2>)^=QmNjIT%NwsgZ~{3jZCBqe$m2(78#K&G8;RU+AMV zD%gW8Oy_4Foj*?io!5DE4!l~=XA+%n+VLJfK{SF;_kX6;XLnYD&W#qGdfqUK&S0>I z>3qkc6LY?fwO(*wkv{h;l1`dL2?~_x;E?`KhlR6tos_`zNftV1~$|5TYkIqG3a@G?*1`Nw@nZB|1Y>emBsCn*0TmkGDr3? z9cNqR{|DuNX3=q;ro;4GneZdwJJOzSy1Ja8`z>$(zf8iqzXg}5bn~vpu__K*GO}P$ zMah8UX)we1Q!RX~({^-Qro2bB3!VQalNz9WZNu#Th|9$zzwoG3+Id}6jPV|q51VS* z_pkM_UQv&6sQe=@vg-Y0@4jDt#C<$MqPuY4s}Xcy{(r$pm9FT(d_o0gxY0KklocO~ zGx5|(4+WYIuRne~{D-_N$w7 zW^Vwmouaqe0u=NlC1%Y^c6yPSmme+v#$`I+CXgjZBt zG+b@ct|*)`eb!u^4%|IWUEJ8dTOe=k!_gfb{;qKizW^*Bjy%7r{0AH#j*}#v3H&yu ze9-%80KcSa=FHp?vnyvHOi(m?@?_j<;)*`Gcd48_X~NX1@rf?IOn{v9qdwxgT28S? zuon?~bKI-dZz7F;_~db=NWN0X9vNqIfSv#?oL{dmvFM=_@~7kZ4prlMWr~6%dg|Hr zhWJ6!MJkQnTU`;Mk68bA<$rX3US}7eXGrDbQ(U=-da1v-{K}+jQT~niPmftzoS@?q zrhYKKO+ozR4a825zFLS*#_n2nKMCjmUHOW}=XDSP{Cr(EGc^&omH9-B7;=y8IT-u8 z5!+2#rOKf9rkAQ{Ch75>43FLv*r%ksy!%=tN9fC1(4%7ltgqVw^mt?_I-b>Zyo&Q6 z(I+G=^U7~j63|!pu_;)``UYZJN8b*442Y$~`fl+HU zogr>zd7P=}=#Dw6ZjgVHu2U+h-n&{4Nk1Oq`=sarT1al|6&Agx%@2>~lkoiCE3Z`d zc=DiUS`R4$E!Z=QRgk&}rel(#vSN4e!^?~Q0 zU3smA|1AlF@PUgH^{s90N)DL6aqSk?@FeZl#Nne}mL-Sd6rGQ@$7c-pS@ZGrO2T$C z8PET@QjaaTUOuCFo)M+xSQL+AOKFK%L1EE=Q6(eQ)0qgB<#Dh}Pi!A#lFSxC(Ukn6 zK39V3<#0{U?;`dl?n}}!HM%opla`B-+qdv%u#SP&^V5}ejE>9cblO`$>-_22C!F5P z*lTxu9NYUlC&h|~fKHRI73N?rM{r2TkwrT2>{uQw;fM#5nG%j-91 z4kuaV9nAALx-|4759sm?-~D)Ah37daYrB&XhrwmhAA9n5ks=ad=?7b(eTpHc_=b@0_Tk#bDR&Sgu*%d<{`Fxv`Bt-BwpA*`D|ajy5fa+^0N&& z-(ULX@_91&d<1-I{Z5%3;Bzj^o1fW31j!K*e5(F5cJ$LeJ_nOq=;ENR296N1HK)VI zj>o{_(XgFQUcfBJidXr{DIv9X%R#-@*JC2OJ9)Y<9?AvaO=ezizB;Rp6zv^LZ)Nf= zoE9qv9ajAp`Re~VzDH)x_sXd++Bq&Ax9RlL-Sm}s1fiF{i2tYOV9+x#Wb${;%18J) z7_PmM$q({9@y@eB2l<_<{g?DA>m6>d_wczoyGW+x5w# zylJ!kZPzFd7$u>hHwVv2MgzeTk2>f;;!pYGVzg@KTULW?DoOy{|(-68t+y2 z{uRqb8y7F8{+4mfXC43<$C^7U?h;L1dSmJa+3`0KU)fJcIn-Hkrf7xd#8~aa^vB1d z{xoh(kG~SC?EuADF_!Axq^q$w;{rp*+B+*sZQSOX?u%Wzmv6S|ZmrUZ?pSlYIy=kX zw)3}F=^e*|Zs>-rbe2CzbQ^rkf#8yfQ}`2a&T<^t=FykU|10|7XT?gK<>%Ywcjk0e z&zO&jC79a+a+R*qzv+d{3-+JLKy1e?@ut z+vP*GdzlU;TiFKX6gbNkiZ&h{=;v|C1Q~h0oMmT;4j!NV`A^C(V|=f(>*&N@-XzB z!T+oLRCgDOPJg%apT+4iL)m`%kyB;oKhMgKelK=~$QfhjSN@dDSjP9!TlQ%-{g+tz zFGT+9MD|2G{}r4rGw$I}ddoV=#>bc%m!kg)=;c77EnQ1W{c`CkfqP%yxJjLIuu>Z-TeV-tG zU-CV%;iyYrd3l!KVcOd#e6P&V<5v7?H(NCK(+4|^D>nS*KzaFAdGjDEtX+wHfY&zA zRSz%3_+yy&NIswQ|D|uP{rH+;lzct`4V^{1$pQJuRK6!R9Bt4ipFTc*lGhFv$!jkZ z$?LJ6YTa)l`T1M$!dXPmf3aUylApyK@7l{Tmbwr5@!W*U8cXxpY+zc zhn@d0{$J(qi~O@iYkt0;;qNF;m+8t*(2rI}i+VnNmPhkFvEhzSUPJm0$PfAXa*!$y zexlUAU#t9ppD0JF@`n8wC~sgyc|%os>G$&|y|wHdq)+wHv0GFQk`)P^a5uE1fTcs*59c@EjE&7rCE&C^Da7t|0>OgtKZ?L>m z`Ce6Dh`Y!|qD7Bjdpuj0hrWf|qoHpg_%-FtgB@vy{FrZ*Rd}6<*Ic|XCnu*NEtAXm z%ifHAfxbzJemPyyOn5EYAspzYtNx$-PIGm~k}SXc^!Wd1jCm~ocl1EyaLc)lv&;1H zrWn!eW6{|46Xb3DzmhA_v{*D_f6%mpMLNINPdDo*;$D8`zo`6+kpB_UtcBeU7wi1W z52hbYrrP(h_M@IyR&_{_Leew;5T*NVpT?EI@ZU8Z;A zPkL+gu$_Mm|F80|LjIRTqkq}?*K)c{SN4v6H2hVhdHCx&UFBbk{O^l~+wJ@>;lGWj z=NR9|`C-z$dfveQ)A-R`IHt9gSN=ww{;f$C4KA?j?;ZYM;S<&-(O|BP|Gv)uv70~j zIh+5Fto(>o%Pk^xwVi*H&i{s+zy2?F{x7Wj&>6X1)Mr1(=+73N|4}c0UpxO+EB_Yc z-zDlFY~w4RL3X^`%^$}&!jsQWR{rgXe+UsTw)5}eblK6fL-pp^`S)1)cOidV)SG7I zM|pI~j-H<^pR?*eMb#_IANQusKU+v!ekf0-AQsaRu`GSbyR7<8X~_Rd*j;lqJc{cd zaWtG?%8Th}tE~GNcBRNXUqk0Yk1icrTvK|%(4m8BNG~bH6o>CI@BZ>Ry}JBZf5`i^ z!sNmJDEj$)rTp*>zVsUKIe&HdSdUISu*0R3{R6&Ak0{-j9#OiNjv1*M^CP|b{HUMs zVFP~o{_%9|N#{NdG*Le>#^><;WB?oc7NK(t(+D zyQtrIu4r)Lc}P$3=4F|_IgBq;CL{k6IH5lT@Ie#sWy*BC79#!qK>71{9RQKcSF2CL z^ZqGUa8mrBbntD*zjO0^eiqYn5#;uRE({;7BG%caC|eaj2o8a-yu66=F!#gsgU*yy z?4&CBTYgr`9g4orn7iXYhHrmR7Ed0HNJdCKREcb*$4Z$w0Ss58_* z)xAtv3n%rcfc%&6x&tPV-dYp{tE$7qJdXF=;ZVp-Td+~-G6faFLe54UivMf zzL$TCPS^E^yW|BT#Y@K?IWB*!mw%c~zwZAL$2OPzl;dQofAOuGIisrbRK3BK?f+M_ zl*XJm+qL_Vv@EGAaYO=pb2Ix)I|1v6F-MJ6G zBGH|4vWVTZ9QF~mu3l5<62^kg?3>msso>Aojyd@3cR!ifE^pI?H*6RLUBe|)HsId2 z{9Wu@3qCd!%)mC=88dtEc&en=oH=}+u==-0@zilWX3m66A)fk=-|B5v~R@l_syny?UEmi?%gtKHn@LgC` zF+_7j>nu_sTeDvBxAU-mqQ6eW#}PN{b$UTL*mxK(Vr@qJpd(3MkoRw+hK(xc$IbCN z4mh-K`Mc*s2EDEFtMvZ8VEMt{HXimmV2wxopv!^B>+onj$_X|f-7REzN z&Ba4ZvR_3j}CK^Tt%)Tq(=QZ2Xwrv?_>Gvb-u;Jjwu+bgv|1I(xL(!XS8#0vQYhIn6Umq-i&NwJJhD2iN5^4@XgkFIpNo?liSs6KmI0@iZYMt} zoKeH{!Ox1fDE}*9 zj|Y_6)u4W;lcIA`4~b0UB$9rS|MpsK@*~cY+dG(D^#`@i-zSvcXgu0O60MBJxymvQ z-xC-4r}5|3@^`#pa4O?txjlVP{(<)(wE{fLZr@ADkNGUlKZ*0m6n|eY;}@E;^k*{o zUkv^qI;%%XufBb7_{_`-(xOwlPpO;BioZJTNa6AB)%dnxCzZ$C-W}ls`!F7=8?;z^{;T*xfkhoN?y4@=v31j2~j-z+T~! zDO*JRCHUO#g)sr+{6aW|Wo5(56b|Gfw`pT|52*}e|Ecp-+)V|s4+MHpx<#XcCY>;efSI7P49kr zs@+8Ls}w1+{>gpQ)UrIN-C%uSd<*|6Q!pX4ZoIz1+(-5Q6Ujq)Eow9czNr1|(y!0) zo7!oR9(EU11M=bhtnu)yv2{x=Jkx%DX8FS#D=c7~Z-GOv9W~)Z^G$JGPYZN@t6i9M z-Ta{MXkAj-$NKdVXS@vcyq@?4f4eZ6tSB2fygafTi`(kcT^y2^MTb6N)C_wFY20)-e0JE1 z`g6Sa)We%~+^pidy=niNcE`MtH@rSi*&dmEHSV3KN@Bn3_^7f$h4@;`I5@+Dad1xBYnZFA55GZQPMgd1c?HzYzNh?pd{tOb zc5FpYzx}!sczP^Z4PGJREmU}29>5tL-GB%G!NqHB;d${XcYNiO=fl9m;<+0)X?b#c zEiEi7E**lfg7&Oc$&3sCf%xo#IBA1(fqRdE6;A7WELL+}OVc+&l|+s>a;}+_k`6X5pq=xIePJB3uQE+kCjM0T+|VH{4bOZoY+!GbNZ` z?C)$Sf%}|?+iIbO>+y?0IYpHMxQOK=mKMK$m&WCGX~`KU7a-)o7t6Uo;dYGycO-D% zv~W8`;tnatR_YKg`e4KopD@SU3V$4JOl^N&geitnSM|1Xjc*Zc16G5AN)?Qmft+agG?FkOyCs(53aPnoV4bV z@`a^~z{C1H?9GoC#jC~3C%hvUX}l|e2c1q;T^K<+sUKPT%=VFjV--U={8W+WYrm<5 zz)OgDVKwbnt%*>aFs_m7lOpXO>wt@SKz%v!>$UxN?Xr!V>&HbK#2F0n0*oKHUk=zw zHCD55lQh4t0rvvn78_XMqzn^n=oi;#h+ltykU9>yShUr9Nwj=vjRWy{1lCb=eQpQd z0N@?x;)#8w7N7g+4^mG9UNZ0|SBuB`bHsR!_dD>QOQ|&A($}tI>wt$jBb?z8zxe=L z9$x#zx#t{jJ)$M!$@*7`v}-R1-YkPA#LtZ^yd7@;if6JbU&prpsSAMj8SE0q37-5t zJUp$3@eW6OhdgCt@ON!7@GkK1etf~g^ZIjzhtYr!?^fV_1-)qkJU1@l;i)+sRW|HU zY%BHzrGAFjLf9Uf6QX%2im}st2QZ_ou%Y8{@2=_^q%n zQS}RAxqc6OSK~bmJoq%JPa8BLwmxCmKlb<7E)2oBnmDE9*nYnHeGhm~L4UKV!NZdv znZJuP9^`rrwa*P6-ZztL#Ovk5+YG$Lz(WK*QlEHDnJSxcdn?>#rvaDRsh-=RJGSIl zdK~66&xiXHaIb^Ewo2oEMeR&YBn4)(nBPPHt#Ka`X;)ti+^;=;H@{pXZmx~nAQ`yi zCob2xUq<1oIWXe)&`UJ#hrmT&k-E#n{oI_-wMpI6`4J&TgXX}W4}8SiSl(Yp;ll-@e84{h{sOh1=5gSopKDOh!~gG-+U{%o1`UDV2l$ua z{OiuZ?+}5X4Se{kH_oXEAFhDG|61es6KPki1Ac1{|D#GR_m|+my&X6&A8~aA(93eW z@x+q(MG-^_Y;z$#x%2^Dvp`oHO_!$+d47F>JtVo@qUnNva~1l-25Juim;0Z#mOd!| zhWh{V(d9G&hVt$DK%L^Ox%iDOG_I!)7Otlcha97E7XlaUu7TJ8i}&8txTZefWsSzO zDVBoPw7w!K6=PZ=(1$+?_}HvDJ zgk45sjo{J;fqyLU;X}}^KKv@+55@T9{hIK#KFmXz1M#{CFDidNUe}{fbMRb~xA5A5 zXKOuz&rk7rEnXMkH50G3c)ek${NtZg@BP%cST;w$(gtzo25N}~7y5SlKctT|QN#It za)Hl`vm4_#z%Sr>@$@l2N+0{3r0S(b7U&uSy5@R(ZhX61eZ&|mP#-q|w;OP$Yg|ts zEnH6@`xR^48L&CX+u%wM_q8{5KWFq2G+uz1{A#q9jFuuPJ}7)nON0A>p9_4%VFLPS z;d}bn_a}{imykHuLN>V7!Y>N6hebkOG8p*R@;yoQE-`+qWgk}pzXR}l)r9Zar@p#h zXt5D;Zx8$jJ^U9s{ULqm6{!#Km2jqN{Q8ZWt}Sf0X_OsQ2ewarb-&SKk4VG$d=lrC zyVtsx4Bzg!*Vrc(tWOW&v*9e+`1R=DEj{$(Ds@n}GgW=G>>^}K=wgG{U0AVJ2I>R- z6`k9&`Z=`Oy&|dJtO$L8{l{6l@$1)We2(8z8zd{TGbXoFf z2pz}S&GGBIXn82Rg!-^>ZGGsdabFg)DPmO(n|Q!aKBjSveLy{2fU|;DqmRib6G;-! z?P0mt_y+<18Q`ODV|{e>!NRxo0X{$VMJ+!OvY7yWhJ}BSAHQJ^@G)=rL>};G0DpG) zobrZ;0sjGvx4x=09Q8NVvah2-}V`*yGn-qUFN`dIxyKrebhFW}cc z*&TXufk=vNkI;*AK?mlSuRBBY&+RcphqA9!FNjl9y|fyRehY01=eE1o>SF@)~-$zva^l zc4Pdw@B{H|ig*$F7`78!AAVe;6pZ_=#=Q=>J%M|#K^5ZePc-f(bx%X+IGv03(1*0TdjQte>MCV zoZGgBy=jp|dot)=A3ppMJR2llG(_VYxm#X6t<|K7Pv*Zw<3BB8JrIv-xZa=(aobia zUJ;Nxx(7cl>@2h=UR0oQjod9S)-w(GKYI8#d|#d1xm)(hJ*^RNu@w6m7Bc2HrFWeZYcZ+{ty|2~yIM2C958!8c_}32g<0F(dnV>9OBg&LpzB8p~PcCMs^{^0hO58Fm|uJuR}>kgkVEziThx}8<; zUVN}$)cW4Ep}>6_>+vtzA1>w{Nbc~-8TUL9I~e+&HqgVp@~Z&feR=#Y8=!B`*ap5Q zM(~ZbR(Q5qyf^u|0Jxs?{a86VL6i6{5SeGqA91NR0Izt6Nc zQ{R@IQLC9%edm3laX~{1*!r~7EL)}SO8&A6exQHL-&k59b2v^m2-WwVh zcCqC-z@6veURoZg?^7V}A0Y2?jK?J8jhL9C%Nrl3;mlb)yD;865vXrJK7&ww=VDAw z`qlwHUQ5`Uw5vV*OLhkEuLu4Iz@Gv9X2SWkIrg36^0o5^fjgBVgH#K0QO#%sJs+n@1``G*Xc|ISF?kbh2b6@`XTGXzSqA-$etME_Iw<#xA9spWEaS| z3;6Fs@qy3rX^lfY%Ko=+%=asr?<)|WyBB;vw!$6zqnxg4KEHW4VLz*S`IV}Qq59468Ly3g~GO-SH z_0;Xqjn9VpFEspX``Td>aQ+6J_ShG*KlkIHjZ=G*X^=zWMd9ph9d2)p+VV4o;|0c# zW;>^5heLV?UGKS%`6SfXlHY-!<`FP+NR9R0(FD2j%X?A*p@4 z`0(i(L0`>v+T;4UF$N!F#8Kl!?6EnB1+5Xz_GiN9R5wB##yoS~8$XrvY@Ao`!-fxo z;*oxnZPEC$KKi#tB?euH(@L%VF=~B))!q;B+4n{hfP0>Z-^J|){qSZQ&j)c$&#EvO zA2!a#zaRKxJpAc9L=*bu${#)lolpH3?rZWc_>VXjy3riaF$Hv(eunEmf(|N|_(vNu z_$~3f(PR&QT1fyOeLtOZ{TSL_6Zlo%KN?a0=%0Q+L6yPskHpvG0K)%=hu>-l@Xz+} zr@pE2y>%g${QLRke-m)~Sh(E3mJJ&mtaRMMe50>1e78dEywQ~w?ueRj`}%SJ1>7tV zzZ3aAee>bEmCm?REnM_tjc)aDr{K^b`sLR5`H=Tm$a@Q7kncd=@Z~w(Zf}nRzY*}) zYkXc06U0{-j6cT1Z=C@C11gQ)r%VmtKMec>fRFKNQ`Gl1%z@B-K7029&RPGJ{;d{Y zRW_wleZ!wIa&J8p_)l-Os{>JR7}Y;htX; zZf`&C7vLA;)w{0I{Hpl1jq9)P13cUg(}4Sdg`4I*4*)WejW9O9l_iXrZ$05`#nBRU zw@=6tU$W)x;~V%2gXG-<<6fsq>*eFSF`gN{_ah6J>l>?ts;TcD zi02r-J7S)-aoobau%`OX_v2;(_XQFE$7^vMNf%_`f?V!FqyApwm@i*7=Y6}|dwU81olBH9iTrcLVnen_smW%)|Bkr5+bsxOV{;`&rC2VMU-l z?PY&WlHZisR5;%(4f|`2rvm>P#Qo4NxSpBs;NEiHov!3vW#PXD{ILdIhzZBk!1ss% z-{%1LT$Pt`dEO(4tE!sijaZkd=lZLFYsLM?->c92(S90yQ+jT#Y%~CTC%`v+VnXuC zeF5+<6!9ZRYQEWy;F%`H6(z;PXgNPER@d~A9Xr&*e-ZfT8_hNTFcZgyJqp%$X@GA$ zpK9+I)HnQ0)vnaOa`M)6L-sv~tOtB@!*^%&A&sv!s6vc;T=~bmPdfI0aGx|SB+~1M zhVZJQib2>a@&D{D=|7j9KX;EbX+`utXC--mH58Q$C?A4~@NJW>Hh=VX_W|MjmS5Ny z_P)@$;~r4;@u9%vE-xf4jQhymPxp?Aq1;!=e9+Oe*xhu^u0;MZ0??yuUkY z9h-^(_(|vIYW`<*S@B5h5H!a#(60D0Jn5-h!aA6sgePzV@y5vgG)*x6-+Q#8wL1Q> zhP2ejKiL@-hoFqI{=YHK@z@n(vF4e6ay@UT9lx}bmbi5fO``lXZ@n>`->PT5pT20c zEvW$Ck#Y4V7!&SA{F|;C_#P4B8~mDjuD=<4r>ipPeQb}q^NopBTIb>CyAFE7D_R4R z3-I43YF?oU#{YXeDcWn`AG?zD!zOVn>G{EkTeviXU^yq@Yk^I+E zZy>(__n@;D@%<(k|L?{8X}_0nKl$h8+!(8WQ_pwQd_%_#->KQ)+v-;H94E)8sPH5fkx4Tz@WXf6UWWS^lf6^5HKvvEl$HKdQ^8b5uSI*oi^K zgJ2_YMoaN9Ji@YUROv|fiGa4h(FF1TJvi&3-#p?Q<$M;R2ksti>NL{9ee*yE;_EFD zqiNL`pF3gye#TfB@@Tpi|BXO8#y3ru;5&ToraJE7N#=k1#&SWd$J9^f{=i${m3eXl zEf=yUq4if$$D|A&Ik>1CYIztJV&V*l1)AIYY zI{BGe)%t}sye|C(p#Kq%{)$KGG!EQHb|G}WM~(faZBC)*j6pF$ijT=gr-6^*;3FRP zJDYq2J}{o^)nD`RUyl!Z1h@79wJsp8jypKZ}y0=hA- zGuKIbExO+d(v2=i^}pmA(`hgCi`Jp{!xz;Lb3azQd}@b+%BjxBs$D+d<@VNqb+zj>6!^Z^)9(|n z(0o%n=+USN>|;!g~vN zi!8cYYr4oDeC#_stp;lV+~D}nrjPo6tPAYD0ry4vPc*$4@Sh-;?$8yZH>txw=Q5AZ z6Ykb@)~Vklw_26q_M6*yoR{*FLeB#zg{qBMDrQ45$Xq* z^TlW3`HW^*|F@?d)}IkS$76*|F)L`Qw9>&&14^2eKE4xtrf)Cz0qS|JwN6fud@ z@!xFd+U)1?Lfy|soeg*jd)M$E!BG3tel6yLcwPp3O=Lzd$nlNvyiBvckR#TQ_C_Bbv>)WxvMkH_ zs1&vz-IsZMq|U{BkF}2QxQF!l-E2Ps{Saxm>cjNn_HuoiG;l3@(X1Hs2&^-^KC)gt zClzvIx!z;Za|!5CLlmyB(ckFxFRLKeh;f3|FKYkVjB|Y53ztQ2roCZ~OO#{YVFhH- z@mk@0Ha9}9n19`k`L^B@H6NB;)^g3Ou;qG##RtAO8|uP}(dX)OSV^w$`454FjaQOY zr;U0?3_-dfy|Cqs^;x@L6Y;y3gyl@Dwtek~^w*ldNX49Evr{bknrZrKEoVA*ljE3n zH|`eb%K1b*2O9IHE1rX#?-0(WXTx@_+120!>p_d&kCrp@V&n`va0c3Ti*L}@9|aG+ z@T$O`{mbwl+I`FENXM%=>a{uAQ1cwTM!IDE&tF(y&#>xw9q`Zeiaqu*-7io*|2yE1 z*HF5=suZch_E`Z|vUeRo^*CF${fo$5Ih&T-kd5`?NqkzlnNY zDx6Q=3(t2o!}Gd#{}c5*x!QX6x2NMRK8^z)D_vMI>Om_m^uEu}sX@xX4fb<(d&2s& z-B&}-{UYUz=cxGOhTX04K<6=_Z=*%uNKIdzLe_$O#p}K^cm2uUwi$&iWPX0=JwXjqHjFt+iTHxpQf*daaV9Zy%%4$#$7?ZF#YcjuwRQs z?C~a$_XooH@AF}KH^+W}-Lwz?Bk=P++WlsaAL=JGPuhYh+L^D87GG$y&3VP0N-y7{ z=U3|FhZTB$Sdbq}&zocaz;5g_y0?Ed^0zDs(`n6%be;@4yLs|2UtrAx)pGo2<_A3K zgN`7*TK>%wuq%k)K92e1j$c9kM}_T5^U>hvNXY;28szU<7Ek`&ymgs>=`ZW6OUE=*2_1?=|f+sQ;FwA^CSxvY>)xXTSA{s`-*?ke0=Hg!FGpsoNGhR@?K%_ zfi+Ui@AUW>u|e~}et*DkF;*T2(qlEuF@`_gVCP z2l}k_fg@)A5jltBM22JIw=~B($1=nNAHN!MZY!J*KMcnYntu*HzJ{DjtCw?cTh17h zy841~TXX9?ff4O3IR~E$5bjTFr_aBDz7HU0__-`+Yu-=q=5-~_dH`S9(ANNQt>#}D zsR&Uzfeu1PId!lnX1=pl_5^)o8GM$<5wA(_0(lP)%ezHW@bfbE1>;-_?oYq)>$Ty@ z?ogSpNfuw%g0I~cUk$AN!L^>J8CWa%w?O~@+iJ+agOceD#*LCHDZ!Qmi^YUmCc$7Iclkpr=ni^evHpNAxCV+ zxDxhvL_)|@5Th7~GAl0>va~W>BP`cLJh?V(2|BDe2F|{2Pq{e0Uu*rNbv_C!Q> zB)vd5AG{Ur*IHZ)esC^9!8_n5!kK z`ES%OR3q;#u$$h#$jE)TEnt^^8w5GWHT_n9O@15kV1&%{!&h_ZM?cZR+DA|_PSYP1 zZ^Amd@VOU7LrGgg?bEU+EgjI;3;JyQN=v?2?H`sed}5cr`JiuyCEwWi@gqV z3i_KQU*f^1zyI>+Zv>yGWv&Y+jyBH|tww*t@qLuOKlvUH`fx7RqOF=ft3Nc)gEo;o zZeI&6`Y_IIS!~gFnvR#&tv?Jsh$z(FOngqDJQZg;5z{dG-DnZ$L|o8Z#jpJ#`G+1P6{1(mzvX1eAMw4F@Ey~qLH>t^ z`^A=bgP&#Ck3;@_g#0y6VfmkA@%0AyvexevpY;diPwPEuBmdQ)SI7K=^s4m)xq78z zMKMeyUtAA}^|&esr>}#~>kK~h&>H6%I`xdaODNMh z(4(_)8t8o5qjSi6mR#TJ(q&M28LcbF3ekeX;}UpeU++Z!z?$$Vu@?rW12hMxKp3fX=rqI_K9_o@)C>jr8pTed8>7 zhSoXcR*-!z#+0y{4Te7Z`_sPex@z*9FxT$Ve-P;3V$q+k>93nzq;n#D8y{-or&TlX zQ(m*Yi640CgIV5fEP64fwuZH0@TZ#II{6{teHumrHPYP`bPuxX!I}?HdXg92{!%Ua zF-C7?F);XQTVJ5p)vGl>4HZubV4bd!PMrVqYqmvasQtO?j(qL!K#ZY{UUa?)bmCAR za}}=D{wVb;`)_{~I;wU1Yc&$|HrMn-P#%Nzpx#=kRH@9 zzG`*8i0#^0vz+aAci<}){R=_=6pQ|;n*KVqJDzX0$#)A3@nP9#JPRhaYcuv0ULTgf z+Ea+f5@C~}TH~iwn)T!fi~id{|9lrt40P(GC-iiV{p-n6(D{y*FZmOjyz#3|r``84 zol87A8y^QcZ};dN&_>&b+O@mlI<-5j|J$X&|R?wOk92EgYuW-&Gd9SToVe zifQ&=YQ@3-y`T0+=j_x*uJ41+=d@gT9;0TtGND?8EZ=z+y*Gm1mpu6%b)2S`aQHWhe9N#$bG>`7i@Sj`#*Q5K$ zNqQcWonkes648EYun(;z=zY|p_utX<8vV5i-Uk^US0v-N?le*Y8hZRhdwXME#&9&5=9bhOg8j>Iir3Jy-iTJt@Bh_^nOIDwf=YiaxN_%R{QqU8sq<67ihYv zy>6_HoNXEqhn<0ipGxDvP^afC}SP zoa8;LuvqQ)31IanjoVE=HSUe|RRh0z2j44VzYM~&{Ll`tB|o{wc7GA%T4BlcjcB2i|%AOB4*^auNjcz6{-w+KWu5ua-{Kka9tEQ zVNJ0euaG{}#K%h_c2FBd1N#Zp_%+H$r%{{Yqw5}zkEWx+$8w7gJbR9QseM49{;Q`R z%3IGW%jFPBh;CcnA4A^5HJvs13GhM-%LZU$diiKyoTRHYpU@QX_|~s^^d5S*rnh!} z!tjA5b+Bt#|G(=K@thHpIU! zNBpZR;$I7d^PX8xShw*;r~%bw{Q&eX)PU@HsWv$OXO|wkalGO?&9`}k7aqwij2jGK(-bSJ8&R?-9MCnOH+@rPh$O_@HUYC__OgnvbQR;)KD})+`d_{q_fy>U8{PjZ*V{cRjmx8cc)iyTx5T)wjTOf} zv{f9zq_sYV6Ekcj;EI;hq~m`2RGDB?&JynK|FnMgONKzhP9D<fQ1)LX9ONOCORLxMQqU@{ z`qA$yD)0*;LJR#fNgcthK_Qwc$&g=Nx zEaX{xu_oCX*Q(O~{CBSJ3ah?PM1AYI6+-KFqJ4f)?c_gbz%XsqwEW+$T|Tu&gWat< z=~uykL4Leiwl6-1#U#G*T1%D7avx#I9c#GkDUgHk3|+djy7)>sK1t`e7KJ8M>yV$%&!_mRFD^)N zv(S28*I({Ar{;5cBJF>>QpgGCU@?ExpICD8dpqEt`rUj_P93rCxLpsGm)^TRq0bFi zi*jmt9*^n={gGsrQ!Vp*=lOV{;OfpV;x4jXJl>lZrr zw*0jSIcq)8a^_#O&e(`c`vGA&N9Dr`ZGXOZ{ql;g9lKVwoZqQUKD$=6Jh!u)y>mXo zB~kz9RlcQoYuil@&9Y_jw@H2!wa-Sx?tPWmX) z5@WrrLp~$vy5<}52k>}hyU9m>T6J>v?5oyhsu%BhVePR$>F19uefG&&X*A0jYkG~{ z=-3@{w*0bA-|GH{+J7D7HPFys$9$$G)K$*DxJn)9EHrf1Bxi3QOr$=y$6V9TdJi)9 zVVwvKpu zln6c5{%Gs7pl{eGdXA@aa;gw1Y!_U)=SIu@9LW7zt>5HlZPRuHhS45_xN^tZ0Hf#a zus*SUnI-p&EqfC1=cBEO-Ac6`4cXr)t8H8Ry5zI1z0Ow$Js)7}`S%qS>Zu4S?nYgt zU*0_<&s}Vf=l}hDeuTX3N2h3!s`Yg|&uu!~fybBX73=07Y`6jEbY3em9O6lJVJ%;pg2z3udxuug z5HW;==YWq#&zq*g#Tt%zBp21b^=S33&?K!f) z>QD}OtMHHB@2mSOz3IlA1%bTD|DELV+hGiz<9dk4Z(_M_&%Dk`ttX;WO$t3L%cq>c zF;x9@4eOmcoC3Pys%+K+6R*~E4Xxm4EZ@L%ffm=!V6S?I(H32$mjCk3e%BWljYhxZ z?OFogHPMN4WPawT5$>b@K0xQNAf3Z3I){MHzk76Md}H3Q(~ zS@ryv1^I`c>ekcS;QxNBo)UHEpZw?`19g!f^7H-}FG?5Dern=>Gx*nM=5Tv5aZ0_p zD`bz7J^njnfPXy)KvL*k)(0_JVfY)7kJ%<aY{%k)`6*1Fr)7hP=*fg1+rcAHt23RsAv%9|-Clov4hEf9E37CwgZ7{^_Iwz5b{q>jt@-lg^R4}E zwR~;>kK+Rdp^o+-Y)^yjKluB7#EURjopccBpTxY&lqMqn;5$kVf{xLW9jCB7zM=N2 zor2=2lV**aJH4u)icj5vekIX~%UsS3U5=gu*Col0S36?gBDALm&+1Xqt8br*%2_ij zXxZke-KSK}#PZG_1v4g{UNvK8kMfa2^Yco2&6&gJp{Rd*6i*%3W9F0Jp>-1#sDZ8V3#K6W)V(U5(cb79Qdw zIJa0fyA*hz3+Ju+5qzqCOv;}`{DCiOfj3O!tp*nHc(;Xj2cMrSn>`OaoOAhRwmt{K z=5M9uZ!7p~QVTrDp80zZSj6L__zioS{-lVNV+@i$9xu$}ryq(J{JivIO__h)r>jRx z`5ar>><94st#CHt*$jlb&*oS4Wm0|t`R+0_)li=!G{2j{E6Ml`{NBX2hR({Rb6jQf z1n_u3>+2v|vpszFEZoYtq_f29w-zqez2m%2*&Owpxd*tZ7N6Q)L4tHixe>UF z)emK_(zy=kpP=2!tHExi*XJ^%++fO5zta!+tL#>OUcW>9b_-{d(s`K@=Q+x(Cc=3g z&+a8EOnu-CO*-dMHvb6eIOp-TzWUrjt#9C5re`a<<$A~^hri=3pl?(kKdSo3EBD*2 z^j;_f_AkAoh1(Xm7*FBcJDJr{I2)k%RI<@?#?50aDc1lu!Qb%~z_sjF-caO+-AYFv zpN=yc(1txey8sX4q86C<$;t#?!fz)TuRmi*xm?8W-&hMgZMV{)%gp1U79RR;oaZKS zzL?DFB%D|KSo((kfbozYmy}C@_eCx6wB1U_`6 zol@@wZ=$gJ~am3jIz%`xtiulU&-DMNLLTcadDwmj#TB-eDw&WuEw7qfHE!0VX;anx+^!xK zGJ*D*ZutZ7g~;!b7_Z5!(ZYH0p#Xh%;{Sh$*eb-H(%%)%`mfA$G?ZVIPV_y@7*dV~ zeb8xjK~H2y)V#WQ-1Muq_xOwHS% zrjuMY3g@}<2>Gk{s+9S_XRATv1lp;GubOETKE}=IB!dque2l$NA2NLzKHm|}v(HE1 ze@}SeA7_6*wu`^xty=v2>iEw{1`f&KYYTrf*SAcEt;%{I_=iT+_ddpyvLo=f)_}il z6vW>v3ZCmfqdBli28e;V`nHqnU#3$%d?cK;OTzV^(OBWfaF+68oA!s_yL$X==on;> z0SzNfBs@sexjjpo}QrNHJ1Ko^w9V(0^hdRHa_(e-xcSL3ur&%4ge}?WBm5n2)!+uSopDbFF7ZtJgg2>vAY%}4j}x+C4sg2(XASo9QprAC z-T%iP2JSu8;Bq@JnLcaMlz^nw{fs{k*u*>e1M`G9^cRuZ@J5k(&n+VL!y(vXJsiKk z#BbMH8mvG6)8)Sm{0|5JkbeT_=dL+E;E#}=pUwC(b|3g(XlMz@-Qzz{{2{`5^4$phD>eQdz*pb#M*yGot-NwlK>CdPPhgVlt?_>b`rQk< z0~d3q2|OS5NwZJcZeP0pkKF{^d5Vu}aRXd4E`0M0;@Rr=GtloJe=u<2ZzjeH=ZO>a zJdKU}faVv^j(Kci4Y=QrnmIOL)fo3FU=q*JRkxlOf!_phw*dD{;jG>m7&lNouhzJi z09WZe{s_pK>$!aVlqo@rqUdD&4JeCvhtJ^RKP<%PLg4QL{<*?gg;)sX@U=7azqn-V zJmAA;S62X^>iPS!sS~33{t%eN`#K93apBR>ue8p?)!`+V`l)jK%s{C zX50be$3@|O3rynqEerQ`-~uxZGF+98Gv3}LyDtVtVeM(TX)%`5* z-M}W^Keg}?I~W}Y{;|Nn5BNAEhjRG%{)Nksu?fKMrpgQP&G-eU%p706T_fK%gJgjC z1IOXM$8Lt8oHl8DyA67Xel-LATh?~rtT;5Hf7z?)8U?y2IKfvy54OW!fDfAi-V?Cc zM$Zz^AM~3t1N|5-XZd{HZ)$w>rTqLmJo`>&E<*YYjsFt-YV2>LxM`w2ba04>uS8+K z%MtSYR5-v1)$vmrkBh$2r$raesn8>Vl4Ax0(ixMc&6qT6uFGE&$PfJ_^;=np$1FoEOVOd^i@uZl zvkcgEgddz`ID47XZT_H>vHtK`H+Z=G%@OfcLy5n`-2`4g^o7SCkz@vdnnk{M-}d^2 znHGyKe>jUNF~BWO>Bmkz9-$GWPICF{2Kvz-WuRZkjtS?n^K^e;>aPIlXwPK7v*W^f zbgxdg`6~y1J)k=Y50}58{t{Wl-)J|1>+j2G{)%Q)owjd#8r2^>D)sL2^`MBa9qASW zKQ>;NsczvvU4Dju-tM6HTF?tW?$J3y)raBdB-I~eEJ8Z`tw%03^Y)fLP60pJBK~l~ z!{cwn&ymE>X>J1Z^R>rMAsxt2WsU#*`sfZ6UA_>jtf%ZSm#P1cuj+#K06%-3YMWkr z8w>st;O}A3-vaatZD$OBXDYj&@eI=22UuFnPFzqN=z zw8&-C`a=ApQ`MJ>Q+WIrOq%Hvz`pJEB&rGRQDuN1CV&2ykUw3C*AqhST#DC;cp(n< z^JaX)uKs+8DgDp?boB)D5!7E~d<;1xAP3lPLUYsaR`xt&8`5)xvlMi5x-F;2Ag9KV zliPP{dPz@?CpkT?|Il`;8a?50c|cE$OX}*$4iQgreFWE@#aCi}b5m%X$@#F(WEnq_0Ez2S{%QyPYJQ#W(8lsLlUd;2+Nk zUFwd-Tz2t=`2V;2M~!*{0fh9#(D9<;BLRA|PZrLR}eq z;R%lI>*t=nj;=hlYSi@dS<|K?!e$v*Blpa)BK{ouFmqLFcTf)`&jjR_Jsxzz4pW|e zw!GkrCI0|AC!5mrC(%iPo&+WW^u=_3>d{#~t8(i2v2$sgXyw!iRW7B*UO*4x&%xg| zSG9CPpQ&CGkZblt;oP$(T(6mFpz|BhY1vy-u7Emt-?d(UBbgn5i#d&@7@LK!2wbZ@X}jYBySPn(3(UqB19!1-?)*lm{=ll2 zO!y$lF95e!7&Ve#%m1+Xr4vbA+=LLL#tGSE4RDtLx7h68_xhPk%-bbn&R}ViTHw-p zx6PiM6{8i!Wg~__F(y~d&_$4aB_AgfeR5_#zPG?@2VNfuIj;zH-z^I3&->5iAF+~= zcY%Mz)iPHJXA$-)6N=p)GBGwtUM1p7@QksgoNCh%QQwx_HUEPuCr=(*Iqp$q`fxliTxPx`oICCf+lkC`K;I(JSKIdYtw*2R4m5!-E);~G zPmbq$%gnchbNg2jazUS*j5&}8gK}ZEY^msWZ~1XbE-+7UeTGgOU*+PSFOvRs33Lzk zJM%r^+;)n79*5ojZUrvpKpx!U$b+vn(@~tea)PK^6wYU!hdLewab4)mEQ;5 ztm@}I{_;j}`7UcN-7hJ9%se0E;(5b2z7yc|Bq)p$}IQ~ zS2WgosOtl30(hPt&m@#t=;tp#FOc35=|_PMjAgUXA78fBuMe1O=Xr2E(@bVPBAiQq z_SXaE#(CZv&)$+*%aJ}Qklq#Jvft6a4n;cpyGuss^?HWB?#RCq_$MPB{nEuR`s)#M z(>z~{c~qIT7U||WCMJJxq+@;+^Qbawy>R9iMaZ$gl4EBKPu047y`HSB@0>YCp7UU9 zU%?Cg&#D1J{{DiHckL9i-oYaEYxqbv^cHeyiN5(S_;BkJV?3G<#=NY|LO*yBo_RuW zZhAS=CnNn%q;Ehv&R+JVBcwp>8*9mAPO@+=crj3)C!#*lzOnX8=A;Q{-o8No3Y3fX zjkQ`brzz6YbbVNMElaHnh~El-RJGrdkp+X4P+U6Uub*aF@ldP89#m)?qzxG8a`;`aBO;q?z-j7hg@N=ux3i;V7<(_lOp7b_&l!oVG{%8 z%Upz;4`wbgciu+8>$I9qE;UboBpZS71M64%U~P`FcPPmmnQ!upcr9 z>pjC&vcBhYj3h_x^>2kR#09ur7kuIx${bS&ox;mpYo*p*et54!^UA#(-@=ZyOU zb_M-6twX^Y6q!?q^bUdY*CHKu1#32BPO)%K?-EE~k93kB#uGV1g){rsKsx$yYNuFJ zA#+9`y-^^21Jd9#U`>V0+9aGA=lbKPnCn;b?wj%Xg>X*8xYH+}cMz{b-C+%c%-VwV zuf%GpF zKIY_Q&T6DL4B&53_?R=7IZp{^>YM=nR@C2IArk_AOc&uyE(_?#cBD^5zi~6ty9wvi zTm61c)=%2c`4H(nk$!0)KiV0^rzsAd-Ag!s$68jO{GeMj--@|bncWZR(qBK>po`+a zn2VIzhYM%YIez^?Oqk=pm@Aao{e?4eXCOU}bm%7L^kjAc(*GVPzaivzFw$Y$vWEy~ z!c-k^)%AlIEXOl3M<%mNgmVi1x9LZWljpH8hb6O1g;NE2`qJAV9eq0Hnq>A!q=OD$ zdIzL;M*7`IKTbH~p$ES71k%9+=4@p47^Dvjr00M>)F0+fWX_wy8GDXj{-{%~Kh%@V zc~>}kK>nV{kNU&hg3S3C=^6g|L!EN{Q9b2+Dx8yh3ZMNz zopSwAJ>_f`PQ~It{Tz;T$Oo}|ne#Q$6M^*pNJsr4RxWe43Fo960_7K|`lEWv*&&?2 z-5jXDA;_OV{uW5ziSz~m`IV^pLo8b6{3@I=h*kRJU#jX4v1pmIS2!o4E&9?&s`^8W zR(5iPbHeUG`f;lM5Tliy(2t%lC6GP_Z3}r21C`m6g)_QkK>jBq{RgCPL;7^#9D7M1 z|9GT-fPN?m>9d40@_B#z&z`8t&qg_&V1LUe2FjnT%FjkQonU{<{u3yFx++>b zqD`RuSqD1NAot=@XE?80oM-L+=mN-`RS6x&-OZBE7L5pKem)SBzOX zPJ} zk7wUQI@;Ng838--sIn8V@iO}tq*ny=Xob=P#3*8GVP^^-2zwlj=$j>#aXg9 z(LZ?3BgUNm^7@3!`#{wfVh?mVJxx5!rtce0ix1uvD6d}xeV?oPMXZ9$!%!AISAahB z<+$R5@#&+lUj%*Iv_7ETbD(csw`qN_=*!{aP~LWw$MJ>Iax<{-m48S?`M;oi^!td7 z$edBa$?h6aeyXO|w0l!O1H$ED494Rv#8PC=@xnn2)2DwJgYkF^u@sr}H{m1}`t=uM zFdj!CmLhX1k=`tjza`3tjYEt?=2QtM;lpT_@tfWI8+3y>c012A^r_(K-#c+R!LX*=IP zPQchfjT2y(b8bhv6OhjUq?3HtBK=O`w80)Ss(oWWFm_Pmg!M?jS2(Q$egei0YMcQ3 zm~%hU8wc_aMLOyhV|kggR5-1$_Sskd2&IqEquBZZ!fAR%Kt7`&pD&O%jdBSmK0lEE zc$7^(2;yhYga71T0{o%wXq=8QI_GzS^;?PZsqPR*qHEuPK>1ZDANqwcZEVeaA@+O| zD1VaDFN{@VuQn9ox2psBr=Wc37sjBmSBD9)GZ2q}&ar+$k7BPrC&Z3Z!}cu)eL1dp zKJ0KPj$F!d*1U@RT(?iAo89`Gjq)*$#TYiWp^p&XHw@_K`AEk&7J3-laG4NW?+?fy zJkvN9V_3ennEhAU-a}_uKcRRR9@F(vS%AJfk&baN=`mgJJr_v77wJ@g&||vZoe)UBAL-C< zjDh)j8*Az5i!1-7&>tFyLS8w~3i0~C{eC{irfM8YI{rM;iv#H^^f+`2(q9(hwP*Z( zBF3h)exJs`GUqj<=lRE>7@IOaaAIpv)+=uY%70ejV+49|6MB{M6q3ea_ z0esLz_`u<7-SPnbYpDOZ=%c&9&#f=SvyTV#>rJF%9E|aj?1VP{Y>MAM!q|$(QSgmq zr=~)z{V|aL1LVgzipEQwS|a_F0R0~${WzreLpu0-CTKrCMLPOJjDcmRjz~`q=nvu( zJdWy*^h_b1z95kPHPT^UFb0;LItlUA?}7T?rpHl3klq#Pjs4>&jIGo-ss!oXg;;ZG zpndMtkngKz8+ZPuOHMY*B{2fd@VL{No~JSr(Ay+1M~H-fd4^t zN^uO-Q|x)P-#gFs*B|PX>kngKzV65l$PaZ&>v1s#=IfRl0_mtzieq35%-2G!4WKW^ zeo&oK9E0kKt{XlHq@zwLj)5^SU)Nm}NIyc4Qzzq|p+a2#SwQ{+^f+}o(nlcu#6W(~ zPUGP0Sx6rx#HB0z?H^-T9%o|=%-8&df%1o{@-YVH>q5{&UtIo1sPa(`UuPBv${z*n zOGWIT)c&f3nD(N6UZSbL<3-XL*kgAa=cQudRO+>1PJg&p|rI zIJcgF^f!?{HjsWk(yJ>W}J9cDfzUcfK$nzZd`F=Eo=3ds zMU|J{lgIn$Hwo7IqU7^V6wMu1zOV5u^8AkG*5q?{idJ4abP^Zsq>@*oAMUh0`P@h8 zd6tI%cR5|2cY}yuu~o+|r%l}xVpZou@_Z{GI6<6EC zN+aY724mBsP;5z-tZK{MR#{1Ft%`S7k{uvRGqw|BicK(Jj0rV~A&>%mlwcA_0Rkz6 z5JCb8AwUucB>~er7#D2Q3E2MMGc$MY+o?w#|_nKS2{Idf*_ z23C04YCL~(-pWbl^RLM7SIJNOleh9vHqyoShWh>q@k!sG{XTtf_^*d<7vJSShPg+L zTiP2@ufzX|dVQRC_N!*SFm}g_uex7+;w|s&2TZy$W+0#60^Ioim*(>yi|6>N8{Oxx zH2E(1A)o&k&ll#MeSz`(82K1q1)U~ed1udOqjkN<2rpK)3x3PTjLAD2OEWd!$B5Ym z;J?Uyeli>3;ma7IiCN*AIQU}5d1{Qf(JILIr$Ptvf@>Ks_#x(~e+-`#b|UW=PT9Ne z(`m0U7`x#m_=URhF_n2|V_TR!vz^D3i{BKkLEy?;pXxxIX^dpBED!ltW2WS-K)Rc^ zygF50ldrs5OLi7I`(Z}=7 zdXD<7(eK7cy;``Y)?c25e{*Gd$c0p|yt5vp{$iE~{{gSUHQ=?UeJ5JVJ68Ob^4s~P zi2aUPo_E%-*a)|OESBFx@9@KgZpk}qwV`*$oGiazHCBA$E$^%|iT_Uhm&xy`{4wxd z#;nRaYoS^Ga`n9IW8(QaY`FXU3gh|Z$k)!#J8P!-{3`Xl_z-XVx3l39P5*pxPqruG z2V*W{`!`X0I`}S@&!4kZ7qH(6=JTtK=V3p`T*dY~%6$GZ^}N=rY~K}Zm`ndV#`Blq z`890crRMWjspqx+WTWq7L*3`EHJ-l;&;OW>{;B!=8uk3I#3#Lt&S!(%=Wi7EW&PLS z`TN+YPtE6{qsIIU@(G_sy+*ysSb^rxt>P}puk$*fl+GP-`1dpQz1E*>)DV{Eet(Dj z-Z-~ppN~!Xxl28Nno~U6XD>F`ef}PCU*adM53zj)nfUKh&!3>5ANggI|9>)`zYotp z#zrC~-fjPf)bqMOvAxe{d%N`iW<388o?pxMKFfUmG4=c;@kwuc!9Kdr|3loD_#eab zFSEU#F`r*6zUSv4;I3XHO3mk=7kB0JYw`R#HsbT<^Dm3<`8oTmry1MhMic+*#`9>i zFh_!5);zT$hn(v|-~NYQnlKhSu7Up!yT20dy%U!Ub^pl+VRi)euMa4ovq!Kh*F5S3c+8zjOV@It9}^zeXV#r z{CVVX(JS=%D(m-MKv!kJlh4a}VZx`sSMWl=SMWl=SMWl=SMcQblK(`%RdH`ZmA!t> z_tg_5d&8cus&@Em_#0zS7d*+oZy)eY>}yQzrq&R4q}#jW=}GCT>N+#9FZk>7$Duzl zr2fwLs`XX-yy?=Z#u-ztm_<88`C;F8;d>MRHzoexqYwJ=V>8fj{6_gz2K_2*Z|kS; z`F>88?+G8}6*&7g>ar7*wh$$>8NQEY{2nU}^!J;v3I#im;~0wWt~B<=j&^pZ=u5nI zybN7&2gcG|#0B$zins>$0*DN~M#a7EVs!pP{*`yIA=S8dP#b=axItt$Om3ZaMFzx93p$ngu+^RC?xH$3h77l{k> zB)>L!_opQ3X_dvG-C=aru>9vs7$1*$q!*AU_&8!BW1o-2&S!;<>Sqj52R`-{HtYsv z?>zKipRt!{;SXxh54|@* z56-|%@DYSO2zu0}sx58wo>%k`hk5)woIUk^BsPr=I?f@7b}txpJmX(q%~<<`XkX-$ zl|F^o@ts%@iI<1|hwfgqg8tjY(avOJEFP~P zI65~KE1!XcnX)2m2c4#W)A3kGG~LzHUR$E*3}Xdv6yu`LJtRVtesKZlV~ugg8dZPM zUwrhP{vz9#k6kb8Ux+-D=PFURS0b&Sv4T8Vx=Xj~Fjmktjuo_Tv(ViKbl(BpYctZ7 z{Y=p<9<1mhhWp%~881&qS|4SD47%tC?_p2nSE^UH0_34P2XwKgNJk;)ir))OfqvE5>(F#CFGhOl#bZGSbBLvT3p0zEk(8E4Aq!UYTjI_MKuv43Q>EB_#fPVMWJYYgKR;7!Ga_#5{tF+WnV z71v9+K4W}21gc^_?oYxs8-M@Usa^j+wOrmT`TXL(m~S{5c8*0_I$6P?PRT-k0`1!6 zZPzDIPdR>)_Eq?M;Hz=6ce*LsT;Cl}q27_-f00G*9fY$k_QHPTnCq;-oCci*G8A(c zXK%yx0*kD?#zElujQnm3p8o-!8;|EF+QzwqwH6 zjwM4t2kRo*A2RC&!(pixTn|~VGek`arW_k-zMYNiQ@u)Hb8&`eVf$LMUV@(JA9T(_ z@#k^D|0o6z$D)pdzs~aCTjOwV*L^y2Qi6Fxq2CcxpgNbF7HR&GpRZZ;KndpiowHnp z|0ntf>KW2ME;x%tE*y;O0bH-L$oa@AKL0N)f7AEG++O73%FufA!Pm3M1ux;bQ*eF4 zA{SkN|M$kT&@Cl+emUw;Dm+ws8M@x%M7<07Xz{y(Dd$F-=dz)m{!#uHw95urj@ds- zV1seSZ(-cgv*O%knMdweFii*gO!N;qwk()(d8E0ikNu+r`N9b66|T5g$*njy5@yJ8 zssWMoE#{?p>A!HTmvhLar{HfqTMB(q8pU-fcqHc-?9ADTySl!;hCG4CCAUSIr}^b+ zEBPDpB#%_1%#ru-7j?lI--Yo#&3;Ptb-0WB%08ByCfhMz`scf^|11*S$VTgS6#8eg zk6yaUGkz%nUvP$eVSFUY)qa#z>+aj~7fTnDSU8`V8CCs}BNnD!p{z!|XSo z6}CaX1uh{spd)eu<>VRKF@MvoxLR=`_i$4Wu7_|PkLy&%FWLs4-ihlf*nkUnqQOEQ z)qK6oXh-n4+y?zvI%wt~#}o zK+!|*pN#K2DvTZ~jhCheT|)Bn!rSmKAA>zVDiUpEyL;s)8@<=CFZD-Z^kl$J(?bkG z(EByZf2;@e&Wc12Vng~y4?f!H*TU#c5?^R~$`5#fVkPU*ej_5$-Pxc+<LMkTgB&~p4Ua1-ZSDfLJoX%YklolIvjNG zu+&q~^R{DYo}!0(mVkD}>PXW+*dQ-ov-FG713~W_Vf0ix!jHVT0apsw3AmQy`Z}&# zaShe%*=2t??OHlQ)fek%9{)4ydtamp+x7RYzEe=&qr>X!m7~%MK`+1kUC1qXT=8V2 z=}Ro{IH#hbJ+tV6(pJ#JK8%x`al2@L=pA)jDutqS{ou2Tegglx7-OPwJ&~rP&2bow zPYwBzdM90F>VZ=9uhE$7s-yTD{a)AsmmY;CG`%)S??veH;%1DymPDF{newCJZeuqy z*7GgI-N=5wX^*>=V$3x90MMm4qlGR!5|{2gRnHoh|3~X>ukca?mD6@IG;?F7H2^j7ROcR#N0 z;QA%5AE1pf-YtiJTK-*Jr?dRcTAC%6oq5;wMfoJhFLr>>h?$K0UZfGJdVTAsx1+wl zV1;Km{)uC+)oH_mZw`M^Cqa+K4X~x9k4G8ep4UA z>JPlhHucc`g`|t|CNG8@k2^Thco-XTsKZ0p6A`yAg>1HN6!B|bj`d$wd3pr&FOW|L z>7$M15$oayn$HwFB|f9xrNC0UHPU#X>8CjK|19F>9Q~M=?-xS<1<*ecvV)w9Abm)r zt^SWo`iNU|iY1SGI?{mgnk&~1{ilTf;ONi1yf}pZCeTOFr=~SX9}8G2BQ0GE>Y zak~k+g&gbEzK@trS$?FU)fg`d{gB1(k2?VLMupN7Q?{Dkp0b`K=cSOjad$@=YW?HJ z&Bev1En2dyraHZ>WC8`UOFVjdTnXq&a#DYJ>n9v3P48f%UBTmVQz8vzX1faeV$iEx zJ}E%24(G(I3$0%beWU4>x%9??(DeLB{h5AxI2SqAk%}e~-CZetF0yNf#-VNZ(eq(} z_7jeqrUxGc{Wib-b;MgSE*-ZlQa{%3S7f7yar8dF53Sz>PyOJ7ke+w}enly4{JRe!74PF*@%mJ>qj8?99r$C)=P{u7V^(<4EV>`4A9@w;!{&^GE*kekTzB9agR2%- z1FkMy=>OxOE5>~t*HzHfg}6qsf{CrToJkKVsGl#*U-&?ZzkD3(URD*E^(@PC^)lh# z(j2c(wx;Q9$|kgG3^P=o`oe$T2T3uluUqTu88425590859B7x-M`mHmO)tH7H9bYm zNAD8QTMl|3Tj@ z=u~Zp%?tY}^IYPcjcsDeIXN$>4Vb2Tx2`822MpuhjLgFHZr}L&576bHTcr3Z{TxlV z6;w67hb29-*QI1Tmqun{$zUE>AzspMWNAnEuOqQ@z2uS$R)n=66i{oI|^oAr3I|0alnq ztj%p#*_vtyM?)&fKZouIf-c!-K5kFY{cB`qZ@@lh=5yH|pnHodm;6y7Pae87r1H=$ z%a`>Patzt3To#$x=(p4FHMQ5LW64B16^%8kIG>^C%OL+Fu}<*xzlGLUWiPmVF5BB^ zU+}!_n8?hj{`S>$TT@oL<)Dis*5!^|iM$O@ec_DDF66Xt*&%{1*-_X~&^?g`%NBuN3>W6*%D#r{e{k)<^*F8{!OtEp%iI<3n*a4~yHi_K z9vhi~tzfGu~VRK&G87Ta5ZUeyG@oHjMvT>}35*QO{rDtR?vELl8&U z{4!%*`?JV>?YOSM{wO!Gyz)<2-nefCIFP^jN<2FU7i4uP^!|`VnBzQ$MefCX=Y1#R z+QNqH0oyvc1edUc-ZFIk;S)K22FXHIL1g+{em}!o|7f88t8xA&Vhr?h^Zab`r^Vlu zzjIyrE2FkpADRAwU;eVuzZUf0QuMW*l=MaJsK6!i&>-J}-tLIS=G6zdwVX%FA~B9G9Qu$Z2}NmGmf1G7dgZ`CXCe4Sv5W8$H-24Ej&`$jG#>nf6eP*T)qgAG;B8H^jKgn;Dz?0TY>So__lp z=$;Zzmy%{_JWzfR`q|645QiFq{x;-8T$mdf@)Y`BF)rcR%5nz!UDw<3KgtlNr~{@$ zMZFsxdOK9T%bu5UKg4TzImRQM&#^=3H)g%dBdGV0@=4LYBED+y8_CF;F6v5tWg+D0 zS*+cj*kR{4#TY3*R0`QCho51kI|6j;!|76zv_rR?>vra4sC)HBJ6(!JA)k_RDS7$Q z5V}R63nz$Pw)#@?wx&B$$usy|MsgguGoi7K^_BxXlUX!or3V+^1S7pf>a=lW}73*AzVK>WfiA+7%pBI;nF5)bE zVc(Xk|B-=iOtpg=zm#9%*0+2m^w#~6srh}a?~g#Y9dy?yx*`w9Q(riA)YdiCn$Pe> zpf5#z2}AhCyJfJ6m0gi3?`F2Uje+)r zJ=;rI2b4>6K2dbQN=*m8hprE3mcJXB@|sZ}%6qFqKPc%`_>6H_`QLG_#3!m^h^vjCjcYRQ{Y#dyE8lf}5d#tS4*Ov|3%`8)_{fyG z{yYY+yaxID4(k1~MCEf?OCV$pPdgF(H-Y+xI!*I``hiL&x595^Qeg^$l6`8z| z?e6-)j{)z~$!IFw5KF0549VVDG;AS*>CcQm5IELk#G&V>#}5}c_~SRAeX)09-4T(= zSl9025aWl;d>#+Ka|CPxy{zr)4s&!r8vi*-m)2{SzXrNricJ22Ntf#XRAW3^pD;Mk zoJxi;z*GNez;mv`V{3P$e(H9R^E3SQ-^t%I7Mc7jc2LCmPp&8NwnI1y)Zggu<6-|t z$aU}1&+^M3tb@ie6Fm4j{7TrAa_nh3@uo=K(S{vnvlwq#OQ_N!IUG`qER%HQ3Q|$# zovOf{YQLTve>8A4$r_4&B=Y@GqB!A1-Cu?F84D~M@Oc!jpWs@7>l?VP#@HPD^S$#C zJ~^&^@b|;=xq*7ueCbkr0qt?{dn>Ps)Zu7OS3Vv81imi$pO}l}6=Usw!uWG=-qFV) z^;UsKO?RoFEBsHt#>o!Lw z=GpiR{UZFprJ(y+2wjZ5_q@bUHoRu{Q$On_$Z85&%y<{9(sg) zc2~aZdfzVVjde>HyQ06>i+VRYv@Q0nA<&PXL48-qC&cdspGAG6y1ovdaoz&-OMXWW z+82AXPue3g;Wk#1iC%qx-dmt&>Q#pxP5C(db?7}W>ql`^iZN9b2zrNRs9%sCV(xpI z^H~l(*wFyJ^{RfzYkdym#fp)F-f zMAMPaiji*pK$};*;iISYE{(}Z??Mmql|$_PvSK{e>Z~#N>ZMDo^R?*=SFJ(ZpP1o{!fsvvq1;zqGs&tYe(33kP^_zpRa&lRxu9iY=C(f zeA8jr!|nr&<%T`z)Na>(>iQ}_19`%{WGyS0Iy6%I2Y;S$HaS{|`kpGWNyQe+?YS8Jc=vr1lzSj%zq0$Xbq)toTYHUkD{E{irXT!7ce7#nQ*N2`kCPJ77@t3TjV(y9GE*ztY8_HJZk8 zoy(63V44hlmN4T#7Jh`I@bTjw;1Jm|xUcj6M7scoqv@3VDtlFNo5F(_1#*N7rhYk6 zi?hb$NV_8rAPIzG#E7oVn3tisi0QTuU z?O_T%|2LGm1Q+tFKdc5W^6{WE%ctUkttgkSsD?0*e`vm7-(cd)3pJ3Ng^-&cMQRos zezj<)Dr&3HW@%JmBx}XAC^9{^@LpOF$YAasr7zly5ceGFC8SSfr-T zm=_dyFt)0!%7{mnYXI`_2jle0bEj8~Iwu{Q%tyBh?5GdHeYpxZjj?k~uQN0u9g=RDxK#=zt1omg*EivXnMXPIg* z@TU?oU3qh)`Vl{WF#fJQBO@MFt_#Q`Ki>tOz&x;MuigNj3nd=P0~=4Viyud-=NfSm z!JpfK=NlREsB%N_{0Ml=@uth4I5t=D^5-gpKNo`Tx=1y`3Lg2XehBxk%ZNvn8-nLI zz_ZxjUN8|&iC9lG9q;Tl^v}%_kH{PQfE7$@h*VF^?C00{$4`|Hf}S%^tmF5ZUVF4D z*4-|s8g%awbVc46a=8ko&52Zf;?EoN`rARePl0Y+)syIoJSrdE)>um`exl{`ud=?> zUn(K1Q<@@GZ}{`ZveA75bf+2o72`HdS5VaSo;BM0X3+d7QuTt--qK!r;>Z&N{CyAf z%8YuhBR?dW>g-DQ*0)8wk%x%c5t+25>8>;A;_oSAB2|HWOK&{`bgLqudr(%oB3Vn* zmG)KSsg<1zKWJH`a;@Q)S?W8%U*9T>1BMSX=)OhygYh)g8X0C)X_`5WcGNe-vEB*e zsl6V?g|XxE1lI7Mh8!!{ijkM%8jd;WI~YG5_H$2V|758H_wLlYO2#2X-gyP&qw4-h zCH4u_{W?;JduI^cq9cb5F6!$G3HhBx&YFXwWhb6|>ih*$`&E)Nlmau$XVkYgR7E=y zWx`Qc{|FXGJ4*Ujd_`$d)BMH9oKbYl3Crf6T6D}3D!S<8`KK;AdExw1k6B!F+~Sjt z`*P9zCC41Qc+rvtMWq$}s)gi0(e$E3w7yA9gzTdFba!+^Zx%~>{o={lMW-)Zw0M3o zyh3`>JSg&2vB!aUnRcz}WXQd|EyrhGxv%!fy&88^9WMI0=x;&>?~GJ_!^q1cxkCt_ zSC#gQ&;QGESN&fmcm1!=E|EL<6_|q$%H6$)wQW-O$&SA1>RWhKv~ol%T&?evpGR?Q zA%hP@DiP|_`cB9>>@#FNNbeEQd(oh`&ZXCgEf!sBuHCM>U&y(fcfy>^#N`oeapdM> z3VIkHSLt~jH_xf+IncY;PA`@8(StoXBF^|6*siVy#!tPN@lzHue&j`r*YC#o)bklX z4z}i)8<4X#h4J2f8ShZBE=ghM-Zg)*=>x`LBJZgjV~&YeL@Jw&yeFz}^{c4wQ>tFZ z{3;wNKJ0p`e?e&Hb(f=mJv2zs~Sj{2i;HzXq{_W)e zs^h;&3U;PC11kfhNk|TA#zPM3|Lx@fD*eAn4tAzG11|^KK5Z8EiDUf$FZ(UxsQ-*q zZ1%+ot6_I5Z1DKt~_zn>L*~wpr(oYckF;r5lZqG;s zQlMSG1aa-^t+*b_0T;P%3YW0AAHyELFK?KBd-Yquxk}v^>v~*&#`T{RP*tA8$Lgmf zAF)mWYZPGTkBC&18}S#4Pfh$G@IIFfuVXb70r&?sL-E|J3YXy@RMQ-*vz~$cJ!72V z_+JiM;N-g>09-|)oPtAs%?eJs2Y(M?`3JHgYBmCX8qG^R?axb#x$|TG4TcF{5%8&b z2a}&Q82=ADM&b71bNn>}pM#CgpDH-3i{(9wvpYYzg%IY|%Tg4+XPm*W-2FHMIx$YG zIZ5zP6yd>lIPlG3h0_t^7xQR_T()$@I_nJ&7W^Z8yk;Lp=W`aWIg;&m&Sfm`Z>n6w9@e}BdU@gWqBeT}WGwY08~kb+i~Mpq z%lmMHT<7GWhd2T1C|(|ZZbDAwd*Sq&ZS-Cf=bIO<`HV&G#KP|n&y(k)n)D`M4jpw2 z()$$j@I1Z5x?7*UYBA`^Uop15aL11A`xF-!_eP^_P4)9iil!sjnrcj||I_WA9pW}3 z*(+A$q&vdPN_9t*s<53dt2f%zp-S87vQn+x2?cDY%W6)<28>@xEYeTN(smkGvRkyH zifUW6o*&zL0~@AAeHOS$&20nPI$ zrKdQD@*CQ^ipq-cL;R6Wmt>z%2xp9(05fR@_>!qx>S>A7N~V%tAU}JP%VZoyAt0)0 zN48@YzK=s6G(}a*XpKOJonYUH_O8wjdPicE^Aj~mhfJ{CG=#5Nz5n)+w33?=CD_|B zKH2`PkmD>3>ZNM=&uxo}D6FBb|sPV;wE&Xj4nHn8avT(rT`cBj3;^wsW)$ zc@TDj^2@NVTC;kcrVPXOx!_|Oa*$3pbtmdY7frjOAle^iT{X7WCt9NV7gcgG*vZIrTsj_Ee;vU3V)E#BEM~7c^|w$?sFojw>Oxg}UwZ*PPvnK+nuhqdE!sj7R$~hS^Ef?s^iF6bYf(cA!7*p#Ioi zpKKGHtvs#&^(%r9sFG$#cTcD|SVd&)!{H+$>1491HeIDeMv{fJK=RU-AJd+{B_uNN zzbE_;{L>GmA~F5p37zmy|Do=a9rF37zWGNHPnm$x#Jus4yF$p_sgS!rGwgb4$lb+| zyYC9QOC@40Ef&FZ?n|9bD!XLogwH9^FX7I8rLZNX{+dJ*L8rhlLddm>M|+}i)MwY$ zh*F&-CG9`1Li=3;zDr%B`?@%iLg^puqtW_>z6oi@@~TjproRRBKaqrl??Q6-Hm=zg zxx+p*L;s}iQ{46yW!jNv)SYZdccxm>%}MXz$kBTfk_ak)ixqxIAb)oldT*U8 zf7pfBBY0Zwet)e2C{t-XCj(g!HFmpE%1>3{FG?Qk)M{kcM8U^nX(dHUuDLvevV`u-<<@A^v_SBe?F3OVd}eytD%3srS6lxeZ$pv z?!1{QO#V#d_olJG!51H8Jcaqp*;uy|t7H62KWBW=v5a@`!FXMb`tdIKaO8g?W)c%e zvBDd#WsyI%u)O!GWB+b)eeO>id?>uezY?FGD_=Wg7bhdbT`1K3$>#OR%gM z$Hy-<-#GCG;Ozk3wZPj0yjaVnD9R7Qi~045KgD#m*Sb5|`^H-uw4;9^vm_53eCD%Bel7f+gmsB^ zv$EmEsIEB)ycG4u3;L|?6kILxUk_f`mmy|ew2>#{_~#B#jdPCJf2QEf#~7bdAH><0 zbGU1iJ*~R{_>QvR`wH;ApzhN+#K7nH^8tJ(h<$1bD6e_Sr6Kro-d_p`iGTkPJQP4Y z{QElaJ!;@H#v9G;_VG>KnPNYif{lc4QxM0cuhQ#L?pO%9St9&N+WR}`P>PTra?3E!AXZ%MoHLn?hGKb1iJbQ@E^fx4NDZo! ztud^Ar71ex6ms`2lUkuUQl z*sbmbjGu;h<UF(fY#eOjb8{s2QofedPs_!JS15TXOw6lmW z47tT#U#Fi1^Z*tuV}GuKGw%Ss)q0)qwb5inQQ-bzf^*%`^BeXKjDHi zUx%DxZfVQYzC0WFRkON4ug7cmYs|Do`X@~kTsKAZr&~my3gU!57_!>HY3L7_2md-e zF&{Ch3;xLx@eH4wV0oLLVEf1t~HE%qM4hwrVGyt=@@eYcfCUH9EwSs~qmgStDU)nqYub>IrQg zF_`=8PDPV};^q8SvP8_A-T`|^p%0^l+-wn?CxW>zF-8`qQbW`XoL6FI>)gc|(s+`WfU-tPw`P@%eL* zyBd$(Qsewd^C5RDMA>}u4Hmh(3UYUosEs2|GGv4TwSZwVZ>Fe_QQ_P~vZQE=OgkWU zg%dz{KMR2{xy_M4O;!S7!tEgtTK_Qd*7Htm4I47}A8g2wAL#Dt4b1%?`B7T>Aa|2v zkUPguFy(FsGtq1^U5(lJ#Hh*E8WQQFFp;QpW^>Van<1}#=#M)O*YUWzaW%8NGQ`-*#<9UWpgaD4C9YrLdH|P-K@JpcQ4Y!7RYK>9 ze@%a2atGutCaGEEZh}qjCg%w|%c1x9?6+Co<{Me5iFf;Q=(`KD*ja66`(bD0vyi8L zKMN7+_p{JL{eHG~C!U><<=KFJhujU>=Oi{{6m;W0_u`s_>j~V`t8&bi8{of5 z?%onQPZaEtJM2F+WQwF`k-Ldjxl0H;%O_#HG<%0d?l6zHo#yc}nZa;kJemAe~+o#oJb zyltPL+zEP^XMn5+>A}w>NZGj<_cG(TO*jt0?dr;GTjw9*|#U56}Kj+TU`u`fpl|jxp96p}dSH128#%I8P2-sa3 zXMBI>dm4Kf?>EGS7svu)2+V-CY0X6OH6pH`vZs;E)jzSyi z+4LReOvFC=mM2VUjR{@ySO&mXzv$%?kfG-l2Lh{uuiwvR6})3o?1Tyzh}a#Qz67>&ks`6a)di z@jJx-kE>w(=vNr;!QOH0klD7Wj4!#J@x`Dq7dZ{H&U0uF{HLQ|F&8J!aj3hL@tK7| zxfglf#|pXkX8)25C*$=!QIQU$zU!-F<5M1_CNoiK>}+qqPS;IX^@O}Jho%rAk?;Sj z0qCF75X2fGoC9YCsAno2?UYP5z^|ag16jHB%?!vh^vV!ePQTQWM{qW^!^I>08+q$# z7J0j!<(EJgL>|HC?^u4_YL@@$0{s1VTxxDb%ftZwA@&1%PvkHs(())JSvtwxlS1c; z|2=Yd5#-KU=e!olEh%)nSeD%$tS$dFCM_pgT=GlGzCf zNS?g0tM)JK68mOWsf{z$e^@j?m8IO0eu4cz-aB)b)M+5cB0>yE4qp{IFery>A%}l+ zg@_5X-O2LaIS1=U%oowaxE^&CFHe6%d|~kI>b`}Z z893GSHXx2LLp;N$e;M?~V16=xNS!PN@1Qq*Z&62aOZ2-2{C|1BMEU=q-(iyXzpmf) zzfJ?)?}R*H@5^cbUi$!s=q&1V|7GH^Q&k#hX~6gl`eFw1-KRDDC+G(-Z^D0{JoLXx z11}GzeVX<#?9*k^viRp$V%3e_{o7R@!&J)mj*Dmb^t*%hNvx+lRE$H+03M?HG!jum zQ2kA;qbHh3MVsIR_ID`k4;6+`!un>1*e<3dmnjRkb{A7pX{SVL7gK7$DmPjVO_bzF zSIEmcVt%aA-7sL9h((HA8uC++mkr-YyiB>9zAxm?Suf)o|3dCOqY%e0nnvq5z9{8x z#vqH_&BFM%S;!sEl~sGvxEVC5WIC2gRQ8umqBY$&s&+UP%pUfA=;;=&|H@3I&y!-h zT<;&5sUVKBtLq|n9$>9(@SB~OGdV0Q)a~SRVS@_Fa;6yvTMie=9oC$|M-Ix}0?6Gm zbw4O~o>7M*che6P{y2x;<86PQr0Y5x#f`4sb_j&`l`~7J zaYBoQ1bANqP^^v^8n6erSO@k16kDH6&TEgts5GWE-T^PRT4=mn^c{w6r1OGucPHcy z>pAG?)OhK&9f=2jN7!H?Vv zxjLB*e&7=+LwMiq!L=&Cn*94tq4UI-rk$OE^@)S$vLSWI;g$01<`v+)D|1?p=!yJj z_;h4vIrJWHLwv=r@5DOzuSh#?t1XPc3N+{NSH%h_^!LiI+$2 zegL^M^97CgZf6&^6f-m)=5P2Y#B@h}m+{e9OEwy7Xh&n8+tIh;95SrqJnb7wuy@gi zqi>O;Bl0LPugvQ)uJP+zir>r}20!5Z|A6?7VDf)g{ATB>H1P2olK+{o_t3oo`Jaj0 z!@)v1lmCGJXUy-#yPy(0o~C+U*?r{jh`a{OGxK`v%WRcH_ysfW`45moS=s+CLEOnY z4Y(wd9Ik;pY`4fE+5dwb`GOq2?)shaE}Cfz3ZkPAky9h`95CO^>nB*{aL91v6U`j< zZzzY=o_Xf#w5sfXwjd64r3P3MNe;IPofy=IH$e`i7zXrVvbU=}78FB04nmHN$albe zGp}zGa#(1_eYU|L-u9{R2g9?FFwzJtr!y0ZRhknyYmJSR-q_h#)r{RO2PDnfQh0UF zh3A+*C)}JrQr`cXB+ATpN+^fHl>;{$$AEt=@IjyG#zdcBLHV zTzG%vFz3SiBZoN`-XA&i72XFq#FK^`_6nUCki%Imki(aid{O+{7$2dtNhwq#IBkzV zMg9xUL%I<19lw?3ZG4jUPaX1gSqk2f%Qy>b{3dmq>-z1}{X_${P(HdR8~oF~M4u7= zo8!1y*q30?&2{a#bv;GKg-)ti+#TGhsd3&s3^jTT=iL9 zIpL&)4hev84r7BaI!@s+;vBQEAJL#cs{28H%5)+>&Z7}ulY2q&S$6>EZWf&1B%bDk zld>lS0C66~XR*W_xwnBQ9y1H)*AMz-C{CG%(5IpO>na9$CLQ?3v5hs3oW<3C$Uo&tT>pGluWeTSDdmxk4 z?tB*V>*HHPaK47`f0G?2XaMF^0YJ!S7|v%|{s$)+IF0_U*8%wX`LJkrJ`4K+wIdJT z%FmC1^U>@$iH4V-RTCu|A3rw(=NCh9+V#?lGOmd@4{yLez&4!q!-4a)oN#KrB>9Pr zU)0OgpY{2`>F6u+H;nO@k>~3)y(q!a_lUiUcogCRyy1WlyoUkr$Jz1fG+R)Rcx&x= z_Xpk%SrHMp@Z&Vk=^Ni}3|-=ncW!1-yslfLG<35fXuSTUDI{*dq_kz$rnvJqAEl z%f&lEj)UNb@`e)yUQgaP+0}aJwE8Kz;dKmwtMd&U z`u+WM`VGd2!cRv|GH*bh!1`}`{dB=6=+ycg{12+5M;~pgn&>df)2`>T{P(wq^2zGY zVGI#jEpwH5{hwIg+dn1$W9VvKe`-(Y)cVu1wrIT)2A{KC_@1J056)YFbFH{7=SvMcr03}!xl?h|`m14w zb`#I=`pqFYA#e59XU9o2JpBB0(b7d{&JW_e4>*6t3a37XeouazH zo!4V-qx~nqc^>=^f4jd3oOfi$2^tPerPq&JD7ogfm-YVy&b#gW)boITe*Q_cI|pBR z`+Xre-v`czv*RQh4$vK2cIQxmyN|y~;W72idf@zly6+pGyYog4N1fj(`}2%we_oGu zi0yCL@iq(w-WRjub>xCHHo0wRhRz)v#2X&D)ckeS zs%IS1PzJn?fA903jJTl*SL}a&+)J=8XTcs}9;O51(YEJdk1!Tr{2=U6objVzgN|Ct z_`)wRzTh6l)1OJ648*(U*8$QWf}g>oH-+#E{PueRzANKLmTvo3Td|F<5L>|%U8S^Q2I-Md@Hia%+B~$G98T9CHisdGR*oh{YOi)5o zTQZrh)SD1`?;}X9_CEC97u#zp{cYDTcR~J6bmR(j4Sm=gOGJBdV4#tzAbv>s3P=4F z7h-q`=#N&6!CHO=U9vxP3Fasg|3cn^^y_571N^S_%Zbv@g&)bAzXSQ7>h*KCGsr)k zN1K{Q(M;sWw0CvWshf00Xh&zd9=pvXll@zsD-%)dMRz4)J?R9}Zs^r_fz6@lba$e& zKfN|n(aqgxX@@1d0yPlRYnK!)7$T#3uCPhD*Wo>nU2PlnQikQ=&owqr3l?Xf*Tb8(o^>R-Xx=06fO z{VX`!+()9ep9N=|_ef00Sa8UkM`B{&DI=czk&`7~ru^m_tKMzIy8QQ#P;%uPH(_qV zGaKy4T_f`USIZbbZ(3xLyGhV@v%>6{I8;uX8g~Iwzq(|IIrGxk$#qUS(U2>g)arx2 ztCpN-sI^V~RbM&La8@ z8B3~Zxb4!MiTqWy6q=(|a#kE!(?^8aCHIrJXyxC(MtA>u@? zou&N-m+rKk9Wc9^V?o*NXpRMCx0^W@l-*8x3JSH0N|=Nkzz#Ohsd8zugIc7-A821T z>nS$qj`zjCgKoKp4Z8kQ_c!_L*}n9j_}v?9P|srdySlg8pt=pl?>=DriQmzBfbI7A zk){;n&YaIN@=(Q`kVoUmvT1x%wHD{cVO(<*;?D`pH?*FPG0w*r;~;Lnz`)?58Mwb3 z`G;>w_MSI>8S;O-MgEc3zWsJ-@AaY*cb%y;#`=r?uQm||OqY|1KtETS9ZY>aQ_HD7mtx8z(Q9Vpp*^=s$*Xo-Y>ky5mI^ zrPyw)qX!EMlc`uDjROQ?P3f+amX=m1-7WR54u^ThIZby!{?(2x{`o8NGj036z_%oO z&l~TC-2FKyce@oivhJS!j=?pCj|rTDjC11?bU<+$!jN$fNQV#d6U|Ee)`!Vk3Pj@% zY=IL8xbjc+vgrg}D^%^A}Lh?RuKmBX`j}$erATD=>dW za%XOst@Yhqay|fYcHS~ID0kaF2DzcdbnIukA(=oBHc9a?^ZzP1Or9InbfXVa116Z| z)%eS+_1~DVa|9;(%d7L>n6z^QCi}~)3h)g38}0;)swnno@~jG}soop4J4axG;iHn~ zk@`+g?|S8q;{T(iezNI1bHi*$?lAWx=5>%`!dq}|WWdin8gh4n?9g4Y4rvWkaK0G} zO=(C%ryr-g8lX|2xI(|{V~+<(i~=)Ltjj6wl~s_VOTh1B>iii?qx(qkld+p2Ux$IKIn zZh_pXv6DsaJlXtO-y!dy=UbS^#C&keSwXoI`ZXlar@0>V-t^$o4#4(S$ZLx9WO1o< zfMMpB6_u7qnH3zwab5Ld3WnC_!x_e*Snz(~SJQsyP%D+oYssG$YgM}HThI*CimE3} z#GNU9v{Awf-w7Nz&d!IUsv4XA{;%Vx3gDQC{pXANgTup6XLoqW{m&p@zeB4D=UX&G zXG1zhyR9cvon2|@(OHz6m*fyybEs zk2H_%#(78&UMJ4ySwv=7@45r&k)kDb;lXagIE0mU+{K)p+K%U}B5XFDMkgy4KP;a? zKPnR=4e^W^*oBmVogvTeo98G!XnGIeTqyy_{en!S2Gm|0Ul66v;ebsBpoSOIf3$ip zeyxWPSKC4RYQTgYo8JarPV zC%k{c^*>qh3QBGs8u+%YN;@*l0Gu>>6+T>acWS~ znCfg2Kh*raT>2%*W#g@{0q?hien|`FgIca=5-u$~k@6XcXQ0U)zeN6%CQ3l7yx>fJ zNelA--gVYP1o7gWpbU6_1pU=2s=)D)_r}l3FBz_~!EqmcNy}zjx8{JCX)=U z3cN2G{C(BU-ME)#DnB=2425exnra$)v6 zr6@$lbMQiTNiKK`=DfOQhv2Ou9%sYr^g9Y&Wd-GkO$tf z9(Yd)!Mg-_56A(p=ywL*5dXDxI`Cd>;C&^e-x+{4f04dK>pU>0!($g%@KV3K8sD$Y zhFAAH3E1p++x76k;~%zS{{LOmKQ#2Q(eDh@kYm`|6xK-0{u=O}&G?r`Fuv$r#=GYr z7XWgQ_&ejtV-@jT@S*tzzo&I0_yW4IYb<=Det$l$s%(5y{a$fR^?S`QPd_>n{5sNT zXM^?UeO!jC~Lo5y}`#~VZbMC+1lcvZjm;ofD%ufRw^6?OfB_*I5} zC%&!2b#*R$YY5?+7Ef<~Ci`C<&NrK7BEHo;iVJI?YM?V~K4yFZ`gix?*vk-Ozv=sA zsfJ^1NV+xa7V*%TkU)7 zP?o>-<8a)~8F0r&0QY2tdr1iHCgOQ6xSK<8SL=X^hu>3x`|WVtEtzl^3pwGfSpPGp z61Z!G-}k934eul;N8l>Y1viCNZE|9d1IFe6_p{-+TQlLFDddEM?|e>62yU#EjA0s( zrV^ZSm)#DuhT+y7)5GtD!2MT+`!U#y7hJ!pJK2DcdrP_*2Sx;p0UmMm3S^t)g~y74 z|ELiBcM|Wj;Rm(mWEg&X|6B$9_ZWOP#tHRJHf?O+ULyTM#FF^zgatSJo7fuk&-1h4 z1|f`9n)ne{2;AfsdGz0G z2HcP2f?G(m1-Dk)9{V2K3f#`VMHI*J$%(e_Hry{szXUNSKKn_Q_u2;GmuTFgKW(?i zlV_ubTaT9fBK$x_hG;deNl(;Mq*M3Zse5AF3APA(0~@)cE5i%&bHlJ6OLQk zcN^}h(#|0Ez}pZ%v&sqS$XU7I7WUnOTdQxcoE#6_j^9o8{rODx-2jiO?pTF!$~8D= ze1FE%dt!Vy5g3m_|C*06-zOM@Jc}_5Wa#u;C0_>m-LWIE%_0tg7zA%?wDYeG7-#op ze_4SI=wX2c^5|H8vKjr&Y#{}7AdZC|k9hJP^|W4qXzY`B$w zp-@YGsKftWyompA`OuEn@GtCmFPC-?u?XIVxL!a`2`}RRvwiXZpdYII3lCoHetPjD z{=eld1Fzw~HMeVPC(mmTQB!IM8Rvy!o+@LnwN4w5CQcfz}tcGkCb{+or;>GxX%UT1kArEsf9dGlLHQwJzJBP71Z@Zr5z4{Q@xjklR%!KzH zT)sGZ5HC@30ju$=Hq54fKl^pyeb|oI;ICaC5cj_X@rB6==-Z7f@0AzWIE|J50N%EI z;&G1rHRU11Z<~$z|1EbLc#XJ}$zKz&<}c>|FIfS+Hy~CLvE%K0iFlk1uftynSo!n1 z!b^amN^CGnfRS1p67&{_M5fvyT;lN+q!|<^y|HHG9e@GMrlVdhT`#AA-KN+ z+^sp`rfmmpxV3}r;rC+THvM`p?ui+3e?i(4=xH9u{*D3tLHxdic%Bn(O4tbE4vBBK zod?`UhssG^M%T$g0WE%&SSz*hMjTD(1WvF+!;ZTj_wob*yA zuLZcqeZ4qWo=>G1_hT&Y<a zyX{Ws?-_{SBNm^06S%MO*+;_tHm=`h$4#{Cxb1#v+e^Uh`1QWL36zytf7AJ~n18_e zc07f=2^;P>BcA7k+pfPu{HL}Lfm_XY_{XhskKCZ7XgPTuxW9;VRxt088X1CnH1Rw; zZb{3_@l1YHd>C*SNO`p4ws2hIMkJ#J_7Y=1-u}4|+~d(_J#hlNofo)$99Oul`a6CY z%isKgf!pw>+Dj_KfrZ5Q?uV=mr4F$8xMxJT!}Z?!+KsZj*(5d9sW3fymo%Y`d5b#@LIuA0LAI zJm8LI$4#`n(hWKyo@CeG@kPM>Tqth49$dxv@$dnU`IPa!Fh9|IGS+MV9{4)3*CTAu ziAn7B_!sP-sr(*U`oO*G_NILZ_e1}>7<|KeBIvV#y^dcETu0`_w-7z7-Dr>9i(~$O z^PfZcX3+{pd#{xC8e>7;{w?7CV$fd45j%*VmlJNER#5F7l4l*q{QqX0b4D+JTtn>d z8&nH=+zsD?&cWbx&P3`bEbpbe$zJa{OB6I4oyzs3H)7T{XG?}yz({0-+3@YFwnyEPbRjw7ZJe<(X{wGXfdxU?VD z*70q8Bjn^qvSkHs!+yy9fP=s_?q`AfVBmfjxHs5ww+{pEm$Kt__5(J7E8Ny`VmsFV zZw|>9Q~Lr3fNR`afx7~@UqpO!w-DTi0r!X5aqE474d9vdaQptieTKpBm)&@+b6%Vu zxPu#KKL|eqcAFz5$tox9h}X6c3*xTUiQJUUYaZ9;0?&xM3b@TYH)B3R?Gx;Wt@|Z> zBH?FXOwK#79>yl$?XWZLhh@jD_vv+EE4ydc-|elyjd3cygnS#g)qcI7lw!J+O#9if) zld3e)B0ocg_9PziGeYu^+rI+bQ$lfTduhdeytMNelk<)*3ETlY-+m=|Er(X|(2RiO##eJ5v^RSz|<6Pk0gW|p;=1DH#9rDwTdBpZrIpG#@Ckt+? z{%*e!xDO2Fw|1kgxW9$G4&?RWYy{qo{m)+bLeTECKLFfU=7d|g(H7ix{f+g1n}>$t z)^R5*?waj6ydgM2L_5_Rk z>sU7Uv)kY&UY)T)c@^Yh-j@)^#&z6JSpJ%$*pNYgWkW_Cz=j-r0n7hrb;jql-Gz@J z>@LRkyaW5qTid%H-+9&@*!_4X?q)J7lfTeW2fqEm&Nnme=HZ)aU-$?j&l`4(cMb`` zJr}r3v$wAkcMIaS%V|dkaQ`9{cSidKA3@k%jO}?R@-D3WJ_)$%bHZ)6U)$~ZA|3OA z`$hw|;a7U&ZZ5|iy#OCUjIS}a=ADxT?ttCxxDdGKX2C4= za9rd5lC--RTl3B?;QoAYeBE&!aG#VTZXd@p%J;W{J7oOfiMzS%cKhYIuwNMKVgE(m zgS@%t7YFTb2fpvPFbCXD+|6aT(wp`;P{+-{eWt;0!ylICV<~sohWjeuMt%VH@8dl` z48i?Z;Jz+5+RUcZeTv-}k3uGjPum zux+?4y^`w3#5!)+WMOxp$9X5tC$-6UC*mC)ujYi?*DFCM!}z1K0Jy8|xXrkimEVXt zwLb`4$T#W4xs_JjWAXhb*>O8@uYjCvv&UgN4+8GPSmCr)N=^*_$cTHHurRuL?2P)Pvlh6``5vQRnsF}^xFaX9k;3j^tjD`>t|j;#usfaI zz&$oQZYS<#0?(vRI@^FdWWL7}_cDNM+>@oR#kVY~fu zC2%7qfPF1^@9GfTi2rw5;{Sf!Zrn@5&fG5%|KIey9k(~`Wx@SjWp`eHd?WA9Dkq5l zcUt2Ae%x-{%a7ace|P>KxF0oe8~%yfcPTVp2OBBv4#v}6$iK7V{s6dr@qZY`gbsVr zKkmLuMzl`ZosfONI}!iibf1CSkZ*m?kq^0+@B5|Qfga~wcUo{G53dWcgSLFHd)rC32PTzb*5U)H5 z$HYt=6#Eozl{@@R!VcHiz^}GM+-DJnT;0exl#lrTCUd-F*h|FgGS0)oMhd%wu@3Kg zSK#;B9pX1)FrB`6iy(fY4k;Ix)uKa|Qu#)Msx9 zFV)2t_YdMFN&&ojKxxirbyWcGazmaCyr}gg+eDlr&#;NKZwKw!!RKNe{Oo10Gx_@< z%T2uqFY=VS4$UUdL@9vR8o%v|0&mFtgcy@rIIQv30&frSjsjk+I|$$jX41^zxfyg9dWGF2>t)me47ovEdbw;_cFI5gm0IC zcb(bzCTi+uoAUFk^u&%wK9T>oDP&wlrRe~&$u~7V!JZakTm^f<=PV7ueIvDbF1Q0} ziw;|8+#)6yl!Q;3lXX7_fa$!q-Tdf@l51$_dUbR|F z@Y#!3kGl;vYrhRPSlYKO!24@E-Z^pL_2vBq`K|(C^w-tpkW=JI~1n-!T5A zm*AT*9`gE&K|dF^U)WXHD?aA~;O?b)JHt*9?g_yCQC7JWC#jNTx?V2uWQbGDLAz`; z=aEd@9{_a-tfQXV0_#KyLBpT!71oRM?cS{CqqcZqlD_YpZs)`XzJb0`H4^TIZJ>yWWEcv)_$KA?@`jOV$8@BaXa1wBOYhNOOyiqwfX^b&IjK6 z4E`GZ$m{pHh_xIqmG%_&i6^ig&ML<@0q=xtcwN6Q(Emf`k>@}UZ(L*GHuOD7m-hQy z*xEk9_6vIoJH-*%wb@`WBU`^U@f z_&%{a@Eq;@Qhh={Cq|$y%d_#>@e`H4^Np*>E6ZpnK0uztZJ2)_Cg|p^y^~=^+ISI; zIk8>?#CrePa=l0pFXZzJ$eWt; zWH!FJ{#UMgEP?p{#(Gw;aVYwgZ+~psIyBwfi9I2)={)wy*LV*B-bcXSsdoN~^U0oS zj7RI`zNyixibidfIE`K8PXvMMJ?$soKvc?e2T@ zc;c%pzxFD{C+gS6IS}fc1y|q{BQ#!&`)Pg;V^E%46oU5#;QdNAyn>PjEcKXu{x@+I z+O<~UrT+1jJMTgJLmJ|z?K^C`u#*^j@+8(LTICP>$|Y83!wCu+r5cZf#IF+=8*V(v zj+6Ff^x%a2odiCe2wgnyd&nniWPIwoSSy0u<73`neD4Pp<9E@AZqI9Bmj|iaV&O*^>l1{&OGKf!a4xCPc#5AY z?v(h0vWJ+1NZt*+E4^`Cq4(B02a06Vda6A`;?0S-fD<~IUVfZH?`6XIH1spZ9JAjR zkLNvoB`ab1`?{?Pz9x4EU;k|GYpryi-ncTT0p+;Ez7Ka|8}N=0^lW&m!Ow8MZUo*H zz`G*@-h)UMa>A=Mks2pyMP!aclUNb6;Zp;z5nqyeC=Qa1e&p9wp}XKi^J`yek1?j?DU92#@`zY>@}TVeGBsjGes!XKrTho@Mf%XnFV)ZC zGl)1X#*{n-|G|p)JmAH7LVeLp60dz+mPG#FhIgQsFz4&{bD)>J{)2-vCG8>X4Nqa6 zfFGyb4~w>IH>?N8l?VJV`#2_v`Tq?nE+zDlA%Ak8In%;OVbbltNZLb;8F^}95GUaP>R%@ANI`$KMB*7ZGRLh6`i0FP)3M zpAcJ2y#~M1Yf{3hw|zs#he?djH{219H<}6WW3V?f zfLE?h%zNq!WY72CLqi7M6bIga=7Kkx8{UtA_c!5qn{9Z-_(+R)FrMS+tv690*n+m# zMfvvn>_=^oOMRN%`WW^yg-FGQAB5w_uBoBp45(GHk3pOC5A68LiRZcCYq8@y6!?A| zj;}QnzLCtU*+A7Jx^ zJ;fN4cbA9YoeR9>+3ZG`7>{?KB=EwXy86pDZVLBO9Dds4#HmYx^JGI#4ZmLc zDM8Oqx4&BNkFg!^J|8#_rg*1|lk8XuamCb$UcWD!ry|>54?{fT(G=GIZ8$9)Z-d2C z)p)-x*ZIe9W$bvwL;krUXvb2B8KUnfQAz>;U3(apcS4mG_Sk!8mdX zIR+`uIe>81(Wh*ltK%tT)CX?@ubCI)lV1u<_y^LOzyAc@gMoKzINt68;&E>Lbvy-$ zH>AIP2E5Qm^b&f(hqpNs-VMN8fpva`;&Cf~yAK53ExF-!JOP1sTa{L1rk~xt7w}FO z^sIPWGT_Bt10wGT_KbJ0v&%zwHNGpz4X>knGs#1DG4O`$+eP}UH51;^((Ymm%X>oP zx4RX156lg(<0(kIn!O%<){XuDHk29sebJ4V8h(ODh#mQbZy@Y1##s8@WyfK7xqz!oKmILyhi(wb?4^mnX_lS>w#I?-yziK>ILHtMi+UDqgb^io7)ril}N3rj!0hHo? zapaPoT*LT@zeMa0v4BZ2!~&ke{L(v@@D}Y z&+KRvzpep7b*rev6Qz6YNB`c0VECOPoWYhy{2*|DAWhm92W z2YQ|N4i4hlu`k9w2jkrH)VwYnaE>YV_O9-9DmphEkM>04l{oV}w*$|^N~qfD5~_E) zgxZpl9WOKf{a10_Cfb|-WWH>7yze=djf!OIe?74O>zz2UkMGFS@y4;Cr;bB^JNj3U z1I#_PABmXIFzl;w4$jnj3_0nD7teBcVbLH4>JQ!SdrLcxu{7^33bwoGPm8Hfxq1pB zMEcy=Zb$qp_SUc1wS*l$m7 zPB=*&ln^f^PMxml@#lJ$11Huoi{Axt)>`|~0%^ZtCwVXO2%p&EwcmoDR{-bYoN(59 zaBj25`+Kne&-%ZH;+$Z`xdQg-4y*^3`3QMW%nXk2dJtdlIX5Sq6FfLW=IMLB51hXW z#W~T6^K#&XKhbf!c+QUVKH$6}C!7;KIK%k)Yv8;)6la|k=MRDNN#K<7V#kU6f}UG) z!dd6R8OG1Q0q2bdP9r~q_N6i0A~7F&(jJU2hTfT1guDmLm&|0ydqD2Pu{SY3@-SJ> zu6oz{=C{gzuS5U10sX@!cbKE?xi34PP)CPNvLA=FC(i#_Fa6bkJ%n@R)yv9G!?zH2 z8g`NQVqK#RXD|5K^G0@@M8g3p^^H9q+Kcu7>%VQZ=bP^M5oOr*;s?@hW6a2V{~Chx zaNzt`PB?vfF$5>_|JO^sA^kVQ9}?Nb9*(N|D89nC5aUMZbKVR8&B|BU!`?lz;6m|z=M&A3Ozze%`@M8HZyu;t@MLuQk z;W^?}9L^{QEx>z`gTp%?D)(nGd$#jCg?FN~KNvgmxkG_>cZ%cs@KRl-=75*>XHkMH z@!IWqFY^D^pW@&M;`JCH`7<3yfQ=OE`a2hhFY+Gm3EH7v)TP(R!wd62#2zpv-fdMH zu<0N7E(PAND7-$qF7{(F*z4#m>^UIT@prDwfb(+TT#%iwM8l&GwpHr@t_SDEzI8O)8?_!! z#_a8maeVLPIpOr`tq?oVi~RrfopyeT{Z(x3euJ_D$a|Z6V+c<8>%BkBj+1D3+r36B zEKj>X2%ITac+v_relzSkr4So1-F|eZv;)wud@l0yto;c7NAGX5;{*){X2$qY@AJSp z-p)_4e~JNAw>$h)T1NrB%ID%d1sl$}WOEC3y7`=uB_ z<voEk8 zu!9#iO02i(i4e$;%@EZP$+84zS zSIYzT1Q6@(yJly=n*`pm+3`wRIq)|Iyd&&*)qW`9cqaib>^-d;$IHfFHV!e-xzn@b zm9#u~t?TgSV*lT_KSlg$A@rAjzMSGu|BtrofRCd1{sUw~0QH9*dlUsCA|wz%MI_~t zoTPD=0HGZr1PFvs5~`2@K}Era;?IVnqJaMGKNTBbLy86LjVcIOup=VM|NCZUcW3u@ zHye!i`P}7lZ+GT9Z{EE3=FOW~r+C>c#JpzWy%E0ZF~Ea($bfgS|7REW{dB@R9dnlD zcrFNHy2JmAIZF=4(i58Bx&SbwB*%P=?5im)%hE{{h#!N2K&I9ND1K*Yh2 zksQfMPbo-A$qr`bMpBCk@H@Ty#l!fe@$v2jW~F3j^vesSCp1)nR9JihkA9$k)}cL{ z+VNc}w5BGI$MgR~fy~7C8R9#Fe7Obq2j`h|orHV&_;SfV>3<*ORd$HI|9KqDssH8t z0KNd9cVW(@6-{^GKjD3slKP1#jbkdl)h2vIC55T@@Dj$G`samhFD z|19KH0(QXb88?Sdz~iQvduc^C`@q|#UU(h-gZ{|>+xLTDumj#Mj^j(`FX9^9{=)An z!a0ah@=g4GuU$KudFG~P2O^P#4n2bvl~u(RC8ZsDriJ3$TpnNDj(Cm?;7}kVt#@87 zgvnDLkpH*uGgrLHo_IG&`+ER*U*>qN_E*TS2i_T%$4A4Jcn$Vi;(q;+|F>_eE8ec2 zc)u3*7j{i6dLMX`t?@rT-ahcl-?Y4d9H@f7&Upw$#{%yHD^Um2MN|XBGLod7ve@(cOzsB^-!rvm~|Lqg`oWedR>pv8?a!?P3{l%Vrz7HPH zqNkTL-uJ!ms`48w2ulVF{u=I$6)*Dt_B}5+Vjpije&hgHw)1v{V(=;gw%&0hSX{*7Xn=-twJD{yr@173PZCfQ1|{W`Q<+`kwS( z!u^5)xG<0as}IvJrFQ@$2QCcu3zOp|?W@cDw&)$;ovYwg<}*B=70q6gzb{LBbr^V8 z0B^RVy%HPxoct{Ztc1kNA1K25|Gw*7@p|Ud!lpKUwm=`pm>)9 zTtj{boFwcO=4#qN>{oM?2YtSP#Og%Tf8}!=z7s!MCgi?+XMbS8W#F$oi_Y#3@VJ)) zU|m1Jrt<~G_u%r71BZkF=P@%qsYy1Y5BV-M&9ydu6X_^aqM5&wz?Y~bxB>;>jF z+CV(l#u2a1UnB(8kH1Fvz$(8Zfwzw$zlwd6@vkVr2Hw8HUSMvc4V>kISLZLsTOa;9 z+lv7+ffx1Ci_3#@9*!RWvI8dnB?mssc*N=}x1P>-v$M?{_X~yHf<4d%J__9Q+#=;A;~F0GLhi>zIbIU4VF=VX=K$pY?+ZBN zm2o(Cym;=`ZstHJ zx`r4K{mBRg`a~#JNC54>lNjhY9rxD_M8sjA288^m4*$Nn{h38FmXk6pz1RE~^cCwhp|=1xklsyfvOR|Go~%@UY2g)b+lUpZvlV56_+~UwIsCJ@y>#O&<=a+5oZ~M{36J2oKY#h99d_` zL*um{0q+mMJA=iomGcjNE#ZCf956Xz+{*dua_-f@Wx)HRxHL*1;1pfQadx}#2QY`# z2JK)?-u}jJUrn5E-2|Lp0p~j4oM%Add|ej=&bPW7KMI`A^Ok`x1LxlS1 z%m;lUVx1H2z;&vEu2dPIn~hr^lGy4XLde|X|3`9@S(^lOH4t(f6AKY zw$rKdFU|_uFctm2Ubh0cPuW*J2qo@aDX!)Htor}LpK|r5F?L8UHS{;VJn@~0*n8UB zta;u+*1T}OsE>bQ9Bnx79M;KlR*_AV1;*zs~d$_wx1!cT$y*9PM` z^&b7*ctZ~GKFONju~pP%e8#ZGd-t8g*qQx}pTsyf%#yYLhXe2bIpgL2loMXad~duf zen&ii6yo`a?Pp-WMmpxqBVNP!SO%VV!}u73@o^Ex$9Rm7e2kA`1JXbGV)SoV_(||T zw83}|o(I2J=WgKF64v}~#C|L!@21(|8Jd1UoBthOUuh7$#?N5%;9iVddPV7TItSPb z@9)5Skl(5e&hy5*X*2M)Vyvshv&X%_yCs3}-pdQ34}sS(KNkHo_-x=U5trKalk_vA z5bN?V_*m9>bu)giHn`Lq@8*wy7rtRK>}9g-Pktxt9SRdXDNQNaSVYT=1ky7x zKsbN@Ho|9C{qO+rc5=o`=Tds&y+!yhi1BDc*0|u^?1)#4U1zuwuXEnQ;FZ9etl(AT z*QOsNPZa*b4=4WtF&=Hm$I*C^4<38`-H`83%sehSFHOQi6G`esw-Z@p|#*e z{C_X>xPe!F?qGIGI7^WT9k3z49|->eu^uhb7vVI=<5f|L0U&nFp2ktX~+igA79k=0# zt9%}EJaC^VaZ?;Zv2#{EVWQUgJcRNA7D&7}ztjou5cu3f59PQkYw!kYH zVz+ZvJ>h`&6yRMf@#6eaN4#eMZ>AewT4#xZtILI>of~pF@M;Qw6+I!&U5nOi27fOC zUYtn-KGUno`eN(45Xr-kM7+nk;WdUK)?!k!L#bjROX!ItM>{tp%wqPa@n9R?RAt=h zj?WRygSsN-)OiBN8|F|$FsBYLKwNkYo}q`_x6zkiPK9-&0_4qieN!~1AwLa%r81I7 zZOAFSbZ35Lf?n&!FX~^pj%Kn;?_a}kS;h~}|J(DUXpLR3QvW(xE(7l<;6)5?$VDD_ z$AW&R8(v%grdaydaKtTmZvtM#l<4JzH{Gd!rC%@vx{21S;2&s_#V+z#3%pOb;kEKt z!j=4WKEGhdL%_Su9dE!3?`^`5K@3KVJmZ4*PT+l0!5gkBt}4aO0c@>^kSJiI0AJ2V zSXfwD@QufBo%1h;yac>2xZ}<6!uyEuV-SPUBI{l7Vw?^6f(CO=N;n*f;Inr)97&Sv zmiFH}6K3IeIr}j~5dYt^${lZ}7v43(k3kGXi)?eji@cQ~KSkly*MmLq8tUKTCk{dU zf6sDvysBSd=qFu%KNfxrVjx-s=j%Y9T4%MSPqA(sX&QxBUvG8C>*9wG`3ra-bH+=4 zf$Dfg;r&kdF^GX^L$P0beXD3cX2?&#dv+9FH~uQ??au3$5uE?O=UR!E{FpDya|V=i z>Y|MnZqfA`e6Gf;@_89rWFTv@E*OnF(iFJ6MB#Shvx?gg3{|g1E(C7jiwM1@%y;O# zIw!ye-qV0r7+EcX=cPH~J)5;SChQxpxeo8L4=U0Ncqc1zq2Q(S>OApw1m1Cyzj#iX z9j_8^in;n!)}r0DEbg_gqAugJF^gHS5$UnDWyViJuT3s4m%mu}+ZT8-FQgZ@8;XBx z_hWR=%iwQ-%Yzm%L%XQ$3)>B$mKzcbmX^t;%&14cs~T*5iIU)5mVzgVSOg%+L6F} z)-~dP!a;W95coT(lv{iY-Z{WKT3qUcSC!x>yc4)QXc5e@@$$xdE%5FK-U{S7oGI$# zpMt?vc>5f9v)u8j8Z8R%df`VP7NQMByx$Y=6Tn*yyjWnj zya?}D;Jxls3325I#Xx}^P75Gl=LtaPB{D?uY z#QQSv<^V6&tixh`LqLZ8STGR!IKHRR1dcZVyb~PoBL2SzIYIQYQtu_q7gq5&!@Ch`5yF zRs1zNm(&5SDZiy$9<-sC@cWy1;@t|owa7i|Z^Gi=2=A?g*Ywvoe-U#Ty4V3P;{SVM z6ue3t$HrenAPoLq#pOX8n&$)WXTWO^Nm(2M&Mhq3xFRsOH6w+%)7|LdLdcUxQ<{O#h2_XFWiASS_rgIw`i01A#GiemXy zu3xEm|418ETv1Ud|wNH{B)QGg>r#LsDYxf#Jsg6zfLV&wmSz1bCSS5Lf0gdYLB%(AZs z-ur2tB0;V`qh8uy@gd*-5wS|Fj#2;B&fmBu=W~Cpj002oTigbCA9cms%?)qxYO$vI z=O(6o-&fo(KO4R94danwxgUu4JU!kr)Hjf>BgHTGh4YTZN zrlls}Ox6dG!-%}LVTfOzjQrdFop8p{4ai-?Sq9^=53eEzdr1`YC2BkRPtyOv9NE8P z(Z4;=zcOb7r8au1`BC?8mpb{i6#TkT;g=F`lIK1|^)T;W_&KycOdUa4skRR8g?1n= zJ>b8VbFIQTfn4?AYVm(W)JFeEGXTBnA(x2%f34dyvRiiC4n58Je2(Pv3gmMmkD>Th zqu&}mzLcHH{{!w}kcHyMedF%z8~6LbJyYSg;xCGG7^2wC$A8wZ0{4?=F>U`tz_!N3 z{ouhY+?f9E>oV=wTI6m{wS&X;V`(jxq6@M?v z#Al;vzeeNtX&(|fe#QS9b`tPPduixRS`q_)fzR2$g}%b`wzOf#Gwp;Yk$-zN&RD^o zS4t1B7w=g<;gcxkPN`!1%vPt2%m z{0z$n-heY+eh!42{IwN$|2%C zp9A3lnB*bzGl{nc&d*RDst$emiVA@QV14z^m98XGQ~UTT%&)xh0O)XDj*JO@la z55f+dU-wnEP`>i;16&i%D-5LtBKi25C<-Lp+wp!n8n<#B1NUo;6Hyi5p8D-$;66dY zt?=7~WX*`?{JxFzn{L#Gy@9t}3&;PB&VQes$x9^M*t0Wiy&v47HU+k)KQ`=p;69bt z;w&c)mW<<`Yv7JeZU$^$h%z|tfnwgsfV%|yO@?jvgIk;e;TLyF3~;-|?`-iUBOu1* zWT%u9nN)AeiSUYbewSQ8Jhz?O!6id^bc^_(KfA>@?lXY9nZj>Hj{vu72Nm4Vd&3NV zYbC_*pA~+$6ndKT8*`A7<9y@x?f;e}v6$UIy5d&jO$u&|bA4P!@tekFk|>bm1pY|L z1-@~2vGN=B9L(>Vo?SYb0#B-4EW!D|yAd~{mtAjz-)h`R!3}<6&kXb+y|fbSi7OG` z>HkKp*RnI{3+FfXgq8I0jXT+j+g*Q`ApXA_@i}@q;8x>L3hsLFdp2+*KPq};I?8uf z-?*m$_byl5Y8*)c*x&bG7Bl4uyce^W`{@0?D7T?MIltN%{L&8p20Y3*|v;Flmwb$Cu9(=?3zq=8yrI^cG(8_);4+R>CWKRX+{^pestGDG_JP=qI8QIWts9KLDE zN4{~}?1qOP!}))^|4+fK_;XQlD#`Jv_!046Gx)ES>;cwIqD*`?Iw#0@coct>dEjv5|L?wA!L9hA_BfR; z;505XM4XCl)P|pow8=diy!e8WV3_sl`Zh8ieBH&*B^Kd->Z}$?aPL4|(ZYM*{ zaql+eq8)sn;j{oCUX9KOE4U+|CHlv$8fqSoIvAK*RhC^=Q3`x2zYBr;dQqW$T-xGP zI=i{u$iO~K>0iVqBOWw7O^3}IoqoCLKM$V_n&mmbI6sbf>JW*g`V@AHIGP)7bTHE?U~dIQ@46ZdJaDEvm;eR#wlzbRhk8+R>mPjkiXFe*u&Am3tMOE<J^tO%97QMX}ZCUD%&s3jpK5qr?ehO|y|Jmb9I&d!6Rpxjc{x+~ZC(5AD zUv5<7`Uq&7{o&^IDZoAD`ZwSnq~KQUdsLiB0_V69&(-Hw?TUcyD+Tv4ChpQxLEGyO zw>{G2g}d|^;MVv5QXc;nGw&`s&ZKi(ZzuFgp@Ba(`7~fWWa9tnfT_PrvGzFph!g(0 zBTk<9&j}Y87`^19xmP*3wFKUkXKiKGnoM0&~aGi~ZrYN1QnBL!r`?O*e&(97BJ|6{MnO_0CZv4gi|8AWhw)H;5X`GG^5c40NQ1aQl? z(+?X9qjCEjcXHj^ozEjq1K#aaOZ2$o=O#sq1^1r=I8(y#kKoshP%<7jbY|RYt8(n~ z`D1midynV{yt`fTs`Emfy#nuj3f_aj%QIU51q1=7{Tn`*l$#w<9*atf*y)n#L*Q zLz$l>oCs`FOx#a9*b$%dY~~pp3XhvKu>{d1n|`|wc;yffk%(~p>V|8ouS{%+!3@$pgPHRo$? zc+Upjo89rMevJk1k0##aWSnz+tb(`eQR6k|Yi@Y4|8LiH1+Su4ZGMdom+RH^9SYt{ zfVZ`YclqrKUOYz=`(>1aN0bL?(vvi!4jPir`69gXBpOwIM`Hiqt{PXos$XNp`+Z8+c=r zF9%++M~xS>tTj7{e}SJcat>sBw;w$rYID>R@7uqtg{XCrhr2NIysaH$t^?^zr9j9^a`D6AFXx z@}vw4ew_caE6WvsQlu{Y4=VTrz$kOZslC;O`;v zQ=CN^w{%{d6MD{f)!&>4Y;TG(=yT}=v5$n~#@uS;20yq_n+3Hl_kHPn4PLkf_kQ43 z_j4<_>D)M1+~l=GMz^qqx)9KXodrvhS=bAYk4iT|D-6#Sz|2K?Yx^qp*g zus7k7;_~QmH)=5O$2jA6(09@J;|%_539ka9Toa-a?_Ocrn^BOJQTcxGEBa2w|3`l5 z#Io_D>~ZB$lYqaOf?ruji_&)%^w3A}SJIStZNhuNSR%@z&%2f>_?Lq=$`5`+@9E+r z?7bWQ8(7R&a?Er2QSe9UJv)BzGzBq@%P{_ipO5)B@Sh03q+dGb;L?{jThs90IRDJ} zv6ip}Ji5xP=gyZD{;dIRmLL8Z`qv--o(2C7iaPE3OPqV3JQ7@VJ zZ@<>`m&zDuYy9F*^^boy@b7WQ?`*l{^^o5PZ1#`^IFA(Zqab2OSwCY>Z5j5|Hph9S z@8CRAB~EU(tYN-!`F%;@Uj#h*z$|;w5QTrOK>O4$|EwN_SO1qC3;u1E{Gj=Y;y;ii zrPtN}j~e)6lluVUpC$|4v}N68--N)4K5;Yi64o@*D5}yAA$nHx{Gb6U`cK9ii~AKWMG|@-JZH zpS%B6mIMB+5p_E0uM98#k^Y*c;12=gWhVYx(iHgxugiM*#h+or@6rFIz%S+hF; zVp&68{DM6!X8RTvvlVgp zmW5`Uly6$fP^R_WgmVc_!n2B7V81WgOtJOp3sWY(hD7p%p9&Sf!w)Uu`sa>cxP4{Lf%AKX{MnjV*cdox(fhb>vtIAz_8 z^Y21~f3XN>X=RH4apP;|{IzT^XukXp-fA2FJjO3%JD2^Y` z%aQRiEdlzvY@;b4H{56Dp^XN=$~O5KKY0b28DSfK5B>QY@JpWYbpa)AKiF2o6$J`=c^g+_-%f7 zH2yCY{D^sszR=|V{0kKP@F_=k^ow8m-G1;F0KeSJ&E?s~f1Bh-<9}Ph55H%0s)_&l z)e8P8pk?~SFD2g(e&qjuC5D5DJK6Bt{N8B%rr#c$TndZ>O#HQvnsL_AH-Q%Mi(mS^ ze(=u){_*beWAl5X@tc0TcHt?&I8njh%iK>p8uobf6uAu& zg{~(R`#a_&;J;kKufz?b{2m>+gvjxqCh;TYQZ)d4ZY+uTvtgzgw;KcdJEo~0{D$8n z(UaffF8^aL0{*tn_@n$DJN{W%JBH3Y0dtmtOYyu|#2xb=$Ma(0BTrZdpByruDSZ~R zRSoxz^AG+k_5Y+sOk2DLJd$ewRLh1&ru`fP`#NspGUgj&6uZCfSSF%3q&M!x+h+Hj zaicaXY~ioFJO^(K_Wyl#hQw`)*G2Q)D!4}=w^wciF8m#XSY6=(#J4J$mW*}`#W;(| z@hnPj_)pHiS0w-N%<+ZUz%jwB=Pf!XlwQQYwRlgq%B?g1%zoDem(O?pHXdJPmD@+b zKTXtWm)od*x3Z5vU--%$;Ni2twj6Kx9fjL*)*|fR$xB$wZ~d4yb-F0~-}vPGL%n?5 zf6TOLh+U7l)2!*u=N0}zua3Fb5C07L)7dBF?*MI^Pb(i+GNw|UFOK;D{A=#aKjf9! z)@yC~Es(pCR**HwVBeuQmlCqq8|y|D7)xUg;=IbIk*CRb9+_=w$Zwo~&^4TY`lp?Y-Z=Ll7FNJr%F73<5}e0Q0G1q&l{VC z9kk0S>g(*Np!8cYe#$RKS^ItC=R+$&1`Iv%9eN`g{x9$Uu;BL;*zal7|9_hGyis9}pK{&Z*e|trKZUAkFZ~Wq%9zXbD|95^O@!R5cbWV?(-}1&+5;tUi#^=DM*xlDO z)88&fJh|Lrcir_K>QmJo?1uY%ryTqLcS>Drmm7Xwj}vgoS{k=+yeIL$%d}@M1IBqK z-(Njb;XC|`@*Di|-8eVL58s~#{egyPdNXvHbZuED&{ydmjUBS6aUL!vSaywz(2Mav{!uN z_iuM_{?E?)75qxPPMl-o-UA#zd^N&9tsMM65g0d__+Q*C@n->lEdA~ezo=L30g2CR z9Q=uPJS?xX#jSaH9zDU^ae-{db?_G$+97o@mH6yIr5%{}mw#W6c366%?skmD{D0@o zN;{Oi0ddZb`+(-{I99e}G304D_})mAMW4^SE7zTpkgQk5QdkbjAzVZ9k?_;k4emQrt+gITC&?*u?WSI2hqHRoD_6aa5 z@vFy9Gvi5PVaLW!^Nru4RXoSxy})1T%zu79P+jr^olf`{KZW<5z_`HV|NkW`_Gt}h zxA?=eeE~N_wOJ#u$^Oa^=`ac+=%14w`OT!P$H_+-PNbNV4>k_TOxy${dJC;{G`$VriF3}&ku?i=SH z`W13ZFRgtd>iobgfBEauuO+-j@i8xg z`8?V%eg?3%0N-HKQ}ggll3!p0p<9M2>l0=R8|EA5;|7zDixJNp`=?p@lJ4( z2k�)P{Jr1Lyzm?4-0qkq3Fcl3O#lJ%4SOXvc$%ppQQTRwcH)=w-z(sRAw4Uptg@ zmegi=`Xv=*XovKP9Oc@>vh)7HxFfsL{tD=4{H^F~_Qy@{~$$vZM zpdIHZ{h|1&(Q#L6;F{X;>JPFVIZV3|ZK@b&wqt>E-dF|Z|6?tA#_oQi8TS;SV^4Xa z`F}H4{5Jo@0Y7Aj`r#qOjiyk{SegG{ca3~rbT9ml`G1Aa`9H-`g`w2((|VWlxdat7 z|3A(Zzb)?Rfd37Ff7v|XzZ4jknEao&j-AK^& z{C|hbJ_VFxo8~y+mwM^3{)itz&sQk(|7)9=`7RaTgXVMoPxU(Dmp0depXUFfSyB7M zP>wC`=zt%%Nq(NXgK4)S_FJLM|L4A7=39)@K=V1jpn4tg=L?_~{D;7QmwgH-#};>V zz>k;_$A6G%_uLJP%DjKhW_Bj8u@_^V2*1yHKho1=j_YG_&u@)<8K3hE?|eA;eNqD2uG7$9v>=5i}2^y@TXlC zq~zeKhV;yVK$yNq_)~3o6r8X7xs2a&7XrV_K7r`?qqPB~Ki6Pwg5$pz<2N7pTbT`* z)k{8yhw!hH_(KI@z;8qQ-hDLyE#UZF#_zaP;QvD5zoP%6C80Q@d_`oLeO{$KNq!2ir?zz;utT$aiInnvsb`j6v( zi=Ug&H-$gqG$FnxZF!GxgX0o#{DARmkIUoxh5{L>g?LPQ8iXkn%t?^vClLR2KUm3k z!SjYzv|`Y7cPvL7a=^=a~+Op`Hx*IO zS-|sd2hRW7;SxuUj{jM@L-Yq^iN;5J%xkJX0M^%KrT8b;XnaD?W4Y}M!RWzSli<<%5go} zyNk^Bw4a9d$eaag&*c5`xm|>--u=<>l1j>q{wJ4&haXuQ$!zi9ri##*?}|Mt*P zrBIi62MB|E%yizgHvHWZ+)}{K~w4 z@_*PdyuPF2ce2TE4}Cg57x*)Iv!diBIu2-U0Ljbhk4^m3u_iIThbW6as~U@aSi--k zpB$U$iU02Y>3BT+GDwPwUL!uk^0QgUqGlp!E_V-2;#?S!ddIK&$liQqJc%t$0bPYsH{B0jM&{!--}p+npY z;a-4cJluhHsQI;@nfc9*aWJJJydBHUcFf#|c3f??19`SQPq5+I;hrZv9_Rn>I91eb z?+>Rqn9>X}u3-!GalPzHv_tN7qY}q`A>v>S*AB?%0pvkX6)_A;f6)A2%o4@;R{U2H zk8*dIcz=|d?O2qHc06zP$C%YpztZ?;Kz-cfl{t5%tC|{3I$sTQmmv_ldIT zbMy|8H_i3z+x6133VPDB?&Dzs^8dCU7IoU~9C=$-DT>bj9B~cS1Fk~e{ISTJM@$u= z5^Z8H&|p z0GA)EXXyI;!D`@F^8dQ&+&)+zwMtY@}v0mH2!S!Mauvr{HuOZ z@V^556HNY(x=+FXmZSb7hP$)?Ub-9tp7`$u{@2{`+XA`K_;)M#Hv<243jPiX{`D^M zQzv?oe~h1lkw|_pHxjuB|0{m}glB;NEqDC3KyEaCx|4-Ua&EZ@55BtCUIZ>wrevj2WiT@=9KVqR1Hk{I56N5lUlF#tIJ-_x>E zLYcwb%!@4evCTGS`x1$t`1zQLXK6FwQS5o?!!m9_{iNtAdH$(uPjUNSfBsAKlK;Pl z0^uOUDP+S>_WvP;|B4^!i30y%;4k@F!C!y=<0+(y{Qp@{l<$OpAn>bsf(rg<|HlD; zUj=_5@COAi=(D5|YfgWUO8yP>B>z;3`BL@f|oi&tF#DEMK2ZT^n~{@x0H^u@$t zvz}oOEBNcpf4+((^}ksreY4<4{C~U5?c?~B@$2OOs4d|7U+h1jVzrfdz(0+?ir1jW z2)=CH%_xjrM;m@P+)4+{-xsO3Y&?ex~3* zNx@%F`8Uyf^S`nQ@XK5(yZ!-woBtDy|CKE!{-+85PbU7N4gbXdL8H}X8?Z( zQKw!1IQcbd3rPRG@{WmrWev_gXlCN?|D}x69)nP86w;9(= zO-burm=C`RD>WH;p|pU6#&N%F;;zJcW97Lf?r@pJP33JD&wt_}WpRLSUVcF+BF?l3 zg$okuz?TVp=K^0ZiSH|Ce4zl2p9%|v9G~KcuB-*V?k2v_Pf{*uynL$r^>v?&6W%#e2bq&yz4ydae(|z*#vy0CcXzBVkn8)i|gK% z*I}MA{S5OO`nL2`IX*q?d*wJ5vkkt`smK}RxW2XGlJdw4=Jnkm>%;m}f2@;L4&@~N z@xb$P-IDkgb>0^xh&Z43#P>J$*~A0i0u$f8 zM`XVe-{6aI{vO8qEA%pdprX9={#D{U7f)Qb1J~y)u4Z{O-w2nTZ}+?<>YI)j9F{$` z%KJ=Qi=USD0oOg4?-Q=+Sf`))Ij+0byzbsS$zQMjTmf7!02g8=c6&>>(o(X6siBmD zU|z1s4oOMBvM?+be~5qgU_FJ`{{r&HnxOu>%=#A(m;8GY{ksyYDZB)}`jeL$$xjRA zeq@_wV|(1=%|tn$cq7JJHYrgiL!aRcAC zeJs;vwPq|hnZ?j0s-IW64((ngZshG&)+5pGl){3%9JHET7Gy10#75|~9j=Q*X}ReI zA;9G0?Vg(@f5595kApu?h&t)>o(VD@@MF{Tvl(l8@k4@U!HM(#wml|)x7lL{oT?b{ z`tRN$>c8y(&ZqB*`jx!6g$Ja30NdRM#dYl;#5K?nl}eudZ5eWX(hKL$z>;ZBO23M+o3D}U zLms%Qa6aU=`Qjd~ul7Xa(wTN-7S4+y8K!acCdN5*L*);6KaBUSc!Qo&WY*u%->AKJ z{w~{l0(AL6)Oo9q_0KS&CJ*JIOO+Wc1l4YH?0T}5_LRQ z;SADkVc?pJ->Dyz`3d2wOJCmkUs?Z`INt^GRMm@W7O%<)vVKQ>X?Qs9y3)MFRH?eY z+|SP|NekwO==nNbx`zYVy1uM@l{IUW#OWPf~Z zjw5O}k0wRLQ!#me%#rOx40L)9+NmpPG<9Mx8Ha8M{w2dMgo6X1`;ildXJbV2(^Cpk zV0AKcBdJ9N_?=#`3xker&cFKma4$3~B|D>EUMQU#n}#Zs7f3pvUP3O~!9XQW%8u{R zBc5mH@;uxKcYkx!0+Dc5FoT>`x}NM=9nUqb!v4Q)y;$58<8eLt!OD3|#DAEn-1O9< z=zbV1`vI}s>DYr*g#fGmnouR}PeZLsN4KLhw}Yx2J&$&@XK{C|m2$Mtl%q_{3k+Ez zzK}kIOp^Y;2(jPkwZQ+Nj-Ijc4~e|)Bcs5NiIlEEPln|)10-(n)d|Ydpg=kQFDE73 zTO?}GBkU;o#BcYz6sgv+kC?||QJ)Q7&Vl56Kw zYsGyEF6e6Gx~{lxmx-(5le%$DiUqEBSlsM4qWP5-4oJ-<$|SkF1M?NVzUwhJt&%wj z9M=d@-(Qfszs5l}A`xiQKpHv8=r~ejm@Y>O!jWJ>sMAsC8KL65%T4^3%1!#0%I*Ab zlv@x?%!mYzMwQpeVk$cSUtw}VFexMdUtx2gAe2FQ`u#CJhjY0^D;z~r{W&e`sGCV5 z>ZgkSi1y^=qy}^OL=q7B3;uSK7Jsqke?E!#T)gkcJBarP*8I?6{5=B?U3yVm`)_=T zbtJeO`Z|na&Zheu(J@jF8 zeH8x@o|Y(&>#Gly`u3u}g(kFTZdy{eAE6 zYnQh?h*uJ1R~T$T7l1eFM1#5xxs5zi&>Gr~RCS`Ty31EN*(IX#OID zIm&+C@ra3UKIUeVly&j3S4w`Foa6FFT zO@O|G%g3!RC6xC|=^ZG{C%@0Pc5^Ghx2|?8z_;ylE1-*C2%kTaUOJ4C%x6K+KPzFw zzGHFiHA9!gwwSBfvCD)VyKd`JD^YRLivVy1L@Q!t+7KIA}w6&7I)Hu^* zvj52}?y4RVr!v1IoOb(v1N;pG=j}NAQpP+v&Qvka|7$tsD~|(bZedPpAjDN=PJSWH zOljsKey#s}#k)M;+SiEdc$eo}8T%~Hw{G@Xo^Ms{vpnCL+h=*$eN)e1nsqc9oLAAOXv&m zDDkE#i2rZBl*M(YI4;G_l=WzeH_=$i!xM$2D=NkzjeGdh#&}wa@w9}K_(%8~86RDT z@;14z1K~0B*dLB5QZTn55DFFM7f@ISI6VBUDOmsC+M31P55JM?Cne4btO(ua73#}T zTtC5YHgG9lHdG^nJ?=cg$ic}0`Qm8F@KEq$C9`nR{7cqIFE;)+9jH= zCQj8`rR%`gl?vW9z$?#eA;yL;Rq%eMucOz67UlZEi|2c7#oVXMuM)4~ze+ifyfrl| z#|yvT;4jw2rX-tk5c*2`&BWg?>f&#DS|C>_dS7_4{=Ze)H!cTCoRsoNvwNE+fa9ER z;_QGp=@jWJ6WUN8X{Xiz=h5U1$xVj7a3lY3%YGJ@e_OO%5T7OX=dHIHfJO`vI8Gr-y=lji4an6j~MKRlLDs_G7+Pm5ui$c(=iO z4BmH}SpSW0ynibc{@f2NQ_Y(C+^XbdzYYBfm6H}qq);R_U_$+Hy+dJ1^Pel?!AERV zhvEd7n6C&0HYSch05`*(*q4-``_zSJ8npF8zDiecBd#)K zi@29Q^9M_PbqB`P|AFn4l5DJF!K~$^WXEIus!n@ryE82qN-NAx3F&^JUL(g7Qt-S2 zJpa?F!1KIZ&r$U>&i~u8nZ@$PO$+T}TGD$a z{(tKm=UXe2Zx?Ie+di|lycM!v$WGLuzf7)y57Bllif>c#Ov^1#qJPhn*Y7v`S6HNA z0qL()YoKz|J3FB;`4Df zOG~rxygX$e$!B%h@%&H*5(9)@L4R7;ZKM0A5dCvE`X^oX&yQyRkUgZq$MJoq;QIjh zaJ~M@eMs5&;a5N6Y$aVkCPF_Z`qYn8#{jRC3A?{6I3x2nvF|-B0doAC6#U4UnL0^F z&sa{blz-}nt;%)CO`596PtJas7og~`sWX8G32^k{<3W*c;vc-jOkV$MO1Xcb-0|Wb z`phm9ao4}0r~kemdO9M?eB|ru2Z64c@>1GyAt=3-s?S zrGJl?`xQENp&#CG5ns_}AEA^a)dSEy8SMT{!j;S7({X0{U z|G%X|spprpu)RUNo_R_=@G+*Y*K1*{ccL1PcWDpS|F`J;A-?@W`8_lmB9!L93*+@n zSLzvtdOkMmx$+aW9_KuRso$fX!LmJMm%qifI;skj=3q9m74kx~k;$yD+^nzDtEf-O z*Sj)b_z!>0LmcW>;ivM|8t$l8^Mlne81ry`T|p6VM*IxN+!<=2P9j-R|EIJMp6J2H zH)Uf?qD+taqz~DV@$?-FE?zeOIXxJ{!apS`)#>FK0UG`Vl_1+Am>Upox>p@yM*8p8 zL5VCl#RRYV@e1j>mUf6v^yn1c_#XA?4yuB)hjS}8HNInf=OlEho>)bdiEJv!g!Re` z_?1Yd5%NiKs@G7OHBO~xPPv4sB-w~kNjp@B-Jgc%|82>XtW;?VKlW5+~e5IY+kPF&Z zTuYz9+m&`+-N5Y(hs5O9p_z7)XeIiU>-GE;xh)p{2A0MVgJ}#ucN*6Jw;(r?Ui><< zKZCrTsY*M)$Mu!sTKWv0DBDT#7n+}2ypPF(pJiEko+ zAmY1Dbc7j9{O)<~(_RFAZnbUvMba4OFJdja|DFi@KW&+41AS(7Q~cv7{sw91sxyB% z$;RK`b#KtRuY20Nz;}wM)6)M)SmgNP6nyYMY5iV*Wo}jQttCE+F2t~Iu5$NKH#KBw~jLY{))qBkY zR?4wB8H&&)TJl>Nhtp3)du0rs`McomitNDmf@)k=Sfv0jCVbb$s!);AC;5)19Rt|rbq#78<2 zU6sG-0T%P+Z+bsLPJS@^BS($~-XDnV>-wb%F^=hStkaztt>k``b-4cn*PtX$%BAy+ zHUD`YiB&UDxTFQo=J}bk8+-G;3);qhn{$_{=~>IK2SxQFtTPH2o#K zkpp*Ti75AmwU~!d1mprSO2T4In}t#o2%vC)p`k z1lMPWT=;Vn__I!2$mLIwr#>csS{#2ji|KTP#Ux_>)ERq5x*#t3SrUs$hJEdXJtt?j zVeE8_`7@OGs;oYy!(P_n;MC>VqbKrd$aARGU|%e=7Mydh=R~-lTMZl(aPX7ud;?mKC5)ruA2zs_Ilq zq)jPism3{vq_l+`+V#AuS66}WFF5l(r1PEHeYMi=UTF6NO1o#vc8^E9r$)6qm>Vt# z6^blw$%CV{9(D#e6s=ei;ZKN}BoZ+$vW!RU|NC-d4Pb;gwj5BjZjrTYk*X42ydGStF&6oFKo`T3kj7l5Onm2&Kz<>s<%7ox?2I z*b?B1HWWfi1LPb0J@P2zO#1uq=i1>ebTMsgihzXxsQiGvu+|?6(F*G?eABEkpQZ6~ zK({ve*{a-Jbw1?gaa|sw?@V8ZN># zTKtShFW`5~n)QFvGBQI5%krgGeYPo%vbCHB3%yMJ6g~Z2vW`zO+8A;Tp{{M7&BDjnef)SIn%%%c9S> zLO}+Zw)GmE^wJqi{Y#z;!u3+JbG`6iznr4uLB0BX zme(ah|6Ctkq15v$>QUnUsY_-2YZLDOf-75F;9HMyliK7FdtM>em%n2tXCYJ;4w_W? zF{3ST%@DZ$hM)iU=HcVwuZr)7b-Vy|x4zXfKfQOL$k=Vk|4U4`tloXeI}{&&%1`4~8{W}MB6{^Q9P;SE&s>d!Gw9x1nhM)Mw zjKPre5rXIZ`rl-KWg*2%b_E}Q$j{Kn`P4kj$=gdJ{-hj`{S=RWYR~(L`ev%^r*`yD z3at}#!glpbeJgG1ny7M8sT|t&{twGZqjHk|c{%A+PUnAKPJqhk^3Th`{>&@llmB@+ znN&_!Dkr|%q-^QWk{&-`3_{C1a>m1uqcIM0ly8$GsoOLXM8KLp^kE zgE3__1CxPJFh46&kQd1b#tB!+uBC~D6IXJ56G*%(lldcS(EfF3zh#|_=astcC7|Plj1^ix zdUYnAC-kMhpOKFn-JeR!BYk?kvMw?mzRiq}%zomt*>!x|Lww{U)wR*e{^ zWnBd0Q7TExc%0b^^-BfL@#=9zNw75|ev5^%Fk#axkl^mrilxbN%+}xZ|nc9v$~`u=r0>dt^Dr z)AQ}xLBfS{%SoXmnLtiNE<_p&lAI6bb$JE((U%BY!^_=^a;+4G3xXD8g>&8}w=mP`o+ zQX;hHDltM|Q-oMp)p7J?sr4E~+z`+zt3}DHr6&2STwDgfQ^@&C_V$QH{sKB23Db}O zoixS6B9?lUi!jA9JOaV9Bg&kIezEii+5hw9b31?55TKN#pGW9;b2sDb_VH zGATc1=C8a6?eue*)@CLDj*qh$D8KV^`T1j5v7)Oc}hD& z$(um|TJ@=oupdC2>p1g2$R)=4a~C5Qw0eSKXO{!t<5zXe?$WJmq`0awG7JHrF&)Mh zS5}oy?3g~WY;x(u%8ucJoX$zvU8YV&1{Ie6_^%y<6(t=jtHyRtDks9I;_}GEl9G!@ zU7FbWl1?*?dJi+!7kiRA;@qU_o0NJt0YA>Anu&c9)hF{d$8;-Tao3?u;)V7br#hnl z$?AGN* z!T-t^qrInz^XHIXqE+L(=(G|&UZn6hg+tKVc42YzjPdBuUiJCF#NT4PiN}}m_BI=f z{Y!m@vzVN7S+fPFu%>+;Ll<4gVp5(*yOrD%hX%)lPGQ=m(5u)_6O;QEYko&MYj!>4 zuru~C48huN&u<*=QhqYp+fC%rz;D#5v7e~te8zV{TKYF4+j|k(yIn8DrMYIr&iO0wdGU|g5OyhJW^2w?X zxzu-+tnW42yd);p9TGT)_Zs>`?U1Z8~U%& zUdRCH2aH>-24mlmzjyN5wYDdry=!zNF8vu2bl#sdR*A>AD*U|(`k^^L=T@5q$w7Th z=?<<>r9Q5Hn3tioZ3+GGKT)30$JHxLeVkWW;--(q+M(7K5q(?Bv z)oM~*>OH{g(%KwGy|=m4%k3Z%p%pt=6N_?@OH>WrZtwxRiu4F+ez@`JLaRzBH_S4Vze8RW`1o zZ*ln~-kG?C^hiw--e_~p=}P^lNIClqzt^I@-K}<)*WXFj|0U{|ey*dRaS(~RYI}R3 zOltFmN_~)JF1MKL)!f2Zmnl}e$Ls4U>-!M(&2?!n?@uJQs`cfgOlo6yr9Q|5msiMa z4eY#Qec7_Uw^83Lm-;w=DUsHLzt9^s)Mmt#phsAj4_UMB$kV#C6Kgi?7S^of5BLhJ z;d2bp>-hKn8uEoP%Eu4(KGrN}+Fzw(I@{{ElAid5+Fw4dWK5{IVx*8P zE?2NkHN^W73g0nSX&gbmwVKr~^-BBS=4I3y?@}-I^8v^;PAjI7#OtH6NxUZeFZChD zYV4`)FfX_kzrV}t;~uy{$GD>NjiF1mS(rO_IoCnXZ;*WWAMEo|1&=oK2mL=WFNZ%Z zf8h2RI;)0waIJy|V~OM(x>>9Fp0SRJQqGn6Qq5hmKJ49{cZXgB_^#C~Htlm-`4|`b zT=Rgu|Nr!R#s4+0{44f3xqH_nV?IPoi!%J}}BVN2-8oOw7&HMO&7XKT&_zBjm7tY9B(glBS#9!E*Dul;t70eyOG<9m)2$h+U=!Reoo0xMHZvlaB4U2W8(Qw z3coRyxZFX$=;c)JtXNLc+RR10qxg4x*yM`)J*XF1aQ1q6AA{$!aF@|u$T*j0$Qiwi zdZoORjC1+J+;H}Og}x5+S9sRka<2Is9r372R<<$(D7l8K+nU#Iq$I=F1h$Q#=WK^D!z+>uZqRp ze48l4_-w?q-`fzrMB^up?*|bB1W>f zxP3-3B9111zXLbS>LO@HyIM=VUCUZTz60*@45QoZ7t-YgAFw8C*Wq5wIon-qqxWRm zdE-Gpo5kE)0iS*w9{;xn7bj7ndB_ zd-Bzd6b95R5^{&%-)wZQ_^y7+{xl*)g0Ix)QtyYWCQd4;l5yThgl|?ywo~8I5_szh zAE1ZN8_AliLk{7+&_!*r2ZazBe2j2DX|s9?oNe@dcPbw$z=w1ecl{c1jq%w8XSFvW zJ`@-~S^FOgR(k*c*i;kk6PKFpk@HNwJyF+ToRA#sz*~v`8FF(NawBD%N>+Z?W)2Ur~DmNEDK$yl322l>Ad?LP)O!)&I}UWn$o%0Hq%4EYaK6b~ye zO$&!je%GSDVJvp~k1Xas%=<66o^}xex61E(P+tuAJ)Ffo0pYj4h~JZqpSaxZ)8!5V z5S~`ar7vS*=>%M5^z$vKw+-t3mBlP+&Di;fb5S9ddLL!l1>om(zv8{ls6u|BdS@Fy zTIC(}QqGC2lP)5AGz&i0EW~+cEybJq?{&Q2$9s`c%)j=c5 z$HH&StuEMydN-loU3v}rU#hpC{tx;Q{)fHZB!_xof5UmK$y+%4U))0I&8BbYr9d9IACq4?v26S( zslmkk`Z(Nz{`rB$Ue%7pJeUUDr`hz>uh3&Bfu9$lUAtkmKaSSdvzwq@IDcy1J!ZZ9 z8`cbGRij`FIKB0#& zvSHujo}b9#7WQUw$(x7|T%W~0a~_LZd7N^;&IiODYCB+@9!5KVLp#S?`7j$fIOpBX zVjn#deCo{DS?@UT0dwmMaIVw5EVF#`n@wMlTp4`G%?U<=p*~r~6~oJgqp8dDY{Vf# zSD}Bv{|BK5&q9tRm8r_}?9Qkc&rz7y3GW_ejpCa_z2EEnhla%bxqMi0iA+N>^w#Wl zsCO`H{2TT=J&191X0_Cpl3%kCFAwFi#s_eg_;7f|Joq#AUA-#XMg1iDPn&%ur^ltwl5+e5x5L-~fVc)8+Cpp92A?pO zobxxoUOTS?W2gNtpO2;2mxKDA=k%DR<)Ggt`%kT}Kc~lKFO~J}r~3GrBowGB3S)83 zsIL#oyB__5oRy{bGS=#G2mF|Gm2-5EP&v7CSD{Qx;S?>g4x4Xl|j!#Fvmqok|-a2;=GT$j0$Z+nPu znB(W;sP(>)q)2C+;aixWk7G{E{-48GQA>Vb%rf-j$!}Qw?b$al)_)6d%kgn?h+&36 z<%@O9*|)IR)_?K)`Nv5Cc}}}dUj+GrzlxW39{kc1$4h&r)8SLV?r5{HCw)l@=!0$Y zj`{T*(b+M}UtsKnKc)QX_umhCF)u%6IrPg3H`w@wJf=Bl7hW;T3mH598ynvdmz99Y?&$E^P80Z)m{QmWzx3=9687;aPdj2w${~2Q~D{bw67Wc=q*b63t{s-t-SE0fT z{-I6%0-$4$Qwzw^8#pz8E ztK{?;T#Gryd*mZx9@UPW$myW*7jSCtr8Di?ry2Y3absMIdyipSlMk7;y&vj<{d}*5 zjouP;_@Ubef#8cn>%tmho`qQAp-<&fV^fi*M@M#YGe!Sua z57PNf`B6dsBj*$G;7sV1%TW&IC37aBoMpCpuwLF|Ip~-Z&AAcu8y)HqKD0KQ>mawa*Ha|ws0&Awlj^H+Xvs5F6h7Hit=b-Z`r{Vd+g z@Wxtaw>w$WN7252`(^M8>k6@$uWf$;?YJH7806575J#iUeoSviN+2u&8s+o`Um+iJ zAO~|cF!uI7hjL&O@zQ3m(D|B$owK4KqnrYi138)ld71Mr%Gu;l&Tv@{^cU}+gL!EM zdExwE4*sX{Lj5xs>SgphMnBUgmrZ`n?YIOpx{5N#)Y~h3qF{ znMr|MY@STd$w^BLrZ*bv8P%w+VrccFz42^e1feM?lX4{VUL6uQuLpqdyLM7tk?w=57al zri~8SYJ(Wv_R~P$1^Qqc{W;Jt#QjS^-wS%Wjs7C&7)#rhf{y9z#`ZS)D)1LP-hLM7 zkfV(!*yyi;J`ePBL5H8U;SU>qE&7+nE5_TLos6xIv(YgI`8dQln)5Yd>wd7&-vyn< z7y4k%H=uuPqrVS2cmQ3l&4CSE_lk}Fu^cDh|D2yeUuvU&j{8aeNKYRCeZGyp6?DQ6 zoV6K@y=ABG1RXT!5Uut~&?nmN{~C0{51h3a!*3PY=-+@&_<^$)`tPk?Hu`>vA2@6K zg5K6f{~7lae&DPf0D4m!{eT=l3qc>k*xLP)uGqWUMtr1ev$cAFL@r|0G7R z3j=X}sep`edq|GE+fgp&O=~~0){C*o$K9N}K)(R=mu>WBV%*KS7xV?A@8l%Gi@ubsZ9m_92*_-PI?78MXSAru~%blbm(Q$E6^!g?e&bUapJqM{}jWJ z_CGBpmuqLGozRQK2WoHajVQ+^|KJVhLoM1{yAbqMHXL0+2OnzD-rCzif7nL96m)7M z+FN@U=(?XG?H72%`B01Y*4_*HWZV6zkUtt97zefRw^kpv(KA4&@quwrI~w$_Z1gKZ zr}2StP+I}|1{*yW^ru0`IH;Wn`cpP~NRE%6L7xoz9X5Jj+)v{J$yIhVs#V=mxEJEn_dQwb4g_j`l-0Xtf(af6PW74LaHn z-JsRJ3;Jy~dIjicKXiju`#$Jb+2|8R`=J}O+K)jWW}{EW{b)aQgI4=F=&3gPbkTn3 z2Ceo1&=YL*YT16Yv-V-oTiWPz_5PS9=s55|O$f5>_5*Pz?{ zAB+hh{}Vy~26UVMgE7J9VHo>b?S9aQ+wgsi`$_(%0Z*K_~pcS$lx7CqB2) zw}K9ggtPV#=&#!7J3*)M3!HOdpPpE5qkj!L`iOAOjRE~88~q!JA2{d6fo|8Y`*HvO zv-jrVRTSC#cp>Qo5EKO!1vMx#L0OUzASx;$3yB62lgr{VUQmLd2nb;WMMca`2mt~K zg4x&wml;t|QE(Y$6cv|I9CgHT0TmS$6&1<%J*TR>tLyefQTRQ-KR*3DeRFf)u6pa7 zI(6z)b#*nBALT4)4cv(DAd@UV%2|*g#5%K|`T;nV9px-Y1a9|JG~WD$-mHbmD;!S0 z`ZKO4c~I_x{z9z%(pz50DCI%93kCpx)4(zIr*Sdr!YW7s{)Bak!1@Z$|U5jg6X>apNzAy)lh;QfJ^eqpOt!C2sH4Ln`eFMO$0Fdq1P1J9K83tws#OaeaL zz_XD*%f*RmP+zFjX`5|Y)Qs89<|41c2 zPba zaJxP4l=Bg=dA4u#B~~HY?+Ua1P6Lkq1bvBB_%`sDjq=X`4*N!5Vimp%e7%9s1P=Q~ zUt$%00NiZ91;An7=u51^kAR!)w*)xs8-0mYxC^-1e#@ahs$bM&!9zk!KE~j$1P=SA zdMsEk#Lb@>copz1z)+6`8-W}BG3s2_??~XAfE)cW>YV)-Y}+c>0=(MDzaHsV14BI) zJO}&^17D8%Bj1F2EZ7R%n9o3+%lbt<7Hk7<%x9p^rTmbyV80MI8Sw^mBISpi1qXne z@~sC>@7zKy`CeM8Q|2;h|lzDdasISX3=zs10jH_Hz>3tI!f#=xIb@hyO23 z2X6G|n1kW@mRa!sg_*#O{v2~KJl`@4Ix5Tt-eBav6Zpl*AO61({&#$dfqxAAT;TBk zg(HAZH1OTP+X9FGFT5J~FazHM{mcgr|6e!~_(cZ37kCNq=Yfv~-o?Q8p?;tPvXjCN zLj2W;$6!;^eqbksoq!wh7;H+~5A38c8n_XU!KS4Bz)lLg05{?>*pzHPu#>_V;6^+K zo09eeJ1OiA+=$0uQ?mWQP6}gz$9v_2P098HJ1I;6eyV}DNB$%~|+(a0lbxg z_lJF={b8=tDoVs!sLu_20Pw4UL&rt^fxl+pDZtVGsGSv|{RTD~csg*L)Xs`hfY%v# zCUD4rxlXGH?Ke}a-vkCZ3m+8X(!B4hauz-e{A~j-2Tt-s&O)sJ zxYU>rfKH_RkhAa!;KqCabRydyP-vNKdz&8LVyMcZRe*|vC1<<9`8}w6z za-|z_0dy(#2K^L80H0*!|E$s*^i$LV_;3S%LFo;07PSU`v4OuN{T5b0mIYwPzI>E8xUaqUdtu-idz82G!uDXvAm7Oe*UxPjyT z4#%~qpQ3fZjko}@u8eC@KSd7#H{t@sy0U&zk40^TxWE{Ar zsK=rXc+Siix1r8u{h}U=Isv!GZ9A}E!ZMujB{;0xx8cN^1N&&cK=5h@#}0o~c7XaW zibg)h_zt!q?Ev*%)CIUPzJqPZ_JjH^iUDqn?_e9U{h+>!x&t@Hcd!kqC+MSSB%UW< z=&c9nPU;EzC>jlXhJm*SzJ=R>RWug(bq3x6IJE=FSu`H_r3T(f%1?3@O#&Wg;L%7A z|3PvVEQ5(Y~nvM(k`AV?MoKzJa5CQU8tD*(%0-dcUg-9QjiJ zjo8^L#(a9efd-CzssBdoY!zcZyo|A9W8 z`)|a~R&g0{qyIpk&i!}cNZ=K~js63DI``kyPZ!SzZuB4M)7k#W&WfgCUjn0lgH5vi zp^aKaGk_cM3v80@4{g*cnhD&9Utp7Le`uptQ33Fq4Ee_^`-=u%0z6>glaPKjur4^u zfnR9g`M}=JAfPUKiU-cBbXbpirxeMn2~=yaQJe}jaWrHf!7=O za^UDkFgIcqeGI(Vz#%*JBh+6M?FMed|L9w|AEExDXb*5B{zu;;>lgJ{v{#7pO#ihW zIN}7@rd6~Lxaq$(0;l>#Jr?Z;-oYr}Cg4=RsK=rMLY&)V;7CjJyRc2GSOEXjz@I~U zs$bM&aRhMFe{EIui+U_>0o?Ro+f@Cc9*bK8uQKxAuId-{Slkx)Z3g}(^auY)^;rBD z;MW@X4&a#oLX2P)p9kFZU+)1Y-J>3hdjU87*G}N5U&IJjac|&ljr>0bPQDrSSlmyD zZa*6MZs3^zqIxX85cq!$d=K;o8PImEVywA7%hdl~;8ee;$Kqt*rvCQ_XRKrD_!`G+B0UjtA^N;QZ{zO_ zq;D_R2&V`5`lIsE1bd)$V6a7Lcd)PG8&K|347vUSoa_$vRf2MMHtYhnDD4jU(K7*^ z4ZDCXO1p!7l?(v>Pb2@{z{&1lUnMEP*BN*};AD5OFM8gg^8y3E5cNuS2m9JEN{BO; z8u%r^$?jlZ8%luRt#GYgiZ5jqN33qA#yz|3aZm1GcO@HrcgH=jVQH_h%MIwy&NSjR z*s!!$*yRSqQ)e3f4mQmGi0pF1)4&aX2ODO4CA-}4PvC~XgAKF2l3i}VeD@hfdxH(L zy}}n+8!+E}hSA<&!&a9lS^s#RL!4pwJJ>MW1$>cJk^tQBcd!+X*D%*&m1F`p{2gLA zj@K~PVwGeAH{07};Lt(Q0N}9mGtBn(H{j{OQ-F^IZnn2ufhPdRH6WUBY^)0xM|lFz)OH% zEv&^D*Pd?LHDWk=F89TUQ3vzd0$(Y_DR>u~Cq2?Ij``~1`+%G2k%sY=z#qW#6Wg<9vzr;!XCY zV)?D&v}O)2^QPyetye3N{zI{RtT>@LKc8g@elENCUz|2#xxIdjpZ~y`u{dt`_6jm? z_)fmhC|<~H=d)lm!D+1f64OEKMf~}woblq{dCB3{UogQeMEhe zDpwSI=>2LfdL3fKNAJd!SpVNet^ZdT+w-HBf0jr6OL{-3}*0nah;F0wyCUt-n906*WrV`P7VzQn5S3q0DuyQ}^L{YGty5U-i~ ziBn5&$+*%%|CN`^fMISBDS?^ zZwB7iNIw8L;ta&LR_z?%XBas88HzIy+gi2jfJYj5I{E|1M*UjtLs(C&&0{ftCUE$A z%uQIen}KWn1>@PkbAY2?t9=Ey*55LYeunxp>bL4TVmj6md(oc1 z-O08~eHizbnA@;w-@|%fC!U~rT<oiU*dQs$|{*5MC}&_K272HTQXCKs&xiFL*e*aQh+$Nt%1)}IR2Kv8AQ)8aP%=$ zKBSGfAMLNhdj^g)+}}NbYbu2}&ZJ%TltC0oTkBgCmL|9XW(KFDU3JSXnCMCacq@y0CvOCR@i zQT;vVze(cM@2%^I^lyrLPSn$HkvQoOvRNhD#NvHA{+z;-fXT8feq1l#RxSN=xMqh~ z+@Po5Ch^AB{Fgo!mxvDB|8V)XOPtDAvIXZ}vG{L#`Zp!c<=X~)w^)3Yj_;6o!&m&5 zJ{G5|xPkLWo5#WRi#@EY($-=z9(i^3yOVLNwn;=i`T~Dn++1{W@sB0W{5!zEPt<&_ z^Y4~;!?XOCK5AYUr?~R%kvPluCej}eHCy!bdnL~K??(BMeua+jlX$}l{!1SGlXU)Ai8q|bf9a!ol&=2-iF5g*kv>IKXX)t^B~JAV-B_jR zVo{}z_m_A>8~#fli)O00lG;b<0RElp7rL=Zv&EtbdioTJbN(`~MY%ejF7bNY!&Jwj zG|}3%pG=8!`BUKk-Vlot^z_;I?QUV!zh@^G9Y%`Q+`n@90*uT0K`d1|R&=;j*Y60G z{v{{cUDXyXTAF;nxx*yMD>@x5w;9EHM zw@MEHf5pISfFu4#>~EDJ-_4I0IQndw-$v|jmBE*7*5<*ueDz4b8h9t*@MW9rc`&?vf5iS)Sv2sL1`gd) z{Eyh*DuXY2>>C4r4mjd}#Qs(p+VW%X82DDi*JFS~j5F>u%p#s7%?E$j;=9^GQ#JAfnpN9=EvjR&sX|6={T2Rt45<8RqW zJTLIEkskF-_b;&rmQ^+u_%;Lo76J`H#;1K$h#gN$eg5l_QD79<$>KHz8{*f%)h=~Uny4SYXv)M052@I2th82AC; zXdk6Zfunr$Kl9>fGu%E(>w&KTzTLnhkbX7NFBcKdo(p_~fwz$DqjWWJ%&kp+$-rC7 z_EEYHINI;ze;7D)OY^PRk2#|HQ|z4(Z{Y1=f2bSm*Bw#Q3ixRTj&@D$1A97IWnHj7 zN*f-307v^O-2{99@Mr^%k@=%-S!Id9 zTNrqE;Amf^Xh&t~LS*hW@L0tUp0fTzTw=5jl!?oavRh>-z>W3+PL?0nMbu#a;G%;@ z{{4ZY{O}DCORfa|seunr`6mL$+~h@ue+4I(AHE@CDdvJM(&lGaf9b&CAFyv)#L`QF z*V_4Gd~NR=Gnn^{i3`T{)%T5|zJ+`W`;XFXBI1<`g^0PwP7jRm0Pw4k|90TWKW3JJ zj{pw;QTitE+khMX89s&Ef9X!(Ycc-(+DJbVICNaP1Naxf-!|~kz~LWCKL(Du)%KeW zd@OMIpVIe41opNN?N=H2c;Ib;?*@JvaP9s(%Qs2-kJ3HBQU1u0M*4i|KT7ukUjjVc zz~NJ9{EU7!qWU?EkB$BheKM^Va*pPc?e#&ZpU+}qlG3_G<2|e~Q^!rnPYmXF!>dNq zy5Z`koxCqkL^bC820`}fNMW5j1AEjws`l-bxK&nydvhpz^~u07f9K#EnbImPLENwm z_s7Y_$^AQBZ6qQ{GOVcrOup#H5=`H>NYp) zn@*s&zTi4~4r@Q&eT273;q|QgerQ(NdUvgs+y{~wlG0-7ne1Sn*z{W^Pld)q{my+Z z&-ix~5AQ2S?>W!Feq4dnj5JI>62Er;t_<_sc$ZF#?49&G%C*no!v>XnIo)ryW?zC6 zK6v&?IM2q3y&$pYq&530dCk%M#QPbn1>m0>#Cud>Be&n~WjlA3pS|&u`d2fO7ZUObaL9c$3efhouUq_WMUBB1SZ)S4Jz>K6^ zlmmS8rz*Z}qRnyvzK>)Y`t0(#Cf`20J_p%!-ugTMzE&FFw+>$*Cn-6V5az>t8|kwQ zF?s$L{FV0>IAIq%zVONi`;n7uy8X;<<-X&O_4%FRiwg!a2FG!J%!j!l;;ZN+tm*5( z*TfKioV{I~NMB@nTRy5kAHELYTO-qk^2IaIMDKb2fZrR2m(CB*NX?0ho&og5;n~i>E z#(ClR5*c9mK2q{!LpUGV9KP>teNy{J@Pflre*@ij6La~#aq2HKTh$=fUkfGQ2*`%} z0JEtBP)Fyvq62;9^xt~44DV*}WxMaV=Ig(A_%aZh@DU8O<;(T0 z_~O0xIqzE~AI2%Ob8&J@k?Epy#mT>$4}JMAMUT)3ESN8`A!HoE1x4)VuYj(q``YcDhG<~~|oPF?a`wXSmnaCgO2g=cxly?;o zGoQp?^gre3^UAaBQXRd&Y`+0b-XFlL(RIjE_YG}3ii?d8D{nW*yGbVY)GN!Y)houv zcDBqsUd}zROn34- zYMqcPU+=hZ^_dF3N|}z!XU7G7gDGj)QjThr^@;e%;fn*`1u_kNo}6jeE%X_d4}I?R zDKf2xuU~LzZc{If^`T5oI+2DIiruE_Dj*`Za<%o~U(WjOpZYf7B zQI7tu{26gfm;N}huX2|WILF}3cgu04zOlTrpQbFWa>OX*Gu_k@;R*`#3@Ec0pobUEUoa?F3)N4sg_c=~Se#rgFkuj6P4i z$KPIk`wz^2PMf6iCI4jWGcGom6&Msu%T@AKYJ7+(%eQKL=lSrZ;qYsZAA)bH#`m>7 z4v7t3J~Sx>PF2>Q)-RX83_fM!l=6g4nm)gZ;rTI4U(y5_v3Aqr$nvkjH$vmH`{lT} zASMDBV0+2ey2~b;)7{}Wd%}uETjH-J5G!b z%J&Fs4(?ISL7!Frv&(z5zOlR*Z#n+wGw^=vvK^nH&3ky|O)%x1gE9BCwlb}!Jwo2x z;n{;J1cAIFs{%5=FCu21hcgfH2z=h`FTi^Ze9kPHKHO&(eA4hX&<}ja9Nf<-LmQb5 zzgK=7&I;rwn_;-*(w;_W@}h5#+L;?)ut(Bo5#ZHGZq!-<+~YtOT+S!I%WNxsPX+3d}Cx9`fM{UJRd61%XcUE zrpdHC-r8gPJ2|k_2YM{0rSaYfUadcFbE?{R-bb&fNG~ti+btu1gIBd1w9kl{8Q{Xb z8mt4f=8VKS0VmqnoEbR(hjSy&=W)J?^FEw=F{g<3ID4?<_%oj*_gpRhnll~w-|gnu z`d^2TJHe3qe#m{9Ow0D`*i!-xkguQ3hj`M_=dxJMEM8ndmrmT*AEfXuKbQcel&i>NCZ=lkX8(bFV@h zxm#HE?%1V0UiET}9-mY+$GxiW6hF6X+duRPrVdLT637}FVBR?z@0Z|Ja~qVh)#5|R z8|RU?;so%0p!n#1*bf=GK}E?tGhLpFV^RJ{c`fr~c;%aeIS-aE&AF!iIl?-I@3Z}s zlpM&&8bZThkG!41|FMYrAy(P1Y@dTt1Hp_TDXHw$xg3+Va^!)hox>rT7s&D7!HrE# z2e*u#7=2sxxG^y?xX+L=B#@euGc-F840em|8l9Gjz377(fnaKKa&oum&KE_;4(*1k zbHO$+BM`%QkBfokbXOPCce*?ywcCZ!w_n|+RrDV@{EHKFhqplCOGM@IktZaBKVHV$ zqi-2IZhT%$ET&$YN?->IV`AtD!mPA3(hd}mofF-^e{_5TG&UoeG5(RJ>w4#=W(Kn- zPN56p`i8k6`r?bDDaVjh-9X8QoPTt$kvBe&w~g;rU+n)?yQ)ARMRtdE+g6G6qwSB^ z)@@@Qx3tSHPWpCOg5#{Kt3ba>>07`@J|bC#lzr#&GLbQu)vgMb3 zBduGtk4~}Lx;7saf%5@odrh(RGh~~=-{6Snd*`;qjM$I?L z^fnMh?{9tu@leHP5nH0xopSziZr-YL$8xbZi<5cXE#psc7M#9f1Jb`BV(oRajBjS# zs`}KX60vb=T|VQ_YUwv4{o5k8mCpYH;}Mz9i^v$#!Mmc@_o6l1H>a2539Cw8M;G_{ zSgp%u{8dgb*BxhLjm&t_>vgp*nDI9lm*sx}`R@|Fp49o@W}Nt~ikEPHA$qOW`QMfK zS1shf^wDdfdM<$Tm;IBq;6)Mj6Segw(QBM&=W#;(o zF-xtBC;iPm1?OL|mP5)(7qz@dts7^&qrzSP*zz2;E}Zc*75=)Df6EhK2M?l>eC9 zn}3(-dm;TLB5H!3z8~Y(f_nZ-ACb?g{)721w^L_VRXzl3pXf$N_m&(hN; zYw0gR`YaK7s-Aw3N?*W#>BGV+&)o7~#=lGcL3jt>zwzE`J$)AP9FF?C(M^AYuK!&A zo$SXxT0AA%I{qE&+-3ji`u~%96TVUAi?!;<##iH-F8F_}w(bn`f>?j{@?}%rul)M7 zJD#2qxp3RCDmq~mpGFa3daXFWlN<526)=1!I60-wA;y2oeTS-L6*##uEp z(U+aY|68*$2U8|}KmRbkUd^LXoP981s7yt1uQ-O@u!i?=T5}O6*s(3g%|CE3PD|8c zDGshd9Bk)5w+z=$w{yXMq}OZnbk2GcTECOP7kPNluiCM^!4t7rJ z0PA*qc<$w~NsEhWNY6CBaO8<+o?#l#a`3n|E^hom&pXAsz#{6^NaCvU{kH+JvpLo8=Q$Of`F?Z7ps!!UH&hyK}~8)tja^r@PS$pNcKB_+-zQN#AbN?ovoh9qDT;m%GzJZ#2gEc7jo&F_h{CJrs^Ifa) z-3-2KG`_q1_)vd-e7Csw#+XmuKcx0BI4M^KQp^V(I`wxa_*7X~z6?J;)Sn+;A^1L4 za!~t|^R0ukQc^Lyl|3{7i1}b6Hs5WCmn&~|<-7h?ZT*m=&+N>gU;SY$k9(_8`_U$} z^u)R9f^Vh9H&I)! z;OI9wBS*&NUjMckeAxHlM}Iz+k@>WKxAHOYt#|qIHfingx8!>ne0T`@qADeyyr0kY znKUFRGYew_=4+M&lc$%_o0D>zJuM4$jTEGL=opqfhj!^wY4DRNdHB))+iPb`JHo_oPDXCV5IG!@ zaxeNw<3-$2xl`l4N#W>>MsJ<8J{q;VSL(Xw9*L6Sp={wuEzUQ3^xz+s)uJ2FW`gZi~ z6`$>G(LY_i&ua&{k8{Pm?)>olW_{1=2L5!J*3^6IFmHvk+$%L+#2WL?aCxtN^Y_>H zyhQL`pz(g;%1yj_g)=Y4P`00(7Z2VZ8t+6+-rs1?^Wf+0wS;E-a^>~VOMRDW{7K+f zF#(lg)I)y$YjDO8AOAIPIQW&$wDy&ootl~wOv_2VJeZj^T#3eV-=^_i4qnyfnRlqR zZs)h;MvPu==S%nHK4*Pvyn|CyGKLPOOVGX|W>$)b#kb+S4ma3d6A_a~;lw+-Cu8D% zvdZUZ{b9Lp(&Qcqxvz5BM$YlmH$n(MeWU-!THqEJRYETJexxRMdd48z{;6FDHD1IW z^Rzf%WUQud*N>(Sjvt&#iqrk*yeja1B+JaayG(r#OU=0=$mA?9=7k;mt^jYTD{t@` zZGGnVcK?y$K4+rMf6QA3-hV@0R5r&AGCm%Xl|3}mHXY`J4Lf|8W0;5e1^c+>pw4$_ zzdaBAzrBWC<0H1A*(yWkLz{K@(ErcV`u}TcefY4j#V_8NhyLGQtFOn8;7iFGE+>eY z?)QG=yWL=6i!UGgfBTsPuE*WMV0u!fyv56pVbQHt+=of7<%E?HydF#S5L6`;-q0VSLN?AZC%b$LTH<*$msUhSrFeP%ueVJn(`o(j{3$5!CvL*%J$~hlbtVw? zc02!Als6US-LA?TQr}Xa87MKuA@n@beAFd9H%HIT;Q6bFyRc6u-U%LY7oOw43vwT= zgX5Ke^XMSNiG)+jq;uqaV!A+t19&=aWL~ zb4Y4VQXmz}6-h}rxSSZfOQc~&tgHuu%yhPsokP4 zx+pqpU~pjCz<50CpPMu=6Ti*CJ$)ZMbqK@VI8%=vM__JS-j`B-S}UI_0+&zgkLFt_ zpB;STnlsv|@=Zhe3Q@k?0QAn~8=O59LMEr?<^~52O-nRZW|2Ls7*(HD@aw5xxArdYaq12VqzOhz6OKelk7TA!N&6Tj?QbY2PDJ(lD7u>rEH$ZQ-M7JN(hx zN)-| z4y)1*%WG>Z?0!%F@qZ$JW945GEwq!1^6)j7GjvEWI|bQC|3LxNs=8=iR;TL6>F&Mt zGZ6LjZ>eisx7=?TCJi{u}HNQ*EBaA@(j+UOE_KA_-_=yAv`avHUBoLuj#Xk9`GFV^sp{OU`R%Oc<9Rm_8{lB@g$IIDHG1ev(R`Yp0d} zFDP#&n(Cpi`)})&nb5Cqa8&-3;I-q&O}MegO{1pd=S}YQht?Hb5Z61gul?wG(@w54 zYvCCvEyl)mXFFv$9$Nr9>m(M;PlO(?`pBz_Pb1wwndiy#*zU-;a z{T-4I_XAnRdW{eF1(@%3J0Ee}C~=~fPjXmT!_#8jM*BJ+zF%@D<>ig$3s^qVCCT`J z#&@6Md)CfJ9A}AkUOqWaw&tEET9lzK5dGH&^mvl)oq7EE=Zd81Z zoDqaDTfj*mCn(Sqld-1j*2Z5FBZNbrr;f=~E&S`Ta=$9JH8G)XVbNphUu z%4_DH3B5S}L|)E%k?YWDumuO18X$z~p$h5gT=1n<51+}rYVVfm@!7h7*7s_BRT8r1 zcElRS2hJdjFBr^Lnk)u_#X$(fT%8uSNA1CF`xK zE!Gg6g7tjg!mc0E_>K|Q+B?rgqIS-Y(hi(iA@ZS&HSIp3uvuqv(OCLNf7A-ErrmAb z-!;=^zw-;t6HZg43!;$Ef@A{rNgS7>Rj9EOKqKXRW$$3 za^qU7YM^NKv0A4_^$tDIVb#L-tD{u{tuxd0(i?g?7Ijc#U!wj(a|dcjFDE+y>*X6q zFDZFSGc4zRo)2Xw%j05_^Cp}ZI?1J+`*DeCTAu3$;MzoaZAgAQWq(l>!?={U3$DLZ zw1V4k)}=#!I;`4Z{FgpjPNDX1r%&VGWqQOHRpUg<8%#SHigjSWKp&l)JmeSX zA0r%q^|9B{M^4_T(MtZ43Y)Qcyr_(YjiT6*cOkO54(Ba0s}Om~{{7}dD4x~r$(HL< z&c~`%^WONcMF~AeW8>0|Nx3ft?;O#B*E8yNkPo@PM%zE&h$p|GZLggLr*M#)JpaaW zf9=RUeDb*bJQCa^-!*PNq3xqs=3~mUTeT0&6IE&J(PTT)+J}DK?YQ<%$tCremI=Q- z;kxOrKSDjzVb!YpQ}`aWP}?WDs+4i5pK-|V2@zGU+tnP#ty-Q1;qQ@`Q+i#0=vym3 zfc|zc?tZ|(R9!`O&KGQ*%v$Qp&){dWG zLaR2~A;$XLDA%4h^Y1eK6YyWK(GYun1@-YN>SK$Ohx|hIQ9$+angbZ^ICJ84H+tJ~ zi!1%xG463!z2{^D|JEY4vux`8qiiR5CJ%SIgL0ag*TjU>pWRNMMSlN-ogzk8hjoM2 zk5~Pdf3<3D6pz}biQ~O?_$B0i7IIg*7xA}d$h(2$e%k@${SU_u`R+$X&gJQ&CX61R zH<|ijX@6{2xZn7JT=yL+C*6nJ<<8J`_dICUUB*wUA6|%ZRG@wB&&N5Gj^L<8- zd_1X0dt^HK?>Q7M`>zV=)98H}_Hn{@;#9}3>6s%Q55?QCIDRXQ2N2hiUEo=sW8<+N zX+bLTI}dUrR-*k#*WJs1U%u?NkDjW1D(Y9Sr33*UB_<2Srm zMlB0Ry*uUNFS`C0!tYSIz$f+nrFUI8&BWT>6W?d}P@9RBGYnbT^g{BSq`~pQ>{N<` zWIItqa_HK_mj=EQMC8W^Bwc?>EO@{%D@!G(oA(zRH#l!P4r8c?S-ir7jQVC!941tluA;R@6OIzCI4`svlH+L63{69qiM1+uQyeaf^xz z799(ox8yaU`Sx}5-7WK7`Vr*8e9EHcZoUaY)vmaH=;lLc{VYPA+G{>SdHP8n_)A(R zvgjo2OOE(w4%P~uHAzG*{#8WX(*tK`m-A?Rqk3EQl9Ur6gS8ZOz34cXsrNRmUHvp< z=-`2=IV7p4-ugh!^)e0j4|}Lj%1+J6$W9LivVvGSm6c=npTxIL@nLR$Nd@>2x7bJT zW3_$%yndsP={FXofEVMH_n#q_* zc;OeYmMU`B0)O5RdCL^uk!k4jFL`0>F{FQ8 zg!y87t)(j;^LgbvOXGuYTXdJk*DEYvNI$m-HfOIXWqbXS^_h|sNJ`4g7&Ig}@CphU z`QUnN@A58!ju&AZV;^0A3dV8JXPRPu^;nX9?mbt$#JI6a{_pt zQ9R^#!V8dDzjvn;M(%FfBi!b*ZG z78LD%_F4M#6H7SJeQt*{1J{sSA?%{J6YvU4@ zbBxA|b%WKH$h7p?C0UD$ehFNW?Gyi1j{x7TBJzEVc{!f_k@)b$M<7||KU~ZIAo5pZ zE6V@u+1m3Co_;g#{1CbFz%w2^2q`^0=>f@;?($S4_N~5>802yG(6Bs-Av}}8a}9X@ zV(_5X;(j9uZLAdMZQy8zztuQb;{2!0cJ%&oeW9gw!@h{AW zHHxYn4e0{-Z4>EDdSr3Qh3yBA+*Mbl88XuH}@TK$S)yR+KYpwAi)~>FXWuecr zZV$^B5-(Rj2EMMan^hrvfmB<*nW9-kE5sbFz=OD~8u3NVaX5$J#2BIGd6)ZWd?R^R z{G!PlL>V4%na&y%E>4dNi94#%|J%=68}&ITQx5-Gzbp1=eB;5V_4{X?5SA|_-l+Zr ze63_z4Zc9K&iB5?hjv=6%>#6PH!NRBoKgK9_>^i4zVv|3_lm{`Ur@c<)n{jYe{ipV zlko-5M`-Jewf?xKx%=$D!5>J~`7!6{v`@?zRsW#z>(7&U_|^NubUyU|_FfAH-=Iu6 z%_8fwUgN`94=?_8j?SLv^*r-%A@K&?Vz>8@F!%z=I^R5v5B+eB*8g{I9?svzhQu2+ z=>P4#F$})+fX+8dOvT^&~5kT?e~pmz3BG2|VTnIQ9IKFI0VD|}In z77s*^3d=c=aYzl~PkT=vgD;S(^YzpC&_CB`_ZFS!WntY{U+ha&PP*VrK`(#>!FOaPBwbb}>!B?g6<%Z=8i3e)# zci;VI@TCVdzU4n_e51hEsPUa1mMuldWDs`GuJ@l6EZLoVMLyAFfzU*Oy5 z%Qq-fPWN*CEq_nr!y1yBr!>C5hqcd;{EQcVrZxD|13F*6W-sXP7oVu{wGPV{D&KkF`^=XwkZSXx z|E)>HNq;xu+zY-K(X4s^&RCq@wXSYKj?g!*Pi_2NgLq?cw3~USx5COBs^1LA`-Du( z_h&z*bs6%`IWJtbpCjXN)4mS&G(yui`v1ijYy9;zw^G-_ynxz!vN<ZMyNeM4t{lm!;c?NN%_jZ>{pFH8T=1w{Arr} ze(Phkaopk;!EfIO@sWQ}Mi~CDH2y2WzggpNtI6;3`#yKR_&?yc$EOr`e&y9a2~YLC z4DHv^_nqK-)#W?&uY&JrG)+VL;&9Ic=cXs+q#p6df!$nbW>6kYJLOuNM#vUfBCKM} zNiREIi0AG1-s}4R8S^!Ob zf6xDVp8o#7=YRk3!|(t9dH$FD!jee%h9l<}Fb94lo?`ZHHt^>%b@c6R!kBG65+yy7 znK~u)KEjWA#3NDCBbljFQtu=Dn6Ww%B|VavIwkc!!jHL`BT>>LnWTSY-)T7`R{#>R`Nxe-tka`sSf|IG{7ci}*`~r`! zwEL2at1!NLpM3>?oEj}or!PFdx|_yVSwnM@<%UbSSL6mVk}tz!TbIdSgX#Fn`$GNx zZ6SU~j@WT(Sfbhh!X95O#+++&-2Wv|4H?0^GA;2 zxZGIh>Wt4Z_qOD5t=ws9Kj*_QH^180DfjazH}q42__nkL<<9o0?~hULk0iHT@8{OH z+;J}`?G%@Ax$E6>FTs4~5_J!TayX?>EBC80w6|DtASW}Jo;GA~28<^-c*>2KzI1-a zYP4Y~sc8zqzB)VQJirpHF=!6`l;FN?=~9%tpHI0lM>u7-Xx{fzDi`eZ3vaoTvxd?; z>7-!l^MGh-IuM2Sh+V(1F>+eQAh{n4-mHdq1ZQK_pY|*cza%aUf{lTGe`AftCPF4- z3}=kzg=iDA?98FL!R&!>Ytgi2oG&D&gl8NUE%AB<^`q?mG;y)9y!}GC*6m>dxaj8&T=c zDJ)$8|Mi9}0GDeo_6ehPIP%5*0`ulQmhS3K_%cIbV! zQj&9W1Ak(ht>|bu#j3r-)7Z(&W;iT|!Cr0{8BnzLtp(LSA|FS);D zke;66dc0247h;{Ii&Q1!&q;fgzP3YO@5uXYQr-3)HrXrK|IyAP6!Lk>fjD5wJu**u z|3Q^QJ}86@G&6DUBRQzu29*6K)>hc{xO5K6wMi@2W9oUD5|nGfVZ0AC?zi3t$`{0j zyb;t+XUB(!SSPo1H{@0KYGiz%9Vr^ac{+zv+)_osoi&IU#aeMkeqn$sj&~K zeAZPxrgK;kahRM`+@+*MJsv{Ndo9RWtm>8ggl%7Vp#XL!;>SoS-d&3Je=pS^)=S)r z^#S+7-j=?AzpuFUd9=QBMSQn(kIUBXHL2fU5x4*Pz3lz5yXg?TG#2~LA+*3l z*1=@;OI)|;OVCwQ)D*J+X^)GOlLzO-MR&a@`VLM*{{^#>8)fff_l`k3z}SzDaQ=-RLSlz2FO&Z5Y|Sp=Bk%2?K>TTUqH6cQx1Y*5 z>iv|>aAf)^@+$}M6ut^5Jo<#cn4;DQ`1wy=m)ySFX?nyQ!@ayCiPYtZxk`@%z;_wi zH$BqL4I6iT@xpETH;8t9*bzImX1}~BMm*dIFJUZ#`NBh|%@AKUE zZiN0uO8I5{X7@kN_RrG(nrnJ{9eUH&F`iJR^i~g^hoLvm{@iM3kR*OCN=|Y3ZPV?! z%=);)8zQZjvLgYN`R>T8^3quxc30$P-~7TW%Du>zhE5O)CO|E1@mGD z?WODdzkHcG?N^fPyz89et4j`VAV*1X#9$dfO6YsrU2=!xf+LfEE;fe+ts|VBzwO6l z{3mz9Wj{m#4mRu!*++)z10=pz}{`}q! z&o-x2KgWm`g7*cgZNq6SwRe)8fmPcT`<$)@?*m6@pHto^M{aZK%#ZBD^ZgfLek2<6 zBlVacIYZ5l?3D8-wV3Z|z8ZKJ;LCwq3RnAoVjn2$-h-*sPJZ{q1j0x9CzHD%j zj2CEpcrL0-6!>Dn_mB_^Z}s7m>(i{NJn-!}1mDkt^KK$C94y~RaFLAZ8efXA&c=LJ z3CdBr9(>pO@X0!|s?xx>Jq#b>zNRmwd?};yMS6T!bxh@w_L{Np(b3wtF-ZQ9D;@nO^_#m##muR+edw}X>pAEWVNJ>l7y>nj-m z-Yr5De(S?~o8pZIFRqb?!OQ)xcVAq#S(0_C#&$hupB0>n~7xw*ALCyxSgeW=SUSZ9)wHNa1Q9*V=m^&tpoS=S9>LS`0+L zvR=M)^g=JQa5s-7oczc(oS)%DdveP45O}W!FYLb*ZD{yQKD^SltpyuJMBSrY2Kmt} z9B)#}73wnP#Tqu~+^T(6cAQ!F?j?(G42!G02D774Pdv z6COOXfN781E0~XDBw1hA_z*XCh3-qx-b!~0aej9nzE2e2QjLqgl6{aLarOn1e4hQe zNWUZ_$+{EQ&qP0pwXjtf2lF1Z3-R|RVZDaGuc2(Od#B+I!ax77Q@`&)?u!vWy#=|k z7XJM9n%u2rJE@CcKH3j2>d_Z$Zuk?ct|gCmKDO;DGw*MCsSQjJ9k3G_(9+lr6LA-X6hF56?135`Ua-IF+U>9{4s`G5u9_!8oZ(Gz0 z)})s17UHzO`tZtU259eg?_sw)#~x8XX+FH&!AmFN4zh=+7U27zlm+`6S|u&;y`6~Y zA=2odYkr=h!iM81tE@gRl+4f-X5Sfu;8-wnD>n@jEYA;4x2CMES`>Xm3 z`#TDDkPsi+kL^IoECybVxoYUW?tUTC>~;XX0JrK8OQf_Aku}@#eWDP(A5`ykQvSE@ zQv5zn$+HA{sqo6cdil)O3vCw|OwP^>1d|5_Gg5FV`K3Dag>{%8uNy7vgLy|XuT?h^ zzuzfD&qN>IX^OWRyhR!>*#WP&_VAK1c(^GA^Ou7IKBx|3Z?XsGhpdpBWVY%c)5#b5 z@Run51>nC!<0n5%esQ;lUv3Ji1ZUnQ$eU!pTjPbS%zLLeHrQVXYoZTtwc?!%-oI(Q zwmv_7LFerE^w_q>mZ+%nhkH|LysZIJvna$A|ozwXVs&RP6+^81#>MXt$2YUzGf}q# z<&k4Qs{-!`t$EMBjvSM#AfAuhZ@+vC^(fz05|Q3lUQhO2-wG$@-0Qw1yHM@X82FnIn$#mit$EO~n+9Uw`E9_@Mf! zwf|xJtEWEaM`6{Iz0MR7!H;m};k;LfzQaVz2P;L(Cl`p8Fa5_!cGSMu^3_WQYuzgj zRnPWXz14T(->r2II(QG<8uQ3sf3Ccy;zqPfCw?ROTRd&2;(9wk+gi(CxSr77xURae zK3cw1DSWhM5`zqqf6NdExs=T7KJwgWp$&)hVu; zZ6DF9@0+6K++8AK@cH7{uJ3~j{dl;;(ML32!FE#jld$S<7CrFlQ^(F>H*{F*)O|gC z?}1x#UVTVEVO4a1J`(wQe87(DhuHtX9$6F)sUb0(AU*d zoeb0XWPMue?xIwD^q4D7^vZh!|8C8_N?6@cY4RX>-GGMM+1?Rj@+K!w8lP{+M^uhh z$E5Q6EG)PH`X9*(agyv>JWxMU(82YBI=5j~3Zdbyc#0lirD7(dm|7CrJ!y`XQ! zVU^BAIgjJ-_@Hv416Bw7!#z~a^iku-c*{zc_?Gt`VbzoFrfYheN>{^9+&zJMTqQa< z{;*!%KjiXGMcR7NBgHK5LYYS?`j~FR`8z(SyfyYea=iC7l{aK_n&J z&eh5}o3pakUF2lhqX)I`ozidCOJ6VbIvZ(si5@4L<-AYkQ94OPRByKPp>iUiREO-R zsGLdHPMqu-fNwdUMpDx0a;=>8oRPKeZ2n6h-JA4sqEE*m?c-)))jun`|3LPk<}s;% zsh4H5N=Ktz#?a+-pq$emkzeu2?cztNOL}<{+atz^^`yJUwDQO#lJ5~Gt?6 zGPBF`Ebtwo`xdi2ukkfj>D4HY92?>X(i;Z;>R`Qnn{v~rfupA6C5;|EIZxgpa{9e` zc_Eh*eO^83?j^09a@;D*i7|JBCAzOR%b~_Tr2&+K#y)(&8&N8Ca5?s=S5Rh57@apw z0>sOG8tDjqwqrLtB+m9-58lC|dkxu*ZCAS(x7Pk3ufu0|Y)#rsf1gGD4`{2IA`1JN zdyi&lSG!10vU4U-md}p=-2S|2_i?G@SLN#yth((gC%*622IWG0RPV+tvi^UdNy*H- z3D@V3b;|n%C$!dnsxm-%uMnM_cGA#{f0ufOtu?e1-Lo}&fZpj~9N(>mv&DHs2;Yi0 zElS2|4ecTC0L&%!=WE@MX3)XwkhkF!=Qn8=w!F@3aG;0ZkoO8?bGnmFSb0%?I;^$Q zM(O)`7n0vs^@rCu&>`i)TtLH};=FiWUfE8qwa@T%^l{!vM*TL#Lte~5H1u(d@}l3IoX;4_6ZK>b=KZeXf2lt0D z+_?^IwILa2mHM6Mi}mZ!Z+~Y`_3*q8UwFv;l8~Q_8>GGuX!+Ut{EOt{_JVomhN0rz zgIaq*`=P^HyINj{&vQQ)?cDmfT>eh!ajn&`Se*L?rPu9iB=p@0al=<4VzF$0G7;%} zI`qB8?5{og<~7Nr@7KEH(s82M%T*%k-`nvW(ux~UY9%hI^`49bx}{Q!8I6bHN36mcd&Q7{Ll4I z&@Uar-t7Nyg{5>YPRPJ=sQA0ZE(X2Nd^Da za6Yx?d5T*3FUP*Qk7VpO+cVi~wUdpsub%?rZpxcDm0F0?UR4>`K8A{8ubeB+ovz#0 zV$Q=_JJ!kT+|k-NpaEkP98w>5BQ_`%=cbzSuEW@UKjb}6MATj8pNivSMU=Nay$E^tVD9q`ClC3hIj&D9dEG%3$Cb`JSoXy6_I5N@F)+tw$eDM@W0!37qtzVyLwV@;ZDTherimy~$XD^@eM$M&Rd@ z-t6?U|FqVgU-$*JrVWDm(Dfv3)#^>NU!@HfbGb+-{HPFsA+FYdsx9; zzAZn^b2a?iN$$wczoU!|KTFIh@8|r#lm~M|jV(l*OEh^PA05_O*+G-9le zgVW<$tML-idbnXnjabK10zdjl9AE2xkR9C&c^kEU-!re6lXv|%dLgRqFHvth&h)XP zx+G_ir2-&FAGaWT*_ShKNWDwDV|!}ETv+3^vUt+&Ql{iP{ulk?_mfhm<&R6AIAP4V z>y;FI-7jPF@Vm@^CRsJ)g5P4Fj`*tqF$u=KbYF_^g{h=R<&Ryjs7E@iHD5V2$Ihbn z67EE~VCRh&^6#?V=>EVUaV(}c96Lrm(qXOnfdA4*s}-96Xq0|MroRN~uNSRw8_7*S zh|^hX?0^(=9czsDA~p_#U2H;3{({3HzZ?Ud{YrLmr30{k`PA;OhfXjpqiMH#AD|Nm zlYgm8a_j*5Zyf1l7ux=HJ6K{|r`NBoKk5Ia{DYA9MA34-F26JoYt1uGUM-$f@0Dcz z-^jnq^w%SOqiC^GPd|}yYt6%M`aXsqX}kmaTL=AJivDP;bDg06sIe32?=I&@Z+|o> zFW-4Tq>QI)=kd!nwebW04&QA2&ht9hbt!Qw=k3^&oJ*JeX9LQ$T(metizm>Z(qXM} zMqDBauR!wn#YW8cl+;5W*Y|QFmglb|Pl5a&pCR(_kXHG1eSD+(748?hI>}}I|KcOZ z9KJ@@3*xp$+=J$R(XMyt5Un+COcFU-y$6!(b)}ZRQM8$SmWUjz*Xw7 z1kT$L9s=*fB81PMw`)8^dikU&*%`fqs$`_RuU$L~zVsI%ww|i)qbQv2t488JMKNO2 z`}<(uoJ$QH<9NFNT3iP2&=cvKDSV@>m%5Aa{x{68-TNl${tMx}|7~pQoZA=t{9!w;{%9JmB*E^L@2npsFX-4exJ6&*7Fr z=2l;+dZ6~IOOuf00`Es`zP7CAuG1g7F#M z18%;|hrcWMrJoKjzZ!Wle@Df?5B$*ovePvFo&t8J2}ZvQ97`T1^@4VPm9mxF$>Rxd?4E>$4@JRPOVLHEVJk!!{AKElBnx$;GQ z9{w@lM|`r;mj82qe#)JB?{axZVjQ>ZDwlW5EY;q;yxD{Nc&CDQkxVQ7COsz19-A5; zJtxfXUUYaTxxBYmf%gWNck|c!zK)K(^oUpv4IMr57Jyfcqq%?mnt79QQqq!!Vod{{ zT$XZP>+-F<4t%&TU>}=rQTOwA@-^17EJipkc=T0aty(1Bub{Xk&(h`}2D=$f! zk(oLuH6;jvsQ`2Z>p9uwzaL||WyLZreQu67_{$k1J13j7*31>}PciL$nfvUbCO18) zZR=a|!e^lmqQkns2l8`c0P)o4q9p-MTVYp+w|`}<+?P>ncaONwlDp;cJQ60$^B1i= zaVU?BJ*XJsDcm%pzntE+^Xx%MKJ|{Viv7$zU;h==yW&&J`&sW;Ct%CJ`g8DYBnEjr zb+fOX4bQ=|fFXAF8u&_OI&Rk=5nslT+(6Dye%v#dl$@NJo9n)%O4a+ZF8@mSm}Sq~ z?2xyawr`>P9?I;TtU+7=kG*|}y&2xu`2QD%U&&5alKg-F+2zkijIr!3m;cEJ1ot+q zKllBgSxS6wJNpLwwqN6Zjrf(!&ZdBN`M|r!CbOe$~{hY?WSX zXSm(u?6t`4Y`4bC5B%HP94dL=b$ORQ4c_lv-c4U??}@?ly$Q*EQu?O$OB<>#(e=Ij zcRFzTa%sb>m^s;%g@F> zp>l48GuVW&1bwl2(~{B#rX{DP`0`!^UfrL5q1Cf|Mws@pd!7ImsGG5xH@sfRM+^(MEr~V#2C!-HYJU_`_&$usd?~yCp zAMsKsoQZ9MGh;~(mJ@NX?Z1|1L(U{Z_pm-}dZV|mM6dDl>V-s&T%ax@UGH$uL{c>n`rXFm)m>CGw&W#-njTgMa=T1YVy{C_fd`atnj=EChvCe z{zs~|jc*Kgcqp87pQE#Y}l!Cu~9!TXR*>(3kS8P?zZ36;V*BZ%Zv89 zVl>|Ug|cEVC2IxN&8@_|((*6xeIEY4jK5RlyTMkbA1Ul0A{%Dt*N z@^9QM-Y=}U0CE?}wElJ-*Vh)Dc|UP^N1X=VUK;PI+IwuhehY3Z(aW0w z-f4&8?d=#C^Sak`O6S_;V*Sw%&|Cn zUIkvQAAaOPP0wE5fdfrm%w5>;z+!nr`r)|2y1#sg=6Kb3d=-4&3N@x=dH<%3N4>mB z^nxdkyy*Y!cYXQu#=E>T!Gn3R6?@<#hU0HboSWe%-oxKn`0ZSLe-Ph?;`{|?2b{0q z<`>Vt$-4YApKM>_UAafaB7ZIZsCr$S-}1^GOEdKzxiLp-zf;X$?gUqE@>^GGyrhE- zt|V3Y;d$wWJ|5oJ+;_+M^Co(E;fL*d9(6T%wQ+yd$>DkFg$W+so#5Rq%gnr?aZg{H znDyLO2yeWXccsP)pR#g*EHm?V)p)Faw-kIg$-L;Z zvbDzN$Z6lrH~3Ii``ys2-_Jw&f#l-nkF>^7ix9??UjZHW0$g zkJ`$)Qp%lqGhN=%7_Y4?(|EIedHeYCE(dRWnKq1mvzQNkysh6n^hYb@+ColP@$F&o zVf=5u(>z2@S)W-R{dUlJ(I2hU#{U&nzPt&(a$@{%zq>s|&LKkw4@}L8WjP}?z7p_h zr`t8kp+ciG)IV-i8U`{7rzF0rLRfu^PJ$Xp|CNSRv8sARv9dzX@ zf6AB7w?0>$0>0Wq^7Uap_&TRu{($<^V(#*hzI?v=Ty+lk<{px-FY}eTd}G>x?=($5 z-d&0ODg3nSXZ`ir8+>Z1R+#qKkNKu)e7HZbD#qoTz1&wme|;u_PoJm%9Q$v1mUaYr zZ3pGfyl5x3UdLdrWK~~{H%;;$+}PA~aEsc9iZ|ZkTVL3_YDToY>&!o@`*GeMyWMmC-R_mxL<_4(k!uH@*K?aZh>C`yGE?4f*fkuJ2JOj1zU@gF^ zJ7rq>EGzStXO)a^c|F0ha@@~v5bs|=>j`Kb(|#2#cBgjd-cMguhw`MW^00rj%af9d z1x=|zEUV^nz~4J|jyarF^R#kw_ibOU|4{3wvS}}Zpm*QCRp>t!$$1K?k1xQlEhTYx zl~?Tz;})kJ=sQ<6y5%T+MU}&SUtLaWAUWOH?RiKRZllvLSQV4|hhAAnJIIF1Q|$?; zf>RWW^^WypnHfV;L*#x1a-XO4&i8#Gw-!Rm%oI-je``(d1CaY+P3}qR{#*&_`JVqz z_Iq@N{4F^#cf9C0P0n3P&d?`(9i*_HEpjImd_ZA+A%sN_`k4;5pxxf*eMnaQKiaMXJgQ;~Paty2wg=W4TuC1Qz*6& zAPR~E=?DT=cy>kXPe3g20Hq`$bfhJr2#AHIVnIbk5Ku%#-ha;2yV(T6aKG>F-rXtx zIcLtyoGJHAEARxHVRek~R!$RQf}z;9=*$8ue9Pb}ZnR=!=)&Q3ks=06TE zsnD;ZBwsoQlM2hoH#Q*w2m7Wcb!x|D*c?vJkIN}F%mBDmEicQMhLk79_vPsQ)UJ^C zcamn=Px|%V*`YO=u=5YuyMAEHXh)|G1>bu9koqt3k5BEW+2SDkjhSya{K8h8>a07A)&Biz zAU(<=EWc!(rNws4N=V7X{*W#yX$cj_w$7U@r<0Rw7Myoy!TB$#k<_CjO>F<{*aK5B zrkk){>CqO*<8viXwWNcsJ}~;y$$E;-$Vf|y%gkVZ`ZJ$#^Tsq=yM0eoP~XDWGQB*!YrVsP-<6FMiz{_c zw7B^z^(YGvcqpHp0g+aTP>U+X~C6U4`WYC*wyqqW)|z|0tByw6+Q6`#SoIwg0IHwDt<|=on>ZP(Od9QP}y(X;?d*Fh$|exIx>~G<@`L zOP2k7vc;R$6JtVWe!cR;YJUOQmsl^*_P`XZl~3#7&{a#*W&fim*iFVy_B6S#p5EWm zKEe>=5{!gNL@y=>)zbwDIY?)7#e2-_EoO|)!c-M#JO`8aRWs|_~^a}Eqt=}uU zE~e?VjqYbKn)e+4q42if4S#KzL)w9H){zFnJJ>{c_aE}nb5edBRr3mX4}dPYFCX)E z)7}&Ch=KP{R5^MyG3NGGsj^n-YB=DZm2;uNL z4Zf!bzxIxP0eLOLjX4N<_tD@@mU+>83EZc+za1*yT?#iIxW-lv;gfI=lGj1J`rWoqPTyXVKE^!+Oyc$DbJMtsFDbJJ`YbDnI2v-0Cg!8{4xd{2{@M`8|CG4kWkmT&~m404DML zvx6(wSKtRocm>`FCF`XV)ieen``>!dk=!^};bnsj$igDEMzoxjNGd2|CwBOPcsqM zY$&GVF-yr9NB{n7ip$M7q^8UFvLj`C;%z#ePanzRoq@+?z+$=?TkN@^39%)!u-y-* z?i`PWUQTA%aZ_=bVV_jRWrn>^6_;5Ib~GWk;~3SHBQx5UR$-aZ=CTUQjCYJxl%DZ6 zu!_oz_jXlOW-;w5P&Kd%tK#$wTdR1U&9zsLaAV-XCs1&HUv2+{*i*2Fr(=)XG}un$ zQwZac$U9CKkvZRp$X;jTS%}EQmAF5|e*vAx$@?~T@nK2(+%+OtlFZNBafGSQ9-l7P zvb@PZfWHh)QwV=#xBZ$lFugZi&+0)3qLRHh{RZ5y-N-kT#+_bM;_^6v?6zKF`{f~a z>h$YmoXKASSJH+*!sEtg_v~E?7h@fgIr+3QxD92V@QbCd?N!D3zVX%cBpC<3!h-V? zbhI$I2a^WI4ZZ`8zAVFRA7jkJJjXk@a{n6Jsnf8IHT`k1?J(J?#TaJ?<@k7dH~9aV z2S0vOMQ~24#>IDp2vmCre*EUD&4&1k*S-0i3f{nwo-;_FMbmCT?%@7?`l+Zqk8v9C z;8T9V4x1;BpAPoNz(S{!VMb1!_&1LuFoy7^zbUryIL)Ou7xexY`MxHCv(>&4PE{E` zuMS*_L~_7S|M5HlpJNkBFQ>qKOZ8O|H6deoq-9CtKr8Z)X6T=a>>iPE=~Mp?A5+0) zz+0w*^#61g$vkIV@BAOwc>(fL<4W`YJtFYMU+@!ugUpD>&vc$2#vXJTxyW&gmw%!B zAD`P+DF45hWAUbs<^Q>yF&6QrFA>{jhn6$O*^@^=Zi)tzQv~AQPI7zM{3Z9rkpCx^ zn;g*7y8XVWL?tectNDOmPjC9`COPUK>gAz~K0WUqNP~0B$KxEw%extVFg7C1da>;( zXC7kuBo&TvI_jo3{VTDJ{Rg<^kMZT?o4`kZi^osI#}MKJ18{Y5`SW=_%!eA7fe{^E z7C+d}G(B7Af^r~!!j;RL9LLN1#l+oqtMVhv<+4DA(>M`z&zo_f*mh%Rxs-sPI^ai^ zvB^k2c(TP(|Ay-GaJXx`CoN}S&LA1V=*trRO>*{>Ot;k`IlFSi93A|w1{d6ldNff1 z&=<+^Rg$9|T+?4xAIwGycFT5j-)ZCz7d6ITZzf-jw&ZQ_dkUo{`2{^0L;Y6sPAGr6 zWPO*i+;(axoqIqheAX^7ZL!QleiEHK%^xA{6C7{pb|$2K()eF-QqS>;w)IykKSxe8 zK;NVvf#1f!$cIRr)9^F|xKMT&^rx;5@P8d#7;EE)l$%4BjAPPaj&R2LPCD-2$WVtH zyg>tU`>G%vpXH2o*BNp?LgIU}U7v9#eA)gff~yl$`R%jY0#e$x#U!<&SI0jWG$a1X zl`8(v9A6$xoh4J0Sr7IzVY27F6HtQ&E6$C_6T_SQXw|6p%*7kI`yn(ume zz6&?fy?d_%dxDRq{HAjTUS0>2QQ*Jg3_sr=3lHb61m~~Az0t%|4`KLbds*{seZf)! zgS&>4dwI%k#jikCsD6JVyh+ge`Eq>&QPf3x@g(WRH2sgXFZPpOP+#Y)A1OVUv={b- zL%VLzx&K=(yh*AK8Tz(z)>5yb!#H~-(3$F|+n)T6|8e%^{8@$!=OIKc)DQon=`+hA zRvxfXW}bz5V%z!vx_@6inHd1yF5pdaVCa$L@iyc!QyEM6%i0U7?}rOqxfCPQT7Sei zL5boMeFylA#+*S;O~Sa)cNzKo$$yjGrLVwNsxLcv&6atYiGBHbr|DqfEfeS3@al+1 z;U*Ys$fCLpKVOE={n$V!3j7L&r~y8!q{WuS)i7`NlT*OGLX?HK5k33nks- zqD0l0M=-B~vGdG0*jo`O#=$Qxn(-@tukY~iD?46F{o=;1T_&urENyFVN(02bQL@8+ zE7u;U-%9d&%w8+OXK1-nJyCYt%oIr%@RT0;{Z_KTl<7hH6c_guUZHA7CftE?L_z2) z^$qnNdwF=b0q=Ij7u&0hz}s9Ks*D&1@ia~$#zHgGHHr|a7b$;BwtkAsUlvubIw+!w zp0M%wDMCa(+4@ou`NU!q!0mzNKNs|<_K@qvua=$|m4f@BFP&90xhV@T2Bc*rWX2}* zk@Se`v=`!v-J!LRXgI!<8sL3 zJIJDL2tg!|IFd(S6W}YKA0dykWl*R*nyVD7FJFb%mo8lr&>eK4?!wiVz_c2oYCW8C zxTcNDM1K)IJD@MmYHdWi@16Gci175@`A~XVs61FcXIlBp{2B7up#g+wr~U7^@__^L zdeNZgBO8yOK+kjkA$lg50GFP3&j39i%AinsFM149UN1s-Ol~;0^)=-e$E628 z>+5w9QEQhu5$O@_&2xLu-uzN%0(|t;1U++Q5YuzeX^&M0!R7Tu`0`5P^2$hv>xTX6 zmY%@0?x5#E5w*@~ml&n8sMlsNbf%UIjh6 z@*`(??Gi&@;LWdQ=C&<+Zci@=8fX z4Rgw?YV|&#hiG};z{&^c^LU)+B5H3j0X};AfS$xM=uuUY<@2GH&%2oSd{@~xlrrJ6 z(*5VO*F@F&O+?fOFBw?*5GkrQ9}9ZwWSIaTJtIJml6|T2QXK@-v)s~CI1%*N=1jy- zQhs`z^16IJ=xGCb4jNeb0H5iNJ41iQ4>18gdY%M5stqkgkEWCM-IviG%KBBRJrs3b z1U$Wu&pgnBLy=nGJeQm1#=R(?b1E{U_F&-i^bJvHZKRgWny7`!U?F;eHqQ z#t_^J{K@h_8*J(~Wb>|SqX;Gr=aAC3Q=bCUc8I{fzeLo=-W1|ol|`ldT2cE~Mt#~W z%)8;Gq!(13f=Ew9q5y`Dr}rQ(QF@;47b9pl6>9 z3Z-&bG+*ZZ_5oab`AGGxqI>TSMOm>QTt{nB_Gp20H=)pQ=R zphwNam!e1a52)Y#zT+RD1GLP+8S7tu03TbJ+nj~^J*PjupTa!MX?X4-A{JH>5exR? z-i7D-mhKaM;`)7ymB*W-VV7e;Okb_<(&GilS=4=69xJ5#^0mhql7Ps9z?9DNR7 zUX98quhR5P13f9>%d4^JAC4^_%9zg!*o=MH$%&oXW#BdbR`h0cOeVi^ZU2>r0l_C# zrhZ@4ZT}X6o;GFB=d(tELZ!$4B#qX%>O+UH*> zd71t~c-R|YRM^9=gdaeaMYD`~>9;d%phN51%=`R*;aOgoBI;)eVr|Fy%rl)jy<$|7h;pu6j`-?HaKN~mZb!Iig-5xjQ4CtNy zS$*-HXK6bbPh<}+eBY4=+TmHq(7J>(Ux! z#b#!tBzEGy-KFonzd>IEhwoSi7vq;%do1oX2ON2a@Esq*_v|3@JyYfDw(+GfzAf%l8A`JXdcW z9Cpg)FUQ$6g*oFO1Sf%Uz^}oV+Q6AxZ{9FT^uVva09QG%&;IM;( zvHtAZ4$ce*XRpJLI;qZwb3JfA3X9X0_*vlC0dM^mII7Q~6!nIcful~Q^WmUR(r0jl z@Y9a$`Pq@UvFBv=CAhD~-2yk(5@z?nJz7M(^N@&`oMw5f$S3A=ha*q4g|qEmAaV6< z!KEnMMMs{}TcEF=&&~m#1(LcDKHG!Oh&j_l#M~QkgP#>xSHyV^5tHLY#1zMVD1*0% zg7!$~;rkL&rr!2r>Dhv8*`eo-?Dkuy;`*=RDUp+YUueL z@y0vx#%g=O&PUFk3H;l^@9#tx`W1;U_bt2l?QFhp*FnDdHs3mfRlOwqOebCq#GB;A z+o>FJ^v!;TcFCBWSD|@g!{f9jD8G+2V>_@f9$(b?VXgdr}0dNjjoSF?44)Oh&>(`YG zBUt-R6N-Q62oagD!}pxiL5C_!whzA#$2XON(gU>FhMtv}_qODS=%<}?4&8p2{EET9 zmMiZ$7Xx=S-W%9K_U0ZI6Mv=ssBZbS1>TFmgA7=Xy8gD~B_qz9 z`u#agal@{ia{+W{t%#Vp4EHSDQ*i%iX*d~AT#leYm*Z^c+??wy(#2In_-@T%Udc2Q zXW~bpaz_7;Gi8G-xA^#`g9xOuA}QkzaBwdKZa0&sxad>IzE91zj1)j6cdeLOXC)L*-rS?Ij#^VIb7z_gWAuBB*RaICY9S?(! zyBs?F<3}ci=}2(+rm`R6@ZDGMBLE$t^QP&8vIpg0{*M+zX)J>kP^@|S9I5%}c>(m? z;?U#FBX^2Z|5N_~8cg}efu6ArJ5W$0C<9z+cc~dnd!B1_g~LB z3jJ1XBDXIGwSH3*^HcqsR~d>elAbYNhNaSW)kZH z?0U%g8P@S)dHc@iVjMc|yIJiRyJ) zVsZ*BLJ}iPB5u-B$d{h{i~S>%)9%b|1o|#e^pRaiej&NtNktZVXMqYwJ6Gt;7tBFf z&8_Ls*+aGeWVdgC7Los2oSFk0-H?oR#kOtR>ZL^)fjm6Z1Z}x;#5iTjDGr@`G@a^I zOxsMdpX0gcALcH=-5WYI3HM)kZh-qjOYg~gqVgK$XVJ>E^Ap~k%9qdG!h1u_d2#*PtK~yOt}OD;$$D0}!|K`GRiI1tZA9G#M`ii3 zU(a3Ce`x>9sa?=(ckakahE4=~cHsBgca0qR4=P((Il>dIoVau|{kJ))IZ!9df19I! za+NavS2@bDR|w-3kYfnr6_8^H<7S*yUb}+v|Aa@R&a*y}zi4h(q&_BLo{H+pymN6^ z=6K%RVi{k5R-PbuwUE<0=a*!v2&LK!$4};5IfkM4skAQ@q{8MRyj{iPz#o_x{UTpd z0=d^q$hm{E=KXtUYbsrh*xMM)o9VQ3_{W=ji2t`AXs_9C=FAH6n=RdrXR}B2b`$e?~9X|J4{y%ul3K85CiTBa26%((eaTUp@GD!fp9A|qo zFNS>Dn0)wwR}mBI z$nl(vi*=f~bzop)*v3|>WA^A3~(nU@mCG{{*RyuFSpE@mndwGeKO zj&Y<{W5w&cl|KWFeZ0J;98P-Y&4quW*XM}Ww~+jmegCbG4!EAN6>=EF&-j2G z^vlcm#q$_{CHLu#IZYZsIuJ4ER(k#vF;f zD*0YyW%>W2-h|gJ0wOXl=J@jHruiYIXV5FUBrfcdyrtsxSz6CdRpph%ap*nq;F|XQ zj1MmF9!`17w^GBE_nj*J3p%a*oj3j@m3NCK4NZBE5s^t~7dl*v`#TZr2fso?uN1+i z)kJW>6CyaS9=_kicOt^_@$JmX`=~v^A4bldCC?@4CZpG17iXDvF7F{3PWlMl^9nB( zuRl)usPzqNK6%f|I5X}?JGWEk^AGfGGSZ?CBVPrE9yzA>N?PfB#Q77%S(SWv6BS-h zl)IYu4X@uFb9=e^{T{Hejzhj44BiBpSMhZsxI^mD`J)`aT<|~O<;_%hD65innyxVX z9nKig=gvFXAu#JT@kTtp)BF?RdTV$5jCC?djtF99sOjOiGL%~pnU@Cd~y5sXK(7^ZhsYED zW=>F^kWb!L4Fvt5`CpRra1mVh4!&jIC*}MrHI}IZa_=0FeUD1Q^88IV+(`*W9&)dN zl;>{b(@LD@$`kUT%PY2a?0Kh)GmSj+rJTK@MIyLiB*#7X5c%U%^3Fd;rT?72>Eqm0 zqKePYM1C#E6Z5zw%S;^kfVuI!Pax0yD@*{(ll`+uyNmp@xDq}3{psXa%BrVI>B!5= zuV=E8{pj!T8Qn)}_|Y+dgYM!SHL}~tkAau}3%+qXzM^dg75rr6b{=QU<$^Ns3eFMd zzU$~I%84$ocq4z)$GO8CJLA@{B(5BUK5 zcQU-Zd-<6rfaU(3v3JR(1U!fh&4ltU+`52pue{&k+~+^&L7k4YprN z6B9>1pgqp7OmdfAR~9QAJY7V|G|)U81ja;Xt}{3znA|Xn?K9ruf$$=>i$%> zAJFssr*OX|f?zoEm!Cmhu@}yMfD*hw_>zYL22*hPXymfz;_K3 zM?RpQ=XWE%ZK1HfvHv};=YA(TNM-$)NKYh&Z{laF&A$}inqKT@XL@Blp#;@?x_ae*>he7Ek%*eU zzc>Z+bvU+HuK{p8kADpR)J}b7U}Zh{t$*Tx?14FS)P*T8lw|?hm11khR68inv*n3B zgB*@AoVu!g7Ro=?zj4lEu-F~2Qe@))apHfON(%b?<5SnK7RM>2cS=9G{$q^3SYgQW zOvoOTEwk2qbN&C$z)8LjrDormlQ>{N?f_#i=6|60vQew8Q2u4O{-X~hzKbwsS68)Z z6z=LV`u`~@;QI+3MSYVVuOhxf`hWI|#CqH=rysnp4$8s%gECDiJ+}QUM>zWZ87P0L z3;el4rPF%6N71`e{*TXU&ypV}6<&b0ocUR0!$&!KUVyrZi~4VURX;=d>mhj{EnQxb zw4v$woW9~zo4@S;Wk1yl@h=qT^mO_u^jma!MX&QWeVm;`_OhnW>E{sFE2u5bzST{C zA*b_-o;K;v>L#k%^q2Dgj1O$D;A(MJs++#HO81pem8vw4)=#UtN*m=uXE+!#YvC8zTj?ACC0_S1^@NL{HJZxt6b#j zZx*Nb=1nyDSF7dpOGrzXw|bWe55hH^rTKLYM7-1Gxg`VyNSEri7%>ZBhC8|6w7IM+=t?Feu6bd%nDn(SxPpCH!5^t>?q zN_q3TA@;Y%&6osoW5eGZ3uqtSKQHax8srL_MxK}V1Vdse8M|lWG9XmB!?W5A+ zk8`+JfbW9wP@c*m;k1{9>MhdJ<@E{)M;gK>oN>_1%7r2LFM`few zg*Hmn#cF;7{CNek+`0T9JFnm!QT1&lKMtS531#_CLHGty^+h-Q9S-;AeQf}$jumI{ z{0XO*awq)?eug==f_b9K0&xM4Z#eutmEM+bl{dtBHvL=`J`rhU+$w$C^z&5s^9H|4 zI-T3B<-bsd)BH{0<;Y{Ls1mE@6B&Q0O5aEX$scsVW>MurHU8r86)HT(<{wb=;2d6L z^DkJ6^xH+$K{x-k94_UDaVGY@Mt$bWZ-dIe5zd?!=CMZ6W( z=d>r~1NgyuUx{Fipa{182^Q`U)cZy7O*>Om8I+28@|cLsJwFEyq5&xpBj@ew(na(PU2V6}*bL z)ns1mPp;@V{mI?YH+x|3tej!+DTjG0-^KQrC++=t=S#YPC+)xQ{r=?S(rsebto8`s zg7S(rW#-MR<;zx7enIUk48=n|q4K7>UkLr2cfCpH-Anz1W4F!2+IGRGBDmAcIjXp1 zulB-Z-Iu?Z#60fWOXDu4GI3ZIo6tn3IcIKObB<29!Osm{u+l&U+q*v~4z=;^uAfmp zQA$p2WIppQGw}4_t)8pqv1e4!dKs77HNCN5c5UPPC6=+DbHKhcKWP5PIB8y*rAv-G z`lrOvU;=-uc)^|Uzr2h7P#4EL#Os*6c}4eEs!mG11^?7vwN(9;uCLTzjK%mBeHJwa z_$2+o@A{zSHsMwN2;r^KpPY#bv{}DT4|xWaJnYzTwx72esT&;@lZaUp;%1laU=5{H%%2g6r8-&gWZM&rA-^nU0)~u4i%# z;}uAoQD@{8RX$1etWo2}>Nv+zdZf)&Q-5BDcw}GBbjk5>Tz0>^2g=`C|1r-}>jsnq z)&j;wqa1QW%ISTS(^Q1h`Xkztpgu3$Z3j1^oY4P#)^_75t^X4SH_}y{Het8$$Tmj_}tI-UH$F z5Pn%0z54oP2QV>$5ZSKbrI=V82SdLl zAHkj9fRFt$Eq!vl-?1+@IcEqh+~{~;;+%nrvb3yL`*Fw!J*ec;39jGIHPv zg{Sn1XrT6%+Ev)-qH;*PK;s7V%jSZ8em?zRzEwY8DD8I|L*Re#q25!BZ`%&8Q6nyQ(lj(RT*P74rVh+Er4s zaX5V2%uewztkC{>g-dX&aZF)H*ko$$jVP}CXc_NM@O+)j&3R=et4S9rc-O8fq_Ig& z=yai!f&UZjNnw`xi{Hon%56`i&+fFr{Zey><_t*49m>?Hb3aHA_>%oaX?hxKddi@; zkq&p-zry|?>3q=pydleZAbJOz-%Rh9F1^Z!cL>4%l-?LkPZ{(!bi;pe_C3NgwYsh( z;-oyng>&#f3;!uhdYN3N|F_|LO6RY#m-(O6a1kyH^LKdm{D`u-2{y2e+=!}(*rOzeoS~9HVf}V%=3R&s;`i=SL7$!nLylKBG4?F zbM>xD72aKTTY(rkOuZjy#z_+0*N=R`ZBy`L>Q||LSi3w6ua3c6mG(M;aKgLU!FwG1 ze{4A#F-PH1fAq6;gMkw{nzVo)3?J^#z`aG&L-DP2C2mS8<8^TGrUB2+8Ho{>>wXdG z!|lT)dqVe@w9guS3ti#)q?hGXIPuxi!JP+OJ4_Y#UE%Ei+-vz%?mm3|^nCQ?dM`TT z^7@)=Qzf6UeXnGIc-%(-oHGDytxG@l~ANK;_R+5Rs+*1v%cXf5(Vu+!yVdI_h{RMuJ;8u%#5n)?4 zyxO1~o${UE0=O^Bl;Lsl(!R==_>DbcaR>DRt}|~n0{RJ%b=A5=KW8~#sK zI~8a;9Js3PQ;flXIQn%gT+poF?X&CjZhcB4KNW%4^#;!y2wQCaU6K~Y%W?GTSL=<7 zbc!w?pAP}AoBBU&`$*0@R5;--wz!4g19zAVqtAic#f9|EbRP@%IpC^w@bL1bH;XAZ zPRc1yatvE$%FgmFB~K(O170k3+ApCO!v4(ez7|J{**|@*NwQBbRHY z#oIg#cyhjW=5Ny632{#s!6U(cq`#OS zz`OZ@^x6tfjZc}sxReaCpkO~m6up8Q{yvIEz^^{mtJ}>0=33laaepVgiMUQuHISL7$~8>?SrabVP#m5`Ddmz>xoCC#l@mstEyFA?4X3om*XI^}+V&d+Js zkltRy>uVg#$Jd46>l5(R6?{?qrRK+}UTJ*YQWM{8{xrCO(_o`5IMV|6zS_Y(M!i~a z6>ygV7kz*n&z0tzaI<3ZLSVA&Do7tbY=gT#?n`iggZo3=D{)V;beyaw=Knj(|LN$b z7odLX>&{`W{?i+c>TOdM!6)|{!T&6@D+uHIvLF3KQc9<|Zg{I(nS6}*sloH+R|8&a zjV8n$s~o(88ZRz0UH39UmX52(O_!4nHKNV(|~u2gC`ukUo;-M|4zvyM4vnd z0q-rWnPa|#@%A}*{Ng_T$NK@}ZoqvF?lW-1?ftl9*jKx8|1N?Jds^(1@x=0d$>Fya z`0ZnnvU44N_iKJr6XP)upjbYB(f`jLF9J7XB}UfUlsM9xSh!iqqDC|(iyqm82j5;T z#D6ebME-Xq?#Dzhvbqpy2ZTt+7$7~`(r_}Kz_)i`oAAEW32{Xq$P4{WOui89(atZLD!j#CBkli?4r7_cu>Tff z+_~TdQTcvZ4NL~i_hQ92a91`&ythrT7=5;yH>dh&>ThgXa*B-O<9j3c9x4J|N0-4j zJlmP_CV68Xh2*{YPvNb?IAXyni#z-mN8ScEPH9<)yfOZVkE}qKo#o<6c@r*d9xi9t zT%W!P+>adGYsGo=i|eN;=ZyHU<&3@sKF9)H&Q$UDL%-2Zk#p?CId`Q(f7KYY6dx?o;LwT~`d4Ch05@d^*)GaQQR zEpW#DL#H}+rNQeI8{eTc-ojIWR~vYzhQ({7@%I0s@LFNKj=dBMjxy=|F{qB(*W=e8 zjLKvjm%oKIfOoD4^t?sk{Q`MXJDjCFHX{k?>n~{YS)QH6Y47ZUZl7lH`rjB1FRiQb z^Wn7r3n3r)7!35hUg7Q4c*Y|=)lWVLViCrBi?N=xcqHzbxEJC7KDcke-2wLvpu-uj zSc?AL6Y~ojlK340Yz$Yug%{d9?{fVwntGDaRS(#G^2Pi=d^ZMqB0cNR&msKc#3RQ0 zRN}3;5AwzO?ZRs<9{O{(CPL~**F+V?hnL1aDFZ#WhnA;00S0LpZ@DVZe!{Es2k_J! z7G>Gv3a5TBe>8&v{uH1OuRHKQ6M-HJL(5a0=#-Kw?YNzMo@4!1sqA%=4P6+%S=!EJ zzxGC72`?=?9_WRy(Lj&qL*;2tkYfJcRs1~)-g@HBRKmhn_KQw^F<5Bw-2Ja={O%Z|YA5{E(8c&~)sQ7~( zGu{Vi-_YhPd{UzcaoZkojlr|}5+7Dy-UiF8CE7UbUtEB4U9cYa4zvfDrCp4EprS99?=_0wZ&99&LC32W<+e*iUHZlH<@TJ) z6Wyd@*rz`$!S93Mm*xpbzm0s;F@$TBm5MsWc<75+zJCJ`vR*jf;@x_?sAKWuxQ*AB z!i?J%eh9qoz@u>+;hFYT;^9~y#@n}F;tf1kcnwJ2MHcUtNymY=6L_7VuYZQ(nG=L0 z9?FaO8wj~Jcoujxz){!D-w56@&GfQ8?>OW|9G^UY2A-OG{scfX_`&`z~SV zG4{c}aSCUY@ET)|eG%*leRaK2jn{~t|EhR*AzlFVICezW{kmOt=sDB+=nsRh>;=$y zjP{q$%^-Z(5?oFwqvm&m&dQofA-cR420z-KsSpOgF{NfXUnlb|guTBUvRK45Nao$S zsgg6{XDR$Q5eMz)A|-2z+2u6dZae(LcGhQZgu!n@=?H%>Y!>2c*(0#G_afgG6e6$m zo~r$#c(6|?-cr=V<^2$^wvHu4#s|7xb@1B&9|i(ljQ=b2ftuPZs%i3Ke6(eZ|0?7< z8u_whWO&;1PJ5#IqejXP62)-!e^Dpk^-}p#{XU@a;KoKFGTs!02mMZiowTU4OhcbH zovZ3M@jG9|!}zI1EaJsG@jlY+fWzkXAx z`R(^2^#A&dF~+0z+u%ut8LyhcgB^D><~$cYXYrDMS9nyu7>knLy$_o*6TcTZc0$Kx zdY;IZ??ULkK68!d-;U94@ciUX-Z$-SScLpP;Qil$y6ez4_l~%o-!F0O|3&Ek^_h3P z@5;2F>0OSFL3{TjZj4PAVa{jK#klJupN_a&S^iGe6UlXZGS=ZyN9Q*Z-q6W@q!%)< z0~Qy{AN>H!6?XfgS8zM_P;#Fz?bIspJxb=s^D=u-uEs>p!YL|=HyeAN=(tMJfjYSo zb!kzdrDehs%0ID^`=W^)7O4HEjuUbFd{L{CuO592{Jsib+aVS|Ewhv4Ya4Wl`R|VT z0qD&l=l#U-FQ{=I=-akW#`~~0+EmD5QHjPD;`u1;r_<`yBDBBytWM_tC(A!I9j*XK zzT05eG99_X8-FA6-(vHBZnb%Dh4$-{&UuRqMPz0V?4u~e^HmX@$BLS@ef)zLeU_@J zS9ZvdMFL=4w3~#x>N4be1ov(SH&>TG>M_pYQ|p{?^{8FK#WaJvL7G?RIdvC*u?PIK zWnM<_c?bc!f#&z&pG@TkCzQxf?ICJxX6I2py1aju{HC`Czo>JIlbBzhpV`IeJKt5L z`|(iENWR0BeD8;zqYqeof#vhr+0t(s$9qP}1O4~nAms78jrUx%l7~~j7uUjj9Xk}C zq-WG#($EFo71Lv}T!A3Y7iGoei*{+)ZO9w*j{15wLE$TY7oUo7RlbXUrdSc3Ym4Zf zKKaG~S1opM`LbO|xbj>19j)p#9u`|work|R3Bl)1sVfvs8vtTPPzMOK9 z*E8mP3#;FYQBU>R;EYe>d_9E9q9YBH`Fw(Hm#BOp^A+2XFIy-w->31?GCk>XUW_(? z_@;6u87!&FeEZ8e6}S(}^o&dWqrs&I$@f;&f7a`pgx3~jzqqSRL!VDwCzv~u&(=dS zUgGy?ck&QVtu1l9qwr#Z%O`iV6EnNhzw|%#Z&cnilFOn2hy0)Ny+h#-0pE`!-*gV* zkH?=<^BcOnlMoIc(AT^LeVd5qmm)f!LHj;kJwv-NQ{}<9tY;FpTY5$!Au~UxDO~hB zDNL?7CFmd{h@D^cc)d)j!9;iU)q<->;!H=&D+W9He_kS;bYDWjXK zcVp0}O~4I%dLeY3&MsMqc81PwS{Q3_PSz92VT)?7S1lA?B7QF(V9~}c2+=#V>017a z@x0`Mh)jOZ)RjNVWkQm}|8A7KkAHuC-;%H73%#0p9`c`R@y8C(?JDTptm17F-aCbe zH{Qk@S6!S%zkKB|3u8*?xcndbNA=DObulQ%0zC7dt@4F^GiN&Tog&lF=OeY%{uQl% zFL79)wz1(NGB=Xn2$%n*z-=M(2q}L$Ik!_vhQy{AjF0|=^lQTx;6EPt#WF2@KJ>Ag zcc*fSlkrwVMjN3Yi|5*S58oF?4>y92nlg@|!#Jc4Lx-vl^NZ1MXCnUOaZf;!F8M{}+9Q8|~<#<+wk@4gFtC z{H@2_j%vRwB^CQb^8Zw|Yx6%ryN14a@kbV;$J0u$*neq!a$+oIzi}XeT$xX@EA#Gz zB@AELugdl54vF1jT>V&58EX%Cxj5-B(pTySWjuA90WVZAU0=%bp8pMOj*CFo0ZUi* ztEzp{<*`+k2loePBbT(}^6<5bOU?%FRuR>HOL$zGkYL;e68FQt;tP?cT!Q z|1PP@xZEBuehGS$7}1g6+jZ*0lA6GMAGkk-$8Dr>UskyNv2Fo-Vu{o5-?GNv4lR*3 zNuYMRrY)l56XJYdJzUZdxYHnK%0G;p8*5zjIjDbhc?+ro_cDIwk6YeU{hE?9blzJ% zh4tQByp^IvByJX$`t*KDYv4XB^9YAa-8#$pPQ~va)ccQtO9ZJabFja@EomWfseDQ1 zt5-3uuY4Dy{Tcv2Qp-^1Ie+ve)UJH^H1r4K*(JQ+f3WjpR{6lR>gq#N?h zM!u-aA$r}2aq23Z@mRlE2^@?U^wsG}-7Zo8Z*jtn=a<|e0=NAsf`@-s<)!u$r6y1f zk~v}=7_kZGGjHyIyE*QIcZwQM{}cHx0p4yA*oJnC@%Bsk;uGiFVX=$oBmU4GSO-kYY20WZwxnx)vJbj)Q@%OBQNB!=PmcPW`%fxFOinlZpc=rNN z>!-_~J|~Uv9&+#?lO=~8ycK22lbdo^UzVc(zqcFkx`yQs3;Rl*7>8+n*@*dsr9lVp zX=ne5U!L5g`|zTH7Yn@hVes_1dcj6J85YI?t%EdOGLi>BJ3B;Wh{j~x^y3&>*4%TsSk>uOb!GjJgjkS0Q zKRWvA^v~h?kENiy|8C&b2qRx~BAuZ?%pb}@>(4^yz|s^4FF!n9IJ*Pww%30n+V6`L zp4*p^7?;p(m?bvF1?vp0@iPp-X%4y9vvm;BK=#S`-k@K(>JGXLuqwDezU;$0-UQb zj1DJBhXeEY`1GU%y!w^d5d@`YbsTuNq??ab2@@eTcc6+uQuXOQ`jq~!i@=siN-x5l zr%HN{v79L%=e!h8oh?lgFdc*hRl)aQSVVOJvjW=AxFw#okP#Vpl7Y726CvT`zt#?x^x%vhn@Mc z9uF(KAMa!-t4YZh_LV8m=a8?{&&Tc1`GQYfo(&s?FV6$Oy9{`GJgV9i;HlHX6y971 zZxZmnw|vCC9kx7M82#C2aLla3z!JC9Er!c;!FQbGNu6L)BcpeFY*5zGP2F~M+U zbZh4%8Kkqv%An?|1eC=U(RJl0qY;hOI z6VhIHqUQ)z0I{GxrlF5mtmT6I@TBU7Mv2+2Kg$}Rd{37Ft{qNCuOyI>gNy48=8%m( zLARDV`#|EfKMud$-^7%!Q(u?eAiUgz(5G=!Z%F@Szd`z|U#Ma{jE^~mbhj%_H^xXtZWyaAvX_fJG-G!y*T4e&xM}jzHBh)!Jad^ zc)jg&SB^L^v@H$Yv*I$_w#D98xn{)W+1=8$5N+PFJ7pg9+2$%Wj^lYlEl%0)!f9xt zd7~$Uu=4yxEPD)e>Ukx~_p|cov~%o457V3G(7O%vI{jhm7aV#&37zL`n~`1y!R6A6 zHZyma2!7Zf_(bmxm)@jKm=np2rx#eV;$!36CpxPlieAih=yG3(anG`6h!c6WzRjUG z{*KQPm-tHp!3C71v@AmTPbtTO5ZD#3R)E@M{ZLwNkuEyCUhf?xQ zJ2Ck}=W^RazL6v^&=QAVk9ET>+-AA@p*%c&1(9)jPOEJOdC0wsBV^oJu)wDs?w z>d14Hnm?}#dA2-Jd1`CRCs1q`CV{HTaJ&)?Nqrn5wanqElzbg~=lxrR*YA4~{G+#$ zr?1^fP3eMOlDELw?G@breDtFu&ry(PGYi@BOC`^S6)w*v|4N=AsgGBlM_&RzZ@AXG z^GwDXnc(tVUU~@=Z&JXbxBqpdLv3Ncn=>VK5*{d|C&zY9l$KYy<%Rjmewau3<4jdv zzV_ECuaNflBWE19#zv+bM<07X2p4z&Bzkx4eo_UWHQD z++O+Y(e&iRM9daZEpsXvw^xgu`t?7Q*9%U0!I?1q;(l$b)hAf$E%g zUKGE)c6A5noJ6^*e0}|8D4mXSQG9A&-*xCM1ikAxEB?6t8#NxGet6qIpcewBgyqt^ zAM}oc9YXPFy!4~n52y}IISgg`V83enbIEGZ_Z5@IAJ;c?=B3SiL&F#|-U*c(^%ITj z;&f?Q|M~1;?fwNrTpTTo^$)5%*y0!6`X5jG)kQCiDZR89nh1!=jBeQy5GG&z*%&jO zG_XJJ92*@YM>TKt4ETB(tx-~2?D59HOV2WPgbmg)wO+KE=9E9P@WltKV*W9FKvvAi zG6EWM1#<26<@HdWxmcIpugdcWw>)+KDGQX#6LUtUJU>Et{$|Vby1!I;MuDHR%bBlj zo0^%G)F}hg2$`uFBx>{Hq)ph8|HT-dvGrk9=#=fzso;ASX(#4|Q!>-yd4B2&Y&9h( z5G{DqDru+MdWt4PpKI*Kuj!8f6$zOSXxJjmeCP5Ulw)VCo32;o_>)_XG#@}Sjk2t` z95EI!<%qSKo{=<0$ys+b|C)EGrz36S{hpQ)Y ztgj`^^2HpokuTQ4miKYwJ5I@0fS#!G>IwXBkdcy_oSDuolJmR5YKonw(9MpmE41LJ z2_V3KTU}tIxQiV9Mc{OP^EP@^T{+!HBBTjFJv~p$H_`Y1<963)134odrT3xziDQp1 zUyt&=OawCas`}>o#i4a%WWnW%H3?I$f1_L{IOW>O>CfPgEfyEq1(_;}PoK66@18#u zUEf0w6drj~!ggkhhcy?CxAautZFKOeIe7Lx+fHp$+P0-wKD^z)+YG-In7QSCdyf>j z^6HV*IW{?yc%+N@Om=WFce?y@8AhMiZgX&t;dgHN@4#Is({elZGnVZXw00rIc+Ps~ z(z?LgCU!@Ba;o2x=XSM;qN#K{Npy4(xF*zkRfh_=er1)`; z27H;Rr3{tZaog&?ywX$JW+cLE5dTS*O}TQq9&&nu#i8cieR4uK5syYMsk5nf!jV@7 z_L`#|)>n&7%FeB5JE~Dxc2tbCqsnPdR&)V>gB<>TGWVyWVe?*xzaHSPwdPKU z7R}VUM#cBXYT`-TdFrU_Fmp#*$$YacA*qkMKc;qXe-@d%nOJ3kPg8auS-##p2)W+s z$n`rT*N(ACo!B^5D|_6IZQkj~wLj!~iI)T0$xiK#E8^3p)uMkPkAQ?MdOl0$?}4nQ1v; z5kVbk0w5zTwo^JSb-|?`eX^6Wbf`Md@EAql0U+=5SR}`^{DvEkAi}O0!m*i}+aecd zQ1p228Zh#W!B#`g?HKJY_Bq@W@6;dLE~R9o>P2xCJ_hxr1=dZw;v4IpE3j_3@^ajG z$6-14m#%f7 z!?x@dSPTi}bWIFAMHu-xcHzo1AuqX4UiMSpoAyS#>C?@PY;RUL^t}&RS@J~l7Ha)! z7U)BHmtD;9Fm5mx5i&52rlBE*jIE?^#!--qajb>XM<1NCl>)$5g4 zL$9mJH1yeQjIviJLBH}~{vGc;RvEKZw8y}`aIQeYC0K*Pdy9OzqnrY?o3zjfJ5%rNv7`~xFwOag9ek!c zf5>5!`-j@UMem)JBd-r3uSt?~*0W!vyx651S@sAD+n$Egvtr0=ljThB_`za=UPox# zF_qsjOwUYBO-aj0Odu5~m%eX7-#A6zPUKJhJId2_IR}^Yd~vyAUQ732dc`{ z$=V{JsaouJQ2Lf-tRn;Kxd!@`u=>siUA&BI>sS@5zT_(KOU{k#&qnpp_PpkL4 zmVv(Y|6t!3td=ll3-ki%4=Hn`Q9a-M&#EgyXE%pVnupPPft4!qFGF;0#9SrOxf=Wb zHaw4a-q>@bOjrFzwf_O_Me8#~VDD5>wZSAI>fpV;s__yV?yY~J9>T99(y@o< zPX*$u+GMpZUI_UtwS`-k7JlF>u1Qvx)TS+4(vL2gv@Dn`-!M;apVXFje#&UjI|MgX z@1_2(OnKn=^a1#NsgmLyG$N0qbG$FkdVESRCPj0&|=75h>j%aYRw;oYs~ytsVbcFOoo zA!=m(+4#Dpcf(7d*OAkyofW+mZdXHJ%A$Wf=-;jAqjvU3M?bCK6H7n#G--Kncn$PB zeuApDmh=m1EKnY+FE3l<$2TqjU4PPaoU9B!J;nb2yRk=)u2OnRepBdwY7hE3bWZ}^ zFLDz8IORo0Pl}y-RnB^N=?)h-)DHYflip$ITn0K{mYAjJR4yBt&Q1=UZ-P$ey@9B| zj$Qwo{L}gmN19CU@9J&T(E9%g=+*rJ>BSyLFSOqfB|@gVl|%Pb(2d4RUs1!3O?Tse zN;j=%v7F=awm}#uL>N$=ofjUzNmgVL|<0JC&AtB{DRvK8b2FK9#kLCuzW0sy|y}N`3S5s?TEJu zZOoC#vf2@hYOV~OU!d(1O)!#?lML=01Ji$4u8&Yjxb4X5CZNBPqR$yW7#9^3e+=Y} zy_Bn-!95IjOVCa2-1&IE!qR`Tp1Ayhr`zAHAy*bmKQe(KZvZxnn$bU^x_5r+3GHWtGVPd^d$ z`%a|4QAEywOs1kfuWpX?-QZ)}X?vJ1=-USDJ2rB|-k;UfF{sNsBmA%CP1U|0UG~nfF|VwH2v2A&B_O8uA4-be5v_9ZmvrxB5{g1uhLN!4xby|YMfz}fwS8G#2VA;y%DW~7Mjx_zI@kBexc`dC&OhPCp2@}?MX(Xh zz-ZhW-$gplllN`-eFyY_U-tLW4$lXe-^xCIHz5AfhuK@kTuEa`4a=6rnAG{&=e) z+oD<#%^HbIYa9Oe%5akRYRIA}mcuKX@Boi|s=>09F|DZm({YVRm-lDT`7XTMy3WIkD|D7YtV>LZL9?|rtP&|xBad`zP!27)% zyu&n;sLn$sylC98L5iwaydsa&2WlBTifH<)xX_jd@pm!D@e0}j?_e2t)Q|25UizTy z0fSQRxMN_>Ad1O+Hb5T4>v<0DIru$Il?#ShFm3;q$yh+A*Hy-j0wzykVdFFc&84vxv zv6_fX8X~G(yFx_boQz1g{fmsn{(x&y7h5aaQ6u3yvegWvJt$83_#&juz>W6|S_~Ga zH26+L-Vz~BIVBbOUMhldr;AhiKIWuUk6gYFNLm_SDnyf4L=~dv+QXts4=K;mi7N0P zBkvR`Zz|s+lKmEzx4(SHGO$-r2j%;XCL&Dv{zmeS&+T_dpF6o8y@dRzj302y_kR4I zCff_tWv}R!i27HCwij~0msbG!?O0X@9@V2?*#ee;DjMTbyGdpJw1fM&gG?LX z&P{j)RYh=vTaUb=RXpBP=cT0%$nBZaYw&;^s!9ntcMyd~i;>SMDj(U0cm+XCJAZpc zYR$|18;Nw2P;N6uG)QjJyjfQEpn+LE`u6E}cl~>^2M)>^(BQ<*HNLKCqbAMnmncTB z3nl-o*U-7*D$Kv>CyQWrLq6P3;v7D&xK6}nQ%E03J|s`-ThTA$@(L=8;0HBi{`ynS zlgPmY7OCU0g1|?`upXcvEXJ6vXs1&iJ2+*a)A4-l`oI^q(o4wOqz zvFvNTeE3rNyonPDW6@Id&{2`rU8HT#4@-P52gtm*8{_-rTzod??d8Mo_6KbooXWr< zy;uI5B;WGjK;oBW44#Yejv}?E#Z-^N3D0oRe;${>D3NAKN?Z9Rft{{H)J3$e+~F;>3~xGp!uxbj$Y{< z5c-@z>Ni!{fj1-P;yRp9pcdL5c}3K`Q0tef@5SiPaC!OfqMd0kV+nGz?iI(ma*ogL z*<06jx1JX#sr3KTY31)?ZV{aSsN7CUJ#W$+=ezP{1h*S|QRARIev;)O-~Lwn_+-1v^{#j@^1wPy z@oi3dV63m{0u8t#&VG*kj;i|3xN;8D%YO#t;p%~|@87z(N$$(%39SDQ1LF?deI4B1 z5|{ZU8rCtcpWiXeo0mTrxEJxW{LuBx1c8JF8r=%QErLd4ml9KC0L z(I4aT^5IKthufZ#zRF5VJxlJvfL!^T?g$6&q*kh3=!jVi`~I(Ny6-jJ#jqtOK=%Ylw)mTa$lbHBN`_dnHx5-|>p557-uQ z#wl*SESBM{r=&aIbGWfPi>KhfPdINcKMr<&8;wKd6(ubf{KfMme-)}<{LDBkg->C9mee#qs>8`DS076 z+$?JO%DtpE=j-LI03O;3c>!;reL+Iv`R9vDVB?j5$C8U3yz?ay7T26M)L4Af~52AV?^{x0i z8I|iH>IBQEl_Q_)@ZTVmM_ZIfJv{FcN2*eJXgWK{aFQSM^cII#W;+CWNaL20o6+_? zB!U}5`f9S<^RqB$-1J%qz1G_hYRa8(YzIEjp2I#Yf!~)+lT38UU)XVF&_l~Z^5u)| zCHX!roOj_Ge5L%K^zv{npdlY^c!v64%K_tZ z$cf7nW#^Tw6@MLY%d{f}fC$EoI*36XTgp??6sC_(Wf_ z|0^Y@EcKeP=EEz&*nN|%!<^K}aRX?4T<1o58kJbn5g5zs*R-5Lg9r5MoZWXYretLL zQt_l*V6z8ywm_a}Q|XfF6S4noMnuYz#>`Z^2#mv6_??XPG*P5lE} z1mZtL_3J+dn(d&Swj6kxFr|OafNYwHjnD4ew?{Vhbu5o?^OsVuS+C~pLDu)ktZ95S zuLL)2Hp02lQIgkFhQd&J8BxhD+L4#6?->7iC06aVUeg#cu(Pwt*7hH3`M&^9MatlPU7htF z@Zznh!tI$?(t#uFX&0(@=zF1Z!S!-J!GiD;@goQR^pneVpDq8)etp@tLHkPWj~8{b zOm5`4OX9QsLAGly5rl8s{a-m;wj*otTuba}K=P(>^?r+^Eht|(pdT3von0^2t0b`b z1l?<-VL*SCNuM-T0yV!e3HO}m$Pcpf)-;0rR&uzvCP(Z%M0S~@4{K_G4(P)A|C&6U z2cp9^f?RL+SiWfcof09ZDT~fE=nIGrmLtim9n)dt2)R5~c=s99(-+_{R{d)5AdHg8Qg$gw~~JqbJR)1Kn9 zEunIZ1%01^zHF0+^FZ_^n%`mMn4CShUr$|i%A^y0712R*WSRA0I(+qeO&aL<7<5=T zgUfbhNl){e_4H>er*=7mxMmx^+c6%O3v}E2c8~aMnbS|AoahSFv?jr4Z)>|JAnl1Y zJweZU^lQdP3_%wDwkpAPc9cVKJSv`@1r5NtKb7H+ zbGWw#-)lf``yCl)jx<#>MZgmX$9%vQmy1Xr z{;M4Btsz=5mcAV8LB4RLL3&E-t$7FG*&*Rb!{M-}*Gw1UvZEp4NWFj_|n%hc7lCKGJabd(fE|gs52%5muFnEW5uBhIk-ZhMWI)Dt~Kpjd@O-Z|VQhN&g+v9};5*xas$*^wIoHA7gG6)ouC%{J)gnUZg)N z#iTD5_cf3!U^B+pn!7Mqloxzf`4vn!o8|bQN)- zOR^&a44@)>)rHM^PiIbI!NDKjGF1DZy>{WbyKN@81;;} z$l^D4(le@TS{hnL?DJmT87j(f}d$$<5$_-Cf;m{B0 zg10tTjLdiSqYH;i`L;v&Kr!+)m%m$N_&1CBn?6R45*J(fX322a;oi5fxz>&lBm27P zdvZ9_kG9QQJ6ep)aOt~Kg%kbhxE~TD&vC==R^dc{7u;jTNDSAle&|4$*sVLNutCi~H)h>F07dwVy=0w|1$xubPWLPlXfxuu;}-7xzWF^e=SM&qMeMF`W0;ss0`L z(IxX=itr*ae2$y{3MU->_u5az@c+8uMI0{qhmEuLM=|_im;SXf{A;o;h8uL$8^h~ddD{--LO_=l~tPKe=f>2J$#yOaJ?#Q9nbuj8iw z!U_KZ;opg2yWQ}wo$#*_en<@a$PNFF!zKS{-_}KnVGCXQf0W^0OFf_;!`^b+$GtL~ z%YQS{pDKopcheu>aLNC72tQK{dyw!k7rO!RVdK-~tw#T}x*tFDN9AYK`^CDP5Aol@ zYe-J8W7bs@!v;8Vg52nmeEf*;8e*8M$KZ>@zkYzf>0?-H$4*!$?GIUw2arBm46E<( z0lw&xd>lgfWn$PxjvT?43sj^x)x&SYBzl}r(^m+i?^BZdxj>8tCc$GXJ2 zmSSiRH+?-0m-J))V_kbOG|9zpD8s*&`OuG{*SPemgLN5V$UHZF0*6cbF;-mHRSbFE#cwaezxtiO z>0`))jvcfvS%#CIL-yXf?qY~*$ABNYB>f2pA0vh|cJVW0dg>=3J8xYtG2{XlU)uNH zS08aa`WRA4oM+nEb+^j&jGv11eZ}B?Zu;&rob&IB@cv@($8LBp8U9s1f78d{MWTky zzqbtM{JSIlFfsUlZu-75ob&I6@Nr@=j`%d~6!7TszQPz#U4w`IpSSM-&!X7gA4oO{ zO=&6$N|0hu6cR#HL_+cfB59^j6#a-0BoIPK0)iE>0E&pBSFfVtwfykfy%toOh>A!; z=pE7ty+{)f{_i<6yF2@pAos$5pJ%_aXJ+1W&di)SQ+7t@zkr|0{Le=GSpsA3TKtJj zm+kx;pua4}C+PZnMA6ZXAa9M8uZi)O>Ga8pPUWLF?m431tX@8zV!F)#T+ru=f=V5K znxvOy@;7}HEZ6+dl`|xr^)nIi=ZS)E^!T%w&itbdH&%Wu3f|KBds)$m|H-&N7X|m} z^w$)f_xl&qDlVqQKDO z&ttme|7FmZ3(Pj!ehB2DOP24~K%X!2cj)xb6`lB>gS%Mdzp3;8l@|YV&{vB5X?pzm zOqcmH7xYacf2_{m0!c4Dz~A(df0r)b5`Her*F3~85&3uM@s}}O%J;D_3Lg>qdOHev z>5}rzNBngnUmphmzmiV!eTBPP^w*vFpb=rc3!2fPPZs&C~hY zBi&+$QOqf6Kr>=nv}gOPDVCUx)PfiM-)DeubhF|HX(OBJwZ=ZSz;H z#jik^Ln7}EJ^nt8z7O=HA}>IvAJXWDkba;TcR;5fWxAAq6X?yvIEQ^YDe0w;@i%>p z`%yHp?b8`aXZcGIKU9qSOp_n_pi9bs6!iLHoL>LHkEE0Q)u4xoaWggfp$|z%{voVU z*iej{r16jRY`|0WTmh=)?4(U(sEt-E{K3B{94W?Pd8k!?z^|lJ`H9CpT#WrrmoJU!od3|RQJ5>n&ei!JB|7oCSi?PFW{NajD{3qj{BgVGX`5&pp9}fCc zVr)Y_em2u3|ARoECUQ>b__>l^@)Cd3N6t3Q|0^tzbmo63;?EK}EA;pinJ(?~a?mG> zoM(0XM{GK5w^8`A$Vt}elNFuxpN;!9k)!wHArD=W|6I^N7CCx99`Z1~WEg+bM^1gM zpHn!4pUd(y5%IqgV@~P(&tf|B58jQ!`C?3!&fm+5PW(NEd#)I>QK!GA=#)PraW4^L ze%145ju!tl(BBhd^nNbVqf6%hT+ruOxFS;cE^FUuF#^~d0 z;8)T~KkzRKD?~P?g6;aZMA1pVXkQDLi)_5|YSWi#^kty06xn>I`LltdQ&m_ z6P^Dv5})mVHRvtG=$AEo$U~R0bCUdl&(V*HD=qyO1@d!Qe-9yk8!>vc9zTTXlK-Qi zhl$YxHU1zEU9xvQ@tzFI}u3$YvC+6r*DF_>oMP^0fdxMvS^i=dZh@ z?`*{1^f9W5)_+v*B}n<&ApQ_Bs+JzVH^-CdcLzOQjBw;{jHK_7<&gf2!1$0|KKg0# zV-P=0jOd}KAFtxe@i>m(UYqADO4j1XBmPh^qK+OvO~tp{_smn`G8=!8q*MJu-Wf$B zMP{`ge~6ZT8ph3rh|EHrK2)VI$D8R-<`PlgPJg(hbNWM&{#PRNQ$7AjJVU+MF`2{B zN4wtQGFs2U^Pol9Oqb;+48JFeb~ozzo2%lh^=OFSc892A$1l+0Q`q-J+vR%vi7LK) z_kr-+J|Y6`_>V|B=249ma?G^t2yGsY=1DPc zD&?2uoDyg=U&o&z=^;Ogx~1P^U1zLl^QO4mF8{Msd|8h<{y-6AJLRotp&_OYqzf7k0l-N_nKF0ygqHq_qn8V`9fJ*HC(jT=Xp`ySijqUF{6v? zkBJ6${P|3m{1Y$B#Pz(M$t-^hRQzx4_?<;PJN^>Z2s`sz(Mq3ZLwZvF=WTq9U)k|D zsrY1HI|<{R#Uk{GZeO>l_;S9B5()iCFQ4F(>hD(De+`|bm(L0nf3$@kdZ&(G&Gf*8 zpKSUqqMlv8_kn&C{-LeE(59kEkR`ut|H=NESBG<=ku4wMuBwkUI#DKBTr)*9wCN`m zy|YcfUNpApXB54SMZbEfXkyV<2}Qrsrr)pOuL_j(ZPJgRKvySW9hS-eD%t)UurKCy zO@*F5crP9$4Eud!am6m3-cZrko6*G;Q^gfFe@zwLF8^2DpvP~f=-*iJn~o7J?D#Dd z-5y_U^0`hARrIM={3gkwsU5$KqEEEwjSuPkg(-TLO`oOcw9abP5`Jz>!S5AM;y2b= zMW}UFiY9m+59Y8|#RzfDL3&#z2!P0!kJPZ>xjPaz>fjWT8_#e0lD`4lF2^^Y=7237pu}l<0Hy` zFn_B3Uz1{`(RiI2e`LCB|2h7uc*HLdjX&4ptM-45-M%!Qt;Ux*{vb|Q`Y%Hff23%1 zTG@A|tM-45?H@HNSN;*xhsyYDf4@R}OirxU;}5sfhwoslLg&RCzvlQO75xZ*(?_GX zm4C_fY)Pl|VcU&WlSQNF_4IR@F6B=H{VCD#j4pqHj8FbMWHVMx6AjDt__Aymt55M-a=`R%xQ#d}>E$*_9C+Vr3#K4gcsitp^kCa;{JZ+gUe z=;2O!wP*V7xHqfKGOrv;W_e}*LTu7&)-ku_itDyTMNrk z$G^JZ6W9!V7xw>Whl&y_RYZbI;JA`anA7PYaDN9`_Hi#!KwGusamfgRq0 zea8EvXO7vpety-C_yq03c%%XQ`OAGGFcSN|JoFOcE))TIKl_QLJ!W~cZF!5~JFnVe z2k6pU*>PI`Z=VO)DH3&uE?v*X0pOvpj4R8vm)z=QXwoy%tI)QMrl5|~YE(KNxDmc^ z8v{2~!`(}Xd2Q3o0a#wxS2KT$gCXxp8J9jIPpR_&JaBQ^po~xN%cycy+zPnCGA_%z zk8$<$xsv;IRdgy>Xm?E9#ru(Owl5@FHWtk(BV6_Y=rl7Pqz17S}bB`^K60#WyPa+pRE-ay{{*fUnAmU;OSGeoGsF zNjIe5#Y$UT`=e!#SpMQ$6@F_gOrv|rAJpZ?y5yggKkOI3hr&mjut5fehz_$jckYP0v8Wv>+gY12 z`Kxvh7vkd`n_J&S+;;eV4dTI^WKGZxqvvZ4Iq3^(Ik&RL}nxA^)qA?qB{04nX=}bJWIP>IVMPR@$NkoH6=m;XlhX z_E*r?HHy!Odi>s*jt^hS+%woezU(kDKHjA^x^$~-N)bb zQFp$$+$sMTz|WF&|M-y{fbmHOvVUw8Q-A4w8J9j=gsb|u9Co=_v&+1lzjnTv+AP>% zs$m)(`2u~Jdsj1Gw0|m@M%e_q<*ua?8|BiVeZpyv^G$uwe?=MD^fhk!kM(C;;9G2Y z*XHwL|6;wY(Dc$AynJn=G%rOCf|Z(JJAfXv^51LlyH*?E=PH>d^F#YC6YKgBmI{*jfh{)6C)`4#_=L?*z!UPl z61cF&zo*l4w>vs1F*dF*&cIa1FL|~2ym2lAdL7vi+OFLN9S(w=$Hu)nB3BGu5;*l; z+qVxj4+{4ph0^smw^ik^^zpY~u@$L5*lwWUx+JjO{lj*@gs?sQ!}hpjuqZ`1V9;mY zGU*a28EHrOhs7SdmnLrk+u1*C=Sv7nyItel9x&jr5@a?&LVw-EFEhi?rjJi!`*`dZME%$OIE2hA1sU#K^%YOoBB+qNYct|I_=MG#@5M^)WAOrL z0yd*b&K{r7?MDMq_wePSZe^vYdr0+3IQ&s;7tKe9x?Ka59CBZik?46Vyb`wA#_AXO zzic1QK+@%+&SEvb1Dj6m1zpD0Mf^=4b%M3|fz`|SImbs>WAz>pa+c!j`38Sr)g#Ea z4ptiS2jyE8<(u7ralVy%=37kG16c(b*;>Z=*B9~=@8@DX&sbeyiWWa=c}?& z1{YXid+%K4h;VSW5Ge2 zJ<7?NW{`U*yJMtSP^*NAL6+RTFRzLYUch+W*ThvmDVJz?$LEr#)Y0{6^ygy1wwP{VFU% z8@iHqm^JJt8C!kqVICVk4wZs-6`qGX_SaV zo`+c-#;WcL*K1rnQVuF382W7i?Qh2295>m?i6Y>JrMN%CJs0;eOSPBe2g_ZPT%@-e z>EIdd(kj?39%sA9VzY54n%A5!%NOR->V>yK9mhDyn)hJe&2jBrYFzu}g-!nYr0uj* zTVGkZus^3^tXPb&AItQ3Tzln(k8AUwHj=2Rf3*hvf8q;x$}jL9*XBWON(X)a19AhcTYNQ1VEh{a+NV=(|Qd$b~*xK<7Y&qw>!CY>+2{@`RJ3X-iwiS)y>x z;+%`2(1q46+oE4YCcw~1-E{s|Ji1vET zQkfQg_FF7?WKY&lI?hI3KJm5!?`sj@e$Y2wR7!jj<4u-$OVKW8odRC5jo0@Own@V! z?Wc9_XF_yRsw>_d;goMT@ZJ{z9iLX=c^@BJpHZ=RPWd)U;{62K@KS}bMr&{Sb`m%E z#|wAj;k`JFIR&^)Jl;>n#!DKIBJpArURU5v1l~SdzSz8)@H#p0)}npJ7+XNshfIB_ zc2<>_n1m>acZwZg?dYvUJUd>;O{dBvPl^?}OiK`S5W+?j#t(fyrrUJqQC2uK>Hpb_e)N3 zVK{9-cikSW#ryG?vj`Y*8gkM6QKd6~;}Qo%#mB{1vJ(p9Z;|-RS_@-wG4NwF{1)O` z4(A&`(t+;={*@x26_qavf0*iyb|5|D;dx0IPL7YexmPlst{O@w71Doqd|aZ-ojf3c z&d_DPepY-vAdDs1;LCIxkWQcOre5s%rnPuK-khuA@?CA?M>)=`SLuHt(_iyF(!L+} z1Gd~z9}0GY)%lyO_~^J~oKPGU7Xed+VcsyWhwgAXkcv+=cj#pb_}U@@x*b+}IYNBd z$K11isT`o+O?G<26Oi|D@RM)z(|fh5Z_A;-B5!El{B-io&&xb#8_;S2_#r#sp(p!v zd8H@JMG;?{kiT1~UcPDbb^AHheh~lTRJh(~XKq6{*irMkW0cvhY5Da&_)z^jE-$PX z9bMtqQ|YdTUOqy)pO~o%(KA=sTf%Rp!u~ObtGTR*u|7+lnm0?&9dnjLQ zd^Ff@bsQ>}$9+3x`kTSek_|}T?yHMik1IP2KK4OZtgizI_anm1v-!B~OS65@`1l2U zG)29^-fniiNlNSIN^!@+Ot}!9>cc+RC`xxT?AsFfDr>*9)4dg&1=Bx{f56L5L^#Uh zI^bc6QLEn(-pYT8NA<+kfWn2I7#IDCW$yqN9SQU5F;}z8-niioT)e;k(=#Gq5;$dC zIqx46gM*?|;}ZL_gWnAY-I5$6?_7nu7V~J6fV;^=#W^B@X8lL`b)Fxd93PMP)tY|M z7yIcR5zzNGh0En#O-h)!;hh+mai3GT(DnMafxFAb?LI`ahsW$gc~y5qj%UdEhcrw- z#OZvj!~FkGcgVDC`F%`~nDRfud{6{qU48IzT*jr(u2Zyi2gl6AUQ<$1RS*YmW8hvb z0;giG*DmKeuAD-lsMH=7Cj#q5++=fyz#jF)eK+o1xc$suD%k(|i}ep&lsCGJsu_?y z*iJTbnOgV8?U6PQN3Ks~Y*qQJ{sOY;H5|&=`&(?O?c5x zywSi@eF-0UJdwo7%D>AMRyhu)m>=f2OndNm| zKJap69Qq9Z7NexNeB(tq@vwG#X%>a{EU%n@@Mcy1HPi6mE3A8jDDny)R1;ngC*CW- z>m=j(kgqFINS}NE)bL&ao}ByVh@FmU>w&!V+1-ivF8l&z!+hX%v+&TiS^9hvcv?H& zX+{lr5gzsb3*f2w0o&g8btU4Mmv}l-)|`+w<=n2}egxbPSVSpjs~Yqg;UVV|;I5Q$ zZF{TZYW9}&yGp}_FS_n)8@FRqwGNo-Kim1#lyDsRjjk_W4ts}me*A}e&iy;~Gn3S* zznZkjSJ?S=u<7eY;>H-{x~FizgnKS-9uZIgm*|Vj6?`KrpML``oD%c8Wv(W-XSs@q zbe1dlSw9YyFthZZ&YrO;jOn=}}WYcXs0b1>CM8pdXDFkiHo= z!Ic2l!cCo8cX#Q`AbFM-ZHtAAv4(X=Y}}jI)Px)1z+GP-xb-!8d0mr^8{X9fX53e8 z-1X>Vudk)yj;;we+=<&9erJ^k7!Lo>F4r+}DX!?WxTHjPT1r%6YJwcvW!&i+?iIk* z`q4KB)`Z*1iF+e(SBrqGcN8wmYvTgn6*qvqWTj`c6Q-WmV{CGLOIzL!Z)&*qcuBW( z6-2L3>w5rq0s3udZR(t$S%c<`%PKE~5mE-5_pJ^|h!8!v2&PrS}P@x}q~ z0TD1PO5yRmvb4i#F4?tXycQbXcfcEApn zFdXFw{r@G&B4Er`@IiKh`#l;Tklvl*iXu0R`Dvi>vk?3gX#9*-{47B_%Trxx%uP(6 zz6sIkH}{H4?h_t+cS?ANQ2E4dK5*l|8{>OjSnBqq54(S~9^=DHdc%&PFV6gN|Hy;C zfhloms{HN2IF(f%V8hoxWAoQ;v!<`jCVz6c$G^5b_?ZWOB18c8@|ETC7}bNgG#b8( zQ&6O*J+ePePmHRc!G~NE$RXO@p!jgsy9i(9WG&=bd>nX*z@v26*z&FKjC4Ozp!jNA zU(}_4TwiSa5$-G9_0Y}YYNY$P3V&3|K}B5&!g%1_)aUvr;C*A`wfW5_UMHV;X#W>) z2i}Jsc!^Qb{Y^Y-_fKIQXEW|^(5HDE|5u8@DUxbGrT+ClAFY?!t zHwjo;yWeJvChrmI*CwY&r$k}QGQ11%;V8HJA@A=Zp!FLb@>18{l$Y}J4Gr&J;3=Pw z(reSm3ol0DN&jB2C#Qjj_MpwZz@zsY%zl2#pg8HzI{3BvBYS3Q_-LEfA0lLVwf@?~ zx9j7E5a4_&0@~(z;G_YESs4{5ka}`(v6s8_*^%hCS|t@eSsm z%O_8trVWzKsjLqL8r~1U;~Jp&Z|4_J_BVCB*1#K$`40F2jQ0oC2Za|WM=n@CjQ3jQ z1AgI#X10LW@AZqvJsG`xY(W2i@x3A-627k9gS=eQCBXGf{mI*%132VGU0NK4`K0faylkgAKWS=Ch9~{ruIcwL z;7L_5z12#8c-$Ry)b|ajJBwQbueHMC@nXg!i^`BJUq>5n!{xvmDtV#LR!{lE>&k%~ z@V+&! z4*AfYEZQpqh9aIvJ)|jPJjHY1?LMyIVVr2gt4!jL(Bb~@*vvZRgH2q7c5vvAUizdd zT)r3&eLvIAY{&%O`;tbVp)LI3MacNNU0VdaRWdHiC+EFr8A>v`Cah7a_Zv{xHew8T z<8$~8zjg!J(pzwk#61D`lejnI#(3?9P?_Gv`eb>xX!7O*<3D!lE!X*zm(93SzuO=$ zbW0b@%l!sv$IU5Z##^A_p$*)yTE?NzmNWd}u^D&bVO(~R;+662dLI>!1IZ~p#`{#m zn*+R^M3Gm^7!6O2mq)q>^ij>66YnJO-p4$}Bqg6#KhjeNbApVAu@bBN{2O>`?3Dss zcSgfID#zyu&m5rF>&Hg)$rnu(fe*ruX8G)P7@b_nKjUG1#=@Hqywj4#cwcFFTpyz` zPBb7X)$N^s8=C?Tve6~i!O{9BUcrlQ2>I;&Fbxz>J)|h|`DHlNPmB>+_#04;>qr`X zUYD)#m&5NUcFs?R`=&Al*~lai3!AymB>E&sal#lryYNq+g>a@Ao@GpN<0 zR@%kAMRUh{P#aUAw?y;{uzrK}#_Q!|eybNwEyXe4BQ(B`fbTo3w8gcf)O(oJ|NO=7 z5C82RXr%0cn*8IeA7g7fK4-~T(G|a|MPUe?_oLa@jibPSAIXF4Kim1<7o`rhe(+wou>!v0*2h^tIB(4EFKmQuUDR0w^n{Ms ze%SWPoaT~xaoKv=h(7a1%};63SF|E6$@sD!M$lpmmv?)<5w>+v8xarzQ^?^DIP-&A z0?vm>8?UMmcrV)d(EN8S$R)g7GSl#%xU?Ud-Z2*gz4Llw)G=e@cCm67t)tfUz7TqVe;5vzz_VV-nn9Y7GP6D~ z7HO8tjh7+Kw{3mkefActkABd{04|qUtds7iT=t9W+s_@BknDdTbCDzD$zdfQ09KN2gKdg=|fa8Zy588u&(pF?)}F~{mzUudT+eYJ(Y zl+Qt!*F2!~_1}$yDJ!J#ReLGRySG2N5#uEbaaic6O)C6Bn_u&VeeZgs{6zS*)qmJ> zRIP>_+IoU!+f=>#Z|!MkWlyzoxe0C9!gVrdyzM2;eqr>J#)J@r^jux8@wXmrqm0U* z&D`P|`oZgTFMPaFapz0V-hRoZ8^HHZ5}f(oW4;$_EfGGP^` z!L9AN$*51W!`LB7ij5`bCYsi9h4$>X%Uv2dz3uIP zBPZJ7g|j8k(r;CAYE$Q&pX2TP-1ra3xmlCb5ZvqKc4aE;O)3^>!U*7DiHxb7mu+L2zohhfB8%LM#KKb{I9{?Qg;@+sQT_Mtb0Vq>88 zp*M!guvk1Do+#t{apA3GDJVnPY11P!eMz=4xVZ+DI!BlMcD`z==bO7gPYk4asn(cNAXZn;IWAz-8KHTZi;Z z?_X_3e|O<9N#}8@QdM8AJW5KYDwc}cX66-*vu?)t#pd-QFbw;#eNqc|LlM~RZhYHg zBu>za_>ap;Z@Zjq!rZ{-9yUPZqq3aTw%Q0srwesmRip&;>IS&svG}Pdj;vRI;5K;n z;ye?Csk*oc!dtnx3Bp&oxCz2jxwr|!Pr0}WViS^!n;>=`F^gO?{tLaat+3HpA_}v8W+NbPfbG!Wi+z;jdF_Rf=(q^vTp>dyyFe+Fx z))yles{OQk5ssm^|H^SkUHDsxV*?TJT|<9mGxh%mVV?XAvQOZf$JgXYd31{E=ks$p zZr0iD8knA}=G~ynU063@wi`b$hd$JrY0^rg-pX&f=i&F8GL$NB&61cg2x zChLP)Pwa8)Et%jG?<@9w2YizM#p`EDzuG{6943-_#(1Jxk2b^q+LCJP`SQAgM}K&n z>c5$nh%m>|z=s+Slze-SQ*C(!d}G|V?}!@smf}jj|Ig-oOK0$%W%GU6zcjute0)uD zt@7EyxA(mNmf7H&NAncl=6I90x+UL}G``*7dydU_gEfk8s=u#k;qFAZ$#%HQZdKt9 zL9b`9{#CN&@bk8OfOqXr$~cbxw#JuIr{rshhW9-1ux`=38q`+nAc!x_8=2*0%LIgb z)eI#>gHa}5_A~nBs7K#{uiaReF-qx|=k;k44))8PkV;chT#php9Q38P{M$~m{_BdL zL6H9e^3Ew#o1m8=zVs4r>qYZ} zw_vT_7HzzseuUCX4R$g7@7hJYFzn5@54(u|{{pNFnG~(~R_&1*5l7D@C5`hl!p_gF zao}59M^JBt;yVQS*^v5q8Tt8{c?Is=jJ%97VQ`ex6k=?0I19i47X!N%KXRt@DZlMrE&7u+)pGqD50ntgaNV^l_5<{_lIKa(m zBy2p`&e_Ize@p5^pCc!YvRH{KhVRj9;M-(VzrG5A)B+EM=>5|NIHC(Jk04~qd z!)6#;zZZ-6e0W{IUo)1m8V4GRQ2vb%AMzfK8K04@uoW=l{)%)-X80MFome5LdEGj$T-R=3@4gWEwl-n=z}56@`8kxo@FljA%!@SK@0tIgR=4sueJpxQG^_2% z-?dDmJqJVNuF3S@2ks#|e3pB2?`nz5#?{Q&~=_Za{~$H#hWGr+XJs zr^nl(&a=^?&T|Vz-CH_~x*fk0b?@IL>JEQQ)P3zrQTLypS`1&*9}fMT=A@0{XGQS2 zlO~LZeoVWC^Ds<(V@(!aKSYxq(d_m%UcrO?0!E3z4_a&K8QWn0pr3u#Kyg7vL8fiI z5tR3#!+Qi|zqj4Uam_v5&4i3?yrSFui|-P|yZH7zGBUD@WzSKrSZ>a5=pbkb%T4D< z1zm}GYve!C+1|j`7~A@ZA3DwXg%()KHJ3!h zMfPS}I&S#O+is`u3b%)i3tJNubX@$<*c10IPQt+11R>cdd)5`|4>u|XOSt%AT&h>G zxG}j2T;uFFz?rB5m|smrV3KGW;*fVJ6Ahfn5R%==42W-xgK#~u_It7?3>YsDSS0H` zQce>K=P(6bLAs9-;^|T9Jz!nGa^0GNz3BqyN|_}nR==2=) zJN|wA#+r_^LIe)@2Y!Faslk1_A=-gEgP$9#+K9ks(dV+RFokQ^GcHf@a9~}^7h-wm zB5jg+s)qX{78+&fRy9>%!!Rr_<2pVRq% zfotzj36j5LY&+xBGd1&$X3Wu!Z4XfCXx;~&7~7GQ!{Su~cM;%0d1P(wRcTNTUpy*v@>Lq|A2j9(^YXfHw2F|?4A%V2(*8Ye* zt4rHkaz1Ro8F4Xgvi(Xe9~x`?pihKy*n1Q4W9C2M!LHyk@G4EhaDw^@&i2cmy=FX; zkz~bClZDq&$@vDJyE(1i2SuP0Px>`R(Mb{bWg`u*x5Bgbxnw*HIN~|UN3xNOQTRU@ zd2|o%iMYSPorRm)5RBuKoxjwVCGP`Dzn58vQT0WTUCzKG%9&_N`aoEeyQpB&hnYVQ zOL}OL9Y0iDX47H+t@zl-0y>RqPVtrBzZ(6r?c+GEQB)28qlKAHOAyeZQ5W~0PsZis z7i8oNLtBq^BDGO1t@A=zzf-Xf^K?WT4Z6u6Fu9)e#`C3|SX7P(jJD_xD*k=|9ql>n zO%%?hck=f%$1{pb(C@X{GN5a_9W#GtXpBQL%>2B9^v2_UT;m5Aq>om&$Z+_KdP3B5 z;>~87QM5?}{_`s{9P}|;7D##`^^x0W{D=|B1$p!zIPcj#` zIM>*T_YPwiMa3fU#ZUM*J|G{RrmZfCH)up=UTW4utbe5S1#Xh@4GmBFL+qDSzXjUE zB5IDOKBa9iik3sZG7|yv{d~FkN6L4C@S?|#&nb}dEkSxDeT}J8_Kgl5z{O#^#tMkM)YSkY)YW#@!BGLa%`Xdc*!= zzp?EPil`4n;4nwIUdhQDMf1`ATWfs@x6q0EM{-`~gsidS^HZsx#Wcn}hIC10YX2vT zz`N+4gB$7Hg?F9q!ubg)*h^;iToH8hRia+Y-J)LT94qOI`opX*@Ht3s;~wOBq^wVU zc8P`oM5l9F&G{PaD{Y*-4J_cC*3NWJt6tv^GHXWB=OS>1#V_=-{jkL|m$yGDKX48Z zo}MddQTu1d!4DsD0exS7a{1T+-)KAK75ot5NAbev!k&y4Mp=dsFMVS5M~qz>zgxaS zZBDh|MZhdIek#*3wx1BSqlb#1*%;5+0l)pl`Dz~;O|Bj2592b5kVmf`;otaxTsz>X zsEg$~HFEfvjDm^uNZB#t?P3{#@_onkkO6tWBhZq=*a253`Z?e)z;m=eFAh=oioYEw z`zQB{pl6%ObY8eh&Hw8BL07npqL;y+!jt@kGJ!s9{__0u7YQDq>m9&4XX3*@J6SG* zW=xPt&7A4MUmMmR$zhbjuXsM%hyEfsu2F=uOR_DMfobYlsEheK6F+tsY&>18uR-7i zI@{3!|0fHh~o>@A06h6WvS3xs;!lKEgP^49b_%?n2D?#X}$P zbx*DqK`$Pc+|0N^&12~KmBuuq=qc!E zyi5N6kU^NghY*GG@P3WI`+%PXd{vL8qK`{49QYGC4Wp<4_-JG01^i|IXa14;IpNC7 z8;gbnL(zviQeAMiBYW~W3&Oh0)6~{@OwUUu~JtKVq zdP?<<`lQDP3gg&qxc3R;1o|a^;rZFVc0517jE|Fq5jq?3F=u}aKE;V(-0(U7I)L~y z{lwB9Tl#zf`oh5@K`8Gf`=GCK4}E?OI>sh~I-y=(2KovQI`CVs1-&QejX^ih@m?;h z^ObgB4Or12j14Z=7@(gxcc#uOr0?G?0_*#TsqdIfQ{(45cV)*>BqRIToR+kE&U1;- zz8O0ff?tfS2Xz<5ldZt-Yaa5f6-K*AjK^&i#!j@gkN(R?`6+`u7!y4=5oKtu#X8Aj z?3hdPR9X*Np2Ma*3HiB7pmT@nxLVaF%YzfHaq&8g2Ec5D=zFZ_vfTWMd9ci};|nO9 zST?{r3R9A?Sqr9_Vj-&@t{3^b+WM5&v2t9?J8PKk>+)P!W9AYO^Kp zoIgvEKlO*I2UPws4rrcBYc(3!JQ_H(buQTOP_jr@DFyrq=nP-$JE<+ z=#6|t*qtd~LT`_H=zR|8H-Zj3JO%2>AMQb)%k{?CiTW{R5$OGW=>0Qc6z&tje+-qp zSf8Z#VbJ^K$WV2$-tBQ}*1KLUNbi?-!401um$7r6mG1F!afMYcN`3?l`E$8$w|v+m z4z~)~h}jw2j&R$|D2GMr`)H91N!_Fhs~3#XSOZvU)(Y3+R_sh#{YIXgQw zBP$$Ht^9<4h4#G|WxM+yfYtE7i_I7dEGIOwXRmmbbXK2kXJ`Aed; zaE^Qw>_0Jo{SmI89*7gD3enf3XvP>k)H!WUjcd`=C@1)@Q8LU-x7N24HM?FB3LQOY zAxZfi^&5KfIi8E>KH5`G4{cyco=nqUedKWH!#k9!VBG2maQbZZ$6#5Hz%iguy|ezAG6o*a4?T#id9+=sZ| zks&#p5504^PZ17n3tcij-G7wnm7PSG|DaD^$4@v@?=xYaK0tf+2=o>Ky=8jn^=r`K z%h0&Wl>VT{d(giVMw?*hy$$HE3z2imhu)V%??a%U7|DzENqYYgdT(@>^@#Pp%R}$V zk>TD7^xkLy?gWlvzzGQjPB}2fx9B*X@;}Z7A#neWG1(T%^w}&}S(O zle)MZSDWQn>QgVqe^;MWo=T<9&MEt|9~=&2_@%IYbosL%9Ih+E-J*r_p-;>?(EJI_ zofxIC@!gI%$Gb5`Z=CoG^D7_Abh;#Y(0fXKA|0djAzlO1fcet(iFUiNg$Ul2A=9uv zgP_mLVHcX)27~o!t^0x>Dg9h)0E7LX4=w*E|n>S>U}X)ze*>l{OpbRpJPc}rjPpZv@lkl5y4f{ zB`?+|aCu<|n212JYE1O%CTPKPlW?+^>0ubL1z5dms0kdN?2XN#XvD z8+}WG)pkMAIKNllE zw~3&;xaLZJ_|t%&x(@l-%64FRePEes@6@Ja=*uye`@yo4j|35h_hVA@t3cqlkzVe_~fj$=W zrZSB-gA{$au-m6&$S?Fg`hRQV@Gs<7>2~B-8)d}skn^kDM}Fyz6h%gUwYeL2vP=p3 zQ|Z^L{#smHTb57n@z64ijgad zVqr(fv766Z4l;qAAVO~VOG2CNbs0TR!L8;-{gyilhdz4QohrUpc|rL(lsq8Dt#9(+ z-_Bypyms_Z>tScbbvEImhZk(89{uD2Tiz{oH^{GsjapS}jHoXDSHTzliCh`GmBevGJ z!pI-Bz~6ZI_hs)`1omI7c|uoC#{Jou@mZKH%#jV<`R1$3NWcGQB`5Wxw?n4fFL4;- zgc@hTzZVO2xjs~M@v~bG30CJBMfm@VsVugg<6@?`C66=w( zUlWs+?;-g4bm0-0IeISFlW6^@|*DwY4P_7cE21pyu2a8ne712V|)7<9PSE)Rknfk z<-!dO*`}ImR$?8OQBB zpVdQzTKX>!mGqFiQGU_SC?79o-9Yb$X!{=@NnDHrsB~*}siloqVh+tHze9vvaX!6MxES2sBwPOU&VExI!eMNX zuA1~-f^{|Js-SQ`s_*i^eD$3Be!XH~RDZR$X7x4>OLd{3H5zq%Tw7 z@2dFr*wph6QGDGld{hl!AD&)Rg>*QvC;tc>h@dTO?Jn1?dT7vcUvhL!c%d%T0g z{e*B!v~WK9*&J>;!u_m;)BPpIAI1}m3iR13WH7(>hQm=ivr12o<_#0akGVfH&&m(! zqZ!BhsRWTteH+|0~Q8aFf6+^6Ly#s8t#dmAulIZcpIP*EH?|eV3oa zeN3id=0EF~>bKsG==DY6SA?Q1dmQ%@Dn7OIKJt~rJ%xNVv~WJk$=PeM1{V7KYoiwK zxQ~1-Wjepte)3zS`;>SN%fS;wYNoTt`9`U~x&xL!m z-xW6?Uq2H;NjF$&$R7s6*G0Zw|C&W$|Ebi+c#OIB(Db3uj$i*4ZrL^&(2GjH*4k9j z(i%Uj7yyjUR`RHqHRmJ3hqT7{OGPIchwH1a{GxPw;O?r0^Oau|t{3jxv~WK1i}{R3 zxZZxkDZ7Yvi7rDeJE7mt)fVmS{E+>9T1RbO&#n?}ZF(XP~LL|-nf@w1A1 zkzcb#P~Y`d82N+p%Z2=E+s7hse)$^j)Eg@bjr?lc4|gw)YCv9Q}e3D2Hf|Dk$7%xc?xo%yf~`QR4DEq8EO`-Ad< z+OL~zBg*+;jXT@<;8|_R4o|=urJFDoi}eS>br`>I5w&_uQuDS-uVr83x$cipz4?O{ z$tGlApBjFLg&0!p5|96uVJ%#+@~>ELf5xT7W@kJ=4vZeIyb%1amEw5mSK@~RJ%%v- zptogOIMr|A`Jc(4BTvgR@r^o0AUs%c7*B1G27LczS3iys1oBrzxNk`8-C@m_6MGq{RBV0QZ>$?IQ>r70C!x~QFUe(=50nSGSYP;URHlpRFKguk`lHJ@b`O8k$MlIb9;eykO7Q*rZ6a{pgLu#X zNh=(`7gHHb`jm|{QP>VtIQ^ZpiP5>)1++=k{Taioeyi{IWN6KArR>Wyke6OnIjOvr z$y`oQCXC9dV)_WZoZQ89DR)=Uv&Hlz&vG&pa&?AWBShdA?{j$hfpSvWisZ_)9{Q3i z z60Mzb{R48fhFmd_tHKH=%i#kg*BjPD&M&82zOu`oTp>Z*A=d^Zc~U0nw;VplbmQ2S z7WA}lwf;n?cxt=uxj! z`^mOvt`*H}|9H-`QnT}ByBK^K^5hxZXp`yEpI2Z!z48a=b8a8uQw2*u#0t;P(RNn; zsKWF3uJ<~J$`6=s998gU_jddg={*;@|6uz_r+~;RAb~M3#rI zsXT16BD3DCaa1{@qgy3^<(ub;;fI-*-*QmMA&jH8Up#faE>F3le{ZHFran*O#=4zF zd-i((qj0g*Hv=-lmYyNGpa&S_V(C3SnbI! zekScxHp)vgF?Ez?pJ1=(GLF6{f8cZKoivWC$ys$d=1fmR&aYs1H(24MoI6O))7C>T zIX!BzDyK%(t>DG3gMRH$RUjwL{DW7cDqc**Hgnea0OX;|I68yB>0@eLPyW&WU-1X{ ze^&&)S#5=r{Qm|1t8TI$GXK^%oqYdVZwUSBe-M)CWF_NYo)#QN+SREjKf}Z`CpEhY zJ4=^wRF3D;?`JlMtDX4~1$p*Do|mvchuyBQJXK9d9v8*q%b6cMQKnZTfA-X%EM=nFVT#0dqcd+cmUaR=wxd$tUQADoh!S|fk|zxem3pHAnKzb1M_r%s(Z*Pwr*$q_h+RuvT>$3*ZURJ4>&A}hsb)*^s4X%UJYj` za99$F<^EpbaQnk2W73I)sRL8p{Ziu)U$Xfbp=Of~m*)XpeW@D6#0% z-QF)=f)^gf_06*+eBpIA@oup3x=aUNcN_1%f2e#T`3`IH(OC=>UzZR4Mf1!JUwG8? zk$iXHy&EN;ai$7*u{Pe_Uz_hqdgAp6K@RgK9jt%{n_VHUfgs}x}uYuxJ}$@)Z1OQyCMd+(elxuSI$N!?jyi` z)jw{8jyoARKjV(TJqh;~+`VzXhWnsQ<5GTd{w}oT-t;4I)tm<54(g@l?;$ErePW_h z-0`W=NjQMkBY)q3+-5(Q+9MBrch==5eZQmO?f@=qsCf+>ujTVG+i8)*I3BndE7>wx z#`KlXk)F8N=S<~uQ2pYJJiB8 z{-ApFsVS`x>Az}v_Qvhxz+Dbp_Bx;k((``La*ac`RnnZl*q_HN*K;slx@)10n|4;| zna-SCucs=Tbhd-Eo>MoiswZ<#-tG>!I>@ zbUTRg0rN~YUwn4<aU z|LXjC_P%_VgGdj)d!5nvei3}z!yY1~NGk`+?306H`t(hRPQSTVRC1s2*t=6AI)ut6 zZu5Z~|K0I8XBCGU)9c|TKbn54ud~lI^rhb}I-g_@{|`6(t6g}HY}Yr~hq^hwuN1-A z@N>vq_q$O9-}a?lHZJBbsxQ6vYI=GF_zi4?lw_>S$0hU4ub#p^^%QRFDcql)cAe$3 zFhlMkyGnd)wfHc;YYjf+m;*C&*IL>@Rn<3?$MAi)ci`U2WJh~corrXMh>*MCC&>Pp zS^gp<&U_o^kN*HCTBbpt$pzvX`sVUXIC%dd{6*a83|r5Y|5<$xaGHpa!C{^_ooWBJ z+7nLU-h&%<;m`KC;Ya_8Igme_NJj5)Y-Wf(_& zp2%lmhYUhL*{RP+-luLC)=ms=C<5^QY(VP(5zr=F1Y92>0E$@q%EZWCcw;S&Re}Nefc5;tdZh7Bp99bn#yQUB<_oJ5FM)f}-H~K;5 zmAF*dHxvIY#-}|6MMOE~l~;>s9PNQ~TkLTFys%|#8Yxp?`FDHbt9N1$gz-mN_(2_J z0{=r3U5JFks(hLFJ8k**oI=>QM9deS^20CO6sPbvLH;sNe0AEl&4%OyYi6u+UW~Nm zTs9|^aK8s1&^@}bfdk=xR`28>G5G@f-|Kq7e9a~`^vZhJ<>13L00*p^S;2b1nGF^` zY+CgSTMzNYs{AQE(4NW)Uv$A7F3LsB51#n&l{Ph1dLVzN$_KvEfzNUn>AxKAzF+1; zsC?grKw=7M|94&ftwt+Wtkj z7pa6V@)zerM=KwU>OH_Voe*Hf-{Dao4yy79AD(oA{ikEFeYQgnyRX97$Sx5QH&oU4 z3etnWBblW@%*QnrA3+UB_IkFkcYbU7+sYo@3R_eMw+}yJH~Rk@e-t6Z;RJ9#)P%3v zO2Th+KlY7)%^vruFkJW8*z_y^ka{nQ@*DQ>=FTFh-Wl+iBE#wBU^m*UjjFG}_@yL& z4d?$M3C8a!@pnOX>=$C}?jX~q&-^yd`bf3_^+ALlu)@St(*EsQdEDI(e7q>>c6s#A z2M!37d|ajYxE}F;0Utdr43S4~Jm6v+Qx9jMkK1J!2mT<$&r#3GE^$71;m5?KM)irO zK>%E&hlWQb{yx~=jrqV=Z4S}Lja7b?X%{eeLVCcy@^l%n6EP*8vs1F*dHRI)t6mwcDfJn1|YU zHO2CYN5fxIK9|D7+K3~Bhc?c0se(`Adi{-nV_M1Zf?fys@ zXYR)LYcdXfW(_vWG4y#pyf1)<^@{hAA4lU!PWfo~OX4k&cxTrL<8%t}J|K#`Mx49= zeJ%!`Y-4@l(eM}hkGtmr1GZ}S0^D10SK~$-vY-!`S=jk-%GH;|)(1tu4Gi-0swrsDy}tDamFH zag?9E!26G1yl$KhmDfoM4}Hwjj{&bl#-Yz)L1ue|@^DC9Z~L ziF&c;211h8JxApUp3JW|o@4xOPjBE2h225_)0cc?=os(c3a_&;{ul>5wh$8U?k~)K z9LlK|UPKRvKGFZ*kRn3d)xPn_&@tY_N}rX&So}Efv~hp|Z)y4Gjo00QhjE(?k&v&q zZ#)u%@vz@Em6vm9>o>*#?=C4DeWu@K_Q!q7*Uf=93V7{+hrXJeud?zligDr;PLeQw zA{@7kbJt|8z3`T+s{`jj;4}jc3cLqSAI5>d&GMifTUG#^Y#S%xpXRurPkFjHaGnBA zUEqXx;jq29tg*uR4CTH#a3qB==u_KzomJS-ptcdq+QRZ!O6Ex(G=<Ko5*)RZBuZwNYs{?>;_YjxrGPqg-YFUDNfKLgwaesMc9?wyPqgq_Wd+`+=w zE7$ljc#e5ay4MGcUaD^*u$%z%>8(kt#CdZ&CP| zzpri#{1ipRSM&;d-0J6Wl=t^|Kh}`#%h0z*{x008z3*h^e-7|(k!i4f`Gf3BY=;ST?6FZ%rJVSMQF)~_sC zjQ0$k~F|E9+BpEMN;r$A{ zMZo*c#_RQdP5yeg!#~>#KWN=DpLnTe)n~j83a<)y8-Vw#hSy8;qYumVrrq5I?JLFKmWd-_n|McPL2I})XM=$ zsZwgjD^_^d0Iw@#Rknjrdq!w_=5imM5{~r+W)q<2>pu8k>-2E~yBuM|x+E5Y@uc4! zR14wr5`lM}E#GakH9K&K>RB{~dXnQ)-SMsg@GTs8u#xNZaRMGM_hv$b`$hDSMgcmi%+Fb?q*Op z5fu3tZdrx`pNTd8zoljiGSpLty!;c8j zu$fj)wEuL&9E5T1kIli+s|_^np_ZuZ5msaFq%sn3RZ zH^{MZ=tKS|hU=Whey8TSz_J`z+Ko#~aK|NJ%lPeyZ>R7ftwV6yZAr< ziD)52<5yI_#;j)!4X4sUa2mOUEBH12z2%T=jW2$k z<=2C2?tkuw|FsW&v3=-&?uW0je-7?1gmDn#F9)v1J(-~|$p_nq%9ONd_dtH1B04@P zy1yI$qvQL#W8wyMSE%Q@L%vvEC5%`Rz}VPnQ62+>OELtY$ijA_v#heJ^kMHSYZ4=rV@!%%<2up0NuWhyNi$f z#Mu2>)mJ=6`MKIxetOhz&kUtgmE{rlhDjw_kQZWNawKX->-HBFD z`*_Z)s(n0{FN%>~F)y)ytPj1u4ZS`s_2Iug>g!5$!M?fhP7a-;LhDOvD3`Lguk6IO zFsnAFPRdWq8aCR^HeOXdy*c9i{|S7)?t{;-z-K&tS%{A~j5Gavjd2Y(NMzut;JpMH{Dn@qhEPMmO0 z;9kW4M0gVam$>MfHMvujM`_1ZE9uZ8EJ12gdP+0~VPlS0MUb_|I2FI`sLboVVh9JWD!~xb*)( z2mC*y_#l06(A&+_=$zE(KJGY_Tx#rTfI2lXJwY`_db@L=4)|^h{mxK)JN;0nel0(= zM*Vhk=yx0WOVpr~iosJ6xCXuKK?B>eZ`PS;{aK z{yct5dBSH-`az8YO8q3dY)^woL(R?ND#&%!+HB`HXCvK)$b8=nj4uO_-vp&kZoktl zKaU$H?E>j(c~MD8MLwD{1=-=!P+37qZa6)y9FsfvVt;Ezul|;oOtj|Ylo#Y;4He~V z!P#7#sA(iG(vJzGBR=$^egDN?(EF95*X_r7%>4K7@qHTZ ze=6)F`Gx%5(-&B(jKpIc3%~hFL%X))gPLDP?a6e`U!{0TVyK-;ath%4jx4BP?+ijC zc~RNR_L0{l$ZHeil^aW5QT<+{9%=6h2xBY8jNdDC3#T78gP?y@{-(_CpXWm`%58b5 zqFgH{Oz*9rcY+VSi$L#>pm(cE*X{Ru^4INfpxtKd$G9ZZ`z*%M(bu(E>o4ecgGjXL zb@}P6kz{L%3X0`um~5#leo4OYV>ZwCq4y5ZyIj7RODik#%0eT^RqC4z*9m`O*;f&M!&i)01V)ur@+nxN zh6QUU)ABXETb@;rRxIO3aVqU(>D4lN)k&NFqA6ikN_d!3o2)>1y#ufm3yoV740Jcr zc&xlgp6hYn>LXA1BVW8NU-R)hJ^8Q7w@08X&uf%CQNI5`ows?3!p2wn{puVj@;k5f z^*c+-%L@*(+sR34UMKSN@cEr`g8-5%>em#q<3B81m#N}x# z%6~1={>YJIT6d+FR3Cju^|z}!%E==?I#iUGRasbpN5}O9om()bxp{pgom=9BvFr`_ zb;(pNknUQ)deg`6T-}Q%OY}Ltv@8`XG^txppFELEy2yHgb}I3+4fcQQ+<&2YmrWpWE+L`swyN8TUkm3%_Rz@VB&fa8s^w`JGCRmf0sM zW>=PLQnbny(>a7>=_5zrEV~8c-AfdmZof0#-|s~KA^c;O5B!C#Zz65<7g$%{Wg?lL z+1|_kIhVaBN-N8UMN&%g9D(~JA39M7E?WRP_xs9I(dqU(NuK-ur|7H!o#^t~B8RY< z)YHZY9_eN}zt`GBD}`S~y0Gkxg133OH=KdF67_RH<}y7SZRMzS5* zH&xLKUvldPU@Ua#J!P^uk$y#^*D52Wq2k;S`|3)vMDHuOuk)ezVbD7Q^uD9gb^E;@ zxw;8vJvdv@i}`FA+BCLk{_e>y#HQCOExz=k9lzyYKJ+dFz1SaoG>vz0{ou0WZu$Du z-}~UFvmHXabQ^5vmM0zg_TDQ_h$UakTKdwv25G(GLodevm*s%oRf=A>-|3OBn_!kN z{CcAIk1e2=Y_jrUh|b=5n%(p%XXPVl8>I+p*{|QS18IHgL+?7!n@*{N-pKw|w|xEG zB&o+;CEeR$hqpn;wtOqoq|aWD%k@a8XM#yo-f`dzU3xor3;gY61Nd)Ahr6H9BR79S zxIgubaZ{4#MD*V^;Sc4!>gts%Yd5Rb&`LwE-h*999yqd|)t=ZKd0z6Y2@`9od!=Ap zkLo2u$@2oplk7bz0PE`2Ud>A`g}pgf`s^izS!L9abGkg)cVGv<)Cw#p9vLdD2<0A1 z52$39+Xq&1F|mqEifuS$mUx_a9k)Aj@(K!R-!CLF1RGyqqyz8pI7XE5x2>3;x~!+t zk4V2$>4(Sfq{ss0GKHJtXswXdv?bfa`Azw_cdN?BD}lEc zcwHQXlWMef`VV&hn_qo|hPBi1jVUMS%QB4Pm2ZMPBmG`mPVW9z(78m>37TPYjIA{e zoym2oy-WOjpx%23HVSpX)-vb46Hig+_HKnd<~+iFOFB`fZB>2K^hZ*W*3TjRN#&eNZ_@UYTvP&|G+*{^EEo*lW%>^k|yZvsOjf7QnwvS^U$XC zCzR>jM=Lxz+g7qLBUd-UOz$Zgy*)wiFAlwJ|EJAMh>&kt z4EZ`~(35Vbwgo}&`=IyuSoB8e?_3C5KN&PWkM97!ug1Ls&+tXJp`UNt(<1&^>~;Da z_KJA!7~EQ$(@oK#{bG4x{-Bk=yT1WG=0jLl+iA*9liqmpH@dVaf2|bcw@Y5=|9>6x zPDU+P@^bsVp8VCFA-s=rzNcQJ7k!x9RNposwV5OM7wdUM{)UR|;=`L~s8tB)sfkH1 z`u|_QOYsru_xhF}H`R)6)akaIQ6{&^H58n1>jpKiYyjk(eTaT(bk9;LpH@~pex)_Y z?c>t=D6S{6*C_=@G39wN$$v$&N1&_+Xan2wMBnZc;6@q4K}eW%G0ZNF`^Wg7I^YMVCx=PCcuOVa`J|2fc!#WLluQn^6>xcgge zI=z19o~0U{`$6aH4xPat)qW1d&xhK3yYb$?ocCIdSMx_>$?;v#R|)!-DEfT;q)5MW z5A3z2k9**IZhP6m4bIc%Lw@V6*9#oGq^-WA4&<2S2)@|sa+ZOV<7%h$jx0gP)UXgu z_bezLrna{LIb3ewuUd3&f-T;r^{=t5h9gT0HoPEkVK^r9SfG2P6 zc_Oy_q(M{lr|kK_ST|jjg;wn%_9OoO4>-OxHj8O&G(Vyus|eE~%JE4SfCKTjnpT*e z*1z9?-iO9CsW3K_Q6s@kK}+qIJ|N@&3~fN_z_dfD(4AhZgW)YBWnjPmJG8Wvi~;|5 zXsIb_8UJ@^nW@OOLzr)QX!(|w*^dfQP{b zJk+(n@SsCW1&LroVsulneUK!gK24`7Aia~7y^B%L{{i3gbu~sEQO{G?2G#TA-%Zi{ zi6ZzDzgyD6T>c-WKT!|Avi=uHjpEsI!t%5*{SlUXXhPleYwp}8@Et8hdsj?7(LbA_ zYV>GH{@E1Wttm?QPo>D6T51nUo65tGqKEOrkfMiisg2O582Y$94`(wpO5Kv}6y))LJO_Q>YHlUH(PE+UcdtgdUVISyPh)B$R*qr56UtXA_I1T1 zac$REOpKxztjSVxD_Hd>4+hx$l3%}tCTq!eFsCXN5o60?Jmi1@T)JdGyplt9Rs}rg zG3fBcl7xy99On=!4CPeF_aFm|{oCz~iP%eNI48j$Esj%iAp3hE^>;`I8}?{;8O%}2 z?3}E@O(>3f`Q>MCGMVXzlFU47fGwteTno9Zkv#Eu)q0Oy&^=H#3<`o**lvY1d7z(f zJNmb+EAY-C>ILOqOue8NBJ{$FW&4q`{pQjOQYh#J@(1hjWR2tAH*ovo;2&c%bjfv{ zihp}6M$E&^4)LfD^WWd$f7@E{e}jxmpMeV%|J1+sUs*2vH#Amz%ew=6GyUH7Y6|Gm z_T$+87U+FfV)FYtHF^~(jp&cv{x{qh^Vt3d?nmT&wEfqh9B)HigF1@lP12mt?P!0~ zT-EJ4`2RPRz@PkLIrVnrwEZ=t|Fn~6AfV(FD_>TE&xd6kSHAEjei7?!jXhfb?{`$B`#`(1n9D@PA&m^u)3!PA{G@>4NHM2+Pps?^6C^T#fQ~hwNjr&RVlF*w|6sOf)WmUOq9W zZ(&CNe&MR=wc!hDCQiPn&!no_>DANv9^!dVgHkin`p;t=*n@;w=U~sBdqw=faUx;b zCpfF^Jdtol7yLgZKSNSJcBNXWcVB-}B@BJJ>fH?ERvtapsTemj_3xf1w0(69K$ zLu$Vr6}}O5G|nFnto#7sS0Mb~DttNQ*n&y|?y*dl@hc9vthH^gYnHUM_j^=X!Rx61 zj2)Ou$oF~5&hzkE1c&$tHBQN(jS^kYfH1MrlUAsk~5)d+IU4j)yqT|{Npv>*wGz&@&Bq)(DbYf zv+2D8^xlI1p$|LbK<|DZdjEqXSFxYL%wOe}jWBhv&iACLP= z{C6SlC)_C?iC;F~OQfD-uPC6ZHDDmNYy~DSXyUn=aMaL>xA0khrUcevU`53~F@u4#tbWR1G6FhV_hd$i{ySp>b4q!i-&(oIm zfs_+9WJ+h$)KpGwT-V{sX1c+ZX4kP-bCF!3ot&&k>nOhTZfyHZ?~TA+Am8Qo)qZ+U z{kHf!PU;`&|4zvH_Dm1|XiHJOL;1DyAt7!#-iLqKj9&(czzodac3s5(3&cOwB=TZA z$mh#T{#8CX0)#)>(DoN^B*2L zpiZOu8MfHiiF)LgppP6Dp-#j+tr_DSy7&ol*jY?+u$>cGAFOrs)vX7)Q)W$8^d3MC zbsdqc?PDo9>|&R^eB!0mmfp17vR<_O6*P}2)8w#=4)hA4;=hFVr`UNEct@SG^CNtp zj5{AU?0+5nyd!m~U2&cLMdbtyW-#35nlMgQ2G7dpR4Agg2@wc&h@kzW2gK0P1buQwPRiHk>1wA z{km}Cc(}uCAATo#Y`?dnYSPr|X^P@T-996))-D8}=iBUP51x9E?BfcDPpNOx=FlfG zDv6Lu*!l60(tDJTx(kpWm-xv0XV8KD$ER0l@b;q*9X~j9D0xREq;b_zmOX4vW^vGG z^cC#7N~Q0T$9B+B3_9{{aP1*B9a0`#Zpam`o{Z)OeNLPr3!)_t*aoS8(9^nwkVn3f zhw?M)$X050P^Ygh0rX*?*6C+zWZ92C^nD*8r>F#4^uac7Uf4!lz#i8snYxoF|Vw$^YHt$W!S*c1M#jEcw9~ zlJy<*zV2Qj#!rgW_qsEIyAo~NItR^p^1ql4x=`QZBUD}im?OyE*|3Vp4^ytVNaKDd*B z`v7piaL}A5A6!3v(T1SQ@w=q{=T=vZoj!49)pTr1MCR31PT@PPxevH#heuvMxW4>K zV4Gj%N21O$>b8U5o<96u2i$qU)#hnC_&&IP{AS1)HtxMr&amA^-KRoSFY&>>6S$WE z_h|>sdGf*a=DLLF|@-4EQQ3RjhHtToLp0odU>P=bB>c`+}WczOWf7w5<3w_h8D(&Q8mja<4sA&>T zgYm&d?c=%`xc`A$03Wt|$9mik;u-5^kMw2B^;0Fc`-QRV6zp3&*CSW_Pvwf_Teli= zo$4c3jBT$Oj=r)Q5txd;ZTIELZ)(?R{Y27k7EYN}I%QV%w6YnKRhODg-)i8a-vo7! zvFi-bcb12~4;6jjV^=4HkM*H%6X;6@edmL|WH)sJ%l3@AZT6p0`c)zbRQoibA4^8H z>BSfZ`IB|X-(6@M4Ndc*rvdb!Uu}Gf2uxXLLvwvt*MsPJ#r~7^aGhSypao2Bc8U~~ zRS)j!3%&V=9nDwYcI<|J!580!aUZHTNk=K(j!T?)N9xIv4|GiG6LcwbCHC(S z*Vl)>exPqT==;D)kDox_uI5BvZ#y6=eQ6qfUekR@LJY3=q3<(69W;irkV>#i}e)JRAQErQfJ? zLi2!+!v;BA^Y?b04SckhE}SkA-Jd@ATDz5Iy1zlNL<2_=LYJnzw&Mh9|%svEx&FP}&J&*V`N(sD^Gk zMk>1}_dhoaH^sMkt5q_x(-|rLtInudKhPOJ zT8NS8H=(O#H=l4|mSn5&&RV$6&k7DVRzs#vzgqzh#o9Os%LjdQ1qN&BSbU&ajeIdT z_d?!0;|k|WF3TOm?@<0QE~Q0u zEmQ3%gbw~y9OFuNH#7`a;9S^qJ08Zhm>;62EqLB6hM|dW)4Mw;!*A@vam}=y;w-Gr zMY{06c;EY+vh;9SS$Q~>U$E0{tKyB|zv%-Z|^7?uNuc@NHNNhg`_5hWW$Ckx-$-BX3b9;fdVfs>q&w7v!x&10iuhaBkcV7mvtQYO<^c$YG(>K$9fqYI9BN}D;#;-f=`7x4d`aDYXzgHX;fP9UF z0EZj9`{O+2Uqs8FlM$XI;(LfB4&Nj7KxB`=KI^$iI|u&dE2{oOe1sdj;UgoQzKxZ; zP@eDegv0m4yczq78>i;U$oSU(M#CcOQ4Ad-l9~~Hoc?hB-)L~^_Msg_XD1v!FD|2@ zn!o8|$QIGb2`}gWjfRm<`1_)(6Fy3X4|Bqoh%Qd}IVyaB6FytVhtGzKnpx%(pkwzG zG2|~w{!IT^6^`?+;*Ujmtr&tXG|E58-*^r;8jj&_`WTWSIy(3l@&A;*u^aW(&!31P zm{Q@ypQ6Iaj$mwk_Z%_A(9^HwaHGNLV;a0!9Oa}xON(EN_>08g`Fi|0GJZYms=5Z_ zh$$!j0{&Opu{ntUj2N7)$CvqP)T51T#XnikA6Zuz^{-pOV$h2s(MkV0{@kN%<~3zjf z0_R?#(&O`MsD8;UFDT6o6(iU`Jt9xh=SzPYg5@^R{_!bXZs+IX?^i|7O>X|M@kViF zVJ!YAJw6Udj&oV^+N#p~yW-<_s@HSMc)_Qv*X1D~QTe2Nh{XqmD?WVXK;eom-*5!m za+K!@u0+2{1L*1TJ=0DfS+9v!JsV$@`n4PVvVF17;dZ>Yr#;%A&CvZYdo&s13W#gFk|*?`y7&d6_fjG)}jyAZ(rTie$KwSG)}u4Tb5QBoiqvb2{ z*db%Scz-^6>`M|p&Du2@RB>qreS$pip8~j`H_b(wjjaU0F zl6)fZT<3u9840|asCelV!u;{R-7fxc$~)FAm50hPCBK5-BfKqY5vzS3^FVk0p?z-6 z(f5&O22(=(!CoT|`HK6EfAe!1YuhEM(Cx(AJ!fa zha5kGzy5B#g_x)PJCiEkck5?A4k7+-#ywuXmxewp{N`)uJ|Vhx70L9&AFrPq?*`!g z#8Lh5`f~{3J&RlV6Cw@cx%kaj+(YP9{kL}Rdjx-(ZanlaTWh)5&a-{>ta*}2bH6#S zqnZaiw0-vM#k~P{J#O^b@ml-u@O=l)C_EE4%Ivz)xM!#Y{_Gd={T6N|+cflb;WuA# zsN1{mu>EOn-|cxCQ5?vsm^$d zeh869c4D=Bj@t(O6>47{3;$P*|6lR$OJdY{o_6yd_<7b|2huKh@!gA{7>(%IhFkHT zdJq5RAabowxJ8{aW6^GNh3%}9Y3q-G<_O{0Vvee1?@K+zY ztSo|D_M-nBvf(S`Wd1GXa;y+1R=DUg)0RrP6e+(N?bp#?iQG8Oho5|KJXyi-as4aT zZC8{P3>$_`@8oOtsY}#vVa!0AYumFpgBA16seQKXNj$$LwkJ~iNh=R~QU7CaoWR5s z*emjPHW3{~Sp~)RepX@I;Ua!f&Mn#JCh~8|FZw=uzo+VDiEr%f#Q36nkZCdYUN5${ z5bkq__nyXk2?ZuRsqp#SwZf87r6r@V;X-IwWnmVr8Y3E*|21Ui-TbTUum#|6cQage zaPLsy{vrYszEXC2Gx04CoT81%^CiR$ScMWe$s(=SZjNs=a)9>Jfn_EMAb_u_?Q{;{9s#>+1lme1~( zOjhSZZPB zYjQhXZ>71kcBm>oWegqTrCXT#A|MA?^D> zi?m{KEI*y?tRp}7EpCMhx%ESx!}=%U>{s%%i|x09BY(4 z<@uHRKA%|yWjIS`B-SbC6qaG{?t+o}!AhLZdvN9v&R(OO*7JE^0CaW%osTLyUHg1` zHUL(HGC$ltljSvxGq#X}*;%xBPHiednJ@RNbDgqrs&%}Ee89OG@&N~MU>z>WGa8-8 zU=Q0ZptF~vQ`;AcykWMaN}g<8hydv2z9L%}gI#~&-xMO^UlO8Eowg6yH%+3m)TVRq z$gILjxiO_no@t;HW1f@WQFOZYxA(|X5z6vh?f409c{;Y}AmoXig_S(_W?^UKA}-)A zI?-Q)y|n|A;g@o{KRD&vD^KOt+5QU4b*!zM!LCo^S@oI5gYVP&%Kff6U3*_rYY{u0 zc9M3gwIdb(!hu|QC{fZLkrifg-Fk|K0roBrOrEOfb?x`*k*k+r(t}IvybpH4oFDv_ zdVs#2v?sOwGn+_np+)b0tSFb{y6Hv#JobhUOj;R(UY}hEnJA+7M%+rKx$x8RThfbm zTsj6-=!et?Yk#m<@Lac*wP51 z_hsBlrnx8s_$}#0TLWWd4!up1Z%&~t-@Qd8#TEH1VHdskf!>QG2JhScb6#Odu<_q1+BIA7} zx6!bR=Tnt_sOJ@7tD1v4uE;*v2=ROruOGW&fFeb z$0u&m1`cG}ox?Xt-?+XU6Uy@OH}-vp{LGWQNAAP#(LYtby&2lL5c2Dae7hX}GRB{O z--13__|RLHqK^ARrXAxm{#mr`_C1XF-y<%3n9Zm=wqVWX)@-yn+sBA$1tCB8cR?Cb z_k%~3@ox?_x}%dlSDg>R^&Ad{Ey}7O#dhg6`mC%oSh#%q)gSKdE-iG?SPDHE`DgS5 z*{CZ@YSYiPN{u|%Dpfnz3c>7r@!46teFC7E@7BT`emTa;X4-6Uy}cjf?^apJ9RxXY z&oG?+(=dj8o_5a0H%+mBA?y)nofnQ4r9AT3weR)*-jF-yT~^$L{2+hr7ax0KH5?SF z*w>=@5C4;E_qJXon$Jqnc);Vw-^hI}P+y7@QU5?U_{u#U&)|bDW2g{0Gu1g9Tt3RP zM*8e`y&vs=oOKkan62pZ^V2+zInlQQ{c&`j`JR(NA9UHmCG3x_eKD7V-~V~#SdIgJ z>}r~R$b;oWWwPB+Un-pnq@(Nae(1b)78JL;wyOO|$f;0`W}<8550b9E?}4tXKvyfO%G44npQQb7ZOx`{&`s#{6Pb(6kX?}_WEzyO04&x zY?I^cjUk`Bav`n8e&s%JhXKvrqlfvw9sK`G8@E*(rtugqP5Z@WNa|Ex9Mys?i$?)gl;?U&zyw@@P3YX-h=3zTDwZR+dL98u|QD@OB2a$SOlT%Np z8Zl<-X)fB+Kzn+VQ^&T22c3FGlT*(;VCv~E+S5UMrYH5NLXC{t4^g=hP5MK25Bo96 z4hz+8*+-k;vO2o$3p$uKFQL*wb_ek+`(k&!l0J&&KQ2)AWixCGeChqpoDK1DlCm#X zBmTkc|C3H`O|1RO_=U**f2??lW9GLZ#iodV@5d=Ml3h2y`@!!u8o!&BJ>{-nG`7+A zE6bnLe)QWPm0DE-eT(m%fcYawN9@}j?Hum3DCc(bgaxL1kG~&Np9H#VHM*^Rlxcl} zB%AWdG_S>tIt`cE{0iLjWE}d$m>EV(aDndnc-nJ3g6?SNiZ_AolFAAk{>lCq^o2$~ zXkVUsnFln_#+su90x&p&SvRb2*7&Nn?-J>owXaWo22*V8ex1Lq52L;W`}#ZzeS7-w z?dx;egh8q41JmX;%6?H}FZyC}@%*SQm~#8w_sufzmGh&5?TCXjBsnL1C%^I8YP;y# z+}hs;^NNi6A`UZlzX1NZ)keR;Kg~)~7w7wKYExFvtgfN*i+E_C^Ud=zgv86?2o%$N zYzM+8iB_0u8|T71hu<-FKY{f(l79T*gXh^#r@jQ~(T!4M@n1he5{S94*43(yXw|&& z1LRMF%3sX?-;MQ!7oTsvqJMkl!;^jaL#?j~=T=)I2{vAso(&c5 z;9*_i#f2j9q%BVi(}PF-tk!y-uw4C=eNpAqtg&OOYf+YL+(|P2$>XeaM6g`6ck}r- z;9_0j#b*K+eLU{V2iMv+D6CdVYrr<{Tuw#uI|=+^za}+5Qs(z{66NHpY_yhhy>#6P zx-e<>Vp&e?7ezCit2&@N61~U%kIUN@Oa9g>yIj~u*ZMkpx|?cG(EP~&=B^s`7%QX8 zSzjkr*ycyJyCpx@;r&-c%UU_#PV%EP{$%vMs;k8dFj21jeG&ZJ2;E(1y`q16;P{6Tl>K%{gu11lun$Cx3v5*R?_4iu=-b`B0CeU%@%ah+IbDqPn*o~ft1j73 z;gO3*XydxJS2pV*Z4iG>lo8qP?JBDtKcl8<`jlzhe}uWPG~b!#EE|}2OLI$U{;NL6 z*@8Xn-;y3}UkxcQqd~Sajr0C$L#CeLv4agk$ZHnlHNbvHJ~RjYODJF0+W{;uYdsS3 zl~#cjhC-#*60n%^+84%jt&yCTmH#`?rdU;GC$IX2!WhC1$@eTiGC1FMvXpk-h{l|P*>xmT~@J1{)Bpv%RQz{E(T3Wj{ zFlz?%=tU7Y?|iZ+D8~(Hj{mj}^@}0vm!GhY!Nqss9H3k2J@@|i!Fu+= z_1HJ)cFE+@>dE5}#l~GAal5^XGw0EtglkB-$6hte0d5I!p(l}-53cPOC_AnJ+qm~C ze&+yJ+V&yOi})NDzt;kHIB>7PdO#xDb@|}({xCE*0{))9C=cJ6O6>1T*UiqG@-8lJc3Ng0^SMOWD% znn!2NFMCOaf5TxMKA-gARsJ1JLs?ugN{DWQf%B#{-}(3e%{U>|o;t#X> zmEFJilL_#zaRoD>w+*U{a{F&h&Xj4@eG4X!?OQv2QhHhqO^BXQRTCbI-G0=>>WFp2 zn%!#nknt&9X(u#ZJ?V06#P4oxMKB$0I;WndPQVB_$=_Uw*BoW_n@zy0bJETX z9+?26cjHa>&qa8hl=HUj2AX0J9z0AHX;88 z0Ph>*AKH>m{*k@)q9L5h-SG-<4DhZ5o*G9W)U?JX@RtX?cfj8=g~#=GP6>`h9_@u> zybg><$(!+0fH#C5<(0DLz~_!NR`9zC4|D_`m(zSq72&xPlAm}jeU!Jxv#iwNqnxJF zUnO}qr*fFtp_l#6<#&mmu6bXL7jRfG6a5%0&)*3Thm@36U~URJjYH`7QPGLN7TBB8 z>VJy=C-9}K%5U^tqVT!h=3Qry;x305a};xPD~nGIeQJERkoJ;ZGUNXRoD2DV{^&c< z#i!9I`$WtR(vPQiF29J@8EW>raREmS^ddW>RdS~SEF$@ zr)4HNw&1d>M6w(2dg#pysCS@mY_E6bmltFVP#ki6&d(Mv*|^4f%z@8$RTYe4!nnfhyFF@&xMy3i6`p=O5fOkI-&7BhreTvR(ctWzaN43PZ>w*!^qrRou5%Q zKgI@(8#jLCq~C366Vl&+^zVXSay#WC_19DsKwt&M72(pdf)YAoUg~+ihLaDRRT|Ey zC^%$qdTa5}XV3`0#JY~&86}=m?oE34=u1G~63`bRC(yeM^ZfEc6*>9NL_D^0T{T?v zjWzDDP?6q06t0c~{W*F*a8N!tU)L2BmsgZkVs2qcaX2R{C*N|@5Keqy&b+dt#)gZ9 zDdM#BQ=7mSY~9h=lYY~KmfUl*Dze-_gcI1W;eb9hLcm~MKWhRG%K6cQByH?B|6Gak zNPR(BxjA&oHx7Nl5(OMFSxEC4%jr$V{awSwIuW^YK&I1mQWJ19fqRA@ZcbKlEZiS8 z+}nYBicEt(y9S$pn+sg!n=`+wEq-%KaD;&`!)Vu;&HswF4f;EFVK3-iSR}ry6gT$p z+VvL)|42Qtyg$?UMqj8etO0E_fFc9Nf;oGyxa&?9r_?Tsxn0bBYS0byD}Xyo z!(G$_+?$|>^&0LfOTTjS%5#f+fjNJ%*2%)%colH3(r|k;0rx)OD*MOz>);k;rR7G) z9jD=a7fUA6bcR4I9r71do3PSmluu;QBo4px(HWItT)+XR~2kulqehVw2Rpg8d z8)w;_J%0f%+NIXj;U={%S(815Y5u&~4DFw;Gh__6UKAC@vhN9>YPdDP<(7#|r$b5; zaEAg{wryoOwC!C%xK32wY%X>s@d0*z>?uG4ZrpgATl=y5DaIXQb>ML{0yNnKljI3Oc zF7rE0!wmsQrZfQ;V^Lk! z$~Zi)e1(l$gubzytg@)^62G5~Z^pj@{MQ})c4I_)`W4w8wZ}!xW?ute_g`%LRbG@` ziOuhPG>r8NYfKg2W<31yW*XEj*I#3tnrPyquKXP%57&InD6Fje|NcA#$mo4 zd5xSt~~ z(rC6G&jli|yB*TFQN(QsB7O+*uf?{QEqr3*FXr3vgUopN3C;F6@3svzf$!tM_X5%K zYm_s0en<00B(CZBL1z3K*{|GaWz3jNc60lQi68nt*#I zaKjp|?e|rpSo;<$mb3YdtzX6uqk-Gc!ELoh?NbuN4{8pdpi8NSYwK5Kc{E_kU-KOs zH@@*o;L0f_~I;KXidF#P89(bDQ5$qjIBERE+ENOPle#fmpc4=Z|Rf ze|4NovG%Bg2%L0`!r7s(eUK?JKestJ%`XSeR0{=DHJ4fS0nJm1siqkL}WgFN` z`k$S~WgWyZwC^49Vm6m;b2I5ZJAC0v(aj0Jmj5@CQ0CON@Ii5`6E5p!GwER~SS+m3 z)4zrPHCm$^X;5IMbW}dhQnsaBL!tuS@#wRPo_EscS*49{*ncm*Y3T z6Y(Dx3(nW$-_PM@QjHZ|EEulGmvqbc_apxEV!;4CzU-qnlbpV>1wHlnPiy#(BmQe* z0nDO9|MLo8l_&g~zfX@Zs5+B<^e2bFrV8kLeW--Lf5TCS~w@^fCWI+AmSZ{ffha8Lui_o<~M~ ztzJ|LSNZuV$1#(R;&1wxe~D=8PFMO+!Hgw(y405%Bi(N~Ju}JVZ~B;D>`fQ_|G0t~ z7Gn zyax9rBL0p|xPQQ1kNYD|^RR!|eC_3=&BXOK#QZj%{D|wuVZn^Qy5vQDxKZU5C)@Nq z58gZ%{M{_(?W1{aT0X?ddN!DGp)N1#qm4+`&fmCXMK9Va>YBI4OK%#71T#>UIUhKG zxeqoXVM`8ivQJ-@vkyUUp_sRv%9&2Dtn-2yXpd{v^RTtOZ5Kd4T{0Ygaoij+kM~K|`5DFU z1T!%1!~F0(1l5=6fwpm_eKZr%c2n29>qQGUKNqNUp#xlg`TT;sg0j#k4C(kVh1XFY zjHQ@6w-kFCEX@_htJrhw)s1+j|2tVwNABC^PqrV-#5-)Pc^6WCS#qDn|4X@|&n!M5 z=HBGhlgs&?Aoj=B^pE>$JyNA`m7jAsj+wZ~#+`dP)jxWEU9ZyJsnTWpLVckT$vWv? z#c{YCqU@M)?}@onsT^9kvVCGED!&8{{(&BRpxrjJYS@XB{HhXvCg)afn8Z0pE`Z8`kLab*21>%2>^ z^w!@fuegHgDC17P6=NqkA9}TN86U6WVSbN|_Xq!HCidWO`ndFB;=}g)WS_A&Wh=f+ zQrYi0ychbV6Fhc?_A$g2OrN65f%}BL$=Y2jbx z--u+Lbdxv^+eKi|-s+cPYPGBW#F;E~1=Gj7(jD$QZ&8&u>;Z4aW4y5a4vtG7W;)IL z)#abUVZn5ibw__o%l#@)TfV(zx`|5Al^ zkH`3V{EZ_19{B0^CgOV=r+Y*`q}}l0Z-5Vfw^#iV8+P5km*FSWuXk@}n?wk z?GsnJ=({|abmicpi(c@LD@gljGoLJ9?wgEAIJz9tBI#A_|FkDmx~yli@6nrZ^mJuK z@1l2uq8DuphhFYm^d>9AedQ}F1y{N|Ib9Kg?dAT%ZPb65SBW-BR(W}-tOCJ|XW5aW zP*EAib@4?x5DJ6TnBjm_cHUSq9RjZu#=@S$_~s{fDLWgLDEB?wf}X^ zKQ@hcggbSUsD0cM-cFbu^MyI51J-?fEyO5PB9xAuKI-}MxmeRO9pT>zaq)Sy`dSNb zh0T@Wk9Wiz5!(NzWUYM;4fp36-4Om3!Z8M8gb@C`C%gl~KSDTcpfM2PAA7>FCh$0n z$#h(R@FIjS^n_!LPaN!MNBA}deAALUJmJX*e-z=15MF@r@hbdV$VHA5n9ZKUx|cTC zXX+osnY{YXr=d)Z&rF<0cQ?|x4(W_QI?j3bl27axh4Tc>j(PPGu9CXDWD*1#w zOapx+MOatj3dg=aBu9htVI{%`dBQ`IPvdxmqkbsd;t3y!aLC!{jQbbF4|u|h5DqyQ zy>RbA{5L$|SyIkMGQxjH`2RfN&_UwgNJTpngcn}n2``ZR8<}_q<)iQ(PxyIQthW#H zc>?iIMfh+}IM&=BpMda35Pm$u$9clBUa0492!9>n83<4Ggkudw&us{Q1>wCAeu^g? z>lS;iMEIKsNBJ7Q#}kgVzCF=j)A48_J>gd(9QtovxjFX!y)ylI2*1n<#hHm` zc*3t2ai2ZwglC_k_H|qZer6-jE<^ZkCp@RWC;S@l4!dt%StqFZLHI{b_z-LV zY>WQq5PpgiK471RzK0Ngz7syM!IS<{5%=kHPI$j9p75s-F8ho5rT#lT;r~JSFeiS- z8c+C32%qbOXRh~ze<E&cu2hYyFrd zpLY@dcZ4e)PI*hMPqMcdv8JmK4v{VPH^ zFoOT_g#Uv0sAo{em?n4(e(wq2qwF8e4NXS)jh^t|5ufaD0m4yV2Om}8zUz@vo%(mD zvb!S?uN&gwkUNqsL0%Iq}WWh(AFr!q&ld zzcc=$%j__nzv*MqXQGEge+~c7_`o(XX1r*$9{+p}H#<1vy^F4N5{)K(s{X-n2x06g7pPwgVxY}*mB_$Pn&Ihl>mGKA<1gn zO^AY9Xd@}&3-s>GshKkNA{kHXzcXQnthp1iy{FpYjEConP?3cw`)hj9;^Um0g3_`u zH#cc>H{Q{-UuAEJO?LJu^cx<9F`5KJ#8=8bO*5f`cRmj^WZCV@W9UmNziM&HLS`sNNz zZW48jGd#9V&YDlk{p>|H)wRB9clikh{o5jlayX6Ju%+{!$~ z?_7spH1^-yVb3qC=+H&Y{8FmA$2uPJf1Cj^wi~?aI`b`kM+|!KSs&9#KIl# z;I@YCNYL5?d2vpAhROxXALF82m?p_Qi*a4$BH?7Nsl- zb9CHPg$w(4iodm(V|k#VErs{Tf@yWMPD;|ti#1o+F= zm6NIZd)&A=zPK}htNfwpxT^n@aItHwSHe*yOq4Y!pq z?f_rh{{S~z#*L2K-{JRj4Hxq&6JB<3&wSDs7n}U6^!0MQ9Jo?#(Y{2vxBA0f_G5s9 zi#hZ*zmEa;T@AO$7uWHtbljhSd%U72Dz0?ESy21)mkIR^@C$y)9v?34*vA8 zA!T~5)#&*I^!(w-VW`zVqscjd`d{qQ_GhqqtXK-WP8LfFsSiyZfahV%L zT;_KU){%H({w}ilGrm{@+ZFF14b9i&yn1nlczm02VJ_X!MWnB6kh|TZl+a>3zQE+bs z?ksvc7H*ofm#`m!JlyCH4ZvRyV0@4ECrB8J@0(>BNAi>T{$1l6?dZTY4&s2dTK#0{ zS5-g%^7I1uMxP2@(dC^c?K1qXf!jpfpu2Ie7jc6z?$NIrccX~we}_yX#%J6>iq{YK zTZmhT`+tawbyoe4$NldZF;x)r{iDYBOW^xaC*FW-eE1$1h3_xG_ZS&B2HAU(s_ zn$mAGb187&*Kkks!5t6<7i;pYJwjsO+V*-d+H5xN8^HaagWLZrKinw#y%o5p9FSkz zUJr(kXXC7&+u}k;4u|WB`L5RZ zhL7K(hm(5dBYu2G$>-tD-c&L8cIpe*Y+J94u1OkYM;Fr{p>Ap zK7h5?+ktVJZCS1i4fhw|s=j(cPoJo8bw4OQio9{Qu(h`xuSfsE!#5qW94;s-4drGP z=Y(+JTzOV@q3jqYJs(tO(_wrG-?hcxHU3*!>sLMdZ)^U2i${QeuZ$zt!^g&#Thglc z3I8_@AHIJJ)u%*nV6IydeY^BMJxV!y6?EK0Z!0@)%`fE5Y`IYxF17l@2^Y62XU3QR z1@2QaE`6qz`QWBSk^lR^RdYXF`mW((T|U?3XxGIrxdwfvXxAj1gm3B>>W8~C?iLRI zk$U3%M%`iaP33KwgO*yS_+BN)UC^&f{k(Gg4tmmJt9a}qPk(xg-@t#ZOoRDfukzn@ zhFEDfRb-40-^9k>gfxH9@XvJSy-+_h`tNOgdTzU4Joc0qALmM1dw|Bm?{DGX;o!eR z7#kh@lvN)5tsG`1e`UY(*ma_Zt6#rm0`Ny-3>h5@vGA#4WB!r<7XQEX1^zxeZIQCj zjStzI?LQOo6(@^?=g>#p{!8)jg`$V6zq@58;G^w|xrQ$6wBY9|xDpXl@+)UcQwSKU=Qt-5w>RZTU{!_e$&%W}}0ED>YM7alp&3z?$q&}DXh z5c18Eaq08KXH|c%11naeAAiUAr8G={swwSY4o0{>4PO-ruQ() z7iSDuduhj%Z-$a@AC2A{K(FR6oUqwNZ?x0#XwWvNOb+eRQMA}6v#heTf(}}gyhog~ zqwB+BXRq-C$TtJ^jd2I;;~kd^Rp1*PAe59T@f6?Bs^$~LfS}t&{;AG4mHKJf^p`M(>lL_c4v$ zJdNHD4n!{nH#K@qjouFr zL@&wLI{PlCOd~h8d{O^fX9>iVFB|}-7wtJ)A6^8#Upw?3|E^}A4oSXg2bM47Wu38b zfb!Fi=|vmVqPNRp(5v|i$Jc7*{ZQm9$(8cmH?pc`2CJ`2e}g#x&zc(_Q@;I`e9>;U z>AhQ+!DgC#dua3?l6+GSDBoaj(5uS$0p#1CBU%Mu#-b?&!07V4@JI`T*x=N zKM=&+o=q2WHG%<9C|yy3VQo!^iJ3G_fzE$ltr7zGb(F%2xcGCc*>k9 zJe*ieda)K@ldRvRzxSJqUfX{miedlFmKdjRi9V~AXyeeDi{OdEY@LDc8$|p=*q`Dd zO`jc34$l+I>t;t@U7iLm2~u4>o2mUN$se)g6?NWIEO{aRzOt&x<9*7{9LQ^=1dLvO zXkC)Z-^(0&J1+yh6D?|mIPNVie?N>lFR*-?_xzY?)5nIZXP-6}$;Gn&!J9#EzD92p z`%e_Je9;ePm!FqFubQJkDI9mTTyG@K z=#3&@qL}4drqTNj=zT(?_a=?r_j>ihj`6t#BYP(gQ8g)kak`C))fx-adin=gox=V^1q}{)X&RG5x{zuSuWj?4sG6IO})4JX?|e(EZ0& zal+WRP13;qd(q^d=8^w#4j-LA0Uujr8uZzHm!>x#`4a5UN0^U9wmEUpiM0S5*JyM` zm$ywR%R5n{bGa~Ep&!G#y1%UXj|W9(3TeATC)tlZrPb3WPMttit&47)mAg^-fHCEp zuF03`wY88b`X^c+i|^T>8~+8-m)NSKMg5WcX1O)ju2tDO_ev$dh zf9q0Hb~l>baOTBEHO9wsi=N-MQ{6Em0tI^$GD_;@$9fNMKUdGCAti{;4 zRANT2kFie}y2_c}H4eRkI`1J>4q(6rFf<{x~)-kzY4qaj+Apr zUS4^qLasNURR(F89R?|Dd4QUTsu2BL`litTKIqr`|K0wCF7GtfkAG-%uLIpLN}ibR z8#H?xp&uEs^n(JMrXMRo?*$T*?Z(;|^5)qEsvIuT=tjSNtB*ChPf&D|y#GB4XZwU` z!&C@9G_3cj$-U?yi?>DQe|jgMnA~fAubjeAR#{P2`S9MoIVX@k>KE6?(exW@(KePT z`l)}!*WZK-W7&^djqa_W`)7ylqhHhN;X{yjQ}nxa5cFni^t$!KZm$u=tRG`FdUt@{ zJsQ1ZqtZ)z#p(-a+y=x7ZGt|x?g4tOe2*nx3}`UD(*bAufAX`uVf818TIt zEL4|DQ&8SJ3^1Bcx8-6x|=7eEwH619ZY7c{?uuO#P{~HDcP? zy`c9Wir(c&e??S!!Gg9p6;W8;4`_6wjoEs=M)$pn?njaC3p}opQ#c%^dj!VtsO6hg znq5kxxfN9x)Ks5?Q7inBhK?VedsL=gk{*8EFmw?iD2@Ei^JIaG#aEk-;LDnSO!~Vf zI$yl_)Z*t>jUUWsYvZsZI$fyx38xBUP`WVQel1*teY4=5jT{ipZ`RDDU&ZCknzf^c zvcfEoJi3?&Zq}?zc}{k?JfAl4LiXonRTfrYich$x_M&FZT4J~^2Pa|_g~QF7wFrmD z)}V`)o)vaXKGVSGCGthxPxaF`UfgT(d8NiD>|>j*4x=6acL@2G8av-oo0@Nh;76{9 zhkha7R6mjrKlb8W*29?^KRH}qZG3V53cXmM^UmI=wKdD}|g96BpBxFKZZaD^{Fmz}#JS3driZ)L{ zacN~mc}Zm%rsIVw%6cdBHFs|Exvg8u=O%tO1)wAc^B;2xfpUZZic5-lP!L(}nx~iQ zKVPoRQ;@qF17f+m?Uy6>%3?ZUmlcWSp0CLrW5{h5S=xwmnT9JpIUjPbA*ry4ErZ;b zTA=u|w6GACs5k60^{wC+Z80hTg(>Tud`faEx`>lcrfCKUEhanNH%g{h36|1J$Xskc zrxGp26w8s}{=JjWNbX;mJSaI8%l%w_lx!B$UwS`io8^#;a-g}~taI6QDVI=LR(VL( zPXjf1pq<#}c}E`YRx5dMz2~&YL1CZM!_+hnhtVt#%j15*fll9UDlf8ZyXd3(|0IdQ z`Sz2GK3=kK&ty@PJjrir`ylGh)u0b^-P&M&X&dtScH#R|+;be7kHiz}O>a$382fDF z%;gj9uGY$HyKz(IG_l;peod8PD(T2*M82cp zNtchEbmzO8T+DKBp~)TVt=ee)7;WFzILQQxW2rhea#SN3sjwu)poHf@!K1==u|#&avvzw&Ovk0$}}cw+kel zL}O*CO)BX}r&>wpQH5wzVce$eD2qzanJzH(75p3wolt0|lkHb_K?Ul3mmXsu&Gnll z2Gi*$&(e{(Hj#u+bYgEOmM7-Tw)q%z*2pyI^O%-`N6Vtond&Fc1JQ}`|MjaR2B*8y zWoM;4xi%dl9Y;RE&Sd>%3-N$oz%t8An zO;!vs<%;(Idex@mdTXPLUh?;7COpAPd7{6L=xd940Bw=?ZExcs{^<6oqVFL6*^0yA z&+cUhnLS09-uyrCr~2rbzx6Ku*rBsHWPQP&WX#_z@P>M?t=3NOHcQi&NcpG4l>c7d z2ZS@kMc+4|?_nuJ)@ygW!Zi!uT6@8Cc2RWxU6}3e2c2pxky7fGtMXwT?1WW6pwAwq zD$-8<2K?JKe2-s{h3O`6^-BwJHlellg#7~8r?x0lZ83+o?OV9l;{FPEGRoO%nck85 zY+S{46Yb+d^Xqwi1J*W}IPdb|Vp?Ayz;_3(mryQ3ITZyZ>Hx~z@UH3-;gi#zFo2--=kCII-L638yo8%^7D^WTce2E z8mYabG*WDbMt|`4g*u|dpbrbZJ zCV^#@k15W{SJT#%K2trgMYR)nTDzqtO4k>U|n-+2H8EbXsysit`HC5n%nt zc{9*|y3BUiAD~^Kj7y)1zsvS(18^I5vYD(XN>3}y2m8&8Be_7?LoaT1N zR+W!5-CtGcu6)E^!0RW=yztsFb~~-D%$PzJBr7NI6xM6%-X=(kuC`?H+<$F2Fk8SMVIdjrAezJK-LJ=N-a$MALsqa);-M z_4YbPZ`%(7Zg(f`_Dfa%yoLOEA5t4TWpeHGoKx%h*7VrE$cyEF5(F68mA?7qb`I-nO-XMY<$B1AO_HBpF2)4((fev>GGbtJIQxSK&X!%E_ z;*aoG$#yB$xzlAPzsleA@oU>jY`+=~O%F6Y0IHW57jvty3w>;Lbzxw(Ix=+s>2JFx|a zneiFeLmjfUFTyAL$mg9^*nH=Pc#NE1vv9zpnb;foc_;sECiW5ceNFq?Dt$<7EyGFv zER%s89@n@W`EAPblZZaG_$1IU8|6@qzhb3E3z%N1zvxp>d_dg3)T_Ts zK<_NjJIjghJo(6v^9#%D9C95ztb>MrNIZJ}McjV37Y}ParJwJ#*wSI{)wwK58$F4?n|Qj(aw4Q&BO+=xRlOA(90*(A(x~z-MQo#Cw6yBnRB#Q_0=tlj{rnTvZDna(C!! z;IyyVO@4xw?@6e?ntzKra+4REe*2Vj&iC>ewNtAnk5jr%?OdGcO1>ERf#f5RUt|Ox zfZtkxySr$)Q~G;;Abpjt zF&;l(A+CAfi#G~*F9YurJ6Y`k{@sh7a>Mlu^rE zUoDJVv9IQ>d+j8S$b-%A6`Z`;{WBY8{!iq`>-qT<_`L=EUTwdlJ$T9^&tK+xU+xwb znoJX>v9!Isrn-7+(UfsAFKm2_MJD~s`eY_e;ACgKM(ti5{|(^Z0Q|Wcto`VN|Fedl zJF(V}02}{#iO>3lyzkIa5WZW#J_Y`@z@KV^Y7aj6d~UT`&F}C(eTu`rV=vxje5r3& z0RMO~gU`3o`Ckcq_@&Q|(_rmKAN)1`{ObhR{C~j-ncW=|H{)7r59|29V?QnU>CcX~ zLA3`T{M8!1#(&l1aTi>oG{DCH89Zkq|Njo38}(C%JW+GCr~d2E4*0~sv~?ObJ$mrh zp?ybw=5*YSnW285;EARPo=}Gy^BeBV62`yam*0oEaQ9<=&i%9SjQQzHws?|1Oh09R zy(Sk;FQ;pQvE_pC3z7@#C3K`q8Oz0`mmQKJ7xWE0d!`?e9=X{47W!=H(6p*rcX@>V z6Ry<9FMvBn)S!F7jf?gDjc5lv+p7t<%h66;Nqj3@sSicflcr3&qa(Q#6Ould;Ilf$f zY_FI$and9RO50Cr6)@3OQR8%hQw#;sRvgLxw*%^bvj+6pRHz5E+g_@Nf3xZq zJA~=`-iN;YiQ^{}OqyCfu4?kwYMVT(U1vOjKAe|NMf>(YGASQ_odS4%1kUfXE;E32 z#_x;PE_>4fZFQVeX#SpTy{5h)&m^L^gBr}l-(0SK@}bufnIaYKZQsjopO>LqP3vn! z{?jGtb?m+wK&S1EM6VvM*6!eaGms;?jPmk>_B76AG=C3JlHQB>xx@aG`xp7Vc2{{( zT0-q0PruVbM8|xq4qb4g&B}J~Ec8|X7dOWJp7`8O`iMNZ% zU2KT1Ywr~i5wZ6I78Dc|T&kk}zjJ2pow+yff&SOMKVIJDeRIw?=S-iucV@=8=`$y{ z{$=W%@lyuRoJq?Pq{I`C$6d8D<`j|iFMmAVMLf`_+_KUQXWfK}hh0x-`y)lf6Av?& zCS%SKNq?buY+x#tpN;=z%w;0!&wgBmB>@?8k4TF4<6p8ag|8KfulaFP)?~~_BJo;3 zzQvONMkKar{K#Iqylr!Ffwnxcx9A+>iT@54moa-q!uNjtdkh{MBN86* z!{c2Td-?Vf2}kg@wfQ#t`IL;65bsX>{;285H6#4Lhz*~T)0DlYb~}u-nZVZoKO8vnXYAWPd^YfBfe!?Z{2hz6SYmShi~f6u`+?U0N8d4asSn4V zfmwe7jx-2m0Kd?Op9A?jfunv7@@A&+L&)4|8FFL$Y zicbnYojJ(=^pERbJfnhh!J}W;0sFB06x-Ej{~aioKLOtZ9P9lt7-vz$xPRr8oBKJc zGPF3n{bg)Fc3mpB?04#oyPe4*ZnNB#0C+OHUY zz4!`n)I0I0U)IAPG37q}Sbv~;Cm!|0daOUkB>C{SfFtk5qn=ogbdTQc!`}l=Wf%3t zr>I||{pI^3;HW?1QBSNt6!;51`Srk2f5fAn_;d^KyL|W;z)^q1qn=p*C*YU+aEz&` z{)k6Cv3?Nn89w}5Rezu{3$2I$qDT7h?@|5+a{h>_N6$(wSI-f-`R_k`F1tkg62jT+ zIPg!)zmMlDQ1+eY6}w?RsT*PKo7~BcUy{ZL82KQkk6is|*R;G7pyv;E{4z9d`WQXY+?e>G zed73aa>PY)qBzLtN8Azy;vK8I8J7t)qUS0RXK>iY_$Cqk*hL(sC${e}{zds@e5b3w z=fk3dkw+fa@=k!Bcud*gD4&e0x`x8^M0IQ8kM;#|l8G-n;-cr9BF4xM(g(;3!u$;<>Lhrf^S zrFG2(B6RT;BJ}1BBJ|p`BD6O~gucT21ic>=p;)wyFQPp`w=iz^bP>0Cg)94q-Qc_% znRKIwn%zUh3PbY zd)e2dNcJekdoF0to$H|4`aM;8uEpMujO4KHi!`E3_9(|a3Z`=%)G>mb)xIZS9PT^| z$?ZG#VGI9QIz8pCG;@4Euz0I*f4;*iM3>us1Mf}XO?ULcu86$!IJ^@M_M$y=?Hz#o zzgxV2{tdh<@O-QuOYPrY@RnP=Sod&w(IzF_YIr+;`x|(l0PjYvkNV%(e=WS9TdLW= zcUgRcasO|N@9y8g2R}K_z;k~e?+b?IgIeah&f=@XJ;piC)%hgF$L~S>Opo>RTM$Pd zjrYeJyl+9M*C0my_BRdAjG)cD1o6ixQ?Ee$0lKXB9~}R9%KIMpy+I*roQ3DO>qZUd zm-lE!nYKUCg6wzH4{pAqdg4__E2a@D^!^E}kzd|2`zO$Q0MJ9nXtnKcBL#k*#jY=` za*r`Az3UZIehSi`>lJ#hA1wsvIbPGOc;We%1T+62I$fdjA3aa?J-s0?XvpBQ+Tqx; zxwX1>xYiebpWQ^X<#>lLro376?pCj^5;OB2Yj_jUZ%91I_yc>2C({489`*26V-J%9 z@L~*%cS~cQn6G*9em3@kWP_Qv!Q#yZFCK+*u8xB&-tTOCYZ?cY*ACyWpHWBQ-P@Q8 z&~H%B7b$zu>eBj7)IzLFFZ@hIFDnyK+wZ^!YwRbVgb&JpVh?=!2@x7Aq6Za=n8iOi zG5TY^*>37vIPJ%9@D&-|IJ2P#{g3_aw;SobU%SV^?rTL%QKe(In}1b07a86}v|EX~ z%n)DPNWDK2Kd)ChzfNDH2*kBt-YMWc7rgy-IF-)iZpE8s@nQ`m@mQsk{>H^?UVl5g zpL6#TvHps8@nee4)O@?}nsI#{HaDuJ_cUS_V+`~w_QK7Yj5OUXqEFf*qOMHAr;p+N zU)^!~9%R`&7WPgvY_Xr{eElfO@$cE6mNrGB7lG7UYGz-V4a_BbqA!xTK}3!0fdcQiM(*7FgKe7o9&7sZ5|8IhV}S=c{Vo z#A_5Utv~kIhWqV;cssP~pIPq>B;Lo`sNWp3LUqUR0}8)Pyr1*guDa>tCb!NRH)rl_ zUZ09n^J$5XX}QCl*r@*}`qyI77yWf9?7Qbc?+Nfbg(Wo;=S>|y5r-p~^ASq$^yBoo z6DF4E6VBh;YOZz%qJ>5^2iMO%+ybjs}W5y&Qj+jmBptim1bi4=J@wV*UQ$JE! zi+H1cY6^+y5lKDDCD=ZRk)-Wap*a;9q1F=#G!b6l*XS_HYlCxqO@?XLmRE<+Tk0SRL%a8 ziDbi(qVg}a9&F`{q;4$A8~ zSvzai%vnyAzyUnzehmL46S_LG>ic>Yh%75q=?!G5I`{oHg%eKql4B5G0vKC6*- zDEE|xNv$Hb-wt1V{s;ec{eGnKJLNmn5i)5Z``zR_^cmcALB9l7@oV(lzpk$kUzv0s z|1J|c2~qnA-@AWQJ<&R2+*w>o|_zAA51 zN6F{_9Dgs4)x5@fhk)^KeDZXPgAUM6zD()&$UE^T{<5~FW}F`AiJ#*?h1U!+=6U_A za5|pC5f6uBA*td3I1*at5>NUm{gC(R_r{;kuy7Qxe0#jogWLWsYvTlVVi?AMYU6ON zAWZyPo9i8EDnC~KQ}GABU;F5|Ehl>69wxrf=PM81`~ci_X9W5E`UCPle{AObJY;ZrYa^9--V1_mz3~H1Xw%3e zaok3j{GxF>duhl4@UZ^2XV>{-gY& zw$QfZRlfqyyYlme)UMF8mp$h4^MyE%8Tok!?+;dr3!6hY@m6wp9+c#`o#>u}`>|qt zFKP$8a@hUUCx^KNM-I<+${rVs@qzYorS0U#vL2Z}Md`!e@p05YBEIh^?c171HP>KI z3;Zo@Lwlm*IT;*F&~Lf~_K~e;iZKsUzbU+2sVg@_$&p{!*7I0S+4mpUFQraIUAei2 z56^1SHD)CB2dI2vo{q*=i8J|k{^QD>Y4MSc+gVQWsree+E@E#Alm}PtJeK2hKpMy% zi^Z6Mjz9f!$Oo?6#g-i1FBfC7!^)x9_P68~bF^i8jcdc0IBMV7pLY9;>d)p|0*-$p z9dsYO$D^X@BYMBAogDaVxm%PRrvusg49mIw5%`JpD*G4X{%z6pf@8-vJ3e)zDf7Gb zFV}YTcI{|dO7Cq^e0GMJr*iVszrjK83;cp_irXqt{~vmv>p*gkDmk`;;`}PhdDEB5 zDf&gDTP%M+qvV+HQI2c<m;^7`K5> z`Q;up0YzK{bjzh0HW`a)l$E{(J1A&WOV^RDK(v7QG*??oJ5wcnemKaS~sPk$VT zF(L@-$2_{LAN6QY%$GS=@%fH^_bSA#d#u~vwpR%`xz8{12JP-3G~ z{Dr|Dd;bhxXWo1=yy+J2GVogSEQK31FUkwjLgwuNuHKW5nniheUT~f& zXI45lfnU%4v%kZpGuBxsohTo5b@^pq(n)~63XAl-EayYN-DqcRf1dzeOgGRKnHTFy zgoF1`lqsFRWZ$jeHP57oKJV<8x75RXGI&*=SMi4RH}x*d6z^viFXobZp2$(=KYh+J z^U&n)oeEl zd_KTO&9R#Z{lRza_cty3cY^a&L((VL^810x*Nw3IRnf5+bqd?9{qD7!^2{Lk9p&IN z_sq7i%bwI#qw=phT-f+SN=jDi=-g^2;@c$cgEvFpFew>@l_S!Z8;ASnzK%{5iXP{3w_3zp|h1p9#*q(8rGl@7!mL_Rl|r)_-I&<)eIj zP^Tqhy)GI4NJiO8_RsH{X#HV#Z2vIJ{+ZylwC61G+MgU^P_{ha1Pac)oW~g^|0Nd+ z_Y8o@_Vc`f@;~|&Zu(;$JvqbCEkw=$AAc_J@45WRo-g8T(944-6^ay3`Aa?={BJ8A z%&*&7Z~cdUB!aO0Xy;viteGa48vg8$H9xhpKX5xcxV5FFZE$N@UkYWHyJYy$Ih!Lg zFZ#U>Z#Ro~1$YONMs;PMqxbJ`&&$0K5AQMHJx|F+_BYSsD0@3tyib6)$zc^DJ4^HG z`aZd@@;B8tJyG^kZef3W>YLT=-hM2m+E?9g_S#G1FwF}t*WOLw zbrw^gBCBIW-m-SQ*Mb*=9sZsAuk2^MBM`~YuUNboizQ#8Wa)3_y%Bji_j~+|ad8(d z%K3}!_4Cp+BJ4$dhBJ9(D%Pp#+}@N2@Oc5B?)WVWAB=VAT?KDD&T9_fe?Ck}1izkVW&W_`AJa{wm+CvKU)5t4^mimib)}c-el@i( z|FPROyaa;FF8?XLz-!mDVaq=)n`mCEKh*;%0^CtfKUoFdVzAG^Nc^HeN9Aoi!@$t7= z{B-}X;3VFU(i+dC%rj?Wv;C3zE118h#gBSEMbB|jEK*mC?)2@JyP5PqAzRMjZ~O^P zTIK7{rd$aA&lS%6Jf3c6KNfu}Rk`bE@#9&bl+zvE;J?6E?#}_P`?J*7O6?LHw@sva z`m?kbZKqd$3%@!?y5L8PAN`G#i!J^by>B%9LgV?A%N0NM?~>6Lrlv8!r+=4nJNO^8 z_`{ZeS{7F2zu+5-A7jCk>kWU(&H8yrhyNDl=k_;cChngJj{C}={~iYaO}~Mk%0KG8 zf)6cz%w?r4xA?J71O3lU|9@HhbiY10Zk3;Z75Eqa27W4k3*g5u@S#3V6h3GRQ~r(* ze48@c#N&T;$M#$OzU=$J`?z6CeoOGIt!w`?z;*v81^21N!Eyia+y52pKlMQN(_;tP z|4$nK_e_TV4=w&QJx}bUztjGYb;1P4E$8(^GoDP@1^#0#{;=&HmS+%z?Z3z3M_rWi zjiVbcZ9Qo{XYOhD`g0(=-AhG(u#;X-i(K#0;~1LvW{VefaLSJsZ#Q+$i|hCA;p-V{ z97|;|_0nM5pG2~!+^5EaKUL|7T<`GXBFb*)amE=vkA}`z!;f`DPr9e#xnbg`a-V`S zn7V@bJ>@Tq;g49@;#co_NS&Xzbg0ZaX&oRR^iKc zsi+S-esA&H>5lj5)pJT_U8Df*yvvU|GnIRINTrvn?)L^y_`&c0iQu>U{bBjl<5J9T zwR_1Up>vGGj(rC{@bRlLzidIBt*+n+Kl#?%Qs;u-?)U5T_s!$D>tgvB>pAJ4JRAH| z9o^u+Nb|Sr?_$t^%ai`+gID(l?EZ$ASM9??cITrkyS#q|?`alqKcC$*(D%gt-6$s^M9lApO?RGG{>9xv2Nn>qko%#YyA-@jlq~)2ezni;OO@SJ-%#04o6L55>zfC_Z?BK(eukHy zoIxhBx&H@V={L>F*(TM&eZk+{24LS=_fu zHgY~w&v~-Fi!9!=!MoAo9iw?SsQzp!=220;RK0ov?qh?;UgoRUuoNoe-m&;~f4+S_ zQ~l}uvn>9bz`w)dkMr^GwfO12NATF0etzW3xMzL~f0at_nHK+A=!`P_2S4HEPs3V* zV?W=Y7d&>DpC5TO?yld$-%s(6u=qcMejY(7`GcqX_*I)PTih_gV@LYtbJ9w|Z_ihU z&3AOxkIr`$7C*)oX*rhtshYoCy$)eqcD_qP-4kceQ%B;}2Is83-fllgJ>#M`L-hN!#XvNR>{ot{+RqpzE0wX^DZed~Q# zT_2>OAL{sryM|4t_gTCb{F62h{z<#R_{Z&!y8fx3 ztvobAyGZ#_?VpZ#qqf6e&X44`d*SZ!h9=B@jNCs=L!C?UX1|aRmUFy~-M1>7`Y{}K z730RQm@{zYDeQ+@-nRQ8jt9M0=Do=7o5=2^#%?M%`Z)%@-l2ECQ&zk7t$}?bjk<{T zE$8^Dbj27wZC7yU>2|t4t>QLfjiW0#w9QV}=OIJ;@{|2!>!-mXH;77ay1t=wByMnY z=x?&`F|rQ>W&IQ9d+y)5=~_2)*7%9oy?o*vgmLY|SUgd6-B>cBeXF2e@8h3Fwtmj> zGwFvp5;y)7_7}!Y`h9B2BW(I1THa2-tsDh<{?2=meeaNcsLV9N_IcBLS|rImb_>-_wX+dTI|rN=5Ac&^lYk$v0Az8%IsDwpf2pYEogRd2Ooi)G&D+D%7#pEFVS`AB(0 zJ5m2qJh>dg=JaHar)y{WA(kB!wm;);I;Nv7apXDd;Xe6f#+4s2&ys$05U)ZRKc=U% z>2kzh9Tx;^SCSvCe2`wO!r*yd?*%`lcY&YMyLtWesmD)tId&c8<_C<$6ZISfDUakQ z*eKJFQ|ZYz4-8fxPU)%Z;q?9rCqJf>%_A8%e#Cl!D^Fp^GG6Vma~PXP&#jA?qb*a( z&I+=#%Gl}lr|}wrTA#J@gDKB=ZeFHa?Q5iVEPWut!9I>Z#dU%&{uplq=X6Ax$@ISm zt9kv%v0uekj!@%nL_Sy@W0eQU%5?0FK=m1OEea02L-aTP8>?{UC$7sG@8I!|o=fjB z+42qDl7E^gQge)dtaeQM=XbSZ*#B83tTa6B^2GwsAq>v{pl9Og90c0SoZeHQJ?-gy zDw(m@$p6uIZoZoUKF6=*!@JpUrhKBEC7k_AVgIH5>ZBX`IlxuA9*z4~f&(w6@@bd9 zn>qHhKezWHzf=Dq{WRlus~y#Tx67ZYpWv&6hmE>+{&nK_cf~#8P$z6~;7qHXMBHWi zdY!Mx))#_@C5t0XzPelCY(Lrh660R`)ciG_2jIQPzFWz@+r0Mac2wIJwjHHBkYJ71 zBii>b6+bQ)6xS~}ekT1e2SWC7{3-0$I{uD-USeFO-`|nvqJje!`O{C0qv?DJ??v`K zP4+$KwNJOB+P?7Z=(n&B^^|i(wC@!TAxFeJA%g>E+4aJD#5qQ%AKAJuSaq)$X43Bq zg|q#zHA67&O}`%$2hKn7US!{gWZx&oKC2zo_F46&+dR1Wl*)I)-;CObc7AQyL2(|$ z@ighU&$5HU)@nO+I%WvQRXV-7Ebs1!HP~cjxn=qC*4m7mT&Rfsm9TCu9)|Nof#>xGXo#TPOBZ&&sSOb z!L*||H&139X4FM$M>Fy{jBI|=2^%bb%gXPFyUduP^E>5<`e5;1ahRLmGX^P~@_Pp5 ziAKgdIQ4x-t-`6k;IPvfck@|By~0_Z!d{`}t@=Dex79eO(0h@8`jdZ-H~z8OQSG1K z)s9j-*yTt=6RG@UG;+LE{>7X_#)@F^M|QeTU>&kqjb-tlVDU40pM{z z_F%+)*3G;Zqs&5IC-X~uPQY&|_y(T!gwglk-nsc^I{4uq&KKnCCF~!QudYxy=PL^P zAmb)qU1iBr*wtFz&R75B*vftEfDYX639M>F7$E?tencK+R<##Am2wtZ?&mCnrd zUS!`LWFH2?8nMTt+P<*uDCLdLJB_-C_C2WL$LUA5zRvM8>9<~<}0+xHR2L&llts5`Rn1+otVd5v-VpvR-yKC9kzn+Ma5Vy?RLdZRd^ov(8|RXVOf zdFT?%Kg_NN)ZDymcGp>g`5AUQxEV6Nkk2o{zFn2jwKJG=uNax_mV>Pt|1&UfWyUdX z{J7nfml+hcfbnWOA7m;sWVCu#-55oF+CY9n2f+4|Zb!q^Bd(*Ib`<-w%Fd4(l@a~4 z)3Sr&T-$XRh)O`{JlzT9qg<{u!=u z@(=mq7{-l%S}b`Adm7`_PC3dvO5-F?VXx5gwtpsa+(IAqa^k4J$v?H^pJ~QFZa>4# zKfkM=k$D!>srdmWiRiau5N@vOC&Py_^QvGPwuLfwtM)-Qed)wGm=>`8if0BgS7^VI z5AF-5oGG$B?L_AJEE{@nn4?2~likzF?!QI0yS(l9*^RzL=S7AmVtK+4o#RdEMLu|t z<8ACln+{x+hf{ICB$zVG_6yoX7pMF8gDHRVmj~7Uht`ZS@!>nNdlA`vnX%jLU%BZW zwttn0_P_I7qc5U;OE`>ddesRVOsUiR%TfD|xXVoJXNYzIc^RJ_!JZdUy6OHwCfa|- z$v@9PD|voj(v47pMDu!JhRt z{xL^NHo0>?!JaL?^ZqiwEfAsS@dc7uW|B?LG*;Aj!)Mlos z7y60CwGa6qtGmu0$O~CX!KAB2mdPJGG*0;gzQ`(Myn`#hhjHbfk8$5Mi0!q!?L}6! zvhU^3!r1pc+4qAt|Je4Gw}rP4V}{OFevDW?_F3_x`ys(3=X`i7A6cr8Et_s};ucIA zD-zuH1iq134cb5Ci_##Diz)Tgds*4qK3Y(+FQi{qN7$Fu#cQ8lC)Vi~wtr0dy)#}| zaIQ%9WhLqOQTk9?RC4^>^vNpJILbeVZDzdMNx!U8BhO(cYI&(NE}yWMQ8~ zYR|IB<|~8U9<=&*Sr==Z{6IEe!?^JynqpU;!al&b@#B>mCwYXe%=5`#!?^Mz`U?eL z1-o7EukUWteo}o^V-)%60`k*EUO(|T$<0r8d+9pL87Ep6^UQje$M zKf!M2+4UOc)cZthKf>ld3BfKq)H&^Zu8Mw6B_zj+P(=XZ9Ys`z=;%4;GE2oH^pf=) zIJ1(S%gN4rBHQWh7qqwYeb~92weg>DcIr6N`Dh(J1XV8P$o{d(J?Dm=wUJqCg)E;8 z9P^L4(}cKXmU&Nx@z=2qdX(sJ0p|6yP)=`=f?HvGypy$_qY!%OE)yTVBRgLrJJ%RH zt?^*{d3G}%%%ZmFE2A%5zn$avHsUuC@xvNPb{`>b-YQ~9it2C1H;LFlwdkAGhG7I6d4+4InPkx7%-v%6c>6*9O`zN~t+Yx%{ z5MvMDk$=8`f3mIdvNhh({`p<~e(D2uy2|iG$QNWQ`GtHUvl9{Tv%Ge}R+*S5I^5I^ z_%I=^e8B71>_e11h087h-l*lRb`kG%(-m43reBjCM|OAi<_q2Khgnx}+Y9t*Wv8TCi`l=_IcAUY`-RZChQww^hLCAJoCOeJ$jr zXjd;?jSuRyOE(I6S(MT9N8P!8JPCe!K}2J!S!UxoN!L%h{>#1sIL^P^83lZ482l>s zv&=pT_{+fmB62B?uKp#gUqX+}#u&UEek1Fb*;fI7!@})!x|^*IJ-Lp*%^yl9T0h9P z)(n*mdOkkPzKyhx`#yarylux)U7m)4?kSF^H$Oh4^W$XT&jHW&<;Tag z{6j+Kpk6#b;LFcXX?cXhxq{-nn|<=n>GFUsWDfGxIsW?iMV$^yApZ&QTv1Ana?{~u zoennwM}6E5e^sXg?9AR627d$mnAbwRBeOqXT=fH-eDaRQ@twUHc);6^LWasC=Mjq6 z*=v3A`$Wf2&(pNSKhyC;9tkUta>DWZ0RF*qVUYL64{_=^N(8rHu4m4Bz#kG^s$BnU z)&7T{v-biY@ALn5=KyhE(e-VJ4nlKGVc@SsIheD+^em0 z*$cgKqQhPL5U-bnm^)DLY=9H592{*)?KI*fb9xCeXT3LG;0oq_Bck`{`QB4bHSfPr z|0V}ri^S`N{7VDwF?W8-p9P2H{?snoo28;{@SxUOm#>owpM&ol%pc5rO`JsjcJYHn zFr%82Kw^)a_ILvDaT-Va*iODD@L3uk90pGVe;(|83j8NB?kQ&|JM0hGEpvtfpXl=k z=KrbPN1GwBFd(L`5tk5~8-EPNIiG9>J|hfXtnEJ-IL0UKGy z+shAN|Hz!45%43}KQae%QFOKA9}NE4qQl?NM&w+`cpQau?W@!Nfgf@v0YA~_pP@Sb zRlr-YY3?UFKj?A{n>fGFcMj5N{A@ANqrU~^5cLx-nR9v={3sFB(=sv#{j_%S#{lo9 z<^LK6$2te4Khjy|+{(B&{ZG{P!H%4Zfyepmn*@2JKk7)Cvs{Sd*N6qg=K5zEaMWX{ zBP138+v78|{Vl-JKWHaEOXK*?xhxDmkNqQaj$#|z%b(8vkvXbw)gC{a{UdWuh#>!0 z@XrP}rd)DXF~2wcFVy~lA98L7?yJY(GnKycfL|%Z=&yX~f0@SdopV3%v&00C|E?5) zpWnf8uNXJvJRSzW2KX1isqT3?41PWE9l+5q%XvNwj(HAFe>`%L^Eu<*^uJZx2Rm}s z08j9x|Lu^c^hY}9d?Q557%|-w|K-3b{gKW&--W^N)%ITr{NXV8{Tj!2&bl!8!|WfK zbB#*BcKnaCe`L<}5%8zkKQia$2>A2hr}V!N<8{gW-t=Fk{R2Pbd?mz)y*~e}(eZy6 z_?tpB&h@4LI*sEy=Lg_YO!N5fO%d2}9@?A3f&Ul=e;4>--~)mG5(fVe_&73hBh`M#+Tu=PJ0Z!?Ubk0o+gMX*( ze-mMLg~5N&IKFecgu!>Qe`L^gRp8HJeoy)% zPpI}0e#lJ#ev&u+;WJhKcL6UDV&M1Q^oLE#|DOXt0{Cm*ek#(0^^>05Uci0r3pkbk z;pf~sAr2cX2H5^bnkfIn&$&ax;MD#jf5Q%$dm`gr`*izHJh_8~81SagzFv?=e~0YI zEf%8hMxT8J8pn6;aNuWp>o>>*zP=vy)BC`W3WJve$GPmgKL&nG7`zJjW5Cg#=AIA+ z9{_&jZ}>544#wT!_vCN*T=^Gv95;=q;G-uX<-angJz&vlai=+Auk3=#TkhLC5Zh|sy1R|v(4 z5QTI454p3@=8P2b?@Q@dY&gE#htC6E3;7JlBYsg|`tZ|%R{_rfj&Wkt8$SGO;JuN5 zaIW~dF9LtshyN9L4DkNIUj~kI=qVm<{4NyYsJ+04(67Lk`0$H?W4y5YXpLXs!!HB= z5%4J*pXI}^ROg;!-Z*M@z7QR5@y;h>j#=jO$V*~2ri=~O8qmjSg)h~0G1AkL26}J9|wf=Rk{#&+-E=K?3 z3Wt7~t90G6(boSoet%a)H6DvLaue>qp(*!jUVmZ#Jg@Oa;Hz=}BTadC&vyN@ig8|l zsl=Eucb&MI_tisv#PVwlo=f+iiko@gAqQW_IQfr!Cv!g+H~-tV?@evrGS|MFZxP*i zJ(%^s3z@GF|7#Jy4IBnj>S-qaA2QDIL)>KUcjEe&^g0{Mqx~m&=0_Wx`-8atew+Vu z&Cjj6(tm?qw_*9OAhV18Cv%@?98>b?hW{JJ6+gIoVe0!yo1gLwU3*6qgORZ;y%2Lev=3}@eZ+~LSlHc;-_el4dku}Jp*~oF`{_IdZ2Whe z!kM4A=7zbvOmyRS-Xr1=lYVDH z=0+Vqip%*lwHt5Zx4^>b{vw{bt#27y05&arQ;Ff0k(b`?>a?JzpGT?7tB*cy6-sHni8b z3#a=HVkSQi?WE89jH~?dsF1y5#LTN~|9ou8 zBW!O>>CUzFZy=WmS@Hyb)1R4V+w}{4*SnMQAABc!ZR06ZWB(?N!+-Fd?6t#(Z?WVl zYrvf3Mc=PFEV_1l9A`Ihx3%Mkxw!5@U84U(1&L*uKY{BYGB;;FZ@aT z%0J|bLNR`-?Vmggr~67V-fsU8p5)no@RjU+oEYEV_Ft(bPhm%j@jY$*s?C)pLml^u z@!3{?kbKvBtnwdxCwtfMl&`V>aE-%%@SW^E#D@>m_;h?z*eO1|M&l$;VW<1>A&j&C z*jLSr8~-&}cmvx&Q{Dz|W?cEV68A@o<30Ivq=nP{nc{d){yds-w#AxUFTWTK=p5mwccO35T z6Qc*)`SX0nm3|6)rx@MK*00)pS**sLfbZeX)jw2X0O|3$c8 zAzEr|`|q@Hx_@1?RN43n#+84`m+y;~OxwTrF{dmx^=AvVl7|0&WB!D1dvDPGC10$h zDR(P>KB;l?5BXxX4}VtU0ot?;VUA|E^_R z`Hy_@wrJRA`{#8Fr~8jZgWW$yc(PCV?>_X&qC|t;KZZXESNbXJKG9(JkD-q)S#0Xh z2D^U@S(z83{YSQL;VFG%|Cbsk`^naAK75lUPhq?I@GX`+h3)Rcw=quslfB7Tdl)zV z+hO55*cO`duXgk29>$gZALAZV@{id5-Dlx+pCan){u9EJ{mQ@aWnPY`v-?l*H(jz= zjg9HPZUK)kep~(|-{uu+|B^2nXi322PxwpWufOByu z-N^PN#@T+hB|{9f`;V}f^ede1^Ta@p{TYn2{jgQ$4HN@C_UBmg6t=$@=)9lA{2;|8 zi$3FT`ZMqh{oXy}usx5)_aS^!Tq}9W!o8CUj^EmOo{_Ix7jrArn)$lvs5z}FoA-zR3GB?`R+1Y{^sDIlN@j!A;+h8Yg)QJKu*N&3IJ9*T^5ITMF#L0_>)*b` zR{Kc4%Uh!TN4B2HOD@L#IT|PX$<_rve7?q~<9iNsU`b=Tkv~)8BtJh4zJPJ^pUfj) zUBvp0|IWAY^IiFBH+?Q*T-i@?xI&aXX4`*>h12~qQF6D9U%|NY?-UWb>=jXRjqTs7 zm{S(H&(VvL^L|JB2;b5ri*os!{u~q|V%`2p-ctTu#h>D`LUiGCDmLJL5671R$f86J zM}Io65m83|PX1lVFGKhTMQ7*z7?xkbxGXYj7M(5@aYkOX|4M!Z&pu_r^Hn}1$sd1t+b{?m07w=Z~3 z^4qZI7qWo6ub}@t5`7ej`yP}ZZ>+7UAJvHUEa<2Gr~PPn&od* zM{D_Tcw3n(|4mq&HIV&Pm=~wB7IE$*?T-;P>n=KrEI4n9Na^tFqsnhtXw38R%wO7x zSoaFxEfRbJbFY2!eyq*m`_*ChJoNlOroWrm?bEB*zEsDqk+~QrbHM_)|>pNsnL!0`wq<+TulG$@kt|*^gi35M9Pj8!i%G8;~Q?$JGd|`ek6%XiF z_HQ-%98V5WV!Yq#p)1)&`X%)B1F&te2JuyJl3o|3=V5o{<;|NpbwWN4H|O_kLa?(B z?ClA@7A2#er*&AG>xZ|ggrI$t4@JKKzN9PkHTt0WUHP8>6vS&D+DDhqTdu|#x~=ss zgK$i98}=c#?L+(O>`B|6kCRo|b*IZG%aND!Qw?AKGx{8quzc8e+2*SPU!{_5&j-!8 zeq8|lFW~bTKHuZ>Gv0aXh))mPSKu=OA3XC;dpYMX!sj}C?oc}ah`;P#FfqJ4ArIBsvRs^H1qlx!hW&lU1Qtko}^CgdB>3b_t*hwHAw2X*r6 zIrw00?TvCF-&`)_TWH(vRyNBNtU0C(fcztnzZmjJt2g^Y4tepl8psvk1DQ7vmp7r~ ztx5QN1$mSwy4YT{Q?9*5u(w`e^f&*I{n=aLwRaZm?XG0o+p7|u`OY?c`B~tbZ20n? z+8QeOW2qn-UscE&*#ro;6u5Ii_!Vz2Rpx%sdfr^s-QRCPsDqlea7H38ErZ0gFYxn zbRJT{EBJhf&yV=+P<%Q%G5KS@IX!z?_Fe;fpD?<6J!aXvvvhu`zDDUF9{+v`dzUDH z{p+ zz9Fr(Vfea$Z>o|F<4>;Om=E==>rdPlbTE8)PL)^AeD)1N3*Fwn6!49S$j22N^Sx&A zZ2@05!RhOR>QBY|=cKly z1~rVTZEMTV_|u;haqEw2E6dL~u5(<*Z@SJrGb1n0Job5BtZ#EyMCNGT_DE>~WPWzfpHN zVq-45UMN6aiZhht_K~`re&^(?#-^IuHjXmq?-e8ZbLDQx*^2wQ%x1aA)|>m6^gor4-i z*0u~EG_saLFz=~`w;%?*3oTw8y~E+CU&HNobt_J*Zfa?19ZAC;kAMFG-dH6Y#@<20 z2Q@SusZ}#C##WBK1qtB2MuYguxZdL3MrDnOi7H?%Z-um#o&w%$ECCj{Y{)f%m)Lc8fre#q5aP4QSe^h{R zL&1ZFH+`MO>-xF1Ze%z=uLJLg7VrMX)6~xOwd_S7yWj{HgYBm84d8v#@TN^Q&*vfx_M1Q-CR)wsWnGW3yMkT5q4^A}T`xfU z>72djO=pYWnTH^LZ8v^MUFwU+F2-b&``lcx%QN)cljVm#X#brvI8{C5O$VAvq4L!a@4~tE zuZDd=i?`P6f7mVy@eU;KFM>IPK7E6oHi`nzxi5WE!F#&W!T#Uk<<&{g0hs?Ii~l|7 zwE6=$Bl2Jh`0EA^gMBzO|DRP}C|u6`p7ig7F`;wzD%7Vd{uWqi&{y&t z!Lvh3-l@-<1~-JMXZlP7U$PPm!#AoK5Zn8Ai|kmAK>#fK0AR~;};XN|KA`_%Ln=g+FOhOY|k zRH5$6lfv%zS@n&!PtD&cN)I3AQj-UAG*tTi$Ex4d^cI)@0*tc?ZpH^~PyyPjf+z90 z2lFC{O7?&Gm&$(?_#FRMb%nhaZ}(7GdsX>|i#_%ZguS{AW&e8YRTV7r!8V7lZ~*vp z*&#a*{>VyC<6l+&{d~j0m!Z7Vo=;V<%m?4PeCU4^s;t3+2hX?o{xhVyVOZU)iKot; zIAi>2jC<@m4t$C(OnRycj`^%{b0zB2!Vy{sUkArKeCStn7V;J-3{@b^EEUGXhxWhc zHs^QLryhT*3Xb`ZXB_(~FM=+s{qJ^vJHAlcJ3`*P%+YK5H-+=Tx54?{&!-ZJ`K)nr zCC0jiR{P)0Iggskvq?WSKKG{|+W(%fTYTG`@-ceW)Hyi7Y%arogGWmTi{GtSIt59Y(3nB91x z#nr!7h}7;ze{8ANZ;d+&Z$iB9Q(-vYx&6SFiQ^`4w5cA6**)0RE6W~5yshzd^u2ms zmBKZ<;Y1?(i-lHyBc_)Qw}I0b;}PIAKEe2)5B1r1>+!++NXJg9pIZ0;$Boy$_4|hS z0gpdp6`aQ_?)*#rjHz=*o_5N_nu(LN$%uDQ#ArQw?LJSZkq#mY-wTLe?}WeaJ)@+d zvR_r(xH+@iPMkh<#z{pdkDEPb;;fSY&wB5G^2)M`vz&2I;c~W<*Yyi_;rWM9u+uud zu8+KqajCL#_#PcAj8`6^@!{);KiWgA_sha}RG7TgP8j-zA4sddc%PV`o2Tk#5Brcp zZX@`L@ckO{pY}U^E{ig8PQr2#HRNU7mjvUk5xLnOzAsp*%zM_+PTyhp?ERO(SJVMq z7#Gqr62C4GBE6#sol}R;Bz*Af_TbBfIHEzs{u%G4H$G?U{^Rdmd(qz{dnun$S`;<0 zy&Y_Oi|{M}E}8eJ9gi^f{?vNP#EBC)5c#*L8+5|Q^h}A%hq(dpae5i* zO+Kb)U>v?8JP+sa@%^#EIDYTO%0ES^n(t1< z6p?RV^W5pv70P_bJ7gn0v*YsdXi~`G?%Yc-?nHV|!RAxz+A?qH0r++gnvPO7W89pH zD!(G{6p@X&7GEa*Pv`AWIij>|4aV%FeNtDWd_=4AT{M7s==m=ZbFRhNL4-D!L1EsF zW`8)U&&_y$;v5ti+C_}pE3{*HK1yb*dWRLczhfP}$ZBufl{czaNuI)?Z7v$9;=$p5 zqDi&+9({O^QI>v%&!!0Bba^c*fiBq3`Iqw6Xttl9OQZUus7c}E9}YX0ael6h@m7VC zJcm8aCqJ5T&aXv>;C@9ghR;#3{i`a~*tq9~T#Y)_y|8y!=XcXZY%B_a{!!W6)>hr1 zCRp5jb1Vmt!=G}bgE6mBzOi{`GZrgg*Xk%I9KONR;V$q*t@85x*w)rExSnT4T%IYg z;VhM3ipcgQ!RVt!?syl+c$9GV2iblj^NgZkzuNVIliw&@BR-c|;r3Fd9yj|W z{N&nw7Q!smet{24z7ERMMYi$F5{0v0PQ(43j2pk)$ol2*D-;h(o;+4Rf64i5DP-P& zU$LqD6*0JfCm1?Z^v-tqmuZ~xA&O(s2aFs2cQUT>;jy^CFBmGZ+R3677LNO35scbJ zxScLfs5s&|UlG&n#1r3CXa1e)0TfLAGxs0d`TbT-7gO89Z?=CI8(r@2pF!t~*6;NE zmEHb2@)T|jKF_PL5$gl=WlQhEXJv$NPJN)-3^{zh!ySzJ)jCHDX&{TEI2~jW`TUb$ zho9*jEk_D^Fo#7_avDS=CweJh=Cw{7?G`7j22)XO;iGe%^mM z!1MC5i0ZwcZNFIUu=X>Ddkx{fx5C-!;n@F)Wk1>4N!xGh`N5dw`VI9p{G#&beYh_O zcKF)LpT$Z<4tLv#V24+%bb+iaF4yUTIFy|g434wTyD3JQVVu&1xCSup$=}6jhjGz+ z2HuPE_YTV6802fj+do$M+j!07Z@kYTi%}0b7w1pgZ;oFmTsA(*DrCfb{0Q=}&g&Gi zT{xW%#fU2GWq-nVvbZ=Hbe^}R`lPtP!s-5qU@*h>w{o}~?&iT@FyA^447z1;9qPMB zMN}8`bBj+5iWjM$>+oalj&Q2)I4+YIcgsOB#`C~c{EBfuI4GX5`H!%0x}Oyk_IVn` zgV|4VxH|?5iiPw(^J>#?DOTfY*?R+rHGfc!is_8Q;!zROQC11{9-1v8rC6BNr zcQ9Vp2A-5lb^x3N}s{Fzd7)W^SnIgA2kml8^3eh8u;Zp{XRM4^B{9O(toUo zI+F6@^1!|~>AVm-eJ)^GdhgDAp}Z9zkM!w{!LUYn{Os#jQg7O6FYsQPELMFWmT-T^ zynOLxMtwVfJLy8<{*KQg6}DZu(&0+`q5S3G(WSl%IEJ|KARojqHC}OmVqCuy>K@ zWAe{(jZ^$6E)O$q;&-pcDNj?_&5WD;bHBz(p2BX`@^<<@r{airE4>$$zblZw#VaGE zuPT2keGgFXeuf&fOC`F_=5({iJx=;kIP}4a)qH>|pLRXG02tar?6)M#(5}lj>0F~Yr-G>Ket>yjCgF+_2R9#-yYcO>;u5*s>X$~(H%nt_KvgD9YclUojTnq zjrIn1^|a3EDc-DcN;hzo6fkbmeJkTCU!reSGA*$4V>{n%XUk>d4UPu_J2%?pekWv# zH9xpY$^$#T5Sioca$lmx9`ruA_o8yY7Wtz01d}i5IUuucK5@>VI&{9A_QD{ne1e+a9}f8_?JFE{ScG$S24LU) zeb~1gCS7u!ke{KPe_kczm*|Up_=bs-bte;F$1%faKpuKBS7WS<@7uw5X(i-8g*-lA zo-gFbAxp}-b@LJOFQ)^gGt#uAiqpYO=MuF(EgR2sgabPsvCpR z(hr}NOk&*V*X@5}tsDRC%jkVTtNtl*+W-De82ydJqX@81>~*{*+1)HwNPFh27bH~vAJ z4tZ6Mx8wd_f$#rmmE)3W%rCK@lfDAqudv3Okd-B;YkuOoA@JS1BEzH)@-pMZPh7V! zZusYE{XJa$-#tS5?euZl|4vRA{f&B{gxh~q$oePlZ-48|`=h_D(x-o0nO<+u^*sAG zOg{korpS`Z4Np72JMt9nDtvUC#o@x#1K7t#maN5RoznU1w&;*O!|0|H+TN0XYCpnf z<^2NaF{K$l-k@>v<2-!sX59Gk7S=BtJ2-IdZtPmm{MX>?%oVRkw;WpO9H|_3y}-AR3v=x^{eCjhiI{#EZ;^fMKl0Uj zw$J$QE!H6$Oh0VXDBC~pLFNnXpGPQc;OiUha`chHS^rzO|CVv1U#-#02Gy5h`Lpfx z{{m@-GnaUN68)Rfg94wew#H#4cou|k*1sP2eHizQdrNjH8?gVA_oDQolQ5MzG@6?SS)fp1z{)s35 zp!1=BV*h;R_(vbn6~;mTwSQH<4=Nf zfVKCBn(r^22=O|jcE90r17x+ErCh?W&(xVt82t@@mkuF+pJM#&d5*q*HoQ$v*Q;zaPZg;??NaNR zKGzh=uSboWK6fJj;`Fnz@1QJQX5tg>oFAGC!+x{$4mIslNP9Wbew>oiSoi0RhClYs zP2X|g!?}P|UvgSJ5cnjO%Da<4E>$?E&+)i_nQ@aoiy2qtr3CkP2R=E3%8Q*oOF8be z-=p^mApCqvpV{8@ai2%8pFL>CX`Uo%myb8?FI}v4Fvp&&t@zUY*1*Sjl)%_?w~A|n zD#Q3s;N#Cks@uPSuVm?V?Jx4ptAUTY`_9EIeOl@0b+p%9tSialT(b9euf1+Rj-G?4 zpMfRV=9#nRuyA{Obv=N*QmV)96p+K&?TcgY11i3pew0>kaD0uuXv$oBDC|zgtKIZ} z)sjcpvaVX*PT!9?s z7_BVI#HC&NbNurL+o$sH-H^F4@S(F$EZ1MEpC=oV9bJJBKe6+}cF5oyU@kxKRasKt z{U@k?v;0%0L}|}h??wI@O8!BoMI-DV_x%%oo<}WT=p4c6yqo@`>YQJHYyRJ)@(uRW zm1Vt6G$QpQN_Q%|IN!iWWyNfln{UdxvJTnc`Z(}DUTt#A349{Uu>Qb)Azf90_nx8g zvh9~_rK4Adi4WhQoRrb|zh%|Fb1XglD)7^ zmbGwvjlIRJLk|1a(G_^_2J5_B$jY*#l)bF$n83R)iX5-Ks((WJGJ7vPDZe?B?5&Mp zZ~bg-ty@t3sB%(v0%)h2=tRm7Wtejy``AC23n`n+_8I@Qunsv)Jv)T|1m3;f>i0ud zmYt^k!*d~lci!`ji^^0JO8ab!m@iD6kaI(uE+_vC@%qP|pFr*5I!MX2OXuI&-!3~B zbeEVou)aN5|F1o=tqu9fsUORZQFgIkT5!LF?J|Cu%R1yRy{-3QLMSeNS>ldq>%=UTazxE5}fXnVRabSJF zl#OzJas6_Zwu{QsTzsBqyNq8jHiO-&-rb7(rGeL+{e`LCEyJ3mci(1r{jrqeCx_j^-}n=F?P6=a7PiW=FI7G$Bj2qGtUJV7 zM=yI?znH1`^cZ~ zyFc={#eEOIW+FL(K;0h6q+$9o6D{HNi>bd`_K>TleZ8&Q<+3#h_od1oWlIs?9)VYX zw)$yh8(4=N_E$$&;MLD;e|`xWjAN->m93&Mfmf!}`nPTGe_*ebmmN)i__|KZb@r-jhN1Dm< z)W9nzTIpEc!{B^BI`B##-}s?C59xGk7!xR8{)luc@8g2(SFvVa_kAk^Z1y{EUyl{jCJ1ej=#z= zPr*3+#lAU`apSMUw0=EqN4|ae4!tip)r*jo<-?SI*3}ePjd^gRzgpuI?l62>88`Zm z)cReQ1y(P&`m@k2%a7IiNmpCorN^y#_VOl;ll~*|8PB-U-^w_rH+&__F9^K!H#@yY zYyNoGe=l8W^%KA?%TLz)#C2+5)zh|pZ5k(j;+o62=RMDIHJ2Z=ZKW<}-;HXmZL6bq z@$j#vrT(be7B@Y{tN0B4)s4@pTkQCp3=Z^LC_T%G`>eo=o2>cj@>4ZV@fnZLxr`fs z==Oi;W>^1gs;gh&Pl>2wZT)XBE=qPV zH~on^Rm2(ocldX?T)$^S_`mf&gdD#Qz=`qU@(CP{{zQGQ{G;OciNY)Uxp=6f&HtIg z@l1hpg@%YOh99;=zo^4=r(0Kwn7?fip`*n?#{SJpewjO;Eke`vxlbHF^eriV%iQuU zLf6~z+ph5C1xzo$zfXiViddt6r~2KpFLs2kA6Wlh$V12FMIy9EjfG>cw)uZnIM%Bu zFVPi?t>#?&Dgqiu{z6`2{9`MA6(NO>L^-M)$aq|_NH+4Z8gCV%R?WS{U1IC+tnj0d zKD7@i`CD!IZd(2vL`?Ok<5t`J@d|IMfc#S|-!VZX82%m#r}s%}kw0;Dtg-P_EuRAX zIfb8P2{$LdaS*?pF9;eE29K2dH|9@s34!FV2=9BZ3R8 zK6E?$c*su^F}*`9E;=5I{cmjfaUysQ4z}tY5Ha(Uka_(0M94oTLZ1)R@_4AuBR>`V z*jO3olf*PV3VA<%vXF;a_I2Fnv+q<9Ja>iCO@G_rb0L49!8_%98dB0M315Ja3Q2F9rX};72(@>IJ)qLm0p1V~sCnc@cX&zT-u(SnIDW zWL$w5V&~Ibs1(8bg(P`?_ph$Ih}rq7kV$8Q<6)H7jbi?vMKqN^ZXYXBs5v8lM`m*A2W{}yxgIYvtU9t*z*_*OCZLXIEC z|650mtZ!&-!%MxMIRLVh=W#V&J^iFGIQxgVV|HO2m$V4+LtR>lb8xN~A>*H?7?1h! z7Sw;}t5tRq)2E6wgQNdI@;A){el_r}Vwx0D*{=W5e_(tZ@WsIS92*Nq|ABF8KVW|) z&auIAkdfE%L;EA@kRQ+nO`W3J59J^9A4q;!yiVUw#FXu-{ZRNj3OD^*z5g_ykA&VL)V{42n(170E~ zzh&pY&5U#Z4{0CT(??7?!_I$OwfLG|F$a}`A=5d2KjU`snpJ2J2hSg z{4U_hV&eOR(>Q;7^~_llOIl}*FLAf-we!t?ldq5_+;2s`k`+(EZ(oVAI8xNjH^^s% zQ@)ZFs$D+*Tq|E8pRqjhm8^J?)Am>#H{j+A=2o}KXYXc%c}Ye92Gy)lp#jibFVDfj&j2LGe0!+{d*Fh8UFO+ zSFg=gV{#Ibm3>(j^D*k%`D@QBRUUzG;D|weQ~rSy!ubwmI(PJ~<_mcqXev#iIpr4R zko`yfzKS>S35a93+*$Kil^Cm6W`O4z@K|j$))}J~|Fbsp+<;+HJPoxqZAZ4$)?z;z zeoxG^4>V0W4QXeWuE$aCIX?RNIO?m8`I5@19Urvylx{KKqpjF%xYb?Aj*jBrIhb}- z96V~|$fn^sxNCol=Ig+KEZ-}}JWch+qtIWZ+fsDbw!8_>lb!T?y~Cy7Q~JH$;mSwL zPsn<9ZB^oVSFhFkN_WJ&2(t1NMHH_5Q8V7o{!KI+2>pE^JD2%HG}>YI=N|HBb5qMm z{QrHl=O=QTP6V=W0Y2!nI#<^%dOrbrKK2(p6`?PlA9VDe3;igoyC2Z{_p*N4{!Qs0 zW%O5~KCAqTqXmTX&@Z8Il&)s~0JT3#HT`bcaT)fp+6f+%OJxU=z_w$E#d9Wj&a-%0 z^gbp2{BP^O9(w`cUD(|-wEn%U-?gLf&z62_v#v1uJDjce*Yet-_FW-6Hn1$l@hl^U zPIP1g&sJLVHkIf*Rozaszto%U7<5>zDc=B4?kEoj%r+DBTf!Cg7+}Qb!)*r{;EI&`5gT{8K`cV#b zV081I(&s=j{s{wWeg^%o%FQD7LDfF1boz{OSx1DMU5)%s{$25J$2>O1 za^Kqgm_O)?Ie_|yjr_aN=cW(ZCS0=q9v6?@&Hh6<{{}my*3gn9ZQoIJgkGJ@r;zS* z1XQcn)V0<$mf;=gVXaN0TB>Uu{43t}1Ko_)LG|U;bw{>PSC;Nu@>xD2-rOE9v*gRd z$b0Yu$&XO_w>a^0bdSJByUGt7zc6^|e({zA$hWlZU%s)ee82h|51_x%tN$BH9Jt&u zueAj&a4RK`O26=U{eE%O_%6Pc^jGt)E-DLPTNeUxseY!xTSqrH)|W-b8=A2TZ@CZO zV&of|Y2O&5z^{K)E8q&BycIvj{rdg5QQt29|1bNj_@iu8_DA&8DInTE;qX$+f8p@5 z1K@w8yyc&;>Ep-!{92MmDC>dJnPVoxFAQ?EK}yo#xug-yU2?FQUATUPN3+&+ngR z#IMY9UpRTj_Y*(H_Y*(H_Y*(GuiWd8-w>U;eeoO=U%vEn@bbPY`6J1fmD}mB@-O+< zk*|sne+PGx&-M@YeMY6&s!omx;~x(mM!yFS;~x+1Nk5hU>6`(lUFE&%$w8j}cq951 zH;N7)qOZYz^UIZ~y}?;w%+ph*E`7k*4-!t;)Bl`8bILW)X>K~V@ z{)im9NXemJ_*}l#|Hhh}L?2wO%iV_iI|I+QTI;ynCnp^J#`3#>uV9?V=jacGFy6(c zP3#w0g*MkYKj{HHe^2A{;cKs1RlID%2S4?_`t@}6t}FRZRyJ!po<;xY)!(Hr_a@*`l*#{i_b}-M!S!BH zP{JW3AV&g*gd8N9+{sKPcfw%^5HZRnAmXu#;COH#Ox2GrIe)0ML=XpBQnd9|O&pe!7nT2ZdW%X{&qNB2kYZDD+42V7;uBq2vixym%!;QtEuKVtnJ`RzcqH z3@dZ5Z@>!Us7SuB;Y~_SOtaVf!M7qhUr#-wwnyz7cMbYS82fkn28_b|vXso07y0_8 zh4NRIyr9WvTSn>`F4C)g;nSF1O*3K!?!~j>*Z2nXGTH|u2b(W+x#=GHtBda&;Cni! zF}}3!+qP%!nx*Tt+ZVL};=3MpMb9-#+2iZK+&JEmx0U$~YxaGHRk+%S*>Dctne_$k z_i8eKZ!+R~YWn^N{5!SHKUv5Qe`wM3T~p7+hB{X&&P~n3b~-lHcvC@7ormpdN7lo+ zXUqQ8M{yDIrz~aiv%Gs%U(DgHHGi+5yj!VLrNB<*GioE-oj;md zHmJ>ii>-ev1z6JB`S4gHMgPK|e2QA=r&u5LX`axp%J;vhNAHurQ@u`Yckw)2=`Z)# z@>(gxyPL27zf^f8KP;7Bvksf6W2kZtg^!WX8g|La9>FahG0Xr-IftSq!R$K(KfMNW z9_z#7!D4#KHkJ0hX1Nj5)B(q$-c28kZx`_0Bz~9oUD=_F{U~LAo{)Fw(T=~U#mH-#_u(|-2#w=}-?{U=5DVTC6d7JW3n zY2f=7M-<7I`^^Zx0|a0A&lK{Zt9*Ejqhilg2X)?$HB=6a8s8%DeK9&;@|zKSGX>uk z_^%}N+gUz5`ZLz)M>^jWPrg`hCZBm8DKGb%5q!%S-ipEaHH;5#S4*Uv{+bv?(fI;WtxuaKE{+Gu}P;DD<-2 z{2l7m{N~V^;D1ru{K;>U?Bq9xPRDgR;Tz)&y~~5%pD^?TZ0N6e$Ht%fvE@ITv5EPj zS+et;b{W>`$^Q-r`G-#7^55Tpbra?REuc$YoYTi z**I;bVC+o2%GbBIHco5pZU?j)Uz{i3(ZJ(b+i!v|XKKrPr{H(75i{rx^yd;ER(M&_ z?92{qHGVXQDC+-=AKgE|{1;L_@oEN}A8ZBk`GZ>#{~%t>c+i)))@V1*)~{~Yc7Ut# zTMT~H{0zN6fuHm033hY zUa?{GTf+EJT#MKeao#pxBCUsv!q1-Q()euzKQZ6H^s4d`uMV>Ltz!J*;+{soy$}0q zeTf%oaWwG$m>0}JLPP1SUB6T96|ru=V}xGa@`+a@+59$hed7M3m;p~ipAY-+YHyc( zDnDCq&ivZY-@s4wtcZ4WUIoS5aktc*z$eE+#3s~VkoO_y1CDnXj(|McY568Q3Y z8Sc;3_7$)GBEOh76ut&?<++bzTZsM3v4ycAz6_KY*6=Y>+Qa{C%X<{pGsVe6VcV&t zOkTbJxa6fK*W^uwydQInti9>JG#=-m^kctbjU8a~?Jx9Pgz*=(lGG85?>H&xA+;~! zOZhG?FTUcHays7(N8VImNNs6L-mrK3)`IT~(d6avRWX~zfS!asr+JwzKY;GLXj63()M}qb>b`UeguCm-z^uZXZsbKx}MQz z(SKtHP#pj<&t(C|x7{CV-?`v>RWv>G_$oqP$ZJe152A z&&XNjy91fL^xRt8o}Ijuc(eE>A2Oz3yA>PaCVH<5y*p;87|W#0f5x|MUl@;=+>|51 zcc#ts^*L4b+cLhH2mgY+_&%%;`0#qfH~q~0Ym8$8n*7f}{{D*IJ>;kO&X)fH@EnJ} z6bGMm3bxM-EBg*$=zustnb`J_-%7#wmWp_4=!N(`8Q9LoxdY+<5R(r_KgpQpahCFv zE&sz@ei|>xho@c6{!tQW? zAserzVZ1_(BJCDm?~O+LKjzOc_R4p@GQRY_1+qJ^WOwZ}(wpf7F6md+aK0PwSaacl53C4HQ>;@jc+Y!(wi@PKb(~JN6r`ZAJl%p_f=o-v$gtz7Ds#fv$Vf} z?{<&&we>7sf`~(;eWkS%@`hkHM}zNszTRgTF}l3YIGGTpXQWKk&mtbQ4EM zX-2t3n7j3jmXXMEf8B7T(PU@H1b z*5kfY>)hj@)1IDnhP3IBcP`|`Sm3SS(;fYuCHP_dNhM$Wi|^FI>i8q-bc@psYw;j# z$y|D^e_RHB=Ybz`BX52w4!@b4AM^L{y;Y%cwKDtvDG9ll;)YW6Dl#TeG2->~iXkPrPhu^9Z?N8^|3@VkZcgI{O9 zcIDl^UiWK$o%37t6?kpJX6GAD9+rl&E)h2qCtwYgw?1)SwUiG&oykYFZTQ&q`MzGb zEiyu%i#`Icx3Rrru#eV$3&8JW@I%hU_{qG-?*B=HY<}qT#E<+q`PSL5`+7~&{J4-0 zW9cH;(`&DJ@Ou~huns$6TU35YHosSeeDL3C@U7`veZ9_f`|lrWr%asDG@-d_Toc|( zG=Vs3@~y`Eo6!FgFn{BgPfV{5vH86x+V3v#gRe_3^Y!Yi`cn~)r7joo*afIJLHEH- zbN>Uz@mf5VwiSG_XfNS|sC-Yi`6Bj$Uj3ojhJWR7%zGU0_3CK&$8qi9e8D$ugA)f4 zhV<^{ez++u4obuLdJ=9{Pk1pZ-xQngKE{{LHw=Zm!~W{)`GZ==m3FpW=;a*P8FGX4 zYka-%;wWdFnGJm*9vOx)HnS@>%n{=LEh`VPQJ$+-AZ0q7-)eggI}Y+!LH@;2qk6>8tbqsUr(5VqgUa7U+oC}ek4(mT#mmOhM4;#u>hoPzWEN{-kdM$ zr7;O#Vr-q~>$w>9Qpth$6Zzbj#>UzlTJqj_n#MO9d{5G^d5(dqp;DH`TQj^F?8sBp8{p&&bBC%HZ=Gl6-hC%jW z=lXi0+bViS93uG+iNf~`@IB%X_)=UW<*gF(USPx|{snEg!Phete!^4U;$ht40(&f-Yi_h|*tU$bhlosDfEwjBJ{1>X;0dl}o`q$UpU zx2^x1mG(zl4BO=Eu_Rji4}#%&$&azO{nz{+R{MFVQQM!HpQHb0dHegfF!^G4b@la_ zVRVkt{xCo<{_lhTI^07FC#t|4ZP15%}NY>;7+} zLj?cyW1KiGZ5P_5$=u%$?V{>EJpueDDe}|vG)4ci?OQA?wfT1y{2#+ul7Z`v@^znQ zwD0MbKfODTSNzKuC3edgbKe^DKaGDX_@B`>f4T6L>ZQXF9}OFctqfZxHu$z-|HO8U zUPdeg#@bw3O z0AIxObDs9a|Detfi@YR#D(AZa?Xs$iVdd;J_a!4g(D+^nzQ?x37j+oX&(kjy@`8Wb zKE#PH`r>z}`G(|sso?t(up#%(xx?J&H#+EiZv)?UZShTY_+G>LZkz_bxL(#rzWCd` z+V@7m7k2P*5%?}Je|sDKP?Hy9J#MOEA1&{6+Sks*((e%R4n|yj5@cE9i=V01VWhnG zFurlPS&Tkb$sqH$Qo65P$p_M(2Vc~A2cH|+zU*cJ)vg{9@*-YLdkTD4`r^-4>j#qW z6GGlzhX3B!M?uq#pf7Zg_S^WQf_owj3X>RrZqO{zj(;K8FIhN0ej1>*fnYq z)Q>lYpzrs<_a|Tc=|)VX|3Gd;@kZQK&-Ra1i4h$J_f^VynZ)U*mux?fRxb0imnPcC3IDeYI8kUFaj`4MSLY+sI z`u;`XkNu4Gk#c7o1^(Rr(Qn~5x5;s{x;)%ims6Tw6AqM>2TDawLO^A^XUO>g=ph}L zG6ws)0g|H!^22)ElH`tCGP;5PIb8g<`SYAa<9|HY1J$$BN>C?B^>ssf;MiRxe-;|6 z{VW3~#ElaCY21?YKDb*ciQg&N7%FEPaOCdgw0{OLWX$n(!%uC=9TBf(WPxu`;Vbif zg)a}?6nzioeDBA)*FmpB-h5xTBi(g|gXud6zF7)iIZi8ldG@LB&1HP!Vg`Zla_}AD zJ7tBIf5M(oqq+|FC!CG;yk@MpzT!tSFy_V$Y@4raVcWhi?otca6VIEj+4~KU+s|>ZINihUkbNR#R@#4#!Wa9& zp1xCjDqm`c&rxThi7Izv)aD1OOYxa@2^JIMLI~k80 za@u7P^z%+a0`8APnw=P*kr|&*S&h4XE9tH<_G4pJd{$O`#E%SRqNXnt9%4Tc_|!O; z`mf01Z9To{=!r09UhX@2tkKTFCB})2I5tkite<80*TRtvZ|^Zqd;-2p+T!cPxfx3x zePjSb=0AKV*Q@%Fd_Qo;C&G~Nn+M-5;5)x9zD_)l@hRtvIK)avY%piL@8s?taY)8` zA#V%hJsol1r5=2L0N+R2;_Ji%8L0WnI3yi5nbpI0a%V$XCokpwT9FqRGClO1X@c(^ z3SWEv$ZlUd4#@aP@CCDeh$Az5`ns-C`=#Xjo5C0SSsrm$=F#ALf#6Hypj?L#&aW&E z7c~~Znbzco0u2}qrF~`kIe+G#;hQq2__{7s;}B6Fy1LScIY;D%#6h*^OpF(?XCD&Z z9GkBg_i6nKVaOcp>-xMZH}#9}Yb)~$a%&2(Cb+V(wzA62cL4Z~6nrV}*&^Z|b`!et zoPJw54Ri)H|Ez@7sGc{<>Z#-H&zx`6^9BN^YaS1mviB)0nYvkP8lyo;FP1ef-|4t zq&ULLz}WubCB813lsLkG4m#Wkea~C&fb~vmoT4x zP^5sW;k*<$kKzCrPR$OJm8l=H!z6Z~-R?ZUX5%3F+{_ieF2|_jptO%ETpre6U@MuA z`?|cP+N(1DWnyf#Fn3L#NIO*Vc-Z0PoDYqIiq$-AFOcfGZQv2r>F0vX4O8` zet_}cx>v!Y`C}E2M?XNl2=+zy!CEQclU3|Hsjqq;tdjp{A?~qma|axWhKPQ~ldA7EG1AJ)%Deun|-qmz6mu2SMA>JLa6t*ky0&mZazT03W*jQ8Ah zRrIR$TNS6$A4L0QA;)C>7WE#AeP-|So%o&-XEB_|0%r&~i~k3`Dea$?44mqG=~g)& z;~6$XJk8M_KeEtAfs@%I+aKcV{JUCzl=Ad&j?0A2WDWJ5c&uu-DxN&N&t$ElH@knh z@Hpn^;2FyJFni2ITYuEi*Lk~Qk4$fUz<;dN+y9|`u?Av?^ml3;Nsk6n^#(JPekQA! zw`<(@=r1FI;|gEr=}P><@S)AK?k>s+jpq1hon0FIVAkynUqJTS14}Wktxiawk<9~N zxGE5jjIWVWy{do%OUH$0P3(9~XZT659l9{jg=?xApjb5ZlYx zE|ykz_`hvC;p2V`&D+pi%A7^M&T;Cz4cYt0tnN0jZ$?HuJ;64wdF*);8uM~$s*3{E zm1T`p;o`jf5Isx_1-QNgSx;2sx2%oOi|9dGoGBhMH&Js5ycCIJ_|Znp_MZ<4hdnSe92mo-K4y=BjH0$kSE`+=;~1{! zgD_?1dEn>{9C976Iv;_D6S}i z4*Hero@u<6^D{2}Qs*GO4!Zz-VIKVCjqsaY;JY5h_80hgtmiw($4W=sHtc?!{|3%q zg!A_p)?Dam&P1HQ;~-~)OnSWv=h*!L=M7i*)|4uGMOzQAIIMb2`a^oX5qf=!%f#$f z#^KPbnms#J2O-~9N50Gi$Z)=+m+C2a{5I)<`q>)^@$vB(Lus+p;AE_pO0ai|D=Q{r z@N|7p|Hdb|rc6*0wQ+tp*0^rR^Y7X9$uCGh>B6h^Gindit?l-h3cR=SYtY}S|8l&{ z&X<99@gcScJ)@GwwWxN^4v4gKd7hV@FM@m`4`lN)ik++N!R(yLpO;%04AeAY{X=rW zh(`QJ1-+!9ja8Vq6*8j#W*d;}slzH)q@A@T*E-0BwG;Gl+nJi}McCP!PP+|%8#0L4 zn66W~%V3o~W@m3E%$(9PJ`t9dFrB^WEuP}DP&I6>uCll~KfZ4wJA%HO#*d$th}>Z& zBDeU2nN1UULumd6&m`MEmbeJKik+!=bvq+_^lpz7r9D(W*++p-wcx{^-)4s?2JDgE zS!oSlc8Kjp&s1&G9@znr_9)Mj_UQ7js=VCp4C|`HiWsqM$4XFH@zVgeub@A>uEtPQ19Svk{7G2a7aM^B38Dp5b(8f_bd+JY;o2 z{B6V}Lwpp{AZ}S&zda8)Pd*f!c9_idd9k9;X6RG;Xk4n|ID=i0<((f8&QuPwy0S4R zFEF^V5_2>HrUyl!M7t^Zdp4dAx7}-Afj=bJE4^wN2m8+uZOC8x<_J{c!+x`&GWs5aRbfxgrHuaSpRbQOqtuMUu?Uj~8 z!RfNU&5r#g6^y9FS}lykLdjw%X6?E>frboZt+*$e+7n;g{*qyTQApxJ=UTfi0nU+! zg41Px^@=`Ugg)=%*Py@UGw?nweA>oI1{ejWS3g+`oN|2=#VgYP;?eS&_hk>8m-AXU z&ZSSRX^{G~ZIG{z6Ik%jax9|ADa;?7r0MA^@E=Z6kv}^ae|vt{x~f3Y(V0@0o0WblHuSq;@Ym_5<9j>4 zczy9QP`2(?sWga z^@gNnu%oyr_B=@AkNW?DO&oyRo+J4y_N>%ra?-H2`cxqVzRJplA0_>)@~r3O2eF>6 z7B3Je$66&?Q>T>kwDBgV9{5%Yd}MK#jti^GSgEl(T-;b( zT~J+}m(-Y3o!eMkklZ-FX-3nasJQS`=Lqp#AXioX7j_0OD3 zfa?W;i{*1-ehF{s2x^tCPM{<8iV!QZiH z>Tg$K-J=|rbLK)nQxyH=2>r{8m}1<0(_H%cB7?cr??shT~k z0Dt72^wIooC6-`d<%zu%8par1etMvsBEL7^p&H*!;Cr^Ju0 zq7Jb@uIEzyc1>08p|?9y7NzhM#s8eH@jV56Srtd>Q_inzd?VX^z9V-oYW}&(d_&P1 zSG)h}^gFVF+|SIti(LIKcOY=cJV|YLU4GyYIJbC>=a641^vHJ4MST?hFD`bt;lKVr zh7}rb?j4DB0Gb|#gTH7xt=)D0PP;#($Uhh|^>o_3XmFeTeTc>v&vbtId&S;l{E39~ z54F2en26HugEhXR!B@F`nH*Yc9wzu_KL*@yW%)UM^Yn~SkTeq6>K?B!2N(>oQ}=>8sdf6zEKNsBvj?*ab@q+IZ$QhxsODTTk9 zXT#s0p~!y=LJx?)Cc65JMfov#|ZvP1)TUJ?kvQ*)64o}!(8Fj*|=^sHq`Uxo`P*4HvBfX0^3+@ z(?Pou+wBg<|H~eeU&&93J41fqOX<3St}gj^aQSH+$H$BCe&+V(&wqF6KY;Q7>|;49 zrvInfwG^x7sIZHcD&+y zhi?|-3MlpHToZ3RkIq+%cLM#vcR3vmoa%TVvEG8WclK4_)faQZ`weUOk@#MR?Q7Ip z24EBQ8-BIJ|CjWA#TSm;*;|37hr-)orGNfR^&pC9GK|Hg?qEPy-<7I%$BzW2Q>x|TUIsJ z=2un~mxmgIImIDmT6@%yN6@VN!9G|h7jdPknq1{Hs`Y7hcrWBiSLBl8j(c8;&ZG9i znnk<4kmmRZ-fv281s3h$Cy8#h5PU|{uuvTgb!i;K;y4l4C4zwQW#vj+R`F95Y z=lHqwH|b`<-#hNm@~*%K;48*Vt^ezFI)`tI!nX)~-&FYaYm={*Zv@tZ??QgArf+wB z1BWnqM<{&jz*p23=?a6Ew8>Y?Hv)L((pjp%lh38m@_K=b?5tGbI{|!KIgS1fYHX9Q zmS+Th17Fo2NxoWM$FI%bt7gBJfy;lIg5!MPQ0m$Pe{BKJEqMm;MI?GuPUYBF5#fJDjuMm9d$&KgnD)an#cn91BQTt?hy38Z>cE$?|=;rXj$;5^6NA4)?EwBds z**Z^-q5ogn;*aMKtNd>V|0nr*%+BRFMim_PqH)|XEG94*--i^w+ramFelGnz?a{XQ z;yKGI--p5XHawT~e#oQxHHWWVC}(`HQ23%=ns=ANH&^f#adcil^l$j!kDtY{yIB9y z`#0{Dn(#O9N9{BUf4hLe_|J6s=f&Wf|8e;DTkqokwCLZ6c~;zQSjCTd^zV1TA2+Y{ zf$pR7x95$}zb7dCkssvA$xOiLH`B!*K41D5(nV<>5B_VwzZ}m+qW(m2hkV`^^dEGd zLttHAukft`-}e-`k2X5ffBby6U%`F-YI|=5zchZXH$V3L0qgQ&g&*R-yw4qeeg7l) z$#(w8Y3DrXym&8@v!}*)5BTferI;`TxSU92?^GeB|u;d$GaS=1<2q zhhOt>{AK;CtD=YdaQztP%89dF`iFm)<2Q|^r9I7`J~v{tcF)KCe`mJxYk1omdk(ub z_jiRa;-q|K9ev`livHI%Ha5+eF|B3nc{7@^DtdbJ_|xL2H;q;lBT=ry zRO~)K034#vc;jHtXSe1e&yoH-AGPBA(;fK}o=|YCP3W7DFm4L&o{Mj6oZ2+*oaXWI za*ejLMwZewt^eg$1BaZi_U!MeY+RYUNx=c%l`qy{()AJw1df+sk8dW3Crjk!HsBr zn_rl=aF3btm4@1M0terN8jj=TlOK;GLOZg}{(QxA=Z zo9R9^1705QHAlPWWB&h4IUh>;km9D2I7s1IR1Abb2RKYzFAFIeJ;MUVkDU#jv${@*O; z8$J1n{(`YV%9pjAz!U#$J2 zD|UZa=t0qMK^*u!E%;G9tj6J3aw*%Cj_{Hf0!PZr+DU8IaBUveZ>fCoO!DS`9*i&V z$ew%$6-4qSJ4Xy5vtqdbZ_rV_WCjiH!gW*VF2YBFc*)@AyA0N*U&)7J+07pFM zL4V^HdEiI`j%L-zQAblrY-$M^ByBB(hw1fOWz-0$m|JUp_k3{(x>`(eI&KK>AJlmE#2)Q$f z!av>C>T(z43c0VseC}=>yV?A4jazPv|Koq-=X=R5V*onBOK#o%6}b;`A92C?;Jf8u zd=J(B9lM*O#FYgTA@eBCgZ_4#Am_Ubd;BQ48aU=342Q6P8aJ=NhPljw)!5#_whbHd z;zEo^fA+^i|E~VW9uvy?-<(~Fom>QrvmJD&{OF+vyi04mh&iI$f#`qGL)vEKOb6g! zZ^pGTpIP`<)PTN0{bxJY4t8{SdF)wf$ZdxiI2Y&S{~PCDkMkGddT6hlhp_oP&QgA& z{y%4(A|K-A0@O3)=akEYd}7=wXcGMZHTjRnqyL{^{`hwzR*TaLmO=h=`4v3mPyS>5 zU$g`D|AX~|&%jq*Mbb(n0Zi z=8u=U`~ME`4@8&ykM)0D?t+|x+=4(sUX6gLjemQ=_q2oYJ=FfM*ge*(+4?~rC=j(x z;&k#|k#=7g2OJV#q~A~G@*nE>$KN2q+UZdR2j$Iz2g8xzf#XCYX50#XkeB^&9M1TM zwGpfxeyHb&_Kk&0Vz4-ZE zb3OEzgX@c0EW;=7KXuO=uysiS2lC3AceR3NH1H?^T$fR8;L+ki4?NAl6VDkjJleV~1rLR-0ukkj!-t^0 z4;>AE4cm3tU_$}=eV+jRCw?(INVWA5a}LJc!b=^7Cr+38Ksy#F$5CEhuN?P_hrOWw zKlTTH4C`;w9$oE2M=%^%%Od^C7}P=vFLbWod9Ap<7;g%DfKKyFs7FwZp!9k3$J5>Y z4fX%AGQU#SQ%0=ka}0#x_=|%hr3!qMaj(->MITCCF9o_OyiUPeRCJ?`Eg4Kb>TIP~CJ*0u{{KDwWyyk~4lZP7X;r zJvn9YP_OZ#@HOBQH3D}04+39hbJKVZkJUBu-a;JlJhlh1{T=vFs|uionuEA7=K}}p zpRq^!xeUHm>L>7D@PESL)XC?vlbaYVW^1iH#{3btg8S5QvJmmk!az}nJDmD!`4jX<{V!U*Iw_@bMjQ3&BFz7f6&aAoSec)bhlh|QCbIP-`_F1g9>?4F0O@TVd-_FVWqx4- zJ(IS7mV93pJylJ-fzV^Vp{N3S8!oOx{``vwdt)no9HTQ8hrO$9ak#FNYp&pK2J#%@faEm<8OIGCgwJ(v(C+0%Vw*fMBwdk>}AFgdnX$Hdqx{ae7ns!;vGH~P_vu&%@Ow@Ed}2H zJc%xW)E^S3{pl+;!{2l;TMjsPu$d?3@l8alN5cT-cj_JK!>kmQ-wb3(cXt`T%L5;$7P9__4AbpZiTg> z$42%<22GF1|C>HNxE>?yvP{wAP0*uQlSx-P=3Sx3BIvO)n!m)fXijNyC|px5*4fzJ zlU!W<|KL3}UmC@gM(4_WHZ!#UL9gry5~^N{dqA&?u)gI)^b4wI?9|7hA|!XRqf>rY z^dq+AhV|16M(k1Du=U55Ys4PkC|mo_`)2(DxxMr=1?QqhRpjtHs*{-Ky#sRGuZ-tt z+9+eYj23#wI}t>%s+2u)FX9yT7@J^D6&_T|hBk&L!@)Bf`9slu2hY)oa-Q3;>&L}m z=v%F8?9lbi?gkSIXV-79T>lQpD~nHHb7Y=z9C17FDCB(xLSn!dHp-r(%3sVUo}#k2Xj^tZ#e;yxRa?^(4G0X%?5A%#$5Dh^=`4Z$r# z2M<6wt7-D&=7~e`7`)-}@%Sk@ei(gm|APE$_D>G~?2o{|+Tq{vdNB^D@}d6UMDMwW zKjw7+z5P(0lHG;rZ#L@ww!MCg>rZvA-ytmKU$P-z$@nQ3X^!C#{}GWJG~)SesGQ15 z%9|S-@x)j>TcWHyCl8uRkCzdj`@EJJ1H#SITBeNmK1-Y@vabaGK$-)xjsaOqUqT(@ zAIPP#wyiYX{JxIr$DbKK12uk{e=p|i>8;aEqup1Vq%JTaZxzpH`jqRY0~4o=J7;?J z1yk|J+cWub>^jI3*mV}N->f0O%WLrei$67ae|Y+$fn`I6reHD9^v1ChTPB~=e^S%* z8O_rM=1psv**tCfz^dxt;N-F)vu3gPb?{#Y7Ec~GaQci%gOeu`VdBKbY2(HXIBQsP za!T^w(BAw#AjOXfIgz(~jM$-cnfZN^VYRdA?=U)hE_ng+`_kLZ@9BBt2Ub82=+DLT zv3(-&|D@uF9%z`>rBtsnZ2i+dWl zpwZHm=I-C!eEA%jHAKWDoRtUPAGqgtxC*}LFU6l?+o15px--`9Tfp}L>~Au6pG@~( ztMc;NnKfjal#aeV_JUU=Rv>tn0{4sNcct{45EXX<<7o{+?W>@x0BC=C;FkCEIJk2! znA$XbI?l2Ao-FvH-{ivQmMk&9>tNu$qY@X|54h<4pjP@5c<-Pr~#c06#)_3~`RcFS~n!nFi$^BuzYvUM*sH(pXI z_)1)~W*2rq>r3-6XHz=PMK5&DFTt@T4Ia38-f0ba2Dp121osY%6LS5pqi;vgn2!J+ zhPMR!B~30o4FWIfQ~}sP$v<6m%pch2Cl`)_vpHh~AVANo_q*RZ=UUHZ6`(YZcx zY{^wF`do#M{gT@}^mPlvYo#2I_KkOA?`Fh&`>Nvy-1;h>PSxrQY`mD4wc7{#CHJ`S z+$Q8f`<75!c5~7Hshp2vOP=(=`zXhotjrTQs9o(#^%gl#g;n^%Zxv6jnlWW6y%bTL zXyd;};ZOTBUHG14^cXzn(8@+E9f~)<`42tkQ1&;}45_{7IY%WYW7}iy`q1sa776@L zKJUPH+b7|d^L~UskNW|)05<;@1%LRl68Nl=4d$-LRX?^w&@nEMuP*t(+;u122QTq2 zQ|Pq+v$<<1(N#b8nZSRI0^8n&y?j2vu@}NG??WN{#nbu7F^gzmxQyoKE-0Ew)yuF_|O-NsjV9se+S=Cfe-lz zi`f?nd=h`UpaXv?t`&N~13zDjZ6)*gLPH-h-nsju@F#8oX#6WZ0oxqI8uc5t6l}1U zk!bUgs8Nj?jqM6-(ErFv7t6!&udTn~Tz-n5OG#H-nEX9$dLyS(d{a^gdn_@(>Z{u8 zIB`DgqZGDK7BauWVX0f&G|n4lIU76;4wC#n4ln`Z=?Cbo>7)*!^>&UEOdw10`Yb1vnfl8!hNcFoQ&rTtsYos)>J+Aa6L zR?=1%Zqta_|5xB1gn&Wfrgm4y!772fdRoh*NiCBn$m4b(KR_QZ>w?o!Uy+{!yJKV2 zOvA>Bn!1gX_P3imD^xjd74)lM-<13P%iNi((r*{^7PKGP+i&JhQ^^-f?{dyBrDH!Z zckEKn{}-dPbwIR6q5ODr$0`~RR6RY#q_C1+k*C;sPuWpD`xYzlBc=jMdM_jt-qImxeu>Ll%lVPUNpD8;cn-5*tu2`^6JQs z%Ri~(74EDR@s4Ac3k5&a1&R^Flr1o~!L2%Ww~WzQU7!@YEo(NnO{e@^%KHJMv;4jI zbI@DNZD$Z&)%SXVSDCMJaC_jD;}zi*{>bLHQsCVJyci$L`kGrFQS!yoO`OjBLnG(| z7(HO0kMp2k-j865!DGxV&91zx^ap{Lj{^==w&%jj>d#`ef}>xVmN|Of&T&!xT>_nz z-DGYlru&2Sx8?9fTZ+<0C&F za>)Er(Yq8x;w(c6fcR3pRf5`?0*=yz(y^Z!d?j9WXpzmF%P3Y!E^v^*T>HSlVzl0lpjMc>gO;el3woGi9!8-|? zKY$+#K9BdvKHyx}#??vSf_;z;m0fLqVJLQ0hP6@DFPUB8n6m2`-H{6+E~C@h!}g%B zGB>|yv>#_*Kbg}v{1tK|?kL-AZl0*>Ek&Gu}k_hv?C{;QOHOQG4??DAh_GX(A$4Y2sf1Gl`dL+M8nIK@$A z|G`GK-v!&J*cM~^2H4S$gS=MZ#ptm7X4@nD4B2ZO*)nXqY`M9qP__4~Ii2ji47OeN z5u-cyem$p?KP!drDto}(bS&vz^*?tp$kw1}anzs~$6nRApY-O6`^zwv65b7u!LRIv zo*pqb9#H$&y$&8awrrod@nO{t9$<7;^}DOyyh9WZMPZoUACSdW_+2SX1?UKPqKv;~ z3k3Zd$OIo%ajLmtm)l=1<+ulmdrfrUF8kEufr$LI>@~rU?1F5d)I@1R!MmK(nO(pJ zLeDa~V;AskBoF12W$<~S%gqhvQ9G%6-YD>jx$%SIb>e}D{IzTq=SP0EECqh&ZF9qE zYX8O<#qhwdmchq`t~WQtlV6p74`US3$?uVm3%+Zv-%ox|#rvbc%VRekF8SSo|8(p^ zx8sQXwQQ%r1Aj?AGjy-H9*-Ax@W8eS5A~}u*lh4tbNwBv9q(gwe+YggZMzY>^&xZp z^@d;5Z}13#_d&xNGR6hhT~AW&fhGcZHO8^u0|F2HEBVrjN^|`j1y2xTD)91n3NcRb z1ati~B_0oAER%HF558rtZ*s-6!FYjJS#Rv1_OM@R4}{kh9|n;#kp4FMQ6Ie-{L;+z z^@i0`ws){6r{CXTSVQL-v0Jju^*NOP3wsFm;q?0+!u$6g2R+YR_oZ=6K(&V;pHH?1 zPKJIXa$VR%2N;zQfX(ZucwK%i*w4XB*n&Ccx{WH{G=b*=wD$(!DKpnSXB=8as`Cm_Bzu>DvL(R20s=q+a#po|#9NzR%r^{mYHtt|u!ZsQ7Oe{1Hc#A!Z0An4hmQoO!+ABaF`G^-2a||9tcF z5z4$?@Nsc|FO1jleW9z(&*r-F#~`mOSOc_qV}LNhvk&2a*}+f!?HduNlm3yvFyumP zJ8$_Gr_FS95iKtaKF#nke@wnGxLn|qcK;T~&&E59MWK~0`n$^cI5zl^i_XV?etql* zzi`n%64!@cD21ry{}FU$JjJ_m=wl7QbDIA9oFfz8!%4x#(e;BoM$?a!i^l;R7cd0B za^dVbKAd%hB|b%UuCX2pwcl& zN!)a;&{T8HM{eAr{y)GkbuGThPJbiZ5MJU|>%hYQu==&TzPW?ffkVg-jzDEZej@zP zZ18}us{P!s>Ly@AJJiBw){n#XAhyBy|L^kb!~bo!?{KCkdcT5&XTHa7`MbI1Y$cBg zjTd@^52Tt@INn?{N~u$YFsR9KDnzz2#axqOIP-X+iGmLM2@$X9=9*5*yjf_fpx*%d z#5fqvHdpVZc2w=_QYOFEf2Efm&`u!~Hw20K6IriU?aSRx(!OVK{wxoJZw%*|s~=SH zT`urJHa2ElXRe;B)O$i#i}NXOLO2^9ZLU7wRgVhYF7V&yh2Iq)>3LD0TqGKHd%<;* zzG+=UC=UD2nX7A*dA-n`0#68d_Tre;=IUZ2#_2aA|EGDqQnW{Cfw{V`YhEw(q`>>P zL%^$!%Vkx-D-sQHs*M{t8sTR7FvgwG2aKLV_r;lrz z*gTC+wA-}~r=hMWKL>Wl<#$&mV5MD_4`ldQy}KN35PsQQ(N&qRD@U9O`B=TXtOfP5 zR&zzHN-q@hZGn8~HWi8HM}3rWv%Hkk$=`+0_rsGIJz(=M=X9!Hg`k+Q-~8|k%Ky}M zJ%dSM^*9gu!J19`L;A_0cFocCBiCz^e!{s)s)B6&Tm=0f(3PL4`l(|0m|c?%hu51Q zV!Fby>j{j`>$NW;ZZOObpHk&NN67aQhZTY{f2Qjv*;7AT4a<5^oP@7v zexdw)fgf=J#Q@E{|}!q8jK-?s6Pk zzSu>7N}Nye3&kp*dEn;0!0O)Ww1cxpej!!IE!&lFyX{`$eony!4CPB)xE3pP?3XWd z(U&N6?3b_i!2Jo=clRe8w9X!Iw@2V2e$ecZUmp zy+X%+_)!nsUklvuGunsx(UpXIj)R->Ah|9Peg=ap%RK9v&S_Q`avj)l)D@<1yo&pc z-k(~zoRp^`CyhODhxz{VN}gK&lc2+&knaemn#(^We?sx{Zuu01DU;7^nGg(=J9W77 zU&VQk;XL@1aA$M*3yPl!8-h-@3ZEB_GnYT8&L&tvX7rV^m*{=K~e4Nl9&nGn% zviaunJ>L35yGPZZX#X(c3+it)pGR238Rqh%Rs5Y9ovky#nu6GE-9B6A?V02Lo;yxL*{#FYWrq$I^}<%%dwwiF59M_pC`_TpD(}8i2ddnbJ-G#+Z8_> zuHyQO-|5KD_RxRA{h_}w7A*)8>-X|`O6WgKL+pMimp;$MX(OELF@642gBMC^>a^?4 z;UXc&Sjcfb^sv-iwm_M`3y${Wi+gPojaF1uaH8^cZFe9AwNYlLqxmtCjijbRL> zq-V+-Lx|_XSDMQvD)T{MT$kt+@06E=el4R1G(F8?@>ucDIC8N)(o-GuWZkCgNzN0H zo*=oRCOh5>BVP>j`T)BW)6*XQA}Uo=a$F8i5^~_Y@_yJq#w7<_os<(Y#eNZX(XVvm zWY_A?=soT0U(4wK)J%mt55pKT!6&@T)leOmQ;4ct2$?3{utQ*wrlzFCWiaf%yq@=>tlf6Mod8 z(|-6FbLn+TeiME|p<_S%g1PiOmHv!Ee+K&QWiD+{=`RR6@-G&Xo95CIqO1MyEhdi@ zpXtcO_Q?_yZj z9ElC%$hEzkbN`Gz+umLl`k{V30s7l-E{&r&UDeNahQNxCb0H!9yi5M+JzYPFe`1!Q zXh`a(;smHQ#kn50BlaR9-HxEA62!M7)3N6H3;2%B$d|GZJGR62JnEdK&NV#ttP+g% zrSK=Caty06jO)z6`Ll2?_CwV;e~QOh%1^eQ5c{BCvwSc7GW2w}`7Wz7h;g<8x}bhf zc{pn9VOs=H|N#>G@6a`r!S=qdZ>@ z&%u7Z`Sx2bJFXDx|GRCH*AU;p7XF&-7*0d{#KsXh{|r0EGbWT)a`NGdG@SdbbG-;V zmiRFD%kW(T{i1eVG1+|kP6O)=CH+)EN50E)+po>HXDRt!MIxt@{|{el#QydwqX+Es z@hkzlK8>^CJR^4Vljhq=M*DF#J&DuFZ^B2$w*K3E>s!}2TanG=u)00s$iw!i?c!m_ z6+LzRD0a*&Q_+xZ$7dKZQ-5}@C+wJBaHQL@)WhjQ4)Wi(7_qI7nQwimjFS~5jP4KB z;`wMN0Mb9qw+0%09X*8j`Lqs?)`V1yVDz509xBE87|-VfLBE&L9X-`L=T}sMev3F? z>F*W1glTmf<;Z302`^=eIrlHRo)kO6E4>sgDRzXLL#A$Yt{2sgMsR$zZnff6Z10$F zey7^eWI>0&WHp#|=9}<7?QHp{F}l@hhv8qn9OrK`-+aP|ap*G{Judcs!@r1{e2e+! zMaD@E{X$0f2Y-P6p2mKL`DUV_udl4QhRI=d<8?DfD6*p#y6D8H`oXKmy!C@Q+Nnxy zGOB(qVfbRG{VU*0D(*Dj>_&ATX2 z&g>Vq+PdCcbUWFvsvkZNWu5Y-p?^p}&ys!+v|oXU^rgA7T%n z^!7vV2%P9g74WGQ+s#GzYG>s#TO?@J&o|xnw zda67gr`_sYPwJ25lgRa}?&CD*!LnuB>yKP8b}$N58gqIu{_Y~okVo=`uC$RBqfna}Gj{IAqcWil?K#H8$bcl%gA$*wH) zVO1V&7)85)w;sn|q~PWHvMPHUMsN-2qd>pegWlILYVQMm4ColAJ>^YfEUl9#JEF2Z z$XnT+&^qC$xHlmo$E7se-(Klex~(#8j1LD@e%fWXSjXVgFaNy z;}yDUUlTaJ>v!zi`9u01PWo2HJ9V7{^c^*yjHY+!uku`n1%Iw0vaDJBH(Rbzz|CWS zYve!$x3shAtlyA5T9uglSoEz+ZuBMCDcPe{xkaI?a$m`KT3wa;0Q-gHo=kEhSr<^X zcp7p?v2Blnm;94qSY5o@>3YI@pN?0? zx2&D;{72PaM#GDot5VBrQP10t?7`hW=-cSWRweAS67}H-{XfF&)~bYGt1=l~x7)`J z^JB3dd?e!0MVA^Uk#OqxPzisFkJaT=_U-(k_CelmRlcsvE8|qi8+|;Ec`E&2x6jkC$9C)xYvkn$UTKd@K<^~z7*lL{Bz>8%SNM^tuRtH?;pac&=b!W< z`*!}2ycEnR@*#QmL*A;+QRR)uE27EU50^RFxi*&um>i7IbIo)AsmVq7NO zxxDDV;X35!^y>jB57tPu!vm9keF%6lcD%7p;Fa`D&=-OJDCihF5X^FUBpvSzX!jiG z2uZ8qtKWDG^w`gj*W|?n3_kv;*RyZu56PQK^1>O4UnBZ2RTK`vKT{l1)!*4y?`p!3EdSpUh z&p=}8Gg9N4 zg`l6}qThfb|31+F4*DCQ$9Txg$A5p(P6rR$BY7_;c~Jyc<(2*t^*_vxDAol#*}>PL zvb^ZOz?z!e?H|ZB&HxL@RSU zH5jj7-v<5QW7A&*9XaPOu=$#mpug{;F903){rnOSI@W@`{=AEhcLwytdWBywk5>af z|N5OS`eM+Rft~>R4$v4oYXw1Fw8;npk>DfNi@$ z?84#{jQ`a`6@Ehhh+QcEq8QeyE@X5qE?3hkQ(fU)_LDVgjlx&r?gaW3g1**+-i5alVo{6Ur1RQD(N2n< ztC6eY<1d`UzFmJ@dZxTkK0lyf3YN*{;=Q-$P0gD!si|dhW%Kmr8SH!;KWu~S0I{W2 z`!9vR#1GpbJ3wq{)jsG!hiy>1QTx_RJiqrBR=S|Ge?9Qa`%Efv!&cLDPYG=N zL%Cg`{jJ*hjK6Ldg$Bh}7UC$YdNk;ndc263i{eQOahNrd&QFYt7pq4wp#H)HtY3S~ zErSccdjBbImQ(IOW#bcKQicb7t&z(Vep26~K}VmfLXBf2Vt*Ttq&H!_{sinK9rzv=0 zgWVjVh01Z`~?>r*%cYDeJVQT_P?(++|f= z1HC7BRY24O^?; z>p{mkMO+rE`hY@L+iexQzCRyhqxM0&RX>Gx%ZC#d1Z}-WWV_`Q%j0Cbk>26|O8?>^j$Ru6AR`p$=Nz>N?KdZXct~Uc$y>4pHy&Xt$+C z3?}yIW7YIl^d{T&JKk>9h^K2X4!w+bU})`vwnV#8n_1QSKreH(8`_G|_Zrsd77sek zLAzPiOF_R_p)2iHa|FZZ&(CJx&L3*GZPadv?11dRyU}w*C#3C z8$U53Pm=Pd0ACMwj5Qj*%f=_^C6IqB^aB{RH+j&}?~2wNv3qAgKf65Wh-FI827Q)c zodGrx*RM5VC_x?#xA;Nro0Xt zYKG;Iu>yVg&;H2qvj%hJof07TeYjVW%Z+7D&iGn$0mfg%FQ`>nHKf;T^>G3*4U0Dr zS6DT>K|eQg{H?j3N#hUv>?IZH4VxgbctO4wkL(J1BbRF9y$t+lOgSHRfZt!Lcj1`_ zI^q}9nygxqXSj=gD~~r&Td`^pdA`)!1MdS2j6d*#0Hu8q-d=6ur6JzNdpq#JN1#?? z)piEIBVBm@&Epr;YOLC>hB5ye7yU6lPNOzr)y9MVi3i@789;wvvIbQAgLrHTiuK|@ zFa6TcX5)R5)myA8!kZ0#FSzh5L_WU{aRcE+KbU`)i~a`a--G@l=tZDk$xKz|MNQJ@#Q=&M0r1^Qyp$ACV_ z1MgM_#-F=cfYQDQ@4p

iv(xe)C#pwv6YuQ#rUX4xuh$RV@MEso>kmg=+`w2K^5G z%c`Gi7%#4M(RYE4I3F>-Reu%ei#>2-tj5Qmdz}VY{Nu_i+;K0jQOLO0iJzoD#zTXs zA0mga>Td`CM|FJYo2(z!+zR?#pwDyB{k$I{=C|sR$G$i-5`XP+45~l3>=5zG=Tej2 zMPB3&4z;+k5XR*BtKO^E0FOG-fH(P)4+)tn;Yt_F4 z`TZ{aWW&DUCs32M>fbYr7ru7U^FW86KuyxBhd+2>xrhF$g#Mua$d8BpMsI&xfj0gk z@Q2?(&C{w!`@Ha+3tv6xq~q0~qu;;qPZxa@=|ZC;q|f&UzVe>(DH_uQmA zuW!5mIeDk(fACezf1svn)&B_o6I}SF;>N!LjK5X;ieWtSj?tU`v*n)wda0nluF#cu zrxtz(AHUuC*}wA7AJV^_INSVZf&WN$Evxneg};>VYQ!Zc8nM5wH>?pMMsH6?+vg*u zpm-29II9-%?lVt__X4T-;dk)y=bXsCU4LBoU49$$;7PI;L?_yOZ$g~83;k>$_#%$B z`AXdIWmJDd4c4mN??FdRt`@NtYNl2lu4|vK;(m@n^=Es=fgZT!{e|!w47c*A02}us zqV84*eZpUZuU29~vidlZW_)1(G9sERu-eKEh$EYD&b>)$C*f!-A7V-zHu8Pr-S2*^BTqEWcWggzo^XVqdU%s7nS5%kW& z?mhs0p+Z;ermhd;?;n1pgM;3?{8UD~8up9JToUFB{BA@;H1n84|$8^rqwi^nH z@zIXUz;PnRwvTh$4P6hl;JP8={AhNQ2b)R3aaSnEdDsp0QPv+ZuGWoH^d|fx^-tkM;5!>*;ceJj&}Yi9b;O1mOf`H|Z7+W9Kl85~XUJB`E-^+}b%>WD+7-4+b_ri- z)nS~Apu<*~UBdqAFeXLNv8JBnTYGdR+;>Ff_{`jSM7EQhxGy;(W z74|~5%j^lYm3j;k5p>uXvnSY1J@OBmuIRm<`*(lF!yd4`@-}xosO9crT$lJd345iy z6JrJVYkmMWY_1x`_*!e=Hy@j+`+@p?pr0e?IL@Z4_=hpNKjYFv#NUc~LuDY)DEp~L z?L^v7{Xp=)MDU-e@R#xp=XQa1vKr7IZG4h0#(%Vv)zD9&tN3}N`!mpfksnw7LwR$X z`WNxI_H#N+YjwzH4J6+2!B(5Hbd>tI3*H2hT-n? ztL-NVf7|+J0vy0NS$`e2F6cIhS?ef%!gy7Wn4$JfFFuF&H@p2C;rB4U;bX0N7xL%o zey{#g)YYhN32Y-V&OO$R>Jm9zwP#C0@(Wh7w|m_e4TOcHm>*R11|kO&Fhw!ORz>^{^QX(F8cGlZdn@- z`f;GQc;M&uBXuts$PUsi`#^!g6!S*RCcPQe=01$0)2 zSLpA7jxh;y3f8E;pdaml`*ViZpFZIbaqIPmWLYz&vu%BU2)^6Fw;p^47{()eUHaSr zI^t@~Em)(HLEq@2Zw7r8=wm>~VEo7u58S&2?kso**p&XEy2+7_zaV|PaeLHFP?Kc! zLCh^!qmb)ALhFvye)uEqBYB%~vOb*)dXpZX)c*qd$AW&9LRb1}LoB2FhoPTnAM~BN z*~nvt?R9WR`srlX+8QnYZJ>PRC+Dg%ziB{x-ax*&iqq`8mX8@uzC*{M4>TYippSi= z$VIg4b;ohXyN+|!O)O54)a6{#(BvdgJp&)~DAgdK3Pqp{E!hksmf-oN()% z#!QND5ZhP{lRfAdGbz47Y-2S{^Ppo)tGy3&j8hGWcO$MpSd3qdpkK)7TKs`A&HVT> zCZ+Z1JkUGq@kc{C=-e;FwqEW*9}fD1?EKi3g$iA@8{P)~Ven7d2X@nNBH7Kcf52|^ z{Fm9svCdUxJ7Yb6%sC$_zq{XSMe6{)o~smb9IvCbVu^g~4Q*Xd9EY}OeY}n1q+K8` zqWlc)Z#Dc=(VL{hR>&?8Gg%GD8zR~TwnBD+n8s?j--8ZYA-h0KV>LYEL7&O(0_|@# zyuj$XU0jH9|0yO%>`KIa4{z1S{f0}>?mXFuT?zYm_-5UoG|T}V@h(2GEC236zY_Fw z1^o_%uG-CQjP6ex!@gaAkWVx;ICc}6PbAB=1azYG?+w=qy`PQKHz|Cj-q99J@2HzL zeCI(&TQI#(1AUJ|S8+eVp!(C=yCAcF3HKQX#T^!>+PKlitUb|g4SN;768AHrJugJP zAATC`p||G?&^M1yV^=;2dXeboD(<&9?$p)MaHE)D<3j(@^Eak%;g;F`HSpjmxC*sF;UOfNz-)z0T47vNW>%^{nR*_rk?NiXR1^q=2 z`Z{4R{{(jUYEQj=#m@H+-Os*Ve>~zpJ${w(lQwm23yC4Sf_v&Z{E zPxqk1Mw#8fK1Lu{v(JyrL+p4+1)|=!)v!;#D|c8>NW5&))~h!{+eCF zR%2elxPwpZ$`3$4UiUL2IvD11ZdBF?1o8Jjjd@LqYZSX3aS}V<-*+_ocKvbT@`_8e z{9VrW8@pmRTFjcDdt=WSA^X(aokXm$LA1n=euy%GJCOL7gl4Y!dL3Mnc0gqq9^D% z9(33c#RX_LYs5~4uG-5ij=T3Y9Yds>w*PxJ5V2Nl~d#NvUCG_@{IDGXpa)12cn$g+@6gDk&-^ z-KeId8x<9|sL)6$r=%jKqQXQarKF^yv=xw zS^xIlXCKxBDY|i;p69jbOV+}Fk;IdAV?5``JdN|^smF8bU!0+I+WX$XZ}W^9bENq7 zlfZBDj2SQgdEoc^?K!k~`DDN6q-bVNQ(zt{HM=LKWv9HHpl&owF`Yy`XPC=^}HmW?0>Kh$vkB;?0N9N{~!LJ>G7YwZ{`E$ z0=<=S-}R5auTO4P8E;_Uv6X!voZgu@ud{V^&>y)cMQ>%kzU$-a9Cuva8tlz8Psw=> z{`h65b*1l{=fmhr%7Qvmcs87|@se_fC+WVGy*fwc zE7&ik9**vQzxgIo$L}2KY-hgw z(p0bIxy$d1hS&YE=cQcGd`@*s?fxs0rtrAlc3r_-p|{?ZRBudga@XXM$(OC4_V5cO zkF?2`tzQuyY|Xq1mF)=h_{=&Cne8``tl)ntUn8{#{zVBb2|} zf;=K$bol`fuVg>5M0hrt|x%=iqlRg&$)aFyE1M5!VNb8Ow_q zS1$T4KTq+R_45Dq5!a1%&CfE3`};wS@wj8{-3dP#{)04}wXYc$854Cm`~G@CLAPKD5%-%uWBLbUtuDVUsot31^cgeWGS=$yBOXp}OCFQ2t zeh24KGEY8~&Tl%nMd|Z2SVF}8{Z?X z1I}k^^|pV5-)cS=7T#BF4capEq;u2xedcrUJD9@bet(mCAK-ou`q4JlWAS=pdjA0a z1iTWSxUQtPZG<S3c=S`l_x$R%&ew)~H_(S7DcnXjE z&wT*qK78)M*V`CdKY3~RJUiF8%v>ExL|i}i_{h`_jmk0 zg5O`F9P|2}Plw}TT9nV_a__v}#y;@Q2UFuJ55~L97v7jIu8BlkW`6X}Gr`mz^NVX< z^0`*7H|cH6>vw+L@$1CkIu!S;>+NOmTO58e*G--!F4}ZELEL$j$M4g{-^>^OXF9*X z{2craruMksFQZ=OM(%~z+bgJ7K97)CCvnY7u0wIJy58Oh-{Sav1{}t{>Uw)K{B<6` z*?)3mzTjE;?fhf%h?83OuQKk$o(~x62j^XW3D4s>#yqpNma*neemIx2mFpv0nRB+X zt|))NG5vq=-?(mP68F!D`!V8fCGHnHx?BwZ0h~E_`*lk7{oUd3wevgUPx*J@ccrdB z%Y!{w<_j3_QxButH3{94*Z(2iF1UQl`9`_mF#44q|=8&Pdi-t8Ometlb@sf)1miz{}b2meRloA_*(wGr1b`W^;Yss!IddvU=D!UD?+O2F^dkWK$I$12L;4k$Tz*NCezE$m zq5l7&{$Pwxv|o%fw#Yi-F!BAy6CY~}neQ2Y%m0|fll>3;&Rpx=KN701gb z>;2Qf?-PRa1s=aSiT5x4zVy7(WWVpHUiw$*$xgj7y&r;K3x8P}{>vbbSc~dy^GR_f z`^{dRBlCoh1~$U~qIbhz6Mm;1CoT_<6EXkDU6ZG*N%aoKqquG{PVSm~Voj=dL_M4w zGx@}tRPSJ%jF(UHe;eoNI5JOQosxPO|CwMcNWU(9$9qgSjpsQbv;Q}1QeAP1)Eiot zlDo40y-PgOrFQ?pOEu2 z@{Ap`V`bJ%oR?t@EPhe{nxCO}yk4s}zRJ4PJoCjIDLjYu5$jU!fzsQ_xm&-;yu*=v zonqS?%wJSy)-n0*{Np)45c4~@K5;>5;xu{ud=hJ5S&y>r)Z5ABTYGH1F~84(kKxy2 z@Yll4=W{t??X~UAaK;qwebU>{fSb?L8lIdd=b69YH|vnpgL_Xlyr{kjmp$ZeKndiyzWbAM1W=ls8U4h-u*z5ShV^Lbjsll|uW5=Z75d#+FZ z7yswE_#Hn@p786EV7g5?9dK>3k;`PSz1YhJiAIIQd_we@M zc@{jkLT_U~884sg_x0jyrasN}+5G>x`5n&_)=S$K`FT4(Ok3M7T1! zcp762xqa#Dc#Z;E|Gzxq?bQ*qC(q!}+rC5G?M{1AuW3)(Qg8bl{Oz_qW4fZXaDJO3 z&XaZfilEHQCHd|A^IUX`pC(VVH@=wmG|y}?N4(ycU+n+Q7e;LB5S+?sW0S|^u-?X) zcgvYJ?qt7zAZ0T%W&<1He?5N3_H*&^EV0Lq>y5@zFTc%k%ZnYof27QFPc+Xr(FeCE z^@%Za-^s7m#moN$z7GB-cu^8h_Ip-LXJ#<2q#n=RZ?m_K*ZXtoJ(YSdq~7ABdSiOe z5f|sTSd;1<6&}tSgXfv(_wv0Z<42QtvfqCbZ!;ryZ65aBja2 z^VvUN{w(+ZGp3m%>$dRy|K=GhJWoZxmuqF;pGfl0#=wDdfcps6JjD4P@`3vc68XSA2Qn`+PwMUW!J8Sc zlR5i;b3TW2IeI(m*H66P@+952pDs>jsyD`+O?vSh{f=G#i|NJw-^|O*zk2(RsrMYm zFZTatUgjK;-u`R&CWo{C=ee=w9FE@p2>gW}zk~gM#<5$H+>O6{PJYKHz_{M*zsiBg|FfVfsNN;C6>v_oG?+oTo&eiDc%kXb|{4NzIGyeJaxU)$wo|E74 z2{7*W1;Kfs@{_4|g?jIF{4$^aXHG7E8U2%$L{F!~&FBCB1b;1@JnpIS_+4-P4s=iQ z*}Qy?e!F>6LA{(05MtoC-hF;mvT)mvAq#-a#Jsywv0O z2Lr$VS354tf1i`z@d+rdcPsV&fOR{c_8(0{7&9~CB~D)1Y`}w{r|YsuebAi`+q5Q z)8n@OSpWT`<^10MS$Lnr|I2cISCY>+UFz}w%Tj5^v;UszeM-I@&;Qs-Ud)*DOxu6T z&nf(5@xwg0{SZGl@$&`NO6ck-2ZRJUG^-x zg8A~sCmqiH|7Lt-&!Q`;;Xm=@?JvaVjDL_{sfW}4W*_LAPn_$mjKwnUvKP`72dH<% z@r(Qa&A7{+MOSpg?{c^~|Ihfyo<&!X7dKw#@q01w`|p%bJV_{q7r$kMi~GI8IKjBfxp!T;j(XRJ{bDSZad&%#(pB{H?j?u65YG6>IdWaa zdawIe9=~4^`282=+0?`M%}E{$ob%ubz3ogG^P90)#$C?6>nifM`(DSdQ{jxeoTJuN zCGgKX{B$_uBj>1f72`v9x5sb#4M)Zj^MC4L{J#2M`)y~!xZkg}_rK!+G_}lFLYqjuOlX%j&yaPQrGM?Fy>UEGOS3VcNgFIn8+d)q6 zF!SG6`B7;0dww&n>}cSJ>wr7%P`Y$2*TKpEcYFJk&yVN!x43TX70mjbbAfsXd#e=P zDpVJGDj{8p^F?qwDPw#j*seZeTFu7#%hI71n#~(bLTr%f* zImfGa{3(ei`_EpTBjbM5OaN?nixLvca<07_rWiNe-BPwah?>{*8f!*Prb(%lldD9 zoE<-pL;IWwz2TzZPw_a|(~16EC#$A^`Rdv6JL)+lZYuF2!hP%J`!RMr9{*eDJUGuc zxb#4C%N4uiDjs&RkG z5y=P6byc?}`5V)n9FctBI(+q^B%Y+(jun;h;zbjT5 zzfX?;N&Jqj=ZxR6@3RZsPVYD840k*gH$(g2xBq+2#cy(7u4i!FLRUX1esev8JWtZQ z;0g!P{&nX3wCiu7%6RN~30v`3#@}4yFAFVuh`+J*C;ldVkDa)jHa|)*W6vcSQ=;>d z_xsTUozKQ^vmfB6l6Bg3=6g$Azb{uAk50xsOZsj6KF|1_=wNPMC%%9CU*z>p%$$|5 z9r*3}K5p9|*}DY$lpo_a>+0*w_o=vk?^YSVOGuh9Zv5V6{N5Y?o0}iBunaE$GC!`u zOhw#`%@6Z^W#RFKy;QKj;haI`L-=dH-^KN}Q)N8jJBMNXZ883K#Vc}kPJF-GztFh{ zGmLMs!|Lq&zUUx7crLN*yB@*sU*h-e9>4EU8NX%klX4ipKWhBGD~?>9W8ahZFLnL` zW(MMBtj^|p(j1+;(b?<+AH(0@;O{jaf4{6Ue)HLct@tbB@28BvUyJ|A^*8oCXaCaQ zG0X((1F;p18+=5_^_Ts+>>s&5rSf<9Tj}xlewFd-ZE=?pFO0w6F#bLe|C{SCH9ogI zX0224vACH)-+!L{-q>Ga^CWv*x$lc}h`N&L`8xAG5^f&m9xc{#y7roN4UZOB}u#z79SC-vR#*hv(8CZh{|$bH41_9Eaz@yWo>> z_EFcaadinfzFa0SNUjaPVa`yKryb%5l%Q@eX!ncThT}j)Rqw{XZ zev#PMm4$*+d9m2nm3AIYDbIR?^Tp;|tgdXqeufIp7svcB<@u7V-(tsyKBHa~imyyX zCZ7?iE7>!DsM+pwW99jt-Je7(Z}9L6_=_!X^6(n5uPe&~4?grx$9`1o>&l8Wyg}^i z%9=F1DTtqQ&APH*sSi5mqtRsbx9$nbntwl7sMdwzZ^OUu3)ht&hp%(=X@~#J@?H<` zfX`Xpm&E6JE&}_6Ra~R5yk2<5z318W;2+IHsLnn2f|5(l+`&RP@6vY`$NGCEpBKO% zUD+;W)HQR~pJaQV5Vq=`8$I?|IK461-p9p%UD@H-i?wgB_^+u~j(B}B-e>h~!KeF_ zy5>BaU&;Qk59Y|YhyAjwXOiQ?pEHyF>8CwDE$^3qI{s*$XPPu#@%+EZ;JTfzWd80L zbn=Dg|4j}^QC-O#m%_gS50($Q@?H<;`M=oLmG+!R$JLH~KL3Y(UHO&3#}v-z|FEws zxmUy-DV+Vk>5rBDjMwXx`oJ%o{%FqsPces_4bN8UYWW_Cr1;JGfA#{buXR-pT)y`q ziJSBEjHRq+b=5|=eD6aNXP!0JPdSILt2V*qdmobcLrT_@oWs{uo8kZFjEBFZJnJ{k z;p-~Ky{nw_&aCNVy~H|1SF!iIDt6vEmM^~x)+d~6*H!s&=ln2hmet=1@>le`s>kV% zPogj55QnZJpRT&n+y|HB{~zJ|Enl0&lk+jSe!A+bMdYK|=RcLy-_DVhg6Se+M9x## zep;0&e_DOk&rLZc>z2wtQ{RVeee06yGjwEH(;Z^V-I-L36 zO{>EBW z)?ci%^uw=*JN>Py5YF{+u8r%5+4mok=fEZMwQ39e3HXWdcfsX3a7o-epPxM`*Rb`& ztV<96!SRoMwz;0dHEjLxd*M?KFM+c*OBz`5*flJ8~SXcI=z^zX)#U{}j&rk9}QLk*0h@kl*C7 zuIg6mz_^pYP2@M%D`UrjI;VfNsK|r=D^yo?QvOXmKR;z1} zZdUbSm+^o@SA8|fZj66U{L<7fN9%2lUw4aN8asaeC9$uog0+WADbGI5%){i2u6kIh z{eN#Fa{d({539s3W6eO>jvH2guaudD7)!x=Lq{%=sn-;~;S3-NQr{ePJF+0Vs} zeP&+bi1S}zpZ?CFtDd6#^JpKAIR7pDp!o~@X%BxCPJa>3{vxIP6JlRi{Z`(iTFkzS zBX0jGv9GHhO~aoS`?~6hH2fJG|HDdGpR82NSx)?aBmQ3pWzE0MKd1dU;`Kj^{mtet zls^IfDf_(}vHU#-x8rIx%DKEc172*)pXlLh#J;XNCht+rd&2gq)7aP8kt2n_Q0(jK zHEH;XHvYe12ntUVs(hy83nSH%b3Y@KdP& z`If)I!%u@}TYi>@zgq0;>Qm%BYVR7y{_DiPu0Aade}mZ9)vr#&&kEuvPF;PuQhREg z_}@(Y*0!;*M@#=t#P?SGs}bJ{# zRMQd1{zYP6SD%}Pzenur>hsg^OKtpbrv7T`U**JqIq{zqlr{f0epcqqMEqNW>)+g? zrmH^;-^M%Y*+-sq$uUD$>h}>_n7%#umUcbH>euIbC z+w0f2!f*EQMtgnpVfd{c-fXWYa-OpK4iBg8Syxr2~T-675(mjKjqSsLs z0ph3axUQ+En1|8FTz^gI_n^(M52Fw9MW>zo`kC#Y)jVI0{cQ9i>HmrHJpa%1Px_{= z$yBQ5eNO*m{(qnXPXDdR@^I#Vp8sb0rmk7*;pC*`-*@5cn^Wwgsp$7TIBl51(Ny%i zA5I&la5NSD(5Z$tOySR^=*^wZ-W`)DgV zJ_SGO;b<#5J`JDnaI_U2(QAtRXNv#X=tw{2UY9jL#X)$eAJey`A9JsZen=}-RjWRd zoTv0{>Brpbq8~cd!#DAK6!uS-UmnDtQhu|1PmR8OYZ{&_-&3P6-;svrVV@klJXouz z`j-#q+{Wehd|*ob1@K4UUvcf5^GeMvyUseZA+N1%M?=Gonq8H<_O+c6l{YfanM40* zL4L>n(KTCC=7s8{Rq)koUM5`Eus^QvRVTc8l((IrGPBhQS@3w-cU-Kp9;YvU?_(;` zxxhO(EY~$9N}st?Wi4|3xh?|98Fv z&iR!Z_Tnj={r{be6OVF!rG|6yDV+Vkv0qch&j`FwF|#K5N1eugO*ucK9!{Ocehu-} zjCnZwfAbv8-!l)_bPH!RO0wUio)SK#c$KX9cJ ze;f6$;k$citC}tkZ-<`@&x9ZL@Q%QKO&k2Eid_Aq6F+qt`!((SOnNwV8v8XJ{7iW` z`+pOE4g3F^A>rZpyCr^I!}A;&**O7f=*zShIZDaoJ1@O2(O75G=f_)xPTJnY}J z^=|^cs3I-TI{x9a$sck@Uy-dMd%GO}Xme@bBk&v#r_H5(X~!!zdicEcZ(8ZGBf`V} zEm;4^p(`@sS&o1BEbTjDR9BJ4o0Xg@kB^VExwNktTYa21m-Zb?!&mT+`R_^myJEfA zUt``GvwwxM{w=~cz}JWUGd@fEGB)(2%?}$^q7?9C7_~;ny99=fT zzvDQ(6MpG&c$f9Bjr#jl1p8tC4qN});R7mC`3J{8eD3`~!hYq6j(Iv6y6K} zqY>zKwGU_K0l# zpyS^%{O>WWQuzx01?RcVn^O3d%KEoR{Tqab{KIFnKQY?rE3@H==VZwK#Q1!hPSnrm z&qCwNm22Vb;q4Jg;p^b9ieZ(?*9ZRLhrV*N@UVXy0{`$sUzrO(HLRcUxi@j0Ao9K< z$G;r-dlL1h@Qv__W@v;JCDOF;FleT*I55bslQ!Cupibh zYW*vNcfh~k_=nH8?@id}S%TsAZGv|khqu6QJPvQO{za+3TSc%R_OIRg*8uN<$DUin zcw^457@u$ZcEbLpcRT)d!XG#e?}E=9haa~7wNuxCieNwNU$^zI1AYV^b@apM-syz> zOFruO*9(9AIJ^)3x8v}B>t8qZkEjUt!~U_JHsc@K=_^O!=R5x4bMJ`>`xn{YO;<`(gh^tba$~lkn3W|M2cyz73)KYYIZ{Dl4D1;@V?cxigRQ^DnoQV^e8erKljZ;AS|RRkXL z51)hfU54ktKOgqb_Pc;Rt)sr7FQ*BCad2=>GNm0ACa@UI>IM#n#VzGYeL>zxfMa{dnW zZ{~lo@nvTP^#}UsolPEI13$@@Z}IS`*w@%GN96o`b*gz0w@;ne*E@qgmddFU`+8^8 zl=75sA^uIAzZ~K{y~4B18{_uv{-3tdJNs1RJZJnen%q)gO27}pS2^)_z%Q`8+rvBI z@3Xwe!@I=3-q|7ViM;byPW;q~eZ8|Y4W~}*>z!R`cux>N=g#%c5oPR$`u9#xTZi=6n!;P+TQ>EYvW zt{Zdcol_n@A@=poF?mnq+*dmBQz!QI&ha#yIJPNd;eHvSRbvrPT3bmE`3?LP`% zQIU82*ohxaZVuLedgp?Qob!|u|19;#`v0Pb&%tB;f62q=#lGG-8~A_DxD!8hVqfo^ zOT(!X`+Dbm8op%XpH@1$f%?at_?K<`Gw^Kq9w&Y@x%qWsTSwQbNa4rB@kbRr-|}@H zo(V6qe7%QfiG7V7b3_VvhT}JNVqZry({Sp_<1H;dw#)#HpiY)c^c&`=g1(PnX&-*w)cv6?xl~ z6MrH6mzI}!_!jt+mX~^Xk=WPKLU~W*ZC`Zar%vqa=$15`I#MQM1cjo;)@8})zD ziNDOoUjT21zu$=;O>W5$+dA5yA_Z+u{1xyQSl;B}HSpm4hmN**cvS4`Xhq5 zI#18F#QVqZs(q~XIh{$AcQP5rky@sHT}``|P1^PKq6*;e$t5_O>SBg+d8@c&vN3Qg$LIMb#&3g=kQN<4A@`t@OiPXqqBkkZ+gUu zpE|LxqjPCEbz)yf=hN^d8~?P@wHs6f`{Ddww(-xvv*90i;zyI4@|eH&!`G_F*@NNu zYZd%r_(AwO56^^G!moy}_wcO1K6cCzIs4jh{H9K0zcw=sr%q$PR-*EhUvJ}I<~{ks zL-C_YF#oN<3*cvl<2Rbz@?TQ7uHCF6c_mK#Iq=~8g09W=@Qv{A+VXiGzDexs+MFQ1 zyw^DKQz!Oy?Zz~mI7H>KgUo!S2pr>-rd{?~-tA5A2F;?%X}Dst9CPW)){iHF3t zt}RxPGZ&rs3*nDiUgF_f;LliI>fuFVU)L7Odm?B4z=@wav9D{lq~X+weO+6WhL_s- z^LbAj_5Z+$zs$y80B?uycj8BrPds02>)Hktd1JQ|e+B$x%bPsB1|D3$*L<~BYWb+x z*R>Ua|8J~y;-^mR>)M($oI0_uYolp+i;cgG_w-VKtrLHnjlUe;2Y-nZKbrJx7u&k_ zu!`j7I`MbF>n-p0@J{$4%X>V$OYG~~4tY-`_jykI)QNpv+nI(_C-!x1R~p`9<8R|V zBh>#qC;na=e>;3sMc(jrCw?@!`BP$B*AA-48Iw-@{qW%WuC5*O@B#RDZ24giKO**Z zZGYhZ8J~CJr%vqa+JQ8jI7kEG$lHvV4TGfn-Ucj6zh@%O=J;Fme^qsdL*7u&k_ zsEWM4$%%gq{!_~*J$xMgJIkj$d_wH&+A(=gPMz4-wG(Ohl#PFc z_bgNY1y20aHvUogii&Lhs}nz(+;jr-m(gzlzRrn%7XA{r(Qnbi=iq#HdG;&tB@dqu z?AOi){=e?`PW;qq?AOkv;nZpD*UqQmOE&&#rRz4R2==qgJ7epAGzrH48F)7Q7AJl* zxrLMb9J+3;ioEvA;rnOn6g=pgx^A6^XTpQ~FLd2{56=?&8aw8Qy!LwaO7kM-pQ#i3 zx-QfF)x)V1`?^k|^6>RG{$<{iFFX`KngsE$zzg8{;rNXvpSWA<)^(dze&W=1Wz>I0xc$*Y z;wMgBSFR$Pe&xiECOy9u+q$k;MPB_kC;meCg5@P1z6HKwd8vmNiG5vHDDR29`X^5O z)QNpvwKOC;kd} zaD778HFq?eI|***NaRk0v+WF1B^upo*L}>%`v= z|D5GR9zFp7hULQ^enjl+x_)_2&A>%@NG`~)M@P3ji=$%Y3$ccq~TLG{t>SK<%s=o{L?o6QTRrbU-2pXcHDZ2YUkkNSKMXY4+ovI`yXwW-`J{mtj^7MP>! z*Lip*pTE0Xt@$c_xPHBd(;CJ;c65D-hp!Fn*Jr{@J$#+m*Y#QOG7sn8!FPWQ{W*tU z&sgi~Q@;UypRdfJ>l-{g+vd--(xa~s9?BnbDwscKDBq$Yr+g>ef5<8MeBhId@OBk> z=^xeCOl7h5sow;@jO#aL@WURy*|sljSii-?X>)1cWq6T?)8^8?EAV0u&zJnub+lpY zCJ!%={L^)d#%m8JCr$q#_xv26jeq2xpX0OfkKFU~Vw)dpc~7~g{t}xX>);h0UTX7W zJ-o)l%dCCo(0d;A@N#Rv6#g?0udw!MzkB#haZ3Bv1o=mv`QwX9{^|PcG`xZKY3B2P zN65eP#J*%}Jb#*k{4;r0-vM{lFXZIvYkoohdjS7#QtHVJKEKKlFW(mAr^&Fv>dW3b-<0m=gJ8gM0esnAK*tJgo=%PINU%#0j_6fi1 z3g4eWp9t#beLtF3>X8Mfe77xsnEES~`b|f?ynMd&>usW|zL^}XA(xUrUuv1+^QGpq zrTS*<|2mTRd?{Sl_sQo=^*tkS#=>8k=Tunzg!ije7wr$~s2_q?@jSm|J^;7tqxxYF zKLWSwqxumK9~Aq#en9F_zkF+Ae<<}2iG5vvBn=-H`?`KG4W~{s{(g`7tA2s{UHhZt z|BqExqsfm&4A6Zs?Y+57+Q$yU07 z5PtFJMEeV$B)*GO7U!OI{Ve<>NB=2!8Qk>$IS-$PN8uab^Bz7U_I3Rfm2*u0(b0ca z?CW}R$IIu$zOJ81!>Lo|zft1L_SmOQ&|lY&!E-#EHbH+~KMvpM;j{_*>w0u<*yQ2M zf&TSJ;hTkL8BdSRDlPi1*#0*O&xL;`tUqnC>Y^N##b=*&!#brN-kew;n(_^q@Ylml zeCs_t3(hr}8WZ0J4__`?{ga!^;Bw(OEYf z7M^81jptXn)jt>B4Nv;~p5%80`utF0(+y2ZP30uc4+^h=KWur6hezR0Sl;I04Psw6 z)X00(&;F6vABp`Yv9BAVX?Tm+*9{H$-=k8?Q>W-(3?K4v+C=m(fe(9lhtE!a2puFddAj>DP% zi~n>So)_ptZt7j-9{Xr!^dUF(t_lxFGouf=sdv#&Q~WCo^dUF(uBeA^K_A-hyBEP5 zgg?)Cdu%pXU+&`bKIZca=%9Bs!ArvViDs*cZ!;x=<40d`^eKS{_gBdqQg|u+zF29c zQh1rwC!hK|JRHqLp8|NNhgVpA3gKNIj%Fr*$Q`}wu!lzjeb7Pg>J}c>r@`t|4DW%r zIQldZ-|j?wM}O?-!~9Y1Ju7j{jPm96Mc@r7d;%!M4v(U zl82+2=z|WsmOXsR>N5;q5gyjZp8rP&ZMxA9XPx|E{=W#_V#g2P>darW@ZZNM%>Ne!_rJ)SQaJNJpSg=4DSWNfXMws3l}h1gCi*PG zw|F?3i9Sp4A`eG1(FYxN7kfDKp7gI3r9bi&;URs{Oy)0i(7Q|FXN2NM*sa#QbaqJGzYVW2;`sdu+{IBjC|CpY!(HV>ywjQ-@N-reru#pu6@zPl0LAw0`? zdTcgWKd|Ns^f$Z{p7i-;$xr703m!Ek;5AC!-{RswarCbd`+9eI8Xgt)it$PMe7SMerjYPMe7S z=)8N-!`lP>(OK^v5+2sS!|GoOABI2A$^TB`r(O=dyGN<}E_d|rf`85OUJpME|GDLT z9^NhX_3kctkGk(nM}Ovj?Caf!({Sd0?Cag#X*hL?{!P4RlKNfy{Z{`L_>_m!CZfL? zE2ljiZA5=`-aX^tgI50z_^j}-{zF#(PWYTs-%q+eBKbc|eD?E+yT{>gar9^Yzu==1 zyWTzF;mrRR*z41~k9s)sKlb(RkwCxipXBI2F81~A(KLKQ?CafQX*hL?{{2cf@|G0) zw29>Z06f#fX%o?(^+hAfrIe>lM1OQ{Te^xwvQS9s8^YR|`y=6!LC9$t}FQnniVqfoGOv9;D z^q(ZYT$N(qxF-5f!Sg(vHWB@&;rSkpnxa2CHx_vKTC4voyij;Zf7&D%|L5Ra;LiC$ z+GJJHuO&9!xDoDL-)r0ef70?z9-a*k)^D0?T&d-A#JXeARjoJwi|bQF{H&`ubYmI3DBM39 z+5Z>W&rdX#dw2=_L0i7U!%M}!#*Q3gr-l0mbsGD+u_O&={>Q#P;d0UD)UOv14X@9ugi}UpLzG|M;#O`;_|H{sf)H>$jl{T}S|{L*_O zO5Z`O@c8`?(m(C}fB3E&k0|xUq~}8kr%thtoyI|>KJ%eE5{a2^F7*2g~o z2j6w$Fucd{pE|`pb{a>Ny7L$64I%qx{zo5l&>x-^9@fXs|M;#uI1hN|HI9Ai6#Ii} z)xFC~ed3qu_13=JAJIXZa;!cJeQulN)d@`qncN?7d%4nwxIb(4If?rt;JR^4 zMeets?`WJ?k<2pn8e`DpkMME$N6cS%?}CR*3sgm%^vz`R{9vZcw^OdH77Ae=qIZ#Qjl}kLxe-%?9~@ zdl@_nz9FH%@Hx>(H;#)2k&Ls|tIeypK4^wMx^W^6M>F)%jp)FUT7J=vKay<2o&%41_Xbl z&v$J6qXgayztr)6i}gPj-r(Uy*8eU?YeOEUPsfbE?e!l2W&XS*+Je1?uxryf!2`6XCPu;XG4JT*GPu)Zwnj@ur)ap~j zdzdRzc!Sla7~bXKB%bNNw5@JB?BOj|A9QHy_VBi#|I$x&(~|IT|81B2)J>bM{~Mh4 z?Xdov7?~@Nxty5H_)OdCrhX46Ch_0o*MNr;(`EfI{Ny{LQtfx!_AP@C3J;GZ+gohK8_>Z4WM?IW*+w?DTQ}3m% z@GtEDpv}*6-ZKR+4$m(pXYc15Vt={`KCRTV4>;{J41YO%GknIwN8tYn&xOx=_^8#V z4?gGNXeRoYHk$WvG?VrnfG>DBnu$K>(6s2`N70A%596fX!&psxVSOg8K0~}`8J_ff zHfi4}(MLB8D>?r0bG6aDI5r!sPteThqnk$3@EOrZH=%<$Qp(R-ea7%F%fr!3^cjb* z^>8#3eJ0?HAu0CJO!PsAJ?lMu(e~eVc!BV6|Fzfu$sN5X8=my}KGA1cMeciq_9y@L z;lqnX*?lRJ7(iHD<^(TCj8drCbV&5S;`A$Rniau3h9`LhJ?6duYS za!T|;2hDc~s^z5T|C{_lv&em)Wqoa8j4JiF_lM`lJzL=4gJ;4UJe)PneSEjnQ4@cY zhZkFYHp5#y9L+?ZTzH#@qnYTF2XFUqG!uQ$VNZvLmk0Snp6ESCgopE|!s=59?}DG= zK(R=1&*znS@{F=rbt#=sky(97~^Z@`w2!ee|C0G@SV#ee@o5Fh@#x zG?V=4V@L1Jg#TA~ zexy!gU+B@ctdm0)6J-n>{?s z>N5||^>8#3eHP$(9*$vWj%;-bz=)Gkg`)FqLA$Rm% z@;s$}G&A~;J9=-0hohO%huqP7YdpNr_TQuE(;gDN>Q|e^q6* zwZq$#TD;fEpJMnu@D6yphnK*A3h#t>czCJRClB7~;b9L+?Z0{CGMM>Ej} z9rkv6cumm1_N>4sg-c5xn+?V%`dpw-5gh#%TOEBGD1U|0x0j;tW~CNBrp`2Z5HH^Z zH~Ysy$`5*Yi|DKO7MoHY-X{9$y(MXQyXdR;qN6!d>hG}nmQjD7hoiaZTdr2Wnd=uR z<Lb4oqd?ewo{IOo^r7vb|BJ_ElSz64+J@Y%rr-f80%yv7;7 z<^ubBXVUQb!2aIZG@LpmKgWn~y~jRnV)B#R)Xf__oHh~t$${o<52sB;e{^on@$eO^ z|0H~)@R0trNicp*!8gHk!urxC857&dFWR7)9G$x`tWR?mya7%>ZqE1cwQ%k)`F#(( zz{A&BeQ3YtLJvnX(TDbH-s0hCCi*PHi##07L?3i$F81)8Kp%9_Ee*oM`fLpJK?mJj zs??*-^$#?Y@qKR-K z&5=?b%}xH1d%C&C!wUm_$vxd1^>8#d`jUIP8GTahqq)(S+|$iX9$rlRjPHAC|CT=C zq4AwDU-HlB*lhH<+{wRE;=}guE8y))%`S$=$L2El8Sol-hliKL-wrq9Pp5}hSbYlN zT^^2RCjZDi-F(=?(M(A?wUeB_E^l&s2eGbE?JRHqLpKkcHhohP3gAUCz9zGJ}4|$@S zmxPD&XVmJ`2cLs~%+Y5o&<7pl`1M21_&y%!(>#!dPXzijqk}n8%A=X&&!E!#x;z}s zM4urzxsp;I%|st`@Y+W+(FYxx=RM`=yC#3g6Wx+2Je)uF`aij&o0s9AcJx6rv5%dD z3rfvAtit7~vxN2EQzk!F;D-~RzcA~&X3D(p6!-?}Cx8^bXxncTzFv5^{p|UF+D^A* z!3!M!@Y&Q)J-THr&p&u9aetK5k58ulX6k8Km&)-e&}SB&Cp;7%ng#u98NLC2Yq);n zlhnTg&sOT;!tnWZs`&gvz(TP5-9-_ECQdXZ}Zj zjm~nUaOQvX*DWP!IP*XH>z2|qyc7Nscv%|W1t<2F@-+M~{7vwRG@Le({53ufdE%o@ zM1OQ{8TRmA^kIF;I#TaHDm=8lZ0WQ5qjSqB{7grG=KlvC3DzQp(TS_>RIeJ)D>&KH}Jy<>3pq{YK!MgooR2(Z)9oUkCr7(|$`qe8eHg z*f+!LGh&wbT4vMml_0(r;xLC>-oz~JH&6XJ9!|^>A93v4=;2wm{ifhsgooOXHVx+Q zCHQ9eRpI!EIpcvg^dE=ka)0x1I6wEThhGPufaiJm2KcRT(?0ngo*l$T+v$A;9!|_A zKH5(2EA;S=w{Jrlo)^To zk2uVcQl6Mi`_XoKU%7|lv&2Un`zkz~dCl}c+DY%56&`LsJO9&mdS4Xooc|~0j0cKX z-x~c&l=}8pltglDHkkkSG5;IRZ#ll*k+}cb^k2$kJb?dC(f7@f!kPach{EX`US4M7 zXa3&T<|&UR5$BZv*+aWJ)PD z8gb%lfS(RuPQ#nv`S6uAyv4>x9Og)|Ps|b@aU7!mrSSG3KH|{(^Mr@v>#*^m@xCFY zzBTORFEPvh&5Un-N`13gWg9<^#oD*a?%z!R@AvS-?BD8$Zwq|D!@JpE?SdP9k9aua zx>^5l?o96+6dvw>y@7x1E%m-(_$7{i_-yu<>@D@a5f8^__kellVUX zpZ0KK694gY-;9TkS^o#g589IY!~T!k{1~GAoKho6-|s5^Pbhs-5ecElzx7Ie>0EW9 z`OmRfejK&&4O4yzzAo|kDk)FQ65j}X*~5uh;v0ppcsMaje8ge45h?a*dl}!zzx|oQ z!{eLX|I;>le-@uF8FTV~PGy{Zr-=y881>moXZ)Ur-);Fi4_|=O22vh9GocdGBGyfa=MtgI7=KbOI9d(NR z{b=vy*@6B2Xz%4YR{tgHXzvhFY@p%^yk^!`wK*))bfYnT>sl&n1*-5KMtpEbEMSY1Ail&y1l#?{&skA8r}yl zftRG={qPKUX&OEN=luWvvNZe%{8V^(8a^obr}tN+;X{&tdVftCJ}mjC_eaxka?-3H z7`ycT1&@B@q~u={e9^ z{36d<386pf^Nlh-O%mT{BsRT&md`)_Hu3pl;ZyLhT0ZCD({TI!M*HVId`9f+{ZnE? z-TB|)^E=dO?Cbs0X*lyg_VxamG@Lp`f99~(b=2?Lr%govG5C59r%lZKLEqP{8$6sg z5&hA*HQU3Pm(2XZ+@V_wgl8E~kImZg-`@X6-`A}h;nm^(Pn%@qnT3-*`Z~k=@77Fs zXN)S9!kPc`K5-nr*6PFj-@4gT9?e9bMR=}G&A4tp!seG-CC^F?QckYzTM!u(++FrMoD0SOk z6Q92pPRu4g+FrModN?tg_-K3GTIS)zY~rKsb!)kY=iByQfp-WGwLdu##77*hHSkY5 z?O#ZF#(&N|>w{6HZkkZklE@$C1R4L?8|Z@#9$pmagARJ*S`SAv(?4i?-P+{gXeRpP z!dpBX%|xF(c$PW;UOaNXKP{9E9! zapI?p#NWhwhCCciB>ooou!p0G#NP%V@o+Se_=&T1)WiF1{2lNy;oa34 ziqCKCTJe96PnMB*QTFMBweNc_avy5iw8HvTdEBMkft$3JW1ABSfub=`^+ z{~YlZ+xQpYCphuX3)ijllb4>eCuS2LZL8agJ)D?Le6+1@EAen*Hu2H6 zx~ zwi*v7W{EEs9`$fymiY4E4IWO+5+8B2HFrvv{sMH50o%q^qd^MEs^KfF8_@eNB4<}}cuK_;b;lwQQ z5l7n*4?k?c`sprp8c7&fr4<}}cZxp`d;lwQQjlq{aoR}p(;%Hm( z@LA$xf5<*in`JKkh4zQ+8H4fjC_EE>sgs{({%8C&YhQC5>U82;u<=b%eyxWSv&1(I zU+3Y(Eb-02*LyfIOMJv}V1tLR1o07vK9DUu6dy4M@y)|?;6>s1h*`!@v$i$I!M)-5 z%$O?ew@7)~IE53l#J2?B?BT>L@h!u1J)D>&KH@l#=iwWI_=rOv$QK@tFFS~jIP`%6 z_?w*ga)^)d)2v<1ao|cPzKubAw4FXc8>et$Hu2GR`aqF~6SIkrw$lfSJ)D?Le6*cD zP~zcvHok0lsqk=o`8Gb2zh&^(I`I_{Uor9Z2JyAM&xxhv(0}UQtV<)Hwh2NS8C%cfVaS3?!?FWe;GfAgZNs{cj7Cz@ok}e zn^Gy9m?gdSV4<8HKmv+<#3xtQ;*Ixfe2Yp}xzRk(c zi9jE8kfZ*MPJS}~8+{H8rs16bH~Jhv2Xmy9M>ENvVf@STa5NKrM&N5b9L+?ZQTRF! zpSAj+!@>0)K4yH2bdu zi}1pLALLgGUxHt3d8UUii+y89AIyP&MZM0v``B!7ev&$keSKgFzA=?kr?IaOEW zICYBt)9}q6PMe7SGw@swr%gnE{5hEC;k1e5CpsU@_we=TzlrfD2VNnZ8WZucrw_)T z1$ZGm8rGjSG5U-4rred+hVv86L?5HQIZ``K zegbb&>WXN1|8Z~&9N)I_jP-*p9$p0J`sX&IL7RscTYWae+dUl3M4w!Ehlit?=#vNU z^l&s2ebC`xmxq@J`9q%QgTunZ`BP!_p^qHwhQGwgpBl<@eZ*V`IXJ3R^%vBeO&%O0 zpH2Tg7=?3voNMFy;FyOu1p1<*94Y0S0(}n_rQt1sz6Xo3-{Y~5=8}IU@Bt4;bJ4dH ze#FB&tiEONK@UfB(H9*L4taPN@pFBpwE{jXJam19Yc4_lq2s|3_!W-6-8Q~9?jOrn zs!E5?FA{Uc>4!xdeQ;c<%6r0}uRYiczuoc)5ATB$7l%H0)WiF&e(mr{4@XncuLC~i z;bzc8g}nYk`24}a1*J->)boFrt5$d1$g{v_)M{fV-oA_Q)8R$% zex)wXRGA^Zq*lN3X_fV9=8r?0_%8C_IDA>H{*XKoTCFzEFMroL4qu_pLzE|f4{b)v z{|WO$RCaNoedfT&Xp8$DjyD&7)Odvbt+eGe4$p!g!vB0Y_Ys`;fWz0q8{oxoCfV~& za`-yAe^l=~s`P5!o7WM(f0TPlGYSf%e!cn;rC$G=@cQY{2DSQwIZEH$r}V4#D)sNX z!ulS{rp?|7XRLk|^}n>*;W_X(!H>YNR%*i!9llZY*9XzLV@au#1|0us6ZF;SxcVAi zukUmCW|gt&u=W2ZN}bpczCZp@F8qC#|46A9f6?K2c6{uS_ox?qHJpED%q;u0u+`U) zU;lPS`1#(4(9Yy1dANF}MJdg*`pmmy`Db!g?jLU#8%lpy=@8#Sd9(hQv7CE3L%hg7 z-=*8~UPr%TCC?vk9OD_~l%3k zcy-)=<}Kl$g44!_qQW!cyxf>j`o`cMLtaKQU$0)VD$Xk?(;)WsA!Dma9?_k!Ut>AX zk2zG%PmAz`{b*pn`ziTt>}Q;yUY@YuK$$LU-`F}VkDyN2Z?fFjkMh$lJYm1Z@=2c2 z%s6|fLmm-*Zrpz}ZyNiiym@b@@I-mqUic)x&3k*~5zmS89hRH&=Dpp*6XiQ?e8D|f zCO&na%1*?`ymp8_LHnQ`KS$&d$klQG4qI;Qck&Ru{AA^ zNKM#3YPqpL&d-eSg#AftUv{nXdU=1c|5KEiwf2pzIeA2B!v3`7#=gmcdEp8B!MLTn z*T?<;Tb_DpqJ3v6vtaETTZ{6D&V>Cr%Z>dRewKtM?9T`O-w^Nr>aQhgL&E+7WtOdd zV{1hok(sc+Xt}XJuXKCx2+D;0C2K!u2lJo5)F=DDOc~Y;(*Lm4o+XcnOxRzs+}K~@ z^;+R^`_yL+eZv=n7yP@_k>o$Nb^Cg2-`Lt9k2pLnmjBcjaO`7Cw`U7a*k3Dr%^9EJ z`#TzVov)s$Q&|bVPU_V++!C+Nj<55}vT1 zZS8*`ZvW5K$?@e-X0x?#Y~{)$_7e6tT5jxT^OGk$VV^mlL*Ee01LpOgu2Cl^{NGHO zLTlgH+9Hq0J1y>iuI0x5CVq;9C+z157ya7T@wz}QjwI`spTy1UQnmQuWL{ug!oT1g zl6k$@txin%S4f#M>!0zZSRT=q@NbLd#y{griSUGfMV2%E6Pr2ABi_!9$5(8*DPI)l ziSi}FgZK(~U85HECHr40W%Lcf8dvOBCi`DTnW)OFJW1(4m|SU)N5CcOFAsRd<7&;2 z(XUB(qW%iuLH(t?Zc$G>np}U4t^Y;x+x+vyQT399eo@M_2lcm?%X`ct+)j(fZ*m?^ z{kq-M)hUm7OVr;aJgC2h*KO+Yo098qN#f>pmwJ4AGH;VQ^~e7qzs*07?@acuoic~< zZw>LA{?RRuI7|4~5peO(_|hXh;a{ilz`r(L_o~Nolk4xY_5Unh|6~7=T>oLp^h^D^ z-PAQ8j}S}L-yLwN-_&(Pc%uFu;X(afyzWzTg~|2zCUNt6Sk38V-e>*$R@}e27bdM= z@J+XmSpSSKgYt;0gnt787ypbeL&6jO9Z4#0-a9J%+<5yBCY3ku9dpVL2@m4ycNCtZ8_5n0oH{ks*;{7Kh7#tr`tE#KtF z&NsvtOnmP_nf+Qm$vVJ~h%)l`DxBqaVE-WFM*co6-{i;l9uxhH{QW3%NXsW#o%{$U zBmaQHS^hrkA7qkqp#P{&oAA`+4GxFWCCi zwSIMvApPYjCmQS);_z^2cex1Tuel_-688`A9l>FKg{7YXiH(C83WXpwEe_;M3tBoIV zV&u0doaHxQe+T16ek;qBwVnJ+Umf+<{2#LALd^eJKFQi8euPJq82N1qXZfwzZ)e=d z-@$Ta?OtF0k5*grTga9RcWe1=d<;F}!^q#IaF)LV`+N8iAVz+>mcP@NkJpiz^%=;P z3({PtnLQ~dBVTmK;o z$Nr)?@xwhf-pMj$?Na`wuOGf{jeo#RE=2!+?{N4p8T-fh5g2K{|Bfhp>JNaA#{O}} z4Zov)dAX2|J;{%#Fy)W=<>f*gyGSr@${*MKru+O}_`5ZK1vj|}^MCLoZnV)OB#iu% z3I{*pCKvT#+?Nl1w8`3RwS({Wm#pzSWXnaE|KB^%$LSFZ(>?na#VVZSLzY}LfFHqN z%%>Jw${Wh9!nr*5(Bi$|G6mM<5PtR#NKz(C)=K?-O21F)aWxRIa0INJwX!88`Y7lPItB55|6qc;cV7 ze#E4Y(|*2qqQk~h6u+8}_?Nz(_?eaeP*yHN{|^6?Z{(sJzD3yZ%Tze?BQAN28-Cde z=kiFR*jjOmd7AIv9IHGXTNqY8k8x#R3igXd>vwGa`7Be`sNBHvH`@HCqD%?+^H~q< zm+~#ThJS&=nLp_&XWZ~FWL)Xb$9}EYT4w7n*7{YRr$4qd%4!(ue@N3aH>|X@?uG$lZw=z!l z%SB}C4#tiB+ci%1ldU_$%C~8p%5P_m^|*!Bl;5FoDo@9T>)*+^@?Qh?+eJNIr(yW- zvT)kpE9$q~csuKqH7d{0AN94if8d)%`$Y8AkMItIz1ZK+x2PI^9U3Qo#N`0vM*kkh z6~A`u9~3oHZ2f9nBWwCG5BjPpwBvst%3yv^`WKO|PQFFd=-;n#(oeb$Gj8-BU|i`Z z{zt^BPi*}MS+87u($~N0Gh6>5lsT&PldfZYi>A@vsd3Uzx{fn$^dDwi=|7156QcSN zTmKQQ|FEyWdYP^ND9W7F`k`yFx<%3GKc;cg4_%9+`4&o}|2X4H{}JG^Vr3s&{|T*s zpRa%A7i|3}QKpa94_%An_!dQ9Klmt|^h4L;evJG2!H00A{{;5?i{)D_{oq5JT)oTJ zzx*jnKg!C*1C)N&702zrWVs;_I&(Ve21& zGFTs=_=D|o@nF7%Z+aK%g0Ama9ItWGPr4ErH~I%@`BlFBrJYv)0@-qLl9o@hlKB=o zBY&{QN&X;wMl){YCu;d6zWgQoZTU$kgYyT>pJb);Eo?@9vc^e%B0ian8~LNP{5)TN z-$G{Or)!+#kH#mDaU(xd%U62nkHu}a{A`rT*YZi$RKA7F$j{L@ z$*V@s_JqJ&^oGcK;69a&e)SPqK>n7Ahlus>Vrv9zG?E8~Ft!67k!If9Y%C zVw-;<%9LvPB&(cnVKVZIHBRyi@R`rJk+14it}^+dqS)%cAzLo4(DF%ECEr41!sE6VK9@=4ZCz6Hd{->z|z--6FB#*O?oE&uDj{Dfh782$S-PWnk#C*wx{0WJSLU;Z5X`UA+8i?M#d@j`R6#w2(AAJA48X@Pxtko&^YObuF6=xgx%;r$z^2qPkj0J7g*~DkS!}Q zzn}V!==pXw_WScC-~&DRmC+g}`6sbIfN@_w^ig?b-!bgRi6Z;_B<%HZ-cJxkS6TMs zc-mz3bNowRMZ>K21KF~2F!PhlC7v(AHvG^g7zaP*GKg`*Z-7;vj!k4d&9^V!Do@8I zg_R$~INJxVvNBmrZ?yR*FmG91-J^A|5uyyd!fsie^*!6 z$78cob2CG!X_G?Psd*U_((Vo=-K7#?SEm~vc^Z7gY4G8v!4qx#PYDSR%$!p`azv>7 zn#B2udb@_a!2FJ;j~O>UZE^_w^CqRHWrVUOW=vooDg5KyyK~dVjtk*4X?Q4WMB2#E z*zq}hfU++fA8{Idco07lUOtpF=0^2EW0=J^RLIjGr_g(6sxzI9Z9`*C!m!A2qJ{AHTi4uJQG2A7g5AK^~6% zp01}3#Mx`<^JYF+G_Pz}Zr=EjBeIj`&ktp$W{1>&hh@!~KCG;K_Q(+>1eBD7${sE& zFPc5Hm?U(m{I7)3-$z6gT|pal9dw}05HINS;=z}nogG5u<-sGWQFR>@Z0{{^3b|wj zuJv6h=t@j{!{vlkia<$Qp z^4i~(hm_s#P7v}I+y}K3c0VFw{MB;GgU`>$wQuv)eFk%P;dqQm8<*+(IPCg90Uni_ z2ibo#g2$v(&u^aoqn7=|B|hqsS+@NYpL-J$5<;OnQ?n;$ghJQEUlqRyg4rk8Srals zsrU;y>V}cm#NT{#yh&74#kQZ8pfAr-`B=r{pTqf$9iOJ?8~>bC{)xRu$Wge@ZOH>s z7k7%jCa$!9D*vkP6Pa6xW6%!Q{8oI4L@-^5(Iqi|PE2l7i#NKR-LYe-c9@hdbO8jsP85yNjx>V(@VxrJzl@|VXi zUh_kHy=4^kUx>Q+H1V5E8UlX7^G~x>vrzTYonD+{@%5rFXTQu8G8yr?bV}64Wum9? zi>?>Crz8{S-sTqL_?Nn=mx)4Vs&OXd!=LXPyU}Td#-<`K!uFi($+_rZ*h5{FLN0q5 zpZ!8s&A{hDe3s+09iQ)dwe$J?`hG}bKg9e3*C&peBIN#gQ5WCih|eYP?`_Cyb4zgi zo89=K6n@ax!JUC0)P00r98laNZ&N#=nB89)b@4SW9y4*j$@jqnx>jJ#!r4xifX6qK z@6LdSiYJf916(fVu+GEii7vhg=kvXq@bVe%<>C8s=c2x_@;LcWm~brEiniR6KtKJGB;4(G|LFTisK@7M1kw(|QDC8iTZKc#yolsMV?qfZTGdPi(15mkvxz)sl6gzW%cFV@IXJA$+boD(OysEkC8Ty z7c3swf8&3nE~*jdNAf_fp!Tu^`K5YDH#~lgu~{dCV^iZ{Q!m^*(wZC@Hg#`ZV?pfj&Lo@7BJt zN|INPO9yKE&@Pjah?dt~+>Q&=hwDK+`$+fFf^ho~Hzy`%rDH&n z3*Xr7WN8-kd3n1#edrHq^XeaD?qedme3mOs_;-giLXUC@`W5T`$B zl!`eWZN9z&*4J|=^2?Gm>=&}W9_lFTxbc=Bz;WrTVZ7{iQVbqmy}9fr9@IHtqw&j9 zj7OJZez_F=!qTze(TdNv@p(lZ^Lc*zen4N(_56{LH(`AKi?LCC$BCY4o^Jm*8r!TD zu|3ZhF~e>ZJ^!*Js_$eGXZ&URVHNzqy)o?U&JX%}9bZ2Bdgk#B@R$mJY>VpKTl6yZ zuk*@M^rL(n#xOU*e>bg->U*W=ZTQ+eHiHMx0#3n$Iwx#Ck0%U|rE7%zWoA^|LD9>| z_jmwf9$Ua68-6=KDh}5rnd5987=MiGtMzo}k0gzI^3m5re)RZHAs=I1`jQu+j_Y^j0gI9vh&?}$m4G!j~|GN>+A9d`cw7? zI4nimdIQJdQKqs5$8~5P zBXQi*qUXnhqb~R~(BBDvePrpo;PK*VcyMoM`TIl71M~IDqwq&U)CJ!bF_Aoep^iJW zQOMDMBpp!~yeJ0rP}(5R_Qzkq<5c|*~z@u{J#3AuTx6R_+T8XO9x zWu{J;kdcjjR?&6v%dbXV8HJ%tbY`m>&_sUYNSntp0Uni#VYl(&wd+dMGsbUAF`iob z4nFY3(*GcLy@e0PRZEqa&+QxSRUW_`=5^?OeV>T=Cb%!V)TqlFE&9=4blk6cspFRZ zO`O+e4&l9m>5=OM%dUhUrm6$k4;v=4n>WBCuO9jV~J@TR!K~y47nvl|HF!j z=5YY)gv@t8=GzZ|FEdnnCVBU*TXC^$1bEzhIv%P+Q9Nw*hzZt?U%hfek->gT)jSS> z!&mURR_UPcJJQAZ^c#o^^p9h`ev8_x(;q6KvwY-b*h!llH3sstd7r<=|6IS{iRur1 zANgb14Va6f&tGSCN zIu2tFeO%1_e>TU^Uc$5beQI{S6oH36ta~0Rp)-%meEG8F6Y!X0bl}-Xm(X8)9Q@(& zn9&2r=`juAS1%Qp@o_ef2ZhXdkN%7D-PVgr=p_G%lfHb}^1qO;$7odkEB~~3^zo02 znSuGrGOQVR+f{cvcwkPM@ndxa^Z1i#FL_zx$DnoG9?D4L9LYRT=U%;RJs9Y+wt{2^xmcaPk!#sUNAQH4nGTfN$*I`tO0xf z3cdC`qC35)A-4Bhmc6)7c-e0hXZjwPX4&hvC)Udyn60-8`8vZJ|DDQSL?q2$TF--C z^!Z!hr!C;zl88?{J{bG7qzJhc{b&o0(^Gjv>c6mO{GE7~{vL57sSntV`G3Y$iqt9N z8optFZ#Dj|>IZ-S-5B)c-*@Nl5j=tm=p72ZI9Es8DfJ@rvEGG7@1t#4=N_oa()X9+ z#ijHcY{yj3BSxwJn{jW|%|fRCgZ_IOy(r0gXIpxAK(C&=QTZ#srJuJG$eXM;B41Z! zL+^)F>NI-cDb{BkmWA2*%TUGXy zenw=l-tm@R%)_d3jNbS*PcQt5_}?}VIL38VWm>+KKdQb4y{}n%tvnsbm%|g4Uet@1 zryp&H%#fvbq~~X&cN^A4y)9tx!_fN!g|NNd>K(514zcuNj#y=lPp)`Jj|+}mu>71W z?J0zoZ`)f9y%>noc51yNIDb@K2VGyqCkvl^w4*9~zJt#OCFAq_=KOIO{qgXz!Tgb% zbx(%XA#;2ByLV1=`1O-Dser$qhTU5faB90pDt}{q?A3Es3v6F#EWP}sxS0M5)0^bf z`#kj4o{8Qh=tcj<_GX-oy(67^u_lmSaVC1NSN8U{?EL}k#rYm@yL`FRUbkM%SJL$u z{?vZH!Lm2~Z0yxnHIV`glhdlNHUdY7LAy+hAL?~Tgdk1Tut0ef|hCkbC_)blLrAN+QdnC{dY z2fbIEf!-0wml#)6VVqIbi4WFKs%Sp*o{-Ctlb6#(_jBG%dm3{#{!Vk+jk$OZM}d>kJye=Q#bS$YgZhkR*(v%beT?VccH z+Fz95Q^xlQ^cQ~qNl+6F;w`otK&c@%)erh?|M_S35*sc4E za?9TsZ{mh9f4l6av+(z?q4$n6&^waG*WUQ&hW~$i{{X#uE^^BDgsDB}%juTAZ^Pc7 z`{s%-?y<%L$8%ECZpZqGKBr1Y+2fGq$D#Mjmc4X+pS}cGUH>~_;spOZwP)}3r?>Z0 zzA}+VzUpjlQ11$?MW$V3>7{kHfZo*HyCO*7zFQ(v7Q{Q3hZQ7jW=GiKs~+j(U)Ex2}=TB)<^WyRGv@Ako&@$;t6 z>?f?ldwyEcA8X(}l??j6^w-)?%r+MgNkub2it zUjISy)*YXbEyI!63!D#d)X!r_Ek2vU z=TYOKODeqn(u$WCz-QnY)XyjvpVQ2j$v^K{d@zq#@okGww1dyj!6(|{bJ*3sC*`FX zIwpT7o@PEvd|tEoyaYZvmypJb@h}7W4dmkRm~`iI2RjJJtTk;SJ!_W~7PXEis~$5tXm7y#BA$L}obnj@D6hU&UJE|@8f3yR>TvMEdTxq0uctgm=STH; z&GhHlIq1>-2qHaO5qCbHA3=|`1~H(IJ}*qi^|g-MiQ_PC^tJ&HdFPK!K3s|Q{}gW> zz8gLxLd?gHAmT&kv3x$r87qrCEkay&gYi$xU#;Wbz;Sx5kdD6WF$bU7;M1yPIoj6< zf4t*+N7VzZ^Z0!J4LuJj8T9?d0(~6|@$RsWL*KEoz&h^dVi5gh=fjnY!AGBiKP8`J z6F}^rI-_U#HPExl=(%*YzHWl}pl|nhFFzN@&9jdCd*t;ME7yaMKIg)G=zb6rKbC*Y z0E79IT6%Cz=t{jNPulwLviyUwh|ebz$5mN;u86$8VdWFxiRJQ4Av8G>Dd51nEQF#C9zh#BwEK+;kb71C?W8!sLSZDK>Yp& ze7>QM@#o`rPRbZNX7bq3ofEV3XiA-%mYR(V6PO3;!modmV{+FTu9g?WFi${3&AxlYxWiZ%_!jh{ z9k1*WnJ20*hF&}j;2NwSbz}bs*87&F7wc-(=NkKaCFtt}J-rtQb^i;-k<}PyJN2Uf zzZDO;y#_JYjoy*0caNnPbBgLqjo#SyFne)omG5_X6URN#jou{ajYfTAKGKceB-V@h zi09{}>5!LT>AhWFf9KhYbI7#*LUCUGbT@j_aP9Bklnid~G``TcerL>?c3(*mpUuvh zHlqkv0C~rO!y1bR)`Y6{H8yla%{2_4uwlhU55(1tq8F+oBKcb?rrej`b0` zuethe#^|{K!42bwn=idW#LSwZUNS`G!mnc~DxXv|ds^xEqS}H@Bc%*%4(c*U-3QNKD_dUB5E8S_%I#)a5dJI zmwm&$zlheqs*8a?4xH>>=Djl5%(E+_Td=HFSyrER%3n^ z!5=w??t{ZUaI*Th4jj3G+AHo&lhq$NaI|4+S6I`O)qi&2XruIA(j_&BE9ip$SmGRr z^XJ(Ldj5%HL%mj`;b?^G)$$MOHRvDD?q}5fj>zS5)j7~RDlA@qpz9rD!c{RsEWKZk zbG`B}>3UxV96h0r+x7ao=IvmOmVYJvJHXqzzD?zmu`}ltJv6NZ=M?;Sdqv07O6a}D z((Ca;jB$N#0gjyJ^YU=iG1up#z=vD7&HJ$8jpy|^HpJuCJ~O;&9BAF=pH-%q7aHm; z!{?6};&{PWa@9CXzsC>_{4ft%dUY^v5KENjI9E`?CG++DtJ*%q66HD0 z6#?Ax|0)&d^t>m>=HPGLC!RjDj5?wS1G*}q6MYY!?<#Aj<63Wwx3+&1AB;b@--VA; zmqY#k@n4?*&{imqb1o!N5&l6;bNv1a{;hQ2h-r@B-vY;c#V>FBPtAkrd0oMc^65s3 z-}i#?8_|!ComN&(*)*r*fifk+&#Sr6n{LFa@kiR+Irq<;VVCmlMH}OI{|MzUHum{? z@qjkK@s7A&)#Si&eFOEo)dh(6X2yGxb~`_=x`+AD^U;DE>|K>g_Wm?zuNCh)UTo?t zqw7@HxnZ18GZ-IheB#?XQMC`W1Gx&pDr{^|0wzJ?p(c=9bj$es58O%N)OQ z)$DHYS2@n)D#R0QetDbs0fy*#mX7T#cxR;>e(uQC?PYb6Wxw_x+7`dRyW?u`K~6`#^6c6xzdBmSJK}nE zCh#Vm7cKv-zKD6!b66c)nE%4YT{@4O#HJn#1Ae+#t#;pf#24!jWlzZC5iYj8DxXS^4wu*Wg0)mV$31MS$(hCdRYmf-U**8a}~ zzc%QHlj?;1p96fah1>qGVWsq(Y{zz1{PQFDR|@6-0_ZG%API^p<-pI0MSNAPce|1pll+KpT@hw+GU|374M^qh6a zM*NYy&yc^DfqecuMbuaU{r#Xn&eHGszeC4Q1@L$Wj+o;3sRTaA!fpO)VUe`1U%YuXq`ErqpT-TyB->Y$J6 zjQQG(Gv@DQAfLZpe@EMuHMa{f`;)NvIR<_hORmDWuomh|L~y)_F(i){SA7RK);E3J z@_$Va=1uQeaBRdMjYlJ=jenhieEugmz9r&V)?oeA*RSITF;DR=SMLO#>%jYP{K?fF z!0)nfoBw5+|2_wO_W!6e=dUx6$Dd-J^Wz@qUt{U__{Zz`-V1!a14qnr{9$}i(`w;1 z|B;&i?lAsQSj)Wg3RErzeH!9*KI^%KSO=v?Pvy>iVBT~r%iy_6nD?E`o;ip9pudl( z^=%qA){IvFu5tZe3tIkSuAl=Hz|$6_<|ZC~nd&u+9OZZ~KjHQOz_ zJRIi?aIQ{b{3mOXcTw+waUsTvz0Scg$ceJ1U5HuV4#qWNo$?~(L|L;$h~gvqyqG6{ zqKX^jL|L=kf#-@Sqs0pr1p{`ZEE(d;zh1-7rIjf}id<8dZCndx`HOSvu zH%I=WM<&cGnl>wIPU!>XWmsRv(5C6N4gLd%4(*BI`Iu4Gg{$WiH)a!cju*9iAt*8P)NWvSE4@$hS$teO$Z&GGft!cVl$ zg*7g@?q8N(Z4bsWs(;uGdxkpji*(#}08g=St3GP^3K-N!yn}Z5yq)re^?Z@ElA>wz zJkluc`3r4C#Ua-5Yf;a>zdYVoala$+5-i>#@N1P_)D~&;ahvyz4AFZPgB!KC{p4>9 zHZ;QHwfDl$^VsL>L-c6k$mcP7e1|GOQroA^=i}ii%3f-7P8>eqc8Bv8wL7fxwmrFA zl-@(>*c^G=s)y{k(`T_Y`pN^p9?-_QJ>$B)TJ%>DywS$FJ^vnfhXY6baC=6(s@-GZ zHt(+~-V0ASXuIOaI?p+IPDy~d&pU*;$G8dOBUy*>GI*a$(tUi6ZpUbswFiM;7tH5q z+c76FpPX8U^{zoeOgn(98|?BA0{;c@Dk0aSJ^xRBSoud#-!EXkHyZLAfnTeySFr6y zUyY64yXx4G$7*je@ki~3o)@LB-$NctFM4q1^rEbEF6-O12zq}4y(uWZ-O}sD*&5)# z0-g@M&4I6H-m-QP@I%0*9-r8}TUn)CxZgpW<_R;agS=^+ZFo-t@3NV5=P+}hcO&zb zwbZX1we)(tw=-{9OZ^J+zt79VVGFen^hvVzxP{xizpr^Cjw83Q_CezV>-t}H-UmkH zmJ}70(z!h)!RL=QN$muEo?H`c>G$|SC$$swd2&sx1Mg7n1bv=d)5pSX{%^8QdJnQ= zbMUvW$Jgt-5eE4D_n^Jd*sKluDW0Xij>6-AK(!aN3%Mp>cB0Nup#gFCxfC0Y$5wjdW=!e(bXX)4cD5f}mI)LBrz!6iFXOUy& z8st;oK8ybv)%VbQ#vPl(|JL=nmj9>CDZKAtuLXGg5wkpQ!rH7{dmHNyjGHi);(01^ ztz3g~)6{PT;|DQC`I2)Ek(=^2y?$-;AI7xh!b<)P`*QHNu9vs{ZyV562|f?vgK=Bu zA$+1>OWn_FXEK82ploZ@r&{0nmrb7`wx9J zHo35zf6W(-cm6|pyTIgaieJlrG{2ZPZF*7o%7!<;Sc7Mq&O{7)8(-IOOucs}S-*CN z-(%s~gEmI-j<}Y1W__eRXaf}Q$dz&p<_r<`q76{IQ{1h=oFM|ok^-$)JJ((Gd+AM@GZax0e{+ouK@lG@C4xKTm14ie~de@$%TlGz=rx>GnM#5xdwQA+iCh~ zbAJh*2UYY)QBKjknWe>M9c;}rBBr?0NbPQYYt3q$ubv8?gQ2s-;_2D>DEmRKS&Djs zxO+Yb&YR&I@`GHn0yxIcz`tk2W46Z3!gL9Tfe_+<{fL$zP@J#uZLh1+&|{eObtram{qu6!f6yZWRyNBtxEM!EJOi>GHN+8oC<=GSW%IB>)| z$2I1`Ygb#iU4J<5g-uo*F?`Hk*!YC*Gx-bJr+0sg8esYHMQw-M3F2@qD#`b&$9Jq6 zZ(&>|*JUvt7;j+=#^Wu-om`9l3|_nzd9!P9mbdD%k*3ikFWA?W|q3v(fFC} zD?nbR_@FIC}#x!tWtW9-Ipj2tW1A;R;Y z3(gx5+ff<0B6j9}(D^>_p22a{+Gl_l07o8Q`%?%09Pm;R`}K0*SbvWw|6P_ZAxEym z3ea8N{k*oHUeSJPHTIZ2^3#*u`w0U@r=Prf{66!SYjNqsx+^XH9{yA2FV}t-_*Wb_ zY~uKR2>3M?Zu5Uz^RG3m%^r0eDTcqde(Tk9RvGP0Dwjg1R?UCA|T!-<7&)>rl;~dX#0!ME4al2m7 zS7VbE`6A{-H1De~*tc!~+T%KW^uM`Y=>3W6eot7JJ+0h-`Yny0(2vmjHodpTdhgrp z<~~nqV;py%Kn?l^pP$DcvB+`vDRAWQ2pqAJvFcuIsRHoA(N4Dl6joH|)#7o6c`2-n#cU#C_g~9f}j= zCb{lCORrZS$ZOQUqyLn3zhPYU?;gHZ$H{n<{}A}AjyUo9|9)YV`A_7D8P_c+~$qG8k<~j!Y6C(IC#_f-$0xg;?xgs>xs`7@SKlB`1}c<6G9G0EGJ$h0G9m(|VqJH{L;1>W- zuyF6a&iVhV#5r4*! zo?f(ZYR_`rlS+`USJyw*M-ff$sun8Oz`=`XUx9|_(c|O`|k&Av|LclzhPgF_@#A@K>Ley zU{@vhPJvzD!tZtXEyiyRJ|AQM4tzF-srfJe>D!Mw@Gc9t>(A@|OI%KL)L(f1;cGgAEx@<$L*_5RQ?9=n`qzcU*JsRM z)=~Su&Vm1%`OCTwfe*8Ai~oAg$Y{R>XUIPy|3n(#^M}v4eLMsGBQ5>9{;ADy`*;rc zCxk{o{-W@*i@dYTxew9|!!lVEiDaD1In* zD0iO`&pK;1R6q~f+y)jqN zuUG%@8MQBtO(%})|IxlEHs$)cj`Hvs`)4F@^fM9i;WPHnDB#Fx5jcFt{<#VGW(N+R zv47x)_1hfybd`TFhn4I9#CRb8ASWsRj064@@CU;DGfUf-i|hFQM~JkKgZT$GM~xYe z{L+TICe;{A3 ze+ZvvE&K@9)nWucr)m9asyQJaIYRY{dG^Pu^GQvc6!IQWcKuzbC~SVcYp&NRz|lWO@J3y8y@r6lnxOi4S04~y*{P=x)}HyLX24%%**h#^6N6-zjWZwYX4Bb_G1 z?_B@31BcJpKO2F+>%ieN_RnVE?>lh#jQs;YtpB3}e?{d5w0~LO!gw$*{6zZ)bF1~A z0KX&5Kd)*3Am(UGeKvSMFnp%`gP3#TztsNu4&;C8C=Z{pf1U@wJ`Nl{WB*`@s2=M) z5&GdX_78GrJ=T{ZaQKY<13%RFci?|ic>(QT)^{)-%nN_g{&@{}Jn)CZ{PT&n@7Kr+ zbA(7a7S`@R#o8$5-L;PZzfFjnz4xek?dKoBe~RmWtAXDm#Eska^})y3o&J~K9x?w; z9VKFmE5Tm4jiqA>*HT zj;yZ)J~7zOK_|(V^?CSIIq(9OFYEJxS37X%WdA1vuXW(46ZZdT;B^ihb;ABn0p8%i zQ707Nh;3Ql?7+)ad?Su!{Sn4v1vcOR^R@qR{Z@S|a2e+R3PJuS-^=>#LL}W7*8VHC ze+q!NIq)j&pF-d}9C)?%PciVF4jevX|C9jV<-p-H_7Bd%)VDiu_>BDnKh*Db;LY$4 z=J6QA$_?-(>{izj&v*f3hC)$rPLyDWdjw0{C~r+TT9l zuK=g^chZ6H2afw$iqQTx2nT*Z`)?=kXa^3Tvj27gN6U!N51+FC+JX0R;GIJG4}RJZ z=fIJBseeJ=A~&Qn4lP#uJEHx!2Y7$r_lEiJD9U5ao%)f@{cv;t-^B1h`D4Jbo{zPB z*#P|!_;Er0mG%3mlmo~8`S7o--_LMl`IEpgo~VZ(X$zN6KIiy62>wY996o3N9s-{1 zz~K${FXCatXa^3Tb9};&8&Vv29PCH`f__BKYhXOkzo5@i?H7LBkO|y7udL$_K95RS zfbj|9cSC{@*R}`ymkk4eR|DS;e6RzL2i^p{4S1phAH?z{`hW6oB0iN496o3NCIPQ<;04;h$-t`}IDF3j9SywJ zfy3wQU-)rDodYj{f6+goACh!gJnRefPw2Ch|8h{i8F*rtf68GW`3JE_+f{|Z{s}%) z{z2@~7J*a$PyT@)Xp6urwSNjw|1KOp);<6 zpLIZgE8~Iw34NCGPdV^@z^@APPqTk0N(+8ufqH648!*T$9ejaPL1CZhNJ(#4gJ?_=%%grzA$_r z{Dbq(b2H%|_`lb&;Pcuyz;2F@I#oV;w&+27U7c!tK{10h2007uXTu30dTa^H@94Ll zU!}^@caQtTh4ib-(=KiD$D7m+zTb%x=bhur@8ti>{h(@sqlJSE2p%2mZXtAB0m_WF8XoPbt_(`-#A#g}A*<^xO;E8{!>!tPr`c0Z0CB zK>LU&-v{lR#y7`-Cot~kKh__o+jleY!N5yR`)0hK;t!s(AyJ6EL&NyPCgR@^jZcyT zhfUxw8)ETEcHpoH{AB}pHlY1R$cNp;A7eAwh&BQ|$Ui~xM{bf0=|cSUqcHxkiTWS- zUN&S3@yZDEd_uMlHZlJJz_T4VY-0ZLz;hfpY-0XYKY0#(H29-#(2vW8e8y2@s(rBj z6wQAy@To$){F^ZTu!;F2zcv&I@uQ3|{;-MpCjl>X;IN7LCj&2b;IN7LgJ(mD1J6_Z zF*cD6rHlvp=WG6CU%3!3eH_LgHZlK9;PZuOe=UqZY-0Y|z$+X$Y-0X7z$+a%Y-0Z4 z*-+)cOEmv{;MI%=`Ro24zLyQPz{|tf7rzQ=L2sO;<Ogx`GaS}J_o)_@yFOmHYPG2J0l?#e{K+Qfe++oM5Y4SY{$vyLKMs751BXq_ z{{-*^2M(K<`15YQyqA^;t!tki7dv0{Pp}F zzL$-Kz^(N!if^)s`6pw)Scv8C1=}y##QaACFLB_oiTS4hFLmIsiTQ(PW4QyL3jVMi zxkon6XFL|wZ|c85`#&3a1@NU|{)bJ>KL>av-nX(Mj6ZB*{&~Qw95`%Z{`tVG9XM=a z{@~eI>%hwuf8-vyeI4UL{(Ai%zL$*+z^@JC51W{OG4N&~79I#|zp#nQ*DxMzzjfOG6~J!#e=$DN<@j2wc!3p|hBlI+OI`BQvPxBwjABPza>ffvC z@2QuC+=$2wtvB_@`uD+qF|aQVPQx~JkHD2TmjCv%e`RAE%J*^L@HzPxzLkwf95`%d z`#OLhb>Og>?SmbS#~gU4vJZ1R*?64spnb5J^&bR&0{8+kB)}h>SU<(eNe2#2tRH$d zlKtW3k7@mffk!hQ)DKRq{|IpSaB6B;{elzgKMK5`0|zJ84?P?EN8;eb^$XkO#=(pS z^n;V?pY{Py#B(&P@g>zS)j8S+w+-^k#7=Rw?H{UB=6?dm#yfD>#QaYJALPJc6Y(dW z8xtHj@(T5@PrZotF`99|e`04)#+#uNt*POKk#Hl{mpv-VptJ+S@Y%=}V-mpE{6W`5wYvDAU*YyS@hUe0*X|5LU9vw_bC zZrx|V`oS6gC*SwFXgAifM~UkL_QB`OKL^KDJ8;;<{PR$Lumgup%s(GE>N-Mxspdab z$kG(XgZ#@i{{rZ5#&ynr2=gy&N{>bSz=r1i=nKy`>#uBIg%Ic0lSOJ9_iOXsO2#XJ zw`veSGflrKRXP3hXbz#{sZ7gfbVqRbt=9#W&+>Ecr3B$ z^5R3U|D*2Y#&+QMgxL?DoR8~UvB{0CxQ_P@v%bvyTNsxc@k`s-f#O>F_2st$Uqb&; zTLivc+g}a&dmZKB6WA{|*5b3zfx{=TUv7k*8&N+I@^@2XP(l z+hO*@C+DXzce$|x_+{dY^p|fRVj8&Ih+o>$KQz}jv41*%-@y=nMc{k1{cVtO#8DnT zVf%LgKkC5Y6Sg0AZan6|_iOui0YA=o(EbD3{&wIefNu%2A3iyM5L1^MJ8`|{0sTH) zFMbX&E;r(rwzMbB{d8=9C-4yr@mBp#jTtU*<+;JB%=s76 zf7BL%M{E0!K>q+od9Y>sj{=W(;P46C4?CMsPZ9FtwEf4CzaR^Ez<&6I#~-MB*)$l} zQ@$UpfAR_CXVi^sO2qY)KR53`q537x#1C~No01$jI1@kAjciJG;OIAb{(|^x%4a-~ zpPLdCKk$%EDZu|Hj2}2NzX8Crg}CL%!S+dr;% z9vJ^%OvL_!?_|?d;MVhE*+1ai_p8Xy$e&FGLX4gyZV=eIbo*&a2c8c+8hD`t&(!uM z0*8=@^01lhO9Ecvz+p4n2RoWd9eAGdKm074>KG6DAN?x5hXB5pP4k7g$vS_*_Q7V@ zC&>=lzWSaq z?O;4uf92Y~slXe6d(Zv$>IXLWrR!VB|IN6*^+u6Qc651o1@Mi)$^R`5yi(g&47}BW z!)CUx1o(Cb4x8CN*wNJHz-x8=^%?B;}4r*pKO91w2k^O zEIwf~?2}EE3`gRynd`3#$Lw~LZ`JmZjt&P7o7q0t(X_{bx9R#T2fml_VEygT_16G= zAMiP0`2jZf#eE#b2Z8U$^_$1T;&T^p+{adY2>1a9-mdLy1%A+h!)C6(?Z6K?aM;ZD z!H%X*2fjz!w*&b(h4G+$dj5~PlTAl}FAlR0Hp4#I1UqO;Y747B*bMt*6YOx}u$k*` zH;y^!C=Z+2z7Ekl)Zc-_X0~q+@O};)aYp$axkWY)Vmuh1hjsn!1KtPt^aKUF4Z4039AA^oWFP9TcL=#8 z0*B3HAL>pv=Q(iL%=Qfcp6|e6GusC{nx{JO(YpQa1>VAVp#7pvEBjE#&4s|j*6+yX zOIK5k11}b0*#5Bk%LESRGhX7r5%;a?**vnj)Pd({`;#EQ+<}u%sD6|2neV{KCse<% zv$?{7PgU`YIF(;N$#^W0?dnwP4~S`He>%$V0A3qbzwim{m(7{@RN?yGL@_c@9zKEn zvKe+ZS3B?$wqG{q0Izl6@CnyHwa+>S4xh07`M?_-IDEqP!_MYr2VSA#8*wb>b}}A} z?@Dc7G0L|JG31ZI{6jXgeXyf>y92M*_LTx}bKtO1jql)JAuy!j`j2A-41*gmzQ)LZP)!JtUP3*yllpC zP8>4X|LET~9Y*>0%=Q1&zfhg9{~LfGap0&E_CNf*>8JzO{Xg1{+#CzMKFogj1nX0B zV}*!$v_ObHb;0#1TC<|-`*5B`ZaRP@lM_7uf^#zR(Z8^1{3ZJa=J)hJ*?bHyI9x7z zzCbZ{oKMkA@ABF=*$BKRo(K3s2lkIJ&e!L${Wy-xmjNdqMDr<>G{5{|zr1XwV^1({ z${%5zukU*XF|etR2>no9-^c5l&F~pX#dTj(j#FUpsXetpvb<}aJUb<-d|MPl?H zS2*|+cex2m^f-lL^qzb$&cP$_!#LwTHHFy&8L<>}a1#{Ke;r}X0*{ASp?X)vE+ z@XNy=jFWyoHi2HXdi;wBKJ$dDq7KSvc({ zi7Bt!cz^b)eClVOd&QI|G$Wy_=Vi|=s4AN=fZlmEe8Zc5hv$68CjQa*(--K!te z2jgr%*_z0>u|GkVhyUQKUi~Wh6oc{KV5>YGo5Hv$pU61-54Ouq>0;ts+rA`i-;=(5 z6Q{6!s{aCaxhWF{zAt*dup9f?e2QS8&wsSWss2b;4&z3D3gb$D681|(_LH{$bgduf zp7oaftcdgD7rN!9eAX{Fk*-2s;y3nZYn=3xu42ZG{v3tJ-YR;&fVon?L*n+AMU27o zwEhP?_2Tw&alX-?kMgCczdw`%75wDuMoGz+Wsri{FNQ_N7lc@d4_)}%2Ww)L#;Y) zQ#CKa5A^G=T;V4r5M*@>#wkI+OHGi&>flbl}hhZH}fxj zjVrVA6S&Du&CE}3A}%ewgl+g$D;)gfCgRe{xRGDWxZ+od{RS}>w{sf2&cbPbyU6&H zjW=k1SNr@j{wDew|23n`4$Y6a?BpeG!>>i*%#XP2V%+F&WnA%VzW$V3+8~uA3 zSNwJ(Cmj@Hu2%f``im_UEK|+}*4T>u-Xi8>p{{S&82A6w&u^ZJu|_Y`{{!bS!KI(E zjNT#C^L1U~68ekU2jd4Z{-N=CE9O_Nz~3>M+;kH7-C^>fljLLUB{##a2pl?T{DrZX z+#Kz|p_9gU;NCmbjQg{?!sJ6I%RderZ7Ccloh<(Z@Hz*s&;Mg=D>wHCZmnODe`w5i zM-qhSE#YQ!eFWouP)~1pD6SO<$Kx=5r~4z1LDnF~A<@(??wREI8T81_3AjJ%xEWuv zd~mvBqLDwa%$(m~d;s+CIRzfC^h1x_3_DOhs9(?jVY}R%4192yesH>DjF5k#`WY?6 zmH#sHf7U-3`k!X~a&w9UPt^Jcp?o^yLH$YE{siEez`q-&ADl@4X6V_REkyjGF#V%h zzuXKxn{ym^iq@Y5Jdg39{&cNB8F)T$>-;|32TrUXw$paS55zU}+ojtlIFbEqyA#jR z`qOd$XDOEt>d({qGckWX47@DNesH4s1Lh8LZU>&4_qAaD*gO^b*N|ql#SAg$hr!?5 z<)ne#=eSZ?;^A!&Ma&sX* zwPI+i%}?1#{N?6ieCou|OdGFM)8p;y@Ys};`rm98Ow zvE|olob*@n{*WdcN6x_}xBZBJ>1)U%w*ChGKid!6<>u{T$Q)aLGvn-k_+D;q6GQO0 z5>tOIs{FP_{-v)Wsp3N8-&X#=lHV+Pe7sN$x!#t)opB|<1@d=_A(z?m+f?~&CYFZ8 zh%XrVJFN0;DBmsyZ??EDU+`^8|df9LvdXIyT(lYi-J z@Dy>rDZd+K&~B2)BF36U?+Tah zO!>X0{AN1#Aa`M={65AN|90#j64&*$?ccA-#TK^Y({R!vk@h$5=j{Fs^^&dm|lhj2GGx|?h zIPIg0!s#S~pR{n=j}-$)TR4uVjh@-;Z38pJ1-|{zEw}Vj`f;q>(ucb^Uq0j+oc80y zm6)m+ypM&`et&T#E*CO*9IK^gM0?wn`)vLFPzG~5x_=U~<(2{5#hLQ`Eu8k_Mf@*q z`2#GR_7gXq3+uaeHij>5R**&+#vPU2vnGzq0;J{=X`pj`CB*1&Ma~Z2T_|`d66p z=<1}Gf41cC|Ed4=wu=snON{+0FUYNPJy@K#NJJYvpZ~A)ldeK>-UGJ&sf^35)BN&% zZnVo6Smmdpe2M52;9scA=lbP)_p-}d{XcZe3Y-VRYJ`c8638rv{a^LVpZl?Gf2o!~ z+{e$~rtN=zKE^cd7$0GMdv3Fk)dfN{zOBdi_&>?rv>)StJlnfE6MrukBI+C=&Uv6| z_jmu7e_x+C?7Q!8IR4~>1ydXMO;%jx<^mzt1E;O41JCvQdHOuO!h2rXu-v@yBS&N> z&7U92OvS5n`M<-m=1d<}Rz7>=h!O%yN0~|A`E`$m&<>ek)M|p z${IguIKD=x^OCl{Z$jTFf{qUSfy#s7aUdbXkdcI0CJ%f#aUe=~l({?vXv7St8+ z>rY`Pa@Xc~*hBU9Cw|T&*F?}-;N;&CmVa?xW6PsP_JzOD*OyZL1pUhq9?<)1=*7AB z&2d`q(VWz@+f&D7g!!1H8#|LuZD*uj)E>&)_4)_sJ(vEg_0s!sbadusjJZ1}H8(dj zaqL*e$=<$}y>G+bpL0?Ey6~Rv>>Yk1m$&sEM=WCSfAzPuUV7hFgx(1(m;Kzs*Bdh< z1A0F)di#D)p9hJscR2S5w!JNovl2;%HufVuhg<2@4$r$gCnJ=7$Jm@3RChzi;k*~# zsjJ&j%nUq_bIS=OgTDLD>Q?_K!UOs*g8p~tzgj;%$2wB~UD;{5J^|K`=T`Xou}0Do zt7Oo3-z&S-udZLS{N6GU`d?FJRUA3>ll{XJIa;*+zqRyZjj5%-(I5AlZuMVJM+NL3 z3H@(c`rZB?GcI-bNKQgjp8WrFOaJ50pP*#Wcift8^>Y;l^dldxY*%I3etOSgr2pCe zq@)mPVbloZwVvDW7SUUu$NgPsxwl`7-~YkyJ)+0MW%#ITt_`98@*dld+~Vc&${)ji zj%=kUF0EVp)%kh5{-?wK7cKkgIoy%x0s^wIObbgkL~{r&|hWgKSle;^ZR&X`)3>dk9I(IwZiE8{9*b& zSjvCLav!*FQqhc=bLZ&y7KOFHC!l|oDtn6dKY1)#pqBty|Gk#}J<#85^q;pd!hYGZ z6@J*M_1N}*7y9Q}`n!ui$^be6v3~f|i~p^cLw}pm-{(`$e&zq|b4ASkn++al|7bfa zAJY2w!(WHGiGR|6!;O>xh7ac~rsLpd!{gDt;L&dM^y#D5)3_hCHKGm z&Gj(EvVR}+{mf|T{j}5mG^hR4{});Izvr}{`@!Kz#N+_h|0PTRe(1Nx0lib4`g2|S zw?;$18eXVzfLlMegMj|?Ed8j%mVX-i&n@xV0pjYfe*Nc9&;;!I-`WrQ^*oB}|5W-B zho1e9{>SLwIuvox%joZQ*lP#S|99(kdHRrm{z1^M=EKVVQ^cQkKl>lopZM)?%PY`- zsnIVJtvu|~e-Q1n59Vdpp&XA)Fpet69A=0o<8lGyt32+e_r~e=ke!`1XJ&cc!=**( zMfc-S!~q@~rRChpW#yJqPloz?>y&duS1bJRtp&rflSbVTnpR#Gx)1L_oi$|kw6gM| zdBgrs^SrN)7SRuK_IUM=u45=S6CYeNyp`r(n$K1| zpP2OVc}nD{t@$ctpeMpZd+erDl#v%f3B*=7Tc}i_}1Y;~ewyt(YUz+MBQU8T^fF*(mO| z&cf%QxCO7V3F_UW^`<~CII7K|_tVszF~ft3Sug2q$LA$W?+;jteA0};Zka7Ej`G_V z+546{W=k^k{z9vz^lZ0h9w$KW2!~$MNj77x)3+Db4Q=b8?ZtK0+xqe?Mm@UrB9CCr zn)B)hTCX>G^;GjOUi7f^2J>D~(*IZFS-eq{R&(x}JFhSi$NBoumZ4AFZ~)iapugO9 z1?!t0(DzrZZ%{yy{)6;kF-8By>qcSvXn^kP`=ipwafG_v_El|Php}&)l11z6j*awv z(bwl4;L=MI6JPIfK9b%K=xsM06_-ZYc5XXg9fNZKj*ay8@%7sJ#+FPgE6$zy2n}^S zeekK=c8jh@^6?nH)hbYr+Xg6oIN##fpl`{0L4EWdd(>mjwCS_(zHjO*jXsPOp^xfO zZY3X&WqpBq+=e+VHa@>J7H!nuqJ*p}gube!L4ALRK2Do6r>k@f`}ne7iT{N z*S$s(ppL`%WccLnj^pTcl;@GS??=!gyEtAjp4@hu_M`3x5kIuaC-323`ugg9qCc;f zQ@@O|a@zz|4`@qr+a$hajMu9fAHz8N4Y4n`-Osq6_uxk=&-$TDZkr!g{x;StpG@=h zC;yV-%HuZyW!7l@q-#CjvK5R2BS^K%3r!( zhR-genxGOq?!&kh=VfEtZ!|Le|2IO6CEMpWiTNq}$=2^PzhK;a9sG8IU$&9Ud*?vc zXuO{`^sx_cy?+LNv(t-8raf$U{Yb=|xX3>Y@e!M$FIVM%`h4zJe5k%r*K*tcqwQPZ ze5~^SkMJ1jqD`ezDYhtzaW7k#8D?rQJ2Nho8e&|^Ek^0KDU>a3+SpYogTcgL+{R#x zNouVWl}fv|R8}fmNK)DQzdxUI`#j(8^VRG@8_KJ{@l*zT%PlsXMKde zFus4b1nUzJ>(f5-WkO%U3;oH6cey{gA3*btc;j@=J?IpUNEtOIKV|qR|7`u~>KjKH-!gj~}{Y_4vshG_0T^ZJT(n14({jU6YY-W8|y2AR;~^9{=xrafAtsU7cC2B@8?`?&Z~4O6iCJ|M@f^-K@upJf=qqlnX~e}b}@{ttZDG5!bL&OV19 zMf7p+Bc^M8ui-N2QAMxse`-4Gdp*`EY&7{rKja0(<7d$sJF43;#|T>T;DyIX-`~0a zen#Kv|7U%pYSenj6;JJ;);HoP4z2HU=zB}GIETan$bOLT^o8;VH5^+oX57F65cU6K3kDPn8`v-}Z`epo2XMa(aSm&)f=!5Zn;PL< zfb&6|Lvj8VC)#%GnH^LaJ}u7w>f8CjIb32;w9A#8{IaOG@S$LKf3tpxd}a_oLh9-z z{7Tc&>3b})OmDWA$3&5vmM@&_3@mER9%0n>f?LrwXM zT=^{)i1pPdJD7dHDWA&1`awKG*~rO1+R&+d=zjJjru*^>n9lV8F)NroOHWpI&(_K~IV%KMC>j?Y8C@?N_S zsJPEo*wEjbVE;S-{PfN}QZv)C^Vs|H;D#E3^!@f*0)Gkc>sfTAGKYlm3(v(mESxhC zLyCT2{MwW{B!3HkZzcggs)@kgEb!L@U(6?Eo)&}ORIh`dfp|FYMy2lAXx70?`8xss zucmyezwz>;8Vmd~fxi{_tu>84Z&)3J51sQqtTTZ>OsO$D?R^*T?}b^wFSq3bpZqTz zVr(GF>(R4E8l_}A6bn9Jm%>zC27TVp&+rlFf125l{`&*JSm)L8DTLoSJ5@UYLY>A% z+hF~#40<#Dfn!0+Qh{zrSy@;C^=Q~+F zb24%>diKcc-8r*KYWL2#Rh^cZotM%wht?1_Nf|m|=vAW_*#!xgEg3R1Z92s+kNcrZTy4g{}RRH6~NQ|Llgg_ z@Mtzz`@#DA7%y1-XMFdA9*i#&z45i?y?ZCZs{)?kGqHR$3vBR)XuPY@*I!EYu8c|i z(a64su7{|9)-fS086B*tsY z3D`fc5_oq3?@OJRJ{y)>yqI}K(O%36{F=VRc!AI6A+6=;Cuil^g6G*Ue`P4-zu1kdqi`#dhB1~ ziuGGl$cwgePIHgc@MLuc{o-_(tFUq6>OUdf$s!%r<8wNx2h1hfHKYmk(6+VK1N>^; zXTJQEXQ2FRefbyt$@8)9Tc7UgSCOuXNVmhJlYDdqA7-M5`JnX&vG!=0+@2UAIoG}J z%U_JxHm9d3{}RE+-$gpa+&Snw*yEyp5q$K)x{S^`MM6H3+q89jpnbCXUi<;d?{7<2 z>cXXh542$}9b)60>qWZ#5qt~TbvwEdur#JQO zAldJ3&qqlT_`tk}JusK6{aN}4*1SGi=V$mx{tx)*7Q=^bcc|cC4(j)uhbT|H#Wf!$&LapeN)bC5Dfqf{!=B$Gd`$KSuEJ75G^G zGkmnw4thd9y2S9YPw??E_%OalNatT4&&OQUr$=Nw-ya>%$uJbZmcouSwz+z*3ewZz zqqV)9jqfw#E=u>2PB-Ute2?~N=<3&*@#E0BXrmr^K&Rt)9>oXZx#MFgmrogjYjCe* z?s+;deO~-m^Slo6vB9Ui`fH@C;nQ8xFn&Bb7xxDqxkIN($Oq!N;{$aT`k*7|*c9c9 zx$lcFHsdhj<4KVYa{_bE(irr4@mTvjh#wcvZ3RAV)M=QH$avn}#B-F7SmF3UjGEig zm*23d=}!A7QSgxpKF}wlBOxEjf)8L@KAxoV&D;UyzwkTXzAf$L z(>;-gbh^t($<#%=BK!mCAF0LU#C)_Cd|d9!pMW`=xwq=P^m*a=M&G254k8`qGv=m? zbd&8og3!lc6-@q2r%9-f_JR-0&slvu1gyD!&RR97G;$Ij4Sc!@s5^6w?Fs3EjuHAm zyFB?d!AEpFWk#r9JhwAq0rdmX&zd^}?FsPa%*1szzVq>Y5l$nQF7PjLI}7<&yR?xPtcT5BzKQ5- z&NXcSWjOCuuZJb@S*wSMXkX_(?u$G>H9`+-p@#=`nuL02t1Afef%za;K4hP}$(Mib zTY?YtMO?Z{q$~01&P$Kr19fQf0KrF89LM;89FzHYT$KL>%75FJe{OBT$1@_`Zln|a zA?%gN(NvBb=fck?oApGjk0?ISo;W^6`SK^7i}Lq+KI)$;_(0#&=>z@uxo?Pck4NYO z{kh3zjyfS9Xipp;DZczk?NI(VzWj5}5PS>}>6#$jha%mR5qzL7P5QZhXv=P{Jz0YO zot5(i@G;LWP6W)^X9+$qF16_ztCpj}3EuDbf8ZDlmBNLzLf0mrb8% zZZ_rbVIG3Qd-eT~Lg=PwVD!B2yiUL$smow{#LREf40K+$zR^kbwd7?X-x}KM+^U~+9{uP6t zq3?g-9dSX?9l*EyFpF{Gy#Bz?(q*vxG5B43fgfW5mVcqgpLHtmb9G+&{MFqt_-MoF z{s-;@1VxC=qb`W=Z_XPHd^wL1see6b!uZb!{0o3TNZ_9xgFj5)f57~IP&6?C{siDB z>oTI`*ZS|N^^df3Y0lyIb%@u!(E4DS&!XF`nQ6V#GFxcB6YaySTYy{aaqE6*aH)PgAnfxS zq?_*3ozcytlm1tVd$uOVN8`8D_@Z5y1&n#+zTCRDe@OVEU6?fj>E?-ab{{T@Uj_X4 zbed@VWQ{M{g9Y&Ed0TwBr$27)GZ4OL4;FlibSp)=Pa@>s0sOTm!f&ndMLVzn?f<-8 zzTDIPF7OfSZ2Vn-SUK-ypYHTlCY_Xj5AdHg_;mk`p6??2XY|O)&F+=LcaC)Z&%-)~ zE}6IkNq)Ha-yUZn=5ptWe#>bS?R^)IO;@3~hxTNm>C^G}o}Oz7BFFwAfm1(f$7AZ0Cix9+kDj?$MdGmuh2ft;rDATf z)|H5VbcAp(1g`y`?sLY-o6+M6QO!Js>O&b{<%OU2RfEjT?zaAF)Opy%z9=7=f6=_s(fO3H57= zPZs_P^aerqX+WYyvnXdagmOe!HN3a$nD0)Guk#CxKxCQkRDQW#r(Ot|fudnlb z$7)t}`L zeI)9yV68?_G*_u1H=6#6rK7&mdWL!TfW9Dtjy?vhGr$^ypa^5(xcq2?Nq?lLBEC#OMXOBE6uG6%_3hbZJ*T&Zl*wL9&S1n$?;Y(|3sP zf1$ouzSBkyxNUfTMy``f`y<(a^o_nvQ1rFHwS2<{tZ(SG=-UYTTCMM*C*dQI8*;_# zTetJPUe>^iuL!r z1J?Hf(9aNbsqYV&O5AcIO zAg=ylD9-QWOaEX0qv+(VH3S*#>6_NMh!^gK;wR`)!uv7F)g`J)}bKNvf21717eiG64(o|5g^&gcWq zzecGWw}lTWdpalc@G z4}oj+OuA=1L!a}rBj}B_p0VaHSkQs#@p{%>GJ38p;)vjz+HKD_^W1Y}+W27wg6}3; z-_UC?9}U2bcD!r(h7CyH&}%S%7-YCaT|nSYZrFhI4f%ulBLrRQTi*}o=lS9pkKmie z)5N!l1(I=x3)_;uq1Ryk{Q}qW4I7ZY;nTtV2@!PEN!srYa}2@!Nle%6uH<_FbIZ>` z{zrU=^__NC{>Xx!BeU{H4ift6ZS;-#vH3HV$`ws~?;oZ>pe)NyXXN!=nlgUK? zM?C+?dY@$Mg8Lft{|^3^hud?q725^ce4NWUxM^_!AKkLRP8moZ}W@ca>|vb-~b<9nO&i^ZRRr5;-f9lMJj^%s^Bmv32aFju zU?e*|vOB)vgIr%X0~bTfIKE&5);ILJpiKn*sMa_7cmdv-P5HIHW5)ro*Ho181Z*?) z7*5PhJy93mutl zANPh9kRI&)E67K2gM5PR{~@k3mHJJ!aDRk+g6;na=$JEhbYcGmR~o)&dT#v{_|E^- z^G*FHns0P`XAKzBW0bQy`54>%F!0cRIXufRe1Yu_`z}CR6Gv|YyQ9B{zFx2ZZ4KzP ziIG`$K2RMGS^Y0oq7F($499GZh^Kkzj`V1DJt?9TvT+c}N zq-W?eSa2ua?|NR0o}qivGvp5zJSgZ=&o>*sM|*DhisJ7w;(NX4o1X)Ko@xF;w=JC1 z#ohTxj=5rcI5}Wr(m(24uwbI#!|ES4A^oGy1q(2?jgtfI59uHJ2xgQsUF+ZGA7=EF zjx^8Ud9`<9^aS0po-#py9`BJ{Y5EUR4`{1#1kd!f+{^En{ut@uu+f9t_0Go`vIXls z3wUz`p5+&|V0{b#9b-$!kEKILtPjY&0OR{OI>xEgPeUIqSb*_8=yCmq1%G1x`TbN< z5`9f^|HrUh4;p#gm`%v@xX~}#@dYmdPrQeO>pOJL`n?l-C1Xt4{Oxf6jC9WWco6TI zC=_(5e;uEKXWGYb3qM?NEBPTBVMF464#j)#hk6G>OW&{iISXiC#DU0<@g5!g{MOOV z1qEY<-8QZuf2{LQ*of@`z0(oLzZw6-H-m-!BIs+iJvkSB>x`s+pjRBhGblfF)KI~!Ct%NK8b<3!?IP$ZW9D5g{h+E=Wo%9fF0k{^mVN~EzCM40`7!yA zf!icSJgHi^7Qjx4AU2)m%H&*LAUoEgxwdO&UAiHqECq{su%B3;Qw3L?$mx$ zy)bdfTLboqvs+s(GVZxXBmcr0;O{<?yy&?mFUIY(mXO+a5`sY;!5R}8%w=u|-(X7NDc;vB%l>#?V`X zeyOD@b=L71dV5uE{ttrwyBK;$&}Vphy@fIKPN0i*S@oL6&{ILbN+qp7MVE2r;uw0m zs#f&AN_w}hrvGYZ3_TO{fgb;if5*_#K2h93%n8U&!TxalL7ieczH7F99i!wQV(7@j z?G)N5I%pzHcujGhGiL2;XA8Hbvr(H|6_#Nw3|fPT}{zaQ^#!`3nnB##Hs%7+L-V{5MV2 z$T*^s2E!H$i`3RKbzzFrAKG`OU!ZDjEyVRqrhECPFrE1a@4>=ZYU}f|eC_+eO51QM zwRN(2zMuJiFMSL!EV!)9()C*=zJ) z#A(X6O8$2mI`L1u9#BO0{O@AA=6@Tm_o(t>iI1@d%GY$dKB&rhzr;OyoQU*v1S_WT zH+_^pq0aOC?M0qrM!yxDX7!hnzx{?z{DGHZrHJnNJHT{}56p!})aq@Lzk`B~>*5+} z^^1~zgfW8^WB8jsReaLms>^DPtevla4XVZc-NwboxDR=)@m*DXy!C?)U@0 zlwb3A1lRS{vd#h@{Lm4s@b?^-T_*66Hz=+T{JT(phjZG+UkLo-Qw$yWjMY#P-Q(9~ zI^zQ?C~mA4+xPd7eBejpU(Mh2v3RZ7SB&ZPk)|2&cd4YYBXOOoibku88d>>^8yGs_ z6IN@cd;Eq>*ZB2t-9#1jkn%Scbh>V@aNAz*AHw)en6F?3<{QjWbcMRa`44ytiaUY7 zp@^T;aGk5>)|33TFm&RNcu8lv=dU%>HGfTT-BHcq{V(=t{{=r(zNXW4rke8?$zMmq zpXE-eIXl$Fp1)4Wlg0WASXYD8tUT3lpwnNfp%Z_^OJAmY{?eJQ@jK$WpPJQG;%lD_ zmixZ^tY52!9zP3t`m=t5V$wx{npr6Ea}AyF32P|RJ$_%NYy3=H4_7lEmH7R%{L42v z1pBrE_jAEd zwUzjzk!OODKbP^JSS0Za44v=^Yl zV@}H)lb@6RIURY5!QV}&KeKRMp(Z{e`I~9z#2@ie%5={km65q7{%l#Pdf#;xldi-@%N)1H35DF>dzy%?!-%B8ae$RFm%EP*5VdS_xJ~yuJQLG%`r8koy0#P z=ycs$4YBV}JXBW&hqTPhB!8Tys!vg;B@zBtkQelz__!uFJ%;Zh?76e`k7g)3_ko0CIzvnM_Mb-8BTNt{RFZjfa{}{iup?m$*sxJ9!Z|GjX zwHnCswOrCZwXQbfN0e`mV3D3iq2IN7tJ6JysnF9!HW|jh)68>lR)6VweEed%s?)9t z^jG}&*p`p+bDcIrq3cu>zQoaMj+>AFvfyX4bbNiWFR(_dBc^|%>A6g=dGlo4qj?(i z+tiUC)M@1ZnvOikuP*!oW!=wweshN2-%Zm8iSmhuO!Z9{t{>;WLi>=`OuC6SAgy`z zc6_21=}+>Hu>W8=U9A7;@=+$?Uvve^o}}@!RV}K&nm%0Mk4Bol>S(sEpPG*UDE|eR z!|ZYuXHF^t~&au#GfScqb+)Iy!!TBnSYAGzXJGJuleF2^=(rr|5Qz{hg&c&!bh*U zNPYWzb(!aH8q;g^#w~KZ>rQoelIbZ`znEZuIuX!^jMP5Ck zRJ*$B+fURP&>!skc_=5AoB zg*2dJTUsw4bcXyjdSm_qFSb{$&R55>)k$8yQl@kKesMqYPf*ADO8uft!oT@B@V^)O z8LN)1Q*}K)WCoq^RTtbNd$CA;cc!}3;}g$>|0h-FB0NV79TVN-SLyPTPQ_Gh4uk)Rs&h&T^1s7$kH3@aRLy=n_?teCFVOEd)#dL2&pW6Zqx^D|-$EUq z&i4He>i4JK{;1#1{&`sH=j^*zmw)wkl)nqt$JOyNF5lRnYzE#gyH6#(F$FPdyE?vI zo$mQRz;tb2x-L=2&HN1UuTnf+U+-7Pf7JG`Q&%B9d=>}dlL`(VqswY-{-W`TUh@mS zi^%blu514Lx7FJ0G5+&POYrkH<>CA)_3yyjt(M>6`6qtazo`5d_h7U4y6O!!kWWHV4e=1&p$+ah+ma6X5dvL1`Hc{seb>3 zEx)lT|9x9FeN*}E!sQ>&ACFfC@L|hebRL(__Fmi`*XgR?Cu9$LZ;dU#1!qZW`Vsj5 zm(H)tKQ~)+m!CIc)FAy{0-7&abSb9~N{8Egs^1oxZxZ)g7X1dc>l2CKZLx&qJG>zroJ&9v{cdKXBj%-6V^zkd;DCc zYy5Ov-=}hFOZ>iEW>DIizv(0UD~aC^c^=gAFY3f;dSdBbXg~i&ckur~@*&vs9ljPH z5&Hg8ZjG*QZaRJTH+Uou@%|_;xeM)Ey-3%&Ao)!J<1TAHRLxyeJwiKooT`=n)8SyQ z3vy|_^u_h#s^^DNFNoJTg3|grA3l4&D(20QH(2yE^s*G=mV0r%ikHqca^+7nbdrOx zikR;0g8R_Oukr80^^+;eut`9E+&~q#e+ISX9M!2o{mfckvCH`(B|9FSra-zhCKQ20GFx~lm)iGRT0_jCBoi^Tm8VAByS>*44pKdx%I`GrNg|3J^b1+PQ?#Y&w#(d=){ z?a48dzmv;fd$)Nn0@IK4|D1o(F}!nRpsKx77S@#6=fh?c;vOx@T1VAr zpz84agrV{M+lBp+wxLqDfk;4HKT`2ueO2=k^sTQMq-s8Nu2MBdsOlkl1N8fF{}<_k z8ATZ1J{Oa}A!vOlhd!#`7QVk+Z1h`-g%ai%avr@0U=Q+(GFxfML3jiE=1 z8aaA1Lx=wq9|Zk8raS+kJ`D1+et;FA&oOYl@E^?gI67UU4IcO>NpH_w1*KCgdurfp zb-w4XBl1vx33am=`d^gA{iT7}KbwwVaXq}O0MAhtW#PIz`ez83^#1r2ck=h^Js0)J z`PHGm1Apu|W80&q-CEojX?tlr-aq^G|KtAIW9-}GBl?N7ZmOp4CoaaE9`n^0>1f@^ zm*M@hv+*{0e$Ei>3v8j~!5nr`C(RpuR)5Ic&)4TWRefU0$?)bAja zJskJ{zjIk@b%Wkq{-OLo-JiEdoebXpAN+oX$8A$-E6gUeps4w^W?RgrNa^y|)%lm5 zVY91Rc(m{&+TWaTsZP|s5!biid`Q@5sj<(peJ$_${W-UG+dO02VfK97=Odnfughcm zZ2Q02Cm*|uU#aDa@5f8~{6X^tJjeri{}r+iFQQ5}Vv(KJzAN@K!}B4@NJ)gj=*ch>P@0#{62Crol-f6(o^Al0>@q$doyF=h1rj_V8#h~XrEAYO-&ZT)N*{$-j zvvUkfQlBLafVWE%BIIjN6vjiWbo#{Dro_iqbnZT2 z0MGY@)H#<3yu-9LD+Fwv*Skx04m(UpzV^V|BJk+Fkv_ihLR6NorNG0yYe{pRhd$5V zC-8nwzOKMqnHY}(+)q^hFGKs+0sAsx?eJ3QWN9~?196%@fG**e`DA&|6!I2YXKhG`*E$Yw z4DjY9#-jjBc;(*;yei-g5qN_V;$a#tMn2fe?qw4t9|btZ`%K_{0K9PmuTDa|F|?H)l#)3N|Lq=U5&BK04kY7Y9>)65l4RhC_WxIR z*!>Bk?Aa=ecNln$v}U64IKEQ-FA#X0fG67jGxpj2WTWtsLwIllx0hWMo{ewi`2r8^ ze~D=S&lqqbyp~}+YX5(gSUwludU?FE{_vaXIuCu;efC85YZ1ny_Wzv3crL!B2|UF7 zC8GVW+sBLtWqX18-@AKST>M@_?Z25ojMArzZ*2wMP~eI7ziw3fr19e7_Y!LVagTwH zC_ES6&>ma=EJJ^4iD>^%e@E1R+a7AXxcI#U?Z4gQF$$048`>1wKXOSMoEQTv8GsXG zfW?RhOCHd?{*s?u9}!cXyrY3D+W*sWv(W3y$8*>-uKid7U$A>{M#*dA>zeO8-V)NU zX#Y z5qPa^d|R_y;Gw^|WSqC)X}=NrJWSoyoa|(p!pO|xF1c(Um!SQ(d!|O=+4#2R4S|RL z>JriZpLSA0yslc$emuSe?Z4eqmggI2e?{Lv?u=h8@>&t9j^k^p1TNO9EP0Aa{Bi1E z&GVTQ2aZ@dVMa!!`X_J~19yYY8zrZWt7}#Wyp_N!6nN93@UnWR_O#^+ytTmFWd8?$ z;eKi>8&}s93A~qphdCj8oO-q0?;82Pw(=p&^)&jC^8E#P7(CJuC7+F}YhXKD50`8Q zUWLv>pQmg|gh$$m(dRqBTh4z+;&EK1xKoU?4CiK?Z{a+MF^9s5c4sNtg2f-<-K^+` zEJlBX_V6qDANEHm?yN!GaPs~O_**s4^m$6}MDmh#V&uhKm)-L@O20O)uR+~+cs~Gd zKNrOxb@nF0BkKU~Ab+_J>Ay>>1Am$(Md90i>>9*6i@&rE@Q=FUR2}=gsHiV3^ZNAa zs@*A6UzVN$yxSAwxj2iyhr>G;HZ^S@<*b86Z1m0in)=Cj+MU99xV3NhVvmx~#aYa8 zJ3O>$OS$JrD8RcQ0iHHz7_T|-Oq-zBA;rZZyo#kQ=VU+XB5=`HSbB-Zq|cN0CcxEZ z4dZqM?yWj6%Sq2mhvFafMShF>1WwLW;29e+-r@v!ROxVp{N{S#VKLNK9gQ7me*=%l zukd5Mvjtu@@UGKk(dWr>pFy7A$;ob+m(#_B*)U#T;B^Nc93*VV?mbh}XjPAqPxJ?t z_6J^fk5}97OBL&<89Gf!zQMr5V%x9!8a&$nisfTGY#7@km*gwM7}Du;B=BzbcuDWZ z)you2@wkc+!b3kF?{Y}`3W9{&FC$+bLvrDai?Oo9eE_(_1n#Uvxbg9JDaJE+H$>7` zSq7J$&t*AtvopGN!^<)4+ZeTe%P=S4aHj%yyuiIJ5pI0kTlz=fUIE-pgG>7Yg>bVo zax!{!qta=dN$(k1x)di}KZ$b#PK@OrMf{vn11IKzrd)y(^IunpK7{A)zrSLA?+|jM z&0qScFE6P{BDr-%4cQsvbG#EI=_`=f&a_`pNbauat7yR)cay+f2iyf7x7L@5aCLldm--C?Z5x^B*L@_lT?ieOo7rt^K&r_oPa z)=}+RP4`i0-5hARe;O>)WA|Wj0rarf%3xP)>)*Ui=UaNWvF^*GUlZVg!(dr&oM%vd z(t2NZDyI)#_G6`8m9&md;{95u!5W05gL`!OSZU7d#O*J}JIZ+6W;5Q^z(Rk7)-*Ug ztW{Wcy|y#!qOW?dmTJiN`C0y^nojy*T?}V>Sbpkg!CqKXk#umk<$(OaudZM}{)YHT z88u=Amh+ip%vUrN?uv8J>9Bix@$g|JLPqH3YZ`L6B zrTujKNb4ZO2g$ddAw2 zX&=uxd9_6o$%}QnLE(B|e8T#<4>I8SL+XFPH|f~En(Q+Hzo9ccw@S~}(*6s<3iu56 zDG8?4!#P$3Pr|m-FsJ+EgZN&lf~Um1yhr};u3Y>+uK8noK=-9Bm_KI^*oXMn_V^gQ zUaYo15ECCt^?W+5cTPHVK=4EQ{+9IpeOTYlzjXZLeN(M}nfQnG;z8jOUsfXh!awK; zHoflBZhu775AYt8rb7SCbh^@X^~NLWk`ya{X){eH`B~OXribD~=`}hp*2yOw>hEy4 z{VHt)`ARPh%jf(_%4ht^%9n-xLVxgOC6up)#@^(|9B<^Sdc1y+>H}m8O8c{X0n0K- zy}n4wm#*n7Ukh9hWqMe?J{kkh0wf)(;d!F?S9%@E*Cl~`CjJQn+IWEHCxV4%`?3+|^I?JSkK5l6H-AwY` z8kTRLjRzt5*nm#HDaeNBb?lKSzC+)11e<)nVA~QY-~A}(IU^s*GF!cNSjvYuL3EaH zD6Z!*JuIJDtB-Z6;e+gVH_3<2grVs5cUC^Pk)N=jPM9$6Q9XIa!z7e@5~m3^{nn*@ z?M*57b0}w>k(*?!RIi;a<({qSEcYZ_Z(@2_Zatq)Ykb28$^9pi8$r`hSZ;bRMmWxE zxozW(vsUw6)h8V)aX8waSCic3VYxrCa_e}MjeSH%4xzq%e7_pc@z>0!32$>GlvCgT z2sSmcDb?2Vd0nmUmqNy%^oWsD_k;dAP|ArlCq!pCF~3rJToFAir`9*^UyyXDp~KN~ zzD084Mup|mzF&mx8z-l;u&uw#@yuSnZnwCEgmQk!*{pN zo2o6t#kjNdn5MIwAL9C2ribKQj&TwW+9x9EP!(V65Ax%$NY29v(!w!GTb>=x4Y6p=wSl*TG5U|c~QGe+fGY(zeT9<+SK#~sWYh4)hy!;gCdHLyK zJ%42DO}w71LpeQDKTgEoL~#-R!F;kmkjw*^PuJgqe-NGZ0GWg3`RXs`d2pKZCB4uQ zy!3a?IzIn$3F$%ff0yf+OZ%#X50bM3$%%;rL*ckc@8Jr^#W;^j6c?%Qy8LDjlThxi zNJs5B`jf1K3F_5kQBRiNqUod;*1;sEd%X-`y4DN2Bg>yruVA_)T#rUGAGBXi_#nCa zlHB9Ma?^Xj63VSDoKSAO=V#DC4-;3f_UJeW`_U1+wArP7wWjo2wExSWH+mr*%u%nL zCG|2v(^)U1gEFRvhq@dWsFk;CCQxt!Yn<@bi=cJt0UPIetI9FvjZ2Eq9?_G=#W zzArPOoM@vVhqg~XuGgu}_IXG4Tis^}Uh;kV&HJSuo=2WaqX&}tZT0f8*!rv6I@%8^ z=}>*o6ZKPpje(maSyqt0McN65)Z5o%5P|i7;Pqqii{2ue^{j`kfS`W|Q z`tRyxo=>sc|K-#v>{35xqe&Ydouw&!w^b5#O4O`M7_sI%vXkW=&- z63U5w$Z|Y)$MuzDKB6}LLtWI!#%tJz>8uBm`54o^9?prcE z;w;FS9wX-)B z`*nQWinF-W1Lnn-|LDtg_Cvn}d~5rlFSg{;m?d=LomKzew^+8-bmU6L$>G`JXWL0^yl>16Sr|Y(=62oGzmt;Yw>mI5Sw{F97cV<35~yNAAN@X|FdZRJ(cZs@11 zxLw;FvIQ%$Raqz1*2~vJ(CK=xD*JV;e7A7fv@d1&Ao#+Uq z;k>l3X!s!c29SIYB#_U()R5k0s12CVU#Fp%hkfx0 zbJddXr9P%;SzfB?u$JtJnJ-=OXPpN7u!awk_d${ugLOk;d%F3Nkh~|ZpG#3pp)Wq6 zyi<|R%!fnPV8sH3?X$1+{yA6B>3WfxZ}wZ_{xQ<~{B&KV=3`hDwy(Z_PW$qP50dwJ zl6P%bUbl{s?n8UqQs#vA-G*ZHxR)^!%DV{Zth{u+Ma?gg_N(ITL6x6-n7>5&^Je5R z^W~5=Sn+{+{(W^-SYF+3(LT!IgXE?8{}pJs42A9M?oT;+P3w9Bc|S*d@@+-p__Rgv zOV=N(=PRYW9|$^Kf3KcjCg~p=eQbB4JpZSd`*ADG{Qts2mquTZyfpv6Vs`?0Q-i3FGfR^a0K`@#SMc{itUAO*Qxai>Yu&r|Xl{jEz#h9|fJR zQ`L-8qKp2*%2SyS+V?wrkbK{ed}!Pah3)C?S9$rYLHT~Re-5p^d(JNQeMP4K3V!Jb zs#ftgeax6C`tgu0SlJu>rIS?B=zh2!uAX?`?8i*;YUO#F&iy5@xpFkq!}4K_yzqYP zm)yx==!BRE`Q`e9s7B`)5=S*E`s`h)HWer;~D;-6ysCsTZ;XJLpcAdAGV){{v_#> z`)Sa9urggeVfXi8eWnUJT^Fb)o{aUE9Ox5cro%pl2sWY5ub*|lwVtd#Q}b!X3lSYZ zx}P3Y`M%Z@Gikp~>7N6DHym^A2VAlG0vnGUsRjRB=^J{+bL;wY3dW2ZSU{LR9ju*p zG3^{^p4{hj;dR!nTTrR6-|P-35^K(ICVjt0LpgqXEp3xX8%_%pL~9b!6&S#>e1?|!9d3! z#{WcTe8QT>bdNuQ=^DQP*VEM_pNV(@e&`6Q{2a_9Th0Efj1Qk(In&@1)+{w~vKYsK zAEq-tVHGmn}0yf-zM^J z;qobeip#%4*!IZEi#`CSCw{@(s=A!s@eBTmuK7KT>w2o-cEJz$qa)b(xZ|fFTeQc>8?35t z_#vzY>dt{8{(wJC2R>spWV*+%%XG#ERkZl$TSguz>lUAK4GCUB zCtOcZL+$?jR3E?(9l^$v9sba1qJ2T$U=`LMu>J^ZkQ(y1i0|M>(+QujhBDpb_tWK9 z`ujRVZWHkrWe2OUzL3kOvWBa{L)Ep7oPGxxI+foK=V+$;@`oBa*@x1OXL^duKitqM zKc&4tCjV%|-&;=p!JR}r0&l^pNrpcvYl^xxkoqSb5}nE)jdLo~J%9HzUF$y!*Tw3V z9n$_24E}nDf6M!_eosQ4X$GILrmKE?rT(WFI^h%6Os0GMsiyoQSAM@uX8$v`|1{*8 zWy+_r3f0YDi}n?Gnoi|U#aYC3U;a!}{u8eJo8J=m!%=pys>GB}WtFO%J`wFJ@HCyu zpNVr7(|!3xOxOCGfa@LVrV^>YVuOE|!@p^@+24=lD?y%egHKo$>c(yA;(^XTN)4Ux z39E|f9v?vyM^KsP%D?eN8UM+eBBr}FpXI*IAN{3A@)`rCmt$5pRiN&h=0=yY9A<$f&b$2ET&zHKPqTl!F29N4&);|K`MmI7P&-ASXnA# ziHP6eN7D(PuyUF1@l%A0Sty51!1)0d?VHsF~7b95aj;v=ww)k6(FVGUPllSKRg zKblVXgf*J!9)FN2znv{!r41DA3(5{wQ~!bdkIEXaQWuH%0X$8o@(1C(pXt7Q)BbO0 z=*mxhO!`j&@=*Iu5@!zk&0g@#V$&%{~I zbYFfE)3yF4;JQS0$d~#n7IeDatU9!o^b*70X8xv+4!@E7l_Jj;<}X-Hyi}-mV^xbr zEbmEVAsbae4uiVgg;hWNKV|t3qUt#E!pVID#$zR2EEnf+)cdB;1CI6c5pklV; zzg-u}{}$xgW%wto-KtGb>7UySo$v{357RyWJD9HVH{<%aY9sHrfgd`83hf(o-R2^3 ze*)OS>b(Y^u=cCg9i)HmHgv)#tOHE<_7#W$(SJkP!Rmvid@AdRYIVKz z&;5o@Aw79 zOxOC`iEE{<h1-YYf=<`<)s-WJeUYAypdwjc;PXmsIq3RF;4LU?VE7|m>Z)d6 ztCo$de}P|3C;o_+dQ5lxfnS%O(>7#!ipyWu=jXJIWAfKyI?D%MgR&;7*-puSedar; zIK}bbtW5IX0C}i?06zimL0Knt`E;S*vWA8Z{=s`tmdbR`e`BU={Q8)8E>M@t`T>6E z2-bh?@Gs93<7Z$8WvxM9<>*aEsSAAhE%^Un{T@$G7yeCo%Q_a1Ui2VJ-2g@)Gjyr{0Cy`J+pWdC7VBj-jZ{h@+0WH zX%FXzKE~r&+JpE3|9RQ3z4%)lvVS@2Ex2PQ_W#9tx22!rH~M&Xf991~7mac9;^lr@c{m9qqzuBL8^xb33%`3o>V+8EHCANS_}8?@{|d{47?!Rt66?bMnDw%ia}uBZNL3UV3gM-dDgIe*!$T zt!zKk1&4>VHf4J~UfRDSgWIsexd5BiM4I~RD} zb!JXa`);#;`mJNA{?mS2Yl?9G3Fj1?_u_m5C*spDeXzV+guGbexaKsEnpz`LzbTRO zwu8La>AX?;MRnBr#j+u%U);-C)6C zrT;|W4FFy}oi_@Py1HyX_^6ey!#Tj~?eRLV;Md2*_-iig7lAhlcxFLN6dtLX@$MIR zzXskQftN1ur2RBp*nX(Xc5g1mbMXx~L}`mR6Hnh7F7R3bZ;Z$5^nt(&*^j&p{7Qd$ z-0wveiD%;JTek{4v=?h8a8dkm-DipH7lDWN-|n>*iD%;JTcZ8#&=Yun5P0{=eRHh8 zko_X?&^NVv*+t^ncq-b%4kLi)`>g7^D+QjkpN0$Tb2admYF-(S)}841M)u<^0oh;B zAGiMbQV-xQ^738#k-!Vtk7{p>{ayxMA^)xYS>l;34;k-lftLZia-D}hubm!+NAWuX z56kN9UW+Ur?Hgw0iU2>ZsjXm4!l2nX)Q^wZz5JZ zIbR2^USr7MzgZ%1Lw2O77-Prdz%^?ie+D<1aWM{XxYRx!;v)H@<8iUClfxx@#^aWw z{kMCdhV;wZmgVI3%xb~w*~&Hn13t6{ac2!;!5Y-hHC=ET9eVWt{T0iLw%^J78TM5c zFdhGF`O1+Ck+)Nj7zC0bc7tz1QuW4T@@@r#f9vy44#z)`F;bXj2-q8^8b@l2P z{LWf#;$!_Iz`x!4pOCvR@Xyd?uz%A&bspc0-VL4V75aS+AM5kVGX?$)G5EiQ{JmlC z>A;_<)Z4dUS1KGKdk+PEbyGgSU)JEGP0j0_n%XO;OJ2*oWbP%fzfBSN*8#tu$M5iw zl@H?&SHCEJMbxjm{T|$UULuT}(K8wAg*$j$^mCou-GMt?;NC6biHu_!HZ1QWey?%H zrFH0}ZzFGKNZVG6tL-iN6Kie;?tKFHRDtW|MSqZbTQPc`0o?a>-jJOgZnDub@}Zx< z{yxMI>hGct%6rGH!Z+3$l^wwOfiCBl`eZw!?REOb^Qh&Id9?QPqU5GH8X-6MwtLry z;tAS(ynG-H+ZSs+cM^E;jq(=-UWY_}6@iC%Y~KwKjc4MQ=+~^73_LM#Yqwp*3Ql>Nc*jY zUF^G6qVd{s{Vzw~rJUMxw5@B=&aI`kW+Ki%;wQ{~ho%C-3{f_j_fjHaXGq zk_WW|Lm_!vLtfdRpmpgKZ~Jtl;QDoBNW zy4-;CCY-n9yjKO+piRGK&i_twmKXKd$%}dCwM~8btv?g~EA5MxEl%ES$SeCX@$zy% zbqC^xP6kE**?Dbl;Dn41zqIx&e-ii) zdi><~guG#U5`0+RXMz8z&dbm5(!K&=d zeA!Q-=S&H|M^C&Jp>ub7FG4Q%h|cKQL&rri|5086T+T>2xS5%_3p?7J!B@lzcB_RqasYp+DPhkUtL-fQN& zfWQ5iNLLr>c8hd-?Yx+f|2yDYzo$4B(!aimigBHLK4RU;NdK-cldecV+usnlXfxK; z^l6$eFz?-<@{1t zEawU#=UtG~uVq)w-V%1G66uB_onWeYM=Ph$>*dg^>6^y;L08Vr@?%bi->HOla}D&c z1~}Igr~rM-pF4ter$S%nBL6cuPea}Y_}va|{plz}^otV}#PW;wW$kpxrK<>Mx#CA* zXVLDhorH83_)?n#LKT6X_CJL_HK$f&GKH58F8;eDtJFj1rzqF>UWiR zjEJkCX&?CCZP=H47Wiqdg7#%9=(S;V!i6tuD8PFL&KElsm$g+w_1f7xg#X-cr~PwRh{FpE+hO zAsSDQ7q?#`@LmAk0|M`1ffv)h(lnrKU)RBJ=iI6DM&s%6;`Vw1uLOAhStQl8el#An zt8sX+`J9_igr~=g+XI2O6?o5h`I;;>_N2Hh$BPKkG0iU59bv zI>eE680)M<`?C&Xo%Pf=rFQiw&g1wG@pWA{oTwY?r+S|Lf3CYDKRl}&k{9uBj#=jxZBIR3edBYXU&yyk#JS7A-wq|fzeyXG`G5ncz4H&@_Y2)uvmJoI^KvcQY6A59ra z`>j74cv0g+7vEa8V11%Zv;D{Q&EWfD{Qc`K(RgIPIK0NdJ6ZF}{$j^#9*^(WU;|%| zcQx?N)p_Xi*S99NUmRXC);=9SAs&x^-xx3O(t&rG$7_5<$QQOB!G-nN33y+g5Rb>d zZ=hXs`s@unZV7b0#*YcS82h!1#p?mQJtxHD@$Va=-CI8hc)APC85=i@#v}X1;h~(u zw@!%1H{^flnxmp?w71DR_d*n%s5J~ zQzRDn2-RbZ@e7fb4xZ1a{ibM~9J_84U1qA!um4-{^B8a*(s}8#x_G||Y)JQt_`VJJ z3f7}9xxI_IZ?gsc^jiA)@b&XJKdmzj%G&#~^i|D^={qog^LU!}=_UU3wtbnS?#>!@ zcm9~{aU;e1FN{8LuZZv05g+RjSKnA*^kM16nm?oq)|V>vT2sTHrK7(>_np9du)a#E zts5iwU(d|ZI^CeGg<;fvMeuLuVazslQ3BZee&9*t<9j`PdF#nB{8bq`zAG+Q>aT?{ z^v$Z;^Zixu>0&&i_bTXP&AJh(f8CzaI^~EXf`2=okv0-9r-|a8{7C!b`Ypg80etk2 zDz^%JOWy_h{h*`YU-^chOa4A(wrCx8#1X?E-S@Ni^V7x;D~Msw@r6FcTlf3ooL($n zUl_lEe^gwe)RrvcHH9#M0@^=w*AxFiTnvUlL!bdf{f8~mc zu(44GFNd5*%*ijnTbITS?>%aG!GIz8IRgjKKA~I&$Cp!~yV*F;_r-FYJ7VRIudfwJ z@aHDD&)X3BCNRHAl-tRBp|Q(Xp!ZU0(~@v~hOP8{^3I??t<=Wfso#b2Uux>hX3+l} zLBAaOLVbr``EdEAzH}dwp8Kfz?RO@j`yzdT3Gb0r9Cmc6_o2)# zJueh-MDT6fF%xGc<1}uo#2hW2TMjm0z5@Ff&@+hi93Ac5LHifc9wYL(sR+#f{x2u@ zEsz`S>3#*QRYGoSZ^TBb4;ARASG>pcaDA9y^p3fk3OMchF7a`yLeHPmb6yb#{B_`u z-d|<>bld-X%{jg&>3W8>C_%;NO0C(h?xVsT{b^m#&?W^H=+nm0|E&F?;zsBhV?alj z_Flm3((`rU197RMKJksgprLTT#jbZjT;d*q4==jkg?NPLT!RWTH%?hO9(|paKW5nI zp(c!RiB68^v|m=>Uf#wW!KbxPskUDQ?6eVa*vVn(t8{&==nCw5OxN|%(#wtgpwEhZ zptp>vHx(#pZs@AivK@+NVqE^ujov(@~vY&Jy#oXMDT6bL76xt z8F#o}YCBg{!H>{{#_{!UZI6oWpx+TshmF`C70~-e+^=)_1>YO$GQ0G=al}D>@@m*m zXrISWf5mfd`G)Pey+K`1gh@KyMHFC!i0ApkHPD`#sRH zz6X5A`S%7r_e0O8M;!l=pE$-H->tMhp|@beJ-|(g(I>V46yxB>8#XJo@Thu%z+L{X z#=p_lZa`dhbm=GPSK*-N`XdhV6Ljhfh2w6NpBT;^?)BQv8ydhrCkkAvZ)*Qx59mGE z_-F*3+DX`B1N6Rev7k%7hci>OA42$`_F@t7{d><0U6r~*AV#%}ju90Xl_iu%3b?@G=4THQ_Pvfs90 z3iCtzQG^f3w_y~?hsgm$VSerX1`~HkKqnviJRAPti%BTo1oV;KLfVGVA?oPHQ5c7A z!wFuieD+`L%K6U&(9gf1AH=r}9}4||51MD#Fb8z>qdukj_(=qPzOJumi-OA2nI2zX z(f`6h`-OxL((mIK&uu`EGn7z&!}XKcg*Zi`eSfhJO3i_(zIba7?3Wr;iTkZi?iY>U z+ynS8!1uryzp2vo9c@`qd5%(r*Q&>;beA9F9GbsCTNYIQTF_;^d7JqOR@dim|3PxE zBfq-Y%PrUCP(KSxAM@|ZA8zHqK4dj-Tjz`TDPo^kwinF{z;+uRfKM$Gd|7+`UE3RW z4K}Wfpns_Cy#aRJ_}2(J;x>(g&?W_yotPf3kDnU7LVuNKDmD9AqgSbyqbvvQu@iBS zKfE8U7wT78y;ym^0Kco@pDzOs6NIz!O#P0EL+}r0zweN56Y~89`I?J-rrb)5|DQ+w z{PZ=@5f@y!QVu=8Px~ZA9I@??u1}RUOnrF~<=)Qa>iS}FPdEBQ|F9DLKDRyWm(VG< zLuiA7O2pBb3yfb1zA7(ac4&X7h$DtC(olykCHoht7lHc}*-<=WcDyk>Vy+6=6%Jx@9e6UsD+7~uu`;opk?i09{?~cZg z(f_ZU#q^LL!?(GAMf$EBsnnl;jQ8V8jIVIeK4TF_jGl>ayN+D9iy1V_H?oiJ6ga+9 z!S`eEyEVX_tkm?4#-AZPd%EEp zeina3=-ZBKO#i7@R%*&%j9ut(eE(kC886WYHXatZmhYL`zv0Kh#tWGq_U~E79?*Lw z#*5PyM))`SgE(lP!-yk-Z|mQ-UnCfJd>3M#jm8J)>Q+KuQ;#U_eL4Cv(A$DO5A+`+ z=qo|*20DCv<4J-p{d*I$OZz`Y9PpFdehT}EoriONlI1vee64}L`=ft`IJgm=l{mg% z1$_kQyFfoXg1!}W%w??K4f=V4F8O}n@co~R$K?7)?I*kdGCRK@e`LY1Q3zRlIR4)- z_49TWRE=i*aQ*zi_(LK1O98!KO#S@W)KAoxjop-*GD1B`0IqzDL%AM31o{mT^v|{3 zE0=+e_TS}~@_)xH2dnz?cg#nOzmfd*ewFdJC0HRkZ~E9@8%WsQs!E zakr{YJRQEq_Q$=RpbGumDE>E|!7K->a``*vgZys4_dDX>uG@8f7cYV3A3n$ag?l|g z)kOl|@DHD3|H8eV053xF{8{>WCLYWJ{W7NOcp&t@5&b6|!7AIB@=ttFfAwAB|IIM} z_Pz`HtIT=IC^Ts!aqq(WpzFVmLUtZ8>q6uDuM;p1It9LQi3+O5<3wD$`BW9$gg9~2 z6kIpP_f0tAo4>^2^la{fASMP??UZ`-^>95v-QfNg+Nj|7OR?#CZ}kK5@z{Sjn+PD>G&zbEKlf?gU!mv*|9X|#WH#BmXnh{<5F48h+}Lh~Rx z&h;5^M}Du-S;IKQIsbYb*?45HGe*59gvLjhqKPQC|0KOg+xn1DVJbhKYI zw?&7`FXj6qlW70&@Imt3OZLIw%urZ9+y0n1CIxizAuerv#uvx$wfWYk{0a4ELp#{z zFw#A)0_>|#d#eR_{}8=1g!Zwey|RMJCve8{<%|8Vublrs3jMSPFPPh-!|BKR*J8ve zT+>`kBpvNP%}3B&M2If+TgfEaZ$5mGe(C+g8!@mm6xOeOKEcIVp|^vlrd_CLA5;D5 z^!*O}$;d!OCG;osM`(V8=0@m1_YH&(l6N!7 z`xh^->=z&|cNtJnkTP_@m?7EuV~33`7-gs4tel9mH3$6Yi;auR)^2ZtPmG6YEKEn7 zocln340McHBI#)VY1~3%mPk6#2oy0MX7*hm~)!_Vb z{fMe$&Kj&N(q)7{Blx%X@lE`T62Qh6^j&ydPVI0N`pFMhgxhDd+0|w(P{F>hLC;a@ zzTb!Mn^au`I{JY7z6HIHpiBK<&m7bHS0WB-pKkDeLG{hHuP(mCOW^pw4*00=`+fla zaDi|2kM^JV2cJO|>dJk1F9k8-@}qqw{;RITiT;$MOa5=89Ppnh{Ovy|UVKFSw+Zua z`=N*zE;43~8a`mmu!4KAq=X7^@nSsUh3=I=4zr&e7V=uxC((@&3IJ8aqolA7mDSmE-x_e?ZQvA*jDqw}<7lc8ZcSeb|tp zD8b1&1KA(NALfW_Z><~!#$Gups6u_c`+#EYJ2@~;XM6Pl{j~`C6Gl(aN7X(-mvZWP z19~4-_#inak(_hFa@zWoF*cDoBi^5P`s8XC>o!n-YABZbI4uM=zpdO)!G7neU=aFL zqoy+7wJC*@yV%&T0DX`Kpxb>dZ2l6XH`5-BtEu{Peku2Q`Uie&Vio_QkCX5$%}XSA zOh3`~qjVf3rnANkAKnYYUC4`idX)a^F>b_d`D1?C{~yY`U*ET?+77tCp&)Z4YA4|X z+TLcY6DilbTnN2CFno|)D@m@Gygg~&(9UC-_$UR7m#g07YSN6xm~nQra$%fO^^IpE zp3ADo2z1ajH+gf4D+$>QbuzuAlWy)V@@VE9TX z7shetoUDR;#G+CEkGQXaucElxpA9gHii#~&Y-t-6ZBSIcL{zju5=bpKmrl+O-Q1mqD70os3`yEoSEG{ckf;j zTK#u_zr8#6K0D``bI#11nc2O&i&!tL4&Z!I57)J4Ir=5k^N5Y~dX)4+FtI?ycr&sd zrcAwS%70uB*Cj%)3;a^V(rcY#+ut(uuVqT*&5iCq*I^w18@<;xawENd2ffyPFH$ep zUx9i^ibebD`063vo2%Ci_KOiyFZ3m&ZNIP%ktzEcTvf&v;je)#hu$|FxshJ?l3o}3 zddYR9sCvjQV;RxmBpFe9R&Ki8)(O#Aw6{y#HBmxD5N* z*iTY={UPkzkfz^f1HTW);W%Qxx6aO`B9%S9Z*IT6?o!zIe>tyScQ5SQJ;c6dagp9d z9kP*qGh*3y!1%mLcTV6}x%zAIB*fz%uhexjaNk}BhBSTTu0@0 z<6%U(uOD>@GI-^FSm~aqQ#qN)4!{4r)c)_pwdYf&T(N>ka7jk;`E>vnTrj?V&qFnD{ z;o+6Y{}rs;p;Q{iRFkuTe-MK2QfkQaz;l3OF6`x(_HN{&>K6y`G4MgFB z!ynk)&BJB6jlcAY(EhQN<)+RNn^*1}Yp)?F*I!Vs3j*y9He|iff3E*)2o7CYuWaB? z3tX1_H%zHlWb-lb(aLh0H7@?2`np7=X?}=z(b4-X^qWhtqn_ek$M1ae>;@llJ;V58 z{YL10dZ69ImTb4XfNu%GVN15#y}(pa+BBX2lHP78T zVtj>>EdGe|Jt~`*AGTz>A*63OUEtDgU$HiNImQ;z8`*7JEA58oSGeVZkGS0X!TUqO z>*CO5=s=$>SndsNtX_zr8-9ZPJEG&z2G&&RIVbXy%6)fa zx!v`&fW7Gf<6gNjNn(59I>!d|C;F+#c272By)Fcv6@o)o)(e;7H()O6<(Kxp-j@67 z$P$}xRPOPSFQ8;wrazhSn9xls0 z#X!q{#K*t~m3v5Jx!rZ62z#3co_qF&jfQqq@h|_@i1TG24E*Y95Dp6bj!Q=R5`IN~HWdf!+4Gmk;!8fPwM&HTP9y02ox z-x+V4R-oeF=#KAiI&(f!C;9kujO%yN51GxGvsaz$%YVV(C|3feA9}-jXU;B}|0RRN z4tfKZ)tU1TvV&VcRx!@+BSTsAhMmrw$7T7}Fiz#u8!%?rQ18r{C*;3##N*c+UV=TF zojKD4zF|G`ysO%#O;qt~u@<-C1LuMM>aKG<{!NVQ-7E&_j|2Etn;-S#4UAnke9E|A ze%!YO`KJ79klyV)aIP%>PJvUp+Iiq4iSHITr5m05|0VHi#*O}ODqYmpxxYc`S1>aXvp9`GQ%9;HN;ej%?wa7uS^?#-5XqQEKL z&AB&C;$0Z$`oy-#aPGZC+9yfmr*r!|_qy+|r210S&Dv+AXCJK0|A610$2fE^8gA^v zw#am5PE|SMUH=vJW}NL)M79{s_&FYqdyqIk?8CMg%Xk|P@5i{YPdB7foS8RD{rU@> z(rM1jWQnH;oYL9O%nKxr_{#hRIFc=Lotd4aeN24S?<9Hp&unYoAIka(xsei8Vf3p|+oI5&5{ih+%0;@miy3m;7m`E`R6fi^v^|l znKQkI)PKI!f2ZgF=|7hGFF>9ZR)5lUr8D(^)Xn3)`n!;Eqd)1onsHzMMK(X_Pr9yU z+}D3G<3@if>k?<`{j&T80;lv+XX>pIUm|cy7dlfT>c>*XjsEkIE_J5%llm{S`Y-kL zpW4;Fznty60(r`;{-kS#lerB;74mc|z+_j0L!8S)&o`a{>P zY0jioQvV9ZjsDQJcqZe%{*^XA=?`6tXEE;UU(2}BpUT?oOe&E2H3*#2`<+R@k$AJf zk=~Ty;D%g(JXo}!aif1J(ubW%H%R>tSp8Ex|4&Mj`X5A|BhY`ZihmvR!;Q+hWr;d3 z*{lDDEM9=)0pM+&TYfL)AGY$(^W@)hr+vRR*RLbUlfd$I5oB#_?@aiukiSt`oa7%y zx`Q)eijcptt(9-$Jia&+#t8Y4tv7Zw@>y0VC+9XPzrDpFAF}ku&Q8v?Qho;`zv%<7 z{5k!k{Eo){_#JR@)MBEE-p~VyvidpWzAxo>w>Zg9!rtG> z{!+^CZOgxak0d|)9Vx#r@}yY#BrDCy`drHIXK|9>8+(S6RVU^5xAHOXG@FxEEaj&l z&u}ZBWMw)xRZ0127AN`rv5$6cDwOgwto%$*{!PzI`NNTCtd&o)vYi{(O8J=g zls_MN7FqcuYq2x>0x5ri#Yz4=>;=x~?@9R!t$e@!U;nj~zX*AjSotJtsdN1)QvPC# zll+C)mpRvcCgm4c`F{Psu0hIQf;==nq5gqnt#n3xB;_x)ILW7dwKJ+h%3o&X`}Kd+ zTT=cC}t9&jBl+WF2&dN7Vmj zitwe zB&(y7aX`r5lwk1!92NFXPKI31+SJ~b->?4}Z%X+ckf*be&$1GoYqm@I9W7pfV|(mf zoNHc@bH3d?BXXHt;@<~=V=js(wexk(-aO{M=yL0uUQhpa(e!u=-{eYC8 zggm{i{6wVtI_VEf`Q0pDfMXZz{hai>rTp$jeuLltr{_rdy^*KCmEVodb<*;r{Js`1 zz_B~_G$&1tKR5NW@=ZJ7{DY+Y{>Ve|yg;olHkkG3O(_;Hz_B0p z(azx0W%<(>H{)xnzhj+2pNaADrVPvfCLf7^&^PJ~Z~X(@dQ&#@Yv#&vQfnlCro{_z zB(8~0>T8mJG~>(iH#5KHNJT3X>F>d&0A-&ic zAm`Vc=3D+jp8f+Kl>7^jr@-19s;E>i!+ zmfwuiN&o&AO8x@mSz-B!Yo+t^6D9u=i_>|;wc5FAzvN%axZz)n^jhbt&60naI^YF8Ldf=b+^$u0zgc zk4gS!ix=QXT!)>@?vnoB&$!{QMf!+?7j^pU1DlN9_1=d){>!o?|3RfUE6WeA&262& zS4#dv7B7HoaBWU-`u<4rA7w0 z_6h#YZ7ojx#MQ~^^OoS>oWQu@KZ0~;r_Wyn|7KI~_1^0|{yxu2{tn2KX!x0{i*w1Z zC4WbYgP*yQoJ+<_{!WZDKe+VfZq6kGC4XnDzu*4xrZPYNfLm|wZuyC;x6`|;Ge;^-yM1STYln7ae8i%{Jkws{KS>! z^n6zG_hsDhcSAbE=_%K*Hup39^`;&Yf6qTk{{F}_-0~Awrqg4RvNlpCI`&El&KzHPN~FJ;^_sal@a1 zbgpypCdoh6^84-o;vJGd8+oQ#e&Wh=F8W`|pJQ?2C$5>!MZcB&6B#%BW09WaTy%@% z&$ax1`@d+aqU}(iN)zW;#%!=Z7=m-%DCZQjPzP3=|idiGRxndkN9ws4oUtM$Wv(fiL1!@ zS-Iq2X>sBwu43nB%O(G6#tr{6q)VNjJtXG6a za{Xp=CF6#_6zKy_mkP;WYx$RZ{9WoKe*^LywEV<%$T???` z{#vAuIOp6Y`43qBKY9G;E8IExUI!;zZ5oI+&h3LFy1!( zR29E=5z>8~#Iw}`ul*LcXWW$U2+|!H_vLr+@nTAM3g8_DPU*w|-ih(HX&-@qG16%P zytBwp=O#Ical$^ui8epkmuxxF`RPA}eT%z@{B&+V=cn6c{v>0Ux@11$!};kRXr}Xdup29fUR~M5l#|H2;gLC=%k_{M7cE_K^8H}6qk*v%>{^0_r^ymPdDR4?> z2k_C1oARZ3{Jwq1iu`nLj&mj+wd~{B0;e?W|E9!q80YJITo>j$XFf0M$3)^(x~?4` z@!_2LKkWb0H#%p<;jU0*#U~74KJ96qeNZ=w7viLcaZey_k1k%T-e07y^ZlF0xVipW ziS*(CKGWu>>z}nq7clPYH;Zv&f6`^HdVjXmFJIu4o~Pc=k@#GJQ+k1VKSSd47&rEr zi1Z5e{$4WetST>Gi_&ywwDA@Zz-edfYGA0pkX-u;2J&mzXz zKE-5yIu*UD?uIHO^DFBzyI1 zE#t;MWQ+Zb`}M2P<|q4*Eee80>sy<)Z zubFXUKiFzZ2gZH-?YH^Kez4V+j*R>EJHWWH59xA9)yw+_pfB+o9O>f2sygD`D2JeMpzis(QN6ANqPYrxR86Xo+_g zIHi+Rb$^K`GS2l2w$NMBRP}|@K3zn9I=7#yZZGrO_+RspXTRzni1takZy9de=USv^ zsoh^n`*dfV?Ss0dw~P+py={Kjhix&Iao;|D8E5-IH@&65+T9?_*H7S-PEot%{21p` z`AmLFXQY)ZtO$0$Y4|EW zoWJ0Fl5g@;I#=!bzRW*S;FO-Hb~zHyW!%`0Y_&-3{8-v=8e2uz{LwX!+PV99+8=DQ zWwEJW===4SCG?6szyC*lBiz`JY_*he-+uWvKiQ9LwTyA!e&mNii| zlwP2AoG$VC0;lvswf(Tf7YLlv6>9st5?{!;vEMYL52)>O{TKG6P1oG$*>Ag9-)-Ia zi)>SqVC_e?DyCQXjZb#tC+tbMu^-uLCF8#RmfHMeKeE+o#(n!Ovp8Xy*w@l40EPS& zLOx_|DP-K2zf#DDtSv>1`|?){`DTp^ulN)4*9!TNwWX9^0XW{5Unt~5)|N8HefdQe ze;C*jw(*t%DZg0Ahpa7!=oNxOeyNZTSz8V>?#nM@+_W$9b)`a=>5tD*AISa&M|w-G z+VVY#R|*{IEe#4GROGJ}IMQ31RdJKV8w8H@mi?;uDTy}=9O*4bRPi4rzMpYZKNsQt z#RP?6rvHBssykadpnlz{;xUxdTRZYA_I&#vWZcv**lKI10Dj2kr}_n3ZSBmsZ@Poy)J*^Zk>?IQs{_(Oahl@C=)u>_@iBW8C-8aK?>(q|0da z`dd=JOo3B+ta|-#5+5yaO6RE8{~+hE%erf>h*i1eX>PjU@_bKoS`v^yi*X~LWGxNI&u84&KL_b~>eYz$J6GV8p08egM%s6tz$v{z zz51ZU=L?+D%hangCBA@h;~(;KhW^;IwTko|9=(p5XGeaIGN{OUK~K1GZh z`;aXv0(h~_Pxc{OR5I?{r&P#?tgVL`Pxk6>nUD`zTaN_fR|xr#Rf1Q*;gx&7{7S}+ z{nsLYgIX@v?_dwo&)`UJZC1;dNc%Jh9O zd^Gz9&$;N)U{hzRxFQ3lst)3q#^P8BhtGw%{>Unv8D9Wy@a;$yG7D@a{ zI?q0^7vaV}WQ%SAJkjQdeb^S=8Take#g|XAN`^C@?ABlKdGcXNo_SX0cgtS@ECu^w^~^%i z|CUS?`RUyG>X{ibe=c{ty6R_M2mH(|vHk&WUHOHz57{E0U%}?vCy#MsAF{>V06x>^ zC;N~s<}vQuXO@r;StUyuPxk6>zK{=DCCdWx=L-3dRk9)=e;(t;e!0LGr~)~EgFQ$; zgCkwCP!-7e8_xG}q)Qg5Cl5&bEfhG?B`ejF)e>LCxT(M7i$e9JxjzB@?}w57Z~Bz+ z-Wz>e+yA2Mx}@0p2ev9HiY|+5DZ=VVwAF@gnfbDIq)QH{MRNR#^GSb`AL){VYSD0+ z|A4@eE^V(C$?G3D-`J1*17DPOQj0Ed``-^E``>@7{?3NXMC%{es`A!s z4{TMM6u{fs{N$eoq`NWh`3Lr-{6>H1QrbZ+l=Cy_>*1X4s20lcG0yjKN_SQZW&c^) zk#W<$4D+#5p}hYG@@UhQ1NlfF3$InDc=I>Xy_DAHC*p|nO1tx` z&3yZGVVv!Qx}{5d2k<1ud49#V=*zfopKcZ>`6O#JIQ1t0Mn`6O#>Kz?t=jeL@o z9gyFbakf8n)usK_pMEOpAM8Q$4NmD4^`~|c?=Nslr>O-8C7vR1O6RBr^%75Goc+VT zn5Gt#NdIK8-F0PxXa5Cj+5W8?|B`J=XIlS|t!D8n$$bBeX5841Y?U9t$J+d;zolfW zxs3b%$!6Txhjf{!=F9j3eTm=Tl+IQ23#I<#R~M&ro|?Z@;<=0)`(z-!M9qIh+Gm=` zPv zc>^TANZ^z%Q1gB!@x=nCbg`QE1Bn+fZu~>Os8sXfq<_qsx8C!(SAT!o$o6k#{ap%~ zbbX%eN48qauOjjNvx0GBKeAO}0AI!f zj2rnR>p(z$5#z=`WUEp&Cq>$?Sm2Z{Q*+Ljc&WfCU7_Z*mw1`LDSc2q@TJ5n7&rb| zg7gvfz9#;3%Nc|59oYHtj$OefYX584P66r*B z&kAXuBO*VY+fm&kuU|kOZF)}+lfdUai^TX2Wz*ZbSo@GIlK9mhI~ zxMx4u%j75fkS)41?%4Mq&;qP#v%>CWmd+5h5vAE$J0b(idaalYZF zx=Xge!>nZg3wzO~_h>%S$6fb{=kt(m+ft1F(3LiNC4{ek6635tbaioG|86!v^oOqP z9=eb7`}%ih+~`kb?W^+sCHxD0h~MCp?x*tP{1)f?IHfaG-a47TALCp|4siHB5z7k{>;@$aU5#FeQMKa~6#jBDIf;BG&C zMxE^EA1?A|ApcnP)4$04nKplcn_YEAmGtwE7Wp%gKS%vY-oFKTwCUaEJ~K-H@FI1( zpFf*^vi2Q|{JH9f=SqIN{=Yk)&!dk{V`Tn`{JYUV2l?|sTo=6Lq}!~7@C}#mDPbrIS#;RXFxZ5&yPMu3t`7?Dbw+`km)ln9+^3$SI>;zGiPR{4amqczg~=K|HU)%ZtvAImw?>dteo4& zU1Yi)*kQklQ@Hmy?gFK^D^m{0H}3`b*q4_9aYF`Vr5&wA=Ut%m19-Mz8Q#TF-%05! z@!X;91LID`Bel|B6;lHmJJWj|cPAyCpOlo9HErDZ$rExC@0c_tuScJ(yu|anCXLIGcdZ;m^4r1X0+ z%JX(o_nCuu8HE=tmaU091&^U@<2r`x*Qc53 zL$Z=b^voJEWMt1Q^a6qUi2qK!eyz#D=YJf*mzfMgk1tc`5AN-Mi92PN)Sup`5y{6R z;|Tp=^VjYFJwo`>G9};5hVLo7pXJI_Dr4L!YgLD1>4)$X&=1dLc>NOkm3~M00{W#& zzG=*t&<=jS@)wjN?v(pf`$#_jJx$$5(J9y>^!pw7?DY!fi}D|y*X{Zb>x)#MsD5t; zXW!@JPMNGuv(~ZY{g?2cabG0gqu@J}ixH|H{MXatn=kwa+iqVPcM6^!eU8Z;#>ei9 zKPe_3`OoM3i{L~0(y4JLzj#bOc3&jl%Sx}Y&wq^JKcA1tJ$$eCtWAR1zH~25qnq4vZsQ&nTjlO={!Cel2 z;`-RJ_@eupufVr4CSNAnzt4A&`Qq^>WsL_H>m7^Z+Bd6H+L+w7eY8-2cANmdX9ZtW z{lWVg-1h$s^Ccvp6TK=Oe5>QyZ&#;A@*Se~KQJY8MAm>|+y_SbZwKC$v*t0u7wF&M zzuqq2j`qf$wea0lCsUrd_IIhyk$f%bcP{vTACr&#=kxv0@YN5sW2Vk=?Wd@Ak^bZU zjrALNP0!&hSk})Sy}eW*N#6DkpHR&q5I;0!@s|RzIMGcL|>}Emw0^B{ra>6woXY7;q%+) zz-vtPjp$!@z-DW1HmZd1QT_G#U}qj*!k;@x*H4)*vc0rafAQS?HCGD0sQTN->wk7U z#C+V}ZAV|U{_4pX&?i=>vt}dnoS2 zW$J{;_8;J*5mp2r#s7A(^@IN|_56nzOnkM7kNMk>R&gheR2?JrYpH%B{=ar0CLj6F z=QHu2*Qf4J1m7ufCti*9Et9*I@fh*{wNGO5k^e5``TGB*OqxCcZyueB_wU;Hyu*wK zSl=CuD*l6+aVK^U>g(5^VIxPHMG9%(vXj7HEBHTg=T{>~WbtecdRV?P#r9==nfvm% z6X|-~@#tHI{`oaIo;xV`cs3{aPBH$Z_`CzLvwTzBi9d-QpP}CfE=q)cKLcN>&`fX2(42sHZy)gEs;DaP0W4tPI@vUfv(OSrc_t{#K5jeLI8eA+ugxM!KiP zop@@LeW`tBj?7BU9N{k8M(CRgeamC$OSOsgb^Up{;6u7x#hvg_kdNyR_%hRb4jRtG z<%srKHWGYq3cf)7p&TAxn&m_L+(CU`aoh<*WApVGG#rJc{9+xfY#jLP^#<;Lq(7l}B&RVqHRzViHo_3JSxD>WsG59>OwJ;}u|{hj2a`Xl*rn6F*= zQ|Moj9(;D(3FoTQBKbbE{!7ms!IPb!eu)3C{V@g~`A_n>@&6a#yF=;J*>MS<9fOa2 zL0g195&vJa@AqJP2K+~5^z4~WxmCNy-h9MI+zIjO$8qjA&M)*c-V5*{{=fE1lOxoB zAoTbU{|CQ~c!lxQ4(OWlR-9fItS^F(Vh3#z`XTO6{i%(Bqj5%1}Ss15de6@3Koc>L4y^Q1K$RSv4OU)cUGAkG_ z%Qiw^yYLfjU(_FI-!;s~;&ZR$u=T65ec-bTlhOLoY*O&;w)SiSANut2>2Ylr2FG(AUl0Gi z=CZ%}C-~%gQn3C=zGlN$Pvc|M-ST|qOLpswX&>EZcIT}}==xk4-h;LJYhh2xN9|wo zeQN!Oxk?%O)?MevwH>L>2=q5DU-wXZmLvYJmg`9Y|IyN<>%Vek^s9Ru{pmCCANcUT zlyk!M>)toaf8~h(tB)1`LFn-z2BJOi^{KKP@a4p{?HcUAJ^ytN^a>`DE% zJh>Wwk@$bXXWe8Z>f_9Yy_Vmw^7J41K}QQ{v+O8LU4(Uyo2e#Q)Xz#^9s+ zBl!>$iI4i5GV}#IJ2PLTKRG_4{)`-$9yVSqNBm!%EBFHS=TbnPe()>vfp-VyT00Bl z;+Cir#+%$YkLH6e-@u;Xe2D+6?OJna{|!Qq&&K~c)TPS`z_%kV4%gS(MDTg`95%!y zjA$Q-|En{EezLxj|0JJ{zx6kxePEuu^W(ULc!{-`86)DHHNop0zCC+|@?rkJ+R#Pw z!JZL(sFS20U2oWqxpAN3IA=vLKKXoJ1&ydLnE$`}i6M-rpYF{N7yxka^fNKZ0zk!b6=kZh-#yaU$aZYA%JjME^q^F`b zq>!<&Nqu)B{=Zt`{w~JHuD)WtxKkPXQvX(tK49n5ajH+Sf8+TS^Cb@(Vi+U%5dUA@ zbPPT*zS(KwKlg9t=zDg)$b6CYRq!SE4&g)mf7Mo?P=AVeyc2DL>kq~^<>20VU7W)6 zUd}P4we?-{^$Oub{D1YiW9a9`N3{3y53plgx-$Vg`na84u=m7{b%&jpbL^ateHM1i zMYa!hOYxr{-TJ%Jj6d4d{V)2vzbbvj6VB0(gZ;VGw`YjHnE$`J_!#<%{%$A6sIGm9 zd)JSgqmLZRzCA+tF#mt`A;IUaue$YhKt_hA-*wE#ALN56fHGHikN zf%yMwzU8Y#``ByOt5VWOq$cyd7{gOXqz_Na${dz8Bz4HJ5o5gmVW$}n(0EdpL*J{< zbdHV-wikc=8akfbc^~-E)?WV*fd*?^N--SHwv}LAJl)Y<;VDo#zq-uIN#KUj=#9S7|5MDiV)FXJPH2m+;YMG zuD^#2OG(WdI&8#{0lvQ%T0Zno)OV!scfMH_w72hX6Rd)K{{UZ_<)iy<4p@IPUvm10 z3I6}|0;JsY%(tEP`mLF5Q(uXFGNF9${6v6B2YiqO53VqS{mt+1={u25O^pCp+V5dHE5BATEjPLT((|d=t zH^ztM&%xf$I^W>&KQaBB+%rV)FQB(AEZ^7V+S}?KYVVH?FUEQiCw4_rT|49FaSJHG}G%^El+)6`41eqk+w`fFN$FUMFerI+({L+E&s z+wUmD8rgn#;rjooX2DDEQRjN?^WuKULDvr(k>c8US9@E(5Qlf755M9*=j(Z)ae~*u zM&f=oT9%6FH+G!|-ra&XL|@|Md{*CGKVshai?E(TYaM;|J6}%^t~ausJzidNl%OSVUFvSYiGeL?cDZ% zJl=#j^wYbK4)iMK^`xLEz1+TPoTRcD_u7J-^ zh?@sq+t<=BZIYBhrVBNY5OT zl`-sk5{8ZXkDchJcD2La5&Jp#{u=gTr2k;f`7S@HUbnqN=sh32Zs9;YK1-cO{H*uK zLA|qjMCg6L(gly0(ni>OxU2V&)Rgp5>?-EHMer^F@0}(uecrrF_&J)ldjv1?7Th6t z-MHxSrlk*d<0k2Qz2HS$-t}w2d!yo>zg6`b@xQWDFhoAt#XguVK; z2)qk@-f{1_y#DxR*Yl7+%IZb+-CZ9Tk$UZ@)RCFAz|L|n_T=hQ&?oJB#+RFoKc&$( z)`$BCQ*V=#d+>-V!j7nS1>Eb{^MibLe%TfeTC{rTQ&)iR1;N)=@E!E)3-M7;7{Rw0 ze3({^qF<3I)jcTe}IqdBi74zy$!xDbhdkb zfUlS3YxMcnVT`+LtI0#3H{B-qTI%;O)+^{}@`maM-KqWWnvETOKn0B*mSSIpy$JhG z><#!G{e1<-j1`@+W32wXy=ToY)xV#DedAxoA4lka1K4!x*hpFJue1Mqp!&zxTWLH# zEPZ5;p?o6d|9UrK|J&c-*f-MN6>Xq@J0mYt|4Z23@h^|{`J2~5XEAPS-(9o|{6XcZ zN~PaDAIDc*xqf@8I1T^Juz5rI`dGdp9$)-Ruz!X2bv_9%d7y7xZ-@`^b~~N}`II~U z74@m&r}$6HV7DA0?ekL0cbUi6?hyP}Ve16tJZZ2xk&Yf;cl_VSa(TbQhV(y+iVMLf z*9+bCt?Q>x%9}7^!mT8S{P`1)Fa8;x7|$`mt%@;%6*D2w*qyl zf=4hW--(lKxoMvHPSVIRBa;UW&KfviWNPAtiFTGt-|Xc#{4YVpHz0=p6XTuh3Y5-4 z+u4n^kDDi{->LYTgR))9sZ+JLv;r~Ongo9Hvy}uao32a}Chg|*N`5ww?>j0f_ z!fM<9Ek!wBPD)A|mUvzw{?#z5Ya;&6&>M$Yi4nh^b!B3A{QC36q;&7h%W;bN*30DU zIST*9F#J}pifffVV}{b>G49{}8tZjplwQE+*t*7g9f;7&u1c_2w*N~zeZ5Xc-%}y_ zf`mJbUTwWG5&kUFt7leTSNwm(UElEkRE0l|;GZK&^p6rg38U&BS;-T}O_?$ww+H@K z^7BM%U^i=z#LE-Mo_wOr(^|n;9{6qqdnN7}R^p!DLW#d^!Cr}bg_XG1w@~75Td-H+ z-eD!~{VkOE+ZODV_>!;^U-B)K_}dojmAFq>iTivDB|fI$Kuf=rJ2JO_uEF} zJ^Hn`+oB&!R;LI1v9~ejo^z(#PoZCJ3hT$B`|0HeRs8Y>&KJM@L6hJ8JU!ivYrep^ z{fqZj_EVFrTLR>f2wj9C{9f-muk`iMu++ou$sAuZZ{VIN)upf1WV`^RzB_CeFP| zje899G;AneoN906?LL)$!SfE5K;9#q#s_Zrz*9C%`Rq_5eafV~%)6&eNSSa8=TETt zd8G*X3*5YX#M*_Uj?#Q>`Mnos^uDxD*0{VGSvTiSnlkyq+sDnwn=t+2f8#j`m-p(^ ztLLvg{dQ~Uhq-u867<78&7OXCKDYa9-yO-OPvewnei1(4Vdf z*v-seBcIH{y$s(?3VZ=^^fAmnk?G@?ZDH2zEVSW^ZHVJIabm`+t1%E|L9}z zAB6wE9C|Zx(pg;JUbQ+G2)@N;9SiF|@#WXY;9JQ&dfRY5+K)hcrS-Re8GDbI@XI?U z%*f;On3wu+(iQ9Zo}SN{btcTy;>&Mf-V-SU_w#PQw1Guv`%EtW!u_)Bmq^dU!>3Q0 zinYqSjh?(_OuD`y_+G<&a2x9NeV7j>fNuuogTz;ielXtl<2x;1iluT7h&-460E@Dh z_M#BPn_2g=aUpfexSMk)*tw3ysa#+9KONoQ;n#upXBs(l-Vuy6X4-tT4tz2{zfJGq zD`Y~RJP+&3FRsVFSLx-r*0g*DJtqk})^b;LGI_qsPtT8=Rl7D7O5faB#qUDf9XHgj zbGz~9Q{Y>HCjv)1A9qOr{~UNB@GihnWyW<5;9mlN33w84*l1jv0FLMIoP8y5tR3${ z+s*#K;=-?ccx4*#xl6zzt`LSxJ{|>x2@VUTW4B%%0Ukto2aKycA zyyTe}UBB%)SGDUB54<1nWx!_!@UHmN;a9->1786=%i_|meMuth+Ln+02kg416YRRD zU!+~#`(4s!m==>G+s6-n?U*hl;w7^@{`yz))G4=2y7i9fm{Reksro{ag0W1Nx@}$2EwX(}1rAeqI0{0=y1*2Jp4OPY&SM0^bE3&nn(k zi0g@m0{AH4TYzT*F9MF2P_bUpzB%*@p7U7CNB;xYzxo`8eM=i6?fap-B*x~-oIY;K zj9Vs5=X~}$klsV~v9X;1?|0mHvgdB>&l(!}`)<(enH>51UW_^Sa%8c;Q$HsEuWS3U zy?Hp#{@0GqjPjdX-^ZA7I>xi{<>)7}uCU{D7r)nxb1|NcFGoKSh2N)~otO`dK5WVp zh0g(wYY(H3#K3gkSFXP?582x*ATQAVU=O|LQRS5U zfzONIut?a$*h}wu4Y(;+{D#FLIAS}-iSd=g@htQ{A^18T$HiA>0>^bv&)%;5jXchZ zuf#RF%Bw=~Ej%uYuf*8Da!d%0vBVj;GWK>U@EaMAXMei#%kfapyHLJd;Akf|y@1(f z(BBQLKRs_da-;rpIrX3Kg!_B&vHTsYA2o5RG67;S_O1M$p)`IJ^AhVvJ`ZE4J^RIZ zGVZy0zKv_Mqg4F=q3!MY9C}X0?3?s-@lP4odp-sJCGgAujy%Xud37bIZo16k!SRzT z4>I`tFL6Gu58w3TNO_PEzwK+^oHu@@Ffxg3XO(uok7uz*Zq&{`qIQN#W08pK%4lb< zrQG(zcKXm4eqegWPacsKRa2>g8DW~>rl)Hejj^9#3vgY)+b z!F!td+@5tP-|7$?ZI|X-doV|+tO&u;c4CCT76Zz-k7BbzaoyKf6;sJUz`%elV3E_YL>w9tjTRV=@-avR%*oW`h2V->d(yPsw3locH@$ z$o#eVy#eD&)Qgfs{F|=4-NP1rpPuLK+MDt{h#hNtw8ipEJ!I9}H6rgk8JF^vuETu| zb$`N+^`tuZrS3!IX^)*^8tpXZq4CVa*fHPQyB+%hru~mUj=FxI1iyU3;&c^8gq~kq ze6ecxmKh)DD)eJfc!6@Zo6_hiwA(0r3Gh>_{4+xErNFrdK)v`;2)+#bt89Lp7bSlM z@FI(2EER>XH2nc$wyt_W;IiJ?d4EZgNKN_WdX8K<}xF+^Ajepmx0^+`bh5_zi#|?Hcwe zDe%R)?Gx__(^dY@6qii9#+VM9hF#t5$>pM5bG~-KF+QLzmS5`82I~bu%>K5S`#W7Z z3FS!^cCmgzA4u&^S1txVI0Qe5+nuf~0Desfek!*+T?x}wq3;jYd$dJrce-*Z@aZA= z8Qku4vYey{2o z?stllQGP#myQ&%qaecAhWT;~KkI%aj=UpPs3u#wX=h%APjB{TQ`nmr5x$!UjsHc-Ok-( z`K2E9tp0UZgl&Ieei>%!b=4V=xlh=|wd-_KuMtah)jJ{hou*z_QT2O21i#1BYxrMR zeH4PDt`A0?z}Qk(|2PCkjG^%*#+JJJtPmW1G>tDYw$#<D9v_0gVB1|X@ca<`CEM->1D_j$ud?m#8sPH;F73OKb)fg&MsC!u z{s#MQJrr(VFJ4Le+I9u|Y(40UbK6HXVp7#^@q2@bS6j_EPs6V6wmez1E6!Jgyrl+? z<(KNORlDrH&~>0VFRWdyvHi_3oI79G#cfx0w%tt!z90nOXWQMKz;R(9s=s^3wmV$^ zs(vK|f8Vyd*}z{5!9P;Y=Kp0KboCn{_$R>8&tlWn>q79)fN!!m{Ogr(e~kJs>O(cp zgy6qI&hLLvd)r0r?d$OR;Ki}%`hfRw>uU7v)iMsr>q@r&r1L5haURCzv_<*Z_0Jco z-J7QW)YWLKo_-du{()+@9^*S~@oy$DemZ?YKThj~y82AhuVIX=t1+G!y-Rh8z|q%H zzlJfUu0~%Ug`=;dehp(xU5)E{9xmh&pj}mWpmv49ko}ea2i@qeH`}wS6@p{TM{x!*M%SQ@c=mMj!$;%~#28(3SqKgv zkv|Y)bj_6^IDACqLyXZi148f{xO}?$8q^oeA)@%RY(M=1WFU@uxb*iFwvpaC(YHUR z&~B=)gukn2g!>!qCbqw0v{%BeKJsmWT#~4pnV;&ua&$aPp4e-xG@Oif1tpol=2tMETyZhiL)G1HCwDaSvgWlTT z=;D1+ySkU!Rf=zCS~n5nK)PO^F=5KBdDcf>yCFN??Md?68P0Q=deF* z&OJtZ($!f1sBRYLeU6u9+naB^{%L`YFYmw(U4I*j){JG=7V;P|4eJ_C;NeiXirO*-@&rw~y@{CVHBGmPnU&5#fr@t@im z#&o*o+7SE`)6Oua(>0?)aK!)Z3i;;)A0u$lj%wPn4!Q>MF=E5IKvgB|`@rEy`?~*k zHY6zrIIf@5dIQFWy5_eb zINCJF%VC&TV4N2vA2F2USoPf zOdd}T{eCxgGp2|h2iv$_e;w-UIKdZeCvJTlW9lpFrLK8H*u%x|HT4zsGJb1A2!5Zb zuZT7AZ(xoVRbS?q`ifW+|Hk?d9M}JGy@dM0_&3mZdikY4{>*ylEqT5^oFaexlKe3< zrayufj;Uyh$#eDeiV(LHo{`fck8GGxh1xU}yfgKz1^ zNB@KDOMgoBdcFXHCES|4|*p4WT>oAfrtiL!4#u8CFwr~Mx|7wv_vCD8gz z za8ov2`&kJ7W8h!e{9lCNxc?9Jhw6#myI-l_{@Kdz9w z+YiN;o+WXFLdpX{Wpf*lS98_K3IFX{XNDwjIPnveQwU7 z&#?MHF{lCk9vfr6UW-? zal2?E?z25j>6am61?ts;w~&8_(%pX*$c?W@Q6DLW;`+6&qj4+N^WVJ;+#eu6{=4yV z24n>LuV^v<_AhRIL?6;Femm|Jpt`kDsrx=beT#pkhlk&ahXfv0@x|G|rvgvLeIgQ{ z%($+d415OgGXnTji%$i9mr}Do4B#^?jwOcL$AGW3xU7#4u$sEq4Pvg=6xV2dqPXE$ z_0gZ?AYVj1y3`dUen;O>`*4ik;p^Jp8O)VKzN`Hwb~As7Io{#>1}cTzkod~&8~296 z-efCXi&#E;biiJZS^P2JPbu}QPXhQ87JmXb=KsHXFn~X0@uz@q1J3tJ34i|$^dw$FPHO6i37AwB; zc^g3ex;Zndz1#R#`@dY@b?vPA)z6}O1UdTuPgX~*K z_Qisu{WW5IZ|obW@3HJl@zsnzBmb9y-$TZST+h)r)pan$G41;{$1jRgx}gj7`)xpf ztp6i^>DnIyM;{)Af5!1k*PaFZst_FW*C#MX#HQTjKy z=jh^GKF|N4{^XC;pG*t4uXjDxw^&3!fbp)odA}#4oSofY{eFhV8FkRH?)wJw&i@mB zTP)6x72lTQJQ0^-`J>K(Jw~uRU5EZVXs^0+@a|yzj!oD7It2fjau$DS@cQNu`~t|2 zw>ZWVQSvVaeul-r3Bh}T|7L^ljSImq1^*6%*I~X9CI1TGCNAhY*x$pYzppm=i$lh% zbu?eD8yfC!w5MPTi9H`UCG{tY{uycirofc=zQ**K6t!@9Ji|CzilxcRYe zj`pN$zXqP5)Gu$rzdt2@D{zdDQIB*z>Twi48Tbg`=KxO>xU~O0hTlxfIBh;4v+g>w z|Fz-vPoFUWZ~3}&!l2x7x8em{J&-G^p6@?~-7_KjsenDFa(&lz82i_we~QxQ*UEX= zwuc7vBbdI^c*wWc?|{!T`ZSCdxYQSM1DoD_kdOWc>3b&Wo8KyZdm`s?={pCa-wNpa z2b6a{7eP0S73FpP{|xMbb#QFDAv*+r*2cSSu-AH}rs4VgY!9ig&A+(;QshSZ{)F`X zYpe9_g}le5?^6(67tr^48-L3&KBw|_4EPW0{|}$Uh1B&ADK&K+{#7UayAk;57GEN8 zsc(hBH<$6z|A4-=3rSy0B<-&e@i|bRX{vf$`o5(SUi}#QqP=_VcMHmU9+T<%rJ}s9 zfA@0#sq3zQ{}At{e4wz>CF*k%_n*|y==x~_m->EcpaZ=CmMv$u?`exG)W1h9|Hc>w7XY|dc zAI3auAJ$%@^iQGF3kKDBOtk$-6Y9@%O5MI4;{3tZuMCtn=#}QqJdEVYl zz-gX?P0r)$v7UiVZ$`fwv5~%sr0@N$()W1cVod)&#Boj6Z9#drit@Vp;{Jcc5nZLawxsNmO>*F#rZowQ~ zH+-&C?lKy;tlH((*Y(hsh^T!cE>3Qyae%-#0k`w?z3`uhOMTxq`8N;eqyItr#*w~n zv`XLbxOlAoQrxHJ`fn@BJI<76?{7qTT^#rSV;-mLE`YvQ1HVz78=)`mgU38h*If*J zsKBMZ|FZh__f_Q-^sW3Y>08q(eL4QMHont&U*WxdeK6?3=J{_w%8PJR*9+yv{5DD- z{Qn>GN?ms;@QKkl=9)AwqB)V?_c7z>-{F6u@7~jxQg80gNB@KL{W0nLMXU5Z?s)jk zrAAqyFJchI8%^&YXedK@+t9eyudj$f6mN7r=3)&PpGM({z@G&^5qPD*rM_fG-xf)c0-HQ*T0l9I=sqA18fV6aUjPk3SxU z_?O~8#&1{y&k+THg12UKN~Rre`JbZ z?s1uTzPRYm8`>iO)wqYcQ0Wh|@!Xb|?08W4yW#tsUvFCB%i$F1|0~kJRpWtFj*rKh z|4V(XehmpmzXtS24H&Ovrv>!u%-5B4t*MhLYdu|8^5azl;y>;ypnD4RKE#`>F*d){ z&&K~v1tI#;b4D6k6aO<)k2@ZHA?^op^+o*U>qMWSyd6b(UHo!;od_o1cYX+d71{&V zLh62}^u$Cw4`K%N#U{sh4MSK@y=eg-{SWvv`%BWdHSsqy^|<5F5pTNUjc2jeOzX9#(f=TQ>AFJ$ZsxGR z9;-fw$0M^Y-GKY-8n*kQW5u5a{4bB@XPAfS_b?6``}2VR%79~jhP6Qb-s>TF1#ryI zFz?Xsy(Ms|Zxfe8Z|d)thf~nEp@j5(FH&Fk|0Bt{6UI#!7txUE=)n_G&k~m^-RsW{ zSR-gS;LDGxZ>5b#(03nt)*IFY^!*tA%VIft->1O;O7T|I=TFW046Z5Z=3n4G&b_og z16=64&oTKoQHLWp()WGnyRTi#`cg2$7E9lKogn5!bB;L=>kX0jW%7NKSVQ9RBx0}L z_c_Y@K%~B~0moO|^Pn3MU#~9<;2lgn!#xkW5%J8!rM^Gqa_CLy-y=5YyDy&fJ*Q=T zDHvgksc#>M5%OdC7crOaBcyvUbR*)cS6uvDg9Jl>r4CyS! zJQAC3ya@PQyvK@gsqd8r--Pj6#76p_OZpCISzlW>V(Oa-F@t>RG4<_<^1jUH=|h9d zbIf_+^?BcL^fwsZ;JT7-yana`G2KTa{C5lRfxywe8*dB2Zv&3CCS3E^jZ*|J{d+f; zLvL#9mxoiN?>N%;S1s#H!3bMSeepk*ea7zgycqgULA=3u5ZC;5<6Kc**S~YkdJon{ zb>qAcd>-`0dJon{b>n=2OMM^ZBIu2W`RIR;zW0&7kGHHZ1tV-R^?dl=;F30&&?3Kv0dJm8myQ>5<` zr0;7j>1!@tAyZ6!OCjb>Uw%w|pF?>Ot8oomHx`QWy80FZKL8x-8;wOFcoFO|3OHhT zW3j-czPq>_dSioM9!`+^mA$Pn3`{>42 z#DBzmj(3P_x)I~eVZABdt@+rs2Vx+{f6T4*yWdl4=;x%5z-|0TT-EQME^tx)MjQV( zqW(o}D1Rfx|Hc;Me`azE@vsqfq%p~t9#y|=d%+lm<3HlOeisWCQTm*Z_Vjm{v?uBu z;@QwAD837QDgM6d4|jxRr^e{KB7y)L>b4ds27;=j}eGQTwI%-`HaOHy5vvIi|j)5YvkIk1-0z zf82Ybn=l^r%IoTD<3H~8&`onga2x+|uZM1$Cvd5+8~^hov{j1qrTE|2V*EE3ua2cJ zVtHc=@t^xNwDTs~F%D=#yl;Y?nm!1W>pS@B#XB4SaqV0;VLSzUBmRs21M#2Z`{%&h z15XdcL&Sfq5AfOm6?4d`G(JFnVeck8|KFGwP=xGF@w}!~v5IakQ0nS0BK3ie91k(q)y+2ne}UdB=-UG^lH(!bjBdVJ;8I^V{!jGF!zt+7 zMDf3=#rU6=*+M+zF=8v?KVmk=L(Fw`Gy2OYeK7xj%wE54-o!YrHwb+%vhfh{@||S- zr+_Rg$~#!~jL--3 zf0_?tF07mCL+}jXBY;yp#K7CjFa7Jrf5gj(jr>dTzbUI_eOri!+$Xdm{v&4dd>C_K z-Sn;~uk9}pBYFOZepNUBBm_tNr})-rU{5tR2#y5CE*&!ls+f(9J&- z<#qjAXy&UlSEUX5M#L+`FmC@C3+tTGct*(@bybvq-T0r#BK!~1m*Rg@i}62`FP5Z7b zMQo%m$6s8WwLq+Sduj{us5t?$%)Ff?#jMZon)-~fxz3p>%IoTT1p1;rV{EQ-W<}$u z<6NInPjpVcz=gier*aYW#soh4AEfX9!N1MlZ&}|K=4Z|4K};uKbS!<*=D0r7*qk=c zKUQDVaqgcnHrF|eLhzpeNB@kmu+CX5aH;QwELzj^|06c&+f47ZYVOgpzA@ubE8lD7 z>T@>Ai~bp7bDdKl%Io5NP5(?|bK0Wp(U1FQ-DKw?z@z%-=4&{sE;`6Z|053X3A~E* z#m%JlSAIUh$M(5~=B-5OnOT|1?5~Lb$F@?>{pNaNGyKtv`s;2-55~7cc=g^~cGT6k zzqvk!>rVQe&d_%du8(2!@L#}QsOuP4>gFX%4eEyV7m42l9P2L_$LVJDpHcYDz}Evm zANcwZ{1&s`(TM(~`6I?pWBIcF+(Ex6T~x+L{{!~Cj@t`5ANy;#J<~G(V|y+|`Cjs= zqwJXv9BmHI_2PFNz57EPHGaeQ=AE!@5}w;of;9Oh1v}(b-|EZzPg9=1Zo_;B<6vyM z8U1SN|D*0r;Iu01{{L&3nd=OTiVBK?GKvc>?1VuUUe{Uf`#yrN-;=NZtLruA zK4;G7`mWc$oO8ArW(gDNc{k&wU$Q@k{rMl)gAX+=O!0&Iy%c#4lxNZPyD@K$<9e?# zgJnNk66gK@GTvewV%Jh%4>~;uU+VG;V-x%FZ;cuF*Zl9?ef+d&M0zgQbNoYkjyXlj z$CnS2p4H|5=kz2^KK@%QTKOH6C*E9${Q0oU-;AZ~$G=b56PBM}xctr7#eTdY1^<TCO7gZ+L$_%>3t0=nHeo*KfW2Uw}6x@MQUTUwPZt7CRZyFaE6FDE@pd z_NUBmZt?Yv|Gu17IG*VL>{s&p+C;nN{Mt9)ufO+x`xSOIChQ9R%KK|r=ae~6yRJ!b zS1*M47R~4OeiF$Bq5e;m%Q!>T>m|JAQjf2{Ru6T(vY9q18d*vKy4`zz&B<_;uW za13?@FZT;^%B<86Qa9N3JfHfx@8P#3-p;iL?3J))#aWl->?-k4P8}I*rV7m@Mc+e= zYl2UH|A6=JS7A3f7V(Mxm3Y%QCc3zv=--j_JwE3BKa#JWHKyl&%4^a;>?!1ZjlnAV zA#0yc!DlhIw?bvub@0lgpUYZWTZgZ2pMqb{UYp-}ocXbcKIz|E9sZiu6ngD`#J^XH zf4^~f|N0u?u>O4sc8U7@6a6dkzRThFu;ux8A$x0va7^Z)K3%hvgSO-^bh+0`+DJKh zDPhaM`7)|^cz+`K->w}>`RRmzAIZu8k81w6YcB>rGX;M_^S@m?68xMLoH9ZFv1_m4 z_y_p6bMg;)O5XRmmc1EkKT6=q^re4Fu&=Jmae}1pcO-q^IDGp0n(46Vy9svmC&G}Q zzO>Uj*nggpkG@yc%$YZ-M&jnBuWt{fObn;qAlS9kGkNyE%UYt#BX+%%k6i!!h5S!_ zE%fWFQt%JFf9dP5qps{Z)?~K}_+0(_Jov>aI6g-|yY^l1?xuk!-j&?r`i3;t|8Yv>`7pod`aSa7=U{Vg$R*6jS5BKg#obfBpOoMCb{2=~lVo9i z!rlhmH^81jdo}aud3N{k`Sl;jy##!)&#y_l2VnOPW1XTa<|WphDR!4dw^YAv-fmYM z)%Iw9O)?k3*->3FJX1EhXJ+{Ds-Br%(fwU=ziN2d=*;k{;f{4=4`oWr&qs*8JfUxx z4=7W#Z+7im@JtF$nI1b=dD`06DL7?X>PO11U3U%m(b@H{_(N58gk=Kj@_L?*S(r@^Ew#`Lqpo-76_LI*n-K^Uq&W@TZNr zWVy#bNWq`=`aJ~yx4=)&(GQ(fzemB}PQlSx^%EW6O~KK5L@%Ge7N+2@qMz$u1TQX2 z!GG=bllJo;;LUUNLub{G{@%KeQgC!u{azt`E>6MG8UNXJPa9i1Jq5?7_|L9;7JPOJ zj!!jzy#@cHjOq3e`Vpe~3!PQJx51B1!O>as|83yMr{L>-{{JTOOH=SoKL6hVPIHte zf1962`K_@l{|mfN_B;x6D>_ff9FAStKLu~_^AQ`sN2cJ7#?41;F&f~XH6Otog_}>< zYl3IV>s`b71YdtM$Kb|~?0$NdwC=i4%ID7)g#KepspE2)%aCyHmtIK9RKCv z9ew|v^0WRD@Xt&BP3YIj_wOk`>n~5i&onZ=wQI?r>oY0%InI9ao?TxC-Yds`d?NOf z_w4$iDL6h6`^kH@wp9v_PsDy18%oIIk59z@^&LL}$0t%gNE^F;k}+p3$k7j-Rli=~ zSEbNVgcIq7qWOCQEw z_UeyQ@XKBLF!r)n*QVg4nc825{OgVBygkQ$e4_Rb1^-G4j!(pX>Mpzft0_1>5&Idt z*lQ>wdHnH-*e_!j33)g^QT-+vTU!MFZIfO8&{_4n3Y_`NJRF@>ziYt9rQqmHKVJIq zwsw39elz~%xihaT~Z>)3fUzO2NMgP97oH^^d0DcksUNQHtwN9{;=C zID+wlUH^S!&fF&Bh=lxm9L^Xcc=j!0PFt>u)pm7f%~=N~Jj}i~a%C->&~A z__HbaL#n@Be+T&UDLCW*A57qVMgKJRCHnKH^fN89_%r_Jee(8$wcx8$@Tb8SfKz|J z^kEAAEI89MYu-UVdE^v*Uthxh=fUp*e-HeU6#OOdN5NNvU!H=$0{&BVz5O|3!&CIV zDGC0sg8TUe8Di$)zXt!KqyGi@GY@|Ye2wS--^P^glyP2y|J&fMZL&XqFa>`X{D7x_ zBnAJADY(DA$2)+(l~X@_0Pgee&(BH0dH>)2eLa1*6#OIbD;@swO7ItR_^$`2j1uh2 zZ>Qj!z;E{WyD2#B|NZ~;_@&@K&Z&QB|L@=G@h>KD(sO%94#rFb`-g*ij(!S%oV{MN zo_@mp-j6RYNbvFPd@Yn(&(Mz6(qHZPbap)>b&u9Fw4=4uV|jRqZ>P=&Cmr%|+AhX< zc3qXRzrZCce7YZ}d;tE<6nwVVZvr^B zoV++kKXg|8CWBLt=Hck9`b`C=zRAPUnQ@+7_bUEj&L)BDcU7LbU2>HM`L>FDSEcw_ z|6LW26`nakaa;Qs&ntgyy2^h|)F0rs_I6Wv=8Ya-mVz$=U+nSaDL5GUBY2i}w)VLc z{BG?3&;)Omg0D!yml$*L)h77$D)5(6@cWFZngLEbTDvj@U&?o{PT)Had%!U{#=}UT0ZVZ#(OC^KEZxl zyM$wP3cf<^x3!ef4X>r(_yqfHEp~3~n}V;zenw{OZLk|UD;{Lo_nImEHTyCMc0(&; zF6(d3l7Axm-!z49$_>F=r{Jr=b>s=&CIx@T+y5Lo?n%M%iQ2yce18hQ8v7~tDxaS` z{XWG01s*R-!PjW|+uDcm&jiJJpV{)*KFOO(?tU&EF8lElcrErVa{T9@%ebB9O!+VJ z&t~v@J&rDUcpdl?9$%A!@ACe65C64G!S{IotOoCpg6~)V*jnp|eUHDKg7q?H{hQ<`bzBQ zTQ=_s{Q||QZI-ud^6kflQEva%3vIv`f_IT|LIST=|Jn`sal_` zx^vu~f{({Pr9wgeB7O4cCxB~<22T3q;giApd-@3}_*C!T0mxsHg5z_^pX5!u;l30c zpR0d|fiF$L@wxgJKW?D>+^avuN1;Ph)0Z=HhQ?fp9) z{a2*m_+0%v8+>I7j?dMmnVNI_ay(~#|_I<@Q1yBiE|BU1-<0o(#U_0dH*iN z0z%c*ntx*)pDTa(Y^HpVdWd-nLPWpZ1kau;caZ-f_;v6nL^w23|B<)shL=K`mYwedkT(E)qk78d#B*cI;#K3dlK^WWB=c?!yT52ckuor@1^3U&`)z% zDt?;tAAYi%mm|L*$A9=#?Qezt{fw!k915SvfA~b~C-2ye15$8&BKDJa?8d<*;5w;Ny(Bw4=vsQt}j~Odlub|KN|7zZmGe|T>N78@b z&>a0ggnkO;hy1azR`C*v9NE7{>Fq}1ZQRVh{AoG#A3J*b#&%8yA*eI5S8uLL`9x-l31nsqipq~9*^Gvp39bwwV&2fVMxYf|w2 z-v965UpQa%v+VXk(nS4_pEsdL9$p0hVV-{_cpF&j13ehjgADu-%@`jy@|MPI#|7Xb8VYqM%^D~42pC@j{ew${&rJuaMC9a$0qc*=xM*Z44kiQW!aBS=x;amGj<6;9*#}uZ#NA9 zr+&!8`3@}l+f9QxCiDEpx*Yv^|1a;aw!9}=!};H4ex1*q}qJpFj+ryA3TzCac} z+2fPJr=ttcVP)Y{Jw6q@hJ83MLOcCGK$n{iMXk_TBCD zr*CUFErKimJiy#8yTZw>t`IXE_{{^YUEZBlS-QvGYe z+vVe8lj@J2n>(c7MPC0p@X{2#1pV2&9tQNw%Kw{NdHwf5-x>OQv;8kNss8)H&rQLx zN%TigySaM`j!mLJzPFour{Eo&{`lT*?wf*_nqt;8qkw){{@;9>(;q$U<^j;(kb`5B z=#TI1=D{gAHmUyYz=x&a*rfWS=jO^3ytmiC6ns<)&h!75{Vq~p^vm{tKd*mh=&PZx z&hbAsss87Jk4wR^N%ijzK0XDNgC$CIv@l)ek*3&riW8c>P9!FG#^Bo8ocs2m}7h&L2~~{?*VgguYh}j!mln zIPhCiaBNcj$AjOVf@72FkDi+srQq|u{*%EMr{LJ6{+({@H5ienA3Cdkv%!l}aCBDv zYD_VGr+j*JR{iLIoWCUnU*z>$!1%3S3Qqe!wpHj|#k2D-&;K{AkMWalk@rhJGoi`% z-!?BX#SfLm_({8De3HO<{=ca)fsd4ZfC+pl{iWk#yu*eZ{tttfB=DK^f0Oi&Y5&e{ znr&KU78-Npjncn+CYoQ8KA+6LGWTj{krqc*7`z8jrIs^E;gxF_+$8TE_UtirZseFu~7mMweaY((XyTR&mkaZWdkl=n{XY$bXw1 zj{bJ@YL5Mi$NcLe{&sUM{;Ms01&P zm$!5<Mo)j*fB7t;V*Y?E5gTt7#Yc7vI_~rKF#Zy18zn zOTe8%{kF7nxY{qev{O9h-#VhV5_iFP#mgf4HZeW6*)5%O=-VkS_E~HRp1H-0-JZ0s zgKBNtP>=dB_HA=YtbZv!H=6$>?d+Cwb%{0BpYgxoqCdLZE!`E5^=JGa(vvp9@*>4! z{be>hq?foQ5q(KRXXdkhZHiC5(3G70UFwl~>WWS5BPNLbPfOmU&LlYdMwybcerHa2 z+uNu30L9Ia=iHfJhT})6eTom(`$1QpY2Pvo`oGaX;L(nV|1eMg%ZUC&9_5MYD)D7@3=F+CtjPRuh#oc|0U4(H771l>OaoY|0AYCEjdP@_0LQa*=5^DYAcRf_^&J%g#KR6@1cK*Ir;Y{h~*2<(EeMvt}z{%vWw-*y-@yAu4kK$&6DzPPtf1T^#apz zV3JBbRDX> zUavd9Y1+o=D>~in-UBuG6|P5_&Kr~YM{K$q{ltHdaol3gx;H6b>O8?GaDI+sp*iaT z)2vgJ{z8L}$JeUtl4XOf7HPf&WhWvMy)>ZE=`b2sZI|1h@a3#Q~Ji_F@%|7p%yY>q06{Ie>7%k^vKoP9}LWQu-5 zU&ryLId@7De@}6jKC8KY*>tH+>L>TaKa#&cE&KX z|1sC^nJ(W-(#yS&zLx9NrrV`Sdbt2_C=UTk*sl7M#0 z$EMqoB>gVMoqyzdmFf0&(m#7*d}|Tcb*B5VNnB)#e}8F;H_taE-+0e-r+$q5qiO2& zbMk9V_hkK{JOy9m^Vdq#{r7SDI~tdMC1?E-S-VV+Bh68h!t~$D+q9a#V1ggEF)h!V zY|ODe_)O*9^1KT06*)NX?`fj%_26#k%Z+JsVGiDo@yS(6-=cd@V@?W~ zpQXl$s{ZuWcYjRuWrHqpQL`h!Cz7RONP@%=HY$8pYiyr z6db)}e6@8LM+a~kr!4;HE#tGTl^mrhIPJfT@3xNOz!!P+!@Paf;P@gBuk`ZAf#YLo z+_L14^76-nqiY^s?d4AZN7p=joR>ct99{G9@m~H^aCDW%F-!ggFMm2Xy5`}esoFmq z99{G9sa}2!IJ)NH)4lxp;OHuiYnJ@kUj71bbj`zSy!?gW=$ePm_wsK6N7p=jftSA& z99^Yx&XT{-%YPUgUGwl;y!^+&(KQdh-OFDFj;?w5BKo23`5_~rz=A z`(*ihSp63~^i%A^*U~uvzq`rzueUy?{tF&r-DWGk&cm0f|AL2p4!$r2U#|WO9-{8t zik^A&&zWZPW#QVGk|j@pKdkzN@`Hzd0#3eD{Kwh&(rW6>lN5`8S~3c&Dhsv`~D&zdZi336@rxVE7}%v! zCa1s@@u0NgQ=2^grU{}sn7|bBNV(#p=(nN2-MT74&wBC4p8pWmofLm3fwwS)zw`Qg z+k?sMpMGeli_>B+7T7wSUs2lCCYZ#W$wRF1Z~fSq7Q9C<3;)mrlP`$*x1b!!f8sx- z=M25w`XLATuLbi-&@YVek4-RTM1r1rC=0Lk^dIv~UMuJ)&AhX;z3)t zDB{olzhQ3v$<~ce!FR#`_p$uu-&6VbLEo~qF~tX7S4_rN#Ru3&vu(dA`Ox)`1-Etk z6)!Hi%(SFqRD7U+L7%p6d|&)J@6_7X-QnY1Jo#r?M{`sG{2g8t(VH^bm~9=*vLll8 zC5nrDQ#Q<)fsdFc_Br{E9-l}!^FC&FE%+ay^ zr#W2dOX1(zJhm;SSDPgU_L)At;osUU8t zrCk5OY@@1#zP-NpjEYHKbw>H%ms-UA`uw|o*ucsRd9-|frfNz})eSQzO`S8VYU;Er zYoz{m{NYI`9`ELd<$C+AZvIR0$M>TXYXH;_ri`L>K{Km0tdMM-{jW3Zf*hJx1VOdZh{Z$;2#LS zZ592aKNGJVIBA)OzvlXvlc`((OkRob6?AxZ(ziR2KFuD+UKhiQ=aiZi7*jCs?Su2D zy7SFXoWAJN_Gir9@XznA>Ux(mwWNW#AG&LOKiT%OS#zdztC%^d+l-0RW_E>?_tQB% z{MGli6~q4=X#c7541C;s?Dk|b!v|K3$PDBE)zph0OTBl=z>CYrj4G=fS$47Hv9ijG zGlMI}_Hb==KL5mf*tTtVwuQ2@&&8)C|5yEYmd}|pYffg^#F>+)Pnn}I{?+z*8@?e( z`b*nw>-w5tNSyw1Ps2I?<<1g!qzPnx%(d^W^}f@q5XBe^}ePL zY1`t@7n$Oh6Y0x64d?tWrhlDBiX!@cF+FK(>yY=A1U>g0{f!a5y~Q+d)ylDBWnlq`}+?pA^ zdQR^>e|~1_#OawCb7yy*z=ArEH^Gx?9Pd^-R1-?zUN(NA#l>*$-+ zQLz;75%~#xvd7U)Lec%;1WzxQj7Cf_^=cD5bS>94Is_?<_)nK8U>ECIepHpuObkI{`WmGR9*V~>Ep9W#l0O_h^AdFnJ$((=OLPbl(=YJ!@i?*t zuYQi{7eceh1fQoZBiOpwVOZS@QZ}|CB$scu#-TfcFr)T+TzQW~yXW!k#xzF3Tfa|5E`JGAsEb;We zi0N@>Y~Ov*JnZS0kg^S$#bW)Jdiuv=`p+fxf7s)9M0m;jN!-x|KfE@^e~{FFnWrBa z<80TB^;?d9FRTA;-7OlYq$276=NyjzZQboAsGMXkJvzXN@|2O~H#Nx#a`Ke#$#z&_tZ{(FZs z*$F-4M;~loO<(H&-0{(n(dA#r^wenDex%}w@lh)740Yp&obk_)%Ib{oZ+#-}{iOKD z&YkB?n_1JVXQt+?=oPv>&k_Yc8Sn0KZC_e;xl_%N_Cc~ndSt>ulO%_{3rhN(GHI@uXZ{0){{yg{m0;; z2YKi4W2UH=??3AN$sSifGIwIBL$z>nbsz1Ieca_a`xyO_^^K%6eE{G8+ddXW=m&0} zJ#a*`hu;|g?mMO5UDc&TW!c9E5ZBjNs^^BN{};DE(`pXe58QsLlM6rhp4+-irmA{) zub!3Cfbs75Vce(wJMM8)vhSxRIHEU4rLlXzXo40TN6cf+3|;nY@lN{;PED)Xvv4oR z?aDlOx{*B?jj>vLC(fLB)s&<>9S?1%K9%v{oWI-bx-8e9_aLh`N6Dv@S2uXd74xndK5J$yG?KR{_UHE5M#j&(7`|uw zld;s}eK}m8CP!#We%Uc<%FM}CV`FJr9$fmdE{#8>{xgFvB>k3|odaF{=kUiO+-~Pt z0LIum&rRaX6gM4PLd#yheP^1TolJ43&>qPXl3s#8UPGMaX4gu^4>Lcqg7R<)G_iGd z`|EN4{s42z)UQo#9$I+o`73`i^7p5Ichv=q2Yj&GeS49pU$gu7)UVRD|HOVhV{1aP z-7fwh(XMZQ%i~M*EI-B1CHg(v-}d;|WBeQD#He4i{at*)JF_1AVvJ99e$#&8_P==g z8)BSw`i21e)aZ`Jbm1+DcWFK$-JKSh<0PVYoi=$&*BO)Mb)7Q5X3CtI6Q|eAnl*iH*Q;jE>!Md(uADWe zi^lGHewUuzd-UycZO<212Go|bG(`M4sQejKUO^m&t~bj!?~a{csaS7ff6GH33zS#It~taSaK%!u+!Dk}zM z#+Hw+su;-xQ6{4<0B8Q>8QxX*>`5H0xZZ4vKKd=k3tT7KXCM9FexhGsw;v$g9A~?O zx@SjuLd=hti6m&hps7a$B=k|k$GB!_3^cEn}EnAiRLAf*4X z_taipyLat=s?a6#9q<1OX;h!xnNUzh`BTS5{CO5>$Cn~?jakczrSKE}O}!!@i~r>@ zjoLv!&L`aPiV-76OQNZqaS1t-xLy#kGiD$AvLiWhq0N#rHKx)0u_=->YG8HQu*&kW z<&{2%Nd9=Aj_^1BW^4m}#QL8byK9%RyO~>S-<+e32|Cbs>hRwQ9sZ4%YVVYUy*Fhu zFKFwZgH^vK?4_Rm$$O9M4;?1I&06^9+Ycp=Ip~l^%lp} z+qiB>$ou`LsE?^1LK?NJJ~Mn!rm}nls}tjra+sir>|*S^llDCfMK}BPsYBScvmmB% zb`2Xiww(3bifXYaGjR0iftM!b9gOAeWOv<8ZCPA|;@b~z*G_iagfzb199UgGjsf=I zOGgYGUQw1ASjjSrG88}VY?YALj{i%&GMwn-w3Yu3)voP4Noj&Bw)uR&jb&;K)XXt> z% zP~QlsO7R*~JwjhAKm~i+P4f-giSu?%d+7PblZoKMC8amtvZNj@}Qh{}RR7cd?Ii zv?*9@j&7bD_v~+tzQ5sk%#Vwct`$t~@8r$%y=s`Me&yg3(`FldnhFFGNofeLJ zB%dEj-=tsblt(a}euyuJ&aZ;@h(Pxm$78yPf*P~C_DES9M{l~|V>*%tg zN-p71HhP@DIk-pnvEgN}=yFIk<9WwA4Wrc8!cgsKj&8r8d(s)VW|Dn{}#J>nddlluw^j?cLh=6{tma&(W2 zM-2ANTm?t!>fAr>|WLLk|(@B zof#xgD04~SWuLy+gqMBYC92Mt)CVJ!61C*NsgruBP4U0VEdF=CaKU>sCb88>uF-nN zl-Y763}^O`38%z==X|*I|LbIFAe5F&}qDzL`I%N1yqX5?2uUM@t<{^dA98|M_!kX3d## zgDad`S%me^E@{hIYm&M{LUY+yK}goyyS^cJO!JaPU%xa&D(ZTX)MLB;m*Y10oUd_B z^Q-*xJ&Ag1*IkO)hJLu-9`UE`Cy-~4rBY+3$yDX$3uQwJe^|S(~1XO z7++|;U!N!~o;1>H75tVNyU(|wEno5Dxujlh4#VzR75ghLTaIB9^G|=_xvsz5#4*zp zz4(2OWz0z}=WzbuXh!LvyGG?<%54_XvG%m zQ(p)l<_{!}gx2Hp{ZsEC+xTCiC;E^NqpHwhkzVyYWw+}9{D>=|^|kr=uwG|oiF1zU zN4bqFQ%4v2tNwWAKzXu3;!0?}EI%LAw^7J8hUFyYM{TTFtX~iK9SuL?N@)Fh3cr&T zvW?RJ5qo2PROgDxJbuug^^b<@nVTg&$s56i3rtYNTf7U_Fjgl03O~#BeV@PUFTkGm z*yHQl)_+g2r?0bTUnBPT{Ny`4v0uvIa~|~vaU>jlS$=-1AE=Ps*W~$7KPsPLnM{;k zmGHR;KE#o5^tJi*WBun9vW+-N^$GdV)I@xEw@Lj_>>`eYqraZQr%EBaZ&T7P?YzZy zW#BUkeLm2*=I94g>>BU*G*S}7{Ox*&Q`7xJYe<^xtsYNgLLke}W{MKLT`5hnY z9YtvH_9Csj$y1JS6TjX?Z2&G6!FpF zgvJZ=^>^WOo8uwB$ENYQOYvYh>q?rB_POzg+>P|PA3lrOZ{ydVj@^->&wY;1fOeh_ z^`z@WCipxGpYP$HN{wsUoSsroKH~Uvk$O$a8TG&R%#!*nhtCh;)8F&CEWiG*e@Zc1 zzdWIj_GABJt`$~&hqo~a))@d`>GFix$bU)4}PtGPUGoMn^#l#tW?O> zv!)#KaYLL0ALjB|tBOLK`V>CD@qFI$eD-I`db_+Crx)}3^>0LMOxtt)dyNwPnEF3@ zKJUeRdgbz=-LHQ;!RNvhKCVu%_0sN3J-;(+WTV7UKBE1vU!CB0tAF2TQZLv3+xqoh zFWPNCYKrZn{jdL5g3rE`a_`!IThF*({Y|;oaU%WlNFUn&`b{yP4%-ua z+JI|~;dmXlDuvH6j!$DJ&xdlR<4kTx`Y@NjoArZz|8RVcKO?`K?RIsh-S?5_Lwfm9 zYRreZ=-sR(NE`{r-;kePyH8Wd?n|V*@R80(6aDE;PjcL6ir(8ye}Oe;sjsE3rT+iS zL*$SC*l`MWpreH2??|!ZLWS&Z>ZY)q&(P6t!mkzZiT8|~<5TL3-9tPd7P-RqR7Scw zwpA#>kGc2VW&S3o-;pf&9>~7k9wUc&C zhQ&e=`HMC1-IsXgoZ5XgzunmF($6-IOY%7{o6k)6OrX9ej)ZoM`{bOgr*}`6JH$ED z^P!%0Gg}FLZiCM>7e^wuTboiY<_SVu*U$5zT{Tzgm*X)L z1W&RLl`_10j?#W+KapSWR9Uvs^|{OmJR2lJv;6UGRl_!3EB9T!oS1P?Fyi-P_pM^=#1UYl4>66gNMIeF;0bX1_(t&Pw;0{zP^> ziyhyMMV)wmieG-BxZVA1Y=_Q;ay#PlGJIVBK_j>4t%P!s<=+<-vb$gQe8_KZQZ2!U zx%}O(|KRwPrR29)J)hTOK5p(c!H0Hu_ezcD_{>Y;!+Zq6?oN!q{d}3EkB-+EWP7iFQpT{6G9eex?0Kb`;wGIHmsd z?f-7-*sxxanL8nh_|X0{UW`Kfzopa%zWr}x{zLgtj&-Ip$%poTx7h9HNID#mlFq*U z-yOF9v~M%qtYV~31MPp(PaQ7Gx684?=ZW^;O{d0oHPHU=PPG3Wp3hI`2H*ZSR>yYf zdO*Ui2HO7yo}}96g`RX)zFiGr`_FhJY^U60XhI*_{|4IsMmJ_LCoM?Pr@bbFZ8$0B z<0i%ve9nMRyC}KLNq463@$G-Z8J-XQwQ#mQO!tOv@Hr*H=STVdtcEULADPFH@dM@3 zttuq+=?kB;6MQ~M(Wj5+(>K;9ob!(K=?9-)F`ttMdVOdMWd60GoH>ofjt_IO=Hz+# z^9l{F-L{Q4#QM59^n|`6;5C4BAdZBNXQb%s##FXpM9imbv@G`|_*?=X`V(R3m{N~4 zj8W7!ToUtft4s+#)ENza=bAvyUkSzkBIR@^pDko)9|9oY*>8b3_81@N1JzlkfM^c&_# zIcM?vvfLpK{RPcuGQRLjOp#t+gAa3C5=R2>XKx|rEIv2O9pZh>^C7>wH6;EI_4zjV zLXD?Cr(Bid??npPhHra5^v7fYO72E{?t#zOHJ<*Q8syiT4c}GBHYUawZUr&HXDNKX zgI&ataO(aPeePGtHXh~mq2BbXlCeII!-x4li6f!Y(JA%jqYBx^V?7`Itb9hrW6n6rg(q9ZXTxhufb`@!*JS@exGlMzXiU9KI%r!JK=vIYkgYC zWPMup5Xf4#IsJIQKD|OYTJ~kw{nAG4<5-=tfAjr|uIut-$sOmsckkJYe&lHOwk7Tk zy*9f4qVIq1{)@Rc%e8yrkn(}mV@8)( z$zy7!=^f(GhiY(hC3X+~-&5jzCBM!7=+ZB|b0~Rxij_8aWTBVGe9F)fW6Cn4Mwf?A z2+BT;J@h${XZIY(!Fs`-t|50`V)2^qzptR4d#!V4&mmLVuU~18K4+DlQ|j;d9onTA zU0B+=^NfjCpB2aGJY(9-v(9onT{{YXE;r8=z2fH@_Aqab?BE#bk4U}BevX8`S^-J_ zbN5R6n!`==V5Mn(+-?(;kUyKB$+4W{e>etnjOK9dZfwlI;Y$6*{Db=IeDv+b(LZL) z!y#G&`F&GK{qf4Vr8A~EN2nk6ac9OfypZDu`T~0f^L!%nN!|~B<4mS%B+5f(xdosamY*CRWg-BUrlFK~FBk9f$(lm5*oJYTSfKEodN@a_G9*Jo#D)W|A! zLqytmeW(k3zIA$x_4;r=;$J==i9T^WyNCIgJ{sXnuE^zrRJw5Ih{zF#2ziR0Nl%yaCatwkpdt#9=44&|R)lqUGr zMP8pe*1MfT(!9vFSsiEp^rsv4{tUerjaR1RwnQGH53VUHWPE6)zR z1Y0h&JbqICe@bbBrHm^=In+z}a-K-Y`5837P!UefSCVqNM?jW6^ckQDzPZiIq5i9= zV)K1MlG?K(A&2&V&#H)>IjJC#U-$E5m3Lj19QN%)6MXXn;JUqES_7m*-v(f}hTY0;*zg(3x%cT?Z1(6))DfX;O$O-$+hsyUK zDNXRe_Sk=}Vu)>0d)6f6Y=VY`@8$aoduj9c>IlOLJ9X0G^W9#a z1%M{F<9Yb`{7_ZJ4ziJ>t1E_F%99H`59M_id3)*WNAi3>IW(=)qEE;V&gXXT3D73y zfttPO{TU|8KZicjesJ=dgu;9B#}j)y zE7Y=IZJd7E&xoEf6F;bpc5gZMo(@0KKtkaY`Qx{}Jr%Nhf9d(vOS7M-{DJAW1Q(t| zU->5-^k0sAk~8mSI%y);FL1nWf|Gdi9Ovo&{aZn=s&k^l?{tEM-wEy&% z_PVjOIpX}B{Qh-tvG041#}SvL*mtYbXCEiuevKPBipP;+bz*;g3tl&K&<063q9#Y) zoyeo#x%W@ELA=|%Zf z{W$M^kbc{c9QvPnd_6eh|JFTo@E5@8-$`FlLe%dI?Za>2671fe@~-oHa`MA3!Nvcy zb&>|{!}cnqe~bIwJU#uq4#QH)x6+dNA#=e>|E36xsVH_)#|nW0b~p zSmFC+$@23@FYiyDpUdy;#Emmp#P1*Qd)x7n-wsPt>eCNBzkhgs+Y;Rq&obgCet19T zcT!zEe?c21V+7|f+WEadXWn#9PI_>k^ps%t{sjCtIruiEclbxN+rP@eX?vx-P`2#e zuQMi)li zpOS(z2PEy}{(8=|!FlxUeY-vs`~>i&Df#lC>Sp&5HFL%Lf^XJ+2u?|28mLOOC$9&zKnkh5p;=qVc59D-W-j6abq0{~pKCWB^{a1KC z%pZ>%esNZNv+n}<@M4hmWsc7|?epi4_w`jQSc0F!^qhO$oZeaKSq7i;n0Iq=%{jab zP^gma;J$&L&*`3z%x7LYlxIHNe5U3L{JrlY?E00)HRm+M^M}3Vng6y=Gun zp5MM*b+G&B=kJ@N*KYprg8%IKze%%ZUODY5eNELN=l}N6cThjQE9uB|i`2VJ0G5p$ zF@z_F*tN-h`q%qvI7WJ3(f;qd&G|}yPYK7xiF;gT`K3+!8hoEMQJ@yLIpd5^R_=B)f#Yw&gm zV~HD`+uY#uq1YS8v-@cO_dU$vb!qdOkEi^*&p-c47qaaAp`&U1t=EHfkMeP&7`^bn z@PB|K^e65AzU8Wi{D+W&otasP3ppMw93 zN)wzd>E)h7Wn0C5e`XD=ey&Tei#C-5k$k@iY4Rue6uWv(~ z_MiP?66|j3+k#y=^zdaLmc#o{f3?WL;fs95WzTZ6(j0sz^vGxLo9=CE)+a}P1Nd<8 zQJkxwzc{X6)xJjRSk~8BgSV{Nn`XR+RD?B!`Zpo}JSU&M<)+!&+49+sE&IDA*m~NW zX6xemUHG#vTJ~)_yb}CC4&D;{Qjb&rP`RT;EWZ)kSf7(%8}8BdfT;ad{>O4(+6BRv zg1?`m-|^gc^Ln;{F;n5z9Qo~$KgrS8PvyM;y>jR~f=~DOwcwx6p~vs+-IHMJzYKmw z4t}PlkK*JJQ+!Xhe|e5U_Hik`dnWkr;{Ju&*A2d!BAkyv$j$M1K=EGOKibjrY=p7* z<>2Ro)1M*O`X2oJGzb4L^8GG{@7hZzWlWCz{@@2ZeIfYOIq5SDzCWb=U`PF<;H-a0 z>|}Xw9HR8W5>hU#r`-diuAiWGRFYT9=p$+B!spc-KazjhZyf|vINuN6kfSI0mwYZk z_xd$omZRr5@`3eu1J8T?GbbI!LqEacyQeTO(Z#PPuYsTB;|burP?f!OcK2=IujSBB zgZ~Ui-!PXKIsY<$T+w)y!y8HOu-`Rf+HC0tM&*tEpX^lr_umg9$SK!22{r#@^Q>Yo^oG~Vv;#&5*=LH6s+oSeuHw84#E(|G#RdXd*N$p`xg zwvqNu`!hU;L&gZz_w0M&1=Zy4SBME~de(V!y ze2jEpTqNO`@Oii}zcT;7?wI0+@4e3B!6DSTIvAKv)qdSpYH;7k-SW~X?s>qKK?!U1EF;AaDQtk zU&af3V4$2fQNnRY<>XW5{P#U?g0p|@@Z*n+_a$gK5I)Q+oc)x;+nwS25y|xUn_|IJ zOMQAU|9wf>uz{l!IV?&K_AfO4)o5IyY8TF1CHYZa2)1#f=eNzhZ)kKmuj$BC4VM?Y zMErIW?_-UxKPQav^9o6R+ZD2njPLz>WBhxCgx}E0k%RcG1rsa0Kgqr1g!Vt=zn}3s z?{$g72}@0>{FAJ=_dC=QH~YS;qwRiXrnJAf$=NZc%D)?jx17*_Q|d?_<9ps66NM8y zhU0ts?d#?JMByw%Mm$_qUR@<`^9l78I@{>lA?4AYmk-N@@R$8*lBVnf2_|(^n2Lw7 zq-ibRhmtX*!SwK@xNVZ?EXK)&*g{YE47r5+VQo7oW)!( ziR~!t;{7D_^)f$DI(gQ-E2h(QI{HLCx&MEaHn@X2!TW1qHS0Bl##EQ9oV!$x-7n>s zKEZy*31KL_JM14JXA{rc*VN3JcE!9J-o#MaS^k-OmXjyxuupHCD>t(8#gCL{a0mTA zwYM%)URg0%-(^%WqOxKH{VdhvA=N|3?SA?T`+p{vE|mN^ocBh~wz)MEYo<+N>(jKE zOvIu~w!G(JTD7-<^z(vL4r>Qd`n|;U8=(~X#i#mqSiWELuN-^XeKm7dDAMhy%Chs- zn3uORluPF1tyh!*mA^6}|E*ZITs5yw*jX3pUFs}`evQ&vnJ=WgMxh{x`#0F8c}v!D zn@XwMhcfP-9rsTZ|0{74{ma63IrM+0Ebb=``v7DuxA5k;f1&gnJieVce`P#!hsTro zZmp_k_Y+s!$<2O0nJ#v?1PME;kzMph_a~kQ2p;kK9Yed3C+p7#H=q~oaP#80f3JGg zJG~AHA8Y`p7asXdE_I&#Abey^If?T=EXfx#pBfCnCJiN~ptt*uqH9B4{TK{@w}w`x zV3=to^Rf28TE+r1>GLtabD%3n3v?;So{v4R@R^%V&-`!EE7#t8_SCnPgFU#GxTiaI z`X1n}|GDj9_&%)6pqE{tQQW@{(By-{@ccTIVN5=B_q|g z9DLAF<(8>jA-4xcaEz5p7n;rW{a=yu3HziDRK+w}|IlBLv4X5f5ts32YaZAYx-ttB-yEuCp&w-n2)ElKqEkPGJ+$M{1pOcL za<)1-yk;j7r1o5$ki+=@z_(&K#WN58e$oT1oj?=xUzRP0Hw(pb7EIjM`rqziF31Z3Ao6k-x1mMB-e>{|HyL^^XZ?I z@0kmLCU|nDmsjiZiIbPiEneQ!33;^t2VM)UV_srxVm|$oQ*VJ2KIPUaMkSFQj>b)?koTIw+ zgr|MIx0?Op^ateoe+NF&sM_vzof4A$asb0+S0Azt#Sp{d}DMCRj!t;)2h|GQMKJEdGtEFTo@J7i(;L@O($b?-93}BeVI7f};1u@V`;7 z`T6Al&CkN0ea4b6k^&PvI%Bf05EKagM#K8k&=?&e=#-gDDWOMN2$J?m*7(6jus{c^7V=&um$ z!Dr!rP_Oy%KJ+ zq-$ds?Is-=CG?(MGbf?}6#PitFKag=d)1Rt%rik{QooY z_+Ifw9p4A7WzLDYfCx{_OB~#z;_bmE(pT~i;}@NPODr};`Zl3cJqK|mG~=W7at`sP z62;|~JxCf9?D2R)UXvA=xfmSi+CN^?&-WGNYXlJ=)(4sjHJ<)78x*exiCwI7Y5%NA zXEV@arSFeT`chr@ z4B9_Ny#J=tc6z+-srsF*`wIiZScthPQ#dAneXq%-d+G$)L);7_;YdX`8kI4}j$?FH7o*b?(U<#j! z_x-AUjN!p0SY(^R-{h}vH@P-C_z{spd5EJyl+8oVz)0Tb;WL2a^UBi{h3n;Eda|Am z9z3#(^AI|nt5f8CL1}H%I4_TWgxHr97|9z4ALbM!u7sk!Iq7?a;sV(w`V+-RdpzmS zjKC)N(P>%s(O{+6C;4nV$CXNBf>t^HWDXxZc;p?i!efJ2=8sIs| z^UoQPU3k7|U{!W06x`L*(OZ(>8sd&gmSFC-aRI2+@nS zSmiPgEcrA|a1-wz`a=cBWgOS=p0Lw7+Hk#qBQdX|96y7f$S&6Zn^=z!oh2OcgY0&u ziE%u*1l#l?_=_G-+WorX!K2g*q1}<$$wErBNbc|8$KHab-zlwWeM64i)rtp?p3nI= zEc5wkJYY41k@ zlNYW^u{T+0i4@7*1V8dx(iv!u-a=jA5Q)yz@Vu_9r`=Bb8j=pm9)FQO;l-%OAY7}{aAJ1f6s8y?9$oA@0a zjS#o}PLBT>^MFeb9ZcKhdHF3cJv`nQxqh5M`I6m2QH34J>kFT*9K@Ay+&{DG&%g{) zT%f@82H%%ge+H(%z~HpUDvxoml&hq`NZt_Q^>cBB==g8N`)=t^1ZI@tj^7~gN5gf$ z=zR=<87?sS;Lln1jjA4x-XeZkvzx4dk_y=UL5J$~pIf0}z8M_s4u{-3Z;$5%PKT{US^&UZV{ z@7k+tkLc^2b89BEa3fDpG`8b=Ca0IU2RVoFb%P__B}=v}#bt)cXEx+vRPw~&iXlTX z)kJBfcSet4y-xmZll&JV*6{{MvE0`7D3<>>j&+0*yIp3&tZml+alF=q?mkALT)$_qNV)jIm=fYD&)Hu`k<-U**aQtjBd5aW)^WK_OUU<5@i`r z@0SmjZ&`>iQQKXKRwZ5m6%m;mQXCbc-ZIf6iWGXTxomAAf_T40bPdBJ^zjuRUz0}b zJ;vper(Jnvrbdj`J9DRfd5Zjdg!}jUNmC~>Cm`IaLqo(}(LZVdTk^0*EO1xcluPxX ze8ag~v_%|j1!`{?L8c2VoZJ+&`8T4-{MD4Loz&b@6cN|_Q~G*LdXO1{3)%Dr=9 zM0s^j|1plib0%IjYvz#YH^~1jGnpZCrc9A6%YVnj|6Rjpai>g|n=s>X@u70bCuF39 z7G^*7cV@(t8czEDFcDQ?8vih5xVt_lA`C(Cg@Y$eW-t)ML8e!0Q-lOavQ}`34~| z4hsr+x2d!PBj?lZN&l`P^1H0>1O@DeX0xP(pkN?}YuEIK&G>nmI{i2L$>L960GeQA zJI{Z2#6Khbz*F8fLFu);e_((KI^M={4+nFp9WUjm;P_d@_TPS?_Ob6UvX5u83!=3= z8qV;01&6Yaz5q1Ah$Y7L8+K&38KShx$t2`3KVNWdY>xezA0Hn|&Mc(~M#}tyq|@%W z04o3K3I5j+_r{oi8y2Zlk3;eQiqZtd(tnr!WPPGW^sH3Q{DhpFq4`Ea&R2au_sGk5Imh-zNt|Fs1FJBaJX?JA_rU7x}Z#^cZg#VbcI|F2+aM^*{H;t~HSyVG$I#GzpF)pC8BKOdj8@ z8YdXZxXhQAsOndKeD^2PyWRxSmk+}Ui$6tq*{3u?@%EU1*gWU$Ta$WcuW!8(qVgLO z^7q4wdHyh*@RXOIm?tPWsBwZ~)+dC%S#eC?jQ18dYa3EC?)ftqAy1D4zh>+UfF>wr ze}m?yomu@tWu|gi8x8%`>_lkdwRUsDx^UlDEL-I!bwc=F(LS zhw|&gN)y;p@7F~BaRXnqQ=ZQYE?8!QzO(@+w`D&z_H~>}Uw9(_kDy;H`5oW)pwGa% zYtSxEU%U4_o{Rad3GP`0kD27R_OubhprsxxZGaE=mUM;BSv;~!f2tXM&+}_SE08bc zT zhV3fvH;X1VyvmYqdXjJY?ZR)*l4suM*`YqN<$LeC%H zMdh3}x=C}r3@Bc!|5Hx}Pek>=NKS;`H zmykoAWYLrr`gD>@(o|n*VIgQDBPxb(JalXfwwLT+ff? zd{$SQKBp(_>yNHOVri$|`YH0kV5JG{L*BlIXs%52apAxO|BH#6=m(s7&*A423RydV zCa{l2{_}HI{4e=yc!K{W{Qsqd{*QkO{b~Q93G5S*{!s!c|3tf6IElDdC-}ekDfFMJ zG=Y6O;vZ%+r~j0M{C(nUM3p(EK2l)9J{=w`YalSDL`S4?iiFyCXTn)L%;y{C`N?7Zd!?Jp4GT zkU1@A0{gefj+~iA?o<8`$a5pIM_=~M%U*Wc>4Fv1_rHLizD04%Snj|3O6^2OlrLUE z=C5NZoi6wketb=70!up|_6xG6m0_oH=s!eqRzdS#LQd7;`vrx6P@2H9A5`V+N-l9Y zUMh$FLnP;YXcGO8PS+fMJW%*|r3visyqsh{_Z>Qw^Fcxm?Z1?xFmzh@3He;=tGFCW z^q_DjhcEMI9GADRD=4fp!Kk-r4~Kbu*w>YuL>4Bh4}A%5xAHBLU-%#QpfTs1k+&Zw zC~Ra7^Ey-Vw{V_ezf5C0BK2>5=g!y7nl`!g?6bO`)L0@;O^gkXRW!=mC&2w|xtAcRe^&yWO&WWg*7RV#kgR;^ZTwXSW^ zs9QD#J_k;pf_eH0h$Zv> z5yy@ql8SsM!Q*-PDW}&SzG6`${^MBI+P;;ob7$7YCRI(Xst&wbf$6K&ZJj+Un!7rx zdV2AnPHRH+sS-%DX}-8Qy#U3?+A{pnJ41woF?^WblhN;LVKMo%BdVTYT^8xLu&58DQf}wwGaA677MS1d{^yICNVG%yhp4{B+&u(={pio&1=xljs_K-3{LX zbt?(JG6l4isdV?@_W@oD_*wK8aD044cOU*R;21l|DWkW5AJ*S)M1I2{)qwsR^N)Rt z?8Gg@EI#!ABk(D(&W%H4h1g%i?;l_%-bS341%8ImGjOu`r03TJex=w)1OGGl#dG9M zf!{6dqJjSdFxZR8y8?eEj(vCmecpQ59oRmW$Mj=SwlOEm34Q&%3|#OjBJT^n_d@)< zrsYZcF5;kVOnNLN&zoAFq>BOn1K_WP(!ZH_}R&+A$i~{kUZ)r+~FT5A1Lw| zdCAU#KZUk7@(;jg3x3xg?quFo!y_Uu<}HG=$+kQsDd73oQ+WkiUijo$^yJ#Jq=?{q zT=1bhPzOY>QPAm({;rsIW0hB; z>7*p~FRw}Y!ru#m590~`A_<+$FRw{cfe-#b(lo&r?O$G!N(J9@z^D5S{-O!8cWsv; z{b=lGi*Ie;!#ec$u!r4y^RO=w&H>(qah&w;2+_~s=IePH^Puv^i5v~VdY%L$MRF#S zyhWauf<~2M2J%(gN;Q9h$hpHTAHr{=|6`HC@u9r=YdUl?%U=iZVN4;fMgua31?zLt zX=o2%1Co9%@QOJ3q?;(!u*26!a9tFV`uw9^Nje4e=4yPywuwGWex4=m&uyspXj8LH zKia_2pJ)4lG9G~+pH(U4%GKvr7`K{_c7f&pz+IK4>H7Sj9ZWh0{4Cb*v&=b@h92lp z`=9hW=)neLT^ejJldcthzK1xlY515^+cTG+tAro4T#~=6AM4FI`a!#$bOrcn5`NwZ z(E}Z_SIOT5Kd@QD(}L|g>@MpkXEgA@cNuQZ^E2{5uWX-RMS85e$T>7v_3Z*%Z}6e?ej0e+8#kI0nu1BSmR0e{$mj|=G+wk_dL z4t#pQ?=Mu+vkX^B&bW)e5P(;WIr;q}x%ey|5-zZB|zLUQO_{D(V6Dn`pk^W8STk8d$AOFdFI|Tm(oslF9&qte2zfAp025rnW`62(f{_R=vGzP2WBb;;*q$~E5dHLpC zPmvpQ&NP4R2dtM4(nX(e$W$Nf<)1Hh!=%Sp!I0?={OS;V1mN)3Ovt}A=vQKnQw>>e zpjeOn>tMcNZj$EO{E%YFMpf=odEYcFb78SX?`du4B^L^KgRF;P*5AJ z2bl9wLmuxPU!WtN%x_!_{2_9Hk^(ORkRPWzm! z^HC)?03Z2NIOl*@ej~TVzUTQ5!w;DyZ%bDwjrwcSm6tD>IrVC^b{Z8TVe0) z$gbgDWaoRh{)Fe*o?1HrV^3($Kkwkn0~?%7a~faP6pP2i(Q_BW)ckhv&Er;PS`uktW>lvhyza)6v@fm~X%fKTxh4J9qJG%RHzN+~xM!8E~13IQ3 z=H{brqg3)&Ex&r%vV#ZhT=M@hKm4cor=fC-c9Pn|oP$sfUw7sQ4WF>P)Sjxt0Dl$d zqu@-z0H0TC`>aX;|1RJwgZ2Y+eJU{>?dcVohv=6=^$zwQd&Bu5dUXg+_P^W*)A=kZ z^vl=N_W>7Qj^0O~4)J#z;PnL2A!_%z)$PiU0C(E0=trUSu>XmzCN<7~NeRJ!1vr&0 z=#D~3VVrXH3kIoVv`_N=k~?4I&*e}oU#{N+C;UAVN~*n)^c<*v4>MFH|6cIwbszGf zL;$VD`v>6F;|ZL&G@7F{eRuFn%c65lRpHpZI_e_Daon#D+iE|HLO8__&arBKuGIMLs3`!LbRF zUnc#>3?~Gfr}5?ol0RVlDj9x&_}i49qIXT(&qvq;the#Q*a<;?6l@0Bjl6QigMA*C zVC)9Q(~|Ufq%1g83VnE{hyJ-t1o{mv+F5nSH^BRH;Mt2i>@n(HD%L1Ru;-u}dXdk< z=kj3W#rIT9pLnG(?$uy>K<{T9hxTMH?8(WVH-1#GzEe8_{wXNv#v4C5lpcDb{y+}w z2l@ndo<;Hx{bC-E$$>qlF{25c!Td!(m;29olW<47fpfP5?Fss=+#k+67<)`<^gFK8ECB*>m3(?1WZcm{D_^4iWN3cCnHQ<}Zo9c0Y z7w~gK`hmYd^E~iNIr#HGMt{A|mY^<&Ks_l6P+};7N*8hp1fib2@kr00HMfA~6 zqA@Q!zhm$(*8Jxb0e%?Z4~O_)jJ%@f#mm(DRKI6-pOj6R5d-~Bqb zd8%0`6WG*2sdG`^6ZCh2u{-s5f>XC=Z`piw?Aq9y*Nne4U(?E}McnTQo@)4SNBl2* zCm5KKuwMp3GtKxmkUw^YNQ14fQt$;xPmo`?gL)luEi4_j?nGsy^v@yACS0fUPo-f0 z)m{9oU$jeo#8{CVT)V37v}xE6#QvQN>Ki#avOyi;7mHZ+=4?cv!!SQyYzc9aX5#u3w?!#r|p}O_B#z}t_zA@)`L~mDRw5qC# zfdTxF+BA$G{=RHCt@ZUg2mc@O{2Zg;KPf5V_YbD8XE}{p`H0Ak{qt%T)i>1C*J=D{ zi@?89FXMU<*BcK0@zQ=g1^)j^=ig%E=!V(R3Viy!sBR$+2Aokhj}Ek-h4aW`(z2)c=W2pZoc*2bUX^<5lgg>zlf}wLUS1V9HI(A&3k6XhLd^lw-pG=?T>^Egal(lX8Sj zWALx+>g#N2<^62=Ty`J-48*l_++J$E!EY$W!9Uxk;rya~v^ot1iI4vH)2HIv=|!G7 z1AEM#1Uvb>r_#QI-!Ec~bS2h9T^^+2{E9ri0`V|S`OG)H$g}V_SN;V$Ny35!>?!im zSfo7@{>iOQiqIpMmzjBN!SJu+G%EXks(;8&)bBM-J+`g^57X&jIw}QY0x9cpIsNRk9PtaOJnXIZ z1!R8X@8hge&SD%Y`=KCRS|xywd%HRf-7_5dzKS%L`sls1`9fF5orv#MtxdhCtQ;v& z9xvv!D(j0v592re;#2*;P~^N4&sX3=Ki`BjvoF@aBjbJm|3BqEBQ5BD z+0eD`=qaGrdpM2Sgf_<1LpnghQo(zY?`IC3&G-%bX+rwt`%w?z3z#%a2mL}i=X~DW zW9!HO6E3EMZ$12Wr&C|kI43q^@!WZh zIEVu$UE&~u2DmOv_eqED3&8QJkKW68*(;%6{n}?|d@BWG0Va)nUufyVg+b?c{wzVs z^#1P9d&5(y7}zpl=oIsPA(aCs-ys7ZhQiod_Lywd3BF@+N@}>^8X^cPN z=PQPC>uMY4&Tr5-iC$`&LoXMGByXNjN;sm z*}D9u<~wxDf#V>D?yVkk!R_h*`I-ve%7b1xV|RgJ%B4oO3Wpeqt=Zq!~m$Y@o8Jk>$hqyD#4tk#>!d z4%_SO+7J1fZ5rbzQhALnsfiH{G(YtVa16?fx%1{WiY!d`B!@0+c50ucJM3uVCk`TK zw@t(CEcWxnlD>6q?XBIhj@FKqP1-+9?P5AA6>UQ*e1g;q9Xh{}anh$i=LPt;Jsmh+ z=G3ls95mD3T2UG;jULYbN`bJedqe3sop!MHG4(u4gZ1%hocwOUxnD8LaluFR`2QSz zT!P;}uzcdY!6N!KXgRywreV4`$Hs3r0`_2G-Msk=bUzk4Nr62`y$pA>Thx}M;OrMV zQ=HCQ!P(`XYv6JK+J5RA}KV|s4{>Cxsjh9c|pafcq!-)`v*Pj}9kI-jw2o0|s;M@bppGn)jkV-OhF0UA}R0qiT<$G0QEtooq%f@ zu9cb={T;DG#@(qOihhakSpiCH*%;qIbWdVjYUP`v586k8hXsZ1i9#211Zk^rt+RAT z`uiw=?w+#s2Ez0P=y#`eG7h!!aiIsj$~dIfE5;C5&h?1bhwChZ73-6hi(W}ijJIe$ zE7pto*7-RQU5u3&T+AQFWpM;%PcP7O`GF5%+MBd<5%+5j-D{k2%3UTE(mCx-+66WZ zlbKeF@go~Ut!ZQevHEykB0gGhJzn{rL-Fj zcIfRrGY$j%J4~t&{_AZT_PfwuKdrTCEf!CAtn6xMWK8Ef4xJw$jWgbVz#23E20Cbm z?D%D@0%OdKE{3D_0&>A_8yqHIT3VZ0CX@WsKK{_5hw=ZkKU%p)H%h+H_eUD&^@Nm$GLWyHDPi#+&|7kMZN7xpfG2zwYmbch%E z*A85-SzbQNCzcyNj9(s~1t0&g6h@yTa!WraBsUjO5;~w~*nfk=l+V7-z8)%ROwX~m zX|EveI}W`cN%J#eWx~Ar}zMLOhdg%$s<8-D+X}oCipmJ(71IU@4>f_RM z(XR1VPcq(|p3HPrI_z(H7B0umN2f@;M*96{Km7`tSPU&4mt>Y}fOamu(BkHJ;G?It zxtB&XDWB8xgb blCs&Dy#44nnC#xH2cZN1jenJbErH(E_^qkCr#-4IZc!K!CV5h z_vzDcO~EzY;pd;SeuMP#_c(f?IT-#NPpf87y&T23Rr4_62ko2YhtkUkfY^lV7V_J6pTknst8F3qP>K=}U2m?g($C z`Tj}sGg~LCXkEXqyE58)cyvQ+Ph}MIy>xct;nB`6-%hfhz|nduDN<(_dn9f>N=N_S z&|Z7qgGRxN9 zwpI(xbm2dkb}@Ye(wt+cdfq{1eQ*4B%1qjcH6S{6-B0@278mo0c8cr)VQ0Fq1wP&L z5%(JoUF_?_@u)rSZ};@%UC8dGV=TbnV0kg`(bRrg6E?oohte9l7ddpVM4Iney46!< z{^1eOeVRVM*9Yigup`t|1~B_ASU`T*e}miPw>ck|<#+6UI>zkN?{fI~h4>ew_kZu4 zU6l^|4_s;`{1v8)_6pxpcJ|>DMW(Cmze43mSpNQKaT)!u!U>Db zAddcc9Z8m4|~cd{qedsh|G&uc%*X{lSjvN(KF#~d=9}gUAQxxynesFofLFLW8R1cnA z>P6l{z01VdOy&qr4MVvc27h(fCzkH#^~CZXie?JCsVPDm&=yTLT_F0(w$9XCb{n?8=tWBaNZl5A| z9F6qYYvrTUuqO2m_|y*|%?jX}>ZPVM;rUIZKf@*nKe3$fe<)uwVB0fR;p(=r4u8$8 z6GeT)Jd4>k0v-iC%?ffr##KfqX?wpLzu3D7>7mQwH1*5qVO3Lmk6*t?e&U0!({MTV z{)kekU(yeX&qwv(e4q{)oQ4lFK5&{lu@^=wwfw9Pj2{^Lp8@-y;n@Ep{^->6{_UT^ z6u14$xYXh@h5iAVY+DJeY&v!8R(~&aHNv*M(y6S{o1`#+j`nowzaqQZh*^P zDt=%ox)6c-w#njT`sgpMX=`a|?G(Ac?a==|;yQN!$SbA4MD+i%5BeG@kq_2)*nfl5 z$Zz%^Vfn@WXP|w{fc?*S&`9rjM;$KmQ~tkcQdQ8}&&uekw$}C*?eTKHe#o!+trW)~ zAF%%hH}e5Mq`Rqebt^VfVLr6oR~b(t-Xpl2b$dsx6F-FfuqWYpgji|qY#A4w2(K*k z9-eV`FY5#8wljbHsuBr^$3Q;)+0tZr(0@Tkzqbixw3{}2q4;Ev{v`DUHX!3gTpu%t z{~Y~nEIBPjYtBh8J(9pRANKVNDvZGJZF>c%uE7H#N`y|Ln z04~_Ip$FQ0n{ke;Pa*yv8kB!Vy$|;PJ^sg7UX1=lVbF-?k;>iB65${AduS!D!yW#& ziTu(0)i_3+-B66^T@o$xj`IZ;vAASH4>22$1H3BgI^MwDC5PvDIlO6uCDGUAD zOZ-2uPyPw@phe@~;vaJXh8LrMU3sbv`?_4W2>q=Hq!q&5t*ctQTRWS1ykcmd@Nog+!{!fl?04Nir2jyA{I%XE$ZrLs6&L{@ z7saqnQxBeked{RoGZ{ohw~S(%_WXVPs5Gf`%Md8PmslQ{Z|qaT1LQu}x;@9YM7mvo zogNDNKlB!>t64qrJ%-8uo({6~RfGp?9LktFnrk%i;8K7%e*-W9MoTLxBJmBh+Wz`{ zR|fdK$Nguk<31V7>4oXX5%guJ7Wy6BqoN zlXn3JN)A@kNc&kfTH$GPoFSNm3_IC zWB9SN@TK5f^hcRLtRW!&GSRO`qp32T1qJg)i62Yj5AUP(=xgppJzs-q1Fc{3Pxi>i zBzWWIPi6|^QrTAtUCb*ktX)K8nJ)EHnQk`X4a3DN%d~FhEt7ei|AcNH<5Jnz5kKG$ z_Jirh7R_J0u(pmUklfTqX8NUg9*yfTO`HDCyGrcGe?tF2#-*}1iQLflqFOCD_0ykQ zgt7;pCJSeZ=3ayGs)O9ySOTUhQI@Od;YS))dA=l%7+$nRNT z2?0-jQdl_a4OSz~#)N*DsNN68nJ_+)*0`14`$n^EX4| z{5}M4%vk}q8|GB#aQ_HzDueY8_8&A<_U)1%Xvb&PEtx+LYZK>jEx>!^#|!V`!Wb3J zCuf4kOssd$?DHb`CgQ@p?!9H7eLfhBoFC$UWWt7LqR*d+byOzQ-|N_sKgZRJ-#L># zOO0w6h0cco^m854QrTvF73J0MxCsNyAN0Zbb{pc~h|B5cHI&-$6^1`nb*mL-7{&Vyf$EXhsRJ^ z?t2~l41!VoVJdw(F<_#)n3i)`kL5+#f#=>z3FiPBBC~B;arRCD0R|iY&V1RX zVR~C*d=Oli9`Bzm8<}u!dP>!sZWC7Ux2IJWRj($@Lt{?MsAhZ5u{b=%KA;eWgLoKRBIJZiXdV+`3;B zi(yaDCY{J(is(Up3^#E78J3CX3|zT{QHO=sneQRY8-3^U_!0BOmDknBFpU2j9NPb( z?;e}i#+o`iyTFDSA03t@bTMu)tO(Z_OQZ2p8J7%~EB0sB>rM%x2k632FgP@Snl4os zmJ>dNsgJ|PA?_4QZ*hk+9*23*0KXOVi?9U8|Atjt98!NcT~DlaJ$6v-X*;!5>lgNv z+NWXDaZSTD$D#X2sXv>M&yR)a`gk-ytNJ>5H3aMqma^050CrrK^s*aY^@?T!da1KC zP5C5=a84n{xoCBXl!F<vS_3-@)hT6MWRTlo71;=vCY zcCEwTH=S`|%+FIQzy4NeEdMcI@FNT@(>`HE=PgLL3D;)J=dvPc zpGc2?2=l42+Um$+#Hl^|&?D@)p~?A;@eaeUsX_45==Y=5!@cWgmlm2dc*R$JlmU(3q}MFi z@T??UBP_$qACh`P`TtB~r6E;I9w1N4+EZBd8llee@YIR>z zH$;l9+@NVOAKDL4SqCBhcwEkU{^L!5hW)NE9~K*}XC#cAe*>&%%$jO(Ge1}-wXQeF z67w@j@(um{tkBrP@!OsGS$t0$)Jp&xv(%5DErNSC?whm@=&xEL<5~v3P=BAAb*`7Z z=WXo!kZ;Br>^ifo22QWC5ZBc68S@u6%*46s3+Cfwk-CL&NHmST1}|)N*0K5>{l)i{ zTq=F|@n|nQu+L9a$HBKRdfkahkN$tk8GtX-@U%li@b!RSsA2Rs?M#u&@rSd>;e^Op z>%sR{lz)sv()a7K&piXtekXtM6wZ3ug6m0~^E3%-q));%AJ6cMs$m1F@8_tW%O77K zkTq+iC6V^CP(E#hyjMdX(nm>qI|M&h?~9am1M<5K-=U9}{;$#J*Cn4}^Rs5-yY97d z@>!32sBElPV12>fQSQ#eXi@zF3{7zUOSvLE=i~a8<~d`d-Dip0BD|;Xp0i+^P`11b zGw*Krxkl2{9lT}S8A|^hfzuthhF%teLr$jubKI}N_o2?d>`eb=(Fgj+SsMW#8`8(E z{B5DidIjYk-=$@qYu1N|e0K={cOd;Y0KZoBW%$2K;CBIjtLF`?48eacaKz67u3>kE z;J?Ou(%)8G*sCckUF37i?=M-mD*IAtZ)m)-ab_)l?`HTQ`F?@1B*dXG;*1cT--#YD z4}h}ajkqkN2aFxeI1c5i7jUdo$juJHpTT!^k89lYH@8i`Cv*Ay6T?;ZX5n);)^zsr zJG2*~PqG6~g3bc{zW4??Z^po}ZXVxws;u1@ca3=70at|T`xgEVR1L=#`g>ky_(;O! z<9|i;{T6T_Z;(C+-zxdN4RDl=esD@h`LP2R^6miV+yX97+cf^+5x}=#AIzkXo<9)$ z9{>(sM&*Xe(+&+Eo&q>Q7|NY=m;SYUplBFLUblILv1^p#}-y5P|A^c54`Yh~A zc~l6FeQj8OM*=>A;X(eYg}>>5=f{Ch75-)d4q1Rdm>zVAzwCPej{?3VME^+P?hnG!siHo?SMm;e(-sKqwg?$9_lOR9ZIhZ zmA?f7Z$z9qfd5|zj`vi*v#I<%1Nbk4^&56v<6prvya_)KrN?`+_t@J;WgU-w8D9v= zf0CqMhxCnrUmr@}BKq41_%zR}IzNj2jFn`)be^kb&$APZ{{c^xA!UbIe ze=vQo@CO-&uK@g!5P$1+JDXbu`Oqd;Ir~df`!f6t(7ze-{}k;X*1=YNN&4ZYer?qF zvr)f?uLJz95PtY?+&)|i_(}M#U~)+Q^F{v40dHY=uzXx3@?Qn`nmF)FMgHpmhpvD> znErC1eE{;V@27xYihVDy3+d-};g9O)#lUJ~jgmS%5#7{vM%^@;&@U z?2DNiqJO{8e+2Mb7#>W&S?E6w`0a7v4+;IJ00*zYA58y<(0>N-p9211i2mb3|2e?# zVR$h8Q$qg*!0(R(e@5t|ybcGiz#mNioX~#-@Q1K3=fxrVWdF&2ZN>En!-MI!2>rJJ ze>@KS6`{WkaPSKJ!Sq{&{tm#=K21pp(SJ+m?*{xih6mGc)AX}Fz+Z?1|3K5vjsOl` zfj^iYbm70#o>nUB48Ti*{`+wFJyd_Qqe%Y>;4cOF16|fn_87poGCY7EblJXVX8`_I z9C(WGmjyUv0sdfmq~rS20{AA+n;Hq$pX@BbUjZIH?3-F2^ncJUarw`#1RT5^{KcSu zlbsJZ>*55SH&xixB7Ws|@9J&DhVEU;-eX_)O2MNe|Iqq3PeW z5%4(-52im!=wpsPdtMxPi>80m`GA90;18znlJbr5c-RQ9W}=iYryrBOme>Qli~K5# z7hpcZoTJd(9K%{C*<=rq_HGfq5ltgPCscV;60vK7wSi&uddVMPPFQ752e3|;lvx!@aldWM{YfiqOvc7Tr{7A z^+0v=X7P}YFXyF5|5YpJtVQN~ZqdW#pz{lctE^vR&CJS>oL6Bz%tto;yrCiZb(kAX za^R>Z^vkEe32?LvCd@lK)V|yZIO>%N^BxJ|zXkAG1NFT6#9%)cYcXhzg&*o?2K_Ir zMWD48eyG1u)<2kX@KeCA_Q77m&=CH6kdHTe>C>pMy&mfToPDv$|I5B#`UkiVNBvt6 z^8d3pGn@!eAHqBCz)<~p2>O4L>5~uc9rwjR`^f3wU-O;D)EX=N^vRzlNFF|pJ>oy% zI5?oiQ|Ed4se89zJ_CL|^Y|3HYwtE`aMjvGsa~q-5ackm9Kay_8g% zAIW|Na%Xw!M@e4tyH7!{uXss&e(oi2&+?L|qTWue^pbClc*)zQOWM!yX7aab!9zmN+KX3j)ca^3JU+4dj3+NoKmPS=#(#x6sE9{V+mdc z4?$r^ZEUC=OGrp}P6SR!$dX_FF}4W_L*QJKH{U`XfL$4e(EazaDUN9;QxD+TimF@~DoM18&c^WEkU^B}zlwoZ9`{j~?mV zpmM&jfBVtrz|Iu^3v|}wT7r6n45NBv_M<B;2^WZzuB$7-?|;gpUA=bIo1>GE{~_b>z}j8o0DQwdY-?_=|(){ zJ%Y+PQ|rn9J7s`%Rwy5Snr=Tf4xW5?waw-+L?~ZrFIcx-V``LkNn@wPda&l=GLe!WO=sf zyZP&`r^)$|))VB{`HA(*ivmQ&@tg*)s( zj^jrreoy?YTOj9M@*Rx79G-F(tKxa`l(saZha;l&`CvO1azwSXjr?eM%Rl&K#%WPp19wD{quZ1#{68<=}4Y;aeWo_4?a=OF5C+QDQ=N$>9^24G`>Ig z@l;qI+$AN*pU4BLUh;=n16zLzzN23Of9wnJ%1TN3;+EN=$ZcA_!B(C|Gs6h7umc3>0kELnjZnjSfs~#p`6G4^!ufs z5xG`IQ_eU`+B(~M1r_DhfbFWB-ClW-lwApV21m~}t%De(2T zczjueE{B8icci7k`oek!=C8TEi$5|qd>tly%|-l~xE5NzlDegT5?5c0h*vl6m%gan z2yWIF_NBD^Sow%L>+4wI>qMkmic71KnM-;_#!ceti}|t$9S#T8*Gfx+^@Vns`D<$C z6*xX$@B=v?yAc0mTf=_6oA*7zJ~&~0SQTp?m_NwP{N0E2=>Ly+(BbbT**BWjUHy3w{w!iY?+DAF{BE|i z0_DBCwY{}Tw-C%9@`(BS1L8k|>siZR$~y5w;+A(o3C|y%YOXC`Cf8@58uV_1MpQ|aw7CTgj!yv`?17^{!XQYfpjCjxTf#z$--bX+OBVL zbfOC#kS7Y5WBUyv2%$zENb;0hd8qtiAFclKxTTKjQ+&Bb769FNpMuVpcyei872=x^ z+3bz7a_K&}mJ9wD^bq++Sgs@R-uBfE9(17bzJ}yF#>z$G&+sFIa#;sp@3xe>5-u>h zV3>TudD&{@OpAKJeEI^%QHXCsQk^%_%G0FboKLO5S?wjA5SC{#-s^Y ztvr-Z*e5cMJb{cFP%ii&Be{pANen2L_BGVV2A`#*A9|y$To|K4(D`%;aDKr{Lh~3b zf9vpG$Mcc!1IcwN$<=G+qI`m%9+b;E9s|nL1~eNi`hN0IzYAw3?fEON6L4X_zCE|$ zs`XUKC-|lmzH;G9o;m@t6u#r7^c;#Y)N3ui|Mtmme=cE6YGj*_F?ouYXZ3lrhI2WA z9Ua-~CBt0^>Jw}HM(TJz5`G|kUQhb`uGME;doKEPO3HwG{U*@eXvy@`>lWRZ6lV^luK>08hG1Bn`29)og%!wNLd%n{jb(2?aIhu?EK z%*_MNe|jm)A&-ge+Ra?_-6g&O>pSGir4Q+IGpt;3>sdel3i%b^&g4SxxsJ~8##iawWWk|k zp`Wzie8Az8ZN!pU8eh$Q5qLkwINnEi2Cm#A;jbY|VBTp(|9K~x>&RWoH2=SyciQ7& zdy144J?}IJGfDlXpt54KaVSK6&9WFa?3&#WYs5+1vAI*G9b(gD`Qzy|4U6Vt2sR-h zEw-R>;moNff`vX%~1I}p;Yx6cm5MFJx_D4X z7#3Rwh7Or(dBOx49roQ&*Em@w$jlM~aF@ad;mjsL8oo_#?WL&rfr&F-*u4Z_Qs79f zSWHc>o-}FFj6%729ll1T>vNc>gL1Lo z;3<9Ba!|z4+QJVH;$U1Idm6RSH^M!!HB4XBM-gBL(7q+0j^|F%>=hd5V1=Vy)XW#K}@Dcf|pN?Ls+`BoB%EufJ_P-u# z;?X(X0e&&=A4$Ty`>}oy`-#Mfr*a+JF+9(~{PVMT@PVo*JfNoqaw z{GzL8*xCrjb|!2_`X8HdRlFO?{HWZgaesmls7N8=!Kavk0FE+|mkK!SiaTG-@K1HU$U~ny2YKes z7ZaT3fhj-ph68>m;Ldz8!$FtIUmo%jXWYB<#iT!`OZ6nL6|!#kyrjphJ!LrPGJnef zhyRlFnv_@3AJL_Hn^zAw)`}!M-`#L}&}IJMbYV{0OLpun!wZDJZvzJ!g5=pD{09II zn^~EGJEi}#oiFF~C74Ht4k}T8lTZWI>vkOu!^`nL9qyJE;P5mmz(U=M7H_m5&aMf5NjYgExF^2tVZJ_T@~-hrS5vAh`6~ zCzaO+IMt60xat9K2 zt|0yMM1L0mz8vs-Lh|E%!keJK9`xS^{K*h~;3fS}fE~^|+p({PKJ>=)e+T%Po)?XqyAk9_?JTE@7p^41dMIuUFO(rlm2>XKYju@#u_Jd zhUB{qdb*i%M288`2R*s-e|fhsOyxoUY^U&DsN+^K(AX2iQF%AvLR<ifhaL*)tW z0JRsDm4F`x`0`MFMLtn`QCSW6QGoY___~{A8bsB7$pz_fF#g;&cdS1t@ zHfn;SuUDw_^EbC}Qo`c~l^@yXdM=f}34K%eF%wXB@=-qW(USLD&vj7I*fZXJ?4=Rv zn(-@jCtejLL6$w59IyX5{C|7>k6Ft_61nX}{zR=8$ZOgOTJGbo-QxJqARX(C!jKRAbQE3X*I;4?J{5(uPo$nW{gwPXz4 z@qu>4=VKP0=P)Y14@G&PU!2Z8uPvC4qEJ7DdASij`_LmK9pX_t=Hp+8XS6G(Pc+on z*|3~0|4Vh6V|EB1AIEC-1XxV-51Z}d|014O5j#2zdq~

Q}sP$f)C--S&L`02nCq3))~En4)$$8&pJkvs=esrQ?vjb_yS0) zim~pU>+6SFp1Cubl;(@{iwQ2D-Ud9wu9|>vdDH1x+o65Pbrz>p#lJ#)>aTvxaxElk zEY}$hov#=Q`aZmTANq6VE%U$5X}Enjy2ao*yCwmTOc&=Wt!!W04At=Y7ENXNo@l41 zHhdY^4Y;22)R$0>%1-yxq7f$j=W{1J4c)4IJw~YV;ZsUT{Hm8W#O-h9|9~MBR~_AB zqKRDGe`dM#IEH|I{P##&j7>;LeB4V9;{Tb%xd-_DF-wf)C-1?&#MB>-#a8tg&1oz? ze)RbfRQ{d%J^n@tybSKwvV4yKb`N3lRF&?VM>4%M6_D>?POI_}_vrf!9;Tmb>91;Q z=bY1UpZ?>LcC$(6MOM4?VaI_tc@Nfd6=ZW9bbUkg|13BV_pC7nk5g`T(rE%*jkrJ0 za=j#Jo-*;h2)1Sj>UE36flqjh#Y@Femq&cBvaYQ~*H2R(;M*doeE1g`YH6l6jV zkD7Q=Zm6BX`UpYm=bMxPRiN!2B}yJ9<1m!31+bmKr_0Mc$c67qBcbwAP$YB__vpVG zxtTJf_ zyhm2SCLete+T0nQ>MenuFGbsnF}oAK=Bd*!8!(*@@a3AvuT;S#ACywzrTFbn0cc2LmKHZg)W`T+CVOt;2b?RxsNfKuz zWZi1wL7yuBDN~cyKVY>@}FCVt5dxOiT=Hu0JtAdmLG^s_d9ybbYD{m@P8KnDVp^Lc3_)e@ju}M`^tEvO9R$wY>bz5i8isr74s-9l_@0c>V8PTiST3V|*n)|Bs`u(Q% z-mb3p9y(fKB0o*U=`9mEcGaO1F*7!8;wh6S_N~L-wyjl|BA7B+6RVnBJ-NF2(CTTE zCRa~e!6{b+zT#OSU-7KK?9>X=>pOhPA%{*q)7P{34FwMwF}=*^$&cJ3?Zz(XgLM6v zg&z;wxA!Sb?WXd3RiJ$dRj|vCgNL)V^_EwxZ`9-Fu0Gx>3H^Fi_yv6xY)AQ~egoR6 zLSzquqIVK9(R7iE!okg_LiAG+Od9^dzpIA)f00kfSwEj-zDN}sDKV6N28yf6r$X%u zsN84$2$>hs`b^0uq*H~J3{w(UB2s;@sW_i@;oOksH4Nu`LO;8ZuCcbAEIe9p;hluc z%W$l7fZpK}N5_?D=j2Bon2wsJ1Ji@Q1$t~5nO+rW(KXefC-$1&Nyucs*(ryGa~Pru zbzF%?@>#8!a(HS}J0Ijn^a@}o=_*8<>+4f@v-zE&cW=lJ6pH;XTn(Fw%+P`8jd+jg z?1-(>>#BiwqnA4T=bpL&&eO6FJ#`ZL(O*PcvwQ*WJ-A=xsTjuIKCj@*wU#NULTitQ zvAx(L^$-3S$%FM$6cpC849oY12kdoWui!Y9@A79z2|bA1ZP;v{I}$$KvpJe7)IJ9N z7n9vf6>c)|z2Wo2`npr% z=(rM*^!4fMdfW#7LQ`y2Q%767_R1W-@0PT;S^VGhhT3-OLFkRn$AwL)(&cFQ1zu{f zd~FsSzRjlJoL{5zJK1+5sIRx*(J#=rkMHzn_&-T+rhH@EyzoKo*H_(% zdOyz_{%pvvFMNvAszSs)<|KZ`AE%#&a!AKG2g>2!C5^R{*+av6{hP$W81&?CTD)W^ zeZAsDUDTZx?Ug!my&-9B`<^|P^y-%L*Cfsx;2U!rIymJG<1r!hR&Sq5+Luf^FPq0h zT>S4#93598B41SDho*j>+7xSV>p}f=)9v(es2q;L3lI4@OZ zBK&bbI?M^jIJWqBi}8IZHB1r`V;&nBcf7Pn`^2iK7q7)<8Fp?jmyVB75Jn29sNywUB2IO^>PryRngRV z_|3T50QfO>UsP%FM-GjH{|Lc<4DidkQ^P-ZGab}E-x&8On&#j=&ton7@CNJ)ROzY1 z(Rbg8zJ27k{pUlAz94iP`qSm{uXuFZKzFvKo0KPXU44l^P}J5RFOPq@csJtvbd19l zH{(M2MqZGr07E6UGJmyl3tbXE8Tqf zir|Ia5A)08YYt)`@7IC%9E%t0c!K5XN_=yCHR9ZjdCyju!g*%i1pOfNL#W?abcLon zo$5P{BkrC(f68Qy)2Fiu@xFoUKK&lwVN&-#Sg*gsFf~0Ycwlep7tNecn@;<9ZUl~N zas8U(ddWR@9-I16MYmv|=QnYOt@~gb_`NIyhYkJ!H>zk8;LAdC{ek5slB(!N{JBWrZuxkWz<~dOc*B= zhv{7n9DdO+Ez&-PPV_xlzvJS2M({l+dcwIXMo%&T=qt+C19V^XM^49oQWnU0KQ7*X zXuRY9C46Gt28|eCa=fck81?aC{Yudbn0H593MnVsbq`z~-qri19SVDxJst2{WF3r4 zPsRd@-UU4>zZl1ww*cdpF-ISm_rksien{CIryhL7U{wUWAFh8qj^}H`;w`2!tNja3 zoLVLI4`tU4Zuu-uWQaoAe&tgS>{&uaPsP->ItWw$D&^DBLvg0Ydr39$Qu)BV=scW4 zQwLSd!nWXx0QT{X1ip0W{ZATc+FH9Fh4fxrjZWhS8ecN-#hd3Y)(lbHesYAJguNTN z+>i}a#lOK-fa?idN8^BA9GQAUZ0Q;AI5b)D9fB)@YUvBshpzVkB^k6+N27k#5 z5r^(y#=Z;_g5|LocAVj}5eNQ7dQE@7toRs4uMk)3#i>^^Ug>AB&lll4(r3#{-y!vC zi?$!d#|mBC!JC&+5aJ7Ki@+BJRSbJSv^WIEATzByD5gSy&<`Hd@S840ocYdr0=Ik} z&q-A=)vJ(S=nqKxl5t#H-cANy#}~*f=YNch-&y>$X_v!+FVGd~LH zZ3EWV-fQ7BC_ujg^|6oPs(3?xx-uZppYFM!+wI_;*}oku-Y9s_?T=T+1N!4VA9&An z@ZJ!T=OW}&Bl<}@bev&3gLb6&X1xc@czoZtHy?uvllr&&#orXZZYDjTo!Ayzyr>Ra zm^93m1sHgb`Z@%@{1Di)#Clv<^K#@bVRvuG^)mXvX_m*&>V$MAE4gBIM zzth5pJNp$fe~$uwh6AtbZ`X?-X1FSbeP{l#uZ6M0&Ui(DLtj77g1_H5_?x{0=vP2~ zZLd`^`ru*t{qcwZcEmICJrDd(IQZ`h$WH*3dWeN*Un~8|EgpZD#X5k`K>Jrse;)Bt zyhMEP&);S3M4QEMZTr>qzXP7(CFXh=yk8;q#M1CLkhWcDWO<2IUY3S`Rp9U79O4B6 zPxBJL;H5F#!c#;paKWw*LFB+bYtj6PuP?g1=f>7+#^3dAjcfdJ#N}Lqo~u#+j`-hRm)G5j zkBekuu05D%+H*|5kHqq^y;9B0*wTe_8|z{-7SCEV_js)H!j~wCSh$tv0vFabE?$VQ z$OJY5usVFhHGAIt88!1_HH~%4=Hh#zS#g6X*QQCfZs1R594ov|2P&aGdtcwrrVnMU7DW#cH`#fuu}*Rv-T12w!Hj`L2J zH`LV6trdcJH!S3H5jVPNrBCEy>DB8GU8TdkWB{-(j`1v-+c0|`R5FM41U#WH%J3DJ z^OYFBFLNDg06SZ8h!P#z`5Eo*=(ZmRP5jQ7#{N~1R})EGBY2P{Eb0pA%x z6=4z20otDPi-aTk`$-32{hx`$e)}$#fa5bhwCe`n0c#Q0v9}4|@X&h&KjiQ4g##)f z!1p>%qsE^i@i1RQ3a6-yA7d6i{?icmEQ1Ag_)lIk$K(F6zkD&!t{!j(r%~g-Dth@q z%4dvEbj+6yrM^wOa zU*+)gJ*08$XzJHxUmzMkdrR0c>LWarBA2TN_yPup^v|4n9;=;GhyDFTB~1VOOkW-F zGov588_8mRx@eh1r8jn7F0fU3(elNDLreWsPX|Y9hIAV(nA=AZJ zf}h{$>l{FKPr{fxO>?kwj+j-3Ah&#zfpW1bDk*|f5`B`oJFHccEkClfZN^G}D) zTS%k(rA%zho)Dc$lc!7#)7fs*1nJZ-p4aH)8~g}A-#+owDBVwII_2iORFiM5ha3`? zXB65!lSYq2Ab(q0Tbr35lykqlFkPLG)NW#}f=?Ii=BP|2sp&R|d`>+Wm2Tt2k;m8D zs1%ELR1VS8-lD`rwe>M&;WyOy@&W-fL#g6jYQyqi8Ha+Wk>c{65T~^Bq|? zZS)2@E5mfkIgJ_*|BvhSo6?@t)z@M4qM>%VZBV&i0(*2+0`^fn5OXK@>hDVETefzz zf8XDR`x^Lzs2>aN!SiXBm(SvfG_^`fZlPOMvce#7w4mCuNUEa zeK=J_j^%1_=s?G#PBPqk-hm0yUTe9g8c2Z77ded@4}V*i|5!t8-rPlv7;|9!Cph?9 z5x3J|!9MTbl71WGpW++z0REG0nt0-)q~5i?+gAVdL#Su_EPhE8a&hc(tf1<%d{Csq3Q+Fl5#`~R!>J8wG`9}t0TLwb>2T5l0_^9zpx%PN0_yp1hzyq2 z7wSxT^2O-yP)dwIDRbOdey`E6!>au_s<*nX1?uhlwhnST@`g)}I(*01Eu3G+CXU+? z*c8||H5zU9sNJ|Pu=Tg`5Pz`;MLlrHiougCh>z#(GK* z|8Mkf;bWZ%|N8r=x9|m`H{&`7`|=$Tr1g3HV!7dmvfTJUXf)`K{<@{KwCO*P`$CI@ z^LuMR-^P2y@S3Of{#BuW1=4*Jmopx)^kSL!`ginxjl~gYH+6pd-a1Li@?Rqrlvn2GU1#nCJuF%SFfII@Drae!SFQDlad^FE5loFsfXH2P-d8tOYQ* z1Le1V0SfXW{zCc z`6VtNm@kXM=0}%0`uLrc51Pk)CqzHCcHE%!F^_C;G5z(pA zm46ldTUyUMxct2qSAf1_NtymBBLCTle+I7et^CI?aq8zkeEHpWwW+6>SLv_pTZR4B zXgpze{PE@JS1fLh_p#&$JR0T$J_P3jYgLLVLk{-H7;`aNX|k*WU)XCR+2;nz6-Sgdi9asvO3`GEb6{utMvq^XeKf4T;$q)(hH4=I0T_e-PIn9e(ESlb?>2^q~NM=eG}j{$Ozj`T_Mb8s{&q z)eH$~=Ic@6>u*T+EUs4^zP={?0BT?V?&p_Vo;z0dcAeHNj18)%Ef#lxucft^NS)E2 zuNQ?c*zqWQg%aiP^~65;I<2|4t7GN<@P+=r!5!eMe#SyS1C74O9-{pt8xTc1T!*nl zvQML7vq!^^7!BX1M6VyR%zlPXoL@5jP%<2}GH?}I0xO2^Q!gDWyKO-lEWb)}EpFD! zTgD#DKs^fwEpFz=_{&a@kNN2ne$dY^L3>f+^z%>rk>js!iCfO7$JNv>91Y6Pg%)?9 ze9f+FoC%u~t6R7*wm|EG`GWt>db%3vzKQF4M^D?F@0LE2K{#`44!A6(BW|!P!`TAm`2Ks*3UaW}H8`DJ_+uBqO*S$sJA;yB>c$tpt99;f3>ISM1o1ruEDm>+>hfH~m&6 zzr^*3sZ&<-AY?=ON4-2SPNj%a{Twr@+}^=;1o;`;|D086jaG;xSTPWmEUvv74O7Ww|A{X z9kFBs^xn20i&ZFIh4#l8WHWx)}xr=+@Any%B}Y!DL?J~H2DW92G+k5iiJsjJ`vjYT_m zwe9<=v0eT-NIZN`2zaG zgQ0sc^Z_i)mNGUI^U`C`K(-epN*5@}Fy7V1= zX$`JRa8dpm`nC8?^tsk@(!^gn`vfrkWB9!)t>wG?IXl7q#q{^Y)|z)r4|cT_{zxg- zN%-`dgq~eHk@%=L#NU^I>G4P(;x!p;bdN*t6D%KIe_BfqpiHj=X-GzlTVQ<0o4V3V zoi^J`J?zI`>fs-Fsm-{zT#1yEU(s@D(!N4iX-nX z9<}61Ebr;SO*(FM^n0ez!#fFye+lR328O6oJ@q2d;?Ub2)5=8*rblImbPR?2@|`X8 zC=+x@{JR&i<@+)XM?0X(^mtC&*+C+j34mpG%`# z80L@48tLRbhrjDIeR?M$@f|8}ZhLVJLsTi^RzyrRq`O7x_3l`#w?n`8<-S$YT;a!$ zj3K#AzGAGP^k#{p<4VLhdd7ELy&af!Y!*GkK9^M>{U%2a^s$LQdM6<=h4wpe>HU-; zs`MTch3*5=>uAHe6xJK;bLlO(?r`Y+R_NiKgh*YO-ftM9N`Gsj&^-=4d>;w<)^zoC zYkIKHrI4}oeuv&OLJ#jGM3&NbAF+`O*{=gvgI$D}GXnJVtN=ZhH+xq$UlF-9D zL+|7;y}t`R$3KWmPv>7pm(eF|S}Do+oTXRh2|c_s^v(?H^DRveah))rJ~y;BX?>QV zuUtwp{tNUrqU=QRjIj^oC-FdKMwP){mSy7^m2W2ek(s-3!B4=RDztA5@8#kU{f{4w ze#7g!?j-fwGZ@kdMI|-4Wh3SoDh$4KJ@_N2A8kD?J-u8XQ5Q)@ye$AA$Rerjp zdfLB2>R(wE@JyFDI<7=KCqJsUmf_#rPJa?x)hQH6p0eX`q3>9BxFgRZ{3br}PD0Wu z$1XCx28O7zMJ5W}L-a_l4`VGoU9mM- zZ!K%paJE-%(D~V3(ua<{V!pIrLUEli%7b_Ad%LU$>@U>GC(eLA>49`Wx;Vk%2Q-); zypxdhsqACJ{9qi8;DVWKXfle2?;kQhIxAI~Ghd+h1q|`?3CdWkc|Ebu{E%))N3d;v zIru-}N9-MYEb$34W)^hcFl?)$;IAAy%X-mh>x+Jn~wg`rR1Pbm8q z(i3gi?{RnPxVv0A@xJU*!SOAFg6{AW%D&;hV7>3+r9S*_ubg9Q=(5~5AjyNcE_C?2 z5xfn-W`lXmEEOr>AzI|lS<4RmUlPGnJxo5Ur9ES@fL^P&xIb|Nl3ZI@zcuwEO1-@ zQ~u@+wdIWD-^?i$;yQuKJxZa30oxfW|D*%b#V^3uM)+D6V_&YrJvF8WeL(cXD^lCZwJ0VIN`Bo+&lY=5fn%4(cqp&B_9?_w7gA%&Ax^&SiLEnG(&Ly(&;$JV zF-49Z(Ptt3&^rk^Q=R@W)06)H7{tBsI1?>SzU_&18z|E|26)SGIsN@H=pQpZ+uzSw z6{dF-V^I|M!UGM)xb%FB!}RKb8#0c;SdOnx^iP={-bu*$Mws5Q3{hk7J-!Wk-)r-m z>%mU!*Vm*S7p8XtaFdKEKt8<_g&q|u9daIU>K*HIIRn&~6HOGl$Dy|?hE0@OITF)D z-**hj2!F(<*Ch0;kCO8#)dSQGvfpFS|0ns;4yZBOzaKHpv->_WKhpn4Tqkh5>em{U z|I^q?Ze$RP`9YgJhI9ZHeR}Bsv%WRkgm1(#_!QZ+J4|l_lTl+3_reMMj6ZSmcSo#! z0HIp${^V(MybSFOT!U8Gxr**gWa*poZniJx43^U4n{vJt5XE!>0{tUmVeZe~kBXMlAEuZ&l zIP>`=o;P_Tu?0|~pTCc3IQCmsW1eOVxoM7H#&SH!@70*c3<@+0k9=BcT zTPab9-|}SOBi(Pa{FbL^dh|{Lj(iNZE9DV}D8zL_9J}~wtj`!mrZ)n(Nk@AedbvUm z?2(I^%|Kd` zvBIH8Wd!Ag-bu*Y;?$e+nHnzsD%q<16GP>xd^)F8i0g#7<*7YTo)&;E>ELjOpM}B? z-bu)B3G2IoA*y_#i9+`{`MZO*fwXq2d?jd+4(2%YmIyt(lYp)E^?3qhr^{P3952^kt^lTU@s7*eslZPNMpC-bpAJ=Jbcl z*K0V{{{t1Cw|WI(`%$h7wL)Acpq(n$b3pV`$|I(?wWDhK!@$dd`8yv;NN4R1e`g4P zcqgIYc(=TeodN%a3k=vRxC^IS2FkDW`OB~IgpvJC$N1nm%wNGZ0t@s=KMLoz>|c6`&@n8uHo3HT~+A%QShdh z7SzWroKltFZcxyj^kH{*XMOB2``%OjK@aFNlv5tv;N;Jv!Vlg_DEKJkca{H~A*%dQ z6NT<^>JP^2$giemhUihBp`7yIPObm3ccXv48t)h3s^j-GZpY&bF6PhU+1EeDCs_aB zNkZX7sxQtwb-DIWR5{{yjyKUrzhfX5`qAj8OLx=vC!}Ah%AYXty;5ws==(?IuRva+ z?Snncx+=XNa*CeEE`N!EisFuY#gC}UKazg#F3jumZstz@ZIv|I*PtJz7r5mK_K<16 z=;JKC#!K?cQ#sz3zb80$@Lm2;{r|v!A@!@@yfD&p;PSNx`J0bqZ(07v!UtgbcqgIs zdg4#(v9qmfC42mop3{DWJ0hC;&;03e1_fMB2$jDrx}P)_P9@PJ91<{nVe?^Zq44tr z;`DKhQXD@O(8t&j{9Ylh6QGZ=)% z4St8-@|u5(T=eCl{6@O@xK6}H{eNml4+US4ZConuUxshlgLgOLejeg{j8k9E-Rxbo8HARL*?A<2r$ zId-Ghb7U_7gL$6ur;hluB!<=!} zv8V7`RT?p1Z2F%Yn_=bhjuXgz9!*AjV?LnOL?3>uMWH*%zu83u@{uKo?NiMWK5)<$>Ni%rQ7z9{vozr1Kq~yhlYI;v`JI!F%t(`aZ%C zefXmmh3@AK9aa_mW_`bmyYCxV-t*v1IzHgZdr{;ePQv6z>Aj_&zh>S*AO506p?gF> zUauC%fs{+y=Csdi$1Y&9gsZ({9%=x~e;cw$XG}Y|^7WF)52hj}Z&gEG|9<$p2F~lg z3{G8*=eMyv%&=br*9(;YZ@S--|0Yd{wfPUe95{WSgM@7Ks+Yb^Mn1(!s6&$yw$En_ z(T8ucD0Gk5huQVO+F0djZ6}Gh?7uvN;E&dW{3u^7f9b- z?laws&RabB7|U>ZN1TK@EX#8Ffi-XpC%b2p zPq0AMJwfe}_z5F179e_BH#HIt;K7HfI=D*C4)>L*6iH&hR^Eq6y8|V0f(o#7ujplJi-YfPv+38yU2Mp6f_PAE;aj(On2R-sn z@Y74tj(#uCkMry?u8_|qV|%P&9reg7`A+}ppCx-p|BHA%@{fYEhVSyvoR?^0_`UvS z^uIWuW-f21Vjx@({)V!Y0Y3M8s>5|G`o(e3 z|Ce}1;onP0J`(3Mto?`TG3Qv7ej@C5*dJi8gFy$oWzNIzpX`MiAWBar#;7Ba7g)dH z+9g>>%V`u2Q}X5fW-6DN{W+H2^V=|Gu1a?OIF-vxGuF1af=BZ?0TtV6qwxjpC%=T~ z@*{)EIBoo-)RcDBCsYnIjh~=14X&U?+J7pC8{?t9BM6c89}WGHCz<eTaTU8>h#W}3NgooR3dt($ggbKLu)(V(&1r@)_dzSEQY5W_jn%DvC8 z4{Hsa^Zi-Sp01`o6V3O>g@?fvHr?jC|BW`|ak^dwU$P129b9>YlY+o;{G`;>m;Lhi zZv*Fap&`qBNKO4Lny!}(PNu;XHr=FaBkC!C0&TwFB}7ga>R%?=>;*4f;@41|gsI!9 zU0)~d?57+{EtJmOi0fI^FesWX+y5I}Vbe{zHqd(@PMCaKEa}<>zGO4%|E*kk7vQax zY&cN$bLq-T2-2060@^oJ!-QzMWWHW-_nfYcsK5NlbJ$*41HhMT_GOSR$fCe;!mweI zXRj=ovnPAaMEeJuHIO^wm-{R;*4Bb6Y`V2qmcg}nI%~!MiE-Gt(xS0vA^%fv7>^76_Yv?#jzE8N z#0#(}>>XIus{ZZYUH+ddwl;nl{g`%^HxA6IMP8jLI0l!0@H|o0+44;Jjq<*o*VoUZ zNX!$RH}nU=8XqnXmx32vr+DRIC9~i-VK(hyDi2cMSpFq~V{iox?7g8V%ikLBSk$@@ zbFCyFa!|+ky3mt%qwqqUglX?a%lj(9F}Q+8EWD81lJxpVRjoQ)=LPf$U|!=AiuG_Sd8@pMHbae{jKO zS@1`kJjmtr1U^dRbzXU3d9R7Qb)Gn^RgN7LwD~M=3w?(hpSKJzTUZ{+BpbZ!$$LlS zAx=Ugj<5>!hi^dXk@xWWun$xdzS9lsFTO<9M$3Zkq`!T8FZ$#A`%YP5Kr`-__> z{!TZE)6BU^>7#dmS!A>ALHcN}pVNmp3Da}E@|>N;vGm?lXJbwrYocafY14=F(0&5h zSYv1Leq!1(5K;Pu7?$vXc)p;!eI2A+gFgrAx3keduRx*vCFXcn+^h7l+mycfR-6To z`*HP3|LOpP`(6CE?4fa>;lJf_Umdu!mhR0he1nzU`#7`4v8P|!Xz8ssm`9_ z;$8(Gem0KnS6dC9 zIjWV*z10)*?R4G`oe9KYr|j2Z;jKzlV=O-^L+K%#aGuUUIS0bR+d#hveA^9q!mnh1 z5eskUbLpxLeMzv2f5bJ@J671e_B}$WA}_5e&zjWF#($z?U(c`DZTz{H6$e zIpDammlKLoDIF2{=LsBsOZGCr?-IDT-%9ohCe@d9O8wd_yVUTxR16E!OMK44b+w64 zeIg?73YJGePE*=V-N?I?Y4xZPWCyhWcK@!>;aP^iv(we!_fuS7n)via*%!##8S^fj zuG?@w59cekb|d!&BR6{|m&3}AfEE=Wn8x@HEd!x_IcFszYL=VuFp6(K62hypfCEFZ1mBi zhBA#BcBAYc<(Dg27jRjf@cVT4!^xce;7??)#rbu>r7-+>*>}+Dk93ddiS;A5VcO$z&WPpzCBq4% zvp)s=(+GS!;!!_Pr*!reN;MuFsUJHLzX})K;d4$;50~FjX!QX%{87fIFNwh6UmWx( z_;c%})a;sY`NG~%297&;soB4dz|psZp7|4x*&77zm6uV-R|Gw3P*DCN=hnIWM!D0Y z`Y=BKYrR0qpV*7-fb#jnTIltJQmwZ{;2DVjDU))Wa^kZgdoh6eh0(tU-tkJ!xz_ay zsXNg1(VXh2OhaEe7k8}^T5!Z9mB#_^2z)fk+g})m&T~wdFXuV(S&l@X4}WBszh`psK#O+&wgXgW`F z{tDceUGujwHzehs`TSKqkNI#__JuZIQO8FuV0yJH6YX#Q_u)Lrh3zNi&7U(TuXX97 zoQ}mEZ8>eNC${H}%`M6;$is52h0Er)unm8S@Sk-`i(c>)%s&~A;sI(-Y=?8F4U43ILi0VNHJl57vnnd_LgCFq(wZ~&4 z`||0OwE5ZG_IdN-U36F@oma_U2h-2q=I5z%7PKy<-+kk=kPMu{?NX1^9jlvZkMx#8 zI!F=+I8MTQYKp?Iw0L}SprEiJ za#m!YI06)BGGXr>9vM0IcJeZu zC?aV#l=wmHQ8{S+A=j(;0>&0jgdhR)UpfJGe3YAEz%%9p2VaA8zP?gw@Kbi5cnpTA z9{G580}pd;RRb^z{HOE};Fq*Mf`_^E!8a@2xKOE4_B=Pj+Zw@p5O@zG4s|mBT9r&m zr1W`sdekF;ufYYLjVCKrFjVmP{RZ|cT--i4BRebK49^UGGPU7;y5W}$hW}87wyNM> zX$K)E8FQk*)1#ip^)wqu5B@9U!2c@jC;b!oS#QL#Yh*jNbncK3YZlMT$fS}uI%8UF zT6Js&_6_FufE;I{MjL}ud&)A<|0iG^GEkOX(Xu3;MwSNO>llK9Wo68{Gi-dw{<$^xcfRD7};pPH!dfKf*`*>EZNJIyk-X z$40>)NgWwZ@918V-j#sEr%9b0PVeY`fNz1l*FqnZt5moDHtHSJ`u31Ko7sX$Kb#pybbv? z;B|pN%k;&79}W0wz#j*^En>e?z%d`xxB>7gjCcA*(ucGq+z9w)z_E6&Pi6#O33`k< z8@B>puT&j{Jf@-EVZnekf-t7<)D)gFnXb{gy@Y z4|H4}yFd?rv){^yel5cPILJU-)bBSD{LG_l{AfHwgCU_^h!CwvU~#gKmi;Lk_o zgD=^?@fOf`dHs=<54*8^f-g}jV`@bHkHx;106q)w6C?ITd=lzsQ!V8G9Pra4!e~s?|4nI9-VkCbc zm+D{R2Y{o1=Nug=|InN2U*ji$V_rIESwueajqUR=;49GoE{fRaE@>Yh1UwmVECxU| z;_(aTFZ7~*x@iII^Ssx8Tm65pbm~IDaSizg;D3wghd!UjCu>n&GSDw4NBARM)IK*N z9iwme`fba9jY)qa@?rEXfIk^YKNf9oL%%=z3CMpR{rRGZ{ni?I)0x0o1Nf{6{8>rg z3xMMtLgA`N`VgNy68ilZ{67Qy=@31ciuKDo81!qEDoJ$o1Tu95{iFmv`W2NnSM@RD zoQ;cG=PYRNXv=Hu=xjGbB=`{&h|Ujs^cyN|qv~boHq-bh9vWEL@lH+!#yc~W&OweHibA$2oR{ zV=YQ+^vI(AzQ#Fe#xBrT{5T%J@DZ_fanb)3;H1EI@J$eOPCs1eS6w(j`iH1L;>{1_ zpg#wVj@5~r4e^?WrkbhE@#(P{INQ1gvdI6<8Q{r@&hh_S${CGozb?o})#iZmL21)D zhu|`69tr_9srWtS>7D|L*Do-9luF(5-%Ogi1^vF77PPwz&r_*i{L;X` zs=$3N&9)=mR(_F6-F%mUZ~q_MuXp9%q;ITB-Sm}#Z$1xqv=j8p(c|OS%@?Vj6R*ep z5&+f)^&0Xiq;7_u)7mg!g?2&ha`XhV`9seXbWV**=&$;k`tiA`A1DI!6%SV|)DNB8 zs&w8Dm99Ju`0y!mn!2eUZ)6Ys!RP@y4@p~jztgznU>LSyd_>6t7)j35kp(Zawy-d9QbTGW?qcN;C)6vdf4s#jIR&caM0+y zT#@rxd}dS-%elalgMKIHS{A|o5|d?qZg2X)-?KD4UfdAJ2XkGe@vb;#U(nvq6@9Mo z>&J^P@~Z<$8t zjTbqevfV<0SPuGdmp^!ikn`t2PErqGVN6K{LC7;aHzTJvn)xDYa5C4|Cr>=z}pFXms8&kVEfF*K<1& z79=cLUV$gC473>k+mLF{VcJW3kz36)I`0HuFFJ2Jq8EH(mrqkbV_%v=Sn8sE&8Mhpc790`ak@hW4q~12uS`E zbkn(QjH+{CdkG0Q(7HDZUjm#~;$Xol;VPA8_7~{|KWG%-9SqaCc(=cvdw2THazA9b z+m<=OjxWaK2s&5%BRnTyiZGD-Bf!A#YqUdU=0!BN36CGCp5tHVXZ&Ni zn~hxQ1rY1xl21u;PvblNOT;u%Aoo(hegwIj1Nc=@x#V{ek4sgL*MDO1NbXMf5h%Y~ zNnh%IJh@j0%|#YpC2pbhUDnR%$H9;G57lKiGfv_ssz+Gg>x9P*s>iLUlP0j-o=#tC zJppih4KJO0wZ&ISzxMS--_9dz#R9YOLv zzP?XGE;bO{c@V}p*E3G?ZBc#Ka=gw3?z8t>J}h^1psx|^gp#R?~igvymE_c|AIcoI@>_T_%S{8D#f z4%fo3j>>(HAv*U1i$Zsn`xwjJLgm>AcKUuIG;cbZl%2AEklPi^eS=@>&c_1yM%6Q1 zo@JbryT#$)f#p8u^u_zIkiKSYsB?pMF!fkZ-#nBj@Jrok@`D(sPLJrDhmwe(f$Ig9 z`)Z)C5xi@KN}hfBw9f9ivQy(yCP zN!=Ngoz%O?-s?;|PxDL|Zw2AKU_O)bEAMcbkD7-u@(XB;#|7hZhG(NqJRWuC7Q-T; zRs09bKNtK@3)tgje?R)=dfd_vsLSF*@KLr2V4NhWQ`d7<;Jm_x<=o3$m(3b;# zmj{0_LSGI3r-HxWBrS-*VS}8f0{W!$BK*<+=e+H~?fKL;eU0FcIo%4=?y2OHBm8H8 z{_B7~`H~3#BT=4uc<{F)^v3{xXaG++BLY7G@L;&7QeF<$?{NN|2zW(6pE@Q&k9^N< z@Zc*$^bDxRdWf;TP*x5`rTWyBkJPX69t$!k=z-@cefKsz4OIz4)X;R)AFa>8oDzJY zIrA}h^gM7-hnns-Yd}gc?k`52UCHF%{y&-DB*wY`WiStN^Uwz;A|f=uxo!Kx&Uc2E z-Z>WYH>S#G{E%)?tB;LVHV{l?g{0Br}4LpH`6>RVbGZ~!6`lI6&+&AT1f*=$Fh zhxhb(UVok%v-3Pi$Bu%+qGHAijYsny3}{%+7xC))$(|4^=YCJl8a$hRoEfIJN_i#! zY)5fXq0|+B{Fe7*KqGRd*G}(7&SRdOzv1~^lVveZ55~6SM z#`%W2>hkTQFmsGY*kjydzWe0_grikRU~{RL#|eAL%GyzeI(3Mv1P z^=m#~@dbcu{BG>`BgL4?Pq#t%6HMoA4Ny|AlzHR_IZhX3W4;%2H=OR?-OTsCJtwDZ z&G|Dn-jDV|e0!u-=SdsS??Xzy|LuisF1S2Ueu(ds4?i|v>MC38Fv*_{flcYjFZcNv zw_6%1H%H8@s*TsxPp&%(g`e@!UgX1`u;#fY$i;Sg+N2 zYU`4M5|ck?u^gR`IsSb3Ci$j5GpB^-?E59;&&R9l42tt;~Usn=c7N*|23}P zkwg;`58sRYlHz@nj{&&l$@1|%*n+Ob9Sb3X^ZCC3C;5NC^#HC%t#q{eW%B-x%Izk} zw|&(c<7~^zm)mLO;=KXO#k_t#`r7<;p4@mhatliKP2cANURG{L*Wv}NFUn%iKVjf@ zuS&k)4qVr(^wh;lWBpM&##B208C)MJ-De#x_zAtvQt7SRgLM6GpV;0cgY1pDf&6!I zVSR!PDd%*f_rBVj`Um0V>+S3fy;v^h2J$ysiRPa2t8V1(&EBvN^ZJ_o1Y$z|I;NO{ zb?yYm*0wqiehm3q94>L=7N##q0UZ7*?%l)F1&;AEcqw&VFm7i4z2S@9sC40aL!R)1 zU>yy^F>X)Xq4f0gv2Okh)aOTJor~Ar77SuqT>xD6$Nv?_!Lhu;1BX&}VrlQ<_`Ic9 z)85h6b?V}!Ck1Z;i4z*WQz!# z>0l?m7aR<@UAGJQ7~dINqTjAu0RQw3puszgsh;VSKKdSjZBc0G3#mN!QVL5@8P5Km z@hcdC|3Q~7)jyryzZWbvbR|E;GwMhI#<9`$DJ4VZbS%oe{PvPlS7jf$!{8U7eBQm;||InJ*JO;{XRL#<{WF0MToi}@J;j%*$2v{#q*E!Ba#l3 zgTl*jZCAPkW1@mz;#$#7ImljFn0e-eK{x$$RrWDv&Qlk@1l(07ec$(WN^XV9DXj~s zAna}3LcvYOPSD?!gAJw}(88r7s~Wf^x^ABB0K`A;C{yLw{%{=@p|f}OZ;g>2g=LulGK@%L%I z>b1o(k{qq;DB#U_TTQ+!T4M6Ou)m}OWA4KJ zae3qJG#qL|d9v#?*yWteNJ7eBnPr}(vN9^t5svGTo`K*Yv(@G-TH>KoR943LZqdoc zVQfOqqIB?gE~F>qjs{M5b}tNc@bu-q>)Gy9=E&}|aAEvkIGZ#yA^m94Hx2ssnY%dS z3{r>!luFM$#Zxv^EGWgJJnis%LX<{|PNXdPRD>~sCAH%VpFkQ@mX~EqAk#?o08E_YhzW&A&mvR=JfD?u>H-|}mywyD6}B(b?asdF|Eev@Gq42 z@hlf(bmE6}>7oe+_j0>G2*zH8x8eGu@Br?OW-S6D$lifAqBr*kgiZUn6h1H4{a$(= zM;ysRoCN&~-wxbkNNr201)}yd}UPZYv`OV;zQ>CA`<>__6;ZKq8MIq(!;JbdNr#}Ay*p{4r zgw(tUJ;wj!zZ6j-2|g_X{}AK1RtD)2usszD`sMO>J?LL#IRC=}79I&W_?KpUT#Wv+ zARWrSYv()h3J(1{mn$L<6wr^aS9#v16i(UW-V!p{}s@Q<%#z5s9Zxak?1qP>Ql}>2Agi(}yhna(&B9_pikG@ngfQ2<>FiLHumi zZ;$={&gZ*vgRE@d+qj_!a{z27jKjD+`z#nYG*8E82pB<9KT>oE@?@vjD%aS_{!d*e z@3*6Vytltz(HNmc{@ggpQiAVfX;0V>q6C|A09me$D9R7;eXVSAmn09QrrjQ^QCyc8W-TZ z&C`?}e9voF{o}tM`)pPAEC@l+#i_u(l%K!%-w{zgqh8Q{K(g0*cBQcs^taKl?j(R${Mmy1>hG-iFRodIZRa?*q)*XtWto-RT; zDY^sK8Uf;_%Vk~2O0?5g@8%zNbw);I?x*w5GA$03bmOBNB=&=|*@qS%*!O#>U)bJt z%IL06_IUkqT+zcp8Uy{%!=IyI~emnUuP9xPXKj@NmtQ3ru|~M zn?x?+B&6fhb@oFEUYsa!w9{k$hUaxEeM~f6<{dlXdV$*SNV>KnT}YA~ZOFKkt|Is> zd~I>*BABrU;v}S3NWa4Ag8x#q(t@~M?MJ`F-t@@t0V>v@ja(0AnZbJinjdE#0|*W6 zBh9t;#P@YFKhEv4)bDGLVH|w0j`szsFSn~>u;vOhx^e~VQ-$lmZratfmr7^d6nnPt zf>qf^y~jNC802B`IKz+UJ;#5){g=+Rg>7@p^f#5SQ1IJ>;&Njr=x^H9P3*rk#~NZa z^7$FJtHl$5XXbQt@gzJuUjVG_dz`(=naVW!n&l$rQ*0;3Q|!SEA+@K)c>nL@G~*e5 zl?{nMk#%@`lY@B>OXK-tw3$eAd{QmG3~e#`z&CMnX5*RsU zAMAs@_|!$M9h6^`FK4nmUHlW=FT{1ZCvUkO=Rn?i%&VQ2H7YZ6c~(wAR#qPFER5ul zzB^7Ey_|cch*FQ2I#EU*N(T%i`bQ`W3FnJUJJLoHfwnubG)Nt2z(!7ALlMbsn49k(DP| zbbQ8{=*kKjGA2&M#8*dF#$g!($ujePY=@4~-OWc8-xJ7m>8ojAPk7e~m2wZppgWFH zdeOg?z7O+#_hFv17-RI}7jaSA$xc-Ef;opkf&b+b+lOS4eK228{1;ro+>1*2r)QtF zd$Z5sWf^Dh*+8b8?7=>m|F<$3Z!7YzzL~1E$v?6KrSENAuu-w;ms#`FL#3Qj{yn|d z^zAMCq#W-deOM=8WpetqA$`ZhW;7uMY(L~5rEg3U?jc_Ronn{N+u2Cpg3Nfl?X<2o z>{_t6BOcG--I=m7&&W8g2hB%knC+@E@YU-C8%0}pWn|<14(6s&0L{;=B@RAs@zM-% zZ3i%a0#Rm6WH!_|WTP}^O~@EE3ej1XVTN!UHOi12*W)ZIz^vC!TY6b99J^xXC&u(( zQ)}vnuPL_$j{J>+1t!1jTTale6I-x%0GnWrLjpdTHQ&Fmt@Z~D{Ji&|iMK|+Qy4Rh zDfJk_C1Z2&-mh+x<`3~sZXP4)F@p>?{wEKi@u4?=Ip$Eo$phcNT0GKc%t-EEHkmyl z;(mMM`J-b@Tc^hqSz6&2gFm{b_R8AD(C9JnVI-tXlXElJE@P1jN*DSd3r|Mm@)O6z zYfQL}>!^!#Y|T zP|!)WA-s0rwhA8Q^A}W|=d>;9f*mcr&v!BK$=5|-zE}@%>eBYEHlT<2qKz1{(8GiL zrERTqiE9XNIq**Q@V>@|c;;tN{(r;~q?ZkPhDzoAl(~GJCvY;OJRhyvgZ#P3gI@$3 z_z)rZPd)gf%p(jp@3MK``i9>aT&DN)_iE62@4Oj{{$U6H!A1Fre5ba@+3zy2z1guf`SBI)7udy-A-vmwd!xbKV|gHc@F&LnO7Om^ zJP`i9xNi6Oc2^z<@4s=~?csG-9tiJ`xbE}tx+@QlGF*?j%;4d_eh*s%x%z0v|I{Ao zF;C(`o`0$?3Ce?M9}WDkfFsXCaCsLX?HTh3!Oh$_kFy)TM&4lj>%ncJsGrbRonq4J z!Sxuti@`W02x+^|pN}!~0)%Vp*-`b4&Dc36Ubkxn8ppG7;c$~pi}6jtO6af=*Q?kE z5cy1dL{;98Jqt`-2;_WAPtML;S*GKfaKBx@8@vY?^96(Tn5|T9(Y|bsiyl?e>*I#h z@+%q0dIbFbM!hxY)&=}Zqz?wJ3uF&`hnBkWW!U7W(0h|g{@tHc@_pFM|GrgtmU8b1 z!Vh``>h8qHVath-{~z$ccX1mtK|4bwzwtEap9m8~f64eQj`cC|qwvWroGe5s)YB0`CDqgO5h97c#_7P6cRgv@3J{p~qd*8$GQOw`K_hFYUFp@y48{a^ zF#p2vYNdN%-9d@WzoXGkB234B64H%vM#&_hN248rPZ2ooCDllL6y7NCBMpz;;OK<5 zA`ixo7yfI5{n$8tphNm7=#p~$`!te1_yn9j+)Jh~{1QTT=|4f>xR)H+4V=bLOaVCN zn5Yr*=;=|X-4FYXrbn!|@%D40`72K24{^u*KGt~B{8eJA%wJ*Mo`GZhel28k=&ceD zP`!D5C%uPcdb}4{T`KTCDzQZMVK~o?4d!^gx;B7MC-{R%@4I*nQ3Knd?Jc<(*N;$+ z62jl_m7M?5lZS7@A>@KoCR%j<;%Uj&3~2LXzT?2 zO*<;{Uo~|xd~7523iARb*Wo(F*s275L5cLa6qERz)Stb~OO>Giw=~?YebLM!np*0D z@7PEV>ZOx&AD*8!c|!k_ektpaY5rgj-`SK<84w!dM;bYk>L)d!Jy%0tQ9XY0G_HqL zkDso@1s`$PQMl>=`wOmz5O*)GU*UQY*W-cw|Lqfve@jqroPN*a`Q?CX(&OH|*dD%D zD*0zX!}@JC`prOF#r!e;cl`ey@TRAv*Q9-B`{O9)eEs6mT)T7d%f6^rz zWxV!9CzY)DlGdfIix}0kE0C$jn)XzeyeLXyk3aqQg7zmwBPeK;{dMx(Q+m1df27hq>_W)nK zyFWB`2(#B?(eH6T`B8j&Q*-^Sc=Pn88CA9QHJJIGflbJn?+Tnt0$=ffuW*h+8txC^ z!n%$F-sE#Ln9+Cn&*_y1oiX;MG*d|0uDE4)@Cghj5ZOQ_zbA0dKNwp=V8ACpZ(3jZ zw&>kbHzS7c1-nr{uq*66wutHZA2#7|{)yx(=S%D%;Prx#p+UaTdl-vD@~7R8|9w^B z`|=*9^f1#0Ria#u#oD>C)4S=1<|_Tl+Y66R`pv5Bh0u@qj7R@C_9T8b=K>UczxyHV zxW9nL=l({bd+U$JE;06k9ZWgK`f%D0aJtD)^B%+YODpibb1UY>(B@U8^4cR_k3f4l z(|*geCvw6C#+Kj3e`;^XF2XgLx$ChP-zmL5$pb6_&--w>Sz6E;1)nHnd_iIlc`v0*HJGLtME?>Vr$V2~c zX-qq4^^47#-cVoT3uJldC!Bup8ONIU=PWekB57};{iWajJQdKeybrCs8ni$7P`@_T zg7Yg_L+Yx_i<0(H}L#HAT?#9;$DRPiaq#O zW8VpAy480|Q+;DqbwdnnS>BtTy!CkgGLV-#$d|W={6v3mX;|KSwke2Do7obZg~4Eb zOFd2x!8-<)_n9XT{adLH>7{WB+Kzjcad>rH6#b>; z#eUMKE*(vcH8D;H*`c(*Cw~Nsb^nGgx9^crZMUA0Q7}3qKjSRUFZUj!)QtHx^^ zLZ&2KFMy#g9b^1LE4Q`F?Diz-7XP)>jG1-mERUS1+u*ux%r`}K ztHu^CZalzpG5$i(r3P2f5)YCGzM1mY+0{DdBz*U=)X2LWG;O%xE1_LYu73|>fj3q1 z@rS77*ifYo%2g>p!rWW^b4nF2@wt8b&raVfnK!3Nr0C$mn>e`K1ZfUjlM5HCg}`+-sP(q2XmZo)pyD|G_GHN z=U9K-tJiqn0dT&f93tpagUdh6`nX`U%;o$`HUtl^*$z~v$QEn8^t>s&5GO%DOY8Og za`u|w7+gW?&JJ_iP_Y)Ev~^LQQ((DNx5ySRdvez^nB({fQ-5cY9lZC&r5_27!4)*= zH@KYH_FH;gU^qK}F0}6o8IB5BPUUKy>0id>AU*3%|1s_aJZGta9nt<{yWs&`FL3{{ zll$%UA^AZk0&Lbp`jK%wyavD(^i!{9sc=IpN4Gmzy9I!*VtN@e&JXS+M)&q`Cke9 zQyJLl-~)f{_hT57kDI_SJ+9K>;Gvsxzp?v%Y+M6)(1pIzrK?eR2L0#2HGV%vaxu@2 zpvM_p{;``}Zr5=v@Uo?y?WdS_eOx(c=)w@l$vZ}PnPCzA81xaf>s~z@ca-25T>ioB z3HfJK&oe)-M_vdQADjX>r>x<@`zJL40*}K0gn}FvP9@VS7F*I0jdQayectKhPhd zK7GadaTN8B<5tN9f5XXpk->T#;v@{7u2RBw6hB~`!4)*fv-Nh9tv4sNEtfAs9sidY zU61>#Wv_aM8gfju-u}n%0InBU-#5eU#^R1SI7yO_LiN^+ z1@-u3j~sHx_y50CZ%guvi-USAy6SPSI-Q4d{a9!GlJSQ?f3khxYYjp54C*cBK*slB zS`Az;?0dZ(pAQ~%!9UrB`ZfCsl|HUFt}|5niR)GRoRd`gPe0mEC}=Ne+b_HlfOQ`*1TWGN29s~{dH0wdB5(>_l&P%dVS4m$mRYt^j?7{WSt%A zz!QBq;ZjKaN^x#Gcmv+6j0O(m?Oy|VEA9GpDL+RE9CN|r>rim8UWEAg^QhxlBF^1{ zkHmiL$D#DZYo^bn54DKQwMXOUfZue`4CiQ-X4gUZdY-^AJ^n_}(fgBk!hB`^Io@1n z&d3SzKO6jy#dU@7U#mti+~;rlGClrkNjK*2_`Q_8pP4?RzKJHeTkyFB%C#Pg`8%4s zqVodj%*KSjV?U@|Toa6p@AALPub)6C%$ZP{DfCz%^M<}&7cfYVUnO>XGd{Die%3gg zC}dtdnc2yzmX;ay)tIQH>~s7npW$N@Erp(0Sa6Eq;8&RPP=UE@lo>SuYso_Js}WCj zhkcO8YT#>PciSGJZ$kPh=<#R6c|1zeZ{b9DuE2i+_}vltw*!8xz>&9uFYhK_Zx#6M zNH>q`BwwqmX3VI^VaEVFeSQai-u%O`gS)A3zZHJJ6Mmlwzvk&!z@4lc}Vy@Lg_%cw&jlA3gU#cqwwkhH)bs9BmzDDznPBz?SE2WH-1k$Ie_s~ zPnA?e>slUk@w)O7e%9mB&nM#1-#5DC=VzYs_>S|cKN`L&yXj%U`y4VqF!W}A^85R~ z&+Z#--}RYt(TiW;$&0%L(lpereX8_?o6ts~!({x;KDyWi<#xRB&-D0@;VZ5-@#;!h z$A@}ShB}3_=k=tc!S7n&@7&$~WA5&8-5I+ss(k#iRoU~5|3bXwc{5 zNuwR5_}r)}d2&-xVK-;54~SPcOs&BgYrzL-2?+x!lD^>z#rCIz&rJ@>CR2pT=MC1^ zhA`7jEaG}E!JJ9 z6yQksY4y!Girz+GC--U1wM}@to{$hZj$X&(v!+cYzyO>}FDKO4y(AL~B$AGC*)7sP zS}LKSzajU|rQ^6cG?DKSL({knARR+wp^0n9Td^P(m~*4lX-H#HX$hsbryP9WIJ2RF z${04n#BwEQz%?Tw0f*aj436xW+dgkzyo(LRQRb5(swxIWPP`8g@csrHY$hbYa7(+| z7Il(5B!@q!_LB%1%i{F;QIKjRWErI*h+!nE8$lF!EsJ+9SiICjLp}D}%L!L;`^F8H z_<`7<8O51D@RZtV*TdpH-~`OwkN<+v^#pvYkG9r@j|o z-3>t;J%!SFM?k~l=WRjyI@7;ZnhqZX1(G~xs ze1m@27cpFBC7=G~$$1wv>jODyPkr-#5)(dR8eQ><$oXuyGH&emz9(lRXtoD((lfsK zd*lgQm_}E;CUQQHR5-B1`w=|>^G&u~Ohnd9O!MR{Gk&R!!8}hW_~mb63e)O}bs~@L z=T~RMBVQ&adh&YX_kID(^k=@=eiH{Ujjnh> zT>)Q|%fqL;y9cZf=I)&RMuH|kkkfOVT~`pq(NoB77zcw!SA2qaQ?GXSIE0+#WqI=O zo_b^IhvQwJ2Y~R@Z=l^8fhCzQ1AZxAg7gSbS3JC zl@sZ-jhquaIqjgK23|t%x%(iegK2bSFUX|>k|_ zCprs@&TG=Qpl`>yOL_wOk_l+vPx=+E-{Sfs_H};=-yc06q~Y6mVm+~T+STWqk>)!B z&V62xar)l$L_ZE1U3sX}Gwc$Rp41LP7boX#{PxD#{YUJB9IOQdjjqgea>AnrD+j)W zlk-Q=c>Qqy%l1Le8m7^eqn(_vyG?SCZ#X}T&cI6Dgz`jlIb|rvBUa*l2G*SY@DY6H zwKlNhxBbNSq&X1rZzhs`*9B7guipnf(f@-+SLQoC!-FiaV>w>`KN0=^M6drJ(6A43 z(Eo!*R~9=t;Q^AB4=%sr zpfU5rENs7N-`ro9&1D*0+2Z8Tdk24t!pMRD;N&a>&9XqB{pRn3oRgVGSI!dqebU_| zhvCWjh4$CUI~}y=dh*`=X1}29M@*wDXNz7KKZIruz>eimdvDs^K!7|ANtX7*dv9KL z2?J?<(hEPpOP;UIdBx0ol6j23$D*7v~)_UT&94 zni4sew(L3s1FjcHuADo(h2`?W!%ptaLL=`z@GI#uS-;D2?_$~J+~KY0|E^F;=SSWz zm)$8m?()Q%b6REHFw5lwfSufXgvPv6pdU%k`f|~am&y6RWgp@_>q{!>(WqRR?=Sn~ zZgR~zyhdL>h}X&ev&j9uqe)Kl}kgX59a+Q&o6wr zv~7NSCzcAEb1m48?=r3~d)(0^A5QD{{BmRb7F}j=1(EYl?AYEBH`8F$52U4?qta69 zRa$Bq?(gEd3D-hgkKwuyn=@mBy42Tko$X|PYY)zzQXb3j?n8oZ^6iPf7y9t}gc%q& z&>Dr>s696_r7qiSS+@}O=jTex1S$72m@PMVjLNSM`?KE>TNl{^`&huT}b2oU41?#5n6Bs@f>^x z;_(^A(YhRCNeSr~-iOLZ`4GVwru6kQEZR9$oE~1U!u5;+Hh;>E52DKlSbUX^&r!mB z&AfpYTtW2K`M_Q@%RvCg*Yw4@{D6Qjs!f=04#RZ0*Kebq7`;tC@WdzcU4cCMJ+6yj z%L8zwE4}PuTxfrm{maSt&K{gzW)47?XF5?m@TxwnR~^H2xxp1gFCTW$dDte}@tr9& zSPLMb#}z6$%$HuEQh77Dg68GJSIcZR1o<$V(R6vEpySo`v(fxLL2za(J;ju1MEn4f zhF;9&f9r`0Pntv1++P096`G?R-<~7A{-}I0(g}V;FAm@%BK5j_k?;WS6qkoA_ZF7B z1#-;gY&|3odX>yJ=wF~9akB(dI;Jx6!hwZ$AVHQ^q&3?oADX9h^BSd(7%S|)rJE~1 zrcc-9XE?^ak%3{ou49-k5B2|vysE|MC9^p|b9`?XnxOyh-5lj>*52!KgDVN(e7uMG zemSqxmLSL1_yW4z_!mUe`$^efmhqt%?`KiE+seZ3B{$2S?kPF$vg0W{G9BCfbSNea#t^e5Y7rCbY|Ej%Xu?Tj2Uu8U9 z9`wI`{)_6rmHQ6lg5R*gmY?c#3yx&-`?>PBga>dtPqlcg@3Cy>uNKowGX^-m9|+Cs z7GL$-?#sp6@^bJSc5DF0@H8yVKRkw*qtT z<={8etXU+a{wU8OxzZhJ!kuFJKA^GO&yCz=E`zPU6{##wmw&}~`q%$?UoOV(#BZq4 ziQ&lZu-v{(t1EyzrI?@bkLB(#a_8?ZcR!&aXTgL4IlkNs$OXTlu3c9H4vor%2n1aL z+-uqm6OsFGBX`N}a>Z|`Fn$RU4fvTa7wsMK8~Sg{PYpOfDp&gdiadvd2hw-gaw9jq z-j&*giXz6<6`77^z-PYPa^OJru;l^#y{O!Y!UMP$xpKgASFzk}ozm+B?O;W<&;;%G z!0FTut~2$wVjARv->_8%Z`c|&aI!uBq!-qmV6LKKs_+1A!;Acke=N6v57va4jx$URV;T4zuxDv<@8z1xU}}$hC!>n z{=EX@c<|H1ud-k@=ql>pJ%765G~sc&!@&c~U2XK0xATZ~a?chT<6qE^{U-YQ!q+6( z!&fsN!waMOnz6aA2z(ykvD~*n4hjVH{g4p*B@0}3%QUz+_b?g_qIrX zRAKsNO}IDSX8AyF>du3V+|Co>aAHTsV7yszy~w@X;;X@D1ac{o_<@7L%l)$&d@|{4 z%f~G!_aE~bEj|8ol<%Q#|1_El(G|C2F5-AYn|C+{@A)#nW9cz=|N4glF9f_j*oTbi zaW?(ermxX?<$&K7f&U(GQwDS%{OqK+BJc;XUh)v^!BLF)&qI_-j@xsHrM^DQ>nSM# zdimGY^~%zwgAWwD%(Pz?-l+fTveQ^he)~_t-9^Ulrm1fk}VsXz1`P1|0>F^nU{S5sqB- zOo-&)2EemC_;C^YVBTQjSo02-uzIeEq#tup6Kl=8SBAe4f$u=y)WZDrh#!OAos(_K zMBQx2Y$d5WssEM&SJb z_u9?g7s`C4WM)gr}`Wiwr}N7z%LB=_qimTf0ZM!m*X!OuJ?zYeKrUC^ilb$ z%)q*I87u7%pSf=jSs!EN9}4(&LJyy|@BZQXg?DoFe$Rz|uSVpfTucmnaMgc81fCE0 zBaU44x9@wbeAMfSUilu-D?(oixL3XhER4X>xKH%T_kiaj@JiJGgh2kloJjtlY~ekJ z3j@!K46R?IYhS9>zy&cAk5kO5Jgw)S(4R zk3u<_G>))UBC?eC>!bYuxr{Buw-)mtCmV3=2UsKf0S-i)%J3zI|A_Z+@23)vQT>>H zz&ir(!uwUc7o1cNc$!LWS7{8VbB37yG}PVsXaj};-b?2kAC}{r$zIdNf`3GF6$Gh!k_^ZN0 zmppRfIrlHby7D#5N>{!N-1`h$URPfB{asgn8on%SUDzhO8N!d-5H^>;zN7L%vD3?h zhxy$vQn0WrocWU-U9q*+}{Y~d-S7FYY>_ZzraXH+|OS#=S+O%I;rSbE1RX^Yk@bc@2(mzMbIm&MmT31Im z1az4HA9aV)jq^eOr#cR1+QfbMM2{Zsa}i^}uX!&bq+1`P*Z_pp&) zXE(>E-pMi3L= zXQk4UNnhL%hWKMmprv8EZQ}IAW4uWg3J1}X-6nf-Fqd3q#_hx#j9 zzR~wrp*^!{ zBN5xwxqW32ud9A7I0l!0*!SJ?!`7okbly6}p}*Eu4=7!ojr+~`ZRI_L-$)vABmyf?v{bbQ8>_qNDGoP@+5M&-T15MA}QMWK5)^4Ok>1ABf3-lXHJp1jXR9^xb< zE|1!CJwtRA=8b~TjXbjF^0roI&#%FobbLRMSFJ=I;v^(q6xHu5hG^h=VGr_76?=Yw zve^r~Nyje&GMkUp)L&9L4Pc3=3ZZnTM-xbN;Wg$z<8pt233z&+Ts^~) zOS{U;`nYEa;i3PpZZfzmXFKB+QjF8*c!m>S84om&l@&qGH4jWgDh8tFXb zb*6u)X0M163*0tb$E&2{eYlx}H}G?rU(zCi`}wp4@dnSP!Q2xNzl`ifEr1C|k3}aL zYmvSB#EhAESme4XXNPu>pJu6nPyNDHwgbNQ^XzaoDboVIY(64wV`J$vC5n;M49E%e-p_5%aNIU+7|CRk#-P5v`fFSy{^8=;U;0&9Hig$ z(d4h_YRtn_pH2ITBA@*7_9w&}Jja9|DE*I7`q#L4PXAXn^+<=8e#!)we)46WbYv#| zUvW9(NSA)o59{g&9B$H1YCmj!dYGzt8H|1phB3shX{=}pvnM{(B=JZ5=U;UONH+q_OC0x!vU>sfj4~L8O zjOH9Iu1}vBIMtV${lN1Xm0axUS<~OZNzWRLgOHcW4N*O}0A}!<5Pl#%X%ez}n~P^X zx9~g)tNM+4!auFv<;Zu}bA{5!%~$#+>>G3EQl(p-!gw0(U(0`#p7|!O(JJ-xS=cA9 zcfjM@e6r;Qwxgh{gK;{x{7!e}sb-jgvz@8jf1r|EeLG7(np^=}nm!;I{#vNM)Eo+! z!DD9bUozsy!_GA_2><}wd246aQrn-s@`DSwJSA70n@~k9H9Z_!g^PYr6TrciubKnE zE>|LPV}3hjkq7-oWyVNHGhPwyqYN(N?TF7?1fPOJ2oG}sHTe>6+W$qZr|~wbVZ1Wn zjq&hy#yia~@LOm4JFyYTw;}mFufIfDr2s9#Ybq|R3A@v`_f!Mta(y=P18c|Dd;Lhw zDIWdlps!IWBcu6oB;pMoBfEboh(DR~V-}iX6WA_a+Wd$w-1W+#Pwq88C|59v=Y0_>FTFoBVw9`v02MfKOH_SNZvNJ@fVF zUsHZf=Z<^*P7V718iVH&!4HXuzlQSdG8fN!Y>|F5j{S|vFH8)o4Js4kI{TyluL<@4 zj@9mXmHH~xRP~rpc7Hv+$a8d7Qv)s4EBPhiYC9*zcyVwF}|>8<+IYyWv^8 zyve+D%~OsiwjvA02Q}{+IN7BZ^UgJYQmL3fasEophX&4e`4I5ORO%wH-qcF}MR3eX zY4A(EAZoYGfEhfO2!4RwYUy0onk_D#=g+=y{XCZ?0`9Z@)`Q(n#}4@rJTo6_Kj76S z0oTke?2flWrT!S_1Kxr&6EFQE)&=8T;8e6q8t-Q+;p>#0fIZD}&`%UAJ=;`eUr;K} zph~@X80g;yJ$#B9_%ufXBRxm;9Q<3AvN?wRGU4ZqgUwDxv4{p+kC7)7bd8yFq36_# zvD(7HO+Uu|W-ZkfocDt*IbHtM(z{vEBY*gg{7ii$l0UVXu!X^6r0~C#gZ$rIuD|L! z-JKgM<*c@xv2<;KopwlMTwOZ`atxl&5*unEejLg{?N}FY>JR4MA&BeGhVDop!?~8q7PG7ogA=YUv=iSzkPH+CUw%N$2J;u_??|GQNHT$hudUW{9=1}MB z^4ZYn+DVQ!ZKLduNd9>30$h}?#sI!V^>zDIB3{?d6?qFB4j#gVm+iiDj>ACx(Y5HG zYvFs=p5UeD6#PEM#0j^wi@kYemd7Is;GE*i>t;S_*CL0&^3Da#JY4Vzoc`zIH_3CJ zi%PpvCAj%ImbZf0=-TrgJ3MqJkEcKxiRG;XU()e(Pu>+G4{;LGu8+#Qlp(rS`eK9E zojhZBg0s9E!JBmau_te}$U~fjv|FR{#7C)JZBgjnojf#D5?J0n;7vNB4RH2ETfz1; z?E+z^-A(drefgb%Q@=3fbUY7JY4=fmka=#l_uVW+*Zxj~@r~*Os3dTC+KzpbI_C3C z6Q_sD64~H(FFk9FJc^T$_6Kj?ndLpq5M8^*qR`!Z*I{FfJgjGz28!iTSt1+!wF{Q7R*#p_z&#(G&auJ6wV^}W4g9v1C)Ti;(~8eRK}rIp|B`1PIXcdze; zM%O;!Xw&ET_5D4hpLBROfcN+7`?G+(CGy^LIC$u$ywG{yr+453yalFwZiK$6pnuJ? z*Jk{F#l#7>^ekG}Ys&-4GkvYD-TV#mwvs&aVu138WxWIXk34x>MIPd;yz$=raV$;X zL3@}!N%aoOC(;v3WJ(QOFQA`^CA;6!&q%uq`R*Ke)6#PJp|rs!wL60Jp*$FSAWlNM z{hpWF1;y6i zSSBOrSU<-i{ao@JD8Ew8{Cezgh%k5#DO8^l$R3z)-NN%=r!Vfn{`S&7#EOM~h9m9$ zHyU5~{0qU~;5npF`3v~t<;lYK`3ubVpKQNMCeg9cjlpS-)ZRZ@{|b0S>AXih}inoc`&uAMwwy z7Hm9RoDYKai44bH{5xhV-8$6pNIZ~M#jxvTQ)7dDZR7Zz1AeE% z&RvFO(x1dGHXkogx>p`>E->)qE8V&(et#ajSm3zF&cQl!d}Pe&vGmAaroY_qNd7zm zzg)_}lYlqiJnYm+IrzEI;|^IWr7}YQ3xVSvyBzS7Bk&spj(ZIA2PxM^;5Q2#_t-B0 ze=7pNRp7YCZUB5+1b&CWagW`M!N<%9{J#W_d+b)gqv^X>;JC-`0Q}Yn{rv_$?Rda3 zosf!607CYC2=!!<(sPEG{7HR20)NDuvl{yh`%GhwGxe=V{yqx(ZwK%HG4xtv_7TCA zk0$}gJV)ywfnOAXKQH-*_wccw!AVM&{PXLT>4S9)!+)-)o9n8MjKwF%T554xpyBJ} zVg5a4{0au7KOptqmZ$%Ly!A?-X!;M;``Tb#IJX=BHu|()0zS~a_nndSzJc!|pid0< zubu<^&yjWu<57mc51fAk{ze4;zR`EuPXT`t%U%;B<@IAjzu{57?K;)lup zq$tdO(&jpYzy<@e|_OR&;#!yW6#+&%afX84cN%MzNyi`%{(%v z|7#}YfB2Yea0rfH)kk1mCC0ocn`%&O_x5@ZpH?b&V8K_c(4h@R7$8k<_08gZa7YaG%e3q0ZS+Ausf zqGyhzi|){Q|GG%JkRGI)0;hd{Zy$Xs&txB@+rWn_HDYkEP91O#WXEZT02e*v0mEH+ z;dScFqYQa6SLwldK-Ws0jicLbuDFg&L8Wp5f;#Qk=G zD~xd&UXOLPpP~&K1ss&2k7S)Xtz&2SG~AZ}PVznYV7%X8_z}!o&nXJSN7V{^CglHv zaYFQ?VIQWqof@I^Q3=Ck9XhXJCmW*eTs=|fd#Z$oCH+Mw34JTW^y*qe{|}+(_02@z zCbV=*SBbq;I;~^pb?_{|9emDL`r0W>-{*ZpPuM1XOX!hgVZU$p zeZaB*xSoVQj{>ik|39=3INSI0@Yd3-C(8Y#Q&?sCzK?>gSPgpx-}iAGaP*|x=#hh- zbPIpqVeG#x-inRBImb{AC=gFQ>A(2d{JxXF_b~bV1$(L0BO< zYdt#n1Ne?a$}iJ(cFo1tm!esS4*k6ZJ?U9;UHV1zYU`NW-rBKSI$ySAu<1YeyAv;+ zoox%-=2&szbiVG<{foaxF?1U#o%7mSyOu3&lPn0O^IebbP5w>=^TVj0>sdcJoXFp0 zK4c$9j0ZjGL;jA%$o<^rUqFj<6LkGcsH-=t)K4)#F&SgrNnfD+C4}p1ar>$dlP_F3 zGV_U5*=+~12t5r$-pPH9IIgb~zrWuTkY(xoMOz^-j}QvJe=>QHu@m&S<2*Vay}6~T zC0-{~n3vL%`@@!>aD<*b0>2OOSdNf>ac^=C3TU{U{VHBRX<7?2Vg5hx_+v0Unffyc zDMzUkdStq7`2}P15$Lz)UrdG%U}+d{JNVbu&tN)AKh_Gn^cUl|=O?C|>#w`d&oAzd z|2U>e{S-Pn{xx+0{}PXXC2%K`WD`>G5}%$V{d7?8?&*ggU}+qG>}1Szl>TauKgR!) zjjPE5QvMa@U(y|a_%W8o@t+anRI>dsNAK)23%GG+&HqwUL;MSf{ciS$A7E)5|AxjO z{l|Fx;V(@-$>WdpF7!+6gAhw!O~C)imRW?iLaFAhO0_^(!=Wnaq`Ptb3D*m_E(zp(S5Iue-+B5yi?mvw z9YQtQ29j;k4c({!&~LwegpDnY(~r(BB0S2U=RE%O`wik~g1#!kpIS(OLi}G3Xqf+2 zey7@qY)nA6xE7|I;##r}DK8X{Q!4%KyWF#-%?ti$4_O^uOov-vC^1e4UmU zO+O42<^M%MWBJD#O%KKVH+uYcC|#Enq(3cce_OstpY5=NbaWwm?F@JjfAqDke%E1s zpiX=dl9G0{SHJy!)63tw-T{qGzwH2-e-Dp8`uw{6z4YJZ*~jlUeg0UV0h-iLHzPke zpGYs$0W$x=9{&vBj`jFI5#ew9O`kvJ5G+l=-*kYef4UCouR9Uf6kM=XT{*5Jk!L8k zb!%{K3gms;Ppsd;o_-S{&#ZT3QE9J5^t1i8uOH?CEKQ)F>42F(^s()G9p?Y*xaTpN zq-~DyxBa%yAM*f~Cg5*6VCE0IIsPrcJvOjXdanq7+i&~)j}B;g$U^N$U0XmCq~CPF%pZC0_%8%*r^ml6l78E7`{_S9pmF?X95rhu*f9SN zkN;`FJvZQw%@j@hO6M8Aoe9Nf%xs>Kab^adj&e`4@MI>){CZwTWmk9wa)D~)p5@8K z$47OSdU7B0^x}4L_jb4L|Ksk>I^*3W^Gdi0qqyib{Y0foxsoTD7%{b)!}5uCy+7t5vHOw~E>-ZY+ZG`<`=VyZ3n>^nG9b zqrds&=H6${GUuE*v)-Ax=Q|q9pM)~}f9&zU6u9d>{@bJc+J3;R@#rv!fSh~wq-1}f=I z?E&gEo9FM#`8@~@AjuLvIk3~;D|4H=Q z^Q)Zw91YI{evvh2PIhrIw(aK?3mZv?=3exCLC$c{jMYHgdLOCh3tWAQidgc8ioSg+ zh|iy#(T*3(xgFcLb>ghwpa7amy?@K-~H1fuzW{)@?p%MV~hrz-p^{gSospQGesz5A|DlJEh#cs z$Kgq=7LjkUOUwENeH@YOL4J|Xas@e6crM4)poPY*58frvFP^u1f7GZ^D-IjUo!Y~O z9)0vsJb?|R$$Y&sPAL*{eb*W3O59Fa= zN%e;s->Cmj98cDt`ftVaxTnPFU#Qc+26$KEy1`2yn`if!KDc~i`e;WDPiKGE|D`sZ z^Zz#B-Gb{5Fa1s5pg-7rWBRu{o-TdYKc;>Jr+**tHsE^1rQa8Rut)vD<{Q(0$nkXc zmkBJkKl(46KKw9eqf48f`cCugzd1qqBQ_9#`TFJ0TmPH$0`sK#@r*5NE&m|rU44GT zE}Aixc+B66EU##qXDohdcYW?K%ZfId=G$?Gb+C|Lh-0dKfJ(RP;BuY;{B4d8a^B;+ z{zvN=L8SxB{beV8q>|qr(Ym*sZCLZZ5ANufSb08_^e9e;)ct7Pq>*=rz`gT|Q%6MQ z!TSJ&AZLf>z&Do1YH8)ck;nulc^38n&AYfhcJknrBajDEkr-W^6w}7DNcvf znY7ehdhJ>jh5VQi&f!Pd)-x+iASmYT-an9%}#L zClsecYJpx)Nq)3&qQJfLk8!R=*pC)Ut3tS5;C$O@B5c0lh-Hdn`^*A=*l6KMPoAk- z9>nR8TJQPM!r9tByc&oxQrn{P9K-PeaJ|6xu~b$b9KB3PEKd<+Asfx`rXA`%nG?nRG}!%lF?C1bz%;>+EEV)Qh6_=-~KZ zp}ddQY}g*Q_Tc;>d&qW9$)9tOF6B|1mp>V>gB#X)LuhgUa!6$YjbZ@Y26~_ zdEr@187y>lFCs{u$a;0`e~s12j%v=I%ODHo(T_ZNkT}~1aXR2Qu1vcgn#=Dc3<(xq zZcyl+V7>Y_(tlN5N7E$HA7ko;WP|g)^q>=`hd3S5hUjyZx%^UlZS?;WXirvYheh?j zktu_Pw-^?5PolrxQO^3`34UaQpL_D$t>ryJ2--fUn0jZXiovp~CErSbkxzdn6b%d^q2pnDSi^^pOr|BK*9Hu$qA&r4b! z#OaV$7S;cGh6D>=GAMN4Q~pm8{r`=$$Ocb&>AkAcL!1t2Ex!KS1%6D60n?Gl-NWt4 zI}8gJZnrpiApIQ`mq+Y3j_FT#kp7D@Aq&~y4ah_F6Xr2dHpxFJk4Vm7Q6Jn#s`Oi* z#oDtwl{)BUKaKD1+15|Hv^^k`4r!<9^RKBqETX;w%EK{k?Nr(Yw0^|%hea7oNw{8M zdsr&A2bE7g$fA?;hx$Ydkw-jk+a&$8MS~~l++Qt=l|GwJdVWsjYVk37mc=LkdNN4#B4V!gonAuMTZKm!CO^_ zO(qB?A9df0_?po7KeTVq*fpP{smB#8qBa31$p%!f`FhR*Oz;d3xs#qbq^Ij3h#bvU z(cN2mk)EgXPFy5n<;PlsMe`jyBfsfRhVXKMJ6CWSZ&xhVEM|0i7BM_nbcE&EZ>T;` zgZ=e5fwP|HgWut*-{h#C)rc27%Y+|D&t}roEf`=qb~f7qh0agpDEW8JGgkgGkZD+yxyv(Puv^E%S=DjP5Pvf{YrR@wTKRL_e+_H#>? zTu;Kg0oT=nYx3PFYRliP3=bAvY(k@p%WsEN6^GWbKU-i2`swdjcMc!E6aw0wd zOnSNw0?Xl#gX!Fa(^KTg5pi86xBmMZkl$xHT7BdEm+&zDU-U=8O{%Z>WU$Dsb?o=N zlJk|goIc6)?7z7U;I~rs!|`pr-CHsH6ay|4{D?BD1+Eb`v%Tj^5}|0>zz zWgEqE?(AAo*C_=b`OfEM9ZQR{k&3kg-Zd<;y=qsE4WZ3XJr}U(Z#Id&hI)RRyRYa+ zew({Lcs{B2ik@Gx=p(=c&obc$j7@T}kttZT#m2Mz+oisxxsBbM_c}Y3>Ra2g$bLkt z2j(*tZMEdcPxnkuA-tWy{Y>C{!pnuF7H$6)cj||{nteNFL$KH zvrPDb@{i5~${l6nIsbNWJHk^_yEhM%{PRmBve4v9E|HJ73b*cjC9e!~B1)%;m(Vi~PG2eV0{ej5eYjeG?x$dg4BnHghS?UuZ%<@%Mn;hh;o3 zsC2CLNWcCjTpw9I(vCzSxf5+e2kNri0QAp+&%QVZ0yHPV?kh1kK4}DC1vppc*D3>D zz4Tvb-G~eIo98^PGNw*f>6bR(`YW#g;@XLGu^zYSd~Xlde;PQ60CqK@|0R0gBm0lM zC#U)?W6K8k&l9TugOT<*w;g)w_vwZS-@76HRC0h-Hd_3L+h^@ReIMigmM#B+YW-&! z$WO53@%d={hwy%gOXeQ-j0fB2o}|->)+d{!|BkXkA;?`Oc=+G{HQz2?d!CE-9Obb8 z_Gr1n{C;kt_MGfO?RoB{mbui6(wva&&obc$s&6)uUGBE=#$Vc3Hfn#_ zJJMcIyLZfgtiPZR&JDHymK8sQ@X-F}+V+1Bc#i|`&jL?sKS~$XN!?y-3BKsNo9TKl+>S>ODKrzj;dE=j4;N}V*Binyu-_Oau zZ`mle@3tpX;r$oayMh~M4^wUl?^9eK zd<#6xspsl>{WyNcK6;Km_Z2JS0DLOS+BZ-4XQoWVo&@w~4u4t=SQk0hD-UC9jc1wg z1Nx_V{b9en9yVUeZL>BY*$L-dNq>eM6Uj(0_RB+`F0Y>@PijBL+Z(vOHGPtL3OY~- zfN#QpcU*ZiaU@7^1@+;+qVK|B-b34q_R(PXK3KoA+l@-{QMovd^;u`y!o%mZwBCy zH7^Hc<4&aeYrX#2$T<`6!?7pr0Njtn_rorX@XuBmTV+U?v9k*B8}<7`UynIjk8G{S zj##X-t35_tD60q3&zt4+==MkR9#ZRp!?IY;R^UxVr|`vyoQtua7WHvnDfD;{8TTWz z&s5XnkfARwX8svp{1n^o@SA?w^ecqEZWMUrVSU1g2z@ouKL)TBxZr$!TOxL>)BCG& z&qg1$-#ZaF`aZOOJ?~6h)%fUTS_IyzGCr5;BN%rS;P9!Cd^il4^uGf3MP8}BDkJ*i z5MGk6t{>nPfUna0{d`!>`Uh9M1HI|J-N&(5PJVID-0aw#iup@&@{uFf9%%FPj>mNx z)2O}Hy6+;f-<$?}ovwlljuCkO3GQ45hLfH|e-W+|(a7gU=+D*mz&#Ih9sO^M*yB8b z*Ubg|Ou!$Hz%P>h({(dp@3-+;pqt(PX-@wt&>?;3$~p{qTBq;ZL)z}(dejBl9&-xv z3UhLE^5@6$vzO%N%y#xbInBFN1?T-v^c{FXNFR=zy;ubWtAKYfzMo+B31NRH9kI$X z-K2u+_ZE7}U37{0J4U?slgi?)SabZKhQmACRR+Upe=XCaEyOpVf`<9P>8aEjz5kT< zr!ri|M!`kz3;YTV=RJkQ|1K3=H%s#ey@5~uTGOMevvcO-YbJAZvhq_>2I{!noRSiJ zaY;vu6{McZdk}W{NM(HXUyjY#_5|*k&JO{nkn!2Wa^LnO?!&2F0=?u%P;fE)=P2;m ziSO5-y)^l;Yz^|I>x!qRJ<@IBDSx}HXXX3rN1r3@SC9{y{4vA@d|pPUY7^)`mEZVJ z-_Hrg+$g{Id0f{6Yp~xOdptkI+}p*dw{Ct{1uUHXpt`4f}~u&yoL4 zLLKp4hTWrJ=ZXIde$&=kKVexz!-Tqy7311*^v}4ay86}$)5lL4KWRd1dqZ1SV-t2b zntixm55?z4#%0E`P;cXdNGU0OD|GpI z!>YEfPP#a;_NJ!BSbk}4E}1RHzdUVv>nN>`0zXDE`oOL_0{fOpKZxJibbMD6eu>ON zi66usTUBGoNZ!L6Yhi57i4b(4^3@GxDpbDO6n*0=D0~!e5nt5(62ikcAcTkZZp?3i zhjKq=q&^>l@U}aFy=8~G`XMdU($Nn zf5l?;U9D}aTiauD(%j1Cp`*y>#tzNP&YPW$m4MuCf6j3dg}yQc>c>EqARqNj%5=2L zLsT#p<5$SoJp{iJaI|>^u=!Z@U(<%Ueg@ND12}b50Uz@!;77P~HyC~$^m#zT-vGSI zoioF5^w%h#@-a3adp_W&MCfmk{LV*yj6DVLD_p;m>2H(zHvc}r+W^1E^|KiMd!!G$ z=RXKI>Ui{vdy+I(f25oC3gC|dj{a{N4zmowkuJ$sFc3J`VKVK>hF-78kuJ3d`MYr4g2tzNL_VZT@)a}!ejDJ2M&#Ql@)hI){(HdZNBBPl_%@Ol^7jJ# z?-BmbsvuoTPcRnkS@3?u{x1T~76Cn4!pv?F{os%3@W=eu03QnY(1?79Pd`YfKLl|1 zJwWj<=ni@cLH>(?oAbaB&-wEX;4`6rA^2a0@B8lK#!n3240tx+C4gTE_?U=({{g%J z@N&Sf0epe$=Q8~kz$*Z+0{l9_nZ#(ku=Ndi(@KF)?F3?LI z5R9FPZsC@2`c!Tx{|kmf|NAiR=@XW}APsOTU%dc_{{6;=%NO}o`k6ZY1%P*j^N;A* z|0aSS{@u@f|4iGrpr7VH2x)*#zh6iA!>`jZ-a`n+mH_@y*ggfIWB;E8{&!;B)FbR4 zRBu3jriUzQuaOb{(3|U*v7kr!8ZbRvzZ8rB9I_US0(=+X`4RgdJ_Y3(AsE{NxHqn( z{4D@q&@&u1ReP^qEy5&I&(n<<}b0Y5qHe^f6ZekM@P82Svm*MpLI3S4xZ?@<$8BDFZS-HI zf(+w7s6Qt@9no*K%rh071%LS&+TpYaf5?UUndL_v?b>O>{}h&A;I)9`aC`c(+rZbT zj2(|bw>6Lt_Mf~WV!yK(F7&4WULJuX&w1Q@K6tDGe0@Yd#HSrfBV@U^FvT@wZb{jdpPF?`nSG@ zvGX|?W5eg@Oeh|gqpwBddpZLOD`NvXtBPd8nN;6tu;aUzF}^eP)je)}7lUu``0nvR zdmYxs|^f?a^5xru#}Aem3bv_T66B+1b=#&)^}%(EQILi~+{rLd_99 zpJ>`&mc0F&W6pS{bRE9Gt^3)9lYx7%B=`T9`5)vw2Kt!)*&=$G|NQchP0T8AU?7Z8)C%-O?Q5!7_Dwyn*9_!nLSB z(BCYq#dU0g{CctF?^kF3bI#pW>qi&reqkZnh{AH=$=|0w=6_+{B|P6^W?Jgn=$jbd zkWX0G!1h6V#`&~G&lY3Gg}#?ghe>fhRRV9CwrdlfrJWW-y{Fr;J^90O&|pkoxCZ=q z{ijGr446OW-86rSB3yeScoIhKBM{fV?mwxE#ai%odOwa*MkzoT%O0iq2ua&1Dq*hZ!9!a1yuVh#`^(-a&& zPT25Qo;PP6=mX%)$)JJy0f9>Crq7+Eb0rymG4l@^;IC-?Q})sG-c+}mG>Ecgrw8Al zg2h$fc@XB@p9S9ixX>QP)lc{2T=~0WZp|Em@3H^zN=c_K6S#Ntv-)56_it4%-7EHi z-r|Q_X_`&yB=#@Z67#wgg2IP!p&w|&3O!zm`Z?+`j4K@7U-0}S`oQq%<+p(PcHIsq zqQiWJO^@>KdC-}%^@Og^6422+gr)ljo;QIGb6m@RhxFdi{l+Mr_r9nQ{X3$m8>-98 zhp|}0$`#m95^HXc(U!jE*7l}GFaw+v*|-z48ZFU0$QL*u1WT*|xMg%|7dxtGpv zlpn4+1dj8*d(jiuQ%SymzBtX%NPnm(D}OFcRg1kA;~l=S*W#YQ?JvCPf47%(y+C?w zjl~S5-+nIc=V+M!*1XxVIi*FE0?EI)x5s~9{GRCerwugYdhkcS@|TgCVk_!n4P71d zIkiz-4WhosD-+#bFFufY1a+Tly|KTlWA)0$X0Y9janapBRvCwXr83ssqcX0>I=F6F z*O-2VN?UmV=wy9?6W}|3Vtx1b^gTSBz<_4`ewo`9mYc*Te@dmCOhtcfu^u;5Jz0F8 zp+69%cJVQ6-<^%EC+JTOG9Bs%rqkn(#kGcp@4@0WtY4e~`_B2{oFl7>OYoOBW%8V^ z`X+h>J!$;Z@e@N)RhXw=*4o}#g+eyIb2a`}OqtvO^zp5YP2*QIbd7I1X?0TvPOx3Q za%EfR_+{-~3WecCM!9%Q|)iD7&1I=*Y=YKcKVGFXiEoG(;4Rvz?85Q4>04bgLI zK>L{WejHBkB#H)(;PQ`z>3!AFv_eBUJ&4(vzgvR+@dSw{-_(fN!REWTBf$SqiW*Z;g99X@?}#E(SBVDTEOYw87hUo894 zJ+M3MxA-Us9a2w-`q48Q=OYzV3qB&)kDg_{cC=YX3i;9BHQlG0 zv)qEkU;oeh(X=BbM*K*03>N>z>e{WZ-oHzJR7B+-_FMd{g{S_(_apSD7Vlyh;d8(-0ez50$C##Hc zSO~e-Ego5oY&tTw42ql`(~hEjG`@btNXH+8YMu)H$)eJ1S~Y57r2hM=uD;WxOZ_?Y3yX4b zm0L96xo3K^^3-rV;hT`ws=DzyST0{u95cS&2mG);?&$Yb+BvF6XdQ78)-VpB{ycGR^uu3WKuOOTElkN9(dAF9b1e-+i^`Z+GNwV73_$9u=%J_&{W zF5K~LkN57!n#bYzy%f*;sviG-%O>&v^kD6BI`aQ#X! z?F|%b{p>Zy35xEsxan!MPtvas{tjM(XOZ}U*aFdl+d^49q0DKeDZ^SEFtM6=%mhbD<;(V6b*iRQJuf<1zUhoVLxg-CJk0yOx zXTg?_HbFuAlZ_s}Rn+P^8Dz5@yEuP<|57_pT*Wv+@nnme{&F-w@+_W3;s?r)B_yA` zkf%78A8k56`l6c#0V5e=>H>uD&IH~M zJv^LaQD4^?&kygOir08}J7clqnts3$*1s?0pH!!qkTKr3_ay>Hn;8^ef;tM{vstD0 zd9nXV|3cccJArc{edk;Dfie8|LJ!lKu|dZ5k?)BXUk^ILGcw4X{PWk8UpLrz@vjDc zokEejX`j7m)+MJH*V+qxqhfEq!}w>M{R!{4xPB=~>HKu|H|0(GAynU*knx~CSAg~1 zz|mq4^dn)jjE%lMq@87W$*X{)GI`mDo3XW<|H}9zvTv^V3D60ikwNZcuV=|#Zm`OF ze1+*CjmhVRkewD!=YG7k(}N&$ZLX;YFbChhl1fVm?*-sKDGaThx>huG5T3EqdkhbX z9~3aTQbwJi<95z zNqAYfju6~9yiL*%D3Nhu0KO&!&(r=&ue_DygOA`D9JzNxd^PD&XyaLrtys0fdc-<# z{>5XYhs`%p$LTX44F<)M<4G(;GL5M&)8eW7eR@uoiZU%Z#BpQcM{d6tq z`!g#z>$|JXP9W+2u$}a_`chf_g(ZvE*T^SR0YS-S7B}+=s#gvCVUG9T3uL|+E$??A zEy1%)_<_p%{UrZgHeSnb8(6O2xP4s%9jqG8|8E2Ny_Q`33j24X?Q99*J&0?A;Bq>^ zYmc`b#CBalG`0wxRyrpt|>t=Eu88OYkfcexUsLh~#&j z2$p~6iu$&uc1A(@k!fZ=4=(LkEB_lH`;TLnv|JG0C%E1h+&Da=r?mM&$s3ku_t7*@ zpy8#`PO+Y))NZ}1x*r?SvlRMhJj;Y1sP5VqdX}cyc-C_}-ls!R8mR5wv_GAP;Ob}c z!L(!f_uxmpeA@{&JuRE~a%AcQ!b4kJnkl$(di!{L1F!eDz}pXa{gdDsI}K%cP_k3- z@V|SmJ|}?MYuJv0)aR$cj?Jn&wvzKX0Sq4{a2l_a76QIab?@@w3j_|E1f}Px;IMSn z{nW^OV=2}YmkJ&u+kdF9OXpBN9B!j@d8uE$@F#cCM z7Hqyn`_Fi2|4Wm#|2iKS4`b}oVT42eF$$kF5UmxBi>5jp-=pc{8j_6?OWhs{9kIv|AKG+Tf0gZ zASiVm@9xig{ZyS7;`h&i-%!>49pA6dWsZ_>cz0HstGa*W=i7N2PUYftT!pF!KFQ_s zRod%-%LT?%rK41jgQMjF^Ngi}XT+B~)mzlAmtJY(rCglYfThoDaeZE8s+5LG+m4i8 z1TxnhNS=R$_X}Kl+#Q#H#y@WnJ;B$69@BjPep=w{-|8bw@LN=mlYD=CUEt(z zWo3Y$r+S=D{-)C}>!<1AuVsS(KUeiYJr&NU&439WBinyePj9Du`oKm>d%2<>Yw=HP z;CX@l9+Nuy*!W5YRJMM36Kp=QY?AvY;cdnBk>DoHC&Ht)RrhD&@i6}X0`;K?N=-Y5 z-D_|r&NArx1kN_Q7|-i){RY2LR?9Hwumt%q8}C7J9#i_QUVW&^|DSI*Uj{O(p!7}4 zvd0x(`;5Gz!1YiW#+#*oS3R!x^1aOK2jQ9Oq8`t9ep5D2(^I||;ToiR{3Dw0nE%jt zjBNj*eJRUAzLyM<^Tx-T?5Ek3(l>2&#CHWX|oS~f}Zo$)X~P&Q6*6_34OLJ|%6nR8}+m$k`i7I_g_4w4! zk0OC{ImY}n%5slgetycBpZf!4RMv4$%V9o!rO)>~2da~~WxUi||+^Btjf_T9*GRU3E({IVXm)UrppZo&tofz2FPYKFd)Z7Wn z8S1gJZ_)mj5gywAvSjVQ$sfYI8P~NUa?<=EJhZK4x<9i=yxW1N-yy`|nS8v5(+eP{ z2|X|L%h|mGr}lEm1n^s^dj7)Crw0U%e5MeT{Ydph)9CV1+H20|@&SOKqk6vL)9dya z9tYTUTB-kc384_dl|naysvR>72ITg zwnWCy)aILjqt(Lmyi0mQ55Y4ya)(`)^iGh^U#>V#o7Lts^(U5ieXFGMjA7Q)|1hC9 zk0&>}^>RxN058EaIC6(wmyCp6@ebMqw(HiIc09~G)BKH_ceeANOZEZT2t!5ochB@> z?9X_I0e6_d4}W*b*Aot|@eB{Sqn%o^ zkn}v-#_M`?#c?aygIqnjna@+@suJ%vjD3n39su8jKDl1~w&Wy%bNzM-_)SoKY9sB;611@z&+w2t`C2F0r_RQ+eLjaD zh!OoDo@(Y%zP+y zfXKhB-PVBYLQ9t1ZiII!uJZ&pPEUf9Pho7bgq|^1QFWCHV$b9LmFC$*?3=g@JAHGTUdDX_VA7Y-58yZ+AX}u1AS@JJS7B9cC2jRVg>oviRvxm`B zrU1wfP3YU#o5v{c%h9Z71?DMWm%hWIdVYbmD}rZu$Q|`oc@NTan~i5ZcOKvA)?M#= zHkK0&lL3eOPixyL*z$+Tx+Pyr9LH0+-J!QbM)1nX|8@#4r{}+SG4=t!@=RQsCF9Zi zqsV%qC4|=-S9+MAT~DO#h(0HU0Qe^Ky~KOJQNAxnOaF9Vw2u#{zBiK{4gLNeJR9i^ zP<^qD&%yP)y|znGe7WlTcx0VW`AEclqHqPVCyzWL}u@Jg3WWo4@5_L3X4igJ07+5AS`M&Ns$8 z7P!;3+=Ta4%+)7G4{5Ih;G57F(@(Y?DR1Iv$qx(|kw5)}1G zd-)6CC3ub@JyCwYM)~a~5m+94f0y=Y6AJtFLwNr=0(p+{yOr-Lkh$)F$hR#PYie(# z!%@R{{{rqmh#T>f`cHSOd7s$ibFuCn=d6En2EJqR0UZ&E3;I_)g!S<(h0uN<|BW3h zWNaLiKV?(d>)-UAX`>tWmSdt+<5?trK>b?LlkDgkeAaUtmMxMYseiP2z+)*7nfLkD zoX$?@lT@TRwwgZPo`lyOSBl`q+0*zl;q}3lVelMpda`=!`Tz1SEF4Fb%XbUt{d>hY zj+g#a7y1hysQy`z`lJG?Ydp(@AK+gVqX;<6#f1vkzfy8WogWq1I56Z-!$lD`!*z(?>5j@&7K=aU|;!T0oNBP1CYWLZT_=f#wl zib)`!CF~eq_ZMuxOy?Wpp+8ljrxrM!1m%kH76Na!@Jy<=v=agFO&Ean+#$cNz?ir~ z@C=UJ(I2j8BfVXNujOICrX2;lH|>M>qgheMHtJjdu0Y?UqSmn&`^B$wXS^ohRts)Y z{fXalT=xBcq+T)hB)pZl^c+I6aYaQJrxzf769&BImjjtHmvV4F_zhG8aMXC{{bj`( z#0#F`A$Rhhi^z^L`A?Comz;;uMGmC>r@N^ci~+6x`~c)@g`K5Ouuq_Z@Gii0w%{hU zAK_hsOV4jJ9{L-$UN+_CkIW|kUlRr{inMnX*Mg7W863Hj|J+G>UvJ|%ovl(YcEN$P z|8&&eKjHlW*RMQ0Uw`92gm(|F-x)ls3P0F- zRL1;4#g!I55U|GnaG9MAq!IRN~+)WCbA{<9JBf@hiV1NsdWe@)Pj`4Z>RVWO9C zte>FoQSr1RXZ;hb3$J*aaj1xEarOYjVi+)17{C|~tp9kHCwuDWScxi+NV zK{izjW~ZE$4}Fn}Hyt~s!#K9JeO1?L;$!?y+M}T21&g~czHb<=w=mYNaP5{wq<&V# z7R-yg<(gW)wrNxA1kK9x9&kT%q{-x|l=*_7!oA-ZG&~|trBZ>$a}4PT?O-L%D^#Z1 zc%2Rj#ACtmI(jF#m2(HkUAIy6@$F{(mGChBuS}PulGS(cK?*^|4#C6!LC1RI%}TG` zuWSe2{b~?@$9kjd58ROLw~ObX9f(zdm)TBHKx(G z5_1lf(e@wvooKB#g%BRv|4P68N4*f;7h8EOlLg>w!l1Jw^;qQ$@DV(NBX{^y<&g>Y zuk4Iv>utJD9<=k7y6q-n);q!emCD7;I;eE*@}NzTetRX_ca0}zOcCx$%h)ZhoA_PZW*g2%}AAKCBsWWO716#L1Sopyf|#+$r90{d%5(91GwhxH)y z+kcv0_#zftc|udii5;!0F+}GO!v8I3{C)uH%Mo}j&~l(BA5 zxnA(_fAG#|`FId~1kWPz1NuRgeZ&%(&yx=ji{YU<@jqLcLjS~Ms|6%n?ZrQOv3-g!o9J+vI^Z6~1 zd1WlFd>B0m4`b)b|4I^j#QPF>pC-Z67seX^+@6A)Okc(u1iXGp@Ql7Q7>;99 zY#1^xs_!A-BX|~xA4uORr0=0Np7q^jau@lTB!8EpFS2y3B}=X^;h~LQdYIrQ)tB(5 z;ToR=&*&@j+X2!yVaS?Dzi{as@DV(NBX`nwG3lFa<3(SSyQFWD{GAE1g_bP2zJynR zYrfzn)tB%}aOEb!Gy3X&!qS;G?IG7i^{oS+MEwNxTb5EkVX15I#h+>VQ<_d5H>6-j zLHBj7KUadR#ij{;QUB5VmdJeQ(i0gcSXyauhrAy3Kg?rkJd5NW(jTIF!vs!eM)|gI+*2(n9e#p$K z5M0+!OMeKmA6riG`Mw6<(0f<~Ctr>02e>xi`X?@|vHc;E{2|81Kb(zgrQ`8kK3V%* z%UlD z{)GKb&*~v4)_ymD>~>2QZ$Fd2uQN`t)OA%3SQgFSKZBRxIfnF_}{YN2jkCG6ZmJa^j!--;IW85R1L+N7{Rkh`~ZKb z8V&iXhTHhvYgEQUEKI1FuQJxYuF{V96V8q*P-#tAvv3N0uxcAJ2H$l*=5W=0Ci>)4 zQ!ObyWITMk$|(FqWmMr^@Z5BjHe0FSaok3I{aP9}DJxm8UE}wQFy-|)`oS&QWKzQSD z9U{1Kc(5(K*MN^v2$s6}j{`pN{IN=!Wbwxa;Jv91_$uO$RmXsjYq}*t`VW7snuYTv zj1q_ve{5@5*}hEL5iM`kbl}c$q)FwCF-`z{6Am06^*_vYR|%fMkvsWcCHY^Gjo0?q z0+Idk{b)N}b%L96Qib>aRppjEX??_a)xa$k+@$(Q7a#z>2?x&e?Z1kn#r|u-Z;Cn) zpCAsk4^^0#suDcI!@H-$o7_)re^(zEKaeIksFGL)&ovQOK>4En~?Q|W|5j=~;4`ins$xgqp@!C#0p*`5?Dv;f5 z$&%aYH;hAT6HPeqdEZVC37qZpFYsKe4tzIiC-jx71kdo0JIQ|^$^R!CFaFf-?6f6u z`%-l~$R4m{$>ski;{?Dr;lOQC`#uF;f@g5#PUZV0lJ6NCukEV^{O0V=T&-4_+>j~U$0*}j&H7YoG zyb6ACkqXveo@dQ26`Vd8*Ig=D*MvLP2%U~L==2)&!7&$m`tvHd>Od8Y#C844;WYnm zewqFg@|XhmYc!vOuJ-1Is&#uz<+GaFv45$9c;0cNd*4uveyYaPEc6ZjP(7a3)wl{@ z$|tX@3AMM?hXB{>3&q*X2dd{=!8cnO}tkvru-trw`CW#e^u)B;g` zhkX#Hy@lW=KdX@!)n1<>PCi`@84vFVs?qVI5Qk^@D8ER*%mm)sVcoFj#)yqjw=jh_+t?jL=>BO!k_$k&)V`_@#r^wSWZ_L5!i#dmC z=?h5w79(Z?Jk0-B*XsB^;jI8(QxZI5mrjNU)g^+5|M;|`o2RT^BXFAMjzMnBix0gb zYL_1&9l>Md@V^A@>X+19@bPPQTvV;+XK6f(#1G{67vMc7)@7N% z_TP?aWih|4C#uf^?!^Xc5B_o^;{?DrVd%Y)^>)=i124fdIC3X>u1&DMZ3nx3=-jz# z)H~I#JCNLeH!$k}_$CZRH5M+1SpQcocm_xAB+nh>pRQ45`_TEZZEcJr@2O|Sy{E3e z1!Q+Sc1(x)rs(;$)z33d0DKdM4OHRtx2qokFTpc7a;JLYX_C)1l9GRPerg*Z*vaz* zIO^Rr6VdnS)%SrM<8c$>@lZM>1+92n)!i~0+6uxh}+(Lcfam*}}r z)t`dh*Or|tuZXY7z@hGH2(5Gf^8!zd| z@-8YNdR@}2=)xS6FEzbDzP}|GJrk_UVZ5Qh9VED%PJ(r9jE6S5M)#{2&tI2g@=>?X zz&BwSx{INDp=L7p2%f=_JNYiP&oxtRJg1}AB~i)K>yk{li>hz)sb&n=9A()g*Prla z;hG`1N%beZY+Ofsc)tF+Jaf8e|7*UX{YM$45CGqV;S0U?zs76-YcSTTen}0FzK^Rx z`>*i~54n^7Q2SpKY5(yZPb_=wqAFJV&w{7{t^c6?uL-sPGOr(97g*EF?O^fp*qyHIl@;swvJmpj^pnqMY3k9B8*J&@J<3;G^4 z-W)@+cA(~dk*DToHmQSOiq?yFgO}i0Bz_=yHY8YYx4jE{0c3@Zl?Q!~ntL5N=ZF9P z-1ytej1$!S&f<<38uho0;3aq#i65xld4c@xNgJ>I%?RYJJHb5O>2?~`bQheTJp?v- z>`u($xARlVHF+-d_J|5ox z*L=hKf9Cfk@N~Ny$4}=w#tsw$;F~bwY47_Hu{4h6{W^H2H8mstP36YW&+yX8Q?cl z9kSZ@=N~bh_&d(GfzKbp=i6*_^E@%U(~1e6O@tp%AH;q@_BhVQYkSB6@??)q`(nN! zY!7D@&rj>Yro*yHZWqEk5tp9-h_j2XH)4c$3a-_{GY-$#?+k_qz&GKLD}4J&doA|6 z8T=~MAv~XN=+_B7&r7TWyha^zhi~5-JUG^W#m-TOMAwOZpS>ct%f|^ABPdTAqjS{F{NxyK%A8 zU%~GTb;w)Ma`gwq3!Y`d59CJ=k)C(jc-C`kOt0gl`Eu;nvVLS*70-Wu4RZH7AYKpS z7lii!u6rb@IKS}m9tGZgN$`x`e`R0W<6ChfJ@}BlmA;SakHDP3ySB`3>{b4)QV!k`}S2eOYs^?bNK(|wd3E!b-ts*_Q z+i0z)Y`7pj>3!)Q`dP7$LH@NRPp&WUYRMmW3T~XfYp{L;@AT)6SHYRT#613=(T1RJ zcIMM6z;GcrYqCq@`*_-|?F}1J2%whzaaZ>xMFaf0(HY6))%F5QRFc(K(j zUG3BghxkVQ`vX&Zjgb1WFI8F)1wow}YWhFbpEr|Tt_#~m_B*yU0*&8)!7gS( z#L9mK$Zm4nlG=mteuYcFLx{s$gS`n)Vc!zgL{(6E2R_X$Vjp8bb4lL!9b97H;ghX5 z|G`WteG^8%6`7~3eFE|cp23kj+3|U@qcr*y$>ZP8c-V_$70f9m6u;;1Ce=O&HqSct zarQEPMtFb6^|au|;TivtETSn8wg2L1DR=(@zg21se`n3mf9l{Xa{>RS z8gpONzdk^`;F&b!o`U%Q()^6~-9$cbqHcBU_^#H5y$+cVdi5Y;@2TmyK=jeOXr5Y?M5AKWGUcA#9PELMF(@PR7h%VShff3XVkRseohgdUy8 z?dZeStwBEob37?`WA~EJe~8N1Rg1L**8pA!_?xO%2tE|_SXWc`4#i?=?D|Oh=o1va zA~5>jZIt33nU#MO_@h5jH&t-b7DVJ53;w8w>P~|Er8qd^q=t_PK7Vwo3`EJzZ>qfv)#(Q5E zvHvXsuOAEebxQS}5`o_)<)@zHn}zSo4UUwb-)s5r1N<_;4~@uorwV%hmvU4>zgpFw zo^1Kw0Qe}-ZqV?~Nc{%B1aBAsoIAmPZ3OK~O4dC&6UUiUKKWfA&!G<-AQuK~Uy0>{1uYCq~>6Srb(;YHQ-mIV&FOCkd^6xU51n$-=I`g=kMdPN0`Q9g|19GFpj*5@QAik2LSK#d z=yz%UxYzwhsR2I=^T#wFr%(5~?SS7Ifv0IW?sdDA8rUrY&(v_-!9xw)F9PqS;kehQ z0bUz{_tS9P>oWmAF#;c`;keiL0{qzse2|8>0p1Vr_abn#|6G6F2l>}1wRhjJ|G=*@ zw*MEj6H))Xpwzz4h3yNwbNy6574**n{&s{O?LX(w0>HQ6kb;f~J+=SjAB}*&1Nb9h z|3JFjexG+N;5P#PMMQqI|14i2c)-7~$0gK1K)Dh5W&u7F@Cgz5(Ed~XSYHeNPXYc^ z1U?J!O@Pk@{2IVtkH|My^M_x-25P@sBlHV2eJ8}BNF5rKO(3b#C`BRQ-A~vz5Md-@`NBdDy?zzooe?B`n4L4JJL`GcaOl&*KpkH&jNf^1P;5ie4hcn7I1ubg)+<3fAAaW|K9@t z><9QA5jeH~@UQb{f_?$u4@dHs+JDNw2XWN`{z)YNt^=I>|2kZ`N{vX3=zpWY*OB}v zA0w`fz#&)9-;l%-M%=Hu)034S?LUoQT5bgW#Y!E5?;wTXX#c5yU;lgPcMIU>g!>2e zcWU^Zz_|_ZMxm42QSTv$YTS_MnM69RTOnjK`tr z;5`QE3Vl%j9?@YQ@WWWFv^cvcmYX#@J2zHXlszw}JQiaPyVt0o?Wd}H>Ls|YRVsUj z%J_Uez6E@@3No-qsK+JP8>m#q*1js}{R@-ocXzjXeF(Xqb$qQ}@HN`sRgZb~9y0D_ zq&WCzD&sT#?wJrqXDfb5ZuxK1bG^n14f0;eQ_VtltUvxe@+-QEu9uea1W* z_ABbI_B_&qKOceb%l%qH;J)ve&EbA+!~XF56)L#s4z%lcDK)ksBp=ab?0^mz-9wLn zcd7w&hkY|XyH@h3;b4jZAJjYaVdyhezwTuJyazS>P=?Dt2hZ4bkcPu|3sEm#bT3fQ zD+Ak1qE{zqIP5nMYw0d}1n^9yP;{Ap|93Qe3gGbBi=GI>_dz`QP{VY<^8kM`3?DOB z!;eBdQoe}FkHnn^UkI5PUZ82|)=#BO*Y+*Mdkuycd+f4RyA3tgM!Lk!u+b49cZft9{ z?p;?rJ#Fjs)P`Tyj=kgE^`nn_hm#0e&=xkV<7c&dBI>!LW@eX{9Mjy|)^y~AIY&+? zF2P^kl*x0t>YH-rX2&LtpE`bGC~Cs0wytHZ?VS@ER<0P|xf*{frc7=C`uNtyrtvEp zy2dx1w7RLIy{>Kb%9U-M`G4}ZB<0em>G-KTHlgD+fYQz?a@v!8S z$&%Rk$rC3}oH%{rj7gIx&X~ZI6Y4rvjB8)n-ZZYMuD*3bYkNamS7Xxzyoj98)X~wt zlC2NBtc5-o_ly-~XXls13i5L+Qc`-yiYtm^*+oV91+fJ&^II_RTlI*==2XmIl9L|; zFf$g*$tx@v`&s0Brc(F9YW)T+1X+8qjVx{95va|G%N@p)Fn<9z*HC=Rp(P(1dt;Z?%&x!34}7 z?@29xwEGPk9IupNB(0Y3^HHO5Vl7#5)M4g*psx?wG(#)?tFh_*FX@5059tIA58}EX z7u6#=r2bX6!!$4b$*57QR(BjW?ifjol45?l5Ia@~Li#=Cc!_@5h1o@UjL7Le47jl$ z+W!Wse{@LwRO?4}**(cbhwb+q(`0NY@SFdp-t zYylzpUw1TG{^FuJ3mBLAzv}US2hSf`HmciPU;Zf;5aR#7qtX0x@^R)c1?K;6kN*}t zqkT1@+i^bssU|vXAFTf~G|d02>>N{-GJn+X*8b?5HFmRXRJZkte=*(e!!1C|nP09s zh4lH_@gV+ZOp`P9`OmQZh!RUpXT^`e%sjF(dcw1&(4|8xXizY$A2Jj_qS|R zw-0>&(=EW4w{fteVg5VFf6BAx0Gs*mH^h@kB!vaG54{^s8W+;0Cx9=MU8%dD&b+ zG5<1;e=TsAdHnwn;%_UE5dS7eqxomenUl@E73L57S^3+5+v)NDXNbS`j1d3h9gXHc zFRL`y)_;xd9{-bodz#~)o*v?FE07TXQyq=*-_l}P@WApTf35sy0rxzQ|LLCpem%(+ z@DTqWI~py2c6m;*lm8r#Kl(h4S9ts}9;RPR_w^)Oz(f48KG4u;`OD{K%K}xF{}PWs z`R@%L{})5@+X5cqf4!s8^5+-m1eibO6RdqO{%`!9#~+7qc=Fo<9^(HSN5lN7ekz%p zLoEdJ$GQQ_|4!gi|6YfT5z5t1Ur$b4zW?ZGwEQ{6!k*8wZ^Rn52DA~&kWM4|5X~{% z@h-b5A92)K{vHGCNBtHlb3x;?Nc$fy!HhiLev=cIZ@m8pO~#g5TfTGh%d#+gqwPof z8UC*U_ic~=>Jb0L<@-%XWAcAqPHwj4|AxnZGjKol`2Q@#KXLi~ucOiY^FsWQ7gqky zfxFY=|3Zj=;_|)2(HQv)N=mqZv;DU^{^+6xP3%#UMu2fU>&flMWZOaT{kJLI(J=oV z*(K#Av$+N#{!OVK|6ce#z{ww=Zuj^ntUsFeax~0;XZAe5f6&y&<39+v2YLMK{qj9I zVg1o`fTOYYDK4b$0hhm~{XG6CZ%t!7{-O3~a>Dwf=`cs5`4<=F6k7jj8tL($2;BJ| zf6V8x9Af{3^+(g;jz-(3s9;_(Gue&9{VuD+br7xzxC(KhTX5+|xV(O{OYysX;{2cN z>6Z&xMKn$*c-_yRDGBSZro~K?@zG{mzVk5RTSN?)Kk6w{KAOsb8*@5j;@mIBWBW}> zSbsECI~r|2lRd(}(&OI<+~Yj{lS1+*tUsDs9S!r}l|8pWhDXA`+2g+oxF>r2OH`UC zf5Q5ssmsx5|0>GLpYQyu!{dJnaL@GkV=mO=pRoRDLch<@X#VIw6|cL|$2{Q8{{{W~ z9+mgV`XP_3e$?K0^;)mfeEp^+u3uhvG}=GVzsoAYdjau}S3Umk0QW;DK(8Bp|CpAz ze!=+P&@lg<*(Eu7Ts(!pH~w!TTWs_A|HJq1X^HEXFC2~LpI=Z+y+R#mP15L};q#x7u>aGX z<7l+~F}}&pD?}HR?K98gUkKcCCx8D_eET1fu>3ZcIvSqu|2#WCD=)jGpdhy(pIa#@ z2hBxZI%xBoF>z%=|6l9(MV!w^B=)0vN5gvT%+4)<4^dz}FmAGTLYv>b%5cXzop=0l zc0|H*+}!SHnE%%7fyu{PUl1~oijl5W0Q(f0~Uwul(4;MKG)G`J?0eT=NDxcXO}SlvpoJ60{5pL{|h`l zzM3@A6ga>BX};9aFn_A2W|wl0m-%1p@m~*I@4fDTN4@d}{>D%t{&+`YXtbTO658n+ zFP)n~^IK1k?Vg>Gjxkgyo!cCZwiDNTRJK`fyzsuwQ0C1o1_@AlY+mk;*ep9eR{9#K&!*==t{8@v7LhVkH4*CzaTs#Gu zcf54&*XvVtI;MgOrSqJl(fJ|%G!Jk6c@`A|f|>or4QyipGaj zM=m=I*Wvh${$va0b(hU{a{RwOu|1#h^n4#_ZgE`qE)V&`BvZkJ^!&)tXn)9>JGTh$ zwu;3cFb8Yx_yusk^7xx|JYvU5rh*Ca|I*QTcFdZM(r@iZ^*!crO*+d`VJBXpB5CdY zKv)mcl=kY7wnR1YjeU%=29|IRL% zTd)K(*OVX2FmGV>z`BHG!yW&94iEYFq(t?=GV}!u4fEf|{kFLUr6t1u0FVEnz#Z@L z@ABHMuO``v(U6_c7cexM|AK;IQGn%#zgqdH0QV@5|IK0kiOT=78IDHhH}MZ;1gC>C zVbhrf8hQ1_iS6@TIKLCs1Iw}morKk+0=RX~Ui;1t<+q(E4dq9TqtW)7n_XN&Ww0oFvG8I& zP{-JGsIFPzrE_A)UUtGVln&Z)L!#!-{SG_0Pe{i|2x8ZBr502(0&^l z*5i|Gu9f|!p3_ zu=YA1G&i_(2ATaYI-P{&@F$K&my`VL67EiLy-)o*D(lNG#Fd6R{|(e(=mRvpiszrZ zw7!ogwj z{&~yMupPh5p1ZiTfNL@4k3NUh1Nq{=IvM;N8@x*_N|@JX1C;c>D&}* z7p5la$F|IOG^_{4u}ku^i)hl7`Oo$E=L5IQm9sxDJ`{*M(UMVEIT)=xCBeo3W|gmr-Qi! zn~o{KI;kN)^XipdSS+VA#^0aYay-5z{xK5-HyrO|l&5qYZ-q62I-2c?b2-flvfZ0F z?Vx21BLpqWEw2=G)-s606q|=UsXnm!zAt41VXBlLb^1eQ| z12zs?E(6|G7N*qoZXGbguT*OGV&Gv6Q$RA@t@GK~31fEJA9>ybSSJkKQhG<=*I|AB zuR(tu@ZJObR^9#>`WqQe0t78s|DS?G80m+#4?Zr)>-+zSb zbg;v}ldoVz`<#)3ci=g#Dr3Q+Dr5dDxML0S0(=B=!S&4Nd;MqidPD^+=-aeBBFUwX zQvCM9!k^G^x<7z@y9Y(!Pii>b!K26S2>fpvPIt^h^d1+1zo6lCNB^hK;0XL58cz4W zVP19L2psvr@}rGzc>&9dqws&}eES&i8!=xuP3N1*_qR1Y-T$G~z)vFl-_vlq+ z{t@_x8cz4Ov9GEv0;hDzzMtWO-|g2c0>}D)@~d?>0{&0Hy?ux5_waYnQwUl<#J;KC zA$kT-xwvR0;Fkfu$@x94-!}DEA^OeB%Yoigscp1AdxHvEOK{byjE^vP(|QChczi0# zaA^JV=3{ql>^rUUCp*@UE;y5u3tG#8JB**z?iuj&WB+&8FLQl69_zrjh(6}O-@dk@ zKgRZf{iIz&d!bh|$20-;x6{AE0`t98_x+F;WBMRJ(0=qkS9Ql&JIK5X`%};#Zao-z zatH3SOiJI)o!Tqn-Ljkc1+DO@)_ET9A=)qYq~{!_30kYPo*#32w6Y_%8s|kfx3)Jm za(@M~yL1+LY0zV>-oHZafWPkdWwcklq`hjDHkSO)3(}5AJBVDNQ~{-WNb5wnL92eh zPCp7%kgDM%GwJU_rYi^5CbJw^P116LKbJGHn?pc3ImeWf+c`S82z5~F6}T`jVAlCB zTZ8g~b^gEox2 zpX65kuWrN#uu*KV4+47qxo<2BOY>uxwSmOa^(BBye|k^Z&$&&wogN+ zKkoMh*B?k1J2D!K_M9&K5NQUjcX2X7>#a83^j@kD`?-|~eE0i8@b*tpXo~ zX&x^_Pw9`DoZ<4s>1;$=m_KL*4u!OIJPL3@1>~`jnS{1}^zRa1Lotx&5EkE`MZDfO4nO&)52F zkhtX-GhFlu{3;Xt-;HnQrjK7fWc$Y7WG+uzKYH=!nr0^O`4M_j`TZZ?r-N-$t!AH& zR%?&#-g3+ZkiC{;%?A7JC$aqOCAm4Xsch$9FAtbdIb5C!o4%%PhIjtU2O93U4>jXT zFAk5szb^03G{N#&h$nyD8f(S|t>b7z6!Y)P{Db9a-G`H0)>l`|AXe?HY1ucgSJ$C5Cp-18uv5nO=;2fk5oFm%Q(ACk|dP0+-BB-KC`Vg;EXwhl zfTMk0?CnzooC5F1gQ-boJId1>F_3J*|=f(A-A4dH_ zywi;*F33+O&(3>?1^aX_z;)ba&zzeV)SS zHQh}~`s<*hcGS|{i|0oWcZJZUAFSKesGMHAzWhOc!r! zU8IQczvrAJlP|+8{QvLG^UOE%<-F%4IXTHmGMO3XbM><=BmK(~ zeS&JXXHhCrt9kIP$0BzxZ)ZWRKCFd@Pl7dX9ZAnHlm}`Fg7n z>mL(+(|(tn1ne0sTI82|@{ihq{L@1oD}S17Wn%fKIPw<&o8rjFOM2;_@IgO=cOd`l zkjKiOK0dV1vmE&uz~(#hJ^e%dQT^nGJfVE)AUOY7j(pq;SW*$nZ#f__|K?6bLj9J9 zJXZdcfzppq{VsRp*W&*qX1q_dtKWX~-(P8~w=g5cu zUvh7l|GnMk#J00)n3$mdyF(r;-|=5dFrKja$DDo16OMd5A4mU~&s}eG+ZV>|hR4cx z{MQm1L+EkUl4pT^Ih5aOA6GuRE+!`AAO73$u>8Mt=S=w``+44x{|5fQ@5rCvJg2_3 zN8clQ3N1nYyCIL{pEiX~I+>6x|1C%U$H0E!$Y15;f9nzbk7TO`pR1qGLLQdCas2cd zkHqpZhOqJn06RqTPQR_6bLH>2y`>Bec{u-@XHT7>O^M}W z3}NMu1eSX$Nn>A()#!@(w%KhpEP?+WdST7V+bpMGO)8mHvR6~S&!%F zeIq~jkoUk~L53xuZ71mIxR96A*#cBrPBzKmbf!7!%mMZcqDa_xgl^ZA&QA&HKtj*N zbm0FDuT6(;P9tzSj{i@A|4%`CF=5~2*mNMlOJ@o51`R8;em6<6>B9(|&LS>Pkdgyj zCXOPL3iMW{>z&H;TaO<3w2Ebv2AI@Wejme;pvOX%6*M$x9PYofBK7-WQu1`V6~L9@ zs54TK?saC}7wP^Qrprp)S-Kbt7+IV@P8Vu1=~n4<&j$|oA5$)M(tUo%>9SIHmhQzY zD`?o$>KPMQy0xJ7j4_0@&#QoS*6{Zm;plls>+o(rw>IPzyIGi-mcD=+0@vrYx_tKo zcPoy^!}6VO?DIzG^>!=|5@Qd%v?wiY$>IfluoSs4wNIBG_@+pg9=&?vwLks)bUAg8 z-6?dDfR)U&tYnAmf_rj*j{IwRERIr7u!~2-Jn8)BCFK7ho&VQ>dj^LyFFyS)ZTB(x zcQa#3^S9^!9nMqGP)+5cc7gABoV6f(UUKH#JZe-_-csBI#9CBy%psa=!~q}5pyg#?8zQ|`@#kmQrph#G7M|dBVhbA-{(2+G>4C|FcQ* zxwN?omNvz)SE!n^9@OoT_N{zv`AE-U#?sN>kzAX8dP4e3TZS?jhy6@h3m2pjY2E`z1*aO{htbC~{;_1Z7J4*4JTkkaFIRo-Gg29`a$bRFKMzkN>@4XclZ=wZ_2y;(~;==}5ot~-v<-Kvy!S|2;f&rIB0*ya2j9;U(eyaD=|hc*37 zuEUfgK+RnMgS=@^|~PC>%AU5a?=*i@0qBl;ay5lWq5Dq%py8LV^9{C zKTc1h!!$xY;pR(fn$#P{5S$;Z@h_c(!}0ei=R5uQ?IeSc$l`RjYGX0> zBK|*EdNOcxaLf(uCFMWP^YgGrwlkPZqvcEvWiW1wHU^U(Y?I5m7`TNvN}crnbjAU{ zb9!V)NKr72rkfhdV%(;%(y9MSnu}vL4&ag|;8>=bU5&j+V~tUS+4$S9*xoR1;d0j? zpOrYA`90c53rf`Z8*8t+H`Q;l+$zIf5|&H-!b+X~8eGG7FTILM{Im2p zvwkl9&Mwt6*71!DPWKn7XE$Xo_a!>r8-Twa#~n_(=Kam&cm8kd8)E?@i_`zf)OVNz zPX8vIKE@AAvHri*89yw&Lf;>w^x^0Kuk`*%D2vnonVjaLxtU?|(yp-ZztoYLewUMv z?~{E2J(A~1PS_6rN}gv1$O-xQB$UaxjSJ^yWwR_EKal+`CBFoFSn|D6vp!I2^8HGk zaCKtY{ulq)4*spnzXA6u6%NNQXH3@pEA^vW^ZOW2mr%YfA&-=AO7c9s{&OidMo9a# zkEzN3&3fAn)z`(4yOzc!>}vD$s02ef*j(P3ISa}E^Q$^#wAvFhlRjP2dv+NK{q&H*CZf~l+1L)oEM@#LlWdOUl-Wl>_pWS}jRkMF2I*ogt2Vd$?E(HhRd7}aUr_#^AjZdRyw3kZye4@OMaJg;KCnG)+2Zs60%L+y*{4W< z+F)x`vhcRKQ;23Ow{(<;!NbrX?O6&}u zh1Lrj+t;_p_mZW0I&`d4T$;Fiiwuj*d5`%!tse_-7K^JZHm)4Twx&G6zb`Bl3-P704RuyQR6~Y&2hiT18Kih1))PL53Y`AiY z$cq;dr2EhQJ^E+ zX%lh&MYZkYl{XFZbd6)M{b`2y!-=tzjS_o6d2^+}_zrs|9<*`_T*lUb?@n_t8|d{LWaFViM%_1@4etz#R#kj3=V$mZ~7{Tos&rsS2*T7T1_3oQ6L0 zD)<%3%Z2FNE;vcj_+R{*c8j{9KxvxL_ITHBr*O2?U*8AY^i_xh{Mr1yQ+;yc)3J?n?xY<*z=Z(4FF zH)5~49j6g)J`O#kh~U=CxHIi+mK6YRLfZ>meOw@Pw(E-_Z=z~@g>ToWyEMTW8FHrb zE~oP5C6;%~!mN37Q*}GuNqMoBkX9Uujg-TbmvH4c3I!X%!Tu(npn@sLPUcZ6$Xcd? ze0cg(t@;bEVch$Za;FX&`ICvWT$7V z{oDHb#(nxU!6jx5`A@rn^u5;8w>2-=Td;u4%REzQ?do!{-5iRG=+D^86OzBQ%Pn^Q z3d;XFjBjv9j-KO8yB~+(EQl{Ce-Bgs9!$*NpVl1W^LHoM9t*|A=I;Z>1Zj6#?EZKK zdt&}xf-J#V5MPkJzD@aiB{6?nvTO#o|GcNPPjbglqSfCsV0$wZ7s;QoQ^LK6<2AuX za7NFYnI5D)V`UyN&DZl6kRvz?;tPx~(tf9Md}ZUgpV^eV&{)Fu_50Je%-w#51{d~m z4O^~{A;uZQMDlCOMYvyad?!gZirWa>Pcb-Me%L;RAnjwh!0!PssTNIm{bh5mDTXDQ z_NC{>+<&KIzLj>dI^Z3r|4!HQY@SC$MVNOVuwAuCn5U)vg|;U+E1xf5AL;vpDP0Bw z6vyA)#z4AzlBmzWj+XU-(U8|n zwVUgeE4>%u1!rW)8TOKX43*2QI%&VODL2a~diyu6#a`I#LsPNk?FRNEL$Q%^Xgf(K z+#no>3${_*FyM}g!5O`bW_kd*CbYYi?8MOJ*?rba7UI%7t9I*sy-Y>C^Nha{gy+qJ z^y5e`(`^*DqdynYIwHr#%|p`1gKf5DgPnxebY=5*GRFtNo6x>D^;ahU1wvfypvhiX5vpA0HwJ9n!DeMf0VCxlo4$_xe_Gmdwy%H`H zhm0p0$K?T+CNg97B0fJzKi#I?evGS^i#T4|ImVP|>+SIx>4bKiUW0hSSs{Eu?f6{M z%Ss!s^+M~i9H-m0og!O(l!2|mvc;E^a2QCXuM%u*Ib|neESY%lop>+1_7=yh~O4JN@!Ljd;OXA$&pY^?539xTwJ8-D;aF z>TAdA9_d(%NPjUD7n}drC4a!1(EfSVENrjhueiQ4Ft$v8K(&9x&p+15(?h>zVZchDX$a=NZ?`e?ty6S+}N+|J(Ay2e46JX)okWO%t5gxe+lw32P!-b zed{SFs}>LRP%Z9%A7?z`vi!nO&fj%q>@Z^#OAL@-6FMB|*pD2w0>M$V*lAeu2T#Fw=)84`j1=$*j=}b)8RE-Ha5zb2J^YFF$+`0xw*CFimApLJY-D+p zt_N{S@|)mBLVLy-B_r3S5U(G?VQ!vb>Yw*rB-@PG_CdH(9Qh(s@|T>oxNw2wPq+IF z!d2ps@kBITqpvz<3xGGF!$QX|Wr)ugeKtVeT-9MY>C^C^FZ{eNvJ0 z!or&X;I{h38c4>iR$NqXM!$r+3&%}@<#f00puPzAFC4c!xIcGLUxa%Y$2|rY=7FxP zzMtfHTB|Xk13rZnwhtKsNPRsEd23XMx7_;B>;F_=S@(ecr0VdgOaENtbA5dc`uVEE zfBk;`ZNv-C^Q z_<>_5y6$=WlZmkh^waS(*G|M=1*x!;W$!>A->Z&4dv=mJ6nvpyGwI-Ae8i6=eGIp8 z+D@_;q@-}%_McmhgLT+G%h(64>1N7WfW}!7^54|wME*-_z$SDG-1?McqIkTd1~M9Tm1HlFjpC368jO3RLO`_H?N>uPiF)Z-Me$yxyOM(U>&O79bEPJrg?d z{dJ??3XT^2)c`k9bvne?-!jAt&d886>5uLgWNK%PSk|Ar&oEAZ*j!{ zAT!%yI}LEwi!v`4I=APmAv0Zd8t&&G<1LM|LimF6zlQQ34!Al0?taji`Df-Tu*q5g zi;B(v)l3e6H=)z9&io|v8KHCj*Fk2D>NLa8|1F3YoRJ}C%0I0aWQG%dv0rC@XRZw#d`UChYtm&|Q|@-1q&bwhA03uXNsSJr;l zv9uubdMmZlY0kJI^E;ul{(eN6u2y&zr`Mmqg?PbPA$&pldk4)soX&{-Zb_HT+5p-9 z>SbWx57~F5uVcz+{)`^fKID?Th+HBTBDo42Zp!-)E2d5Ee`#1YJ<6yG;5g*fX zk*)t3VBdxN|5=2akKs(WW!_f&i;mj7hRqT8U9RG37XiF|>ccgoEyI^>ByKNe|iZY3LIV zy5H*$vo1rt;EW78lYQJw<+viT|Jan3>fDF>Qu+@n4K2Qiv$5sCJ%_C8Lb0*+PPiL! zTrJo}akl}tHU?+(au3sktP2E(-_A!k`UvBIXH{psHaM|j{m^dl$G@CGChjqeq$Z2U+*qJa)cEzh9d68E38Mc-CV!)!{v=^XtyKg&x-O{m$$b z7;BAIoqzW3cV>ML+qB}H3$njINzdVeKkIpOuHCS+tNRABzJQqDL)nq?8a)$^#s|L$ zwo%+R;QolgY5k$iQ3#N}30*MVwEYxxLV^3KY>e-+&QV>)I{j3(_%hMo(V(waUGS)U zf}Li=|7)B{L(cG1+2sGT+uC^PhjN|$BYYntvR@z@{y%#c{6FI;i8%j{`vPZt1v=#A z-h%@+mrMGEozlJc>|@YtU|+-u7B!+Mx4 zblQiJJqJe%)#X)R&!Z48I3q*Ou+!}6q=az7ukF-s)Y<;czT`*EkkNJprXL_ZWKRsm z#@QX?rUI+S5RKw6R?j|GWJYktKIbr<>cNDr?OglJ5IX542mLej*!4JHFY^#DI3q*O zWPd57mj#LbW8>Vc#oB>joV1qKlXwd|xU4?Vw`89kii_l5x7TdKVVs|RmS7_|Q%>zC zfj8mcm#H6f{CRc}leF%fO}^tJ)orrp z2eYpNO>jnroJlXYlU}Y#)C=m@3=lAWB)#zb!W|)4yBd>kTc4gL-YUaKNHKldEsK?FtN|S@$zE+ zpM&|436XM`@)8d7|LkpojNo*6Q3eXM7G=UAot*wT2Z~4F@k1`=ix@*3;;(P!9DuY0 zXJp73^OT(S3)lwDa)|gXTfMeF&e;dpP9b}2e)}^f0N#W{O1*i0PEW`ZoWaPM^3!_< z`PpLCALi#^U~%8UgxLH{VnmR0utBOrJ|@5K*nbWNWI2MfAif}b7z=yI8J=hlo2>gX z?bx`lFn>pZEgTNSw&NVa;o0<@k&<+5InHEy0K5r@4))q{&TPmLoWaPM%5fT%@^mw(xK-mkp@dNBhxO~E{} zk_Ms9_|4H$=+AO62FY>uJVeT6^hCI)a6BXlG>Us3xW{(^_cCzL#NdoR-(-4#e423B zH>#x_??HzY*v@is#@ObtznuAcjx2q%zH>=`H>w_3Jx-W!=6s5H!I?DVO!z-Y-=V{| zcBlu0yR2ty9?WsZB(eG<9PXXx$bN!&yCvN3IQ}bHZB!nO58~$k?@K=h-BAc~K9mdm z_Lv8|HUG>w6FQ{8`p&~fw466p4}6Nst~2I#6FSYWat{OjUDcz((|2ww&;-X|`-66$ zdl2-U+uBC4zBlIDfhPLHXU#a%HE7fBbFn6qtLN?{Bu+1k!@wiAjU?45t}AfuV{q%W z{tjb$0J$dg_|WMOb7lXz*x@wDYo>Z^^7V2g;=_IFMh-sFhWI4XOXw`MUhKdX`&~#c zdhr!*LMzAWr8n4zgd$_hOSq9Z1_`!N+*sg-#o&xyj%9j~+uNqybBwE(X+o#<++5s$ z$M~@4G-tgicd5|Xo-jv*P4%4b>+K}O3(h9O7o@jEBsg^VtT#NTV+IO4)!R(4&ke=K z>Vt6bow=tAwo%*?;O52PjNbG*Mea$v~VXp$l$~_-+^|qS%#NN&W zeVXd|nya{iObd6kXla&FEw=7Ie0cs()q zBCyFAhj}CU*M5_6)E8bONknj_ocg{7@Fw)a@{RR#xz4yD_f5zJO*v_@CE0pR(-n^-61^@c+3x@&7Cj{y%po{vTzfKx?fg z^!nKCKg6#|{ciy74%KU$uNT}C%hmqR2;np7<-eqt|JZ14=XN4t#+f{ia2$^9S84tC zOUoXw7s7pq<1@iV?7-Ly;o$#sHc)bvAFC4o` zQn7j=+`c&W*aaNc2l86Q;I#fQcA-FP_a^jy&>5#gXB2pxgRUpQ_^9_Q&Nv5sF4M^` z6`TP22G#p>(yx&}Qt0H@@=gRjL-o1GTer#U51QZ@Y=6)%|JRWA)Ft;lLg(*ogj3d1f&^0N#W?4|(ejd04N>6P&@w8S5Z< z)2KXCY`iXyygU%GanB9W9;UqGEL*f3CVwX~CIH@qKG<(;`_DYtFChLh4Kfc=eZKYU z<4nX0&d886<)8KynmL(XJxHB`P*8_(tYGu@aQtwY#-LKs~})*Qs zNl3(wbpOVy`NmnymPO?u7+4gfT*sl&nM)GOOL%6j#t`KaaxSN5yHU?+PeJ9iDT^=U% z#V6`QI~IQ_cDxSqvQ*zSem!F?Jx}{pBZSXn$B&aSGGuj7>H{Uavyz02)aKN33IF?jOsRDB=y^Zyp&1!rW)nezW0<^LTU&-th4>a?B2 z<{x8?yl`$CwNI1(^(;Ebd)X$@uZ^?+Gf(^l>px#X<~r4{gP;HJ5g+;$D~R^5<^4|i z|G~yd{_#AP&Hs*{!^`^uY`19_hf-Cl+JYUWpdzVb1i(l{eS&XoUCDgP(ic&@MC7iMP`c;8)&*=LP+)&%*BSX$qjvQhXr%#cx&KvoBWPE)r20M)1gxLBh zVFbOS$Ao?#I_soZA!n+$ zo3XFg=`p0g(9a(`MKj^BB@?k>%4_$lJewfy2R?xV( zt2&~Iw+>b?7vB{8N0re>GYhV2}h)p{#?7oIJQ7=1|w&(+Y3oQ zHKAXT_u$+6^!oEF&{J#P$3Uiga5K9-()PCn7$X%p_ab7;MY!{E)JYZ^#bJG*;G7to zDgTvB50JhIM-FzzaRoAuMxG%H^X)UvS4aB$>I-078fRq4nRsZvU4S=cX^M=0lEeG; z=KD134_HfD(fV<2+Y6)dO9j_LT#i*CQJnAF1>94> zJrsj8`qbkT$Ti`}`6RjUGT#Sl_>szGbLm?QwkvN8gd{oS|L9Zx?(TCKGFKg!>A|CxUGh2OnSX`7Ypo z2JV{}oYD6mOb-fP7aV>EjB@RFi_l5mh2($MsR743{<^T2&}qMHQ90-@s{t8A_wB{$ z4+;aw5L(Wtmlc+w1 z`SoG;Q<&xey<@+(t&h-?S-q29Mu*~K^-j16I7SM#QQQ>Z#>U{*%f1SfnF7^|2}fnR z`pMvE(GT_qK%Yld`T98x@q#llqySU*)rxOyCwf{p0Kl=pn5 z2f&+f^kQe-2y+bzVh49ZUXD5%-_fx5;|gyTI?qe6mW_GL(Uso3r0`ns368<`2lM(u zx}Q+E)<$W+BKnw{l42T?vz`gnJNmc`>^EEXs6I?N?_^9+c$vi>eV)^w7v3v$u2=ZM z!t>S9H@M||OXytA&7iMQN8jz2^Krxr&L+Ya)E-`?a)uLrQ}2A^k?Xzfv(js0cf54o z+*#Oq$C#t=`A}@6K285jILwm@WqcLYhl|5}xbOv$8Ifo7_8!xN!Ut^HN8?juS8z5F zzJNZK?M;l$ZM@8jlKI80)E0KyKl}yuJuQ2@J_y$u$L@lStACV{LQwdZ;P5+ee`g+u zGE(6FVc8JiHmHGzx%!Z~Gp{=>8v*)eHSh>uABQ3zf@5L!hxBm->7%EO;{M?$tq=1h zvt6*0WhCZsD<)Pij5`Y0K7x(a%Mhjqz?(2|glcWu1Hq@?Nm)bSh9dfO704i|u56JKm>k#(_!XV(AYIlY;42mW_rO z84F0fKR(s{1>;Txb~?l2^+)nf#eo|&6e9X_!RnikT*mP#Cr{_e_D18vx%NDpG3V3T!Myo&T3I!DL;vh1=m+25|} z8)J}VrC~C$`XLjxe(2V>_%o?*__t+C)WARe z`o=hAnc!?9d;veb>=~->f7y6$SATGSL!SfAstSpVz7_1I;=E)$$&*8GxwehWk=36T!UcZF<5yw}8jnyyVe#7y749=8a`~PJh*t7?^^8@IN z0^4WNA&~cq8pQJhTEE+nZ1$B?7tO)w6}qIrc3adFd~c}1%^kfLb=7p}y%yteyrXV# z8>%-~@9^mw$6)&dy%*8*{Y9<9`PesYoq4ITopni&Vq}{2#r^YXuZGaOdG|16zxIZKy=!}ff%>QK!r~SH%qvkXzi1H(_$+wsu!bY z!lmNa$@)M0x-8&iJkhwkeBjb0?MS_u`Y2&K`A`#%>FnCE_-nD_n;~zCI%a@dA63Fn z>xac3VqU#P9W&jf|5NB}=eL7@wmK%=ua9#PFF2D2Ig_1VL-ldKjW^>*z9UHUjP>pO z`KWm(1@qW?!1$o(QY$82Z-l!FhpZO4qZwsCE_Yvq->KOh`p3|QeJ&1V0nKa}~_WT;@?_nEn{Fr{CJi~0y>29Ze;etS&GI+i zqvZHAqvCJ_g0)war^uP(#OjZ5SkEZ>L9);&ZVPa~#^AL6^e{dsS}!>K4(aFU4?3a1 z_F8-}Uh3Pq& zXDy)l%TCrEi!m=K*1nsB#OZ@^So1G#BS}SYMjr<=JpkT>ArCw2EX9Wko$cu)$b-Jz z`&q@u3!U|Wb!g~s$a}s%jzGNNOd4{AJr$24eGIVirvKv|RMh`D&;1?TOb_^xn6abc zUSQY0n}kHlsoNpruFxE9AUn50zup!hUN;z%2%o9m z@~PgmlSZVOk0)PSFLMJ;cX$g5ZsiC*H zcKD&tNslF12QR)&4dw3zY566A&}sZy0>6ZN;6v9F|GIFUp!iGB1ZVOf=iLzBl=S?y zjW>2mAM&8d!uHn>eU|43c!d_(r!!5Uzw{zS*K9*OLw{N9*kG)_2?zgQZ2dp#c?aKz zp#HZQ{=fKF$tvg5{XWEc*$=|~G%{Aa(H4m>8cV+fdMMW8p$N|Cxh0DsKVZVpubuV) z-BaN9P=fh#@tbPsCZ`@t0eQm?cKJJse6|D3wTjcz&US$LIMNt4%CmzKjAu#&$HMFn*#XVROJved@ut6LJ8;+k{~zrEzB4E} z(xw>Ok1=i#u=*YX*YghSfpNotJ4$3m>_N9v#w7u_lled6F#j(ZVdRB*r7NpvJ^u&Z zgkck$_FOW9qs0!2Ag`qwHrK7k*+S=f!u-FaqZ(H1(&vQqBY68QC!IcnGozW(YE zzazg+eKh&?l6sRi%8mYN6RoQ*Si=3Ke1}{2m3&I=9Dc6E_KzhM5OaYQ6R$tQU4r9W z!N%&3aPa>nJMsUVF8qJVPW*p~_W!_}Fr43SW$MB4|0Q2RUXdD(?@xvO(PzxYlQb2uIoY^P;;$SZ}f#@Ye5Ba(^w!&-N6E!Lfv z_rU*OvHtu>nD4*)%JyepvE%@HGGX`^C)bZSq_J0V{;so@Fz)sI4_{%Cm@&~H=2 zs~x|zyq(b7K^M!rtKg6m)bIwf6K8x!dUMeUn+zB_xroK=I6v#eI7=EoY4nZAIVE?mx3~*nm z;rBT05_Q0It}on&MB5zB&#$hR`@qXb3LWKQT*;4W_;X%;Ek7K35FCT-57iev_rLrI z8)e!pzi6G??f#WKVr=(%VjrnFOuMBvuzau;6I*YL8xHKzf{oOhDc2aLQ`<6O_$!W` zFP|WEw(|v$*GUcMeY=KV=8@c=Enf_J7d6~}{(kvP#E0`ulMX(5j(B>mZ@D;sB51wH zhkr;f^c{5)25$$*R3Y${AT@kJZN2y>r{T+-$sXtg=kE7DTx$_cJ zFN8Y}hh9gI)QgK-16+fVCuj3(`++MshWaBDMs#!Q?;4@AJ!9^)e1RHqv|E3A97N;L zDvD@9pfa_;fMt;UHgBofB1K_i4lBX#Msw|l0Nf)#%YXL;nzR>|8l{Z zGRT?g{~fCThiyF1M}AC}4;DHbLjIra;4X;Qb9YK4wmt~=0*)soE3tM!xL0vJ=iqi^ z2ZVbI$4dq$XY*_AlyL9kkbXFtKcnYQm@`-&`tK1d)xP%r%yK;rBReSF9rCVFBi6e0 zsQo|J6UK4NZ&M?lcj?;y6TNg3=%1+(?>O|*-6VaogHrgi%DQ_a?I~F&JB)pIymXZ>zY<_Gx6t?q2SeEE-H|0@&={p~PVy#il~dC>AL0*lnU)+=;HA%J`n zMr?GR^F&!GaQ|4^2e?nv$iUT$_!;&WrTszwPK|8s>7}$C@)G(ZlMeff(r%>Cjy8_% z|7X#QGacWleo9+IOjj!=YDc=?Vcem>9wgXUy~uvO0C*Ed9z@Ua8ol-BXwl0=$lG0w z9OUX{tkBtBUITqEH8RQ9%TUA%&ZHsdCWs$NdKqrx*1fLq z)q~0ZM8*Wbn=o>kbN{GR=BHA=Ovvn`M)LfAUAW#>It%f79&3c~neu-U4furRqh0UQ4p>nUpdP*tq)K;jTXYZqeYc9q$=G%DLT!0ra z|LwurgN%(SeG^8etNlWIspDwTX9MyyQH{iRgA(QkrNxLBoRJ}C>OZPTpUZ80*njXc zJM@D0kvPw#nSOxEURq(3CR9?N7NMhCeOMR3mTq z%Xul{1!rW)naX)RmGg4{zN~(m8SR$|--C{6kp04(E${hYzcv&bDTgU9;cmcjm0%+{ z(@wPiFAcXgjC|H@C(kp#)GOx8r44H2`+j*JK)m3>jL{X9_bDpxLy6_xm~6HOq2Jp{ zdCB&l2*pOqVaiLmXK_3#*a*&)SNwHQ8v5B$1D)|!>1)g{<^3J}1gUt5N=U@Jc^Kyx_u&(-r(x>G!0Mu%YVp*~ACSd47d`eR?^>%qE=2%b_<}Cojbq zr1Xn0nMk=^+_%7fD%eJG)W67hBHEse9)D*!0n#^N)Q!&iDaIHSSdV3GA@3zM>M2K$ zW#V^uUQzxe`n0dqC?1cj3;W+P=u6{F8ghnRmF-CtAcGc)QbnK~2*1ts$1AzNojq;zHE9-)E1ZQN( znabIV%6YKge#|xw*g>nc;r`F){*5xMQIt7jlSnzVeK4*su!l&}5u7RS0Hz1Pn~>DT zE$>XBQ~y|Y0*w!z!5JBHruv>r{0tQ z)$8VsopdfYtLfHV7bfw!KWIoB`%reX` z(GMlv=8dPy7JyIBJ53^dCcV*q!Lmg*T8}gR+x$D%AJ(~xz<(nHR87JPpKww>gDXTHptN3Tc${bZH&nO}ccf6+Lb2wzY;zme+i8XK?2lT?513%<~^NigpN z#xNgwD#QEI#2=Jh1Tp`#Vxsoy;-L4k>x{gRhpwz%#7_p0YeLdb&bY7aMUED|yb5`% z)##Rfdw&G+f-^GYOyz!-%Key)*Yf~VZp;JZy~mMq-Uqg)En9p!3AYZ%6M~J{>3Uf& zEqj&eLD_v)=IGAOIH>F!p>x0XU&y;ljXu&ZC)WKn&I;iRD(B}^&VSqZuwT>TTfDy` z?8l?yzOpyLu6;KNiIl_CE8#HzFZ)E2ir`Fn|I73Ma!nXL-s!K(#qV*wmbZkwSJmhf z{PJQVt#L+%oKfC#+K*7S*~V-CEFYF7{~T9degD6V`T@%wUPQ`c%1wBzHw zqbw8x$TwkhmgB$5dvUasyB~1>Rii7ta+mLqv;=2l$Qk```5`EGc{>|#%S|7!<#M-n z_6wn&byb`8OMPECjNJt0-RMU&@;fdHvMrZGL%AM7-d_jL{X@!C6$^ zlf&}L^DO2)=V3pd@V*0#@b!$(*7FRAIU^JwDUT^P;V?cZKTWWW;?4%{%ov=}kNE4L ze1=VX%mQaWet84Oi+(WIET5vr6!`kV{yvSfLimF8L(lb>7l-$eK|$lJ5Wc{ex%^(zi}T$-d5@8O-?=dyygzO&z4u)FqVxK5Ez#P~8i>0wOeVJc zgu{A9`C7p?in|-Qn|A?sKX7-%;EX&^VQf)(x>77 zTIjT{UH%is&70I%ex7w*IFBrU88pE$*#3~dKO=qPixfJN$ITm({nzwhJk-w7H{R1j ziVr`_jQ&f;U*%YXD1XM{|_);SL13uy{tG8={P>jN+P}VfnHX0PSnfBWcki5j~f!-QzVbZ zU>vB+y8>g96^B@fv3AEe)Z2=K1skUq#vKmaVKKN;?3Z{@1sDIJf(xdiyySnVucdy3 zY!>=IZ4mhP5A*bQUYYg}T~lz=8UGJw+_FN(LsBn`fZJD%Z|m0!@~&}-S)_VNrh1ua z<9VF*M{@RprRf;av7f>^U6SdCBYtYdB(Tr1?D6$NxYKax=PzRGg>Yx$koAP9JY%nm zIL!d*n=pQjYp>4uW<@3BjZ@=qcH4QG@Y6cyiWe{rK2ME*!<)~p$OBDqCJi~`{>TdY zp5TfC8*lWsG<_kywLp4nHI9{LU*957YtQLm4{ry=m$Q=jf)z4ep+Do_cguOD(78Xm z7BUy9@!$LPe-7dW$6)(|aqEgps2u0nC@#mwnI1r{3FH5A?fglhb2-ueP^S}G`Q?OvUm-XnL(XL9k5Dn6aHy-77dTqlKly}f z)r7&Woojzbc3w&SbBdZU!MF3b5idBChMdVqen)zH&&Kok;kV@Q1Ce^bhW)tiK1Uwt z(+~ph1La`t{uPM(#EOg8BjG;Bp_de5^+>pHaIDwq`13!bZ^He6X;f#h)01Xg_9iLl?Ut{y@}Ag)CxF)b{lUKHD_xr=`Q@&xuPd82wiu?<=+uhXgmi zqBTUy`ax{H5Pt=HafOVN8pm}6Zam!L66|E9ja+0K5qkK5*U(jIkO8 zsTcAyzo`j7yY-^y|2(dn3;+F-n%KmppCtVB{@RKK;NPew;`?U_^O_3G|0@K?VEaS$ zF`MdRn2ieCN#YAJce$Rh9#ApHii_7X;U?l3CD@2PY5T7r+*BMgo@iX&OyG{)1$id| zH$4Vt>P_bB0n#^N;#p36s+h~sQg02Acc_}^?%PFOP~iJ$)$muS=ZUM`daDyU*W3A^ z_fr%9>DL>4ZH3?%Y=6+dRnUF;iYyz&_4YfpQ!`>0(ysPz6^kLR(29%KGvSuw$kX!U z+6Un(a1`wVt`;~wUWwR&sgDMh6Cj@^O#H=}k5-&7bn>$mkK#B@O=|AyThISl-?*=d z`k8c?uW!u%D+FiKkTc1o`G3VVHs0vle^DlX@72!#abdr-DXg~N!g#!57v}#Jgu4yL zTFoD)Z^GS;V<+=}mUlmJcf`mu`quM*;7yp6>FQg?D`Nkc|5r4qN!6~t_57dpjrl+7 zXVUe)zA^u=h?)Oa(EPvRHIp{xQ}9C@lFbXx&2kI;hwHy1uRpi*unLU5Dt2N1&p6Eg zE8dFHkLj049&}Z)llec(`x3aF%>OI&{2zD|CjI2h|0{mtXx4XSd&qlK9s3VQ-s2!7;{n(eV+o{ z_v+Y{uD-hpoyVui@VhUlV=tibsgZx8(78V5f&V9U?9E<%RQ5qW1;=3fL-m2XTtVgG zHpRYAI{BB%dK~T5WOu)Q5(m%FgeSuk8_32_3;?wouVeY z{s%gy!232Tp8`EuO+MFcpAQM0+vjtj&r_2h_Uq$n#0!qW_J``@KB^Cy{8PMMN69r0 zdhT*Pke%zfrpU3W@P+A5xjoztte#It^rrhs#@z$lEh48;9QFrR-Wh{4_3#+esXdx7 zrMa_?1Km=PeiF|qplwWP@Ai|=37y(SHTGvzo~x#GbL-(Np>sX_2>OL;%2dA|-ax$I z7;JyAK2rH9)x+C1%Crl+aZ^(g*GWQ$W%c_a#C&MQ#J2~+{RhW;f{oQL;l9A}Q4G%L z_dBM$echBbuAToVbh7g*%yTOrQ&Zgc7gX&fbkbiH_VZOfr=~pZ>u)n?f|JacU+Ax@ z1?lfk6JzbzYy^$fTg*7L@>hu4!91PftD57`DaGoIaM;&S^$!6?a9VHB1%&`|O_;j3 zW0%kc1-8qo!N7f|rgnAgvg# z#{2c0{RGkew+dspsvcHiti3U=FR!l9u9wJ+;EdkHUkAXOFm;8iH(3f0 zy(L3lYc=&ES8v)+vfePRfu5&6;OlJy;ss~YkTdD+1k&3i8?Vo$75A*r!|e zc)byBHV)ZO&^YcS;EofSv3k?~ziO0CdzyPcqe}aKZl@R@z~-j${S2db$NyJhd{8w^ zO&jFv4gS9>#{XB5|F81=Kj!=X#)ZWBXJk3k&WEbtud8;!|1%E$ziKD`pK|EnuA{;qn7Q=s%snBK(kgH^H=AoaZs zd8}8{6WZ4n;ivkpCO>nonvPvf3G1L$*#BQ8IFp8)cSHOJs&73>M=aMj?iYB=-WXqZ zdUl8VJ7jnrwlCWeU$*!m&dw>Ul(Y@;}gkE--Is8QT+z{z?-yq!_Hn{a499+7AI zE%D`K6DCZrbk;$!wn>5OrFtOby`-jJ=J*TL1=DH$x_SuacyrbC+g!S=ukyU8dIb1i zQ`7zNOEtzl)!{lU3*;ZvTXkR5TXh>7$Mr`2V&d|(+W!7QPQ4}U6VWv%B20T_`|o7M z#_ExASZ}G;{xqUT-Ch}o`!3Z;jY6Zi-oSO+1zdmN^cW%{PuCyngaWl^6K3q~^rNT~ z3Q~W#4_~!S&FJRV&j_J&{e1#CP1TH%E`7exx!t9J-dxSV*K!itUG*fy3y#6|2mNd{ z-N&!iP8tN;&zgah2J?IA?YgSof8x}ft+&w-H_N6FuV=!|!7)Ry5&fBZBOLC_R3E3>gBkVzMiiK zpZ2RZ6}o7GczSN2I&}D~=PmM@Qi3?oonmTCb}#$Xs;>Z>p1TW!Eh~6Ji z{gjQ@c0>=_&R>wScqy+Fli7?MWNz;^8>!nb71);dL5O+5iix))!o7;)Il;!-5#iw5 zs%1RUxV-m)dp$IZEeXSQ(d=rf^H|5$^0EBe!!2fB77y5)MPX$AUS zYGxm&9%=&NM?FvoP;WDj_Uqvn$QB%f><{KsHBG4=!bNO7pQ3t5S)956HG5l+TSJmgVSigo$Uto@vQKQ)gFoy+kw zWUf-PcwO8r$DN25oE5?s=+SB(qH^40<8?U_o+~AyeooJNUehnvV4hs_fMt)CLyt!o z_b9M3o`~X1|NS(}3V=6ZR)4p=&kLQ)y9M&rs#)X6{tUlf=Vm{OHDLIIS<|S0clGfm z;ss~YkTb?3HQ$mx-m&po9|^BlCF1t?J6E#%qh|!Vl4ER!_p8Vw19V3II9NTs1hF4W z9Q{VxpV1THFwUyc<0baPJ9wW}4dK4V@gI@NxE;L5h;jb~?hAvHv-!1pllAWacoSwF z@9O;zjuyX(J>l@3v+`WODL!B5+d%(S&En_kOucLqeyX?HBS3#z&0>F~>9w*h&HS}J zLH|R|y3VV&+TFpc*RM?``HXt2?Lvb0w9&d>k=Kwp4KktL5?@5-jAl?jx;|>rMry-l zf!KOuTzgn*W$iMt;Vf9p7HWSx*JdR zGQvihab*@hvyhG52RnOjR4oRvwPP)Ny#5I{35Sd)qBvt`G870P*MvFw&iJr)7Dvl` zE*Im!3)LKVzea7Q&{-daNbd+WhxcnZ{Yx!;t--AvV3NTZnRfq}4~>nK}Gk z-<`bwp!P(tFSP8@avHlO+!7q~1RK}iusqC}YxU3~f-`!{WjO)xCd|3U)mx#^>Apqn z&p4*5Iqv%`YfFUAdc*htdYd+qmy-=OP_t{;&)*@bTCJ%DPyrA|5(rcZK zXT5G-n3GCxUP0{kCx&5vu=LDLyLWBMH`Tf}O@c$ym)+%>A^nXYh>UZ(VaU#($1Jc8uju*t>OE8*V7@v2~B>y>cW|5y8#gWFNP5)O4z`@VzQ zQN0rGOB{L(VbZnrYT7;FFt@J#%*d0o`L*>g^KAFs#izdJtVh)T&K%qiuIvbTx$4ve zzpzQ@Y#&(vhmD+er(+*053qE)2q5n?exHVJFIhaor1$us{cKB4XEc7?aayg+^#jNX zR+btB&ge&1?n{P+H~H!4#Qgr-cbKPMc%6y>T{fyHOLA` zEmEyReZuD>9noh#t~;t!_q{tSrwYB--Z&SrjMV#7^RT?f3H{IloKF(^bEHTRM6*HeV!zAXFNgle^@%!{3(AdpRT7ee<**hrIT#R1M!FSY@wq*gnqbA-|>qp zQ#37`&*4uK@TS3kLF1mj&HGpE$k?`r1>n&(O@borVZE$puFU6Tf|c+oI;3uQ>!k>C zkax24OZLb0IF;t!4?=rpI_iZ&uyT@08{*bWh0vXLls1{{Owtz~$Un4}`ROMuS+xrF zhP8>aOD#<`>!o(5f3{xEQO!3&Rvr41Gq1)YMY*a~0{sHeF~3~-J?N)`e!k+CZ}~6A zTHsdDw}bu+=r_uvy_SAC(tngBO4#i|wGUlc`qirW)-#|R1bwqtzGsEMel%oUuT)EH z-eG?7BfH5u=gNC126VV#wu3*ClSdyve%7RulasfXLO)lkpnowA>{ID~1#nnr78vB{v)Hp6Jp4-aQipp4XFh?%p7HD!H+RUc>jKC*2lRJ5`fn;o z(Q{bJRqK5{yWR-;ft+9dX?>bU{}c4EuT-t?^XO6gN~OZkRcd*uN$iAIM)pT{W_06Qq#wP4xirkVUIor{o?tcO@{sU0sY?|eS+r4 z8EL8gJ9>2RasH-*J_hsw9(}r&KMVAcpwIH?h-dy2L7xEn#UA}c&3_8$lR91-5`ZCbhd+DFA(|-%} z<)Cl&_}6IpIM-Dx)qaLYzf99{t~(#}vpo7$nvQeb8qo1k>V)=lou=blcNysa^5{2c zI?i=hDb*p%qu-+GIM-bV`jsC24o$xY^cz5b&Z8rKD(UWFoUyl|!&b%Kz_#!EH9yXE zw-vj!o9{q7G|2@#}0R19QKKRDvf%ZMdH5V(@=|a^qK|jxH`8e0z z54zufyrk(k*F6pT2VVNGX*$kz&x5|*qodwA|G$C$l2QjA;L+dH_VFj^4WJM5=>OK` z`yBL#LBG>0A3j#H3F9df4&0{pODNyx;y+e>3;qL?I;gGZKfV_E^;Mw12l_xyKKXyt z{i?y}KOX`8P0v65B>G+T1Na|Ts`GB1et!f11Dv~HUI4nE{zk1IoasXBk* z(IKDPc{}jef&O!1J72Yr&PONE(T{c6-Q#bg<>QRJs4mBPbjaoOF}{W@)y32zn3D$9Z(f<@C=5y$k5adFkUN8|0@~jl$6#^s_zwVPc03C`aAbpkJG4hu~|z z32ki^_N1JNao)k#CC+bFjn(qU0&|p7-I{vx@zQQie>Ueqb<6YUQ*`-oUeyQuk9zbO znvV0TiJ-sX(IJ=gQ-3h%Q$YXLqc7FzXMjFdsqV&poN@iCQ=}cOT8i-zt#fTMPkG~i zscN$NTpYjP_z#XZAZLzhaeq0E1{{|wb;5k5rlOBM@lMk^{=TzqXO#arq1^5xy?V~k z<;($YHp*G-=>abVd`c7S+p2bX}}AM{H- z{am8?G5=jv5Bfcxe8e;VHK3oXRFAeE|23L_E$A15j*p;IZP@xjJoDcKI{a}D*hT{V zCe42v=vRP#qsNbU=D!Q{Ye3)R@!zHS?*o0UQaxLH{D^1%2SL9H^!XnDgPQ+Q&~F3X zw-3ZK|C6BK1-gC}pDo{$n*UkQ?*rYN53NEx^S=Q4gG%8$7>VV7LG!-?`lF!x{WRj4 zpW4@xpr7yYzoGfx0Udt1*R5Xp5zqV|fR1&6UfVqW4>bSBpueJ2Z*RP?3h~VUDd=y2 zp62m?s`d8N)#T%j>5%i~RcCK>t>$zO6j@e}RtqbOZbl z=H9ArZlWK+JeuX#?+*T7Kz}n)KIHOzy@AHN7%BDr(&OJJG5z|zM1DgX z(En1Z-*``cYt7#pI@k^LIUYYA4k7(DTn74HN*zAWqaP&tyX0cX{{i$Wtv|;P)Wbg` z1ogO2#eQJ(eA$(bNYf6;&(ybP9RD1S^+UR_bkr~Vqh3g72GV&dv7YODX*(DK`j?=8 z=FxEln2s}Kss7%)hU|~&(?IVB`Ua05>5`qUrt!e1N*&Q8(N60} z==_Zb|Dm9F@c2hV&*;Aqf~m_uKP7R!w0^v-SFS0>yz^GjZ}Rw$)$)&p{2@vmS?a~{N1v(7hjaarpfB*~Culm(_0vEv@aT}s`Z*o+nV_HR(NEXuF9iKq z(C_l-XKH?&>rYVXs1_a_d@Mf|^wUA_;?d96^3MkSWY9->^i)mH1brds_j`22v;17p z&s6GYuOF+=)%+_#KO6Kx9)F?c$GJXLseu=G^b$?S8M4$s&(GJFYdX&L*h?_b8%NN5 zhx2zH=p{-GYU0U9zG&XM<{9)8pM%~uab8r9mnL!juLeKvZw$`#_|Mbye}TRd^zS|T zMLK<)kymxh7>|CbrsG_H9_aHt`jwiFbNxl2d-L-8Yc(C``b$Cg=Kb~m)O4KduLRv& zm#M#5({Y9@HN>~?+ch0$$WlYRb*K8fH63TjQbUgO@(;bR{vQJUcF-4l^oO+mJ_CI< z=(QgGG0l%N(o#cHJ^E9cj&uD(pqF~|=QJJX`o}M2bI?na4f}Y{gKh$)b>)!BV#!MOK z>Vt5c9_IPTn@Sqy$!nqI?Fsr8(7ko0)re<)%)^nk8q>z(*Yp3?`+$!5{g|UXdK)bt z;|9o5V{Y^4?KB`qd@Ngy62BpAEom@40O!z$Gze4 z57zuRukM4FviA1q;A8oVK*#)jyw_i1oFMuc3p(ai7j(PPY&tI=bJoBf3J_mHX^elmYk>*ba{Z!Ds z^^MiwWBpfvJ{T{hI>^f(_*i~6=x2bAmwYA2&(`wuLB~48v3~s_p81PFPXQe-rApv0 z()^{Mr-S~qmpk-_bNe|5^nB1qd;B%Jd^oRO1o|3}4!K` z-Mc@&8ge=P%Rw&!9WU)kNFVqAIsL0aF9rQ=PyWSPKF+Ial$z4hqeCvIe=q14fS%;h zA(zv?9`se9<7G7o>0htYzY+9vKws$bBcAzh1^sf+@vw6O|E-$;PSCFg{UeVb@y!1K z=+|SN2`?>4;J;V%KLYxVpwIO9!N=u$0`!YP_vX#3!N>BS0sU6c@p6v@`A=y1>p;H~ zbiaQAAItv&^m~<>=Jzk)WBD(G{s8EB2}Xkam$m%YL4O2vZ$7gc@y!1==+A(TmpUZy zzpeS-2Ynsrp1)p=c;^2I^p_RCBp`wRBh9}a^w&Y3?dcEk%>Q4|-v-^Uzb`cZ&!E2# zx?g|aX#L>4`U$0Gc;l7Tkjwh}9rQ0ipXH?wxt#u1&_4nl4_hbX|943rw>W~;>p{== z_%~_!IIsQ&^jAGP?pO&@&R{u=fH{b!|)^Tx9c zEwp@`S8oE{Yab++({IOlP{)-d=8xneeG0+qt>DK)xe4jF;q;k~ysG1_^Z4QaY5lr^ z)=qX;YUbj^b%lmbI(?jxS2b&i$KOTMac*b_`b8eSyU^D_zmTP7J@3)s|LHzY!&uC> z2P-wZY2vyFt+(+0pZ=IH-w68EiR%^({lR}F=1Vt%f3s3^wtD+xg# ze+$;;8U|y35yqpZe5+83a6H?9^?#-h1Li2DP95XX;s2RFie;$Nj`rwdnJ(!MQ|hz^ zj}HIO<;Q)}hVDuw5B2h&jC`#lcAQ^TYF;n3Fa6*fAf!#w0?isXqBoR4uToh|(=*&nmE0`)Y2hdyI8J*uCIYs$1)Uc#-uBo{tC3qO+uqz zY=%VZa_H5dFQOO;v{{m_EPoy7n17iNp*L{)L=KQw-gHQREI-EVDR~qlAuZWUALZ(W z`6ohf_7w1AGb;VD{CH^zmml}{p(~X>$1DF;psxq*4%i72xF3Tx zPnDVE`m2z>HB`6=`VqP zxC(ls-*V~L3&hV(H^Bbp;kpy%p)P$Y=Dzf7bp!58BLwq?CenMOuVwmspbb*N_~R1k zi|1?lzlmLk7HYQ>tp)un*J@$bC9PoiS!{GH2nvxjok))P80eN%|G7g^B2xdaPiDU`r?l? zzuW({R4rx*KQU4M+z>QuR#}g#mh!&;4Ov;~hoemYhr0Iw&!Woy$8SQC34|Uxr~y<0 zQbIr}B0UtPL=qHN^fiP4Q6NZyBC9Ueb=O7-Ngx#n5J~{ohGo^Y?6US<-PKiB(Y2r= z21PpN|2gN@nfHy~@ALcW|9SR4naq9X^mEUxGjk_5k4)ke_I?rib~n}U5#H)K92?$R z^i3-+!GRVa8nGOef8G5dj1{An6u&kov*e+R`(ORRtZ&!#x)m@aulRbD9r|)g^(k0a z7&Q7iP^b$jh6b-*@i9C4D&8XHMSYK8)RWP@mM4 z{)78mpW0{1qS;vmIel-;T{s|B3hSGilA4k-C}nW})Re*fn6h8i;st#c<}J+WlanLtymk+2~ z*XvRlhu+$I;1}7~iTc6t%kckVzbK!${rHLrGEPwb`uX0BD>6bE6UR>(H7PVf#>2b7 zNyEXva8Ac@x%|QZ^>d!Vcy#XLte9?TV%G4=o^~8S~4$U9!$ch5XKf0G{ zCuzN_zP|zZ?8ve-{G9S($zK{GN$Qsa2W|HX#KQ`TfhrvLh?tcnXhi1VxI)C>nf#dF z-z8#x_cf09k?)H0Nh9+AlwmushD^!DTY>xjD{iwaqn}da0k$*M0DN}dYH3_MGbc<- z8-+fN63an^1*w$Uo%pf63+FfPXLs(KO8e2=pJ7amAD|6Q?qNiZjjsG30T7 zU8nd~ZaiavuaeLIPgxqH|Kzlc@s}$7DTXDTw*u?_E3odaQ~c$w{^#q`u-K~7$@{~@aC`S@cTplMWjXN0Cs$;ccv<`U+Qdk4l(hmm*MjMmMa@;;ri zRC~(D|G1?w{Krnr7&Us5Y#(tCLGxdUDzGx%>fibtKY!hFxcpb*83Rot%K`ogWu#?J z9+h#4VnueWjCSNS!*9$(bV}^6<}+OHQuJkCT&-+vY1odVBxm%bsbenTdbhHL!@nbN zyBankF;~qOn7{TC#f^QhX62cd#@aD`ij*LEu^pWqIp>0=k0YnlwL^O=Am=6yGR$c(SR2&ys{_XG4^B%A> zPD<%1`4X@Gm@!Q6L(+;1GYw04P-E+mQU5El=bB-24SO3ufgk*7Q_wX)HnZ{|?8U zIPgQK4w=e+iieMrleH#2lg@P_vS(6Pcm(c{?dQ=3;_?B@oAo|{`aNNKI>};x(6~Vg z_Eutza%GwPLI0B;Q|lE!RlnC+8pD6$luV*${xoi&A7tx#95wO>{ZGQWGo6{PzJYqZ z+0roHap-^P^ob;Z`O~<8m=J%=`&K?8f6)IV%n9i%`9~fXto(zevHDNKYKP)a;|BUc z{GY(_9OwC8*VeB70}a3zkIyiTSJGDLLHcJ-8feh1(3^sRTE2N{By}f4q);>mAT>H3couTHAOeH{q&3J>W3JBkAFK$WAqlfvkKH>_7Np48toP(J=cEsfDXeIgey z>yLV7_>TgvoT9Uk?(m(%-!xD@{^Kl-;Xi89w83?Ki2@@gP{ z5CfXV@Xt)M{HHqnuK?~fnhV|&SnA_%8YrLs7+Yu>R}vM^IdhNmGevG*gnWK@pV7s7Fub&{N-;N5TAXkERC^m%vA2cng4?h z|Fyuaa`@lo^Pg!zeEcgcjpaXK5-oi&|5AtlCgARH_&@6MPfgJfAOCHZhWXR@2D4(q zW&T?n{tp2c^G%(49dzTX0sfC!8l!(^=0sXvX8tH|R|F6J()8RkM$3JrW^tz>C{wLv|iBp*g>yPn);r|cdI^&P?w$knhu#@Xw zYUK9mJxgQsPoHZ0AB-^!fAs&Woc{m3e>?iSdO7pQRp|dUjp09IOuF%p)BmqR|G(<6 z^-pi~caHv%+duUGn#S@U$7>zzpKl%g(f_Zu>_zXzuM{ldlxwK>mO4iwtuV9|7#kffBLkkBZEvqr?w zS^3YlPw!%VC|*97uzEIOKn8RvUchOexFpEv$~L)i_TREjMW3A~>e>a4f=Lj^~DDZG#|V(}g*O=O{9yFUL$1YvF-b?nM<-YmW7{7e z@z3>x^+vr6so;_Kr++APD$Q{AnfiM#bP z$pE@rKQuKpWza1;-jvV1)p#dDrN-mcet;Bjh3LPz>`@0)im${oG$!6qHmiSR2;n*@ zP!G{g7orRc$KyZ?Yvjuj3}4gypLN?8@Gl&o_?yuV{SNX+`*IxRl$|%5VwvKYW%a-r z_a%%xS!ehfbHx)j=-y5JDxAnyxj#bR=B<81G(OXGlEE}HrJrNXNj;1ymYyfq~n4LU7S{Sx}Wxmno-xp~+>cAxCe3)L8)(C8yt zp6A95`bXkdh(4_3E9Tj9h-hZoDbRU^^8SHWxY)=le$Ha{ zBl`Bj6*%TOe#D%g<>8u2Eys%{wp_7ZPw?|GUN6Mh?)<-rmYMWilNt}OKFgWXE4)*) zpfl+MDwSBD&c*>FYSNtYNp{NWS{F5zN0wsiONk; z;kPP3*q^)1w11=v`QSB2pQBP9T~n#`0VlP}yTZ@R zMKg|Av^XzY)d>Qs@0((y+p}c_;=Pd1kL7t-Gq89c$Jd69)c;hTx#8)KE zG;A95ALC)obWKZ%+mQbl?+oCzb@9Ue2b(E*z}KnGg=#;4^52>se3{!>vZ7P=GvhDQgL14X&Lg22wig_`EQ`P&i0(T4mXSCrTV(2cVRzSin$RTxqn1l zBR7yiNj20NOE;*b3nxK{^(o|3nY95#^P(P=X{&*M65qfLx4#<%|o8a&-2L7 zS>`(X`2_iS(OkONpr7G`HFFGE!+s{b>u_XC+%P}ylkKC@-CHxm@N7FkegBQ^#6Khy zHs&0;;Fl@dUKq3!_xIOGJi~-DREKDz%Qd%}>ujex-tpJN!YjBPE4;$Q%My?~r-!_>`)^F{EyD1YLRT6` zVLSwzy`mJ%&9K%{6pyo2(=p`61mabRikD_*lEZpDAMO+6ocjF!r zF+)#cEiq1bsl_6pYmrDunl56l#`|Q$RtT@}$0BA(FUv>eylZv{Z^p-<$453VY=iYN zwBrjGiG)GJz+;zajLECl4?K5l1E1bu^k)7DpHQOm)2Uro^?e6wpNdBDWf{L|_#GqK zVXI}o|FBN3@H7v3CjSj1{|z*)h#rGjV{=#>~!LIM?|O9ZynC983h+<%XdV+W}}`Y_nrZeCFTdAKg|tU$_9Im{>h?IOI^4=0YZK&BUK!78jh(EgYGpI2muD($fKk=6e}R!Qo=8a%HO?d}cgzZ};k9wVE7 zXa|evgBV4(n@g-e)|uwsn3Y?AtM&U^a6hMKIl2KfMh&;Zth z?n^AnT9TjRlut2mH)^b(D4*vT$15r}xShTi@lo!4vuHPXNj!tZ8S?*AT;BQmR=X}ie40*F--NhZ*PG%Qr|{?`8WCHpIWx`%V9l_ zj5r?}e5NxWDtZ;is*$HNIZT_xehp3kMd;Hy*Tr`7k@sXZ^2U70r+ zJ(fzHUk;2niw+q)jU&%wFTI>ubl6-saX|Hu?kOlp{r*H>eWVVO#s?-2z5<&QhK;oQ zlx5(%dr+a0&uDaXlrRbqxfREzKFKSE5=-!?rEZ)dPR^~g0d|6$jbe{ z=Ct2Y$0?Bvox0ra#9?tqzAW1V%xjBQ)0WlfNB7D8t5|lCjSIvJJFG4vo-eBOV{yD51wI7DFOe!~>x;*K|?`R2EE5RQ8-UVA8 zTR)DIa5Wb7;P)>7cII2fXgiTS*y@!J!TYYAX=`u)c%~Tl`V}4{n}3+67GFbt&M=qQ z4r-ULUy?&N?-2LoUvew0d$617ZlCchVzby8V=(edUL#H$F>Xd0G)$;>1f2Txi6=!78{9V#(8hz)I?s=YpE%-H@ z_W@XurqOWjV&5m{cIPI!UqDG$ykkm@#CY|bzSi#+;SHR?^xg&SF=UBV`!HzuZP@1l z^`;o}6MTzCL^=B|GXFC5K05j^yfZJNo>K3lQ-2aG*HepS|L+xJZd$(&{r{Jt^r;yW zXN2%N;Us!rPQ40BrCYyTc!SyqZzyCA#kg=NI*p-M;u>N-O|?a=?JxAtvsG-6@cx>QG@S{Bn0fodlp=No{~wlL2l$)#4nzBZe$adJ_3V3ZGRD@O`UmVk zpzJ#UdW;!5eH@^#lkl}G0N;=AFtiB34@>!#KLEZD@T36z7~t?ti2xjHC7mw_*ndjx zUxV|5Nq{d>@ArX*>?b&%L%n!q-U=NKP;ca;zaI~gnqB-vyLi=Ped>ZJ#L`)8o^w|1_ z;j~W%!!H9IYiLy?{qX)5DEO~%9hzN0({bE_dQCKA`qUp4{A$$MN8#VrfFt%k7cB@* zN%GI(JpV44C8B;UTF8Ag4rSjo7rRKf8$$T#<~ww`qVI*GxupA!c9B?;owu+6+g7N3 zB=$iT`VH8l6YVEK`=Ip0zXa?vp_5mY&RK6Q+P`RIefw|R@UQ8sPOeBja%f$zsVNe# zG$&NXCtT&L|uzoTim-J$olLSx5GBE02z9u{Mg)wrJ) zw*-4P48ZXy_803a8YOP^^NjGzTZ#UD)l$$8gO1q03g3o|xwi|xm^w%_YGbGQ5lH1F zJeR=F-x~W6uO)x9=uw%feWT|M4<;x3o{Z^<_krDZ2X$4`T05~T2iUP3l%0|DJaAuj z0iy!1+6zXLI}H8TfZnCcf86$?KLNqOhf}oJXL& zSW9gdYk+(w@c2qZH=^f__M$$cEoQ%*Hh7F|{x!n&W|&`<)SF9e$5DRj4^JB7x!-;5 zUy@5olX=m-Ta27+=_i#qu9|_x5%7vLY{J)%DE>5F0&p8i+^~A=;ylv>ygB zFAw-SMUT_-O|tVs3D+A=59v;tL(#87yE$>osZrUdG=A0RZ#Uws11; z;n5EzpR%-%9wiTZ?ulsoy$(6vB^g))z#e%twgDEtdEt(C30?y@>Ppo>z`=d28n3PZ zw(3`jzf9=6t`toh^S)?<{(JZTT9B1JFLz;1zYr~1Vo1yO4Eyi3heqhi6fP$ouV9>8 zf;9~!ujE0Lv+UdDg;W)%RA1D1axLa+8b|gE*Z_%lB}2SnJh%2U%Wv(s_-*?z5nrU{ zn{?l-o&rrKuD6;$);Khctnb8sdIr^S=1+5QrSIC4!dpj^1(o9QECFSiu7Q2e*1=9q zWAz_3JtI@`$GAfCU*`cAb2pvhKX&y`)t7za?R8Bpjn)71G_Ys=*EM$dCjwXY<;<&b z3s-;Hi4(x}&$3@;_f+_UoTwX)OOSqj;RYT*l8@lrj7yQohGA6i;nqD0k)|!|oT$P<*ZH z)sM^1B-Fo3%o@})X$P(J0Tb4=&hTF17m`9j*RAWbpL{C z`gwA4R?j}e^K-J3upbj;=Pb^myxNcH$1F4A^Z8+c<>~iBZoYovm-Rr*upT!7e+iD; ztclInIeL6)^|<+Fs|a!3nN1oeAxRweRQ7^J5{rKIOd1-FM!q#z_|a32C8S-)vU<APiY~<1SLAA^4b^`Y?M;^Y*$apl5|2|nNn$#=lf|Lky9d z^lLe#m@jELr5NwJsbi&TFIbK{F*sB+I?PFP9 z>Dh|Lj!ELraNe&gZ4TYfQaBPFRE5$XH z8h;=fS$(o3yf4NIrG<>q_!D~0K)p}I`pCJpR|?$n?=&0I2UIGtKBuVrkr!AWtPPdY zak--p=CP~~uBp@*+xq(6Cn}xK5U=z;jiS!cpuG_T&eA;D*yA$C*?9eTo0Rp1@4=aF0uSs{~tq&n)qTqqVbjiR}QO`-$S!Fm`VO};Z56z1MN)) zV)!b|VXr}(M}8~sgoEtefdlf&2H;qTJmxIJs9&}MrnejG+xJIIL4g>=QyA|zOT|-J+H!W%>NDi4de?&lVL8rO2SdrUTKx& zkH>?%8~NzFSw6ujUnZJliI{8yhu;kRE##|2lbc<7iciu%4aa{Z|KEv5+3tF6>BD^8 zD>YHczp)qrnrA3()MkgcEZbctZWL<${?=IUQE?+5H{z;n;(^NYX@yLDsJ%Ibcu;MU z4-fr+=@Sx{@lHE&qsv8>1;vO?O={Hp`|Nl0-LOZN8|7DsCK!^~a-*_P@UjHtabNhK zE}VP`IF)NzBJw4o$$q!o-cj^aE|jmv!(gu8-*@1Ye@i4ZbIa``2Tpms2 zwMYJak&xoT(Py*%RIZeV@fT6KYX5xgz$yP9k#MmCFY_$CtOxR6h=j{Uqwc=Akm~~; zaQz8!Q5H>cfsg(wh(9j!m&`KP8;Fa2s+~Zcre(KaYA`+sKNg}-Ns5Nz17%8y+6TYXLsw1GG1kFU36Kw@&#}nH%^N%#9;aN>`?4LUSyEMmsE z^}bB@?_ODO?Vrk(*8R(t`pea4`4Hw=O^GdMKptpO+Qe!0@nym{-QkASJt@x zA|Giu`daX7w#|j3&u2LKlk(S!W{{oSqSRSul;B{UDR{d-xp13!p7 z9#(1Z!bvCSNAXsUb)&M&MDrv!-q7zF{VBgfH1A9GSo;Tkt$}}qe2r*6k?h+`y+4Kk z)Q&u^eEcWvVs(xJ>}iSzeDqgc;(p+eS+$s(Qy|CM^>vML1B)v7h?RtD%6T`)pH;+k zU5*R#^+3_+`4Z!JWxEY-%kxDGTh8x+4{QN6wl>x$loJcZgAt7%23glH$nbG(Gs5owe%E2M2~ncZ;kv8 z(ehO%9?DVb3`abdw?n>4wEU3b*^P(eth)zXeC;yEC{a2#ZSkY*VE}wEBGo1W)Dc}c1t1AQTYk5~`191Hb zdX@Kv|H{v{aY*X{b!xnwN;7l3&V{+68gHv$H!kd#VP5q;1?a6lbdjayzMIxrp*6*|y060IFzX{f%EBTxF(|IY5)*^AK8@Fitm>%=ya@lVs-XT0oPuD@u?IiW<)gtjh zSN^36z6od99wqYoT&muc&zErOm&=#qXeSb%4AhJAnXI=5Tz{f+olE5!3Y4oZ&s4J@ z;+E@x6g8g$H&b5I!N$&2!{^m%{#{OZ*WyqE@v!pOcFBI%1HMj)pS$HsWeMA<+$yMU z3=wT&T)$CS0M6yU1^M$un@(=I->l$NZV%%aCEE0N>kIjk_@mq_FtIMbNVLHxBfFdW zguadWli#V2yHvEff$EdiA7#n(DBp^1$ft=mw+qkGZNbjxLWIlqgfagts2Y zS_x>dK5k(+t&`}~=8sN)SiT)RU^|x!`i$}d(FVSWtCZha(Q6a8Osmh;HA@T4ubXC<7=gs zarJ_Nqdr#jLVmJnJHmy3DB)Zmsqa`W+D-}9$JdpQWS^`3#OoU6|DtmJTcBL2KB7Er zb@Y{M>gEXbk?ecNvJNXRT^|YW0~~Kl+_3W3@%)L>`7efN+huOKQdz=wDz}P-$Zr>I zi`{agvH%?APRT3ZBHHe7;Rh95u4_`AZ2N*+AIX=*ALU-L4EbH6?d!s+k4F@}T!*AO z*$$sxwB<@=N%XL{;#TAz7wy_O^|6BbU%;u{E6zp!DbemMDpwwF@i>9|C|~{jQQ87p zf5Ld9qA|*`!n5V5#uo!p*mDcbFH>J`-$g0p`w1N?+&_oT~zxPnu?x*PCkMZ3Qd+-VOhR9{~) zT)RM>$=^fB--8@~(>NJhlId}>^8W~Y+=#qn{NER3!z@1?|7JX*{WqF%yo$aCw>{#= zj58|8XRv|&dol9uMEl0Bf9V?FJQ$*K>?GQEckPEy4gF%|M~n6&TzdGF=|?C%&J^vZ zIPqTrpE8{9t|H$}w4dk3_q7tv{=Xghb4B|lLH}kc-q#u%WrqBlL;lSU_*d2o>MQj4 zIdwDn*N&eneg(35mS2PMy^wJ{;Oo@>S=Ybh6WGA*%MFN+Pegk(^)`NSjo|G63gj;q z?Xh%f;maKQ4ahGP?LTqpZ&h$=U$%k&LDBvPH@?YdB%j(31UCAP4lUgHM$8hN{rd;x zFB2U)yXCu1!8eJ7ArB$nOLV|Ky8ig)87N@uv2DbxTZsVJL1{>JFn~`5EI?Q$bOV?Dk?+=+%mA`1D`Veqb#4=_zw6~aCbc}s34ybf7$;~8{Xk1H@^QU;qZU#BN+2n z+%7ucySt5Wf7k3YTk(|Q4cy8<=TQ*@tDEy_^8_F zlGfEK-oycZZ1>y9Zx9_Z=*K<8Dw!nB0zB&sK%Qc12;=N8bW)=~orsILP(%7_oF zH5k1}7TGM<9|*bQ-<IT8tj~-as4R8w_OzHI6bk1CnAJt_SqOEZ{ldrnK=I( z5DeYhQjFMOJxy;~yr(db(rm5U3<$RON zz4A=py)8Q3LH>2@txPa@h6!h2ZzYX7E1Q|?tjF=J+1HZAxa!--Kn?K7W^G4h49F7= zIoe;Fr<@P318`ePco-gHi|s+NBYEJfQzs17`TYupcjL>_-fqByKTyq0{jHRJsDzIM z{7lj5t)M^p;JVY-YC*K3S2>9M(a&6x{+MF|0P9@z{(#;=Ko`HY^IVY2@d5J)vr~(uE#u0LcyCGEW${JM!wKL+i+1lMhUrupzVzj8X+D?4if zNPFiy_Nskl8i@DGu^`W|EW_;3_7dI<9O)7_3{Ts8HN!pd)v0rH*WQ~X9FF%YZ^1EA zbWRQ0n~UobPxFvxD&GRK*DgSCdv_R5^-;X%&6%C0=<4^k;rB#%0SR$07m}LWa-Ib? zi!J*wd$iqzcO#BGi5rHe?Url)Uga#qv-4=R?*qsEZG2sp^Jn09wdj168~3uW_V7H5 zPMw3}s!GhADvbo{@0s&nlnid}r)8=Wp+} z0w(bc6V5ck^(V;A?dH0)6Xmb%r1z_+eybgPDjt(N_~?Gu*u4R4{$SY1dUGrk%G3Rm zE`P$q0I_nH#MO2yH0vM2dm6_he!MXMNSnRN4Muk7uU!B9nXl70fyNeIWrgU{Lhb*- z{`=U#DMLQ&GBoJFzu~&XV`TG>;^YJJpPHltAnOm}B&_~$yCI#Iy7~5~u9A!K-^*b0 zp5ZM0cMARFvIuw|0avXdu>Ve@pH!qKZa(7+UggV%XP3FQ{^*NTe<)Gg(FIFyw%@>* z0PoE*4DaU(?+p8%3;XSmde7xJp7TZwdr#`;dsV-MLHevFb%5{p(^ug=7kZDTDjvGwxyHtiDmcYath~=ug^s=IZXBm=eW^nKn|esfO+A9n z5Pci{(taU+@ih{D!BD^_1mrelxrE?V9tV7F0NxVtw z`QRnG;Q1aOeKPcu)!kcL2)Ofp64UpV`(vzc2K`>d{s*n>{t$pO-*`0_xL_9G*O>Q{ z`28d1F%U6PCA{@*f$rhiJK^#B?B1`Hj|Kx?jd$uV0vuzptJM2P{n0Nl{V*x#0-AfG zvnz1kw`cfB;7tMj6_Wk|=Y4yIqi-#l20I?|!v|ca_)h>WI*SXazXJbFivPfN3O)(f zq4~(=_}^5-;~(ok@)HG5CotX{e~$i(P9sDd!|}ekevXvjGPMwA+)wZ8??HJLvQOd; zQl85CDjISG-jBcIg~#$Htr_{!=ykm=mEAJMw^wzeWXJC2ybHK z(a!jx**SCYde`hIk$`LXzDGVCQS=-E_}l#fK&JfoF6uY=HIsjPRrkv4=KomL-l1)B zlRIy%TE!45*SI>gfhu`b)oR{)x?n-Rx=8gGvb?GizTj2euhB&mp0nclJi|8w2XQi_ z3TMpCN2iD=+-frOR?vA>vaj>1WZSJ6or#DAl}fT7hx`x^UD2O_4t-$NdpOEud&2S{ zgXGaQm7=at^Js>vxMh9NA4C7B8-n^g!jxXs9?gQz4e685Gbz?*FZiJysM_i1Lo!Go zTvI9PR#zYNlg2-4R%3MQu{w zuVDXtAmQvED&wa`)N4U~-epR!>I2P!&Jp}0^*pGVRPntH6UKTR zQ}rpxzt_~zJ6L~6|4ba{Tai5A>lEFD-Y1rDeU0jgu3OO^L?a%b5dC`Siu!Al-q%C% zUym`uXjGi_t$|AviK@WVK73&6n_`$$ou zy`)5R4nft>8u{E$vW$+PO#z?v#6^gis-NtDJ`-?C-pB&so!1+=rb6UV zKeR{09r_l1&)W=Vob~6beq_n2eurkGKUq@zTKe#9Hl7H9Xv>!jIP_^^9lJSxB`Qn~GdZ`Y3y;<8mZBL+8O9MCHVdxXS& zQ|PX*tjBWyp|6=uT-}R`A)TT`+}l0md+AZ?vTC10xp|>QOA4~*sn_bvJYfAM$f9wA z#;0{Jcb``1#Cl=MJ{fDk>(@iCCmPV}V(9e+Gm5KwRddwmSbo7Ff?gQRJ9=q(7<)`O z0C`VB-X9%#^gMr@9G|Y2_q^f`{YT57bMz?lD~aj{>^aI`XyI=JQT($#ORyy#>eBjW z!2eGT@Rx-ZcL?8BKBVRYLfp|I3L?5HA+r94LOBcN$}*m#Z`_C`h7(gdl4~X zh4;^4I2*-&xs0*zHW9s4-an5o!8E&99_9xWN3Q>V!+OLWdf(M2njPq~?>MZ>U5u|F z$##(l4C3o&iZnooOcEXYGXZ?XD5QogZ!y{tbQI)Fdw^?3s#)E~?%km3%#!RNp~8K?Rp zm+$cqVpQ(&XyiO8>%)d#kb^oKQO*wL5_jkow6V55p~fWc?T+XN*4s{4#gW;-miKF* zbpft5@VlDduYVq74{PmIe4jvk7c9xAs|F9_uk{#Ptbaw~GXK-`B}esJm(w${o^2Qd zT-0%6hlal?>&b@kfTKwKLor9m`2B4W{hQbLQhfT&&}Rf%Zi;KIFZOTw4cZH&`1GX?+|~CZhR4;xHeW(Z z`*s4A%g5%jDi``n4PV2)<8r+wdK8z8_BV!%-ullCS-AeH{1^}8gY~M-3M&^E4`a&p z`z24tJ2fYFevbOB?L7i}tN2=cdVyoFf^TReV(V{48;5=O4z|R1ZkuACJMtH`izh-i zF3v4rj$w8Y+?D70PtL#N>h?-q%zvzRt^bDncgkEc{^^3tKbp%XPB-)w-Uf^XHk>12 zVRmYNTo0VqIEFWXr|sT}y&8`Gnflia82h1*6@4vl zb5fT1k9gkT$^KPeQ+~uWiFOIM@yvE5Yb;zRfBq=n9b`PM&luH?U|fv8HL^bEGoQG+ zr!7Cup(WkW1peM22U^Tmmg^j95#(=o9d+XCraY#CY?$TulYSos+!+#=@glS%Xdk%0 z-hloZeYUkj+j)sUY0vCj(=IL--b{=MHvlg*65lk!&BKl_3h%Nc;Z4W5 z`0{p^_Ls=%c5K7F@JAU-h#!P{8_^$V-;m3B5M2ola65#v}^|6nOw=j!u z_7Oi_{?)MeR>p}R)U*M6ix?hPS0j0u|5OidBYR6|F^QAZJCuiSEvVn|o6wi4R@>^g zp$25-iU=p^r||xC1ID5oHsFwbhq5=kJ>Kw`Y+p8F?tw9g=yOkm_C>DE$JJF^xtyao zUWYi2R-L}q=VZuiC~o|ZaqEUhEIsReDuQ287irwSF%|e|`;0!?@2|>wy9?t5i~%g% zY410@#B$>5WIS4-r0+wd?~}?YJ>7UV)5p~<=d=As?4Wpy#UcB;Ci~HcaEcd={w3lYyXy%XW%Z4#TdHt;r&!w<;kvSOPTpefM!5Z+ zhj@V;Z{r0_7BG*webF;5YU!0qVQ8NuH=sJzJjuT#r#3R3xFEC%q-pnX* z2S0$lf5crivRA?hfM38}z&PH<1tK9)w8&O)Z)2{3%ls12q+Yb>Zr}?fe4cD;;_BwJ z2wuNq`53<_{>0nch>ruUaOsygaLV5zn)DJa#u)xLIdExflNK)hEfU@rdcL|Gd8~Il zP3xfA{@W~kBjvG=HM&m=zsrGB9`*Bn7moIX^zXY#cz>X>St%Ols^<#XJ|JuOM#`@d zjrDWC3}5NMDUY=n{hmL=*EsMsBJKt3ga56|f31R3Igl>vMLd@Bt^QaPXZZv#$67+X zh{y7ug|C(1vq_da;!dadG_@}*>$g?GWqi<&m|^O<^IhP9wZZ76 z;}|Et1aa20TCML8e}X?D+c&I%#2u^x{Df-XG#qneUeCkLwS#E?!r*^W>u-|*uZaN1 zn1I*Mt^j;T1o&UE?_;slZ^R6&|HNYb)|sbod=2os6&%$%2#4O$e_V?89S=i~NO$0S zn1=QW_jaBZ9#r=>zK121DF1!F!5_EU+;!1YYwycl*K4-y?!8SEM~9hS?oT-6zxzHP zJu{iVWD(!#3tLa7aeAy=XWMvO`U&>ScI-Re&pR}6N@m9Nba}@vjGo%HqoGju?n}FO z$Hx1#U(m)QIQ}O6zws1!c9y>6|EJY`dPi<`yv5P$&>5LyAvTmY17%8y#uG8m0uQ>5 zA0pz~-H5t$7S4ahaW4*8-V*s2_)m60HreG>C*h2T*{Yp!Ow{kNzC?QR{C#O}tpfKO z%D>g;;2!tY!rStK!sC5!b7nIg@$Y8*Mwh&5$;GSAMy1|HtJ$CfUWZ`;ybEw`0`Sqs z$Lx_)8=u^Pkc&oV%PUImDQ6v>!NJ$$^3bF ziwg*i^{c)x!0%!PdDTn7?`?{<06*xyX)*Y{rTCpjz%q&AmloiMb^yt%M!OL6G1@C6 zpMKK-`we(jDSpR8R0UE~2#@T=nudx`T*2?F>BKZ52IF`7;o~gPhn-s=Oo6IpykA-vFAWI1np{1rgg<=@p62mY-LR{+oPRJrZ>2V`7J^@{@G^ zT|FJYdes>FqkOz-SymzzJ||pRKhDFbS|;|3EnlztUeKVQuD%%ZF!qX_rOH>z^V3ffP#+o|EI$r{HnjO{1e*v_|I4B`}u!nX&n9+P;fH;PaOVehpOfLo`p0$!{L9b z+k7p+=buBCM)MyxDuV-n`5$!n9|LZ^)xRmmN%SkMe|O`U#!-rf`Qy1#;!g#@{7+c^ zn_^H8oqoSLUUvAO_-|@#Xf;}={%yL*(lCFF`TqdC6<5d zv#_p$#B>eRzfBV@jgLP9fccMe_@@K+a?3yQejk5bJ$&_V({xMYf(3pC%BGp=gXnscj3@PZK}ezY>VYGU%H*;k#&Z{6u)RKb1h>(inzP+a5~p zKGx0Kv>fLn62|{OSN)TQ-znmbMKi=}Jp*&D-l7@(s@HJzGts9+!m#JCe?G=BfVc6% z?-Oyy&jB3$MC)rJz_A`je&2L}s4&jb<73SqeKz@f3)Zx|WB{(m#Ts4$da5s~%`oF! z4KD*6{@rv;@z>*44X*+me%-V~!Sy&)!>P}oDq-~Bj4L&~25|U$)7y$(j}tW<{lB0w z&~BVFF`l{AKDUk7;Oi{^5#+Jn9tOvCrr!g24d6uqdR%AvrvZlzVQ^e$`sY}dh2Sf#Uxu;IBr2@00vDHwFAnz_$nZgO2!b zZV5QbI1IjD@jnIlyAj|A!2fKHjkx;0SQJ_ws6Ta}NBnQ;2m1RWzz+kC_}(%A@WKf2 zW8gm$`oVSen4dM?5zrrcQT%U?0ewk09CTcMo8tlhGy)vo{{w$Y-loHVzu@Ojbi{v) zs$*er_?6;ga~sf~ia?LMIaI!zI{^Lx)=eJ?@CP0HzYE~|BEUh%{FA@~EpHfo7sdZ< zz?%ZTFTfvk%s(0MmJ#5fWB$DXZxaEI=l`KU`v*3NCPxGOLC5?Dg1$=xc#7gb4Dh4~ z@PXjJ6tIyv-;T%omjw6^R{U|^oE!lTzAS$%-~%JTM=JS~0Ph_EK32(32RsGv^#S=4 z6n~sI4~_r_UzVQ<_}B<=@MZr}3=E3^&s6fS0emFjdjj%jDE>Hao)7^JzAS$>;F%HN z;LGyo13oDNe72Im2=H{k_Xp(9Q~Yt>JR<@ed|7@0;IkvZ!I$OV3^?K_jDG>km+^HC z;PnCdOBH{dH_wXz2Va)|5#R+8;CCzezXyE219#>No9`g;Xv1;8p69&>dA`PThQXoC zE7H?Kq56GtJh7ShEXVNx(}<=Q;JFSY1Ajot!#scU&3Ftq2&d~rUxWi=o2J(V=y9F> zg*5`m3Ww8mqOZUK9h%-9pvQHl-vIck2ynU%`r2hU7XkicfWB7IKLq$X2k!byt>xFQ zB)c)r|Hk^O{{_ln(mmEM#BVbWJOfOr*@GgH&c<(#D!ESpXF~)yT_^fK;;03Ddw?F- z+3r69{!j!sT?c(F)@(?JW*-OWUsd#P0*-qP2JYIumox^C>TtWUN+JV=Q5?I7-%FsW zl7QyV1mwQ2+@mmXS1#7`ki6Q*!{uHuumQPLAKu3CwUpbUG$8jskW2kO&YPFw zGoe8^^kMk7fa4jFF!@1uZYToDE*I+A}92i7-QycUrEz2c8EbO?uoFUzk7{M!g{ z@TKzJ;sK8JjWGU12l-nPaE1?BeCe0J1@~ZyKb<#Y{UQtwz6@^xIMx!v;NZ*h+XH?y z0-WeberKFdV%~aIKz^d)k27=#hl4N6KMU{{5#Zp<@_PV|6_GIhpdIp z2yhw~z5;k%1o(yE|2*JhaDGjQRv(ErBu%#`Tc8(@+s4BWF%jTnl>V212i8Zz=*KgE zV(D!e1o)`{f6y`iHvqpd0(`3Ce>vbIBEU1ie;;61;*9vjcgg+wgO2?l0#5e`@GBMn zY``yx01qkta{X07X$v=2ypOa`IUhGCITFEEPo^5cK|*$Aiq@c$9c=W z5#Zp<^0xq9903l#EPof^4@Q84j^#fL_-ep^8<4+U@yB^fX#_aX0zXSN=5#TQ<`ELQfD+2s4fOk{!`vI=k z$53Z!U4z;stlO}Dn^pj>*Tppa4bb;j^aGsrFb#)Xv>!~rWxTTvrs2>V{*mx!0oUta z63*9QpM*cki z{J;2liGta!ime+}xBPK}cP7xKnfnlO17V28;Y>Bz(UzedJ8i){4#|3coSOykx58GhjJdr5!J z2`@grpR}{PY>R6kxAs%?yM>T{O2nPST(c483<=YXW3tMDO0Ot-)A8^YF_X zHG}0hxuW;HjKYv$9hxyg0%!=-_!X0 zqLzkvdmHuMG|BrG@*EbSP*1-+%pWu@+jWedLI}Z&(2L~I*hKX^HGjo#l&?-LGSq!A zUjImzegv)Givjzv7NB{!^2j)rhvx>2JoNuHA8BcrU*g$8`X!&skbYF+;KhKPe_L9X zbCjIG*iz1Wj+{?{dzv`N)S^W7r{upw%72a^UwM6HX{BBeBk#0=g1iX5mh(8q+YXsq z(N1qg-?04{&cDTRlM?z1p4hKnSbMidLvB+mu;m23-UxfYP~~WBu%+qRy%qQWHIHz+ zWvG(et#OXrR`}i7k$aOP_kb)}^7+S0O|Bjiu19LpKu_!0N~w@!29 z90;^)mXrng}+vfNCuDKDyW!&pMs|E-sUCdjZ>+tvKM0sWA75sVEtXE#3rI8<#~Mc zl`l@Uy&R}MdvPy7^DuFP4&TJ-O^&=ffP0^ohWT6T2ysfZKNY9Hw>*6Ebey7%Gxn_n z?pjCQknlLw;=v3S+eH&zMLtn7%eH-^&+j{bxBNy}ktdn?Skf(MMZ9Uc@Vm+)yWS%d?B+T`vrD$*b-_PuC$TI#$IdA>m z@@?0%!FuX5+~@B@mWQb~7$}>1deD)FvBI`!E3f?*5$Y+?2J5La|KBG3Jcyf5uCA}A ztlVuLXj)jg9h!&NS1mSJU$-^0w6?xVZ1U%}CXSpo`0cD`bV!L%UmZcNAGdX~w1K!K z3Rz!CUVBGgH~j8x?dtfh6Sw~QqNRq_mu)>Qj|g&2ec5)dBey?jF0^txB{*_@^+k&f zuP@sMTOPssBB^A*LiIw&>$Z`gx!93Aq``Rg3HJGUyyd}izo$-+pIB91R&vqq8M)~5 zx5@Q67T%?mel7;%p#8f4Ry>^8^~t@=@(7d5URH9^<{G)^^S8~j_I4TR$o)q3-;P-6 zW$9M4-SuxGhw|Bc*rpn1fRyD(6XjGwi=5$X~8PtC(`FE!bA-nNzS zP=~4gpt(#9J`j5MjW~X5<^NJSwj1LLWA_u#;{_`%sk`HEUpeb;Cqg+tXL*F%?UXad zG)C@T&^Yt{q)bPyTh3Z+q;jUdTJZ>!v!sGqY%ltFBljK9eC*h}yrFXT3--m=hn9!m zUTW%8IaB|Dahs9*Ieyn!x!s01_WJy+o687({>JhMm+SZ$V+kYo2hh|za)a%MZVI&6 zNPb5Dt$76eEUC1gF^Tf}i-6vb&k*Pu=-3RY|{K*U#G%EDzb=Ls=S-;GlBd z9`DF&jo+QDoo8Ph=b`Zr=b+rWl3RJ*7*T$R|JD@(P!4>&5oTj{F&*!F@5EdbsuROZ4Xv#8cJq$qiW^ zvOKZiJ9gr@ani-in#*&hBX=%noOOU6F9yofVG&lI7z=3HfIQjgkbYDzFpn|ix&*&( z(N+qPe6}O+U~(Tv9DCPi->;e0+xYjUF@ zLn;HvCkN~Hp!If^1>~UUXr8ux1CCuHuKi^q=H|sXZpX0-#|9Cz4CiI*wbY;g%y!=8 z*jWi(wpckmcSN?6hMr;ZvdPlQ`gpmDY*lWs)0Eo|;5y@xUie5kNtN-9_|&A4>f;|Q ztt*Fugzeeo$U*yHgFMokDd8z7tWW4M=Kni9sbM0?R6FW zDSLNxw7iVH7@p|z-O*0T#eL%)NjQ30xqZ{Z%9kjuUw+EoWXsFiD+RN?=P0?U!0U%& zq9Zpa++J7kPue@k@{)2WtI3uB^RG_l=~ z#pQe{RxeIvXjEtMAk$CI(YLg{|HVHiEdwf{-TUkCfATKMpw z{aX}|Ck+lV?Efoezi$1n9l-Y2!&a;p)DFji*sX02SsQS`Cp*5wu~>M+Q9mxheE52- zm0gXo(jnM?uVC?@; z(b_eOMlD_Yzk>YtApZ`-JGwq-{}+nKR|W?emR}jLA5D0`emRz)IM=Ds?XLYNApa}K zuVk>7xX+jT#@0G-4CgKb@`vAa3romboA%;TR(jz!G?cdMcYY{;g#2SgZ$<5gI=w~ z)%>mgvVHamF#Lxq{^uJ0aj_I1uKu!b@MR;_RMyIw{Coe9j zzij(Gg{$x!|6Bcy0K-ug5?A5fHfjQL%-`y71StJAPimiaiqCQCCw+ec&)eGcxf(}k|6VKjI~hB%UWadG zh^QsZ4S@gAfj=IAF9ZA)3vYC30Dddp z_gIelN9PJujyvr8Z8ZL<{T;)J0lfn!VyYC}x&Kjn7xO1v`TPOiZ!^p4`h`HHg0bs< z@Vi}I#3|-w`@RdyT?x6HfkS857rQwCFJm|{pm)?n?28KS>Q%!0y;@p-;OA)^z0eW6 zFQ6H{s=&{=PZ3*ZpQC5Jsv-9!;L!P14DsF$=!H2r;8L$Dz`u*2muySDT9j*;UZ_D4 z^?DdGYnZQOer7-nkg3E_yhI)>pnUDt;M(wdls40}G*7FtA<@5gdH9R|NoiGxfn`$VW;hZyG79#;G?-5Is=oDDy$!SBTTW;!LF3fFfh+D#;HC+4PHUtE2CTnR4YYUf$NZ?3uGeUBXx z^z5SeqW_ou0Q&)v9zoAu;MdXeYyY{N{z}h* zO3!a)dC^@K9i+x?%q4dAHS9#^qw2d!PWkV=Q1KhC_&M)y>*6>3W`N&d%kPXM;qkdM zP4Sx%&QBLl{c^NFIM5bQ{P4So^xgx?h~De_#gnlIb4l!vW>Qjo1badZ_IAz+w?`MF z;Wr=rW*T;)+nEvgi&sae))>u4T|3(yI!Fg z8h-HkPUpVFITwbve>-nc{FWgchJG8~Ba!WY+{t~|_qHfPJFtaGy`9^XKJceq)@PXI z_XzZ5k95L<17^4s76FU!BKK=65{c5Q%1L*sByC%W^XirkI z&AcP-bd-v9tl{^&7W;5vT!dLcR5Q_`G4bbjAu;yf#WP4HqnU{6FPbsD&p4*n!o878 zkp=u>g74wW{O%+6gZFk}EqWLF;b>fr%D?XZxyy0J_wxq7cm1f6J$KwT=c{$S($7#d z=(~3Hq)hk{rYVe?MRX)3XewiO^r} zQvLs~2}%$2N4U*yEphoF9(OtYuQ*^L@Tus-NFj3;l9Ib0x{bz;@RSf>nsI{?4DZ_`1-%oUBFo5+T%w zTrc`e*n<7}IdOTC-1{JRFXW~{?g~flUQ|(x+v$GBt~;27_P6&Zv>O|*B>A?3=2YbXSrrcfRL%Z6@McwyRzSZeq2DOzcaNhV=}rfH zMc?n*wFCSx9`Cmr`y4v^%I_)>@_QJ&0mqtF7`#mIcdB-w-=%M7gu$zX82>3?dvJUZ z0gmq!{TBOYAjMyT@m#+Rs@$}GHGn^@;PWEDcK}`i`_2dbH4)&u**;?6;oBr4<*xzz zFb2TB{Sppegu(Z)eG(2|gu$U3?2~Z#A`JeVh+cjT^lK~PFWv|EKhUzf{(TYfbii8y z4*vw;#5a05Vyj0pz~Ns99_w|6P2h=?Fz9I!lTY)h1d*6165{LkiTI<*fWIkXv0q~xzSYpH9Pn=df5Zom`(~hsZG^E(ueCyqBld3@xQrj@Oy3nn zoOt+Fng4q!REDT8T>cm*Zg|y!}NL+k}&f9g6^K!oZncGejx}<*eb4ga z4x;?H-8pnw+L+8x=BUy3ODELs|KTwl_pn@VV>W1xNFC_E_krj{XRe3*{gVFbJ12I0 z_s~qj!1o=%1LZ@!yg%G2ueG_F&-8D4g*cb**AN`x>+S9!VzNB=t2gpZMaE7sq`Riy z9V6k_d=5CCQ`_B=;f)L&zEboaaN}-X&Tt<0F#o28-rJ46)o;EgK;M$#^1C5-BHu-1 z^ikjSVEQ&n|BH?O8L^^=)xQI1lF)8$!nqBOvqk!KE`1k8Kg7_d_ZMeddeH7pR`gwv z?=7b6a_P@j^vQ;P%2LtY(t~#QNJWqN@$UP?mTwd z;4^X0?!c?a4-=CRy4JrKGbnm*cZ!I+WxtrT)ul&_D|&A?_8Pq9fS9!2r5~pBr@AZC zr17Gy)gQX=o+M%>NSL=fT}(Jj^v*WrJ66KSzs?BW?o5VT{Ul*rqK(z@--#s4e-h|t zFn@11@tP^dXNz8zf4YQ&zqfk=j%yfh`De1+xI{Ttryt`7iL)&K8K9Z1_!F;rV%#>- z)AFAw;mki1`S}dD{I5~`F(*=K+;VY-F z{bCq~u2#Pf6#s#Irhmi6sr%*JzYxy@lK<{^MOmb1H#bsTiABOm%${)8JZ24SdZ^aDQw=X|EP z;G_$Wm-e@oYiRW2fNvp$@PgPTNhkbP)qzbnJt@3~yDH{6SwA#P40zg!?}w5UeOD2` z@@(YO#en~hviE`Os>uHTkI9>%va;3;ixmH4XsBqmk*kSxcjI%IC5Y==@Z>{CJCVdN>XH-p)V4 z;+(#ThP5kyxaP2rTGtIfDKzX>+dhfHxqeFOvYLk7VApS?;a6e)#=cCYVUy@oU;iZG zk&-|1TAxkB2HN?jc=Bo;pZhiqi?ZcY#V?VkVQy`XVQ1R@NrOx#?AIHA*_MlG=yJRM z>B6OdLF}n@vuUW^zpgXm|7m-I+0)QlIe%Us_|cn3PoFmC5;?*1dnWR_5#?eJ3Wr*^ zkcM_5zu#RqL%1$C1L^scVE1d#gAZ=E!6V@_zR#sqk4wl~t;4skIIiJSweBez($23p z3D^10M*3MA(q^}t`NCO01zq?U@-aou_VU+j36ZDay2uxTfI&LX4&?8Ryd8v z{rGoul`;m5Gv7Ou`oADNu=+i}{9$yOU;azNwf~-ybK>5$%YRk4E}zTVKyf?l@?Y2a zOS|JXR!4E;?RK}?@T>4Q6+fjEH_&c3ZwuG?Bd_&o6o*T2Uq9SGApT={oV$KFo%?TF zzEpJPekpjwVYl3mPrYXldD^W(Ons-C`(VUAl|~-x%on^O={{5J_^LsfiPCSXb*Rhw z6zcu6UB5cvcK*FL(Mi7kO~NBG21?#)-5%7z;gb_43TSGX_#z9+BN zy-SfNbfw;tDaM!I%JB4%YW|4t974X z{y3L<2ki2{vgC2@x*vu6^4}VHtfk{n>kdK*ZsU&-;eMJsvjro zG3I&Y^SQCYefel3Kc1p)MW4SuK13d4vM0~y#)Zho8hMNXC@av=gJRFO^~ady$@94h z!u|5&j6CM2>ti54IYb^~z9%0?o&TK?B9Ad2JP^h0ycFq7>eXhobF_OtB2Uxy;dHNG z=>)HxLsqSy39iR0<~{#Q{`_)1`X+E0C)Vk{qGyTK&!gYhJRjwAn}+e9x7s<{z0UtZ zaP%;o{~cC8kNFUD-H&ZRI+xBqWcBmt*ChYd(?phkoxO)*eEVVi7yVE^%Hrd!9(MWc z7uFy4fi2YfEIRW)wtd*=L5_JwB=|pUo+Wuko;F7Q@~<;74*T|l?(65mei0r&xe;IY z3HDR#=g9x_I1xNf-eTKdk8gVZgl{bz_Z^-5hBbe}e2NbqM}x=7^KAJX`ERkG*eah+ z#&WJ-ey;G~Jcj>q@)an?(=X4G&&3-0V|4Nqk;nY#>$r9wRE|9_HX(0lqW9fn^dWjp zkHmkG|3X_?+l?;U&hllj3+Bvi1-kt2FTlV599%zrwxak}v(K`)&&)@@c<1yr-#*=Z zzrOD=@&L;giX0uQhaS697RCT)iP-yzc%%*KYBSx}uZ zcUCqps)p^uSnH|l`TM;WP~^9WN4dY~OOtPArsRA1xM|ZTPMw0gg5LvbMq|C?0viS82{G&hVuIT-{noeZ0u0<&rzL=yz(L^ z{sFeY+IaBD+GUmZGpasj&YT6;FI?EJJY1`xPmlaI_W!fIVRAp%r*Uz7M>RIUa|gt+ zWhV~91HV&K#?6>Ab;`H_15mi$mrhxj>ng8K)|w-~#aJo!Y;)UlS~57-Z<$v=wI25` ztk-^*DrVs&yqwVcMIG4l1Kfs*x%0R2ro3;ReTG1DdI0rlh3d3l{?hT|DuYg}JkCnSK4Bi<6VbO^fXx zn=$c{8JxtgJboa1`s4wzqejIhT$VNXsMves zM9FDGXC#lCGT;wEwPIuM2_{YAp4dC)&da_&E`ilf(qhFRqmpgi;^!Q-kkO?lD}O`LY=Et<3|2W9N; zgK~DG96s-7ubi={k2-ogezchS^t52k`fra@&A!@N$Zd*4=P+^nl{2P|n-DiGIeE~< z>1k=n<0njukHx=cn1Ar!>C=+qb%dtPFlhSJ%cdoBd(!=i)h};Ihko5C@*D0)*ls^f zPo6%_wz}9|9i8jz*}M{VxY*Y<`ZHsPR$SK>lG?mR_V*&&Ft%-Y0+Wwi#Gl%d-_9=h z7QpUElpA5n{bB4hv}xb?$X@J&IfSuKpaJ&+Y?yA9TVn3JIv6!hw!^WZ#7DbwvN3j` zU;c*20j}ToQa@gM7{=xC5~h@cIgjUu2`ER;ttG$cCB_eBklz+}`}}!x2B24oTbR4x zw%NI{8FC{&ZtA>Z+Qf`;u>%Ll8T@w^#)$#w!)`|p6&rW^tZXsA?DMgmHe|{^X=Ga- z(zu@W>~v72^wi_Klz+_Fb;CW_mtKuN0b~44QP%lEj=AC#__7Uku36yVi;1qldUBg? z4t{w-`A7A>EcA+OTMqe?jo*SCzT|yf=n?sCfrFzCmy|&^Mbr+Le-`?!08j0Jzd)2Z z6+Ep2{t_lp7=ym*3>{v_q_hD3=eP>$_o{HU;Z^X};FCl6>xRD$j`8p8m=F%zB7c@u z8#WNdd=SFlHXPUX8*nWjvp9rrFdTF04Y-z%nH0iH4aYUZ23*U>;31%P`eW@z$}b16 z!K8X;2(L7}l2jRNeAcreyatQhM_?aCYU*6@ODLjU{&f_%|3mN>5I=cD-Eck6miFw| zM1f-`(uu?Wq3wU#H2*$-#48`FxF7bVp490LpVOnaQ$(^S|Gx0ROaG#X?UcDA@`fbv0CpfZ^&Q%wK&$SlL?1z#kfbMNUsB{lBrbivE`>?T>mpi{+yR8 z9!mx5?EK?}OZ|$WOUZ{+@T{$0f|MJ01=m*QC@7+?a(yS|W4>EFi2_CAg{tBw>A{yN z&{xKvLwagBY{t}y)6Mm%9(VaZEqz>OGWG14sPhwjS+`1hFvHe&tmZFjeF96?(u0G| z^}Oh#^$5Ijhsl`e!DL(CNsve15QX;h9^1Z&?)%=XyNdi2&5Qb(`n)LIkH=|79_!kT zWk_E|_wAtL{dlt({90B=M3F1oL? z&GEc}@H@fxA^iZ|yPLZC@|Y(Ip96jf=|||^H>j)6aeprJm)3dqx%WQm?(2Vxk%xZ8 ztjk`yH^nX=&yb6}=@*MXp?jk#+Ly;1Ps)e>#jNY+bkE1O{9Q&K<2Mdf{1x4^&X&Jd z^CHx*nCtQ_-LufH-vgSzw9v?ZNB5-AS$_F{GV-W@G1v7cx(BZ^_Ur$Mk)LDaf1&(O z=nP-}aU(w-e>oQaL;0_BJe&Rs@h$axv4$dE!P-zsC(3_>^nRek&oi1weNSo^x4G9S zKZm;d`9H5Y;!72CEWIh**Y8Emqma)o^fx6Zg~-2RIPxz>UL}DL{+i~JKj-zXaI{C< zhsF0zVm?sp`(Dq}e@nSOd)A#|5U-wZ>U?4*Z8R47_olnQw%a+z{b2sZ$gAXRy1T;Wm^0uA zyfRh(@~^w!p)>t{sSYwjbvrLcn=TnecSYFkyh(Gh6Y5%Wyl~$S?;3fubF^_)yoc`m z&~C>V|0RFsNN*fMcP_U%#&qV~&e6uzM#zt}+X2RZ<}YzP-7a;wv#Z?>Fs6$Esyq6jJ8qo3*9l?YAp zxQEy;89=w=Q9G}_pnYgQ2J+aqTvAN8Z?W1F+LtFU=YCDMue9X{XwL1G%i8!Z-F~Od z2Z_%DuXK^W{Ok5dDcWmKu#GDD7X^wq9y#_dqJ{hERKNaMe+_cPsw%&m7A~{-MVj-t zi!oP~+(`@Z=~cgeql`S;mu-2E@Z^r-u>^MD@;F{3HXfse=iBizL37MYxDQt)f2M`! zS@TN7pVoI1IOa$jlW9RK9iQy^bE@Gy#$paxauY3hk>`~iv=7WXIlqWhv|FB2mOMlY z?z85ZC0CmKQ1{}lNIy&q=3Dbj%saI_u4QnjlBa1wB#oZkVR^H3etiAFbKsKau4{YAI?>DJ#{^J3IT*MAP=e?s~;%6Xi+c3i*t{`qM8s{BF9N#yg*xCnX4kNu0j zR&DG?Io)jk-f867zwq70XyLxS?=hV9W!?Tt^FOrpyE@rvzaB(>+FxuRw#7QSS>iEh z|GydzJ7dnIO5UPuylTMD{|%pGEKsEzD0{ih-!h!@=e%~(O-F6}uM@8A4_j}HpqoCn z?O$T#+5T+nPwA$ew*5C5dA1+dbvxa34V~lLZ;NnkKdx(oa9{sw;o5$D?tApd|Je51 zZprhxAJ8B1NkCt|L33#jsLMv8KjJ=1pYIf|^G9AAU!Zy0?fl=f@<(19U!r;CcK#m- z*Vj=ANPj`|u+7rhi;oXY{_pAby>TJUE41_fSm$5F_Jgf9M$x<_w*5X8F8SjcO>Hcv zdGqc3ztHkLeqiiS8=Giey4}C)`=0_Y|69uEU-L%MX~!LNttXx&_r<6U7gA)moAmi| z-S(qnojDkP=!Z7GkMT1f<@Z2*okeqHzG&v1xW7NLHP+fuB0xr>4t4~{bGbm z{iH58(haZL^@}y~sGrp3Cc5D%yM8E_?fz0|hMKiPQ`b{<*;}v|WHoi_XQ|t`pUSP}LZOQYwhw0jLZ29|yi+|zE$OCP3ZG`RL2aP=I&$>QJ*KD`- zUuDang3OTFreG5_jsZv2h1F0$+Yf^a?FVeHs=jIxGU;|azWv9FYmvPw^+t3R^Kf7S5M@t0%u z6S{h{9lx(@F7eB;`nhmFepegL`a{>!Q|Rg^ZT;Uioa2{c^;^0+%er1eJd1uW{$2Mw zrDxF9Np|_A!u5ECv1wx^UER+buP}bGyl_d^(AB5eywc)GZ+@4q`qkz&!UHcJlkx*g z_S04GnEQ6be|4J6c=$Ey*O#s;vBpD;kJ`R`Jv0cs7hUzJ&EM7ezO2_7_#apOh0gG< zhgkPgTu{jM{a)m?mok5`u6J;~?{Q9--$9v;Hirz$^SFY(N0knt%m-}yePZOf?ZQ{3 z=L`4!2RW9P{^ts$FQm*#cK`F0k!SzGSEawB%&~U=^R40BejY`7G+ptP-9Ek(uKSl8 zkxr&7>h1pJMw>5enEO6O~-Beojv`}G92-T zYjIV2E@6q>zureYiaf_J$7<=_H2pN2_x0uF+&gI6cQ!xQ#IN2a=6_7@WUYfEc2wzu zCjLG_dInuuYwJHmbLl@g)@BP&_VhnrbBRBWwfE`LrB?hQ9wmRi{uW!!r%Ma0_=7z) z=lJ^$?PD=bJ;{nc#3OSZe~7j6)imYbR{S9zwLENtu|t)=L{t80#UJ8P%On0IR;JSw zv|m4dCTn?)ABmMKg!}O`)sp9PpQ1}%x8rZRCC}$RE8LgALUZoFIo2u?=#rc4_`BM0 zwk_NGQMzQJZT}gXv;EQbRp}GLef!Tg9R0V%Y7Je|*^Xasv+ys+r^I3%rF~-Of0L1C z|FAEbDD5A1e9zaM=ku7$tId!vwBvW7;fP3)G&%`hG@y(HzZtZ)aZff(t5x=}vcoOpXgeDKS#s{qLY0mbAEjRy6 zlYX)5|ET6-U$*65;l6#J5H90)Df{{bn)Em7KHH1`r?kAp5BvHh;lBT$wd8Sb>8q4F zfrk0=FIe(8xAb-4zWhs;JkBj$O{qPs>t*C8^^@{(Zt2^?efifdd7N8XP7^lM#eVs# zEqR<tO~jr-h=?;6b|z7fmi-DzCA{;ST&b9{3wzf0pP z?Ea_8;z*aDN#pLdt(8{6_rFH&{SfI>s7H4?h2MJ+WOV$a z6g3zBE5q8tgW6PNxGMdY==cXD4^@UgVf;IAy(Of|u*V<9e*}LNd4G%hGjNZ< zrTa|&E!g`{u=f9N#s2?qQjYwJ9*p}qaCmw^H|U{Cze7IQYxeTd^$^{lhbsLMe7J){ zw>WL;@;?dpciHk?@eVP)b|NRGSKz)s zn|A}>>F1w*QwWa+x9+b^KQn~KfEW1kQyW6cj|JCj!gA8oJb2nJzaMy-C4X)R$F+_4 z=`ie{beGb2|kl3?VAvuWq1~N4)|X~IAp}W ziQswQi6Qod&BeYW!Sfv)HW&LQfiH4!+&?G!%>>USnv9oOx3f=<;W^+{;H)2xW5Mp`Q z?M15UdfX?Nf|n=kr%3SK9xtT8tFu`n=(h%W{fPU_)TRR-Ut#oL0uKFBu!h-=7vY^Z zxZ!Ewhv3jJjIRW*0mm9mS($^clJZsA3h)Z>^&#a$C$V1<^iKqTIi!5(gz{C{O7M{m z4xLcGDq97fe;Ur z{2iZ<{v7WMR-1$4pen03`Bx$T-9)3G;`}X+GKUuV@}qX*{bg!%w3q)bBi{`9eRz4m zLXr15@*MiMFF)e2$oKQ)Ta5f}$nPf_@rKCz9C;4?)t67)%KiW5Bu~E8$nS&vAw1`Q zp2+(gc@Di^eF8gP*+^32;iYmiBnj(J)UWXn7wf;UwogV$almAiV-v#_^(a+~mnxkyBsT;mm_jL$|%+TOX zXvn{>w%;nR{H{hG_a=UwLDUByQ$hWFj%V_YCF4HQ3Q>=GJV8A;W#l=D(V8ggAxQk+ z`AvLo5?zW{k@@9g+(P{WZ|w5q(+`v0Hx~JkmOP)EO6mJ;`6MkL{B9s}Nq^0(6No&< zedI6tqinS)ozkDOWVH&(-p) zkN5PSibpMc{j)83KDU;p{MVMx5zg_;u^L&pkEZ-&$6v1Ih+mFfwW&a+n7;q>ga_Wh zJ?7@XI*nC+zLrOPt4;lo|52K<)6Rd9=8`|>RVY(PKmP*Zk!Q4#`Y#qJx+hRtE?(K@ z#pe>?9RF%lyl9X%&yN44hW|CF9;IDk^JT&*3hzVRkFmXQKc$T_@3#{FEZ1E0V_jCs z6wNQc(B!ZC=)g;#(&QQDeoK*GA>{_v=yh!V$K*-WP1c!(7eO9lu=-5SQ=2Mi(s{Oh zRvOOs=d!9~3g(x;O7p1E=wD(f^0^F}_^EB5HKzRU_4+hLpb+^7ZJy`jKj0 z0r@PNh;?K?|6;?>pr|(3=ee0Q@%J__(;WJ%O)J4iQtCcif9}(ezt|6Rh{9Hx!uk1E z3D@nLW3i1=U$x`2*69DSr+?~l^Zp#sA9>>ltnudv<8WVuZ{KF*xw}1o#N1CT^19y& ztntVAaW_(TUw${_56Js@xEy{5P|7zHG24s37Q^E(cT7Zjzf9r$`t9@N)h3*~wuMsO zwB=hpd9?}WuH7e7G+%zdaBZJjq>oTaXWKq)tQP9`y!_=~$zRb~zWxUwbCf9QLXYzl z%g_Iy=A-*i)YmEK^CM`?Pi7rc>~l!CE+1`hb2l0jd{2q+Ba&}m&HY~fV?N{i4p1-Q zNAWib<)7|xp2B(MZ-z~oqkOdqWo_Sfs%_2nb5M(@9KdQ_YhA1GUG?uYV!U?c}m z5&iOG4CnH>tdTV0HoN>-kqN9BrG@c(#I<(*{UDPB`{{c)`6Qk~`uWEhuAgrZ{-#;S zV*7877cTWfUDW2`bm4b){SqwB=|sBleVY%rIHyzTLfjYQmyeid{n&r7t=gPT7p}JJ zHJ)nCeA z{x$R)^L{(2KV&y&5sg{u@gb*K@xM7;xVBF!(wT(M%USiyusEle(%{`T&y;-a_q+`L z*ouFYjoCQLPxi{^DY{?3nMU59e+@dtw$B{M=fFOAM$8;Mh48qW3~iJv@*|DA3B zY?J@0pg5g(jDF|0pB%{KBmZcR^Az9DKi6>1KN~-VG~lqEf1b(z2~U2&e!KqpkXeEF z_4Pj&pXTxNUu3wpm{%N-VRzM!Mzj&X=`4Yr0 zzeu>&e>vWVfJ=~kTfdbi|7o6lpBW~;u?`>EwutD8Z4~)so#s84ndcnKbiSoud2(tq zF1C)tKk+{Giej`E{N0(p;lt)^I5&1;3YdBi1iA|C3T)V7mtO`5FI*4YAcFS|`!xU{2T# zRrdKMEc3oOKlC|iqc`qj@XD3+XOt4W-r{;e51%7lKAGQlspC=jXTs%qF6;@b@+&AM z)2`Q-n)ALI*Rgy8rCeb1Z$!Vq%U5bW@jC_k7Si4&f9$Efe1YCq!=9QdA53HI=hZg< zVEE^-E7pC>XVchotbH}?vxz+KdtlE)l@Ao2d@NZ1Uxn*^HS7VEpFm?ivi8-mPbBiP zFH{MBvhcn^dF&H0=Y1#MW8!1Xoz}h+_MwV#}Z=f-qt$iny=jD&QRC%dzKmU_8 zmwhM1MfpNX+HCDRVINB5W#0)gR&kV)Ua;zqeJJ6w?+ss<_oSq!$bX&@`%E53T9wbI zq|2;*C!DYIN7>j@R~2cLlxXccVIN93?>k}7NtF+yq@LEk6ZVO8{;>b%U%`Jb+_OLY zq2-?e*K?Bg@`L^SkryBB`7l3!`=#+HM zT)&6IdY^!a6X>n=1@U6;@M+t}My6~k#Xp5ycLze00vhtNe;B+}?p zd@j0Gj6^#_{m^%*iX<8_%&y-I{2z1p7;Q>bq|k`d>^PgPIkz*|N>!u^PxkC{qvkIb zvz6tz=rcQxZZh)NA4SZmigdc@BRfv#8;<=~#JsA=po<=}+X4Dq){pOh!o5#?Tr`gS z=NNInljctlKPw`9v7GynoNvAAPp)Igr=ui-{jmSD!y<_&&&whK^6s z`B+-)>(zg;@Q8`0NZG3VSvo(80<%4iz6<$Bq+&qDp~_#NVMpnN&K`%}Qay(y~v zbsC1PAwU18y!=%;=QWpxJ#Xia^#+r_D(AfL-pa@A{9h0r;QPJ#UX^mZw{nhk{|fGB z(egz`zj7LOIYs#Ty=vrHKj>2aISu`nt>5cL{uAV%Op&#Rc$qvR*{k1bzkDvMypo1) zwab6o$YWeapQ$S1Xy`Jt?!n^(`c<(H_tWU3Rry{TigC=hPpOeF0)wvQU(wJMTYvQZ zVqerBbywxz(olSw%Ga;b$p7BdzlnyPYWMRs!liwq?W*#3X(+a7eEZaS@~Rx?mcLI4 zhi!S3i}JNR&Mn_V3IDd`-?ijf$L}a%uPy(+C69BKO4woB zXRjrXbIX6Egi>1`e)Hmwec6o?u=VEK=X2o^scc`iNn zws|ZKIb`_(e(~k`+!z}2g)QGz%k%RIXk)4(lZL!+`2l|M^kZGNbfF=y+WJKc7duvP zUj1mub9VkQ!X-{bmv|bo)YdQ7lIL^h(2(H#pW7kw)8%tJ-GKC38uEK#O*0emvIm|WHmRuS<%pb>i+!HS29Lwj?;8Sg$ zD6S8@e3BOegZrBGInf_&a7(@!2l1Yq1FbYD_HQVaZ>De^KkVxzG%&cnAbgH+ z9_M(BQx&;1u+bWaFfMWVJkIeLrz-Mj;8trK!now?4_zzrY2bC_k8>3{e*Ts5nRip0wN765(PW*hW=gePW5N|5DA_KCq3dSV05wZT**-^4Y(vYdj5z zwe??a<-e37>$_0gf9(7Vt^AjP$50&J!|eA@D@^{}Poq!X5=C(0tDi@|FaE=OTGR&aKil{{zQ_Cafiby#;XN%JTdJah;?A+{x5nhpzKz4rA?mZ! z8t2iUh&=b7(pMazKDgb$&%fA||DgDefAuM_d6`u{%BrZPK6ozHm#;ALdX6XZvu$2w z$>ZFLX6kdT&1;SP4Sx9}NbfI7`>40%ac;$K>VwNezx-w+f4MK;gMR1pU6wq~t=LC> zy4mu(jeM#n-y2)zzI=-%k8>;bQ}1tW`F%!ygfIWD?Y~w_9_LmZpx%wP{C*=J4~BIl z9KBz&<=ZUz{hGgQ%O4P~+s_iDyHe~+cKbOfT&|}P3z0QDC^p4V?-ib`Fk@u!kov=f+U4>umXMzPy|p zOTF+qKwqBAWc^V-%2rzvsn>X0KE{&gbK|JjC|f>OxSk)dEz_yjP|Losx2OLWK6fPb z!d8u6ew>!)`3w49wFU3*?P|?m(4T4jitslA{(X~r;<;X5KEcStzOW@9J)3R&4ma{# zKdws>^?cK=U!riaFY2bYq)^Y7ZT&_H*Y@FaQ;C--{qmD6c|JFddM>u*Q!IHtH%ngi z=F6vA@_a7d9~}Jt688_tkLxe?6bAx%f04x(fiIzM_WP-DJ|9}X0Bh3;)a?OV zeu;2dFNLmwcM7T7JX=4#?-RU_olowDSCn-M`j6Mx_&Ec)j~mwySX1Nsy!#$2gDx1) z<=$&40{_N+zQOf#+%vD&&yOy8Q z^E-(7I987$70Si4U~hF1o#cIGeE&V{tB(k*Mcv*D|FIS?$s%$D86o^RcF<3AD!Be#jP=N-XrG0h*GlTWcw85@QlJta5Ze17sjWCY za~7Q~`53-sD|jvVVsI!M#<%JBZSKX|-qy7az61Ag9)SEs;8^<#lW)X5y8i$l1zu)x zv+j@U6t(38yB>HC=27cC!9hK7Kf&d=XL9ctCsZMFFRp90 z9(C~V!0|2hy<4Ea%TGUoBc$L@RcZT)um52~@A|(8ee3(Pjm1*$X{%Dx`XF~Lk@?k$#C#R;MW+Q>EHz@{|m#j9DE7n z5qCIL%}fVh3f_}3_#6jc20p~_xemS@1NM(}zE zFP8CCZFvX0*}=C>= zrp5E~jXS^act7gYJj2g_^2>B?J01sq^Z&u)!SDS)c!G)V7Q|NuZcYx(A2BcSjqBga zOb1Ui@s0XaW;r;=JjXZMP~}VqPm+1G+JbAZ$~nSSyZWU-|HnmtRauDV$6jyWKUAiI zuP_{c!+07vuGMg;$|46(*Y!u+R+Z@A!{lKTu0Ptgs?2e4*o50R+P139b?_`*f3$5? zndjg$b^UP-p(=L^$JL${9~l3)YW?}YY2wus$A6E(-rRpy&NcdHAYI_#sFUcQ3BJU^ zQ76$K>lBqs9UOIH|G{^va+!nYLI2Bf9Wf4kxo~+B!P5_GFI)Bemer<-@ge#zGWusj zex-w>PNF~74$u#U%cD-Be=hhM2S=Sm|2*)u4vuSl=&vgC(f?td3H{pZzg*%^AmZ7{}F$xGQ9&{Wa?jlb81o7(EMQ&ss9r2dIyJ1r2b36n;jfB zk@_zK-{s&~^Ofch41?9(FkSCtjuqa1vn)L&Irfsb);w#j~!UkiScgTp3L|9bFK z9UL~1`Zt50?%=SA)F1PUsvZ_^>HUzb4nVs%oNxqfV?pVn9`0;^3$g>yH>vRhK&WP^~}oRMi88 zx7Ysy(+zw!!{`?^G4$D`EM=CQ|c0!;e(e4B&6V#pNRb*0q^hNo3;I` z9>;nM=38OqZ#DHt4A#zc@NK64uYu2T@ExZ9Sa+|T>)^OKM(qD0c(#MTgMJ7t`vbIx zrdS96J2S2P}PI+ zvHPE?e>?s&IBbVK3spVL!G8ruAB8;&RsDMh$Nm32m&2ZgsvZ%}tB=#`3D~nx)fYQ> zq+U){9f71BxTJWD89OFOK=Ga!%zdHEy#(y_Je{`~; z{U>}X>z#;gwJpNIUorl>1sqpEVe+pT|1ALT;^1#$Kj96mH)3CRTUQ7F8#wmoKdJ`r z=HTnWcYtpPk9P2lxQ@ZM{XS{{k8$wLvR|vPFRQlUS^)Z^CHnJA-ousnx*hiW2l!H~ z=h+-allZy|{38cP%t?IR3;s_BN6bllJplfhgTI6Lio@LLGVm`Q{O?A;ZO}i}!J)J0 zw*x%Q!J)J0*9e~O;Lut0dj~wj!9Uab;Tl9WEpc#+|2#gU?^4?^KMAwnHzxic2gm#* zjQ`uj|C8XDpM>!rO#D9sj`>L#$M`St|2#P6Cm!c@g2OqG6;Z+!%9gzq!p zzD#Yye8oE-bBOoi@qcFhAAOnHhWSbuH|ziC%ha|c2RG~g=*!f$6bHxpKiY$;{+pih zgyoO*f3ycxy}kpE^?$SnRlTtTj`e@E2UWef1FqNqRb{NlyV>!MJpt{{Z=in`(a=e_ zU&d+=@UhId(3h!gGaVf3|I(lR06xdTXe84{4+x6dA|Hu7l z3iqMOk+6o}U+B+=wzYz<2JhMd-w$2^-mL@P2K}x8kM4jUfc$mfF&*%O;CL=-YitMn z5cm_|{W{=BP(If3w#Ie9k3t@O)7E%5$31I&f128w&;gGCpAJ5}1J2|BdEkj1@Gg*# z1RvP}?+Ol&Y)$HbcLT?o^wyLPcr?n#h`lwn10I9>i(0_bI^eP3UxKH1!25yY-iWOk z9q>4mk7vWSW_G~iA&Y^|>EFV57Ua8vFYO@znczLamvzABfDZv*-T|MB^7-DY!VY*g=C8ZKS9HL0z&`~q z>VW5h^LpOO4tO5Q=lEFF0muG7?oU%&*L1)anelHW#-}1Ygj|IC)2#lH$3&jrVQ!~t zphFmk-DUh+0}dU+IP5Ot-&%0!5XP5bJ#`U9?s*p1TgBib+h32?EC+uKd=q$?gBOCo z1-=Em!ogv89^X+9Ra52Qs593OW4o%Ub#T;~>xZ#j)zmvU>df`S*sf}t9efSOci!{c z3cgGD@$KxpmO3>aCAH@ql4D2#VRhRdpK6LxKS=B`YsO(5<9`$K--G={KEgO`BK3!k zwMhw?eeAiE zRC6MDE}ckr{W1P`ZUo1ALGwuPt3!ATcoq1S;9S44A$%YBdT{h1&0N0$A-t6WeMW)L z0_Xa54dMGCkGk)<9vt->d^m)+Q6Ta)@Oj{<-{3vqIF4aX#@E+12f$Z=-wcj1WboDy zevktFaL2=*TPgDN*TG*5;fE;D_c!p{z*mDm#O3cA>E(X}9R0(dJHhe3p263L@T1^g zf!_mO4xZMY!@YsNAA{cyo&bJ+2*>q*-}k{E0v`^3W(bc0ZvcN79R3^JDTHJEZ+r&( zra!S&hz1oAJnidW+ZFs(@LxLM-M}}1|EB{U4W5AVJ9WS@{x`CJ108UT|Bcw|+#|c~ z4*f9xH(m{ndk**r(;wIWjkxyMb3q3j<9{RimOU4Bz!SiuD6(ZB`Y-e!VfhaS{~h>X zaP%KxJQ2JP_%QI@4vsb>?H_HVHpjt}O#80|&vkIL8EOCZ;CT+7YTAD@c)o+DnfAX6 z`pprJ_HX$=odTQB72BvLly%-;2&)+u&j61$ydHc3&+jdc@qd$!4b{{_G;kZmwBs26 zvER&ly{fhV{5Bfij${1i{dny4s@f$Ej`5%OzBK0%! z*xtp#cj3cnXj?zGfp>LqjQ{JeGx~J{pNr=gZ2d6)uRl}s+E(yk{C<2(e~ka&s&*fK z+Q4H&qfLiq{c3qm+#PQ2!Hk855)cz zpTjq`^+>0H;~VR&ZP5ShbNE-)HiM@+IDF3jtwsO7J z?P#AVe}#YS^1B)Pb9}^r5Fc(ms5joRK1{F)H?7;x;>*K+*LbnsXsk5OZLri1qb zKNs>G-*X*24m=tBAb7Te#~c400UwT+Lw_p%YxC@zpgDZ2wkLxBErbs@d^mUx_yZvv zGVs5uJqn%=-dp_d=RZ>WAAVNb3y6~V`x~}>lMs_^n+W_Y0j~=2e~R`$+P2!h)WH!G z?0>XvwSAd`BPQ7YXxnN#`na(CG5)jvw|B!&A@~g;{=@js?GL_H+q1wg3h_V2f8m+n zbHL9Hkd- zYWUB#e~#ff;CbMAAw1XcT<{9;v=9y%_CMOb+Fp$N7Pqng8={Yy{u?o&I^%^+4=)BU z!~IA_A^u%t;v)?nP ziH~&feh$7I_T~7<0M7=$Kg7R<#(#5gP7(OzkoZ_(_zLh<;1`9+7lCtp%tZdMWf)&+ z5z~NRihP zc$32F{i{%ZG zKNa9hz$c1-eEZ}2e;xdaLv23_p1|uPR{alwzp43-CpxZ2S* zobMnbe-!dv!27f>A9-^5YWorJBnOYu@;FcJ80p|$qP)Q$=V$N10l6O2u2M;!KV z?&SHWUw`hCBz{}LeJcIWe((ebhfk&dSq47b!DCJTvm89p!7=``e$Yeh z*iDqc^Cw$B=*;>-549r|950`0$DuRphuBg((i|K*vwr9s)sA!rhtAwTqHk0?G8{b7 z*dMKa$69b+U$XVX_|N`B?5G{Z4xWVi$&3p;6TCZNq_*szV(J$Uo&_EiQa{vL>X!gM z)4@?^so!w$IS!6GOZ^hT=Q=pXe}3NuzHhJUx?+9q!4UnRv)Dfs=d1v~Ekr-)Ec&H^ z7dbd|7X5hqX?1YuEc#`D?{{z>|9N~Wgnmijzr*-q+b`RUAME2?tdD)k*C&>Jb2P`; zqITqi?+%gA1?TZ;CGv+Y!+4&N&jp9C!gxM7k56mB5kFxZSGIp+#xb;4zP{iwOUAciaQJu79U*)f1=emNKGcpj zqWGzFYCHMmGJdG-yC9GFKJP^yKdk%R?ZbAcL#&_U8aAHgMJ5z22^qXYVqC1zbn8Gfv*dRANXASTLgZ@!Qpdh z-*doGewci#Y2S09ACwH^`z1crj^$hh@EIZT*#>UrH}&1XyYchmmi`A!{dVK39`bS1 zLh6S)PuLILT2MaZ`UNKb=gGczRBM=wB);({yP&q9$az%ZE^JJQvXBX2}J#W zXIO@#xgKt$`zJsIA zQomU6MGlVfpT{R$JE?k{d(IplU#$8if#dobV~?s!1s@tx{}jzJwy3&v@LnPEso)r& zaP6e(Qye_a$fttC{$cXz;2589?WFiUHDMg%KaWqic2f1O@-t2Uy9W9d5cQMqn_BhD z(&H1xAyqer2zzA_?dm^M^E&*k&jN1=;gI3+3)g0bgjb zQ19sy|MJ|T@N5$w@i=EGQEZ#UhtCl+6F5E+@Usm3BPrkKh#85G;o!?195EyDkqBPs z;D{NCkCEUj931P?Jbq#9Qgyq*_4wtNUm)?X5a)9A>MQZ@^ChN!s0SZC%R=ghI!pa> zk$(|5KE4La`SPf<)DQ7fx6;8;XQ?0J6Yu^Fmq(qYejGnt9UOI*^5MU_TJRwT zKF3~;&mxAx>fL9s&6v2Lo?6aqZ*atQf`=I{y zQ4S89v3)Riifn_e!{lKzwh!h`k!?i|zRSd40nR}k&OSrtPriM28@?Om#}mbT7{Xih z_=Ryw)$IqblKG7#sWW7xlv({GgFP0G{CBhjjTox8fr#|08Ih*dN@1*yH1@Cqv@nDB34qzaB*X(cm#M z|M2Vs_v!Xg3myZ0Qv3GFF(Ll12ak1d#Dug@#CLr^2k&Cq=L+yR2k#2~>!2TO&&Qc( zw(nmsrxN{HPd<9A4ACET;`R+aBfq!_{OJ(=Q76_Pu^ZV|=-{zhfAlSp%TbpwdDMyf z7xXQW%Tbpw9%tgS1?Oad4`?5sh*_CmacuC>BTD91zWozSd>}TRd^pBGjNg21$w%~J z8Gn8GL^Hmoqx>ZB3>m+D&f`DEcZ|KNJ{5dyh&+$~7{B@2l8-QM#(&P6k1)>TKgMsq zwsdkH|1o~^wWX7%Yx}`YsvhT@F+aq9xSr$j3AT;gkN)M1Q6W6jjNfx`&P<~2KZp1~ zOLL6vk^2xI-SP5eyZ>Yv9^WyJM}FM`uIJyr{pL{Mzu)2e)8_tNCs&%P^!i+xacRlkywr`h!@vN)$# zQSwNeue3O)*HChQn`7LE{yKk7*HdyAo39bh_EYss@Y70TzqjqT*4Pivy_sX|UON3a zPk-cH-=^(X&$c>5Njq%&l^M?VV_O}OEjHhN6~eXs*cP>vG{d$}mBl%Y@2$n!yjHlb zAJ?UsMhCwiBmU)aq0Q8v)4OPN@cq`pn=Q`i-TZ0|{r+^}yDZM>7P|OjoA0(br}xpt zbvAFYIH&j1#c$bspKxvewWJ!l(Zx^N_HVW1ac)BdU3{A@k2wX7K#6%i4e5*THQ(

;g1k&H>5*};hA11Z41ZjMK_iOY1cH#Ymi+xZx z)v%H-41TXsc$}8!_6=QCLpog;Z|fhgIlsSs7yBCD?^Wjg=pv6fAC5rDo${A|UD(5X zzg75f$Yi2^(651YDWVJ7>6fTE;*VpGj|*O)Q<8)I2jWfSH~d?e@Z0HhFMb-5G-vxY za2>Mff^oL}QVfUw4GH+kpbG}t`lo8Xp;7V=tnN+2zcAll7yZ*T7yGa+%4j&YnEmq8 zHD~+4HVV($41dwiU(YK7C6he;hp(j`UjGQ&U^QL)AHG)&wRHY?TmLNK5m|>Z{!T-B zE}f6pZuj-wl3xLJ8m7^6XdK z(=ie9=sQ%yQrV*N|$QF(-zg)Q1k9Ao=L%P`d6kWV1@ck4&&gRXYylTL? z4ZA5G8z8>?E{k(IpUzus^WDOw{i5xv##}lNQ~ADL`7MT{{i5xv#ymO?mkNIT>=Pa+ zepKs+Zfaog`#@6vR>NP1Jalb1NCWdo&Gz!&FFb8JSh$4o z%Refd>#rKPuCWw%3i<6D_7MLUKWFUImCk*|YM+e}!XqZ8L4FC+GpYYEn@1VW<#Smv zvV`xI4}F69E6J-H^~dFaSO3PY7Uy&p_0P3=H{lTz(SI~7LpqzzdCx9C+HjOFWzCT# zcE9`>;ZlF8Yd<>Y8oU0n7Uy(4ofB>Ieuj@i`74kvrhe5nkF(_Y+$Gd+gROtO=F z!S5%De3HdET|s@5ZTS@8f#R!7eC(pWXITADW2)h>Gsbq+i0^+LwK?KO`WKGh3Z#Fb zKJQ!o6Z$JY0{Fg3@aTj2gEzjjZ5n?v{ZlQe;tkaMH}cyz`YYjxU)9(RKXa*fn(dz~ z;S#?XyCPS|Q*5gpKQj&I_(2^Sb7TqLkDoch1CoE1sMssU&VR0vM|@&zi+uB0>WQzw z%nr71#4GD3<8LG9wOp34{rqz@=lKcd7OHU(^}LY${tf+|$Y*i?wh!q7S)%sk^MnV` zKXc#8$Jqx+_4UfnH}c3Ic}3n^KxbcN=fB8sNB74_(3*Kei8IlYFW7ukH3 z#W}r}qW@s?H5OkZ`k%4i=4%Z{|AM&-A7|{Mh-A+`#hP>f!F@&X<#fi$cK=Z(T>1~R zZPi#s-Tz{@-wKO!x|X^JzwagOzslmAuBYw`Z24M?bGn(jUu*Mviz8j!jk*WF<1P6& z3+Mhrp|1$6E~4&Og7)pd%kUWd#aiL3qp5o*&GqvO`udx{1Ep%KV4YLwgfYSA7tFQ! z{U6c^U(cqVuLYXb{SEv7FeP0TB zce?G_otO6QeAo4Z4yPQq;OXY{A#$#2+=smMJ%{@HQVsw6_oZfBpC_M~^8EaZ4gijm+X4$ z>E@dkN(ridF3#8ULtT%i|FIs|=jF~bAIdt`Lh4gI19em@uRgtnRH=FAF#lI{C+v&h z;PZB3+=6fT2)yiH_sV~qR!T9Pknh?5lrs(`B+tL)hIuy%<^QMSu!7Cwg=*>v{WobK z?=}8yE^8$JVf@d}9Lf78tIYb^z>w#^nqu|)Cad&4Dq+vxG~xL_e&1x(N4lIa`8YgZ zeGnY)mEt3eR#P@n+}#x0PCga9 z20Q{h$HCLU-v^HZ&vkH&|Ga-wTLhlx;JE%zJpjHEJm0}H>8Sz!y1qmU%u4{cux( zgY*0U@qBVE+Ef$z=dk)={U5$ndwu~&aDyZ2Ec?yX_GwB5-v{2G`nBWP+CEKb;H?gx zqwUkg<)hCDlZVaNK27YO6%G!Yv3;5{@l)jB`Px2BS>P)j95&mGj*t<~G;5p!E^XD!hT;5n5n-R2K&BOi;I)Q$t@&3=QLmn?Q_Q`|(ZMZ)pTm0j5*i7t` z4}QSGi;R61fn)tFOdd89`xJm5a`06;ewt8!v{RPH<*lXP8vT8d%6_O{KcYUL@cyR7 z@%$g+R@E%$T7&oF{X2`}`9Hk>K-Hk0PLAjQ@csi;gL*o7g>K(y$EvB8sP~uBzJ2>( z?Tp($w|zch>q2-fcr@Barr|5(`CDJUUY=i8wZjd+NuK}qd9ysftZEZG;Jf7cWmP+} z1HPO1`Ce632Ge60XS zWQOIBn3MP_0`KbJh&g_K6m3s6cXM#WoWvLUujXh6KV;&I@1I!d;74@-)HGMy2l{dU z#h0;HH95$2wyQvjC)xjf-efEQ=IXG-4{Zku!RPW$jjC~GZe}2A$ z!)9WigA_Tx#lc}Su@CGpf1iWnnv46VrX>{lHFQD!xPS8N7o+>9rlqhiVzg&p>7RTa ztJ`POT5Z3x|IxmEqRq_EzaOIp{y+Ub@Gc=7bNbGR z-5Olmo&F%vsXvBr%<1|47;82YD{T&^`y z*F(5J3WupbCsp$@%x|V~QjVFonC~0&`!|}i44)9hG~+Rw&otchKR9c~oi<0mj{GAg zBdR`0MEWhd_9*q4?b&~>=969qFGG5raJjyb^0{AveuHt3R%<@expZx=xqcGP{gUC$ zoX(?bgX=TGxnBx$PUq9L7u)g}_dL$&0=l-3&ACjLpNDpVIC}Mdx@JEqU%y3`JfFLS zu4%I63oOp*rF6~PHeX_KPA{ixg4ds-|5CBLdN0qj|22=8{Vn0pt$B;K5As&cg_M)Ph3n{{ScC#e^yxXeC```^&>3bhWDlZ7?+TjAji;z z+Xje&9bHGDTwhO4Z=$P%`@~X@H-t-^G$ST`XZRqgDI^&QVnC~IeLx~iR>^>vVX&;M50RRw09U-W~GcV3{^(LSj~`g*$Z zS&H<_#~ckjV$!d={N@kn$_uG~vS-KbhO_>x>wCg|`3B7=VWnDVSr*xA&{k}Gw?Ss6Ue-iHN_b<&wKh~v( z@Y$aH_m(`L8wipANqC?h*CL-(Abk;Ko=wO5^0+=>|2AF&egNrFl-Zpkef}Te>|eI6 z+IcEnv6YVN8!R97(f()sxvbOWQFOa77`Lzgw% z`418v;PsnU^wT@9q03$}>);}Li!`JVoQbr;j z@7wPp&DsCW@bxO8-w&E z@~K4MKNBs^>8~lRubuxT!nuCxlUQL~|dB*cWx%d7JJZo2!w&lO}y=^^fQ; znTvkt+ttoL%clx`{pM*d`mrt#3HS9wy(NG6AHG*RpQA~^eOf91R-<2kPrpf{=v3eT zw?XDFT0ha{Wtv!N>vyN&55xaoAYDQeU$y!#^k*y|G3kKhuXa8xpE6AL?0diAY+u&( zG2y=c4|(!x=lzn$M0`rnmq)phKg;vEPs^tQefh^U=Xn%-t9JfXKDF1^EC0`$i~acA zH-!80PYc)ny%p)VDD@%Rzt0)_o$A>y^;z4$e}T+8V?Valhm?ATZ9mo<&z6aPtji|( z)ZT1QzrSiO`mrusg!}rvAzbVC9MT`tgnMoM-ZJ`m>hXP|C;R?g2bnLRAKMYWYUoGf zf3p2oB3$doy1XZ!!t?F7NpsPUb=fZb|FQNyV09MP{_ji!yx2y?78|r!@eq|%R8*p9 zu_X;@V+IWTxw%g1ZQjJ6Xj>eq z-#bE{@@{7C`5Z<<%A5P2v76RM z2^aql3l#6MVos)iOeJIhIV95 z^ETEzUQe%2KEcUT-kxrsd?NGM_k-*guV=o>K35&-^d}kKH3`3DK|W1opQsX2Blaa5 zPW8i_==G$l?5~S?5%p!iLciAoT|H&$o1aSk^PT=4=;|p@-yBm3izE8egnsDi$yDDQ zQgM!BZ9wg|Nn865s&B4Tp0h7Q$RlshQuWR0`?EAJK%bE}apCpk(H0^pb0X!V&ZNKV z6r+Djj5_amHP7*E%MZ64&v)Kn@4vDB9IGF1Z4Tz4ytV4QMan!M!aUb-_8)BNS)tB5 zPx^1EmB*OVL;f#O=N%*MgHE1MC9ZrfD^q1H65|T&;rerYA(nc=>YRNtzRC=z_(g1aJss+tEi%5!4d?p9 zmYyngPM3_Y3d5;>J*Z1hjXDSS=NCufqf*EtZ_he)PNS5svhryE9%}2k>YPOBpS40B zd3$QrIfqOCtTTKA#-*V&j0d8_(aYiqx-8$Rlr0qdFU(z;nD_$Wz{Ab@n~7ehoq%d3##a*_E>VMk`P4Ut;R_ zL)rdKmSg-KOhTSkwQx!u;o`Gd=!dSJHns2*slUa^_cXKqg)gWhoc*mr9(j8@)xvsN zzc$0){|m}bK{`z>TrB%nyWt#Ph^3zWYT@a!e{~4`(A6`k7N$x2I+>gEwxhrU{7Iz6 z5&w5tjyV})zt_{pd`^US8&2at&e^=4Aahs0ULlXXJp(@ZK36`@8NDr8Difb9N{#3b z2zlh~2{Cu&4;aqnQ&~Aa`Jj-eyxBha5ObP;Xm0SfCaKKt$oLK$&i*A|rmIZ&cX7nN z{f2Y@g)e)iR3`lE_@v=>-QZ#Qa8|F3uLG8A$Yvnjs?NgYR9F9lLOpe4Oz1~>)ANVdlZ|wdI_okqe_%c_{BX$UAlKFd>Qye{UCEt$-@|Do@BTk`o6Ad&b%e;|2YePK}cQ5lEC_=Nfz z`*7U}w$hRDlDO`K`b6x9?cSC`-Xh-FUtsu!h%;VmmZ}VF5%26@A>=7<8FMFJ$eh+k z9>;Q*$~Z>Gcai02KW?iIl@Tl3uh?*kU#?4=I{n|W{Yseg`WS0tZ%es49b33N`_QJ- z?Sr~`TPm14`^tno9y+AFN^aIoQIHo%sE}H(x)UheL8m2FS+gLpY-YX`&d6@dl6%Fe*?O`Eww8B zEGb`YxV`@G^_HsiugdYGM#v-YmO9=7+SRXCaHO|1@D|XH*IE7My0_Ph=f4-IB**K8 zJo0Yo<1L~cZ(wfP55Dfr=SO%}Mfyjh;dEY&w)3{MFn97zRvz;k<`z2W5gaGqEaZ`Q z%K@K!3v)U@@Olm!dED+=94WumaE`wc$aku5q=@-rOPk?c7@si~bNMmSzwMS!f>SJa zs|6p6`Dsgs&<|Z(dewptrT$JUPyMHe^)L9X>_1&Xe}~~ON&VeIKXh#gss#;Fe=lUs6{FIgm-_cJkNN(8LqFPb%Rzp` zXjPR3ppJ;yxFsodE&0>5*JTULV_=&NSj^odf{;f8g^g|c( zRH?tlaMn+{nibx!5aUlRa~?l2c6z-H{0P>nNPN^;j`oqW6DG=5|3_Ii8i5hbC& z!*K5Zxk&dhUmWpIr{P>bs!PDfy9}rCyEhTfr9bb}-)%XSkFr{S>EpeIbNQXde%O~9 zDZkHfF25@Z4=^|WBVUA7a=+}K14f?iyJGC7cd(P&$)tB|Of44F=^B3l>*f;Ug!2ux;f6!sdpMrk8 z-?2|}v*wh~oqTl@p7xLEp9>j0V@Kl;#u_^CUV~e|VLT$v`eD1*RjKF^xrqN!9?QQE z-{IOR9f{k;^%q=^VNUl&a8JZ*y+|c~U&<%546SdbkHjoI(igEW#qch3eiM7&R+WfH z1S92l;`v$nzDs9~5vRpHO3FTjSlfzc1Noa8@DJ|0cw6xui7y}<-nVG~%{Tb>=H=IZ z?=*Eo%~7|V`*`=ylURq>jraNA`nS<{r~}U-{ptVZdly%iuDqqhym)aa0Qt~&^A=sY z^s0-#b5-uemwhL1$yJwMd`a%5S6y(?RhL|Rxh*H4yy5r6`x)24<|7QFf9LhN=k9{* zlo!NzU$(uV;;vY1@?7;zbw8!ZZ^XCac{)7z8MmVnX*_#0i(kmkea7vm2HzNkU(C;a z#_gyF$Nj`v^5_pgz=^_+m%-nQ!Y{{jpSOU&4Zex_7umipG=XRDhg}VZ`0L)tbEk*( zfH`o-Y*WqgD)u)@nee81!H;3%$NZabyyoVW*I$);u6}4 z=yEyJe)u7tkA4k)`kC_j=faMo@q9Fnh@VPf=W4_W=ErRZmHMyie10qg#|@30ct2?y z`f7yBdVryy@^gGxW6Z3_wa4QRce{Gfb8UZ_Soyruk5_{e*;t$?V8dC%r=S6y|@ z>hi1dFS%gZqD#?mWIsP2chyzJYi?NyCtS7W=9^~x{T6?IGmdc{mY?=dIpSzJ{ByTK zk@`*Z8t|*YfBreV798J3yW#;qKlVM1ieO+h)e-;FBXs;6-&F3(@|8wz`n@5nlfA7k zqW$f7!1+F1R9t-X>RWChIs1MQ=cCwrep()W{iNXbveh;^%%5F5<2yv#aAWa`HUnnW z^HuOu!FPTRe*-)Re9z}_ynj#6S#P}%KOc!Wnf4?4;8M&FTQ9~B?j_GEAANAy4zNq{ z^GOtrK8XJ2ZM_^npGM)h*^d6^ZT+G0wx=*R{cXDZP3Q-YsJQ?968b>`_!3_~*v!va z$Du2EJ5NyR$}M=#8b_p`Y&GwJtlEh(c7fA#(vtU^=dicp9`n|{;79s69@e3K!XWEy zFHx#+%*XfgbMU0n+ksAhSp~i4Fi;&Sf0&&pY6lvu5c>n{oSK4BwU_IQ7#{E?HfE>&-X(U}fp8tI0wfk$QcK zcKf1=D^7u2u8_0swhdjV1LNoPfpU+Ne%XfS|KC57skbc+@@Lcg16}sZp(_o;Y;=#o{!j;9fiY}>^GeIqJPb{4;Rz$ z{#V>8ydS--CJLX=_4iQExU$wLJdNw`ZJP_;7KNvC{k?5CDJW}?!r>FDKVrt)wjv6L zPpJNg8E;!*6b_$I{Sh%ax|73%soLS`;S^wmKS4;lC%r8O3>mc~l_%9doEmGd{QuME}{)se4;vW2FLvQ$N#asE()(ed>QTDw)!Z%()w=&>}!a^tE~SD!5gD+_>}!u1l|;d z!>1fy#o*0Rcs2JgZyRd8y(kLD{Ezy3+se^DrlN4n|ERyWtpe{Kp`Nq+gLxPA_qO4t z-c2!4IDEqWs|tBKqj30y<7X{+R}>DPaQ(67-PRq2!zWyStaG>ZM&ZpiK1#v+qVN{P z$KOyfd!T-)Gupou@AsX|(A$pkFL_vGo(S))>B z@BsMvmd8fnc>nKD%Pc=E3J==)cfx-OQ8;|U_3r{tjKbj)u75XpQWOrKaQ$(eV|#KG zK56UU2cE-xX8rNr8_plRtvFAZNC*F#x?o2A4}$*y9Q`MNy3FEu{}12arNi4EGn;S6 zX)1l67r*%%y?%Mf(D!*+p1#pLi(~%B_jwKfEDE1%{To6VXvbOd@HzW8430RS#o=@I z?|$&CC>%a#|4xEuN8z}b$m`Zk@LxW2%yw@6!dh1U=^bPL_FScwUx)sM<4{oX_`V(U z|DSMU1BbVLX%vq6|4)OK=SAUYGa7#oTi$k*KTAJ+LiI;%dD{!3aQKAkkJ$3IuZY6o z6RJOA%iCTUg=gFNIslGXMfo^87WK>F`g^D+AIne1_#=5P*WcTo_BkB$KkDyoM?LA7 zB@dr){WFj!5QW1hTz|~(+Xtd>_=M|^`F(pZ3Wra){+Qplqp!{?zYz6524hPN;yZ;o zMgdX(B7Q$J?n?NtuNpjN=6S<*%7OK#P(Wn`hK?L<>0>t|2KG@QWuAPyn^4)jN6H;9^31| zxA=G^>M)f|#@^pX;veVKULWFj8O6Vh zk1k%Hc-z|GTpSnP!s`l1HV`{(dpUY~f|IzES^(RlpGNBK!n^at$tQ2?GC zg%8;A1MA`Y@J%Kg-8y{-5Hu^DsuJ3;s5<{rhnK{{fG$@>g(uqf51{;tC>$}t^Tz;qWfY!l+dl|i6@{nR_QxFEw>Ao&Z`(f%zK;2f_D4*_ zzKv^7SK|4bzIO25nf;?L9sZ~Iz#QLK3tkTY;Wz|)=sG%L#>B@Y(skfJ^zlq^ijM=} z_2A#}@hor}9}j{zfG_azY#Sd_;Emu3KAr=4YFmY$CiwCnK92K$dVe2dqu19AzSGB- zn)txj==HUL)At8u{qlHx^tLyHhrpll@qCOw|APH3;9>B4eY^l1*M7FQf@6MJy4uHA zfRBT>flq?x`FJ5X&E4(b2f%&vGsa9BAHD7Hao<63-~5a*lg3AHdnfo5xNm;On5qBt zL#i?2`wYbD`!m;%eWlfm;ct+ezo8jKQVTCeO=(s`FI^TwOtl|y201^cs)4! z2gXjXuNVAAA8#=I17oMxhfeU_ANV-tf9@Z--~sUSeZ0x`kEP%P;PZVP^M71DSRQ_Y z;9v6b7Cbxi6|_Fa;om%n&CU1H_oMb^9SSNlKD6Sx`c2He{z7nUfiZ)(@%ZCmoZ;i# z$7%c#^6jR5&<K`w+i z+{e4Y$^Q-DDN1D>@bO;j|3>in;Cp<$5Ascr$4`G6_<#F&!1})#96rc;-p2>5|1rMw zqyAa<`*_fdPguKo{h8preii-;q5ori!rIO2&jRQ5tKea9j89m*dHvbo89x2{!7)Bz z?dJ98fY0;sNpOr$7>B(6T&2$Ww~rqH$M}SC$m?GUKI-EK!7)Bz9P;|}zD?3+UT ze2+uJ>n~C2>|3zE6prcm>POuDc0k4T$8sLE@Q*X^+w{kPZ^rq@`<6f9ju99 zds&v3Et@A^C3_17XV)k{-BSi+4vg(UjxqjU+s0} zr`z}of?p4QiBCSm#$N~={XFwbAJ0VlQv8L%Zv{Wb$FsmG{`Q04uGCqd`gk@t#or|O zPr-veo&!$tcL4k@@b`T@7o6hnAo#uDule{=aEiYv@cY3Z_whWm|0-^KufGWV79QW6 zfAYc6t~k8@V(=d!K0V>T0^a{E=I5v3{QYC4&fxE73%&yKH=+DC)}c-h^7!cV7jpSt zf4e-JtFM0)gMSaU8LZNOOZE*q{UsQ`G4A8=c8n^OekJYSBzUQr z|8VZ)?U(@n3XQ*lm+}5lG55m1J3dnCls&Y6l;GtUzuS%eosVMwz55idW(bb!|C?(K z?{5G>sb6%5RCn8`wWyKb7Aa zg*UQ)ynZSlF*d7yP3#}9pUOuZ%;L?qeAJ=8HwtgD(7<{>R$T+mRfFcNzam!1})#{3lU3uK&}%emJ}i+~k~9 zevtQnHGD@D9^(C94c{Gwhk5^3!*LyWmj3-Xzx{wP%HJ1-PlAUn#~!e=BW5{1JHWG|aKtRfXD9gLC>$}%@!17_Q52qx_{500y$Brh zB55`mVPF>xWq!J|q92?|M71eu!}Sd>H0s9EW`o`MNQO&ODA+hsEILsr}=j zpyKli@-_Jtecsz~)92`2$3kB^4|%$atb)j|*b^u@OE21p+5=;Sw*%{ysP^JK2ghMw zge~2LoHqa9-1^+l$ljmN)_W1!5iidE*H@tTY1Rvmi*~rewo@87)-fmk(-+5A+IC6@ zhred=mA0KSz_E^*#nE=$PMP2jMd4^WZl^48%+s^v(RS?b#o&)e;b;T)+eP3{M&Y-b zINp&0zA*~Fo#WU;ym~v|Vm>pDe`@`6B{-G;tS^r5vi?~KPUZXgz1Bat7r7JupT*%b z_RkvF_i7XlpRs?g2Y(|9htJqQSj+7o`~Bs^X7UZ zd&WOIUId>Xg>N$c*|8oR^T;fD_>AM@RoHiU6b_%Uf8GE;Dhh|s*gtQ9A036mXY8N1 z!HO?Gr2NKg{cRufG)bV+@_&h;=-U$apzw*73N8tBI&0LF^{$fomvU`#~+$G8so1m-EsGo6?dQ{GZ% z&ETJazW@%aJ7L)@{wesI;LzHc6or2Vj-3tGnABCgMxqbV=7e(P{b8g>V;7g)#v^lpg&Q)=*Y@7!=SM*0lX~= zUjUBs`!G+xi#7Kw`BR}E&(7j{u-A$HF^iu8j`61t@zsfS)-1jd9OF+P;;R#DhFSbv zZuofyj? zKhyuqa2=%&>wNN0A6`;wpz8#}|I5K~od?$#X)j}S95$Dn!7l^v0LQuldl{?aZt(Fd zz;T_YAM@k8LGa6b{7Q432iF*BFJpCFwvVrbd=uo;z{B9FKEB#q=fO2b+RIoSH^;}< znCm>a#^_-$W0m}&k6&-D^WYkz_wE7kKl%7gxQ>GBJh;Z_y?YS+4Ijtegmj$;*BHHb zr@$Zeam@d8od?$#y-o#Q;p0CAN8iCUMz1pl{3;*63w%5HQt){2@A~+?;G4knz_F%J zKGnzXH~ovABM6j$d%phl5MRge`YT`@j<20U*D*xi?GU57utp&Rt3!^9jw*g1>G2 zgSDHtb8i&B(f9{zH*e=~6b_%!{EV@~+c_GA!)NRt%>O$lqHy?({j(nYqbM9cWB<_n z|8W$K=l^+r9!C6NenS1?XVkCX*8gpA1%8y886UfB{WpRmzGv~hw*K#cBfe*G_=M~K z9ysEA7Kcx`{^$b%%+Iqpe8TnL44xQ;!zWyS%s+voC>+m#(ENq5(+gxr;h&iJz}nvX z0R0Q)oA{vT|35bG`z%{|%PmW8UU|!E_~%d%-dhKKSQk*gLdlQ(AHHP2eFUBvg~ONZH;jFO ztSCIm#0}PTUZ9BijJQE8@wy*telL&fc)d<@Cnr)G2;aaqHy?x>W`T50xP0$_=M_@nDGLIQFxY(n@^P2@o*H5 z>;G8ydppp->41GFDp~&=;~)4T?xt$+V|?+EYy5*Xf80$qQTS5hAFTP~ZmNyK;WLU4 z#6}#A%d_;uXY8L0aEvjtIDE$b$ppt3GmFD#>>v1n#^qU@p8rcj`M3_W`$Fb3;{(_K z>H7<~cJFhEW+>v68Y z=LNX7?|lIOef8&beP8Iu^?&-l!9TI?!+W84bJcy{0R5K^55s-Tg}Amw=|F>er$Zf+ zddT+g0AiOo?Vs?^7Vx#q`TbSu|A9&?-)Q7_bt`--O2}6^dCD88X71$IT6yz+p0{g2 zb*z%|C}X;Olh1-anLGO%t$dF0-|o3;W2uyH67rNcp1G56 zX3q78?Ovc&Z9HGrA8iKz8BXojrZz5+^=}m%=>Y7X!P^8!I?&! zBOU1S@lL^!4s`o?m*7YTdVRcGaHIo$sx42J-zzxMfq;+q366ANz{dlEBOM6)_yF^m zLi1jww>wX5*se}bjr5qGngJI7~OaHIp1sx?>g z{emMMIG|dm-_K|HNx_j098|4GNcjVTBORDhZ~jg4gMw3fu6lEi!;&%$^1l97mC?EDj zIHyxo%Z-vJm~w}on>J6iRM>r&**@srh5eCWpU1YOt5>g3Cp!C*3@7{8mJH_3zGUWX zA8hk>%~!83P)9hPA~>bf)T?ol&ljB1nW}kI@-*hgKG?FmQ8m9L?MpYD?IT-qnY;2c zm>c^@SC(p?{ysR@KT~i@=d0%HrT?<5{~n6?ulY80g7j7 z{O`&!ob4l9@|ZjOawGB{<=s=MUjDAiNR8-UDe3g%8ekGZK|7ShG)&k-zX-YhRgqX{EHU#BjEcbd@uA`b#77-Y(?b)2LoblJ=DedCFVG+{u?SH};V& z)#_IvXQ|3S`zj4*`$*S1=1zZAMBdwlynEWzua-*t)(Uyb+sNF> zuVZfPBU@_JudqdkmjTij3bH!6{v*UaXP4R&Yu;sTY4Hd7Y{E@PG1e`sc+P zWc=5oPp(D$<2(h2x2sh>_qsZ1RV02J3}^pPUD}vC`x}{?`qhCqtLL)q{y7}KO@br6 zYrlGKdjCV_&CI92>*4J#QqRq^`|~hwG3C?#mb=K7b*kYtyT2v#R>Rpo*s`mGxwEg$ z%G3G=^1C`!!zt>j)JXl>g*@`^>SFHXJDmJ3aZ0E8_Sy}J#oL(pDsA1GkrWma7t(S zc&6Z#&i3&v!6}`ip7^#bKU;80=lVF>Z8|<7>+N3ZGv|TMo*Qv+q#Q2Nx*vV7g67_$5MamZoPU%urBiCQZ@8l_6u4<;g zPeMUoJSMD^<-L$twh>bd7rCBgre7 z^ZsMIsjP$Qkw41vtGLg3!wdK~{qsn`?jOnat;L!kf#*+}JH6fY>cLCI{E7LBIgbxX z;0?@O`&BbH^&?wq)dTnhuH!X=BfYy-Jutn0BbQ&xoZFAv>VSG+djCe|b*6lpKiQT< z^}up5f5Kj8A8gs(#N3tNVCCujA|1S0-T$e|Or4(pu%37F$h*6Rxsz{l@|-t=`QnIt zvyi8}Nj~`&=Egs$>+Uvn&x^8s;B)xjaPoh!K;4=x_4f&m^zH$5OTUy42#)mbpt^aDEPp_7q<4qZO>t5_C^*u)_p2L!CCd*n z=kaNG0n$0@#(U-X6c+NxyL(dIc%_W*{emOCdrI9{Ap7T}(NEt+!`S5QnXhillH=0> z!)g4$*x~J&t8SR#zk|$8e2^}sZkYbQDEog(a7xFh8|3(e{E_(JbiBIZo5DWicbwA6 z>V`DQ1=JH+(_(7xvQO4Qu{Q|J;yhzsp7TQEcxiG~)~R)iiZ&lNew2BpS}+ zOAFHJ%p>uS{zURz|2AyU~DSi&@-UC|(^3|#pGQP?UXZy&OD(23<3M=1%`HTFwR{dy=x<54% zAC*F$@~&g<s83bk#F=_SHIhT-%|8%^(%IK6bd{#GN8>pOI9 z$J^7vTl+ct+6-s=NLMFwC*SVm_q4J9Xlp=cUx$!K-hmjOd?#~bAKB8&Tl+cvUCeoW z!QANW%~MzYLyj-qLZ0&W@z#G%zE^Nc2i28-l>MiVx#>S;*dsngUHP)?KLNved|83? zepQJ5`JMg&=Ei=~6;g!{O8r5>DIHdYH%lH89O;27Rahi>n7J9BP}W|Q|4mu`e)hQ+ zbl2Ytm&x&I5<2mY6!yoZ!y7DCmkrtdXLAWG&Q%nJAy{A0l?Vfw{~h{zE(%j{UPaZvt;2=j7v^ zJm*bh?&RkRdCHsOlTQ%xly|;QK9PBB*8{fxS*l>aI>G5rviuIi2g_8!^!FR6{sYO( zx&8xGRvK>s=j>0h9P{@8m6gui>7Q>o)t~Za@D^lFKFxBHr@WcWoqW3GB#*pe5=#KL)Z5r~TLWAXWxT)TPVRQK^yk z&oP|#*WQCz*_*2_{jUAK4f`+G>OYV5$F{zpEa^ z+xfQ~=@q;Mne$)1;WU21ciuoDbLYPT!|D7EbE7v<#9M$l`4xtz*WXEYpw+ZL>h2BH@fI=8{u;x%{m9mO=FYxaAy0W5d5aMzUnk@# zZxeGTU(ejwzYghU-lD_t1|!e$0bPRyyaj^O-)K172VH|Jm^=9P;Hw#Yb zF11A7KSq8!yx^1koBmm{Tl%jReG>2ZzW*w7Z*RUjuR+aq_O)65jO7LDytVfGf!u%F zEq}!Dfj)H}UQu@P9n9tZ;qxvM^VdM9;n?gEmfDvSi~`UC32_Wki+w)_}%?qAgx zo&IhikGul`MOzd&|MVL9_wkPS0Bji;pznizDK*kR`h+~?RlJ3PlMe`a%DY0HTPWoR zjJ&wNd`^?JKWOFevi4V~bDmOPTpTGsWaZuc)pITv*9Qi|R(^?<$M-SwRJ@blZ}~}< zH>-2vWcy88KF@M|fAT}weg`Z+%<{SFY&fpy;0gXWjMDV`6`~b0EqYx z{+w<BzZ3TDoh#%iZ<1PwEd-o= zf|KXG$!g()Qa(}0Q{EJ{5L*m5`6MAvdFQKzmr40#Ay0YneN1dY;N(+;JmtmrJMn;A z>U8@}-Y)Rt>`ivd@^5+l#;OKrJMoxWXt z(bcciaPr??@>R7u{UPbUGRxsVoI81YYt-pCNdJ`^{{CI4zq!V7`c+bYh2@vB?ex#- z7=K*(q?i2TuD_jry10I^x5{uD9}v6V-g-q_B)IymWp3h^>e8T2+a}9jXE@i7>e8rA zn^C`N%gGL^OOrZnM*V6Ge}4(;XU>&QTPf|Qn1lV|`p#)f#QJk@o#AXh+1jpX3kPR^ zz0uF@L$-FPQ%9x!4TiJ*u(f+so%)z;pGM2cezG;JPQ_NMPJff(@1F$wC%FwyT_xkI z+46bd2MqtdjIS2UF@9pKq2tsnIsUXVm*M_8P4@bT?cb`iwb97yV1|}Z(#lD zugdy&7~VC=%p2@f>C4q&izEHB({LIeaBkr3?NjOB7w4B4FUH9*5vQfW)Pk+F2luu<1cKi5%;aon-8ti4B z8mV8H6k=qz|Z5o)YUPTo2&-VSM*6mdF0) zb#+Ra9N#CMJmnqSuTEJiF;;b_&gYIIKDql2YrKl z!B!O$Y2U%QhO>X+%fV!|0NbHDo?!SN@qPu#52dRG?IQjM6RrMJ497RJ7d)$uaPmn` zKibY4Oj8T$r2b^X-^bnvq`#+KEx;#+=1lu%FvW0uznA%7mRhhzneR7q{pJh(q$^u3 z_>t6~W;p!s?Im9?RSWQCnbe5>bmr6Rdv7RTEtn(yn_=X;xOmu?uhPb)eVLXcP6lC1 zPqIqullEm9PX0yRy+O!hyC&zKZ02VEYKMQ5cncX<{~RO#$5%}KhgPVxpQyu}{kfK- zeuyn^XueAOFIm5(hU5Fs>_2=%KJ7x;{&|M8ePm0iO3Rh@uV$;+kw za>H3a>8e#H%kdZGk-WLSm4WnH-r~afuhMc{UxDwu!F9}?|Ees<^(kDN@&+4u%ZAj5 z|JPbh@{|`h=dcBalV8U?whOk=wWgu9>ZGS+{i+S;`cYl#)k*is`qdcD^`p8psFSK> zeAF7w*T1r$zeb((Eph#8u+DJS4_!k=>ZET-{q;gW>FQD^rAqw`%-MhNoj2IbTQ@lW zAtu?sRDY^#3v*Y0ib?B#_|6+_<*f^x|C%i)dCJ?y+{w3CPX4F7?YuRCE5FrplBc{K z%$hd<45#lmV(sS*%~h#?7xO>X z1Eze;|Csx|!2>FFkC?wPpEKWJpRXU9QmJo<^UuLaCr^2YApd}rpPv8er9N|{){EzJ zU_0I>;`2W~*TXknv9*Ah-=+-b`lGHx0p=0^!yhcq{zqMh@cmTCJ04?ro8rUk!S`3^ z2>XWO4JZGQFNQkNIfZ}VFVfHB`(Och7Qec`YP$U~-ZQ81eXs*OoB5mwPh`&X7uL4k zP%^)|?|72qnA^Oe9F?+I#XFwN+}uAxtPCwxDJP5ZX(+{Tn!ho3dqa8Z_&(+4Z_Ib> zAFPi&S_}15tK*x+{EhVzbF5!HtX1eZ{%)~;!FtAUeAkNBN<*3I_#4Ig3+t%}N1Be~ zFP1!$Is1=%)m_4`<~#po8BYE~-}Z(on7jICGiU$7civDgznbkhe2Vrlocvp$zV>hF zzg*_*Kl0U3ulm|P=|A|4;*b0XU(xZk$E5%AnA7^l8#ML%+K;9G@(ri+7uewg9ExzG;%Ul;2WtXG)R_a$kr#y4({o<gt=}-8Gw1oC9{(>@$LPVJkGpDO0gKNU_MW4||4&##83M*2^skVoF32Ifw_iaF2U zgVl4nc=<6~>aSzY{)6wlp+I9n}s~`4z)3N@-0FhdGU>RdWF@M-zwyhx4V?N zlW$|r^Eb`a-Jhy?PmB2*^SNsu_-bfC&3i)nufuQ}ziF)Qen-v2md{QBU&i2#% zMRV0qnEB#Jdc6PV(0(6>PKr-jKj7Md*Nc}^X6O&P@~N!ecpndm@*&^Dukf1h z6Z7~I7UiR??$200HDcd>=Ei^U#n3_ZRr&lM{AKLJ`T=VPF9`kT$oZB2Htm1P3;X2r z!O+L@SYLQpOT_->U3D~yaP2c?I6WVMwS^a4s*dgx`h$v(*bQkWfq#!46ZdaXHXX)( zDr>Gvkk4nqo(MQ6R&*xkQLSf-A2@+pS1d@|(IRDyi|5&G!h`XlWH(^W!} z)NlM|cp7+yI`T8g(@EUQr-NsyBmXS9nG@yxnWI4}FBQBLyiy$@-+x7Z zI^^};BMPN`<;;zJ#TY-&P)B@U+E>Bcv~L;4AC!NFEWgrlaew)U6I^`7?R*5^ovp!l zXTQz)+;^DUlo!N__$B7g^sg6uRD9q1Jf-lR>&?rb*|P4^CGl^+^B<3QkJoW#FHnws zwy+lk9sGUk_y50q-}qx*sy%FQ)rFUJ#Sj^ugbAK9Ilo zl8f_~+)zy4J2oVeAM-=73-vPB@yz$1|B7NSEnj(a`NdaXjSoJP#EkrZgUoyMSNxs) z`gii{w4K&3xbH@O+j|}Sf;Db1z<#0m(fF;``fVxr?@|5<%vVKtUqs#uBJc2tKKX#* zxPKG3{Ey)G>)*GT`!`1afaR6o*dJ?Oi~jv%w7wB>75p>oDnh%UfA6hBdb(XGuKtJG zERm*sD&A_-7b7E~HC*&W$ zANju}^8YO@qaq{Yj0`%a+sn4Y@QJP+$mhei>y1~+cEH$Z+rb-#&xe2N<9N>$oZEqX zK71E**AADscA&C`@3maE!%F1^Gx0ohJ?4Tbq(wUfKcIFfcI_bc$3h%`Z*@8P9;$jM zIPX1uf(hC$%=k6S5A24sru{(rjDPs=S^mEpuQ|Vo{EYnhq2)}{H2wF_iT~jr2*1<( z^O4?|s?uEi-!A-4K92G6pE5UoCm+W%cYeQ%ImbVjHP^@QHJt8~2M3UD)$MA#2@8Up_h_C0OOzZv$O zfpo5Jzg``-YKDK>P$tUWg`skwQp-m6a^S6we*~qtE{Ra1}eWM8$u}!;f7kiTvJh7nV@p!E-*W2XX$%qKg*gUHrYP zmR+2?gtZGjN2xfvUov&70aDKto`v|}2$b86{8gydbNHe8fabywerx>3euv_jQLFv` z|6h^#vFi}5?>t`1RqFO*#rke|*tQ?~PH;WadAj|}VtqF}$~^ANZ>yLmwj!OPe^;x% zEGq>{QcGGd6JqbcEg#nwcsCKHM}G$A^7m0$IX<4uoZ8JBMjMT^>)$>h+HGG7b6UE@<+mc8rr&;9of~P_ee)yS z<8-=@rwLB!3?IjM1pD~>Y#*hoeH?2FvVTv5irHAIyaUuYxL(^ zdH80S#?T_>&i(=`kBgSek3zcGC%?k-kMSG2Mml`F&~Ta;_K~i3=C1xlhST-IeWa^d zw{@BGXJcP6^SF5wpNaS>(`~P*IddZZg-_sL6W@sCkpbOyk2=|Lv?+6vN8XWukC!nw z@r_s>2{Cu}l`}W-O>Jf59j`E)#x)+px^-KT7}xey8jkZ;jA{7k)oqt6zQ1MaSH(PT z9;UuuoR9Q6-FA-pqO*T(gnRqes(20mr%Jw#xry%#q-%7W-JihduNIurwR*#-^ly#e zl&;eoHcMVBIHeEh4egTGS$-el1M|wh0lncR$?KWNZl&|4SmlM1^@fMd^%G-XgWa~_rGG<) zvwz{skp$+>zhT4oJ_Y~8L&rh=>sV>ue#_T`XG4Cie&esw|C7v3|EU8{*KfS2<~jQg zMD%<6plc*ezwxNlf6&UWfqts%T>Zv9%5(Bl%;OI`5A}x+LlydsD@FbA+K#DzC2U75 zj#TQFeIh6TUzpChPq#DDPBNV#sQk^1Kv&i;e1Mk<&`{5O(dImIVp zaimGNEEfJ5Ni-bs>FuLf%+as^TeR;;l9m4vco*bb^y_~W@i~%gIL9YqapZu0y;sEN zNQ#xG_(Uv@wCUG7MSPCTHyrJYwgq3OU%yTGe))38vyA*;l8XCg8RVDh*UwgQ zsS*9zhCg?Oid%Lv(x~6@V*VY;F}$G>{1l|y^=n;<-!J9yY}F zT6x^mUWWN2)Tv*4LM6KP%@gv-J5s1$dsxcnGmnp*2l*nTyY*||Htz?S@(YZ7!z19u zNcZa3PLcMlFr4j!u8|V`8lLZR^)F-|AF~Pm!Fkz7<@(iaDrru{KU5~h?}lRN$36bg zfPVE4il6^9*g8#7k`KT__&|({N;`A(am?8=YvfB zs*L>J^@zVo=%~@n35uWpG<>b)h<}Rpk!t6aJC_Gz{97@ue?8ab$6{+fz)^=o6!=QngN zGn%Q_9}?#`Bke|>o{!sC2>EWk{$*)jht*H;FrvzefU=hhbkS$}iCC&l2nJ zkpU-9c}MeoJjmRvzstc3nLGPJ%z6Dil8Lm@?>Nfk{!9HE_JuO^`mf6Vz29(-pC+WU zb9NUmWo-+LY|$ z_?iT-)-Sv#)=!~q!)g7*Yo!|f0-jHE_UBl68lPGqU#njz7we}`uHhV?2f*v}3zvxX zQ)sD`r}(5;tk*AmSBy`gJm$2%_x8bmA6Dt-|E%2lK9q0dX?;HuhJ2HLeptEd6QKg; zyuJ^itw-i+C(k8Q`nfZt|4W^G2zf&dx?!i3FJtbVhWLE2xzocCX$SPLD{4e>Jm5R)9gh(C(8P*^{^TgG3N z<>VjuBD7yW`x~i$t>Nq+_#!mP-1%pn<(MBi)>8DdYh?Z5Gb*3rFO;La@muw?^JV+h zSb4-B$6A_xHc7@`t>F}Z9BZZenZL{UtF!WmKaRBw{mh3l{_1V{XulBoTIpx7K5^~W zz&z$6JnN8mNO=?M^fNUoW>utp8?8K@J5eka>1Tc}<(ruE_{w8ti+*Ot_|PmkrSH(s ztd`?P3-ee!TO5at7rao1eg>bcaQ3wtj`h1oYxNHY^fODu{2gjDya9I7TK&VIe)=zB zeH?0!==Va<73$JYk4gO-rzc{u8#G z`p;UV-_-Tz%Ko$8aPB|rkj`elIAZ^#l}A4f;b-(ET^}p^?*ZoVai?QyQdl3pqn~Ot z&-WSs9W?T^eh-x*9j~7{Q@QnfXv%Vm{|2OE^iwB@^)047(?7vE{RjQa-%B22Iq4@| zN&1%$3;m<<%xV4Zjnv}&s!spX?!UIX4L)A!^=qK&_EylhSE58Wx z&5)m~pS(l#uhIEdp2jECZ!AGSdA%5)M$-%*pzALy!9USYUMSY@qv=+j#wV&@nSSzo z73=Dk!JOCcv{oNGQ9pTtSig^E8hKj3k8~rQtLwU@eOZQcd{HbdW$yH6TY0SCLu6~7 zPd>+T=pTiyu?0S!YdGm2C0!esr%uQ3=u*S!`uQm7dO_FO=i`ij^O*DceI$tV3SCzv z*6*YFmWNTl0hGT)*Ig#o@1q4yp7M?@^6?eSdHp^T0$;}5*;mM%*YBYw@Z~;UWH|S4 z*f9Emu9N5Iqs4|({EVhRK3>-;8Gj{)^ZZl?ex?3JlbD}IORYTGe-v#!c7px|ro+_F zef}kAp7$9oGjg;DVG$v@(0?vnDe@n z)}Uig>c&BzMGxD@<9gV@yh<+5e{$0QLgOx}7j-n06ZqkpQBir{~=Dh9Ka@ka{k}R zoUUtmBUQMrTC5)#lH=|kBTw@p&k=vtkKlO>SN|c)$v^PL=(v8QP|h2$oBYrIqx6gV z;ZG$W7y3z;(hqNv`v1&4J`Ud<&Zqe8*ALr$oz1xTKURJMWhWrLOF#SzIWPXra`=Yk zz_Gph;Wacb29!4pd#54(2B#;-ADIp)t% zvU5~F{0&jhF~knXA&q}1YwQaBP@j~KxAK@jX|5dmNI$ee%ui!;tvu#Wnk&aX)(@?x z`7^A(pbm%q3-Gsj$_v`(p8nV8)fV7c*&@i;XA7t6IYvH2d*M2oH`0oDsL~JJC*oo3 zIK$~aD2=USEA>P8WNIYd#!g_)^Dxc1W1s1Vt`zg|*oj7-=Hby?q!;Rk;$=Ol9@G7m zV)tC;PXDP^p61CHkUrlhe}?7IKL%an+Q%0fPW@$!bUnvB63=6}C`#qics5459@5o2 z#CSG_YxCed507HJAG<(Tw~Kjr4DH7}4EqXD{&BkcQ85pXEphUccl;P1zkoT|4g1=i$*J@C81;+;EzQdF*&YSC@n%sV(RYzvuOCEH&WXhDO-_D{^4_i=oG0aP6`ayP)er2E9OrMSAJ0c) zlzv=4VE0kw@n-C&%y~W?#XvKDg?`{wF<*||WjN2L7!${@)DPf2eP`djJjBEfoBIg( zkAC1uvyZpYkFv+{4P}l$#M<~_`o6zQ`yR5K#`B#hYooreSB&Rlk1{v*!`AU7`o1^B zd^z?wbDmE}F?W7gt?#Rs{7I`HWA!M_EpO?2KNj=N*wcn{|2Y@@ZRU$3{(sJJ9`9*v z-=y!wa|AAaUu4eLX~xi2;}__AQKa+FdgeS|j=qm{hrU{tK8nX3zy|!Q4|CZrwKiL|~+}Z!Om4|=XmuvJ|Jo4b|+sK^GBfZc;T<7T1YjebT z|*_kAU_xK75eTZIX`@4 zIpf5nzAG%}uTQKzjbAH~K3CthTh3pfGUxe= z=BjX=zU%jL{`$=`UHK~abo@&KgM#* zUo=;ZhjrCo#r!pXoRg=#;Tj)5fjQ4#W6O|kVD9XLPq}@sgZ|}6*ZTMZ!)g8+djshv zUDYr8_xP!XbNo!8{Bm7o-_zyz9zVlyn!jkS8vm)TS|aAJacVQfFVA1p)_3VDeA?I9 zcP?|DzsA-ey-44=NsPba=R3~nd-a{amVA-rn7??eU8e7RT5|H~O3W|NJ+>a{c6}$p zU{0j{E^zYWly|wlQ{KlLC!dl$^mF<$eW!iT($t@PI?a&|cj-G%lI35G1rO?<;XPKzue9@5F8`+a>t_eWeI6=195VA4#ag&gSIYZP)hF#S#DAWH?_ZuR;2tzGJtv z|5htcqiSc9ncEc%tC|1I4`i@`A`1z@o$M`XhSP8Gycf2gdk8$#8$ed4( zFG8MbeaAYIr}q~=nf3ZgG@VJXvVeiYUcEOs<$s2<5~jqRgrpAUEz1S z|1-V-KlRL0BfQqgU-Sdz1z&}HlD^{$~cQbgGzWrBXT{7OrocrbY1>n8U3Zp)1~$_VqF6^YC%#8lTh^56SWamahkct>XuD#bwg|0mHfdsI3xp1=bzTKS9f> z{iv;ybcMYBK91N%eDd?XG>3$f^^eCD-m44R_zp9t_wu~pr%0#hAGeA3^2YZwH}=EU z@hSb|YovcBEhqb7>-a(a<2-5q0l_JqsegQma?fv$9~AmYSDOCumsR|#h<#I*KZN!l zMLI#>_7B0sia9->=FzigA9m~8+Eq;Iw0tO^&+~)6$@Ygc$v<@ep6Ad>eamWD{tCl+UZpv- zfw?Qc(8^chcM^W8^(|+J@i|b%c-0q{Os2^T`Te)-^LF|x=EM)O8TeXaEgy`A%2>fyZSX4PS-7X zjTiRGH(E|>F6jDju8%hv&iYB$0p_WZ_-?lH6yNaGM4B$UMaFlFl}G!B(bf|oUG`1c z{;h`dx(;i&38ilw5$n2eo0UiVh0#_MG5SWF7rOG>nVaz;8|hAcS!6Z@}|E zPQFiYq(98kH{kh9#{y- zeiI4IdHo-T{6sSI)Cf;B^0fZP{vzIAv-Gup5bOVmBqu+Cyc6@8JNaZQzZCKfcs?P- z+?AgqD;?4~qUfk!E=%{D-!lDAw27{mnUkCeoSH`rjLe{9jk- zYtIzx|A`D+KFuGckk8d?9#w9BoXE7C=KnnKrFu=4n7=2onDhE8+zpJq%y?fjSP%BQj>@^lHlZ?`zoKF~@1gRYxSkp30A z#(j9R8bttrO+? zny|FL&~R!$YO9GFea%MMenpm}{iv-bYV|ePzt`DU%$(Pkw3hs6Kwt9{vA&!rVQ%KH zTBKw2H5ZEcYXX&x*biGLD)iO=l>RBRoa~3K6P5bvA!&cPkVoE$dVTdDlw03VR0w(G zooLcmzo^{#!365X<ATOlJ4H-`DTAlNZAi-uL`@&U2pUo_pusI~;$+ z`cR*_3(sHl>M(buY5RMH+x#mA?=*M4 zL+4+s)z9hWn;_F?PLK2z~4ou3_wqkU+Ck}V$p1qP;F;#m zd>x-b%enp@=2&N%o%;TeLqkp;^*3s5_HXAORDF49*va$$cNXm$v-3an{0Lgk=k?!4 z4IC^nJD*bZ_aTlc)=xgKEBo4Pv-1h^>+eGxQ?5Tg3(jMaVRqvF6F)zqj&poDmStuq zZuRmx`&42-_vKnU)NgjKRrU7>377SY*Q&|2W@nOGzebX*JlEe`YfojE@)7du?~#CT zslSKY(M~hvPpJ5eEVrEV<4`Z!>B3|AF|xwRbA83JERB;-bsY6K>l)3A<7t+&e$iDa zeAQz9kEAWn)=ZAd%GA-x&iEE|NQnTZas{R?ta`HTW zJXUpP$Fr*b9$~*q?0MBg@PA~j*|ClM`gJ77=h8l4c3h|VTE|g;5BH;;Z+2Xwd9LHg zuS1>iuhQ&Tsn(B?JYRl&KxWc$c~TCAEHx)L1@% z``h~ne80KT~%K=#=q8d^wgQ z?WVL(%Qsst@kK00I)wZ2Z4oZV4}7dJ+GR?=to`3(<=KDsb)?UfepdUx*YW`3Ah}Ry zN;l~IXmyL=bd-E8mI@#_&T$A2Shq2r+0{%bw|4+xj@$9%3hRA9E_DMq_u>u;~q&*QTf z?KZPrpMMpy7a<^Eg5Z)C`9M}593roZ2EzCVKRg&3VR+drxIKLeKY z{SkaGM3BsO_x%ud{tWv1N1$sYXttlL^$$7uk3b%=2nNhHd~WEE@34}`wj)uqEv)5( z!sY%5z8506!fbm=-5)U$cKW{n{fI>{)olAb`S)LsM3jEkm1MSkTI-Km{Yi6_y!sz` z4K>@YQ0IR~W}W^D=tnGq8D`tL0Lie2`9x#dkE-@uwlrW0_$} z3duh{9Zho_$DboTXb+i^wW_`wP50$_+hDFKd8gXHk7hW|^&xU0SYWo|`NqEeOv|}G zl(|}BwtiE~XF2)HDdkgthJ2CPTCdiJ(QGHr^S2A_7PIvsHGfBQEa&sH!}W-7m)TmZ z>cdgYIbJ`xJ{;*ryUc7|M}B=cnrk^<*D-?rjTV}%t5p7v<~e!zG17rH`~&y7 zxZS@sqTOz8O;zj9XocguAkEipmI~c99ob8XoRg2p1<#Vf!@6&7M~i(wAlJ*6k`#rFvUgMKje+@I{4QL8{MY(e6@cY z#ovV^{-fOg9#fp6<6rMM@88*9{)1@44PZ? z{qduFg-iXzwN7x@Z0T0@!zg0L{!9JP2l@SG%TLt)Z?sLg8Z#m}&a)Ia1&Ht?PW5CICesC_7nwy{0>*t{5T>tRCBA91xF4XZG5-#Vz_*~c6 zesgmk`Ss1{u#@Nb??*dmZeFA1gTih7guaYM%+2TO`5X56D7W{Sn@`g`BAo9J#l4GY zCz+dZf3H8jQOmjh89`q|CFZ6Hz5dTy&h^g-`Wh-VH(~!A8=oNg`bSyUa&yy{l>Q*> z^7yo({ux1EL*?eCN>%>^1HQa$n`Uk**YeASOZ~&OPN>q{begJvf-9VU)IVJ7gsRM@ zIqhGn($Bgw&8BIsKh5e-!gE2dvFDFAwW;U31bIx^{|dw&eGS!`OOB6t}%uB{>xyYlfNAD=_*!%0zpMHuSmNY){tlvDXKuu!Lw)~BE$8}Ylzpi*H-1Uwf3VES z!?)31w5x>s^5sq*_0MQ6+I!;UD;$S@))nfGYMJ zU;hNFojle@i6!Ez-+u->u<80 z?FV5i6fqkw*1VbL3?;w$e))|zv+=!jW~}}}-@LIEw*CoXEJ6oN!OygRdmKkUN4vq( zOo2S#eb8Q?72GRa`X_w}n}Yk*{yEqxT=w6xua204Qq9|(e%}8bKp%R|x~Fu0BWCQM zj6aWcpKw3FI-LD)Lp}ok0%l#gIz9{Tv+}(E;kgBG~EV5r2+#XoXpKrH+4> zaQpcH+M!glPG5H#+;2HwSO4~((9SbAd_~6}F=PLEed4t!wAb8#rNH;U$8yeJ&ec%5 zx#3)$zle#958@LPM~> z$12Qwf2ZoN;INgK`YQuWhhg)AKzKaCBHhsmz(QPQT~O<@u#6bAH30AcTB}U zlq6j07tYmCzPavuDt|)(Uq9;#<(ccA)cTh@dCp(t=NOsm8dd&=5F5lt@>g;-*Iaj} z>R%|;>gW1Z=5m_J>sIw^D9v%s&jV-|n7qeTeumN==lF4~GEH8k)}LXy#1F9w^$3r} zFO=yx=O^c1hsneF!Ci~v8_Ker^E23wc8R(6c{RSFY$wn8IRN=ibM3EHeui=^m;4+A z51MQLN#$o~t&`{cL@tK*n`^(M@-vicIgf7$u?{tuYp>Dq&l4`=$72;LGS_CR^)rMq zNBrgd-3an)vcg<@7A5)pD{%Tz-v)z_A2!$ioz`Ed^g~xDYOYJPSzjCcQcFif0+I>qI?fXvk=XIQc_}PY>Gp<|=#* z%=*~)?R6aWHP_PP>E^0E!%2Y^&Z}^$}Hnh1wj)PBB;j`Al=wZQB2K%eg+5 zwV>EswN%S@IQdN62VMyIY;&c)elN7o$zy$xwV>2o`6s{R+pJ8 zf_nW9TF&)(h{vMbT=Ax=&qHC$r9S4lu-sgsuU`yBgxmESHpa5e75cucP}Fgp{|K_K zBy&Zhj^C`~yJ3F?+H1`fH<1^M?-*hV|D`?&@wVya3ithO^7+VEl5nZ-gH4D}gSjGI z?cc@%mb3rt>v*+UJFdAL6QjP*; ztroN98MXf(!`~n;{)?|wX3ghS{WO*?+}2kd%WAU*U-9PmpU0f-qdo|sJyvLPex=rz zu}sUkJ_z-J7YSd#n4e==&OYjU8H)y!^9i+nk3o+0%lg_3`8t!cORcYCIZhtqBV*BI za&Vcg@84SCQXfez)NFDt)&AvL&h>q;o4jzJx%9_6{&~(m*2mCZwA0L`|Dx8%v3$$9 zzL#2QkGV9T{NvNH0>=>_j>TAwx%5nJA9I5H$MNAuGN~0TeSaG!X^L4 zkYD4i=HgH2{Hqo&`8QSw{d-OJP95JG%O$>uxIku!nr!uV=nrg&ff;5AG*f6%tg;={f$nZ^OtkA&Rm44;OB3XaLL~> zPS-oAyze~8BpB^2?^;rXEH9kMt70b{4 zP9FI?R*80nS)H%tyM^2F$5@XYFspO)`rD&8w`kc1 zTF&)7YI$D&vldkSG1g}}*Y{k@cYe@hwUK{*dhDRDe+;_D22Ivpt-s&NqrT@_zVmLA zRjum#u>mEIZO4Kpt5VAk3YYpGwY>QEPF3HJ4LSX&??YA4f2YYZ+CRix*1sh74L?zH z!Hm`)wEFS&^W~01zv#*^=cj7@D}+mZAKD}SpQq0skEc5ML+~#j?S1CF*VX=OJk4>` z_gu@5cbfB_A-}#KPj{T{v#l<3UW=;F$1@y9eIIH^yT_bYqy5jcoa_6sHnjW9dHDW$ zzkgXy9@}v(A09TD^J;#NXFGXbA3D(PH<@9zK8)vB&gZ}RTz9zKWInIz`|-6-p4W#? zw5v>JHzoV_b1mokKGchLp~-wo&9Cu1Cl5cyI6g(feR+;4*FR5!bF7Qw{!e$h1) z#|tgz^>v(ewF_Sr%a0<+iXi zpGY;C7pnSxywsQHZ6{X5@iO63--m|4(}nx~l?#{peykhq-Z)-ixvbw9-|?u)^z`^v zTF&+TIFH4kSv9Zf`|&Evxjr6Sj&`G2rOywIR|~i6?*WYeKC`Mzt*_%Xj-$RGV_o%T z)weXSbsYIK)&%(^vkERRjm5vtmmlYC_n1}qehHt~3zzzyYx!`%th!R|-^Lp(XaCvP z@N%;%pm`(DSxSB*D!=h&R-H-jiJia4*m+@h{3v4`G#L}xezW87bF2mJG?Ve4YX3jZ ze_LVe`*HSlugPdv`}grZigTMx##dB*HNIE4t-sj+Oq1~`&0B@r`ir;CGAsY0^|x6r z`CSD2!@}3c;@d7f;GKf&e{la~ILEBS{bPQ7JFGmPU+1+dywUJFK-*_h4 zh32d|E#D(tu0I%M`66@HGparw=bXj(a(z5rfp)Pu>uJ4z>9w5K&+#m@OUzj%+J2vt z$LEJZ#5Y`O&bmU!|Dcn{`pIi$xXhe&fnGoRE$8zid@dv$HfJU4^>e_<^ZcyB&#Xy5 zqSwzs%X$4AFT_vSr1$Ib8*=j5U>NK1h;To?!%m*pw`R0c3^^0Uzi-n`Y~RI zcB4tZN39>>B;m3?@LCXVGU;2?{0|2#m-V3$?Pim%pTikmF6%<_>u1K+hx98bEw(=J z+z#XOOW8kgtg6kK-_!o3Iu74tE!b<$Y*6b%I8C_pPx_K!&eX?G;dI5h-C)ivR`Wlc zAzapn@m93k%$e6}o+(_`hw(PF+f7=t%Fl3?=!#=bRnzYSoeF(30oY#j=wEIok*=l_V=Q_^oLpRz5CT*EoAHsQ#^ZKwK z?M{QQvh&x6aK0}u+jg6G{aMY=aDn5zKJ=hHXx@eEqx}9A3YYbP*MiA3^R6njK7^6C z(m!4wda?h_Fz>oktqtt=e#K~iQ7(a;Pn-%7aF&+O>C(r9cKiWZa z#-Lgs!ey3oeZ{rZM5{UDmuh_ompgf$KeK4pn=|&Q^&wngxvURiv}?>6xPD~m;`|I( zI(Z&v{;3u2$EV72&hKz4e)h!4S38dNM|4Hwc#Y+pUt!kOA$(QLey!!QK19*KOmjx5 zS|7r7P9FV}zC_F!x2W|YTrb?tpA57SAAS56Zg3p&leM7BoPo{!{x=Gj^?}!di9BQo@%f*aAMXsQ>mQLj-b8_2AHs;$1ew&GdVSdAIQKIR z?IM$UtzIAY3b*}3UnX))YPz1^t-@vghcnSGF{z&BZNg>#^IV@OHK&*9{A;&d#)rpZ zR=7X@9m1u)<63Sa+nj#3`usG!&&u=hnasr=b2^^y;g4^pljry&))Q;ZX}HYVkAIhN zdw!)E?J9Gcu3y6Yh0AmAWG?rb(=O5LL$~8>AGX2=%xP!o`Q4*9w=2vF-2dbE?|{+| zUEu+<;xVniSGYXaZ!8b(db8qgJ^p=8{t#r>qTOItltDa) zPlL0qYO~@by?zWhj`b^Ch<39%byWL5XgRMx;S#i4%&AXk`5`BtiS;2H?LFqyNA&y} zcJf$%c&(Y(YfimKuRlS{xjq?(FH>pe)D3$52|Ib7pY>>GnNzRQ>rcdTUVp+hXeXId z^>YQoQ6~@I!X0P_g!|(&>*RU;*@O1-_<~fe@{O&@#(wuUMn%@&^efbIAw%DBVZY`fH+^)Y( zXa~(Hq~_N|p5?OsHlrOjCm+;2U+S{tLAiEP>XVb-R_ibOJ`u6&uZ-nBbCNzjohWo1 zu?z1-d)AzU>qnO^?w=+QSIA5MC)n3PbJD|VeVyPjiI81?+r<7!AJn`=xLtqSQD2Z* zrk@WsQEEBor{rRX@L2v&lnIydnc!^(%(6$+`RxhL8T3!q-vemZm}S_%`1w=e+!F5@`o^f2eCep@qVDz--!mt zdHwCT^7U%{ooIBN?Zeh&nelLaqwimnspsb&C(r9|5c(ni3$^}E?6sWhKd$v6O(x~*YWJ%IDSk zJJDu2ufG#X_~|q$52*TYqTO=IzcRGpAGqKD4$Hazlew}#PJW-`tRK3jGUIrs<)R52WqW&NE+eK5c)oDozh2?8{!V0or^oR=%X$6fwRUoaNj|8@7da{U!Q+Fmm`pXv|EbsC ze&Ke0mm_|KCK=}+md4hf0mpIvOxBuVlZ?YLpAR~Y{FtbO{wkBaUC-|!C68^VicK=| z*O%wGA%FS%=XkB1DmBSjdVU2h=k<3YAH2*Y9n%~Kt#~C5eo21g%_N_!J|Bl}Z>rp_ zzZlD@Y_sH5Z9nRG9rPoHli*!?{hf6jpO5icIaOtr=c%KyoLlgIqyxi*z*mXxabH@Vz$8DEU$RK8iFufLpJ;pBOIF_u&5W=W2k zf0M{b^k0rI`B-u?(=0hf9bZnSS$RJHG=W^2g#Sru{hmy>oIl?l+XG%`%r9wKZ2TrO zeEqCzvdEaPYyHScjz8;XU6Xmnd{OJqa{B9Fe-^yN7+gQ*>(3T$=idSFW@B>H{F}@X zF3(>WL98cxjUn~?g~_$TleQo!53zrJhFaD0k0x`ieen;zOcn@V6&t@iCtnEvdcpS! z-xcGWlZ*Yswv)wi@&%T2{5V#VHHPs0t$zQYcX50s5v$2ILz{H`FlI6R&^1|U2+t4m z{VR6*5x+^qYO;eCaDAY!zeKn^Kj{$1s+Sgish*DriBksz~|+{<@(1E`&Um3=aT>Y%gG8S&*KkYCmU!1&sXvNuM{rNZ(O)~hh%fr)O$BIv znU=?xz`o=^=lbLxn)|iR|7ORBF+M%uVVe7j+W$jG*`ZC!b$6KvDKc9HA2tWI24$mj_^P^44W82AYn!|Ieef{m0^Ysgp$koXnn#KL! zOJnn^LwF$Y9$DYLx%+9hQ|IqKr=Q1{$1;g#@%@Ru{!XW#=O1!ma*$^6{ph~_F5$91 zPQus8A)3w5{_l7Cd3@pPF9sx_zfxj&^0+rM{)m&@87V~UkApqs-&Ye zI(|Xn^7$p_a%4Fj-A>6%WB!MQ+xT&;TIuNdI(`x1)<5>8fo5LS{zZk`_^~gIG;>h< zH|zKz%&!L6ub~-S%CLUX{uDXR`PYedAI&_Z>Tl$uKfjyMK1eeqs(#0O7tZzj1o}6X zM>C}5mpgf!zYUkdegj2cSI0+FE1W#)2dNcmDXOo3ol3Qw&!2=5tGRB9>g!*p(wsc% z2dNbbDEeJhKTM?ym+wUwfv=Gkihhnxip75_!^%s2&;8G#=#{FzpUQOlv!S13u~xVr zzbq%u^*4`2MVvh3Fn{FvNUSTeCywV>&h^(6>#7#MDmFfAojlKf&ebN0Cae5KKF8ue z#j)<9BhTsh=ULA6m(*HybVQ%On#y!o8yOl?M&9(IGZzwXS^SjD&8DETLWUp{Pf2u9#`kHI$+2<(oJKet;Cy)8T zb0N}5k$7yJ>mzF@r( zd8sdF!CNSDpITqA-q`*lKP4ACDRQ39&n90#>zeAO$P%r;+1JmyrrK#Ls`a-x{pbhB zdg=g8>Fa+n9&F#%7YDFD^wHE;)cy(kE9Q26jiCQ4XzCudzGA&)Zud`p;Hfm_srq`V z&D!Vwqwn6-KH>iSYJmVbT)^IhUE9PLOwP2l=k-@pCBWqdKV-qbKnd{@W6+saG-;LFq?P2l=+ zU%tn3u5UQjQ(?kkq+j1)JS4vSd{eH)=aOk6UDY?J*Tp~negoN;L@A8V7ybAk=A56e zpnjBnNk4`Ejr{r?`x~F59jPOnrd9s+3zzF3$I#dLE($-O=f{AP=kY^drh*i%(DH+p zOZ*Y*saXo2qvJnh^>clQ-1QK*1X|9GxNa%t>Z zHUBUlnalj+xfUs)(C<`zi1{e?IX~H#NQUrOe!^cXUx@y9fENjmUn2 zmdp4fR*@14eO|>6@f7_${v4}FDd93vfBX?oUq5t33MuqK9lva+ALGxlij-66?{xff zgiHK5R*?z{PV4xs6)y4PSVbx+_!}L+T&w?O#P*G~6re&1;{3TEpFGQ7`2;w&U6`fd zZR8){M)HMA{3X^Q8V%|A7dUy2Kl&0W7Vhgu+-3amTVg#e+>d{elILy8;^d1h=lFB1 zBONrVkAE>9e*Ck*t7!B|9sg3LAG#vdgvX5d>jUh`_;CIrcfHwP(ddmj{^i1L{1NN9 zt7&w#j(>%48-K)a?m8No(ebYoF7pey;my89BR|ysRSB2+Tzol1Bl>&g;IGY}L&#r( z{%_L=cJ=EQ_aCU&E$8_k1%D@vY*6bz)&t9V{p<&SAB|j~>T|4@!e#%kA2HZRhhEh3 z^-do3Icjl!9qLr|3+i<%&-Dk}dVvnLlV5+J9udyx*C$$$UukscQFVSj(&Xg1{$N|* zphI|mvfsaE;ZmP-Ek4&zhw%KbrLq3ESb46`QJZ^_HafIS)#s?Et$)Z()XrX{UAV7* zuaif8j@sOt{Y9KSd`A9Cea^b(2I6>|uOGFWH~XycRWbkCojm6+=jt2{_v`he!^va+ zjeWB>_d^&ACnZO)0~`-yJE4W0L593uybir!1-9w*;TREP&^-dh0PpMdue z-P}%r2fDxq67T~=TYnGExiy%8_fqng0_c}}!G79t_WQ&?FVaokbT#DPK^ez!_zeHN zNDp{T0uGLy!k{9pV>bz0zX!@B;fG*BwUdFk*^~E zkPC(DC`s#|4j@lIEd7(W4PT^_xUuN}^m6Ba6#l0Y6?`B5YrevA^v#=2BU<;3IG*Zw zDtJ2hBXK;czH*V@F&O@ zk_p@IpZ20T;J0A~)B20Ri>-WgZ312lzSHsC1iXYyM4oGj{^b!}^%5Zyl>epRUv%>M z33wU!w;V@)oFHFL=5Jr4lP(@Y|N4op#KXOh(_aDJZsm^*B;b|cKXZIA0k3lF+d<@S zJ@_(SpOydBm{YvI^@BGg;5As^?#23Ci2O$XPmr(0`gT8f5qN$AUT5uNZS|%x|F8Hy z&tGL9KCykQt=@D?0uG;KedTTTB;Z(cWqln4-2C0(IQ#HP?6+b3auaa)B=!-5!zBqgd=mQ|;H3#Td=mTnV84%O zZ8PEH8#Vs$sc@D8#eLuh6Yw6QTOKEVc}J2G@B>8e#|g8Y=>L&G0^aNFcSHYR0uG;G z-<$5i&rkvmpKf{3*-uTt`(gh|*zbk?v;=&>+2{U+6L9z>_IZ9r5^(r*OS!Y3nSc+& zJ__!g=);k$1U%^M4`O_v=7jjeC$Wz?ayU_Z;nOYebN1IJkdMNCfC6`B!+vf8KI`m< zp?}4RoP84e5%2`@WuI=r`u+~ouSW_J$Yad6P%n#(pk%|Ny zW4;|XgcoD|K2n*0WB>p7O6Px-@Z;)_!#U2s4ER?Bo^|~Gfqj!)Lr3&>Zb4%bv%pYm_-$PoC>I1U+JU*M;A z81czj!RwonN1xb#tZm+5#ODN#KFRvl1&;Wfz%k~szU>FEPQXjy=j}GWhs%jB{Y{*I zWx~C~WwH%j+8M_oBmNgbe+}e!$N7&wiT}mmwFx--#QtM#_72x2;OG_N%~K5^(q=_N&47B;fUk55@>D?{Fj0B{N(8q4{`pZPvZXp@Nfc-K8gRmsZGZeG9D{DDtm ze-P_uO#%*|c>P9g?;WX4z$37a_4{x>cwGV>b@qec%fT<=`cB!0PqKf@1YdC?=Y1aP zJ8v2f4SoIX1UyOVJ8!y|Qoh`lfCrrYS?Etsz~K|yhaK-oMgk6>P~Ume{jiVyc)b5d zQl-B0rtwgaFSjS)Y1Tga?j6Zaz~PhFUjd$zfWxO-%3*&P_b_KA;F(h2dDA$5a^9yB zaLDlZqwn64yaXIRiTw=l`~)06p}zB`qp+XI|Fu%zdDFA7|7ZgFTxUNU`il~9_$2mo zz>5=b_=Nh-JB)GU*9q}2kowL$jPp3>J(hqMI{TczWeGTZ68oIL_F*TX{&LvI+&GMJOvo#wzVi-e!~T~N=&vNM z?>w&KoIL6~fBqe*a{iUUzh9VuK(5G`x0=(q%a8iM)1xAyang9e+S+K-j#sw!T5X$ycv9d0=^fYO=f}PqO5Hn zNx)mB|K5=XJANnhzfJn@9clb8c)Rr9JA!`l>jZhkMAirRH`AMdBPQs-cLepvOkVqU-VyW@AAFt2_oM&sz~=)v$9r^b0^Tj>cRifPP5H}Y0^UQ( z>+VAQ_Dc6y|9g(hAM96Oe_oh(g#EvTmL11?g?mTPcYa-TLmck||98vy{lc5#_(3^8 z=S^2&{;dHwe11;NuYNf{=S^3FUzvap$oV;Mx(fW71bomP-xMN-!$esZ9baGIm`9F( z@Y{d>rLZ0Ec0s#cvQ~MdeepA|CE5wBEG*7|K#nw&mLdDM{)ii=f}P247<&F z8~FUV??29&^Z9XaI`hBa0XaYJP2;#VGeC5L{BrakpATJ!{Ens);o&yN^)HHNM}T|y zEw9X<#qm^}-^OQu(^!AE{uuJ>;`~no$F&pFIp8=Ci-*G;cl?5L?tFgTn_dh43-Ht9 zcm_D;#&jX% zb3Q-rO&9+ce65@x_ok6M3FUL;{J1w=iunJT=-dxb>T%`Tx2)A9L_Il=kw9SK_h&S{M6UlI5>E#vod%INQo^RF2E2apdt z`3vLZOTe3b`3yW<={R}xo6k?c4=-9yboRP9|IlyYW#HJCpM829N56%agJT?54#jb- zJHqk%gQ!1N{v?iL|3CjaowPP&eLUl<^e%2K3?eV=pS);|T>ls_QP^mr&F=nCIlmIE zmW`5Ij@pg!zB!N1;OApl4%uikX}iJ(N4PgfW3aw z$~U?G;n>2xZvI#M{13~UA=8b|-#?3MS31dirI2ol+Rx7|Z*d&HEnr`Qi>q(?qrHB^ z@;$-Si(8lONBS;`0R5W_opE@yl5X4uGSneL41;meoKMJc&ran zVXA#To%OFvcrvbk4dBKn?`SjKIAO0JwcPHTl3RY~qK|T8sr`O?%ex`pkNd0caPb?a z4LAkh_pitC&B9a8`z>wwJ6h`J#{uDTeQ=cfGC&2mKF`k&j2ZOX{NTPsr~uDD^?9Fg z?w=RszC@{Di|*e+v76lTM9lw!Yw2`)5(7S!@_NR5Q~`=wC;RuKO)@5=OB10t#jX>WA#T}eD06M=Y|FQ{i&8C zHZ#}KZBfteA4Dig{PdqmaflL<3AH{^1Kg6UuM$i zy5Fk)p}#C|`-l4^|MOJ3?)$2L=&$IP@sFZiPS@?x_EUu?e;N9rEBWy^>AH_-{b{cM zTVnoS_ZgMnYB1-Xj zmg9ft_|NGolv6&>cKkDrf1Iwu{c)>e_H!&RvfqE}9eaqb{EfE1*77o(K*7tKsiP}T z!=)NA`CP~GP>%bM%QN-z5%JO(&$E0}B?YPx-(!af&zDyH%Xb_{h1fTEGezJK3oar4j>IGpkAmnwN|d-M(Yh}D-bvz+q_bH|&hkdJtLUamN|E8}>D;@qx^ z-VEA93OCRrj?SH;`rn)oFCYF9r#z{cpG>(crEx1;CT4K zaq{ipKLW1<-vEA39PgmybFTxh2gmhUE4IY(eUNVlZve;V+$*k#<1o<}Y_S|BDmwsPi9l_h@DUjy{S1!{Avba_*D(k3JsFPQcM8@jncn zlYj@re{UuNUX*}ipZzNwH!Z#pKb$S~=igC$UOao6Q156Jh?93TKLJNf zIer*>?`S~+j+k=%F!tWj!UPuzCTQ5n#%bouy>Tdsf0$zdqg^k4*;*Uy6 z6Seiv8%( zJ#^|YrO5u3_fI(9WuA1?uPN|3USsyk612<7dq=U)6#f)AuQ3h6eR=2=zGw^QXRr%c zACs?-$$Lk6+om}AhM2r}l(%h*lgB>a*=O6{(bhQmCgFU1>P7dX-ASju&mEsi|C%KR z$z8kUH@}^_i_VtgJK-&m!9I@T!?Ad&gid)<$A@EvYv2(diN$~&LO(ux9mn%o&^PaB zyG$WJKCO;(thp~8!u|NPInMID?Y=nqcE?%1jZ!{}FBicQ<;!f8R@|uV1LA zl&>RZKSG~=4jaEfoPLja_WL>VUcfr?zx`V1l78`h4T~@D=wETN8UHhnd}aSnisbim z?|bX=ul=@n-A~^~PxNlQS~m5LR-+$(Z^ah678VwMUGUKE58w6B!DGsKUHWj%{gnbKnzkE2KFQd}~-YEd2!53ur;R@bvNbm@aQ zMI7TJzJAtq^srn~-#sa^s}ya$R#^5{jg{47s0<`v`?o?3Mnb(ACBK*{>ipy z$R#(vJoaTSejGdR*tvA^E6TrP^63KN5B;p`*+#lppRa>GUq9<1rkciG115;eS2a+vSoGUw)0{a=ePQ@7Oi+k+;vU z^f``|ykpnL@oN<4_PRLE{X+h;e#m;qHpcOFigWv>IKEMFZf}X>H!05Tu{gfPa*hwj z;@NV#2&I`H-&-9=d~mGl^$*EM+J67HTV8^L$oqn5-zgt?`trA1z7-D{x-X3O-NJqO z560xZW4BZCZ@(*iS8ROmjLCb)ui zJRm#?=X<=FwP^nXU0AE;KhFR7`N`WphMUo~{D*ycY@3o*Myn60`3-$CzMFAAc_s(# zM``sAb-wA?$Au?-23ccQ<9>ZVexLH?v2DuveU$ZYTK-Wd|0VopUmm9mp3we1 zrZ~6%nJ&0r^T&lJZ9WJ7WupBxy5MBpf7Z+EFOK;hYZU*^$N6~QzbAe9V|dWy1+{ek zW4ixea~$V`XEMrwjuSva3B%*_wYxxE){K z_D7WYBhA0(tW$O9y6UXr> z*i1Iszov8lK%TFk=MBdXpE*C)B=I{}um8t>>B}GcIpWt#=iWe`AKza)d5#bJ@_Ra` zUiqY}#C0v|;mxEhQUn z-BJAD!>dIx*I&?M&xxU~dFvSJAJ~l5UpUu<42Z~V;@y${ccs28n5 z{Ux7b;y9%ncK`GLvHrTJdiR62>>|{mOU_(@pZDWBj5#u+-zF2h0zWnQ|6#HB-@Pq) z_dh`v_u#$fuaNx!enuhtQ8M_hTQhv}ewMl1)1{-%_xFL=F#nLygU^l-IfuzjLH5Z?}EN-3N;MKXFBG@@qIL|0;CP zUTe2m;J@QDgC!T?Z1*D>IA zoV{0Zobk5=_HKbaT*JxNh)e&bZ{4(Y)0P`|Y$&)9r$pr?_Fh-^o`yY~4_JJaM%_5L zc)p4+aWCAsNSz;x@%#Yn-3fbT&R%5W4Mj!A8x(su?;Gpir(h2!i5Fj`zg+Ae#$!t6 z)y9oEcx`j@N5}I%*xQQZR~$D<|H2Z_Teg)HZ!6hRa$7MvDfVz5rnBeG;+l)u@loULr5{ayH5J}C zTxY@8N+f@=73{;l?f;Dy`kVYjvg+@{u=#**sq`|JuRO1!S(hz_b}^rDKHr;t(%)X@ zUsU>8yc>Fs+wSYw7U#zJCEFe2?P~4+?Qt+a_sBj6U<=kf)Mc}OrQ!G5x`4-opF6-@ z_6t)*Xn&iA)9t!%IgZa4Ii6wV&AvjzNt&Y`5RSTPs+hcaqQBvLGkw(bx zr?(!rb(yvQg5?AFoRG(IE=+Gdpq>Lfi)-XW9^=bnIoCsP-EHeeEB{yFGQJpFZ}xS1 zt3b=YqBz=fkHqoUh1=(NaR2j#?~3&ggDL&PS`ev*{t4l$V*HSm=jXIW3eYa3p}(o; zNX>?P`B`i`J0skepK$VpkVk&b7Yq08Pb+zBJ9k^0{EX%D9F-36%V_8s^&AR3mqPsK z^Jude>$xjv$el-%_#q#d%X3zzdeN?+q1)ASi11t|+kec(iCW0No8J7Cdd|w+GU1Z{ zc!rxdcMiRYG+4SAAIt~Qzw8>wBffLz(VJUTe$Acc^goUMv;K?e&0Lb>66+uCYLNKD zKHHi*i{8X-m+NEt->o>>bF1l%9_`;*!o@%KW$pv?#!s|==LnbQxU(;FpQJbR_x!+L z-#&EB-9T^Pwrt=2YRBO}p3&mrA);@r(f(g-IgbyI#oS%=hNs2{<0blee0VJ8cGK%` zsQHQUVs4*PQ-Ss#dcB8|{rFxj+&-rUwd34Ddi@FYoEkj0#`hn-&TXdG3v_&LaGd>z zuXCH|_0`({4T_^Z_aS;cpq}G}?S1{wHTMx394G%dUa)8R=P|zA$DK5Y-Se*4_`OfK zeNJt?tZ{>1wZ{c^{I@xI%sZ@z#Azo7lUO}HIjjOEiB+0xLv?ae(wudUYo|Cn%_ z-^k^;uhMHv_54GyWPY)K@MZ2PdUZnk_i1Gxw&uP_uVUBd=l^G&{cnT8*SRRY`jqw` zagWVkY&-W2di7E5{}-M7ZZP&WiC)Dr;OF-f!ma=8Yc;)ktM>n^!sUA$;F~vJNw4BM z2H(GLIL`e;U*?{sSMh1gs#yL#<@h1wCl;;+qF2gDj;n3{pvrQ;;g_fOUZtO?%SEWLaR`E@7ena{bMOD`SPeAaQ)t$6mTHy@yv zexW$(SSydQ!zfxp-xAr^aQ!0JwWw*mg*@uV;k@r(8f2N*f%n2z zIsIipu%;ZoP)*>nLy{~*6>aekxDwf)0>6*Z+dUnG20j2BpWu4_@l z^6Sr0Ro9}Hv(HY)PTq&q(x1Mp_FLG`FqgVR=1M*N3A>l2G5_)TKkMhZ7yDdqzJdOejx=|$8P$Zxy-hBwm-TBt4}6$jcu;-+7S<~pA0D4}{0z|xxIf14|3N3e8>}8bVR~VM&fk9F zHh&wyBlN=AI)4Y8e)g{yKeP10$=bg`Wgq!7AEdrno!>*w{ie?xKP=q(Z^yUqe(irm=?_Z$`)=0$MIGn<4MKks^}R>; zZ`Scc$iHuk{2y?;R4ji`=lc0OYx(V}u7$o>{vvnz^@luVANeYr>smb9(pzYw=ZCfY zawne&-X-$SA5i-*)U#F|`%mmEy@e)ve!t3Z>`#UB^F<>~R{m?MeqBg&^4Nc3U+FCr z(esa!U%xJ-TQ2$E4ZfeAe^BK==7Z>${X-9U9X)@m%74rU=2E|+R^`|87pwXe^(=F# zU$NHk>$y3#{$M>4d9Gi%R(sQpX);{W2)UMt_K0Wuis$WrW3g`L+wTQP+ zAlx6nTqlqE2(_#CN`IVup06LeyjObTc)qV6wU4*ZAUu}8uqXDpenG9`Eez3fy8b{t zWBo(?5o>Rum7Xh7^()4Mxt;&qzY==R-QOg~H<(W`j<&bZLeHH>etn1SE$8|(0A5bL zf6=_uah_jc)HesISMT32-(vEpT?5oly|`R^>EikZeaxkPonH?9Rn+@cRo|hW70%bM z;he0u&_lfs`doA`R9ks$>n+q!%h^6>ef&y()vle~ZaLZBpJV%94VhXeUxjuzed!!6 zU&A7he_4L>+m}wW*S}l&TF4x*`%mPmx6n&p#OK9+|FEtLNBxUhH$ZLl#U!=9pdJ>^ z`Gv6#P`hwHzZxv(`WNSPy@h6K{FHUC6? zza#XqeaR1uwYM-3$6JIazw%p3xdq3N7`Nu{(8<33J(dq#C-DhT2Q@e9^<}T+Twfy> zy@f7nuGi~BtK(R|7M9~DNX_rp>sOoO{`fVg=>E40Pue_0-dF|NVS4-<^sZg8{OYjs z{QPp%uHHgK_^KG+XZgS#1|`T5uN z`o=bqAN>7v$jtzC(dR#`{pU52^9T8jW3vG5r_XQGyhq}i{OYgdH@|)U9$car^Zx*3 zx?TPu*KiGMQ-#jIUdv_td93@XX@l0^XE}c^fVH1rP1o!E!AU~aFYz2b?^vRan?#^}kc+59&15&+8l3GJbvTh|ZrO%O(C@Xz!)ZjqCUiJI?vj zX61jY^9RqifPTr3g$}d>^to@*8Ge57n#KJ?exP;>;O=7PettwOAF#*C;@_Qgvd^PV z9?y4=?j3>g0dv%kQL< zeEBpb&)a6wV`W+%`)29?zxwh8y8jtUp0_Qc$KI>uGleH@SxHI1_!!zb^w?#7eg-JZ z$>U2=Fm?f2OON4m3E#hL;VjSF^6Rs|qoiGK{;>G3O8^1N*YeFop3?aP-4Puc>d zzxW2)mGqe_bo@)5Jjb7Xt)kCdr2Q|m9QFfLEIvGn+x30@<(A|75!m+t)zG5@+J1#_ zwjUt2RZEYm@0VqN{P?l0I(qaOZNJKL#E)aeuSao-xNpDO$+La7)j*FvtnJqbxArTo z{7E{0YMngypKUeKqek1Wv;5_M6j^@zbUvl{_UoNI+qbpGr?1ua8-yoq$@b+hqS*06 zfEt}V+htUQhh^+4Y~fFW+K0?;jUBt$d!pf8_n8 z$jkaXjP^ciK*_v5Hox{d?$=NMh)aH!#yF1)@;`w3h-;x&^62Av_IfS5zO^~|Z14uL z|MBDUuibLgAKrqk|35b1??1R6S@e(h9sK&(i++8~{#yII|Hi&L+Cm>~p=G{*otDe~ zyBqBu`siwZ|H=DvE6@Ay9txOr`sh0}-!C?kaXroA>!azkd~yHHvi#!u!0H;H8dblt zJ$?n2{e%4Gx0E;VU)yv{|`Ej`hTGu`Xlu49a_F$xb+|Xry+WHo$mjDa6Z0Xd_8rc-_Wv+`G~KLYta`VgjMEWWVE zFRMQao=P8jSm}p7e)0FSFTOrhq55y^oaXW8u?(0Mgxk!O{^cSj9Ah6a8C3nY=C-a8 z`>+)-SycU;wx25Ufxssh%~SP{>0Pn@nKb!3*RNc=222iBtLtWXKJd%hUjd#;)%e`e z?|+8k8Q^QF8cVLvGlg6KQo-}6`VQ@1mT*3Qy!filqm{mY*;bzYgD(M7K-Cv&`5fWa zzfAC4syOb@=H_2&s+{Qgn?&x8M={mU0F@k8ta zrj#E1p_VTYZvD#zFQNxqw10()7lN13gSallk6)41&+7|f7cf=y;BKwISa<;E7Z+a- z-lY92vGNkX0?60UgSlG1RJir82)vvge2=zYrg#~6B|W%I^K#)S@A?-Ue>F<`fnU)( zeE%zyJk}pmOAn~?2ds}@HvYxn1N4A8f583a7oQ(md_C}SI@8aOYWcH`e<|b}=>c5o z>D#XnZu?gWUPljL8u`3d@mlaEy8o!=byoiiPgBw#N5Na@{@2w0$cnduU&Y+J4Jr;Th#!q@Z;AZf4Bbag?tZH{a*XGPq_834ZMr0^!^k6 z@XPW}@B>u!b?sl5@MQ6?osysLpsIT9-+tkNlvm_8zg69%$G2PlZvEQ_{X}vw%Al>&@&HEJZ1MjE%j$2<2Dt-_=O!uKw z^~a}QxSfAh;Ink!-8#Ml!UHKEm*4z$UopMYAD=<_yX}7uKC?-p`;N<>A>p?Fz0e<| z`;N<>Va10bAE5h=%b%d*-2Z<3MCjh*=4V*(FnE;i#W4H*izpsJeOOKRepBcaiU4bPTv>T7(i1i=#_$B($x4@E2+O79b zu*a`J@>}wo-*&gE`L`rp{%-ZBLOz>z*K7S5!ma)^@EqEW`Qh8o6dp+awfyF{-S1cR z)sigvyVaio`9j)_>#}_LY~fZv_U}t_Y4=L4KSy{V`J3{a-*%s@{a-78xAHlV&!@__ zwS2DdK=PyVo8Ky5RO{oCJo&qo&xL#uRd#6keBpuQD*4TCm3!##{P8J}zuW%d7$~}r zDr;en)Q zp=LtbYF-Ti`=uM-|f`l0;hx4VBz?}mL`mmkV{WcLF#mtDD|W;O1B z$jMo|c=rRYvroj={9pKG|1Hn;@2>bS^yjSEX79fEulQw(BUY_ACx!FpeBC^szn#MQ zXIx`7T*&*sF7SHyoqAZmW}EQ;r*S_H0wDLF<3ba;|LNk1oR4pAeCXPDKJkaI{7zz& z^jUmC@)H4R+xwq-{~zyv+P%izb&h`2lZV@lyfrv~aRZL=FURMAmw!X^^WuH%a&e7%Tm5i%M32)P5CNf@-QawX|&9P(W)JMmlFJx`;u;WU}x2X_iWr< zRdd%v)+4zO16$xerofV3#L?a3Vef<4v}XN|l1-a8;8vI&Hxv}$<`l8_5!kZ#W(8*L z`fQcqef=Ga_G0%(1(y5;ddq3)KkjmVgtgvv+qT~3^zIhDfg{)B8Nochf1s1DehU5B zfbV_l!E?3olKVpr+xtj1ZP}4~od4LrE#3np{!eH-1)KQZ8jM$9$?J&Ed+{6hNAW#b zOVjXk9)8x)k}LliKcB?U!}zJd&sO|wpe0vC+4}$Ym&ES_e*BK)!;hDIz1QKhO8%dJ zAIuE`bw8IH^wX}}?tUfR&s$5kAYNkUeag-j*s;6#`^xq&+QE8s>hm9GCAUrFej-#BIr2Vuv>j9O07| z7a`xD#NV(_UsLx#u(J+!GHK~QJjMM)e2=rUvFL^yot?ibJ2(benhQIh!{4yazU=q^ z13P^GUn(uV>fO%HxPPohjwf&+_aHP1 z?CgLYJpbIhKy=!bBrBiTnXSYgLBx)?^I<%n<*&5#nu`|ga9(dMxdCxowBtTA3M~CP zCI1yQM$)-f55KRxmMG&sLe%kUmiLp+`h-)kV|B)L*JTtH?buebsc7qt!mS(D-Bx_V z)~!2k*|IvL?BsW3{10Dsbs1S%JN~aqH*Q?Lxa$^2jvF^z@bshqq@`D5-{H?++s`ex z@M?rt7UIVTwm+rha$M8%(O=5{nVfV6`nmE~uAjW!NAU9`CGX$^DL$F}5#9{jh1T$U7b(*8fZy$6(4MfQh#TRNPE&N(;Ij%iRaJIah;1B!wof})~;fPx~R zfH|O|V$K;A1q0@s$LyFeV@@cbV8kry==+7LdoMjY|Cu-Iy}MS^O?`Los@hexYge6f z>hN%!Ocg`jx~|?elZNiKR#&tv9o3$9 zqwF}GVq{-je{R6vcdHtymZnsy`OYvtF2s1h3We`Ip!eW`>a&A~w2#pLM)XD*kND3z z>+dVrD%~kps>hO4{wr^wKXeN9Se7x&P6K-H+&9x5Tn~=BT+{=xOCR1m|6-^I=8C4t zp}(;nvr&(JI}9G!dq}z>{_lvb`eW4nM|Jr_4efncne2LC8qI&@8MMdhNMByqSGQAh zC4i6m`R~_D&7<~NhI%!lUO1qpoMUfUs29dbQ?={G>znL@KaKeRuYGdsQLhJF7S-d^ zO#2M%J21O-)IMmNBzF_k<3xZ{B3t@Qn#fAIa@!`#(YYM%{IkDF8!x5w|*!>!?ZG^2cY4rt`1srw9*2sc?Nr|{*#A`D0sS#uY|lEgzI&vS zvu;sV`ER%B|IQb36}zSy^dIIs9Y1@e^IdrzoSiS?$yW|ab?WwM$XD^S^6fi#@D78S zE#jNx>^{gB>)Ergw!B@@uX55qrQ_^ZQ_S}a{2Y+Zw?~ic^?7!_CnDcnkT0(BX5vKU z+dgQ(5Vf%K-Aws1pJbKyq5JTxe0$>h8$ZnVGW<->$~Sx8AUj_?fc(lf$QN;D2Rje$ zJ79<2IND^0@@>q@7kiAkCuikb>vK4i?;~JmWaXQ^pOKyKRmk@*sZN{F&f4c-`)-eM zG-ycw9kz!X=snOu3HTf6?~6z1yt%>c?IReO_8!qbV7n20x9`2xfWB*ns7K=-=W@Js z9&GcEO!;tc-6|<8w7GuHy$1}3>CCz_l|S%c{5?B-F9+Axb6eqnak6|!Qn@~6x%v$3 zJ#f?%EXao(IBMdQ{l`yjpFCkI>;=78dthHE$$cm*KgG}E#_T^Tq_I7oz|Up+Klg!H z27a^;B)h#0{)p1FkCgkqx%QE=%g;ToLsGdHUy;h+V*QoNpZfsHpSxh?@+;0tmw)is z(PMFppNjvl^Hr!%UMa%h@V%k5BuH|!m2;Y#En zpP&wtQ@NLHk;>m3eP^ZiXl8xB`2G55Ij~Z5{9%2tZXTP#u6@R=`s86ATxDD;_afXAz82=e?E2&`M}6{mi=982_yFyr z`mEGEe^{Tq9#G@G9Vz;~`k;JCu5F&M{wNba+Ba2w;5$(#eq0~#k$c}YyFM+D9hu6# za4zbzZHM~2#`>(9sSoF+Z^L-$d*Fds(&_UraZ%`JxE`D2A#REv)#HaD<45l|W$LH{ zvFS>?cgK%yov>e`Ec|HySiCp*no4s$>@>XpoL!GiAv+B9z>QUxpSyBB@;b8~I3Z4I zf**|a=)Kn@7KNWbtjEU?-_qal_h5&P_2`T5*v1Ll4`ty;`{=62NbufDQ$2bkJ}1{c ze0DtsL3U6o_d$%AM_$jW$115Lzc1^7H=jr})I)JX{~=tUd(<<%?07%-hf4+s(0E~i zpXkqU9V5xxH7H@a{n^UvXZSr_k4f_O#LwCOZpZJbUSq)BCcOT@vh$7)ptezA^j$d+Gh$=*k6yukH;FX z=deut=z5O$1>i?1&Go&+T-SrL>vI}pd!};lD?*>;HJRD^9yZJ&zccG|W~M$IcZ!et z50M)Q)%nAEu-(oJ`ta*_>w&dMXbWD~Vp;gnbuHE7E^x$z__!YT>2F^b%dW@OkliSi zd-rN+my)b{u)pFdjU*2@MM#u(Mm@AY7TYDvQ~y_g#Xe)+%|Qu%b*xXi{rEjx*v-4a z-~HYG3R~y7O?W+!W#>oN16A(_!S7O<>+Ng$x}GSG3+s8dh5PFV>aV^YnQa%u47hHY zd+Twj+<&B2woBgbw9EXJ?V^3q(7vIs{$Jx5*L#z^msM8%qx$|J$J{N>3I{QEyv2Mc0_f2Hm4eQ}mQkW}o?!n?8v+S0i%KNaAcFUUg zIWK%dyA2+Dz_hVbrVbpt|D*#C-Q~dXQ^!*IZ!fNMJg+n0Mh!kRk8! zs%S6Hd-+*wMAAJ$@XxQ~$xEChkKE zvA^$yAMB;$!~0!mdwz7ki}>D1-&1LB_eacmzl`|4(!oUCFPp!w`Q`8v;uFF5R+{-l zbGUW$1Hmn0{)9P(vH3yZmT|wr{y+Ma?iZ5&!@wQ4n!jYeYLx#w_(9UC`*rf|^L)Qj zcE39w_Yo~j-uHdR9>gGY?35|7f9iXP5ArX| z`rb-@7sQ^czla=P z%*Qn|e8dZ|V}fxp0mInx7(n^2imTrjbk^U#PcggSFGk%TPUXJ*ODg{*>{YEYTi;8i zI>Fz5%zpoIrr$H()Bc*H@DcrY^8VVw#wT*nzG*)@&y5|MJoX>lkDBCv5%lAi`u7ir zktR($aP-(I>G($9`v%{|UK2lm(~9PS?y3z zjk4X4%62#Vmx zcN%}#SlMADxceaQ4`*HZ(f#4#SpOFcSDM@5EOXvpE{^qo!APaq&f{!nOrPeM!wNhN znxAKm>B{^xaId%B4wqWL?vKxIhl5eJ8CYw5gLXK5<#s4oo$YYg%IzS(lo=0bhW~gx z(Ek@4qjKn!Vy}Pr%m*ub0 z-(xI-dd8qw`Tn^7l<~Nz!1!7FAHN&#Am1N$8MWWop_AJu?58*z@k3JJzOHpDY|4+G zYf*c=0{*Ph6mKM5%=ui5`0L<~5!{|{yFG7JT7B2g6=nAq1SmOpxxx9Hpuc>Z)n7WHzg)!r zf&nd2*pJtVKFstN-o@3i&+x1N;!nMf3#&G^gV#lj9Sb~{D~EsSCks=_-NRBzdsS+c zlMpEV1-|NXyz707D^pWb$!%T#Xgn(>#rF$-aKZJxto}m#p}pc5V(dyA@T2Fl#7ps= z0;Rcq|7OnTy2LA`gNbUNq|)|3Hrl@yyi_vgxK9n^UC)(Cesl0jakr1xkbW*Lt9_Dg zC|j>o?m38KaOP@uyq6R_g7!()_`~+$U6B7v`zY35S7p>cws%-VAtkn>zK3`qaXjGh z{>wmafmtrJx4ws%HR%!3wePK&&IxRnzv0JymCy6B?)>O^KG|(6@XeLxb~(VD&jX4h z9)J#hZ1;Y)`_HjmwgulRi%%2R^N5n)AH1Kq+vQ08?dKV@+XeG`PWM#qx${y5A9rjQ zUMGZ;{-bfDyGA?sTITW}kDFtlew50kfBt3M#PP-N?Tw#3{oOwtFZ|wq_!*t`y^iDM z0C4wFt@luOe)Jru>^2R2f2Fxy=9u$2Qt?B<-BxawLv42qWb-4zr%A^A8goqF=9hze z{j7E=yv+Lb9Bg*G%tX5&^ggpZm3uZ~pRDy!l8j@!oSJDD&VRapsQ;ASqxYLQ>EH=t z$Luq<->C8U4fX$Vd)y4Qp1W13j{YX>yHCXR?E|Mxo|+y&`rePc;y$pQNBzg~gy)cx zmCOdw8zWbI0PCbD)DC z+Z)e@!awP`W$`D$ugUO2?+^O9=WKi9Iz>*B$~_Hxrx#&wDQ$18(~^s6?|U=$=6Y1u z%lb|nwbz8PBl-{CkvaV9zUhg|INGD|FsSj`Jfu^Pp61ZT#YRI1=ne(hnd$xd_Upa= z1{-e`(>q*WQ~jQW&g-R)&waBF{OGxF@fX0KRGRJgr8%D)7ylI8HuZkMH|D3Jzh>{Z zCvV}NkzZ1|r(BD5BG#VS_9@(n_Q9LuBuYD=Ub+s^XZ(~b1N|TN(ft^mFg|l{vLfmE zrqB3&#!nqJA?rbhV9&gl=3^gcNBqnT-=}@P5B;#u_=8lxFHtndFMRHvb>K(O-HU$% z{;ASrpTc5uKDSR^SO{*L$v%bNGxT%++5P8N=w6=6z3gSgtZ0X{eR8m0_BHHNxJt%8 z>HXs&2aX*z)fZYuO_;FPsL}f|_dmKG$NNF_Ac%^{@1efGtbG3n%AX`|L+)>}O#J8^ z1Jwujs-aH&xW2yc%jY0u)u*ryvP)CBm%f$CJ^iwk>yuy2`ZQ+hlO7NKCQQT29ES|! z(2z-i_PSVS-j~38E!e+t?SbX~|MtUn$Mt~F7nmn)!H>?9 zkRA5|-#}@$wT$f9uDy=F64z4S>%6*7+~{ zs!I_E=lQ;=LfljM!AYrPBK#1}S6k_0zc6U$J|k9s=a9pT>3>?c46KjNLIYu@pBD%tIiIW6^6D);0(+=q2TR{O&*B#f^LPsp@C z*Ck81EO33qE5Vu9#eSZ-v-Rmb9Pz8cr~{nmQFNYVd7h^uejS)~JUmh0g;M{~nAwLjIlY zq)*^^V&Xr6QAfzXGyEMsC-6Kna_CD6se}1r%ysrYn$I)q;E(lvT>mem&R8DD!8#vJ zJPA5Oc{ZJ|{B*vWco8^t#PXDx^L#dO*brq*mnSvSoaeiVSE-B{`OU<2KAbq>fzE6P z)(7@1aevbJa^g+k(2*{GSIh61O01tYfevthy=t$>3(i~ep&VM90bdckG%S06Cck+Bo$&UetjwoMZ`|Es6 z@p0hLL5}k^3x502`gy*l_yln1kUYzOgE`OV6rYSV=m2;5Z%Omf;#0w)gYq~ZJL!Cn zInM_bKLlyeA-+BSo@>tYMa7Rm8g!83`SzsCI_5l|RD3!(bdckG+@$m4;-~U_Q}G!{ zgAQ=V6HleMj@9|7;xoaaL-IBF`&7&Gd{yyNkp>;)IG;7?{GvI}XB9saY0#0DxBt-j zuHxrPr#Q~nPC75NJkN&}zYu9>Dvk3$&!Oc<=gW%E0;i61J)d{+I!fo$iq8h44sgxq zOD)gyZN=w;S%>EHEwI1D8^EXoobzSZ;pRM_SNs+*>Hz0_ z+2vkyod4SiNzlV zqYiTPpDt^ePmlfQaWLutXFP(l2>H?Z$dZ2wj5@&Cf4X%y=lROw^TDX&T=$b`biTIuXW-Pa zIP|aO<~*NUd^wo=oZD}*xX$+`?@|a(9iLggOS!q?-WS*Wz3WFO@|qGB5BisHMB%{Y zC+<(+Jvn*r&B2-EN)793@#r+>5UdP95O%(?xyEc}~9g#$ePzdG_PK zn&X^*%l`#w)B%q7SS4M0r@7@ZcDqmq`T5XqKcx2rNPllI>InLa2BqcO#o5Nx5%d?G zp61ryAB;K*Q~7vLK~i*?Ip0$t`GH{6QHbk8SK#-X=6uhA_>M@U4#?v@UrEu`;(AYl z_)swFVE!D3x0>@k3*x&XjXKCr!tXoH`JM*xJ&;BntRMVbQ7?18=RtfF7e6zqmC%={dB$OL;M&p z>L9-azfY39-V-8zJkqG65OekB_LLA-Y zEHLVb;|K3b!T8a8Ql$SpFzSf%S6KcRT)q^)2#h*n{pN}5JuTvwf>B2-|5xUG&x<$; zf;u_>@%a6nIo}f_eihQFBj*2{`A)I?^T4Phl)q>*m0$0vk^GHd)Dg?~wB`Ap8}VDg zr~~EW_0p1A=6p|%_?=+X0eSWR55)DJ9r1g?sDu0@{9aL^U{JwZvy9pQAeTuPm%YJ z^qwcle*i`u^go!>i+v4L?}-veMY>Q2^wa)Db=J@KOo=Z8qYm0-;{3|f(h~-}){d!N9_;+B`f%0?w6(#0;&zATKFzN{7uc*j8&TsfH`*d2r zad^*H*gwO2q4VBvlbruS{DE>NU8p;htEfy!?+;_XC`TgQv0l%Z^ZjGuML|a__gm(C zf0=lhb)?Jfy-U6SOuPylI@0;SW_fJgS$`ckbb#x+X|d;Ry?;&eP2kW$d9~Xx$?N@X z;;aL7h@XVNZ!+im-^A(5p+os|+^lJi_t!c9HIW7#;Cw$_QhZdJkCr^<>LTb!%lAlg z%lD8@%kK>N6Vkk0@*9D3zNdYWe{qBO>xc_1zZp1mFn{h}6rY~v&c7!(bbu>vDe5V| zMEOqA-wPZ%()_Rvybm~ZFn`UP$67z%FDQA`xd=MQ6}Pzjuk-zc;sd~;L-L$A@3TDL zZzw(pY0yE=_`lfmzTS^0J_H;(Bu`tOYwTG$KL~uHpR&iRF()+F@DzBXPYiRPrZCM&(z3xJ~)%eWT(hgC8q-^@n1|fqGx5I3}E; z6U-UM7M*W-yl=Hl{A{G1Y|c2g=;AbY`PfDX+GJn+U3^yuelhsj8U4j>Z@$m9UHUHr z$GJa}hyG$;W7Yd!#jjMJ}jn9@P7O#UBN~&zx~=**~2>-xn;7H9lfn*^hB-u@{kg53%?& z;Ex9R)4(evulE>>KM($oz~|xbm(BSeWbv1g_DtZ*5QlgkeHX`enZE}9e3twdlE)|r z^UYh*sq!(7DEiR6M~D+KUXr5MB=33jYjeH_TKRtn{+77M*Z1al)WZBD@b^Og)c=V& zhDDp?v3HL=nZNz*uNpskkG1$0;2&kl|77`vv3y@kr^^rf6t7~At|~oDcqM zkZ1YUw*1UcKJ;gnndR60Wu+gO^F8L0FOd$_kMnWy-^BGEbnyzLb+&%SQN>%C^F8X~ zHApK7`Llm@GoKdA-+;6VakXFZVDn=_{fk?`Yl1xI)5FZqi1OW#)*#OJ$R}l0=6sL5 z@?RaiC6j+i;0r>W3VX0jZa?&o;teeSW#sE3ZS}xuzjehwNJ1Qp@6)E4_U~toV>g}u zCX&hM-_{&ctoi2P8%SRMsl@Th2j>O<1bZj&S(I0tThiU~kEil%->twmcm8Uh1I<4S z{;9Yh_}>C&`y3?xVL@!4ZIQN>Ipg%=JIH_!2aU%XcOC#paA> zi+vCHl8I6O)kwQ6$fK{6cpbLn^pxXS#2cJb-M?xu|9bvfa(;;K5T7!}6=(cY{ITmd zKg6@ew;}C1bH=l!q5j~m-(BE01rGmN;`PLmFWmll@6Q0gEpXb(_lSK|mBM{w9lV5gXV{xRs7;UC;;o0M*>a(>MFLDh~=;yVwSGmb6&i~0P>pH1t~I4$*l<;P3n zICug4Ny#hDE$wZ2EK#i=_X;6)Wf|PgeqLi~ZsgdQEq)=xOR-Ud{i3B!k-rU&mn5+c zY-fj2sij+n{Z_;+N%8CEZ0Az@ah?0D`f)Asc96%IEb+Q`>Ff}vpxqezNI&PPlAbF6 zQXC!X@_!1xD9E#&eec_{!Vu@8UD)=PXB_H#>B%ks4bnah9PLs84e~$Pufev%jv*beazEPfa#95*2C)_tJ^}ggMdxdxt z{)aKBIs9eGMwY)O_-o9s349p2*54(Ynco_&|6_io4cLXZ(Fc zn!A4tK^iWSuzb9qr>o2N*{&fTD;WlkwKVzLv%x1z{GTMI}_(*fv-}!%zFvInm06s?C_CM3|cvh*Kf{$#ZOA>fm(pZiZGi__fpXP=pxC4Xv~yL{8Z4+-+L|7U4# z`=j5YO=w@+Z@KsvTSWWK1fMQ0`;}f{ju57k+8-UU1Z~6ik^N?y&y4mv6MUw*>^Il^ zxoE$0!A}*p{jN2CJ=*U=@H2yc+V2MQpQ8O{A?@6tpX2{w@h`ik98Z^^&%h_Re(>q_ zUCj3j@m9%P@L54WZTXb>HL?8HB5iii&+&JQIYJlP_XecR6?gexH2)=*{}%9TgMOC( z9r5L>#`52Rv>USY&o@W6wEla*Z?XRE(Uz6(nompx|M~#<9YLP{@d0yG#qtj$?Vb!T zJ<0t3uwFs@Ng1^tswvuUKKSF7SNs2HJ}lbrMewJB ze%f!L`K7UZ3y?NnT=pv!PJMMvwBH-xFIt}a5hZU}{)O1S?;veKhL;W%|N4mN{})Qe z{S)>t%{6}}+J7F)O?>f{(b~sF0TEi(x=TY!29JT{|orH&Y$)#UDN#bV1L*% zDf!Wyn~HD zl(&AzA>U4m`m4Z;EYCQubfD!g2=NEv3C1MKUvb=y=9h{=O9h zPtI$-miPYcNLw@T^YQms>Hn@T;@JNtUPt^*UHW0XUgmth=lPrL2Z+BJ!;3RsFPo=) zzF!e}Z*c2Syk6#Z{-Gko>xi$ZgYt^k%WjnX58Xn%UD_YKci`AJ!v7hM|FC}K1CfUN zP9zUrhIg2dL(JvdQ8Fr@+IgDwPYCfk#x2`kob6oZdHRQGv7L7X-_e|Yp!9glKNrS1 z+AV<&$urI=y;c0jyx31iA#K+n&o&!xzDbDJ(JpLz%OhSd-9OD;{_#i~6*$_lY*q)p zKls>;{xZh_KSF=I+UEf9@frPPA9Rq%1{d;V{@RzWyTtsIl=r2v&zqDU5cJazPdC3N zj*}z7r4>|zSFHMRoRrP9{Ht-C91nh^Ipg$-UgjUfeomVn6Xaq4 z@*MFM*q3$vF!!KMq@Qtmnf=U)Az|MIad(2b$9x|C_B^)Yz$kwn(oPF}8T5OFvf_-C z_k~L@0zWHo`Z4$K6_`HSWM51urRRy;&$$1tcrW@Hj0xyq{`Rv^sQf>z9{eoEZ35p* zt~jSmIQ7%cAxY5q~{zfgoeZTqqQe;5C`A;gLJe^Pp<^=qE`F3m^FK97Lkn4F}$Jdk6?<6n#mpRU%e5ZI{;6k?F zeUkG(m^bjfq;y4)TZ;d?Ur3I2!#GZ$oB3Mr80Y(FXjjZ5)Zu=~abG9?YhkE2>Omdk zo_E$XuMYDL_TLleusrNm*4?}<%47bA4s!3;_b^{4<^6iJBlqw#`LAX^IhBl7`B?|f z|Cl=&-WBD+bKnJ<&cdPhson!ra zfOGz5{;Xdgb5u+1TDB3=x{IrR)w`N^i}l+KyhkSg@;viBV*Pr8ZxlG{S6*m-NUUEk z@Xf?^|3tkX=KAfy(63P*#`LZ~`}H`>{}lQ)`YHQ*ru>7*b5dKz@^h~4Bkq1Z*}Q+~ z*JXpiw+Z@b->K#kQXZG+$FzAy|1k5}A^t8K20qC8>DS7hPII^KaHI{%lAn;~w(m&r zVL={#t^SlWZ&&{q13p|_ey#3u@tjofYp_QGU&r#f|I6>^;5AN;zsn|ok8%F=Yh@Q& zen7MzIwEvr>UW4arbCx+Dma25=(qijFux?)?-20GK|kzQrE#5;^I)_e^PHNcU-McH zUdb8sPX|9FqrXD^J7<-WsDB3d5te6MR;GC+2d}vF{vYB5#u_TW;<86nKD?sR`|*gU z8LNpau8`l);ZfGM@0s8;%^81J$}i@uGBU)ah^HBoTb^S{aY4>1=ZE+k_Dm2RhF zDK9@#zK-gVw{!F(nE#=}{6y&QYYy|-4w(O;!yK_p`NoXDbMoL4%rXBXCRh2?&TfZ1 zY{9pwewhE!_Tp^ka$Oh9$y*TH`Dt*>AG87eSh=nX=HQ4=&rfBT|I0A{gKM9#T-RN* zIOczhU2=~j#XsUMALf7PFkcG&x^9)lG5=$3O3RlYrTXW0i{lXUe;MX~mXG&8mnpu; z$?qBKkNF>MFV5>SWr{CyaMY&nOTqWq_biXOx=itfxXZT;X_)_`{_=s&AM)my|DhwT zzx*$0-Y)x6C+2_2{llilueKD`_UJ%POzQ4`<(-5CyUSZ5{dCc?W zcZnCE|EhlF#YoEwd>;O;Hy;({%aK+X_}%#XLG$UUE|#xGT5;g8b@`*_H--2g`nV=w z{yNvN{2%5Igz<&ztVwxwR{no7Uzl=ySH3EEec-q*jsN45gV-jN|4&G3&f@EvPl*TWJc7#4$}VQ^6~!7^0y>kxK8j>?J`ibrgMRwqpUlsWet168`Uj5jS+48KIbH6- z`227DF#KxX!ukH8AFj|kGpBe#><8GGhi}$*=!YwcRE`q7ZO`@K*su=y;d0$ykW+&0 zWsd9rs2kIVz6R!@zO6oR3&$s+X zvHoX+|i7b6YV|D*m2;#3ah%`XGT_5ZZ~Ptv@d zei-&n$}i67uh4oSOCHz%k*DR+J{5JA-!%AP_*Lo<=RQlt1Ll2$ABJD$-izhY*D89N z<9TT3e;YWi|FeAb!g4eztS@6b0}9)7sO@p$Q{(N8@H zeplf1Q_o0$S(hmPDAMi=9DcZBr1{#>5B~%F!N8Y+k1-z>{qQs3kBZ9=R|WZaPB8pd z0^jWNG5^;re{w4L;g^y2OyKl$FPo!Uw$E!wdp?VQC{Fio{+49Y`YW^!&M99v>VFUX zHJ6WmxXRkh>@tT6jtH7X*N+@cOByM=W0x7eEjZ&G;e2rL3x>HM*p>GZvC5q zQAe!bEc07}KZ1X;4sgbWm1E5x4F0I17dUlLp8n`za~uui{QDq{I>5E>`?&cRp+91N z;a;%i>5rZguPqM#1nWuqD9dv`ns1J*+El+mNTZHiuWu_}G@lUGpBTT1bTEJVvjygN zh4GH@M;~YX@Fy53_~g{$`lQQ09BI@+dH9oxcgzt^n~y{qb&ym34e`3d;4k3csMDPO zaItx7@P`%SkVYMpUxwdH%?Ad5i1wt9B-c656`z^!9_AyA??gHvulAp7j{6;5zNz5U z0WN>=ZJKwI{SE=64(R7OR24spH*68d`w>W^jyOJ!Fdr28bTI0O{6h0lv3+NNQ3vzK z@5)?r+^*vMXM#}&Is5kw=9mV}Pes}crs4dh2Ka|E@urPab@mTuf>Q_f02r@TmYcW5 z@qaEDb%4`9R92gBANhq~)*=5;*=)W~^bfPZsbgmF55Jfn9LqNwj5?rS{^1^Tga~c2 z?_4nI0H=Sbbll$*uP;_y3q~E3?~dQMSpJRZA8tSzb%4u1+>z$C&n;loK@R&>CLQ=4 zVAK)yFHiG!mG2%f>InKPcT98Ze*la+C=dTv>3xGH+|p(Fhry@=obgJP*Tv0w(LX#6 zMje#LpsgG){mnQP)$&h)Q3p8vL(LHLjbs0r4@Mo7hkvL%z#PvrSpG#Y>YzOQL*>Ti z7>aGG-vTh|m}&n|3xM3#4DEn5sW&(=^v^np2{KbB>VjWMjg;k|4`Lkyz8-H z{8y&Hs3VLI{Gak&FNi!Bj5;Fsy1nbQK|lH{kJ)wpM?k;(Z`Wt-AMzGK9zMgI{oDI* zT`^VuSL-^Ad+O4U{KQ%+XIm2dKqVGv@Ezjx6IJJ#ZxT5I#GpfQLglLFI|M&~|0mEv zdHInl`>D1u!H*!0OW<3~5m#09u>71TzZUqafiv#YdslMW?umRIq+$KfIa ztGc%X?+uRiKe*O?m3`A({Rsb0pu-&fwd#=$ygxYB|53i`@8(0px)1#}fev!}xuNEh zqJ4G*$NHaK{d`yRD}o=b911=#$fNUA?vds$->yj8F{8g~W(U3p_|Po5AyV*-%0*YEy0h$FVVM3KmA};;8TMigI}U=G@pmRPqIAD zrE~trAnnk=;m4}}X?}a~W0l8)9~t;EaK~AH!t3EIe-ijH;(Culb)MzFjD7-Tf{sl7 z9-pgMrM&K|JPZ7!!0CrQK34A&%YPoyPRrsKN&o8CM1GNE()zLB!6#?+d!qhJ!OzQ* z|G@mWFwaz80e+GBd-PdXh_A7FD!(n&760d$zBG&9XpZ|B&1uss%x8~DCDng2KQra~ zJ1TFK4wg@6hcx|Osjm@jWxqp>^2fs5*|0Cw(qW(v~?+yCVm#Y72J~>ro{ZD}ZJxl&M^I1{;Y4Asa z{9MS}f2=t-mhU<6C(N(d72NZ{n!m;I^%D5g8T~bfNdHCb4ROvmVmz-zcU3R*`{MZi3Vd0RhkvN*WBy+B58r`* z9`dgN-^TotIDf1F|0>ACKUCTOti55XP~}H)=`%Dw=wGW=llyrM)H3?I_j?iFB12>JkI>8RDt!^ftOi7F*8`TK}5hUCm|JLFQOLwJU$y z+Vy9AHYCkmess{PH6`!(>Xm^|k##qGVW52%B{Owr2 zo=DqBT<6PG2fif4&*+BZ9~6BKV)APSHHbg`q$k#^jq{p_GQbn-#RW? z_ps1!(GS^|T|V^N>H{nv-jQSKdX~gXFB*H;_83Z^Tap6d8Fnuz;XRQ-TyrA zZg5)UGr^|^{m85Oc+2B<2+HRz!kQ3cUhU8IZPnA}aM%A;{Ev8^y7Z&?+2!2m%h(PV zLHAkajQ?xkl;Ec}Zi*c9f6(D^bcOlGVScEBOcm$<4ITeipJu*oY$w{D^FKM_|7wqu zjZuBuiN1sLKRLczy`$P`V`OWN`5$eUE`Lp#_1_-LhxxyX^FQjSarl8b9wBRk9XYO( zD$f7l9Ea88%|DCd@Lq7v|KOb8s)veiQX1la#N*UKuK2(HxDFiiKh^}~ivO#gNOPC} z32@H;{CPSG{VE;cfkx|Is(Z)sNpaKOyDo zKKOnD9hS#jS>KIpI6EX^&y zM0r{s^LzDJb2O>t;XA50|FeBCCTl%UY!dIUMLf^F70bg#=L z$GOiO@qdlWzv+dkE~+2md9De}QP*m>&!+zfeiHiVJINLQH=k|&3xc14UrV4PlYh1O zij?F3>T;FIoPMxee6zJe`KzmuRvhHX>&;J%yk0UH{TG>E8ud4WS7*tOGG840Z1t+r zDf##6@b{|Xf9aCSZ)5*JJfBoITV8w}^Zg@7K_Mgg*<)b8>E_c?j{mFIkq+`C_vuv9 z+HO8G_;JMZN%dM;`u}47Zq&aq_&Py9;{Tdc&6lJc|5yJ7e0_1n|21ctuL$u!;`sz? zf=vB-i*Jtm&|JUX;C~7F4~6~<&4+~eAMrfb1R42(=F_8mfAHQxelFx^o6n5p8wlRl zobi9nT=PX?{K8*yO_0`K8}i3}hA!Vw@PXp?uY1V9ZqX_D58M|?pDTI!KgTIsRL1t* z1AM5s?xU<-p!~OJPUVhP`;G$NHB0|_){mjsNqj8$9zj3*-&vN&l<)G5N7^WJ`tRy{ z&2cHZUGn=QZLGQc_utJg3*#Gc5q-MrPyg_U`J*9@!g#08aQzrZ**|X)_mAMu7+YDM z{=xHX&)N`2Vcw_DFh?9!eTDS*92epQ#6<~oh$~LGD$QO0t4}6oCSW8xZMAX=erbtMK>dYQMi;7p}YF`$_eAL4F>}H`4llj`q0%{Gu%V%f$ay67^H( zrRJQUs-H7&kM@I3*fe9mm(twjzY+W@amQIJ#J3z3;;8Cd!RLu9zNjHittH zuXrCP`db1WmPh}r8Dx2!18(`J!5=Z_eVjG(&BulK2KHi~wLJP~O?UHKqy1k3e>!m5 z_bc;XqJ3XQ+H>aWpWmgq?fWM9OM#;=*7OkX-7WUdcfnsZXPjR%*&N5Ty8Iu2zbURb zzws6G3u5_~fWK?bIKS>w@vX{Y|AkKUY1U8ux2Dc~lh}Vh2VWBMNB^zyI(Mr+vHiXR zUl!!i*J^H1|J`b2?7!cEe{Om9znYD#|B7gz72sc)(>^tCq`B;a{*+XIC$9ci^R0NF zVd#J9^*_h&=1dPC%zGHeN%acJxnFu;tw`55DVx*hoG|WdiloCF zgSE!{B7M+ZT`sKu9jigdE~$dg&Xs(>EmIA;K8QFzk&Ytoo8!Vi_4ivRv`dt|HuL(vS z;2KxkSpKOHx1*nPtci16)dv1j@cZbe9BY>6xELn+t#RIu`X$<#W5xNiU%z9H`zCF_ z&5%YN%%9)uWqx+baWm}AzG8Xwv6?<R*tSclovf zrw+?hspfIt8F6qT9V|cX`=a4#j$+Xf>8%J-fyFt4CLGFBkhzIJ`1dCyetXtn>t zVAO%~vH#Z2FyAK1KMqD6EI-C?ZLT@)k8t}x1x6jR|qe8*0nU<8#Y33&5y@@)*ChRpJ9`Lfn9Pj$_)qJAQv=K03^c@Rx~n zKwk6W@-%n(7J^d;`AN{<)%?WhUl)T>2l)};tC`;!=eMO`)B!I0|6-2mxJ~u{42(Kp zf1YPmXZsB76yma)`_070drE76GIZygo{@NGK?+WEddnYy2!SbUXbzRLL4&_IC^L4V4 zSO4fEzC&Z^A82p(8FBTG#pY{-{(<&ppRqjq$7FL{cWI~n(BAAb;_4r6-yL=i{tfnG zpRqjq#{kP;68Z=1B^|V%>^sE#!(d;uH*GF?+4sjZmwnORw7EI^#~|@R`JsPczGR;< zKLYk4PUQ^3bwkT{2Zs*kulaSj`G7Ef5l@6U7x51cDg1P*_>M1y`zI04B(>Dh9rCzu zpthI!L$UswA&ok~x$jxGi}|OK_XM*J#XoiXh!4i)1edQDICXS){8Q)tHyCC&?*m31 zA^*CaEFa%@hIoc$5?A|=Gv77DKWLAnmO3EM_^0l0^Swg+1A8(ivOL@G5cB)O{8~E% zY1F~|X@8He!Cy!F4?`MtfUA8+N`9xdl;fY;;b7E3dB!JW(%khMi8SgUNBmQ_O$R;( zj5?zJZ_~V8{c{``bp-u&etwYoTmJ+w>YzOR=R(VG701V9q)`Vr_YE7?G#?b=AH*}< zOSC-4$5QhH_)DZt*pNKILx#FL-*0Mb2XWM@k7?4{UgjHzbsOTDq?S6O{yWT%kNR%`qYiM! zKh4jZpBCba+B?9g1Ns^NG{02Umb*oALE~}^V+NFOf7ux?Yj^E{A)WQ4_|J3y`9~JxWw_wykdDO3NBlD}{{PrUl zb&z)lFEalo&TqefQ3p8Zx4N=4mwn;xlUnK^hkvc>B|Z%MhUU3o)Ioj(cpvk=VSYnA z!#Ph}?bBoqRk9z-!!{#V{8N99`8gqeKzSGwNnYjO%>2bre#A4Zlk;c!d#1U|SBEs{ zfPU?3G`W7eejehVx+ZYw0N4IS-R_d#ZI$335zi!;^Q52UuSYP0`Fpp1vHYunLx;+b zc5E4BJ}8!dO>pP{cmFup{QA&8(BAAb;_M%5tZIID=pSfr_8H5wf81^UR_GsSZ}u5+ z_K*7O%|8nLqi!>B=urObA4iMt{^!s?U@!I=bC%^qbHsn`?7wL5ggPj%{_%F2+rE9k zp+lVg!`BUWKR@=5ZLCB52>gAG;;NOOwZ?bpBvkHQpbPg6ypKIE#zpnMpK8w|qg{3f-^rYDQN5pY+VhIYM}Xsg z7s$I`j8M7uyf65Ly3ydfXYtYIFGRi%_=qgNpZJKv$my#_2RM+DLnA+2GO~~S*3HfzTdZxe-_hU) zOI~qV{T%a`LtKV-W~^p;_N#})N3I>_ee@&tHQS&4!u@jOUa?=Cg0$m;Jo}x;{mAoD zj?2&w*cUC2xUB91>j$@e&OzEKfurBl-`{~>0DeZ6{@2sIUG<|cKPRKVfjE`J{H_0T z<;nbYo>GJT#>h`nUCifzUm|&(`%u5BJ%?{PWmvFKMG0>9h*-QFmF56iz0?eiG;{Xrh>U;nlFXR-aC1b-;V zBW|p372gZ)#N~Sy{IS62;qOJ}dq#N-B*cQMANREydYK;{;yT!iu^xGnzaHx6d3mp= zQ#Ed%*TG+~Jm;nQQpt~AHQM)W@K?+^uhhH$j~*KR-uvLM2l++dwja6mBdzZ3z|lVS zmDYc7Y@d(8-#2GmT=%m%-sjb({`V=;76s0}_>K4&Of|O8mq`0qT-U?uely=Z=Kl@& zr{Y?-;Vw~pa>k5|{^JMmFSGRjU_LPw=G~u_r|paU>kG^uiTVEq{zH&Q`Rms(e>s#N z`LRy2Kd*Px?_j<-ln?q6l$qS++ev(EJl6*2XeQ8+$^XyhsK4xk_F|c&pYOZcWUBc& z;oKS6n`d!KUhTW3`3s?aF;BD2&DlQf=F3C-V4sU^=KS}=-$#q@y6)8qWl_2Yt8Tm$1QuGoJvNs{py08a6j) z`)p{AVQG$nLPth^YxDPG`)n$m8TswZe~RVXLORLizZ$B<_t`G^ulg;)Hc1XobAmkP-v+Py_S-x9mz%+_ zF=t%g==pcQi6K74e8gB^`Za&qKkYX+%wP3)gWqhSJ^9OhR?gzg;aLkVlUYG6n zkJ$crjvqRtpZi`7URUq;S?Yg_%MoWYR?Azsp5yXH`=yCz#(F&u&gcKZ8J9PDUYQv0 zgRFlUoX`KS=eQjI$0ujve3VP=_8K^!|Bw7N^A93_3;g9Q?(;b&HAIf*|LghuKjp`x z-eV*`3IDbJ55f8Tf6(9Pd2JHhr8%Deujljs zY46CtkPNxvx(4qjOhT4zsvr7tJ)i#vXTNIne!`@9A0Wml`-mPRs^8=(VO%2)=2*9UcW{r}$yXyT|Gnq`(JvC{v_8xw4c=ei_f=oWC(vn* ze$?2@`K5UgIPRTSeVN~YG;e2p5qGl;Y5k3tq`CED?T$Rj6{j~|Z~k-2aXR8|>LB+# zH>8>M+lt-zS*+B+od#(SGazoU3U4ECcTUXZh$S8@93hzG0l8eK>Z^Y0n|%@%j+< zYiVO~`iVxj=K)s-KY?+dK!-T@cbn`754bJF>4>|z=WBWRiAMX00~Q27f%c{E5NDj; zc)#;s810V<13D~^{?O=o`hb6i{(yOdeZ=yJV;U}${DC`$d9I-s(s2Jj>(4m0VVF7I zo9p($+8sK~mqGsv=BI`@9rj}EPM+i+h59{a{#LBt0PsGRmwnF^pR#_m?;vojJ`ICkj@)uL*hyCM*so)c`=Ih4t zPY1{S|H^+n{+?w%B$j^$(s2Jjxb{aIZZJnzwf$y-PY?3&hmB1t|FolG`A-F(;rt8W z?;9Sl{Ngx1&qUfxamS$#iywp`>-Iet{8Z_s+y4Q{Wc0si zj_}pxdl>v4$;*GPN}S3$_@3B4kApuTuJ&m>#r)&gK2L!^?EKX}zla}_7u#n(_~U`2 zeHw{VIfq~$$?f|h_*3TcKa0(W#_}%!pC35K=R4+T%65(4H<0$CxX0&GbDV2t{qKM; z5O@22X8vYu--Y0BWa(dMzBJlrvGUB=Z@KuP+r|9x#fF7Jp6&Ck`S4i&&ycn_Q@+NZ z&Exg=hUMT(Gv#aaI_c00WBI-X|149!#mbnsD5m}#-8SHh4w>#Pa1v+ob7kG`46G}5cji9Z6A)0BJsoj9M%c= zKgSHY*9pg^`DnHu;{F6WGV)bvuJSilNvGv^#&Z!(Y2GgRI_b#BA8kG}<#hu5Q34&3 z=Q^RQ{rlnI&Yxwd6PN#O#KA&{*T_3b|7ze(SsVw8ti;y@@9Oev{-5OhuSjl19;B5a-&7*%s{LVfh{ahzBo?|{N#dX5E$NyLR_Y~!a zHs1k1y>KSX4qhiTtwE4;RJ^W%xI01K;#?;*{aO6z;#lupq=Q`h_l>)lua0s_KPGVK z$nf3Gw}>3;f5>FG_ZN;nB=XVVSpQ4^c;rvE#to)~=DcV%OgTW`6vtKpsVBRJqJP*?@d942tD~fZS(D;M-t8rW(hcvAJDbMR-O}5|kufy|Xh@+E6 ztpC9^uAA()GW-;9tpCCFJXzxz)(?5t{|xXG1BVZ7+NT4@`X6&mTE5Bcb4+uH+Z!(c zKSNyiZ8Tmk`C~SX_QPC(zN+$TT+A^ak9CgfkM%!vi1WUX#%t2t<(q>vtp8bm_WLIL zons(xj`ctC%;^6zE#EHv*MnpIFL~&1IylWOf3xx=*SeCeIceJT} z-Uoj@aQ2n=&3B9CUxc)`GrY-h-*JDB{A0=3eyCrQ``2;LNBy6IFAC*b5AAcc^v~!O zu3t2M363C2{R4itsm}b0IPZP~{;4_pZ&PCaYV_+rfPWd}QPw8UyEDK$v3}^TN#i$x zpM?MKVtLNnzaidPd_yWZKx-NNR!l(dPr(Bz%`(!1`5(T4-DUg?ZA4xkmjxj=6~oQ_w{{`vlC~9>-(@< z0v+U<2b$KC{E4?lj`<(H+4^bcC(U0BcE-Fz+naNoPcr`=e&m0d-!Na%XXJfwlIOSP zeCa*;#Lz!c&IEajbAD^?Y<^?p8-o8?-1XYf{2#%;HEjyMUKZcf9Npe_+X8&UEWV}q zDYcPr3BGCI~=D1D5^6g05B1`@o^PW+DYw#@t$Nbi`wdSu=u&-eG?U2@<#TS{6 ziyZ9<8P%V0Q`0Hdk0IBlezz0SwlnAa*1UoF;xNCVKXcBrJpI!p;-~fu{sr?DeU|Od z{{M>k)G)tczT%h==ls_EH}kW?{D%34a~`?ox8|)n@O{8Xh--dp+Aqyrf9Qk`%4^-! zyln?Q34EW7d~-kZ2g3Z;GzEM=anC=8o4*$AcQE)QbB(K`#ZODZ{MK|h_>>^e`RBMa zclnM++QC`+f9}AK13x@V|Fdb{uJ$<*{OFAS=H1fV`cF}ws(;13u&y)t?7R7 z+XJU9?l;GM>DK=c((caUp8w7m9{FREN$YPuLGowpAN4;8{!l0%_WfGh%-@gg^DOvd z*3We%4jjZM=gcjm-+cjTPnxU$er!G^&I_-AKO5v1;qOn=-2Llyq`eS0#&`4P=I6!n z{Wkb3;@THzSyTM1@;E=f5B|Ei=C$Sq^G&1wW1etE^xyBoe$5w~_l@(~$KdY=dHBEP zZt`zu?HcyIP~N0zk>y#x=AA7c-&@i2CHTkYT$eT9mgcVCH{hR&Yu;<=BYsZrIIsNx z{$1W)_epi_H z)|TG$<9VJaXM()NIq$VN?md6I(65^-z&nd;-oyX#$vJ;a@O#ZQ;3ZkS#vHe{%5G@K z1TxfbdE7Hbc?=ix7Vw(D$0Psl=JP|lqa73INXxfuWByK*#{#ptC2+R;>T37%;bN^H z4gxwXPyU7Y1qhSO*OiRw&->O|?3XWSiS^$Ad~L~V-Pb%(`CkB6(?-7wKSf_DdCrS1 zjteiiHq46{2b?R#-=kkUO7a)R_po7}qYmfKadVeB-f!>nZH2VW%{4E6Z$324iFfIij&)y)<1xyc4+h^hBj56v<)?>v5#uO< zPM4qkc2Dz*qkUmh^ks34yS>ckhj|g-=UB8n8m)QnGzTkUh^tZg8=9ZtRJY^rwi!Jth7p)rRMXcjESGxSLRg2dh7yUKNi67yUF9p)I6tp(=mgn1F? zhH$PlUk2XAeD^RfLLcW!a-B2MT53K%_;vW{1UfSLUuk}Ns<2J%a~b&gfzz*FX8vF- z|CLC)IK$;WQaP8b8u`_dN$YRfNb;9#5cOXNex=KY`_>AUEij)O)_u)4f#c#J%CGB< zEvt#oiu>i52k5KC*?(KSE}Zq3FfU@fCeUGd%o{Dp+ciIE9?$W>^9_7PF~grR$9ZkG-#;WH&gUUow=`dzDr=X0p8VFyh8FM}l(Yl@ajwzpW()=3u^VZMjAzF7Z9~+*B!1E1! zMk1sCJ@Y%F{`bIN3;Ho>wC-a5KzJSk&o}THiH!Uw<{w4*kHFsx@^c|S!u*R^zE8kE zH0SdWt)s;+>l?=x1`3{$Nb7Ig*L--?|26n0;@XdH{#x_LWn-g%`yTv@3~#yI{GiBx z0{`0j>AzbBSU-lX+7JCXY5rbZ_r0}UXMScXceJkmuNX3Z|FM&%O=U9X8~C3D_r|Hb zjDuQw`1`Y>K1^)T>H2JszlWHk3hEE=Khzu~rN#wgM+`)_9cdbIy$;Mo6X`FQ=TwUhW2>&N={1jqir zINGnZ*1S)Y?*)$ie{$JpocXk9AAGR|o6h92&xAC0{k8$eK0dhO)K<^eSDqB&Q1rh9 zu`9Xav6fRLf8}Md{RV+=WBux{UZ-67K`h@8@B!j_{TxjeZl(>bBm&VCnIf~IqloJp2|mV`%VR)5IFna-R3=F|Kr+ta^UEH zt!tPMiv906@Tq~HkH2ldxd*{t{4e`kh}#pyMtO^tJI-&pM)_XTDca=}@Z-!G=XZ4+ za}AywbG_i(p@Z`77iU<$J@~N}tpCwhGW;BKG`Hn10LS`2Eq{smd6CmsVf`;Y9(D=k zyDp9^tp73A((;;(Wy233QMv&hKi!KQGOn z1jqUxTycKOvuSzje-<3;fAOVgfBP-Uo5PTZ{nPSYH?sVmA&5zP^L+bF5h&aem99G`Bp~|A@`g`dfeKz!!mI{m=ZVzxB^)-mZD! zV{okhRX*tN>UH8gRANyI1{jDEl&lq!ur1j>woI! z{#Um_=4*vGA8|YP#4HcL)q0}&cF}MB4370bMF|u1ICw<4`Jiyv-zn8oF5lT1ec?cz6-Mg41lx4L||@2y~|2q&u!j+y=lu3=Ob=s?4QxU zyX8-h`gd2JEA29Y$>&HR&_~hKYNz^|Hd>?Ve`K>%Ozq?H_L5HI+MB{o`=(DOvh&wtj>=)_*kk!9hRA$Mr5B;sWbG4rzy*bAD=l z#r*M9Uc2<4h_s{4H9x&>{$iM)5GQfYa{cL_-ZuX__$T-q`Ydt9RrcRE{~G4U)^os5 z3G(z$_TRVQeeJH_1xPz1aQf%_rT>=r-Xx5N1UjT&an(aPk@EbA zIGtn4@*Kb4n5W0@HAuT$TycFj$NjhN5y$8C;B&+k*ROh?VHUix_xNBkIgrU{^v2I-EVo>@6$AQ`JV)TNL+D$x0&L%ZyVzN)@Q*V6IXoK)#bZ= zL~P#|z@H4|!&vFs-SSt)^8G)Yy$^hxMYZrho2Km)Di$oYzB;YN%YAYcjs0)`SWV1$AJ0tO6NAYg!q zQGVZQQX}aG%XJ*cvIcMfP&+h&K{KkMZ2&(!yYuZ#NUpW%NJZu~R-e&NSN z`~MgCOHLmDOsN-sWz_zEh5y-c?3+?4{E4W2--iE1xUp}_K#Yrh{|5i7zNatBIsfDPvwX4eC!(C(g3K(J?|r!E)hJ&I=lmbjzun6B&WUm}M$Z56 zdH=?mO<^$fzc*bSApOhWInMu4zHvl&QIuy}8N=;9K1J#qy`+|OYd5~?qZfJUe>u-_{cdEpg2$NArKBi}0g4z~}-Z;ejdKXaWZrCRu4)P7Yw$NArm-;7oAQ16FI_TjwV z_`b-See!0JhfDi4JjeOp$Q%8sodM4IA04y$`(u2QwQnuFW>$adi!muj4MZ{kFc z<@X-$;sonfGiR2Mo~HD9FAGm~ah&Xebi}xfuZ`zg9iQND@t^z9FT9=ScEzn zOlcpRrnJSiKOEql@b6CuqCXc1&#JKc-2tMFAc`S9IaNb8Nd>B3`+^!$- z|2^qZ{}_P}SuXxDX60x3KKQWZwhoap9^;~a6h7j(@sEiBALF@waqaIHetOhD#^IxJ z?Th{Q#JJHp7T5k%OkUdG4%V?;S;m%r!Epc9BqFJzJIp;)Wrcl4WFECf0gS$ z^3whcd@8Q}nV7ugsR}+l%Ttqu^O3*8li@R#%lktLEWf|fy+4F~hen5qAND?{)MDWm zM&%d6lP$N`yHfLnM?W8!@tVDhjc?{Y7GY%2&pCy5;6IOPu@{_`4>?H(8!xby#_`&rEHx{DIAGeX$;N zYKrK$>#J3Gom*e52ealx-u&GryxpxI>|xfF<#zo@{CfZ{<1c{cIKG3w%SHYnS4Y6! z8XZPn=4Y$r{pr#9DTfzWF7vZZIQ74YIX{o93K5Y=C4+m!y9`DqmXU(xxg;<*Zu zxAv_T{;b=-q*lW#EtmPJjq$UreQV%Vaq^pEJl*om@MI?Cn$)UEIakvH!@ zS$3E3Koj>C< z+Z{La*CFz6N9V7J=Ng6E`P*sv!>gnA+X>%cxt+gdFT}XmuNmGnE1!OAjEntR;5(f> z^SA8H7#I7s!kb0juCJ$sbBR>=E_jP@yT0Ul@xyOL*H;_7)yb2;(u}x@3`DPgrMAO& zId0b9^THdW>#u|7+Ju|+mnP#MfX}i1)d_ER9Q&m|De^an{pP+r0Pk?z>|b9I{xJLF zkA|}!@tw2Ga})*aZ~2%jId0kZxOR_D`(w^qX*XGYzq`$yr#L^EGnnP(yp?vd@aX%2 zs56)|nBj8Xx?ecQNf{5<|Is1*9OPv^4{9ZK3HEmy9WnVdiFbo1MCG~upL)OJ)Fo2+ z0vOI~gOtETKiB`!A@YXr6@FoqKWSxV`IEwb5amx>nHW#Y6MnO+E2cgJf70rg{mxr< ze2=Yg=Pl+}r#>y*_)D6^gU9lt{=)TtbQt}%uAlmv$ZvJ$73R3EH^|%*B=XcX(p>-VRq}o^)`zKeSpGr=yg}q2!9KqC|EDGM zdanOldztn1uDt$LcmAR7WY(PMGuH{Ejh{qdhidA60A)i3$?aq5WaX1>#iIkYL+=hoJ$t9+-d48kyzg0bUL-5dGF) zWPda(&p^>JD_;?iuY{M!@yY*@x>Hs%uurjWFS#PuL*TAdd97% z`~5PPKdJj_bXa+lKhwp2hRgU`;5#k1b>ei1AH(xqotXWKMu+&{_xSr(+y3ywU3lX z;|(z?jr?zHWbBh6{yg%f==jP1Y2<&y&3-QJ6+8Zs374PoACuE8H~BgJMB(qa{7gPH zYf$9P+=_kvxWeUU=GXY3v~Tj~i&oxnvG4OdNB+0{!yhtg0-XGhj+p-RM`L`GU5_|E zZN~IxTovP@pZrgoBG35J?-YK#%g^LnGiJ+8yiH#r{8X2p)82xU|E+z<&*}FGzc`wo z$^YoE+{BagF9^RpYM=Mvx^C;wYc zyh%U6>VM|noILr}#313soAgf$FI19`xejk)knq>hFZuMDI+u^pXL7XR_PTv$x5%IC z;sNnRqhq%H!-VsFuj$7A>4)%hfaBz2{?8-w%tx;O>4)*$L2>+RmOqOr?flVSBQvXC z*5|W){*mZE5`LKDW_({2dFqwI(|GRFj^pbY5>NJB;PP>L7W_!d?fT>YX8rBE+^rAh zTeD_N`@&ZR_$qjo=(qk+YTKWcUkhImC%-lzUkG0n#|s0z6uvf&ZwT-W@WR>lGbA3* zw!aZx8Yh2TK>j%R1}9JM$+#)d{}bRFnB6<$?W*ffPcYqn~yWazn=TD%g6YG$Obegzv{U0Us-?8AH$#4zt887uL*xKnZM7s<9j~(J?z|Pp}8m6wr}~R z!a2{2{6$vA@{R_jvz7{fS}odS^jd!$ddi^pEfDE|2q9j__syBx&JyVN94cg?#tjl3!VPmIQ`cMzdfq|8u*n? z|0T#vJ@HR>y8AM?&%)fRG26czME=F7{Ey++IQdTG%Z2l~5iNSU!4; z%Ma-{!GAofKU==XZ?rb5|7Q3NmdpCR+4|S0*-u#e-U`2ImS+?TXWE3{4!>FSn|ez6 zhtj?=tChclKW?==`9$_!%g+A;-x9>2C;s)a@6kpJ;SgdAnbHE5^lsPs8^*{(bbP2MN&ujegqT}Sx49Wj5eiR-58}L_V0wD-8HU*caHomQXq$8THya-Q=?{LA>L<<=j+ zE4ieAIH|k6BxUZ;g&;34D>0H~x6L@Vnf6U_axdqTkqC z;ssG%?2Uh!Ik4Q?yTZyFZtczf#>|0m{4q=FWv^r@@ki><_;khbl-<v`_W_%k}B{U7tU zmX8G%p=zN_I|C;02BePKW#;CmU;d31~^L2rpuh&nC@{4%x{5XD* z@bjYlQY$0v8~ICxUmoS;|BQ>`x7@B#tEe3^#{=W~P7?fgCiC;vysm-%VoPbxXTWjqfj|65L9GY2hy^LBTB%OL-ArZe2` z@A$uohj0Ei8V_HAKOe_m3-H(AFN%KaA0LYTnEV^?SK{Q~2*|$$e=Ux`72xl}$^Wtb zy&vH3!^!_LLpb?ACjYO1{J-GuJ9+#&vo%pZGYO9Fs678qun+59XZ$OU z9}wUNpfkzoC-!G<59mLL=jO%9Q#gpXKj$%>d4R~<_0txRKMa15<@WrRm2CN2*SYf> z{-Due?PJzQW~b$EAL#st{HpOO;jE8L+0VTFIp;sbYmE-W?fx;VN#vuStBt>!94+=S z_TMa=%UpAee-e*0Iz&JIpV=#XpUcPOPmK=CO?=Fh{lw%EF5i+rjSkCAzReQ*87}$@ z;j1jS`8G@9$K*di?FLFEi!(z|^Zz-oSIz|6{zt`s;g< zDBogbX89K3{}$z2;SF)}L&8_Nd`te(nOiKk_0(k%+rRfth}vg6e5-Jik270@Kj-o> z{-e=h+LwGhE&LUiZ^(aU4O(vfP3-gjXIwsJevJ=WZu4ccl{Z}MyAw|R-{?2@XJ(21 zS>6n%{%^R^pC$R!@J-6BhZcTz&gx%wY(Rf2yxGY!zN|XoxS+`IvO27O6K^v|gdgYf zab_FOwK{oxH>*MT7MG97uO>%Zc@s};x>1q$w@2;M0dI5i7r@0o-{0l(De=SPXptu$ zFS}RtPq=(V{4hCMxQRDCmVcn5@?AXF>9~nE1HzZNd`x}R#2}G>o%V->f8OO|^qCxO zxUHuiE9?D()1vX97v3G$e!s}~E6JCceefQ~O+4xoJ{j$QKhO2f@~lOcPoEOy16C$B zzAP=gA*z26-tXiYU)Dn5-;2i6A^3pf;N$SoI6e{JI6~%_YoGX&EB-Uv z{(ks)oILM$O&A{&kvZYy@$X!T_p|a-@cnV}QvvyD_+%WP3Gf;Cl+$0${M0AfhxMQ{ zr)TA}suJbNuR3!^^NqtoF-Zv|6+t0J|Gb^L| zbKn`mO+9t_F~ake)GM>{;MtkmmlyKQ)7+k zUv{DJs;GYBbCs6c^_?Zx_x~9^&t}!Yt3=+`qdG~#kLri@$Z0dcl`VOE$jDRoHvCx@m!GF$$l53TduqPuZ-MU={idFp)hhf)QTw;@T(jf1 z;eUICbAR|*cK&w3TjJzL4Np?+ztSylvpQ$((=R;wJ~sBp#%8nj8HjP|UkAL+a@kMY z{E-yd?Dor9tO<0;_}EWpO2b(Z006`v8-uK4T{P`+N5HEeJV1b6=@YN&jiKQZB!8%y zcf9?a0Q(xl$+*}d+W*7Vyd=ASp?|5!XRCz?{0PhSvLoP`N?kn)=Mj_V%O{aHvewV9 z{$YS;s-%l;ep5Q1JapB8>Ql_vP)vR~{QI_Vx~yKQ@2@sIPJgb`pNakwrM|bq_V2=& z{2GB3{9o;cC*ukFy;;7_$*(~kKf1CaAYY=AuDH+2>t)BlGXwJLE!WG|Ge7L( zt~^*RO3;4{e9*Pu=;6o0pL6^i59dR`to=&pAM4y(1&QzXPZKOAfSgbjQK~ zzXIM5JBOb~l)7vx!1=6I#;=#1$IoN%(Ez{Nj$beP2K)*5K!9J1Jo%VCs9yFIyeq)@ z@?6HRm$6S?_DA^D0e-z5zu5!pW%%i37Y6u^_+O6Lr)Zl}m%d>AZ+8BF1}}AdyNBNb zuXddE5t6@6&8vLaa{DX9f2rpEnvg^WW3y|Gi3GJYfBQwtsgyewWfK ziN6e*9G{ia5MhL;6$GDjtKDA-S`>j zcpH3ffWL{n8UItrAF9;WHv^pSinjj!NBH4zE{Y`d|2;SU=io=c?{<8G4fQ9~+*gQC zuT;+ZS8UvWr(NS0FCe#0sdFDs)QhdeE-%AN;J*p*WVo@*tMK*kp9Hvu8@sUo%O>xf zd%5HPkNXpBCiZy;J;$Txlt4R&I{Ul_|2(`Pzz=u!`8)h1_|gDBLM83oZ|$RtI+QwR zr&<5A{*j#ux7UMspEh|u#L53xFz-Bc5pg=im$UwVW4Zkm;<;+>M>{N<|MP>D+Ok@(q! z06)h1ukl@-eYR3xdp*F9MIQgfcXjqT@TUU&c$pu3S7)CGzcau;FY|-%>g;d8ZwT;{ z&~L`Sj-LyaI^$cGw?zFIo5=V};FrK1zgtmEN6Y$@gEQWK3vxKEI-GMpZ!br)k>ZITA=^ux$&O_zZNd*dshA% z=r`j(m2)2UJMD>p{Dp8c|6hV*ztipt@Jrxk{HMdQ-)T1n__yF@{Aa?k-)UC__;=j+ z&xT{a)6NUg;=!`XYzK1pZ6-U{u<}$^Rv`J|V9O$=_x5>+D}L z2ah0sWkCPE@aN+62l*b(cZ>c9{-D!;FZ!QS>I+W=^gjZ(pK~NSLi{oM|MIN<5P!ny ze?-my`4i~>uYmri;IhB9N<#dP=(qPnxb}nc zF_H8_L_UlTW`anSc3o7Z73q;oZ z4)K@KKkz^BSFL`XZSv@Q$X^lA|2q1=YUTCuzvRpZvM}6X-uUQ9o@aU9!#8Xa=R>YbZis64aL)hO z-}GHCKU}HJ&j$2!{=a0c(?90n2cy4bR)0wTP^bSB=+8v{#(@6A(SL~O|6aL=bN(;+ zcAWm8Jo(@DpZv9ajZ&vf1oV^tFG-q}4{`E;3FnIFBgAu^{!H`}pH8_Wpr7-9BqetSUwdiX1G`h)x!^vCTVL-NNu{p8o>>`zW94d_1}{&bxF zApbo2?fr7{nvncSPCxl|`I+cf0sW`KABxi-cUeFmPFfV;CjXoKP3~Rr4W(+P1DyPC&L8Yu^oq~Jp9^sE zKlKH(chM_OfZf7=%w zKVNY-P@MdaROC@Hzg~fVRNWiUe?9s?<@BHJ;WsKhy+9P0-&NHC{Xav$)ED&%_Fq+e z31>q4& zmYeHrb3b^4zaLShKjk`DjNdgYZ(h6NU{%@_FMqFXcHT`tvj3W2r7h|ZQ^ywldys!j zspEQ(Wv#!JtV))uPi~6w2Q9bP`Ig_s>+)1FqO~(CdQnH*8U9ndUl%JO7XGq3+P`WckO< z>)coHRUX#w@R@lJ->K4UzyIIP=XwQu1|DX9)p47tK}A#=m(*hZfo}7dcO!9T`Y8I> zpwe!Z>nzg$Lxmgv$M-ekNh8EW<<)UDmg^7gXQkS|(_U4JB2oW*??O{8V;nyqezjt! zJ*tV1NQ}uJ%f9%%TxI?LSn-7)n(vWz@@fIss?ag-Mq-C~9DA+0a)C-tkLq8M>NttR z@*C9^eC_cpCvPKf$3OoH`oBh9&V4pf{d&c6C%?vu&&$6}U4B&j_;X|O_O&b4smqh% z<=4dVHH_~@^<9<$`ak;Uqc>08e0=pOU#Y3CKK}f3wx6>7f(y@*t!`|d&6>93zwuX$ zO=7_{T%wun{}Gm(^{VW<;(f=v*(|7X-@w3rC zEX?whfc|rA{?N;BLH~?W$BYN`pNIZ5^xq~rLi`)(e{oj-F&78)Ux>ET5ttuy{^$J7-bJq$P&;G^kT`GSE?+EZ~?fylvcbWHQ0lYcDe}p{e8~kkkujpsF-CxD| z*Y)Cm_}TnlF;C?u1>|oO|6}hm|5rosk^ujiN~$35@zBTD!WRVWa|`?>$Ll=&HZ|{_ zH!QcmLh{6?4>r#7vL6NX{~G_7xTTMuCVBrYFu!-HdEfintbB;G<_|yD@_B9DN-h5` z`qgpOvG}$J-spIbhd+pIiLE^J3Uc*w-n)_@|AmParxjH0I?EcC1 zR^I+vew4XB7uUb1Z2Nk}BkWCfDV1FsXrDgOzFxt7T)mwhPM>IBuXqBEpM>P;(}AZ- z|5q-6XDW81aqYj1e^Gy1aRsr9aV+Gfa`Wn#{a%Gre_Qc=q%=G~z+Z>=!>@)jvW1_C z@daw!wyQRtB<-*GJBf5>0@o|Z{mJjLzFt-OS^O*cPwJDdeIu_|yhltriGO+B+l+sX zsekgIf5QK+^oMs@{r1^3S|^jcV>i#C;xmn0pZx zf0@5NsSdqcebVetqRiM&uXvf;Z*_7{?Uws{_2&b zDpJIUH_*?z*f`Q;99(15IU_1kc$)E3YiH5V{r~2iwDMs1J{2jj*Ha!g*Xe|F|3Bv> z(@&i<3b%FeIL`h5^xyPT=ZwLxr++$*bN@g6*DHCiL(Vw-I|0uA)b^k2dqwT=b8Y`; z+vn!%`Q>i>C#cA(>l8cDxc+ZY$usVpv+_jvq5$8hk{%@f^3W@9R*~F}*nJE#zT>QZ zy^{ALtUOsoa-IsvpJ4Utl^fw-fb$*cMp?{0Cp!5PlwP}3MOFseKiSE1Kh@e46CjSNc$NJ-;bMoLv(!Y5AWtBAamhhG5s>t#>wKjpD0sn{N=X>~9Rnilmar^=g z|C-gWSDwN6ZuRhUt$w|d`?*%$?&0TK{d(os;CFcV1uE%rcOT2jYdriS_)gcq>pc8Y zIPsH*Uio7W|F$|%f7S6DJp8+C;_q|(Ny|TzV81JwzY`pPT1B$I$<@br`(I`IuUB5A z^qvBEn#xPy*Vz8+m6yVcJ^VV`f4!2myrLvF~Eb6aD8&>pyzsRq!P$!h1v${pV@hf4%a4=C?ydGTsdM&oj3FdgVj#P7iFI z@F5d#^vb8n2g&dQ6a57rGX2*%Wbym8ilp9`=r4@P^k3&__(Bg)vHjOM>{jkyW zMgMgUcgx+6KZo>ZJAZkN{?}Tb;4k=)$ya*im(ek#A}MDi#v5|j-1+u>xbO)TIqKJD z-!z-=atc(^OP7m%bBE#i0bUHh)^YYLAzlu5>opgD3h@fY=k`;3ws?4@O5y_x%tPnw zfM=ThNL>G_;Kw`OL?!fqK;rBZ} z?csIs-#b3z;q{ywDuuHb3hQrh`Qm2oPiFp)Yz@rc7L_!X;pDO3k>>~cw-uh}_*M_! z26yLzRogs#JM+VNnup%Q{D$;5+WFBrRoJ%+ULTmB9d>?nPBpyS!<+2<=$smOkB4(k zVSaQDHNTu*4{t{P6K;GhDssd-f$_J%-F|9StB1G32|{Lkt9E%fdzm#&j_>yHHtfgQ zm4{xf;I{?ZZ-={c`)cAxh5aO`u~CHOy&=y`!Nn4GuP!iispne`FR(PPhB#Q4?3ufqc8 zMb2O*K5OEzUcFOA4*d!Ji5({?6^8`75&dm@o;L9RijQG{|NRk7xX#jKe_lvh|{-I*wgXQx%fwj zYw}-_@CX0h^0nrF(edXlwD!?C`^lfgpT%#fl?fc1VIQ3{2`B!9I5xvRI)~TXPy7k- zCDuMVXByt;;Y+Q3bj}R>2mCiApJMH!v4g%3{|#|sJND7J^x;1IH^j58eRM84{yzLS z#B;EZ%dZc9)AHpBjY@W^M)e`37Y%IjSG zllSL_c{%azBO`(T?(*;omGrWU->cg_oc#atQBJix~UaP;;!^!_IuXlX6hu6SQ zbiB*M$^S1mIgbB?#!vo#`6kElpAfHuyYtR!{3pcg;bTr7{|RyO|I4nPu)5#Fx3Isk z;@EeOJETZ$G#zX^8ZU;aUA=GIQjo2XTMzR8{!@6z|TA(@~g@{yc7F>$LXK&@ZInq zI=v|?@E-b~#@Z(TuO9Po@;~<1xh?Q<4=4X)f1TS3_w}Fr zk9~D+8{F5w0r*$ol_+MVOhY!QAh2wvDzWE=4v-i%a zfaiJS_pyI5`>!tice{s=!p;7x8{X*QV{o(o>Vfa@@Nql;I+q-Pn}_{p!p^_WrTx5Q z58rR+U+2<(p7!ubI4q}@_I>hGaB3krb#R~jH2nAQdiX+*{uvt|bnXs#o8gJ^ftX?2 z=WM0(jQ_PJ?r-RmZ9jJ!UgP0f+RvSVZ}xC@OPsHCP6K?4hcA-z6}32>w-tUS`$rzp z_{5pZv_SFb97w|Ml|Tl?x&CO)-#cmtfiTWx_E*t<9{%@<$w2&Sm-eYW=)4IJ?~wMXJ?Oms9^Pr|4?3rf`l<5p-Ndgf zSs!bX;SUDlSC_;u;*?&E{~dUKAbxdA{9^B=SL44S-h=G-6F_e=a@@1r24w>3q5?C{@2sLUgn?m7qagJ{Cs#Hob?yt z`{8`x*{XiHum6+qYv6-$U;n1yH^PVD86N%9@NW1pJln%(;19CC+TpcfzFNUwf_K2{ zJUkgb3Gam0d$`8F?7!H1>AV6DUkGRa#okNj6?^z1IQuX5UOKPb!xzKPf$yVz)_>5x z_=K5%y=oNhYkw)c89oO0wVwjt&G?wV)js(Q_}y^kZ?#W88~!`^0NmGq?hWO9X7*ls z^@!=esee6U?#r>)(}`)e{nZ)tZwI`_)W70*fwaFm8{XvM#nL{tJH2M7hjT9g^*fzo z{Hx8wD_s4~_*XkTmG~9kexv%03|6H&z!0Q~ZgEy#%-W%Zcj@QGtz^@K) z?#(shLsqZe3O^;l`S5?sx4^f-4-N3Gj&H?&ohmYaJiz(p^`tT(B z7q5S(%TGOwuT`nPznEB`B4^qCIeT-xdY@9$mnPPy$a!{u&g=AQ>X0E${--{rb1O`% z@%*qyBB|yxP55eZe#bu9L|!&K{$12(*ni|!3JB?MhaUxJpK2ZlAMrUa!^3$WkKI2JfAe;E_zd>{4)Uz;yoxZ- zQ*b`pE_XkiH5BY0H4Rh0(z%mx)=-FRw|^qO`U#+&zHinFSRQ_Pl01!YFB=q0jGYIJIwVr)@Z1IODLM zPW_5&?|M&zhv$*M**|gi(|JQ4UI1tR#Mw{h4STrB|LmVQ`{}$94=Q~gRbe_*XQ}24eGK0s^(*RBdQX#5?>(D%{-dTP z@yq0QZ1}h96XO>#P2!iy?+ZPAJO1+^?c?KlyFI)SZtS-i-sRyt;N*u@weW5aZ<6@M z*-x(_K85l+>--3S*ddAle&x3D;4|(_ioca~_ zrszGx9zH1Xi?g3z!&(X1XGr1~XFt7Wi-!+O{Nn7V*KGCh5t)B#SN`$slliB1<>#X^ z|J1Jhe2n(lKT^BWc~hSD$Klkks9ov2X%C-(=fFGRGakNQ;umpBuVIe=c6}gzO-lRJ zuB3mL1>)C~v`_8I&!?q*YFBWz8L znGuBAUy8h`uS_9d?cphKQ(u{e*LZjayc=%f6FDNJpZdRvUuN&+Z9j+kp?*P~La*88 zkin4Y%jrM%r*`GN;vkXcID?) zaO}G#=||52yX_vd-WUkiT;jt|^l;Nf*}d}paj2TFZNz~5Ai3&8{q7}*n8HiKm^($&udQGc`H^Hf2QM=M>c6qot|8qWL@1^f$65a{a--&6q zeQHH7#@hnOk)_3?M8{oZ;_rm+(xdGnicprQ~sW<-?;QfyG6TiO+ ze<;BD{9jX_q7J3kvWCaFA2p%>eEzSw|Bid_^jg;N*l7XI{ePxD#l3gB_jmA(0nX?D zn)~loH^Co=uL$rFcR&35^nYBb=da@a?s)s{bN9o42%qrqQMvy;hxoB(zlV>Be(tr` z_x`}c$^X1x$lPnM@BN{NlmB_Ykh!;B-}`?(d_VGSrpMSvd-x>$7RT|7(D84pPvh4-^xDN9KBJQUafI-vF#`HOZT=VazqJ(D%>DH_OX&YSNfTSrJp%XsL8)ihk0tOF@o#Fcy7vL4_L|RSLI3slnH`A&X|hZn>D&2i=@BwsG~KjzZveH9+gb5&1@{8Pyuj?IsM%yIlT zq`!*Knt8_c4Sq1WOcgCi<6fp3=hy`}@+2tR}P9dDmn zu|KtIy_OvGsQFxHJ(wJ`KlvZ~>$Q3OG{H|X_K)M_f9$Wj#K|P`HS48 z*S5izoAJkS>i_2cWPDGrZCC1Hd;fbJC;!{=*TXyDhcbR1G5e7J_hy=B;GIf6RHs&$ z|HSxCI6;DkUc1}F$^UydI^N~sE$V=Oyk)ulh5iilM@)aK8$bEwUF08pl<~*&U2go1 zO5ZaAud(BwipjUR@$Z07D%GE9=YN*ByYV-{r<8i&T08%vBa z|D2(Uu*%vQ%XPx|M%3Jl zAG!W>ee%NzbwmOu|6k>7xONP_M=ed@qn7Knqe>TY{rtl#0`?>SU-fmTzu3da;g>pI z?%@++zqJE=F8m@7-*4@w*OFiI7kfB9i~aQ4A@~vx$7ivhUONn5>fzJYetPW)JjL=v z`^_lxx$E=!%ypfg3}0YA_jcBQ@|ES9e|0|d_xBf6b^=d^pNl;6m(To!IQjpI%i#2{ zKzTU6&-)XMZ|QvQPYB7gr@_CBZ|VFT4`1x;GX>A{@FmVZ)9?ZhU+U~L1806|KfylO zY;G!RfQK&JtRmAFC;C@D(aQ9nxz+h~@KjZlV4rO1KXa?|x&9pDInsaTR_Am5ImGj% z|IDqij_uC;$Jz<<|=4KO|ocr;lcQ75IOMSHR00XMRGQ>;Eg>u-yC# z^C~s>;CDp+vwfDce~I(2YL#@^o5I(PsK^KJl3(IE`TsKNMm+SoeICA9CGFt)ujQj2 z&f2&0gV*NwdN_MB<6roe&ZmE&_UqmJpC6n@eK5ZN&B}gm5TBW%j~i2wzw%|Z3A_cq*M4S- zK5iWT#Q<-G_uJ1*(Z@}|j}CD1zxmvt^f#!3eJDT7x1$d|3{~u^R7rJ97oLrYMKJtIF^Zyd& z|MdqG^Gkl0O8UMvuhJ!3J-i$KDX~AF9~zeLasFM0|6$*d{$A(b^>FMP;(gA)8{pVC z#Ie1}FT@_5k9|XYK$-k(VyDi>zVO8OIY@rK#PxrdicI{I_{rm=G1;Hw5AnSwGs5%n z--)Nm&+&ZNa-C29C}#an+<^V!`3UwUhw#wF^e@E8|IJ4^PX9uD)Y-3>{FLnBW6pkk zaP8sa&VK#yg&scP>^A^kdAjk3q`(U%VsoiG8tRLp*wHA|~|9doQzk(&wf96&f)W8c( zevadKn~DF-tuEN?;VII8=2jQfdU%HPpSjfqbsnBA{imP0fcOz=KSw1s-!J{&$oN7$ z5B`MXc^=OBzj@5@0uL`HKi_A$`4!e*uI4U!PUNrSGfrur{2XT=^8aPm3NLPk&o}uw zj#t7t_wdlgEgoJ4ck@%+>fzOHe%Rj>Z1eCMH$N%x?H<0_%})lr(Zg%q{A9y-czB)7 z&pLlA`-{bvlb_?pSFe(;yj8~cxndO=?>772INkv7alG8ax4>Qf<8u`rzSWJthW@pA z_%=8G&G2>)-|og=3-9poMmK))LqVs9?{NN^1K({qDBfiuk0+b`LmVgn zUvZ!P&L~~L{Qvo7bAE{9&6eweW~KjY3Vv6>el74p@O}?(clM+Gf&mZjaQ52)AM|kQ|0aI3wspaf<%#wq|8u@Fv0E2(!#^Le z5BcA4Vz(|d<4+CPryG7Q@-uv|2>B_*d*Htu5e~j;yo7CzA{~31u>xVPG5Fc^<8-OqL z@O`d-gYZQjKI-~61aI*0G1l+7;{U(Ee?#q$!`=G$#k7Y{z^VK3(7#}QL-PBH&rQO2 zD-WMkb1&Xxx%p+}k4&%+`TsJT@s&Or`@Zr`#nt+_^+*1{Y@O&odfdaw|ChP*$I%mE zZbVJ~$9MF)%^vRZKfa^a5g&r>GiNsc<2!m?ork;pkMHPp^&Y-R;xlI_y$SzBe?ojF zW}EYq&S(9vD~6w7zBg-j{Ogv$i4i>XZsQ+8zLfI~F~V}=A3>gC&rdpk2l^Y~nF0M7 z=x6a+dDef3XQThijxo2EDG`!|NnI z5F7Nm4iD%4e;eP&;GG`cpynR(6|qmd@Pz!hj`RNkuD*KxTIBCDpW7N|AM!u*uh-=% zeSHP|y1@KzWBwmt{tr}hp8XU&H!%O(#Xr|&pac89G!vNrM(jIB`nL}IhPXNZFLu1u z!_E2M#lPJSbeZi~^-QER%A~65tf7;jUSU>IE9!~zJeZ8&;-s9n|ZvHp(nqCiQ zZJYf&u}81#^KjO-Ie!p)^tyfzC;yxC2eC)5!@ooQ=lZ{ye{zFfH|gP={||BNzkSH^ z#QERN{MU$MqJLv5 z^1{Q4l^7@A>+I78ANO$bzqL<0ocJG-?|1g;fbaKkbN=VM0t@eB|FX!#IsYGw4j#H< zpXCYpYaQ4Bzw=4qh4|0tdjbC)CO^GNe6K-2{xkYxt`EhJZv_4iIQ~(H|AhEHTOZW< z_(viB6XK)Je!Xzz;bYEzeeh%tA9wcahiea?aP}L3FZ6JC{wKER!Xe8O_DA?!(q#`g z`wYXAxjr91{wcUS9~P1yLwp+kqLat|AwJ{AKSuk+pCHF3vcAUQ_-}}l|E>Q_z^go* z{BPG6YqYT1!xvir(dz~|KN4R;`pN$XUoZWyVEw|E#E-vlG4j0szpnuO^(ylGwR{>}OcwVw@t%JqNB z!*k&H5D#53?csUSKG&vn;Z_eP|8spxuQl`2S`#uV#L@f2^+x-e$Ps`gPp=)!6GVI^T@HLq+zj zNUZM^a{s@1f8E=}zrs!xdG=LveK$_N7J1GX*1mZv@`rB({HIR*2S3q;%+FIFMX*Gi zyvhIgPvKI2n4b`DVE(GHuZbVqJba6rKjWYHcSwG#$QN#5{>MFh8~il%6Mv3T9!~z} z`mJ8u4^Q@R^1tz4d`DO8_i*yR@t?wCTG3{D=BK z*Z0h|JzbQeB11O?IQifBS0Oemu7!Uo;9s58vA-++Rf2yGtxL?`h2($on_f4J{fQrs z^X2ae{zd*b`HgE|x}q4qDKWp1^K5?O+Lx{<_wXLcZ|g?k6&_ChH~VMSwk{m?@IE&` zE$}f9?|1Xl3dcV~{Tp!eW7Z$>FT~yXpFF0EmE}5N{6mcI0meT?|FQ4h+Y|SXg~M>} zpI$c&uk-K`IPd>hHv_Nt@O^Ilte>JK9zN>Ej}H_r_3$w_{sDN3hZDQ4e-6SkJbVKG zR{|9%8|5P+up0Ix`oOJQ29{UZc$YZ}#S0&hQ%Ec%27Y} z)5iQJTb_`=h)EJ(I_N)q@NbFng_x6c=`UpdONn2D2Pf8Vit^y>@pweY@$fn~{t9@jhu6FD zSHju9g!@&OX0V` zv0sR9hogJhZSZX#-bj7XogYiLdpP<3l0P~76MueJh5dPaG$z+)i^%_%aE9TbOLurU z=l@Hl9dGh*^1t=JI>z7U;pBgFe#iH8QNM?i|IPUV-_u0{9=^-je+zuj!^!{npT_re z(U9c_ncl|6*G_z){p?i6XXbAu_K)Ws@DJgca5H~F-iiGe!nyyUw8O*6|0}*~G{QSQ zyo>Yy3y$yRJDmCg_V0$j;dqya_rO1NyxYTjo&8%F|D=caIs22}i>5rh-`Su1UNr6D z#2%CX@O@o0?;Of0mAT_$c#de3SVp8s|Hf?oGVDPEHg)MtsLUk6fL2eH|H_AIXEdgz<;? z1f1(LT$|CQ%ER}&`ROA+Eb;J3H$VOGr5--z=4Sw&;^C}KJ3oW)3=f|ne`T|G8-izB zu8lWE*GI9E{6(J9$K=6l$zSn28T-2H2gQaLQs0W_lK*uPYoxe9MFxH!kYC9B;TuJZ z;Kd%k2>wg>VtBcSFLw4b`^yRsU*hb?{<0YV3$^d^KfbMtt2{i#*>473?cpZ>V?XSq zi)%bQTg|;V$yfxw+49er|HSN@W9_Gl@sBe6V_ z`3_lK+yGx5;GF+0uV;N@zlYuk@CM>9ZRa<$J~~w7f#+lIkG1z-b5ESuw*vjU;Kxv( zjqe|OACv#^OjtKjV(zTMfk8gAMT>Tkrp>`1B2>f!+p-@*MKZKg*`ZydAS z-c1?v&nBg>qYs9cFhBQylk+Q&7$^U8e~2!i|9roAgzvz}NZ`%zpTg;XNtcJWz`Nn} zzogs4Tb=#3(*GV0C;wafZG-oEIAgQ^xgFl;;qA_TjqrXCclCePw&wfa&G-`IBl-U_ zmtRT-Rb-F-UcET`?1rCdEQ0)yhm-#=yTI{b5ASy4-$nnXJiNz^zYRX^;k|DB#Mt5) z4=4Yd{DAN166N9j;y=`8bs6&)8s7l^bD{Kqql|xv`CrUG%=w@CEVVUVvPeaKJ41ao zo)5uIeQg@P*u%;H-+#wQ(8o~^C;xwMhV?fBpYZT~R$dpwH%@vu`Tr`bp6knuKh!_+ z|5fSI{-$IPC;yxFxi?Ysg~?%g@;~<{>U_iVJbXX=DEKJ6z{4lq{P)0%J$%Z|e=oe; z!>8T+_rWVXe8$axKfE%`@d;a>Eh0XbR2i-gFxH69FK1qJ|D7&a0A=rY8$$w&chcozh9U6DM|70C2oEukk9e( zrB+^-(Ep9BuTc9b@Qd91FZA#XxI2Gt!oNfE+0s6~p-UP(JV*S4dslTyqlc6KjeitR z!gqLhf%6ZuzM4F|*!jmae5Z$#|80E4hfA70yh8i~KhPyD9$qQ_fgk9SR>K4SQ6>I? zALx=c6}js-0skQXoBWC&=#qB0`F^@|(x0-}8vclmAV8A-3p}Ne{2XzVER9y5L(pyxz@U4t%?ZH;8;mJ^tfse+&LW z-}AebouB>)|`ae~2x*q|d{fo&T8qLBEH$IR9aPP-^=h@Sj$D|G3T{;@+`C zRpie98}J|Q|2Of6*rQ7s-yP=$c$@RD8uAzM=MMA!zj*&>xAl8XonHT95FQEmSBKsI z=;EE&zg$Ird2ZtVhdq(q|8Q@tK6(WH$;AB+dm_94;oew%^ga(a`JeuCZ>&Cg)Wco= zXKm{epMIDBS=+kAr@z38{`wXI9WJnftOpH2Tdu`m9|_!9O%?1{|&M;Bwi zjrA(hby4E}oIR1*|LEc_IPovUhu{~$vB5^xUx*Jo|73lX5?@1n#QA40e6fe`bK~!W zFY)kE=b!!Xr5--U_^HSj?#F+Kf1&or+5fov|28&Ret3d^nfkwpPsFP7-750m|CjoG zy#MWooA^`*@AB|TSAQ7iHP}BSKP8;ngf3CU@y_8Gpk5hL|Mrr49KR6}kO^#P~wYG4*>*onD`~Sw(JpA+df( zP2be-brJSEvDU-M|J3hw5%xQ=&cpM>KKQ;a_30=7oAVF8uSFUwA_Oj+&mS-|M0p?q4(g>j;d$3VsQEGu-qq$gAPshu6YQ z|AM^6jUW4!?)31@Zv5Do!?(h#;f?Se9=?tG&^O>a;KY}Ze)2!{drh5QZ|a3F z4%nakPyJpO?S%Jv_zqjY*G0|neh+VQ_GkV|dpw-{Z~c$?EA_Qc{x|zed{3A9+HZ08 zuZR2EC;uD&!}oOQfNej~{=0}T`x##c_94FR{vcrgHaPYBqE0yRHN@Mo|3WzV>-ugF z@4)_Fg?GUje@MR5*6(#uH}6l_3vUkCf48mQ>!Kbw-l674^LefzM_u+le_!~Y{- z|3Ua(_z1kh!-wFb@O|(~4@SLV%?(u^KEnLrTjWMvI;tYSxFWHBPfoO)fAwdp z;a^Iu-y>t|_tft7XE%E|=YLbbClBh+62C(7<8FSK-!kkI;uCIunBTI+9=_krPak}V zhflis>4z`%aC7}XoAD38Q!G!|pRs4N`HMWIH(~!@WCZfp4EE*POK~3Z+3=*q`g57f z|J0s!S&oX_`jbR?_5`+mPwiQk<$1V%= zKlOX;q>t|5y9z%F*e^%y$KFXFP5caT&i}@K?49({eI8E!H~S}iPnYfR@M5tazNgEY zJe>S*;xoRd%gC>x_AA7G_?|9n_Hc9l$A0*pE@ys2@|^!o{T@5%8@5`WXus(Bzn#}? zhW|(6`HVB0tq<_8E@S=Ok{95v{*SCKt5cEA_X6D2|B=<}C*kJ%fq8s1CfB!-NxGQ* z$Ff}3$8Ht**{zB7`!e!>+E0vxn)lyJRpk8p6?e1$awI0-0Kd+1y{St@wyrVnf4-w8 z#<#$u^&$LY>t_O-{NK1lfyF8ry-^j&F9=fc}!yBD{ z6vNv+e24Roa(IV_H#z^PfOmR0`QPjxSzEdc`-S@7jDK)`;@&4+He~sNgz>f5@$0f} zYEJpzROH;hn9nzg8-J@Ezb@OZ=Bz)$!^!`QUzat)zv$s@Zu~oVO`nIiyYV-{`#rqF zjejS6z{5M;_?zK_9=@CLbNz*DFS;E6W_zg^`HCykJ*Fw;=kqi7aVVi8~?CM>bu)<*3Xtcm6^cF|9$kq%J+CU`M>XvjuT%) z@}tf^eYCGUd`#K>Exw`4vpsy=*~iRpj)#-~?fMvm=Xtm}|1)CNhA!{0JaK(Ys-%j4 zy8dJTEk^{#Kc$k6u_spKv44n9!)-+Zj{QS?#*Kdro)PBQ#D4zUfsewcJv>>d6Yh8Y zoAGdVBPZV@e7&)6p#S9y-To5$txvX``=e&(pFOAf{JsOZ_e!tVD)RMF^Zti8zSyoG zUDi$iiamUZT|c_atdDXJUuxHnE;H+^!oyRP&9B%&msfgth7$i6hgW%cw)2k(c(sS; zIRDrWukr9a{39FxsDkhC@B$e>u|t>Fdw8*opV*F{;w5RTjDtNf8ww49bMk+;hg`8zs7fTd5ec{QDVPJ zc&mqRb@ns!OMVZvzs=dN8s6sN+nxQ`ACpKb7c9=^-j zXFGh9S#^Z`o~mLVhA=Nqu)e`*ZyB?BA#_ zCfLX1e^cKz`n89X|H*H{HDwH!TUYD$L2R(HVPl`@Lthh-mT^=@%67y z^q2RjIfu{n$oGr>@?Q9A59j>fM-JpM=Tprd&iTLZUEzxhJ$y(d?UDDV&RKl2hYvgd zXk~m;9zNpyV;BCl)Wi2V|7e4!c=)LEk9K&5hnxC8_2E+D#q_TO9!bp44UZ62O2<0p3N^_x9BN5)U=)az?KJWs|??9}V)JiI{0k8kMp^&Va<<7aK?^$i|g zF5_R1f3M%-;T1A|)`nhh{69Fq=KPO;bGFgz$2^?;Pkz?rweWEdueSMFm)CLqRpyV8 z%&sqTw)G!;N8dtxX?P|vKVwsypYa`iON)osI{OvCTRpta*{_)XHF|ixvtK!!^&4ux z!P&0@-s|Dyf0KXk9lf6T9+KaR{m9ScX1%`O!>Rw1pLKZ?_F?{!Psq>fx4Zt=BTxKk zXfU6T5of!;`-MD|E}W`@WagK9&PU%}Gk^egNpLqQpD(R+N#(x&C8SwB~yc$b^MMmX~mlJ9o@*8pdJLcGWM-xfIY6XLzj|F*(MJ-pBP-!}Fq zc^*#wXZ(77C-Xn!;pBhDuh;KZ`Xpojp#28z`1SfOc(R8Nx$$?SW7@;X|K|DsU*+Oq1{)PHKCh?22h5ki>hjaZuKh64=KB>aPC-A@9 z;{5OHTpx+|FV6qw{wL~?`snS*A4YvLo=?i>(~s^``UJ-Jm0`u_)8EnY(U{aP*H1b7 z4b%S=c%`kM&GKnyzY%zbhtD|sp?^bmm}66kU!!pHcThhzwfkG{UC>8YdpP<3hY}z3 z2J9D-C;$KOF|pr|!u#MY9^T;M2kUV|tA|tn|F`9~ z|K^t&e|Ca>wu=2WuurmlN8JQspXJ@AG{=C-D7zK5zXz9wF6d&iTCG zulM_$_c@<`wem6D42MpdD>335L-0HtC z(vP`UZW=Y(Q~#g&K5zSF`}O+F&iEV%_IJ~Mj`rpH{mL9Z7>!@%KDlY$;6q{j5|x`4 z3_cvjZy9{i;3L8Qe)y8XssDcbR=_t5J{HDrC4AH1<6-<(!I>XY{!N7On_>RY_$K|I zbbD_7PL6)%etol}AN&8${)y+ZPh4Jh)$d<-IQ9Rt6M^R&ocjOSF9p8W;HV+!*k4NfSGyO) zIQ5_Wk(*}VWd^7IlRt9PEWF&{dqaGd;S~li2=Q5gR~o!9#Ag*=W$>a9A98SC#^A+K ze7H6!8S)$d^#06teh@PqKRR}C29pGKbf~x&FzuPubUH@OrNQb-JrQ_!XXidX2#w;BSYs#uaz(9ZZmKk8SGe(llzfM*wE-w5sBrTc>%-Vy1)uNFS)^3FV|>#rQH*ZKICC_|uB}@Q-UI)3;BPlL^lUYdF+@))zVY4M+O3H z{`n#Dzk1T(Qz1Tm_^@X1=@6fO_`1PoLVO0`8wRKT`|&Xd-!%AKh|duAm3Yq8#2o$R zc|YJi+&>xR{Q&0YQ(tl~iSY&aqwq0!jlmb;<8c1$uQm7*9PKMMIY04B^}h`NJ@^)! z_@(#?{2<>Sa_|*{Q~!PbPZNJ<@U@`t41Bl2*Mq*Za54Bs(02}=Z}3g@#Xqj?NT$(q ziRrf$>|2AQ-^qV-%oaQPW3ykM5qrs?UyAPz_HDrH4KBex^vyIFJRkd5|4>II(_!$v zeBbOYj6mPRjE~g$3*he#obi$3h49A$XMCi15uEeiQ04M^-e>S)IQrc{?)7}#;M9M9 zKaSjhcK7mrQmX$_zVEc?&#ym}$L5zz8P8`DyO%IOR+qt#>G$b!^e>OTAI7&aCDY~d z8a}Vz56j^dzuZ{A9+?7n5!Rw>^Aa^CxZg9Q-kN#X6k<5_iWYo^{d*rnLei+{glgzNo zJFyafK9g^X`R|AEZA{6G7(5H-`(ZCxgpV4$Irv`#?=yHy@V^$`Z}8UOe?5G_;BCSG z1~}`7l>O9y9UrVcrJDGsc!&RfnDCu2sV4q#|FqBL^(WsH^WUH2+jCM)jvs$d{QWg@ z%I6PxBGnoAOA`4*{nziS^6fdPCdX5p`p@rQ(r?d6HScAwZa*{ zDIV%Sxg#0IZ;FTdPwq&D`j+Ba|H&WnM5?o%$Ma_h|Gofkf;YRoV`JRE%+0T1IBQeB zJtx)Ve~OR5$)8L!ocvGm(cpg{|7OPEW5NG^_^iRlL;eiF=L|j(@@Eh}Z}3U{r=qg= zmCS;{r~LO-h3}~9q4pQ*e{AQ^bg+L6{|ewQa_ks#_)M^W9A0Sf*<2i(x7+QHud?}QurRPT=bcaUnvUotX+})!3gpe?t^M z<_@VQzf!z0ieGgxywl)K#81cO5PZ{fiTRhsKb`-Fo!o)GhrX@Px8>;54A=R81m17( z7P!v;qwoQPw+8>~IscTw+k*cM@M(j$2mc%4%zr8SI)eYqG1apM@5FyyKQO-c?=^T= zw0>Zn;PZq2`PVuAcZdBi{#W=<*K!MIwK> z{;&5x>07GN@8D|^?fV1ohim&6B=|t!190ZIn$-j!41AFHJBV-1hZ3CnuitN~Y^D8{ z%iI4wy*{4fKl^{JAJhrizvA+$Kd$@x9IpF+c1-N;W&f(dN2C2c?*_?jH3lDx_V>IS zBp;|ZxbFYS-F=hr27^yT`}=)U@J54AhWu;8Kg+(Ukbmv)HKYA>$UpL@dfnjEf8F0R z_N02l;Irt%{K-5i2P!?Mn&;>@$M|9XVeKi0$^YtC>;686>;9klhqb31CjV1>A)0?! zd&*(*KgAbmUy6RjXYeM2FTvU0?^}WIH#qfQ_xJl&;fD;q67)s?{miea^REVdr{TK| zz83VIfs4V{gTAxye1nJg|5)3~{;cN`(~tVE`CUEC_|y2;CGvYK*pGkv$-m44?hkX@ zFksR3H1HUF-|Myps-&|kY zw*c>TdHX&UumAhC{yz#|g!dVo`mfj5_ASBt4Ib)0c_jPW3?Aw~V?*}08$8s1#)jiCo8a^C zaf65Y&)Aav0|pQEpRpzT2Mr$TKVwVwQ{Phdh5FCflKsO55A~ngF9(Q!sy+3e@0ZAp zjQ;}~{~O}WZ%^b;FP!|@Ujt`;N%21T zIJ_3#VDSEEej;~d|AfH@qWOv3k^PefAB^TFa!2-08GI<3pU55AKW%WW|D`bI*8?q{ zODsP|u>Ul?8Q$vhs|&BKSWD zpEo%5U-v)cj_hABIQ3uaH@PGG7Y#m*|GNLy`C-Z6Gvv=(SU=6`^y7J9%zys>!z;9% zz`s)X?OZ>|)n_i)KM5~0_;Vwzh&C9{^Qz#3^P7n{-=&i%Hb<;)_+_(kl{XquQGrCnDM3YEim{R^#fkHghpEi zUx&Yz_QkXpgR}p?Zwro92Z{_%{n!5a_My~T?YG!}JI=oh-tFT|cpLQeT|ItjE zAE5rLK72b(Y8wq+MF07;?}TR!PW{*K@7>tN{d}uEYX_g-bLemJ(vaWt@Ft`GvXI{k zaO?c#A-@;l%|`nQ@=w>-oPT)C;OzgeeZS9b{h|65=H~B#D)wjNyx)RGwGA%s#-GHm z9~{Vp`M<~ak$2-;;`2W>A)5bt`F9_p{cptQe`-QB|M$T^YVdkE=V$F84}9F<4UxXg z9de+<;Ej>K%pG!|)8I{!zRVqRpv&OdNMGg-InZtJX7uIUtR19=@q>R7)2{{lb^ae^ z|3B{XD&G}fKTs2*`F{*PVemG%&i`m|$E3mAga3`#H)HUQ;C~Z**5IAN|16yPk+QEV z_}>hlH+VPxb47r)xqOKEGu6H)T0gK(&_j9b`T=W-Xn#LM|NZdi#P{Fq$vx+9IWXYz zUizH`5Bq=G%7H=n2NOK(|7j}+hT!^r=bZVOHc|hB@L{-q|1X#G{-0idpsgIhzn6S3 z!G{AMcJfd;Jb8ZVzkWaB<>>doKf1h%mH7VZ0Q-Nw4#IJ_= zDaEJYoA7Qp^HYjXhy3e6pG||$g#6?D2eu4O{nzyeV^3$c~ zV-80A(FORk9g*INZ_QqwA3hPkN-UIRfCrV{TV|wS%ZiA&)ATfW`l?NkIqulV({`v zf5wK?v>KfKzmAUs3-C72W8;G{vukoB*xwHSN_>3ORKY(H_@u!z@Gk~FW$+re=NSh* z*B|NrYyJEs%u{l3FZ_Lp_)!0K{yH!TFMuD8&tJ@Ge*QWz1urysV>Evqn1&Y_yeWzg zV?%2C4Nm>n`$voosTnYMb2L5}8&Wf9@Rkst3iy!0Tch|82dNqMJRTqFKk*UbAT`vV z(&9vX+TklX`X+e?`t$HnIMVI8|Nj)`*d?_rU7{r#_{4FZ@E_4F>NE@yX)i;vI znZvJ**N>X#+Si<@ zAB(;|2z5Z-dyUI0`O`%HYyDrswj%g-@P0E~|C;~wTz{ndr~b3P)wQi0Wd3{JkK^&7X88I*9gu^g@DIl8 z12x0f2iCT7aLnM;e_h|Qwv~h91}_TnS%Wtkyg0;X9o}T{k`SK_c-G+5e;*%gIM{6P zvJjswc#G$;_z*LVj}Qkr*b47T#HRxOwjF&_oc;ebKlvq`{Xg|VYKXxHRR7;g=%4ZR zL2A0;=>ObIygpDfv_42p4;=lUvlXuo2igBqAEc%ij{Yf5{ii-iO&@&1;0;lH7&~&X z$KZ`od>A`&u-D+!f8BpDcI056!KwcmAI6Rx>^FFG6d&Rs2WLEw$EPL4hx&i86aMu? zeAxd_M*9m5LYlV`pYJL1N1C_8|L!uT{U5~Z!@-Vl{#NF9=GW&uD_$S4Nyo1o+zqF` zrFa+oRd8|gurqjf&|k-w#wXc-Ptae-*QCLFgZ^3gl)-87*7IMfL ze1Q6J-0LF`7kVD64+jUS4|)@m@$=}0%PanDygnSH{y*nO5r4SI<^B4ql%tLZ$ugfd?Mq+*%g|EU3;ROaCgX`Q-1jqhV`|+SZR?XwVw?7GrkUzA1O}#_xkt4$&VDD4*B1LePy1<^MA(e`t%ng{SGd`|1y4k z@Zc=@^}C+yk2Ienzpwu#eBSpj^dkpXXn!z%{gQL;`gBfxNpb4`HBZm!KiPiC?aANT z;m`hdV*FD7@lQC9JY4MZo}IY9hfTXa{g1xAJX~V%Rrr4dUTSda|KSz-pFm&oFV#Qw zU-u`BEjeVJpZf3Tw<)-F{>>2IX}ER%t!R9)_L4)b>GLz@_WVjzKjh(z=dtU1hjuf* zDkA?LCBL411K+>R89#@p|61Rv?Q*Eo<^A{O`1oN=MdN1_-Ua`a`1oN=MdN1--feKL z|2lrg;XMW~4EnCan+#qQ^xc4G4PG4d{<7W%rV(`*1erDij&}ibBOx?>1cnh|0vDb|L2oK;Yf4#|MV~PBZul~e|LQRaL!$ye(Z8{ zgJ6dW!|M}7L7y6I#p7pHw_&HP?&R@m&sd0IQ|08~V9GiB1`flI9JX~w=2KWPk zV}GhW^$hx!bjjpEDLkwet~RR7IUd>K1(Xu#kt(fDDU$RXyx zRQp!OPx!vY!{i4%K7OeGPy4ONzel&=Z%mAzcD~PbNAREVS$HX4pANDA*YU+TlJ_2T zdA~N47+=(Xtxt?2dG8VU@x=I|{%d`rHpzRB8N3^=xnBrBX>jVl*T0E>Gh=Y-zt=wt zpEWr3U*|8zmK>Thcz@8p1wLi<=G?lPYLTJk(Tz6Qyk{}$t{!F^OXMQd*zNr77uHI>%;$!sx@n6EZ{-6Iy4nLC^UlZZ{ z%%2apasEAt@ihs5j&Cmyw;Oy49@S@gxWnMnA-=unD+Zql@$G}>8+R4`_5W!S@nPcos~<~@FY5ml3%tLD{SVc< zyzB1K?^Erp{|+s~zYNFzhZ^9oOK`6LUoj2G{)ZajrxJV>&h?oa2I177>t2@NYux`~ z|8xWS^APpty5}bNI_-(=4a4we_|p=6gZmGE;QiAdd3#@!@PCu*6Zd#75Apu=wf^_d z=lHh;XN+;kL%ctoB{pW}Ln1g2wzBlB@ zJe>NGYF`lYgBTvJHFzQSABKbd_j?}O9~>?sKf?EkA7y^I_I>gF!Qo=(&isC8|8Dqg z`hB$>{SKG#e#GDKe9SuMFLQa%c&;mo@zRJNCWjwkd|mT|tB7&xzrNp**?@N$ocgct zcVsr<-3DjvrSmUiQx20qss1Y?{TZ8bnEXlcsz`svrW~d|rFbUNpRp;2TMb?l>Cf1d z!)=~pNsd0$|9hGHU$z8i{9JQOLSO2?^27B!e}I11+z`KhKpX%2IbOC5uP}IH`28Gc zP)q)$+Ef3%K9!uK$Kcd|%};Vu4)+?oIp~vt_Zhq;=u-plH@Lq4PwdG}IXvKbTp#NH zbEbKI1N$CXad}UFPkjG=xSi*3n&7lL+zEe8BELE!&bv4A$Ta-LiTtAe-_P?y)x`gi zS%Xvm_5GV_;{V8;!MlTg8lypj_XPc#;X?+e{%d_Fx8(4!!I`^t{Y-Aj;Sqy}{Xe-S zheth+>o*YW>w#nc)4t+f8q2@IU|%ns@txvB!M;BDg29J_ef{u7gO7yx4v>GP2B-e> z{<35WT;5&(VDK^cyWxc{52@4kjl&;<7s0PL_yq44{LEcG((NaCzk}zeZm9SFL^g`+43^Xr=#0;@7_qPs4u>Ux2q6oc+JP|5?2VZ#Ovg-;cjR^ufne|8pTe zLvVad@%a#+VR*5@7eahS;3Wp9{`>VI=YN3br|CaFe=oURpLx=2BM*ED{zvik+hO+q zj~|TqV`6aX|Ftg;Jm28d|B|Z$-wVGOuiuBM|IZ8emmecXo^~L?ssCIP*F%O?pX(Ex z`v1It3taX2ZwbB$|90T$bM?;?dta2fpX6MQ$%-;rPY zx6mK|uWpFXPdszzIe*I|Yw*JO{6ri7{NVxodt}4ld*M8P$a9AB$fm&yLVnG0{wjkP zhWsMGYcmEf3i(BT*VY)kIOG@kU0ZALk}&>9;q{)!<|pQasJ=D8%UzzlD_;Mod7ksP zJV^ZImGSyV8(;qpH^Pa3idRJS?{E{G_@{Vfqz_|H-t$R=Q~$O8G4|wv3kJ_b`Y`t7 zftw9p6Y0a)lLy{n@Y+ZpbdU#b^E|Fkef0d{feiLny1Xm(_bcYiPdt<8pWo!!R;g`* z4c8#} zMze6@`wYId8|$Cz|GGaIZH5!yXM8ciJEHx;XbYV2{fv(#c&FQQ<%enC3TJ#jqc6d` z;6rfyKf?HaMn{5oySy*`RishvIQ%NzU*!1T1OMy5Ck);T|61Ua21kFb52M&nJ7sY8 zCYqn4!|-W?Q~!^BBlJIG@Imr(IPh76^ZcK#&px8@88tZj|LNwaecgcPJYSaMzt(@A z4<9A}8wOe5opQx7J__gg@KMfDM}DOEnAcZod*B@gM|1R*+Fp34!OK--QZJU{13pb^G|zyrFM}1iDk>3GukZ3qf28?}%lli0eLTZ=q!NBUVITGX^ZttjaOS5JUyJP1ZdzuMKnyAtgy zef|k^s2+KePaeftz|i1LTrwmJ1b^GWjiLrz-A&#OMG>w}%~eT4d-`Dge?;j0GEx;@`# z4ap%bYX)zQe*eHns_>x?e!pH{&FQ}-`uzhR!M`K@25*gi|G-CT-~$G43-j|7e9++S zVSb*54;j28TAz)Mz=sXq8LiJo$zi@Nk+#2!`I(CTVf?#|{7CuN9sT~B57EAB!t+@D zKhneginbqSerRB>xvE;&E@il$Een($@wAYWXW$Y`1pNQ*^W>J1I2J6ZV&b;pPYZYE$aOQQd z4`Z~h(%^g1hxKzU@oyl0sq+``edBKLo780tUI>3z;57y>fkUr* z=l2W9O-26SsC~Z@)2}qr51pj0+2!r}NIZUM>h&YHq^`x_<&l2mmejQxydu(%+>*LB zgI9+9T8A^fQs<}sqo33j@_p#98=U%&eo}{j$C*D;?Q6V#QdbP;_qV2at=CWLN+Nwy zyx#wQ0lBGWo8w7N{x!H=w@3TOD?ap0mzVeMME+6#Z~tfC_KFWR8l3und-QzQ6(73C z;MowLGJNbdcyowPIlRZKbeybZdcw01o9+_o+B>(a6s+j+bN%r5u z-dj$t@LjXtitoR5&*=Au%x@=G4c-a=8ts|iPOcfeEBN1xeIo|%4*s{mM-ASC|KFg0 z=C_lZ2JglHVYvFYWpLjA)A^6NPwJ>;DgXNY{#$BCSU>OfJhne%PrmCO@$r}AW6u58 zpXm47bMj{p{;Pr0e~J&mpC352GR233J~~Eb431`6U&#%rn>9F^>HNpomAW~DW3$eG zj9sbYT6gOF<3XQ(_=4vW^KZiKy1P2qPy7FTGU5Lu{N}(H4L${bL*PpWpAP<`f8C0~ z(Zu^d3STuint1=m;N)M*J~Z+Elizjg1`qfD$qlL7@I3DSg4@-7&|UQxntx63vwD9c zC;p4@2KY3*+2Bj?W;pfzWQ)OftAN9zraCf@&bc!R;U{+IgL%h5*9WB#Mbp6h=Y*?)2rUZ(Hg?!^Bn`~T~s z`XDFC@2zJhIQ#$W!}FV`M&Nnz`hAr8fBoM?{dbl)_wy(8`h8CST>sbiheuVPGWb!4 zN6b^p{`#>TEsZ#T%W>@cx&D5qTwdn(yl_zeAJ(U6`G2o)*XaM)ZqNSzg`d*@CptDi z&;FTXn^(A9Z|C}MMT?W$=bYPojov?a$Lcn(gfn(3THz}OuY!LG&ir%xs=+f+{KIQDPC$KW4J=)?YBx&Dr+6NT`*68fDSv`FnKL;JW|U{2~93u6Ztu zuZ^dc!~8dk{aN0+ z&OJHH^A{Z3`mIObe|&TdK4fs}zy5xQM;V_dh7Gh=7RR)*fKXX`p#`Bo}XtL*pZ{;N6c(R}C;~ba$uip!Qr-#zjL;IudX)#{F z{_Z~`US9&gE?!^j3weIUx8VGx1}}pD_t3t~;Kjawp&z*o{WpHd_w_io?JM#9OMMZ1 z*x;qUf2l8qj~JYD>iUY@l=?1%6Elquagh3MgA+5254kDz=##RKm}z{-O{woScvTc1 z;vn^Xp2y>pLI0ELadd3Fn)Qj?-?HsL*Z-f_%eR}b@i_kdpKJB~z#Pv0pZCl4-9fpl z!MPv*O@g!k5BC=2u15F=_5Mgsd-ngI`xSp~sc(V5iumX9M!1g%_O}|G`v1A#3GLeq z&h`J&==mG}k5c_p|2e;@J@rbh5lQ({<#9b zQh)znj{ohU|5o^_!8=0#ZSXaNb56}K#=g`~8=Rc;`Bed*F?e^#uS)o=!Fxh}Rl(;B z-W&2O1E2StOw94G5B<6Ez#(tVcW(UyiTL;P{MBD_e?jwq6n-iZ{{i^t;hO(r1|Nif z70y}f#|=Kj`R@zoUo`kI`Fkef_3O_4=oZ}{$mQ+zV?PkpFgGC1e-`O(GwIrLAp zpAPxa4c}{Ua>ma;J@5j9lQVw)>4g^>JiPzU+#|<|JdfwceDHsQ{3v(shd)Z_yAb@J zgjX1RG59|PuQd1)zkls=eb_MgGQ2dzf79SA@EZf)GWaU_H4yQ)lD{eY*L;3S{RsP) zN#}mBnaHnoZ=cjJqYvHu;OlyQKPUbh-ae^kj33)=@J(-@)UU$D;9H^p4fG+tKlr$Q zzip>~&Z+)O{U)6FrugpA{}!D1ra0&H`8Cb?iC>D7bAJArffK(J$0na&vvA^<;@IT# zYYtvz@WL?v%)>LD$MTDu+jZx=qWByufmiAKK{@_Y|KW11nEEvVzfOO@VGb{WKNPjU zi?NjA)c-q~mpJ6EX@i$V`Y`t7Si8Z|O!Z;x$*~TDqnYZ%*pp+O21hg1hp{Kex(pub zKRU> zrTTs4ocOnd{3KG=^Bd@QV&1ub|BPN=&GEknjy~^Sf-f4p7yd!`GJMJ4Xy*NI z=ll}}M-%UV2Yk}tXyX0vgije9O}zhI@M(h&Me_r>FUMv)kNZFDcD?m#pL%j^6yBAX zA4WWvV<=We|7}I^>k{+BEZ5&Y;ja9l=I@eoPs}Ig zhdKBc;F|x-2B-et`Va6j_=>?7IR7*K`TdVn|I~lZFURKivr799B<2U|Kj)WY^ZZ#e z__9C099w{|8+;}7PyXLi0lzgdKdgrS$^UyQ4ZaroXAZch%HW*SkBVGT5e;S@ipP!uY*LN5ja=ga#Sp3O}J*ApBj{1NtPw4xJ98cjd&sNKE zVgG#j{#223-~S)PKbPmjL;K^!2Hy+6eE+J%;9UPN&1#QM?w&Syp+CPI&&L+V+4tW| z{5iJmqyBS#Ilh-aWd<+y=a=IJ@N$Efg#L@*wea@%^#RTq^QCY{NAncPxAWUKjZ)IVuLrpKf?Qi^nbj?;MD)y85=L7|KqI&r~cng?!JuvkGC0I z_y7ODdc^tr4c;7`|9B(q+u_fO-=D!IfBxf5@D78wM(01Cg?AdfE%e{Q_}O%B^-1pE zaXhsg#!q|bzZJe^@Q%=b8}`#K)t+-|{xEmQ@hO9MMftrkJb!fmPmXiQU0L|=J3pIm`_KLV(&t3{&PjM(f)Bv=MZ9MX zE(tye57&>nhn)MjA0@c%|F4MJ>vIJE_KgH*|F74#>TB7bkssgtbFN=;Y}?24e|rD# zDEW7?9$u7~Uq*SpK)8Q7i2vixtvtZ~F1P(y#Cdi>PNLPR6By~gZUV~4- zpAR2~_Zb|`eEhpO|FXf!37tQfJA~(Z(&wKJ@$Z4J8l0T)@kgWM=%2EGHq0M=@O97Q z@t^b0FG$@ae8IWzyxZ@8r?>T;kN9!w^GSU9&TIYkj~%|?pKp-5DLB5QIQ5_B8>DU; zjxQ;`6!f9}iQNWAGp`TrPhfefJ(}tK%Gi(-`36Tbug@%euffCfe~b+|QQ$e*a{rEh z>)apH`;RT0W7D~RdN21+a`{HYxi=}d&%<9Ezkfm-y+0{OTjA)R;#=^qz}w&(X@0^5 zeU`DW)Zl35^;vFOmya@iX z`2D35)PKGI#@}-LBK#R~eQ4wFza1Ut{v$o7IQ3ueza5=`V{3|+MEa0Ba-!bgXr}s* zJ947I;Ap1$kUMgs(coyN`j9(vqRHU;{r^%JS#cukd0d}L?9XC9r)0FH8`4ieahiu z21hfmPX&D3;7viFO8A85aecDfKVy7+0RJ1vuWw%;pWjbV|9id+&%mn;PW|s$g4e)R z-(>q%-p@V_uZ7nbyp8YooP@Vy-xT~xzTcCZ-_-wm(dPXf)b};#mcEd%uLJ%vcqe?_ z;GOV#co%%b;9c1FhwyIrrop?T?+d-Z2m5B=A4u5Oga2!^A7y>g1wWmzuNVF^_!zv~ z;CVAQ{@`hJqe=YpwJl~SbC!_p2(eAGJ=2x8i*4Gm8o1*=*v<3T5etfGd(SACL|A`*j z^BnZI8WQbiXzzD?#HZi6Z~iRNewOFUqWf#oP!DfQaO%IlA9PIfYr(n2@AG^X$5YfB z-9K{8$#eded+2}hi(G%o^Asvh%fow zfbyyH6LTNmF?hbgiMfw2`Q1QdQtd;Fc? zPmtd|8Td<_f0}h$zfCyLN4Su7samv-fwW~ z|E;^oKlHt~!1HIv{HOlkHSDf>>_2$Em;C<5I}`eJz&{6HfRn!|-U;XV!^h^~QwHw} z`ed=sYL8}KAM&fgYL8|3X?eAsiI&&koBIZ5jWxg{sXxvwni z{ren_&9z&+f7a!$dXoG|@p{V%ya z_kST``tvJ)?eb&xExSGMVQzUvUuge6y}yxT{|cP@U$5v7{MEWY&*9wv@BeepuKMXZ z{oknf?{hf!|NnS3YO6oL!nK|lr|vya`Ahgl^#1J;jbE*Eb05>^+jIJ-{y*~D*f#?& zGC1}BksIN&@ZvP*(XU;P)WJ2rB?jLe;;WqaB+sug_xU#kCq5~jAM$S+UT*NcA^+6= z3WJC5|1r19$xee)|JDD7tw_Vv`KkZv|K&&AQoK0w|0I6uk>Y5g`Hi1)ven>dqW&}X zEmcOT?rgL8ks5g%V% zGxeOmjRnh`*k@ z5c`M_{*j3}{&m82Z#c-m8F%grKX9jFT<`z$el73T%E<|XcT=C}k!#miI^gpL z*Zcp}uZCIpg6FaNb&}`*_4+=!DJK`YwSU!354Q{hX0#rP+GPVIH> zbGPXGMLFY(ccS(E+qzD8fx-Evg1&!Sr|~T`_*&4H`gW?w;ArmkB|lFU8ywB`{oA@; zc!|L`(HHIN`rxGo-$LI~{8#%M(wsR(zkell#P?LA=f9TgKkwxF`GvVfPIWpr^dU*$a;nzgXs-J5ZnK=KH+X5t-v#)P!OQ&jucUU~NoS;AT;K9YA97DR$^WV6 z#`6!&eEyMp(pheB-YM7oBlo0J^-Z=%Gu4OOlT&>LM>Exj+>=xN21hg1huo7+)i>Ec znyEhIo^-0dNlyLO{3Flg)V#rY{!jCdJd;k<_qqE0^PK!@JLew%hxq!O zZ%X;^M;$?*)4SoHPVg*zn)c{(THuc+cr*MHaP&Ey55F(LTcYnr9Vv$Ig}*Vux&E); zk2-=rrwicc5}f_NexL6M8k{CqAFoXC_UQXjN6O&j>f^-;uJxb#&N!1(i_U%KZyi^| za`e&qPyL{F$f+fRcR9a)V(lbvBiB>yssFk@I!O%PR%&qSzpjsXcUs;?ex};@hWyHK z{%M1gb3VUn;4=m%=Y0K`gU=d#Ak+`W_s>;9kmPVJCWTb{@22V*j-?~CM@`ri|; zAJi0mKUj_u-&3RT*XaG}9DTL^!}Z-^JwD^V|B=Iq{d<1yk-UA~xyic{S!?j=7yy~*{TTu%Mx`j0ep!pV;mr~Y&OM;f}|#Ri`W@#*6n zYX+YV@#%+Sf2x0CrtzV+%c%{66Em&v)OI&+jLi4cdNmd;V53W1?T!rs{a*u75U-d z|I6U3LEmZoV|=9Aqq)!j8F;zD(cJ4h3$HLZntOd2AE#BHr2m`vulYZO{~eyk^M8x^ zX#w8kPruFe=OXTZ z6gc-+|B~=O1AhWu3@fQ6U~2e zUvB-7!O=whC->#n34=F9{xi48t;|)NKkk2)@!P73M8{vfJN|scY3l#=|9P3xKFM2n z{;m!G$*=A)=RPsBt)KtC@U1Prt-O};RNKsdU+Z?iEqq@%F#r9nI)@J(%>N&DS859# ze{eb79(|vSzvXl%PNV)9pIY?DUYv67v5)cb;GL{da}-olai6 zLVo;LqCNHhz&k^G&7Y4Z+V{9U|4!Vs|I;JzH*EVK+20$*|GokEsKNV){}SKN>VczQ zs(rt6M;ZS&F+NX^8+?G@5B_C%ADsB7+7Cwa|9#}o>3M?>xjnp-x_!|8H}rpO>reg1 zKRM0$&*c;U*#yUDT|b}J^G_QbpVhz9{rs6RI6kX?r&XU>gX6RMcY2UNa|WNl{^!&eNBPu~6s_^QFR z{!^b%50Rg{4Nm=Ef3vsW|G@rud=|Waa(c>16P|zK$ppt|AD?N?v0-q0_WsSlHw})@ z-oIJ+mcjAa`!|RESeQCL*Z z_A_5J78o3#y#3^8W1+$E$=kmQ$Fk)4@hOVWJiN-_)c+rG-pdE=WASOE{^OsVUUzc7 zjP_T;a&l}2LEkweD?lP-x|w}_MF@Mw*{{-I6kX?_#usz1~0lf2{9+=h$C@fB)<|kj5JLW5h3)mqz{(J87&nI6kX?#7-LP z4UW(1AF-3h27_ah_YbQZaWZv&t^bTK#+Ed87`)2u`N5aG{r(5-@L|1-{w z|2)C*S>s3Sq_M@|`0V{FhqoFWpS^z-@HT_vv-htO-fnRA|3CQ49s98_9zU-CQ@`YN zkCThoGXA|p{IYJ(&)($QOJf)OZhe0zC%(&tcJ#qeve@SqB_VLrPxM*;E_Wrd} z{|XF_&)&Z_IAblE&;BmQ{(g6L-t|tNnsjnzw{w5~4Ze@a z@zipdKL*^@yFSPBZ!d%wd%h>e2c6sXuTH*~b<#>M{dw=s`p?flL(W|n-v4M^bME7t z{QijC{)gf03pu25-QXk6T}^&{cL=^=@KN{|;luDvgO9;^KKZ*N@GXPu_5Y_ixetD( z%JaDY6L7Bo+{gGjlY!siZd7Bp^_dL$(*dtB_>|kVKUyDXvvm7uc+UOvRR1&Z-}X)I z_B{Vr{ZfzQOrz01&;M0p7l)i_GWa~4cAjSqz7X=aoA%8HUnGCO%DqYEk25U>UvjSQ z^Ki!38OCbLzh!>^=BMEqIAb-%SJ0RJ^?l87<|p{m)YxtPSABj-<1oC`xj%c#y(GrT zIr2*yHNIsAC+9T38b{&f1}En{?8qax39wcJl}r)SjWd1 zn(O#$9N@q6;UABWKgQ(MyS}L&!S{L|8-HgcYR|uuGX?NR6YcYTd*R>7nE}t^?e~WE z`S2q6dlKynX#cO_{3D*n+ZTrR1+?#npGdSX^7Dr@4#LMgkGC&o{yZD{ABX4fJYVPa zDGBjiqkX4yAAMtd{?M5F_^!jd3{K2_d^h0T1}Ek|zMJqKgA;R|KbSk@Os~PU{xg3x zPQYh9zlxn+`Q`j%PVw_cqt35$&W%1ve&%w0|4-KsQ}B6%v;VJt#OvdKq}ucRU-i^4 z;XMCW{gq$B8{jYH{BxXt**HJ<|Cv9eaUQ;6aOywvhcqt0R}G#G^T#55&EU<^{L#1s zUpIJ5G=DTM!#51x8qFV#D{#hQN}o3LW&UW?@weqU(aMPr^ z8H4xYAM*?Ih@36-JU+klh4ER$zZryoC^0^%|I9Bsx5$|x&*S5h`mgg7V_VJ)!yinv z9}MjWIDfI{@%H?_WZ!;}_M`B3B-#)A`9;nY(w?yhkGCHQ?U~=t7QqiE+K)!_%b8+$ zrRVYXV}5>-GbQjU`0m8~G9KdF3E%D9@M{zE3o-Zc?ShNJiMfw&H$30q#9ZeW<`y}- z*Wkq5$F~<=U~ql@kBns=k+Y4S$JQszIeva&Z6arzoO|>Ketv0wYB^fJG3WUCg|&&C z%^F%sIL~VQnI3I}E-a%`dD?N z>-@5#KlNYdmopu3#`2@@_Vdd&*ExsvvCb`WHsjp;-x!}?G$(!jO~PvoPEPv#n}XLG zoSgLeHw~{hI63L_ZwB6A@B;kP`K1qz*4THolQ;kA<@{pKiN^ORyafL1jL%%I^gg+4kzY@yGb=ct{dUw1S= zFb~K@&5x(+{E)+Y+^(ZXRXO?}b*}$m-XG27JpXsJDey6a_rY5OCr4B5`y+jrJLT+z z!O=|TPv%ZJJ85t<)BPQDr<|QKIGXAHj=59LP8*!-|5q{he;BXN&UpTen13VQe>vMr zeAnSGPWV6S{g<!UfG z{eOmW!69eSFU6_)(a?ocQzT4os z|HotMjGQA@w2#-HRqVe5K1Y0qoqN~qdi^xV|1~(dbC&t3b;RK7@CV@waK=}vJ(~FZ zSmgYB4UQ(>|0Tw6yTQ@K`@anDNORT1=Lb1>vD4uC{2wz0Yd<+x?0IZ{X3mc8pOHW3 z%ALFakb7aS|L5|9{hRO#gX5FG{@4SrGstjHju0JyV&SeZ<6xolRa<0bU z?Eil(h!76!e?iRt67v6}9?H2g+CNvH-`R=pxl+$X|87$IuSxK-NFQ{NbLjhy$K&&d zYNqiewsNk?;Ap1$aBWu3Wev_b_4@2N&Ch0oqnTcx<=U*AYcaU)|A{ZLm2=F~Df?=; zzqNE(9nXI&=6@~ze<0}70Dn;5f639O-g7y}-%V;iH^*bV0evop_UrIx>ht?K?HhwW z71-Bha5VG!RKmLr&N;n4Rq!5zHwS$(aOSDh`CEcMHSj)zx1!G{y#4+M?NKtv{xIaO_w*Pa@LbLf(7)PWm*9gzpH6I;bnd=yCgvYB^ZInbrwl$E^y!9A8=P}`eR|+C z21hfmPcMAd;A7~c^W9zXzhU^I!SUJ0 ze+0f{aD4Xujl!1=j?dn|G5CtXb^nil)J8eCYVbMc*B9sb_u<6+$Nhhw-}s@&eQ!;S zAAI)yP0{~`!SUJqHx1u3I6iy-X5d=}Uk?7wl3&*OL;WXq(zM%XulN5SR?DLU`(yS0 z+#3E}Wtep7(E&{)_29$?@6yw*)USI6iy-mf@ua$7dhE6*%=P**`u< z@gqN*rVY;h|MkC%Y}cQ(=lTB~`r)gYogN&y09|H{dk}FAn-{!fOqV=3d_|c)h{VT=hjq zX=*TdS(qRD;N(EczH**V_>A|@|A5EFe-m|&^@pxKq^XMb9r5)AYYxx#@AGQ^EeX#3 zf7J&aq^TF4A0L0Jnd(FCNmHxA(M@p@gL6*Rhuo8D3)UQ->)+?G|6c!n?VS8=MxU_1JDTa8+^jxoYU*m4xcnQnt6TH{waeG27NlQKV$GA^m*ZqKG+{ye>AcGXZ@jT4`~{u z{aAc`!J5N!{+9D<|4@RD27P*IKMTJ;G5?^M*QXCYXK*z0`t-x+4bC~eJ_GOtgQJ<( zN9|uU_*68%Q@f;T$>8k&fAql|eXdW;KQqC+nj0J%3rGFS#S<8x4-;sxP@C=Q&TRJ({b&_F^{*ilfzSH1n=Jlz7cNx4X=u-*rHaIqE{*ilfzQ^Fr zkv`N8Ip1sW7WB#4zhJ+Anr&O3R{UrE!P-O4x6}SNS%2jE*A{Ws9&$nLdwPPmGd^Fg zE#N47_ai&sxAOVZ5%g)K{~?2;nb)TYK5TF_^ZAp7Gd@!NcL#mce#S?N_XK@3ml+=^ z-ito|jRtkW^J4vbTc1AsXZ^w2L(UJt?__oXYi>4Z-k9L>BwUGN!$4+nj^;j;$ECZ9iQ|D3@`gFe03Pp+oy8{_%aZ>h)80snRV zuWfzU|LgjLwTGOabgnz+{Vea_M8sKp$OY`{{u=9#-1d_}pF!F$!e5z~f6&a2uOax7 z!KZ^h!|-K;qnXd25%`M1vB~SB_OBXT@BedsfZ8SJ*9^}7|A#f|QFLH`eEwMo{!P(- zgZ3}p`TnEV2cHkGz^3`LX>fe@@t=Wj8GJeTH;cZQkm?_wy?=A?-3DI`{>{V1;Ozf@ z*d6(%Kk2_z|9)zjyl=s#_23_V=+V80^#{i`$LGW9-xB>77#yFyfAn{u(BSy&<3}GC ziqc$t_WrHHIdk&-_#DM=4PIh!A-{j57Dor|e?$N4vi%qGoz8D^z9ZsyebcW$9^dB7 zd56`%P5LJfQXHSXe_QZcgX6RMhaYmG-r)GG{^5sQpw^`NFOK{pc5;DOr#SWhhtG;^ z*Pn2`{;^|!DeH$DJeP~)_g!y@uRku7!83uc8@wFe%=2L-oWIK86>iUJ*q>h9GWp_s^6dd?Y92druvgxa-r4W#6b!HJ32 zzX;xLaAM;1FNTu?sq=^ZKea_JbQ-*o{PHuN*HGK*^^qO>n;1u|PgtACg=X5%#Md9J zNj%rJi5_?UMS?d+`drA+ehi+Ck5ARi>!bSh863^LKDF?EgQJ<(N9`LhIGTBVsBaer z4IcLY)E2ogWN`NXYtj2Dk$>6v`s6|v{3~leJna9; z9l0=VaQ6RepY-3<_^%;aO8(jDQtpCX!xj1Za z_Wx_|RL`OV`}O+Bj{P%X{V_=&bIx^b#n&IKN&Nan*Cu*&ttI$e&}WSHYw$b#{PV=N zK4|9k8HcYM9L>Bw6Yvd#qnX!7?b|dsnt6Su;9CY?4)cEr`l$U$`&Q8BN$;Bf0oVCw z$Ntse-#qPw_O<@{$PUM6@81GE-{AP{{ab|ZH8?(d|CZnd2FGXb-!i<=;9J4J6?jpa z;~F+J}1KdetUoZ{t-L5 z*k*8iR{w~dyq@RWQ|<9t{Udhr`hPSyKC6GkPG0|YgI5IqiugBO2Cu}wFRR7T!TEhO zx9zWDeeed)B#S!bD;sgGIy z-5qb#_w(MobAIZ-KA+07sdBN&x!W(s=husk5$A8Yv>RTM;5`4&{U>SC_;fq>N8eAx zm*@Yu|0GSs=VFh+o8do$6Q7IZK&pKU{=EfGd@lAGyfx%UDZJm{i-LWS^WKEH1qmgZ1yE=i=xu;B%2a7kLiiz4(%9&;DQaxrh#Wq&S*+eJ1!fTLwon zug@g*TkV&EK2z}BM*HQU5BZT5gX{f&@`pT;Y`N$0{8`1n8_2IR_+I!miTqiEXW-@V z0)zAX-+^X$6}-^k8|ZTsUI{NU_-4>&5ngO?H1ql_!AsIyHS_ti3@p24>3) zE+Kzr;7y*#@`s%A`dnP&L>zCv6wevR$6X@`s$-b%6L2`zzl& z>D-&X7~j9+v(|69nBm`G|ZwOg_+2G5`$eP67Hw;H@A z(vRGdY@5N+RP&46l5D%d(bVh5{Fm)8IGTF>bo_K0ocgcV56L6RZh0QhFY3SQqiY*I z{_u;5{G$G=KG~{Yz?&m|Ser<;+i0)#Ul}^+k?J4KG{49#$xay@&AdLU@3g_u%r##@`)+scjrZ#Q zzoX)*=^k^&#C^G!ujXnnm^aY z_pjKb@mKBT(q4nFg!5BhFBKRZo4o#0@KS>l6R-a?yv*Rl#E<_Oxaya*kC=GH`~>mM<m`I+VVGA8Umpa{^=lvXB z03UPi!ha-qm)rBi*Mk4!@WuG|OD=T>|8*`Hh7ZKAAE_qZ|5iBqr#PB;|8wR{N*hz+wF&f ze?9a+1uxb6cR74G_}2@cHaI?e|N7uF2FGXbUq5`-;Ou*KekQhZY0h)TZ_fG0@sB<@ zbBU{teUrqI2h`68_<{kKYI!{Zf27_%{k)HaI?e|Hj}e z2G{zp{*Ciz)$_Q2dj0>QV1E^SG~wSo{=FdZ4E(`_e+$7st*;yKhJ=6k?ERaDZyFq* zef(zNTL#Bx@82x>g&C>-b^ova&B1qj9`|n*|K1(!Z-ZAQ{9D663A`PCeZs%>;NK$s z7dh9omhcasy?;yaVuRze_iq_qVsL!+{;j}E(;S~8|5o8;p2z&d=RHr{9qb>1>->?E zpEpzgk8|CdLvA5gn|k;@RW7IgAOBY1lLn{$A7@|T+fNys`v3hu4}99-g+ad!>~AzU zntJ`HuQxXtyg2AbeZ4tra5Po@&`EA?Hh5{IA3Dj+EuP2qD?`7IVE-b#J)vK@+g1Nm z#OdBOJ>AvC^ke^jjCp}Wn#sQur~V(qN6*Q#6tCj^=L4so6sP_l3-z&?`6b0`;4cmB z3k+ThKO8u*NVTu${I3WcJ5#(NiXXWzH+LDFm}>mUeYv^Y;KWq(pWK(5dkjuYef&z{ zy#{X%@hgM(c^;1+`~N3i8|<%OEdMkSzt(8|%sN?aW_+LfAnWJc{BMgmYint)gx{6m z?SB0tm$L8-ww{d753Ff){UVo|>A&B(lTWgK$?d;0=+_7zFgTie{hHu|21iq`ALqY$ z$lz$|_0#hY8@xB@*8-pMJgy)6f3^SSPW-EZf5cVA?8hfvUlMz{dBWiMXEP!)7wH#ePVNIs%FJYY}%~|Ifen$S}^6}t5>w}wT;h$pu&*f<1{U3zS8GJJM zKLnpQIGT9>hv5qbpAPZsgKu~qTYqUxeS9Y1EAV&4pTAU_y?vALRfA)*kIxi*&EVMV z?VErYI){)~}Z3Y_D21pj8t zer)#kQNM2~G&nYU`_|w^X|6VV`_|#b2Hzd@UxZhB9@C$g==xPIksrM0> zVvEW&q>um!NeCec3BOdVG^LeVTCq}}jDrq3=ul-k%sf1b^DquN=z|VAnR!wlRCJ=E zFQc(TTdJvjKYQPk-#x$kJDs)OcfD)9zqJUr{oK9J-ruv&Irrc1GUW7cg`ZTOssAwg zf0(%$jT=wH-;&V(gp0o)`&nad_-#U8a?Cnt@65KjMPadOi5hu{kV?#}wVK7J^!&-*o)2#h@M%4N zvbQro-O(E0Gftlo;#&!DG*f*>;b#II%~YQ;_-cTond&nRUkmUB*T2K`UzzgE{yjUwfhBHo#BQ{`HP; z2=Ha6-z@PJ1vr|jesl2R07p~RZysI};N+(IEx=0y++F`??Ape9<(c($R?jc(?VITT zVPk5Z6O|J1f^q*$^z zno50B+qSVez|mCnqqc1$`DfXqspv;-+s5_)uXF3uS$K!?jQXbL_5AAg3E~&~_ayXd zaPd=LjVX9u=KL=?Y5dezV{d?ylg3{Q?+b8p()jD({Q=JTzZ~BXr)?Zio*6&q|8oAq zwQakd@mcjmBL1%E{N?r~_zCz=68+ch@@vGu*ncXKA31A&&2X_#a&p%EsK3UM04Hb7 zuN^)b;O_jNzOjvC$}{uh{9n!wI1jMf=itW^`3*+r2b>4k?ep-1iTs9KekuG&XU*>f{A7TWv*tGfKNaBQtoeH2aY=b* zezWAq@$EMH|Be#)mlFBWr*eF|jsCx*6#i$4{OD7iKPK_N48J{*A31A&Q}C4lCuhxX z8h$3g$yxK8fv*PmqU*m|IQ>KWnfWb|AIFc|(D#mdcyj(Y?c!gc|2D#3l8B$2G=7=i z^8=imH2zcYf&eEcjeikd7~rce{v~*k^33?xh@ZKA8~*PYGKOb$Gp;Xj%p}K0b{qch zpf9fZT;}l+$4qj3WVhk}4*DXCv;K2@WVfA$(-&D>*8l6_%kWbHzQO4S-(DWzXsY_H zz$*eAO;x`$@X7#3Q`L_gw^s!?_r-PoU4vIE&(IG|b^T?XwRg}L*F2c1A8T^7zE)sg z3V)|uzdh9Y9D2#~6Rf$)`EBo5g}*AnOQZFdbvEzgCyc51Ipf2(XZ@G!qpY)bdma2P zxxVZ9-xTRb?b+@10gk4kAGK$Nua)}Y`mS8tmCrlw zr+$3i?&7bM!d*zUA7keBORIq5oWT{KmE2^PUv{I}`fTCz{_R{!ha%PUuh0n%@+BIl#$T z^P7gR1UNZselzeh0q)j+YTw?mQF*5ROD?_zIQd=uR6>7Z*7#1sa{`>0HNI1D8{ovO z@h!qP1h`!P7yW19#mY1FUqye8FXh^yb8=RHYVSAQ>||5=ycY5eEI z@5|I*a@PEo;ROLs&YIr}yfDDYS@SysFADGtZvI(RlR0f-y zwO#p?U!LgSq3HT$qf%q8`ZmwU@JaXoFxLke+l@KV4q5yJoUzkrpNEgoKG!cBH#`p? z#r{(G#^>Q<@T=hY&%?*z*TD;(hfmNx*Do6jpNCV|+JC+1w;0HuKGpu~gD(X*eX9M} z4?i8?Gp_#z;L8C%>*_0IY!fk}Z)SbXMdz1t?Oi@s^_z0}o$jCc==@Tyy~`(yFGS~; z+t2k+(q69rU(fn@u78sJl+$O5_}C}QKbomN({TDQi!V8SX5jQ;7DqF!?^$?3fG@lH z9)wpa&#dni;%_1TV#yxfm8fslf4RQ9y%hb|;6{x zweI=DrXpj?p3(JXIBn1Q|F!P<%O+w-@+Qvzul*}&k@!mjob&(d8XPYTaQaQ_a}oQp z04E#Oe+f?fS?$v&TA!!k@eyhQb}O&0#=0gh&(54CBVY6Be2L?3F?Hq`|2MKV{`7>%Xk8EAU?B8TCocuDj;2>)&Q$E`Nyn;d8EjnyTP^j<*Il z&;MOBvi#SpJMPA#$0we^NT$+ozA}xeuL}Z zF=O8H6H}DI`{5sOd_2Gh;BAgi1o)uSr-S$=102m%pDy@RfTNk}(+!^va5PhWQt+7o zA93~32wzq%^GBTjsOE2*`c2-02jI2x{hC9IX??~tf7`@y&V!7jEYA8*{ z6RnRS_^AL#6U~1Zz8K(WqWPbIF9kT7X#OMc(*f?z|Ct+XvsEtj5$8AS;-4VD9%D*- zja=W0`5g1#CtUxoz~7_w5p&l6>ptuFnE+?~zwWOcUk&h+PM=BQUkh+FQ+=l3X9FC~ zRG(?`qnWJumYhB_@SFfY?doHczh4&lm->kFTh{z-)4a*+Z#Cx4k7j;9yJ;x8qC zz8~8#510C=%{=~VE_26s#J8iym`i`2d3?t)pX!T_wt3N*l4A2GoSBzDM}NxsIhw1! z%^TTX3h)ZEuJUh<-C7UFf0lhE{MSZ4wwe0N;#HjgqJi?R0IxRczqt~7>O0H62L5$1 zhtoeQ3mB0rAywUYvDSR-%o1^}t zpX`ne${7uw{;kB1zG!QkyN!9{k4<3)Z-@UHR%P^)#XD4A+g$xTybF8r-_Flz{7=jA ziPwHN{Ohnz|maCht%ps zfDfWCeREGA`j#uV8ToPke|?dWk8PfUZ;`+M;N{Qx|MhQid^*5Sz}@#xnr8xh#N|)> z&9ecHCYpagd@jJzMDrhj&j&b~X#TAK%?km}`Tu!n&)*)j%_o(=BqP5`&EGZ;o4ocM zW8U!1ME+BnzimDNw*fw_`P*iWbJ{lqIGV`%Lf_lwvjL7Kn*SL6gUng&qlxA}4iCkL zCYt{QJQUwTlz%hpds`G=X8tEpV+ws}M?P=pmcKvf_5Ue1KbEsTwHx#LCld4HqMIKp z;LLAXe91)PtDF4K1o&w8J`L=)Awc^O_A;Q5ih%`5P#0B8Ldeeq*=RKV}coF8d3(svbJ z7vM#3(RU4AAK+-N`ksY11UQ>r))3*wzX7Avu5axUB!uKNTkLp?PES|CgLU98SL*Pmp48#CuUGh)mOA0U4|&n*#UGj^>1>%R>jhmXP!C3qKn2G0GxXU5=v zn&92=$KaFjad=gNr%dkaxW0VP6rBEf;hPh@7yB{zG<*_%VS@LW+`P}jXW&!(E$3$v zydQo7J`10QFD3Xu^nA$n8k2X+{qTQE@WJT$knOc_-am2vmlAvk{#)K}P{94QQe)10 zI>CqGzknCQ%iups@Dp&}5BZrQ_$K%_5_|;yFYsb`Ib8n!kKaF|@NdCO;1%$XC-|7j zeZx*;M>vk(o)3Rhf{()+;Edz#1@Mgt&iem`o8cVCZ!hE|D4E|Ryc*8<*ho!Y}3hGJKwk#)oXmC--T_uKP?qW?r$* zal7M`{@>iEKYR|G|NgMg7ai|R^S`^@=Sz-r0oZ;1_JuxYZrRyo&b#b$#y;4^cwIA- zdri^$boTU81Ba^;bK@l|8~`ZIoh70M(3;;UA9oL{Bm;$M8#CG4qb z?Z0?@{Pp|&{Hm2l?MqwrX5#mLel^OY_A5=^U-l`F^Q(1S+LyK(6ZUn=Bmd&7)l7WY zT)h5VebZjle|?OPXl(D$o7HN6rm@Gx1LIve&NV$MzlCZtm0Z-|+kLuqjN>Z)k6K@@$pN zKjdzA4x2~U%%<4BTe-RNr24TtPbhCnx1Wmmd1s9MrT7|2*!L>WsXb-v{qt-Om`8ie z)p7ii*O1An{Y&@)+k?vE_WNV|owDzw@-6B12V(o3vhP&FKAP8apWc$z|IsVWYvTNe zu$goDORi()i_e)WgeZptW7dMy- zV*jI#i~iEqy!paDU;i=XQTx)?g7Uci@rY~t($>j@{e*JWAMNeVX*2eux$=^9{F9EO zKib=!Gs@%mrW`-TZ`pTQ`IfZ(wBuqg`>rJHXOwIHJ0;gsX6&FjFZMs{>XRE+?lab4 z3gZ5m!{)5(AJJmbeCBDtf25|)a^G6|N3>W{-jt3{Y6`CUh!&?4_F^ag=^y&W?p!mU z$?^L~@;=u-ZM7IP(&G2eqVlMH+G@#B9=E>~ac!TrT5Q7pwDPEbM9VYg&;P^kpJm5I zU(s?^d92@x;}R$PwiGJglFt8(<6_UgEkz0YRpn9s_-NT+{`@w-f7Y~Da-V+9x$ZH4 z{w}|N&SF#M`UfpqHkwEFdHsW4!Xtgqq9tE>S|9XMuKJ)wOF_ckDv#n@W4qK0r@a0l z-gNugR=xS;kG=jOo^<=t*1iGdar^lZm-gu!yKgXIU!XkdAK9nad~%1^Kj*Rs?6Y@nUYJ+ z)mKYJ#AW^_ciU2}Jhrb)+gsU}TP=h9iK^JX%Cnb!>y*d#)ymDgCy9?-4sSHf=r4`! ziJAPge^kq6^T6Gvs3{#^t><5SwJMMO*D2TaPiv*iJaCh-F|SviYd=8yXn5dZ^T0;G z{u)%5+^2q)*8hRmnWFUkMQpaE-Ni>NhfbUOkDAxU@ijXx`Vq^4FDj4Q=b8@ z7_xo;Tg=6=|8{IXOaI>a8pjh2@Keg;_y-*)evXZ7%Xq?m$n%e{mJ{aQ zPnws;{)auzcFU-__ai<(pA|38$+@y|Fe@e^yyV#0pb^N+8VdDH&^fBu>CINL2J zP5*m*KCe8ApIG<*#Po0R<6rRX+4pdxx#w}e{!c2``e~t7_Wx3O9RDfDC4OSv|H-s{ zUS2o<-5u3!8~feT&h|@9&UW)sEA{JG&e@A$y=MLGcN^1`XY!cECmpvfr;WKl-zdQK zKg{n)8GRdLnlHoaqc&P|0(^yQS|8>9MK$&|z|X+{5ncn|5a6ruufS{J8v}fe>%-g; zX-&z2F z*l{w;;)PNCXm4A~1H34TAMI^xMSzo&#EnMCnw^!t%dO304FEWAMI^xLx7W$=#TccwK2fSN#iepHwQT9%cG%Wd z<>zI@S7pwB!JDbSP4G$HKl^FE|Hdb+f3-P(-PhpsO6!91+zei0%(|cP_k*|&o7VxS zjx%^I`EzW4YbExlc)#gPqCV^3++Vo03ceWN^-dpYe<{GxO!cXNpAPUwr;oJ19N=>Q zU-Y5Mzi zkH8t9x1NC)1vtmXu76L$em}pfwT}65l3Lj*^QV{Jsc3#^t%s9i7GHGp1J~yM`~MZ-OKyH>G7#_y4cI9{tAP8;#lem?@D&pJP7I{^kDv_4V*^ zcz%F$|Nr_{_yoKlz}KSj$GuP6Mtx`bKO2od?tR*}qHHc>QtnT4@6)zX-${EJlXCx) zd!M$A$g{Y0&u^TBmnwgWpC8Y3X#TB?uif-zb$w?3XrlSIGQM`73h?|W|5lE3cGH(x z_Goh5Y2rIe`_%!CCUXCmJZ&2_m}QS9l0SLcw%Pzk6Um>s$F|i4cuADMJi8(v{AcE0 zN`1%IX3TZZ7`J&$;?)ke?ny^gOH_`Gr%UvYknd(jW=Y}+_|5`BE$p!!&Jux$gzyz`m(`BWKyXeRpD zwn}~m1H4)Fv29iGp#VoSsXuDZwhae(yVIuzej>opO!cXSj|4cHsXle^(E#s8A2~i@ zj@a`L$}^5nIA+n~lh$@)_s+rhnHK5obba)~IX>apD7$w)z`6hb3%w(&HIi-L@APea z9zNjorS{~L)&8K<7afBf%~fCGZ<`L-qq)`}@wd$cIGU@zUGUieA94ChErj$LMIVkY zc(%#zT~Ygt;|q>CqWWuqpW*!%Clljy+^oAcy0>H77WjVS3Hg53e*ODOT7MJpM#-G^ zPX_oToEj0npIXSWpK|&zKkwl=`YeuSst@t+`P%@War%tF|3`qMnbzMZ{A&R|hd!)- ztbKMbwNCqtPcOfD&EK|7n7ohu72j|BgFK(*@deG_woSsnoWb?{eb0!bZr1T6edH2>@s{YK#4-^blU{qL%9`4_R>Y)tX-`21Qq zn#lNQTQcXZ&IWjujt|>*n&+Ro1H4+thizMirvkht%70fG?GGtWuTR>3Z8SdG&Y1O^ zd*K&njt|C+)(2z5?vnPCygsTA#)jP`?I$_wKjTBjhTRqN-{|zIg!cvP(M;>37~UV? zt*$<(@m&J}PR(e2l)?uCydxSPjDz!@9trR+mw!Dx6koT?pYxliL-D0t{*CZZd}yNM zqnZAn3A9g}ntv;my&*lm zIR7vGiII=ph5y%nLH_=k$H(Bmc6>g-S^rC)b$lVfSr=t~U~Jf3s{zjQfB*Yj`)kTK zX0$(L)?NNp=l?AHA;aI-_Trm{6E`2bn}4$S4E&ViIRQSa`P*G%#J3FpWAn-k|8ttZ z-8Bwh32@eb^0&Jt_&F2c3*;}y4=co%AK)j+Ke~5ncNZwXAfx?L^xr?wf0Ni38gtQ1 z{QWBJ-$mE|^!4r{cv+(Vm!kgP#qrJVVq;#@t^Gfp?*G#+|2epYzfAi-=F2YsdH99^ zUvc>_z&8f?8Q1?3|E2(6)&94;rr_nurT^ph*R=obu4(N<^Xg}{|6_hu``_-G33F;f z`rq!FeIB0U@?WO?5@TNdY3={Ce>9Q$m%g{VO9Om^%l{0#EWkHL{m-$J-CY;p`P%<> z7cuUxS1$b@w_gzT|1Q?B-3@Sg|F_S%t}f??jD5Si(U@2LS!VxJ6FUAG`*wG$F|YiE z^#7jHbNx?E$oQAOx4Wz1cS-+yyd=t>zPGz;0=zWJpT4)dYXiK@_5UioJHR)&{$GQq zl;g>3zuc_5OwZ_|{(Hs0@%*mOE8txblYg@~=l_>|nRZ^!;>>3^^NYL|a0 zyd%JCT>fQn;>fbEjryOlZ+8y|cwN;0jD5TNgmU`dYrj6~f5yJuJz~tu=cNBV-VpUa z{cLwP!?z^*m+O8~AJm53Jqmwuf;UI?K^?5W{Gc%xepR`?Ut*8UDXmVQYPJX9w`zUF zyxr+j10M|V4yR8od?>)XqWWNN$T|Km0p10R{%>ZVF=IAg_9 z-Lmg#<#GG7vHfn@cR67{r(E;fEx9Zt_`Jtu`;;kRs*T%U(7bZLPwlu*$v4eK`uvRM zFYAJPz7OAa_o|-4#P+f-oJF5s@|$Z2E7Qv3_!k}L9`0`W4opSDektPUC)(NFD|(1} zNm@UG75}0i+S%P_l*jEaM_lbWNBaE-l*jF_c=ntl{r>iZ{Tbzvev->tg3G#aE`PT7 z6q-wp`}(ap{aAb5=aM$}{IKeGR*sf<{)l_zSN5@8X)fk+UpjuK^oXapYAU?hT+EUb z^Bl+jojU(C+pThld|}LO#D5gEZ`&)BZ#k!5J2fxuFV<*uw!Ox@_TSv|)e>L(MrVJc zvM97;MIR?#8n^B;)L>8|MrNhKBC3Ac}=CSPlvOY{ueEV z%xlX1{_j#Q^)Iz++k5pCq$#amw{od}sa@ONr##kI@|rf0z3kg>Uj39`|Gmm1d)aru zyn4m2|31%N_C2Mi0CD^Mp1th5s61|eAmY@&ZI}LAGq0}m^&5=1)`#ReVP0M1=RXv2 z>R)Q#wvWmozE}Ul5m)`&*&b8AC9Thih%^65?c4U5g#C!);vZjo^c2GLKN@lMFTUp0 zKF)6};@ZE`mkZ`qtA78EJA3J0$>pSZ6@Q{Swx5VN^>5qjXusIJs?o3S$%sq+x7Wi< z%&V^Q`BYT@-+Llm|F7EWzQ3m9XBr#sL2CZwy2qM=%l-PFaa{Vone9!c;C#RSXC0UN zZ)Lk&PLaI&pNqKagBE*ol*jtdM_lzmi#_?~m0$MtS#b8Ek7#k$yz(#o{y(Was^5P2 zlAeM!rTh0(WUuu<06(of)_2jfXW#Z^^U6J3N=n-=dG_qvzG7b4-ZUDyVbn>H@^OB5!dk} zS{0a=|H9YrY{Yf^jIzB!PLbmJrrxzawEyPW-l#mS5B(X}kJL(8!rnU0_)%XS3BDoX z;$MALC{O1{d+J~7V}b2T^YRD0`k-E-_@q80mn!q})E@pp#pT0O;WIyZi(XKi1{-zwWo?wkV0{VVM{ zd)>F*T=;fx{lQ<_p4zv28q9@A65H2#_OdUN<1c;tde2_=Z8jJD*tc)+>^VoguTW1> znmO;M)#iemeEnM^F5^$N>Ngi$=j+!VaT$M%J-df5$CUWv zuOs5xf6`aI%D1HT?TWa}-;BMSZ|+XmcRMcrImiCy2NRsSlKNBsoMV5iN_m`LZ^X4e zD&c#~#^3n$(dX^3oNbb4`R#?)N^C9$zp01LrrU$k?3tJCg$S{y6uCZyk{P!!lNf zxvqRFZD;p3I$BpHgTm3vY z^W1aKeXFXo?a+?S1DD@Ycf%ELt=ZJwy{&q4&9>?uqWTn5*~_Oa}j1q|csj(EcXQ#s1N}F@vL- z^e=sD_vQyUnu$Jpz5_1^a5NKr_IwXs7~p6o`t12vc#+4KDd`t8KAzymyH0nm?$A>2 zFVW|AZ?R|R>Jlw;e_wS@HRZ4O^V*xkSg4P5+q(fi#t8H3Vy{(h`K_NThZ1}Px;^OZ z(f`U#na{uM-RN}t58^8iaI{q2nBVqR1UOo%ZcoB10~{??w`btwnbm$#qz^jSz10C; zj6Sc9a+80tzc?d*p8xxvyFa(L3|=VL2jg+Imt$|Z<+pyWd{Kgzxw_)|)n0Ud+qk@6 z)U&77q^_tbySE|0(MT>qE;qwnnAnE)Rpzg!Jn{~><9Y39{0*Z-N{tjuHb*)(cim%*9yG`}JC zSqyM;*8GO`8Jui;a@PD#@O;Kxz@D5nzY+L+fKR*pMj5~P0X{>1mq)R?_=_^)pT(Z% zE82R^`nS9m`wPrf8C;(K@RM+kefZ=( z@Pzg$M-2dN9i+7g73j>_{|C_1rJIml$Chhm(OY3tHUL4?PD*Ejuo_!?&j;3;4 z$}y?kR~q1CBgds2liGdMM^^hAU472L>y)4G=SR(I{(E`;|DjrAUh>oU{mP;bnrQxe z&%&|K;)PNE&z|lnVr*`so&jvV}NdDAL-tM^o z=VpsM|HH9|-Pf%={d}C}x5=z~q+Aq%HyE>_P3ND+=Ujd4T~z`6hb2zm3d z`60?@ zel@$}WVBDt@8kQ^)YrL>|Nf(<3(d>){)yIKAGx{r4;@B>eZ%?{==JIP>sPMt58>S* zcHar*O=&(5@$;D9S_;@6N!Sl+2)TctHr(fq0{4ClZJ%{>-)MAwZ=bX^re9%>+n2f= z<+%GKzoo5l<#GE`mvCu+-ylB|3HuRkHTMrY&NXiu?|1i)wEa~#azKnsHg#CnT|JHQ-w{wdm)_)S4S=YX_HK$)8j@zG79{TaAT*e@v8_k$d+V0%%&LV8KMexzSdNAGVrT*>y5@;LufvHd>w-CwSJOWJ-h zw%^CT9R&&dC6|ABI{y#k`1N-h`!(agzvX>5nS!|e<%oOl-+AB5e7>SQdOu7l+hykv)@=Qe$&K6Js9fG(V-Jh3V*QHYCF%C_BQEc+q3>-+iSpRKK)Jp@ z=aBF|Q~ecp{ao8GjJWsym+B$+emvzx%C-HDe3SR_W&Mg^+bB z{ij-P(y#c%oIX$Y56_X@|2=cvWnTZ&UlFH&=o{NnWv+X**Z&=xT>rDSxX*R#-Tgg{ zzZ{!t#s__SNc67JuK+fs^tTIF$kmCB>|H?iGp{^SwA{i>+_XMc3AdGjZ| z-uS>b-?od|@2D_&fAe$wie21(jpNe3v{kP>Zof9-@8xe$A6j6$LBAq)Njm?qzCO0^sH6Q?E8mi~Z}9A8-;RWRqw*;KDz^Jg1z)v@{WrV(zm?9v;#1!GK<>7K z>*}>XC;llkDor}kv`4rGo+VZ zWB>iibGD+x6YSfuraX>sz;Vu+58MYIOV|&3{_)i@te0kE|3e;UyJJKz&BlCKdG53C z)BJ45q`B(c`-yaXobc?~w_{u{-NyDK%5%1I|KZVm_=@s4{!zz?zk^siW)k-FIr>HV z;HzUoFOkOn$34z=$CQyvq%ogRF7ewAV(pkWSKja5kE8KVdiLzwF{_s_WBV!PIa_Pc zU$ok&JdS_bafzQ;J5D9+XFUJ->X_3@n6dv^kF(veVB`{J%;%Ix@e^yuX>(SMUr?U2^;&uafzQ;JI*BRPkH|F)v=_P7-Rp79%s8_SuZih zd`Wo}|Gd`F+wSz^KkeDGZ^x=$f{g8#m23TUaGd%~wemRr6~`rhV(mDaus`GZ7hhaL z;1Xc$f7RKyV#~W3o~cwG`(N|?i!Yn7KdU^dPw}-uFTth#)1K6?>fgb0s?XFbPy44o zA};ZZul$6)Rj&TU*X{|ugcbYW;Owc-j%obYDv$kdjQtb)d2781`+ViO&&J26atY>= zbMx!|g2-OxU*=xBzgREP#JtdPnIBVZmne_pD~j!zTk|I8ly6DLIm&E={BQEzh4{u_Atv6Skd%viRZ=PwBPwulH*WdEb6|eQ?XZptO z=e}(1DUN>@*{;${C{5}3${i;^ac^U{aB<9mGD{WXz)j-B)V zc0@0s#Qv)s7yqp9A74=(`>$5NxzE!1?(>qbdB+F%=4{mD)VXUE`|I@*M(n>f;_`g$ zgUxI=D3ATurS0whT65lG++X1oKDMuq?f0`U*Jy;t_6;sRxfvUMHe6<2!urR3-CvcI z9BkX$b;Vn^b-k&qyDa*=^-Z$d^YcIcFZf%<#ec#7*yF@a|F>~{lka!iwkf{<{5RZ} zJoo+RDb35aEJ-vb_upk~e>lE>JvC_LKK6HRsrDaL^BNb=ouY0(#ZPn`WDj${<|j8rzUAKy+-#TMQjhFo4>!8^ zv0>Lje*3>??)kjAv`PJZ)bk_#daqbUpA8qp*FD7#?>UU#TgSY^JL&BHuc@E)_{seP z53r@bm>mE2n)CL2+vNONmEQN2dvtmq zihG^*@E7>`sB7m_di_qW@%?}L(L65o@@OEo{}wl4UmU-uNc9+TdVC2zW{mAD)I4+? zDChdMzUL3UBS{lY|1tdMD3ASr!}E`? z{r{S<|CZ+;U;7_7$A`W5_|abEpSqB~?W|ND`{%xQI(~fZ|Brx6r>v>&Zw?7RQB=J*EhJ(l>3;`=uG zkVEGt<#GJKbo?T0iM7)v?76?4_K&aqPnx@b>5c<6e(rClIoqAa-2JaUe^R-|&pQ-t zXTG`nyAr><|IhiEJ-;!opLAZ&cz*HGxxw7s>b>8RcA~uKciwGjJL{FF^P&zSE_snd zXHmkQ_5WPl;;VC`xx3nXe5vwiL&D}ial@$#IFFSUal{_T`>` ze05fvkF1$XxP1sj?{_)jWXFl@J-rpCXy|n(!Nw#xb zdF-F{pZxXjUl6+9d>?9qog$#yO%kNr1${_)k>o3L;7{Nt;$!`$^nZ{DFjiC^ax+3xH%cYVU= z9m=Enp;kHv%v~Sz>!-`JXWz~~bJsQAyoA3)iRD%xmNm+p}-y3G?Ak`}5DBa(%xp zbC2y@RvyPc~mlGamyK~HZc#qFVlt=LsYv;82@J?U< zQO}-zJ15PDU*OL_W6JgYy39Scb5VI5|G484Ke2YsCG00W|M=>hGQE72Z+&`xoAfx_ zoinEQ`#zsi9>p)Q=9u39<;Oqm*|Trwyy@NU*Z+)ieZMYqk3FzKc^v<&;}SoycAiYw z&w2jw)p^SFUgpm~^UnShOzL4(dF+3|^N+92rG))S&p*C8Pn+IcfBwO*&M(aW%suwN zdz8oi7d`*@>Rd_KFM0kY#xv$akNfk_X=jg)%suu%vGUmevgaRPoofmE70*AuI?tLr z`3mLwbpM`l_R_X!u~&KQf7SCZzBVT8*OW)|i}*6;&RKtcIqPxRw&u<+dz}46zo>r5 z@j#)ubIhwB>M1>bb>Dn*XM;EY;4ji&=AT)%?@*qOpL&Y8)Q`kklCa;XT;o??1?JAH zz4_%pzQ<*|$lUpQpBE_C_%+sR%$=|G<1h5=W#22zu_~xik0J1ILxe@fSNz z{Ah0v-01A*c5Ko@#Z_)k#-}!M4JzoV_ZJIBpuf^p1tgQvpMz}Z@$A{q?e4hMYfMB zkM(+wRE^Zn{P?-f0+0O5 zzPn7S#~W|>i{htVsm;8xKIL)zcQ`KbORSv<`<==o|KjVANmYCE9qmQ_Pod8${tK1I z{`WdA{>9gw345M(Ovf+2?lP&1z4?yzBLC>mT$lI7k0_7*A9Y;(i?90<_IE0e;>TB4 ziRt-IZ@#0w$UozOxh`*PMS1N1xZ~mBp7^wm)r-{K$PDK#nK)`wkLc?tiYS|J;AS$sCz>*V~kHtwOk5 zZepzHJWP>&O51j*I`l zdrBh*D*X6=h0RmWzxeu{={(@a|7*v^KRI?8<+1-KT>Mw3aDc7);OkJI z+5e9c|C#jux{)4FzjOObdrz>PuluLlqkZ}0K6Pod!N2=I>*YgRw#(fgvp->@iBM*SjHp!3yn2ll#=m^|$=9W4C!-dOTxm zyDFph)mN*z;{m_@a^>gjZC91Kquo2c>2lZqpGvzocf8fSA@*O1Jd**y2zeye$XY+sFCo%XL)E$dC=Kl%FBI4=DwS~e(;^{rK}xljI|bM8&!Cw%{P z*l_?~47i2EcP}j>eDeI;FfRU7zg{m;3YNZo9e@_A+L~J_^rv zEt?MvnLmo{yF7c@w^w=Ges{#*`%`sbyVlGHN__j2XD|EqE067ao&7f>`-9fJf7-Y2 z^Xz5cLFKW1zq60lJ$tagyua4BAMosD-(lsk{h+h|m}|ep)UWvVL!Q0tJEA}B6E<+1&Uv%l5ZSDX45nfJu@qn^F&yP!O_A5*T+Psm(&u-4qx z>Ccbjj&nT1Shro%=C<4X@jszl=a;Tlwx`T(75@A&>2cYfGq=6P=TpjceqnC02kXqO z&-(tSHLu(!$!EF_sQ4D3AT0in#j6SJ&x; z{bI!58?BG_V7ICLJHNh`JbU)-T2UUie>&ofPutbS_GwdlzqvSWf7!EV->y~VvHeQK z-+R*O(`#z~$Z!9QXV1P}XO+kHtInQdiLMmetLCOPzx_4OUiQsV9^0RF_EWC?esj}+ z*FJ}N(*OGW5N+Fo8~_BWXu zCd^e$=jOMA<(|FlTctd-iew<}{&b<45 z-u%dXDO}?tHhXZ&Tzk7WKOSsXF7u=9nrC}ad8}VY#AW_MdwVdIuz{J=XxD|0gJ(_Er+oWf&tCQ&P#)X&Ir}Mo8~T5Psk+R!@AvFw z-y!9({eZJS!S9XO7n&_!_w5Hgd)fDd^4NaJ*-M;7*q53uxBK?Pp1tflsyw!rc4tk_ zd!--Cu&*#%UgF!2c=odIxboP3)Y(g&S7KjduKAole#Sg|+4rRK*nV8O*1y#Hp*nL7 zmz`oh;W)bWRug^*4QGK|HzRR7d^&d1(r-uX?x{^yiO@kv{!OvPP({m(0x z<6}8CmXGkJ^!&9Dajjp`YAIoV((^CA8q7OB;~gK+p2Vl)i(?P@2#@_Qdj9csa5-VW z}B7G$M$Q^UUKV=>_6(af7Y{?eXV&rJZ+D^sD0LV)^hp0{bH|u)_djB zKf3Qm<*~hW_ELNOYJc@pUi-`!vAyhDV1&o^8=XDtJLeAax%xi8{d~_}_AOE#+ZQ^KOEVg^xH4> z>}B6_Qx1>q%bY#yJ8QXo%G`&n}SMBDa|JpaGS_?1|?P1!Sk{j@tS z<41B$DUaKa=B(T&-;nlS_APTs`uYUE?ICW^h<~nq*p3QQc8lM?-Hwa@4u1NT$Nr<^ zn%pN}5&JLpt}o%+9vZ+u*CM%AX%7vW%OCRN?{i%Ir}!CC9{Z2ReD0In3v-{#_qy*# zs6GSO@ct+9&$UW>=!ChPx9m5i>toPy@!!wSi1OI~kb2EsT|4LAT=qlv{TKB=jLoR? zFTTdiTYlnQf1jaJKha*q#s3ID zQ_5riamwlHL_9vC=_-1U|!=>g@nu-0Na`}&@^S^Y|`}^DEZV#6;f28nJ zNBf1Qh|1ar>*Dz3iK#JZ^tYd9M8nuD|m=!0()I-q`2eFFkZNvX}4I@wega zVQb#F#k?Wy|FDU;_P_YrpgirL_C&wv`+4l!k#FAcP2b+e_PTF@^4NZZa{c@8Ej8x6 zzy5FL4SfG4Zhxb*Kc(8)!-eMcPk8#Hhqf>A5t}_+q&)Ut5Zmj%#mcvwt1tY;_OfqD z!oJ9}mwhYD>+kdQKV0nD%f6M$qs2e8>92fA-^Z*Z)_Kq}#vnlzxBU|L^DLpRfHZ-1GP3MgH>aIQN4!KmInk z-9O@bh&swaYn8TDSMm?t^i=8@43ceK>kg!!32RyWx4-9oO$Z*xO26yJw`` zcW9?obw-5Hw{+GS>|1r`2B=6r~ zUbv-!_VcxURF`(thdn%N)_tfiwtsAY{P#1+|t+l7ku92u4lYZ%C>vlm@mEE zeLq9$i1*g5j^g8g$M#xBzqxtGfwlu(`#Nvg(Y~Xpt8L%jIGzRkeH(u{_?y7r>*DWw zXgoiF&%jxix~cy!y)eP$%jb{5H^8TidGv_{|EbA+9W{E(MmYCQ9{oXr^YY8}WAJ?V z4E*Z}{ww~@`RCyU@LBj@B>1o4C*Xx}`t#9`CioL(T@U>+{4V$c{7r8Bp6idN;BSLp z13&5UGxpj)dM)p{;6(!RN%!CH*#BDge>eM|^7eQBy4hFWZ^F2<-Q@w!*q8U49DW#H z5#Usdyx-*T=isLUoUtVJeRvYS9N@ecN9vC{v)$Fo@fgQXO|JXULniME_dL<~d9XF5Qe*}JI{5>P7m+m5y`{u73dwnt6CGb~d)^~St#QCkC zzj`*oOUw(t@i+M2gnhj+e|4F>e`Rp!xpVrK!udYT&E@ch055}oA6@}(4Dd}+|1byJ z?&bie&!m5tD{XgcfYWC;aKZ5AYIu8qSJFRdb8`)xc|0qAdH)~%LqFK=;Q;5^ftg0^ z>)M!N=;igMxZGiVWeH!6)0gh&>Pc!i^ z1~{6jKCSSj07o;`hrbW_4D(f1d}yZn@b>|qITheTuKuKcR|0%Es=sb>mk<6k^*IrZ zf5y4(9yMm{e#XCFf4u)s<_G2mo1!nrY7(69bgy4C_J^y+-dzb_XBdfI{f@C7oMir5 z;2l|G#{A_0=5wEO%pmL4;UB=q;U7%!3HS`0=hE((fNx3gNjU4(VXhC~GYNllf=@;3 z)nTr$+%pA#S%UMoFJ!$s{44mhF`xf^g7fT)tXGFQ#=K_+zL?a zKWbLvllhJDHGHYLDT5QU#NzpMqZ#;2TWtrL;Xp?a3#Z|B;Q@Gk!ih zZq~i#u>fcNKThp`miP(_1DyB&9sf@_@fCh5zzb=g^OVn$d$9c?v+kZoMfM2&n-yO% zd~d{$@+*s%z(3@8NS{*LXWa9#M{U5q%;X+^i*o%3|GeKWo?nh^GV2bHqTh2Y2d(c12 zz8cQ_P>cVbq5!XfKMJph7YBH)8y{z=&)xuM%;@-7h4%$GV@AgZbM%q^0B>;PL)O=U z0B7Bk^|!l=_{x>PFhjp)<{!TIdfkk%$E)Go|H|O4@ZZB{;WYu?Zq}u^_IBMI?GFWb z2lfvd`$@*gadOS_-v$43cpscxvv@ar0^ScN*DRij^kwd`Jm{Xy(OmRp?y*Oxfh>D8 z7k!y~?2(B8M{}8fn0xGz$p9Zf-xBndHcl(I8Tt)I`W)#Xern+p-2BeqL)1U#`eW2b z&q?_A67@gK^^RwattqCyH^O&juK!0)pbtG-Lkvgr1AGMjYIrHUAizhRe)P`~X+P;7 zO;tbo=g6r5M^n|0{yDN3;ApD)4ZxQIT+Yv#znQ0P4}Fom7neseBr zkCq3xtpBoppMqBe_=3}Sj2xE(9L-hVarjDrlauN@0Y4MqXs-HB!dC-)DXLG_ZhN#= zxy{grnw9mNzPCpU;jcHBW^iKG_$0rg04HXRkM;j(aex!E#DeRy;*o3p0L`elzu{SO6rj;>$!NEv)Mz^%zWT)_CGj*gyC z&S;A3@92hTd@>I0(Gg=F`e*t3s2*qim+^UI1kPB?;`wkq9vOv?1$cq$pJjMufYWE% zKP&L60H@Eif6lElf+O5cqxpw(2irqigWu1bf0&b0A9S!iv^AL2r#{k$ zxySaZd=!pHjty)N^_|7XT>o^#O9Gre z)BZ`pO9Pxf)Bfp&mjyU|rv1|g-xT1yH%j}b-`HcJ_&NV){;@~#Eg#~~oPTDp-@*7~ ze0+#l@4xQ_!x`gK-v7_}1J~y4hln+cv;H6F`oZ<(w6PT6tpE3X+SnV{;41;X0KX7> z;y=0;;3v(xyT4-WP0U|CIRSnO-T)`Qo{a&%7{zyVp6ff*P*(g)@JZSy|I~&6KMhB} z>+zoo`CpFmJGwyoivjx;_%!*Sg`W=aGw|;azkx3Y_-drj(Ub5q0WRx*5%CScL;5i; z@A+f+ApC5$eGlVO^gVit{E7mcae4O~@zF+#`cCTCW8sg(i{YgK&iXI?b950-{bt#3 zgzv(h`88D$;Q8<#cs0B-zzd@D(<8#G1H3RgKRr?duLJ5(OmRp?zBCr07r9~KbbpiPj7(B z`9E!QY+`%Hlv{uPV@=lcOO9Rb@e{^;^sh3{FIiKf^4^GE-lQ2V{)FXxxkUuq)IexIIS+9T6OKjfcre%aGc ze*cr}N7BE2#@sh*F3Heu0M7ijnfg86AK}WdDTgn>k7Zt;=ou%!Ta4Wz`3=Ia zP3SWL-wtnwlWP{Agm=O_;N+Ucr<^{+^k02|qnYY+0^ShdXr}s5->Jp`M>Exj`c5?m z_?**+`tDg#o~h4#qz^jSyBCeQcO;?DLUeuS2=O1^2=7gB)_=Kvab(8WUh3oCTNCpa z>%SadaBN|FmW=6tJTd>V{tIVqUU%iA@E-a5Tk-iPHo86^Jp=z?fV2L~`h1ji_$uBk znPu;;|5F<_Wt3;;zk)r-Hyqp8o>lm*iTG$&IBWa5s~LaytR>>3U0L6co;B;<{>A{8 z^`G@!*73Kq4rJNO_5Tt$`lRxeXT(R$xo<-I>&pn9&prQ>r!qW!Qmp@Se8;ifx_2@^ z-m^b5K8~sM_~|G*z4N~Z_=f2C>F6^2n*r|b{}YEz5d;1+ALjnU_4Q_5<;RUV z{?D2BH&d+tvcAbWmg<5}WY!03o*v(D>}XTP@Ov}$=a@%1zwL4KIbM;-uNXdufAZY? z@&GS^bNtgoo|``v;H8oNXm3+h$}{sT!(Qg@jqq~#D--c;ia5tkFL;Fe5O@D$BEE7s z$4@=^@LvRY1)Srjo&xiNPZ58XeWirr0Ql8m9G3oKaG<*bpgW=C7d+jsl>HIbW9}VyZ zH^0rosoyO7MmN9B!N&u<+1(!=g|{2i_tnh%!>QJY^V_C6;D-{t-SKvKH~hi`?}+MG z>U0z5#~*nnQNLZzp7}q;Ao<9b687DWcf)((Z3&)oJOyX|{76xP_cH!@FK-RCFQ2jj>7WOA~y+4e(+37vYO=Y9-75L{vYljW)Fq;3HA}ur}J%$pELOWPN09 zw5d}8PEE=B$l7RAivd1PeRF)()5rOFX@GP8fAiOfzc135_}SajpZotGejojF2Kyyr zdOmJgEj-Tk|L6YN*w3L)>NNcF%;U2Z=l^fyZ-;*leNxK-K4aE>1@^fm_=+({7ff-6 z|5^C2;HTkd0(=h6{jbk0!&d`*-swLAUkh;hM8+>;*QU+}IDMk}kC8tTWyMFIsQ%;d zoB&^R^9#q<$E66JA3EuWdk7iFw`i*RrDmRoFGu>NX3hHccknW)2NU|S{)>L8 zIrxzPXWbY5QuA~T> z(~tVNvsHP9erTFoa)kOEbo#tF^ZAfttczb|M!CV@zr&dB{f48JxPFgqgqOf`;9UWp z55F2ttH-(nyuj(R2CoQkG*f-f!YczD%|st`u*a$b9L+=@YRew04)Bs_d~@z(k1>B` z7Tj)XZ`=mcj3}M^#NWUX`Y-t(E8~Y6$+EAF@;|l-J`~_}QU1ru;llxr zCNe(gdwVPu;Ao=xSHgP(98EO;DtKRjqlxBU4et+d)_=YJIt?EP@b;+wsdIbmM1Xfh z^?xiMJ`&(vQT-n)fR6@vx68i)J{90-qWL$%rvn^KH2-G!On{?_=HCjR4RF?f$)9V_ z_Sjs254irXg^vgLpzHrS_(XsYx&E(*PX;*azsxVpE$ff)WN=n}opAbg!9($nIDNa} ze6J$Qp5vC1A;#Z|(N7j1bNLMt!+gMg+~tRlV+#R3;qn`XpA2wv*7{DtR|A|r*Z%Eg zex}y5;-k;CfBWE#0ZyN5|MtV116;2Ei@pQ!;sBTRU&i;iS%2qm0({=(KVjB?=%N5$ zaQRQduMhB(=zkCTkEs0F`JLkW)JG#G|B^o=$y;9*qvNO4lv&^UU1JX3lX?8aF;(sx z|JB&fQ=9VX`gZ2}e~j~5`TM({Um$-A?=Y{=@Xz|c8GSx~622k8SKu7cef|`DV}PG= z{ri8@_Wp5wR`vh?*#_IuP^VGRyJeKrn|kkERAgkU(BZ;FhYkyk8a7NSQc`+{O51CU zZESn-V;kGpMv8?>Nrj1ug+|4@5AVXFBBR8jqTW~Pw=pFY$VO(g!$vc_y*@8KCi{GXkN z=Xp4qNPREB^F16*O#Gi+gco=?nwaii6-Y-0w|04JX?msE!9X0dtJjK;)C;!F4`5WhHdV7tB zmjvf;oY&~>wH{s?oWC`6!RtJ{%<7X5ulH~?llgB5-r(UCcK#cN$2`2!&VM8DCJ*QQ z-&~(ypR2bUeUsy_4&vwBRd4U`@R}fg&RzBPP7kjQ;^*8|Z}0MOG?Dr!hj)88nwa>R z`}Ou74@VO-|1zur;o;f$FVaejIQHS+O%59j>< z-77i29ar+fKb7p%PrKER+A*J-{t`VuKvOyYH?`yC_Wa+}j+djU=vPmC^dZH6x7Du! zKH=eLD*DCXlOB$yqF)ny%ESBY_$o^DFFL;Z?e&v5`clg`@qVj_KAivO@*6XkoAEWo z!&&c*-oLP&^MAwnTRxv^PvVS=gFg|ZcW9+*2cp+swsZdf2*2-kqL217;2%)0iL}r8 z|0C~%_ruqE_$d4u_y9c9!^f=t-SlzZ!^w%%Zx4LI!^w&0-wR*#@JXvb{olUi;r9HW zb6341S2!ctslRFZ&lQ!DTKIaUZv3C<_j}t}{~vi3ybhk{;j?glH?xHL+L7cwAvz_Z7SEK(8k4Ec3>cz|1Xs@@IH zkB&cTO6q6(EWE+P^WfCa_Br^y9!^b}`HR}oJL)_fO-%gMj^0u4;b>ywr*`xXU;Aic z>WA9VJ7OODB0K*#D;-12l=%4lzq%(?;seig$JdS$_TTSid{BRTN0s{6MM?Ej%KY_b zcxm9`W3P^0KiW|i%#U1K*0Bzysy`o{ADJ`LbMu%V+v$HLyfR7uih%E^2>e%HoWv`s z?}vry9aBnOU!K&zDz);KC-{9`qu;brAN@!4{)Zja@L9OgZ^pw}|8Jr8w&cQRJ-pWD zw*XFjDgMd13uBzeVtF4>#Zco4%PpOTu*|e@*nik?U_&=#NYv z-4>l6cQnJ>;MMRn50As|fY-oTe^Tt*ZTxk#KjPtNBJtP5sh<>kG?Dll;H)(%98ILY zWAJeg?+)fi=0UwP)5AIcznSkHmp}NA&X2v=bN}3}BgB`>!@K*`WfA?%^?&Z4yLA-K z`jW!?)ynNH=ws?<(8C7;zQfdio`(;@PhwC0Vg(*P1n+~dhi~xkVXJ=!?Xy;;^pBi~ z{+;l74<{$0e;0hg!^w&0-wj{%@Nx9v{-)cg|5&MqbN+wx-J-sZl?jiWfA5%-@vC=K z1sSS(Hfj7$QGbkI#;J}~C{=YVY5cPOoAJBD)MurKv;Ld$yQ3CP8!7g)RzH*f3=cUV=W1Z|+^xjWG{r z{bzh@#<6_pe`I_!<|RMmA>gMa<)@tbG~;_(t!jNjscRpNj&H_%FuvKJwY}WKE8%8* zvp;KluZLGz{a9aPgC35iroO3d9UJm+G!^}*&)Besqp9du0w3{kzW9vR<^ z`ISwyzqvWk=h`cx^Ixn1{v161FL;dmL#U0-?f-%|sq{B|1m5v4IP1T;KkK$h#@`bC z`_Jh83*57{GRAMjZ>I0&Q~7)nZx8l&?BjH-6aMdt-h}68?D^#P^Z8phrYW`cPf5I! z`r!QSa@L<%H~fo9^IKQIV_nj`+S;1LyZQcit9sGfShZtgN`3gwB>h=-9Z2 z_i}$|4g0%l_yqi-r26ZF^Zh8#WzsQfJcYCVo98w0yd@o*^6&v$f5!i`hf|YMfAk?X zpyC+Rm4=oe#t-HHAwd@|6FXI<%?=%2#TROY`yIQ5glr>%ZNaP8q}D*6q> zGdvtkW&Do7*LwJz)o&Eev9ur6Z=U+RociTocaFlhCCzUO#CH#z{Ov4P>Vq@U>tnG+ zII&+&{&rS)IP1UJn_f=-c2=hHouozdnTF?hIGRa)v4-r-^>A(VnT4OZywZ}#vC_y~;oduQCkD{cHm@NN%B6N%r{Uyp~QiNtT}uh+xT zMB+E~*XQB2LHz7p_0E0|ucQAa{{{T%@bG##^-t~Vot+-u0H^+`eZ8~G!&(20zRWFp zw@)9=|Bb%PEqZsm$DZ|H^sR*Z`p5PET)tnt9G%T4dH&kjj=hPmo<9Q~-T^o9HSlN9 z!#m+7z8HUoJe-)NzN_Gq9^P&9TMeJ`aB?pBt$|N_I60U6*1~5z+?@YY-_*8l9P@Cq z{+swaIKT4o0ULiOeB5I{XyfmKPk8tc`jflMvyA#4KFs&$s{&?urn~>zITEZ-v4!B6 z4;Dn%C)O<4|FHL2buv?_YyKQvzgg2||HIyA)ya!I+^qlXf7tu1IvMkDVv_uIqhGd% zlT#U=J@6b4C#RCXUU;sDPuu+U!Pk5E4Eba3WACFI^Mvb&KC|qfnfo@^1^Qg`-RS;j z=N$Y3c>TZN^Kj;l%?7X_+qgCW}mH_(BhiUNB7t4$ydf$UpEh1`3^zXZ-08X8aecYbKLdVUbpPCF?*D`Hw|uUCUlPaL!S4#vjpVZY zLs5Mi*K+^!lkA@h@j?GT@IthH8Z+U4gfl-klFJmH1?T)`OEH}Or|@;QekS3C9-eLM zX9`~A;nbAW&osQ)!>K75|1>T{R!@C`xyj2+!r>)~i(#t&mhH&VkX?W2i_pRuDGso@lkCMJHy zj&5x5aC81o{js;xyL&yH^Z&Yc&~f|0f8_dVBiH}U^%t(Q=*DK+8i-zh;hKzGf8pAy zZj5_4>;Gp@L!VxFm4|cwZ+K%R`jvWk75rt`_rc3Oyc$m5cqx$O zM1ND?-5yR(ME_!VkB5^J(Z2+azA5@}|G&BZ!nIZ1*yrIf^rvq5=v}mhedPK}V^g3% zI_q5~*RN6=BJ+c}|Bvh2T>H|y@RPzh|F385+dKh}d3ZaV>yw)qpSzkoob|u{3vkBg zE|dS{_B*Y0RV9rGK3N z*KgwaJ6UkrO5y$RGWa^UX)8HC*8h6yzcd?e@|(;DZTwyIVaCJJMB?v;&w4nTNPYFd z=RDkKV&XUBXWqj{iQnvRO#NqiIOqR$pHSwbchMI8|F=l}jLZ6xo6&qtqTrOI|Et*@;AW_@TZfX6+Y z_1~-yjT_+Ysobm?W`9NP=v{dpjwTZSEIi-C(L~~(gBN%>nn?Wf@C_cmHmD!=#(EdE znj9ZBm0tHcI%z*}Dj~c+xGRg_PeQTFM#*mv_OFZXPj{_j|8p_VPmSR}hkN0^AFZ!l z*#YP8RjY4@-xa-o0h^U(?!2-IKIP%L@Je{ITD9hM4__bXOKs_0l^%}fMqg@6@2c`} zG&lNETY6WuhoiaCm)g?1YCL>{t*-_2sSr*}j(&waU-_TRFC}o|yJB;6f4Hj%d*&b3 zUcIYcsnQQb*I(9zVE&K88$7(kuCG<_G7m2eIBT!oHRj=E!TQ@+4WIDv@?iaKtbtE@ zI5C_0rndF2xQCMy(Vy|Pi}8^XA2|{I8DG0PJe-_}{*13(ogQ9;K4yLBgLip&t*pPA zbyn}17am!ES(8P7bk@5@l-m5w==w`eM1R&^y=&CN8(2T;Xulo49L+^vlmC7XM|08Fu+N}{a@$d-S9H_06g2nd*G)22jMv$-fQEJ)Bco)qlv_C^q=-{G?Dnxf7gtM zqlv_i{<~&9e31BAf0-wBQ-Ozb{?GcW8^_@rgh$q2*5shR>hZCl)a6O{FHmzqeKo)r zJ)HA@vwvo6>s{j>K4v-hcfIm=9zGt7Z}!%!&b`9JS^v%cn!WX^bB8>9((2FnYSJD~ zPDFo`{|pZ&C!)W}|5^_xC!)W}f2N1e+WPB)XLNPko`Y-kS%{ zOd8({R{v4XpYV~wS^v%WW^b*VDm|R_-;8he*1D-Gl{YCkPkd-D!_^B=3RN~=iV&bQ^bW^E^qlt;1ICWE*hogy!pW4z*EUMmH`-V5$Ctkb`p^2u+PA9UlOFpR+_cU9x8S6QoAsahiM4N4!T)%8vyH!o zV+K4NO(gzW_@IZQiNsHinua_aO(cG5xQQB1(ci59CjJKgjCeTT|JMz0e|lChKCtI% zPPqSV;`@Jd{=j*HeBSp$^!$Nyis1ZnlKhkF_uU^o|KyxBIRBi2lj{`D`M;chGC%Gm z*D1W;>KA8x(}NU_rlMavJk7(=RP^hBYY#_L(XSJp;o)ZeH~MwK*9u1sN1qYy9~ol& z7g&Ab(etM!*8isO!8iO1&ic=Jg)S}p7kr%S+gsp8|AMproBK<4E?Hh3JwM@^x17Il zo}%|G(EoxY&i()9{SI8m)=e`?U2=oUh{QJ?@Fw!pGz))e66gBAvBy^LCdT4lB=K3U zf4_(8yvHly*-|{K`Y!aVGAMX8VDCYSr8>xjS6~86v*mM4G za??-(@A7cgfAf6xhEn)1JRIH3`43}L@6Ji(rskx+2I09LPR&VuQ3JczdpI>G^)(F7 z^Y9E?UnB5*4_~X&KeLkj*NQwQ{#Us1@6IH@-JD<3|2>P?eMH=HE64yURTs&5S;bJ-xfa!}9`t z7<+n8gNNs%4|C_06IP$EBvL9VuAQm(UO|2GS*|~7R^DGy->X)gUjkpF$f(23 z`u|7sFDm_N>i?o!)vKu7+Jt?PTKVXjfM3I3DZCiY?_Kjrzb4beO`AsF9R5^!IGT&T z%t5=WJsizN-}Ues4@Yy+HxEt?rSz`?ec3;8ZlrgQ2wxM4uhRCf6kZR1t9d_>6F+^H z{*}SWPYS2c(!X+e%){xk^sfTmcsqOq9*6(8hj-Zc>uG<$!_h?IZ-5VaIGRZOG5C;&ciZ@z;KLr? zL;QSy)kuBpVSEr@G=A3q{p9}k5w)U)nft;wtG7q;!}`BJ`29PhVJh#p@paPvsD~4? z#McEM^KfF8_?RPik9#;VOMZLc6CQ5Xf5r#r7JB!h@aXtp%t-x_!`&wSv(59Focg2B z(!W9YoQKnA=^yj&?s*TV&(gnP_=1N|Nd4*E&FG&YJgPtIzj;5(ZR7BmQiVS;&kuC^ zH^uYumXyAO_kjJDJQQA^l%Hv}vbkPTBmYU^GdBKF`nTks!Lw7j>9h229-iaj^jZ41 z0MGSsZSyk;FBBfh4>^^IpBBx}p0(Wn@OAbtIcjAg>(G0CV4iOt=5G({ z|DNFfTYBo@SvG!hyeH4Y(Zs}0oO(~bhi3=zlN-IKz{AnR#7}PYo(&$JYxA?n{M{ow zk{^>ZlOJ-U_te0@X3jsH_~^6rFB@L#;q=+$hur8rbskQirGL5bdJi|(|Cy1 ziG9CI2Yj1{mtubq`#QB^>DL}!2EPN&d+wHaK1)jb6KEi{bS1Fk>mD{c4-vJT#v4aB?pB&4*8UI60U67Qm-HoSaL3 zH^65++@Allx7K?zg;S|c{y6_P^W*L*?B|qv*9%GGkMn=?{NCH*YQ@7mpyHihQ(O&l z?3>{1pKoi2^Ze8l&iZej-+LSReVE_BNa1lf=Xd02#q;Q!!dd@syB0nG|B;7xz;A*N zsueF#qAB*B>>r+oSF4r0yC{`+VbA<|TMeAwk4drbhI7U2wpuvP*G%C(_|KBDv1&ip zM^bn%{5;DCJ-iS8R?Gj7hxhaQC+Ny&)e-)a;(q}C4a?u?;e+ro%c->#`yn{jw_^A| zSmxowaDM+QmIiP1@DVuUFQ(!B9zIHZ=Ke*V-}AZ8diWUJ+`q~5cRqKohmXU}{hLGZ zKX~|r9bYxncbbPY=45=;!dX94;%Cgs_^N|vc=)s(U-fWb{c!$o_J7>Fq_09|{72`{ z*Wq7 z!#Ak(|M+mwH}l_=_6r05TpM5YmR1ihf}88(RcclKogQ8cH`m9j;mqGD{!46r*3thu z4<~1mpKN%&hm$kOPY%4n!^xTChZ@=&^Kf(i&-d?qPo&Fcg|iws`lBoNr|L%L8S{C& zyno2yRg7=$KjJ#?Dz2TVx9?E&)Zx|eKf?Res^S6#_mik^MV+dU?NZeV@|Tk*l+x=lcOZr>0RMj&8m1@9}=S zemJ>0`*%sa4?YYZfRn4UA4}r>@UOuK;pFP<2a@tiZiZM*`Ymc(!aF#-3jB^ zy>r4td)5}=-!^UYbGh)1iS}n5dvk0>lKou3%N`^?YIyI`iZ%PyE4C%<=L5dwJ@7?- zR>H&f7lfxT+!DmsymrN!YW4Dv8yos>{O>is(pIdwQ2pC^3I9t0H~#k;Us`y=o{|Xd z&9Rxnw=LT@r-k-%Y*vyzvjy$1dE;H=w}_wDC2?{NH~rUp7flQ+)|}z=zjM}7g7g}!o8(*cuLwoideA0K?{RRDBd9`|J*#BZ|%IJTk()Uq+`?6N7XjSKK zOZYFb-1s;3Q6)U|&zx-h$IM1lJ}Xw#sGr(EgZuj_p?Hzr)&_lVe4G=hSl# zsB=QzDgT}xTav%cf1bPDtn_5L@nO$+V=@h+j4^WeE~kG7I}rnd5QYzx7^f+(Q-(57~eo> z-^{Viqw4QhyY_>QJ;yeW2@maugr{#m9K;{*RDa*>_J26w#BXBP%@gYHm%9BQaoVS? z=1KMJ@7(rBo%U&~c}jTL{+Mn5)3*I?_3RUF`{PdgwADPLp8c8I{)E#$Z8guTXLq>m zPde?>R`ZC39KHp98(eYmOY`xq5w9`IqH7}@Vc~tbqM1E$R_GznmQ9b)oxBXeC zecEbX5+1fcXWQr8UE1$g&z|YFKku|}+DcQ;p6<54VEt1+#IE-(s%J*k8_rAgZ_#p7 zKc=m9!o&8Lgr{#0=5HMzRL=}Kw83}uBj%_JW&lI}$YaM%zjd!SLHn{eg!exDFF5%}YweXaBRU-a< zS(cmlO{{ss6Y--*5MNM#CWwV{b$ZzUY|GzZ9FE>ctxq?U!4gVf|OCIZo$8UXkE>A3wLo)m)^0D}_saNiEf=xwpIZRb{!!pXp1j z@UVZ?j=ecHuKx6}vp(;uvE103V;h8r_O-&(cYHMHe_N&c(-)ofd0(Bi-_GA?)e67D z)vw-ir{U@<@)bPaJ|p`+@t>RsLMNr2ko1- zdet9l-S)dIH|?9Y`hKEPv8FQAikC*^}qk^?C|iPM*Wtpdgy;l?9yYw{?q)=Z@=&Me;k|Hp#SVW_5Kp|o9o^FPgrjH zZ~D3%^ z1^Zj`KfnI2+y7Z?xc0GWK&^huuj&7knm(q^3iX>49{8VuuT|66yZ(c^U)I<7pRRSz z5Am({SD}wt{}=gLsb602>_6BK1l;I@7W>nLhy7m)?d4dletD*2kH65~9Gf9LVUNE= z`*LiSda}>8*P*=}yH0p$pCLSmpE0&SQ$4xbxxRxQ#=mg+Ia^JgaCxTnPyG8$TSe-L zC1?M$Kg)9Br|)`yp75~!b;1Mx##fH|#gAS8*$y{9m#JTrx;#g?+Vm^d_eql;_45L! zzV_z|59Wtne%_!azvImR%ohoL_nW>H2oL+07jUzG*vGN0T1}p>UVGm1_+vj2+M8nw zg@^V9mRIsO_6Hi&&wk*xzrnFL#}*3@?F%h8`l4k#Q$7BOdS%#tkz;R;EfpTx7h4{u z{}cRNtsXz%+Lt)?=GYqHp?#_FAU{Uya`pITXMB*4us+Ps73%Q}mzO)-{9LJi`b(Er zINbc)r+#{$%PS?P>9OGa()`a)zph@Em|v+)y?;2EpO~BU{#x~eYt+@DKGl|+`ZKZA z2@m6|u{_S-=GZae8x#4hwcOa7W4n{=>jGZFrlzk?tyvsYk4>vHL;v-{(>wUqsjpvR zdF;pPjF2}7U-QO~Dg9UK`=dSTv2Ur2kjDc1!$V@b=AVt~u?L*@~^-L;g71vKBUsa_)OefV?NAxXnjL!&2zt3kG;jUZx_Dijhuh>q4WMX zs>gT$MA*L$YfnG=M)3c*dh9Ic{9u2l@U$}8=^N+g9yNBadhvM)eY*l~_NU}V@9z~J z`X?@vUt_<&ORawKUxjZ=*!Kin?9H*`N%p-{t?Uh0*8-o>rvm@>ekPwaM^z_HuU}(HT;M>|BP8~^fy|~ z3J>EWXSA<2eM_zW^CJHH)$mu{`E^3L8K3&TO!$BrKB!(6+D}@0wAnWYA5_CT)L9!7 z{hzY-^u4)SV)*8t)s> z6&~7WJND+-^}@sWb1XOZ=GeR>`&`S}^d2zB4ymEnxcy&mxv@9L4hs+4&l7I0&+6uw zvEe^Qm9)JfqHm=m*{pv+w`z69xpYt%hjGrsj;743uYW;tQ_^IIoRci1* zRYn-Uu`%PvFw@s+_0XcTzaXA~oBo@=)(8*VuMjTnAE2#xntEu;ZNE~uxqht=n6}#0 zL!VF^!}hC$2ko1-YLj@i<)(epR-N#${Tjs zn$!bp-0@Ry?TLfEr#{fE2EOf_pRyke^)bHU!o&W>ga`hOuMRcvI@f=bwKqB$U!Cgy zU%URBEjRr)zPf~m{!QGBf6>=y*{$y1?&h~W;AVa}VA|?Y_n+pr-yvM~*Tkj|^s29o zxb1gZZrV3(^$8E#?-CxgZ`$ftU%S?AzdPX4zG-Vvefi^V`#r*g_Gv4w)t6uIw%=>H zX`i;@8N$Q%`-BJWcgy(h`yaRce#@EvnLEwr-g$R?4Fp{JXZkXw?v3Z{ix-}-W)q2d}E@% z$1FGY=Ge(3`*F*S{TTbhdiBMp-TqHlZtTb54Z_3rCxr*~YqVHWy)Sq3H)Z)X%rCk8 zJg@Hgs`LHrfob8v{>{WctL|nh3;oZ8oV}H9f$w+utnl<5>`$6IRr+gxuI~PbbN%MP zT)@ru$EL0JCUv*_{W1M9pY&L8ea`%R_vOy{KVygA#tiPC*o#(eUFzhURCxcyfkn&B z_#xJKwK|#Z#=m4aK^-W8Z%`+0b>=_jYvVtdA1mQ&)rr@;JWY5||Gn__ir37C_fIe$ zjJ@n{7<)RNB|M=Y<00XnxmU*v)$!Y1|7)$iIsYtzuT!0GP@A_c*H1h%^lyB{vxSHL zvqF1wY&=IDtyYESCG6KZ_8c3}6&~7WJN6tKFBQHqVV~pJb8I{>$)1{$_>FdG5zklL zhI~QT{(8rrW8($F!}b}I344x>7pWs3RWI9?Xg}Yv=h%3$@X)?Mc)D4CO)ld#s)O4l zL%u<{hNpT8^ZWX9sl@>R|pUNmsxJ~HT6-c4*gKQG_)^w>^U}GB|NmRaO^oYUZ)Oy z!i^8ViTF4+UN1bfuM!^2FH7(_b#TxbUyL_nALx(P@o{zVOgH`-;eq~W5pPiK+~O7b zueI%)_{^VX)gI|zo#m`A#HQm-!bAId$3MQ}6RQ1{uKxyWZ}dm&_^@hwz|}wI_{Uc~ zE z_FYN5!`dIlei(a|#5+U#ILF3&l6aT3|1|dF*y|+T?bvf{yf2COSo^E7pT<5bi4&8_ zzv(}1>-azt@3Z#r#C{(8>?Gdr*mG=rD2WeP`&Xim!ag^N4?6Z7+me>VhlI=ZW5%A2 zk0$Y9%T0ZetN57kFn=SCJ;%1>3E!B=->75HvGJ)S`!V6c_^83YOvRse>ywNE50N=^uOTP zb8Ks|+JCWYzv$R=Y)iiI(0)m{x&K2Wtoby5N2Q&&oIl1>SieKqXQ<|Hs#PIRv-XUi zcz0l5=-TVhp4!tbnW~xZ??d|xYtQ(Pw~PH=?w<+yTF0JaTh^()+&>fYOl!~hi}#BC zo}I3JmSfMcEjen>XI=Ys)}HYf53Y~yInA}tcI-K}Wxd*y?%L;Ad&XaUP}<-9C1-!m zcueR=+qz|g+I_cczg~DS{zmz^M(w^*tqJ4Hv)tsLT(y*_-Iu9Vs}lLi5BzUGi}8X|vIHQt>L^ z@cz}7;((j$qtu>msT3aezeM=zmp#MzKVzU}LN)Am<0}o?m;K8)yjtDHD=lmrKL`I=$}3<&p*r!x}`?ldcgHx zC0yn&<}TgRuWrq8d9`EDu`TuLmY=x1CTQRE&-A4wrfxat_OCYJ(m$h5lkl*Ab&h|0 zwG60RHoN}og{O1>h~7u8TDsLOE8P4xIPKF`OS8N}eOscwVov+C)e;vTw%_E~b8Jg{ zl6|vd&#^5XN%nEao?}}&lkD3adyZ}CO0w^8>^ZijC&|9kvFF&9-X!}j;i69qTD0^D zKQ9q~x8uK4rM>t3B>z2*e|)t}CHe1l{CCUvssEIEbLhV>;HJK*ZQaT%)_KHGsBgb; zS^uaV-7>7|zU=aWp#9QG#!oqXL|#E3`X99X9(VA`- zH*a(2hl#-6+#hb{nwDvKMRn*OT^PS|{z>k2%Z%{Q|CD3Tu`P4LwQmd*nPK}&0hjtSe4VPDaq>?+hVvh_ z(7IOD9&>q`aJj#2e?B}@UJ;$}->L&H^B1wSW(iO9k9ZUQsXg7At!mx*oAyLM^ZmE+ z)tV!(DBiZ5AKDXc{2O1bxxz#LS;A$0HnFr8sv9qL`@ha|M+SxQa3cX?XP$I8($mb6}n-3d5(X4wU!7E{i8YcmA>N* zb!)AlA78C?>ZARx|I*Mudt2RFFRyS7^(k}w zKQ))9FHW!V2dr+wOL z9Tgt>?+^T&@oUCv+j_ON!5zN?0hjSht+bA-5C7E7-=J_=pSU)yTPNfdhN1r<;X!@H z;A85;O|Jd0a2em^UbjxkD+JfRPICHxy-Z8=H)*E;_3)s~y&KQr`ie6?jK`OgYC7st%C7u`0bKDgBx zzl>+ozVwg2na>B;JNd(3*gyKxRv@pi3j3d9IrT&Ax^08-g#Pq5@NdTN06$l&s|%d* z%Xk(p<98hU233C0sV~NZ;lcQvffuUsLYL^RC^V=X?>WkXaZE6)K@VO-}o?)z%?A zjKA6OZ+y+GvLCwsk}UO?+~88gWB9@+Nw}xY$d|}bp~7$ z=Yd7+ht-x{&iA8jUBb=%ZF>I*zq6mCwp6OqL;G&acfm*DxoXQ6=l-^~9^t|LA0}6I z@`{kqzSnXyKIm)Pgz&KceZtNCZF>KN%s*EibM9|z>lZHfx9y({_$|);ZEXYAp1=1` z(Z4)(<@GAOzpZUBus8Fc%ysM472H1%wm)P!`iK^J>Wc5U`V0r$jE}ZT{!FVY?sNNx zX4Hqazu&Ce3)B_c)vH4PXa<+@-&TVClDtAA)Mre%`TZX=_I2B25+AqR=!aHqQ^G_4 z6OO$(Hh6``#>DuTbnH2{Z8pgs&7^-OJ`>AYdBsK8ziDf4VsGcqToRvg{Nt-_UU=BQ zS;wAZ+ZKd}{hM>_Iks&v$$s9kH^*iQ->Rj@zP2FCm zF8jDM{?NoZ)t(CuCFi1hOk{ofF9bNz(ab$hY!(7w=e z6TgYIB+0(Wa$|3fElsj7w%pj8V=I&FODs3`=Gdwv`%>XjAH-@tCH($d*#EMCoB2(& zY*3fJ*44M%+M`2Tr`W&mug?0wdJ)vG>7VJ#fIMP7^l$#%)<3c7_FCbgK2^fy`WkyV z^C|v>v%h1%7ua*s+hX*el1F%l{%b5Z@f%(+U+37HW4nci z_VvQ0{-`~DaGiSZxvoCc9q|R{R}=i)tTypgL}(wg_Sdj}&hvA-+SKCQAI1Gj346}X z^uhIN(|@`4&4K;)J6WFxxc}+bYE!Xu{}aE@X6)tp8OGPa8nr3M_0OcjC!J@!FMl?j z@7$kmYX2bbNHXiY87l{~)kXKX}Vc+A}b8LIR@X+4mtd{xnyF6clXJ|e3I(bBMXy519b8P#d@X)^B z@=BQbvmlR9-j-;8z_I7p_F>_n{h;L!DSdxFd_*2G9NG^#_8i+jDm=6w4(;2ARNCvS zCb z6OKK{woeNW?I$f~{PEqYZl94y$cF7tIrbdeJ}W%5pLXo0RN6aE$|G9C_GcV>j%{BQ z9@@_e5BA^G=s~UCQ|Ih|+vkJ_`|mjROX@vua{0XVUkNk04j%D&UPAu`%gy{@+Dem0 zkcRCq3K#$Ez4gHi^{#2x|B|&g{*A8<@`%K3%l>IEs9)pX_{tQX@K1Ze_~ZJq#8RT( zneF%|Uc-a-Og)5>J05lB59X7g|C}GRb*nY^<*0XjRfXpV2Xidv z{D5$qT99y1bUo2ee-_*kO1?uh3x%nv(9^@~JpDWbc-TU7TmI{~a8wX8WmGTI?u>WP2 zoAymxRl>vmmkSU4o9_>=Qg6T5ZNI|WoA}C@UslT_;I<|7G5>DnZ{r_dpDGg``mYi$ z`DN|X2kX@NA9B_|@*UI{>nCfcKG>kn&vVu{);se_kG*(#c~j?Kq|QwIej#m}Pv9S4 z*UhT4|I_tfCw%$*%lyyTXQ)@LNc6v6xU8?VrLX6g%l;|tpE`Bwk6X7EUs$sB%8eVh zmX?%k*?iTN8!z6vRdz9_rs01s-g5EQEoB#8S$0+F*0M`3yLj_eW#TS;zTFm{Z+Po1 zyg#R&XTbI=xw+mPa%xaw)y0)!pg;3X{-58WT*?2g`1G-%LH4Tr{n(aA?tJL|>uz6J z*Ky>rcb*d*yLU{b|NUL^vpO|QKgNn~`q+P6chk*p+ERAeTi;TWUtcf%4*vB`TW;F+ zrkm?N`PR487*Ks}&DNW?ZF}Q3Yd?$qUrZdf|6AXGVaZh&t5Y%h!}qbL_N%n{v-qR< z|A+bi2Ht^5PTt4!x~{w}@bUl4e{+>iBOeF9Dc)BEdJZ_z-pX z5W<`1m=-ez4}F%0h*g;9gnlji)GU&wqw9a*Ye?zOe3fVMRbgl2z9cDbMY}wwS05ac zrdB`ka`}JxpI34L_v{;OyYuMw?0ZWu*}S#%lFPTgCDP9S&`vkcbX>dK&ShJ??U3__ zJ{h$0B==|8Sk)_cDz)}Gr=5SAb}p0yBkep+J3RY)`|xr*B`NKknxu_U(a6~AgTe3k zi!b?y45iKAr%15-iL~=u+Gz~va@}8&Uy!Vv93bs|!)fnFw8?wVmOpELtIjk(pECNr z@RqBV|2@(kzpHoXT|9G<90Yk{^d+@+Y7+aIaD0kFTQ`}}@|^UAMi>&m|6{^W(nneqL<8%s8CymZS4E-BksoYFoqeo^Ao2Y*S73;g-t zH^*^l&T+Td0k%~#4)#ypT_o^QXZM6J2v4BB`Fe+tx^ z`_ENt+J6N5l{_CdZ214LupyQ~lK6*K>1o>tCP!y6i0*FWS0sY_XYhsbPKVr@bDJ3a^Is$ zUzDj#;uqCzgxWsTKeIq=z5pJ#xRWd1UL6694B^`r4l>onI)& z82*}wK6fg455-3GKNiD&%)E!h(eEz!9XuEa{f{+y_!r@wprSljiX zr#<{Wo1dNVXFQy`m;CVXszd+q@P}=F_Q9X`@JCeo8ul6QogzQ~Dg4YxeBV+lALbt2 z_oDHkpTc`oR)qhzTKV}Jo z%KpV||98^9K12ETb?{4;(JzuLo}vH5=({#px?inWHD#WI@9;Cw2UbLV9exPDKRUh+pAG*boH^|9H$40$aOTjWS@<_S{N+~P zr{Pz5_$#fx)cE189?tVGWPJStzRkm_ee)b~#+E*Oy@$U(7+;6@p6~D{gh$2~V{YYx z!MT7w{0{g>qT}oEo7KvPRs{MUzS+ayCia@+^x+#l{2lPWSo<9w{w|fCaX`5FPip%Y z%DIu=#JYI+Pw+P+UEL)UIHgKn_}?4dH7}UMR*hZ?;d_d zkUz$TK77pKX8(Bx>+&X*-my2)fA-bkzdtjC&D8;0Uhk*@d2T#oNgqDx_@n;J`4%-G z`DQHX!*_T%=a(kmj3s^e3m$%bkZOA`u=#oi{5JSNQoe7LeCxw+lYXc2 zo5@#rewxZZWBuQV{{#5H*u3}48E>~qJ?O*1oR`XX;Q!+ZJyZEE_y6}NJ^T)v-|OK&^zbhP^Ck15?%>_4DgD1krDw{SAo25VBlx;V{P(K#)BYaB*PRCc zclO1uK3@&y%fpNp zT`Bg=MP|RqSkoQM2PynJR^O9w`k%u8kJXnwQHS>M?^}JjZrqXK;XkzF=M(U?!lUEo zC)5XHl#f14ot%1t_X@cB{S5w?Q=Z*x72@uaQRP) z{r?8@<>8C*kASDXkd(ha1@qXGtCHr+zXbE;;mhD%9{#srzC3&dyxZZEtU0IT+Umc7_@~j>JcIP+uvW_y1t8J7WByK2vxzJlJFCj!_SfGd`Xb|MH&{ z`*u5z{t11l<)w3y^4DSK(Z9f{<$sPu=TYWX*>|$%)JFKE6 z?cwB9^2eOpG2`LnRPt8`pY?EZD*0ny-7)9ky#L3Xmoqo&BiX{E`5UnMH*?GgoR=F! z>Yw-jkw4whq~w#rdH>IgejhON-xNM<{SV?}0{-Tt`Ef+@t2^R>j}*@Pe_r&s<3HJ+ z?|NRuUSaw3+-TDL$ov1KzDAfIr<8i`GfDH~1pJj^tv@&I;gj$;T26ja?C~k{V-NbS z^>BPjetY4W9*$4RZy!9%!^yeiw;#UF!{>tekv*h7(&6Fr%#Zim{x1oS&W{Vsk3SE1 zcLw|wN%P|(^P?TVw{zHYI%$4f3g$=VL4Bl0sekaxEpGiVXUhD@JgARQ%ZtB^&X3HQ zGC#7%)JLf06t3aSkL)q^5$2~9PM<~pX?U@RlM~T@243RfhE3A^I+OE`PE1A z0v{>72LBzQ{}f&e=i2)6=kITc&c8?MZ2OF_+tZYKc3N?TB;3E!r;o&ix-(q5*4paP-bIGrnzXm;=oJ)R7;X@uy&LzKP@L>;cxAWt?(nkwCoO=gf zOdt5@+jE4!A`(B(Ts!T10q-!3_0eMZ2b1Q<-e7)Y@2HQKcz9nhKeBh!N2&D``+lo`6Z*_~I5`pho8j{w zPEJJsIDEmw$%*LS4qx=}VLQIqgB)2B9vxpJYUKlV|9xZ}o}V zB+ZZ0!TiYHQ6HtwQus_TKeBh!N2&D`K5O$g0H?lEI60O44Z_!ZI60O44Z-s~oSaJj zhT-`hzG(9|0vr`0+lQj_BYj%=z$e6B z-;Ta1+^ql94Ih0w`lj$4o8LL&EAw!2F8MX{SGkANC&}*uyu!ojljL_1Ug_ca!TiYH zQ6HW3@B-#X`X&7@5gwTzk8WUo{6@gLGnM-5sp$N8w9w9fJ>27k|G!=s9Y4&8vOi>R zs838O_4Hq&^B;4f><`%+>J!r*USj9Je)x=smj?PWcJ$G>hZCF8m$9RdwtG058+{o& z`e=uTqq)(Sv7?W6dN}L9Isanr(?`36N5&6hYUKkNfqqA8;iF08ry7p#eDu*C53dn> z%|j{m(QXf~g}>9<_j`C9^`9+V{*%&vy`BH2ls?{seS1>=SpUubkiDTk&iwWCMbY_> zIZ^h9><#sCqkl4Qvh&|8+~}Xo@oDz=j17Hs)Wh*9`9tHQV;+uA$zKJ0+{4MKYO))*w8Zzb>nPE%trzS0v@HTk@xm)&v@-aNhs>qP33x$@ab0e>eVzl$!r? z()`ya`PE130v{>7AOE5IRQmzGcYQiMV18rL{5NRZXZ+n>s?=YePMZIQ;Bu!Syv)Og z;r}82_3ezM6#EgI-#GemSPCcSlHYcCnun8f$uINQG40{xT=Lrq&+zbxVE$uosE?6{ zl=df?|8i{qYlTPWzbWQF^3F$hXTc9A&41G>{k%f~KaNhn`BL=!`sj>OTmE4Ax$tAr z{o~PD>=^@mbV)HU2Rc3az4*~N?pwK@`yMp)vB1lHV$tgxN9P01-}(;Xn=ZEZeNG48 zQ)07n-+y7B0jK{dd=b76z81dD!3b8@b?jOHcYhrFeE6h? zv;ObC4Q}dZ%EPk*eb7N4EAenNGx|{5`dF!lqnW91YFi&;e5Ldc&5Sk=MW|5y{{ zzP3Z$n{x}krhXjVza5JO_q84RA{>2FIP1T;uk8@$2)Ce53U9XY*U)<0EjwTX+J$%%|?fOrgy7L0z(fGT#uj?*lKDzV6@Xsa9FWvB;1pH27N#Q-g zeQSq)ME#rgZ;h@G+{?Cd?>T|}v3~f!CHZIlhwEc~N?+Qf)Dur7&0qcS?7;p~v`XOv z@HbnIRw;bY>K~_#X%8nSqJKMl#>0oL{vGgH4<{$0eTl}eLb-;NuP;eem}MjZuCp$lfnFcEE`V#QuvhBXNdft?%`-A`V7O* z^l&tj`W%6i=M?{FCi;xRU+UrZ`ag4%?qq*~eN-RT|J`5bzEqRHMYu}RhxOm^V++(z zuTsC5NYaP(e>ZLCliy3JzXUhGAM!VI-!k`#Z@KZ)H*LF4iYRg46nhfQ*onPe{yA|U z^06iS{TzSP!=(d`zv*B<(z)8|$^Y}9{;<7ej>e)VYeFaA%Ov`<%+Xl%oQ1!|!_ipu zoP(e5;V-rIHV|C{AT&t&`8 z1@Ti$y7PS=jwU94YDstUy-bQdnwa>hCEaftO+u-Q&nddzGA~^T7TuA;{4pQwm+4#9Ty7MLvM-z$v zjqv~Sa5Rzl-vYnY!_h?IKOer`!`~mo&s?uNe=j^5|1~n->to&UKk~B1#~Dv<{2zuh zrupbQhdulwYULxWHSa0qe3!ZP=X*Hc;*+SKkHYuB%izqdDg5Jb?x}iDIo$Y9w!gvZ z_dfb}$ivZ8^t&8>)WgwK^t%#%!o$&2^m{-2b`Rekj335{?)#EOb!yF>yXpU= zhwp(m!nsfVICE=CeEZ>FfPWf3?cuF9{+nq3YaWg!5}% zhd=7!x7+ynot(~Zd-&(+|0aI@=|1|u=;3$6%hc+p2H;B`{w4Tz@P4j$Q8y|2e8t9Z z#`xnNjwTZSQTQ)B98Dzt6YyVpIGRZOx5Js|QrhR2pI^rOK<@SNb3FXpD!q<*pN~F~ zCH!UPe-icoUG_syDt$pOe4SF0FC@(`--G`V-UrY2@E^dRgByKvJp9L2pRdusl^%{} zqR)fy)gF#!qR-dir+YY>i9Y-;%5i3nl>Yz5&M()%YlU-^6aVjn`Gvit?tB*h1BHqX z|0Dc<^Dpq{Jp3v6h~+PM_+PDmG(5@tHu)*mdp-&MpB4YQ^C>vS*Pj0cH^Ta(@&>v z`RF^Q;b%wZ@8d6(>ouC|GWuk`Qa_t#Kh9@aA9D?d>ouC|GWuize2VKeEh3!0q1Xh$E;G1f8X+1x!+w~$jjN*1>eURx54k1 zK9g5(ew&O>;ul2|{h^IA#`@c8=}#~I9#&~$w;V6m|4*-kGhUAu!#|zWpQ3;tFQPx} z{~v#A633>D9KMbDuxlLt>LmZ%|96T9&c3aR@y>YqX(`vIO~04hFXi{k(c*$)cpdzV z=zMa#EcpHN3rgVi9$pUT`qu@l*C)tZiaj|n^-f*u;~gGe8Pq#-i9X)x;fw)O@609o zc$bG)2ldWeqK|ibIN$%9^K9C5&en(_^gMM6Vadek261{^pBi~{=|QL-owY0>_?dQ^>JT(6YQs`-A?x0#Zw;p zNq8fCztWeHpOp5e;QS6kXDgiir0{7Q{|Na{^Kdkg_($Q|!_h?IAA@IjIGRZO z^l&sY`cNDCM3skg{okw~tR4D9yYR^T#GJLVX^8oQ`rM5FA1_AdrxP3CXmbJexf%Z{ zybwMGr#?5Me+p;)f5R3y^|`sm!;7)s&h>(R_6I%iX1<@`b80%+Pn{@%GdEmF4)5sm zaMu4Ot}S0U2=DjsGOK?s@y9%zoQVGG;Y}V+PDKAac(aG2ndqMnk9&AkP@jxVeKNx$9CdR;R7~*G4z@BaB?d7Yl6>tI60O4HN)pUeAwnM4qx!_ z5u3ku_@eM={zfH#`a}nO3BDtGzD7=04izTkPvzs}hnp{#KPmPT`o1{PM z|4^P$B={urlM4O!EYno`lWErf66bf7@LkdINtJy#tDi67fAIF`{BUx;TD|f!+@I0I{U?m&$DUDS(Xr19u4i!FLVq4D9&3qS z&oI|G%=L`p=b|5ZeC*cf^$f0Yq`!v!!^S@Rmn-#k)+wIEId*C~SbtA)|KDpkKi=36 zuTbjYQ%SrKUK{kkyApme*E3vu*8kUBZ#nrL+^foz@I{M^SJbVw&3F)T)j4SgYe(tw& z;@_{-Romd$cMrqQF~9HY@K)l#ih4BpWV}4^!zBFk0?l*Jvdywn9&u~A+@A&>IO{sxrn2%llb@WMxGiTgc;^B|N zUkc}UR_-kI@NZlFZm0i$^>8#5{XP$W*2B?M^y7T>YzN>c{zN zmoL7@(eEODA2;1ppV%`J9DRPF(pMi+FUq|H{Y-o{N%O%k;mz<$co}?4690|8{{AfO zlcRxuPtw<1|L1p&xwfyn)_Sa5NWvnKQc>V=3*Ux#-LJ zY*)6!=S7ahe-iUQIS{>n%<(zS@zcTjKn~>k3$?1day>jvrDy&z;nwsgqIVbTKlj&| z?<#axzEbypCOV$cQ1s%v3f)!U;cElE_^v{CZSZh3l=<+l@IntqL($9RtH{IAQ1mkS zD)#W~Kp%9_U5uBM{^tbxP>Z^YdP?D}|Cx`3`oJUOxodr}ezQ*N&&POv>R+SdnKfPX zLnnP_6a1cNy`ib-N3H2QCp^3$(2rWvcTRdZni~D6HQiO?;b>~~qtHuk^kqFa`&Z5_^<9G=UKQ+LPjbv%Lmpmj z^(`d6b`M8$(YFZR;o)d5`WC}GJsizN-x4@Qn$rJzt8Xd1+rzp3&;C`jPn8e$QGH|7 z&&7OyL;Ls8)_ny@^~?4Dhq?aqHrl_3{HE|`com%X?;*b_JZ|-=p?^l-WdCR;`qaXW zzR4WTM4vkNu!p0W=u;0L@$fFIPXm0^!#V#yXDj_DkLE-BJRc-nPr7=7@6V2t-`;Gc z`X7w$fB8;rl7XV*z@F~PE2mW^>c-YYY*!WGW z>x2J=`srQ}V(>Lz{ALipAoh2{7{AEh;8VW!V-|cEJOYmV#c>?}M;-?s2ZyaVKCj~k z`Mn7a4xc!Fkl!mE95LniO@JpkIAY56Hwm8X;QIbQ)Sld%;@~S-KfVS3XDNEjW7m&W z^lux^523z0*1^yA#Rtd#5u9JV9Q7R}c|XVTf8-|cdT{E$kMD&HuMZ3GFU!Fp!|_=J zNBzdhBW4_*C2-Vl97oJJKFi>_4zADtqqgMUJO@ufd_D&MG0tg&{+RgeO~w83csI!9 zsLu}A>ii2vSz zgCnLKzf$m^gQHIzzcTP{2XD~vD+lj$@J7V13I5Ls-q8Qp_%#W7??>EHn!pL*~q z2S>~}J`Ld04&JTf(+ED};C-0C-U9!7ReaF@w3z;5{ipYzwV?ikRgll{@i6%3z)}Cf zY6p*i<6K1x>OY8DiIX4K@o9s9OAd~haeOd;?p=0p#Ek1F2)^Rrh#AMH8+_Hlr*(Y# zz}FmnMkJoH0RM}1d@^G9&-c#q`@duh>Nkj7_O#RcZLIpi`p@qVngvJw_LTeLHxG_8 zbS-n>sNXog0FGmamU-}ygD>j%P2l;-WCuq~IewGiDGrX9a{Q*iQym;J<@im5r#bkl zj^7M;x`VGFek1T7v8N6Fi#Z>(cb(r4BwN>%h_1I4;3o0LSSh$+W! z6}-T~({%jSzzZEb9r451{%$LWkNl6>zu1?-?+=mR#rWuiFNg5_K}`HI(f=E8eJKq* zU5M@_U;MJbKMS4?4qb6P8yvBHFatc(!E;pnPQ!J(7mlMmkH;D{N=rvSX!!7Fuq z3c*_(9M}Kxe6oCSo}$A%Ha^v2(|td}`SL8t*9y_~pRx1Tz8b~x*ZW2)_($paO*8*N zX48Gxf8Cx9j*AX)ybc`k*^YO%f8!1Zuh;P_gZ(}SM@%_><=`O)M@%_>72sh9M@%_> zmEaKvZ`Sdv0v~5CWBS*E{rhR$AJQbedw(s&L4Loc)&ExXuSm%Jb;t+6&+x^sP4Rtg z!n+Soa&-Q|7ry}b_0W%Z;NFM$#ql8c=fUv~-1`u}INq(}*8ux74vv^|{2IY$9UL*` z_%(sgIXGg<@oNT04aM1y==imOFEEdd-?-RxZz=L$3qA=R^u=dF@qHM7Ux%-qRlfL4 zg5M1JI^liuJ_nxy{}OmT__~8n>-hA+zKbJf9G?*G|H1f(vyYf@e8S)f4vv^{d?Mh| z!EygLJ@0_plKYdG$Hr#?^@YA~uNGe8uY?G`&o@6U;{LE8@{juJZWf~BdV2oTs=p;X zAN&gLO-zD~6(J71?u+lT;`^3`_lxgEMVt$9En)%fY3N?*e!>^O*P|=KTJH2Uo#U!0(8S z&;De^@z?wH55X^vjSpn_{Ra=O32*)b4xS2*>)Q{mgX2AWaq?+8KFHtx0tZLTC_adT z++XP6h#AEPwI}x%IXGfQ@j>m${lyNB>;F`Lh=bf;!aO!U*?7Jl^|LJnJXeVJKl3XxXF7NuI4X8qD)^NSp0DDA+L8M!9UL*^_+)@rIXGg* z@u5CeJ2+y-@yP5`}zX-g}(Td zsrMUvuRwVJjqwx5%hmf0zE>!`-=FB<6*@izu;1k1h#AMH5WLyJ5i^cY5qOJ(BW4_* zV(?Z6uhH=-0dHd-8=qR-UtY$~R?GeMLIj@1{Xf?Hw7*Vq{FPTugYU)tX*RD1zZLQr z|5wgBcmw#C!RNu}9K2D-rxN~!9UL*^_*8*M92_y@_*8?BJ2+y-@u>lyaPU?gpIY!q z=CSc588e&3JvpE&-?D_6kl==}*6 z?^gG>K7{;Tx$5A3>i*V;kiRR}96Y4s*M#fQ$Zwo}#FXRL3?6WB#FXRL0v>d5#FXRL z3Qqm=`#+)M*M|M;b>^}0!}?F(+k^KU$o4!T_Pr3h{_V&4f875hai5dy!dSU~1@}MM z@tFq4ySKMvehI+W`v-jWiR1s{;afp6IO2Ez_k4U7{9c?tIS%$QR_?F&>7N6i#r3~4 z!4cp4Z}IVY@ZW+Xs|RYqKkn0y^&iiB$^Uu}IQoD8Nj~{SaP0r#SuNR}Dn#=do`16Y zw*+1eUI;!1{u>`(2LCwvhw;_14E|%EeVqS4{v$ZQjQ9sLz=wT&6+8#$*N~NteDF{C z^yB#dc=&z=#!m;QBw_ z&o1#Eb{T9D;@i*1=0708e+j+@J_G)Uk0*iu7{}LCUrFE{vHin4JL&y&@Of*@jagrw8=evLVV*RKAsJZ zxHHFG@Qt&5JO}&}nj?RA<5{|x{N#eeIhKzI@wHlTY)28V!=)HgdEl4O|G@qPc)5?~ zgXa(i9~Ywj9@2j}Jt|)SezxY5;9v0ZLhxkGr-b7CC)?p0_B~`^&cTrr zUOyw?^A3)j@cKCpzTn`<39p~XVPMh0>HPog*uTyNUvlt1+~0CHj}QI@|4)sHUr5~_ z{BSnpSA@9br?@}ZuD>wmZ>*pDXTZn7zeDq%Ri6>XX>FzLmb-i$GIT%Y!`~7K`|w

|2u&CY_AgH<~3h_SCGF}vOXACup8{Hu*cWqXzod!DCnAT{~NkmLJF@tudVJsUhp zq{i?B|o*;B7vh3Xb(XkPeQ1Ry6o{8aUSXKn8dKobLyMTa)_@)9C_RQbzgk5RD5x-u52$9;-(2-d~y8$$h&br?$b&> zj^`l0Tfm=v1CHZ=+CRsBxNL8R{;$yfm*roc9^aGTQ{cG*d$JbK*W;VyryaaN`wu^# zMg7Lf7sCHU)F19E{z<^Wi@@Iw{v+In@|=Sg>+wAY`z;QRG0)?B9vu0PvtO#m_X0Tb zAIHn|_+A8e`B$#T_Y(NBLmun@+tmIKCjk0m=HGUl|L5_I`fbM;{d6RDd}GY>@e95) zQ?}QDf0>RitoUR7r{fzswxR9Qdwje`?LP&IQGdwKr{C+VPptpApPBAumV0KvlYP7n z)^Kh8L*NIXf7g_+K5_g{_wTmlz=v`0V|?}50FLqTy&&YJgExxAw{)=U{3}i#>p#_J zdmiMG-y0wE)hB9})^E)1vV9)BPT*>f6(7h@{@Y9Ov*6&U37X$Ax6AfL2S-iN`i;3= zwl6t&0Qo;2`!A@k0~rn;#QFath;Qpnu%GYX6Ud)>Ukw|H zlc)864|L~4zEFr8p7hNhQ{dP?z`lVzP~_m#+P`t|1P90ZPxsTe<${+u_$>G&IMolv zdYt_^T|X`0DGrXB;`(U?M;zni7j*r!fu}h*YKrS80G{sPOX&aY=zj%xm4h$i{*Rw> zX!#fHr^MuMMa>_WC**+|$k+Mik5$YMvzXsepY7}5H~Qv>HO1-N2W>ZO_wjW#{@d%J zzd?xW{}4O=F(>f&NA1W1dEjTz^;=V4$Qh6ScFZvcnj9SK|63}QZTcN2kM$q#SC$WB z9lHSY#C6BVj{gJ6I)CWjfim37{dDa3r<`*B7Qo9L969Cjj~YJ!KjP$(Q_dge_XCv< zo{s!s{I>_eyB$13jeopLP#)-W@Ju!S+xx&n4xXjPe|rc#?BLlv{$+a@JmTPp8^*tE zkAROej~V|5u>RBhjXcQ%#o!gO`=7`ukN@@w@JR>HNB(eKb7PB>FF<@~{7*rCT8Pru zVvi3nC#dm14UYLIju&bF^1vG%ycitgza2GxV9vpD{-4Hw`yBYZgO{rML7m70tqzWw zqWZzumj~J$95qGtgRw6U1RNYSMfHQRFAoGA9P2-if3mUS;8_1tAh)q0J~77!2dee> zUxoY{Kjs8Jf4QIPzYe@1cK*OQP3ClNleW@ZeH=3M{3xC?NxT5h7Jc%UvBw7o z>ec)}`v$aKyX2c6X#J=9!v4pB3GmZm_YaU$o*!u6fVMc^g!=l8Vou(y_YazJ{uJ@M z=2yP?p+)Dn4E7hm8-4Qwa?bfJ2VZn>{m1?R_6_7+sSX}e^8@w`T!H-{*IykNWm>&*c9+(?)@HueI57;-@H1`(=pV#%%3i}xjzM$); z4LsAq7j^vvz_T12HO2Eo5Ioz#ar{s71NIGMM~;K9V19UgBf88nlUeI8?*F6X3(Nzu zBM-dMH$Tw&Ux)pJMR2GoxixnE$2AS+_{&?#)v+8h{CrhgDdvX+%oR_>o*(VN|IzbR zZ8(p5!PVdc^n8`^uLJ8p-G7h!?2rA@nh+oVvq*^HNxD9!;a?$mK%i1B`D9%mGvGxI zo`U}ez^ai>thY_HIP3mwmwiZeEn!Y z@d6==|3KG&EP1T|bbYBKU+FLYsgLXRA7fi~GzhWtHDCVp`j4?KI~pAv>;GZY|6bUp zElwWmKRsWtx9|-(#yve>u(wDY^CR>xP9Adx9Y11h%Z^qDM@}h!7~8U=&B4o6{xG&> zN5H|6Q_3I4w(JNxxL*G;wq-}RgJb=FYe@Bte#8IR{OR={d6FGyx6`-(kDT)Lz5VOp zb>Nry@_zR;7AM~Xj^`itR=)wq`cKb4>_u*Ai<58B`7ML}83#wsIlox{J7ygm zIj8Z7u_-&|96X@&TM0hz;I#guela#>$AW`*Bfqzk=W2uhvH9&&;}dz59ZT@#dEfZN z@jqRk4G8cE_yfNDVf`mg*KTRMs?Nvh{y(h07@M+VRfwWc?EX1&%Ih!2rtDaAaICwL zAm(?(jVgTpT# zpXfs{#lh+RKgwS>c&dXhVEwI8zH9$u_Rl*Ob^bz-Plx{AX^WFz2Zw)c z>u!!Ijh_#s=KyK*%Lfy5{$^l5-@%bn&fhF}frBHboWD8nLI+1qIe+uuMGl^#^S1zA z?BJ=$Uk1C*zu8TiZF zM}OtxnL2+YUjg|fafzLOu<2q!L#xF$qz99VIKU`%?_Re{w#P4c&CHsg1-db zDmLNO67lx)RQ@pbWU$u3^Hu&Z_GGZm!I4wSAI6>x);lnRYH-|Nws%|{ z^Y}L$`Y|_cUxe*^{J=(>e&m$KAI6>x!bTiNPC0*t;NuQnuk%*~KH=cB{$u{c*ptCY z2X93Fo>G0I->{FXJy!mjbpA>qKaIZp%$L7r_pno3xZeM=s{6FSbj7=F_aPT1VgDW_u|LOU%y^F~2FC6kAo!?s6UvY5CIpwzwKdTOooO6Eb!PgudIp^`&0KV?v z6FR?*xWCHPKOFy`g8Pm)HuOI>zf(HD&5)PSf4nch)5st04+|v0{;Uv}KjX{ajN-u= zW#RG>ABPOS-(K#+aq5MKA-~m^-#MM%0PLp&yF+#4(fq=HSaZzhT(Va&Y9F^BV!rc5vjJ^Nan1&Kw6v&N;sm z;JFUIuJbzyo)^!N^TbnbRejU_i&;NA6LfwNgU$lTUlf~PKV#R& z&LqY0m$z-d^>N7H`?=-5Ox)jfDdayMdw#N$)_!l55_IltIH=&W>b*ya4Lfmb;= z>~enB!K)n{$Nw}xBagDP#=&v?f69lI@7n*^{N}6tB9F4O4)XQB{1za8xIZ(1^}VwQ zJl~hULd81^m5q;_<>R#eBY((~?CcZbGT;4M$SLO!V^em993030^!(tyVx>P$z7!m1 zJoh2@w8il@spYxXoKI7mx{y*h-C=xGwOvt>TkUJ1R z^bf7g{!M4MuJ2;RAGyBduGsV6sCiZ2h+kK=gNN{bsRSIKmBT)2DNa5No(zuo9CYcA zfaCm18{%`&rGH$ zI*w!gzvI8C^3(>N5)J%R@O~8_&n}En#c1U z_^Cr*F3uAfG5WFo)BAxR!unB%zQl2?|BvAQw1*bKQ9p5fNym2r@lSSe#GKdc0|IHZt53LD#ZIJm}Z2Je3bbK&}9?SwiF82BY#f;;#0-o*Q zh#ALc6+Fkm5i^bt>>tc^aIF91bm9~JKUg5dMZIE6jDJ}F#~U>-ba1TyL2s5eMAk9?uIoKJs8DINA5hBW85`irmYC zH4YA)9G`6PS_enWI6gVxbq*B1K_*H@<_ni^&W(UXdKh4jbOd`iGE{^B@d z#_=fy4>&kt#_=fw$M}qsuUGR&=Q?;d^O*Sqb4ud-?%aqD_(iev??J5p6d$Zzn}Ul% zeCY47^DAP;@xj`)3H$Q#9Ou0#K3Kap(f)g!JYvT6Q-e0+4vv^{d}^`2Bse%?#__2G zmky4YaeV5*lN>y#;)6KIgVW4oNAh#h*<~6`hOY5cisy4oP$Snd|JWh9UL(${0ZdOz!w~R0_Ws#{F_JlhyQW@ zP2%|MF!tYQ{#0wlhzZxnIP41tM@*>y2PYuE=HLse{|6_**Bu-&q5dD7!uK<{^e?IT)aE?IFM#>EQHT%r)BAa>{;#P0YwSnME{u;jzN+@GJDb2$9ehpgUw1Zx zr#U$K#POL2PmkvmGaf%};292{pvMpV@5*#=smD(cJj=n8bbU;NmpXW|>OYPxWLKVp zr>Oqp*g|&YJ9w( z56m613-gyhe~1aMKUjNY7wR{Tqh?OP^D`I2#~qko;&_foykrwN)`uN4%v0_9>B?2{ zL+!{N72vh8^9y3i$7iS=xuep-vHsKX8EQxFsB&<`l;f9|L??zy0}L0hW^Lw-*jR9r|UnRb+|u@#@7k4 z$H!e*|LOTO5F31zPG5M(i$N6QP z+mPLv4qlD>moCTgTLbJz9J~hnYH*q##vQyCyaK!le8R!&bp8s#7aY7^=dTES(ZL&Z z{!o8iOAd~la{fxdmmRzb{ipL&Gw6SzgX8@FTdxq&4e^V)e%^)i|HsVY{6!_?Q7h+v zG4}a}u2%3LgI9rL{GETJkGFwOfLDWK{yF~&9}j>JgV%tUfxq9!ar{ruUj}Ny%fa97 z<5>TX=?16zLXDjFx{vp%=Pv{G;FaLN_wkT={xX34cVqmW_Y)rvtNQ4Ie_hky|K^KN zMAb)EtqNfrA6NC!RVR*_7<9-_h{O}&{{;naAU}y}{wkgy3BdlG5a+Im>J4LJ_pD8 zfA_6I<}8AT931Qa-FJg8frlM@4g7oH%is|QU&sBU=zGoz_;@_;7DC-WIu1U;JZAp{ z_muMdM72lT`@a@jf5`c!BQ2<(v^U^5|9@gDc={XgWHmo`mBaol^o!W}8FMzje_=oM zA2#0i!`S;@@J)-q+*fkfHCtZNoUN{~Gu^MS@+w-RZ~==5L(4lZ6OI)(x@q zH|BJnzj5wP79xLfJQMd%yaxS!@UPmzvk;$Sz(e2|199@%;3?o?aEyUCo}=q`0ldw@ zQPaHsQvC!RJWtmz#V_dK`MQ3oeq8-8K>sm*aqdnQq6XspE5!WGZyccLGmn|SyNfVC zVhm%RmW35Uoc+Dn`3-YA&);2b;FaKC@$nMy3CIV)tH5veajgF|e|H7J5&yGy`goa| zzq`7@5&yG4=;K)bY5wj){t6NQv$yy-)_;0_z6<#)tOMWdxFplUwphu z)d$`UFS{GSzvCM}wEm+$=-u$N#c^8yQ6G3W{H7oNw}aPWd}02$0J@#>SeJPIoP&-Q zAu?Z!oj<$lwSTDZ?kVsSV&_lzyy?hR%+K{oe;jXw{f~lc`*FNU@cYyDQTRu=Na|efUK3-3z$?;4&eOr~BKn9bJHx zQr5}!joOxX<$_;^_}P3J@x}A62U@^eg*cAxZ?X9bu5Y|UoRIU1koQbuG2V{*D-5TP z@=%*dxEl99@Mq!uvrpt~joL@uFuxSnNP6%&f%!2}j=ItEvYXl_d;j>lC4Xo`Kd!-d zQ`;owQTaot8#zx`F5ZRAred1{-%+{mYCjse2)%k=*6L%aX!mOQo1Vs7L! zqVn<(waxXG9#EqQ92!`#ScY5oxYQmhKSm;Y+VFI#hpAGOV6Zsc<`@5W!)>WO&2 zztE0fuI409Z3~zi`8>@jb`+~h@AsSS_~mO(^3=A7xsfl>oct$Wi@n8=?SG->Bu{Ni zm>c;b%}JixmU_P%wdIR7CwXdH#@xu4XioCfw%q&O8Mb_><|I#TE0`PkGR;XIZF@4k z-|iD1*t#)34pCfae33l0tzvHED>SEe6sw5$+uOx^jC`f$Bu{N?m>c;j#jp96uD@Du z;lIVZjC{2vPi^a%8~K{3ygY=qgE`(y&)V{}mOQoXW^Ux`m~Vc6r;vaBGd?$XFYOT0 z@Or}!(dS0*#WkBZSe!mLc`v?X^G1u)=VtH4$8FwZar)fiy%@B4v&HFitM?-Q82?%< zj?X;-??r^kaLlPRt|OSc)#kl;hj{0vXnxxugJbN|E11guRqutzah5sC1I%fD#oUOW zS?0T=9L_>s)d$6LoVl^zt@O(}kvRW6_`3H(jX2iuKFvGC2`8-Mv+!OxN1R}Ii21Q^ zJt9sx=`P4mc=K~M4>M1=x*UvZZPJ^6P-JY4`WMlh>JPpgnqqGBk4N>(L!>Lgn=iKY zPgwd%m-OZn#5;FK^-pR}`l0L49CM?8ih1Jc>K!<8Ai?|9e|VdXf76<)dywRzB_E&B z`YHa1^`UtmpSA46)}aOF#{QfokG6-FnQx2wKX1vS?V%N)`~vgD(+gF73<&S}qnElb5eb_p*>f_6neb_p*#@zV7V#%Xze}K91f7Ozwwn;wuHRg$^KY561 zEzO%g*{;8J%{#zD_&n)7Gh^kyM=+=QL+#;nviHn?+B|`|sz0iQ6z`dBR{ixz&8a@f zmsIA_{`Dj=XZ<~-Ys&latG51REnkkmq^rRDagTV{?v4EQq-YNPtSgJT(Vxm(^`H8h z>;3pHtN%S|il46bKV?si_w-ZZ-mOvn>6)LW^50YC;~C5ouBP>ae9ZRoOwGwZ@+F74 z@h?kr$oEj&TISoL_Omr7d1_nelh0w!{o}s0dQ-o!`v=pTOsQZ>mEaXYA)i zx$L3OCEir2&GVUaemT}f-qgv~`qopRIr&Gv6f-ya3oUtSTk1VEYs(jDPV&^YjJc67 zW}YaqkK9APlzUIzXZu&eT=_@3D!iu(ZT+R1lYY`w$=v8KW3Kd*u4?beqqcs^Db4Tn zmvl{gPmbIAD>Ntlq^pj((O=0t@pN2u=%HGv_n!QUIB{zrnUdmQ>!`oN4_*MH~!TzSN@SN4c-&)w*9NO zI6jY*d6R#)c>{B0pKLXIlX!)$@vl*HvQM^Jm>c^|np6FwZEuM;dA=>*tU1Y3+i~Vb zzJ+p9-VdJ>Dbf8C)Sm2} z7m26+QMDVG@P2TawSUqRW}a|0>>Q&0FEQU8t*?mY6hDg940Ge(xYAGSLl64jo9TTY zUqNd4gyvWuXf5c?^1gq_o}VX~tNA+_ZDzgiUu*Lz=4$*@fX{i~PqEjBY0b$$_|h}a z+}NM7^pmb^?=f5gF?`n2Pr7ov$G&RqpY+UWPWqv%XPLQ?pJ$$U+6y|qGv1@?*8WM) zg618H_pJN)qSjA&Myz{Qe0<5W4_iH}%#HnJOP<;a=G&tATe0M+ZGumJm3iW6&uRZ> zy~t+U|254if8=Y5kFPW5`spECGM4vJ&ga$sZ4cQ>VjlIsH^Inr+f?RJ|9hp8=eB7+ z`6T9vr|EkT2d2G|XRQ6J-ek?mfA~5u=i@1seX^DA|Gi`@gSqiPP4jO2McaWY z=EnbY%}Jix=KAC_n5+3`0-p=L{uiwA)0?R|`9F#Mw{EW=uP8M3vzV*#L$#de^C;!No0_H}4E_2r33tjzvUf&OF{drox9Dhkywb%DWYyYY@ zUvtt=x=NWF{RPaq|J>IKukUiZ|AmU5_FYw3+shV$oo54!#SUF+d1xXk&3Uec+@UoZJm$K3R<#*(MD z4c?)EEnjQNQ`<)7MxOdb{e%DPOOto#leT~LTApl^u4eC0imksvbBZ77YGH2lH!@fH zNmrZK{fw=@iMi@O>00o*8*TlR^Ns$Ku5RW=e+%=(({K&6w-`TtUiX#O{z-4E;@m&j z8Vh<|FWL6nwETDR7qvK2;C1y2vwzhaV9xc&wG#HaK4tA+^#(Pk{*x~e=ElEn=E^_v zCFC7^#rChy;`lsL;vIa#<{{?FKG_=g4nAz{AN7VcC;Mb;g1NCD(VXfZZTlO&&ZD;c zxaK5JZ5Npv`3dH#{wp9q=>^|q*Z-vEw0}c=ne&3e+P~?YV$S>t4*YO8y|EYJ{ zaQfVr>viBXiLpP!Jn=Mrer7P$>j+uYwsDzG2&+Q}fDU^%wu}Iv%$6 zuTWdEcS-Hv_foAbd!PNS*t$D9KP+fY@u66(FgN}!vi`&~aP3HK-e(^X?~3lfLAUH( z)%u~Uzty|-WpRelzpOdwU&PNkbEAJn>;HOG|E&|&`77v_eI+8HWDMu`*YG*hyTv{} z?xp_&r}LM+EBKtu+~{9te(b5Qv3}Vny;~j@$3!`HPf0%UU-g<-c(>dn-eGt`R9eGOjaY2w{mqxRD@ryCtfzLB|+PiL;|ldW>E@Yc&o zfRE=YdGfE1bd`EH4~Z?tzdXfRKj|uCZv4w5@Lck?@J`C`_ac*Ym`FMfHS`I~rKbbO&U zWgo^D_mBG0?0u%r+JEUQRh;`reW_+{{3~Ow@=Lj_^gi=BJHO@3ss3eO0{P&5CdaP- z3QL~a)_I?Kw=G}Eoa$e4t=D*aM#Lw#M&nndIQvJw)G{~zRa^3C+n>dJTU5TrlBc#U zKKWYas(<85leZ^m`&Y-D#*gev<^Jut-5x*GZ^RelNA{&*{VekKe8e6<4Vri1Z#sA} zbK`#_b7dd4Mi;$3=h^m~lsxB;a@FeX@$B)_tT@Mq`qIYS=x?#)scn$??r3~kEqQ9& z?UQd~&f}*q7oX>RJfP&+Kj<2r_bPsFkDs98>>ufxW^VlJR=ns*AtY+`-deAsLcGQB zKIVxn$5HIT>%59<#fgT86n`L~d81cxsYuus?O#~)0nMAdinoYF!y}sGyXCOSdz-!8 zzqRGZnQwmoJ>s}y{~f%=+x>*K{`O61`35cD>h1o4IL7FoWS&scqFEKkBRc>sJ!e$+k4xX?~d{rOCD|eg-?E#xyoMvpI3Z*jycU=n7i<^=-sqz z&p-2;_u_9cewMtOp0Vej1fDi`*SrX{n_{_U~cs1DNg>eFGb${=F^g-}RS? zQ=|0<-()}bKUqI?4d!{*?Y8@0q&Vv@z~?gNM*qh8e{59$b@}4$Mt=!ps-QoD{Pf{- zxmWsQk+n5iAEk=3evI$_3g$+CSyW#3qwQcZ^KDW2a!a1t*7)Qrn5*%-g3t9{Dbj58 zSE~4=zY_Jov_xz%{#QY!0r|sy@PDer=UVTY*R1<5`l~gk{E@9X=0-o&l#-X!wy~VK z@xRuRr?yQ#`8ww8e?Qru_O1!q{?}{&ai5ghyld_jry2hnATta9AHx3cI6gOfSDz^I zw?^aFs5$vhwpy4Q|C=<2d_UR_lrT5`H)~Gv)V9qh-=aD4)Vqw&A@37UhzpJVR?SJC z+6I{$`)!)j_2pH3Uh_Wwvbc74)c=6yBu{O_%#A#Ph5jc>oZsus!sj`!c-cC?*5A!s zoqx;2=ZII_Zu36oeEy@Kd>!|SZ??|w^@lVk`($f^xv?K+&ieaF*SuGZuYfQ-!d&Sm zT?^jMMQi`Ke_V6YPr4SF8~F+5>iB;W`APG3K4KmJ_v8P#|Cpb9=kR&P+qvI5{_dY* zuIj5E@&(>bq}k}7HuBVVAm7{haa(>y*WWYI`rEl%q?-Dhg$(Wyrub8=2hzQdJ#P0O zK7p(FP%M_bkJZ?Gp1Fz-#bVj}*oAid7c{5%P%KuM8~+zA{iG|yy9!?cXZVt(pLAt< zSM^!fC;FE)C;iaXzs}squP~?kQ{~G$TA!#{^pEdP=?~y@67$_rzGmqs zUCGRi{&nVbe}g;(`y*Li(N*GxsDA8La(r?BhCGB^jimW_g61CvM_)(sd|WbD{*f;! zKAxmG^`Cr6Wghi!Alb+dpzYua^KBdb8%Qzo+*bK-?-evvP`Z7?WIrX3VTF%_`zf|*w@E2_d*O+gM z)=!z{Bu{NCeex7{vQK|0)^*-xd#v?kph9z!r#98hjr~f^5u4t0e4h03za#!_chr8B z<|I#T>zNz*YUVt@aV-YD{EO`Rs9~<^CmWv|yh~SXUdvqhPrf#KmyX%>S*JPKCtFR- zjs1G&NNmR(&OydzS=k`8HjD>iQGa-zCG=`U2Z> zFkP)L0~G5O?~+sO{s)<>_)sju-o=wPN8TZ?;zO~Bco*Mo$G=Z=iVwwNoVkfl$kGp8 z1FPP}1-AaMr60Nm);v6_Z|=_vz)94_yNb%#Hpjt$zshpN#dP$-C%)sM#8opVs^Z*k1sz^6?qXp95b5uk-O) z&1wHD1-#A2=a}>L?E&~Yu;}CSnp6DY>%bCo<3D`j{89hWHk8VITh#wWOCD_p)_w9z z%vF6i<8zYtA-r2A)CTLFjNmmy0sQy98T=gG) z4GZtWYpwndCTULNyA7YyybCX~#^)ev2L7w@-HOi{-h~;~_#Q;g!Rh*t?48B>Q|RF` zh`Ik}FjaAyKS0R&>TYs7!|DWN%RR0$&SnCgT%VBMwZ54Ru^jOyq2jL7j$DdbE6+Vv44mk#VSvsHVEqSyZ zY-Dca>zJ$fAy$KJ-WhxC_|4m*AgmVW3OY+-KnH!@fKM_&iKz0>Ub z9|oJWJoO)a9qjYces1@_+0qYPgF)s-e+%=(dVPP%VAxChqBzy?R?VqC(3io8mv*Av zzc!_x#@8VFGC1zN3-jC7jrn~rVA+SQ!4Pw!KgeA54}BS&^xj!+=eJwSQ~%JH!71;Z zZ?*f^XX%Ho!3pL@e~3BtPY$9lgEQVchVA}^HK+ceFN3q*J9gOpizxlvKlEjA&P#pT z?%%j&AGQXknH&2P%vJx;mr#j!YMb4^Ni9$PLtjG4-l-q6`!{9jhpxeS=0^WCbJaie zWpKfJ`=9Op&1g>jLtjD_-rK)!_it9|=l-EDgG=7q6Yc)ZS@vOTaGANWKX2KGtx&#~ z{D^ITL38yTeR3$(OTO8*zi8Qqtx$n?(yR9PShDQH*5E30V}Dt5oPVNY*^ux~{2%N2 zvB4Ef9&HELnH%|4&FT224D#vTiRatnf6bCd+fV{?BfoC!ldX{SPI$j%KO`)9v<)RO zkIIJi!`#ScS@LK*l;I`*(~e)ZC6BhDJmy9|M{~rFVihX&5~uC>4&b+9CM?8in)ppVi8&qe|yf3&$Q+gAH*WGD*jes$7e?A=lCENp*8Wp3)cFIc&Ygx z$5-f^3@tD>_UE)b#Rst%65_S%?fA@F@@N}cW^Uvcn5+087DH03uG{fh)bbP`#9}B( ztPa@mS+ev)S7@EN(Z9@G#Rst%N)f9?c6?Ser}(IAA+P?%j?b#n&+$PlhSJ2VH`wu6 zv+TpxPy%yfe_hK{d?*$|yz&<-K8TlzFWL?zGmpwcA8{2Q#A2vhywYsN2k}z!6d%N5 zs6f2(5i353S5!ag8cJtw^d~b{@j)!^of9iKJ~uo?^PggUS>$8rl{>8X45cdl93RAD zs8#&s6)Qf7m$469Lz&Et{&dZ|;eR%Gj#wzP*7uLHiOzMdBs< z`K+NVOCD{9a+w=>*xcB^AzMRv;)VaP?dMqXBcE%@qwPqAc;Q{v`90_}{YTrO zLgq$3U-NP>UG`j{-{`ZHJ1P8~H-b(SPdeP>J~UpRN5X#KYJ}+o4kCM!wjR zN86z?@#}52e2FEGwnOF2jeMykkG4Y<;#ae_e3>PWwnLT7jXe6z@hAV$c4$%jsz_vS z-B{nD&-hOWyESPj*QUv0MQzsizF+o4+KM!s5cKEAI7pAf&iTfD>Aud(FO zcBr1Yk%tWXPxfJJsKF;+XUUWPMxT7WC6Bg4%|7`COCD{9T72@2%*7Qi;r@mQ_?-CV zo!0&BLrs=`=o;!1bFbU+X}0u3*H9aC)4vwQX?*io&Jc6|X6Lunl1JO25OX8n#(d-b z0CFfOe*RbSPQwFHE{6g=*v(<{J#_J{`F~& z^$UHIL*vYi{g9;}x`vj;>{o65VM{-B4NZyJOKts#Ip?4BL)XwGbEAJ;ajLH&)Y8zJ z_*t7>UlW!*+73-KH}aE~ebO=Glb^EW(ROIoCqHe;qwUbVPkzRdN86zVpZqLysxL{k zbZ@5k**ER_nzQsn*U*ai*;YF~^Ok<-8d_p*`nRAtjsFVFpF#1{Mtl8OwB*rtXqCB< zUt+H6gL0KDo^QAFx2)xp!pcQapE@HNRtjz|;@5O=2FEhd$ zn5+0uEK&I}G(NDUD^TeqA{50&bebx_M!}-jO{v56UH(LLa7(Hz3&$aYJ*KnZ-zh>tr&(aTF z!$r)E{(P7D{m?aB%G~HL()#uFk8ptqpKR+d zw)8{SaJd+{(~f_Mr60P6E0`PorCR@p_P5{p$L<9GeoMUAF!vOFwiCw~4{0?EE%c`k`w$z})C>(fZZ%A#yZL3=Z1) zZMF16*KoHOJlodaX6c8n;XdX@e?aTMR>wa_48GOYAGGvC*Kk<$|HO_@x1}Gth9k_4 z{ywdLyRM&E(LZL#CuHe|uHgyMpKj|9Tl%4Ec#^r%AJO`Awf<#+Te7YEj$8VnYj|4p z-Dc~bu=GRM@C%e3bF80?w)gs$Ov=0^XF*8dKz zzex0si??ly*8i-fAG(GY1s;Po=a*p5=!dT1CFVx|yw4&c2b#dq+yFOPe{iI7UH~Lq#{y%8_ zE#lBu?fP7^^ph?rx|eMI>x%RGLb{TeNA<%V#V_&nUuyk*qI<^DKa!y2X?=w6a%5I? zUuEfsy=eSdS1NO(KS}Fnq&PRAzQi3jr~mK ze1GKtn-HBS6Qe&%b9{&12-(UPowK(6Z03CbB>FC!#|6Fy(7fMqBu8_yPqr$V8~eG; z6Hosz`Y+jm&QII+^E4;>WUE+oe#*9=uQ;CHm%Rae?h~CS3-f&RNP*&~AJXwF6`jY4 z&0C}KEz}(S?5W{4!N1t{i!>+uWUE{RU$*TRE6&e%hwyn^1W&g1??*}$hkZFhwyH%i z#(t^hcs``3f$ewvk2ul9zf5zo4_n~`(eYc`emQf#e~8YNjMRt&PulUX(468=v94uq z;$O*}-Y+5tX4w7#yh_X1uTq@-CtvHufg#&|HFLI)b2oCNK^(Z)wqK(;*(Y0#%#Hn8 z=Jb9LIWVj2XWRDc6leQnt63b#wC&e3SN6$Pi)bIQ?Kfyn_Q_T&b7Q}eIlbRQ4otKC zcDydx^uI}QwokSKqJ5ujznQtR4_nRCqWwbKev9U0pKNtAH}+eZC!W>;`*X_vIkx>a z#o0dD3W@fuw*3Hee!gL75ud{%u-7`i8VPDn_Q_U+xv}5PJdwr^#tLnL`)&JuinD#P zH6a4uu;uPaXPH=%p+!pUOK->m!d!a~c_{8*0T z=Wem*DY1F?M*J{eQvPIwyAIwb_Ox5)-@{VLZ^8Nb;R5JS6BU0GCr9Il<4Mjx*(Y1! zT(P^?wx6u+)BHXGo+oyH*|wje>>r+E2V^*3?7qgfpK9!rt#G=ysn@ojW^r{c;HF&b z{%*7<|5W`U*5ND>%QF<``a`V4+03K)Lq4MN$ej$AGLPmD`k0eEwG9{f_8IX}B1?Slo#FuTB1tQ;H8g|3!0AxK7+yC(hX&t&c*@sekB8xQw}pPm$3drurxm zH=b(ihfV4q*@tb~Zg|qpPl?h``=1ocaJi3{TJ~WpT*2JfFSF#)Hr&K~Th#w@OCD{* z^*;Fu=A0kOMYv7e@BuqNm5OtH=Yj`B*-3VOs+*mWp3;@Tk>cdo?veB(_+b^Z8+?cZ)L9X zgIt7XMCm7N|JxMj{2&*j>*AC6$`NBfpyeq)$i-MlT>GM(pCEIUALL>zEUt~%`RP{j zThMNp>_^14(ys45<|;qP#aKjK(`e@>q&ejWeF;x8H~xi<{xEcf$Hg^UZT%68t4X@# zr}p?6SNb_Wh-G+6#PSKtK5T`jnH&3)mOR>q=a`%POj+`18=m*cPcv8fK`z2eqU0hw zKQoGN*^c;yc>I4nV7>n^JZss9t?+_~<#U#O*a|N)H~!CC@@N}gVQ&0iu;kG;yy}x* zWUl;&ucJZ~KVtj8r1+Lx_&?76?|jYnf7!ARTj4bk%U3M>uoYfsZv0=h&E)9-{zV~c zei}`)?8DY*rikU~mVMY7&0=o+&#>gtb~Kl{@jug&N88anpL`Z`Jb1eI?HJUGCd9Gz2wnht>8~^hxd9)oZW^Vk?x8%`ww8ST0z+Cwc zUq{QuM}K7dU#R#Nd`Ic-`yDq?xDWgoUi%a|MgODuV`9j#<; z{4cfS(RQ@TCtt=~`43-5YsHRJZU4&^-*O!MUts?WcZv@i|0^u}ur*pOVtJ)yAGSto zm>d7AEP1pYt!HlhueRjTcC^7KU&CDa4_`-{#rBx`uhsnT@PC>8zv6D&|2oS)Y>hUG zSYB`0hpo{j=Ena9OCD`UTbUdG8!dUX9c}Z;H!)ZK!`IPnaXH@4wl!KG&6@uK{;#qB z1&`SE-(uN^t*$2o_G8=s zZq0v*{o@4o|073j|NAWaur(SHu{>nihpo|Z=Enc9C6BhFQ_PM35lbFzN2h)Ac-*38`aKV!+G z?dXC}ewMlNAHI$?iu}*o@t;%j{Qf4yZ>&OG`n>i0+UUHcAG$_Ym>d5Vn5*|!p?=27 z#iif3-d{DksO;nVoE)wJ&k>j0W$j;$E-C$deY^_#SABfhvJYFMYs`)P6(f&phjL6Z zH}P4u-j_Y%beG5_%fEtJnA3(CC>WCplhs9?mOR>ygoZ;jf|vgFZrERVU7&t{%T^@UoZ?ZY+J{ypl= z^bfkek;h+=ZuI9``k`yAlDW~Jr}WeD57ok0Kzyj$st?o)>F4LqsTS@l5+6Fx&QAez zl|STatVHDED@=|4LS?^r4)2$0059dQ5I6o6X-@BtYXmQ2ZsdzC{m^w^vB~ZobQhrPQ&LEAFr|WL)Sek{1wl} zzgkN_bd9wzH~!TzSMNuo{;!G)9~b8Rj$`$j)BDYqz}Liu2gLD4zJa-#f05&{NpWGR zHUDBh=K8_?1#%d=#wPeHkd1#$%=!Ep)($z=>f_Cdb9~|JSQ~R=zs1O7?T};B%(q4J z-)hOD?bx_azKuE0k5ubp^CIV8cKru5{|2sqq3zg$$eFh8-x>=lemc&N(z(#FMRD$* zt@8soUrPO_^P`f^g^n$WbEmBH12|vG@uBnYIQJvRmPPhGwtPs*^Z7aG8e0+BIR9+= zA7-x3AE52nDu2c7?r8rbnp1s}|1->u{J64D`N6#(w7vgE@z$+T`3c48{5R)Pi1&TR z&hMm_$NQIuk;}1l{t8edKc(!``32-wj?Mb`wBnp!_%b%f-1s+R$>Tn(9h;eNi~2Wf z$)oMqnok}z$@5no809iSWSws3cV2VkmvVW}tT^XSc77KWr~D$9v}OL$&d(xq&M$Jw z{0TchOIjZJ9Sbo(3)fe6NBv(`@|0hkJEHBZOKkZS=A2)g8ajUUA-Nu2o`D}IQl;@9E&K^i_M zi!-0Jp07WQn%|J8w)f14Guv$WBqPsl)5Mt#wtO;kp8v*b@Hs=AiBmz*{$W03{iowQ zXh)_*VnUuc)4u+M>rqkv;F~<0FV6U*t$*YGzZC8}{W{}c*8BC~J8f*AZDry;#ON?uG?+%9Om@> zBNFf0NlcL9_M>tIRD;CF>+wsX~uKdeE{UwRx z{%PAUQ1bNt1-xq^F=2~1?pL<`LgsXSbYnXXaY^yz}zZu#P#+iw5B)g@P*e_l~eZSAhY%ZhfX|NX$# zx9$GG?KPh}|GX*!m7lKKb=&UUyY|$+pI+&CbOG{zEG{a#`m!D8?kd@F)#W>{DcN=H zWkuIqt_&cj_tPBrMgHfpFO=}V`5&iM3z7VF@lN`Ot>?Tq&~x~6(DP-j=WF=Qv}=Vp>0#XtW8pg(Gq0v)XJ=mn`%4I2BI1XOi{DA+h?0g(W_9t;F{p08g zmzc0L|!rxCgjXgj!%LibIab|&oH{eQ5tA9gTLw39zE z{rN++9X z_K~8?#Zk=Bua@Ioq<@9}Z;E42{yg_9`b#F^`)O&T_~LuXUpEV8XR4E+t3f)src>qeDxhQSKPMe-|pD+`Q3Ms1jprX#d~hMrMhxk)o0Z>I#C>V zYN0spgxB%+9BmjEm0m#YMoz|f!-(7H-(kEva`R8nzc#STgc$Fk?-xe@bpH>ph)qX7 z1|9&%xEnu1q{r}8vFXV_ZwNn2P=t*ZzK)z4Rf8z$Y&vcpEx6i zr>puyo@C?;;BSkszsLvBhb+9G2RR%uPObJSH*idj2+{yR#R`8~e=?gHQcCVV%z zHBUzT@;9rxieR)xo`e0j`ReMks;&@s8TpwIhxhBc+VKAi>U+n}odo{{_$S~WwrG5A zSNTF-WaKMCgkSXWJ5|1r7a92)_%+CvE&pXLe<%1oLX5oZlmCjA#~L5G5Byr6{MWSn zSHQc37=FShe~*^OeoCYlyuc@apV;&?u1TC%A>_=e5JN%nmKguOEjIla^U`^h;HarM z{s8!?;8ozLkvRT6@OOg;NvjZ{W}p6t!OsK7K8};`2mc6o-y84_-T!;gzrP59cZbC0 zr%U($KJZt;zl{E$aL%34{Pl`Wf4+`&%Oe+oZxJWQ@IkTZS#?h>HyZdk^xN_y;A6@+ z`W?p)ga7)%GtSkMYsh>*K#x{g3uT^mAAec(KZ1RuBUqP$xBK`Xb^UaKpAY^aU;X?=*H16_2ZiVe z`Nq$y;@DI7Aih$_M{|Y1O~prI{Krjvr{bFNx!9X{6vudR{GVdei`z|o#POrxC2!1+ z90OkQCVVsayWWJK0Djh+@RPvNuZ_*`-;q%$8Xp3=X2m#qxLmp{Uuxr>nho)F(j6Bh{iyZKkVRG|DSyq_%ir@2Y*26KXM=VuO0k* zO8=2>gTLh94=epg9stMs7U$o7$lpK_1Ao-PJHWAT&HM)rj`e@~OPW9K;JxCQcWu`E zDF+|KdBA4HACb(lCuzlR1o{0a*5?GoKO)5a@55fU%@4Ex@<<2#e^rR)UyAc%_@nH< zJVNWw-yHl0?7uvM_2&_|5hwpR`!A2s{F30{Pr?6v+W$1>I16C;{|x-cG3R+{LOzx( z#JB!O92>)*6A9~Ez|rf+Qot*G9P7WQ&dsD3)1gM9)%pK}D~Td)s&_*v??+Kv?h(X`_9H|Y5i z^gIqdAW=Pf9YF4>PUVsR&)50DRbE#4|9ttQPvdN{g@%gCIOs4VDvqR-Wc(Z)QCXLg zl#)$suuv(fP}zoDR7@-?Dz<243yYFAR7^H;xG*qWW-iQ~0R|WtMPrLC+AwjW4UO{m zIp=w}-{*esm$|PO@SS;o&v~A6o^#Ige4qQh_j?GO{p|50#-8I;z4$!rm=d05>qqQr zJN^hBB>L)W9EXPo*6RRl({}tBJmkZZz|lYSL-mGzc(U#v`k{KqeK@ZF5r^ue zaEd7TOmcp#cl^}8dGN<+TNKX%KaV|%{xA6OZ177BU-aQQwCT+U4PWx%SQ}o48oe_Q z`j>rp9#O#@sf*LWSA2Lr(TyG88Q`lvynyKDQSeOgH6LC`oBoRWz5aszh*)cUiYV?V z>N8&I6-D%T1J5%SFQ&LLEv#Nap2YAH@FXLTzcIX2ud}e8Qu`{18t(MyFVpKRtf$nz zN}|X959=(u{coA)((t9*D3IQ%a1)jqtI;!pp!aQPLZzfR}RKGbl2fk)?0J;jCe zdmCzBnCQ`eC0tco!?*m!=YX$$H;R8Or4ZP6spbu}SO>dtgTz*0SIZ^sM^g0dKxT<%N zs6Nd5Kvw%^e;e1hs&@(e7TyQ4c$bN<3h*+bN3Qh5SGS3;O7L=`heICwd&GXV57+X& z@ZZA~gtsRx{Qo4fXjBe=3S-$i(5 z$>L#&54Epx13oVCq4qUxz^5cW)V}5o_$>P8XvV+MK2{Z0`*XzgSM9_8WN!k|Lr>DB zQG6a868n&Ky~>9#fJ0(m4)|stz9{uq?aKvE^5GbBuD|>8z>|IWvaY}T^1)Ml_=>K- z`wGC3qcQzo)%AB@A$Xb(Uqk+Eas2~%yaVL=2TNb=pLu=GL-_KtD4t;aqiYn!aAo|1 z=f^%(fcCxen~i_q2Y$tH_)Pq>Osapthr?$)KVfcC{m9Q4dH9UyC(KQ%Kjg#VGoGI? zH>v)x4^N{_e|uQECcmIRJ<5Kb|FMs@4^^kPi0EJVI@IjcPwf?*sKrn7fm|P+2d;Bh1@e4&K6s0f&-dX4dY=RP87hGBNB^Sg8}>fLe^`5|-ddtBUE{G2 z&-P;f!B48U4jd0Ri?R>Trsnk*{G@v8!IM0^MEehGFVzb>YF9nn%>S6XRRFP4`y}cs zUT>TAZ?BpEF?Xu~Vx{(6)K{CA>-igdEGmHU-5ZGBXThA#^S9bp4PF9XM43_YnEx?< zt9>=#7~dGq^FLy9UoCi<53h!QGgu?+YZ0#aACdmo82=W5w-SBv53t|nwZ^~2;BDa3 z9$shsTLRt=9`Nvb$h^;u=)-27GuI>^~d)b?^Znj`^SU;~G>2{NyqJvwmEI zs(_z7=6}|YYfu#k`sl~}&)1>2PLo$m|AXLngQHIKD~4nKm+QCW4S1O3`jW3L`4uBS zj{4gK{W7Y;QE4szO_}vg0R2w`&*JyLEk0}3Hv{15K77usZ-U?%K71bWbtbNlkUs&$ zKlHyNO8=B z@!1BBF}VL19*$=VOZ{sH#~9rI?;gHt;uCXV0Aq0fqaMCy_VFGAPXN#7^`+ZCgp}+9 z;;#yHf&aaSCz$>(gI5q$cSq}oO}c)sfLDS);o+N2|5w4Q!13XNsP>ag|JT5)!SD9) zWW7G_Edwtk`dpc(e<^x>jJ2@}6cJUu!RuqozEmAQSR1QA3;0+0&KrxT>G;9gSOr>r zc)E_C-g)pgAD)5u!HDmyA~k{Wf&NpY^y6WK{5}odqfvnz@Qb433v;%-&x7}P)D_5) zd!Og|-Rd9D|B%Od>UG3l49}7IUG?T6x$uhNJpXg;%HM$V{NDmzumR6U`@FYNi2lL9 z&>t1wnDgbn0?e&y;Ai01M9;4nGkG5abE_J7mguwlqvuzQnY@pIc~ni*ga1?X{E9hO z=2yNp=GSN5h@M|C=gR!b*T%lQ6dbYDi`eqzWv~wsfw@%$&_47dOWpYubB?TE5a%k; z0R9ccr_C#L{3CZ&pb`9j53khmkK9#(Ch&jq@G2eu$Xyj^2EW$BtI>blY0=vV|DgTK z8Q8DF3vZkC3+7y&UsZ1tINFclwcxwKo59h346oDn!%j7U@dbyamVTc9vHnHwtNtnQ ze?k9j-eByn1fK=}l!rGO`;j00bKw8r;Z4T=YVdjR_j!1;&R?$m{JLkm)PL9h7M;Ib z`+a$<&R?$mzPt_gqyG0U!2T@J&-LHc->&OFuI<$T_WAD~l=|=T4qg9oZLbEf&wuxg zk{>SbH1#zBKI|sC>n*8YF7GnD3-UhzKjh)v(0>Eg2QQF1hW_2Tm){3C(i|E89?ZYI zKInn|5K(y_?;lw_0M6@!0C?DkWB!-*!2tNU59j$G`my#*FBEAcW?r8FGoR9Z`)QhM~eW=g3|A6-= zE%_AmpW`zGj(*;LZS?pcW_5gq!83h0=6{ZV#J=i7e#OXR{%8Hrqxu?rc!t)G*jIgx zK0H(FN9?P zyx4~$Hcr_`Dl-|pOE|n?`8QwpuP<9-gg!AE9bf3P^sg^x1CIHh``4Gd0mpqu+`m5b zgI_WFi)qtaKScj9>-7bNqgq@2E1|ewK0+!>$0&WGn)0G}Dfl{JwCi09Phzi^eTA3hvQ-4iuL~re87iy>ip`UahKIpF3?ABmk0ZZcLwwh4z%l=Ge)S-_4g0Wb973zA=|uNEBj75by|3;W)ZKd90D^+X?U z^zbDU-&_ONz;}A`XW7Je3*_N~7`|fSyA?dahp!s_%itwGe9h=z0WXc^XjA4tcWTL+GXZY}BlRuc7 z_yzw&z`GeQn=K8Ha3;dVh7#n`Y@N965?PXaDkvpm%HpJ*JH~LG#7kxP9e_lT# zcU1q953htg?mY-_{~LUG6*yKbScj|rMju`c{*U0?|0W+^BkOb32Ost~`|w)g>l+nV zAhjPk0Q;i-zdrvjVf~HzcI%BEUa$L)YYWxCMs&+>kYBd{dHzTL`%z!_g)alACC9`aecwp7HYrp;duX_uP^x8hhNZ-DrCh^3*J92^6hy4`4z+8>%%+HKYjfqCqZ7`ZH>ftCpq}SYjtrF`gbYhPmkWe z>c<0N+fkb@Mh*|+IxdEHi1Xi-m@CK&WDHe`>VZa;5Yj4F#5MBuF?KE9s4(UMf@{v_Lmy4|AG5N z{^1k6|8uk@!l%ss64rkMPl5CPn9XO+{!$b6Z)(9aJ$%mWFExYLfhT+TJmM4Acc?9@ zf0?N8ojgBV?Jt1;1*`%;D?WVDEFVZ>+9*oXU$i%&Zy1o92;h6tlkr{0R`BI9T z`;T>Lv|r`XUj~kS+x1rrF9)|iXBERMz~NWC)cz{yzr)%>Q#`C*d{Va_7H3r{G;4{k7njx7J@Vybk=rb&B@A^7Rxq`$yqwKWfNz7klh$ z5U%!{`g2{Xr~O8XJAt~l{)*vE;ODJV==aJuBffHktNpD+yJtP^w+L7JTeObdhdk}K zf`8Q2AH&T0gZU=H{ZW%^B(XoXvV)|cmVv7lkfrf|1TE5#iKt6d36#V0#7*!4@3W>!qxsM^zU?x zA6^mr#)Yf><66h=1o+qHQ{dmyjDN@QS@0)M!soz0=<;jv<#YV6Nc;2PH=Kkofa~?6 zoD?I!NO1?>FG!u}BD(h8==<;YFM*r;TTb-&@MUlvpXvnae2n}G#SI@b`UiaYD){S$ z2YvV&^y~anCql6tD&vMfW8}j=JOTWRhGYD^{Too=j~hPg!#9Ix8$Rd5lfeI<;qyK` z8NA5w1s|S5aluy&Z}Z`);J-J#!-uDVzh!u*4^Icb%kV`Xo&j#|k3O;N!!yDE)yS{- z@GS5I!&iNHHn@DUkJO1ZAD#oArsZG4pP2E3@`EFc@#JF1I=Gf2j3nYzXSQ; z@C#n*g6mSUI=dT<7LD_L_dE|%b)Z&bnJ|LJAj*)14WQCdBgQTB4_I2 zz^&jWZ(h#z;rRUD0px@9JI{yX^M3~>3@`BEd%))nFZAJ`2LFWNh|ie*-2;A);l)1u zUT~9FFY~x~{f^K74gSu^m-_Gr!2i$iav#1I`cF5!!iWD0sF{kQYN3rrR)?lpE^6oTwfIFO`+nHpQ-e2y@8tV(EPg5Y3jBi@9K6+sUrw^`*WUwvn-9NI z@B8%!z;E~ASLuDf{sHhkKKw(t)|*57LGVxe@LkyJfbaW5;P?3O>-4@~e;E8;ACCK= z-ntU|lAC3C*naG*S@!><_Rk=q=4#Bp7sb&oUq|8{%g|Ep5J)WDy?f8@izA@xfQVDE46 zDIflAv~SiIgD(p|E2{nP>ik9?tHECqZGWEYx7EKVbpKFW)!-QT4W9h|f$kq_s~Vj2 z;Xl&-Lv2-qGd}z&sjq6_ZSdE@Kfv|XYX4_aUlr=88vLUVe^%afEyG)G^fI^A1TIMf!=@lFtVq zhSY&~f?s9gK)&~rzX$T>d++=Fo;%muLoCVp_^YPVaK4I;8|XMC;Um&t^~x&I86TrF ztp4($I&g*lKHlv|aD2X#dxQQyTKT@n17`?NxYev}4qW40bsr`2_a$qND1baA_v$td z>~^lYM?cS2bF329^^2|xovTW0{pVYpk9Rolzu4v%TAYt}I`7AZJAYrX*1tn|;sh?^bhE@ksl8?gyNl6Slm(yG@C=NA{$goL|wq`FWaJ9`{P%x>LTd_W)+p z16Mm&e%+S;fW`Uv2ItCJn_n%Q{ihC`#XfSbc*gc0-fQLSTKG>LU|%&lS73>@HPZfW z;ktd+b(3=iZm)Cg$6!VJ$HyOWvhT3@O%~_lTb%4dn}5XOeBAA1V+r8uzePCvR~=wq ze$vT4%l7ZbW!w{QFO$D)U-l{V9@l@LfXt^z%YPilcRQC{Wy^ok$VcWr=aN)9*OmVi zWIk);KZ)bdJDFd!FFF~o)9J3gt(wDLb%1RdcQSD4=C;ZLxTVjPNASbnY`;3deVuYL&Zn%ck^XlG*Zt?d&U$#KaCv^l0oJwbY{N$s zUHx6cbv|)y_c+@|?0CoZ0ovCb$3x_7!|gP#JgyHo9wZ+=53ZbTEp|KwG{^UEi+w|z zooy91ACUh~yuC;M;+M1Si*$|~??LFqXSDeFA=s}{L&?sC|6#{lNI1uvI)K<3N^vfH z+>W=f=Hh?$^^$YpL$?3Ng=_z^FXx;KGwk@9GV&Z>?8|u%pS9$1?tvBIyCUN=XUXH- z1FIhSdExT>lLIX{&T=mJl|4QSS|0JG4j`6>vYiWh?f6>MT^x!zbNpH5| z2TMa9U*U3G=%m-$JVCgQuKDOBE zg|^jDsfjO+r7~yh16F(uB@5T_#j#ZBY`w*bub~vp#sBQ<9B1oImj8!Rg=_z^FEgC; z|76A2P@0kF_+npXdU(1kFX!e7kBsk7hAThB=jMClGllE;LM#neI_E!Yjn7b)mY4WK zEDcvV=QmjKHI!}iqkf4k;B~frIl}e$^H>)+=U-y$&lN8Ab6TcrLB6$sbylYrwQXNx`G4;5ORkE@+6xE9CYp#siA4- zyyxiMZvV=KQ}SNJpA+tme}(2;|0EV)anAda9iNp(p2v^J>Zi_mSg*SBRl>FZ*cWxq zd1u-FsTQ7aE3VO`fA!9JSVHevuWv&&!u9y^ST#83VHmbXc&%`)pLI1l=YG`IUniXP zE78^DoO`{kzh1c3&$^nOb3bJ3ZxF8av#vqsoF-d;qj0UCb+tI>)Z6-TGR8;iXI-t% zIhbbL{x@6leD0r|)CF6<#ggZ9-*i%6V);e+UTW3DWBMaX+@kj~_4m2ISyWkh^Bs5b zQaj?OR;?%X1?}fxm6Q4{I}Uzq+Tn4m!q0y>sb8_j@u$KQ)f-xV=tU>>Gn5n`(f_oO z-;2K-GkwB$MK~sPiBq$V3D$Y!|I_d{@E5v*H6H$=aE?4-2 zhh;c!b56$=h3lUQ!+(u-%5mK8oc@IE|7qdcKG+hh74G^E7g5kJ^TZHxF4*au{%Jc8 zaSuClo+pMdR>5lL^xN(6`!C@M*PC_H;RNUOb18dIWPJYH@N>jKHS~sXxBtI0{A$e) zZ+4RZpr7+B>(rswBJyeo=Z>ZccjYmz=%3CL#B{L2N&XV;aP9k(aGfWJ)nKJ?H_kJ# z7w{WtTYg3Q{ic??;Dqj1FyOrBOy|0->pY13V87rZfnO>(;Nd7H%y*O<9`tZ!_?Hb2 zdH80-e`0vp!;=ih9vEIKnB^or6L+@TKLjbaf6xa2?l(;b4yNh+l)LM*b=z zpX-rNGu*tF7|iqVbi+}j@KV7{4~O5Se;nU@obMz(MyI&_&(wSe_CbSeOQG}5ciQ%4 zX%72TkZmdQ@ND5?pV(3?+_f*q$X|uOY)gqpKG$%p&4X-9sfXto&i&`U7I=8R#re3* z`MclR_7!L@_OUJF&S{^u?JG3$Y#-Y)<>5ubwS8<$qj1;0V&QZV+sC%ddE`qBXZ!Ma zh&;U1aJG;8TJGUx7U$!6=d|l=`^tsuyyP70c23)5^9n7``z1r1YdsEj?A`e*SgASY z6*Yu8WH`;)G-%beV3m>Qy2Lf8%h~iIx$A>qwQ!zS)XnplKY`;0 z;kzRFU2EiV{W63(WH`$sUuQViALts+@bG%!Qg?%_t3&wKi2erQdi;2-W}Q>Jta&Ba zDEzdu=6P(OKhHV!>(;yxY!a^L9n3Mq`Oc~L*}PeEnRiCO3!GC6ZQde!6U+2HGWdsc z>L=)o$h?ExRKta4-oYG$dx_rqoHg$R+YIM<2XoAD2fg)Sdwkl3Yx`mAaHeqAza5&( z`VVu=a524gjy3NDJB>WXm&bBAo!&a#9$z>M{ge0#B9?|z=*?HHx*zN|@`x{vrQuZJ zuK#;9M}1eQ<@{RxqFvtunxnp}V1f@H&>Zz$1@#&;T0Us_m%;V5Tr>|E{uA&dAN^s& zx&9U6XOaFdJ%qv5b-%ehwl9nLWF zdm-O};~e3;*5ecPLd&E62J3LV=#kGd9Q9Xp&3kyZaH&6{t5djZe~xe&9~p}VdhP30 z{l$23`&@q&YVB#;hv~ISt9}mW377gCY{qdDy>_$B^EK!C8*IUGGre}P&GDWQUWsKH z@|S*9aH; zVY>=-(20-GC2oAc@8UnUpZgl{@H*k5e;B$#?Q{Z)dIUEW}E z93SeY6Ps+_C|u%em}9AxX5X;mr%7{;uVJ=tm1YmvyjkKZu}oiA@jqs#C^a&_qi<@s zO<%VncGd6-&75J&Q5WXuC-<_KC`ha8k;AR>*ZpU|*k>~N}v7V!mqxSfB3s1Pk>Ep+~#2p`b=qc9vV^=gLj_y`XgdBpE9 zw>3_oDca_?9}+ItrHCyxJSE(1KP;U4uh4gOFxewNZpq`^gDD>QDb2ZlbFDs@O`%6@ z|IZqE_8)wOd)-5L^p)GcIpI>jQM=Xf5`{it*Y9~FzZZXbtd@nl@(aQf756_2`tv>V zi-vRkhOUFT9=;@8#|LyBRKi{VENgk*cR_BbgGChDX2q88LhrESdkr!rCcZg-E9oG<5-@&!d@<~rBfhcrRR>Gy;GE@O#5;4{fAsZWp731} zd8N6;cNdP!>0pNy--vfD&*Ou!IG95Rk*=5TuGx8W;X)BY4e_+Ko`s2#;xmm(p`3y^* z&#m&vXIk=nZnZ}~OLK{D#PY#b8otT)f3}f_{}9{iUTc_(trhgN4Ff|K|zU@x6%SPLF)P;fQb1)$ZX1!X-Ws8|q-0aMwSDT3+IN1;+sj z{;w6khvm#Uoy0l+3Qk+~AF}EozaNhHl~@fCw)foqd&Dzy z-9PS2hj7>aGR--DC054?+q>@j<%nl3&;Dm$w-L5)t@y1FF6$e~rFt4Fvh%A_xWxCt zOdL1T(CK!3R|%K;iP%yH>x8@hs}`Pk+Y@5HI=Daw0`~aU2v4{L@h`EyNC!%3$DT-j z)C$-7Syz*ASAU&w-GA=uEFHMP?ti`Jw{@BJSLi^RJw6S>wS8<$GYuZJ^QTd`ZlBv~ z5$?9%WXbcna~}C-OP0?20vquUz>2rALNcY z*hPaywtw4&>-gbV=@z~#;@=J<&-DYjawx?k-)T7K4|E+$^6)O!D=fu7ARsOMaE(IFIm=I4i%#jXaMJ#^TUs+P`3r z&y;W-pY=Frnf8b6_?#846m(E~5Suw0%#+e~XrW=)&a6+||FN_4D-)a!Vb`rv5{A|CcpKeyM{EXupN} z|J@#+72(=GwuPvFmz`g$!gYReTM5G5_SY|2aa=)t z|7(pu@=eS0`0-ffQ{VqsC8xN)OBc9#&#gGqLelIx3N}BLp>;6SNX?f1C zP8`>Gidr6f8>jB$*%y8>#6Snn`gN4 za&80l{iDq@O@4LCU;fp12b~_deu3}RA$&)w#K$s@nyJYv zmOP(ZF5HzbwdDESc8`3SCC}$}c;w49=lGXcpQGLn*#56D^6WqMRU7s0wEb5pT;>0sKOU<(;kzRKsW$R#Kgar#N4~~zj(^s*;Ni8xwSLysBHZ;)op8B6 z$K0U~tcsstE z3`cx(EQdDpqp7XzT1TB z_$~tv^P{h=_-;4y9N!!ZUBX@ebr|_%FplLOeiXGkKOo-OejVR9_fSB%E8itt@87{! zhX$x;*4jV8ehSOW`i^xS3R2Gm#qEj2M~|f+x(<%-#r~E2tiW-QUI^OpGiT&^{CTWX=!Jki{`10he%9igWqwq*m7fbnelJ)HepZC< ziuixg$g}-5IG*yzFIoCoSJ=ash3oicT}i@S|Evg?_&{u^P$j*PVvpadaGk&PI9{S( zylv;_n&y(f4LDw=U)c9;AfNe_`1Aw%0Kb1RZ{2SU->T4x$=@a%ms0oNto%hjYtH%G zjN=S`RJohK$Y<<{*_UJFVV~Gi zBHXnvS2)|J*p_fR{rvZ~eR+nneQZl3KkD7GFJHK}k8NoZ?%G$NIqXwxOSpr6{-`~E zg+`w3V_RD2=U=kNuSmFzAI46FTKQ4(mVL#-rG8@U6h70&+_kSnxU8Qf7FX%H*X;N# z)%>=X_4vM;OV1slGvXuTTP9rB*C3AT=sA2e%++5mT({3{)zWkSYSlmfj2+@f=jSSp ztLV8ito%g2Mz|bTQ`cW@US)AUo~JH+q|WVMweW;nelGo|>}#m&cXZ0GNdIeu>;7?H z>Z$9OcK>RPd@}yRmeEG)!bkI5`|2!tKDUj!9a)!pHLBwL-g#=?f7XC zuH%PerJJ7JYsXKkk>~tiTRMfi_O}Vw?|(4wqG#i5``U%;_gCPbkpg;VoZ?;i4&mDW ztgDBfIcWQ@Q@H5Idn;-rpPrtv^>-QluphCnLIHaE->vx*_GtUL|Ez03xZ8e@aBV-% z9og)W4_NXzcO=OpKcKnHpL5`q^mL&;enBJ8`3qlDo`2WCTd4CQYyQQ2%$G z=V#2v{7QUU&p&+J`S)~YWc>`;(=NiZzWMqPbFUg{r}mH8^$pKE6VCb92%bsp@3+Tq zO}O?Cd@+(GJmP=&i{<70SDtG}I;cI-s^6H8h4X!r$UQZZLqGbfHU5YP<~sfY;JNgp zE-U{Kk6NDN7qK>yDm*eih)3p9KjC{d(m+3akzS095B#n5zs0TrPZRFSr?~o|OO2#^ zIEt0@?=7$te2>K^guC{qS@NkkC(k2~@Bf9o)IYqpt40Rshqqh#i+ZRz`+p7fwSazT z`yb=MT>KATtC1SvZu?o9bN%C5Hxi^L|7_Ji)I%)~|HId6q>7$=-S$7e|5xmTJbbN2 zO6ke(*#6Ho^6)==qwuU#=C1$pgzNg$1zto?zSp)d-{{AizIbn0jTBSct5*F(J=FbU z{dxE)p|&Zj{-HhQq93(SjfCk3bGH5>S3h*AkuLf{o2|dt(q9N(Mn8b5ZvRV+Jlmg( zpK|(slT|nE-~)MzJt|3g;(p`PmY zdHizl1Ae7FepSMyexi1&kvjVRSyuf-z0>l0!LsmEFWilv8Y9o~1ILdBJo2@!e&|x8 z=zo;{I!k{Ic%g9DKlQ>TKaq=Sq>)i0K)=H7d&D|X#c zdDkb4D)0M3(S4O)xbq8ANQ{1#RU=ELzOKUleEQatR((aiWiIs*wNQ<$(zojD`p7u} z&h-(wsYXKdtr~lLJB7>o0lA|_dgxoJ^gh?WUBYGkfY?+c0T1uCojVx1BjU8VLnsa<%?pCAY)Rb@YMG2?Gr=OO;{Hy5}+7g++ z;TtuA`JeZX5xZ(Moxc8UTYi21-yf0xdKI1T%CA5s!^9tAZM2BK_CI#~t!gguhp`wf zrmy|Vj=weGiBG%wzjglOD z;gR@+zKA@=R*j~3(KuJgkJf_NNKg#cWN{b{<}%II-E(5 zKST+U_#Vv^F7XZ9)o3X_j*{c@Ea5tS5sRa_^!TT(_(Z(2e(4|jqDI5?xc&Ys`paD8 z<=hZ8*!3Cu_?7rHzJtWP9zT^*-2Uf5eoEIru63ic)bOZP|41e z8`e9__4=kB#}&fe@h{Yz_jgb`)#w5>TxP{D;#tdc{p47!qK55O{34#2%lZ;?yBe*g z$NtY+-(bGh@`z8wh8nFA?)tY>xUPQ#82@Z~>`AMBpdPZk+&>_;%+X_CvhCwGjeVFK z)o71!*S-qPrG5sXKaU>!kX1iXPqjSk6I;6IF?;@pz0Acvv89zBBip`eBhU7+E%m}( z`)Y*i`a6r`2Kw@2wtcn2CBHeB4j0pxb1B=EuM@80lXW$DIFIR+uJ5S5>TnS~`jV}` z!RUu>?4795W_t8rY3H8x`FpfcxYp0QT7Uww-|ZM zUx*Dg+D`RhJO5jS>-PEF4&knRn{e%aK6l9@-)_nCxyv5;4$XP}hqazM+(h+z?fB_5 z@;v@L){9jC1v|dGgvp!g5-1y^I3ku&A@o$fj=lPq*r_CcDFdVgy zbscW;@B!hHzld!$IxpPy4`LeQuj@-L)Nn9^a^vG}Q`Z@)f0bQTC799@KBe&Z1Y1VMmC)6f&IENm&()RzHaBUxK zIh-rp_20baT%WiW9UiAg;_dphVB~rHFjj~2>EXZF)&M~pA6QFpEY{8!n!|mbj6bAb4j=>ziP?zxheGUyXdk#k@#4%~OZ4FTD8bdw|F^E6brsTs z_{uD||5?Iie&V?Z&zh{oSD42~`j>4u$M+nLL;MJPcYhx7uJ!K)pT}{laJT(j&3S&} zxhR}WwYOXI6Xq)|&+)y8<7TS8)rxP#J9AwhmvCH1wdY##jd<7c>_4`pM7V2Tp>Ua> zFgK~grL^}4wtYpy_54(a<1*S?M47I9v2Z;;tgGC^ON5Jl%uOnsPG7_&sq4Q|;i4aN zpE_J2kDzz;!{?FlVO^CTUT(?rxmEHAb638?lIL@)Jsdt4|6%_GZL4sG@LiGdt+M3# z+**%(wUJN8-!%Np%OlYDMC5CPYya@M^}^l$)e4vKld)>xN0__s&tg1X`}y2P;jVnW zCC}&1dgOUb*W;Vdo%6^yYR>Z`_C{2=m>zh*j^8FDkNA^Vo1zEqwd1c@xXh238`a@< ze#E-_{w(G*-9F+UwOt+V5bpZ7Rk-XgV{b%-%RTaKhV!)nbcIVjyj{4=AIL3rI4s=t zPls?_A2M*g}d_H=Xx`K zJQgeb2=|=$i2S0_kNS^mKf3%I!godZlBFNI4zCG!^)FlcSyz=j!rj%sV)S$Wxv%;W z@2>o+aGn3GD?#L4zGlhuxw*o3t@jW5T>tU8Y0>h~$6V$oTsx_7Gu?|V&q)6;Uun+q z5yF#Q+V~OhZhRnKw0_P{j)gMeZu?1^^ZdkfQMiTfC2M}de5K_%KBjP7LZ4l=;sf!* zT*t>Oj`R5u^KN_~UbH;oLu|aD%?h&*>3C45-$2NH>hxzJfhvz&pt=~@cJaoy7D|cN4UIy&0~3_ zP9BlICo;admOP(ZAl%i@J~#doUlsBr&fWO|{&d^tbBlz#@&%SW&OO@YkuS95`P^=g ze39lnKj7L)9UZ5;tL*qGHu4yM8S5sx+rIxE@xc9)`2ll-3RmzW*xmU7^<4LVFa9Rs zr&9Q?h=0n2%lv?ACv|k*BVTSf<_Fewbk@TwgiHNHY^$T~!d?GV3fJ|21;^EN7tD;0 zv|r_NrfmYnN63F<)r^V118kFBP7r zyHadkC-Xw$Gu!1a|GI03wLgTmRd_+q54iSHM_TAp->~Kf%ooh1zDq4%rcZs=s_&@x z!nwZ7Shdop@b!zX|KSYL|0DcW`21NWed;_rKbo~X*9WczuV&Gmt9E^8(OmSiu1>mh z+1B4GT<2dFj>qZF@7ww@=F&djACrggdB211yqVnlf5IG7Y~K^$h2o<-FR|_G&|KQ* zwpQrQ3+?thh3ovz#&Hjo_gVWd$an3ZUi>Y>Pr$>wg=={}cR;x7KOS@RPwE4o8}!KY zm@l9{V*QD>RX8M%u-_VqzX9P|p3e< zM%wcm+yCRjb$r+0c$W4|*zrAOaU37bqdhO$d{(%`zr^|??P;^)drouSf56&E9c`vP zpSAhCjA`OC`ukz{AA9Po{Rh~t!gzm(_wSKg>PQpa(Pzsq8u@>azx?ZtR!WPkuOO?A zH0%7}TsYc6Wk0p!XIXQJAH>ShPAYrSj-M6biMQV$(SQ42=-l|o_^k@pk(x$=B& ziiam@dH(*f;S?O_$RpBS`D9C;&rSDmmTAWK3pPgl^H2X_`R7QgaIsJNk|B>MclD=P z`dL?|ho@Wed~TL-*FPDSJfEBGkU=6ZOxmS_JQVPBNWBd%Tf z9O06`Xj>gA@bFyWiMRhS;-A}2xBZhRT>FRnQYeq0cJ=2A*ZNskk%t#p@_cTwaMwSD zmOP(Z;*l@1x`iQ=( zBbD+9U{}6exVE3qt@7{+;o5(EZjEr){z^-p&#m>yR|!vi#;qT>9;dYUNd8p|*ZNsk zt2|=Y?O%;>-9Oe<@8PvZJ{kFs@jKchkGOT^>nwRbx6Q-rwfyz?JDN(H?zl%DQR~{* zU^w;%u{Ws3mW8|hZxpWU=OWr~qL1#g>L=urJ!>5vZImyfqZ`ZVRJVU2&CmV4 z(LYN!7Fh3p9tjKQ_SF%zb!47y+-|o&E?n9_g0_w<(2ZN{_NOBHmFUW#8_y(nfAz?$ z=I5Pe+Fzs_@O2KZ{c~3PXzR!_-SCRt{=C&b+B&jAH%!~@FGTdKBdjZnZU|fR^N~f( z(=tu_t8_z|?f)g=+J0_}=!R?U_Lqfg`?;+Iy5WO%`zyi;`qdHERZKVRwEe$oxL%v8 zql#{LuigHdaNRz)l|;KbkKS{W>FKwmL^-tUFCr9)v(N#{@w_E;4dy)R5 z@9Jne73{a=Q?)$ugL8wfxs?jK?f$1(@_cS472Iaar)zn{w?eGZH7!(dvlV|wGc0*N zw}7sD%a+HuvHuXC3b8`hJVe*MVfQ~v^K;B|9-`1P3+*3#_gr`u$5nJ)skMGSny2N@gKcx6yNNbM^80AM zkw<-iZ`9Euy6#llz5*k!@6X)y(64Cso3?zRCC}%U(C&6yzDUbUe6J!teoVW+XOB;@ zCC}%U(eD3e%a<5=ZU@hze(v9BHy$71_8-Qs$2ZzmudLCv|7FXU8F@Gjv9zgfKV3UZ z?)B->a^VTLyej_TU)NSpg6sbZEzkZJU)RvJpRoPUdd>Ieh_7quT5J`@zdcX#y`UHm z<_Wjx_d!Mf`L_OQOF!%CrfXAd{WX?;)>TK>DqDZ8#re3N@^7+3a<_l= z!fD%HvHz5xE>QkfdY8)^4A+n2| zmuXkf=D2pkEAg4n$zT4p>$vs(evnm1aetM9ZL$_vrS~n8yMK-Kg67ztA3o0O%6AHv z{mF14jtBTrfbRYz_RF+9#}AKXK={^3``yB2e-C?mYAjhE6}TtDdn|cAHz?ed4;Xpu zpGaFFe$=14zlZ*~?en=|;jVnplE=AYn?3R&OCINrC3)n-n)Ci%xEMT>vahoJKW^j^ zl(_a)V~X&+56gd3!exICdwc5W0zZn--QUB0obLZ#{N=G)6uv9spE=>OzlZmJ)EI7l ziISf;9Q%8$Yb@Kt7lccEAU4#PJPI+%_0OV~=lubW<*@>~{Fiq8E@{sD57>K9V}*42 zQ#LpE|2^|aB)%_y(fa%>VoQw`>GKg4@PUd~Mu?#ibadBnH0mClcHbmJTSapn2k z4B@VPnkCQYR(RyoEqOk-(j%XtImb8luGLsOUG{0q|A=?pKKv)XDyPfr@12G}nM-^l zw$)f3KWfsAZ^WaPM|{gzakoc4*KowQ=<4+FJmC@_hz&JXD%|x? zzLuBxMl6p7>9W(T_(ik#Du+`P@a1e4FN+znrV%Idt)EJHFbDJjX{le&*@o ztL^yc5H9(P+*M;e{3uZ?e>;Wi_~cj&2;UX)PnVHr`*YELfk(dEaL!-o8qf3a9^qO) z>zWnr`X?Y<#|Or0d^2U*pD)FD^7zX7jB|Osj56)}^N{btdH%xOrN+xCv)#_`kjd|- ziJH>fAORk`4Rafi^wypgihzPh@Tj2&$I1=v(UcQ&$^0f`@3xY*;-!eQ#+0Wl<}06AE;Nl{~X`*IIg7(JlcF$WPEdl z>-yA#<3fIvs9T>W(eG*+k4=)rh`HS3D*($@gE=K!+-E^e8m1z;kv#BalAm=?E8~Z?^s^0 zKe2XEZqx2r zAEoNnH`F`k+CS`zkZ{-k)tXCvo1;yI577DdS@jL|PRnEbQQOq`0G)4tza8R%xzso0 zjv8;}N42{3ZM;snj?XL{Hwt&hr{2gX<1fc@vpmXmPsG0s!nHh~+albRZxpV_m&c-$ zwshL#(|agx`b={ zpzGBZN_)b#uUoj*&$?zQ?W?x_9xc!H0kvS$za5~ot#*6`H0SF#j)hmVDeY{#J`4z# z`heP?#>e>)u~vQHoLP_0Y8+1q-xV4EkdbHq7odIIydNbWHk|825M0a0N94za>-Y~L zKUPKF9iJ)T+J3fmj?Tq@x$?6X=VN?%&GR;&vp9}l#dG4}Usrx!xYP%(1+P}qxer_G z8`KN7U+M#DfqJ!y&i$Cp7o{#FKBK>1g#U5wJ$irYlv8Rb@xC7mr+1u1>LUJ(!@KB$ zLVA~C`wfd5d6QJnH}D+tWO6>APiZV+xEf!_qHLWcu*Ubjo`-kqTrIZPxlv zwe6co!gG{iKkQT!+2nk#n$C~n$=d$$Rqz}io}%p^Ujxte;i=kw*r_J+e0Z9+ebEY@i;z zSvYp-E&GZnF8l{l`%}Re$hr5Z$NpmQzkqZ97kzjM#T_{tocq7z!%L0*d88&0|1tW@ zjQz0l@1FAE<;H&4`F9`o;T6XILhuWGc%>fyi7cWN_!sTJBg+0NN<0P6P8s+S`riTm z89FVBSA(~LKLy?i{!tG{jXC98r20|YCc3~s=;5{C4dCX4k42*-T;0DcrAFF4{rqD4PFP{?!%jOd`#d&<5#{Z zTt(?`rnqIquz5L^@5FP|@rv}XMfY!_LC$dQdCJ3Eb^j(BH{fl$e-lj`aJ<>b<1 zpAb0}e}(_>inQOM$7h2569!-K@J>BG6YQUH@WUS7rN?K2{WAsryoYz|@tHvWOr!qo zdC)UHJ?MY2^j%HNf?omoO?Uh*(!T)s9fr^O@B#2D!{>c?(AeLB{;iPn$x)B~kg>lL zd=>mT569jD$0uS_O{{_A`x>J9H*W0j#`EV19N$L~#iztRH4%_LI-lH3xJtI{n-%-i z#J~o8PV7??!43Glu0Ioq|6>Vg->ZK?*Pn?JaOK1CoJp=f6Q$srefSc_&wcMOR{yf` zZwU1X_TPaICr8*==lJk6@Oi^?eRw*>pBXkh&xdDF++VP_vy;%j zTH$9!`7e_aPrU*4uZQ9e=eSljPaX;{t|4? zW0n5udVM*Dn|;=B!QGb(4*j=&+ru&cJNUx9{(9)|Am^j6(YaCbX8uR)sbgi}&vX1) z`io&7#|QKuEBE0gCO)|T6+XNa@>pLW_SCUXA6{nkbAEUE@N%P{^Sj%JS3tf6{^R(q z^Wl}?xc6cw$8Wt4uLA#1aJIj}hgVblS?JqNw!hJb*XZ~=mI*#39PwxQuU7Z(SS6|B zEPoZpm&NOJ|Bh9GWBg+{=6~+rv1;&UAKsw*cdQ1y#fM}5=lDV#sbh=65nopOO%xY; zPUqKjF*(J(p7C!6?>8LvA%?erdP%)BjFzj^A?p1bldxiLVOq0UzFN^moF))jqt( z=rXa*W_@@Nd>kwXKWx9(z7Y647;40^c^@7&^(PN}!H18V z_^n0%T7^f)@096Zkkm{P_?4dcoi+UnfhYU$In%!|c#037H~oW+GpRm&!NhM9;;T@2 zbo?$N{^m@4q5mIw!886#;J-7x&4(|8ziD{84_~499p5w@^)p8Qs>H84)-LBTkB(oS z|9Snog7^)RbJHNt|8D+a&7s#9tKcE<4i8T->x(t;74UC(xYFwjtRvLiD)<8)zL}i% zPSbyk|4rBO^_|r|#8q8mHF?*U));Tc3XsRE@%m6us@1}S1iR<(0WH!Ye)Axp`sdRE~{7v-we=-N$#K%;I56=bH_x`J? zOdp;{@fUxdTO>7=<-_wSZsK0Uvwe60_?HaN@!^HwUpGA0hZmuJeeI>D@_cwP#f|3~ z`FtN<0)CU>1wOnKe7*n3-x&Xuq5Wr!e31_?r?|0m4KMcL72tA34F8q*@JjFx8u?Nm zUWN9}`f{qwhhzS~*j(RDmHY4-iktjz(a*n}8-GGcd=QDBTJS&e|HvzrWB#9Vzk4N? z*Ml4XO*TURZJzjR5UwW8^*3(*j=DaFOx#rMdh?L?a?JlzjVIyF;K>%x@#t>>-*OV( z3Vzv1IOhN96ya*JgPa?lg?*cz*b(txyKpsW>gx^v&g*xJcYt5u>W|@_;O{#L$NWEY z$h6;s_CM@tzgxJP?3Qz!8?N@W-vd5n>G$#g_`*pz=Kq;ei(lf=9|XVaBs>KE&nMww ziaY)z;c9Y}wLPrVyhuSfA}a>S@0j{Ht#JF}wxbs-H2u73-f& z(|$YjRXI_C+fqXC4aj|e;4@ClkjeE zYyWt+SH1^)ld*3A{ZEdbU#9}X75=IjtY3Fi^!zt90DijFzLy8Vt@TTcdG#U7VSfCv za5bGoPW~g&^D9bE+{n)jPxj#n;0Fv(@!<;dtDZa5bgB>EEbS|_qo%vSZ}7CAB<-u| z1n_Pjo-FOFY3#2~V|^SWpCaw6>CNC_AD&95#65uh>vw|V`Z@n}e*ef_UreWIj=ySp zmK=OIDVnEa|NAJe?+<}zk(2ifI9_k-`#02d2F1O76Zm29Z14|JS`_E~f5_uJHC;o_ zhyIiGPhTC8&(iYKnc%hHJ0WlLZ1etK4|p9pSC4c2Tk<&+cQlDx#Qp=WFR#9fE{)>3 z;1?TS=EL*A&GqSVTwlh>=TrRY@me11$XH%r_Qw{{zh>dsAG7+0`5*FXx&Zyd`tE}> z9N!i%!v5ED*c)sH&jfFwi=%ikct3axIQ$>OOTgjZW3Axue+lBXtN2`D3h`+mWZJ!MJJn%H$|Fw7pIO1z61w7w}SAyf-oT*fB%-=EcRTQ^& z%#07WpGMLC!~6ddKUwf0>R)cBCw^*7{A7dAgKzi5Ppyt0ymzdQmymPSAy53&Vf=42 z?L+>m+dc794{q}N_<|2_0M~0bb$ro>H&T4^*~Y&uKD7Wnq20s9X_?iy+@E(f$ zo4$5XGsq9`{wBLpPL;w3<b z6S@cSP^uZ^$NPWI`@dHEc>n*@LDXl|uNm%NE^Uh9`0i=0->BVcri`4NHBbD{n*69i z|4^T<_>G6pnf#~)F9v_WlOKqA>`$vnjL&feo!bgPH}Hp>o?dR zRsWA?pnhQfnl48EV|?CMjr*gl_{N+j^Vf65}fV#@_ca2U(;3K9X`B( z;{N(=-Tusq@b^aPFEsf%2l**-vgQ67tNkLApY!0e5k{;M=0- zFU)DY{!!Dp@DE~j=RoxQg*6ecf7EmyIAS%1mx1F8ou~7`5vwu0+^k=U(0-K0vehn<&1&tK4~-#_kwd>uKLE%Ez@mVc_j`TgSnc)bs=G4JmV zfH(N?TCM+hHTbFzuhaUE*MP72aLoUFe-qw2Rx{+o8zA3;{$YG(3w(GZIOadx`=Dl# z|1tJ8f%E+Z4d6vS9P>Zl|8T4k9Q8X!z6Jir{Wr&^(7!a{QSkP{+-Bg#QtYKI!`!WA=E=EqB6|Kt&5-LW z%-ss_V>p-INdSM& zQy*5rQ6Eqn)Qs}sYbJkT-^}J%j-1x|SJ8f!4^J@q*TA!VxYGKeN6qH=@Xe6t`%7lQ z!#+F-d>kA(GCS_Wlfmb~@iRN+!*TtO`}6qT5;cqY!|R`!R9zoX2h?nd@TmHLnj!Iz zwXvFE`zoXB19C#*A8TVZ!}fW3hK_%%jnz!956_hKxtb23{Uza1<3E$7+ebTUwh|oA z3$*J$`Xucm_tb2a56{u&r}; z=J=~-D#+P3<>BRqmxE(`um+9Vzk!VC$6qyr@wxDi9*+C}`T7O2YNi?dCmvpf@f$bm zr*7~^qpyEvs=;3|yvK*vfG-&y@Zq(3{4h@H1nS2HlOF%o>G7K>1V{b2;C>IU*W)*X z`g~$D_*M^Z(Bp@3QYVtgNyo$2xi@c{{V|NGj34%9)rn;APeI=1xc^`LQw9IDkhAp& z{A2TG!#Td%z(3{TEfjyrEi3{3CEy<*toW_=TaA1RfxP+cY=q&zvkgxGX4tVtWIQsS7Q8a{oOMDY6kgt zBHM@e$oQ+7TJRhn9?E{h;Z87y2Itf6UYW zkl`Wlaq#zhc-U~%AKa(loVVoR;M1joUwV`8yP7oDj6v$D^#{I#}pM4l`S-! zsOWIRL`6eIMWf_n;H9~bDx9$PYdt|nP0eklKf@;#M()YmBUYD ze&q5gIPIIYlN_sv;L~u{PpqBf82!&8{fu5e$(M_TdMSQNf_<+4SMww0MsloPc&E;X z{Ac`E`_IgcO&#_8UNM#iM5j)YlNSu+FwwAnKSA26YC_Mep)y4BbO(^SwFp8 z@g`itSwFFN9Ia2b>mS@t{pe|6XuNnYJK-|>zi<{|5NL`m)qWiGybdf z9rH9fHm?0k%-=H8K3UtD^i!C>x%pde+9zwfXkKC3Cu_TCUTM~MFL%dzV*RW_PyEc& zZ0PDbz=IO`|oj&f`&f;0ZJev&VbnDnuq&_A%IGX2B6klQPS zchct)`v>|A(?2Z0>3>c-F|mK3&(QtDm^LrG)bE7)hep~r>!+6|O!}!CL;XV&T$P{Q zA6&$n;Z<;3K8tvZUH{Axe>>@i?YEl#fwhx*DV~`BjQ^ZpP-`d6PwWfz5AC#X`aaGL z82;f<|Ih(v{mr?7Xx<5D{mr?7Xx?Sk-<%tW=G~@$;M~A5o>+f-XdmEse8Aeb@h#$m*1nBz5g$U&`tDCDCcZ^{ z7_P>4TYii92%NF)Pn0UJ#r}_)^&RWDXg+582iA7Scw+vJoAyaNlw&j4e=gKNOqlk` z+DeYiMes?}K3QAIG3F18^iyVi$2!iW|6HhkPTTY+EWelao!dXn*z|4tIU&sFZ2GqS zEaLNKeaE>M_3{?+1+%_m9VfS|`n8nxos&LmKE1wUZ6~)eKBYX7*#22F==B|IJGrd@ zeo2T+yFO@wGd{ibP>3hn^+7Yd2>u1NJ_zO?tQpMupaotG-x$)Tn)My)xD~6P72aFE zpV+=x^O^ZMZG2k>`~!*oA9F&@`75_&!c#*$!*a%#ZCS!g9tiPF%QNBG@HHWxWqB67 zM0hLI`6oBNY|2m7|6X_v{O5`DYv%lFeJB6a2d|Cbx$tRtKfEr2GybdfIpw6we?@41 zN15vKV{NDT^6!W8x4@JiYdgbl3-Llzew35pNuly9GUdnGPV?B;Li%ExKiT+LD!kZR zL-|u;c?rB+c(N ztPjx`eFeM<9$NpQF}xC94OizcT)kcYqm|nlg}3Z?Azp3DpK_Mtl>f5lRQWsU*O>BW zZ70Vm|3$pkls{`bIZpX6;&oGa@GD@;OB*Sv*oJ&w+b)muOV*N|7hj5Hh4IFyZ%Qj zw^Kioz8unX?_~A;8P>LP`vP%49*VzR_=CHI98m4Q6P_R99foh~K%Wce>|H|sbixmz zr+?U<7s0#We}~gQY|oG2-NOIHdcNO78{Wnk{LjN&KjxNCkKx;T(9?$hIl=uQT+aCa z3+|urlNmT|coAp(|Hbw2IXE?Q5$_lN&tHP8`5|ripQ9oB1MtJ}1vqVZ5g){U3h@az zWAq|Eg#I3Q67h||zYvOV*zj$`=xMqCd_0u?2>c`HB|Ia7kHS9%PljhkaK`_i({={% zaeEg0qapj_@XO$-@azaa0WX24!5PCB=_e`QyWpySpN1EP;+ryj+Z6f&_}WnV({R53 zI*<)7jNmiyr{Ov9q6j_*CvOLcaeFa*Wytmzs?dg>o_Pi}9B;OTJc*S1l3V+7BDQ@^&2!J8s@CY-$AHV$u&;8}3$*R~0G zO9an`Q@^%N!doMF4&_7tMBgO0w?*(=IQ`GIE_izc&x6zdZ0m-1MDTn#^_RLUw|7SH z0yy<^+YG!bf)~Q6pWEi(-4VP9PW{|A5ATWK#c=B9Hr2oMM(`3i^^DEtD(hh>M`K2+Zv$!p=X57jqE@;cK#RNoxQ z>(SFb=zHb%;Ryd4;It3b_eSa);j|Cc_eSz2IPF9Ay^*{bPWw=OZzOMl(>_$+8_8R# zAG8m~X1RSZ!v8in?L&>tk@|Kx?L&>tk-P&=``E7P*GPo@PB`sD_1%&BE;#K&_1%%Y z8?Ne3@tg1-IPF9A-I4lUcm}-mO?aPaAKS~`g!h~EAL~3h-Xp|cKgIgbt-k}Q{(M@< zzeyY4Fg#s|xnGC)l#P$Nqh53B`!{a>Oq=;HzRT@%@DuQl*U@9+>x|{9|D6}&jeQ|L zXF2`v4s>sPKg8$l{I?yR1aBuk*ZzXl(?9PZanTk&&-|Wjuat|yqKuRrd~gA zZb**z!XHxeCkqRGx-=XF|jy?^p=2zSwamQc;Plv1d73W}f3`Ot^;s5ME;DvDdu-D%m zN{~rBq@YV=k1fPI& z|AZZF5xf|_1^z*JJG?Jce@fu6f&1Vc5xf-6_%!e!yfcEAQN9P^%n^1}z&{!)zjDKO z(7){Hg4cxdw*vkb^pC))pNn`U>7NAuD7+_vSE2t3{NLfUkJl3pKMkKi3}>er4kct!;8q`7o*lt^&{KbQRKs&3crTp#v!e!{8^QbF)Sn%-@Vp4#52t^nZX>1Sv^s(sgyeu)r!pH}VLu|EgzhSwVli}*ZT zweN;E;R|rpz8jX#d3;)X^{Lh4|_TBv^_Or0B+Bai^dM&b_ zjb63y-Z$YnaMiy1-h}7ERr~IL6P^cG?RxMuT-`aK745Ms}y8lN3rLjF;Is3&rqI=ZJrFh6m4Dfa1q z>3iikb#%`yA-!GyGxwC^6+%qRCbn<-1U*0HuN<$0tMAXb_U-;ZS~*??zcs||{y$nd zUM-tL^^3>c2bSA4=>$#%t{Uzv{m`BY3Ud|5yD(R|K!K`Cn|x zXZN|G{HZtjulg4C+O;#p8*Kj5b~XQ4DE}L6{?j%zKRcwi`~T#P9B&a~XHO`8yZ=w# z$Z`6Bo%;NNQ@(cpAFUj3gBOJKcK;u(9H$Q$|4E3q+460J_rV_z@phB{Z$j|2g*}cT#?fc&Ew#aq@pB@h#$Ac72m#@@M?KQ2uqB_4jt#=gw>)c6?f$e|6&T zG3zVVQS$C_cxuSMUK?LK@%0O_{e@6`eU|sZ2jCx3JQ!cmnEKyO`Z@4TAi%$l z5a_3cc%Vp~pLX;8 zeW@5e20uH*)%E}A`J7nJ;CS!b6nD}eHTv-pAupa2;+`*sIOD&%zvxS<|DF`0gom5+ zh_NT)>D%#t#{~IH`+C2=zSQ9pMn67I{!o9e{!2(dY32v)4a%K)@L#C;fuo-?`8PfY zrwzStMCFger%nEi55ddeKM3&|_-Dy~%714${7WIO?*H2ar+?g80slmZGyebg!z#z% z)k16-R`V+-{RMcV=K5Ed?-cN-{{>Hi?-TL`VpFdTt*ZV6_IEP=|Bkd@Aht-J3{Qa* zTO?=vSLesJQ+AqPlo%g-GX5_y3zpu&=NeOz! ze|3GQnwzTE6_->0mi{xoe?*=1U$J?wc;RR0e_Wmqzg-dYTEq+B4;`Zs`a<}>JNyxG zVuF3f|5rZqFF51>D_{8+yu`MjY4WF1h|3?P{9OM_ZTp#lSHW)&@iNnX#^>Pe@Zu0> z|6jGA@p*U$JU7HEO!~B4xwDlk3s!`9rAeQ*D|faDaoLd&uhQ*LjxU%PFZ;DPDZzin z|6kq|#9#0<{kt0<LuyuNs@x>k^)ClwiNp`qzrSUxu}t$*$CVR+d89_wERd<3qZ@8HJA_^-w{#*mLO&=( zZeK{>Z~g0r55dF!+wq^+mL9qjo)^;F@t@e1&QXtZ-x1=B|2qGPWA1wRvJfA(@%6&# zXV$zP;&%U^xry9423P0j-1tUK|4H8|caFpF3~|PPb^Q-oxpM-3PKb|NuEzICAyyv= zamIhGpMX!nzZ>F{maFl98eS9PQ3TFKf(!O#Twf2yY`EdRXsgA5r2M=+$DK_9BaV;rjG9tUhUJEv|R37 z;62OragtZt;P71{;QBb(tG&zRNh&q5bhEh!D2HC{{o;84n0;)^T^T0*T}d3Lcn|*A z)iZC2b9J2NJy_~;<_4N`4fP0Ru&cv+@Iw21CZ3NZccofRe7n?V)4d1Zwh8S&j&d!)I6TQyRtN2 zDxc-~*7Om(io6Gs#fpGuYcA412d9tNRqWmWia06Y)O*s`&kr9N;JC!Qf2T0d@6+*9 zFW~z5xFgjZmwNaA)IMKM^E|^h?+|jRg5xsp{x6G@1N-@!>*uTOQn8flM=aeIkFUUR z6`zi!Li0dhsJV`Bmx`sytNEiFUym1wTx z+ofWu_G&)u##d^%if>oGDod~CZa2O%%}sm-VtMI|euUCl@%YLO*YT-Xsx%McQ+cM! z|4g3G*~@XOene1^Kb4NYLaeypDa`|YmFC8OWk3|G%r9+~8Lz`OUmF0T#ryVPg-STPF+?2m6>lW{xE8OyL(tOzoKcs$-aNO=y|IOvi zj$VCs!mA#0d5h*c|97dp?$nPMIxAj&t(u$XA&s?%KkfZ^Ic=jPrw<=y!gmoul}wRAIcEA#TIq5k+E;Z3efrDBdf^|uJ5ufQEp`5~X5zJU z^Un>Ze&3Ph*6%U(v@FvA|JH6X}~&&HnSa@V|&yDP==5A5bMDIz^pq^R>7!q2sQ z0bT`Xe}${(<;TqP2akJxso}`v?rQifT#BVJA!F#{X}|YcvHZRYv3%Vb!hcFV-)ec@ zm6prhk~z;e#PZut#RhBjCwHswZ#z6$#JtPJ^1Il>-_2V5$Do$p(l7aH1-3YrtK>`ayM(u=6?&>XZ+9Mj&isC1fC=O$7{rr zg!D7u``|x=v({e3GqL|3vApUru{@2vfX6ory&DksFH6My?}+8MzX(_Q&0=YS{cN4S z+?|1a*6NS138kN-)0ew5;jGmc@m#CVfwLC>^tO;b&+2pGti=~`#?17SiSOI+F1Y^w zg_HjU)_xwGwcMwl3fV8T_VeMaUTGM`V&V#cS zfAWbSf3?2O>gn5evzCA2{VM;wZ^iA`TV9Wk)XyiDhj@c6zdH22w4d6L{YG0q3gKJSU`#Jv{_&j`5(0;VO#k3#Vj@-SVdA$8--fGitg0ohC{N17S z+id!(FX@cn?N;9g@1}l^g!CO&Pv5`0CxUnC_9J%}kbl2}e}??y70+MRZ1gY6x7d@_ z@K1#7cU$|NaQ1o@@gAH1jo6rmUm42(Ufq7=ZraI{f2I9=FK9nHfBJO$S-$E7^mDYI zdsX@R*TwzoH|>YEBX^I`K0Xt)AFUrS?T5A_caKJJ+RuAI_!aP%;CDvwDO-NM*w2P< z3YFh9d#XI~bk)g1?xFqOzeSxtbL!8GEDOIM z`&sS>d|tO7xx1D6@vP>I>JDF^OJjUaD-^M(&JzBn)4BhXll}z9DZhl5!q-IbB>1Pr z^7H>l`WeE%b~3U4O)&naw881$_hd!zWS#$V_XP1N{ht!^pE40K<}o?x@XQFF3V#94 z_&K5MhxKWs&-i>k{r8??_?Os!<#jCoCels%q$4Nt;2$RaCW?gr z{@1;(Py>Liv|x{m+D#MDTp;e-^wnf)^P7@l#He!7mZqpLfZRQ!hi2^AzoqqFNV`UUz#5BztZ|&0;l~h;#JoFQg~AYueSCp z;SIvSoWnoL_xy##@tHnV_5Uh%Ine{ZIpkl5^^g8_qBnwfTK`(%eG$CN z`qu{U7yfyBMWTP*HvJCxfbh?KYbgC5n|>#JFoO5m^t<3g5xmc)-whuYe)cy6?f1B% zc>C?Q>G!}#g#VuFLg^3K^n2l>5q!|5-v=Ly;Ec<E(q(;t9O z2!G{0q4Y;=`h)Pv2tI1lAA(Os@G+bIFnn70S+gQB|Hp0mBk&pFpZ)hx`V%(&QTSX0 zpS00j2u(=<<*-|k7W{?EX(g@5Kq zqW{FC`Y)Atv6h+$o^1Wc&ldW>Mfw!upYr2L#s4$pU#j*`;z#VW_zzF?FU`ikfPZ=L z>s9{8vX8}2o~ZeYWS%1TWD5VCHzv+s_GB2&U%96Uo*&|waMiYx;iVBg%j6IFAot|M z&rj@M$ul*-QDcYPQxL&(;4i?N;Dr%9*ThF0a!D%R=$_QRy(x-2id#WOMq0OI6cnQ3P{Bi9U!Kq)&v*eyK__fTxTwZMT zMa&=83IB|*hx8>Tf0;YRp1LZ6mm2%b?P5>e2Y)JLzYM;f`QdUA`{Uaqc)87=eDv>w zuL$K&h0UJ=IO~T+ywc{6n!jz0;8nJK@~FR*-`md+3GI(E6Ib1df2&38bGHfq)UPDY z|M%3eKB$M2KIbR>6H-F;zZU)gob-3C7yj|LgzA5t8UGmPjn19>#yT`YZSF z{r}(I9pcTFH^ce<|L`9}yv6bsIQK6Yt`6~5_`PEJ1sx*x>2C<{H%CMLPn*>cWWdpE;!UqjCGgmJf>+TW8>33-J-#eujkHn*>i$5$+H4 zql_QtidZ_=$nRnN|H6`Z|7y}7gYScP!KWkmIQHKoVjH-J-(LFn&%Ykue=>UVf&JUq zm8ZdrH9xlhWcZ{`U+!W2--G|3|3xVMDV@IDGY+4N;L}z=1!sQndF}_UN;956Ggd!M z`XYkQ>HVkJ=?mmvKm6Qy`!)W}Tl+Kcarl`b`wQ0o9DHmsCrv$nqip3~#;>+u{;KU$ zCTjmScEwKgj2}(!kB^UrOWnW3HZDU?|MzjVzbN<59E)#nvflrRWpa(i-VEXY`?>M` z8>3Ir`#-VFz3|Kko~rkMVwwMhXTg(0`ZT@&6ML5`zw8K}ZuXz{rr>|M@E?0Dq|eal z%e|>^#;-*@Q>QQYrokEiAGBU={v1|%rEwK3x9KP{?g=6m*tE*qgpWn=ervxMPW!xieSCgn{2O3=_zeBimGFrOJ_!E<{0{hJ z1Rt{T^}wfuU;L9$e8V>V0rh&41 z%Y8!l7f*%!o3Z{)z>^~Qob_)KE+hE7^=}HE46h0Kw_wwsfv2#)_Qk~X@ky`W$s4&Z zHG(JE^ylGe5nS5z7vSmeb)+w+)c%jIU-+csCmp#jL-_0Wgwjtj=@Yx$ml?rRP5Q(x z_hm)!G?PB*$bH#x)&Atvcs%`dn|=yBNBHah5lTP9rk@JWjo_I!{WN%91kbYRr^EB% zA5F}Ed@}K8zzc-Gwkec;j!i!kUKqi1ZTea8q6nU6)6a$%!_QIiAIyr!pKsI8ftLt> zO>Zdu0-Js=yflIr+Vu0_Wf8o{rk@Wlhp!LCUu@GafL9BD)rUjrm)P_R>EBx-c&SaF z?{G8Jh=MVcT4Ck-hhkc6U*!8uh{#L@< zX#3@G{9D8s|JD97c`NtTvp@VsV*f_WLXSVA@P-Ip184t-zFY2VjNr94K9znK{6BPj zP4W2ZZ2HykcJ`mu_#qDlyxycw-zxWYMDPZaK7Fg)*BQYZiJ$r3US+=(elqhL*FNLF z+Fv7YS8UB>f4Z9db9uALKjvmDw$lC=@fKsBxzmcRDe%&e{Z{yT5xa=_`z`plh_~7J z>xC>Of3ns2eK-Af8-D}5JA!xE_#5Fp5!{ad)UDX@e`f!CU#Na}>HVA7hR@<3^&{)f z#QDj-ZoPjK+wc`Q^((VCaeUaF$ z@K1hc;{2XDzuKRP6~7K26yD@{@%;%?zX#0z#l8Xfknr~XG{grjAA}FXvqOBya>mbn zqr%(!vk)JK-^==g`SB}h@Ebzyf5hsC(N73(&nqGQD4h9gG4s=X}a^XEY z7b>4=Q$Cc#aeeH6HL_Qepr5h+k7Ivccoolu{GYRYPRL0KFAwo~>mTDku6kSfo=AfI z1rz$-#L+45v~s_<@k zJ;YNiXMCQde%$ie5Kpx{6`l^iJjBy1PlIO)uRN50XiR)b@GSUyL-A!;eL6f>c$@ze zvY%=78SrfQH6eYL<&4jhIl{a7Cn26~c{aQNzB7l!n; zme<1Td4Aw8L%h!NI(P%TD8%b6uZK4ZZX~|&rb`^Kj`rbjq$$?-T}WU zq;I#p9o{LtbNO;jg8dH5JK$aLts&lNc_+MEc-i|xyvy<~cn|#c5bw6U8{R9t_Z$rI z9?N^+eee&4c(3KX@P6TOem&9uKFj;ygYf%9ydSRm=X`!9;LAh(!+_QI!-s^o^2;Ip zpyh+`Vfa-cK4ke2d_;IzheCYV@?rQW{IL)pv3vwR2G0udQOif+<2-+BIK;;+A7g%z z4zCUIakz?qfS*a>z3rQ!_$Mr%fKS0g`y*(KeiA+{yp*Ake#-JG_ze8U5TCYu8a^ky zx9$(|8Ovwj^YGC81&v964!!_S3hC!9pC^7HyyO2@h%Z>a08fISnaI&-`}~!!NbZjx z8sE_vo&-;Z7licEatTl2{`kKO@np-B;i>Q|Lp;Uu6nKVE_s1v2pnpQ6=8tk8_2ZRH z`0XK{2Iu@Ebwj?ACA{S?Czd~T!uX#GFNEJ8(q|a^%uVGhx$qSso@wl3N4}EH{p&v& zvY%yn7CZ;;g?P5*+3+InPyc9$=h*Z!;d$I&{tKb>b1lz>=ff`y@jT1(;04^@eMgAr zTb>WEgNO6C08aZL@8v7yLi}T8NM8sie~C@LQY^&ZL*o}Q8D0c0fo}=Lheqp*;icSP z_l*!oqj?FujQfwC7UF0$FNIfdf6&nULus`Ch46OxH6j0rN$bntl|tMW8XuHR%`4zl zLVO@xf6!=N39p7f6!H&^=2h?-cv^^~(YzX7E5xnOhBz9{YvA4RQ2(bis{T{9@|Aia zD!AXh;C0lF-;}B0b?^pwaD9;;AC*Sy>*0+;Z2d(@k4EzbcoY1#5J#hVBfJ^T{X!Gc zN27TYyhVsD&xAM{&70w^@HHWhM)MYUn-I7BCdAQb-U{!6UlHPHborOVJA^3j4{_>* z=I!uKcxi~E(YyoRC&cFI5J#iaZ{w_H3jCH3$0uEWwdi|?@}*2Q?}qon?+9@; zn)krR;NkuQjrOk--Y>*W&xX>+XU+TI1Ms2{N27T^d{Bt8gCUMa^8xq}{Lv6cqxm3w z7=CJqqtSc_J|e`8KL~L&nh(QA;Wvdi8qG(@-((?f_-lxx(fQMhejFZJpQ}96d<;GT zKR=YeXfz*(PYQ8;X#T7;noq!|;FTdg8qFu+)9@uBjz;q-_>2&xpAT^~noq;$;NkX- zM)Mi?JkO&4R!EOV^Evne{E84qqxn4fCxqCvKg7{!z5q{x->vMduV)OTec>AM?`_KDxjedU)`a-z6 z|Awn)|Npc{)H~*t{*oYK$9_KgN3eey_P;Jf`VSKKFZUN%`+3-}fZrXm&-woqe-yFH z{w`w67KAvlPUySM9JS-me)j*b{U7Xe{(kd+2yw#M>i%U;`o&_|+!x@N!1<2)3CD+c ziQoZyaQ0=ERSEI7Hv~1x(U-zshi?+{=!g)<|0U#q8T=La?d;#S3z1AcNYIzt_zK0c zO43@oIuu_8`+P4cg?S~tq@LgCq+f~suVMe+@c-W#{647e@9S`U_P+@K80XhNEX0zz zg!t4)<^Fnc+YDql*YBU#@{YJ#z`y9uO{ug4s(rWUb z85hZy$Mua4SH~^>Gd!Xv@Q-mnZeQ7I)t7h$_8Ir##y)%en?K|~!y^g zxx$UF)#2)R+<%7KjRf}FZ2alO{}T4!??00z-WtT;j%Jkj?-H^5M>sQ>>3`uASKpy| z?7d0G4yE~pw+a99c>JA~U#Pj<-|K%tilo5*F3m;Wqat?sg&gX= zk#>Q;CvIQv?^2)fKhG2>;JtDCa=)@Qpf5oS?Dtvy2Lk)|yY~AXz548sz634M4_N(o z1N}L!e$demkiVDeOUwfOkml<9>#^&HIUeyp&-cdzuHIAm|5g5~<0-%Gh|6iy>UG%| z`L_l8r}%CE5XnLLjap9oxcmd~6aCL|3m`9EK4Y4z_C?*{%8^w6b6ef=9p`bvKX#nC|BPwBGiXwTkf(@P33+rN*{_%vO9TC!=CSACI$*6+{Kb*!2GmUp`G zXE2q};DruX$Ho5UeJ(F@xH>NLHxIkKSaX$s@&I`? zmFjQqck_=iS-lG8$e(KR=T3j~x7_?GMb}~aj|0k9xqs7lUHfGYSH~6pO&eTZ?r?Qn z>6gvAyu#t?xXLeMC=BASbhtXM_RF~4cEGC~u8wQ`vTwS)+TrTB)-U69d7!UxxH_)$ z%P7)-*E(Ds*ZVBN9A4*eb==_J_&1l=J6s(%`Zs>vSC~+2QKA)xTlRbTRtAt65I z9=d)peq6&fsyCnR-|$&+V$lC|pqaMytDWO6|2i%;5A1h3Tpf4&*R6ATm&4U@kH6_v zmv=i{9rya123_9caCO}0Z|Ze9|HS=M$Nm1MXIUhZCbb`xqHlDsZ9`>(w$L|9}4p+w`{C~()_D)T>HtEGe0|!$8nMR3U@GnpGwi(j1MIom-xkpobh2Q)#}Og zDP=3eFaDitUypf=ADK01`j=_B(yPzr`Wtx^O%Q*U=BoVUfjO0j{>BeFR^e!gf-BUS#kfA zt$cqYx6%lBuI2bQg)a+5{>Bxqe=1Lp#iu@7>~C=UpQ(J!RryNFQu()G(k~=BEBATebehivrwT>G`g>w>*9XI+H{leuW z7T2recK@Ppxx7*H*hPP|*~cZmY(WS4*QB}0Kb2SA`V!+HzGlr${ZV<*<6rcsn?Ef^ zujYqSDldBdi*9rCr`5)P67d%k|MC7s#p2}n_>J#eZEWLLzION*p5gl6?r?S7>0h|q zR%&-K6G;p%wU&x^Ty zKywwJoHF|ld7c~Jpynn%70bN7ggWqVNOMzvm8~&E{2O<|hBi>w~HK67oPlueqsTXO#@-^9CbHMTcpbWS^PV?8i=<;OE zV;5bm6Osq>{53B)@f}Rj+{CA1$=8>t$KyMg>eyGdGJS3l9pvA^G|N@}Qn42JYd+@G zuY>8D>-t5k@?fFA<_G{8is~_1O+r$GQG0hT6b>j>FY)slV!zF3;6m<)0+4c=@Y7>gHdb<~sk#s}(mr zt1qz+?B{E)>j!xeTmG28>Si~83XERWkArNi{&3D;b*Y;_g*N^)=6`P?{w@Bh^PKUA z*yX`;vwx)aiVjxz=d*ux*0J&RV6oFJ){*)Vksl(NA zm4E*8E-$nGc_MZ@H})&r=%3#wPK)=C_{P=X#y{;#jep+rBG}(LSfRQ0@1XLfR$oFN z_*bd9@vn^IYX3anO~1bTB7ccaUzHP`!Vq{Yk6<}2_){?ur0(kHDu8uTUXLHf0h zePyfO&wkjoU*~XjjGiJ1^z{x`$BllryZ$@a;Ba-^;%A@e>Kje|UNSCXcN|atp5eb| z-p$`8&12WJna^v>7eIQpID$bX@ZJ!6v#%U8;O!X^V%br9e(&I*dH)jjudlsYthjN?<1$Nq|93M! z3~3&_IzB)2`nd!!@PF7zU!^tX_3w4lCox{m{=C=U=;}uu{RsLAum2HOKW6o2e#Spu zKMybt(jRy9W9X;6{-v&d!sf__L_oEzF zKkewJ(9e56I>$|a#_I3afBEJ8h)2K%>CZX(86jVl-j9~K`gz_{`FBHH|H2`+{1(jn z>iou?Jp1CtFL*z`T*$b6wCWYR`bu*^`W4*2Kj2CFeG|V*E5)nmb<%%TY970Kb)e@G z)f1#ru=$5 zfU&R1Nnb@la*z7BnpS57g+$B$PVtUl=fH}7}#jgGzneT%nwr>k$W`rqrn{PH$) zJB7giW=G$IzRlb0?%%)KV)Z``^ju;W=vy6q3;GUkbE%tto7I0K&|l=H-|pxs_*c8U z&F=X9YKPSa{rAoP?WW)9=sVE&csIN2zgN4gKIp%1X8juY-|gtT(D!*ace?)fSp6;f zFTcE-FLUc}ucPllKj7V*=j!{cenVV;6JN0i((iZledtHLn||%;2Y8S1|9wIKd(-pI z`0?tXv3t=!82@?j#|=5&t;~M|`$IPUp#EO?Gq?Q=JL#*m#=Hv?%74V@H`;-S_%Hl2 zH?Tcw=O3?*I{Fdx6W)asV^Dv`to~*FmtWq6SBNEne%#TIp`Y?D%y;z@n#VT2sQ>cI zyYQWE`jh&7)BYyV&v+N6x%w%qe=e?H&m+`>^rs#D6#98@eZQ-pvHC9r`e$AJoTHx+ z@(^Fq`hu&UxB5>6`YYV=W5LnSqnF-#H-6>{>J{7gfH@%k^=CQhA4<~i>-hPsJe1`Zn}kUhb7{`W;pu)c;%_7ZSwZ>FB9= zhkCr+OjqA!^+Ek#!>!^2eYd0ULf_}Dao7KcdaORE|7&=ROrY;|^gZYYyft5U)9qD1`nRrr#Oj0kznaJR1o4kL`VsUK-fH*!)S)q}59PZu%2e zAJqTVYu)rG9sLCQ8E-Y)xIz1yvihL@uiEa$KkewJ(9e6Te(&mMjQ*;i{;%ROOhNo} zj($eSX}+TC?tdPdxB8&|ui_Cjfquc!&!d;#s!dM%#y#$D7S#V$+)g#FpH2$&d{$1U zc&l<;y|n2E^*?8q6aRFwqnGH@yqrI}`V^}V>VFQ8K?>4Ob@VCdGrXMdx%xD#59)so zU*Qe(>5e`PeU_JVgR9T5`k?>Mx!6rV)6r+3&+&3{U453-2mSx~d)@f69X$EJ0CNF|3y|G)c^C?Y6|kd*wGiEFZ0fG*N@XBMt@~c|Ihomt1or* zCFm=>^W6FKbeYu$_5ZvoH~w-*UxvQQJ8!G&e}&Zt_5Zx9-1I9QeFgd&?>u+@I9+A+ zLH$2>+SOM(`YQBw-nskS^lPj>sQ>43salYKwT`|9eS>$dJAaz4v-+U^pUYQ#0)4%s zuS4JDoqM~ReuLEq_5a+f-SitBeFORy?_78OFx_PJLH*C>RCSPkv!mxcj2QK@50bv1 zE&Y{=^mLo%$9~DbKPHyUv%jqPbSpnh_W7$`^6V*opCFbDh!dpdZLki0jE!ZS_!Hbc zXbF!1F=+a1L5B?frd1 zeCEsI9bARer_=9(_lRW|{t$kv{(K_uhWB#M&CkMb;rXs<=(mWpxV{J8hyHH(O;+!6 zHhQM}NuMu7JU=Mp#xWtD{HEYcpiRFIKA^d>vzXIRrU&6A=m+5AAwBO+55X(oe0JkR zh?C~@uvoT%h|f9I_(%GjDYxkl!H+$^cg8&5_Q{nZInIaS_W8Zo(a*nqVkca^GPG7s z+voRU$M6=1kMfyu;eUuSJZGhlYp83VPUiXJ^3T_6{TO@#{wesmLS9rM#HVuL$Lx>8 z?elx_L)-u4d$fNwT0a5jg1JwAiTEkY_o4sfQfh!)FnkhjpWjP5TK|d59Q_oWdoF$a z1@z5A=HlNc&UWx$>?4tf1E1wcL_Z0m2h48P! zYeT#gUJl33Ip2WSg?JgfLM&5t>zr?^N*Uti@Jg}lnOXRE4FB+l7$J_OUjeVO^*7nn z-w*wq`g@F5!mBOkSk>u! za8kjYW{Vp3nv8wp1f9LQ{c(;w8SXKPhKXACR+k<@-Ke4L#?;dt| zH}ChtRs6)N;=jAs;XSz%Yu z?BDfqHNM#LABK;@{|e=qM9qUw6)n8(r|hffl}vO`&@^0{-P9j&t(mwK-cpl!YpvJ6?78416BFDj(8N<#Pw$ zVU6qOcz?l`4`rds=Z^0=d|t@cg)JY-LY2=Q&p3Pmo`iiBKe4L#w>+wOiE5u{YKe4L#x0v>8cq%;I#!sv&{#y<>{-wb)Z2ZKk;=jeTU!zZlXJViDRjexh&HwG_ zRUTx)iJyGZ@o)aV!!vn58&3S>la7D$mmHqO`#EspC!ciun?K?3Y~If`@sm$F{>}F~ zJO`eKp7_Zp9slMV9G=Vj`6hnyNyoo=ox}6s1txy-Nyoog-5=ms`Q^h4X@C8!FK8d@ zM!3I-X`d#43gAWXU&EQ-tQ!sSLU=KpHn@g4#JaH%FM^lQKA(lJH|;aQelfgMEW3&m z-dSHYyzGwxtG0fXz{^-)d>sCbI6pbgOW}TT#o3-!qMtHOE>uSYuU#5)OKEeG@SbWFxzX{GgZ$JD1`aMRUz?!7yN%BIPbsSW9?&0+dsjv-wp4@{(FU7xm3uaIsA8d51jSC zI-$EVX6?JY7v68}V@ugD9dqpW!CC)*cr|*WDw+uKe)u5vDTkFO8T$$P0r-%$k1cKg zOOAcY?e$^oQ{pS%F61ZkvG4LBIP3rQkHX(+?Yn#!&iGILQGRIq*Bx~1kMKU@|A&3_ zD~&#ZkHYDD)>F4v+VMYukHK00Yx~$z{$KaJV}Bez2|t2^qK2pmwl^FC@v3Y8yZu2e4^TaJW--Qrd{^jbDGP;MMBUIoTC1- zTprF9%bvU5@^T@v{-EyvexxAI^WaxmUI4#G<-f!8HJ69;@uLF1HpC0yW^9v(D}~6s zg6A8#`a(GOrNIw*xJrmK53Bt@$9@s~DVu(^5byjN_b+mJF}%U@8u(>uec>m)nJj~dlUZ)R-;%EM#$H!A;%EPW_~qeZ!?}NZV*KnM5WhUk*soq`gQ57D zKM=n>Tx$3!_l4rGh2I7*GyLRDq4?|IDt_vQdYzOPil6y|j=w@ zxQXrWE7{+0^S9A(_CDm{W~y(W+24!TKjsf={}HV`O#3^rHpH7PZ-&$UPCP%vTP$x8 z@&aN!VLHUoT*deHFHrvV2$Ax8@oxNkHJ*N(5JmLOFRQlR8^PPTXIB?owe`LT-oco` z{QqUz`r-Zv-YJ%ya)Xfls(uYb@GkP#%+2KCLCsSV{Oi{K%foHxhu{q%|A|TYf4H5W z;RsGl%KyV1{ES3!Vp9Ge?&N1Qg7+K$4=WpE5qv=VFAsOa$2Cv%pP0yhmG|=S1YCyv zCnoKGFMKkB6O;D84?Y#aiAnq451)?Uqt^cc_)G*Jv;Ggl=QL0BpP01&L-2Va-uhI? ze`3=955pHCI5BDeM}#E##d>1W{*S_wBKWlRe+(`o_>A?RIxv&0d7}Tsr2U_Or@&7M z`ASpMz&=p5VWVN&7z!&*uJZ zUrqF1#iadTfagSTVp9I&r<}=+;KZc-C-3D zo9x`5tP;m>*8OX||Cz}$@ezldDHP%@`^CH5_OD`A@liH%rYM3FvyLwfUL3)RS;v|4ZNv5uEW~`(FxgjNoegSN@mr)1-N#|HP#IFNZgC|H2=J{3j;ue+9fHf)kVW zzY^XW!HG%xUj=WA;Eey;|7v)91ZVu${@1`eG*9%On6&@3@J@J9$bVwe{@1~~A~-Q= z|Lfu15uBK`{|)e-2;OG>Z-nOt=1`AW!tV$%M%2zd#0 zX%QzT?SCtry0nNBllH%j^!p=tkM+Nu`A>QT@3sEpr+Q&O(SKsn_IpUblKWEz_g~d( z57JzgbVRIJ{jAY1`6B%nucH(6Qmjp882?w_soAp1Qtn@w%=|Lo>QK(8`y+Ax#HH-R z&y46Lin{*C=!Z04_WU*Kqe9M>h^%>W+~sjT9M{VkK0BMKmoR~T#Oe#IzD;DkNEC7X zsNren8-65Pu$8FqA7j!Vv-(w*=ZLIUu_DlqTmBBiXJ$lJxmX@>;vl|d&%e#4&k~7S z1q596jqvAYto=N3&H-`alDL0U`u%0!i(kJb&KWiLFERd2lTQWM=NgI`mDapCdsZwz zE3Th0yr};wy`+Kf_-g4RoFF9K;&i=GGCD1Qe&Z=;RSZ1X- zo9}nW)1O77{Oc((`XlM$>{M}TTtAx>=+$RuJH**bT)niMcB;}pBE`FQh?4_-vf*iu zi=}^M6Q0+*)RySNr#!uWGHF%@&#c;vIoLEzqma&Sr_s zuekbj!+Z8weSye)K%5ciGc;HATh(njo2Qq+0nc>oV{0}?WTv|Ivkb>SIh&@_IBTEl zU$&#?v$Of)tR`2VWA%1_3kzr6=<0Jd*Z$FVHAUuHS=huGz8rO5cM>wmf7J-OO{ zIa@0-KIzu)3P;apXKO^peXhRJ@;a+;5*b&y^}9-Q6FokvJ)fOz6z_PitFN=Xhx}bI`cs|uPk*4=kMR#*W?S_ZO5k6E zV;@_y&EkyDyY?F`SFB3gKjVHk{w7DyXJ^~R8GL^vDBoto>EGncoYuenA5Q-^+oHMg z4_{_`^cGIwU#qoGJ)IflI8(g+agh|*Z?jyLKXVOUZ@=74zuj{BKl(m7+a=QPcl)mn z!@tv{wQ{ykq+jN?k4{I=XJ>mwdX}s2GQ8&(RzECG|C@Mw;D5K~CO%@B9n@P)0jJzl z|I7HJe3P^N;`Dacey`#9Cuf<9@H)NP^{>y-^V!)Uarz0azTfJ#RR20{ud5%>-1vtt zvtxRTEAVg7v5&3U5pf#d&kpi`$Z+D9v&?mPop!n#|FEOyv$Ip;)E8a-h~eLPQESz& zQ$OSOf2z!n)n9y>oe*k^E%0y5+NXb^Z;`W;;?$*X|1j?8`Rwex-hvDC6OMjd`;hiS zS3haFDj$5Eoe^o=iYthJ%J3f3_sb(}@x4W)1@@;MJ)fOj5T|he*g!vHdAUwo9!V9a z{7#${=;t&y<)eH}7HW$y;PZ}sWh+UX!mV}#`wNESpPZf6X`FJZ;~)M8^-p~^MV$Ow zM~^+jThS+L{mEZ-@}KcOC?DlZhEQ9SasTi)ZeQC<6DObT+E1~(9Q&q!IO(VpANdjJ z)n~KBN#A$%#HHE~^B2inMZHdX-044=&&2&xzI?htZ;=N6Wmx+K=-Z6`bf3KV`mZ^sC^eex+uL74h;plB2o$eq~JbaGWnr;7{OR zuF*69lrvLe+1IPY360MD^GIG?FOR6tzAjF<*VX6in3jDneto|<;X~&B+IoIU-m#l1 zk~WyUm$y&rE!NAAPVheKgCm8Ozg;YUrIh0m%>)06EZ=X^`TBz1;tce~alJgEK3k@F zpf9m}OzY*Hb$W|2(5p0+f1H0LZF!_Z^FUu_`LC_MMQ_msdg@hNuRdF)d7!Vbyx;0M zf4~-7ps#fF>a#pw8y@JZEVt)y?i|otT!FsY(W}qaX&&fnEN>LcZ~Y+m|0&m7NP)iA z(W}okXddY6EPq)0f80>D-ogp=^^RVBwn_6q-(a~J+ht9&-a-lVjgDS@wng(m-(>mC zV)-+i2mW@d-ogm<&5mAuwoUUu-(q>O$^V*uy@e3yTOGanY=`E7zRmJWsGlXIpRSkS zfxg|*^Vx5wX|D9kmZ|(0FzK%D<@k>rzg3*`hIp$vKWEsoByRY8BI^mx@9;vu z^kL#%&H4YMXjkKBUxpC>b-Cb5xS_eD4dS@JkBH+I1Yef#5b_>=?kBwuQJ+3Tp8TLp zEPd#!#s)sfBV1#m+S^~VOgjI6e;@7B7UU5#XHfshBfk>D=fHdDfA_y|tN#1j(p!JH z;-Rk>cK`Fvr$^rMSF7nFmP_@qI683j=+WWA2kv_K_6Ht3|GLtv*Q_qit*hHwbXoCM z^X~cAJ#gFk57yqZW_7g!Rkv1et-b4>^UOIrv(Kz-^KIMl!N(< z_BVDKpMR@(Tb3$^V{xdmF)w*!uM@}rwsCy#tR<-f&z^MQ#ZUjX`yu^7Rc5kJmloxv z;`r77eH>eFuhXGW-ljh^YuIJqGxb#^wBiYKzSnTdnf^w9U!J~PexpIGpb0G@4)wk~ zoMU|Z=|A}YA3+>HdfLQs{Rzw7Rd&@ozVyD`PY++S%Y1fbkT@>T$N%@`QC&?4wRasW z50ORPqrSeOcY%cb?1TD$WqesSKE!ftxlB=2mg3)g_$+6H&Cn^n5u>Q!6c zziHLhD@r$Qy{z!^HCs1bU9xpmMtw#!$ysSq;Y1I9E8DAccwH}!y8hAve_+nZ8GjFj z{av$q>ji6!CFL(?)Ze&J|0~}}*Z-@3mSwZ&AkVhXgHiteGAk?Vw)^gVur}kt+6NxG ztu~`{>-8J1DaG2RD=sU{c=t+6AHMIdO7-8Zm6Z>yTzT##592ldYTH{P{9T8?KQ-rHEWTpvR(#(;xVPSW+wJFGa`~oJ8E0Rdk@YA=vz33gUjDwql^11X{C|+uBipJz zk4Y5z^(L~rYR|j8`o7yfSa{dNcRhI5efMUBq+0fG86T>;tNQk=pgQRMRe92uturX0 zK5+j02hZ!bsVC&m>rVcbZrX6wRab1%`AZ!*gZauETa+Ds_+A3-RGga5zG|8|FYU44 z|L)bw*47&?E52UkQO3m=XV4lpU4Hr2%Szt6YHQ(!8@8@mc`RFOwEyByeSJn2x%02g zt^R*&F8BYfxxD|k=2l&xE(TNWg>v}&;kznV=3Kw>=*)3T&!Cz!Pd2X%#>z}S(_ycF zrLSGXxKi?BaQ)63jQwwP3h(DLLcW`8B#K6b*zgf`{ls7T1$wmdjV`gQDG9Ew&Eb{6 zJK^1=!}aSc=^Hhdw6kOSE_jddSo+I%--`Vy&K11i*hl*Y`}a+JW9{9y8+`)rfio`5 zbHzH(-PNz6s~!8QpYF##dmHb*2m4GWir(hfNBhPA_RoahZ}l$khckA}bHlln-!}ZJ zPRITLe2Dl;_iY3Qef_>oe+d>qd8|LXfos;;bIE>w7;V}IiRaCheMRaEEyKbLHGvVwqMMGX{dKvXuB z-Gn4aWHkf?1;Z94%1%&R3szgSP!-Xlb#2vZtJVc~tyq_8)fQXawPMv4D}Kcq!k+xz z&vVYqoO?lQ`?CN1Ca-(%WS;pv%Q??k=Q(Gf6aO#km&8}Zf68}x^pCjCf_w2F@fGo( z@-bfeZ{j-7@5O)cGd)u1o4MYIY~t&>yZE`G?|SJge0k@u_>cIR_|MRvc>KYBx!d{= zex^qXeY;6Eg55?scCUBz&L02W&GN-y9ZqPn*I6+IU_`jS{ru*t>) z(DO**$d7h(#=)T<2)6Mc`1gYD`WajyALH-p$AfP1=tn?5 z+WIm6u6{h|QjgBuKx2RK_%Z&jemqFy9IYRNO*XQrs`xSfu6{hI+QavU&Zc4N$M~%H z@t^@7o%qGZO4F+JLDGlk6jc+U=X&W=2E7XU`_S)%J~@qE37t)49;W}=-PI#0_$ufp zlKw-X-)GZ*;58oqQP9Uzjy`~n4prNY8PMqEFWAOOCi_QULVwiaQ|RNNQ+^IO1NxID zdktlw+YglgCiSmL(5FFP0{v;|Yt!gcpi}<_KjuBsl=B+Wr`sZvgMV54H0YF{o(sXV z*7gy~atgf;`W)!bKz|QTq ztbFuT`6=|p&@Zs^(NpE8(9eO6-{*}txvvv_IEef$`JSOxa`s&S{Sy2O-xOaL|IZ(R zf5;)_cNw2cq2vFQ6ZQZ6J|6uNuCIiS|5HxX|ML&@=$CT+O6d4Mi>DNjxN-nbZ=zSNAZ8kiTZz@ ztfLF*H*lS?w%U)aVt=-j&yao#^gE%8{n#q)ShkeUkbWE2?}je+W2=<^Y$=~1{Z6jm z2VLyPR%yqwB@Q{H-_7+0o&DGQP@J~X2E{X$4Zdu23{`YJgfad?x&|lP5``I_1Pha2@MPBtc z=3$lo9Q0Q#y(8~0-}ZOrIWx^we`20f>0ldQb$ImeevrkV$vm*q!8X38bTf?pQ11^+ z^3u)bsvJ}FU8RFE))4rGwp?W$EOfIi>y5&kRQfPc$I+PxA6CN{n%xs!L`x?=^; z*>oQh{4%-qXg=djwu^&E68CVKR2iE7y`c5Cbl%TxvUVtk%T93qq1eF@KDm|q!C%Tg zpB69JGE1MpbF^Vg6o2XL5HHwD56}IAZy(|XTV?6^pZKaA%O48!U$CPbUef;nP5 zf96xZ=b7xjt(E@6Jtp(JN}mLMnxjvH-p4b&gK?=-W~0m-GzjV7JyQUFYq@ zSIGY#)P(sDcIzC6C+)lKz<*|$9~6iF19s~I56}IAXBy1fXR)Hc<hj(>!QD#1FiqehyMk->RF1m zweMQ!w>Wxd=$#aQ&dp)|+yMQyNWSPQ$CBny{w>h&RJx>p){Z7izdY3cHt2U-yw*Qe z>i)H?6IHcSCaoo z+s32wztDda`)76^(eV}PuMy-gY2D`wvv^8e|0TEDHaGjG12ygBYjM5lB>pRMlUrY7 z)#W;^|B_qrSNwP0&qDuw75ZCB7ylJsmt*!Bq5p#2`kuwB|1MMd89AZh-5TLVmK?Kg3-MsL?ohhTpXW6FWh(>gA7F7wNk8#V@nyyL zM?Y_#Gy4HIH@t=RNbQDa6Qcl4cd57WaoWw(c|4(fg=bUJ@qG#U-OBg$4bE=`+r%ga zywwXm@Qc&VcYY(-rq+%>ek(piy?$Dq^IO3-wX<~fTYMb9J*}7XOT|9x=)I7Sk5jMK zy#>9+wyW8F#0L6g>UUpIw!UlXe&hLFldTJ~Z?t_5F`({o>vx)7OY+*rpy9uYPCq^^~yQ6KqpYM;E`desOZ>cY*(Tl zA1MEmL%$PjQ$I^rzx&wIL%$Pj(;!P9brk*PJxZU%6pqy&Y*VSDXF#|8hDlF3zY}az zMT8ewa!k51#Di@bu5>f(efnkeQ|?<~WQqQF#eW3bG%}*=|0#5^O=BH@3Ujl41}=E3 zAJ`@uQPSV~t<`Vhqpn;DwrQfpOa3$=ll+-@T9`jznTiKR1iO;`h#tn>EXE_e9htz54LHRrH^_8{qI+NHS04i9&FQWNBiMR}6)RZVZu;=wjGC|&wBQWoVn@tsc*-W7z`B$_LwYv87A-qr6G^8(SWhKf#iwQa)~={83h={EhiE zE`M3u59Im^Eq_w>lHKkzW1jZQ-*UAn`^KmASH8x)5|%&7-_?AGLD&2xy-EKQD8^R5 zE1+Sl&@VrcvTaAKCp;3SzhJL-^ds6SnIggpS=bOy$D*u78cp_%--SM0@BJQI09pB)l_qq{AAayZlx(wf!ESf_Cx9QT z=ZD_u_P+#|Y}&2YwEpPcUeCL*1SFyIw=?$COIkj~m&8B1ycNpd4c*o`+Ha(;kn-Q< z=dS#NO>Rpn1FIkUpkEj1_X&Tn$!+;gJ}*W3+X5?pmN{7EgH3L;eR*l0MOT$S*~tf+ z+-ApOwtitP5%o)#Lqqu_^fudmt9+4%{LW;nmER7!?aS-9sN!*z-*D$2M&I@_IY3_J95CyxQ2eEnVVHDxTu; zf1~oxlKuI%^$O!P)+gt%W+t(i-z66wy=~F<`%b^&>X#q=q26mMKj!&K4|}e0Cola6 zaVNxUEN-Zuy~qV@w7iM4tujHPK=~!N{So8XnA3+Rcg$D&edx?$KS`-RE->0JF0AA?Xc>~6USGME}v98uDony zWv`Yu;rq9$Inz$B>)N%fdKB>E0iEOS$$X_MXGjDUOycDkl0$v2PmkY#-ms`=_;U?8uQ5%E#1J zjUGF`rgl`-XyqgJeel)xjjW$j-|+9`F()ChGs;imWA-VpY@*U7KNouT)nVUB*w>%y zhhtxRxBmU>?7M&?OyG3V80s5!!n;qZR$%iyzu{C-!#H%PHwQd|ahhKCA<&yecn!rB1#H zc?To!6xIv>%IH(nSYG|!@*YOsiT_rfO<(cXk85kEH8d=&pT4-EuC}(MWZLZd)92RB zELqYm+(sv|Z|=PLd&{Grd=P7f<(af!9&L%Q9a&Z*6+kbwRqg9%({uZw*hVbmHuebZ z&mx0X_+jA?;+8qozHLOY)Xiv^w{THPJl3|qAa619F#W6L^^WDS08jF7J9Figv@6?Q zL>`OIS}kGy>pR4ly{QCfT^O3js>*V!`<+XP5u4k{Z`;f=PZoe;) zw-R}!?ANUJ$#;CD)Hk0aZyEBIeVx3%k-P*OgsXjTnC#)5k@qq3K0@Adp36P%+1DiX zDWPWdGa7t(+fn17%ju6%=jinU6J(yk`1>GFKdFaYy{`G%d+&TrP#1|FJGz+cKOT)9 zU!n)W?XA|JM;~Xmm#*9C3mmi#xwq`Y&WOLu$EEN)mk+TI+t%~>D*UxPrRIfoI^P-ZXe%rjnwbm{@vuxbsb{-@g zbPx94{dM-nencRLO;5&J+v!_u&m=wnKzcsJ^UR0+dPf2St;m#o?T5TS+LX|8@=qJ5 zW^4Cxlg5>g93jzVa)*@5#2qS6{!Q+jjl3g~_Z0H}jJ$rfU$AFZOUs`5#4Xm=N+h8R zSCa_7G39!J)2h+OcT0&+BO=X3=cQcU`=767TUK6EHKFobXInLTZ^qw(wl!mpKYrx5 zukElg)#a5HwJ9op3)(uiDQWR7u&pKrw~A26>awB4evTPCiXg`S1>4@*NR^uGAv~kc z8oke0)0(nTW6P^0-1Ned>YDOe`@jD5sT90zZ?qiI>Ftry-fX9SI*2-14lPG6UfGtT zFh^P0( z+^0?D<)b8mRwA2g^}M#Kyw})q<=u)0*wQAYDP(2CO7&JJju=p3&OP6ldvE1FWJqzp z@!wELpMPsXZ_k3>SkNccg0E9A9oko*-HNS#HalFu#NL#YMa@{U7>I3{`7L(;i<}U+iFPLlC4Md$+rc8b{gSY`H=6^};w`6AAKl3;B98 z`PxLjG7m5J?V-NdbN9aUwWj*`F{~IES6TBPXXZY$QTbJlmTLPyP1>*KH-2mdDfjL1 z8&i&Bar|dl|JC}zuex&Bx2a$6Z<$}8Z<$|T;YZV#a(rF?b;m{cb)mg|pME_$&9CQs zex1d*;Bfrr)z;6QT|c*u8l4p*4fQjMYuy#a zNqO8JU-A3BJAR6uoxeuU>NGv4d3rLI*ukFL{Z^tUJ>#I%#=SKouX+2-dBx|2UD^86 zzP9zOq_^Rk=E`c?=OvZQhm9Mdt2=s*9~muii1-y3*Pr%v&GB9gStqqmj>WN#Qb4|{ z1sz&Z<2pprE0F)_(O0sZChDqR5T3ddf0c}_|H454{Uyl{=If>{nxhGyk{>UUA9mi= zwzHf3afm;Q=IX-}Hxe%~uD z2?u4}dM+6@Z0Iq=__9g9q-RfV;0_1LZF6)AdZugVfELxA2_W8MCI%J)N1LZd%^c?bI0vo!zx|vXOzaGr40GcCxpA zzXt5QkO}oB+dpY3!OkQ9yY*zDJBq(*b4Pb^EGIItT&>HUqk(>vHN__OYew@oscB$lCHz<8ZtQmDS^_#*C&es2W{7Xi#yl zW9XcJ(*d_s5XDriU&VCX_@VX|{SL=TP2xv(jGJON&+HBk{b;XpkuuvU{psY+a(tvK zA7TV|tmea>A3HYkkvW~CZF>CAzIm3j^Ki=eCYSE4HQ;|edh^|SlsQ2EnPrlhvo=XLWIrp7cC3>8IS}iZIz9z@cFYP>+XH3keZe^Zwm^@!9QH(rf%D(aSLjZlB zAbxx3eAdTy1bcj41C{WY#SQZpHw;@?w_tJI+!^PD_ibu_NrKKSg6+31@8RiwN0ar| zdg`;@y{YpT)h%o|a+W}xzRBIQl|fLZSM_{nE0ftu>zB`KYo{-+pWRSDw|3gXIkobP zAgp)%>kFsXH-!9l&a?c6x&8-F%MRa87dfI|u5^8F$Gyp&KT90`xulOxKhn$MD|hHG zUx~xt@bUB+I4u4u@J}TUmq%kM>3h3AvrKNK?ytNwHGOZ&l=S^|YWn`orf=okY13!d zk;G+lXO26&zG23!apzF2YeU)M(w7IGe)?XZ>Cwmx<{@S))4=ho9@c z_i^XrdfBGW&oK4(iNhE8>1*RP0vBt~&56S&`RV(Nhvzxy&JPoZk4;bCKcj1V`dlv) z^LDM5z6zD}eJxI3DKA@W`jWD>Rf~o$UWC)Sb)EA3SdS?Gf3N=rl~3C1=-0hj^xKlG z>}*rs-YUf%zem+i6Ws}Ki~Wy214mGKr~dMlVCj$N zzyHwd7XKmmt%>d%!0WozHEe=(+d1T_rvtx>EIz{7 zepXOVL$Nlbyr`dTYOLO!xM+`SS7|2x3H_!1QmbK`$Yf4YU#H|={v|?A28VjHS`S*GaS5;w5lN{ z1H?|zs2}_s z{+Jklv5&Xys>Rbc*|j85be@m5k7t7l_q-YXi`x4522cKc@Jka#xjuf0lOMOUg+KT4 z=X>}i;Fl)~sj6fBms)%|g9>{j3VZqZi}kA2e<}DY5{0;Nj9;$wp#1L+ZW0CSe7wzb zi>Ki2T9YVv*vDJ{2+DsKw-z~7uGAQUW?zsAYGF~aBn)yH4&;n#q_Ba#1_ zkH6XB>5JJTk^iJu&+ocbuUh?Y27hlNf31(dL+L^JX%21@`Q!b1^)3&82lz)4`6GS& zy$)X;OiI0{zYB}nj2+JRR&Ry&D zW8=5-wfxoH>y^Ko=&N#w{mACt^@+SQefcjaJt$|6$R3HjYG41C^{P$37r?)n$gA@4 z>y;jqw{mck$o<&QzYQLKJ@}1@T)NY7{=aGQL;o+vFU9_ruzq;g!@miBQzF-IS9fi6 z__t&HcYORu9)2VEEs5MVzWhxN|9pfG{C@7P%^rRe`0a_n@8|B?;_&y!_-lOmjUIjr z&-hIuSn12(?(nhy2Mpn3`*(Zz?ckG%z|TKRHo?%#V)?B-`MWb?JojebbaW!f5&3U+ zxkQH+VL$j_brLt)us;_Fw3zYDbKqFJA|Htpl(jI_^NUXvKhu7pd$#R$;llZ;8MAG{ zbp41Rvx5opY~M^3Q~bXg=FJ~-+9*On#x?M)UkEP$(N}K^hB6mrk3@2%Z(p%qwf;>E z#O@x6FC{K z`mcTc`s#HpKf8Ote{v${W}kmQhmXr&&Ilhr$l-rvf_a-vQ1ogdr_{%nI=szi{z+u> z%B#qKc2_ujy-9BBXOhjCiR=%EuMNxB?%@_+X8X5_e~uAsM5nUbU1NeWTaJ}Zl^69- zc8^uO>Blpb`NT`q^i1q`pw~YED@Rba*51eWF7}U(`A^jAHhs`<_e`_vDBr%xN)O6z z)?fMB`DZ_Urs{QzpA3Gs+4-W6pQ-eqY=!>H*UmY9{>{?s7C#ewgW1WC#;?knK-N0R zVb?z_*7J-0!MeUMeRf`=*DQWE_>0XBmb}F2+rYK+v451_Cto}M>Zjild%Yi<($?^9 zYLaW$O1r$R~My)UZE{BimcQfO7Uw;Y%hfTk`z&~MT5Q1R+ryKr5%rS>upLB$tulSI4 z#VxLV+j*Z}v-q{(pEc9{_7Q$^1f@~`#!UD7r@PlF-Qu4B|FW6x_fO#`M^GB|Z_IS6 z@ksve7d-s4;5V4*JZ_Kk?`4ON`Zs3U{XTxZhkqITyJp&*K7ND4NBtW!%^#obe$&Hm z0RNGh=8w;I9`gVLyeHB*1->%Ymve+0hK zOeMr1#&34`O#PLwsWdZj`fbtcR{m!2yUo-dKE6@u!EsUl#?-#%``>mC-)NG1GEFVX z7|Y-7@Nes{eAO=W`loyBWh;L-_s;sM?L@9Q=-=`zAN~?X3D)jzK7C-A`XP>92g9vdhPh)$0~N68vOy%D;Sk zjnac5&H5`}r@ZCcKT)q+d=2=S<`jkrvHp{l9t`=X{>s-Wv%U6b&s4o`@sq*NHmA(+ z@iUbk40&CD?$KZQI+^utF@A|&xA+F|7n_q|6U#qe>A{fe^jE%4Ztc}ydzR{Ti$5Ry z3Ujjd?>Fjm4B;n7Fyx2&D_@iR`g_lEy>9UrgI{eX`Smya?`FMj z@z;aD%S^9Whf?sPUGV>kd?^1d&q>KK_*GbR&>3^?Y zxA?ojKVeRK(#Nk=dN8C=f92~WwxEpj{}H`z@oT|9Yfkd}AMleS7`#J&lXhm z_|0bg89x3ar3Zs;KVAMAzn_oak{$}vIP0dX{ zzESDH;3@hmUp2@2_HWng7T?JDEZ@}l{U7+r5e$yz?ajEyJo&C#)%Oc9mJ9NaG2`y@ z#&^w`4u7cr%GbCWulzPA^}3b68~N?bIKTZuA31`-asRz~tB-FTvfCo1ipuckR6vx{Xg>sllhFvPqb`|XhGga!-Rk)tJ?T)95_+fSzog z%x9@FtCDH-smeduJP~?>F&Dj)MxV)h&n`j!80br&U(ORgU;kOyRso&;9h%RFUhd+9 zLj7l}ePTzl`DSCz3DWozbBBFmTeA69Hl=wojm~5q@{`T8_}m430rG>ahokgcqVki? z$VpH~EIAbUKApJ(wSOx3i`kUryfpqx9bJBx8?#_+8vSDQBR)R)naLZ3{&k1A^=zSi z%T0D8b4y9~O&xSS^c>Y?aNwyP!XTeUg7pK6JqZ3F6JNdU5^;gEM)5 zwNGEG^knl|=+83vn3P6;#K~vS(fk7Y)4rX?{|W1#_(rn%W#~Um!>@DvAA!EXn9}Rg z=+8R-Pncv2dX*NW@qfYj-#X}-#vJ#DH2ll(KO7!XzTY)wAn$=ov2VSTPo>qo5&C&) z_zm#4u_VdnkD!;v^@pb4o60}gOsBskX-xkQ()hpY_-}y!7U-|0@fSav2klMK3i>r^ z{6B)ufCk@9Ha8k`#2@g#z?8IrQ~8^m|6LD#J9OTkkwV|>|4d2P(J3^=Y9z+Zo`cIAU z#SY&II`u=R^=bI74qpttCokXHtoYdxzQp0XLhlRxqBMLDhcAKNkGPP_6u%_G_jLFk z&<8<3Dh=P);d??aWslp*ioZC*_jCBZ&?}&`sivR*@YMW6cCuwSFQ*!#_$wlOslyL~ zKGK*DJJawL4qpm=EcBs@zdphbcX)iLrN)^3KTE@pbok-WCqic*WzzqS2tU^0X#-m( z^YW%}J-RDj@U;4mh5iWdr)Tg7er<%G=#09?>qJ9*19aAxXWnLlwxn<2>bU(=`AeYV z1DSWi|Ci9akvbfa{^vu-hcgMP7wguV^>kDwQ&;a5OsU2G=(gMmLF0A*R4eOExg19}Ve??XR0E&W$R zr~ko@Jb43u!TOp<)6#DZbYx`ZKtCHg{je1KuZPaFrK~*Y#2y7-xOEJn{Wn7=53-7& z&x3w>8vR!2tT)K&X7WxYe*%6}_@le@KeLXY{-pj%-Wc}}G=J`bF7?}FlRdKmdjB;2 z?}bhrcGl6zuVo^WHESvS*FvZMrR*eYRztrM|L2JE_Ytu452?rV26tp&ursZGe**e> zg0M%nNlX8A(BrYG$@)oZ``7X;^wUE$dz0>;hJOM2sFDgX!^eC=+~gfFF4<1rVeuBSEWn4 zW${VYZY5hjGE>9xxzaa!bUEKF^Xqo}ru2^-ok@)r;niqr*)B=PcS_&n=(q9vk(RyM zM|}KdwJpeMi+(>QkB>FAY}KgaGsSNKlaGDEUwCadr{?(l8$Eg>^xb9(Ta?H0w|jIs z&oop1;L~?Iy68ta#yh6qE+Jm(ideqfn>16F#CYKs(&aqwl=I9Kwjhu3>aCRD53ui- z*mt0rvLLokumLduntv**ohc3W~u&ZEnDCsX>EPw(i_<-DsY{gqGe zr0Ji11ir_SH(;A7eZbeR7z`778mHZf^B(4idLK`j<_I$FI5%&=4dw{;y$thDuz~66 z@Lf6YYYt!P<9j&#wfdVk;A(UDr9QqV7#vpR_u#yrDaOs>^y%x-<-F7sKkn1}Dc_ve z8I))J3Hw%>;=4^jtluCo!yW&AoU=LJ13tdgqs#e7bI6Z;I(-U`oY&!#^$z@(nL~I5 zT+Dws7#?V-{uP{$H3y&S<41aQIiF|_KE|ihr{IwND}t;K;eU=fm}H3g*MOPo_>bj$ zvNV3}pfr7Eao%9Q!*Dg$Z@x#D^YhJjj`QiX85}_- zpX?<3Cz$V${!5mO*a%27% zgSo=-U&{Fk(=mL$uJ$kY=yJZ=bPVGYmA=C9e--}4@E>A2w)Od60p@zge+B3CFTUsN zx7wr2`ORkkaDH0(uW|ezgMSbB_ck4}eg4;jxx?{a!}+ad|019N%^qFO?=tOauHyW; z)$zXp{(a%!-L&86`~Mwa);j*Ta(=IA_qLC}%cC;~!2V?I?(ymLSvi7?OWs2Wq zN$zE>OrpmNE`5}~LFvJ;==n>cM?*Y+8kjdDd|);ZCowP4<4hm_uER&qUlKjWiTp?O zdi2G*i@-3)+=_YX#Nt0SpUo_#{9e{+bW4YE*8hfm7q zEv!2#TG!_(TSQaNVS?l#>LVy?AEbQ8VT&s$V24k7lq;(n+FEmvYc|3fIvDiO%TMM1Ke0 z(fGhG*jGc>-mz?sx3mohDfyDohB9|IIvmaK4NRIpjpH0_f*g89XAzQL2~lZ}o-aU&ik($mt4yd?BZuF=x#F2K)!We-v}_ogIJHPgjkW z7cN@;TYaqjMP72}rSNBtAfq4r4`K7_gTDd)Ves$3ds}%n9;TD*mrzw6iP3aw#RGRY z&mUwSiX7$&GAfaC6q{JHU%Duu__TFmviDd@zSJNu%jC`=R?yZTc7F!s>6SL3ZOTv5 zk3j55Zas3VkV`)&r@Jwy^FABBk9vlCWNzHfW1Y|WI_6(OXEc3YbmJpm z?joM6Jz|2w=io1Xva_~!{J6@BP+pSyU;XfPc>I&k>Fjq#zaeKB^0G`@z0cYiB)Bf~ zskzKKWH6rXvoK75&;OSpkF+a%GM0A|TZx47a<({mvY@I9{1zi`hESQme=i>2sZQrY zm**$+12V2eUT-(P_3gWybY%=%M2w%>ho6pRhe)wd(lf{D-s%|S5&V|;0rF1f`gr86 zO|y?agruj~nQ=AmJbDX#=y|62(GAEu3VGD2q2F40ESIYuUtWV9DtEoLvlSJ7g0?V$ z{v1J0oiQ`0gXJIV2PGx)%1+%DOfGVy$on<&4nrOur}wk&)5#k@nx(vY|5B5~JC$+@ zX7Wq9XU-?*9{Od-%*kRyV1k1Gr-$0R&e=NyTUmpexLHL8Ip-KNZMtXgze>Dy_v5uD zPqFt!{D-tFe9_tafB5U@vXNECk7hS3`^Hl(C#zJR2nkxvN8YQf0qjruE~UTG)y?Bb zIcEMXEXRrM-1l3`llXT7_g&!Ti=(>4kpshFHN#dN7|DrN{fE$IGPKNu&q!XKmNH z`9;z19k1Oc%V?E*6fa_fMb;XZbkP;{UBVq7RX;!dmcn;4ALPmWo6G?+&zF;|FgZob z@KMfl-!_@A9)?o?gTqgsR?L0mzfJnQ>e7dPYij;}}$)k|Ft4>K@DKgu?Xf`Y=gzAFFR8-7VA%|GhiF#lRH?qgqC*;6&h zxrzLn?B;((zt`Psg1>=+d*z>3zqT4k{que5pT)@E0$=vobfwYy`-j@^C_Zc6Z1!E@ zwYXin3>Yw=i`^2Ui+HQkyUx>_I#k~6%-*O$4zXcv_Y3=%@Za8L@IKRNBzhb|I_+_K zu)h*s$gXkaHJUEWV@sRS>Ty1U`LITxy-|WU4^{RE4cHsR z6g=z6Z|&|YGTFy{%zaC^kKdes@Vw(>SHJu6uSP!ewS{*&`Lw4}<&LRlgFiO0isYk% z${%BL9%z8?a`u_XB-S8@=L|=9?FRj+ee44pwE8)6eu$jgkmK47UrudV4Zb^ceAI4y z$o4d8Z}xVZh1z#`OS(w8elIQm_gUkJ6=Gl9FKe|HefBfC*VBL1a?E&P^cb7rn%>mY zYVRr7dOM#r*vl9r*^%cO4}|5%@(sUJ_|yK=H_q-ukq`NwG^|Q*ZJ|Aoems5ZoO^EN zbC1dCaGS~8u#(SRd>-fXa>(`D|5f{#E5SZFf>xdQJcNCNu&^sUN$J1es?NfKL{(7CqzbE`zFU+2ML9&Da(oJ6d_Eq)ICioM)IiBdNx#v={ugrz`DOJ;$k!5sxCV4vsjwz2W4zD_X_&40@ME8mbzy3Yvkz-C`e?8rI z!B@ggbZfe8Q~T5R z|FMg9Jf$a7TN}={$R0+DY!Um<(EN8>8%8Ox*LIPS{oicIo6rONU-5>2E5}cVug(7& z@^_m}fYAPGzkE%L^FM>JBKywCUSdIV0nas?-1y~d`VSdXnZrrvKc?EIo3v*qM*NdI zehmK!@P7sVKZO5TZd@z;_q|VDAY+#NEKh&houMPfYJ;iuLwUqMXf+l7)8YRQ_%DNh zzN>#W>OC@7pyT)i?Q;hGmY(OialFXi_r7dF26G#&{^ZH$zVeZFVpZiI8_Ul)9lmpQ zt}#fi;<+u8&Vt;l|MLRv6HZBAFvxIo^?7bCz)A|g>G);1hvUM>mH*T08t9{quBjd~ zQg3woxyXF3{omQkT!p4TF@{0L{n&d%{G43dyer+fpLEIKSy_)Cr_Mt#7ohV3@|*FH zG2PeeyugPozW($xIfA@W{f)m8q|0ALe^zd}tD*jj_R>Fne;Lw;{Y!X$7!)u*2oLq& zJ&UF_g#1D~ueJFq_GUbXp1dztZfObW_tWzMxMbM9Pej@c4_J-|b#@UFc-@vnifQ9WQ>tx5rD;Jrz z(FyWg-$T`ozR;fy)1q=A{=&FL^dHM$LWCdk*mkj z=B?$OAoQ1Wy3+0FHOu52aJk9(&f_NMGXB5xXvDGr{s8)C9S<}?hsG3k-`YQ+ACR`1 zj*?!PrNlS>H7yv#9?_eZWjmW}zoeGE>q5QL{X^?{jnm1vD^3V)C-(A>`ly_erfMg3N8X^x#8=*{ zc9uqV(r!q3C2u4K+H_>`2cI#{E%q56|*hSMejF;bQU$u6r`v^K^qJCT0 zuL}9XQ{o_V>9e(v-))Dvd9aYa5_%ouXjAClj{i1S6aNj!xlSiKQZb* zhv|GL{=_&qx0?IuKeYDZ{nd`&Vh8g|xkqBhQs!s=;^uL-6ja(Qw%_Xajk4S0jCphB zPjkCPI=Oq;v(#A_`T6gx+)VgqzD68sOIrTYzDk^F?lH){7<#`nzkSu=xi9lQ=9kV$ z!@mZ7Gx#Ckmoxu!yVE3^mit%$prF8TA%IDaI4 z>EDkVS5_nUwrmQ^!!?>f_WL&14|dOwbWdA1P80l|K0Tv!+C=?A3n%^T)_4x%gS>&% z*P4%e`t*wK3+;IiduZ!(hhgsu?8!?@FKK_7FUmau`V|z4i(GjL@w=ci-;&GRXv=Eo znQ8Svi%YNfps!*6;^NfwCJi;NHkUC{%k|Lri{nzokBGO`xY}ISMzq{aMaAA!nodqW z@wOUQn|mtsTcMA3bT2=$z9R^9yheZHuU5?2wIe^WI_;GoKbZKtW*b)8S{89Ym+p2+$lExmg|KNkLs*;<5tU0Qn6@6dK+KKS*} zt5Vxb+Lj=TBokZZARfF>e#7#a#e94=Wi$6&xeEPzDgGjtBtBK+)bbwWe1^Gt1dr(= ze5Io^KFei{kaf0M{kp_~dVZZXR@k8b%gB}bmv)nBa|uc+t1cg2dra*p=~rd%Y%n=( z?=m^Wj7w~>#1Bi1vc@52>}PUveotTII$c+mz4dR(^IQ9h?4hm??adO~=9txl52xC5 zhKiN3fVGF`5h?cY%EXA@43D3jFEguIR+P%G!SQ=`-|2I#q)+Hia~wa?o4gLPE;p;E zr>FOYj^Da{>vt?0&PV*tcKm3^urq04(%^dekI0w^(ii{R_li!L;EHEB>Ic&tIR68(6K*V?$PD^r)CxF@?-i{9$n6F zGOI51=|6RJv1b{d-s2Q43wxZseK8Yh2u$+K23{-`nzv?LpR4X2C^1|HnPLoIhh0P&LK;pYrH( z{*qZx=hL6D_6L;3+&5_-|6vx)_2qM&cw=kdGo1g$^r0z;`M;!ijZ4nOXNYm`Gt$LP zs{Vfh^Nz#6#Q7VhXNvs4cyu{`-}D^n^MAwfXZ(;$zknF$o+Etz?|}Kx@qdH!f0*vI zKHkRiY1}d62Z>?sKAtX0v_KET;tO-EpL8g{y<`xJ5TZKfVadAD}Q(g*{w}6 zUA)K-nD>n7a^BGt@9)!FTmBM%oL3D0i%l_0jH7&jx5N!w{`4QSJDEe;`uL6>UCz6j zgLxbu%kSj))4$B?0skw^!MlC_$Ruvq^6$iXi8+X&Rg9;v9MR>xr#Wc7PcL!&AA^5C z_+M`hddugJ%-KHmHGrQKb4)=Rido@}L{6XM(Z%hC8OzU6z_QE?GJ%b|X zmqCBa6m=8+zP?jT?nAtf=KngPuk^F&*9{vxUSsN_beW)htRAB|ztj{J`{_bk#u2b^ zD#%-f9M%OF@!stSj}F<3p??AW8tAW>f~$NxPgi=*kw1cdC+8QKg3E-zujfLQp=*o7 z{t)qom7|7MR#eD)0f`ljaWxg>RA9`6zB|Fp?tFVI-u zbCj<7WD@{=*E*AzQVuR~{GS1TH~2?Q-rszC;hnt_{`CFw?t}iI$-T(ukN-fo=}ARO zJ(PQnpPrXG{yewNgLnVCjdW$vkNhDXs(MT{kCGUzx-j-0y!S#zO5t<)@I3<47o9zA zexKe^u)EU#nfm^LnRBKSxHU}R7N1UE^!4=mbb5OH^M4W_{fMSZvU#MnKWi8NKjg(f zPjKxc4?}vAFO%#qXXb zA8({xq_3}jCvh}U{PW1N(Z|;gmv*H6ay~Od4*DD5bb2gck&~Qg`PwmK9xpbSH(UM( zm%Nrd{=425N3L;ssc}lhC0(YUIlrN}%Xj0Y4Jt1MN8Lyt z33);GdOm;V^ODKvTxp-hEn+i3l_%w{z}BPLFRE_(rSX98m#}_<7`%pVu_LLY^*SbW zwEz0OR+1i*t$sPw)p<{%-@njrs?}lcRC&7Q((Qa_2mO)k5BR*reRj-b=BN9MKW!K}(FwT5E<@`U1SA?&` z$E$t|`F%xW10;rBk2AVB{eQd)%~@la_VJ|2=}K5*9V^rniNQXEYSoxTs)_auunTy0;E{&##bPIUAka zD>+}oXBcv?RI#RRm6Q8*c8B4=-^gyuH~g0REQfkU?S6oKJ(T~)BmZX7eJXL{xvn1k z8oOO|?|*E!#6^exlv9XY+Hhj1C1%aETju8bM89=Tzdxei5&U1reT)I}PbaQ>mRC>v z@xS0?UxSGMU%@qidl}p{@Go)mL*j>iT(jVq%a3p?z%2#G*nyZq)Am^xpRDzH)tqUk z*LCeGoyCz=LnTtAd_>o-Cs%dtI&|8iI!R;ovlP9M_f6t^MK3=NRrJE{NUzQ4Mf$ZG zieA)LZTENcX>y;`C$604T*ZC#(PZA0m`l@ks(UUW_mR)s7v%gOANp{_!AdNt#Gsn} zM!9j6*!fN4YpXoD^aF@{l~_!PnKf7FNuU4HzT@c$<9r0cowzl=M~q0g7!i#b*L zfZ89}*K-j`kA5~ilKJRPKahA@i8+M2%t}Oxk8qYDdy7_)LujtFy_fbi@enq@(&WG?C z&-1wr$d~>o>nd%3=y+Cx@!~(KEjt8)E_yJ|R6Y8G8_4H%uF*FphTRmM>dK|a^W#px z&VI^H;s-WuQu|{fzxpH*FLLGihRUVg&tb5i^AF_GM`LY)DR{xzFLG1jBl&-?=aW3Y z_QoOXCM|Vp-k>-4Wj`yC((F&5i|R23+{t{J&|?jHP^R#sj$(-|*GqbYIj;Zj^5WjK z-0a;zNhL{`bR18+kNiCQG@h?YdXWFB2RbCl6XJd)W>nUunB0e5`P>Iy*PRLe4#kU# zLCyi-JA$YG$XXr~baC~c;J5B${g2?O50G#1_-3*gJoPARk4*9xuD%iczSh$Sp1L!_ zKL(yMKuo8sl`_fh@%+Bnn3Ki5Bk6yQ;y%U<*K`h_1H<2srxd=F#gK0v?FI3t5-TZd zz6@n1TNIXYrSMH2&HX1*_CDi$gfUlr>G4g;FYcS~@ulBH+^NLi$=WrO;~u3)d`m6g zB)`e`jJfi+9^Vvw(f^yoHHP|9?j;>W@8nbLr+1~t*RMBy|E|?OvSyU};SL>X_Buw= zVJT}}jxsrUpYdz3hqRFXdXjeyZT-2)-nP_aKKr~v|0iGS$J63;O^WTtd}jgoP3JyF9NFi3`QXPV3V+(x5SRQhIQkvTNy^$-lXYs`FP7(9 z(S7G~-!ksQms#U#vhM$i_(VUSug6Y1-n8jK{aZcME?5vdWnMJm|5Nx=XEPqxBXgKn zU+imL$eWBG=>SVVA^B^C$UKIB1j#28E+4}Fu2;^^LO%62b7%qYyfw?b_y%+el6Rxq znYNs>*QHtVluOU`$PJ+1&gXF_m;OwA*yr)#|C+xoXNCWw4>-mp`gzdP=RV{~Il`X; z8n-2joIKyo7nF_62l+>kdpf9E_?06URReh zzvdr7a)-0`%gA20TF>MEp5xDNz?{i~Y{x$=x1W&S*D2d%^K#a;9_spgp}mavliQRo z^NHT^4eZ?kRzCCtqV)YtpN|TkWb+E-6}bMHm%lvomqX?^{UZoEq~>qD`p)A|`IUV; z3$Mi91K79n+BhCY{8<9o*_SXVyqfc)p`Q}2TXg>1!u9qlR_1ZNftsnGIemP4ZG4Q(EBi+fRHo){yqXXGv=28P$>%bYQ_{bwf;F(tmLt=BK2wq$hUDUZ!U1Z(Mph|00dG{$OrK z_L4Qj{*YRKh(1BNDj@Un-ti66yArH?27Bq<-_;+KbN1df!!Atqcj^?aU-*^1bImbX zX>`h=v}3ekvUjaH`cc=8h4#?5l=_moQueMjN6!iSQ}_?QoJqa0pY>n0r6oN+DdaPb zTICNW`Qc{tL{6VSxq3dN)7DG-#6yH2Ku(_}u00CrQ(d{H{08%(_e-;5rt%L0`0!#a z(^KQIb2mr%Hp}u4;1iq=UG}Hsi0HE|f9i}NSPH#Q8h`p+x_WS`UY4Vpk{_qJXSBGibc3!Oi#g0FG zf}cY7_HWgCV7cQDpWtWE)A_G({NWSa#6!+cMgKh6>rC@`zjfp@{vIBYT~|1{@DF|g z?%FiFXy2v3f=xm2OXyy_jq3F?Cl@}!GsI8-Q{}dc_}}FC!zZAkz)f2_F@6s-(%$Nkb{ z>6m>8g%pQ#hqlxHe5Q`8?9MGS7R~YYZDBmHr+2^cA#NkyAnghDs+3dGA_zV}pNcel zUUT-Kcd!|H7$+Oz-*WZ{AIf>hht!@KQGQ7KE&Sob-WjGN`w=2}MpUn`VTwH6vhyQO z@Ax&&w%@m>cmKWgrcF>k5&5UVH#aSvH#0UPjah>#vAL#QZ5+p^c5i`Bf0?zgvInVY z*V>Is*HJ!bW2HZu8z!>h{Gs?C;^2eajLKz+Wo5~PcUex=4%YRC^CUB7+Xp*gxzo6n z>=?AKxHr|W5&bSgKkDPmi8_)H=G|3U##^Ydi ze>!w&S2oixnGF5p)bdOj*YR}WR`9(Tw{A_-{|xBI!oM^0qoEV@mBOEKx7I_XFKhn{ zv5zV3hV1J@9H$%sF`I^dP!z|h>CbqJajvD8LGPZD{(7BwJbg}IL>}e-&|J-O2#p6( zJZYzNV)i~M<@_gR^$Hhvru2&(o%$+Q?!C;cp5)_y=+WhTm05kLPruC3ui;mCU1wHz z^!fk9(S^U{`ch1ZQ{)dHVCWiz77`OnR& za-V*qN0;+onN@`6#PWac=%U{$K989zKlk;!-O)w9+(lvicyCC;@vp9^`Qv73%PQAsu zT!O3z%;I6beCsS^qK18-&MTCA<7{!i+!qHT#eeh5zJFQ(_W82JH1<5v=TBWse4$OxO`LBx-NQIXm2cZii9@vdeQ3I$LK6_BAMLMHbF8No z*+K4ZbJ${E{&tTp=b7fP2|j(daV2ReEd3Uw^3ElBV+vpMN_r#g2b# z&O4dnF#b*P9X-07cQwVGeEmCF{=^r`A+d;& z@AK~mrquE8%Xx)4u!oO#eo1_x91@Fo;K81Mf|a;HYyTk5hntRJoUPhl;nC&%BGZvA zGE(Y;JjU`JXs-(=Nk4;r9s5N_@q_(F)s8Bw8ZEKoa_ccvrA3K5tZrr zdrkSvSLQ?Ka?cOJe_%2nq)vIJ*5r0LkhMhl><#)mlT%n_f?xJB!M|3T-22CJZ(o!7 zdIT5!ut&<{>1vnF@8O*P#Iz3glU6!?d=8o4(qCddTmRZm7t)0JM4g+H`&j2vbcBl& zR6K1ubj$xD&L1>Ivh8Ig|0kBOn>&+O&!V<24pH&&W`0)ZI+g$Frr@V(>7Lca@%YTM zi}o0t#y=L(_a-K@;3vLZ=l{&%$sw_w1sD2uA(MGHS_p0-hpn@jeZSlQgYeuDdz8R z%spB>`MmJ|hxkgbUy=8w+Ln9lX!2F&4|uNa_bV!7y|L6U>G7H=`_^iwa?3DO6XJ^py2=KW) z4?D);4{_t57qIg$?1QstPPCsLaiX%#itbBuXwNRi1NiGw-^GP)c2fqzfB#ow{`(Dq z|935K`9A)4aoo@T@5lEQF%FaXy6`xDi<{qopTvb}x~yib`Wg38N9QwUm*e=Vc-$!a zR2Oa4%fX;i^;f<|eP}Xty++PD$LAN|na`70nEXn6-|<~j`Q#s=*Y$mjyn9jB294r< z#TjCs)5ikIBZ=wBpQ`-K@x0$e2iKB&=VnWBfpe|%6|YiH8xr!CZ#_pEfTW>2Gr+G%WJ zd6qba>ic%>*oD(hpEIqb%e?7l;5hLvNQ2`oknBc=d-HWGywmxnrdNQyAZfjm~v9t4g#gYzv#P06Jk`m5tT`=84BxwCW+aJjFN#jr;?twbUC~5xe!-`K5@M) z^I_3_jA3LCOW89{?|aVOCweuNb~zFcrEcz`~URSFVXy)Vr;>pS`fYp-wP8$WGsGnI}ZAApb=^&+>T$y*gUG4hZ*mlJv(my>AEg z=qKFwHtFL!uN~&Q`AfO4wY%>l?s3Pd{Q8_N||!$9AVQwrP4J zL-Z)ffH!S~>`Mb7*6MkQY{6^N# zska4L`K8-^qUtB=1o_P46K@zKT|c4S{%-y=T@Ovag>|@3{R~)(o$bB;K@mJ8ZYVt3 z-tUzU;+X7~na;kQ(e|u1AIf8W3K%~Z6r#^E%c<>DS6;-v&!c>(t(7%9G!deQ%wpZy1HIuz?h#v(xdWrc@t3;rnZu4-s~VLYEK{SM~%S>Z-ujeqNi_Ck6cIA(UFZ0yIc5{(KEk`iOjydIg6fUvP^!57jLBRyD zj2Sor`rW3mugiDI2cGFg={17;W{_Sh^{)c$$H#Q#`2N&FEMn3Q3ud(=npXjfA zjl5g(BgETw)#7QN3vM?fZ}ssvI{a%fzS5WfbG>fyjLQn{F(bqIM%DjzhkrW8f7h4) zD-VA=_=n8M@A&dZ_S9cKK>!42LrE-@z?7-fGf9;dH9FG zKW|1{<>T%Ae=zWp7=N@c|92k#x8VP1MuhW;YQOcPVBoYEPZbrX{~tU&?SH{LW<;(p z|Bp%!29ApGC)^|QZ9IrPm&hC7>Por8);ICKZBah|S@AZX{)n7U%?Y>pa^B(Ehb9;p zm)jFA<8fYux8r6>w>R=#{+N%~TEUig z?hOh%nDX%bjA94;zmxOw)8zS$i~r%hhE{&1xS1E$*h`0n56<$vK(dfnPb|KflLP5)1Q z{rV_97%)1S;$Oq{!ImD#{4?#JrPF3c^Hw39HkS6q((9pz^G_k2J}B|g zmQLL=>#+E_yR_BJu}i$6rPuNPpLf#elT?0Ch@8SpnYX&twYMRE+9HX+7CuZ^n~@Ks z;b|)+UYchZvIfJ9tb@)INAU-hFJm~`+(PuEjW#3RjQcf8uXl8Q3+Yo;@em69eGz_+ zqw`z%iZR1~nTB6LOqKP;pon>w;Y-r=UrZYwm%(_xC)AJmiJWzsKKd2S+l2HBnA1C1 z_e_wOUNh|BIPOLDUuNS^t7vnH={3Wc9~VZE{+FOX?O`G5SV-G5G~8b;m< zhK@JwQ}8QQeo(lKX9tX_%5F%Lk4_p-j2wC3Sr*0a4`Hl3uR_9IR zQc!pc@9}PS^CThu20O1(XrBX^PPe7eZ=v$PN#Mxe0)9jsccbZZ8+6+@3D{fF9Jnox z%TW5A&@ZxhVwlWmW^<(~?jcm2sfQTjdy{dvd# z1mfI2jN2KN|04XQeBj50^sPE(r1|$N*k|i>*#ppYcsMP6Uv+ryD}0algcE<0BL6k; zU7h?Rq2Ch6HL3i!9G?3MKW1G0bQ=CW^ncUghe2PQCjSG6N46a8?nuLb41TkcWDi2q zZc3W`PoSS@a_eXVlckI^o6_o+&*0yrc>QX7ZJK|40iO3nf5_M~_YCmiynmQ~Tfs~I zlTSqn;@WJ#pLZ2MRZHfO$e7UwS(>OnoxV*ol=09zY)bByzV(7GwjNMY|FY5fDBX)BH zMfJq(z2VlqyZkRYn)kn>m(po}@@J>%*B?CTqIBw!{6rdkF!Z~Xu3ve-O!beVGU&H^ z^b_4UF_d2k-PVtKQ!evFauU`LMOCi-ti%70W_{-CY4(q@=_BdDT1S(+HjR!v)(glH zu%^i5ULLO((DWs5STA7d*ulfk)byK#ex$FoopR)kPoqzPex9YtH|wRMezNi>-$=ip zXt2E}*^oxZF7hWJAM{9ePs^Wr&7YvCzoX}+;paI2#rNgNdN<8Kk@ekN>i5b!C`kQM1GOjr~ z?*|KtE;S>iVcF_+h1bHM*P$D#}&U4%q^s$?U&0@Oyo_Eqg%+J3d$bkNWbF zUGyaK?@~SG>wxL5zpwf|sB|m;ZqA=J2Tbz$KdQK(gSAufqj0IHe8RivIh+6J77!cS zktv;szXs+##Ro;NQkUFd+J)mx#lPk7heY^xkEwj- z5n1m)vwo30ik9j5x`hiD&u7Y74~-{)F3&UOFPwM!!fA7AnblpGLT7&|?|BDrWS*&y zNQ8mnJvz@D_NH%&=Bd-37ufof@oKW!+AaB;Y_4ETf4mtjuRGP}H1B_1Ji+PuR@}Yj zdmqs~xJ1REeP8O1sifZyFP?$AUf#=l!i;w3?mTq+MK^tZ^(&n}k=u1&;-IKm&)stb zf4>B)Xv17r7pQKxU@vxT}F*wFKAUDWCX%j19X%{++7u0%flpus$o9Za3j zrfn=~|BbHx=f12xdSB4GocrbyGi74}_2&Oa+91y)2*Tm`$XYwzo>*!$XhZ>wv?-W3!T>skS+-|wB7b7t<%4fy}Q z|32S&o|D{r=dCmEyz@@yzCP2A$aw1(Z#{+JeQfa3xfgx+7VvU3O6m&gNY__v{4RL@ zdDw!7EhCpaLATw(E6|_ypPfFiai7K;GIEMd5`8)_jvL_-XLKFx;hpBqJN#s4)eky| z<2T9<6DW;;zlYxl{s<4h%If(%^1jk^%>3Cki;t?6iQ#Sou`DLg-I+^mqJ+m)|!>a6z{NfZM}^`_Aei`kouXsTAhhx_b6P zeC5hzb464zdOUDTv<=7Ty)2>=r1yeOlgF>Ujnfm$$$TFYm;dz7!u(HX9<}TKjt=9% zdc=wS%c|pt8ZJohs?zpg{HLpF^E5DrTc$fKTQ1B6Ms%}*cRo_>Fg>J8xvY}aP7^uF zu(GPErm?Z5pnMAFpQ_YX9(HuJo%-j$!?(ToU*i{4 zJJ#5Ay~e>a_S8$hNx62y&seyiTRCu-I=F$4#_655`zF${D@(;$J%MJJ836Ek2 z?VVp!DeJ-i!Nb4U+Kcy_q-s3p$5gu*cj3^%hu>*U z$QQXehsa(ISEBjSKa1=ezu2vlhj)JH=ddr6?`bp(X}hn6K6-{v)*92UhTk>a;T~Q5 zd$%3KRP25?&n`Ab%MICmr=^G=L^7dvUS&N6By3>_dN zI?T;?W4tANI-cj#iLP}p@+8C;?R`JA2Xu-Bl@^1L&@ab^Y|Ael$juks^hu@6ylendu z7YB40;pgY}eXfZAzQBc<3wZmLA%BM}pG^LF`J>Ar zp}e;hx9D>8?olz{BL$5Au5j(9Nq6z0{yrqi5DOm#M&|pF1bRav0d0Dufc+kCSDU@~ z)bNW8O~bdgODC_a)Bd8Mg1gmOm{->{v8Abs>wO!!D^f2$HTaP@ZP=e@C&GVAq>hD; z*xB!q_~yGGmz(@^`6cpwnJC}bDUH+3+E{-de7DUxrG9x|r%Lph#7)0OA00o;(LKR%v%fUuMy|yA zk&tg251GH ztBNRNZF)omd5(VnhC$J9gAycLj2nLD$@+wa!-)g_m6`AwH$YE zT2i@Fv}Ih4X{7L1ZIo|B(2Q?}?VQFoj?nr#s~=1ArJdI4byamObxkcpoPPc}9j5$T z{&@bhz3GFe?Q&=D`y!$wl$hl9Xr06O6@Lil9Q@4{|6_@VG zx${ktd}+JTcZ`2JC~44R_D9{Gd*`d#`w8^9VOQU%I!)!=uqn5yPFK?v>2(J0waf!C z?zc1R%IqHgc=G>C-;(6VzHRDj#;4MDc`|`Hfc^#jcYaay z|0?sC@si(Pi0AIErQ_kkKs&&6uHWSH37hUsT%u%b`0)sj}l$JE6YSqzBy#sO%@Iju#(JI^!R$(o0A`hV=QQV^FQq%NYZk zArwg;Mf%?M{)Uh~eRtA>?kqa*z8mQ!3F+YI^iiZU?peyDn-GiS0|)s<&VacNRr+ay z{A0BILH82UXC_HUC*%*hGY;AP;3Vnjr1`@~p3*xK_%lwxx|X#4F9d%Y>EU^^D|P+` z-Rt$b6}fXYZP#0rD*iQ^*Ooqc(7j3HYq;)9Nx$0m+e3V4YW>Cldl={2-I<^tI#WJU zHbM8plcdkI`Z3gy>f73|6g7mV4{3A~_|D#AhSE<6o6Zj*O=D(Qq z3zMWHljaYf?w2M>MhsW-%`>aAiYb1 ze(0?EpG*3!N);?i;Ezn2zu4y;Nz#!?^M_COdy=Fhlcv9%^e0H4n?N6)n!dyZ&m>8Q zr>1`+>CY!gzsKr#1?j6vADW;aItLfxU$Czpit`sAiPoi<`tu0sQvYw|eUtRt668Z> zE#DpBcTSRy%vwI=;4bOb_{bbUmnZ1HhV;|yxb{k0zh5HZc9puigmivumA-;>k?#rK zA4p%EARn|j8!&Bu(f^ku>F<*M5b07r>yxB^Nc!!ht>FEZ^!*a#TWRz60rcxidhdk% zCC||>=#C!p407R`k}L&eb^m6H2uVMbVk3RJ9;Ed zM`z6+K05t^1o@B&`v|%}V$+X~w~rqDtmQ)vc?QjhmrrEY_JJKFO~+=meP9Pk)4SOG zU5$Tdj%rX=eEv$F%Q$WLw7)eW9RWEnC2hZxRNAP07>})r)S}ykkKI(+Au8RaWA~PS055q;*ZKU*O*;I89>Qy}D*e*u zKg{C)oBzV=DBXlR`lC!b{DU4PhW-ma|J_Ww%!{t3j`WzIO3zeX9sU@dF6&Ox_7VNY ztJ1^Gx*nrnb(9|Tkk8Xp={|n?c%81GAM_Yw_z&^vPtd<{VI1cuTlwBbtlGh%?I-r$jCk z;VIaUl<%dg=sv7CN}q4iJ4yLUSstfD7*{?=nRIO*VhhVv(N#YFVw0}%1@>eeqB#8H zEdB!ci!DB)iq2N;9RH;rzQA6gLlB35vQ9Voe=wiVQbkAk`FpyTE}zeh&Nnmpcb1nf zpKnw}%|8CQCR;nRp7G0L^yi`~)m_$o8T<>uxkKk)&_nX-9#!}!U;j%@y4GK0y;g@X zPW~$_zSOV9nttI7AAh-rFR%~j5XIqNtJ97C=kobhRcO!0GVy`-q1x zuq$+k;_#o)=|;a>`MgOL*z?(peAe%CXGZGkm4^O!U;gL8;rC9TVqan(zo`7XeE;>5 zO&9wXUh8!T;rOpG>74`B@$WbA`CFC$XVu}LsQlkF>8veFo5os=9zW<1!QsDa@%My( zla?=kFV(@N+jg^a1?xg`O*$d4v#*t`kK^agoWnBhUpjrz4?g~Co8FUjvmRm4YCnCA zO%IUcO@n{0FaNhDUDn3+c-N%U#5?);UHFrKL64VA`YgZvf3fM3e=AHnO|-*buhUKW zJ;UeDYS0+p{%HT@;XbF-&xh%cgDT9qRJweHw>+J0F#q|RH`(m(GwJR1?}q*+=Ib}9 zyjqVw{0x9;U*&UNs>Wyh;}?HvnSl%cn(?cK*@w=VH@8HNJE-KIy4edBm?lE}C-^^@ zqg6(6vP${lidugGRFd?X?W9+4C%q~@-AJ19bSSa@9|S8@AExJY{>v|<2k8Y7Ob~pj zI^L0(9xA0+>#(cp*raw8{Ge-yUmoEz8>KpIQJjyy()_0Bn{tyMg08=+4%f-LCdr>~ z-TDn#H)2kdGI(+Lqs(uDpT3*o*xVl4{^eIqe~f(6PtdKsYJY&@e&ChFQwXTjtJMyF z4Rz?O+NY_`0qLD?m+=W>cxLTn>tOp{x8H>i(}RWuC%6!*Mni$p#{e+K_ez0?5h!utX6 zg{&tIcC6Ar>+`GAj{uf|U)IGw@(*N}^|4dVeBEeqFEazMYsagu` zbOq(`;kMT2nz=c7DjQmA$s4^s__OG|r@=+hC_dw<9QIQ**o?SF=R((?63l$=G{l#?QDv&Yt8wb(9ue*K9E5xhkXFSQ4Fk6FAvO6~EZ#S=T1bH!>~ z8BpEC`Uy1?YbG_-Xp6J{RL;GrHjDc?b4%x6mxmpGZ{n)-cfcf5eWvuqHpuk91<|bo~6D z*!GAY$d5g3eh3`?ErPoV9awX^XEzm$#4qkT-Ge*L!S((taIC-HGXr|8ciZ)45AFyL z?mXbqf$IXj9hBPTOABZ7FWtmP!7eyh`;59&_TA`u;`tXjS1Q5J*2$bzU4ow#eP%iS z>BRRL{o&sU{=MMOArHdG(2w^ktgVjnAp?8O7|i)}5d{-=0; zIANV@mrRG(`!etv!21gN_b64tIi^})p`CN!+tKNbugI7K9rPK=e(k}>B#|Rg z5BBYaa%7N~8ApP@0{nx(?~nvvd`#$Hgg<2(;`hD|{A0nV{Tex!c_sR%BCqy0zvzSX zO7y8KHty5%W6L3a27Wx_MDRJ|W#l68`&)dmKfnCEb~)oh;uzW**@JK5mMD&>o7B`$ zH>t6%s<9=U$86Err};9M9`fxi{^3mcJ_+BY45r=I24B(lScjLfH+YP3?ZKSm$n)r= ztg`!e1@2-GZcpGY1CG2Jc{=n*Tlxa$)$5E8fx8{J+km?odRa>Ml(f8aJ$lW+EeGx{ z;4TC1cn@xh2X_u|oZ+;`jlfYKa!>Q%>O45kV92-!xNCr;e&r6c*<2WS~mUix0S z(7rNWg&*<49@y&0m-Ie-Q!m2$OG2-Pf5u=#Iz5p$gMP^#l1KCQPoB^Ir8ouXkbF zv#k{oLCx<=k00Z2JxxDH!!TK;EkWSe`{MGAxTh!m&hY8{fZZo9^1trjCgIb2hJzOX zw_mF=1;=0a(3AE4JkrmLe>kY=f$psP=xJhAN!0d1JQ?ouwEH+|r&DVXlzpoyxe_vk z>pyxDkN2cq4j(`oAFq#x{UMaDD4#)6&)=ya_wutCoyYUHv+eHjN3 z8tiwDe`3HliN5or-xKYI(|=|Eud|!$66{9wSQw#OeLcGgnwP1O1&Ml`s$pc`cl?tA{B+UdjOh2oazl?K<#wGbw}(JKJ3?=}+T zwrb$w)`{72S)yqLqwkDpj`+$u53T1#`gfx*?NiSi)rgg%uXq1vPugJ~*+=g`LC<@* z|5N-S>wvUf4jmHppU5|Pg3(t-C?n4H?d4kiyWvZ0+w%i8;uPU)?{(Gn+V-<|x;LW1 z2W{xrg}-S23HSE)ya#&n-ilud%l$@;5sdz8h^a=@N#uRSg?ZxMj{6B?v zg~R)AeTwqwKFz_D3o%pA&(w(BrCh>%{6MD%qm5n3m*H#WJoYf1zC4e?|A2ETdaB{y zCDtF;t_C|rC8_cFldx`1?2C1iI-g06_t8%&tq%eH4jH*h}QeCC!vRJ#zKM)?n}Ji+KaBm7|< zJ^$8=F)JQZKA*vBgc`azp?rD`h;W0Q&Wk?V56R0%=Nk}_oIN#oFuF9tANo&`L;8ci zup_hOpm|5kpLJ9;ek=Lmug})~MmeRvW!`-D${)pihEUSwkS7?ugTwFd*>$g7^zR0r@y%WhYG{U!zlTl_My+-D9mF0( z`No2?mkLIi`XN9=e)P+=*5D1rr%$<*a=k|lo8*`4UOGJ(^_qd>Z^=V`xlYo*8~NDt z*lU?8(dT%0{e)iA4GlSK$IKI%^_n&2Dj~CA(~{rHIM=<0@h;*$o%a&eaqUIihr_r6 z=M~ABM{=%_KD$TG_pxUvS?vG!e^I_Q7@0>s9?>k(=ePKJ9c5tTjG?f-HS192rXafx zH7tiCEWJA&y`8jOQs1S(h|78%Z|Tj7qsQ9Ts_`xL4U=o@Cg^+EB<|_u#S7R((CZvk z(oyWfmyiA~kDO6uHD*W)qx^r3oPt%|4k_?PJPVALP=fB93Kl8`^$a|{e; zQ#rZ+rhhYZFM;k|sz~4G<>f>7u-{PQ;n~V=D{2x+9%YD6UEHP@FhLb-W+PiI(qR; zugCPSMt@>B&Vnk`el;xDr*wKSDlbG=g^&6CO&n+NpCZ;;rV8)%`M+TCcXarKP|m-+ z0#C-lM*iZ`&-MMw>*n_%58z+k#lOr@r8I-!lb>G~L>Fw7FCJc5Ib2@T!8Pf2JiqGj z*|UzUpFQ{BIdc!yqxw>g;BzmTo-b&eeN=pELi)Hi(m5wc0cK#G5{vdAiG%Km{H3Bv7H|<`X{7UyYaoG=?r9U6Q7Yz zKRw##RLdD8we{7FY}u_f+Y*fY;r<&hz1nO`(CKU9)2l#lw3||NdbHox;7fXw1&F7g zWWTWJ7vYEL-hN$4|Ds@|*~cWao0a3o){6jf^4on*dS7T&Rbz8YbEVnvYx&2e*R@W! z`DPQJsIdhR=%2hyV_Xy zGVjRQEp(lZ9#wI~5r>WhoJZ8`n$nPXPHtsuB`E* ztbd_e##}DP$h#XQtJmI_O(Ed_K_hwf~I)W$QluAym4 z<%C$QU+W)R#@AF$OG`|pMl+TzvDgkR z`mnb8h8m7Ffe49>lWUu5>je_6$%3ku@sk^yYO49Ag5;^BnPk+NN`T50iFRtGYTn#K z<{TP}1)LqC7xTd&jnDHBU${WtSWK6z)Q3#wGO=xWg3K}cyZ$UT63yeRq)yZC!@jf) z*4(Rt<+}maRrPsXb?xle$INkVF37ZJZQ41jli|laXlT=!(C546FY`&!{L^Cm&xr+W z*wmIfacr^*BU{c{id2|=T=t9|Qo}prw)?+Lni#)_T&SfIc@N{=+sK&7d;{NATD}UJ zyLj_*;s-X(ViBr_GkPB7bjv(~&$j>G%-9s?bEgWV?&oci+x`q*T)rNuQcIt)zuW#G zX5BKSk>Ek(I?2caM8J9O@?D?T`-sOguJb-3F|w&b5b-O z{dwW3@tC8{d>gzc!DBKsT351CuNT(-C=(fL{tbT#p*yP%eOXVe>3n2(YC0eA`6KAO z3LV=1Xnjkv{Qko5)Oerr`3vyCZ$8djSF=*<4hU;eS!Z=M>%l6oP$>&pTc`qVvyl4u zo#CnJe51dsw6CCZ3UtDCKAL}Y{DsN?wT7q0`-#uQP_q8C`7CdJk>MX?e#(F<^TB6N zW8LM>D&?pbIj1}1zuEBAbT;ytG59XsRj`o$NVLvL^N)^i(fs>#G&}{b4}&FqS6!Gk zSUBHXe--jaKK5e=S6v8P75q;$>#0TmK06qmnhv?bch#i~I>#ie&)O0lpJMoD7@isr zZTe(@w<~x{z4c|5Kk{k)Gm)duP?fTvTJ*0vK=U79cxpO*_}mvdj72wJl(7EHJFiCL z;mi9B088{28u{R{?xy()@a(!d4cC{n47aEu+4?;Vht9%V(<|X~8T7<&T%WLh&pVGt z#(nTpUCsjUQEz=@SPsZ1b|CiB?@jp6!4AT5z$Xh&O=kk1 z@mpOkhYoc-TDK|uz4PrffAU;-YP?21H-mRQc=(ZM{cFg-3Y#va9=rkEl`7>=cHgO{ zbAaKg=`iQt=K$#7N1O30@#}BhI%bV`sNt#c4&w8n;H?1fBX8Yr$iET(pTVEE&+Q5P z=Ng`x&f$EX3!RU#=l8w!$3}m5aFW!YKl8#<<1NtNRTugY3s-sTokRY}7b~V7Qa%-b zfIsJ92%_J<_c>OjmRu^o%J1a&ue$%t**s=ULnjDd+H;YSC+Ksc{;oeS{2IRD`fVex zTR-oOcl0?8KIdxu1U_bLMW+a#3wZymzXg40&-gA+u<%Fbe#7Hu_kAzN&kY%` z^`ke#BXqDOWR@rBbE*EWcIZJl;kWmE&x@-zS2zO~ylZ$ZPi#iMs~xhz`;Iy2a9w=J zpZNu`uRe{uAHttWGR;xw+{}Bq<$t68u67u#f}_)*6SscfowKRsz8hG0@`%j@eeQ-o z_2X#jaxW7WfJw)2w&d(XENm!@smp^+iOH3ctl>ZOmI951L1%m>Wx^#CVE8l`X zukyZQWI4LT+qYuuENUR)?DIi=G^O6^R(}()JyL2@NNNb zrJ(31C1Zfa3;BO&%Ncvfx-o(O-!z>LW1dhQ9w%5)3C5IXCaPci+V z*eCCM>jeGzY{5I+!yAoWUBEN;5&QUgtG~c4@!%?eBkb7+zs?i;#5*T^$o?K2{e`Sf zDmZp0m3scED)#Z7_B?5^8!xU5?O<}+Mf)jc|w^*exZ%Pzq?ZoTfXn78F zcuy<@kGwsh6ucUh!kVj{G@i&kKY~+ZJ_K$!a5=z@f_^$90zzNlnj*O1Ct}nrVviH3 z_dTaWubYK)wkT)@Z-j@3U&^WlZwPn?P|wb>@uifL$T--|&}?)6naBfgo8Q6D#Ku_@ zq04&gp0lC5gX*IBOF8-dZ}4Wa);27s*n!|33?6rL^*mOkuzx!>k~=km3pNY=X~5C1 z@40|__7{7Ok=Qx9gmOqfJ*x%#%?9p7mC}8YU7xD$#f?8|JIjsmQe(t{S#!Ya1Kt_n z^)~k)h`scsFPqg6Ewzny<~1OaM#;JeekJh3Pj@>mvO6`T zvj<1~lEr&0`?Y&s3fz4TuHst{?tI|R1rFQmc|CArEnMgqH{qA1{r?cZ_%42NNz^W= zijO@y#3EU|$L2__tC8)j)>@Z?PnI}+Z5MsD_^Q6=&f;5PLeOL zIR5Et;7?q0?0ER!r&7AU6lYJ-I7nQ%KMKFFy-r&0!p|#*y7Ml$s*o47N5}bQQ*$?;Ldk&Da2D*^!1OO4&2MY^|5|O>?qz}sfvXjp0q3P zfcHo6K2j+=-DvY&^5-N6m;MWIF9J6cxVM2@>FQ<0Y!7ZdaIXWm2)HkRJEV>C$b~+2 zJgm=suL6%U=*Rw*o@-esaj0h}QzE!j*<+Q3?>zQM;J$-?uB9*ZMmjjUzCjjoU%zsd z+Kcv@{luNcGLp3Os-j(l7xa^M@i*wBJ8R!!TfXq*=-z1+kHj9!-*9;SiP`(6f``rY>aSv(uXX!Sh-agG z>wgaPw*Yq$aJ``4)ynJDi@rOn)FS$xT0ZH&d>{Fz#-^r8dgfpAf7+w_2K;G@kG%o9 z1@Iqk`$byr=-61|N4E~DFJ;G}DsA(jDri18Iz9_Gz=v^zV;_XiC>7f@#T)@CaGbXk z>6zUNxOCv|0&XyHFSv5y+@=sNHKRRn1AzNCaC@rQ#!vim_x!2kH#QX3vy3j_jRKD{ z=rtL<9=2T*xbr-?&cKxb_Y833fm`C0`@s$_Wd?9Vfy2l2nx*?TjP$_eVyZT-}&ZCcA^`#$h>_^aVfj*bC>GFM7$43#pX4=!f)hZ~V ztt3WDQOAYn=wk<465^`kogDiM9^(%sw3Wm_u`Pcv@sDmN|BTHo)NvjY2azpJW$(I7 zw}gX;<$;}j(q0yhMD2YUX}8`q+IB>r*qdx7^S z@ThmhK(UQ0jh*Ox;kUl~y7)IPXDX|j>Za=Rg7r}VnlAM_k~SzQh)pYS+)=PWi_>FGRu9&PMBO<8!q~w zq_iCladfj7d+AH8P_kSFCv#!;Z+rXgp&Jg+c)1R5=8fPHUzFUe0)}g2>%)7dR#3ig z7Zk{fBf0g;&JPt8>JRd(UTzgm8x?B0^rxcyq3!8=1$6I2o{iAG*Q-z7_?O1RRw6v{ zV>f_@KRu;`iml_&EnQEnJXOq*SI<6h;h{zl#>YRo_q-`E}x)i0%UFMc*f&`x12f!GF0|uA3{OakMzU{yu!(*ajc#*DJ7< zQ2qtja^FwkgYKu4!>7RcG2$BscNB0dfTNsFDFp6d3+L5Y%+ z_+qmguiCm)b-MgT-ivu3<9$!*a|AiODkvOoc>Fj2>iodhhWRn86ERUb`SBm}V=Vb` zoM(Udkq~adapc?gz*M2kV;^>_WTqg9^La$N9epzqhJFk5D(RV4l#N?VTpD)DIn(}F!-YCle*p;!5 zvw!9TBE3$Bet+bcfE?ec*q4m$2qoX%`;CJBUw#Mu(C)iC`q{fdzgz{S6!QtUs@Ugw zHa@Warm4OziT{&dTl+ua(n#*?NzjFMX&2}|pkk{ZviT?W=Z#NFdCPcbsBcaW@EXzg zSYm~XRP3|WF5ih$Be-mE`i+A=_Hn}9(4XwVQ8y!c*2A|Ao76ho5mz z+8>q^D~9^a!XEq4K9>%qoIg>qmB+jKPdpsKEg&xHcOr0w$aMyA_C7FOuGmRL4?6wO zp>$8^eFIz{n~z%lg#HcV01+N#){pUmb%U_WFIDUlHWftqvx^6Zzvy>4^!e?CFMxZ% z!O3~45j`m<`jDl>x~E|0A9E?Prl;lb`YYuBV0;yL!K^blD`-7<_k*`LcsHonhwUBx z@~#$c32XdfkM_$CZ09f;c_olXV(=o`TOT_@t`XyWd$p zD~*nfnVWgYDi!3@Z=b)bZ6|%cAHbKvWvxdXU$cH#|NbuL!2Hqi&3y*Guflf*eCbcW z`$xM!T=etfB%jY3_@uYN$JcLv$0zFn_z-K99s-}fD)!EomXFnsxm8s|zkWG>zlL#+ zmK*K(xzBeUeD$cLv>!mErno7bmhtpNXBSYF*I_!8iIPji>szhmVnC>d4f-uczX9lXnC-`f`u)IJXfLSX;ty0%JWr*}IEXkZsCvwA*ZMPl zQSg$@SBaz6gm%-|wD)8aNR890f{|a!aSz8oYlRB>(>9cz0RJ)-d;3eTAK6A6)t|BL zg4edoPiw6C_3`+vf*&zMDZX;)P!)UYB9&wEAG!EF%$Fjx?B5f(Gl3(1d^_904PWoz z^6-KE@qMLN0LQq%TU{)iDW|AIBXSIX%i-;J5_r3U_fPPuRqTy*O0RIxa9=sNte=1z z4BR!q?V@6DF7xDIoG+BOZ#&>d0Cz8N_0apHrKjca;zp4JS`l6*c-TYfbKp%;vDX_t zIq)AL+n?dk?r-D)!p>DqH8Tkt1?E=&1%j>+teU z1#f?@!R)PqCHSiqCtE)vaL63W(YFFPe0S-$(4PVQ&X&Hw-RHp(2lt-_J=&Qiw6Cvj z@%-QBA#w4qH`?NU@zbDt_SWw;Lvpm8~0vaY~j3m-~VXr zbiTDyeZG`#zsF0B9$(o|U0XS2f*#pm{b)Gjuk(emh)|wE3O;k-(*&R1$n!^gj)$=? zr-#q?6!;$U`}kV7pxg7o2RgoeXTx_1e6jB(Jyh)F)t2uH>Novuy+fx}e_MV{h^u_L zE=8_CdUCCD`O#QYHKn1Zb&lx#Aa)7!qk#I@p93G(FG8+?$aR3tcgYVwUiJAh)>zQ; zd-<9i(R{J@kZ)gNy8eHM?~(AOfBVwgmaokZJtye`P21nszxo+c80R+`hb*u&0A_t> z()_SjDu(i7=U%*1_yBU?U7H>Sz&kx2hIRscg+u<9Uhp~@-UVfYo z-^bxgEVqPlvlm~8w~z2Z8Ji_GKf+(5EYag1gVP+{!WW?X3Un`l?nvm?c>4JLU+R0A z=O+t41n+bF0={VJAu9I5C|7UGHaYrzF9+^D=${XL#^+vm%+eQn?|X2!0=E)+KSJ+F z75n!co}KyklL_9<9^PZ%G0(96HR#u>*z-5rctPNZ^+S6ql6w6$aCZWSKmB)^2Z!z< zTp{gq{~v*)-CBZwetwYW$9#Ji`U@Ri5qf5K0`EWIF^>COmh-1&lwC-_FKtr)jllf^ z9PP$)%RM+^o(S$|=%uKX-;jIBzAE;wi+wpfI}aa~`o&9+hwj)od0e}JJf+xH zh*ye#%ckutL#CyttJqUd#LM$P8D}Vc!_n}ryC{Mq6 z;LQYYFYqo?u_xBK`YN$V2v>SCaI}$Sy8(BOiamL}2Y00hM;w#AA8=EEyAFB_)p-^9rg8L*aPPY>@7@bI~1i@|$X#UB00`MFZYPa=6A0**GTY%XwjLVvagSK`6F z1l*so+cntjgV39*`s@0s?bf?rSoBPFcyvdD>Y%X<;~RDR;654!VzcvqP`{BQmhdo1zV zu`*(_?Ay@uT=aZ{{Mg0w!~VUJzTT_>%|G3i_qO$pFNd34IrPth@2l{oom={miamI5 ze7o{L8TTu}CxrG?Mjg%m7`nvwOTU6{MVvjw`OT7}JUq%I`&aO80q=Vidmz`^x#Sl< zA*A1b7;xB0*;T-;2JRM1-_IY`H{~Df)dxKe-5B3*uvVeV1Ai0IuYvv#(8orX{;Fd4 z|IMq<{`xzQUk+z3=kNbJ_)!{~UxVXU_Kga1V(@!Z15qTT83f)d;B`~6dzVE0!(b>rF@!7I3|uB~ z&j8m6`W+%TRZ`*L1|vgG4sh=S$N0}Zzj=Pzzdu;y@9yyWQ%`ef>&l3)mh}QJY-en~ z{OCZ=Ph<#MVC|j_-OIn4zEA?o--Ld;nJTA)M8?&knZ49p}QEm)XPQmS8u(+wHL*-ogrL*$|dJ8 z;IQ3A^rvnsviwEPdI#4+T#>`N#Epjl$2x&q4s-2#@xczR|9^mEo#RGgqDAxzZyn(A zEpu>#F9q%_;D~J&?V(~fPxI(iI=F1w`yAqgjpWm!VZeRj!F6$PgXs(9TnyZKz}2YO zP2)Yd{thm?8*s!08)>%}?FHPc4zB2H2RHZ;;Fbe-1#tVR*o{M-UoD~zhxwOHKOpBk z;LZY$bv8FX9@4`;R<*W|at@V0dd|VK!=(!1*NR^B=naS7-=K#+i>9jB4cB>mZ}s5D z0e25@)U`#2s@U~6*?DiF=lPqQ>wvo%xMzVo9C`&F95P3GFz%G|7;r0r`?HE&ca2@g zE%YvTaD(x0IqYlM_&IQYf^WVD_Xh`;&F7rw6<2fs$2`!rm)Ukw=pEzW%JF$Q4?>T& zW6@&x_V?gMIk@a4z`YK=G~kHiuQ|=jmu3f7PFtPxG;m#kW1i>QZXR5|gUk64IMx+z z8V%gvRP5?^!+fFKJ`2yikXmiet7(`x&y|`UPgX^#j@|;XXXY7L?-eX!p7g3!ZhpC_ zw}ZC`T2P=oM~qaM{-aw+gs} zfV&^Qhj?(5Wk@gkP2j!(ZW(a@hTf4DPW;R}di-A>$m{xjW(J^fYy(G#)#y=lS?DA7 zTDZc|9nb-~ze1OGf6)gjcIEnTT?BML59bxUe5@QFx<=jbYkGG&dgTwRV8Bk$dl`Dn zXaD0-=Z^}Xc5vC>1IIeZO~inUK85db9^X%#K8CZ*SxsoHx3Np4$2E>#PDkjaLQm}f zH~8-1@%7@Z9DK=ufxvyEg2jx}Uh$q+e&;)S19|}08#wHGG4aXY=Xr3RzZ_5s9OD9; z=vypiJok!d-E8ap6D`=|?cIi9<~4@w?)WZP4!w~oWi#!`;tUo0+lXkrm|Q>>*+Wh_ za0S3opBDE4?qx6kK8r6m;oCI6fukHkuVwjWd-UkL4ubaJxQpfkL z^%!5p zj$CrBgDdRp;0EjqTnlhl0oMe*z7DS7Jr8aHa0dfNTd zc3q$7GuOcloCDl_z*Paq!JX&79r6XP!Gk*%xF>)+0Js-a?7VP2t!c}G{_M^n{_6Y* zZBXtam9p=tVY~$$FK!$F{{b&R2YQR&ht8ZZpV2dkJ+QL@%c%*EjWgpSt6JBm5H9qD zx_pOv@}CLcH{g33d|BUd?zbUd5kWLDZ83$^uuZ9bi)o>~(|JCsw z_!xYdC)k3II;OLVoxLgKOMUX~{sR>Zql~H8D)8-oBXG3qTZt=<*#Wp^ zAzX6%tQ0+b`E>tpxSie7?UYGFL&^!q@6SLhe1*k8Mb^pV%ACj;q!4`jXi)-vGw z0ryu2m-n)xSI*~w8T7Y5p});KhNdO{{>Nz8M#oKgw>i8a*yX?y@O}iZP{kTgi0nk= zJ?`Lg(}AO%E&BpE)+sb@bn$lHl^$FLaI}kM=(mjZ1&uLFPv=LpY(wM-_W#!54J39L z2<~8F*=5YbG|ULgkNlSYi#^#-#^2?Hq-xG`s-0{PKeYC+|HqDA?j-1qf*x`&V}5C$ zk1RbcM>M=_@`D&8st6K0%ta33Zaw_Ts;-)*laem2rYD_+xk> zf1E$w->cUHsapdV!rz=@5Svu#uUn40w=dZL1Sj_b=066W2i^klQYtpFJc=uW{m*uA zxo-h?3UCKnxO**}*Io|1jANv}*6Ch*J*lyh__nIPqC(Wu_2Wp7?vKzt3%U$4^28?G z6eo9N(Ej}T!0X||xVStnF7Wu+c6oowHnjh|9pLj%_?U6|*xpxqdLHE97TgNl6~LXP z$;T$-CDHRf__Hoso+SLsBR#7f-D$(2OW%3$KQvlwuOGa6yV<+1%+F8uDGhA3UO&>a zT(%18c18S%SAT13$?%%FwH!@$l&-uYr}(82PM*Bc$nzlbTxaE3Xyx(wv$tvB^E%z= z`5zf73;E9#(z+fD*wN7)_%G-ZhYn`k{6xmf>mK&?^zKdb`K*M`%Wd;PP55~AhFwHb zYqXxVljlyHrDf3#t@tVWt*+d$fq`!$&r`@lzq2lkZ+-qhsMP6Kc>MLgi13`%DN~~I z^y7=qpv&CaVCv;bfr^cP-nL)jhc|ooxcPh-|DS&DHu!|)8Ttob&!!{i99kErXRv=q zPtQfjgI^qs-#Do&@=UVwc>HsBfdBCxe_fuTp89xDU7k7LJG!~#WiGM8;Lo9(r()y6 zxKg(_-u^hBPbPefKk@9w@iFD8RF3g+B2bWbDSW!Z2Y+x9{o8Rfto#Nh7>Iu;?vEeD zj&rx*2g7+!pKl?2&3-tqURH71F1IjFtkkoOVjnrLIQ^zggI-_w(q^ATyi$9;9hcDh zMbpO6bNd!^*}FX5_`&3S!g5S#M{1?#QhQY6QS;`{pM9{YnOdGFoIH6CAWsSMtVNy? z$P?)o|>%r zwr;0&{x((Bb078W(DRx7yIwrv>o*TRd$h&J({HKMFLyTj;Zw>-qTd7+tG+)$KgvbM zuW7eCf7(^0O#i_4pM1Wo|DQh6@|AV9dR|=0ubQ1n`aS`1t@_!zRHNliQd!EoApm)&+*zh zf4hUQtk@)P`^%E2%q$L|Ib*2#KF=IbpEtQ8};fd_@=bQ zSD)7|e1jQ(b$q8Sf$vA~ovHC+l?Qv}>dyoF`mI%|)7G`k$Lbf%@Z#)2^igtYW6I4r z9I-K9T0Ws){8YDZ0sgV`r@hecq1JvQuLFF4XoIgguU_j{M%@g{Z~7?s{s!Np$=CB$ zZ1f}B*DsI#|IrHv9CO-eysnW z=Eu8n_NfnESK<%TZ{wWRb9jjf(vRhxu2jY&ytf#c|C@hx9P0I#Wj#vmlu2yXo;<0A z`49Pr^DZ>)PV)FDZx8f*qmBIKUVJUoKp5T zUA2_`4#Y>(FSYyHJiE=C2;Y}1Uuk#rzB8^r!W>hRohW3-yi24fjkdcdGx%5j+>1Bm5q&)tLiG*bYIt`Con=dwc$A;-ocS^Bj*uStuGfRve2?dAbHn6E|Cb!!=|{j<+T9D_ z`-F;(c-~uA@j;UIpk^YSz^PR&6DQU*cr#jY`Ed?%-D~BF_DNg0Bn)Y++gG-UW$8S1qN#4IyyY`G*9nU_@VK>Eqp$M&qeTgN5zJ0u>CQyKk8iwH~kslUIXqV;F!l4dbEY}_2lf|X@5@S z-xznmoaVo$NB2wUehl4fq02hHAr1a`v$qb*=fnR0X(w)jPpD^w2^~Ne11^OWZxkuH`fo|9AfC{O<4aVPE*=Z6qHUFM6HvzlsuDj@qAk>&(3T9yAC& z{eFIeo>GZ4pKgv%KE7&D7JQzE592lEcUV5AP6v6l`aG!4pR6W68J4{L95fuh;kj*6 zZ#=$oqfIy-)^DrhyD#HIg9_pMHhgzfvB8^t{gTHAgT}&VcJguzZ_W|@`hDW~>{kSz zz2HNv_d4qm%RaR6m%#n#;PS5oZWM4|0oNUQmbI=ogBsvJvo(M3-X)#C{a*9vV#kAO zRJ#tHpxYn*EqeD_MuH?AC?aQY285dEg0AAaz4=7~z<<~!QZZwY)Rx6LQg&s*mx&0M5k z-6V5nFe96~ysvih{1|K?w<*LhB_LC3@QB=l-VFV-2BeB;-b%91(jd7Gg&%!6WjqYAz~)HG9;x_ueALaA=kcz0nB`Wd`S_)P!3+noQV zC0V(|-!(eD2I21qy^LNrq8H-|#qIt12yg$iUvGXw&z;)VGpe@<{XkQ1s~RgO*0Z9| z-XACO)HrzxDv)Ol@?3*F%T%oBjMnom`6=*Ewfv*;L7UI4p)g$=PhWo=MeKD0^q+?Q zsnFlSi_$a&*par{JO{b>90#@!SSaEX=2&u{ww&1*dVem$~< zD|+@_>*(fVH~Aw}yN&~(%f7OLtly#M-thUbZ9b75C)1PiY^5iCjY!Wckf#!PXe(ZS zRK!I;gAT6X1>g<`FZsfeNK1$^669N9|u2Vc%Av#ymG5g z!gzXAuO~E4iL(RWjxRxuaQq;uuc6+qzV;=LL%S(t&NBZ@_}>J7)@9}1{X5F{TKI(H z2Fdv7`ih=&9H0DK;d42Bq+hWGJ|nHa5j~Un?b^u`Sbq~$>^M8V2mWEd-NpUJj{W+| zm{p`F@l*Z{@P9`IZ?JBQx%Qr7A=?@k%zqL-m$qTY@QLhrFUKeU-|)E~J{#bZ37kW{dMh^;_hSBeqGKpjr1G?|7YM&yYt2%6&vuRU!KvlNIaj9;d5G| zo{o>vlXCLbHAMD^{MB`h;juZiS6Y@}5b>GZi^91*!N@y^`^U9jw~_xHeEsnNUq4rl zL5W{qXjk&zRP8#^=KT5``i=ME2md@&zg}#Bk3Sxez(?!n!546zx!k!Vk8WS3KVU~V zBfTe0u5YNV;$}V>UDo}9pv13Nj1T7jfSd)$`IL&W_d?I~c=KGc42OyEsv5c&(p9zm zs5gCFc@`)Y6m($x=y}GE@QciWrE9r#e?0j-YC$jL5BtTDKdSQiiOQBA<(gbSN;XbE z)prLcSK;Nz#X1wtJPuC6PiDWa?P}+riMCu=B>2zS>Ae!!aI?N`c=LfdGL?@ zS0&Mt`Tyot{a3ALW1THr>DT2GmlVw8T(a5m}dVRxrtc>&YKg9DB{y7SMy*LOxTlJrvo{^tOZcl`x^?Q5uMPiZ?vW*%b&{9pd3^M9F_|6juQ zA@YA0@}G4?SzE3DmHO?CDw?q1;f0mr_QPW!hWPbl~V{+%p;DQ`U=SvgjgNmWj(o7gnHKAe6s z_7&}S3$?90=%CpP7T6|H6SDRdHB@o-EbV`n?eMcErpwpsw-=?M&sy}Efj;c(=+;@sZ-as%6F}IO?|yysG!R?+HVxydO0(Sy%^hZ0) zYhAvDec=Cja{f}jrah+I%|4LGj+?~2HchmBY_lNR>KO%;ez_JFz~}32@Co${Tsald zpDrv{?E-##gYzxgJ>ivShJ!1V{MZpa>5IQX{MTOYJ>-ewKMMYDw!weAIm=V*sn2hY z?t(j@TMYm9(0v8|U0=QPS^V{ELPxGyyHohfbcN zvB<+2%iMDvyzwpGf)0_Yaz@%G}K$4mW?y?6y1`F{nk z^g-A0+A=c~|9Adsy|^cJW5vvDlkQ>h1aHf47mrYk#zVlF>L*Z=rjeqgzOu zR!F}-I1;))KzCnTPfR{X1NU+Hd?kEt-3Fh~o?GeJ*gQFzo?bjuM1QF8BIH4?H#@1A z`qN+JF9fZyKi0$g~WypcQF=%n-UB!^dY7I?RU2hTUVYky$;!V1b| zTl2SLWrwj_kfF;l+Gi<#Uf0*A$_ddBvd$pu|DpvZ$P=(0+UfBa^4yI)|5U+R&QRTY zxQ#2eClAYI;^l#EH%GVVI_PpYUjY5JA1SrvdrQ~kPqgt#>#-`_*B|P^N*qpCud1A& z+i?jcx4T|L4$$-j(t0Wmnup+gzW+ zZrT>P0>uf`=K4;(o=4zKKh}ojrhemVLwhbFCNBILxhTUo@k^Ut_vMP3Pvbvi9BibW zSPiqNsiCr}1|tpkeLau-uj};)x_wTz;>s+yV%3bO5$<1-d|lzmMPI&%@&D8;6|8HI zT+_XBi@(P(D0<4n`vN@1_fzQ;uS-*E8KUQeS@>jyq#N-uy!g zc~^88a1()}t^MX83+L;75^}uZ>HT%2w`>xX10$l9iq`+yQN!@mCp>Q*Hw)}tqvy`F z|J8OKHOFyrY!UZX<@|d){H)^A9%i2I^e#FLeU3(-+352)dWY+%x9k5Jn`)xb0qjiZ z()Wn+lRPTA2)YZQ`+`zmt@iy!)I1x17VSHa*MAaO72aK>{p*KG>@o7Mt=b2bImgLU zL>U&*=5yCwa0+v4Uxn)~biPK-kI`d4hgZB9yt}}=5WLTnTC>`g_eu>TXXvZy&MM%1 zs$kcPR7!KB+CfUfkC%#=|L43R{pj%+Z4VMJ#5-+`C;2$a@oza1{tv<*`A?x;TQl79 z7rEOQ=PY9XU(U_j;pf{!PmiDE6K!b4ttvPb5?=;hJt&Ic(xy)V?%%)>hn+&)`{g|z z9DVN44(|95aPI*30Q49$_~P_9`Te*^^`>nO@tSD|i@pQz8Sr{5_4)pees8ZGm{AQJ zF-67Qz!AxP{;`Gg>*KHF$FijP5f|r}{3l<{IXQCY*)a>6<{b1#v$ChDu4-?hF4N}Q zxGrfwq_`dYj@=GFFaLXc?Fr*Yf$W#4pbSnWK3Tn=o8RpHuFIby`lLl`fO{RdV&Fcq zaGu`9J&@y2PmXWHV1dEIC{DHM*j?{S9sLU6~m7*Kb5iLPv5ZoM6NR(Tys8ffyb@@TRvzU4Go$iA^ar=7*g!F-`)@+r1p{r0Dr{&eRLw#m=0mwFvxlwY*z#jK<2IugCshV z+Jm=FxAet+Hyl0tprhs;DU{>%z6X9cZj)b}-g&<|eluvdiXVmFBKUFe%9~R{dq%E~ z4zBr3;BE$v_HaEjw{Pu`L~r`xoiF#~SR;P8PFCMZFMeDDyI0KiBjjJI$Kz$}Uf&m5 zB=IJ3vGfV(Km6ApsV{l>{IFb`FGs%z(C;+#>!;Kk@7a8?``JQ);_{t+0G-b?DLURs zuCLB}FaFj2RK2q&ZbyS1M_xfWC)+=%<3E1|o8>Ed@P>L6e~BLNp~nsA!DRUx142EZ z>(?6@pZl!9p6=pF6YVQ870mRjrjhKeH0G`dBkcVT=T=gbpQ@Oxt?*! z*KYObo#nwHYe_0_@LyjGy+vMJwyxmld2@*l6Cu(7UTpSdQBwO#J& z@D@A)UIlnVz&l8(m)APKl((0IYyJkfJmAEC9R~e*VgDI<`+0C1fuq0QZ7gtjl9!iw z{v}b46o)sB{(s3>@MeN{oKi2H=E<>>gIhoxTf#cPZnTr@kAQxPgPXNM1yc{lUOwhs z7g`kaj1Ms1KH7_066Bcmmcc72QXTia6#9)CH#qrK=B=+*dWKH&ZPwS8K4Tgsy?Mu3 zxTm4tIf|cxS>&n6Q9?dG+{X$J1(H7Xz>nLvEF~R>xx8<`5xTOz|FC6Goine9p~}d>ykgK)a)@D#;&uCX34!(O*UQV zH%0V=Nh1GzOaD;hNb|?3y!g-O$NGQniqMZ)2h@sRT)Q=^!12pG2Ywe?ev4JCS0{6C zvCh{K5u6(HDR8DwB=;Q0dY$3r4|Uh(V~|OV#~sM>$o<2yo~L;A!e0+T96f}(7~+-e z58ibu=Kn>~a@J0|faF=k(uf(t1;~VRKryIu`lHtMK3LNJF|9TB@H>g;T4=sK4sxb9a z%Q!;n@twfk3EYFwThvB*3Lf=2lz+sV;5`T4Yv4TrUI&l7uzmL`}(%5Uz2g= z#3AFV2B!8KYR0*-V(dv(EcfUl2Y36X5c0}Bys@1pd+n<~UMG0iM5G6?26y(RtR>dt zzS>x~4TF`62hShV+O0#J0e+eZO?xor5}DoogDcyeZOi1 zw;s3wz!B$hpJ`0d?n{LgJC%D;L%5Nr09Obc@^GJNjMi^Q4JUpi!Jn1y;^93A-k#iJ zN*QyXsoL6P(Nkch?9snHY z4zHu_snQQDM z7%{=gQ;J^PF`BaObjB2jq}GM!9qN3EhW&KBBKK!Tdi(=C?iW~hDR@LaYrnAZkI3_O z()l=jk4P1#NRFK{&P)>0<&pMU?!OG_7Uev+seVn1lgFE1=6*}Y zbwj+8C&0S`JbV=QZK_|E{yur)XB(_MCjJ%if}(w)dku6~L6_+C=e2U29B@)z{yIAH zb@;zLd8kvR{{-)6@Wz1m2a6~9lk9u~n?DmP8)Y!qt!EdycR9L4_lEAh(ET2|6O{Vt zlQ?}}SM zSr01lWOVw8nK3rW+F#23p<#IqzXExPTh{N0Jo_m1<9RAuK<)T&cV;E0y|TS#*xEzIQZ)E0Oj@?hWh*-2TYb$;yR4mb+m> zxY7>5asKam;=lf1EA^k>EIn-(L!yZ&sc$VM4sYml;Qgp|2$s@c`_Cflk7RxNPqMGM zrdB^wCg=eHJwKIfy?`#CMhTu0&fkU~vPW_fi({q7cSoAtSo`%M$-v)A7!>rHvF_Cy|CUSGx8hdUid(#c=B*DjQ&G#`1= zkY^V1j8*Ep2R*;-pP%aU%ZJ}{n%y?|85`03@D&liQSd8=AMIgwlTzQ_?eah-%M|Pg61pbccr5{jF_QpFX)~L-Pz3le(RNA!a9ml+Wbf!{4IC(rTlg|c&v~3 z`Y?+p@@%6XOqg7?_mqTrW4YHaq&sW?bcq9gqhHQ_eCn&XI3RL2raUHjc*DTsex2VQ z0PjTRNk4RcL+(Nk>6a42aA#o3Z;t|ZH1rSj?1%B}2#y$ryZTaoqut~_KDDOF^BexT zi{z)=e;46VKHR~VvY{h*oKf@TUQxWG@9PWUhSdT`obcOP;LZkag@coO>ms;mz|rn+ zAdcsrJN3o$e)&Yrh|UkW2QI?<19;3wZy-OpmrZ^CWH>*CydOBY(yM?w132n2_r|F& zs$G7R+~mRC4cxiF(Z}aLHud>#mY%WqD1aBcmHX8~IZB@ek8|}mG=TRj^OQq8J&Bb= zxM9>I?v6{@Fb24~UmICp}7lXK%Ed1znCIKO{uGk6u?b@1YNb1x9<1HAr6)Xo!y zH8_dv{Kodri*H>{`aJqjp26*qXT5lE#~JsAF75a2tNd}Ks2L+)u_JH)ZJX!Ki##7ld=w5N$=xFM2Dqd4{Xevw z378ed)%WXO7H-xn*jL#iIvtu(0FnjK#Cp`iit~CGqVo9&BkyEqIty60cs}`LV%6|8dA3;dw(! zIBziL9nN{&|G4YK;5>MAp6?I&j>WU@Y&YuQm&5u8-%b5()X#kOAlAe0_`=@*P!d-^ zz&m6F=T&eX{^p<)!P_332aX{Aie47nLEL+dBeL$OnU z5)VH(Z^-vK?-+C51>mhU=Q-o3At$LWsjKuk{y6GG!PLkDaaF{!$PMl$>!F*r_aBD! zx6yt~EPRPyuYQ|v>eu+4dA%#|9ONzeW_dDn)AHIwd4n0d4$&h>c)eb!+wU~;UU1q; z#4dS7;;hq7CC+qnr4H@wTc)medRT88>q{o~zQo5@w;%3aN5n2YiKid%JNSLdaov0* zuD!bL*AAZ7I=7ST$z$d$IAPw*$tSnZoIdB&IVYJ=<{D2;Sa1Gj>b=6$`+!one(v@o zF+7D~xxx516I);6&#PO{aQd}GJT)hsHZ2Jcd^*pai$x^H)7N^A;879>Kj3GGw3nMz zm-O}U^Quz6`LlyZ*2hgJ8}uXD@?OiCr%#`G^5li>Q%^n_vh+v+eq`bv)|;VTp7&4R zLA~p!x5nki9oIVT4ZE<{5s#NI_VacUo-wDKHnn}`;#GzNWj5hVdi^Qq7=P?!?vKn33ByC~?)*uY-6Q;zwis zdSZNe*}oj=*RrGi+7hMk7v3AE@SVnS1K(0)p2>HfQU^cI_g){{xA9l(`vB$+!SxPl z<(X{uF?2yM#93FrE_CkW@8G@P*@NKkV#D7~uGjBZcfeabZoIUMHxt{%?33CTPWE>S zg^!-<>sS(AM>h6C4E!!#hHxG2O0D=)ib%$Wg8-V*bUs`mj)L&_1{amMbyulFL9XF zHPse}C-Js}`U@C?663o|m-{)7oetML8k~ooW!&q;WwR@%;mTO&xY2^6Z&?43zfnK? z{M|{98A8}qK=l#u|rv_Gp=M|tMVmf!}+K2PlA92+) z&bmNHWFMuHc*OQP$5QTE%I!zFbCtUC+3^0Q#7hp&8^Stc_9dLxgY#$yS2c$7J&7l5 z&s)!VS8yKfhPb-w%4Soa_*wUTD$?)y`(piBN@S@m78iI&ezyIj(-zDS4=b|>zYUAN zk6s<($-W6ZH-HDbJ>(BcUGa)zuhIFQj=yWKV+-YeM>*Oc@p{!2-#6u?KY0WF=lILL zj{C10Rb9!}#hM!Cpw4{&&Uc>6k;~Na<>GN*gr6uL9nU4elg)gbSioI&%j0=d?ockh z)A%F7fDps<%Qu`a zDdom1b(z~v9lz@E9*x`LjO(+%Qd#{k(tV0QkJuQ#2Qz#RpvkBIlsF_7e=|5XfMX>% zm@i!x^ebAg&OFGGm(v}2m+VxYS^f3bnGVfS@)K> z8}_;fBai)objcE@LtXl^88-+0iD{6bzGHDqTpYyz>F@g_bKjx!b?b&4T=%&lj_i}b zK|J8hcfi58>eBJ<_ilILHz@GQ@x1=pRu1bOWL&$@?uo9ODSw$KmA z^Ju|&1%KweQqH5_ z`}*DMI|aG;O8NNr8^i0f?`ie3wLQyoYJvQ0#vknO>5}yl@|Pq3IA>h3%?@v(*ZD)_ zmHHJX%d^ecmp3Prm&3K^oQAy5khfB)Gu{aFs{7GI{v*%9xz~LeI0iX59Q%sA$Cpzy z@2suZ>s|p4;`R1mp2G8G>Wt$I4(Y$#`JXFq8S81fv-bL^Qhu9b%!=llkF z1CjT(Ql}3JuG@d!EjX`W4d-3Sd9-()FH@)A=A5^8SYILgd3pA%OAp3vN4%!g56+3; zw+=+ETb>uQ_0OUl``LSxQ|@D>7L9i5XRH&Pm(6&QXW+W@z)$jgnOd~foagfKsLI-R zi^Ipq4j;k$f&FaFzdYY&>u21;GizOXv{3&#rA~V>g5Nf+~?HaK>ZIZwcsvWzc=uf@VwkCMMw|MyPos@m-BKR|7PP$$a4r| z^c{wl=0;{6;Q$Z&_6A-X)|bP4F1H)?fp@}ZO3lB=^;7OTlTzQI4+{9m-IsDaU+}#@ zD)0L^+xfwBrvCUY=$9;xF>O4f+!R7_?KJlw+Qm}SF2vt_>a+`iPS*A%yf?lWjwbUR z%@;lMUTk$ZYvqR@YmEF`{E>d)J1>XVpMy_eKX8}tF;Dw`7p3L}&$H_BoSj}q{6KC6 z*LjT(Qpa0~TxZY^a{YF{TBt{f9xX8*dt0p3+-%!E6nm=eb>_fD z?(v+5obR)aHg{#vZ&BZS&UsIB-VDxrhVxicnsbNKPCIg}BbWBF|9N4#Lb=Wbs>{BN z=fD3i${ptHs|ePS?0t`5rZwiYX~8_piJP%MW0XKYIbh4h&+j{tde6>ydNB+ZH&mKz63ZBo7&y$1)XT2n68|7}K-2IfpU(E`h{|@A{?%Id8x_k=q*&iIr z=Q`E|`{eZVTM}QXv2Aj;a~1SIT7IPeR(pKm;NA=QJpZ@v2IMp5nK?C>Z-J8*8R$7z z?DJO6!>%SC$a$-S^OA5>)iu=7gTpAj;NjA9_&B2dGBH2H`X8fy#w(07yoq^A&3NC` z{{r>DI%rUM2U-kr;1P!pluwviRXL`X1ldojgE2+#KF`%)0xM`?IO~D zh+T{sJF+!;DSH1Kcw{|7BhfelJd$dV`009o>;40r>wF75FRL#7`+;Y;Qqw+QU6z*m&DMGiY*4NZj`BRpF^8HspK^Pca)y_dw#I6Q7-Kg&)g?yj zN#f21_2yncy?v;cb~kaMQd52r!D9_s&nKgPPwb|twsur&OYL#t`%w&@Aku=-mBACF zT1dVfJANvUz9x_Lf&L4?bEQ&~gZLbqXdfLp;W%3CpShR44(iA|nsS#?j(u8_gE%e$ z9z11dyOI9HVi8LQPrRK=kXe15HC$`7oxAHJg2(Z5d5jnH^1(xYGVvCrCapE?@f+jt z$S!0*6ps}q{fg8-$GKj{oOyNBe+Tv7P5mc0?LC5v>+$0{a`#b>SKR9f*ExkJe;-Wz zVIjQ}e@qpQiBM>QNnE71&!2>N^2UQ_GCh}X`*4h#}J^y;; zeI=oO@1uUk1O4Bn{=ZQFoM1g4UXBaT%R7 z_x_CeC%#0v`KFxklJwkx!%8PTv7!;wTf}i5asDNS_QX|6eg999eRj4Z6#e%3DlC`# z2IcVc`_XSre1md@rkrojX8a!dg&G^jN!w5O-bJzJRj&W6Y#c2XFn)~QY86D;G5f!x zc;Fe!X$c}Bf{I(f48 zl=U+gwwcHihBs+v@%~U-X43OL`!QFsybVMihxr{tL)IU8%M|M)c;+pHv_EOpBZGOFr}F{Z>)d!yt)LXP4_3lT#o2VDRJ}&4#{B|0dKlPz42j%i=C^txT8Ne9* zc>L(NpnZ!S?QkC{uUqZ>Jdf&A64qNZhnEc3Tl*XtmdiVqa;(n} zK)=WTmU4xTpV-Mh`Gn_1)b37yU&I_QpZECiY^itrLrRVA;_53B$42drZ?pU`Cdg-A zKcIT%NU4}|54SQpM`JTQQ< z;_)w2uB$Vj*onT9o@?0sw_&|`mr(BysP`J`{XnVK^PKrjeEb#Zr!}vQV@Atxr?JJn ze!`E(`d{u_-<>spzz*^mi{-O_fM-L!}F{KRYa!w~TVE&-46_H;JCK z#kHRuwy&gp+UPg=I!D*mHjfIHI88ro6(-}J-A@eh#{HDKi{XlU;hwK z{-43aIsoxHyh*GaH2vH72aU%LQ}sA|zum)fc`s4!8On8`Tt4NdnR0^XzuHH@`JLOl zUd9~DP2-)mclsJ@cW;B|MerO3o;syQ25}(;&wsbxrgo>T2KDB#W|Gf+fc=>dPHLv! z8BTk5_n#&ATmE%80kyP06@J2a2(pMVN@jQbVIzv(T^Vd+_xq8fLp=GcCFK)mcz^uk zq{&K+SR26;@n5^|AC}AelIKCWAFw}uW71s81@Bu4^kqjF0>|GuIInTRsP>cezEcO! zj`h_R*H=fbeUM1EFUDd4uLXO8XE*Rn2hZ6`HLi2|XUCrH5@}`iC}s=Cw(987+AK6C zskb-2Jg7H+U+VoH^)8~`A5m|xKTPa7vVUnO*AdrOQNAM)=8>^`tTiF)8q+Krq znt6pg@6!E<*d+^wp~4dUsn`F(5Kln^c!q)J2Joy@s(wSnzhln{+pjb`He|5hU%jq8 zSt|(m$sbO=t<-xb^>V+sey%&-aN~EQ=SRbGZLFgfOrYGKDEEX?b^mbi`2Jm+PO#FW z_ewG6A%th+=#|a?p$Lo&|4frWwovvUWc-DdE9i?jj2p4?Xt6*mC)-UluH;9PNJ6I?4st zA?@9c=c9P!?L~D>mBCOTX)%x!8P!b!*ko*kEs5!xv%Q4&-s2`KY zTm4P=qVcvhK6Dk}%Rdc#4}z~6eBS|ImUG{CN4&g_T*jjE(L5*W!;u^Cg3ShUi^d}N zdF0}YCm*6z)sM~k!_Ijj%;n_jaid4q`tfvkz{^JPF?P53-rb?zg7qtDm#Q}$1o-kV z0^d8}YXKkkPpY~)>mxhjWeaj&_|N6af{)zKmN+vKBSYd{NGu46>mV^aBpycr<5S{J z$g}+N{QNHe`0HWPPW=8oY$a`#qgg4iV($mbvRhr{xTdl8jfeX+_tx}a2IrHcp=%esx+ za1e6mAa@jUGe+*t?X;=2vW90&^^eo5McZ#-CHU}(^6~dYId*!NIzQLrAVtFwRH{;aSSd92~fXUFn{1(AoI{QIGPzunq0c64jgsB#Eiz1qjf-47OTcrj!6Q7spM3rPU69~Bc(^~r)y5pJupL}*Gx?X`n&t4YWzfJ} z6VNxJ|DPlG=RtitmFpXU@P*y=LZ_CG|3R*d512PiUZE86GJO7p5BnY*eg8+V*xCLe zMv1nsf9iRX^gPQtvZ^1`RrG&Vq$`xsw+jK4{U@d8f@heBhx2 zXU&;8Z^pob4jL$L$~}BwdAXB9qtgRqy}xFYS$7@dth>r}{V=?)!e4P+S1RwjmvUV% z5;HB=#0%S@d~S1v07P6TM8dTHKBYkZ8K*9sIe+xbQ)e#Jytaq(^WQ`M?~s2L^1+t< zkdeQR>;EKNHy+hK=cM*I3(wHy@ehGs+E^zn{4?cQmzmOq@*_+@ttYZnB?{qi@4<=X~P9@*dhgz}A) zUu?>+_V)wl-pRW4#k?Du>nxqizK{FN_*AX~&Ml6;sRs;w@i$Y(QV;Ly)z@L_Dcnds z*YeIQ=AWhK#_G8!tf%cL>S5m6cOU9u9)I+;v3j_NByrsi;l57M%o@o<%5j@T~ zzu<7{`I>sZOFhi%k3QJcBkj$ubB6aT+G?w1Sp{$0*yc_=biMN(eA&oNQ}6!Ndm6DR zRyy^D^9Oq$#JP_b+&U1rKHjNey#+(5w-@yeq249bTkg~=&%=c4SW(b~8jx3$`lE8G zm+Oo54~Zrsj3drT(A{c#=<#Y;Z(A|-wo)&B-IQ0UcYjlF(4Mx@4jxzDa@I?W zmPOlvyi392JB9oS)N>~Ftm2u~-^THE8o)L-k7}yrt&+U&EQar)u->*Z>YYx#=TYxk z>Me=lE28a6e9PruaNciX`0fttDfkijj7|H}$4vQzXSjKHi{{TiGrrd`UfHOg++%OZ>3f?Ck8?n!4;DewdWMIxJs6Uskk) z@;4Jtm^s4%ymK{zgS9y6cM7*DuQ&@FBk6a%n#I~4;MVfZwG}aj>${wK2J$YnU$UQ+ zkM?HGQPS;nyoB-c|&M)1MSE?ka+d zzPD3P6MOz&jn%V^de9I2dc_CC>KW(Y`I2+sx$iyHGl6<4WA*&Tf1f<>eoAVpRj!42+DKcF8J)R(CpU``}kZBNRHA2B<_XF2fcdTCphJ4-$hR#pY}GDxj>Ig z9s5cyuX-Hll*hh{o~1l~cIsc1$_o63w$ET4W#IIa7M!{;kl*&Nu>3xwDF3pCrvG?v znfqBgE59l%-$ox*^tMxeoQe0eDNK_ivFC~nPPqoky&s;FdEV@+4eSwnPhoe-%zY zJ7d50MKfn)2j#clP5PhC8q$S~{iAT?$%1E(&NKHF~t@cxgR5y=l z95bYG!Ss2j&6qi4`borTnA$#nQE|@v`SS+PF3rg<%+EeYS7~v4O}n6-)6TqN;?EXv zZ&FTxm+*SNqlD2ykg?5*?bod_pSJN{q75-$!`Ll(Ef5X9_(FnRPW%arXu=N`ckj> z8b@A$hp|(tn!Ka=PFLyNH-k7Zp?-?-nS8u{x9MN=Cjrm)W9$hUkM!Zf(Rc?BeYlp# zZ!z)rj{b|07vPz0^7$<${`p~VB;Ywki}Cs~PYypxc-m~X#)B^{7LHgDVV%zNu&2H6 zP^x&E@+y}rZ`Q}kyJCRy?taP^`_>Muy$}mY+sklp{Zge54*XBR#|7kzy@-yUbMjq# zxkAJA`uV>Ga}pmIgZXGaq)m#B@ZA;kdB0_+1x| z-)g;nKMkbGZxS9HxA|y1(zZoMzjE-PV|h07#`8)4%#j!1!6vgAo7~9Qrlgyb@8bER z7UK2$K_E?jlkl|I6Eq%a+rrWB9Xxj$`#b@89`d?G?X&1}&i|{f#_KoVR_Du;-p+jV z`quVo!N06`QSJ@%{j($QPloSblJ|*9^FBYn-w&?;Y4XKB@K2?;I{D`MHJ;bB7_VP= zc_buVe@KwV^Ec|1?~4we=a47;$u-F1eF_$j>xX>5?Dea&mnR2aNdbO!m-xrL?EIXl zf5cXOyL=is`-1Dh=y(wBv>g@SM*iVWzKeT{#_RQ~isAn5uJWIG*@bc3pZWG%j9rx! zIk;B);}2}w?=M-KDH*EL#OCzJv4MRv4lW7&eyNK)LBAa=#+g$@za@v6Z?90l*tC9s znmlhkl=YDBK5zDk1bFr~JTqP_X(a!sSo;?|hZr7nzX4C^zp^!+?^0I2`#X5{HG2Du zbmGBwlJ_p@c}CvBF?n7wGcNy=)ZR+!DJ$Qj9eIcQ`Vihrra1C~>o4;4Av~23XLhf9 zV)_s~wOXdv&)17Vkf4w4(e_qSKw0??ckm4L`NpQbk{_rv&$@M$3f*yEiLX?zpB~{F zaTF_U+hy&osIWNN-q5{nPqZbkgmI3=74S6C@CaWeKXLM%_Es`SWA*lqj`h8gAMLXC zR#Y6vJ;mscb*&P{LwlZu{=Dh$2L2D7>VAal^Gfi?dmIwA?-J(wCFdI4?^>=oNYHP* zyHVY5y9}6$a0LK3??O+i$4zM|^+g z;Q5K+hjBs4pH#Y!jL*CoLoGko7=BpODEYHW?>;<%pPLPyo4$dc*m$}G|6c+}CBJg; z{L=8lc%y{zkChkjbDQA@+$AqM`7S?yG${UGh(r?)hv2KTjJxVe=;;!G3tTNbu49<2%$T96j#v^Jl})ZKM;Y z*2)X;;ICzTB)ChyaPnP#-ZFS51=8d<0nfHZ3rOSn7j+6puQ+&KH2mPNO1mQOM6sWl zJ*@rEW@P+`?Rcd;*PQiL0zV%cJQe!a{7JwQn{Sjdqbw1QK6LQ>)9~{g@&-Bb0)9R< z{D8akC@23ZfBqxw%eYmq?}8oU337Zt6P-;2zfnYV6_j{8dwrB1ji?HS@Brizyy$2j^j(vQ>f zbnOA&(!NG-|0Mq=@>g`$Td9x3`<}C&m1sxXqvL+*6NRHvRBYw#WAyf^^6Gi6*vd0{ zLzli?!()B9lkeDdX`#DrilEy)$vneZIXt45FmlS(I?_OiBmKU{$<9z!SJ1u>X{KJg>2K)=2Sz4&q zdq^N%ev|kQJ3`^Vw9R~{ICvOO$o)R<*LkJqsPt}!+xvZX{i_t;&ByC~nEnm^ctf*x z)i|gqCnvW4#l1(3i(jvF6}WmET!Ec3Y?Awnh1hB7HYeX12bEr|p?bX!3LyLcm)^6h z#z93nc>!+hxfy<&KVS|=-@^#mD?wMfKViMU6hAxkzzB|A`j53Q#!%u1@Bv;aeeG_k z=)9Ib#-GbJPS#sT<|u5nTyKYaBeQkVk)5bT)W;BJUvX zzq$NuG>%r^wub4b(b>@@QKM(CsS^1_NdE5N!=iZ}NNB>N`%E_2Kk$L;Zf)>lK+dQO~iv zs-G*#F3vUc)FrIz!fHADMy_9^vab19W!<-3WxbNkZH4Ko+pk8bZdaVBx-Dk@aM;Bv z>&tnnd*gj-x5I0ECJIU^tH^&qW!=(GWj(+?jhDDR_Sy>k{c_dqse4qn+kU9J-*AoU z(R-lk!M^t04xgrWyMlEl`2_8hw(GakXW^yI;bpbouh4dNzeAtn)$yJ=%Uh6NYx*7f zrdr1L=}l2TOJD5`9iv5hy8{lJYzlJt=BevhTRHgp+{ph$v<2ymi z^m;vG;cy`M=GX*n_x~%~#z(i+)?|a%1D}Pb*GGr`oFd2aoeI7s`q!&WDX*$Uc_UB3 zr}3TfAy#*&t@c|xu=+io>t`>-jn{MiD^%+9oalPlQ2N8HXYj9kgZFZkS{J=yEpj9+W)AX z+5g`uA{^f7;G=)g@|j-`eORSd-WJ36fXQcGKJ-QMD-!Vi&EUJ;!r?&hJ#7=B_Me-~ z-@6nM4*%lddl>oj<-~{f%Gy-w_x~{SvVgzm48Dgc_XYXW67aoc@U4Kq9|w>G-#fuS z0e?KyGitK!r?&hF?lziD1Uj0{FPznLxsbS9R5Bq{4oC?`Ze;;j_LOclh63QjQ9Nhw3o@3 z`~O=TE2|727Kdw>9Xi$PwG>{b1ZRM|tb6beI6L>lWz6-4!etp}(a&|;|8Ty=eCw4e zEY|7XOxEXqw!v2OtsU5YgtZIZ4!%bI1eLmYS(GQZ(fu5KoLBpvN}YO&>1P~1$_8ne zUa#3MT;bygn-JAwezG1bD1t7_n5P8z=-YHZHuNgwW9Q=zi~1@0Hf@L4pjTFO4Q$2ilDT4)bQ7$?Ep*~AHQDN z0`iYZz&A?E^m_R?4JN@C0*>-mkj&p~iU@}z9DLlXlYV3<^R3}oDpkHQhOdo$`eD&? z8SjBEKdy5>Qs%ERcs-BC-n#~r2|j-zKvFcmj>e!H;r|{#>bI$jKM-L!AmflS#uH`2 z;Uov&1S5X}>5Elr*v6Rs%{Bbhk$*G!=O*xXy2g~*)(~KmU%_{#O^EVW2p-z!6J4<` ze^E{2V~kWL9JV|778rbUN$0)OWnabcEjIa!$!DBYHYb62VxmB+cQ44!-k@{PW1ej}3j>$alu)Wxv#7GTVx+I63gj{O$9o2i; z)#Ul>|Cw!!{lky&it{!f&FdDu6IQ3d>kO-OQncRxM|l-5Q0(^(uZ$IRyI4y4Uywf~ zrg!nr(r)m-WsDE@Ssm58#`kwEGPBL^9}ObGhx0ZcU+=Q7*iT5(d)YrJ!n%9eUmbjm z6}0@nkp2qt1OFfJFaBBZ;s46;&)-{gX19_gvPXQ$a}zqNzyf&DPX z(fo9Pl65C)yOj26z$KQ9}YXlLiXF=n1;ZyYQNRfx>enO z4PzcZ3>zBO7}__Oe0;T}k4OIe7`|~Pe;oO9RBEqJ67Ws;@pag?C;yB7W=8RC(Xp#_ zTB82WqKN45cn9BjBY!;U^O1i_4Bs4+KZpEtREk*E-9$jJ?kN51F#q;Krel+Z!-3#C z!zTFrRoCsTe;xL7iU^0NIQZrp`SVFX7x|~f@SS7w&mo`r|DIna;QOhDk?B}x;TU{B zvk5-FhMnVM?mA33yuiVCu91H(=~p5Dj2OPlO+MrHVT_yh*qngRpZ{k%R$Dj*-;FlG z$5*p+e9T=nhre*}U1j7mZXbsK-{YJZzMD-x{(l(r|32Fi@cHxqOvmdMj=^`YP0;wZ zG&k2(`aMXZ{V{hPCLG@B;JeMpXM8b?aZ{gjWB490`ON=^y+eMN1bqJdKhyDog=6qN zZ4-R{ssebl*Usa*VgEvgaQGMS(f?0kOj$(V&;Q=ff2Fc^dsJl+t1fFc>zOz3OzNu> zRM%risjkN z%iL9S=*<7&#Fx+fznuAh)~7N4s!Trf|8myxvaU+NH%jBmbS&4u=8y2FsnY*je2rst zPp9#9kKtqPS}q(q^M5e;_?SPJv%ZscR1BY)|AWmdXa4WKlz`8l|7SX`jpLhT6Ewap z)lH4QdZnKW!Eu&uAI$&Dg~LgXe$D(JY+gC*Bi^DIKAHd1e!%7p?@j)I1bnA!7@3aC zEF2Dmzu5f0gXlx%ltg^Y|I3BLb_bu#|EH2RnD2Q?eYrMfe~V2%^Z)Xt#^Z)Xzk>53j4@^3rd2IPDN_}xf0>0%M zSEgf09N!9?;P)@pW4OPqDNOQX<@X~)IK0lm2PQ3F`rF%)AKSkzm~{Rv)Buu{oWVF$2`B%%p?-=JxdYc@Gb`*n6&)cNq+?S6*2z6r1Kvn|9PeU{XYr# zeE*i|IN8GCK=3_d6a4nkGG?dvn0sjsA9L`5Nz3OxPWem7kFApkCY}F0`D>K=?BfJ{ zZ)+Htj@cHD!MDmLXngiQompp}I3QRa^V{#|$Pf-+b?|{n%a{4sTI8P{;}1+ae+~Ix zlHVf%-zI}^iiN|0@b{Tb(D=S#eQbD!BEsQ%2OpTU{I#TSR_fF9V)($M^S`8jnLvK3 zGrr;enrEitI19(eH@v$|i1KIFw|9^7H@rU>gu`tPJ}}ApEcbZ4;kim}x-p86HCw;` zlA#??((K_#3`Y6yKKSwz|>TIxVSx8Jt#3%jee{ zejxH=^B}<_{WHJb@JUL2k}yvjew4x2VBv5e_y*eqzkLY49G#YkuZALUIQ&otADDzc zc=Co9BENTxKRDI-_~+quN_~7+f_^Ks$V`X-tN-!wRheVtZQ{O==8p>bB;q>`8Ny+y zgAYtvej({2klz}^2PU15e;$4v`LX*KGEN;nR*TGZ6zgB}NBC>A2~qnq_Xkoa$Ltvu z|2uphU*WLD!3QR7|C>p_TB-MLh~b++zUcQrz6;1NO0Yk_U&(a%rsd$98^!l^V|62M zm15~Z_^S!g$^X>9gs*To&B2FFY59{#Z&zw{Fg~H3FC0Z0m~_6_zwZADFcKcG53Y>YYoC`~V-AbUyyM;z06)@t3)O zruBQ7!8g#t;Xv>$wFw%Z@Ymc{xkLVLrHF8Nv4amxqF?$pZ}?`V-hM2mUv#eRZv^?b zD>Wr}{@=xSlZKJ$@cS8qN$}kg!&js6$*$x?{XRqy;c%IQ51ZHWuOs~~-qZ193?GFbeyVhkUc zbUyyMVo%<)@j(KA{@Q3}>sJe1d_ z*Y_3rkOs#EZx7ltZAhO_e_7F+_i%ikfOngQmD#$h;DzkN+{xyFD&j6dCuXnRtuTNki zzI=+nVMSj@K04F=+l8bbiu~9*uJn15&#zZeNPhRu{d0xyH!@pSTR0pDzFeE2@!9cd zk>5Xe2fyRrDjFyPhZRRS_`sy)A4>Ygyg%c{X#XsjG{1~*Dn^iBoxop>hLPF&x`ku# z)!77}zs9lE&He-=k-v$^5Dv>7eCSlmFD1Q&_hPJz=@(2opZ>XG68S$#z;~R%_kx9E z@J+A@M!!49cQP`B!_f{tFlqTMq)$WsfEYe7>3sZiMLX}ccpw4aJcI8k3&-GFU=w_N zl?_#+cEaEJ$Pf-^IrzY&e5^AcdoX)tA5z_qK16l<;iv3*eMEH~dmrB?Y_;Fof$hI& zlluBE2G?Cmjr*Ti`-BsnkN>ZDg#3i@UB&$xW@hW%E?m*ygEm3)WBZTd#POZ%0nj>J z>F5tkT0Z{2;xXiRjo|~6&d2{(tl|A1zfRDf@&8+IwQx8Pe9zkijc-e3Rj?4Aq(9jM zP$4>e(%0W{x1hsYRF8vytGYHFz;jIWA*(-UAM+9Hkv>^vc@4Ju_(9j>7IDwuOUkcP zJq}6pJ6m~A{a$5FC$82%`e3Wvb10(i?C4|l2PgXa8Glr;);+ewT)(sbg!n%4$!uM& ze}g|>WshC7|D-UFKup|_<70853yo_HxV~0u%u_MFfmP?TE?>dGXH2keZ2Y{G(fQo} zuk5AN=ntZLtzf)TY3~1Ty*9Wc`9-glo=u3_o!S2!n^#myk$S!<2S1p!{0`FhK>meM z{DMjH`SmIfAisA4zI`=}%+|{+9D{E^o1pQr|2S9}#qK(-+g9cwgZuB5-wp8zCM|yt z(huRiF1N?e$gb zEvemV?u5f(4nD?enx8{RpUC@178?GXc4Ka7X11Pg#mRwJ*}lu#O-W(lIX-S<_o6F} zs}VUdnNsD#DV*J60&Id~+{l*a@EATYRUMhBgUGqZJyFWdhs_-?fc8ea!t;7v**KGB`%aJhr;dgT9%edX`-+(%le{SJ&i zcUgIdkFWB2%6+I*|Hl*X`EEb6^*9TM1Ht!@O)%|N!uRVm@OAF@ggfEz9^bzB^-f3; zODdN=S#Pr^>o3ZCZmja&|GusETRX7!bvNr?pM+xipKjs`y8Xr*IzO{@RCpdoURBMm z>NkpV^JDQhDqlb^>`}RK6MCb+?SFjqx%bL{8ohzPiaA&RJ&fL5+?x#Uz-WB0-zfc;fv1^uBK>z`Ev`7%G`9R_wBgLQWQ{5s@qMP51b z9*@Qet?Et8L-JOj-)2tU<5r1+NO=cORevobv$f2Z<^L5t18jodUQf$GHTq-Q>qWu; z1{?GLs=f}sJ&{kJx}q!cae=*m7u9>!f#kEtb47;yne;ucCE&}}GBR89;p=W+o^G#I zxxqhvf7fwZUXWt(-R$5KY{DVq-#}kghZ?&>&$Z7f)h#F1U%bru6}pbh)@4= zQ1kKo+fl8f$NCBS{`){#!uBdbbd*q7ArRh`Ew3;py>r*qt%Uif#lXO{@R*&0S>>p=LkU98}n8^zZ_ zh+mVEsJ|r?fy1h44nEcukgqD)|MUJi9ABMY_$Sr#Agf=-Z~?w5IrqZ!!li1rD893` z(C)vYy@nsbx7hw0RSpSdRzpJ{EBEsP!2Vc8iMHS<__w%^^v(pQ&Q@zp_-+7$> zlFwfi{-o;m^r&94!18`>XD)^ELh|!Fp)=l>G(2(|)V_YZRF+z8xA! zf)D#LpQ!zr{R>A%?XNnYB5+vUH^f)HC;tmSF9bEEPv&)$A-)53zQ(7|Elr>N*Eqgx zUAFtL{Ph%5k>JY>DmCr5$xMlNz+VGJ;IR4#2j8JuzIWxopsMuAOI&<~I^V~4DDCHt z^vP$%@zveI{0hDaHX*9t66E*p0h>d<$%X#`kqiEpM{| zg4Si|2$4kkH0~6i?-h-x{k~i z-_PlPeE!Ze$AX9bA9j3Y_6Ky0wGY~;=I~6;U&5XqWV2Vmt3Hz$5R3z6&)|8UDXd9c zX{-I#4y^t}{v%2aWB+(s#<%aM$6xF8Z`D`pd~JW#EgV0X9)DKczI=u=rNz48^#c)WIXp}rt-^ukHzf0T6_in zpXAr^ZT_|V&~|Dt^UU6i{|9lrPrA5Fbqo8aRXX3hR3<@+FAyW;K3ANORoT;d`Y zesIL*WBDoc6O#DhU6o$7*w9+|S?$lCs@M4Vc7wZLFX1>#zoI9^_nFT3?fXHF>(acQ zB-(%a-8#D{lF$V-0a}{Qp*>9Ji$8i#B|Xp)vY?fU(;RZ zE5TnaSgZ6aHX{9d&0bn&X3NB32lerxve1+WLgTY-OSelA@&T3k*o`))d$`ezlIJzosIJrAQ%Yh+ za*lV^a{R#A_<=R}fiLj`Q&iTQgN?xd&mXJ53CIfg5iXug7qE;G>hDZnP$lEY6-~-( z>6zwLUwxwX|6_el_htUNt3f9EyV#<%{OrvB@1}_8@I1}WZp7*BvHt>I>#~aP{e1t< z_h#&m)X+fA{2fY0GN;EXJ_s235tjfG3>DTR%rRs{yo3#rt_Ml{Tu&K zvr^~#?US}RB}c!SBWmA|Y7m(%#u50C1Rsvrd@R15v_Dx}s}UVO=-|6g%lF&gnH;~7 z&MOo9a@M_T{znVRZ1MZ4K%`gmuU)iWUsO<-QxIMEu6feICCBfi^A25FyKeh>m*PY(ytL;J@F!2i? zIK0wN$fx3S+T|45<-Bz6zocCTdgr;ng$)KjSZlkbv%eJlX5OUnZP!&~wj8B@%^&d9 zrfh=7x4C+Jb#=>FNu*yBcPaYRA6ZweWo%T#Gn_T-8L;x%S77CHTjF-^6#qcnqw`sLa6TH%nfyX7y( zkTAONofQkJ5lp@06 z@!-SnkAFyYtzM#3*|o}R>aDVR6KDCBuT<7Mb5+;I*?eCQYTxz0R)6E2>*u)kob=#l zTz<}Q@;R>kS$goraegk+_%fSm_u)tQ`HB5k^Rso78{cI{r~czt6cHVs>*((sM?S~3 zm!}6$bn$VI+_qniYi~>sE{@~-rG}B&jQivg?{s!%^M}D{@+R7nS96R!y)INYu7wx5wzkN9w*>$27TAQthc&+4en)@L zdj`GQ2ax{|@?R1us#|}R@x(sOI|%hY4DOYCO`oaM;#;HlEj52WuFPg1r-LsXh(`G{ z_hsVz;k#;u!xw%1YHZvqt^Hbg12z%&HltFfJQD81(E0E9ap8#1=GF0h{em;po&q4k zpYi{j|74))AJK2j|7-ip(YZDs{|q?q4$ta`jy2 z&;LEOI*uDb>#c)#H(XIDDk3+i=0_A zkNndlUUCedKd$!F>v4SLHX-Z>{Rv1Se>1=)9LoHE3BOmfrhB^buK5jX-+xhA#DmNl z%39{h(Q&+$u`3U({Qy_uGZT;4t6RhMPmuV`Tz|mNX!7X~iAU_!(T~`C*S@A`WS)A# zMJV<)%_cvXab#PHv!FPhAzc%DQh%p!F2VjUp@`^kfrD=@@~0AST>7~s$UoZjvjINl|MH$t-Vy56 ztx&1fJEC!rbwA?I|1%rUw{Q%;*!UkTg<%|D7>pL>9?p<%Vxz2 zdCNSj-%EY|=mWjF`^cC5H+>S|=P{?ciJL^TRth zGi%OQspg)BpMbv=KK?pzHW8nrX)5^nMDX3MVPrP?dN!Cuzbnl#=SS|pnCE}u{l`-j z5e{#6@ZDngSxP#7pvlwxyl?qqelG8=ggdY98I`L0ZG!zhVerkfa5xZrPuhg2{fU1_ zu)nt{A{;*A;G=D5`TW+yPlfZ|A>BVe!~1)Gsl4SK zD1XV%Kh!aotrHGka_~Km{6~?GzptN#{HM(Rtw6u4l3_^TJ+B^<7G@U1~U{TngZz4|j9`2oJq$cI~EuzU3qUo-(< zy^kWZajb>I0r=|EHX+Ji3Ht5)d~m(^F5z&qgYQdUe|7L!KN|ThDoZL2><^uKQ(s|! z-yY;+f5Xb~|B~;t-}=2IMP)WN>0k3l@b$F`QTr4B+S&f<@m<1UJuT462aWg-e1})h zIBHmq*#~d(@6tMC;A-))rYZe{*ik+4g-Us^f$~Pl zJV(zlusJ_p+9&>@^mvo+>TimMk=f`sJ%dT`O^f0S^~ZbE67+}fsuvwjaPZMCrT?f~ zMf#=4A5Q<_;+y5$A9m)|XQ=r!*|sShmQY8XPQ6y-praA zj{Mce{#KALzD>plvz>gGzrg?d{hR?Q_+tJ)w7`0)SIKi1O^He@;ZF20REz71O~9E0x@n-KPYMLI2szXtJL!r@v+zxXZj zpZHGsq)IAc{E7b;{_wvI%&$udjem3SHRz%$v*C09!2b(>4QZPYk=fw$XfO%BzEOO3{x9R>&i2=U4-*a>dWZPX znI3;K_VgO+RI1o{Z@Y{?@o9SfLe?o7>Hm&iBkLEVj&l3w2IK!Xyl>%fAoz~32{HZ( z6Zxy42pl#X=-|WuYW>mwHsIfmu859L(5bdhc=Q@3IQg!AeZQO8@V13x@Ri$y(Ef^b zS|WdAks%xwI{0#Z{Rxi^jGsE;gI5{f3y%#8RO+awI*$(;Mro0m4KG_b90-4-Z9`PknPKTqKAbc4_Drwu0I59e(@G5(4Z z`CCpA;jkTiOO!Wfq4KV!zh29;gJrxE@{~ce?b}Jep7f2R^Zej2o+UiR*IyuNm;46f zH*7}RKeq2RFn&8ch!3^e@N=or-vsjUZ#Li6-}M?&X2U}+G~s8NO$hD3M5iU{4=x%+ zhgUoLTWa)&o*J0HSos0I6-Ivx$Y*>q=#>Qh8UMfG9t(#9!MD;T#PnB^s6TvH!*ag2 zJNRxhyUkM)6_vd;m;fOanQcu)c0R&$jATMe22fr!2e$o$Jf^;`1-Z$|LC`~{Wapd zgu}+(AwG2G_rLJeILnc5_=8iw|Hc0{vVL;lCChI4pGd%k}k(9y4pQRcavdQzH1PeEq_6X3Y~$zKbvL{|hY~4urqa zHX+7e;{2!abczUv;{TT@Z|)PyyACuTexkC<^Ho+m`|W0wY5Vl%;=iurcwJxe=8?CY za`3*ZK2|?xWLgLeoO3!cOiSbAEM>^_Osgeuh^8ff9x>xp5PyvVE<%HXpPM-UYQ%SG4sUnl<2OYmSBJQu14YT5eFasU&mv( zmh|V9dN((W$DsB5jGs@e2Cs3IQmg(NjTfQuy{=(oHq=-+2Hy_-f8zYB5#Oabe96HF zCcy_buW=3XgZNZ|e!-;k#lL+?e9ONj;M-{M`Tei~Dg1q60Xz1mZ$KsSH$r@uaJbgN z2c{kicnG@${pBK`cOyup*8V;-`0%eIs)&F2QD=N~m-5MM$oCKYzu+5@wh1x&OPqg= z=m$38(DDCp;@jVS^nX2-dj8I+{b7@OpF-n<OWSlwf~>|M&H5 zFo}LgNAZRIU*h~{#B7QPhZuBV|AI;L$2e)kV&q>C;}1?XzB=;fDs|n~1bj0zjLZh? zH~a{`S@z$U{o&sd?C)%f2#1p#d~l-WPau5(@}2h-N&hF9bpBk9&r|9bvG=S=|2N`v z4I{HbxBLK-;5#$;C+0u$66Zf7E~AKW*zVv1ljg6Ddrw~=zdgnuoN9d7;E1J4{p`^M z{x0$Ht>0?la3J_DwF!>>=^H?a{M|$m;qXESADn3U=aGIj@+)HY2PU1rl>A$iy5zA0 ze9JYA%=*tQ91aBE3Y!pZzj=xCpAq*{L^!<8!3QQS|7y~2M}AcdADDE$_~!?e`sou1 z`0g?IHd;6a-+eYAW`B$i6726;WC(|MIrzY&<=;;FBgn6b;RBP-e~|p=mAW_x0n1c^YTK*&Cy@dR_7(OuR{O8GE zqts7=ICpOU{Iz1Ht#1O^ETAIR6{g4)rIPwEQg6*%p6M5UT9 z&|3vu={RvO>)<+`w6T%+|LNfSwm*U1L>HQueUQxttP5X^=?yG8e;E0-IAz zn}SKpXW!k(@yKtB;RBP-XYM<4j#B5pk$`Wy!RPnC29w~M8N*lY;;XTp8fQtrHu5aK zWB4BL*d3U(eCD+y=OceY3?G`$ z1dVTNrStyv&VFm;A1ERmUV!{1s@u~k)$Oh2s@tk1JU@T6%E}Dn`T5&b*XE1(pK%oL zN%MaG2cE0vo<-hf-W$jLiyN-woCQ|w|M|dPKb+|6KNnm#bN$m}{J@FMzmfcVl{z=XWqL}{JA3RcYc$=diFlqTWll}nmgZDDyA9VWw zlg_`F{HK*#@^OOx9yj=|v~V~Oe1EkGzW&CH3Ia1FjXOrZMG?{A!wx<$Y55P3{v7g8 zitz^~o&PlX?l}Pl246YpZA$U}oNiL7zejc-d`V_j>uPD{jhIz@!T366X)Y5B~bo8}@v=H~^I&Ywm8 znZ&7yz28dn=i7Z|{a6c!1Hre*Ciwbo99ucIilD)I|9_`(Qqv_A5e^qP_`sy)&n0~s z@_!WL4@{z8_O9zs*^>$S{jtu`t2Q9`@yC)Khj25^2}yyj2}3Y{)={;`RD6O4UN4IMeFYl zjWe^p#>FfA++`D@`qR(Rb=Kb#6cHWX;^=RM!MBX``-mOU6vGE*jejNiPZC4u&nDmP zKOQys$}AiX1m9yeA+-M-ot9|-uTw;H_@ILiOj`bZq(6iF;utHH_jf0MZV1kVux z!Tu`E-^*HLW_`Z?HGc%(t2RO7+syk%%#-xs>og8;+DH-M@OcLxn6!N6SWT;te`pLJ zm~{S|3+P`^z=&%97@(1mMIgGS3;c$(E4@_GAD(ve~ z9@Mxw}%|J23j3q~>p{hLKr+u!X~c;M-;sG`_E@n<^Wd$JEl#B=Oh0 z7e$1_FCBcJA)n`OiA$YXi+=X_I{KWX#IP28Jj3ZVA3^?go$)pIG5GphI6l7SJ#B)6 zuUh<2BECUBhs{|bJ~;7?-N#m=_GmTnqF4Ll;O4&IV{Sow=FHj(@a0GEZwi0SK5v=z zdxiCA{+bW92~qu;=W{YK{o=cX!)B6${zYO%3qOLhc@EF=@jeQv)aK*&CEjus_h;79 zzxMimbbqeKSFB-V*7vk-1^bMQe-`V-_Ii2UP}>N&~i&so1|{=OEI`N(evflROYEVF*|;8{bO@{0;5PhEKG z%4dOw2u>W?bbEjy-nY@yQe?Itc0sjc_ z&qn@hy)*#ck}W2+xdG}we1Oq ze{t|V>{n1(O7KytS*dN@r^hEzxgTJ2RfvMIToVZIG-&?wl%ty}#XyjM$ zF?lzi5Z{i+HQM%s!&e-9FBbGrdorz8MlOiQ!RgX;%YR1 zKpNu=KADdm(!b^pytZU)g3oJBLlF2Qsok{TTU%D}rIeL#`e=zaMqIMYhuNu?r%YTU z!4Gzx?)BSM^TX^UygAi8#I;Mo=llE2NB3Ab90}`-y+8isiw!}`i*_H)HwNae0HjdN8-YMMfB%)wV97@axsbi z7+{!>;ionTD4oa;b2hERCZC@LCounhUU}C~QCU?h7)$>czSs|4d$H)%b(B z{w_B7uC#DC5PX-|1Rq~b<+!m8ddillKj|Aphvz%^#LfeJa(rc~aeo)zWlp{v-;`?j zI*xCd!56|Y_?AcUZNaPVtbdTcK{&kD!FQ!2UykoiHGCxUH)U!M2&V&T`#P1DolcdP zsH`*m`v6+@_I2#@`)pA5>Aca6Pfqr@ro$z}+Rsf+{c?OyszLWJLHoMf$(Q5%Qw{gK z{M_T@%ke|0hFNa@{Z76dKbmT&ck>@|^5yu6R6`IqPxpV1I{9+^RI2_JxBL@Mz8pWB z;*mh7e|XBtm*W>w^$XqnXPtaGemPZN=jOlQVMhEm*cln^>~x8{k`tw z%kk<|-8wh_Z6{xj*QM$r*SA`$QB^QrAU;**!{w>EN7Z-ixCPtwT60bNLT4=-Q`OJ8 z^{;dCId1tZRjuQtZu095{#tw3=$y}S%a^I@er|otyRAHqTQ;Yv*eVuY@0U(K$1U4Z zRcqY*%}%}?r&Cogy7}9jd^zr(s`|Z?-J3JYO*u^xAt}N<#<4tgxkCZF=Ha_$5Pkv>8u zbCT9ubO?*E{uZ6@U!T;~mKwIwI^Ub=-)r?+-%JfFGVf>5*FRV1tAZ8GbC?UY zuF@eG!ul8JeE<5TuEnWghq%|*Zt?}6V7V|=w#^x@wl327dOXrHoAGqlR2kETu>Lbm zdBHDrU7RZWt6TqKzelRLP*OsDtq3Ur(t_UGw{dDTGmnt(cth)Ih`-{FXnq` zEdOFBpX1i6Q>BEp3-Mj*)K6Wl*GY&6r~ai*dCqNJ7R!ehi;r_#?~)J=j{RQelot+f zkL54Z`C`Amt=^X^Ep_b|y-~lm-&V2J2XzRA5dSSs{nXXEGF5t{dwsW?e31>7)<+}+ zf`jiar#$DjJ{HSgsq=k&jComSDBaV=cc0Gp@!i5aeya|l5aN5#k&mp_XC#Dx!|x-G zd}Osg8Owjn$>+HB`BX`ye}2-bpSoIKk`M$={m(e%Ik)xISpM@)dCqO!C?N!#_V}FFLjZ*Qta9q7uGUSdlCh#c8Q*nd zjqFI}JzlK5KW|aq!+SH1bJFi+-S-b${Pq+0^VT({KG8SWTer$1{m%8^<86D9b9rPw zlD|pk``7cP)^|yndp)1)eE)g`d%yoj+n2ycQDpyD4`)Sg!XcnWi5e6YLXe+zwcF7 z_nXO}`}zE}Kgo1YRefK5>(#5OSJl-${K&mup2Hl^>nfuuuLNgc7ujDNapS4IQeLf` zRQ9jk@eoVIZ0|I`8T}_*CpxJgi~c09sVVQUBJ>vzqrV6_n3DSIIw%{St~cWq%WCJG zGh4KWyjCKfu6sD=jFR!~I9`{}Hu=Eb&&d+@o)^#YruDJj~_k z7&ZX={m>B{oa^*{N34H9w$96S^^=6_6zA+@$*+%yr|VSbY;?Ltv_bCCtCulkT#%nPtgOh?MQ_Zzm|d z)V4dCZygHdj7$xWF6bK$<@5~~;68{qKO;N6>UFCNe;$^XCwS0xxzo%3ZV`>!d6Pvv zU0>n!lJls%a*o&KJz2KSTjcZ_D)o$ge<-KXGwF0GKU(hVc^b!aJIy1VUhDMgCiQ%= z!Ly#Taeaf6bWG}bjw#bn7-#9*(DQaD=@S+2>-kb(u%OC%Ca&|HGZ#xcxkAL#^$O?A z$ufRE$5Z)q9`0qpj?Nq>%eRQ*P5G!SkMN`4e)*Piyvd(rt#!_f(BBF-p6rau`j~TO zf-L{F9BG%nCpZ_gxJl6lQX4vw>Z=BNy%lN-?yeZ#WT;JoIeiG+@(xQO7P+&~> zw1|@(C-QC=c)EVTIbF^x^6nAwbp3*p_+MGR2RL4rx$OY;llY;mANbl-KJq*Bs4iaP zN6Y>4J;L$E{z%vFIEjx*{XfR>M*pPi51d4}IzIkMSHGCIlwkqjVrqdIT*!uEc;&@&5AI?YT9d&w2zb9`W$D8t@Ecp&UdhX+2 z6Y@#c#|~PmkpHF|Pxgnh<~MUrdrg-A9ga8Ue-iQ9ISuZOFaHA691)$$93KhP6C>_pZ~Wao~}DN3A<$c z4;)YW)6f+TCjqZ5@9Ej!QI0qIdkyyAk{@mMYA(!sS9g`OOTT`=<{u zZ%uL%CJX)KYq$IukIN^Z{Mk-Io)`yFb~^O*=S(_$zMZC;dG?dvp2JQ1qOzQ%-cA+e z%kRYTdisMN{;j=u6xxz@G&CIqI!DB>r?4 z|7RbMpCb41y#)Sr;QOn$&X@ReT>NDo{!RSUypK1xv$*`oTjvi}Z_0Hh$fHBknz(zs zi7moDejtY$e1G6G)te*w}(*09BS}|z?Z9yFk|1oCvrUPNwddBbXh)rG6x&{MBt~XjXNd2oa6Ph zPc2++#Jt1DR|$MM@N?8gGy^~XX)fOEfu=7Tj!FE*0zVD-E7XSXBz}&IH|q|Je?#)W zRN&_TzesJ6>rRkIho0uIU2mw7`kOECR{+04ZIJ#EWKGVngV-mlV!;StH0e^#9 zAHjbG$Lnck4+P^^N&K|}zXJG;YW*@<{u^9;DW4gCu`K^ufxiLxzpC|>62H;KkM{8= z$oy{+_>I8drPc=|{;w|nY!AN<-MC->w+sAVfqy`)J0S6Qxp>Se-DBP5GXHxx)adUn z;2%-zt;BzRhR)So?)+|BrFF!9N20 z3u^6$68|K}>sr76UOQjnpAq;cfqzr2oh$J#AZ#D_Z{u|Iv38>DKVCB77h>LBxea@d zcB`A#s+PWf_i?jSmoDVhJ99ItErdq^wplK6K7{!QRN zS1UG4{0A<6E}!XR#c0*s&;Mf%H~D`6{I_aFmc)O~@w&E*&-Ah49GU-@9B%NRD~(&K zD-tFCTaMSYnCrO5@|OtjuTQA7W*if@S?u@A|AE7d+;1VbrCPpQ$ThcaQ7?n6Shf6a z!K=W`{~3?8x*$OGEUd}{rd8J(o4N+Q8NMm70?B4xYvxv|7_Kw`_tH;_Ni+6 z)D|zl-{r!NI|Z#+yy1_vih?Ay9JhJAei`MVL)ZG_%JTDM`4c(b;1huFqn4i`@uu9m zmXqY}<8{q` zKGVmtps>pVQ?CY(`FBCKT81rRe))$nPS@<>Gkq-UEA!9baDyKPe4bjCB=OlCuWS5v zef2(x&lPygYYU3h)z3@3v1eW5-y6RgkAivasvsorn70>{sH>%426=Song%}8$JK?h z{KXt@_+xFLpi*6(EAubmcwJM+XZpChpUl6E!wtR!_?hbJvn0Nf<8@65pXp=is}gSv z!{94{pR1P2^;F2CL)RER(e=^?B;N2c_?f`htEJew>(}30f&g#qfUcL0mF2&jf?WHX z3w(oGD%am2j}Bd9?3}Kb_LuoDq#zex5By5Cw71OP=v~*e<8<`V@S4Og=WxTn0r)kl zVUNVGfpP=>a$Jmw0e+}?kR70M`Z*uXw zeEa~J|7H$1_)WlXQw`@z{1z9#&BHH|ep$g*f!_lBcC|$MWspaQuJ-MJ$v`M)plC|JQEwOG#UAde1R z%_sg?^u8>=v1`NsAn=FPqSs~qhZv))eEVPYxXk|>jyL#2N@M!A2-7RS{D)n`4at4ux9^&)H;_v$a$l!8qAM_L_hrxslx@`pS+bd|AVx?YH4 z`uJ89l%8cV7S66)|%imkzlYmcE zSG_0keK=lM<@)$%W&SAw-v{_%>Z->iKGnsWGkv)V`+j}>4HEcN;Iq|L@_stx(V?qM zIqCYUi)8*86y(<5FyQmlRl{Ze*&MH{Og++<1u#=Te^V}_zii-()B?F~3wdq=8j`Z6EejQ#u@&}p!HjbxvzS!eREJgeJH+E_8+koGxuG}y2+g-dl)0Zn3 z%JT2vc!S>#{BCvSWfH%W<8_58Cw;lHROY{n;|+c%@O#vic!b0oe;|(zU192xuCHt< z@y}C`+kSTgzhBKeCh>bXURM}9r7!b7lK8zGZ}Q&*`~fxZEs5Xn;!Qhb{MEAjMz03H zANYf6-h7Ea;NnAkW_(ZOuPX-M=Wv5R0Q?~}Pu{nHJUVp6Fh0}Ayomb$jKdB7An=FP z6%qAs>_%7k_J0MoHv9GejldsLI@D5Kaf{@C7-5uudrn6mS72+Fw=NqzV!|&dR(eJ& z)$*rd>KgoRqbJ`jwytnI{Hz3_zfe;SH~cBDc4`)W(!;BN@S#IbHR~I6eeplVx@M>q z1)2IsS{>@DE|&f)) zK|wCQEAV~POt~%$c{-GY{O{m&^fB`(p}$a~2~S0unV9$-xm?Yfqgwg=k~m&ZU1!qa zb7+OspQ%^YALo^-hT`_4ufIMn-t4ENFGD_)x`-k0DjE{xUe+;D-U9r-n%X3G(RBQ*-%DA4B3K-h>-` zHtgUz|T~J3T6J49IvPHi9ZH4k^E}~z7qI)b>WW^KNDed zanI~MPr!v(qV?Ku$gNj;?(5?1s^!mv)X-;S`<=@;yC0FhTrffE|8kBu{3)*nb%9(L z1|K?fxqn~af`L+h3pw84>w#aXF6blqH@JBJz5w=%3H>b>_y*wDsDW}nBIMCQ?+mcV zz^yX>RUB;cUkUssHSjMo|1}&h_7ACnBV_&?1bz+hThu`5ze64!^xidl3_M-tznOzg z{+oc`rUs(_^xN+iju-oHRO%x#|E&VQ1^DeM6}QiQ{5BUqfY0=ix?bjgKZl$Aw*kLX zrCulT+d1CuOJRI}ng0%f-wyn4m5Of6&wry&P`x-vj&sHDH0ve?Q0DeFKa? zL+1a6!0!kCkQ!k2ZJ6~B$kU;N$lvIZ@d4TX-e)}DH=mWNbnExj1*itUe>lkT8qXWq zqaR*N@5g_}!G=HObwu@>DES|9@y3qnOTRV}|BV}eHJ|AtS>E>u9p-Q&|B%v!O;vJ4 z|9*tyb=h1#(?>F1J>>B#G{FWB$GxzXN}eV7K^`5t%9)rAQvxt+wf za`8j?OdoxZVVmVK=z{iL6}H2FSIAHD<8h1C>;DSlO?dw{O3#{$cZ#2_`u$yuzrfO= z%gi%`bba=tLVtxlD9DWeD4Q=40V?D z&moTvUFzRAKC6Yq594@)9|U}^>h-hCKZE0S={F>EB{}EG*%0gNKh?I9Daf@d@(i(4~e4T_@cy?Y9z`nTQ`uQG6tAlJ;9`0`Xou zJq!Iz*S4y63(3zkSqkxZziZycVi6_Q~?i<#=6sl8;|3@t2$U zDQI-=afV#qDy-*FBOmRnaJf1|j*rNX4n4*9?@#|;>aRiI7XrUYo&I0RZ@G(qh0pYH zI&Q`K%gO@uqys zk=Isr>R8EdlZ*H5^VF6SzuAqyme2H&@PLfp!r?~#Cdj{EC2W=Qw{pCmGK0_bkuXu> zw{f_^Zv}pbN|5UdkVl7}GLg^pknQ{IOdqGzXy5l zNBK_hE)x3b*n<^yBkpRn3@HRd?x#Su^I$1P#vL z##8>W;y+2k^Qz(DX~E2dvl9~V3~5Fm|M^iWUvzxmUx}B`p923Oo=fdpn42(YP(mm# zCycixhl9Bnh4W_2?q&Ejj-MV1`SBkox#(c}@G#!^5za{GNL&6!@u&+De%$!sd6DrX zHwTaGhVwEd&+)&IKga(<{v6*p|AR^4aQaC6 z;cYqLF_{IyoYAAg!NTFFK-SMkvEoOj<&5fucoo+f?fo6}Z+PDoo%L-Sl(X5sFWbcH zF&NY1u;JmIdZn*hrkoWUz2B1{ydHz`Kcgk$F?Rg<1m(;Ky1yr3@gc~cjQGuvzeYLf zomErTKjfY8AvzK~2hs4y+paZYX=7|za2%g8JUXXWH(I!?T;==4z9@UVwVh!q@(><}K2 zo*o`skd_w?hB9(Sg~Hj6(>5GVD;SAz*K!=E1BZmOGSfnZ1({@5$h9SGES*w1PG?+Z zXQp2iruSN^Qh*5><;jp9P!svn0ArfC4q#G&IAu>2RE0mQ- zDN$Y&K0Ta0IvC2#KuBLik3pP?Zi6qO(df!-CMfL~j7c+Qg@c#Q4po)bq|cZ>wW`8# zbU0jEJ9&Bq<#+8 zm3qF7YEKcz_QS5;iYQ&U`-$Qaj4cZdgY1hk?Zid%BpuOr7_NnGy|HMgt z*AFhwhkkjA&PCgJ80A@j@+?;Bx$E8X9N;v%4m|PPH2WKLJ?7KES$sdk-v_71;0DTo z_YG~RzVCuB<_x=ka{1c#fMl5i zj+3t^v@5HpBHUaX+Y9(Zz~2e{6{5UHQE47ugg3Oj`Z0Y&nCQ6W{+6!6 zrTe&|#lVdKt^l|Pm3nHUz#Z-98HB07qydq&k~O+uWLl)Z#^sF4ub-da*h1tt3i;I| zzZZ~SPtVUF-J_on?G@K!FAkgqw}amQr4uos^y=q!#1%u%b&!L(&69s~kYeNA2}x;F?7C7i00TjO{PzdhGl_ufsO~IA2cDKM_|8IS)Y2TT1O}aOE^A zKlpqQp|{+ejDm3P=t7Kh#s}wi>h_ysv02{BAJ=2A4fNuD7~tI#YZJB{V=qVC9OVBP z^2a@iU2TqE{+`&UY;i@;0k;Uamw@|1sVAfEc>3P$sAZMLt+EENU?};|y<^Kj`-h%uODNRdtkI!)RM&-kPZkulG4M?{f z>D~s-Qx9o?r({jn%vX)@_=YF!^QC-p3*!;)70+}x$fAl;1;0ZnY zZ`CoP9lR{^$Mx8+0!iUkc0kuUsuSh&Hwldi&S@sD1$BhNpjA7sUsXp0N4DpYifffSk`E=PJlaf}Dw>A2^zvY8BwU ze<~|8E3I#G|Ka|)qq<(`%PVRIc^IENVji_GRjEhbamO9@6Q%vI)-%S2LgejxJqefd z9ADnJzTl46h<3ag^3ou$RLFb3k-RbKX`%FNUmVRJsjSey&I(U| zdA_dz@@riANY~}4pRVW>q)S9P_B{t9MT?QZ4km8{w?loauS9W>iG!1-x(Z z<&K*Rxk1Ps3Au|P_YcxuBK$1XWu=cRss?TnaF`SATdvgh7u`Z*O9UxWcokXZquo(g`;?m9E7K8s+QLa_LCor zL#l>;k|!J-J35%2mWvs`*I!b-qc5^{Sab>a%m5$s+55IA_27-Fi*LWlDSkTwu0-Hg z05=~v%s2P_6Sy`m&gg~RX(k*Tk(E}M8v=Jwz_MnaLe~$59YnNCE?>^5F+uzWg6DpF z{X!A^T-#65bM>w9#iTcSG)Rk`E z9G`bzmp8YgsQx8lytU=Xi(H>0oaYxfAKOsV1FT zAsyz957_b3@QAFRlLZd`TG0c*r2+@P?E&SEyT4XH$+mvLqpdG*HuP7t1M;#U5BGlV zua6ji21q;Uj52xrF{Tz_{O=S54*u1BKfAbJj_k+X_MVoTGh&qAg>t{}F75+h0X}B?N|kon zSM>KWU9mc^| z(8BMja?{1=?>j@5)yFuDBjYfRcfuymSB5FI?OiMXSL$z|tv{rT82?QB8(tX9EU=v< z)dTbJ)PZ`5l#les>8DW6b%Jkq@NKV}bZ!p5nc&;Xj(CQwt`2DYpRqE~~ zZaU^6*Arsa3l;;pErr-S&Tt z>;?7PU+|d>K4ZXVI{09n>aH5W=S}k8V({Tw^4l`=H+CrInQpsB4=1YM*l*-|gX#=l z&8w%`;8O`c*MJY!p|*bHjwhs_*VsR>-T|v&Jt?=tmpbuQxs*UE^})2J>X?*#5`&5%IO_cu0LApYrkBD_c@NYb>49`j{7=xjO zC(`7Q`TdLMMUtK51`Ekd+>>V|rXD-}OYnIVe71wnsnGLYrEcFN`xkFGU%d4qGXkWgr;o|OJzzt+asLl}!sa|Xd>uSq0*`6n z@ugB*W{dXoYNPfO%+1WqBh7dhu5MhvoyO-Ny*xiWGIJykENSUHDX<=};S)6uH1>xx zL@8Xq8N8PX-k*c_yWow!{*~{P`rBtNZ|=V$`}Izkb9m*2A2RL-;MM?l6u1h}?!@}V zc&tT^$GpDFUzC0oD<`)du<4-p1MG(!ubeyrus#~w-^jvIkzGUM{{L6yb5BJ6N~dhU zT;t)hj)x!8;z) zeY`pdxKVce2j9ki$jHc2QoH%pa&gaN^x?VHrrmTBJh0v}9{xpF_#v;RE46vI%fs{~ zm>-FG4z9Pg8ZT>Orab$FV z$m3g-|NP6mxkn;82`m>o#GJ zNBepm1Gay$IYU;9x7S!VlWG#r@qSs+ZAzx=EKH z-72KphjiCN{@FGi+NT*$+;tbzy;=Xj?Z$h#_UUyL%mY5Z#~@?y& zVZx6-ZroSE{X^+w1swJquD{8}?Lj%oZ}wM>XuQuXN~clHJw=T7vGr2uuJ1(Y#p}3O zFYSFk<9CD4BPeer%8Nyb^(VRIjm;-LFNgTJrwBgKBi6939>@I*xi3O)Ddg_J%aGQ& za*ckxjtqQs!h=3;Jl2xNV}1Ta*ys@`Y3)kY!}#S$2j9fXpM>@>{{N5;e)f?wA-}Ut z2fak}r^a5edCjVX#JT=^U$HI?`51ex{PCwl{`aUS*ufLmDz)ZDJFXzzZ6e*LNcRrX zq3lmIfN#7_2ObgYg@#8EEA6?tJ{4oPa-C7Bj(dgt^Oc?eyGzFTiN7he+O7wp{d9ya zd3=w62finFM!HSl+r_qH@Q9f2x$eQ}Q90NR;}LOri1`ELqpf@Lv%up-)udY!)aTnu z-MGq~Ul9+C?Ka(n)=1X`^#U%hVvon_&Nf|aebDxx;24iajCBFX-z?;x4EeB;fNmpgt8A9P?saIDGzr`us?5HBfD{Yx#O|-WCHdBbi+Jx|9Z%+i{K;20oCCPA2$g;$pn-+ z89H7(S*ev@x#PfY)bBpKK9i1LM$9OmGN&T!{jv}C(2mN<$Q)%i(y}$1`s#pw$kx~R zJ0O1^Q4 z`#-he*yCU4*BQ@U+WL~Qw5Kee!2V78XRm?G+w_-T1I-+5^e+ zU)$no96seKU;d)9Pk}Gs)o%yj z(B6{k(GPxumxc{eCwV-C9>ZOc?meWNgLI!F-4iw)^cXR2(*Al{#D?NV(x_#uoX5=w zd%=yJeu4-3u40&IGVFd=JG^}B2Rj}jU7AQo`u+szmLOeIyyWXLn+`l8{0QcOTjjV7 z5e^mDEdYi`l)bq?D@e;oQ{H-s4!U*s{e)PP^F0_lqNA3Crcpz`fw;0@uTOl3h z9lLsi@8vdKEFQzNva{gfK_hTU&ALpCajCtq?+I8_DMmddqwm<23m%S@55DgU9%mvQ z<_yWtARX>6EUvfdV%Y~)7e+@?F@9CVJWZbhAI2+ZD&(IF`5!_)3}w-LFE&o&&w*eZ+L+}t8)Yy4 z18|3d!@P9iQv3V#z`be5r3g0ZxfcaT7h+$5r+l})pA4I}awlN?FV0uGUsK4%c(ky+ zE7$Om^EQ1l%HrYv3>@Yr{WNfxPhZv3#UahfANc8JA4Ixh@IHogmmuAGkq&id<<0&K z=}I9Fy4tl^sRegM@Q~xRK6!_an{X>|(}3#^9QI=_=2qxdo4 zFpe$$1TVR1_(gqWju}15AH>N1s9rAcWo!ZWm+yeV!Kjh+6+@cUa(Xf4cZB z;I2`63H-0iUv_^Vp5(Xi(}h!!?q#IIc(?cnUWzl;ri0!h{H?T{0z-74#)-R(kd z9OPo0?gzVFlAzRO{}%q*(PVGn<9h8SaOgKCqMz-DdU~>jQh(a*`r}mp7@MsfhSB#H zW4!G5IMTI({9HGkXvY(^iaR+^wBygI-^j{>nzBYuA32%#<(g>lXFC-8w~anA>l;xp zy3lJ7u0H*7LFU&5`4#?Ber~6MBwPOoSgk5p~rM{`Hga7%#oZO(*p+Q0bnSlheWd_GhuS1iJC0|A_rEp8hR$BZtSq zTROIvbGcdPDUpO&ismg z2SnB{`p}*mV&&^ToomXc+QC*mJ!34H2>&Amek)$Us{U9g#<7U~z<92s8J1M68U*^Sw74~ zdSXqJ4&I;a)n70dTU*WZyVReeo^AQUHz40d$Ttc3W+307?DxdJTA9yH$Y;^<@)6}j zd-C#m4*6glPQh5T1nWR^f_5AOAJ~sgS3C>p;5Ve4hjbSq-5!?@@rG`_bjy(L7Nko< zI@EpLUOA4*{Sv^PAaI+3dr&nw8MxPXD>ZwSf8W2|iGI59n@D#j()B^QMm74XAu#brS5@=5megi*$U62_HjUJ8%(S_fj+F~5C@{1pUeE1?M zLCD8_g;^!8eCVU?YksaQa5ll`Y^i?v0o*NLdZiI``k zz}A-FzSIm`Z;kpLuBV(}0l8Hn z^PkjA=}B0pNVyC7;<*AF`6>G`&h+s4OgasGx_}SHo+qDDYT8R;yrcE_2(ORl zDB=l2Z@4q#S6g51#14=Pe=g-E$bAWNhl%m)*V`}O<_M+ddOINb{y^kDFmDg3U3)cq zv<)ZLJNgc*_emFmPYU?J&t3A2QninZc|rsq)bkJ@H}NdsvVi+9aQlE8?&7GvSU;p7 zTU)fF)vmZ2Hf+48iN^a#xV}s|-L*wZ%k>qtKGyaepU*o|-?!@7c8;0B#koyJXW=Q>b(}rIx$C&8)`aiKAbG!{jt_d-p zHa?$87lThV_+ad42q;zkl;q=08@OGzIppIeV!WS(exiROaIJyM68iDiV>~w5X$2W_ zf7Aa`Ut=28m)G14ANaza-CYAdSAoy@;FF+K)o#J(b#Hyh;}gtG$EyY!Ga~)8L0htN zCtd-$@G<%ihTPten=SMcy??H8e@J$R1wg;T-2HQMy@a=a*>!sY$eo|yqkH_*=Q9cZ z;iOIA1Hbht++VJIMvT`-Bc8+1J+}I|iEDwwINyIfaPYS)vt69A=SF;NTaUpmP?4hBrQWf_^@R9Q#)du-nz0UpyIIL~-uLUj@xURp<$F}yyd}5A6uHJnE za{FiBpC`R8_4!PC1$^Ky^q&X)gq51QR`7{o&*px4G#l!FAons~?!;}73ty~1eAK6A zL9Q+5A@G*|H`yKP)#|5Y9B>$W`>%w4aDSoP`YXq&FJaI2)(>@8rkz~p%boZbNBHlgpHd$;@nxmMt$_PCaC4L@J?P>{Kc+u)2Me>W!0Ue^*g!wR z{|le0bp0P$ZN~rmF#0YPw!XO9<#Ocvd`hs+7VZc>sOyF+z-OwwuPOX_nIGl|_0#@` z{NM$0e(8RG6X9crPe*=VB0tP!ro8LsN98x`^KSXgyptaELobAV06AkkXPxbX+mG=- z?C{F9JSMFGGgZ%zqxy&%zuP4He8L#Z!~K*#zbE+I06yjJe1`Z$v>(GqteZ)9%h)T% z6x$9ab%NYX$VFZa8;p`0g0K9AR?gO4kj0bCw%z&6|lT)8_BGxs5dzeO*28964a zpiek09LyP+5uR0EQ8l}+eAaB5(^$`o_21l=Kj}=!9}D^L6B_PTs^ncc?-c6>u-n#O z`M8ol0avP;Bw+6F<^@WP9^}r;%zbR|;=^0CHgA9lV{=Z<@Gy*TBx}pEGVQzd`@Z~1 z10lZ}@-bI^GgGNikIDVs;`v|lYt4Ezud~=UVNIuP7oyb?Y`XEhanez>-p%H8@4Mo;u^^(vfpWqy0Yb%G!Zz=h0e#k ztKkXYI=Z-DuD{&TX&K>yOg;&#a_et{FMswC$iEf!_l=5ESj)>=uW)x3>8SlhJV&8) zcj2eh!A}k2e*LKd;NDa!^L7_U<^HoTe-gC|-2Xqd1=76&`KNm6boX5%9s1}n=I)(l zBOUzT%<}|~!~u?E6X^;o``C%=6Q>!MVL3 zzl;gbM32sr4-T^Zz_+w=>zYC?#`;d1Rh$DR!}h8Zn9okgeKsj6X-?Jjx_-&wx?V|_ zOs<_%-YemZgsD~KwPguCdnVAk>Ut#%86rY#(WB?(DPmsU8uL7x|D?Yn|M!spoyZ^i z?T3YbEq@fxCqUUXV#NGu-SjKer@JnYD)aB|=U>+n`D0z+e6-aD%wvXr4m+Xxh{WRo zM}J+Rbz2`l=|QDSngIVI@IL~7X-qseAbNP+eW8!9!`NSP0?LmceRBE$-`p*KWd11; z_&@siNzVX}@w(HKzz@L7=dX>zXJr`;`1z|=ANcsXcECd)o%W!gMLQaDip&21r@=mQ zUhmX@hL4UzPZ<%w>$mW`%4mf#}%H}nZPOPfK?z$iI=Sq`ti61S2?fkgZqvyp=~<=NHe zi0cnIm|HDH&oc=6VLsGe==pKc&du#qv~zMUe9wXhC+2sHFSo8MB~Yvnjxe z9>20s^u#Q8i7&SfYd0k!$o&Cw&w<=&G2}-0OKAn^**PI_rdQb6=4|+0=F1JYhukpU zLluDB^YPOCAEM=o-qFy-GmyENBQe67$MgMlg;vvixpfJUi+TKj){r{{a+e6XZa-%= z!LR>2&W%OZ!(?A>_$ht7)P z@?`kzMM=x*3@FF%Pt5iw_q9{}b$##+@|*r(U$0~OhSY;)z@i2mbNT(1u#;`g&nd7x*HPbK8s4>{u? zrv!2?j*{~b%i-U-&v*ydcLfs9qu+5ydprSc&&sJoA5`)P^b4IYtyb#1W3C*kAFCI< z*H-G~g!g@X7;U8lWBq{9z(a56Efe_v+V}Ea3jcgsLHX?RI?n$UA79r8c+3e0j0Ya~ z1I{}!2A%Lc)@z47BFzUYq@&=RwkNdsn{xt?(yqA~pJA8ay3h-|MKOOk1fya-6 zl0oyhXv>fM(@N{AE@A%(`a>OA{e?FH{~_=gtCn7;)H!%*x`+S5Eq_MUZ2MMW&L8z^ z@pY-d{}=dr;MV~^(#4biDE%Zc4@EPG>jGVIK9ugetWoLkR?(AOUM_{T~fC`$xq6Jn~<52<@p&> zuV`4i?m>R1xbLmC{TuR2A?P}>DPHiwJ85kwWv4=|1aY@pjuSssiqrCkoR)@pO61}_z$tD-}Hm^ zE5?_}Ymm>mC@*Yy=|f5-;zv*@L(h*S{o?i2G0Qs^8*zg*;pK6B|~$S)~Ie#g^qIr4){IvVMBS+4*iQ)zW*SF%&lppryWsWGI8-hV>oaHwHBMIf(ZHCDAAo5*^@#<9-7q}A7cuf)g&{uYTnov4p z`fN;%Nq?f8H>o(hQ#$TW_~tyX{w_Qm8x@1uIawjJkLHJGsOCqm$A5`xaoz*SXT54M zs0aRg;lHin`+I#-Ih(^?JpH1toqRp&^LfeIBoxpMd@m zw{Y+t={+r{Rk-K5^ZI{3`|v##D{pxIA?z!qBl82LPBM5?{^N}cPe4ysLQk*>*3)6= zC@-9oQN;D3PB=~QJPe)~#|G>L&yO*n>~QO2JL>h(B)kSTVovN$j`3#v>AiZ1x5V-# zrp7pu(Z`t>+!sD%xZBT&`rHqmbHH<`%kzhDj!To<<1qB$R-a?2{Xc1?D5XDe@6)?H z!BWoMqj{b|Z`+55-s>Ei7}FHK5l@s?u9Hf;!`y1#mnLuCU+_!s`A5Gs>@lBr9oqQh z{}a5!^0^0bUyR1@pORAD*Q!L=J(k_{yieTxc|3{HPN*GPUcyiEexHDNp-*%5*)07C zc)4XF$u0N0&nZOL*M690OS8Xd3g(qKbm3k;+YdeEZvk~|8}fhTvh#9N2Am(BTsJ#B zrM7B%%{kL1(~9hQ|I_=)2IhMi978%XR({JUJC^m)5;`NBPxGN1L7H0L+ro!X~QBi=M8n)0yOHwBJ*N_yZl zEqT+tp5m*N9uD7ON=4w*SINKM1Kt|n(MG4BUEt7#yZP*XV3I@Ha1Xa1oCTkH)+Oa- zebC&UU;Z8og zA2IkG8{;KlKIM>|hX0EMpAnoNuaA^~Px*|%sdv!&h^<$Q{T^T9RuedNKJk@&N;w-{ zxZTSR7qR%HdkL5ie00_k)}_7tFn_Z3F$KDs@onJL(NrInPlez^X>Sjl%J2V{d~iPt zhc4XaWrvGce8zhTm=Dzz>1YP{)T66dQHXO`l>5Mi|*?038H%3H(b zrFp$BxrVX}oSH=QdaDo2=b{>SHz2)P-9l-B|h<AK)>kz89LIXXS@9z z>Ez`=r?Bi-{w?BhJ>~mArwb@v_Rp`oyjMo@p7QN)(?1V9e_&(YFEcN_;!~Svpi?sS zceZ{%;CQz0DX_iLia@8{(!QzB{@Uf;U}exbM*SYe;+dO->bJCo`KRC5^78wb^W$-D z3UNC#&?!Oc@q0HO_CE!-S-L0?|AVxD@F{J^ndriLH#0uP;PV~smCEtrTgasUW8ed9 zKa7(psc74Cl}4B%BgUl&$d9hq{J&UV}T z|3B~KM!fTwmtOIN%`?#9BhlVVv2F<7roB^Jd^CW^-~I6nzXzyGFLw1^Vr9@dM*T*& z_Z#qgmGJ6HYq)*2xS%E469$XrO;ubUOu5S7PY=S}Joh%GKTVLbfBS2%9^ub$JyCx` zZS93XhsTA#Q@V)bx&3k5cqz~U!;&|?u|BS6e!8$o@{FO6sQ#uDf=XxOe}%C3rAEfE zP8i>?uAG+}=&(|C=HH#eoQ1gR(zo6AK;Lf%4fnelO6zUo;;({%3pH;o=wd)0g=?2YI9;G5(iQ zANaP?E7r3tUHWaH{n^rfALe+r-%`|VS<^uK)1&Pd>sUB+;V?eCA2Iku`R}D~LN@6L zZO79O^>?Hn*bmuCS?56e=F)y%;CN#{OA((KX!mKf{n&9o_1E}B`tPM*KsM=UpWyS7 zkumfurQ!bRyh{V^UQzMB{XlnR7rORCy8JTGmVftF+7HHK9J&yV(m!J9C(?iCwoN+v zNbq@2e$L#3SzMpzq`stXgXbUH&1;#W~)jjLstv+{pSKfki3oFDr& zrBvntfwtUE4w(6USqC?s>XgwG{k>hGvJ7DP_ zYXsJA%R1xxh1hohuB9*G`nEtD(2DR!%g%B0i+8g!CtbGbHyT%y2Mib(HLjK=GB4H> z>ttr2&3}ZwlnpQ>hVFrVC&0cp2HLzq_AUJAvJ97ZyC~k%f1`0VdB8xAcRlzf;eROp zw`2Ye8=rcI(iQEMuH6=q|L^j}tIrFO|NU6Mg8nw+Kkt@6>jA2n=eLzja^t(;KI%>Q z4XM8dupI~SZo6mx#(&azG7KjptW50 zDVr(c>3Tt+)wg2YU_SFW3ti}w!Bs3i?#%?mG9ThH9shF$pE{8rT|XUY^?%Z?7I3^? zG23PqX!SDnLsCC0IZlTT+cb2J!N(uxc^qRdq@$|^AFR_+ef7T;XX+c?4zzk+^gnD< zH@W$J6O|uXn|s9Uf9{1m`d=gRTZQlUn{kTU{?~z4cZqSTjCg<#^#|MrzYny68h!g9 z8#nf>L!a5)=^Uf{QGR{dCSd9R4#5X|TIm>y@g48f)OpVYTGgxek?r^qPNGBa^Vxpr zvNwODcAU~DH95NfxgTx#1T#LCkxe`oIN@w*Cr^ubT$jBUIH9?W$9N39UV$|}9J;(; zAns>rN9ZHUUNdo_H&AYj-R3w25ylaq?_94(=+)>Z_Sm7gtGc$!@RZGVjt;w=#)|(4 zy}ro#8@ocCm!}8f4wGFSaK{;p|6cisYl}eKXR_T9KX?2O?KOFuPvVD-a_+(WzNc3Q z6pYEt=mWkQ{5*Qx4$GSX0)L=P_yc9=A31-Fb7XVnBLZMxl03-(uz z^-0oUc~8NQ#8`fGePy8KHp%Zij;Hpa%U-1H0xh>hwU6?_OhbpzANdCf^SV95&$GYe z*!n93gmeg>!P8$q&fm0;w{f3jdZ6X4qJ5O7b3FU=Ww6DOF9ljw3O|g;_Q*UZ~0gwZ)jK8U%k@# ztphCwiS-xeSI%j4XtPOcK8at27ZBNg`^DDZ6@ZWq!-C%ge7_$1+&+aL(Hz&S11*}X zW<5QAH5||PGo}#sZ-EvL-OrHi<5HL32Iw!|QX+nr*)LXqX~Ta>f7b#+I>eamGJJBGraEJx4*w}Jok^~S0Vo4K(n^d`g?%$ z)S-nQ9b6E<2fctu{q>KnKa6eVq{F)fzdJ?#xGw)H&~&V<--m_%R#SF?ChwAcO8ax? z|Dns#{;Mq|;`f~WV(jl|j%~j9j`8>MsPPwLTRG|Q3GlXd4?*dKu_wH=J_LYdob@`8hCj7fsHvT&iPuFpQCPS#+dA|T}H0HwCdZu|; z`Oj`S&Ai4fEb4h`bFbjX4z(!ry%y9X<}*`!;D0mzk;>ESkNDok?N{jfv_KPiUt(&U z5jo@yr9Z<$@W%~-Ce5f_yLQL(!mgY~hswO{aY20CoA>zUwp;w7f=L5@zR__!lAnuz ztesBn;Paz8$DwaFV>>RL`~In#dHu>%6cPuwTX5A=Q=I$m5$%@w_2x7>RLp1hLu$w6 z=Z(AM_d(Wh{FBbk5PVKEvTioM5WYC~p;`ER`f$AAgE`04Z0Ej=Xg))Xj8F)6d^=y` zgY-4belhy`i66t^u$cN90|@CXRq#Vw#i4IDz9cT4`+7@$860o;r2t#(+}AUjpQ$4q z%H_1~2k{Ge0bHL)@s2V#BqqOVKuCv>W9@BfHUsoc#uvvI=icqIK8rZs@XH2vrgQJz z(fr7OQO1xd3x6^Ct8}m3`aFtvU%DYN`CShAq{9-y&)A5*$;@SdcJ3W5`I$Cn_!R@Y zz_~Xon%|!|QyubrDEj_O_SVp0Z#TLA21&OMdU{5EkK9qMf)m`~z&s~2GULw;tM!(!Ga^&OQsc zrW>s&=bn*DHJ9sZQ!x(X(4j<|#(bap;%_rTtHS<4x6Lf73XL+U6t64)ZdZjY%bC&acdADDtwYsTh*w>*RRtB9(uP=B3reCJF zgqon3dc~MiaROklLC-E9!judcEQI7_c8Z%MOcrXMS%R8KHP9gU-b7 z9WTJ}qvtbCP)vT9PfUFg|7f!wKePUzZ!&!?z|OK|s=2S<4_Kbzw-4B(&aws3{J!Qi zI@HSKZ9a+Lw_bqh2l2SA8xo5j>kc}ciayWd_b~(XO=nqA&axg-e?M@z;rB80pWrOx zeQ~0GE6ki-hniX$bOyf)?FE>2!;dL*82B~z3rKg+VFktvkKa*Fu5apWMLAdBMf}8i zbcKo2!6P<}!Bm|8+q9d0$$k5!MEP44tvL^)m!sgEg|A82dYRg9B%S-;#|F4 zjDHoTjWZr;bw!?YHT!F>UTJ;1BH73Ye#2+?gY=r>1^h4Vrs5A+D@Qx5K)>ek!+K-I zAf-2cWJNhwW7KNy#iyF^!5^x)xI?PtC(2pAQ?>N`E#{ZSX>{;2D}&C&&kU~gjrm3R zGgyad?vFv#pI2b*yyATP4-@>%n58$qN>b=>hGDCk*KR6|p&R{CS<0MYLq)q`e&ZRa zgYWa%{UCnDUVzbGp7aMB*=5BnK%m2lkl>eRWN*CBigJd2sG9oxN;ur`%L8_ueRvouNCT`MG0iaIcj?XX3Ze3y7>=@*hyYPE`G_1B7&Vx!^aKMd*#*l7ur9KeyoP zuYuzYzq!C}a)$CeRJIQ@mg?a19vxf|zcpTf;b(u}lKkn${(i;Z0U;f(6#SO62))r; z(s73TB>8RNc*743yW)Ol$XC(&yTix`?(*p1g7|Iq0wVS2uCqn!?{Pp#hnoezO)Nrh zbk`qHzeD!R`rXFyhTkS&_d7#gjOO<*BO|zj&+Z5D+vx@P_J>7O95MCxAt0o~?TD{e zx*9~*Vg2kN_MHsLR&leSpB%LBnpA{0ARNy$4%ve6H@s|qvkTAu?`M&Eqqn5#45^Uq z)7Z4p&;8*3nKNWkw0_<-GJ-~y%aQc+zQ;GR{@iuG==#Hawu0&q<@NaOclmis!p`8I zB)@|kZ}>r96uMaDxsjoBI6F)zP6h zHZd2l|H0FQ{a3c*aOQ`!x-!WbTo%m_-4qTT+`wn|gZL$Q0lxj4!8oS=VB4g_%C3T6 zJd4m9zObU4!7YUTDib-}@QVj_kTdA#XnuD5Uu9*`nfRr60g?K1*ZHFLhp~%vSlL_f zOJWgv!|PU*Gw1`Uzf=x4{4l;&mNlh|a|X?b)=#yO5nO0x(3$j8>jgyC-}%r_2-d85Z&&qj5M(}bzyC1}_-V5;UzaNLitiKxpp*ox^_|F|E=t5;3OSE;7M@5KK@swsX8qG{UgD(=JkRnt+gt7fNQt^W5sy!zY5x#$fgHaDlo zG%-J@+{59f{z#XHogR()|F?{cplQplAkxnP_ZsCj>)-IdQ#dSE{Z%ywgz9iV>ql3^ zUe@kL|8+0=ufyoS2B{XQtJMjodxx ze_iP5V8Nra1L1*Zvs;L(cX+HyF+D}zC=!R_Qh_LU&EJANc zwW6HvUkLxYswIaTeut4|g46xOXnuCy@0F1-#ILIrYUHeJ1UsVqdXMRYlt5Tfqk4N)6%g6|3SQ&ICe!aZ_*57w_pGRLjSJ$}z zuNn>rbXWy0wtlM;ScKjH&gO8s&yf83aH!#z0Bp9?eQGqnA)H1B2e~5nMEr(%0lxkB z=dhUi8v_XG5OwMCGtEW&X6|&yt0p}At1>z<{8E4|cDl>^6EuIXD&Q=2(8zK*5kKD` zqx6UUU@`Pp4G8HFcH;5NHnP_rbj2#C+ZSS8uBwQ`4Zmz)XFA;)+22$nBj{Hr0*GIw z6&huK$jf64ZoSdu5r4_^>(gbv+S>fJ**5m z6Tg*SfNy{2b68CM-3AEhutD%!$jSBktyYxNZM5XKio*@Rg}`ogy2<+|%2RCiXY{7mqt4CYocN;D-wqBn{I&wS*E#X2XnxOf z8Xauvir^FRd)^C((qBqU{bB5=A|37${C2Vky}rbXa`2P7!v6MfxZ$@G*n`fA)zSRi z@xS1Rl|g6Xcfbqq?QZ~w#nj(-fRGON3x0b!xn7@ZML8$tOMdTjxZy|R?-A$3>}Y;p z85srNSQ&ICettld{`$w#Uv(THq{GhyKhy8&^{H02gP*$g?@Lr2=5WLBAm(1}oUWfl z@vCmmX>S=t-z7_UY zoy}PoepolGE^)fZeYDg+SC8Q|y5M<_4lamakrxnYe>A^|VSm#BAsyxkez`{Wx?NV3 z)8#)>f5jYb_~in-(CPAQwEoDTmC^;C4Ejp^YUzTHDE+0z)E~x^~ZU`Nb*~cQNJ~*?&OzAcQYR_*8`B{VEq9vbp?rXWKrjOIW5}x6R6Sy8KbN-w~-|A8D9v;Hu4RZ|@{i27T|$@RJoR+Q7FQ1V;F z;f5c^|LUzym)vN6?)YDDzm-8};fudB17oX-2C z{!E=2ei;9&_d1=QkLKr&{{_CfTz=16p;7&Ba?JTpHO8)L(%~+_Zzqe;>+-B9r}L$f z-yRM({B{C+(CIugnx7s2JsTkm>F)r8>4Ww6V>;&lefya2G4w}c7wK@n;Ai?wy>5^d z<#fjD$o%o)eGWJLF#gxHaymz^&sE#;-`J`vi1>YDg+}Wy=KQCo8z7{^&%h7;M-A3P zFfQnW|4?y5d#JeCdAL9GGQxK$8gKQ%w-6pe_*{hlh;ZP3tHZOegDjEm6S;@e=?7u| zH7z;V=m-8sO@h-2x1qg#&eZ?cbT%>ymRlKghJI>1p{{=H`Wwx!8`odWxzG*ju%?|~ ze>JU)>~&48YzMF4_3N*u2Zu91q}4SkPN#oI^E=DPC|GD^(3$x4_5vdNkK~y1ubSb2 zpbl#i1-}FqA=bm4PM3@I-x{`7vmdc00oZH@uj-D{pF96AxZI<_Fg--m-(fr)`e?gg*L1*IUS9p~E zV$Q#6Fm|yHQ4hxsnEN9&Gg&6xr*RJ_9$kyqztz-pu;GXKf6W>v{*Tf8?D%iW>dGO0 zE8T14N9(Vq|4pXAnEJ!mRYN*#5d2J=BY(&}ocKvnf2%my@Wc3Dv(<^`{m^24zs8RL zzPSNJ{5D&m(fx1C`Bx3bF4o}&!EX(V&}-*fQBJ(vw^p--!wo--|1~?Ej&k1`_kVW$ zhh6&z@!Rfwjj})VFEQ*7V^?*&BJU(ESe4aP3k;V!{%CyUT)^Q)E9>wx!S5i8&});dD5qmH+5a8paKjJdZ*4oL!;vU{wRZmB z+sdFb_|>-b0;22>{c~gctHs>420E+->X_|cj<5*5Hr|SII=m|C_S7l89d)PpYs#wt|@Y%K`*CtVLaV{7jkkn$N5#rvs*ip8eIbG~*xC z!sn~abvjIp=4a>sO|1+%6Tb{EAWDBR=RdXM0U;ftEqMG=S%hA*+lq2JXkmY~*&J^4 zhxvbPiPHg3-$(d=weI{s-|SI!1rfg@D>T~w!}u1%{-y&$Iz(UM@ylfqdd>Y-l+*qr zslQ?lH~eyet#jJH70s{O$jJZF%AhmxtMvjR_17=v{HJySAf&@G!LNix=rt>?D5w2$ zX@4_0-0&*_w!vv1y}z_}o{^FNv6Vq*;#cnl2>at3Kr!`qBOs*1xq@FEi_mK>x1yZ( z)lz>8Io$B819pScesZ+_t}`<7{cYF?AbzW?(5UgZU(ERr?R{k(E*Jb7jO;a)R+Q7e zwY0xA9B%lbVb?zDv~L>C?=~YN|1~Rv&cttv7hvkw^Z(!zHh}ZfPCMSW;r83L zkGi}QEFGuaN@UW+KdNuob^qN*yl+zB6Vfy`|*>7z4Jq_#^PCI$ul=+!G`#S$ID}&C& z&)ZCG?DD5{$nu~R{+`eHaN2c{cKIoX8-A}VJ*}hD zj^F#?j(g0{^oKhCAuEH<#P26Bfb|!>FFSCu_s&=1H|1Ot8@JnO{h<@o;WX@#wEU)ZWD$Dxi&m7=7ERl;uW3Cw zocSTGo_3MbmfwFM>TgjI2L*-}Qi~`Wpub>TufGTz^eN7)P-O zTmLIX#kFpu;?`qa8F3o^>HIR*ka3+oOXlfaH_hFQH0LV4CQs@2wgY>OihKQe$iccq z_B<6g2<^XmCf1(Ud6}xhl)vLXtIBhUY`T8+>Gy0hg?sqzE zt{3Av>&MuY&R;4Sl79Z;1z7#q2Rmbp>(lVO-!!Vj^`ib(yZk&;aN1lZ`5C)2{8j_| zsMAKiKaTm?aeux?2N%TeK`+4Y%kv(Ljmhr?K&TGy7X0pX`FTyrX>+o)f75OaKfE7c z+JBrjouc(;#%-N{sYl1<_na3HY5%k@683+)|6mZ?|2vRRI($O#d(`EZZbdn*(FObU z`yz)MevbnCk<(hP+p+%MG&1rpwle5U`g_|8V17q)(_HfhzZm_;w}6liUlsiR!y@$R z^Ql?i)b6PhcJxhM>{69aR)4CtTua6hN{C>#D9OF`q#gBYQ(&6+Z!7q_T7=8(eyU1zv zaV-*8l%m6mm(Ctq_IZP)8T!86!vHI0t(!TNG0c{^IWjcv{bD#|6 z-*t|CBb7v8UxagIUX3QMeUsFA|MvS$QeO2}Z!q##+BZ8q5Zae? z68ruRMdsmD$G*u*BCwDCH)okw{aM$(GIid+eUVAZt3Fu9b-VW67GV0dG#L3S?Ykp9 zpzTXe(;alB<@*p6nTMnm`jrJrBCwB&mGg*KUF}O5zq3r8_iyK#f{$07u>5HI)&!V- zO$D=wO`%*dqkc0Z>LTKAFtX9 z=e__{zW)j^{puNv{FU~-7#;}hOG@aU-CNz1UupiywjuM7x*pp1gpvsCdxUe}c-5A< z_PwIc`?u4kf{$12(u(=_et_v$+hF9cv~NpzK$maUN!zb%8!`{^6~~H&-<|som&b@x zN0o99!;9k7(ep*sk9qmXsO$Mx5K905@;_nzyrJZS{CNf24tUi%$o!G-+c`LHLVjd; z?zn=kZOyWjy3QlvBf}4d5dLlJE&m*sALH;F!jBV&s=3!6^w0in%R~M_o|9+Or!VId zq|f^N_)g-W8Yi0cFa*@wm~8Pz($wfRUHrb z^uyzm#DS+=em8aAzb#y!6bJgc{O%6F8~jvpK*d)Z`vabTTVSUI@BhT*_jdS6@UzAK z58d=r)p`H6pd1u`oXgK}_^I%Ri2b8nezxZ8dd6S-4!isyUxMq;hCfQ|+wby+1pK83 z)UW*7x4`8OQ^x~7b$I+(v2T{kAEnOwOLwbZ`L(aU%fDV75BQ_t=ZSr_UH({g-e3B> z`juaMe|N@F<0q)&0e>v~X=1O6pE3ELr_TFJSF2z7wRf>||J3+Gbv)qb!7mki%iZ*+ zsq_BQrRrCH?PdAL*56`vJm61*zfkPG&gGY?^ZwERC;!-6%ent&e7QOw@Jrz@6?;#2 z`3u!~e`$~p@{c`_y8K%l{zCY7i9M@aeqgu1w70@3{>`racRKu~@K=aEb6oyi>b$?S zljW1m_WGAQ{JY>kDE5qW`71O(M*YgKJ=I+MgK`P3e+B&YVvpzYA5=VlX^oKo3){3d z{YTaDfd3%;=fy9dy8QJ4|JL6uztm0tX@|ca{;T4bDE}AKJO9=%Eq{cY{zixYJp6aW zFKU0=)W28NdH>c;md|r6t^IF0{8!i1!_ueE3$UGaORG;m^vTuhrk~zA}T)GTz_D(c9&0K^YIt2R=@IV=oFWKi#i_g7s9_w44vrmm#Xvr;^0^DuX5|(oeqB~{1swo zhReT8^NZE5{2Fq=O@FyM9;AO4{0GI5A6)(lb>3ebl%xD(2=3n2pWwOz{tEc(#SnFW zi7EdFH9x4QihrY<|BtHk0slex&x;`=-1OILzODa5PI389JN)(V|0Awe>xU-&=QZEf z|ErftzSDm_84>=vClxO0J+n`;-?)x4c^DfN{!G@M=L&!JGXYk9A2aD}RL6qrcpf`G z6jv{Cuj4=JyuY}H`juZ-7rFTutR)0|*6Jth5?8DH0F3^J0soe7Ex(5A$F{5E0iX4b z315k;PjS=NdkMF^8uAB!@23Bm!`}t}Co%Xlm#PwKq;Jb}UIx_s0Bv(H1?{)8i9a1A$o-T&Vbv^Obs)uXN-{M||aAmfLs;;JY= zd_| zAhn;VuOB`6@o(v-e&yGoJDuyF7_1=${4?Rlh(U{F`c6Gv)rNOcZx{Z(KiYanI`ZS+ z603gY*Pu2|`<~cP9S?NRMK@Lqa@RLVM}GWU>Zo7&HSkTB-&`FJ_%ZO?i-9k?`4Xh- z-xAWrz-!%njdS>n5hivO16BOq?x250Pk#JGAFE&aHSi3V-$@-0(r*vHyBKiHO~0!; z?=K40tK=U8R=WHkzXLvN?h|{90e8Fn?wbFE`juY;c>hyauO|k6C*XI7pCJZxarwP9 zKUnXSfAn|P2PUSf^8vp%{6V6>JHAIxe*8rX)UW*NU*Oh@Y;`=~GoG0^O!RlhXXwd~ zzbII*mjB=1UEi5FL>|)hauEFMMSpjF2R-@m7mZZE@+Ml_b1*WGTr_W zd*sKz`I!2ZUzxYL{DtaxV1GIMI|a7^(XNgCLBo;nQ81s(M(*`5b@;cyUoJA;`5Suj z{O9xBR1Dn#*6I&IkPE@E;ZZl3f03 z%@5Y|Bq%_^aV>6dB*S{6{(VH1-GitoZLb5q|J8A{~gUA1GiY5@%3_%#`w>c|0d1vYUmI!K-1NV6_`Bin5vl4uGW@@sU!f;I&U=GJ zs=Gch@kfXME%@I=s)|!I{5_g)>u+kBoBjcZzeo7FLZn93zuz?9*55u~xz~T#;ZuKd z&k%jo^Wk**=*f?NldZpf*zO4H7teH)A65Qf{oGojkGl_up8S~iP|E-BGt@~xw}w2V z`DehdEBa(R`H!Cb_&1fQU-{Lin^V7YgK`bhuLVCw^y%pG>nfh}zA|y;hi>`})%k#5 z7k;d`@*S5Sqxli_E5ELM!oB|H>UhA9f!|(Sxz^>!s`KVOSBjtRrXT0!ywe_RF+V zMbf=)`rXxe|E8cE`MJ8R~ezPlZ23BtGogm#xnG3qMi6@+;Bp-*N}3;{iV#{wR^??gOJIKmNjZ)UW(X z|h@1W>b>3h2tooH-Jyy8<>(%jq&-_2PSoCoBQPGnhf8qV= zSAO-FFW2pM2mT{>0-Qq5FSO?i-15&0j(0wb@-OCHq;*BoK4*OiuKf55X9PIDFJ9`F z-!yeRux~7BEfg0oaIddeo%a_8cFI34?&k7K_4#Ymul(xzoqN7q9S`)eFL$Zvy4%$c zuFGGTYWa&@{w)rlxn}NNqN}@qfu8*M3olW>@~dlCmw%@^9;DCwKX--b+Rjb?E_L2t z7_?LQ$3;6`{&ICb;4}ZveNbGq#pSP1=lzA}sbBeZ(QKE$S{)Dg%>Q%Oi;JeX{0G%} z`EFQ{bsndi3Ojp}${KlAq7cSIMu>9BuBPk#IbK`es&|1ND^``?s@w10mU{s*E<3zz?n zI`1!7r+(#EXC75<>;EQoJV^f?_&Y`CT`vCvb>3g_cl9g3I^XV$FLJl3;{l(JJ9m%h ztm3qH>-M!%o%eZIzxi~gN!awk<-Lf+{`XsT z-d`{@NdlOKOUodC#phXJsh05P z2kQ$G)M2rcf0JqiypFdDpWAT!{&$LwKRfvcSAP8Yp9VO-;|4p|KPgC8*@rFuq~;>d z_3zj#KmPn+eM$a*Tosq!P#)s^i|SW?wSL4sAES;3`iu`I#fjGL`YGwjkI%~t%%}B0 zmmjMR2mI#nJBilmZvMro^Zxv0hAvtib@}ZbejNO6qSZl{-%0c5S^j-4zpKOV1V2f% za^nxslOKQnb?R4swMudM-PQ5H{%-J7MXT;^`bp}%Kfk~Fm0ztqr~Xaqt&Ru$B>35) zrMv%!p8WXp6V;UmV5*5W4pukHDa+%e;G$K)0D${n9S0W*|+ z=DbY5vh&}^61NrUk&u-f(>f-GO~#%b+xJg(uCL|I;->do8!-CYk<~oU#Km} z&Pa(6#U05??PK-7jy>*tPIk6?Ub9oO(<0fVo}HDPo?y?1>6`OC`e$7g7^u_l7+il= zVvk5tVq(_7$iRdEP}%vE^O^tU{J3tJ3EdM)G{=xNU zlE><#X+OuEr!C9Mcf#{M0`c&?)J-AuF_Mv-o|K-(YmBoaX_MqoLzUlmm7OO6b3QDe z#J=g-nSE0u>iyo<{;>X-^F1>XgW?PHk2{~$Gs8XqJ@r?YPa!vGMtUWi%M18Fnfy^_ zgN(&C`BC=&7^~~2I-lYK)cI(Bzfj!pqt6fcFXzL&57Uq42aZ9W{sVcV!t|ny#3$CMk0x6{FjxI6&aA6nU&HvJ(AVG2Nm?# z?qK|zd@sMekf$x{XX^ixsFVN@n=+n%3_5Z0=+PLexc|rd#y8m1F_c1?7|FTM( zt@1t3hTmKGLvsRsu>OD@Ra$)^`(OG?*{{~$tTNmm_b2IGMaRpZUj7}=-@|%0zyBE^ z#xHti*PTnc9=h$_Wx*PQ--CPT^YnVmu}$=&A1CFGDHxqQshzsgb}2a{$L5b3-EQRg z+|fZ8?znMdbtLZ5y2p+kZE<#xC93lskdm3*KOxog8Xtc!(mOdJDVa_sB{kXe>X?j7 z%ueVL33)M<9gb$69qE;r7#WzEkP*qsPD)A7j`a4tnvqCCW*WzJ$#~w`>PVz#azb|h z%w$<^q*^=rU{Y3w=bb^hCQ7#FoyY(7PEPC-;og#z#AJSYrlcolDfz&#UdidnnJI}% z$(R~c1&n9_y)S8@HK1!+T56;>3ep=Tq-T3xz2nb@YG+31a{EUz6L60NseVf>XVgs9F!_R2fK{fn1k?GdMj>3w;^^k}>)Ic2}Uz)5c!Iy@g? z%IBn4NP1^Rr6TZ&93H-|xEj1W;nj=cbqRUSK6M^9x(_cEe!?bQzrH%Yo`#JuC~jE} zewQ0DeV>6%SMr8hUVZLG%{v6I5xjfgouhg3zJ(5jizg^?$eN=M(X$Nux*PUl(Dl&43^=DI71$`xuY5Hj>{H;r;Sb6wltrL3*8eH-z>h ze!;`=n!>vR-X?fm9bSd}>HMAL)n5;HNCo)qf7&#qcuV?H1locW9nY zKfkl~AO8Z^pY&%Me?|JdA0te^fb)zQiu<6$%Lad{;ieyETaf${K{R_kNMLT?KnEpD>XVBj90d)@x?}ryeOnCiA;yaj%M!t!5 z_`6t==i{I%%G{euy&v$p=3_pO>`V8s@)f_nOryc%Spbgg+HOQtvF` zegCNI5Ac4{7(Oa}p4%Cw{{uYsK&J|L_2ISBJd^%to&IQWEFfNfp_9IokCO?0&!2z} zi-7gc72bC%*y+br|(hn=3N}mV$oAf8MshEEoyk_t&6W%xTb^5ZLc;K4B zHK-159=JN-;?b|A^(C&mgQM-{-vX{NI5q^nsS=eBVMSDS*nZoe{2{!5z~flG9>V*2 zy4E-OFh`d|KDZ6!Lr13^NGr56j`NJIr^cegg4$PyqVgfS9#*%!$@p}hwct;^2p%^} zeKoN{`Ye*FdbkqY>%!~CW|PWauD|VJtJ8qBx_ruFY6oubVCP!^~KJp{CE3P(e_QtE2Qn@ zzYP!nQ7;GHVBJ5N{C{27!#Uu-=4DE}zbH(fXH2fnJm1|x4Qjfhp2Yg z_72M{x)k0Hc=(}uY~*~NS)mq zcnt_z56dCT>KvfoFQ|gf7<3p{?Y=@ZP&n1^$4BP_eO8$Mo$zSuQ%Ax3yYN1JR`YZ{ zpzf)5z^`9G`))u`P?$b--sl|o8|TkPXA(LOpwrc<2S>wZ7?eX5heuyja3MU#diB^a z-?dNkWIMz682tvT!QpGB=73u+yie9!T$}w4?rCt03#Jx=!*A@$aqWn%4{biPyaSuz z;Y+5L!Fx=2JAc$XlMjrdq(7hx{DR)R{N^5;4{f$sod)l5z9Txb(0LA>>)rH2ccAj2 z%|^>Ra1b88Wa?sgZwT+>wbA~Fybsdv3T_bTU*M$wnAK_U73UMtVa#3cWptW3{^)4v z4ubUWvAlz_eDNhym%)2ScsuT`aQ*BrsOx8)q2MQ8zH+aVzSA!?kk^rg&h6-IL#L5@ z{h>Pu(jRWqZz$_8>l9O$!`mgi?dNMA^`Omoi#u2k96o321K_rRTjt=>9b9X0jM1h( z0*;OHZHpbhc=V#E_Rxkgq^V~O&x1D(9zL$#m+*YelkNT^H9l|GiuqN=5qegS%&g?p zWVJTbsvY+mNxS2$?m@;11a017;_ligZQ0-x#+$ksxhJQw&uHj^Wv!diF5j`gMYxg8{U85 zoh`f%$JzXk3+99JviydZfLjdi1#t9VAO52Cu_Nx|(2lAJ3E=QSQ|X)PHx}Lp-#PW= z2-^@+jgQRFIH&(Q)Ck^v@Oa30{d(}O)qX4R&w9PtDJ64feuPz_tc;YTpr~3Z-8G>- zeh!~wIOZTz z@jdlhp+D5YrPp;{3OQd-Ty^-11%vUGI#)|4HloB>Y19k-GOgI_FrO zyg$*Q|DHzMs-G*oca7ha{qB(tVMCJT)Y|DM@~a7d@@c|vLSM|Rpj zZeT|^5K;QMmiKE5zJMWc0Ew0rO2bT^m865p9dja0dKe%>;)kFE&R{wT**TCaio6sNDr$2n@ zeeF-k?^fSi-0uUx^##ZHp+4&>FGmcHcJP_q-!k>BeI#j2!I)8_jmHW4!RYZps|T%q zeh&I$(WgJJPd~WvL!ly4WIbx-_?yYhYbIk$6Z*^gKVWaRgZqco`<*%XCf~`=FU9x@&oYjp$*!> zJ5$tF{$~?*>^MojB=+v(WQ!{Imd-ps|3!2kM3?@l0rQ~emT28d>}mOvV^1A;Pr;)f zZ*T>?dX7COE2pgNglxwkSxzm3zDZt=pU*sF@(bwFA2(n=^6WoPWDnQTID*8$!g!h3Rrs2SSf_@e^aU13dd7lB& z=L+J{V~o(0G#cD5yeFP^{7ck+1^Qneuiv|8W|9sOlGzcopOdxc-U*rPaEE27>~Z{O zVOQ+IrlyQB8mz~j%fvZKSLKU4@2K3Kw6qHL$a>=V(*ovMg^B31-qqkm;XVGU)|a?5 zoP4HVDeMc5b)*IaI6s~eWk=M!Bi8Bv3;My!hDV)iz`XylO`0d$ab@#VHSb6xPC`$_ zR4(fAX(jpHqhfvs`4V>2GCyOTaZ3SfcZIpw!}zQL`y-F;wAUNE-MQXt!7;vR%DNIS z)b<|hZ*Z08b5><`9E}>c`0@X;`UTifI2(P&p$+~N-Xq@{ec{JD_7+YC$GSsP#))i* zdXEk_IP9pTev@-i1+K~%Q{<$gRvxYT<_wYW`e#kdx{8U&D zj3M@Jm!t7rba5(w5`UAEAGf1V|J-yX z`t<7$9n$-Z_=$LI3)}nO!7T!}4qPMbon&y8mrMUj%O%PW`|;Bp{k7;XM}GtQmtezpE9Z{EJn|4Y*8l4^3+I1+Jaxs`S+I)pkD~srIhZXU?h8=hrXX%F8|%r0>j^3f~9&Ht93BZFqz5*4^grH@oeE z^glb^kDBz2r>5Te@g1G(L%VPX`k$lE{>HkxrXGN6YH@|1fn#jm^ha=0g}3$}dY-KE zA#_{RN9?GiJ<;1Ir<+Z73PRaY$LbgCME?i$zd^qM{l?)u+>bxS;tKbH`xV??a0`XE z=02xiIqLSamDgishsg|WM|;M2VSPJ>{$b%a6X=(rA8Xnt?bvBQMW+bA=nQa-e;VE` zywwl6^)hsuL4H)?ZxdvGMB5=^opwB#{=Vo;^x1!HcqjUujK9JTr=1ls{w=Bpt^v4* zg}3S%$Bqi?do7rAnCtwLc30F&_|v5R6T-_`W#><^PWzkO1YBeE&jYsx{chHd7B5=8 z$;`uxTA;@`v*EMoUFgjBDvUc?JY;!?tHEmruMxc0gg0)Tu78^-zZ0&f$$m`+ci9Y- z{!M3PJFbn>ZjQu<6;|<_d_PnSA3ImCYe;*x$Hv+f zPqj6r_oeJn8APt)W~Dtd9ee1zi+ZC=n`(%^8C%s^FL9rzDcg^n&+CX_8ILU^;*yBn z>)AIejGa{T3G9*Q%_bT9VcH&fRE4vveKKv2Ka{p>%D-qZ_OOpo!g#3Rx5B$|q0^3z z#D^7FwdYTwWAL*Hctr^n4iRSyQ{^TT9 zE00#RhkSg}xlXCecwidixJDW1p6U3zsClRGKkjCEhne3LJx_hS7hWIXU7PLfXV8vR z2(8T^-Hz1J&>+)}K5k=mC!<;P3c3%XJ6L$5H#_S~(fhLg$Mr4m@a6E{h4%!!{_rxR z?a^_frp(O#cMv_Q^C+~Zy49VGW)ZO;C9JzOV!l6WlWR}Z{;a>l*>{?}8{UubSaWDZ zyu!%;Xddl)$8T2u@NjToOBjzeV%|ThuY=p_;3k3l1{~{EjhMfWOm*#W$4%%v^Zsp& z8K($%*w$#0@P;4L`>WA$a^V7l^gBDAvguA{d{DF(K5eQ|q3}k$9oi>4ujH?Rpt|n0G%pQdH}+gMKZ~u7`IR>fjh_PN@oR0D6q; zbB;K;?hfv4aP)ak7NYkB{n8K4Izff@-J!YVeG(5ZM))(OKIWH)C1xP>Bfxg#V zSK&XwF(#Oq3XXgqmuvlQhx07%lOEt$cbLgFG@M0$v{UQtq5W6rALIXUc+8=uV9U($ z@NU7c7wYk_w1e@GvEvhb|CAQst_OD;xW_Fno_ZGIh(DS_+nhNC+&{ow?u@Ua`b8n) zKXG{Y>nUB}mB3?t;l|Un{o22{!6Vkc$fIF%jxqgoJZ;9*#;kDb zOH^F3pmByg;$!_O%)Oud7#`z{F)?;uE1o)H^!MHZ?nZDQfZGXfgo8WB;)>G1-p#^qjIU`_4L|jaW6#OfxhmOTXurkLeG}c=u;*Xs zRz){M$5knNqUOt@{VNV{2R!QYOxBnior~Z7QV^M>*WFIGZe7W`zK<_7Nw4Gd~2^5!_~>?iiQ#l>0YA+$W50rtAX8T$}qYyld7u>GpDPw8JUbHj_Cs_j`De z>K4cS6jqP2;NA^?<{tE(7T(Yu7T3OwgCnn}(3dv87aaS;*YvSC?n97z{wMTZyJWhw zxtYwtxzE5G%tP8t{&9arfO{F-5^$dr2Mv$=7Q7)v7Dv2tXkQ_|kr-#ccnEtg#4ilo zZQ~b+hYoSOP6J23QOx**_-1d=4GxaBWb(Q2MImFB{R>8bqn{kG)y97i-yGtmNPm3@ z+#qoDlLLo1IDA&9_a1sR!Hoe|EWG}2+Wp^l_gmZ)>H#s&{slSUibyxZ!C_0NM?E2? z*uQ}OC7*sV`*}USp&qoOFEh9)__wLmz)b}=k8~3qTz88rq+E$L_AdZWysww_u#+zR zN2vD#xH{nO21mc0-NnH*wzwh>9QEP?>K5_4UgmvHx=wwW`Ug087m(k?2YXp9Esprz zFx{fF!CeIID{#*Wuixz!*RHz7O`i@f7Tk7lkCAR8i)*{X;)=LdVtV~z+7|J(UPigS z4&r~qbf?R5>j3UraP-IhYB@OCn8}x-PT=~GE_IrCS+DOb8y7)5Z-|@z8MtoXs58Xl zdKsrVIOA%S;WuMifNKEmON%4EG{hAx z1V>#co&gTOdu4r#YsU>B2ROJA ziz|}Xu?*aDa6^RG^DQUcdn|5d9ys!*_yKTPq?_j8hFe?_*G}xFUyM&AKGREn#lelY zxMJCUZwE(PATHGF*~`IQVR1#YTVg!@;^)BS2`}kM+m70#TU-hGOKhoMOkNS+=_Oz0 z;2K$65$%T>KHMiehg(te5RMw*5ZhR3~^KNrNmhJ z#V>=qTX;N_itU|XUPL@*h}(h>BF57%egoWM(rsdK#7l;_DXqZ$2ONDA@sD1@Z8l$s z(+qK2XdA>{`o-^nV|}(qJqNeO;-*{*?jvx!z^xZv_nT}xBHq&K$@1XuV#<&BNH5`R z2S*;5dO9Ty9QC%C`daWD_Yci>u7mP4xDV=r+YAnyiJSDg`wnij#Z9>e9Ak*$gWy>2 zynK?A&(yh4PhQ7Pa6f~iKfnC2gG;oyDHFhlLO>-ZX+0LMJ# zvY#|gj>k_n-mD}}g1AF#C%%#xN56zRN8F&-?F(BjtbbeF3f7RQA07`pjCoU(yym*6kX8srAf$&sM$PvlSfkzVlXv z`#o~qI<#vFZI`uhzoa8N3EU6xy&{>zU2H(A_=_krUYORfOdn{*Q$9Ddf+gK6Y7YuHtevDTh}->Bcyq)WL~x;~pQ zsVFCL?2RcodYu@YTt7W-eLHPTPLKR+v!(=V`f^;{VwjWeRiqn7y2PhtOd{^|O_MIT z1P6BmxMXlUz%687aZ|XDBwF-!a9zM%3hq;IbI?n3aP(#2^}?CfoqWN^vX1Q4%{J+t z=z5P^7nkeNR&OeLSE9#wm-S}v{H(|sT)|IW^ z!{|*%?;q$rFT6VMIP1z4_R*T(=J4)MJ>ns&3Op7JZWgXkHY%#R~(e4xJ0p7Oya;X=LKB#LLbKCQiM zMsl5AUT415pY|U5ccQ;XRO=^%ceZP<(=SZJCrw+yTzxe-#)-A}IqQ^B>l)bcIqg~5 z!HpZT;6p3ogT}1;^$4zn*C{UTN{FV9~^t;{VqkXo*o}mVn?$b z4v+q5+Bfis8{@sM-dXi*KiBL>ipYY>LHAPe%U;`V+uiC%o$B zI;GxV2iG6HQ_*98fcHy#)rM$2Wk>WnZL>=p9&K%UeR%!gv9917p44~R$w%~i)6W7o z2ps*CAKH7u_TN5|?6m*Dj_CYo<=Aln`sZ?;#0&BMb?=PlDzp=C_o-)6TWOz(**5!LL7^dD^+HZ9X)` zmzjK+-i!0yNuT(Xe#8Nu_OX+Gl;0GBm>$Cu-ABO7;DMj#!ee}R+6c`v>GOO+d4C{f z;7?yf|M9Ss{>D(p|L8`}4@9RHI`0dw>gOl+6HW2)#_o?^f;SdkJUsfRQ$M$UqUmE6 z_Za=y^kLwdfZK-tFzY9pF1EPM)Q#!afx7}6>ma9&aQ#HMeW&_$Vgs!mf54jvF9RO^ z-zmoaP1J{z%?m1tS8f`yx|`$BEkt*isFqn3U1PVbpB3Wznx~Ec&5Y-#&qs&Yn#`K$g!v(79rh#rRns<>x9wthw+eq2 zW3c^&!t>VXahgegkxrj+(DX+bFFfv~Pun)-yBXgz{U7M;LZ<|s*3NkEaBTbFX^wK< zOn%7t6K5RPvnK(+$vHiFXi=W&0FRmU@6qW~m!?zS&vBk3(DW>u{`9q+XFN3PXVS;d zi22UG+R;Js5iRPYu3uQ*<}2Yn0q=Ksj5mp94(>}a>C5K<$#(IG@Mm1icxHpSe(gUh zUPpHBnCtXhL?)=>7~J>Rk^fDw(d657#+=iiXJ+CNZG2Qx z7?*r}{1*2f*?gxArhkJy^bh+##hwYyyx_0clbx86J9^S+Q)5*=-fQ(Y%Q{1ynvK8S zze9+_`^`Ltd?~iL8G?FM6&!wd{}12_9Xq1pa8H;o>Em-`*64hZ<;fh*)UVA8(65I6 zAoLFj@#mk89n3imZbofz=Ybn4`~%g&6}xssk3*YeS>EPl@EX7y1CKie|2#$WWPLf| zzNd_@<3VQ59V}rSSX5k4Rz?Q50t`y)o1~to7{&!f`}Zb2tUWXEZ8Mr;PY(8QWAq;x zy55`i{Gx8pFM=CPd%noDXY!3Pq{)xX>p0Kfvzgl*Xd=Y#JghHl&lTb*n$&T4&%sN9 zR|c=E5WlT<@*BI1{ocVwdKYrroL-g}0V%++F7~WJ-y%*!9OnmtdJMDNPro`%R$M4M;4~|%*%;o4` zB%kUOb-fJoE0YZE~+_}z7i`#N0xMK7_ zLm$8W{canl5YxfI(f7`vj?G?=-Y_A)+wGQ1g?i!i(>uKDbl*yBOiv!dGhVDl~d}GR8mQz&RC%ktoZ^zB>o+Mv4lCNXo znevtPY?b4da6QE7bP_Y^p)!+u@dyd&hV{D01ut0LE%?kC&!dZfIB=a1Uz>83_EZ?R zU+}Qy&5(ZL4X)!3u7m#J>n=LpMvkLYKN;F1gDuk%vibyHff+%*IQ`NV=7lrfMUQ*h zGQSq$s~4R64lDSz3mEemf3@Qac-w^E;w9|I4}EpE9^aj)oJ^Js%n9$A(&gk2|3moi z=g~jj$-mXA`25o4>esvYZzrtB{_yWL?`e2%Vh?|pJ{a)29@M-y$(Ii(C;dd-AiA_? zc6L&HBq5up2=|PSj3~+*J#u`$>AIBw^~WF1xJTKwgZB{EM}IH+t3vg1+*okk&@T+{Tl9xBh77N33Ak8r6TzjSmv_SZ5&hxdLf${%;ZKR-^cxNm zUOX>@QTZXuX^UBJ4A(tVvSk%&A6B7J!}ErlB~VEV^08W|Uwu#m^yyn0vG&@KINA6K zQSB^hy+X!U8oOrHgx8Pqolg8njPTkG(en}VXBhR$;C__(lZ-z3*)SqJVvvG*fFG1` zod&mjAGlQX=Ay^Gc-y0HTwQ#)peFsNjNdf8SMG*403PE<;w-(kuWO!c?^{(rp)$vD zg1yy~F1eeaM}HoE>-a$#w;Ad_f$mUrZ$UR+cx{$B^(N}R03l>tsNucwH+a{>y8~Vv zyy2R6BLAbU>79`3K2BTtLm3|$>Qa|xjz{;O=(5k%=0ew===C)j9~$y5hew-gMB68x z(~J8>=Z_g*4c6nU!R%==AFs{Jrgc3LG9J|EyieZ97}F zHY#I0pQQgMj?;^~*sN=jZ_IN-{Tkq?BTqgAE*o6FgQM*j+#C0RTMUl=iTF-0PPpyJ zy?+(`e24cayjAcRZxUbWwZ2K`1NBM9jT-&;>wv?LJ^3oQVc=df{TR4&EUtunkTIZ* zyMdd=zUe%1!uU%WCu#Ic-iG%yyexP(vtRiHYx6<7RB@Ui4vdWLY}^anZ1fvjoQ!h} zaXZ01fxTaXTaI2YH_kD7d?n)%4R2O$cyGZw0Pk`3ImbEr%=HbfLw`ptS? zU0$jj>Qe@x{>R`x1@{kdyU-tMaWdX8#Gxf)7dM;>?sN3!y7>_5-pSYWKtGZ!)gnTY?h?_w<6_fXk-vjpz^U)<5r~L?XGc`}+*PqS0VyzcK zKO&!V9O}&Ki4OfwV|*0PE%wf?W#$+7>+rr`$6Hr?E;0QJ&p!_JX3!@UpMxIx&GU%8 z+6#>yxKxWPrhXPTBF^k|;=*cxJJVVBi`q|A&l@)Sr*)@&6jLS_w1P*!RP!~#EIa5& zyWm?*dC%wpt|>Ui8a$uatF_RMN4hj{a9QA5f}?zSuCQ1060N7&NmP6Fd7iM<9|`XY zc$dO!&%V^(tQ|bBIK<5w1g;~vcHmlqd(6SnF0{R;C15AdCiX9&U*S2y-kEpl=kr!( z$Kwuc=sy!s9dBOZj#>A&DDg*OZy>)TbAIq`m5 zEN;dwaOL2#!4dy)+Ern@6>T1KaKC_C1nz2Z3(>2i^^_gquu%EYHjGcqbr@D0QX zdcuAFX~pLkzUlC$!J{3=ya$iGbFLHLV(gf6FF5LI3|Qg~#nEdV z96m0@G4_$Mh%xlJ#1V=k{d8PlU`N<-%lS(jbaj(4JtOxO76NPwlk)8Js{n6q|lE7U8t}D3F*jvruu%puW$O`d- z%8qFNF5?Ho{5Xt0{ZQSz(D%z&M;S9iyrFobo~cLZSJ+1k z?5GegsO*TI=X2kCs9#L|l(C4-^3g94;Pj;eY;Y7_dE?GtN%CKrU|6LW*z!N8x%xI~kG z#ndBW98VEN=#~lb>H>G4E6UHy``ts{TPSKLD%=+}zew@F9zRHyI+(LMpG;gmE8_j*|+Md7ie1g!Pr>t%<;|}h@ zSN2Tddt+}mf1>8&@;-cH&uIzx81A80yrSQPc+tE+Lfi9Ko=*_kvozH8i}Bgq+pl!@ z^%mlVJtrL3`a4EAynhk{qG;@STqDH4c7)?=e@BVM&7F__0j*Df>kHR9xV{eVE^vQp z+>PjExOPO(M|X6$yy8c&gMO5czi*}x&%dg9CSRPF7I6LMxeZbGorn2CpJ~c}#vycT zXx&nDJBlXquVCLGs(IUg zFVXd8`>mEYcQd?H&7++^wLrJSpx)@-*m~up6F*Pg-_97v)SHs3=w@kM+WAwy+rBH< z`*N&+5 zSbv*SA4}-hW-Zh_+SB99t>4)0w2PUSgDcj!T0%V0#^SayhcM+*M&CD!{+f@!KL)+? z9RCu%-|laF-QnRAX3>rn??NFS6OR6Niz}huo3&Wu;=s*!aH|{~{n4yDH7;I=NAp}e zqQ+JJHmAPMVIDl|KF#YY#3NrgexL@$HiXz89 z+Z;b##vEYQ`2bjR;pm^Q^`+jK4(>5&6z zOHD6uc#J)X2|c9>+9rCwb0R;h>ItK(O5#JB(pHRa$%p9vj4o}8_)D>7Wz@c# zvpbhUj04{s7`bD5D4NH1k93D0b}V z0j?J~=Dx&jiU%4wc0`p6J@YD!2Mz6Li+(EltalLaDON0Z>|ji8aI>?(4Fb0u z96jv{6Q3yaqoN(h-49nu+@{QLG>!f&e3^_jZH|8;UQ^uf#z~R~1~;4ezl<$yz6o3> zA?`cqw38@1(C=h7UP@)9fi1KvTKhU z55#qwa^f~RIsfe0KRq#9zUrFiq{|=q1YqfJ+IF`3vt;|EuCzE8ee&`4Kf?Orw{325 zv;Pk6pWqU}^#wOW_XEe(7a?N0Ti&Z^&!!!=h>$O3Lflqj*441%Jd2w(2ORUq7L@CO ztI-#xpFyvKgQHwzjAe^l^cJHhw4Su1!hIMrJ})evRq*f|Ef}K^ZzqxWp%e&YE2@Y`&*`m>%v|9$isvmGcD;?}c6 z|LV8dZE>?-1NR)bC%{byx6t6QW4Gdfx6%Jx__0ldzoml^i@&vgvrz-bj;-LxpV+g&wH9K@D1$qp9f?;Zx^}3s zN%$r0Xn5Gsm;D`WIF|ll3+-)jj@CE*-MPBIqkfhW4_C9N>F?0_+3L*t7#;qOr61Tr z`@3bI){*7mu0zVdf6Iu%bNN*L)^OHlt5i-ZEd8 zJLw)pk1!=PfJfiXGspcc3}S9x;H*E(`tMZ#;QITg zCH74VBmI>gZO7#2Z0b#E40^PyEsM~r<&49k?i->Z<6}ZzV|ZPN!{{vh52*iBP22(3 zS)aCSaIaI3OIv}X{(LYC+|9;sP|o4=tj%guBF~%c5y|S4JTP1@RqZwU{-OF)tp4nF z==VZD75$rq;8~9JszH0IUv6=w^!=sr;F7`J3T~0Xsdl1Am(g~l^TPR_ZhNh8A5s0Q zt^Vxp=+j?s7=r#m)zuKTUp=VrMD+>xSXr?g4j;gX?N>uT$qs>903j3vPoD zg~K#X=10{1G3cLfd2gHzkMuSaz+?WyyOWsh>inP_j2*M_xKACNv;I1J z1USY38)kufS%`usPHYG73AFl?;89K+%HVAmBEQ_~*Q5O!J6@%~E6o8n9UO7%1-`*? zoxyuWXw6}{$fwk1rzFZHb={sT$q(L}80weKL_Z&W>h1@hV8`{ zPc3=N$%AL;(}>mfS003S1YUL+@229q!HMp-34i=A;ILukkKp!#dp5LJ*|GirdBwTb zw`e<_R(Nsi)s7ue^M=6wm5jSerO#*=@ZxB*T!Y{}ZuR96bwAnv7T2omR=Tq7$@+{f zakLq17kS&G>9@?{zvZSk;rL^*SM+FAGn8{CVTyeITm$>j{VaW}s;B(=rF*ESskWZV=h=oj^iQQ9qthClSRp3%F z@S4F(fHz8Mg{CADsTAV*2M< z-aP959P*(NeaEVS@cQfcM*0&OPi^$);ZI7bgN^P2mjTX+ca?F@Ax^ftKfyf=j`hv) zt(>^x=zSU$=N$4@VnW;_A|M=w& zFBM)(c=S)J7&wi)Tl1tnm8~0|WFItsiPfFA0p0fK{){elecUKF{y9E;aE=_m#OFJ_ z7vSMb8ne!^YMBsY_u6_RZ{PxO2fRMZcvJ|2*2kWrOPhu0FUG=sn{4`KbK} z^&H$#AOA6jylG5bU9}G0IL(v!QrUf&DqphXO-s@5q2c;u9JJ9bqu-c=Pirjw(|RGU zzut|54#RKM{6RkNHRL@H?;3a!cpHVd?y&Y(C#^SGk;>xrWqh^KEk7My@~iO;=rX>z zZYg`$d@9+;QgPIVw~}$uoC)wI!g~!~6YXcEJ(b<}rt>E&HQBvQHMq{j)}EEa(8cF9 zW_+@Wb=GS)I`Qh!`&dFguQjv>|2zjyW9g?@N4s{2j?X^feM0u;lM~#(BxIbl(Vxfs zan3yS*P+k4+UOtj_3q(%E4;T-#y7+B=h5!V2gAdr#!tax958CWlTRn9N2z@i`}7Y- z`N4Qk#$PMlt>{u-bMTpsA4iw|abzvmp0ImV`76iy<~m9rfcJ#(TQQ!LUDY*C9Ecp} z8(i6E;P|`MRP+xD5ozd*KfQ#*5zdV*;dJYlVSVH zPRUH>W@j^wr+vx!gV8OOe&rEkL936Fkj_1}aTa<}G5 zdxCvp#?j9HW0*fYP&w0DB>ijsu2#2F@B)hW9PJzVOa-?Af9132%QRa!Og0l|RDR!#%E;gFTe* zU!5l%=@4ztHfzsZ`mMR-E$`6vR}T|n(CtqDCD&^^hWEMZEMiS9JvTdd_{h;IITP~p zWFG1JZsokmT<4r>=(a|eJX(Dtx^C50*QmkCyK(yeeJ=Tp4@jTirPg(WT56Tu zXTW3KBXhDdkCOGr*)MZ)r>A;_O^`df{-8^n2+ONGy39qdCeK#0pV)7|JCAbX(a10B z4~c(KZ`(}AA@)j-WM`VLNWT~Lo zeGg~Ue5+!4Wy$N1qpQB@$%9hD{?XLulia_ZkZoUtBNzl1%f zIOSDg+*7;U^5*2jTMzFZc&r1Z&vMF3`JZ52x3c1jwukHd+>8fgd4<=R>=KKTR_wY8u`$dS<`A+_v!2ggtmHMCB^bN-Ulr#64yBFP0&}DtA&o(!{CwiP( z>o?1r^B}y#@ECWjJ^(LE^JIDbH+!P|5BN{q`je27DO<`_S!(EJp2AVdK9Z>QhP9{c zEa8`(f<5HX>OY0JaP*}3R423k`U-M&t|f7E?4 zq!ZdMOF%$yp{KS=FEa)t(}2PuYdo6GMzdA@<;zQ#Lv6{YZx>|6J=v%bW8a zybkc@z-tVz?|*CWHhZGmJNa{!)h(yqlwFK2{$~w6O7C~0@+X`yOTSgCkLAsw4=iJ? zWhm`^O?!BKobsyF{}_8@n~(N~wMgHTS2<(8GSV4(FS?fs(d%8eeYx=!*u$8_@aF7? zHvrx`cs=0tt)zX0?OpC~_2Na><~JCN1>-|*BzM|LIpg`Vq3Ax3ZkiB1&AR*^>dTSn z{;MW+*Vr?+D!l9A;V0Hy1@CmHyyW;f${z-iA!Ac=GIGaXr$>g;nqd4~^BJpKehl65 z=zf4MvK(fps}ZHA@-DD59PLIv=B*io&5P& zjyFty5w$U$mXMv;+szHNXShHADB1EFO&Y=D{{TJ6kJu~?;_fmNDdDl>GYi@#Pu0xg= z_Lv#9zDK~sRaf#pJn(isf&N`xr!1_jY+id#F>|1I?SUGq=$Pj}W8ek&M1c6i>HvD6b)|4wv0a;ZR%Fpo*Q zK2+mYDt1_zOtu9Zrv%-lnTbZw+|+!vW*ci)*-q^G5W6DSb-xe^^G;+J<#&PQ%>`ff zExa4xJp#{n^6SKQ;TR){{WCL@gZ(-^X;psU#N{}kVmU_T7k1INntE0CCw4I}x`sBh zhV{|z3$$IPUQt7izwe~-_r#sG$Lh|V$eLLdbZ4Wx5#8!1%BPcD$6qhM)V>KxtPQCj z>%6tUJnK_yS9u-mIupBY!>-qaxZ);bmo9Mqa{|AXo|dATN?5U^zd7rDt3Q|PEvG-f zW;y!rqkpE>m$;1J8r^x-(CvyYbz#l7LR>b`$+0-ks88ZdnVU)wVrRDFnvt62FT=&vq&a% z>|0SqoGGe3*iZQNuNBqSu$HEd%la|WrazZHzI-(4pF{ffgt&Bdem?vb@aw=g`^y#hU0puqX!vufU**%`cZARQ@{*7AIz}{~2aTBYu}j8n z>16?1dIJ(N88I72tn%O5&xFnJxqim8CjIi8NPiCLCzC$o$x8<7@mqBIouc@x!5RMC zUGQlukqr13332hqns4@F_vrmtd{+57_G2^ce(YIihdQVKNxd$=8=ZmZB%(7|k88CK zd%0>~mtVh}_t(_e>gb#n>iBbMSLKY2Bb4#lD~0I#Q3V~=SY#Xpw)pdSK1Yo~R_Dy8 ztLsM@`y_u)>`-um`W&+eI;V1{C0eLIu1On#Ml=#ox^>sUJp-SkRz z<$6G{@;!hqGgbP+Walm8x*dN(Jz)H3Mr?%{!H7_{VAF%Cc~iJ=C2LDCzZ#I7D2E|3 zqH}=jAY}VIbEdVo{9WvQ1$*(mYYVw|{t3PRB=cc=;76RQXvJ9?m#;uHzDMciTHP|* zTlsc$x1r1ZYjKx3y1P!UYcx%JKC^+ejI8=q^Kdprb3t%|SV6e;TSr56&@I=0lC=tnSJQ=u-EG zbw-!E+3Kqbx?$vh z4uSiX=d$e8`?XT%UaPY*kMp(ANkNBoyOzf)u`j9@Nytp>osvzC_GdrKbO*t8<0nG< z(3@8e-E4FjAGBN$ZQnfhxKuk`53U3DmD_e&qs;28EaW`?Xc*(ZwcH2XvR(xpytdS# zt^4y5(P``GOtm^?S96~6=P<^NYl#DkeL(9(`@!~ZKTueTK=GmE^}f@@d%X=$uU~_gs@NT)*t+ z9R5%6*T8QJpSpJ5G41Ch{}+ATNn<7rA2D_`PrFxsO8P~U{yfTS-ed4n z;g5oUx5GE(mYieg0l&ZHmkaoeF^3O^KNkKO4qw*WWCob>pIh(njVAr_v*Eu4pYh1L zJR#1N?;zr%#&-wQKsZhf%&AlAxGcABmOqdBGVd+;1@PGqJooDV%J(PYm&5ew_vSIb zGN0P@^t?m)MYBE-Gje>+B&<{Q)<2DF4f$Q*)6Wm5F0Q)^+b(m;e_y41QN5|d?+yPm z_^-i#P>5>02S=r2{1CBk$`4&D{P|DeKduh_M->@4Ql&M=1LOTkl%MnQ=YLowydMwW zqxwVo9e+N3#;?u7{?O0Bf9dNvEm5|E@2radkiMVdQR>t4Q`@C>x~NNJc;2MQh_PdG zZfrAdI4vr-T~h9tg3-B?+9jrCrDU~B$r(8|f7Ix9Bgf~CjttKoSI~9bxUp@oza+kW z=T4ob2imj)Yky63%%3#Orpy2N^Dp+qvHzQNyM*cDXGbu`89^D0c#(fwg@5-qT=PEC zt0w$^(zfRxiL&GW^p9hvTz}Q&@hj=k-yM2fmxn$t%Sg6Ue*O8ZS075y=QojWKF6?i zKJyVi{-i;!iA=IiZ~K5bqSoIIMdT|QatlU}YJZGAXMP|4;kV|;Q=d(G*r3v5j4=NS zAr5Y;U=KE^^OtfSKX))vi9IPQRew^(|D)|);IgW+_woH2rkkuW$7#%*qO!8GLPf=L z5(E_sl>{%T1>SEch-PGFl%^(#h#>ciii&xoGPSgF(kZ8`tgNi8sI07<8Ec%f)cieb z?S1yy@8OL7|DUg&4=?Y2_d08@XFqH0%h~7VSf_6vJiqoq534rDgRyZ@H+(R58$7_k z_Ie=yE+LNp%Yz3PSl$ovWXK=#!84p~$m#mnSXuPJR8c&o$@;~vMfib-?9*pgah$9@QoyihS?)p)L3_xGo zWUUZQAHy0;H9nZT{`H`v_4|DrKEMIjcQkMT!+&n@@Bt23{s`pDg!tiEA3l~aPB}f& z#_QvsGlR_z%m?Ngi^xZhTmAtCw)YtFi(oI#g9jK`jy3#6tA+UfMISsXG@fu{4hcUz z2vof>9?U%!k&ntOJix&Aif}n%bJ)Axg9jKcm@1lnRt&xOg*f(!4;~!XV3X6^X=D85 zhi91Cf$>n=CXO~*c-Fxl<{cOZs^!XHcF#e2bjn5POTV|tO=gbjuF~*|}SOfaKH`9K>0oV5<@ZSve&C&I> z#^vlrj7Cm}+}dPzBIXt6VqEUnEuynCA8_Ij+%vA9f$MJIni=dT!piMxHRR}@Kl{)J z_oW&)=10~hvpb!m`9#NVUA(xdjdMI>E}DHEaLovAUlijc$G6PJ@y%z>@uZIT?3T#K zc#KU>w?O;G*J+#<)%#F%~`j+8eO4oMLw=N%boas6!}#e_dy%CkAJ=G?P>S~$79(gmVbeP?G++_E$lV--~k4fV_eRD2G^6< z`rvs|_SPc*8`!(bg9jM6eGG#96jqu*1v}T!w1j18qcoZz~l16^Z9HV zONgU4fd}*F>#h(@uDxC~Y5Tlra@APTq+OY4a{YUv$<;sD<^Dct;~#Lq{&@!VMgKDV zRu3QW8TXfcAP1CT&U;Ah`2C47%8czcR-gDilVo2lf}%#+jpAEj+-$_OLFN z69;<*9z4Lna;%}}pn5~P_~03+@#GnENciDFK`4pdc9>Ydt#zMy$ef#0*Z+0L&)Fx8TlDp zjLev4ic|I^yrnn4=0RPR<2ivc!BNg979L>W z{%Ej}pZ0;hFi(GU1adkq`3CZvaKA%LaR12u`cdOa_$@q%y%Q`v>?`8vn1$!4uK$O~ z{}uNgJn7*FoG?GXz}L+nZ`+Wc#Z5JyxZl9znU}Gzz|mr?GnnxV7}(yg$Zw7N87e&X zaDHO(CE8xB$DRZ`dh_ca7vBI~`ZRa#QJu&hzU5+sSo|M@>rWV1-Wu}uxSt{02TwbV zr@LdFzEPNW9o}=CxVRO{q|a3r9;mTBjPr|oz}|Vta`k2PddyIYL; zZ0;O<-)Y%LTLV71I0m0I*q0uBxZdT@sg4yqBkE=6x^WBNSeDC-w(fp7(~Sbhn+(SH z6WyXRaB#2KaP*TB_zXPmHy1wy6&!ahPPXt32fhcv&#mBRIqa|3&t1^{_~OYL{}AZy zfPA#Zua5_qzXvqFHsB98*{Y53J?Q*^eJr1x>Kk)b{&37p94^K}l<^CbET&s$9(sTeUNX}_ubq0^!k4W`hwBm zSZ##QbSn;ji3w+mKOEyOCJxIid_}PTFW4`D{X@7$vE1X|wUFc5sIJA3*Q2ei^1+8= zc5E^ugunGa!ne(21jk=TfBs&F3URpE!na<>7yO(XE=1$YJ?#VQ^iMu%%!rV^&V4Xe z`@kAIHaYDS_#5r)OZZ-MemMN$CJ>e7+kQWT3URpG!uKNhSp$Av5c04TA_T`^RDy|5 z^cRgPAjkNB_(CDh`_?D^K4zP8+HqxD{U>~%nv7unI{EYWU#Jj=?;HE1A9~47^!Up~ zXpbDEw>QdtPqa7>_-Ky8Gh>cj<&oZ~QVzu&W5PCJV8(&}6TG6>&)jG}J8 z(LK+?UoPfki;2VU7@uggo9)ZRUkjNZg+6)=ifb;K$BO1n`S>4e5YF`sYY?B=CyhDL zbc=I8kL%~$^I0yZ9d`F)oVjWuK)Jy@M)>lWOJf|k%%%P7;lBut^C#d;0nP~!;5kqa zh(9!iyvgRqN}h}MnLizJ>aUxM#^;Hq(&jN2V>UK94eiX`z+-M3^HcMf)L#!ResP%F z6Dr^`7yZ>4tSdyd#-|-Vz41vBAw95$cL&bf^+!AUy*Jd~#1M~TXpdh^6@jNJO*55I?swS~=~2jhgt0G8w`C>+J78%wfrgxsmKYWgk8a z#NfPUD)L9begZs5_7#4a8;j>it%D5v<>GzAbu9?rmsbYiQ?V_l?GrMEf`d20m*o6V z@pZbd(~aQw1#?>+J5NmnCQ|%i_euDW592L-aoRrC16uze0-Img_8ojf89(8axp)ud z=B|X_gAdo_V3X7K7&u4}J_=a11@qShcrZ`d6JjO;jBgH9h{F^M-v~T+=qC7Y1M=}c z)J->t^Qc6_A7VcI3&`sr$Mxn$ZjEEPvlxS%wv)g0Kf*WLWT^O0#6wwB)|q2X+({I& zcpim03UfHavY!rq@GkGqS_-)Y@AKXCC-eL@b3IS)<6Nekw#AsEgv@>R+{{lqhIeu2 zr&;K)ux7&RSUEU`!SO8hrMdIaM^HcaJ8#A>z|rVQ_yuF%k}H^(#$?*aF@=C%WiGXg z9U`#tpB}$r{D)sLpA;@d|%_<+@HbUcKH555mVa#QGm?JDH z5`h)d8sb~R5siK?$H7M5;BQG2lfnJUX*}ye=lJ6L3$PJ~XDt6=&Jo*G$iYcCzPv*O zsvgAMP4dfij(?Y2!2OQQMLWw65rImauVJ~x-;zt&sGK&>z(IoWU1l;AK0G@_=lJ65 z02Oe!(868xHw%kWYXd@2mC2hj|A!iD!0N8{wO5ek*)&XUF#lREWdT7QSTg zN8>K$CvU$E`(4d_XxzS+q``1Dbne6l?}4po;lrO=(~;9K$8a~o_pte?@Wq}TUm;Y8 z!}~3K(_w!%@`mGs@ypn+SN$_MCH~}+WPEm8a=U#jWf*drJIzA|;ae7r?_|Gzy`xnN z_KiQxFP9L9*%rP9x_>)~e2i~p-|PO(!B+(NNVFf!9hS9*{LA3=6>cA^HNJQQN8?*- zG8BJ39e8N34d+!$o(Bfvu*$+$hIwg6*vGtd$@{Q>uf9*y!M7g#k$=KimdJB6Y7%aSkgAr4=$@Btf*Ul_Y&UYH1!KIif8 zJIt?KvL61uK?I7Qcb@yCj%(S!pJ{v%29Cz}g~>4ZVjX-9=T~_+W?VuXegu43z|&HM zM%*DnC;Usuzy8d)LnAK2@25m)1&$$aA0a||zK?5qagFSV86qV4Mq}>(oG{}j<|-UN zn}H`1^P#xCUy_b}TJ6 z!Me^hLf&2q*+R747ewg9fg-dLbNAabc>mA{+@Ck`2IPUyCT6Z~%>VyR7=AFekblrd zWnO^@JpPh7Kgi=ed?vz|Vje*J?X=`JKhE)gz=lEm%r+U!&o41CiQ0j_{NzK0d^p4M zUpnl+1N-EkU6y^ve_1;IA|S_e{2!0=iGQ`GBh!C2aF8H;)Dx&p<4eT(U8nzu^&ZFO zt$_;paG`~7p5_n7*?Aj8VE!>3-wwV4$SM9X&c1z@CAaxo$rxn%_YNBRCVVv}L&twY zv_6vX8|U*Vj)}u^3tutpQ+_<`kF@MN_-Y|1|Kk`i?=a*OgU|ocIF+}RVaW7v3>=Mb zyU9@a`X`Aj&ILr_9@7~K$bZQc`@1Df``o4D z8-7^YP6Qr1?&)9a0gn8)0rK`DFn7I=|Ng}=W%>s;T;k`L$zcDTI{W(E(o3L1K0Lzw zG>Lp%h?clNup00F`J}(N;5r;{c9|(;_xb3zzQwUC+VStT8Ga7y_}Pj2cem7yb|&KTB@~H;AF7&6pq2bh-!~ zhj&94q*L!zGza`3#Sl*#t~z}PRI$npo96^bInDQF2^yC!?RbKG!vokt`Q-F z(I$RtbNE4#qDq^;kN=lH2~fgH6ix?FJ4KgfHG? zxcEA7o-e*pP=ODZ##;EI6o24JF3l8ytY5&N{HEUEPf+}!?a8IHMd0BYAO7xTlQO-| zz(IoWrI-vCUq{aK#fP@V91gYcC29V;LzZLNclaBl`9nRH=2>!^zYI1h(=isf8{u;s zaB%$V^D_ZY{4atEahPi1o1pnazqzy;_M?cuZxalEnVP>O$ZJI4p%;AkL;Jxd)2sPg z|08@0O$Oupxo=EgJl%zsZT!Z^rIk=24znzLvo(KXkiW;W@9>wS`9nRH?zQALf29mV zrWYGHNDw}Z9C{1pkIv8FIs-3%PeFw^EU@t9Y5p>ie-QS2dfIQb<_~LpOR>)NpmU#@ zjc*f!km-328u})DZa^CT`VEf$pZvWC72*(aLgV9YkKwuxtZ(4D4Y>*Z$MaYreGP5= z^J{H8zfao4PmT5;#_6R;t@=Cu+oSyl9+%?%Illb7%@}368%~;^0|va}CpM-p_@UKF z-}u6qx0HOi&+^}1?Z0ZQlL`@-^{vN$2etodAa5lC58Uq)|6gf*Sq2Ug`rGz?a|LWZ3xrmw)rG1vYS)-_*s2a|5!`ARM2xg8k!cAGLse&0l^??cYO~e@8=p zWkdhwU#0O)FmN=!wkE^zZ_HWzn~$-JILvQj;cKP+dlc(X=pT%I2VXnwU+}yP$4^FX z`8VGg|5FScjW5zn-G88~iw zYX7bRCI}&l&%RI>pd8`8VEVFuq?1pCZr?ADsha4r752$LC|h z@VOaRR(>aB|9L`A-3A;4 z^!MMz}5}l&*_G zTtUVgT{rRt;;Q5n)~yQN>qc1jem*}abFnT|h4+WzUb0I_$?uGE7AC(3>+i~Uzy2Ze7OG6Sr|gxHCVUGe-bK>HKI}L{Pig&qc~~^nunU z^N*dQcGESYqjg=g>dSBrfu0wS^P{q=%EIOF_935llkYqXIpT8iD4cgA+>ZPc!N+Uw z-h{ZsdfntcSZ^Y^6PK@n2aMU+WO^8X>wm=Szf6XTOL|kR%JSnCYsqpM`rdrZKaBm) zQSfdd-~B6On6DfA4!$2Ce-7>DZOFG+atj~AoHm)>N+r~P;9J(nWGH;}TwImqi?1E9 zA^!3)|3H5&B5@26jd|d>4>(WOZ4vT?5+Pr2Z;Jih5{922RlkwH1l74+1SVbU&R3{k zL0>}W{p6A|_!sB(C$$bf@0Sn%EmOn3Os9U;Y{ZW{v1Wcw<1x!x?#mB+$3Dbinu8DL z8tJ?ro%55+upT+F#69oF_-?@Y8C9lSHb?{}e2w?&$+A2BgG+z3i!T({8(j zcMXqp$2)Gf@Fnwxb9u6AhX{=O*~8mi%$r;W{3RnG?+@Ov1>wF|;Y<@jDUTLe;ygU7jLcO!qM#{IpJJ=L)YGRWVV zETDhv?_cjzk-@+9d1y5^fgHQ%;_FtXzL)kx-FkoPk%Hs2XVRQ;a zq6*|+BwiM>@GE@RTJ~$O2m1Sb^m_$3J~Z{OS94d40pvfqEDIkT9}T(9<3Gap65Et% z`wbi5!F~8tsENP5 zzz_dnER_W~{vL99@bTF)!uKA-kZF5yo!nIpB*J&l`Jw%n*7EneC?bc3g79ZvtDOdfH8nLEC{pkVXc7LFSXNx zF_wJ?AL5SqLp|h6XunAzKK!X+U#3+XI7kq_?j|ER{`C2`Fw=a2AG;64hd7L|@Pz{( z+9%qkEXWao#9uu8ML`b!(D%tIT%T^_Hh=vYhD<9qaF8H;2__>LpFY2HqX*wis1S#7 zz?a3}vIuRXq6)SHLT*MIdH!Lnfxc{t{oN8KeqvF7_z!)rtipA8rvCM+|AkMveNsCp z$b|gOhV8Q;gJH_FJR2_YGs9%4_8G6QfL@%<9U_e7i%qe2b- zOvv9w{OyGvjwcca>HgXF-+YE4(-s;yNDw|ZL*sKU!z6qS=9>kTP$3^?S@vgxKZ>s? zd~m#y=&YYR{N<0P_zcxAB!~d??r52w%DR8602!=T8bSb`=nZ=obw?@Co(* z%Ydigpk?2|SFQNN*e0LB`d#8pKKwc3f2M(h1mUYQ8I12|yl<2qH;!Ci{xEhihqV?y z8vlvE9DK;X&U0QJd|MQM7~5o_u;ey>&iJ2h;AnjRYy8*ePeMHH^IKpb4tD}y7M@Sp z6ZcJx!ZkMKLPnuq>HUO|{Vo@B0(|;=Z^nPymH#ky%R-Eg4fr{z$5-@!g)K#3;3m)f z8}p9>HRqOT6KvGvzau7t{dX#%Z)}9h^7Y@ZP$3`ITmC~_(>fT|z~pjVXWZvaT1To% zGx(2c|6+V7#QdnwO%3Nq1;4OOnUQR_v$!-1=Co(P0z|r_3O@_f2einTFVFMf%Vjm~I;4|hA zJjuctus_?wUw6eHVow%g{EE5Ohrc`6rc8@6aF8JX#+wX-uY=0+E&C3C@EP^bRFA@POK$UbFWZ!9E?vkVd?_rTe+FMimF0_XK2(Uqq1Zo5gkBIO zLc8Jq-zj)@{i?Pi^n)Mpo)@gA$9Ca;LN7>y{0Ye4fIL!!eu%ie^?YOU|CBKNBx(P3 zhs_Nl(DNma|7K|aML}LC0?|=E{(F?6$TS^03K;P-&tNqCbW&Nq{Gfj?Bp=RZe$Ia{ z1?gDuf%xdQ0-xta<2kqCR`YeD@n7cS`!6C??lUIrM99Dh%(bb!G2n13biV-Kh|!og zPzKhr|FQ$$*NM=7zh$erX~R#Zj-LdSwaco%6F!W0Nv1 zjKB3i!nf087<^}Ie{VyDINxI7tJC}yBmabD-{EhU<`4BKJY~sk{@!31GOd+?g9PE* zZ!!$Nv$emkph6t(weaoH{B6MaiThJ;PxbJ3K=W4z`E?@D{bwKkKG*n~8#o%@VUuC- zohANh?W2%5JjC%Ik_g*>MI84F#Tn^&BJ>XhBDCi$5jqq7!CJg;;*;KxUu#U9(}aot zgW7+)Q2(x0{T=_E(EbCD%Wt#f)_U*q#tcoSq5rZrx%|p=wBFk_GQzuVida(Z;s9_Z z1J|5jzrxpi-2t8FT7IVp+=fdbh5W}-XWe5t+`jxT8n*?S<8JvCCP(}Atmk2tcgBkC zB$W4OH|}uGjjlVOYYyb{0c;;5KkRE>mtPG4n3to?%Br;@a4S7$)r(KHML88da5uDz z5OV9qmVE~w<}o~O zg6FMQT5{cPnZI6)N=`k--})cn>tixBzJ$JK!*>rycZ7GyNYzqBw4ny0?P-})cn8*VZbzFtGm%HK4o5Qm8tz5y!!D9);uzx?2P~FVN?QZT_Y(3_0~_0|yDhmu4~;-wA#nJTvI)UtH(4oH!hB z;Tw(f)3b4&?=bkmxPQ}sJ^W3FJOlUEc7yym5xD+WeSY1>_lU+dk_*ezdm%oirAr5g)-?R^uN%tS;S0Vp95xAV*u87UZ%hdC)zMyuG)Ac6~ z>gQkC{Hz8Uh}c)yGD{y-bw^K4U2MXb0R;d{~iWPB%M2J}k^=R9Bjus*b$INWC8117dl z{qOs*?>tA-!3RwAT)QvA(LP>>Tm+B1+`p)~o18kpz(IoWy<;*MpIP_S>*k*8OO}5F z72@zU3m^If#B!yAhl6ie^F_N%V=oFByiM>UMV;-`5^|y$AKj ziw6hvr|VyQ`sdTILmYl;;rmF%AFeHtRVZ%XTb}s)4){lcKOEOAKO;o7^ITQizv?`u zoa!E?YJ4X>_?+jH>2-4te?=F=266Zw3*Wz${pJ4#f7ikOE!uyMe}Rel1&>946awec zd6r=J&qds#(0;x1s-iyxVlm z`6EtAj&E7iLx>9JdG$8F&J06N`NF_Kg79@U848~hf7Cu2#$QoCsDQ(wTP%FQ#Qgjj z`H8Tf7Ti9FGsbr#h z_E&rO1183gc|_4@$S?MZzk4*k9R`lZmuxZ^AIG0M@bKmDKG+}*hgkT)8QV`p{{2Ff zt@iK-OpG7%h@vHsJJ0*J{X0$LTWjEGeA7)vFn|8*)5182ggUGKE zqGY*;KVV}1#^ZX9Fvzd>iN6wtA*ZAnI7m?YC^H$s{P|z^U-TqYh(pxV8UM*=j1S{O z(JCPp-|xW(%q*{h{AnR_e)5UGjT+x@14rZAY%<*V>%@7!{QVs^h(pAQ!3Ruie--k# z!Ttjte89wVjL$`{2!ZFUH|(GP#wO*IJ_ZgF#NTd{5zJp#__yJG6Gb0Dg*e<{;R7bN zzYY1X!M^jHU8jErCYHYf`A0%5I_ZP&U5)Q*14rX~-(&>GAN9{Z@%K;IAP(QO@BtIs ze+~Jc!u~@Z{(y<)A3^?aAs#>NgYO%S?+*r!#`m4c2<9)+m%n11vt|yzu)rY>eYSC>HAj3m*x_N!Un^Z&}<5@<2nJ#e8Ikdp%vZ0s-M{X)p!z*v+5E8=wL% zi!q;bcp^+}A9MZUHbN}G{eV=ckpmOUTS49(a_2eURzF>=)@Wp^+blG`b{>4rI85VQ z!#FI)+A(oh90vPYLQZVXY5CQyBD8x7UImFYm_C>@PfS66o{(QHLO!m2nA?EPO8 zrvBiB>)!@8qlB36K2My-3F3t1-62nbT>AJ=um7iFtVqP!H(GE9ZEu$_9=lCx(#r|#y!%vj1KkOEd5#q5NPyD24 zIr(e`+J3YSQN$KUh2F7@Al)DStrD!#U6gZ z3ClM?z6+i~-+q(f#(x*i^Y!14P$3`gRsJiUfIe~*{7{U(^C)&pj`kuSJa<2VzO%bAaZVFw>ecl<#0m3*zPtE{5Lxc~HdOx!PFRk9toQ`v*ZT1D z14EOk5jI5P=eWu6_^*?n|4KrkLOwid`45=b{t@J#65`<}JpKbFmZNViX$E=whWJX( z*Z9H=93+6Rq^ZdWZhth-ZrJ`xE(Zqqkf!a1KVV|}ScfiYF2tO=V0?s${S>GYmP|?Jkf(_=X1K`^oA5={UtF{xG*HAr2EPe83bfFwYo-{9?SH}I++yJaC(IAV|B^kp4#Ry< z5|3|$iRHT>KY)9{{_Vq`9{(o~HE=Y({U*bWziyo8%imY9K^*S2@BtIs$M{=v5cbDv z`woA=#PS1>9}%MK$3FP<`TxnW29Cye*kpM4>*mYfFR(!z9fVr(+I!$9&{xA|HPJJ-0JDzDrwz zAFQF`9Wrt!)+d@<&u5_f2}>gsf5cPiJjk~M-|xu$=<$D&8}5LP_$rMxRq*)F_xP_A zV;A|bw7ca$jQe;`480>p?!=ngg}7#m3N`rS_&qN44i~xeBgp@ttT8M*TeR}JQEFE9)bJYUtJu)^v^c&dZq+0&g z{|H~6$*|fVp9u8z-x{cp4;NbaFt2!1t#fi&<~=pQ%kf_T{LsTYWaRVL;UqNX%Cw{1 zzm~3KRXGX!x*OrEF+V;0`5u4a8MKl)EVu9#!#>vT@s1k#{EgOoY7{;yUzXB)WLD!^ zqEy6Pv%vf>MbqwkoAyUFmxKia2H{J#Me;;_!bw?P#VJrhqa?+c7Q z0`vbRE~4juDE@Y0{}Xt;1kMwFi}q1^JTQ5KXdI01RW3tL8e!ldLHPEW3=e<4$6uvC zK!rF&d!zmpaVU@6E*ZurwsZgevX+8EB-rDrl0@H&W8&55Mzt6e^}Wk|C9o2 zS!`g^F!B#@ar_@wCZc2L>GbgL{eelhi5BKPMAZM6HR65bqzJXI`VV|%AtuA)Ki}iO zvev*rK0IaN19xQ+h;NKf-^C&w7nrz6G%@(fnrb=XzjOoAZ2}YT^~8VKB^qCtfrA9$ zYh^M#@sIwkVf>ff3>9#QKHu=6J8cF z$iHPbFbp}VnSrD6wKo|a{(O)B%6g)Fa9GyX!WYK&6+Xf;G%#Us z*1&{kMDt+(-p>2Ti6;ykB#6H#lVQalpNRD3Z!lDd!$=EX1b*kK{-N}^kbB1l#<#KJ zuZ(=2r~FU8uDCid?pyM|H9nLLWEgVdVFL#V!k1(+JpB0{|CLRG3UL^3;fvGu$-m+F zj0lYTyUpKFOHS$3z_>bZ{EgH2_8T}F-vpE4i9d`FKJkaKtBg2IvG9$s>{GfRFb=oK zy75P20{Er)D?=<)d=VIjFbL*PkN*>Q8aNu?Y?I;P&-eJRY$a?EhckdL3-h1zG5?v3 z`A;?GMX;aRl4bInn~`6G{DY?WbDlU;ulldDbX9Z|V(Y76i0@;8aTid0JMuhwnu2b> z#8pjT^y^;#RdN|}Vyz96;;Y(ZSnapN4jiZVAOkF zd@pN!Sq2Uggm16O@WemHcc1wG1S-VgE(_mI%RbU&`vaqb+UGt?j&xalVAN_az7H9O zoS16hAVK&JnT%lmI{6-dmSOB-4i8xP_FMLmE;}3;m1y&aI5hExblLI1s0c4UJ^oJ| zYT#&m$4rJ5e|!SakH2ynyNE+;{4YCf*+;tUL|{})8z0(@!AI$)fsrqfJm`E-r-sLK zcK?j=9GjdNYv3Y5{Qhb(=sNUr8oR(@IdV<=JYm_VbhE(76&Aj7j0p}tPPYk+#A`W% z`nPgD{!a`y=9K;NRwly}f0&;%jK6Y>UBqE|a~EHEGs`}u!vZ5a+4#`e8hn%v4~)bk z;DYh#@qc0)14rZgU*mr#%un$Aj5SRzcP`~;{(7Q(a9D1Q|K(wpeM(0JQvPY<3%BHy zjt!)|>&16F4Ce22ymOf{%|9F5zg>>8i#d$6_=~XYQ+jA1h2sltf##p( zI%cA94*%;GcplWcK*~n($DsL1xgP%~95--~Kzx-anG8?7`W}DLJsRc2p*8-)ce3IS zYJ30|Sw13g4_@nI#@F(pmK^Ew)WAIhz5MC%f5LtPN8_7dG8o@)+`motXfTH<7Jnlw z`$(5R9Jr@3*|+Y$DZh`+NKE|fO_mp)oBMAfeV$uXo@(Jjx_oY6#HTiI4_k7i%NGPj zylKnlT5_bzivlBFuy`#`N8VChuVTAeGBr?BQEsfdsgF1H*hq*9VUbEnd|5E^BEhNZU^lgWxs_F zI4pnK!nfJ7k97I&!0;V5z85Vy(&g_2hL?Kr;ktipa>57$2MOX27vkxS@tumc-Vf~4 zZ+{6D;t?2+Neqi`88{a#Y9O?3}1H*YV-$_eO=|2XB?egHO;FUD^7vrhB z0bj)h=4UW}bbTsjjx1!u|;6mKWN<0;|kig ztoTLu>t~R@E--}gTmG&13l|~BpW<)*kMLb#G8BKk?e}9f822hVLj@dG{Mp4<@kjh7 z`^z!sp)sZ_JsPdKX}=X$YdMZPdEeW#+{UMFd645VpK~|D$A{pY<=}H3EadB7tlJTX z6%H%LyOto2=zFzFrJLj>ml1-3VVF^HbqVFfV}g#di-> zh{GNhzT5Eo7p$wPF;!L$3k<0fAy*sxce0$<)k-n1t-O~XZD!_O)P5`OW*BmOoq>Y{ z;Tvu;g5!^_4@Ug03w~}{#Wbi8hlv)x0r;)stAenO4h*TX+DApQC8zZLfgyK!+s71* zuiU`V_|i-U<2!x!=lWDUhVqHS@fN<(+CJhB?*^0=Mf7MlEB>ZyIr*3NEz@$_zmI5q z3k@8NZ?4JE_|7^ntf29iID8QJvV@$1{-glk<&m5h8j7`o$d^QDlsjEA<)7<>iJ$vn z+lhbT;vIVQ+=XuZ7il^1L;Jp|3RE(2XBdw=-MTD6h3y@s_?*N2lI5X6!Aa(=x^;kIa}dGjht5)SD;V z+95o=TNnMHRDMN!72v4yqQKy%Y~FrUSfb|R+{(QeS4RZ~@1XMmv>ssM81uw> zb^Jy#T6L!y=PFR=%B$!RgXm{;JE_3jrQ%mEQ;zq}Qz}E1G5q(tUZOG#<>lcM;__Mv ze%Kzh%O4?Yq3vlrl^3~kN>^SRNXobRUBXk@M&nWUA8HKndnMYX-nhOednY(=2KF1b z@UA!b3LmULIDAy%7}nu~uvT`VM;^NUZsk=LKI~h0tCm}QRfaPNiD%ea8{z9{ej9ve zdGBc@<{iu-)*lSMYb|`hQu!!7a?u_4E4x_uuy5rYEw}N-YJ6WBI7kq_-X??b{n9%j zR*(F?{NcEfIlLYCvP5W1QxST9stBzeh3nLStsllUa2wk5IP!;@qJNi!;pbMaKg~O2 z1?Cu)s{={bS@Vv{VJzo)M+N2pmFxJCkwNiZsm3um4s-sPnGRgyXOi;+@s9R%^6c+p z;@Br2f)5%u@g3TEFnGeX2orHl!u>e!S&92UYM%gKz|{l(>i4cOaZVG4AM^=M`>O<3 zmHC0BR#yK}IY-OU?@}yPZlp(2BEIbS$zf=6-19a>;wRT+xcsO|uwTE+ZI5DTz7^k( zTKIsa@_B9F>US&4wEZ>493^Dsj&s!Sb_nm*vGYS*xZy3IadBKBhOh+^aZ9fm&nwZN zfme>JN^t!AXns_rnU7Rr4rTfk)Uom{dQ_y_&sGxO+t{QWm(Sn&AMvUt0+gY6jg502 zIN;kZF)mbfg4&Z7uN$>};H*SlD*vYKJN+)^FeWaLu6#F;$m;>x?~Ly?h9t+$(a`vd z@Tr9W`l<2740P9X8myO8VhpR?fzRJ9e1Eg}0oKYd=~0$ezl*kL@L}J|Z?xRTr-pqw zF4c=qEd&JNbKi5?5Z_NIpT^b?EPU@;_z26z^e9btzFGODg^%{VP|Iz6|6yEm+)yt* zwGd$8>(%cp@1d-^0N9Abe_HsyVf!@Slogm;R$UWFyvv$zR^s@Z;*;i^6`PUn%#YeM z?V9{s)kNb{#b4EB8lM_pEqrPrz{M9EJt!%TU%ueiKB#RFhj`bF!B=&$whw%a zB}UuV?V}3E-@wQGf=g_H#OsM)8{aJqNse=;A;=*9R3AuE-98e}+J4bCh{LMuEqvFo zefD1^aXFkHb$K4&-}&Du>G!FLj z(>&CXgUhNk6%SliVxUio9S<0rjhxcSfj+m{@#hEtjU2sSK8$#YdN(GaIyQ2KyMtbxcZ}6&h@YA1No3Z?@#UekJtLdAC)yd z(Az%mSv6U~j_Qi@@V5&&`o=)-H>~sCsJq;~U-L5=`u7KVU18&!Zpo2;YeJyc1xn8E zb$aOpmoKZ{#I?UsNaMXuar9oNdR(uDc`xMr&Znw(AWwlDC%y1!NRspWhgkkF_IV%j z>5$|7L+9)F59zY`x?NmzDtBfHvF=Crx?R>?px!@3?*Xbpzr1RjzOESlXL+`M{t|J6 z6&(a(=Uoa`7QMD>;Q{u@iaOuhdme;f3%?g@G0AbAn0j4?O=70A)= zR^5X4(_k~@V-7*@iOK&E@}GR z-_UcjEjgAD__^6QC-uy5ANhL7pTj!J7|3_|$Tur~@N6ns^&+0%vDbY*74!ErLc)_)QHIs*C4r2oP?=+h>*9OrN6pM2phv7_30?-=B=>NS+z9p4XPH^k@t zR(!JjO~|7le;9Ja=K?D}S&rDP2ETYm7RM*n-zDL9Y}0k+&;Jqk6=S~ocf3EBz-YOw z`bfnm-i;-znM7#F{$hcbWsa<*<-XpQM_rt?6#TN6!W)VxQt1??RH*XlKu^qd4FEvLmmC z8a?N3$4r!Y6!Kh(b4wlqIbz{i%z3vQ^N}}&9C7|^nviR-p3*=c$KM=>U%-Bt5Zk8& z^9=4e&hh*qS)B>_$Y4KG>~ov~Lv>prwteWvDe*+H8x060#Yne<{CeCUBsZTj^}{)T zvQKuZ+Y7Pv6N+O?4op-&%8}KN2(hK!Q$B1``MCE;ZhRZ^DEIy&w%<;dABKG}Z+ZHN zr+)3V9N*OuLTp;(k%wzJzSq7bM6LCH2reIeIlUj^*+(F6BE)Jus}?S!IOlO-O)dQr zvUL=E{3cRpXT7X;206FE)-OT+4&-QO4_NJt<YHstR^j&a~T-OhB`JPvFE*DLB_ z{}$IjtQ)7>8QRn3h>yx+ZaZUnysFVDx87My!&)FG9 z?Z}cR>2~yQAun6Pac{Y$oPZl2Y#+SPIDmE_yMo{1|7!k^h(;I@MI&(c1Nz8+pTyi1^Hw$g>^tzTsR(v# zrXJvyp1vAilVrz+UxYA&Nd^KcyIbU}Jsk*A;dOKlbQ9uJs>-{!+;M zvHk|5zgWxhU0oNy{8jydj~snDwbN?gsQx>i zvw>#~1eL!L@^^(?{{!MY0QqbBJp=VR&YslxRzM&9!2G|t_W`qifH@r8Y#arB9IiEx zKdYVxx^W!j7y8I?%+LM>k1MW(yqAYx@W%Lov-%%+&O~3}m#g*~|NULd@m&r7&;6%I z{tw7^K~{m!$B^SpN0HVA30)@o=01a zI9u@-ANhsKKJ3UoXc>>b6CD49iR{CUTyYKLuLj3IVIup8eYxU#A2~3QeZ;<8ag&ey zFFO7a=PNouJ}5Z;sZFr`KSADEh^$19ePCkymqOmnM-EJEA9hy!)kl7lvJX3QMJ%4v z@K29@U}F2%K#nnW&L)q2U}F2%LmuxV2PU=;J1Y__`4OyR|IjWxv$xt}2gL)a8+X9U z{Q@|VE0UmhhX)t1GOo^$4;5ner@$p^!km7AurjW0kYlWEAO}{)1v@KJeB?C#V}1rs zR(+ zdi+P-<%%pJGGAupuqa0?6<5*r)LyV|+E? z%MoJc>lk-sO_s5rsh+dE5#KBFSl%K?jyVnUhjH&3oc@`)fbqNfs1xJIxEHz3M~*r% ze&CGU=p$dK@L}#IFGIgIGu4AHN8wvBTgY2+9uD$ge0jS5sOM#kAaCZWKRBW1ByU`V z=g{6GMB2RIdB=)k$TJ`>hWsHRCa=-Yfvs2l=8AIM^EeX6i0#48ULghzM*XoF{;Jje z+neSF`89b@){*yQ3Lq~$g@3i=+OP&(3LCdAa|ah-iK zABe+f`0C=4;NzDShm}5#edLPckl*UjKO*Ebj6KfQ{AZ8;QRqL2^5MT|tSL07<4)GsufPD!_s4GTj`O`Q2wZli?vG`881{+4Veg;u90K&gE5k+U0vrN6 z{#n_U<+2Vu=&kfRq3$1L{dP*f3HW&u#|Nug@*$wBkABA~pUSFfCrUco<%es07y~zF z;$173i;_$9Iy#ph0sVN?59>@%?Ls<16esI-YL-W8Ip)o%t6Ui+if^~;k2-!yi6D&EU(?$M9 zTR+v3Q+kHTUtr7AEjgt#1s>(0t|MpuW>|7c&ldUPY=C8u<`$U9)mi!C{&t3@8)|LNc_x8#(r5qY_`ezhg1bgjsnY0GOYIi>4FUQqpN zb$q>sXIt(Oaz>oU>#whKX8&z~&Iuh~wMcIfi-+6g*I9B(Zx=cLvE^GVIi+`soHe$5 zyCtXeE|HUE%XeCGO79Ul>9%~AC8zXWk&|r8Q740+()&bC4_m(1l2dxW$ad~;;`;Bi zOHS#dV$qYf{D>u|^f9rh$d(_qB&!1~QuE@=E**&gXs zUYaxg3&vA}57^|YHe!KuT>_P_sH97 zIqB2B-D&AgT^GXk+i5xJ)4q`&In^l+V^5y0f3=wZifDATGrw3B&T>AF{nSpRYj|nT zt$zf|dHh{PWyOm5cK-`|Zv6;LyqKSBjjzBPJ}S(bA=bZ-$l=KH7JoN1n-Y zg>M48YHp22@{M4{q`H#w~6OVpv*RNK~2_IqENlTj+z71MV_-Nl<9(f(h z6~1cr-=nzX=xWnHY+<>=M_3N>(x{7XJIj^-$krk8=z6>T@6>X#Pqy}nM;F`pcd?xN z2kr~%#iMBEZuxr{lZYCM&%j#N-9lY=$^GjAmaFUR^j@fY8C-+Z;^{AL*&p%NgS5D~=F=v-uzoRUd zn{gbBP1ZCObGF#^JH~QVKh&kB887|1_>Qw&)em*4X({F`vFmq2>2v++k!~gC%&_Z+ z2lkYl+7H#GyO@o`F;~AO%T;`yLOM#!#%Tao-b(8uzPYUS zV)k^qe0}`i1HOA|gpgxy6SHUA^+(-m5PMDALY@Noy<*n;*711_@>!1c0jv$km`}v4 zf7tSNEa&*BX@hjQn6=Kf-`v5ak2$nOy%w+;EfxGpO z)a8Re#D=UHDrSwb`Ge01KgCB4aWz8B>TB~CrR?^={PL+R)PIYZ)m2>V#s{#~pg@X$ z)J@hTiOkP!{BbOon|5+JvL;<*?z8d7vs~dPtTT8C-Nm24a#cQ+l_D~qv&&D?a;hKI zB~xTBv+FmM<*I&BNY56TnRfl)bAzACnjkXm<1g6bt;b`i{{|t)ULZ2ZSo3S>%9<=) zf5b;ks+egX-=jQNPU(eWW{HhImF2{btchn+GZ)+Zq_bS{11?gkc!}QSX9ml;{lmAi z=e=TPKfC^@EbyuNqpq>T#LSL%{b#dH(W4dWw-@yrE@ob7t$&a%Hd%Lwzv=v zQmF`W^$R#(>E}VeS|lyC`7LI-tgGg4`j>=Pow@quoUinYp|ook)B5W8 zh< zUAx=%_i(<_-v#~sqH8DHzVf@QYi0Did~ECQv-A;vH3vl(d;COswAt&cU4r88fTh15 z`t_nqQ2ZTK`kQ~?Z~E6I&aS_TYlZ(H^pA)x_WA|NqfKtcH3NF!E*4 zbPgK7j<8&Ae$`PIo$(4Cm;a-d{t+QpW2nru`8$R(Pr!b)tB=!MZu}ir`Ax9j(^w;( zhWIHLP2KWOu-rMmq#vC=5RF{29Em3~v`w-TLlZ2QewZqNTZ-DL5))2LRR52C4!rDlqyt|3d^^{*yRg*(Y0L#Lf2n8hB`vn;zwF z`gij*TYm)S%S|&}c}EfImY>4;s{ElSKULg(z0J=Ut?%~FH+^ok@6{^ql|JSQt7nLt zKCtyuwZ8H*{kW;rwx7;&rH}D-^+IuzJ-(ql+T^Cz{7wIE%EBqJGxcixT%8G>EXYG# zIZT@VW3_JAopDv{(^#X<$P~9+Y>i*grA==9k-zERbx}5d^EhAO!(3!_fw-=#UB87a zmm3fBH~qWzh^?Qa8x&tEF672NuKr(b{bEbM0QxoJ+6Wt8 zIm_k7r;PqJhi(08OTQfY8^kpq+4?nFU+qUfu32d7*RovUuYvv+agDwHit=ca8*}-a z{#_Gg`@fF!l|JU5t9OcPg81FSa=B6a5x?4gZQI{&>2HDl9?{l$4h$VXqdeN=#!385 z|JqjB_IGiV2Z^a=ZSDcezouGu9tqjqj`XTKapSUoYC)=bum>ZE|Bz{-%Fz zaVe7ApPt@aT!lkD z!w+<6lN;RryUk}-{nv!BT-EP5Y_$|^4qEttSLtW*H~nk#xUH{vl^Zf#c^6yWob$PS zlqJ`+5p8a=%WuhYxgo{qU-pTu-^$W&3H`R>vUhF$Hd_B?SN}0vKg`l^1O4{mve~wN zTdnWL$7R>s`t2kD^?)gSc?i5q8?hj$2) zf7PzTp!l%v-NRxA^iLW%AU+w7iR%@goRBvCddBxpN1lnt+a)KlK+&!E3ziT54SCFO z$cO!gy#N1}M-#rY*k}1!?6dqV_F3N0{*iXc$ua%#ho_(<5AHQE5wBQJP8`$|SD-R~ zU;D}XMfdH0J>(+v5{xHh**VKqW^kI*@TFa}2ystCl&il2{UZ`DF$Ff7^l9TxTBpM!m2JS1`Sv7*cUmqM9 z{ZPf{mw);8cZK_2MIJV}vK98-%4u=tAmXt8EYE`(JtdrO>isqS%$Z*^TPUjdBJsg} z2PO@Qjt>MbZgpj7~^S zOp5K>KPfpb5coqf-A{~s?Xf_hDcl%CnSsD1NXGSwxicA$-02(B3tzqa_V1O*TFPFZ zUj2Iw>>CpZTujclJ&&?UeZat85QHbkK{=sU|JdmMNvK1Rz?1>YefkfINlp%k(B$O4 zF);vv9|8PG9MC(dcLGTO80ce?;|3%q^@>GK2Z#qlro^y07=2q>Msnf<(~~BSo*a`l zb=<`9fq+a-9-TUJ>Ub*f0;JPZ@0(7aK)~(aEVLSw<5yhIj{BbJ9<3M9H%Ijra^92p z?8aw<5X){5JY(lLKSE4|d)S~jhn<7!x_ByQEy`H`2x15GfO&7?vsQ@wJ??e#v=7~b z$M*>|!@VxsaX(h2a~})h>>EEjXm5bbc6KSeYX`v&7SY%I7dBqS{i(OZPKw}>9PNth zgnRka{UDLR^%?Bonc-A()$jS(QM4#KIL_nxjDVdL&~F4g2Vf^oh^41=ISYYzX*=!! zI`}X{y>5ptgRT#o9X8^^(6Ijx8)5R6gt}Xr=ynL7=y(s~BgArTKYVaU+Psf|Z!qpl zdIk4?Is4(h4%CA-xpp)@S7X1!*l#rUyIt?6$5AUzOjMKNnJgiPAQGa!ME~_KeDA;- zA_nlN_kyn*rG0;ojq4lb*5ip{)C2SAdEcQPnL;diMqe+@&%3ei8zY{ukZkHd8G6ys zLkvEH>#Ub_7cB`d-`C=Ie*x)ZKIG^>Q49SzAs+*m&tR=J_Y-{|rJvnPEWJADVct3q z{qHl`&|7mBJIIm=s!~ly(YF^_@E%YH(b3f1<;!Uz00A8NqNp# z%`e$I-N`7jz0H;$`Ev&JFsXY6*XQS4?_U27OmxpE-}m!eEZQRGs;k@R{)BK>TjgMU zT>Bu(2}e0w@V@tdT5)l@QwIk)+s}9P*7tWodU9|*m7p;rjKKS2*CSx9ikvHzAD&!|1D{a%QbScJnFoe+xW z@aAk^t{;XmH4pMbCD_Wt>rI4SHT1rO9uBUzUW1Dm zu*kssIrcx(_VK;`BG|`!ksSN2q2uuQM0b>fw({81D5t#;qrcSe!&CM<8~aYV-=o}J z&_BZWzKWGN_%!8~xaF<|$7}zKayOye&M0?`E|=z~pE<`ddV-W36CK~TXL915y@oi) z6sjF|a?Er6TO;-y+_jC-z6HvE5#{$10xzk!B&hzUAVm8{dz4SSiu(VV?!Q$0x1Qye zv-Sa$(+uTcUa~bF<&4wiaQt-(wh!Ko{VSpOC+NX)~#BYY~67ZBX79C=c`ck>e~s{A#*G#RKL@4vr@VK<`@U{R?{Igh<(@^|ZgJ59IcC z3_KuqgLt^XEoUu!SBvXCAA`@fPC+?cZ2Q6Opf$!CV;}uoZ5JUi#LBHRg-FiUdi&w$ z58AckLyM#b(#NWK(GA!0H|O$kH2rkuNv$t%%U!z;<^C1rqWx@r6y=86cp`%Qa_Kjg z-m}n4g5IUjTOhQ#wREBjk%K! zS?F+Fj}yUux%8l0e(l{TAHJD?Bg!uUj%3|WYhIkl*VJfUoLohX!^@>s|GO4(TAPA$ z!THwJLX7y>9yfyhbm<}&&)N^6hdy>b>b&&{A%?%Nj~9p+jOmU)*IkYMCSyNvzqK0W z54ZNqwD#+a{m{neqmEmjM0tbse%^kA%Ae%wt^F2yv!RE+Z|hDWhP|cr9A092CcEJh z=J0}C6D}rRTKwBBcU>QpI~V1SM7duHF(fJokJXRDzi#_Pxp<;y@}U0cfco@LP8yhC zwa*slI~`uu{(|yzQGP1QKPJTBow|I~uf?{=Thv7RsPgR@|Pp`*Yy< z!o-=zk(hL+0>UxI{TY>S%};AXQ9hp0GXF6lx8b;P(1T9g;$E?5EF5dF-+JsZ{6}>8 zwBK?I$2RP@6Z>JD-G=+t688o1VFH%dEk3vTFgRj?#Tgd3|GU^82hhH1|Az80huC&C z%D>a%1M%+ouXZo?dma1Xv+V}FxBCr!JjLJ9j_hnI%c)89{NdBk4K>QXXtf<-XqX!rS%BU z$A%ZRAe78#V&d;i9584g7PU-k*LW~?IOVSU9OYh)a$`|$ju8Edg7}FH!gHsqSBvv6 z>#m0$^0qC5UQ4Za7CZw6^-t;@AKj+`9@NR;f$!IaqujwL7ss3NMRxoKAGgtSpd7tg z9J8!L8(Dz0kZl-$;{P9eZvtjTam9Vt7+e|dPMuo1y1M?=gIp#a+QA;O7ipg!=P)MhBvpxnlT{mD3i zc+Z-6rNm?0F$_Ogya;_4+kQE7yi#>sDmU$Ftb@W|^z9-Q4GWsqy_Q>vkGWx+pfA{w7J9kUk{j@$wZK8a9y*sCU z+n#MZb#K$QXUB7_11p|uQasac1`oCyMqjb`P3PFu@F1;sUy#3T4U&#X+yC^wfOHg( zWVVMS6#IbcH}h#zKSVz^A4Wg3_+9kJ`4zi#GC1fnrrl4xwZ!|FJ*2jnasIXjNdfH= z2klq}j#jDussBO$pV0qT^fS(G-#6$N94Dsnru~I@l+7@3FXn!?-8%+HhQDH;o!H}? zY*!}mr%cV=z-r8uf=Ht`CGS4=$G|NO&vw>!R%6aUDz$BzEmrE^Dhk)&Y6KdNx= zo!H|f^sh#LUGyJ|{`me*;*o9=Z$0sl8(yDy&3T7BzMu1cYWxGac}A`^a<3uR47t|G z#rJJeZ{7_1p!kP+nU&|P_UHBJ*(SrEs!UAvPCp*KZ=<&@de371c8)2ZZ4ENo{VMof zl8^4l;akJcM6Nq>^@5z>d3)D*V&B&KDe>PRe*M!=2fpu1<60?|Kdt%Nm+Jlcwg$-! zv(}@{KD{*iZM*gANORt%d(SRieQMh!oefDkp^eeHFR5fUb^z1zrM}1cosR!b!`Fw? z=H*}I+^Gx9I5%q^v&z{&*9)14Ib`;e>>mw(;4*&f3B6vP5UEq^zXwTM~-pBZyN=D00|)IBiz` zGsx8oa=XTLPMc1B+V<++y}dWA#YKMn{f7E>{KUO~x9%PF!F7nbqhGTph8+)21=l4m z>hq9`N|{HkzctJw)4uHeYKnh4}|#=)0UwB3iPi;KlAtX_cAyJr#PnfC*A4EOP8&=0&sS=l8xbm77+M+^xvHha77}PJBDa?Yf*gb#2qGPxtovW6=BhzW1T2 z{sr7iP6y|3>EFuGe@%G4SByQ%>(r@p(^dTkHf+#m;Bj?s{@t}VU3Of}+BGk~>auJ5 z)jay>nteJCxaPQ;ty-BY@z65+ISmUj^bSGoS2az4+6K}eN&1XC^IveT?l(V{K22H* zK$6=5k(Td=;Lo*R8|7D-J~D1+7SLx+f6PTAb|?J}q+T!mw`iPbY6GXwd*yj7dq`%?7gl~U)w5s~;q%c$8=B8J<^&e`X+DA; zo)zmn@f7Y?*`v=r`JZ&2xH4^0jE7r+XgXy&f;MQ$Z_sl>mYx+vz~0PbM$gtq&ll-D zZslRAo&{y-S&bgXT1yzu9KR&!iTjrw+S@kW+ji*KlRl;w>jPpp(DthGpj7X4+OFx( zqqhlq4?u7GY`r@u?%26or}mv`aab^ssrR~6?*hgf)2Uk{7(*^O+_~dk`5AhDm+GB< zGAd^>UGO5|5qhph5A!ES)ed&CIAmQ}SobA3Dq+XOPdgxw zFN~nATXG(YBIjk=m1iuvenEcOlhZvZ`-R3h7$3%Z7SJa=dkA`NL(e7XVR5dlH?rTT z?3*}c2=Tr|4;%-H9@^Ge&-4ojr>sZZjh?HWtGPZ)PaVpKdc(7i=-IE)a~jVkF|?g52tpSlgdxO7J15O#GjDA9d?5Ejr`}KeA`_$AYP59 z@=vAm3pOJETja+fe=qW~&m>32{*`7ipURI(<)`0)e0$_+o0i-!>(@`hP$qIBy|Oq?~f|cHzxAf?b%+)&qbbg zuDa}ZC-J1e{`ThUul?P?tFFB)$eDWj?C+7IpC3Vgyo7m+>c<4RU8PGpNxInU*?!2c zK%Rd5pofh7mvOo^FTKA1fPo3_jz)eu@|4|(wa70({3Pjxc-;-piS6(7g>hd}xy$bZo#b2Olg{QvNLCDVSgjwQ`M_I?(B zi;sPKgzC^W;JBs}Ojr^~tt++n;U7Y`2 zr|+}Lqc49_TUV1d6e!2n6hyiG=O~l@Qqmt!`X7=0Mx6e!kUq~Q?4f>`Io^+MSe5D- zDDA_HR3a)j^D|rP)a#|AAo1rkj+{{sd98`{i6F45Y9Pkc-E8#Rg=ecMMX$ij|@65=1HS+F~ynkok0nGsNOZ-XfMZYKg32Sj= zFJAX#t*{Pbi~4}}G15<9*J#G^gdZB(k-$U4I`AmCM-5&7^_H&Y8#lskG#%_Eng9qNq3s@i5tbh+~;As`y?ng{wzXHZa<%hV6m+j@EsA?jf zeX@J$LU@msJJy&GFskO4JaO&+YdZ)xyIG;7pr#IoAySl4z4)^ax^fwJp;U4ybL|rs`xZC|s#>Vf{ zCSBLmRjks@Rp|6jSFt(%{xEw(|8*1gp}(5}f8Sr4xjm2l%tf0YOXRgY&U`Wb|6iU} zX!RDloBfwkCVEmH)B*8N{4kn9|B~1{_D_6P{8P$p2J;t5xb@G=RdMu8b(4V0RUYRj z5wtw0D>KAL`=<4UI-vf6A4D^rAiY*u{(;X({iW_kGpMNJA(0cMF^`ni-&-}A=$U== zH+<#7((p^*@I6sAuUxdgiSXZ7;Sn01k(y$CzY> ze1@n$Mr@20jXcXmqZp^$zmHyzW>)6it@mQ7U+*{Z2Yf)wn{t>@V)7gN!?;jBR}=m! z;g5y#iTy$BF;#I!;oYVHI+y)#NiwAN7>=xbo-+1-B9u2{&>3&QPf?HZW~UL`AJ16m z)0@0CQ70$S%xXWoKW^5zL4!L)Sz;f2PW^$lVg_w{f+w~QKBD%+PBZ8Sl5o=>&sZlK zd6(^5{f)n(8Snk<{&WdGtROtJY(FwIX|DFrRbUTl6JYxjklc|M%X} z^hM{m=*-t##q0Kd--YsF+%dBS=?%!NPrP>+%?$njcIC8Zw zGqIC?r2h~36Ccp><~|tC75C^tTHeYd!o8OIfZB)t7cPu6Jk)Q+Q%e(#CR48Ik;5Oh zXV&kT^u78aYJ!I{P##hY|&HVId*YD;H8a2_W;ga9r|%=&+t1>;JK)Lx5j@*TAROBMjRA|;2)zlOTZ4b$ zM-wTVM=r|pFMO^YeM`d+}>$0Bm2>h8N1CKAKXfk@!BNv{` z`-7S5Nmpz{zmb&JEdT!EGAYMm=gwP_yx%BuGttatKAhiZ=JSO24B@uC$`wU48C#}D zEe0pZrf}H)=56H@gelIDH zEg?PpVdj^l7iHxi3^LydmS`5Kw21i%;`|Gqt%@U>JXC+fSFZeL^ex%3d^`g-B2eTqgB8vA42?<8C?hF0bivM}OsDAw>4Vp;@7UPjT3m$%>S#=m= z&CaxsU=;tD`7%644=@+-W$+Kv-_BxEnImHF6MICnnuY%BXW?y>i5DMLy!(OoOz;fK z!b={czR#RR`!tbo#(e@RuJ1a()I?!MlYPITe{%YB+8*kB&8+iDleTtNJ@gG>F64d} z-B+LC5%cpSpVfIB8LQd7J%a9E{wFCv+BCI?)ZZ@5OWc}e4{W62(*9k`W>@P&c<^tv zNAF;dD=p3({{6kaZ?BQ0eyc5-@!Q?oqaS_MsP+0kTGo$wBHFmW4RsZFZ)x@ZI_HT! zuz}{c3pgm>#_h7~fekeLTEg#iu2De_d)%fNqse_O)*SXo{X_f9Sz-(Ek%6XufkD%| z0e_rCdX2Kut3dqWA-xN;(lfgZ$C1dRz8e35B z10LIcObO|AviT=|>CbOJ8Z>F#G^4$H!oTkur?l_M;kn2bKi@lR4tROKy^MKIo~65e zt7VS2;EnP8o9Kaq)9tf1#&y=JI9dPvVr$19?WsF*Z2zL- zJ=ODI8wr!fTEE_69(){P%ZxqqJ^#$Ib>RD!wJR;dbB!2(ndhHbM)^NUzqNO*5N`3& zA9F;LGwP+_dqV@{OZ_e3ov+9L=$`6FB=Go8bm=oo`MhZGt>>A?R_wQ#eHYNPcO*|i zO!!8^kz2N%a9ZZdrw034d~yHZ2>Ue>X*mSnr~Z_0#kZ9m4|ZX{*?9CUY$$uVCjPjE z^#2Y|@oz{UWR)Jt!bh1){lQnGi5=k2sg4!`Jvl0rg>}-Qd}m`b;pZtl7W~!V=b^8Y$VvZ(|IMb)=7=WOO7;lmui!%< z9Kn7)y6wt-$0LFb*=sn#HyfJ?|4-owq+cEWpN}*APqYiKkM5sSGL-XCu2A<+GUYqF zwt|Rw_t_kRuTJtm(|!$d+mAM0Y&g3n_=Ye~#JagFCNaN$Df6MM>3O6w&zAnhJdZxP zO;rCXCvo}B4tWxOqry|MQB7BPYv4DM_7~d-uaNQ^6?fu%pj+}U*}vG@hd!GlVz0&M z=~rX8VxLa&pTz%nS$^Du%$722r}nAPr=zRTccQD%<4#xU$Vz-JVZ1>5(vo#SmouJv zU}d8I7e7ht(;7UC6AHggl34O*=lPq|K7BP@_s3s80gi)?N@1O8pZ+QvO~xZUl=9i)`v=NPk2Y<|!!49=BbR@-?7wcy zkN%h=3VU_xA7B55hI7)B^$$t=+Q{Q;o!P!h+do^%@OFa_+rjIk`wtg$?>YN5w;1Z$ z6yNX=KAGPde8xLoCt-g~i*Jm=h$hiaKV2_|B=#E{|MB>K=-4g3p#9TcS^X1j|7@}0 zLk1uHyyBDe<-Ei#zEjdS{rznJR5Y6O?^wJ3Mzdf2`Tc#vCQa&Ve?LT@rpP{QGV3Y( z*~#5ww2U@!*(rQzCkmhDS>4qc7=E!oiNB0jd+2`9#WOhn%<;OR-!EPLy-35gy`-$7 z*>AZ;pN0L(G~ACRT$|e9U4*}Na=bPPUsfp3*%Og@(c5p*rxw1H=gY|j^|$YJeY9TN z{>7gCQg0J~B>IOubH{G7cW#1T%6O~yx7qmC+{SLfOV;0B3*l1UC44@13v@qqi;w=7 zBbwxY^^dO)?}u|qpZY+59zPHOU+QecQheW`|5ZMl3_kjI#V6@=J_kzp!>#>3)^N4| zY-~OECbyu9*x%y&R$)Yw7@MSrwNAj7)K?h~krs-?X0q3DVz1Ai&cV&zy>?Bbr2BpGvw!%5zTI;Q8{@ca1c1E_=;63T)U+ zxbk9r*e6L}&#Sq)@&1c~4?JnOoY!)5elYEa_}d&z!x2qdufO3-@YPH%D86mHqZ+Q{ z#McB7Y$$tGC-|!IKiFrEoY!%4;{Ep&AN4m0m-A+ht_Nt;@4o0NHtg>zURl9ae0(p~Nwnirkxw1B=bxYC zGl$PBahku}Z&F_L?}>fn{6;rt4{M+PCS1<%cC!~``xE^yM>J`M#V7W;Gr8dFqrRJ| z*K+xjv|U<;H=FXKe^2nq`6F)jpCx_MU(Ok+Dx-Ms`;cffXZp|XFB{ZvTwfPtCHA`8 z;F0sOZgvlAuSZO{oR4?2kFnunO}L!TaI^D_J=xbkn)6J^&-joN{SkXkO)jWCx5|6K z{!%V`&Y?Y@^FE)6#-8K(AJ+#tpW|k2w)p6SlW;jNcC*%G<6Ej}Mw1>%;BX@N(hBSG z$@>^SPELF;BQl-O0)uZ3|6_b|{;Fe2f%4ws$Cu#Iqc!*UMbl{iXSi7tg#RMcSGC{s z8YP-E%E$HJg73xTf^Xk=y(e7BiBD`NHY_vvR?$bE==&$IL^QrEe>C{;;UrxA`9t?? zyKMWtqlre7h9+=05q$3@7kquueQop__;whNsO`jt8x6iUO!}P9`KO!yjifK@a=*In zhMW5Q?#AnGZh8_!`ky)K377Np++?lCp?(nG%aecd9?iW-ww&}lahiUw5I&h-iTk^(@bf~r$V=Sc%T{-u zhfU=#3gIFzaj(k?|DA?Mg}h_Q5zT$eO|Bkz*i`;94OgC?;z^uu(yi>${9mQvI?e`L zH1`i~vhDXtFU_A|xyw!3Z0>8oE8+gW;WOp|*dndO+_!Nbk=j>u-RmYjW9|C~#qETr zarq^Tt2($zvjb0?;=co(75sgbrggt;foAM`R|psT{DIGitnhnHIOlU8c2E7$ra!{y zN7vlZvc;Lvf4`9@?%cm*g+FZMi92_iY-Q$o5EcJuBTwA9le5DAqT%Ad(cJcY7P+Tt zSpR)o!_|M)SC{ImbZPlLY4oFO?o9X8-Zp>OC9xk^<`&5-bOzrvBTwA9B_aGno^$ZT zm38?Q530h%6Jvn;S*Ps#OS8{GTn}cd9-oiLwM?J<%I0H{hWmVg`Kh}43SOFzr3NRM z=9bGVSf(84e>ES1k+kNPW`*N)NjT?opLb8rwRR{q`sM!iWqGyA=r1?&#GU(ER`~Nq zp15=0mshGxJ*EFm(kJfRce2818wr{-wThklJUH z(T}dVAG;@;+5Ei|!lfMn%iOPJiN3-2zL6*H-0!l&Kh|)M?=4?`M_PPRw_|*QrJ64B zPw{;j^h^4ZR&_U#>5w%1>kuyGCu!~FCTQTKA^iU=7XFWo}}DX*a~y^J<2EOLSFsPm~*bk$w`c=e67ui)?sh4UY=X4GFPi zdV1hLlX^Xmdw%r$@{+vQ(1b#FJo>Bg_N`D^C$C;X1Z z;G4vf=Q)AjQ1izfW$6|gaO}|qJ$Db*?Xx^=E+%}uPZW^xr9%UEJyWNeWTBZ7XYPi=gx~_EN zR$2S^4*7qP{DXB;O*ig2oBs=u8N%}qY*P%@NwwTx>X`ZUd3{5;%)bw$Jth1Q8{SXD zefrdqdDptJ-`Vu9G~seS)Qx@LhF`1UQQ@8*C*Nb=vi7|}!@YgQmSc5EZ<>EFf#3Uw z*lMC1yU^P2RxhvqA-0<2#*VZ0yFJ*4acMF5Cbe^8hX;N~EuSICK)5OVj^r(xH{Lzk zQ1GYyR`k*q7nL33_1Nn#@6L5THU!G%C0+T_3^G0U+3k%aP$ghi0?nKm+~$y zdqD%DdHL?q!>oNC(Qt1cvBff7f}7fBtcH91qHC&qw34+y_vD&C@jtOuu^aQAwckVy z_x^V~=d0Y9wbp)=VuN^8=5t%>3xYe)$^i?Sn0zZlp_AQ~NB_aPL3l^{Hm= zktb~ai@m)14|#p6oqOaSoBvfIf7Qt!_$Cc;kKAbHm&uzPQPB$hm9O(pa-RQA^S55F z`}|8@-f-ttYYtM|8o7fo^bcdfkqyU2g< zdVg-^Kj9kBg3a@u-eg62c~t&$uUB{_i&;A{X{tN_9_M)_HT+*19u=iiqNniO65f{J zH{WQuPoK2r|HhqipH2V!An)(zt4PR@`t(>c0K@oazsUy^;f=HG_mpr z>2)u^Kk`Sr7BO#-*bjYj*yp~@i;Vr|`!$4K{!rqd;F>SA_>T_q@9VF8HRrY<&Hu4_ z-OC@1d_&jV&bOdXj;Qcu{gtm~_Zk10@5c*X{siPtan0_s={HolsIVxNKiT4Ms@J`I zL*&nL&1zfuQ@GZa^q)@UDU!th=AY`X@A-v`RuB&k%2U1yypn3awi+Ja56hn>!<^@p z)bKMj+@~*T^>9t@wCSG}Y4?zAN*SL7o}Xw=rG z|Dcf{iTu;9QAYXwnQM>fbMr+02AR(cdh=}LB3xq zKi<~w`9_|#Me~=tll3{x7T^A(PmX9=cm0*GlVjdtO}{{|`}7wh|B5@AE%B3a0s7>S zwF&WYa!sZw;{Ij+N@Ug%UMmiEC({(C?Z+B_U3eu|5O4AjS8tu^zmSz9T6Un1$9J7A z)_&eEJig_mwb|8q-Qs&i<)UR3Qu&y7QSRSDq zgS;PK$e&~1w({QZz5Hh6KX=EzYUMu&@?pJ%$PcyhpJ=$3=e~OWH}2R$R{rxKKSzJ% z>)1M0{$G0C%YROpS8&Jbd^}^7t{tPUw>(Du^Gjz@PcK83!z=Zse;WU(X$5@4wLJ<4<0tVmWaWqoPSRibI(oacPhGw4^H+nk zTDqgZw)v~4;ZcFdsq#~-ydQr>1ywYjhF@vz*G#W_{q@k_&K=#y>i7AImTpbu?Kp5j zYa`zh`QGkmI}Svj9MRIWo*ngrwO@8Hh;Y}JX$(2NVBjZ=4TZDUvOav|5Flv*lSjQ zU%l@2_a^?e?y%>q{(eDzi2lmgVRu@2@0VV_AMyj;VK-U%YgH~<+CP;)#>(HI*S$RV z-wSScht;t11A~09BmZi|{K%TWTaElcnz)zl@t1~EAEe$)@Z*@>+qLKaHYyg?MfoLpp2zQV=X9A^ckQx| zpKAWp==C2D_H}V~b-0;+eGT>~T;>`aLoR@+VyWCa{obAJV@RFYf zX}pElW8tmD!*+uiGu*U3yq_<2flqm7wL-nD%axRi-_06#G}oN%X0}fUPwDRA}BM(O7bW0vV{t4t6Qw_e)xf{O@ zcGTyrS^SUOpC@u-k$VO?=2QlcL2jwxQMBvAD7X3(jU06h{zm0e9Q-hHcN)2jeWsE7 zQ!2NF^MwnL!?uH&^SH6Sqqg{YZZJg)FQ9;y($9c#$swkmNc#7rdP=|of1`3K4xWOZ zieVpW$#2&F()D?c9Oril51Zg?RPMyVPdWGdmqYn)(KykEvr2kjm z%|h?e8l=y&F0~Ko%RV1*`iromsHgbBAv{=!^(>r+p1O<`9eV1cCxd4%p`#-I)XS8QBxBqE4Bo~# zeI}2k9xkLlEIONgRF0<}vf@M9ec^G8(_hq*@W!NHne@+a?vhc4=i-Nic0=ud$Ze_I zLTm@`qjE3~Jq@|aK`u_8eoNA)4TzSI|KZQa>64F?M)Q zoQp&Ip{Kr0KcV%|au6QH*ba*aB6l}(J&~i|yLb7sLz$bncupEm z_#0z=3;#nr#sR{eIP@lX6YsS+XoLA0*yA zLBGViFV(l`5aLZF9&O-I`uPj)2>P_0%B&{`-KR`M*N`yUd2iAtNN@fMv)JpU{~6X|tmY(ID+ z|7PNyPrUchHx7O8!2|e}DW9xc3|kMU5q1*Se{;Sm1H7{}th;m68DZjOuI8joDFFdh~^`H8%l!dDsVTQmrL zw0y!v`4-R0x-PZj>&)?%@K?riiw{R`Kjc<`e-d)L@5~+vU*(RxnYOpEd~eUqQyre_cC&GklQodpNc(xDsQIkm$=t}2UEEyR~5hyI6UZ+ z_GFvo!vu$^Z;M+a*9f_H!LbRsO1s37n>Uj>8{2o$Z1kOiKI+0MCh|Lt%D|Cyd}0sb zuT1194|p(@i*nWH&YjiE@L}$m#>;O=JQ*i^jQ+n9@2xl<`84fK%xkv;U!}K4#yCLu zFk>8x&q2TR@86^UYxWm=HPpwX9nqF7Zb}k9+a5XiY=svy*1L#uhF?>;C|6U{&pg|< zBMtsv)lnyCK)vl-Ex1?1~pN!E-Kpxu+A3 z%hhMWyZEB@W6S>qAE5E$d~Cx82FfwH`a<{%?~B_P{QZO!_u@T>N1YX}%him6&Nw@+ zcj&{nV;qYqpT&$jgxhlU73hmhIc3cU2!CZFR|mNQ#Nd7#rhXBR)s%PIV@LCWADS^IsJwH=O^%l z-fr~Lhr+L^T$HP6$J^~`?2^?FRlUZ@Z9)ckm%?Kh!HqkUXVn=2fXtI>Jdh;Y9nIMVyFn4vE>Z)Pi_?*jDU zH^N1^`W^H|=DsU~4-*_GrgHfXxql<~G;$xYcizaKfFp}1vg#43zQxy}kG4~|C|Car zeU%K3EZ+O7RZ_Y9eYtnu9k~UJ2X|*rq5FRvM>cO}6~;M;%81a!i&U=-jCf{sbIZ_7J|xSl{A@(RUd7xK?@;`l=cn8Re4G|90fV zly=thAm0<(omy_e1b8 zdRD_7j08_-%Hk#S5o2Oi4$NQQ6PnEW*+~U`f>yO;w$W39<>zhGN z?DF66fBN?D$9XNqE?NChl?ExE{2}1E2|V=Ar8B^DVd&?|ko#ZxCu^np7vneZVJZh@ z>3kO1zHR&IEPviFm7C5S1$>ywL0QTg+2$99al@{0?Sg-ja;8s@%X#sC&`&=&o&KSe z0bjE>GsZI+el2{Cv0Q#d zIsAF=8&m!HhoXNa`e{c?x56vfI?TsX5BKI;f_E|TW)kmK7p=)7-XaqZ9dW!8?$h9p zRIbG}%p9K}^LHHnJ;qFb-n(ilmtPmTGUOgZ|K7;Od}g~Yr(N<-3jbn)i?$KoN99ml zb1-~>9|l~-*zs55pA`PaIQ@M3aCje;dvVQiq#yI8?KFK_w4cjA`DB`Y$tu$Sg!Cz& zHO)zXw~&8%&K2`lX7f*uPUZ8vA^$z{w0~=OK6BgyL4J$Ii5BrpMbv>Lo#~AMpw3fTz%e4JaBk&%_8qqxLa0iPM&&_-;!!tphkEWb; zEz9r`>3p>CKF0RUzZX5Hq9;PnaOaNtTb3T~`NU5s=V)n7%4JCECzZ^&uH;4HbU+Vn z`I?8}Hyjb{C;qw<{>e&|VS-~U^5pMXaIYDM`~g}1fscxxu_i#)++^Zl%oOV>d6hWl zq33Ay@Z9oh;W*K@qX6d1Qm*+1$dx==n zIdp+pMD4#4|&M~Qc{&UFVE5hNphUbxoU25ca#y@#m zD!+uj6W&PWa9r~mJcyTt{fljTmd!uOcqz8$lDCkjeG@LnHOz+{v|D)ID)KwypEUJ* z$qM8jN4_8O@3WsV`&Vi|C-OVvpX_DQ{}}nn$X|>6XUJCy^3q>t@+Z1V9gW;~$jwA< zAacxG9grWM|L!W?mPURp@(Yls?8*Rqz{N&BH-BU_Z;O%NiadT3AN$q_<8ifHPX5YB z_!kqq|A71|(jQOy^z)TkhjPy+-@gw3q^rceUY!0?Y6ZNH!krkE9RU9#oNtmBu~v#@Kq){W)%bo4x`_xv;bOFaLY~Nyd!!@bCX;+!sd^KTYwKP}WO6 zO(mj6;r@^IXW~aD9&IhtD#@|eV)J}$Yn}Q(g@1CX=A8ayRH8;sqNP&wtL@|Hc{7iEad-E`k-MOSbrhyV+fZuAKEX`9xd%a_{-Es-+m^1nM)bB z3BCpNYvzcSo)-2y`?+|Vrg)`qlywlSM~IeQZt%o-SsNki6c!yx_|+yn?8n7A>}Y9g zMHwv^qQBwmaQ`-I_^1Am?ia6o0!w=$JC09_bX^2%A=G}@DVl=5VGAe&CLl z-cI}R-i zI3Fpa{-%5w8|1acAL?^`Jn1#bT;H`6n``+nrdm4PxqBPsC?B4ab3_ZSOp@ay7oPKz z2#QC1MapQ1!GjN|eJZ zCxhn!Zy)RsE#2hY(C34F;`FL;{TWpgzY7v{lAd|1LF>!*OES}2N(}i-H0e<{oEhX z|MLEkylW@#J4R~{jir9Q-=x0a16tmc!_sd}e$9T8OaH1kq6O4*b3_HTev$s5S@VX? zlKudn)A~YPi3;`r&k0%e1s~D!n@)H|=k6+&{-C%W^OI?Rz`PAdw1Bq298p1qU!*^1 z*1WO7iw~*4%mPn!gD3VUd`Rs}z6xra@YtW;=lX7nGFs5upv~n^S^Q`P_=|kx-LRxQ zzYX@=MA-49*Dlk3VpFx>JA^lLZg4-f-<9!xk-R4s6;um&2v3h3{+-o76;KlTsgmN6 zGE)2eo3Jx;q{sba!BHW-MrmqVpUhipx$1X86J+I6!=y(UsJ*d60nJa6zfc~Of%+GA zhzj}={+q1!M(}tX(So{Jc;qdsaCkhK^}B$+T|XxoJd}ah8#_b=H#>L76t(vw)?W*l zx8aE5cNIet(Xz_FNd0Qwq)FqXeo2{2dEl#2!BB%Iwhv___7gi53^(DXeifV>@YW1S z{ZCYI!!J_5nm1`?@OBC1bv$^cf~RhlKldg41lC9YneZ{r4VuM#K0BSn{#?+V>-_^> zd?P(__;Yssx*OTg_|WfekL}Zsm*2Qw9MhHS%wLcmGa;lGhu`RYc{gKR&YkC=E492c z@eENE(Sm(aG&%c^?D|DtQE&sF+YBCjO3U+1#(xt{dNCf#Sj!VTPMKrEL;Iulp+Dw` z!n?rwCnugP{=tH0z#=vpW$@6yOL-JvCpawKpw6K@VmxEK{R(cR|LdmV-hLL(q<|+N z@jp4rE47dEDHY_CuGr`agNHGYjK2!{g6Cc5Zu>`;|KL-?hd5>cc<$r9hRee9Ad6>_ z$20$57Elg6S>xk^a?%wWVfVy8W{@6vA9D-ojdkvZVc|W2*gi|S_hvrhFEbbmP#4cz zjsI|D_;XpnS|O>Cm` zT?n`Kc`M+-zUh$*&-qEPjEA&tiH%-0c)%e1S73<>-XXmQv+#gH!|C6ap{?hD9C$v} zWTN>SlH@qag@+Cz9EwNkme}Zh@C>1RUZZdQlm3s&K7pUC8yxHN;V7#fOZ|GkiN9b2 z%`g4+vMM~sIx#E1ExBG%aYXZ9w|K~JMC}eouKsfw^Wgfy!{YSBrjj1N(X#!VYdSB} z{(?cns}Nq3a5lA(BohA=JoLvL(fk+mH+lUB5mWDaBzCG9aMdK8rr_$GWhbyI?uLZp zW{qFSfxES;jM%Hg9?`P%=|_JN+)Z}G4OVGi3X1UWS>PHN+LtZ<{#e=^#oZL#7xLbJ z7XKgnjYP|O2iye~c8>D>zJIsw9naB7Qooj6%jZr$cx7ToY@_MXKP~G^dT?!vKoSlH z4Zo1^{=6$UHiU=vNAX;(NksGK>u>nVg(s7bP_dkk-hL*%z9GH7T)&a@_Q}En2F24K z`%y{ikH~@N_JD`y3h9vpPgei6Ot6TJ=+l$@gF*PkCh)9o*`J)N_Gu=+nDW!y7t&+B zL3)s$*&QZl{eOZO@)>H<8$x=_-;YCj)gFzTV1s7V;8M2=JP`ao?qlo;ujMs2cEl*YeYFMU~S{y zGRHOW5vt$dGg0CGgpUj5v?bK@HJ%r6TnFSCPwc&Sm~W5k)g_7 zd|F3pXf*$pIF|ehzN3>1ndO(87qPH8B9vj_p$6YU*oU$AxUuXDi|1766W)Ui{skYR z@)C|?K92nu+;8G_C&vE^8!L=xKF@IH)r}zuzNYb?*nYd@MJ(jmh1gK`7!Ktt^1}D0 z`?kFJE$1U;KXbpo7th3^!c%+_!V5TV85mpYe(4FXhuW{B#);-%;p6&m!FN`2A=7@j zc@Ya452y{>Cis+#5WYI)9W1+y@GIPeE@59?#mD`x@Y${Jk|g!SXAWLIYrl&$ESit) z*(W+2g0D~fC$?YPUGWkY-h_zQ@LYqhhowc%ickG@0GpUf{~ zy21w?bW6tnn6pa4<$RtS|1Sx*`2G^`ox$GZm&K3--(&F~U%o%W3n*=`+VIZ?AAJt# z>%P8g@8SF%H~wwe*Vgp=g;PWNrzXkCNmN+&%k=w=8a7fcU{M;k%Y_pZm)2Ws78RDe z@hh#}=1FYUUDtNeWAx2%8;)Ne_S@BRUxdsTzT68bgXM>~aWhT1v)^Y_xJp$-^V4RA z3u4z&4UjJ__aEWsE8NKbtIWg59;6BWr6GMO_j!DtcjI{FJgqm}k1IY2m-9_-obG!U z%3bljp)jJb2Wr41`20jbg6~K8`3mXZ3d{JsZ16qLf3c6GFX#Vu1YgLds(K z`EFcK@e7MDzW=9I==Wrxx|Mr&t3EL6&(mRvDvoV z!T5hsCy!^|cG~6kF($EB+F6J4+$BGsv>j@*(+$4UO!{(ujvF(^;^ST@v8SA0?#3uj zkj2+G;QJ=VCclF3lH`J~54+~aleR-`$h2bOZ|9iw<@^tB%+Z3+^czLjYckQi&y(cj zBr1CF7wI<|G-%qWUUI(}#+%q7wTqnJ;YP>%$!b0Qg9(@OyWHq_KWh!Y!-UKE!*2A$ z#t+%2JSrL)^7Vnum)Q0G{$Mr^Ycg1yjK%AoCv;!$pv3;cFmKgwi6r9H27qUx}WbSuuW7{=>F8w z+HZ*o=e+1S_pt6)8|sbXTca?ddFvB60pHr>g0DBb=E+mri49j6e1#@`&Wm1i4-XT3 zvVL%w&NeQXjg z{q6hi;hHx59TU!Z(Z}wg=WY1=CYkdzf%Jui_r;YxFO#Xu{?EK=#ea-+@+{8K7_h>@4LwX?zxPvsdqN6TBdQB4Dnm&zYy z935 zg>aFVxZShDPuK8hogb=4%a^;6Qv<)1%Acv>%15&H_nfcPEw9r2chPVipMx!0ez6;A z`+w5&_7Qx7<#IRj`oLGB`p?mDKYo9Q^LO1yL{k0dYq-}hx~_I3n^^l^9Q^N(_}_Q< z-yLq`sph^K-(z(s{wL{6S~tp8NyfgHhj6ja#eDi_gF0D`MWQK3qHZ}wBwZ$gYSV5F7gt0N(fK+S}LCP znybj3Tos$nqJNQf^Y*>t&>xeo;PCmlTg!C#y*3|@X}He^nBlA(&MPTtJ|<|mFK59t zTVAa&$)^Lwa-co z_w`70z2JtG+5D{u;et=FY>=hH1|Q?31fRs+oE83phI@R=wfu(7wfJ7qaF0*0e4|T` zQ+%&$xGz7_DrRZyDBDhK2;pL1N$V3gtiQ#-S;Ms*VGbZFuHc4Iom2hH<;x+wcoWWI z{*myrY&-D*GJA!7N_2hh?q#dGRQ?kaF6Wiqy{Fso&ow++_k>S}?|WMWUMH=`|I%=u zfAU&fU6=OCeTdA9r|&&f<~h>ti4Ircy)aK6*OPBlkGB&xDX!t}J;2zh*!gr$J&HWM z%Xv*V^gCk*?4n2O19+|KMeIQMyMaGXaAE`Do%4PodD_R_WA8i2cM`7Wb=*Bq8aohQ zdF$5k%#tH2uIug@ZR}87O~bt%Bro-JNo`_h?Bey~hs7e_%-wT?%^&yV;L~y@FHvzz zcTX>yznYRP;a{>}4D;A<0p8O(@W*NXY9Z6k=TEUVa(CJBR&gB-kH8;+RgSw#Eq?C# zkyreR^+H{8n&RgkJ<%_^TD!Yqer`>_Q3#j(NnZN8yY9F7Yo_5oe>FMp=kB6gNcFeW za4nx=(bdh})zjL)wPJRsQnqVWkbm&;O8ahcI{`M~jZ^--HRXi&b%XO|9(;>`4k(;@ z8h#Mtu`6h2Tf4#2ZFnaQ_vyFhyr&x+^Hgd6x|wh}zts)C+2ZS|;nBKu>S6HJ*1o+p z+}l@dIYgIiruZ(@aP@zDBPt&52Di8N>+9vk|M88ec$6D_ytQAyV4o?xhamPre|6!{ zOZ%(nOP(!kKG4U@xK6vW**`;rACL9L)Khq1qc5@3rfqS2`ZswmE%4(t>(%Kv2}$gG zC72!w{wKB=>h7@f#n?-E=hlTeuHuRAj+xdzw`;h!kJw_8E+I|rGepCE`G~HE+#Qcu z`wtD_;(ubRsqT(})_%h^-1}cY&S$tg&a?I#rQu$`=o;(pu=lN`r-$(8tvv<%BH!NJ z50H0OM~3`A#QAtPNar871pgar!sR^Q4T^bu)W61Sc!YhT;@dT;LH(_LCTh6154M0a zb`VQ0Q~ONPaPL3lb@p&K=p>u}sa{_FhrG@%a)b7_`JWN;SDpMZuQ9L84cg7j|B^R3 zqUU=0czmDtYTyA<{0sEDx1Z#t*qyh|mQTKhN6)p^U->$(f8a+^`DJ?D%jYA%&Yj1j z-f&-T+%AYGepjp)qUVx3ba!49_?uL(pG)w1i_!avJC9Z(wcENNUp**hDc%!S{sq16 z<<}wquIoM8%G3V~FP>Qg(fhW*E1~JX?)3_P-V2Oh;MzO?xWGT8;XG63h}M7R-kq#Db@ck4Ug7)|Bye;T3Y;m?$f7FS}T6znkjE*oc{Mg z-ruLnpQbCUUu@TKFaJIAm0Z(&lYjKd5v})YgXFv^RUyH*Vo$l`>m_lc75lrUw%tIV z9MO8;ugiJURwn%wRpnBUuY~-eu4!YN{{9*stxu{TB7)9+{gIe zic|gNJ-?v-Jjoi5wyxO|f&Z`MTa}dv@qNCWH{9Sn|DT4RA(uk=Nm@Nz!PDLX>y7+1$PaQ2uz#BW0YN_X{|0}w<#UUXAAtNluE8Bveo&B4{lCExHvPdyeh~5_ zWm|uf{yjmyh5pJ{{cSe?!}Pkh-#y6x+13BIl^?0$((lGc{joOv2aWtljUqSmhS`&_xL5P+3qAe zt^$u7QTaywm9LWqTKOq@Jt}`b4R0KHl~n(;dfn@P8vTpiNiqMNhR+W2%M$q$|8DE| zd?P;_`Q`3Jd*6XRIim9E`YT^2K5o-5(Ca?^#mK+nPJG0c&vFfyHHYzWB1N9sZzVG8 z(0^wf>`ugG_lWzy6>I!;;s1NF9rj=6POfJ9Uu5No%5U)T_&&C+wciVR-Q!~}V#Q{6 zYzvF;6%CKd!+ah8YJXzoUk~Bk^jE%WkG0_&^t#vo3i>~AwKM!{vxZ0It@KyEYPYuX z@9K3g&;9+1&t2`N7T*UN9+ju#qhmg>@}C%a<_cDPDD59q;5QFvuD2y!Iim8t^jE%)X>0tX#9#L5aDQD= z*&Socfpq1F)_&z9@?Gm=gR{izRe9n@CDmN5znOfZPmXA&Tr^OBm#Fos+^ zI%p@nmhtlv{>UNxe=jorhVSoKnyaLqAS*|-*0+ape$*w_KHfh(z8a*}(j9f4#aB;6 zkiSWPOehCGFgiC02h+4Ug9L(qH*Ha*(xOYrXE} zTO!}v9eJabZ>QnW+EevczK;BzwO*kJ{Ztdsm zuYG5^#(OsZJyqW0qn#<~=W1-Q_J6EYlHk0{gtmnV;)oK2TE?x>puN!`G31R z6v~NY9DqJK>>db**0t&1YUBqZKhzzn>lLo3){x|%8{|nt8{)PX4nhR81uJDoIQ!j=7Vf6szAyE#HSHFk9>xZy! ztmyd=J)P_4;IPAw-$2jRsh)eb;ya83-~@?Y{Te;D#di;xrxZ}`#Sgf z*Itt$XLu;Up98OM{C-Xr-kt1ox&Ndj-Du@3(w#!O$B-`fUe{#cZIFqVXERAYIbTVg zx`6)V^)HaKcA9O*socPpoI<48k^` z=L_^u&R1O;^l17CeTDk-5qGC@tHBJPPjms8wsGTgd1c>7Qev@>rqM{@b-jQZ9zzKzxLJ1~`7xfVHmOgM_(qMg0GT96BNSVg|% z`Tjdyq;z=J-8HXmU3m^D^&o?*_VE8iquUGyA=9_qnm)q@`O z!=&2dhq-W{c6x`?Y01y<+*}#y*Vpv5-E_h!|(#L;eKU_uMzp63mQ+97r zcl$kN(@*G-v>n*DG?iOPU%RS3awj3jgSvh-vht6wVSnwShoU16Pt#x33;mr)|5WNvk#m=h&uoWQoh{bz>pVWfCyHz3o%Xt{bD+OI z0)LD1zw$rmxez_rXdCzZmmXs3K_*X1bU5`TmRl7e$9l&Lk=@4J<0W+y9^B{%d@_#r zQZ3?LM!d6$$N1)wNol;p|8C;dA>Osbqs`j(0X&6^LcAUP08UTx5bIxc2y!v)V_VUOg=BQM`r)D?{I^s1$ZXWE*yLqfYCeotQ+=XVw3gH`tv z?_lC>BHm+hyzF|G@QSqqO9D8w4+#*hSEhekH4Xg}(2spK><{1K)1Eu>l8IeBPs+*1 zGZc<_5!?3c-lXl;&`jBCf+9E(dKRFivC(bKYq2(wX_vK5v%{9KvIk=>Hx$#uUOiw&C~4UF!}O5774Vr|_f+4ty@rHxhkcqmTAv!yPOV z`6%cU9GUzd(c#A#xyRuFs!X|VrCjf35y!h>TqOQPKN0IMrN3BBdvXzN-4Daie?=S* z{TcPx^WB7=s!Qxpq5dQtocPyaAEf$MF&a)YB7{q%7c(a!%+3}5Cy!v0%=_w_X1 zYQ_Pps}t`m;w=R4RdKxB_7GC8HeK5Hh{1RqnY@4dT$Acw^%DB&>x6S{!vyDg{UgpN z<^G2>-fAfq%2PPsHvAd9{Y|{{(s-r!5D)(rF18Kh&=>og`e}oVc5R>LMs756-H>|% zIi9ifyw=nM@*exgs&|Rkj(C429_80F_CN8{6HGk%)YZrd2ipcFl6(Ba*4qZQJyYJc zSbu3ga*P3lYi+{|@MJCx`IL5KCp>bU&g#*%SNFE2*YWcq!rvC_UA;ScDQn?a+wc~8 zn+Lt#E}8d#8SSR>t#xnTvuD@S+Vn`$*uD!qJL9#h`li9tA3Rs!SI>cmez{wLZD%bH zAv|I0j2vU-)%e9l=-Tivzz%J?w>!N}uTDLaJ3*};I_?wxx!68y7*DJo zf_(~Hw2>%X3(Ro@Y}_5tB*x)Byx+8W4zwAd63%)o*w7$PFg3qzsc?ov+L6? zc<#1k@(ESF-QZ~k9@Nh<6b2Vn35{Y(_hm;K<~k zQ@?3w<~h($8=vU!i2kMMr@m}F1wK!U;~EoB+Cv%FP@WsPPv~rMWVCaNqesu4NmFau zxeVT(=&%|_|8n#%bkW7M9oxAn>@+>JUs67A*>=>=%Ow7iRYcl;RyBIhM=$pc7c*Yj zekpnn4tm8dnf;LR?Im`38#&rM;mF&_efC+8?QFcF`PFHco^4?(?sokE86wE|plU0F z<6895W(#-T#@^^V)YPNQalZ2HB{)7q?j7XlpEq6&59s4R0Y?_Uobc@>`tC&EM{w}a z&TOQgKl3ny!`^p`-Ty1zIO6Zv9;scjdH00JFUG@iE#duB?!ApXd+0d9;<0>)yU?GN zU*YwO^{;*iJ}UB>PkXfS0rVdc+YkP&&1t++#vJheDfiySiSU9xnSsOf1K`-P-bp^W z5l$UI%3pZ>5*$yV9}M}lLmPQE+u_IrM^uCQ7so4Q%mMFTbn!g=^>6TeK4sefOn;4P z%t+-{&qog37t>a5r=33I$ejIA!vAM@ZsQ?ML*Im z&bRm}{Yz}0)vpncdvM_#-1r*&qy@XE2S0@eQQDFJmhX`RkgC_!^ZnapQOBJ=M(H zZfjt8`m~++aXv(`f7?|5>Tl8i82WE=(c3(KZBr26*ATBk8n0B^lPSa-M!agoYh}l+ znf-m0T1KuSaMIka$=YNitiCT`=xr<+>Kt^AmK24`&jh0GWUDiGWvbx zJ&en#^ibrAkb4F>?&D7_2y$iM`Jeb6k@NGbdLQ4mYnPtgyLRfMJ9|p!9PZ%tekZd% zb$h>>=BJdlyL2_YYnOnF{<`tLfiH2_xOU0+xc3^Pzb^Wzqth9Sz1`2bMq`40X&kV*~r3I7rR`?zhykCLi6XLBT-XP+AWa3fwalDu4Yf85guZ(!y zzt+nO>lV}=nf@$%kFi|o?cmr0xfhUQp8w?ggWRsm=|}kZkHO#_7Y?*zLxvuD|iBfq#(ltNdh|{!8sh|2WeBo_EM7-;-E$tmQ2D4B=|rM7+8ivh;LSJ^I{a zRejc(J)GC3b$D)4nSL?B(}{TW^TN%zsV;i13VNg+{U7)qW4)!+6Zj*QLva)LStrE% zjK+HZKf?DI<6T3W057F-HEwFpqU-xY{Z8=iKqT3*bGJ_IJGbxBvwd>66#NEXi}jW= z4uL;Xxf?g}4DDDJd#m3Czgg3p@ZdLE_W5~j;^&OQ{}}6esT=W_pBE0tO;@tmc3D<= z-yigh!Ef-dvI%)@_72afga+nY^hvTNv=&6{cX9XCr%U-q6gAI#2 zsdql1b?J*Ic|EKMZ;r^T@oI~cBj{i-**-H+fwWpUKReUc(&*a{eP5%GvfaeJ)WIEtzBgDOHPXbR9W9fD!m)3&_hwM0C^nPE52Mqo}9(s0@6|nN2 zd>QkO98t-rSd0I^HZSlRmHbb<46Ju;(WDuiVWMq&+<(!gYrA$3`*gNr4QdZIbX$@5@r20p*b_qfIUQ z7oU3!9_}$nFM6kTtShh8D>B}T@krlAzaj7I$ylN6tGrgv$vDp9c}!)al3QaP@|y!s z7EewYPjD_cipfYmdom^=IkdEgt#} zj`$r7{gWF{+Ym&Nsd#aHIFx=Z%4h|7nvWB ?=mUNck_O$?<-n+@LY`}D!J0@^5412=lmps z+CzLr%4n^($IMmO0=vN5BiG~|yl6A!^|w6|v0v>Z$uDD*B)@XLf8KBRwDsp*4Uhiz znL>%yUYgf(yZE!U2kS{VqLRM)8@_Vcg8_3m)E?ri;v>xECU`#3^t67IVT-lD&ujS~ zTR+Yv{&rOomH2isXe2%Jc8=E9?U%&KsXwk|EF~X#M@sy0=|pT_gRZRtpP_nP-aoVN zS|;+p^huK6uQb2j-^A8U^IHDH*njQ*A)LA^b#?9Fyq2X>e`EV&kF`fCx~Qb5MVZU~ zw1E3EZ2rf1E*SUX6m=%xlVCJCCz>WPgei9 z_9Ar4=L&=8Qccg-Z+w4wm%J8FoBGZBlhN8iAwA|9(nIQZ`u1hc`u!j=plkC!7I#yT9N)*3ytN+M-`Q<;mel>5gOeQoon61Tp^tHkywjfG+3a{-Emqx(6;?Vps- z_ZlY(@6_v`oOrgU9Ul9NMdkY-OBtDW^iy16jPfaKTEg+o?Z(f`{Y8)KpXfT!eWUAv z4X*Mk8YwD?HR$gy?WBB~<=oe=#a6QSKx`-SEl2dJ*D2@URJC~alS|%C#Er`9xNr8z zD!1~Q8Yf!8{Cj%jz>{^KP~OPfs{9axhq-Hx=#%dfOpoT1 zJ`FTZw1V+mdgQ{>HVKw-NI7%lVk6l@BC$^${<98*)E! z`4ab^GhLO0*N1%$qVmx1ufRXkBNv|YlVHU|y;d8wGI&~Ol<1SVm<%}tE=snYWB_d?MpW0SNd9wzOO#dCAOG}Fo9`wl-$*D=<>;HEaiSFku?qRkQJz`-MmhJr z<*)IXZtVAr*Y!zyPdA~f>Bq_!Xt>Ao46@~J!s(`dDIVW2M=R!Q-0+nH&-a=9m5POV ziSlIzPkzAj|1kF^;8hh#*l-_Iq$48Yu7J29;06KNR3v1PCz(G*RW`M{NAPGrGf(tl+?EG(4_vusTO$P;fjirL?Hp#*)3guFFOZuE^c!R5Qv%cH1% z#k{sj^`%2^ZNk6w^>RJY-+3R$9h|2Zzv9Z^Bu4!sar5#r$fM6M0#7ybFnB8PKC{N^ z<>Mm#XN70w{YA<{SzNT|IP|~hKk;qb@?Io|#$%p@HA9{kT#H|fv*c@v`{OezB==AG zr_!;=)Bk`pe+12?@ z)Jva4@nxDai^oBKef)BS&jbRLV)b{#eIr*41qta8VS&SUJ@Yg8Qjj-Hz4WfcXZ*FU z#+YW0m!6Hbul3oB19yv}gl~vXWAN?9L$&F>lapEz-Wd8rpI{vh6!`ix3xls8@+Yd7 zrb>LnIA2%4?L@uQgx-tik7v}rkD4-zheLm-`sE1UWBwmse@EOma>ZYjb_+ zW?}FZAP@WX@qACj*DHRt@~?H`=tO5X{_p*5>$YuquV~j_D~zn_mQL2ZR@7d_CLUR_ zo6`+m#0S|;)VyY-PxPzXGnF3JUg;-KReIJ6rQe0Vzd*2pcXjC!jGdd##f!i`P;r-I z@8%y2|L0&R=*_%qJP&<&=zg;0pe=UxY7c z6vlUy{VKEJ%d+9~>7Bq1--XPM@d1m@PEjwsB>DsJ(xIz@c;E%xZ{z$0T=FGu={`2T%J-mfwnzKeC1Ch*z*eiiO7`WgNI?hn75bz@R|T$U#vM_7 zkD4;}9ohWH;CsxTLmuA;bmaXivu8mb=}`FpY~lZbMQ6`eGj5jcJJHCl3S9Y&+BE;O z@d>x@GZx?R4h~L^WN&7_%Ivowk90O&=xYk|F#3YO&wg7ybwJ{oZDdsiRey@#Unuds zZpth=1b@(i&+$d=X#xRCvF&-p{VI9vAf3G=@Xcj@2H$MteW{-E-;c=c`8Mb4s=#!f zni_4-PfeLczw@vCB7C2@1je`T$op0D*g-n{P~dxySr~kX1+oj&Q~dr&;jglB{}>Lv z$oMV(L;thO{%d~~-|EV?d?C<{XJ0aVT@`for|u+u6dQk)Z9)ix7qLNhg?j2%+1}Rw zSD7)5m_1cT*kAS{&=eaPi?;Bu{UUvqx&+o|XuL!GUMsLsTJOx>Z9l^QXBRRHgAe{c zd#`%(ki=*Gah352RQSmX(cX-22lLR2%ryc2W9)I4J-7C_4-eONOXsvh+m25P&`~~Q zWA4bGUqpLXb8&;O0{cePS5Iyre4@Q`j^Q$T(T`3Xo#>qN|NHiiZ+oR#5AfS_uaQ-C zwv+YbbkW{9#_t=vdx7CX_2dMhPvECRSJe*a@0R*J2pTAc$}GxrWpIM_&S~NjxV?|E zFKJF&ko3pr%s`(xa9%hVAF$}0_Ug$jiO=|FUHO|6^<GE z_>R0UY0mW^!Sw*zbHnd1In9`b!FM6@x+&aE7OY1BFCDsaBmdIZbUae##_Mdtm%@2^ zk?EVZAmQt3&&l3!f7*c~?@P+MBOP`Y_^xIa1|MS0oZHm&O%h)>&exU8ov7(gMe+4B zWfpzn%HV|X-Qp4$-@YU7OUk+<9cBuAJ(-2U*A031s_BymAKj1opRBB&J-Q{Nr)Kue z%7W5yupD`RqP26>iw<3B#&SBJK1AC2U`n!fbQ|P6pr#LydbpSKb*1rD^k;fqv96jk zg7Xbdth42eRnz6V3;5BYD`)aAeNC&D^2czxp??7Mlhri;J>2A{z>f}H`7r;|*EEFg zZd}fp!0Cp5EXvPN(ye@D>23HraQsl3mQPyfE9KQ^GRFYEu2 zpno6qU#Y2bo&tV!=q>OC_ITnKDgSd$HTeGy`ft?}<+A=?alYQN&L>w-U|JWnKd$ZL zF!W!6K1V&_@6*NhV`GRdO9T25QvUaX{#($mR!{JC6TkjBoUgZh9MGRCuCwO+An0>I zzd=25g2cbt(g*fGV{%5?GRH-Q^N&20ZKCu7EyGTBbV~1LC zru=gLV~^mw6MXBa$?`rs$e}}T3Hrt47lmGOjlHs6psdcVuO|EZ1(RKXpP>)>#pE$U zFS&I&-_X}VdF*3&pQso38TwlMOJ9>43cchC|BSLaw~3m3ilm1x$Du2J;a~c~{)NG~ zmfMiijr=n~-%LHeUD7w*tKSq8> z&|j}6?Ued3aks9R9?;`% zJ(AwY)fGmMRCpq8rwZ_!{%`OP1pP=g(cia+`@<0CuPd7JFVjzv^usva&<_Fq!)l^j z9{@i(bVURHrLT$2W&Mp_4gE;aPgE0|Nc;~oovv`?Y9hK_fd4VhF!T?De!7|<=QrR- zhb}kc8J$mnI|}HhP?GTzD64a4sR?gL`NnQ^xf!pi?1ZNz{Y*--^wU8%(tIe zoUhA`KcYVqu8{Sg!}$jPEYQEMCN!1u=UIB=ZZ&8xP|2pVDR^t~)`3pE-mrv$j`Wg?I0sTTwH}V&N{tGpJnxy}j^L6FZ`Io;5I0s7@?y!5l+M~5!& zz`yi0?sG}Ml+z9UH=r+2-7X<7dQ&e!E9 z^DljkyGqu-kkbu)0q9HBxOhpwj`MZd0sf`0ac4{U8#&$3uLFIx8h5g!FXen)7TEt| z|C02kV;TBV(Ep|$`&80bTl&EMAA4ES|03j9gMP1ijIS^F_Wzru5A6T31X=%Gg8nx= zb5&10)}G`C?=OkFVUvox>?bZK-{%r{#u*q0js1qx+aTTai*R}Z(oKJJ^HJcXLze~p zYwS94Jt8lT^NoJ?0^jLs><>aez-#D({xw$GS6+jF9%Xf2V>MRV7x)?apnr`WAmyJe z=uZdzo~vK6x!To$C+mIg^}G}{Le3+>j}BcH^soC~lk{B#eJ9ZORrk%6_*0OUru60=T#ml( z8!Pp9y-BBiIe)zXYc}iE$V=_MU|hd6&exmEOgVgC+nDqh*suO=8lL?`48M6+Fptkm z=klgrgkgZX_B4sBujQNX_;$km^={nFyH(KRM&Z1{s*{Xcz>f~Sc_IJOS10MW^9FIc zkv{&RaHL21r(MUK9{TR?sQ`gAr*5F5n-h3PV@No^6n*#lr z{$}VWfc{x^jf}g%j}E=rtoP9Q)u&1Q&!8kLAMKm>g1Wk{#Q!Yk>&<38i~d~og~b0n z=NtLBp(F1db=60b{spAH2KkM-9Mfay;{EDafAdW`?RWX>e{d}?QC&M;_UqR;UvIAG z=sPx$?e`|98~G&bBh^t$`R^F|QZxS3pAHZe=+BIohW;JUf37-gk@O!~`a=F?`pHs% zf9G^V{}JdHs}7G!`p+%B@!w33M@|CyUkUopLI1t#&`;7Ef1^tS`)_|x%Kui-<9`3V zA5?oeZva0!bm?^drLXoyQhpAn8~opceywVcan;>d2Yz(u($V}&U+qUp`Np3b`X4}F zqT1gh>DMxyE*%)qr%U-8INi{%1$~uj@9z`G_EBQ#(;R)fpQQY9L0Ac+vX z&q#0iX8v#FldNW{HQx{I%Qy3XUGj#bkN;NEH{o<$g2BQb*k?7EujXIKsfK?;@NXIH zv&!=Ae81#zpIpVqi*YO8EGrv&_{9A7D!#eYZ%d}rCBeAeDqqsK5%ODtzME>bOwyb2 zQkMiv<*lG9*YESM22B#*@8JV%^}5u5XOm3(cy2?WzIcUdJxKU#(9)qxf^qqh(Nce1 zIp5R|>;L(E)Ft;ye8wN>5)(I3;Y%7z`kqX$OH4b`pB5`*ekSJ|{@uX;Hq}D*8_1(W zK0Dmveo1fiV(9yT{%+M`h{SiBp)cOSzx37OY)O9yryKg)K!2ZVA?FL=M~5yht4gGzfAFrB+^!pI!>*8SCZXW6% zj|%#SKtEMA5A~1nmi{IFrLShIrF>)8M*euvKckxQbDPDse^0ga!MNXSvhbVvPjSAX zp9=anR5R(fz>f}j4{o_y}|bkWPPZbJ|)}d4bIoaCT^xbO|OykZ`=Hq{7YXK$@RAU_c-0~ ze*^qKQx{3U33+tT^K<@j(L$-ePdM4oe+c?)bY~|Fe_w)T3GVeW z{)Gx%G+yd&5hdZhb+{O?9pel3@@$Ib??C@cI9qR8$-ne<-Wjs~-*LLZ_ZeiZQRmf@ z__8@)Z!+-({b}+qNuO`?|Hi+ZKUC(g;&j758~lq^liMZ#HJ1L_fc{iTUnJ<)fWA^S zk?S4cM~8eD!@2*I^ktlHr1Cq~FH* zdeaU3OJC>GH2n}{v47dY>4ttA?x(s+og32cZqC=6uH;|(YJ5Pp|9{5#M=iH9*0ecRfm&NUm_3i(!_vfr`7TF&&DR|!#?Q2&fA1`$B-v<>lza=&p z>(-nU!SBzllJBwReSh2@l(F+ukCNZTZ3trMGw^<2_daU8kC@(rOK*+!<;Tj$8wvgV z3Ll^U)=YkWhhJ&U{N4VT5B1DQ&l0=0S^nYt-u}C=UH!xPu5O3P?{^gXVACNVzvIvQ zdmcgl|3CNtr2hBHgV+}<-^A^FUhE}p6aAO>6w8Jj}oj9&W?Vll_$5*b$BP7V7GGXCSQy^TqCn zT|rH62Tw@L^t{u;IgZPTSy?GPdu8=ZPtL%55gE&MX}uD&vOI;IKT{JE32v6>p1Gn!DpIMn@jBbz2LVXOK;zgeLZk} z2fw=D8<_G8``&7j!~2oeki#2=GTs{lIV-W&@&m3DT(l8#o`al0VL3nGp0N6Jm3|uc z0ThKhd6O-=@vM2eE6(Ikr7uXN?a9<<=us zEzl^}9_8Lus`zeEZhKH}C1Sb)%src4k8&9EHvJ^ZZ3@b*$F-({Q&27$ z+*OU6HTTPf_cv+0D3DtKdn$nbn~s27tbO5~sb`SoSvv7va_H^#fNmx1ui$dfO#&Ts zx*=cC$@>k~0DtjeaHgiE`oX{<+aG^G9IT&&zkx0aW}%;qckh2xjh_wV7hH|}DR}nYk$Ux|EN4 zl!o^|V|^#~P0UPi;gr2E&uzbGhqV70Q@mu-ibNEx*e83m1`4}D|i&;CMbPzZIo+;at}#6blYQ@c4!*V ztpbk%TsXP-EYMw})Y`qif8jE^UD$gf1K}kto&KV4hwFCd`#p6`ARi95b#-*0zUJ>2iMSc zVoi8$Eiv9i`yuVS5N(IVo~g;bGXvbd9lmbtknCYYK}7zpKz;#kx+r)H@}Z}l8A`2r z;&AeTdrd&Mst@Qs1s!Z^XBOz{B=!t`SUS%0_f z7Po&R#0bv59|0Y%%U=xp-HCX*@O1nBRM>Z;zXs*juR^&(l)DGzaLu9cdA}U`b*%R6 zmeH%G9^7`c1_xp*A4kC!@Q3fg`?vMZ*-EYU_bc-4pun^PVk6!5C*_UY?Y9GPJ{<5_ z^%VHPCtN%ae4YlM#!?UA@vzb0fNmvvRl)C|L!Ecx+SMw5-x?aXVvQRqJ-Q*fb_PrF zN28kqeyh+I3J!wbKfv!*@Viis2hN>A4~Nko#&f}5@jhs4-28U<$U#Yi20n0CR#MkQ zOl1?ZGSV<7%*2*ocGAgs5F_~dU3n7hrw;He0Uj)PuY5=7rRF~3HT!2;kDlo%iD}MH zQhhHC_^Kn|&S>F@~M8}`B9?-a`AN55e^74aH7FO4a-iJ_KmWs*e!0W6ds>g=KAD;6 zsn;3IHvSRu7WhL4K8}@X;Gd-Q;}|A)?o=xOTdQ}{i`&O9F=8(nSzQyl`Atdc=l<9b zW1P=-)n@QTjPQ7z(z}qK-&NR4Xgmj=uLHW3@W(4}10C#b7oK;^%N6yFt#`Pqo;Ubl zsNEaB8t_}S1N`m+KlsO8Cxc(Q zkmZB95bvv4fOeg=5qydv$BwfNpAPV>#8|TuG3w(@fCu-KR^_>v#Uws_-PXhlI;C}`9_YdNYh8WxZ_F0K>awTvz z!yIf^8>N;kIYQj!_P6sgFp1Kt26jtXZch6qzC0z zzKC*YuV%YYE?KF6=NxW-IqEp}t1(urd=vb)ga3`-f1~A3 zINAst@1fjBN;k)xXIF2fz9~F{KFmIEu3a**Q!)_Q*u!kF!#E(@*Z1nS;QuN3*8~4s z!N0H22Xy6^Tlp2r!ACW3iE_i0!aIE$aQ})C2b{Afpxgci=vIR6D$q?(YSBV}zZ=vO z^Fp8h>J*e)hH@AS=|yLFhS~6kKF&cOaOG}7xm=X%j&iuBw5YY%pC{6P&sh=Btt=&C^XJm@}9>g&aRJ%J-+&x8ZJK!;%%f9dxBt2zGh&e+oKxP4@t6iZIVO+BJ= zNbj(JANT4pz`YH)5l8I$CvYeGxKZwzpxmljO0PN|}-tsBk3_SgT|-Z2MitLtH$^r zTn6CQwe1UkZ6qNf2<#wRl4}Lk|D2w8_ zE;Az~J^4l-1lbj}Pb5A#r*(j1)fM1>5%lsO=mkFEpZ~UYMtV7H+(hv~W-69CGo=4H z2Yg)pV3VuR_gmBk-$UTrTG($WK7bsG6Wdvb<5W6w!0m&&JaB)i*_NE+xV8Q`Sko?P zaWgZ3WBSvn0iIP|fhPfad``vnYN6B@UkJZ^pp^@-Y5Y0|m|Z>o1-cB-;UTtOZ9#Xf zr8D}G`^iN?C3U&(hGaj4BEDxM=JEM%e;a)JK|hx&{rl-keZGu#4Rr100&b=g^RD$3 zpo1T6fj0cTnNpwqpTN(ZT^;aWosV*ZP_8}7H3I+cmOtV6LX;~(xuGbBcqNOTM7bML4spWc zcc9!<@H;1jBNS(!eL_H2*a39^1l=&u{Y9z2&a-r+mvvSz98pNkWIQm?*NeYzAM|pT z=s)XsgYP%s3tRYomQrtR3*m7N$<7n)tR=&5-^}!GSi(-cA=RIlk>1aO-}LoTcs=;% zfd2#F{~GuY5A<@@nxNdORVcR><))w<)}P<})z0s?p?(L#>&0iy4d{yEKvxYq_<`U5 zuGAY_gZ&=Q68*FA7L?nFa)?=fe+&HY_16!8cY46Da5&19qud;n`w;x@3hhrB8sE+u zBIwYESM9@+X)@@(Q0o5-5I7zR$`v(4xnEK4YLxpI%9RJ@&U{OhyBy_qDSZi*`(CMe zU#N3}aZT>q>G~bFK3$v!u3yl1$0{N>kp094EbRUS> zbBj{5H(P(;%ZDy$eI0A-de(1JKJi2&rIy?#8SBSp3x-0ly2!0rspSxGuLAV{x zI1tdS?hiW5*ZMRE9qyH%wN1>&%|4^paM9tw+Cy@BT7tidWXAC`5WoBNDnwsj4g2VW z`OThL;5WkZqj4hA9%tkRbgR*?SKkgg_^mxyUwif&-`|5S)ZSgG_w-Iq%*^Z(z~J^h zV^P4b5Pf|$`hOqz%RN|cdNxV6OL)Eej1L03)#E`o3Uu&8dp=d_nePwRE{r3k2iDR} zf^P5-;d~Mj7)z^ zLyl7m;n!MGJS!a=0@<{YnH1Hg4!iFGeI&Xs;m&L@DU z6!$H4$udAPu1iVi)h&~jN`~LxA?TKZ4t}i9i%Rc}Q)pPJSi ztFW2LqMeRXzgD(>#?Ly#<#uxOT&EuJ?-{=Di0q(~z>B&3>cznOA@H6AytRG2C$JxV>}Z9NI^Nddp@ zz`1%e_(9KmFT%@#CQAPj#&Phz5PjzYMR)jNO#*!E&wX!;{!UUhVPjSuYgD7f28I|=VceL8gD zw`*a2r3;T!x-UL^2jZn6I|LqzQ|*kOqSTbslpd|Jk}>xmh;_Kzhd*G}C7YXZE~Y+` zQhRsl+b=o2hi~Al$A}+19k$`{oDV!_01y1<-jTpFT;QSkgpFv!coH)4W*s|Y=3&>2 zTSscw4njX6Jg7&=znFg7r59dR>koEzTtEF?fx8WG!)NwI47GO*UY=5EaZ~%x6Xg(d z6m~{A%v1J0jdBg7ACmSPZePeh{5Ti0ooGQJRyzUDG=T>(SYa~oTnaq1m3m@^#3SQ` znC*)@HWG2yWuTcu-=W-UKOPfH0|~t{yP6C5J=0Q?lG8Ghg|{|-@^le*7s5Xl-UM72 ztMUH}Z>z?xp|87yzTmS85l8fe&h{dXm@+}&3a#&e zuD76r&I`wa4rzN4M@-)9&u4&tldrE}-0mLHERXNPo@>~HKVGtaYS@uK4-CesjLaKE zv+=ln`jrCjOyGSSc<%<@uYh-ij~DeqOzHaT^C$=V?)xyxt;EYgewJ}W4IHk5HSqi6 zEVa{0)&~a>!h({!W5uy|BHv17mc9IoB7T27Mc{f1xUhcE7je^G^ufpPlDMQ@D|MQP ze+$0`-N&FqEV6eKUT#r-xOk7pg@_i(j*nuGZREHk=Odu2=})?(B&3IiHu5K@Z5Q># zoTTt`;6?njcPH=;@bRJ?>f+jIIm+ds9DeuVPN|7S!fp?`FoNyiwD$#FG3YSY@B0Jj z8iKBuKdv36p6z`9jdB}<_H+i2nvj^-JGBQ70tmp2Uy$)H=!!YcH;ffv`?CX5T>nbV#W<$gjr=&>*2f_)wE5{KPKun*X_ug4#2 zfo_-5{ou#kq~o-Fu~lO_240`If_r^?*XycR%>| zeLeBA266x2XM{x_ekF=$HAxec1RaKIVMjw59@2E8uAXJn-B5MgmVi=_loU z3H3Nl&_TyPUJW{|3G72$Fm{!tGxI9y4u`XE9w~S{sW~om?;af&cs|f7G%q<7eZbj4 zci>0_j(dRv{&Z}b)#o46OE~U4vi)+;j}_;gig|{^lLb7Pz%vqf;71=_D)7XJXIdUM z?o{g34+6eLh^>CS6MP>7-}jVyq)^P;LihK9?rA}XHIEc^FAUZ_PnGlc zD^P9(%8fxe`0+=s7UeK^b@fX?Im9#lAY&i==fjO9j_`PU>HtAUIN*Ex%?2I(=|lSk z|KUNoqB~G-BFariIjjeanJLQk5amXr9Ab}tuc930`41)7`T-vj^cN{#+P;5b>7L(Kjo=8*mJl-_?D%5@O>2;J8N{1`J` zJ)Zy_=Dz*bfv$;C4}5CrsQ<(m=Zw9^8s~WY6n?_!IRh(t-Maa;!+1q{Inc@lDx~*Q z;D;Taxxlj$OOk&D9;{c6`ZQ?&Q+^ZWmZ2QxSN}%)@5iFW1MU2B;2(-R?J(2>_cr%P zcR(x-7pO1}=)vK52mH&FzWG$}$M|;tCqbNe3StviZVk%iqTE?1Hw<{&`sHHlgB~Ht z={J#MIov7zm;6F>Lk)QbWgx+8mu3Qz$Z9=(EQ4Wg$_g`ttQ9H&Q zcMda;GVS9679OW#=rf~l23>D)6*-(=Y)N;N#PW;c{R3<2tGLFv_DP5F3p5K(%}mM6 zOrjMnJPVgXp3DV|RBpV|xAw*d{qt6gE4Plr2V?H7N%*v7R)6Xjx6|Z6|7#FG{kRSK z$GX%0H_%RPtQ{DA2G_4-y{|yMvHniS(d%uW|D*o$U?BI$Y^B#+1i9!#`#-=-eLl8w z{dT7w>6R_&e!AO$h{467vm*EZ(F%${$=ii zV|~zrTHSl6(3)vhMr!w@tdWE68hrn#K_mHoFngI&zSl~x83cS-BXsymYU-s`)K00r z;sbm|@E2=fw>RGmeBS}zg(1B-#}#UiQILDqAC)WY<|)WUU)o=;)Uer6I|;4#o56@0*9=B? z3>Y<_rBqA^-vZz>@QhwI$I=V2;PBJb1LN76f%qWiSo65jYvb^{51&eW)>>wN;t%zs z2EPXSDZ(6k4aU}guZMo{Ec&np;`+0kr$~GF9`!!XfMk0(LcNWZlHEXVNg#I(<|1qU z1-WIA`@2&2&a`sLPS@~tn3Pbr=2I8nrBqz|VITpG?w z>4k@g=;>8=5>p>|(L|$de*_nsxYY+b41A2=Z`X7KF8I5f5hoo$yg78bh&ScBi?ENi z*e|FNu7S~U*vb0f`a;M`lDntkZi2Myg3EMaT#3L{bW~ie!umiv#Aq*n zp5xk!;-Z6Ycn`}>huoY$A~&LsX99h!#rnkBE1?gx&4EjxkK=?se1C@-VMrf%@}Yb5 z{sU&bZ~!;_7{6C zI&2@X+w=g}nkB$B2Dl~x*L2{zO8S}DY zE^Hqesr?Q&eyjklPXsOz&jx#m0pK(BgV{RQ`r z(sd=W6La|+^Cth+apU(7GoE9EjYhb)hYsdp5sY>1HKi|gsjXjR7!~DO|vwvK!Zzm^XJ;?Vb zYcGM^iy#-i?!a@9dyTzr#o&2z(-*5BhIp9%HT(igiG0uP!NF zQ}7z2>w;JPnEvCI-@@%d{{M+TCf8UAwHt1H!JNU@%R2b~by$B`k_^3|FAiE{_40@8 zgy#X~x|XyP^8a{-hz_>j!|FrKBQTz=YlOb>cYNN$XA3^xA?^R*GaH`?_+Z|*t_MDy znf3qli}iw7!`I7NTrXLN_+ts;_XD_&FepJ@AB-K3t$Q5x9&2D7t=>UJ{Hd);W{|yfOHS_D zBQ3d4@Lm!cPv!k6vVX2cy$Ao1diz#t$Bj8byR6GYyWm>Nk~fq-2v)bx66@$|$-lVq zltX1a{Z0={(^K&Fp=q;n7_w7rIMoQ(2I$~=#%_Yw+BM!@|w*7?oHw(%Ym7-h^%sUYa_n)BDZTEpktZWqekhjIhNxR%G@T?hME|1S9U0^e$-`WDN66MpYl{j&nP4NrjXQ|SF4pxXhu)9n3r6fgVhhkSjA z+#cWXYTgrK*F)U(GOFhZ0pIm!f-mN=w|=bjAq+Kr=8ES+4#?-nlsZZDiw!@64sr6g zw*b#RrFzNd3?u6^=Js0(737;@{BaF@F@`w1L3^%;kN+0^>CkcDdzQ4D$o*iU`;+*6 ztawa1vqzVN47cLJevqCINwJ52xs@(^`-yjs_6YSzPfqUM(|>{~ zupi%WG7^W;u$>C4&ceOh-RO;_cv*|IpL+s4Ma_W+{`cE2fahAJZuINPabdh`Sgyyd z0o{7^_o6nS!(8al^`P_XLH#`(=ek>4{cB(5nIs$MQhU|xCw!YrW@0zKAV*V_8gU5O z59Xk*y;6YZD&ScIJP#<<)9(j_hx$9mRrVGxzD3!;0%XwGX%PF9lR5=_*UtrC__lB1 z?+=X!U%#K!=wC;u2fc~_-Iwb@cuZVV1Cf7?Ln30mV=m?DnFTz3fTs$0W+~NUzVM%s z`}j^eH=tV&J1!amI`qXuFMzI*=SG@pF5&A?C;)SK? zV~5^VD(w}4$Gv|exDC|T4H<@<(UX4aZ43CWM_gSr34BimU)(p6cCOG*=svc?w^#3) z?dA9P8n>m!#Iq^DQ}jIWAkJ8NI`H6HNB7qxo^b!F_d`IpJ_mHKf)0K2P#);cJFC;drAS^x@NOgxwS^0o}czgI~Gf9-$xeUJ&EI z>d$|QJ?g#X~KDg~5 zR!;2Mi=MVhNY6~OPj>P6Ed8mAsOiz%8jox6_)`ySdOn__4Zu?fJkx;ZD&Udt$U_7uVYk$mal|*TjIX=rqvn1>Ijk*GH+Y{`(EgIy2c1x7Qzku7&Ly`j2YA zH}+M>OSbKRYwTLaWxy35;M#B^-iPS{7v8(0h5*+v8}AaX)h;gc;kf_=%aC2N@Uo=t zJP~o>kZHdQ1O7!9ga4`E|2Oa-q11K1ig;Sy2SejngMe-$<}VwXfbMJ1Jqo&Ec3yB~ zT)4p?E3sF4I^G^`9X@p`9Ndnz1O7!Fz#rI_ehdDSluFqens>Mb5TZNrw}5VAQ_!_m zIt!c7tC`qr?MD&k8^13*gqgIFapBcB^hB@ogT%Ki;9GP9_;v(eY(k@+2j5!`7w4m0 z%=H{&FFn#S)A6*-Fp85!mF@F(eq0@GzivGelJL$V{t>ewqo)%wC-eK?2E-T}lA)(H z!1Y&bLiLV#t~S#DPW&vO+x`jY?f~63(BWG1m4El2t3|z+1?7qmQ*D4hUs{H8AA|qp zqMV42i-w~deE(A16Qq`aUq^{U_B-fjGwik%Hv{X4cWFQbEYuUMo71!-=t80P^4rR{ zpA*LgxHsGfJcE^9hBwozz1YWNvcl}c#%ZDFVo=|a0bLQswhfP<9{W|C=Yj4dOJ~L< z#vO*lFRRBp40@#a@7^(ZY&~0B^rn)Dbl-1QaQQ_YT7+`Tn>B0pz~Et{TE}ONYTj)0 zfT0fzYTl%2lRF0w8hS^Q3od9vcMCOd(y5b3vEdrl|3DwSuiIU4;(jqOsMm%WsMkbw z!nL=kxB;kFt7mQd99BMJ(EtF6tAU8?N$YJVD%E+1iksCCn>%iyRBNZ0qx*JRgtdkZ z^CABx$VW@GI@!v%^w**fpM9^Pb@UixeERLM-3{-fJ!_*~8Y|WE6|^hKq5A*k#=(>% ze;*U-zb6IsMQ?&0bAe^JM(bS!`b%QdcaZcdpx^!_=)VH~PQag})D`dh_`~wyC^%Fn z{nte->*FuNy2FNVLEi!NSns>yGD}~~W$2yD{2p$+Csohd6@E`i-SU9X_C?@>*z2|n zP>(K3UH(s756cJdPSzg$TEPhLd0KfRh6nG{uDdqiQ}jLfz;EAnDfpy<&vg+#>y=8v zhEye^l%9i)!-m%NpMOHV5X1WQ+Kw1!17f6QXMqpao-e~DS==tvU+n#iZgAsiANo0s zw}B^T=fwK@AmCfH9()lWENc$FgTQxy;LGbZa#-M)k+@Po7fhnbKDGhJ?$N`C4j46f zDEP3P*8(})u?DjN?X(Q-;$dEP>8}wv)O~|UjpL_u?6$#sXo!)S`68C~^-}aR_G(3w zE=vGkTwA>Kkr;ga=^k@UNKfpVnu$8lRv&)%Hh7;1_-@Yz-xI+1dhneLzB~tjT^dZ>kgUY+RuXs;I#LuMCZa`5#L*s{!BO`)C#+BCqM;qW63mmu? z>7oJFFIXHKI{-%=?6-lo*_5cfJMN-U(bgwP)aN4bfxljc`_#P8l)7+hgwOR#o$#>I zGpU_K>kjwdaG7O)M8NkyDd|C)TuuH$) zH?#+zo51HQ@PRJRKiBdhz5HU^2T|pyLHDNPjkcqxeNPbc+3jmUe;exaEaz_3E{s9Ar4oXeG zk^AEb@C8mj^u2LB=n+5Hx&V8pl*EvqJj^FI^dAQF8-{^?D(Jri{UxBM`63S1)9XRG z?ar`i46@#8INc2;Vh`)9YX#wM#&MA?N8I!bS9^?`x?;q>sgqT+yvfyS7;aM%|w^aOmJ+ z_gr@G0D5xlilgqQ*0EiOR;>~4U>`xoOg>DVfN|g{;4T@jypCVlerNMHU50#&GbpDw z4Mu)9=cfX^9Sz?6{UN}5Q-=3Hz}q^67rv7H_(u4pS+6LsaeeE@eY}ali*e~GwC5)H zlijs!ee$7SjkGKAxzXaqb;jVpq=j~?vH>E#Q2E`Q#y-+tInitCGCy=j_Kcvq(xw|#v;2h@Jh zo8E-`Vt;RM+fVA_e#WWuf0B4(=;KgtSAg|_xOWr9FZTxa1RF8(1|$6urFLz$@_anN zz<3@+KGvmo4Tynfvc-dVCpco^L1Wv4@w@<@)JEe39$+AQfGy}vGa&D{h<>0m&Yy;S zTu0dXNep}W3k%WtMZPrpjfJP5E5LZjR!B$B8haUt7=B?({J%lPT>+l0kHM=q^RS2R zB6a-5C#mC`zMzi3sIEHx{4X6F|3u#o+g%8I+tdrRuc^3yoQraZe~Xu^xH}er&sy-v z1CQ27kBlwE#MujU!1bL0UWk*i*HGAApaaf-7x`Z)wWA`2KCm8zL+7vJU;7nH9|$Du z!TKOup*H%Pzyk~{4|B^+DO=aYU5rNOFAAa3#VPPd zAO3g#s6*S9Ey*AGhr@-o;dY?@0So=@h44613uP#0v`EfR1;4VIqx$69If6~QG z|9ijGp=~_l_VE%%#&az2G*fE(V-dW-$a==QL-AY4KiTTpj>FgoTNhtw@qWU;_A7>6 z9l#{n=8|0%!*2M4q7Dz*lJQ{8pcpZ8&e8}TVC4K}$cO*V8E*3>p0*axdq=?&@sq_^ zV5Y&s^kxrqp-7{-l1)xTEtQJqn&fnXUkjKi`2TbX2@h;6a^P z9%7SXjKAOYiRcFyIR7)`uTyH-{uugMYV|Y9iNi^Z_6qdVit$u~C+TPr@QlY=9U}kt zXCi)r4gB+ErN0~vzl-s9d9LL9=bRt%^$#6zeX%xGyb<;F*A4xA=z#OrA^#`jcZi{n zO2(-3(Kmx5hCU*3dhvenq&6xQ?E?%fZzIyTDYbM%q&Q(%hsZS3^{3qJBq^`wt%hB*) z@UsWmOGy)8fsRUQ2Y3hr;lZyiITi9|gz*pt&aaRB^O4^$1|BpG4xJx#7yOOYUTIvA zzSw@zw@F7OX9_&P!17K-dP}AL{%%BGf23c^Y;=B4#||fur;A7VDY5)#NoUZ~r>T&K zI&UDFp{{#OS->zj_;XkR)jHe6u_fhI^TO#@aM$XSf{t)Dkj)8Z8 z#d~!G@5BEC{~6ydK7Mp0XzBBY zkoT(5H}s%OK33|3CXx0)8&G?oEp*8ur4}xVvhGluf$>a`{UX{EHq7$j z_e;@Uua#N(v@ZTT-N%^TJ2|PP(KoIE9XChCwZeNx?(C}KUTmx4KF2#IRyD!>O$z(u z;5yTw3ml~X>50=fbi{b~0&fcNj)|eKgDhI-hY&ztrDwa8L)$d;D&hgc#P(Hz^y`(H`|q%Q!R83RrgC)jPLF}FGiT{MtnCB`;p^i5 z@_4lyFGV49z*>Jy{lSNk4of=<{Xi$wUeKd1orwDplWltyoAI66knjViF72mO^5+)6 z)E|5{4xLwy=iJWoArZdb{vTg|89k3=|3g7SI!qJzpfi?#J<|I_er7~}z{L6ekUtF9 zIDU(P?{0>n^ENm*I3avPTmtLQ^{4pQ`Wp`t(&0dX513eff25CueBb~3`U57;hY#2c zJ4=d>fe$_#ht6BA^bbRQNQCb(|BtUfyfn=u#T-9ogM@TATHpgFZeRGB(kV(Mu86cR z+MM$zBL6Mq52@K-OP^txIxok;!3p7;3x*2_w{b-zxpe zO+H%E&!_$$zx@)r9I5@XK|*b~P_!Q~vHS%{{~Gc;MeqR==YN6xT%{6L#lZKS#rKti zgA>BH+$DtDuTAXsgH4xG8-6430TatdTvS>B`L{>#0TbuvBEM9r&J{866<}V{gH1kB^_1+AMAe+uHD>ysnRpsEB!3`?QFFDU(gpQ|Ia?0{X-{Q zfB2`(aY|kLPFO#r6UxW0-h4Lleg7cF|IP5nICS2d=+n3kW)A3Q^XdK{WB&(I{o%{B z-=pF9hkZNRaC5z&{Rk7wk3)JJ+=si?;uG=gW)susy!lQXo#@S7{s-~wmGM`$87uHW z2RxpS#C>_c0?%V%e?((E$KSB0Ik^6I)oYRbmbN};178yI{qPz47@4pY{SjbjbQ_gLJGfbetM#Z(!nl_~Ffc zl%4m% z8=Mfn*Ik0ahj&)ll$iLiw!N8j2t_&hbF6-Vb2G;I`g5#)e0=cxHzGctf%{bE!8T8H z_a&=Zh}6y8_7fJW^9DIMI60ENwKDd<4)mn6g}^gj>1@P5IM-!}1FMrTmn%?lb?}L+ zBl-S0=T09BRP7z}P~YcJU-Zkm+Z9G&p|9_7uho9!{{{I&kzYu6Um;(%S0SaK-EW0I zFl&qWOYOCWGw6%kYkx*p-yyI+uN4dtJU-CaMQxTZ8_7-#&gKm(ya}6OCQehGha@v9%}I%`7a> z9(RVdC*iM9oDQ9Ly*aVpy6i0YE59BXk6wK=$UpYq_BjQ*FLFP>SQl2`ez} z{e<(IypN`-x)(UR1fH_yELP`rbmDPBcrI}X#xCjkG?Nq)Ujj(Z!Uu7OlTU06KFwG% zypL{E#|QYXF#Ni-R&lhyV3&#BM|Z0eYlZM#!)0_{yn}-iVvH9A*u#u-c-+waujyA= zccjC1z&Bp$oX&h6r`xEwcIhha9=r$bwe~9R%ga^VkGN0i`oZ|z>`VCH{yP1%28QRk z{m^zeALD)4K(-&|g2?CgE2Apk<$ZXJs+$9@RpJ*T1lYQ#m{ zcGQNbv%`mH1)O|3AM1UvjqFGETZ}h2bl&;=>woF8r~msnvvqvSwyi{*S#}rWA$!+l zq?-xe2RTw-V>sXF3uU_u^FH{B@D>}tUxrx2>6^+v>wPek?9uj5T8k}vlB=Ne&i1Q9 zzogF~urvK37;j?shyR0h-6bGHyyfIiz<~XM) zI~B2JoAWR3oM$~d^DJz~r% zgAU6uzjXS0$I6GlBN=5scnhyk#|G{DIp?ePk6}OH-N-NT7Pe5wgxlBN|ChVV$40+| z?|YYE`%91RJzH{G%=X;`64K#ff$uAe?>(QD_x?V0On@)P;n!uKQyK4lEX`dIvcL6A zt8;(xdC)K6+u#zy?MrbJ+Ls=bwD%Hm`~C+cq{Gz$-w%O)%7C?Or}zHPq#wV3lvsQ_ zd{N%}a|yrfADG|a(76?U8TuuB+g*ae=f7E*?62l{Tz))ANQYGdA7T{P7q?#-VbR|E z&q;h(izfSvvwn#5mlnZSehkCVxf>lEgRlHJmk`#UUDu50ubg}*=@91U6?2P|Fo zdhe$SeC3FJx&OSW;!azI^G4qLEmfV6{goRxuX9a2XfZ*5%mR{t`g~9b)a$>5tl$4#XpI-Y1Yh&|5H5)%6@cQ(ZH@KMUH=y#-Su z<8!%j`#N{2;bp!FUxG^r+aL9h81@H$R!%zXAn;v@|EX4gjc`7}du@W$U$POAFdEOb z!2itq(tB;Xsu$LuS&P%TUpqKBA$+}DLRf!xT`{UZ%>T+shuwj1Jpbygb(Q`J&w|#* zC+<-dcTz(Y7vIdW{nJid`=kQLJ4)3#L&Y7Rjq^9Xmyc1$1@<+V^W$pWnkv)=p% z)N!Hlqa5)+4xRfc|JpCo&ls1$`eFMwL0`=FgYPP*HXI?^?_QR#j>mfr^bnjs@6EqY z_D}eK;5Ypv8RuVl^UsU+PwW44G5-t>!WZ%X&cE7q&1n08c3jbeDKK~uGA7b%x zVBLDRH~$QET%yx2**x?M{JNa5{@~4TK={S@TWJ}HO)=X@IfNY^Fai@Trg=S9=YU>59hQi;YBlQl7*4rhTF7iu1h}&y2RO z@Be2yI5;8w9nSx^i>*KSF4m#&|K;%iPCvj}UhchEPmXW!xh|jl?;da7-l+b3|Bv;o z;2?b4-QTeNk$H@#d{m z^=tY0sDrNPXYCX=S=rH>yD;L%D$ZmcI(M`aj}yWZOgsWR#3CS$n0jmp66mr5^8qKn z9?K^?)UY`m-dx;rc!A4r%=yL+VH1_epBk~lic5(O`WnW+_KWac?h;Hp`}bRPh-rrv zNg#m^E1C*?=d*k>4kM#r4_3#>T~Rt$wK(qWpwXV=K+JuJtdAHVpFH#c6|Uq7X{G_d#y>o9Ll zhp7JUw)g@#NFe~fv>-ikMoL=-t+lVf5SvR&MPK*&p#B! zXV&?2F6tc|gfHm85&hwQ?HKx-4HD8J`k8BAT&HsS!Fk0L@A-6zZ=%S@dBq&>`7Tj> z&oC;Tn-ZWi`kUnv!uCgTLJa$R8~jO!(*?dMLO#wb=6TPzlK9~N9DbZvEbyK`Ig0NM zi?5S|gA>xJJXAf^@i4;QL0%$9YAeH~U11uR!GEyrRN;E+?wLVuqn}FLZElLhW1X z62kUJaaIib!#YU?>2RIES19D;yrSBB?iGozLgeGTVz2kyBT;;24MFENbZ{)bT`nPF ze{EvvZ%bY9CmsGG@Kp=>IIlS9J=a&_+biKQdjS}v(zb}IC_iG zo6fCk%9?Mq@0P|cA)>!4W9qLBNT9goyrcK@2#K$)$fxt` zy{B)8;!9#&I>*Lp{EzXam{T8L(0|*;)ZZ=OPddan>idr^9ff>4PxGF>O5(d-91cHACG_SIW4CC?gI(wFkRqF!+&3YbUx5~I!@y2FY@Vpq&M@k zD88WbfIK|(sbQ{Wqj|2{rCAMMS2LE?i?cKLKZ#hW=Mif=r_ z&^aXz4o(Q)M3)e@zxJ{1Z!SnkhYt&Uqw(LzN9WVMnHNiZQ$#+UFYsp8j^dkb@vU`m zEWSA|A)>$bG4%)Ev4wOv6ZkMz47o$;7e3+tao6BIjU$_>V+YMu$KKgc>8=Zq{}S?x zkiS&Lb*hW}o=)6mkJ2MLSXFP8uB zz=dMkKYZ5~YD3}wx4`E+`E>q`Hv_M?bMwe8UyFP?FYsmzjN-HYKPOlg00zRB>i|dE zuS3lCgYVixZMam}*Ejg@>yOS0y&2a_eDL`$pU$hj8J9-!6*CN-gY}2tAbf}O|1>{~ zG5(V8A{`3I z=aZ>F^h!ziO5rcf1)Eb>$RqdONxfK=&{0<#luRP7W_(0N~~MZpHaH zpYBbMkIZ+s9Aun2=c5STN*NE-)L$j}F6gile$ba!saPJ*AGZ+J2Hy1MqJ1mt1^Im5 z)|(cM?<%eT&v_?`=WzZ%KIZ(V626OcSSkE}WdoKUR~tIPp({W3rhTVsx%Gic(h>5m z#Cz82EXVmb-n4Jjv7z~GrS<lW6pmnZvhGEu#;$C_VhD=HOJfAC$Eq(kBV zE7J_m&Qs8TKSlrD>rER#>$Jrt{scB%S#A0+%IeC|-V&sI>q2kJGTA@o*?j1ibotA#-W1$+5bnQkGcKJo zB8qQ;OAzBJcj}n>TLc-T!`B7Am#utiTf$Q4O&KNe!6%b`G5%$R0% zG7OzF*ulXGweQz1A!2_q=RcLJKtekFRN(s<|IvOJ-!zRiRSmo;xZTIa2bJG&K3`|3 zL|?CJ>P@*ms=s`TFBD%9zJdroH~wLKiD7@0AR!$t7xHKtWQpkTCpHQT-aZgnRn})==wlaJ)a2UG2#t3e~gbg|EanV*r3Cz z+5x_*S}fn#A8f5^v^NQl;5+-Pf`4}UBdi_0Nxc3d@ik!>I>+F&n4rHZ?oj;S;B)qe z@wuk`Rbh-H9afz!@STqT)P8e-9ky8Yus7);F+NvOpMgIl|5v#V=hMAOw?^!*s*S;y zjeZs!gwH8Gs=t`?pQ>&kfex!K7x-G>zqPL_!kXqyN)+QuRYxPSb354Q8?eve-lT4{ zJ}&jwmCNYt!T=rjkE-ikg0MfXO-%jW2Kl7JE&^XC{GVy;A6Rr%x;J6I#Fr-W>3pC! zVOperRNZ3n`fRZ@eSnsxZ2Lty$N?l z`^S9@LTA6{qoH5IH_|0U><|7ehW$+i3F&Z%z;`Fh=l;QcVW~IaHrYQ$b3WTA+u|B; zLPBJGu6mqd=R{{C4}|YI_CVN>Lth`9X=-TJ#6ri{a2AK7I_oUC4&At-H7On z_n+3r*!1swZ^B9H^sxOITsk{|WAV)k<1_IeUx10JzYigwbT~`kn~DF$*8Zq1U-!n9 z$o73%;#(NT=f=O*G3Ot24ZD!Z_?*aE`jyAF9R>Y zNar-@v&Ma!)wK{06F`hmFN=3b~OT_i^>SH)$}bN4CO`*Ldq2ME-K`kxv!wtCRTpGY`EY7~YUT`n%0A$G6d6M$h2+ zp&0rb4HD8}AAv8^%0C15GazQ4x5#_sZIbWfyMyzM{yO9QA@7l?k^Wh2{DfYy(80k8 z;Tz==!uC)1rQv-alY$%P*#4)3gmgGm;JX|DKQZG+HJv}|JtF6m)enh$I{(ajq;C|T z@w0kG;9f1hsbPHkQ&Pn9nKj2Z_{(b2;dp`XQI;Qf+}A!U?~xnj`0*6y^Z3DismOZ- zuUrYYufe5PMB{<#mwcwSeN$5W2l`_9vucd5)uhAO0^c(%pZy2-m2KW5mkR$;{i?x7 z{fGO?4)2kZMLf^_*R-o%5se3`KaAk(=^luTiI2ul(jnF#oPE7vSX_(s<~r!h-!1kY zKBP_#`o|~mDRpf7ldiw>#w>`oujvAp1B-|xq{4$Stq4kV<* zF9kmIStlRo)y3YJ$t2(JAK!64y=R6Fy|tw`W-PV8?7wDQ(JMmn0^wT|#piKrM_uv&0ANn-#QUB1@*@VM;@Zw1S*xJ$J3%UamsC}>I4Ekbx*8XTgJXZhMnhp}u zVVnPlw)cRqqUid^=WZIi^kPJ5p(ddS0TcuT!c78^G?Nez^|>M-AP7hkJ0g}xQL$r3 zv7qt@cI*um5fv#?L_|eJX$c7-gp~jH%*@W7y&*n48 zKkvOv%Ghh)blK21@f&A$sQPu+8|roIiN^iGo)Etl|H+0IGk&A+_acmC_aQ&P8uh&o z24>?Cp6v~P#AF;-^Wlg+d!Gx;p2z0HCBHe6hQ0P#Lr3$QYj#L}6~V03%xt_JRo3ru z`TO2`pr33wo$;F@%a{IbFSWIKf!VWp`@5bUr{Bv0vj@;|-aqct{1zHInxD6W@x$v$ zPr&b4=qDR4VEpDOor40%-@$ME1A*D;;!G3YU^{!CqwKqvZ23W8)&PO~0yw{?qz-%S z6s1djQvEJ5JN)&l*M-*!tKYW)Asa4c{2r9$%lg|(w%iezh3lza`-4vgKV{!}IKC<{ z^PX_~y)J3kYeyS8_(A-<1}XU+OT!!0(xgzt{!49{Y`C29TgJ-A@4W{CGjNN&#}6^t z*zZA79hiYvLHOeDUe#~ywdi-=M*P;8KPA7T;8%EI9^L8_i64y}_mT}i!SQ**>02qB z!RQ-T;=bWon}j$oPuST#aUAb(ZHOG=|K(=--v_MzP*;!b4$Qci>W|G=?EOPBvDf=PUNY$C~zny4iauFas}m@#+gUG{?!F<${B_2?62Tz@9P=p|7f`VRM@xIx+>&1@#}2%X!`~8)8Oo|MYJDc zr?esRGPgbMgUi9@G{Qc$1^VL=)E>XHzSe(N~DA#$(chrYaTbfDko;r3Hu-~L+NucP%4 zKV>W0A^Dl{M&x{NAN>73vf=rRpQ=}9%L+$ZUb z!?V%*1qQ^i`y?g5xl+ddda0{}zR7;qnjN}+3r^a9sc(=CXE1(Kr3$CvdZVhMv52$0 z_s6EwYklb@m&qg{%c)NB-ZKsVa!5eujS{cyOy_*BsHnsI)V|y0aqj1je9Y@f-AkzO zw*&u(IPx~f->dP<^0?Db#yt7^$WT$o!#~dO zj{yIoI3m|+x#y?uC3G6jlXCP?eu(2$-Kg@P27ZMo|C^WpqQp53r+E1Foc}9wzrw!= z{5ztYuTy|N+MI@?O)1@MVYj`77U~_-_IJFHyFSL)J0-{pRV{{{GiqU=GA|4ZZ7d3dD09)2&w{{{RJQO4JCLmzEUgH`gIKFaEd zXb)d1_p9;`0$(diYkB!c1An?6cY z7=C}0+^_Jpz&8}7NemBtv^fo~m*4bJ+JK$^{#a@b$g+ zUy{J_{TaRw@VTPobdDc{eM5y)f4h{UkK!s8$My%+{{DFXYCYtE>qd);BIX}~rOm1D zB~jmQ=I1|L9#{28WsMZy%IjLXe}Rv}zaYQq<6FGy$vgi7xnJRPfe(pq`M4JPXmje{ zFTd&ITRf`M!(Sx#EBr{{Cx~yG^YahM<4%1QFC|`Z{$m+F1pG9y?g+2vn?Baz z@_|?WWVv6JKLPlw#kwarewsY))HivoSeL{3&t&*%z~3a+rE~n%8sAfX)5kX@9DkkM zugbp~_=Vz|J%p$C(8u6eU0sAT57*T$yF=p}3Fni0g!6HYdb6hM2T?9g?|G0WeM|WGhg!5m< z@E8y6e^ab|gqOcu9(U@!?83#`bdF!i@XLY!K&+MXGj92BYW%|n|MdaRU&Rl_|4ram zi?9FS<$s{@^F9219RG>jukarLzfOF82gk40c(0#)-I@EzH4MKR_)X$#`CJK?zlx7e zJ+Ggv`IN=k{p%Ti9q>EE8lU|)>GHjPvStFyllE_A_)Wm?7HjzYF!a&p)bsku8stG< zKiwsdtMlIh{64XUkJq7(Hm6=|`Ar{q1-F-{?cXE!EBtQY%fwea&w)PLoO+J@rjM_N zaeT4dukibTuM%Gk;`Uem-Kkq{@L%rZ_zH$E!+O_f@#XIv52udJsr#G!rjIZ2NOE)j z2h?s=eiiV|#Fuw5JoMQIa2>v`s%MFx&f>&@I!Zx5_>#s8@a(Hj;ycv8r@x*&?$lN7 zl>T@JkI40oH;5=iJ!pn!{l*=PXoSCyvh3?^wH+j)$Iho-zew! zJb7HseoRqJhp+I`~v+CPCWZH`l> z0pNEl=QmF7SNsaWZ@PHndTt+8ua2|J!#CsjDGZOX`hmIP4L%NoKH3~-o&2Vc*Ozkq zEV*BmKOOja;`PUP`E%uQ$MO2t>+@NBIiT9D!p{Z%4)OXm96wLvpOfG8@p?NE<@L`6 za=*gQ1AdWs{S1!3Lmqb=uYbMv8OJYV_&b1KEM9w;;}wpc>Ev#&E#dqhWcWqEFA=Zt z_zHcrIgY9a`u*CC9RCFE(*9vF@XN$&KL4^r9%s*06R)-8{FPnQ`GeSjH^ggAIsauE z-$Q=W$I417|3vN4ZFkG1ywbZ2dfyi-`MNNaL!0BYl;8BR@?p;F9l2lO-vIt|vGQ)t z>wS5gKP!0UEN+*N8UB6XzY!}ZbNuHDZ+rb>Wm8`MR}7Ddg997IN`9X$^wCCZw%lz+ zF)#mnxm)qa^NtSuB3Asx%ik!EJGR#^R@}_{#TI>B*^&NOk;3`?B#$fo8-;x^O03}b zd80hq99y*?`u*w;9REA*Lc6(LI8Ck+_Ow0XReqo6fxqN&_B=@O>I`9d{bsMm(|stI z*gE*Wcy$81?tkE*#(Q}cUPUB4Jf6FA0AnwEl$4{7S22xi<{1whQTy?{N2kfH!k!*2 z-r2?D?lF1Xv4<%+d_MaT%li)0%Kgedzkpv|@$6g7{;(Hq^o&?{dv+AF&%rpkTjC*W zA8aa~&E@#I^0;FsxNz}IDXYJO4H>>J@GZnM|8RU$g|AcP;qT!1(;2=g@Lj|+H*q|k zzjv@bt{HoI&ogl4#(oFeD7}4?V88z$Z^;o$o6_?Db^ipGHhSK+yFI#vwcmq@a<@8v zDyx@x^gCXD7kS*N$H4uQQt@bssOz17P#$;cOjmOF%qV2-=ipGeU!6ad zRUk5k^YYP{vC-O1cgp}xPk*l5t?5 zNaMZsn?9D~Lkxcr@RLRQXpSGN@d@&qKGFlc{ZEkl75}lo&lG7D96wneck0M5`H{Ai zRX%l!&}3-Aw!;B=0^OCERPJpUYQ%-hes41X8! zkBeX(j(Sfqz8|N#ppX8t=9L z)ZaP&MTTDr{2L;5JIBAG@mcblK2m4!^IswNEBn0y{O2Nd634$GkGuDI(;tIzAEwuT z-qCo(7sL{~xRDsVkHr_n8`_+>4)U8m2H(r^AItr!{5MekHv+fJde^DJhc+ipe#wu) zJvja=xliFg2Y#a%oXGLt$m8zwFzJs$tN8hU&+y*>|C1QBg5x)8{8sr*AA|6!FYo-f z$o;DPjllmd2KoHYPx81EyIOwJ$G|-t|BKwO@IL{+R}B1xm;bvw?!>N?-}Et%&(9wG zOYT?r-(i0o=kv4BXCExZx)yKVX5b|5e-A3X^t{eyJrIAM5g994{05dbC-ycahtK{i ziT_sl9ss&VN1OdiEBudFf6!<2ull_JZX7!zk13wuR9r{&f03Ohc+=*@&QL$_+5c|l zr;DTIeu;;yUEEys=jRE1w7K`w)9?PRSsqkek9HxCLOVs9w1@mC`k%(yDcUV<^jueW z>xXFwQ_scCKK+Xwn+b7I@c zZ~ExR=O>F*|55k^;CqOEe0~!8Xk+(_iGF;3qPVL(uJB2~_Z9v4`~>t#e2h0gdM>KT zJAW0w6dvuQc(6G4H-7$oHQt*aJ(rJPiwCgs`vN~qoXf|r&_^4+Tg2VY9m~s4le<;< zgMrTz=khoSeYCOl-=c37x4-g#3O@|^QKGM}{_-^5%X9i}=j9j5;|iY#{H3BVk5kY` zo4fv)e)pZt%UAh_!jA%ey6Eexze}-iBJkG}RBnAQVEwdsoZ3mxgJ`xA@9b?R2Gr;L zCd%VZjF-pveoF+r`kNw;tMaL=>qYP7y#A(Zyy8iJ^uC1SXX)cP@>?FqD=a(Ip5WV^QH_D^Ui5Vcj>7&PprnCH}k6u$a{tmfc z;W7VLyhQXG%kc~4aVMsk{HBjy`D~n1ya<@ZcotZVcYGkX|AT7(*$rU-V%R@T^sZ)k zIqOEtj$bX0JJG71>5rr~9KVL)R|CIEB*k<5I*p$rzv&}! z1B-LT%C4&Xb-?csiF_OceY82zx*rn$-@N>-^0>lp0)Dqhv;GftpAk=VCvvmsyZKm zR3}h1JB`k~7%=^)y#W9N_ZXmg@g$Zz^+e=D|cVIUeW`{XG%HxXg`wMudCYM>jBvB4%lzC z=zwnO;d{vAPSkiMhtJk^`1$vi`xUrd18_VSxPTE%ev!{mO2PXoSCw5;OzEP33CYAnC$qvdjr&y)KV zJ`4DZMN8iPp^r9n82L>fE%P{jl-#fIg}{#!Er;^*FP6t0%Ues?;t0oI%J3HhKSi`S z!13cWUX3T{j}|L<`tCw zW74!4lV)8rbjGyV(?LU)?;fY}BOU)I3F{w2LsARU6S^cM;NnhNj~?#2MdE+l@sv{> z?~&re|Cy9BA}e9QfP~D#>`-AaKU7$do|78Nn>I69^7||N_>d6=7s|uRegy zy_2CK!}AI~yzh9Bj_2eC^CBD%=H?XU=Vpa)`*wPkcYMEF{#@L49#V=`b8yS=rTEL^ znZe9ZW?`u3iSQT5103(yUv!G&!BZR`eTw5bCqAA^=XVl*^7u*k$>S&CCy$?mpFDm% zzdcEzP%s<+3Ni~qMd|qknYlTkf)PWoa#pvG2*%FHhuk(w0+I6OqR;sn$2m64f~ zUJwY_RF%C#`RPScgDQJydQN(NW-t(FOhwGJ7Wd4+M0* zYX8s9Koix+w+egvgLpULYWcT)b&asEsSx(fcT)DNir zK+nydo+@0cI)r(E`H1PQZV-V>_qckbj1&KfeE*w#Pf|P*r9)$_y9d*I|A_D3k;*}T zlZ z$@R*qdIaVC3+EGqa&8xa&<0)39nf=6l5`-w!c>LGG!%AH&KZ%MaDBqX^__(O$tGEa z>%!?XY_hcXV2|J2j^H;L{IG_n)x+SIq4`n0boJ!6oenvy-q_35FKxa5`!9LEt-SM?dk)TH z0nP)HB(0XTP}Vs+Vr94fIl1fmw|UQUY6U}SMIjIJlr<;_e0Bp!x*B~^CEEZwTy2y8i*!L ze7CLfaC0vN4)gZ&`vLc+2we2H#?iWiLrLyJn4TuzA^ck&z6x`(hu#AogW*;yfWL(C zt?t>|S1#TUYR(gF>Ck7uWdZk*2#o&Thx7Brn8(FceGA;zz!d=ZE^zfl3u#}nPjyf4 z{uAQ4z{B0L47l~c{R_A?B5>hd8n;Wzz(2@-O!qHK-*KqQy4#`mVv?S#JUvyo#(fAE zaOYnEJ)c8QU0?a<`p%d6k#Dhf_Ym6m{PDnT5P?zu4l5sX26$hkeD5Z4+1 z&6hg=Zr=GolwxRF1_4e_j&?$hM2i%_`P;^UJ`Bkj^ zDvV>|t%VER@>&1delFzVpl2cU{3-$?R%kyY`-f>Zviz;AUme0tC8dpk!#a#s#lW@m z`|(mWzd-K|b^79du-y+?3m4LRLs9=*_ju<~js8*!A27Oz8yj z%Q+9ff7;6W&-RtTr2vO_sI_hg+<4bNOWo84>Ai;X{iT@#^Sx`WyROsqu$A?vLtjBp zU+8%gdK?kBU=#B_q%lY=gIP&KCf$sC9Jz<)B91W z9$0@m^d0n2{C^*MFwv9u9`heHJ$>zPYmR5Pqlhh~i0AXa01kO_Ugxm$&(`JtBg?l- z@3!umLeE*C@&|c(4q>fB=_u&=0eV`CK<=ab{CoM!XYsL`>URuq>wv=qZf^as^S?xv zPw($^`hEo2C#}0CsQZxZt@T;?f8f|e==l+Pl0+b99zTCy{flgEG2r@$ zK=x1``(LTgf4gV@zVzJQtwOYG!^%GlJ#(RFDfIM&o;0oJxcCUa{43&!9w8Uz zWrpbKJE8Qc8OSkbxnntuQ>d@lr8gM++ohKf2kS2Rep)IYbN6n4D!l`;H>3PFQ2qcB z$Xcq$L&ud5oM5;Z;O+zNJ>Z4|mt@9Ks{Ff+{q52#gylmp#bsj<$>S3bSBgBV6m9YbZ``p=kEFl*ZM>Ep+#DpB{P`tkzN_8C?_e0?cm z`i;oDTjPSpuru|zm+XZJI@8{;HlP&GRk#6bg+I@-+z?N$3^_p=`s9thA@`~Xq+hMuces5>KV*#lIl!F>9O6~$ zmqZ|~TI0wLKcC1Bh512uVo*0{$r~J9y)`YMw=MK$LhmZ*%{oDS!C#z(b$JHY4Y{~z5!DvL-nkss!#hYJj>7JQKlBM#f9VU5!~KD`pwGAd z0dn)Te$;zHPbT*chWIuERpP@6;R4>FhQ}Q_5b^9{@blc$RFU5J6 z-GK9?{G(O`&VJDNbGw`JxkSsxO~!WF1jtc-QwqKfjGSn5ucxmDW0kVG;QI^YDn+38 zZeA~DI7B=|n-Igz2JRlrH6pIGX(R%@-q3!Z|ym zQp`)1{Tp&yAXgXq`tbPUkArPeJX~2D;EPkQcP+1iAg5T%IqeTvGo=S(gz_-)D5oa%bq#8#{CN>%k54@PWnV)7 z2he{O^cR3fg06S+Ba!^8>q16O&3F5PTaT@uWqQX$@3+tkU)Lr_1iC%T+G}-+8Nf-q z+{bW;&t>R48`6P8e$y?eww=jJaKah89$b!C*2y|WU zs~^*GDWEVmc_F)TrW`oad;FGHJ`xCVr&Bvcb>GMQgyMDQB zG4x_Cc*D)md$S01{*sM1s(Z42jq?bLhpPPt3sST5vfS`5>uXztJVEoxPAwRY>ktKQ zTbAd^@{hxvzz4o-1Kv;5<`M8YpSR?+6>gg~02Ko!2 z|3m0UK9snF@jy&>+sWb4kPAWXTgYL4E^&;HhtKa~{?g#eegS+v-J6Z!P8s4o`;O-=G)yPp1hwpD2c2|9q)v^{9s{I{+Mf z)P|pd`&$G$?$J2n6KOmm+id|QartTb+P3l+C#d(Vf)PG@D?UE|+v-}6&tc>whaUu= zBj9sb1UeKm``^LjFfVWz`OOB5VcQ_j>UgCq2Og37WkzlmJ+01dfRV;&tuA8vn?V2b z!rq9rP6^0c+LwF%qSYiOhxyLK_ku?aX_*C{-=TU5n@{V?>*XBi z$6R0%#?Q#R1MM8`7ZEGF@_Kn6a<2(H5$n_wkT0~m)s=&Oil1!!ApK=dZeD&y5LaS# z{FFRQ7*h7A&(3ow^rOs;$kh`r6oIzQ-1rQ8U`%QHC-SqypFs}Ktw_j++#*-*ggju8 za3218X^FOG^pApm#Lv4xrV9FyP>~5^rOs# z*PwrZ+kaq}>7HD9XUKJj+=Gz&QUu~2V|iSSaj%NUA8uT6S)`5~JAUR&*Cxt;L;q!- z{=-i}e{bkVT_k)8{jI!lVat3^uDn0w21D+7$ZZgT*rh_w;HmtLkH=v5-QhfjTr+Dt zxG*9V?_08b?C=WcPlx{3p#LZ6Pt^KJj^#<^S&+K`a>xr3FrJQC&g|j8E-G5G{O9l| zz!d@a8F2f6>(27plf=KQ+~DvLrd3fr%JxUzP3Gn93Nd`^kRz*GKR=J>Z8(p3W>3WN z@=L%6xkduUNR5h!ou=&as znETW?Cq4nVYk~VtIBjj<76`dA^W=Fg@xfz>Jvy=5M zuk6>{|A)65T6af-1vipY>xKQvK3m-O6+SAGd?eki+#0 z@eJcp-OE&vZ1=yrc6VF7%v60$q`ld=xI7;E(f2lC-l8q8&xnqOhusBp60Y6w5JbBi zu{`+;$YE`6?MuwxR`)UiTK7Las&si27SL2gFf~g~AH&^Jz1UqEGyO@>kG_$-9{MNX zco*Yu?Jk1J0auP#o{apu?X_6H_8%S(jX9Jb*qs!{V`yPP#&PrFcIQJ(KdyI|qfaCw z$7qWMy*1t3{0;Tei^(D9C`ZiSbPnXO#vIpK)peyv{f6@3J~|*8ljNrcF+)(GrxIno zbY%L^hkmrxO{viTAoMph?bPlJ8<~2kgj}t#JD&l$mxZW$_(b-A41BA>T_o%y(b$&& z-1ES-&^YDa5WnTKMrr0Vyc4Gl89F@O9dZ!wGciWcdYyRW$wzPUY4+;_kQG>-WE z?BzEeo3v2Qm>k20+PFM#wAaq}czSE$+m0Y#=!`tH?bkvaEnxNKkB@fec^mVvuEPETy`p3VN3n4^E6NI5ya{vso00Swe26!Tg38W zHcp^sTTqyp9l~HGbx0PLG)Ya=w%U%=j@kI>$fb}Q54i^*ho1e9cUvZhwSaDa3}BAt2y)p???bMK5PxMbxz0w;F8>R1H$o2iUAwa(SK`T?;q`C3 zmg@Hr$YH*vU4{^Uw(#W6tjqLOKn`;Qo8WWW^@H3Ot{nQ$FUQp{%~%&^25AaT8HVcj z48&-+KOV86?|$gp27ReQ{PCEp4|1&E9%%tN%)@VjZ)uk=#O}p<9)fe>5%boJppCL1}sVhiN< zL2f4GR-)XHD;K%kFf*%ibD6$9&{qz9@OACpLAjG%eJB@mG;TYnIEpnk4Iu~L*=~&x zKMrJagP5Fv9CFkyPeJZm$i2(tVm-N|4&=^&9CGY-xEFWx`An|8k#pj^LJqQBUWObl z)@}a6lfzu6;dk^*$YI>wh5GsLLTrln>aF8pPp()8VU5|wkSizKvl%B+?FI{QJv={@nInUn9w$;e_&uqQ*9NpyR(g@X<;S$=j%*xr zvW#A2=T+;Uf$c0`Lzl>)4!q*Wk3%3WP8j|t?$9)MlrdTkjsNyN66t$gzvlRxVlTq z*rngI^3kz+ADscY(U41lTq5L_ zn>cQFgw0LA?F~7|b{zt_zIZ6{Af~Uik+Y93fZSNfA@6U07UWiWave&IoD<&{a@PyH z2ywUlAUtGvxF^@qGII7&#L^1nzFp6QTpHw7dvYDN7&#{%byaa2^!*9B5qOyHNG6AU zZvQ^|GUTp?+-AsSLT){iLtk;vSDXd8MZzA5xY2$z9$v&V7#voh22Ls_{a zaLbguL~s0N2Y3&+-YenzD>gv?Z0JWkUd`e}`$|u)VjJXkLhe?`A=xzYO}HfPTd5&z8IW4}3piJdkr7Ma&+FIjr`G z!=Lp$kv)KW!^2f#%yblSek8^l?GZ;meOu$SKdwMukn2G&lhuU}>(0B}^`K_{jaxM( z#dkikUHJQJ`-fTi6HtCzl#lU5d&K8YK4ErV>d75F4RZA$_a)>Gg69BN4)x3C_lb$T zqn9qMs8On{;YimRo8QLtcY^+w$d4Nf2g5k=NnJhPvL5=k96#Rg5h}pl&{M{Trq38Z zcGApA)AUkc8n-l`=;^J5FFuMKWOH-yM%@1Rg!7reU1)Gld=_wsA)DKR5AuSKPt)~& zLOyBJX5&uoh1^iS{NMW(UJ2?&AYMleH8jHhJMVWb-;M~!zISgi{>poxub~bN0Co#9tOGokn70i z^Quz}5y`)ShpR-qJ&O3f8P{Su3=!gkWvt!oh}dqfnmq>h-_DpeZI+KW&QJL%cdSA8 zo#Ps0dVWr-yV?MGm-KHv&4nf6b9%MM=jct~GYfpsmO2!IPZvF}vIhD$fsdXMrB%K9 zt*9Zqdo+}p(KB=zt^$pnHrri7?fPeN`Y)dTO5_7ak%w#^3;iJ>-gmDnDqj9|RKE5z zjLxShJy=*c#5)~POT0Fdo#f_Tw((DxU{XI@ULkj9`P4k$>EC(0j#53}4_;S**HuEi zSIydyFFuC1BgqSaHE8Cv=)|R6nSZTB-g5ML=${4s$SdA+=Ml;ND;SUEkb4bs$Td35 zhg>voM`82izWSCt)S|H>FT_h8h%F{QVoZDVZRkhb>wtXZ-P^T(;<3n+JNhByFo&=i z@vFn*kaPI;THeoroA2Q&F{gbLbN!p)qdOq}uDXl0pA*+p5t?XlM1DSQgr-K#>k0N& z{#mzc`8M$1%`XnAV(Ao%}5=QRY;eFr_IFUDthSWaH#fd3?=K~ zQpRT=`1}e!7^8Lg2z-WXK00n5MI1rgr2C3+PYdpE`_Q`cHX6q$z2<_s{@dSgeCDf&F9UF3SaE0H4{#dU?vpMv*#JQV*ccit6p1DPChf=UN+ z7=v`cGZWuVWpZaRIgI@)F`uw`2jno1`<98{;OEN^-1Ep|v(ePgPH`SRef8nljn0dY z-!P`E>c*y;GnlH5@|Mg)R#P4K$ zkq1-`750xY;G2Sn*}rba=^`Gvq49sCAa@DmFed5P7jj*+oa|RA<^q$x4$1Ou+5XZp zi-ue{Iz2zv4ZXE)f31-Hm7YiBoDZKFc-Fe}N_rj;+FASutbDA;sk{v3V_e!X2M?`( zftByC4-x+g!@&54(j9>=#kTt3E3Gdt68zj54ox&BYu!=!J@9^Ul_w_Rsuhm|1feFEc) z*kAcL_}&1%_u`@Mt6aXYTM?5({I5j(|8W82o`qbBzOEp7821Gpz@5!-h}D&d>p!9n zI=(5yf0nt|BmC{-xbt-Vqw=HS?R`WJJP|Y7|Gs^=evkNeV0@7yR3gXt@oDh=3Vb_w z@gW{_JEp%PW>?~x!jG>*4&%$^PiZ;XU-|k4Ax>j?Y~^m?Feb;mv(s@ea4p?D2lnud z17tr4JImwa%5ipc{hZ=qI*e>r$Lr53$m3R2`Qd3L>^!j^pz;^+{a!eo&<|f(?DEBV zDIY^|z^*LD|HHz*5M%I8jUX4#^20FyaT;{Fc03jfTqSU;fNLkj%lEtbPtiWy=ZaDL zIKE#E$wI~{UA zK`ujxmu}N?vR-`8(GaI$4#e0a2{??`e?%R08YRTCm2UgPdG7Sj_b5-98VnX?;#plP zJ(cymOXh(Ea>-$KdbV_oxQC8sg36zo@aEbhyq~2p?HFb1_Hh^Ei#dQ}nA`fX9DLy? zmnFM=VYh3UTyMyo3pw5Yj^yyBEz^4`G<6jSZ8ph71elX@fhMa6mbKu|yU*Pxe9^VeL!yVQCpnjxh zQuPz&-;a-z+2IaCo@XD%cMSNB1mDi!3;+8rr|tX^#l!74DdnJ@~xzDfLSaA?*>(_#*xv zL;N3&I>m!g#d9~ie1&LM%H$CLk0Jh#9tAn%-Aj*gdzds?#=B;}F&yImF~t8Zg~CZ} z2Hb4d-Vyy&c6PX*B7b&ryGhTa?7{sR_^&WL9DyA97~=I7j5QNG3h_*}xeg|pVT@$j zGvfa-#Q!aqL+%VAp55>Ag+4w$uZ0|PfGx-q5)+_rtk$RenQ9>45SiA#|T!xzi z9OCts2Y?$Y#8VT!`!1V}F>>}X%-J484zLBeU?S$ro^H>0q%yglkV6iz1$jc^5FwuY zL+exaFb+hvZ{@f3Jb`k{Zrs*xIa#lFrTd!Aj1d4d?U<2=C$oi8)6%fiP|g;SBbIjV z!T2CXA46WTZ^!=hZfZ5>mtBQRfktVGzKV}3F55|kS<>p<*; zN+V|cO2SG4(+07jqnL z|ENOyt%`wt-a`3vQ2uCUAG!~{7cHaU1dwy&%qW~OX6*RPsnci6xlnMBcE=dd)qCu6 z=*8Us7L36Xu^#iWEx!8V^F?;Tj|S%mTsy2vfM5C(xI2I=(AT5M9`e3;PA3y{D?@M_ zOb^V3=Hn5E7pAz=jZ_~A?-;%IG0f*zB|`77(EET8kAAE5s(LjJ?|6T$+H+2JrfWh< z6V!U?Q}gNRYrwX}375doccYx1h;Bx`yRp#M3%jA)}52by9{g~^DA(|p5baBTX1rBX@ z3+8eY-xA`H@OeF*X{q^YQ%e~#X;rnP^DUg8Z(OI-x?J27oQt)#dP-IGH~;;$O+WYe zR80UMy_ic+{8EUAe_-Rn>YmIW zN3JJ&NM%8hISqH6JIgo#?)lIKtiGh*IgxqDOy1B(+UIId@3D2z`yBN4hTc6wJor7U zFaPs~MALBw=Lp39sujTDdVV6VQ$9F6%j+#kSw3>?-$-Pb)VZbs?G*=-&&JnX6|zzqZLci=FeaM!K+d340r^Ycys^G4MJAh!*2xL&)k0h9CiI)Ubp zLyr6TUdUYzeYlNR<|ou%{r=8wGn4VaxVAbQxH90T3vuT)8h7G&KuH!|a83#N;!}7$ z2x5&6O>SdxaW+LiHDj;hfeDu~9yIC2_$&gS$*}u};Ddbe-{)w*P4$!N$yMW;Ty-Jj zUWMG%kXz--frl?ol04L9k5FO0yYxZv@U;`sB;M0s^(^#Xk7xBFmrZ(7h&#^l#z#%q zxT1PG*IdHmV`JoKE}v@T`_&JC5B29agt+ZPHcu6{extG1pY5tIfy3B-JLce$-UDtR zvrokQ!R13SlIIVR+ONC}=sQ)Ff2MfjKkBdS`egMx;Da1u^~K=xgAliVq}wIcm+Svc zyr%ophvIqc?zea8UHUCA?%Gu-ry9Ay>haLK4tfV@y;NV-DZcS%8!xUp@#rJfUjv8v zk)$7mSn#E2VCsv;y}tY*gD$COOv#*@H)EPy?_(AM5TDlY5pI1|VJuyZTwwJS==~Xb zbF^N?hsSHX^;U*MoUi^1ILxmk?HA&fOEr%4|6$~u_)(Di3378F_b24GGP$pr+{KVX z4zT(*$dwB*|DO}_fSr7Pp#c3+-ld+KlRk<+cgSvyv8sEX)eWE@dBEzsg_CSS{|v3) zeg0oYhI&G^`+f}gsm3hdt}X?>0__v=AvsQnn?F2}e=vN~_?`2V*EYu3(C}#^>>7mb z?IqBMn!I^{s}FK4|E@lhsq0?vdu`p;hQJ+ou44pgE(Ik5Bq-x zKF9}d`b^K;QGaspo0I*Cp2%UIq=!|uYFU}vfMxr|njT}vROn5D-gVHM3B5zKUe$h0 zfI8m)$@54r%FXeD8akBB?}(4~e?B&8sfDRU1(~D0 z=&3ULp&_cqj?ZILGxMp(URWS+iFfY;R{q%k9Dqh&d3N~N9S>- z{g~EFeDIVVqM^S$cP#6x(Mz7*>ekst;_OH-*cSc*OD3THsEd-_7|{q z@*_fA7vs$bwnomY+k+E8&R26CId$<&+ zdAsW_jpHMK&}xgvqvloU$9%yTXF>l)A?Dt#*V|A#G4mqE(a69-EyeuMZAI!`>*=lj z0D9koUbKN^%x}zX%+~)@^L3z+?TN%WGZimNaZkqh8Gk>*)5(a9{t9om7~>m1^A-4f zg8F;_e2Rs*`hIOk*{}WA^BZ~B5uE_8MbzvB?lIwXjum3gA~PNmjV62gt8uNMW&`AK zy&(Ar^fz|v34UTYliLNkZIHuQr*mECtIzunUuOwi7ly-JdJX0-etH`?jLT;?*8UFu ztI@ee&Iw>{qvm(Wy#hJRC(Jg_ErQ$`Ol~9Okjwmp@kZxPLd?oJ@%8+Mo}Y69uthE6 z@K4_Z*H?&{t=W0jHTvzEX3$>-xiygM2Du;H>;6JC{D;YPg4{94ZHL?-A!acu~P z6Aia{xZ1|xfmr|3KHx3@j;~Ad#otVNtRWt6QkY9G_A=|IV7G?fc=~GkLSH@TD}}y` zg}BOnuCi<&{_FV-VO!I#&IhiYuyYYwGWWJo3}iv-MlXj6dPy0MT$V(@%Ch3;Hp>>ij5pxcVc<9X!>K`mg>9 z>%R>z@$}YAh2BBX+aG!{pFh<-KdK+!`V;)^^NZ4+1%-viH7md9@-gE83WM^AV(K|w zdZLEsQLS2fd}=QMAJqL97?X8=8+;lt|K{TZf7{T*)yxA9b@jy$zhHX4t4dz2?F;Bk( zc~s|8Atv9qMS^<}!b%)c5o@c7gsR@dU%(~et& z(*^V5lcN|P^Sm}6n_$-Pg4_|fPrz*xWFV@q2AETI{X)$f(EAGXA}{KK^<7uo!tCRF zzQ>8{t0=s_PQWL3L{4EwR;ugTOno)@#p6?pxLb?s20NC359WQZh~a#E?+X$Q(3i}4 zd;uI{;Eor8LkF02E3=Pm&+Z_uAUKs)(`TZW;nwLwy7{vJ4|_B18RzL6H%mW4{R`1d3 z=N9Pw6?&1kb;%H7;;k%hhCQ#d!6ydi#9s;=#`QZ8oA9gzG2sB?vqR?Bsy)*R(;%Mm zgIgcTGI|ha2oFtaGLP(Pgk<=ZX2@v|ckkI}H~FGDE*3L!54(PtliUDs~O z#>X{#fNKQY4B)N;&gD(@Me{~|)I5Nn5ZVo>ySb|AUue6!T{;2GA%TIt135>R>xCHa z%P;)-XM_6<&aOEM9OV~30(T2=ZCHDDpXcM%7`0_~C$p(8<$vgTk$(DlBdDR_!Dcyn zWx1+Xe;(T4X2Zu3i0dL5d|;<84+$~OeV+>1$3M3Y3fvXIB>?vgaP8SV$#(yGQ@!%Q zzo1k%A<3tS(dz_YZ*dj$l3&C1^fAx!aSR{dAm7yY^P-{RVmwySsLV-hZ*@zxnyt zExdfgiJuPKkHEbJ9M+4c|H=4x`H$Cr zN7SETa5kQ|=!i<-Fpt(1c|hs{jUzthd885hm(NJDJ)dLrI`Ok`uTuc_!FA-W6QQ@U zz-$W66LUL!lQ_&l8N0p@9LD(}jPtwB6=Luc8b^GTKlH8RH2%lOMz>4E2sggdJwkz| zI8SN^^Psmg&KsK=fBEzI`V9@vuKgCc*1%yN2G7A3gD}4%am2?wXPE4x=J)7EWMrRM zXOvmQ6MCGd-C}{!>%?PjAkb0Rmo|moMbH~`?E}63cxty`*H3DH0S?zfF2%WZT`a`F z@0fjj?OE|*^U^&1k@2+NAB@jD=|+13G`mf>~k!sm%d#`;rKjH32;Mz1Fx*6;!>|LmM#l2Ac&kp&xp?BF>*TN9+Ftc3PX1lr-CY z<9*VcF;ixbPfqBRaQUS1Q^qB54-k`D*N;<7XAg`-%1WKV!;w;_pED z~#H7hyhq@avZ)O4F8aaM>gREFwWnJ_}dlNeFtEU#NZF;@-ZBpHU7$cyyk3{ zJpbE0eEdS-ZvZ|XcubDnmk{PSi^nl@w7tZO9xIu9?9e*|s?zAf;70e?;eJox+Y zS9s&P~MZ^gM6l2Qz3e9)&ADi^NQAkaY)~C=t;3||3=gcNIhxnyoN*1 z3h2p!o|e#a8S~pJ&*yop=bZ3}Rl4KbookSK&-V1jKM1|6gnj8!=uH%&r|t7EYQD+K zk9~Swopc6LZ<421V6HImIrJjO=+;Asln0q!dA;B5hVC=*im<#kgl9VBX7C%HrQS0= zz442o_dD2OB=nvOy_jE><*WGRi@W5dK1!?b9~_oh2#X+ZX7Xsab$5Hb#m(T2 z>l-_#gLl3V-PbVQy8hh!M*6f9Oq7tF>mtUuc8*_yJ{JqUh|k?Fg5Dyn*X<9uX9^p= z&l&GBhU_ux_RrOOY(?F*o*wZ4j^Uca&Uw%?PKdL9^XswTzpMh`1kv`?X3bnCV&wZ! z>we(riGL1qXF?DBZnrC;2j@%j^1a^&wZBZ8G;<7|iIbUsfo$h>S9*ByJn-#-Uj+PY zA-YwC@n|D?i1Ypw&bgh19emiDxl}!ePSkzY(-Xf8a#-iL6TZCL4bXEZ~yC9$V zBh#8WSu~LTvo7=J*5lBV13hm+&yzxQsL*=cbuZ~y_L82K;l1|~?QI0(u^)J>1K5dt zt{bjXbQpU)zBjF$VfjGaOop!o9&7w|egXV);2Vi3;%(jwPvxhC;nBxkJ6Q0m)&$^@ zS9U|&ZvS=!yuWrsQ|?gUFvq_W_V2by z2nTrul_2eQf^xr)GkE(D`XQd#Z#Mf=J^v)n+Z~T4jGZ=h<}9ffyuXh&cqe{2@DCff zum|budndyO7#@AxddkDs`9RN$xcvaW#lm&vI;RU~AkNMD+seN}#L#mdEKvtfH|v6Z z%9q(ClA+P%L=Cq@?JDFOpIz5It9PGsLStsl3|%&5($vY_t{j8RY)1FA8Axts%;c@^>y@ zw146oS1g>t9q{`P>w+!H4|#moN~~QnU4FYCj`e%szvp{S7~fANAL);*^Mw=D!n)uN z@*^(ajplqD3*76JSr^yW|HD8Q3y{$DxkLTUL<#?|=M6dLnF=za^ z9vF{0)?t))9=?BK_S=HLwS6pbi>hy3a1GhV<@1L+PW5fU)=`&Oc?+q&IUih)!e*CT zD!=td1U|S}>2Aa)3hmy)xY^pz`24LTQiJf1xZd^0OIF^MqKRerpsu3^$vEjytcx0B z<$geMlJSX>o*R5dxuwx}BtAt(K=L^QTwo&$3kytn$7Fd<&l)M}L`}1DmkPXJUE2rm z`yf8DeOa(o)O}X&Q)EBR2lG|f?2m#w z_W{;^qFQ*zTD<3wGl|D&2}=L!3l zPldf}ps;_%+L2$8Peq~4Mtv`w=$!`k|Lljc{~(n4q4LMp-@=JoXJvmx{nKrqm&oIk zS0bkrPR#vQ_CnrY$R3j=O}nHwryI%sR~rFokKw@5|MATJ$YH>T`iq0Ufz8Ukmih~e z4^eZa8oNZtUai!L+VWq=hjV-M?xW%Z)z8`ZUxGS9?2ZPXm}dBYy>Mb-i#qf0|2N^- zqwpX3TirFnsgLym|5ux_|1@b2=^v=?#*DJEXEXmAb)P)0`bP?Wzi4G&LH&c<>nX{~ zE=lsSbE4k)ujA9XJO#mXMR{mYB&IQ{;{${xu2bJU~Q_m<|H!1+dK zPt}-Y&?2%ueGM%AU%}ebEBG7joBRv;l9*?$?6bIkc~>bITqc};SZn|1Xe+xF>+h1! zS5n3A*5x$|E6)KNy+!md z=)Y0)AM0OCdEc<|@H^^f>-_h5eQaaL@jGg-b^h3JKA4ZfW|!2{h0Cu9^-&wvzqddi z{YSoG`25Vuqu;_h|2!&>x7RXRfL$U-KBi13`p^HqfA{IrTlH_sXIcAkOEEn6GM@B1 z+B&}*vm2sJF0w7Cj95kef%J#rSk)<mk`(OXUGiIhMBwAuCq?qXxLDc<&eGHu=0l@hKJ@!iYuM$S&&BLG z{hn&!QmencL|-8(*u`5^9OH8-{&xA$?-|yxuAC2ItT|4<7g)n& zeX{l&eZ4HkE?#en!;c8|aqFw6uCGPVM>d+n_{>l`2E%9e$91;9npnf|C|NU(h@OX7 z(pUNMXj~_ZzTZl39Bv;q4!4WfoPtl-xF-5p=p!55!T2m-<>7bq!&cf$+&=fSj^lUq8Y_4>oX={_XXUB*_{TNU7m|%W zVtn3X<>7bqIxD!8^I5}=<9GCSE4Uz>&ySkVvQzQ#k87kaBpab0nEt+wm51Nad#vC% zR$kOW?Axu&doHXz2hl-qk@Ak{3SjB~PFCJ_Rvvyw@3VqU`1$W)$MHM5(i&0{&Zk`S zdBQE7z9aPKu)HJsPw1onh$H6w_p$QmcRg#!Yg8V~J7S`Ac@OgPAUjUy9iRUHo_9*= zm6Fnz5)Z?tlJTM6jjSQJF#E*R^N!2k?W`da!ug(|`7R3M+f(Nk{}ta}KE5%H7$5rG z$r_T)`69n|{b3CK?rjY@n~rP$EXPhgG++2NZ;Mc$$K+}wDMIlgCJq0K@V~QXznD(= zTl-)6JHr}sI_INu2{9OBjQ+dezyGv`B#{5+e1^y(?BaPIn~3e}SV11%Oyuz)ENs6yiu||IS!4X zbG^bE)Rdq9;Y ziFK@jugUjjc=OCLH_Kyov67L0kZjD7|Gxk9?wukB#)i*a$w!=xxHaew@Hx{O_=<>* zGRNMY#bef^D^z9 zxV~o%Ol9>e`K^>?+Qq7!Yfi*ZB?7cVwzng6i)emPdRhlnn#m?ilC zGUNAxQaAWE;S3lh>^=Xo2Aq zrzzX&ekspCsQr!8{4n0#gSt^0@iUE4@vF&HX99uR;<~pqFAk^xGKv0%IO!rA{)_P& zjlZ8$?N7F~^;UN*Z7}{X_6m7i#y`pReycmb&O`nsR`wgzZ?wyezKP$pW{2N?XM+#o z+kzNlK*ksiYmfGSbt9v5z&#@Sf6Mu?-u|4sBx78hH^0z+~Gwg#$ z3?0qy9oELntOUB+MSklK;5Kjn{mCZuEoq>OMW|LnfAdg zxDNiUONsdHa{o~FtD-f8YF9*l6x(3K*sYA;CRx7f4``clX;#s5cd`SaivR%_?5YT==zn*C*{6K{NgCKkquE-rhfN;(=grs zs4lClE{k~mR6P;A2y7G z46ggqx6|t!;Y`>roF~v<-tQ!w&5w!bOX5UKn>Vzg|3_cOK2_l1+J}Bmw7QI8_K9mL zk2@)7lh~ZN>n*(U*&DA)`>3#QAN-h;CHr(WJ7oK>#xvaXo{07t0to6bu7g*9aS8Z) zn2r}{>v8j}E(NUp$MulMRr^Oy5v`PsW4Y`2C#Kn)%v) zoHB}i5Z5ccjrbLsKb3!z_iV|15$y-x7DqPBlI<(H=yf6bAP-uZFYJ$SPvN>JaI7!d z*=1;F8-#tHTEAe*_`m$&wlCPmiCd-mpKME0tmGxUeNAM?>GvWl`MU7_H%BtF55CA5 zl6~fy9m>Db8z$7Qi1xV$5URuJtp29p?^S}@w}ZBZ%}Soh#yfG>%j44j%C=TvC0|MH zPv@Jm{og6ev=2Tlzx4<4TWEGDe)MiRwJRdOX91x)T)_CvljX~ND2});vyy%NbCEv& zFuu_i>om8L`-Qjvr(~J-!AA@o{2+cy%nrqm-q@*jMdbH3AY{YEjNgO!dzEVcXzNa$ zmR2$zZD#VhIK+Qb|HO5@l^h7KU$j$f_Q88q+3J({y=iu+_MeS+gD8R#`K<+nY`C29 zTc%VDT95uW7vuRnE7_s`2Y-vTma^{abj7-t4mf^2ju%>q;|12e@cR8y>aY*qZs_0# z@mphdDErZCT-2_J{B{CDHvEL~`v5kh@=wQn4kl9mm}Di6r1D*U>*R4&|I2{gWhL_Y z3fcbDu-`s-lc9qj#BYb$q4=eqynf-M;>d=Z7(dtz{8ah)9k<&`Y|r~Ic$(w%yN8un zC%k^uu-`s-wV|W=6`LKBUv*xFHXr;g@^#Bg;mH5i!Pq&DY`BN<+bzp?Qq-Im^jV35 z_un#kT=n01_+4mqs-*r)`C@e%D=#cx=AY1#*;8M^pE_N_5HB)`ts1sm4EURu}n z)N8`tTPd7|_#d1qoU1noXW9Qp+n0c6QC;ufNzrB|0RjZF?*Ul?gs=r<$qEFL5VNoe z1{D+#0g<&us}`3kTC`}XbwNezf{Kb(tqbm`NO4C6MFmAo*jHuwzvtY!bIHm4! z-#jq$<<5D}eeb#F?ssO6D(}lxs#$3X{?EYw<@nzL|0f2j{wF^I|3ROI^M~pOl-0;7 z5gon|?Qc+;%`6xNcue{qJ1yn|B(fJ-|I1lqw*r3k7%Dm z{wMq=vXbw)yG93e@Pqi7-Ui|$f5d#4tv|r;v@m`b075n#Cis~mRMuzj76a+B8@cCFfoaX)!jjbZdhT{dlF@F5yN91c8 zBJjCKJKq_JHXrt7|AQ}hkzYn+ZwmK6)BX<)=->z0Z$S{i{4oB*7sWZOsrr}3R*_^w z(f&uGO%3vwxZWF)&HJLncslZGR_X2<97IPyyvQ~G^?15xzuewEc|8zy6Ya@vxfSgI z?fs(tZ?qO0iT(cvLgM{D`NPx~k&CqY!B=B_q6+m_WJLDsV!s1yIiO4)6{4Emcj9krexVz9fwFl+rlfj=&`kRxAg)F@{o$K3mfNaM9 zhlRgAfWHkt{C49bGQX7k(Ej2+l~*s4`{ogupNR6x{9b1o?yl|u9sD4Ex+6fLetE^q zcC-xq%@$U^4{_qQ2LE3Y{KyB2K)_vG@e1(aJL_b$i(X_L*|zvzvo!p zU1>IU{PNt>|LgM53k&3Z4+|1hUtmsj|{n;emmEy{xnyTX2a zpMRG`r2iz#E7{Dn|1Bk5vQJq1f0Uk2KZSkJcDbkHf4cQIH(ARMc96fQ_bA0KZ$J>h`F9NO3HL*q%s=EE=b>o-U9|a# zpZzD2Y&k6=?K`pW+AZMw+J4FST^o_c`&j+G4Q662izs8=hoxAQh0xkpTD%{-@TqGx;uYDIe*B|rTkrD{?PUD z@wxdXAn-q|mC!-$nR_q(QyE<>%EuM>+vG3(UKWuuU6$Xa;y(Re7m*^@OPC+}S2*0A z-}2Qz5x*5dfG!_%dtj-HkAUB`=5L4-H;n(?<$~WbeSgqqJQs)lLW38P(o>dSlpP#i z@poEIDd)ZK)M>%|7xUB2zPs}a*iX(+yK4+c+wa)io_T&q!0&z?!1g0f0xkchN!R-LqVIoBF8JQjcJM)y4H~{QnI9e+Z)apZzfPulpdY)c&;$d^S7p zZ4vb=KR1H*7l*qO^Yh#M=MZ%L@DbmjlWu>iMpoDAARZs5m!LyLkDbtc{P+>=%d5Dq z7x}Y}<-KAZ2mWy0Tc})Hzi#6DnjiWC?r!J3S>gP2-nl#f&9eT9{AWiH!2CkS2N=I> z#R{6=VPk&B0r>>~w+eonS%p{pl2PTnH%9Vn;Bd_kKIS!Z-WwUt?`M{AcfJMtZ8v&| z9~xr+(Eg1_{DZ$wUT^cz#*hu&{emC*LO8r)^fC3}tlvidyH(c@o(|OfkOyA8v;K=P zeqIX}a(BM$tKbXxc`-pisQvu@TFbzEoWEWNaDxqLf+2{%8LRM$Z!@Z#^}m<=VmX}o z;UNpp%W>Av4(FH2GVacQ8Xa^ce%V2QZ$Go$0DPLTUw=SgLl13wz%QOvc*R#4RnGbr zl3zy-*Zj~I@d}*vr-k#=m6E#?<=P&^FF*J*)PDYcjd1%_0sUebUQ^ZKsbyJ%)bBrU#Hin8>O`-v{6GKJAM?; zv0v|?{&;txQl|&^C+b)R%~M_>o-A&d;cO_Q_Yj!&aSZU0$nV4Iq?F!)+bkLRfEe--g z`T6@Xx`gq&9T3XHMS|Y~Rw3S_;XKe)^1F`jYkmuWUEw^y{d37rmu+|Fl7J3=5WnR? zfG(fqX8Ne<^7$AbWW%L`pVsLWqs;2Vx&NQ)bX&jaJk$J^0K3My|FLlY*L9=2)0zva zh~Fxs)c5~#v%En3P8u(JXuCYJ;Yz`81*`CiQRnHyxqq0n-)auk{8j+F&bfbZI6vLC zxI2+A_8@+1gFi#_m-dTbzoBiu@HfQKc6nsOX9d4CtimhWZ&W!eQ5>!PUgvPlZw;`U zos}EI`I+`#`>L;q_vzjVfp5v!Z?VHgUM- zhxR|JnX{7j(@Fm`?f-P6gRaDHM-agFBYt>>nvN#HRN-cPaP60nP&rDl)WwG41~(ql2!*?`RMZ@bf#kP4SDOwu@}IU+~+_D!ig+ zj4G$Nz4~pCzfn3^+Yf1p>gb>-+4)uK-$j}Bzsl&KEBHml1OWj*e@?7Petp0VHjF}9 zp#E(!-a~k6GXL%Mo1wgmZ&BX8N0s;4JL5H`^zVW!#;^j1IbzeSBxfUx9scwM>)t z84d{YFe=C9UsOky_lj=PIQUo5-NOH)@;O}d>j-R>Q*>K+{taOncV~goL095u2?zZA z_Xae{?;Jpohf&ZI*lz&q^ooARSDc)pVdUS&zU3UQ`3(Sel2a63zeSB>8F!~ni?4|I zjrV^G`)OM@Sw5rCc14j5YXv{;vtH2!MwL^zPx70{;hJ9+unU~RAH(fu+J8Uqv?k&= z%P6(^+fxTMX+N}GQDnm@f}bw)p4rC<`xU+~^LLKmhki`d5~pxoI6u?=YhUp>5x>P@ z{EEx46`hYJ`JwG%8={>F@^1l)dqsncDyQ%g(Y{7q$Kl$3X#b;DIEB1lQ`Emvru|Ph zI_OILmInda|G@85{)e_Jifp)4@LR$vyrM*-$|*P@>$f{NT=PTwAGO9QI2dj})BeXB z9dsprtAc=l->Li$?SB;6aHZh4f>n4$kw%qMuvF&nY7W=@(Edk#;uKsP&d;>}F-8Yn ziQn2FAmDcj|D&;M6xr}u!EX(#@Cx@DRZhW7;wR>_qV$}GyE90G#zZyz*Yj_^bMtd^ z<$PAu>#SSb1O1JtFP#GUJTKlQM~7GVC0}uJ3NZCx>zmIxT;nOdd!50Dggxo~7EwD` z#@)#mb0T~GX#Via^Qq^{qrrpT6&>}Bu&3tb6~1FsIfHMK{-`6>{JvCP^yv3sGIZGT{JAHgp= zg5jFqUg$`42J`y@{PIlvqO~8ojk|SR`V4;2t%CrcAAe4U0-NNA_KIv6?OA@&r?U#L z(6+~T{>tWWbUVJ!{2=Q^cXI}NVfKs8W*N6p=QIDo_KWV||0X_Iul`wor-}lb;}zQW7|%B~3;Zv-Ge@EMB?4RI4EkF*zkHT)8@KY+Kau_V2La6Q zu=%Rjukb^A6-_ooofPov#wxtR-x*cTpgxk{AP(33x&b@N8FW(qma~l8xXI|CEAgug z0<`_~_vt9GN&BI_iY6PP{}J#jVijJYZI1`OEBRIPea){3*lEtdSHtZ$k!9S*jePY_ z#P7TyfcYKqKj(+gCi$VgiY6P56Z}T83NILlDrew>(*HDX&2JR2mpcRR4(F%aY`1Y; zKnFjF-@G7z`5mp2`>9VFPe!A?iY6P*5d5b3{B%Cz4`*PJw4cs*&2Jj8w>Sg)h4Z_P zb-0ad`RbpD-}ONN^ZTWEWJOgjhc#)x6@ZWpuM+$&XK}AkmjnFa3{02y)8$6z703JD~LZUla8+)um*^hXua}ScO-x*Qjy^;Pr2| zetCw&HNOXd-QW!PQ#e1}hPsUp8Xa^ces2Z=Y`>8CZp;^it*=LK283+*lHm6|tMCfG zG^(5dXNd7q^gA4``8^NpH_m|6aDKX8aT`|{9dsprp9cZf|8$42N&8V7M>hOG@Y}#D zyaLSwe>i78FZpTSn%@Sr-=1?Oub0X8t$}s8jmrZ%_(A-31_9Rpew|-)j2GF4-wA%- zAnYL4npPN9&Y5t}U_LV1&-XL&jDy)b)(7 zhxoNKO8xR-o{w#Me@An)9c07iEx-@+1yi$?ySxPNwyMOlv5S>A3+wGe$058N;n@57 z-8_V^Qr;y&EdRS7ru}N}u}-gGk#}h{JqgZ zSF%t4Ai(;69)~rVe`vcX51T_Ih`$?)dj(UBDknKd{l@Ye#NnDB+W+RGoMhe)EBwE? zY5(;)wy%izRT`x_|9+wR_Z0llc5xmK5&Vi+g;!8(R5{6!(tgz(uKA(;Z$8aQIuUNa zi7ewbUSxF8mH3?(1cdrOt*12M|7g3KlMTlSexq20S5RP7IZ1FSYrhLPT=PTw-~1*g z>ArA&ru{$P=%6d{n->IVe#Za(^`5Z$xA`4_kPT;O|9`Pqx$j=D+;6a^vh5i5noj3u zcX>T1Q2c-NBk-?j9D!GmV144Oti^#v5ScO**X;e8$Ibyz|`CS~Y`P~HUn@-Y6{=bT4+{PNCgRaEy zu^>S6BmX}IzmEW+JbZxjuNjKLX?I-7Gw$HubzQak9&pUAYvyo-o#t}vbUCBNl1OcJtkJiIZE`KyO zZBBXkj>x|^S%o)vt5M}7K1Te+d_?oF_@3KXY-ITAH9!7e&qws>(WhUYoR4V!3G3GO zcoSTAJBjy`Kl|gs<~wxUgV!4_PT~@2&jx|tp}ZE&oWwth^3eQq=tTRA!)-j1ul|Yb zsV4#`K>J$_Uf`lDNZ9kF@j?sC9k(QX$lHM5ZdT_Fe%4p3oWyRTJhafkI(@srFWyOP zAI7hR7IGW4tNV(;uSJYe>hmj>{7#yWXwd=Ojsu3WY528h#wxtQD~&2AFE(Lq<@rzZmFFYS+}zV+Y75s@0qn9zJli~jfz8@5Om{Nf3X zy?wSnlmM3v%1eumd|&fJTil|+N%%)NzdkJEHfHhFKM}wDAb|NDEfnuVIJvyEK);7< z*dkZ(%V8DXVA~%_K(%K14dDBlUkeRMd-)vxInpO4=eZY=(`Qq@yp27 znO#-0NqFY(ad2+_J7DKv&%jP#Mk)99jmn#SRJqd*1Am3`E?pG@{&@cf&>GHzoVql2zwpIJeG&cB)}v%#dP`mV(_fKVQSOTcdu ztMCTb8dXk03z>g&I9&5XU!cVjC*ibkepj)K+ZbhZ(3SWt4gx~+kNO+f-}Fb@;b8y2 z9T3Vx_)@@c0jux^!{_wj#6KzdUB{uCAKKy;E1YKf zKBI%K#BXg7;PVR};BK;g_yiEL;j@C@8dl*A+HX`j@iEeVuXDKOhq-_jo1OUIhWnpx z_T7e`j1IaIzmI}|Q2(R;0Q~QeeE^63??*t$hU*2tb*#c0w9%+?;y}aJZ<{z=^TXJ< z#cn6=k#K(Bv5edBthet z20dt0IdQ#&|M^?uHNV~97w^P%39}!*cTI=e@S)K`SMX~Y69nk|EyI_lim+(H*2VIF@b`TKi zfBya_Tm8WwA&$0-Y}hhc@QY^^-k>XtDyQ8ul3zy-*Zk1_w=8hlJsQr>Z~q%!Gdk!> z{PKfZwjzWowlpP`CY>@Zo_>>2VIHZbwL30J6v2|SVmvYM*K~T*IM2M2-)xo!EX_( z@CHR2RZiQ#O8YJ0aLsQKuq&OmH-+=l!+y8n??wk*iQgSTfZ&JEZTz%eO!};kkyW4Ps(Lq<@_j(Y({C+9H zm*q-0tjYF+>H@Oi3xeOXEba~5XjD0|FG~Mg$Kjgav%v0jV%LQ8(_?72;c}ycuEcLs z5WxJ7fM4y{s#1hD#gE30Ey;%9a$>7qk8Qc0Rd@rzSsza9-^qSrzM$oHzT-AbGctVj zVw(Ne^9A|2y?TZ`kJEB9>(=&I53UED*jvaRhVM=tHx?EB!-*Xv{c*3r?^Irl=fukQ z&$fh~7>#rrMj0J+g*{^;f&f3ihnWS&rpj{+94)2_9MS&>_#I>w-awQgeK@hn!XIN! z=TM!#gTSXcvHX5JzrV`-Vp+y*DDqYCh4{4#0(^eO)pkCk#FiGye~6>Kib0zngZ_u% z7vr%CZ{QV1mD2{Fp9#uKOd^LfKgfD9MNS)jKfUDFk!9S5Zbk=PiC^a+AmHb}5ui!? z!FFsz^gm8ued4Y+&_`;)eCc@sZ~k}6dng9)OIWL#o&UCKHtq|IX;K*at?$;SEF^q7SFd-7^0Maj3RWD!7h!+Q|KaoPXsk<2Gnp`g+JdmHuzaA9`O| zNomC?o>%9*qdXiU@=yDOH*kzm<+Ldx|EKR*9JqMa-1>88Upz0r+Z6wH@SQz;x3{oI zUhg9Foj$)j#h@*~q0>`@xF$Jmc)i=)AJ6x_fx6nmA5NQeX^)9~U*pFEKiz4=>(K^3 z$;apN6(^@Pvf28ZCaUompU2E`TE8I5dyLKpZ(y>;-zVdr#o-!19r#5~>)R!M4&V0% z9Jcr&qP~b(Ankl=%J^4su*Tm3{3@qan#8Z<``&c_}3j2H{0ICyx`-r zEgs(uvi4sq@Gk(r-ihJ)Ulaf9K0YSExBO7z*9rXVz<=bld`HH=-p3oba?r&P@oyCP z^}ug-TJrpniC_DzcjgYGz-d`0)4xgJKLUQ6gHek}|7O1LooW5QB|ejC)4x^VHv`|` zwB+%xiGQ1qU&~jVoEG>@u*GX$I{&u;zu#%W&qo-1gOAsKzKF4X^SK>9!J5%$7uoJyq;yVg_Ht@Y1Z21uB z&*A%Cf1MAEe_i5p1wIG(0Zuf(zs1W z_`g+^z?TC*-oaB7!hW?retCfRz83rUTa6L;THq%+cqB;RwcmOD7hC)S8UI9q9}oO= z$D1kfllZ>Zf0o6kO8gXop9K6I$7?I`(|x?=fj=DgRf*Snwf&|8zsPZ)llVD4UfY@R z(`5cF;QJas2lyq9d#=PULfB$_6E5iMIxf0n!G5DwS1?}nN7{$r`S+dCPBQje1oa!R zba?%Bzmk3*%9HV5M?t#()r#U;rVjD^waNb_eBbM@`|b3{!B-@HDc{%pmjHi{I>`O? z9r(V%X?XiW7v-%Tq`YU|W;vzMpT1%l-tY2^{`-W92Vpq8etP^uzYpTQ;5Hq1QjpJc z8RB_J9ULm{bPwP6`hCM!Ivw~*;_v5h&GR1MpHK%v>bZybzSnO9U+HuJuSc`-Kg!`6 z{}AxcsRNT`{7>+GuiwLbrPKan68|)ZYy1d zeqM(*_Irizd;PAm_#}ycL*QQl{(ZH-wTxfq4?V|aj(rbHyncp2^M4!o&(ywqB>sJd zdHu#2xZ2lG;y>najej5buhqU>iT}*U!@2!q?>dR!!l4?E?*q2_LG686;=ktmUcWp8 zS9?cGyq-hQ_^*NAqxSN9DvbSp@bN7yzK^Wu8#!F#@omFaN7P=P=QQ{|8lR7`xPR=~ zAnVx!9IEkq@LhmrYR?wg6zI|1*r_P)`b$M)P zc5!`c(qBXn;B`9b_b&OoVQXE!G=Ge@TUV=HJbz&D!wCYs?^uK%B;(iV()i)PPf)vf ze#_vieLP?Iv@40yFWQ6hY`jzM1-uspwg~)g6w7M8)zCXt?UMBq;-SOq`y*fJgx4|H z`nmPF9Pah~+}7z;CG9@d$G;ii8;?r-#XkO8&bK`gr;-2JZ)&Vewb{`Y#CZU;iNbp{@VK;o3gn*!ouW^;Vg_8-2XaU;5+g zKT7-DEbuo1f2aETcM^ZAkJtXo_*9vHe-n6ouebI6>TB5#gFZUsyUVu9egCcR5%@cS ze_CzjegDQU@xH*;j{=W6&_A~RS=#R*9h#5Hg`wEzvMWn{Ge|{S`#s9{J^%4&`eV!I z(tc0yeQiIA>qWKYeVP8JHNH;+U+J`Efy6(@;Tr!m@NcLsvL6e5ba;K%@s&bKBJl62Exgafr2h@R@AX;9S2}HOl=afv9Io+i0KY|T4yl*lL)gcN-`2~U0kQt~ zzSi3p@eRcTlDmr4mwi-}wcp2l-|O=`Er;_&JR)xIf5zcDeu`_mn)rKZKi&R&eXRdZ zMEzj#Ukm&e;2YIMUS~Gx-_G~FKGuKhpOp6hLEyIoe?ZmCc?{^I!|S8#fBIcNQnc@_ z_fU}TpF-AaeN5HMc^v4Y!|RjCS2~^3An`{yT&Mp4>W96~i? z|27VXYy2_bo2zp!7kKES!|T15uXH*mO~l{E<#5JB)@##NozqU@oAZ6I_m_O7(}aIY zd@Byu_~yW;s0sX@4&VOJM~Bz@9lp|O!fnF;+9Yte#;f5oosakUN~g2WknxY@a2#_j+B!S2~UDCEDLMS8}+< zUk3b*YOI_Gg+4mGUbFd1r!gPP^#6&&HU4VgZ&hQ~%lL2P`(Cee_)4cS(`5O(nZq^y zM&R#MW8^#r^wHt<8qQZbjlp;4Z2A2ghim+;z~8S%AC>Xn$@jfpefUbJ(f3LF-NWG; ze<$#ds?l;C2Kwmmdg<{2{T^K^@efguUw-Zf{%JLOfQUk1O8kp_-|P7uU+FYTj_g3$l;H96$^3tt?`!-Uz<;djWd8~JG~W7uot&R(^S;2p2mBUQC+BCN zPvfos*Y1+(|4iUN27bG${Z6KTi;usJuXL)tTH?RvaLs=U@Qtc=k;HH3`(Dqh_)4eR zSegDGI9%hmD=!xJd7sc$y-xx9=rG?+rQbDwmGSSPAlRS!&I^GbrfTrsfMDMM`ulWv zJ+1%O^q}%<$3?2(ILo--q}p*&n;pJ)W^!u!X!Y;9zpvGhFFE(AB z)hOeSCkXIA@|8|!T`%#;9Io-$?-1Kjopq(er}KR;?@hka>8$ROe>R6}d^+&?>Z}eD zkN$paF5+Kh@lm2*8=IrUf4f_G!*-xwyH8C-y&lwCz|!I6*>PKCwdCK6@9X#}t^!pl z+ZFK9cs&nGzbm_ob}@DU-`Dtj;Hy++2>$}UZ@w=}e^jiM`Cr2K*)QRP?za0?1^R7) zU&2r6@baqoN~a3E=E|n8oWphe1&Du)s<>6!Pvg8i&6DvxW%_Fcz6$t>s-m;RkKy}X zUPrz%9GV$let{|v@xNJoUwofUm1oNI&k^`pz+a)t6D0oyK7JEl=>&_5_!n`wj(-90 z*QpV5eFysJFyF_b-y`q|FUx;11?hGHvR>>`HR5I&zxF$?$7+_N(};!Azn5^hj{iE~ zm#Y!8Bz`I17vDcoBU;P&mkIn*;8&;-uEa0*@tOzyF?_d7{~ZFq9QX&-@b4vl1>ZN{ zzo0*c-yq{($@ew?6~I5MhF>M|4^F|(7=NKG|EqL3y)VBE^8&l4sLIDBKW#U! z2Xf6nO1@W)wf`Cp)$vnYud9+TW&F?beXmD<16L(~miQO^`#JVLijmd7mczCFXQ6++ zDv|9j;-kasVaJ`t`=x!>3HnZLG@Yb&0LI-vfPgc)7NJkv~`BWB9(tM+2X%^5y%%p-s|IqwF2ba>t0jN&W=_KLGf0)#p5kFY)nzYU5_8>ckd5H|DtUb1?lz$vR>OM3R64+U(5Hs?lbvHr`|}4P5&5RCPM#Mdmlr! zp!~HRufs8J@`lGNcTc41kMA2={6xO*bsrJndwwhPXA+0&^wlD+IjW}|mw_)GUiW@{ zrBlxvBz`)Fd)>R(`$(pZe-?*p{ZpWSk?L72(?7?@Cj|IBxvtPwmwSz$1N>5zhxZ!> z{WIvJ!|QIJz03PX+V2Wru2Wt&Jw74XybaQRizx_+`U~ubb%8y(s#h0jzw7w6*Ui3L zJ?F17{Y&`1=C=rO-Jx=1{SLl#c-{2)lz!(7miT29g!_;4l}=q6EF_y;*$<5vQ|Ms>-P z_*H!0!??~IoxhU!)dIf?_!m@Xxvv2F=Slb{jrY2HU4$rKT@4S%Ex-X z?{&-KE1f#={`{?e`>>J2HGVz5r_o$>x<&H;i0^ydn)8)ToiJ5p`ENp;&?UYx)#+mC zzne8K4}F{A%i+HZRF2-ihIQ;8J9eBpV@}V!`Z=9)7xXSH>`njcIuYW;R=QtbUpcC* zxW0J$WmA^Fnl%l8~pnoO`q&5H~PP` z_d{0PL4*03`xL)ikvI2$>{wG=Q(shAQ<~l-Jw10p?vS3j!TxDZf7tz!+*9B0@gMHz z_6Wg$*Re-kdHR3>=|igO>W5U7;OW%*A>-<+W?tG!^KasQNu|BNBlJGLzFS|zcYXVQ zfAalWUm#R}S#3o<-d$f`TT@zDX!QqpbHAvrW~`3D$M@9yd4EN5an0!Z(S=%|srzLo z-}lo`c)-g_s-eKfAJ|9Sul^7BM;DzMKe|@l&s{LYrU1{z)t6QeJ>~u4(INNy3UoQq zFCSSf@gjZn?bZ6C5mh1ai~IC#+xp6p#Z?yngULUg{_6S?t=#zkN%v6}$$5VDevwul z+$X*C&GP!H(#n#`iZVRfR$p=HMW?)v2+aK;e~L#|)>e-!ugB{xO3N+(z<8yt|=Q?Szl9E1PA5xf8W&oio&wWPPotQpL^rCxT1|Nd>4CW zGL^e`RK!hhs^~2LzSj%?6VsFAh%+K|Vxaoe?JZK+* zb@wGR-h-^WcXPyzBUS6)oIrbsb~ExT-9J687=4d+@1bEu{y200`oi72`1;zc_SAWkXJ6W#Ez!Mf#`)9dPMX~P{F$>S z*PnlJ&z^Xi=Xm;w6UV!@)~4b{byQh(ZCzoxlvT3T6JT~^GR3{~wS zAQ1=nNRF##&-!6NQw>#ES?f4$L+=Dyn%AQVt*fu1ci4~|xD2hVE3U7{m*?tH%N2tb z{%{~yA?0whX5^6CAyp)aw8Id^^}|Ni)RvYYqz7(~!aaQ(i5i7&&dk~MH487ToqGO7 z#WQDIF!e&maqH{PpMLI)3n_vq{GK&^?xpnKab$V^sY&WAf#)&ZbC)P@gdPugXW;#1 z$rz6%cjns>iBG9G`lZVa^i;qup;n`U!_V2Rovz%qGqFZ<3?0)$`2Q*Xf3MU~yf3El zk4g=$#D6>9<_P{*Cr$_UNSSnWIi@_ku)t03%`rs8uTb1mrSc0IZ^Qx&81U%a2ux~x zwN6D`xTn2un;5WqQm+0Gpq#X&aS(8aqz{6`KX`I_Ve`zq^+sKZQ{do zsX=qKatsvY+qFw|7XqJuuf3@ckWd%Ynn(KzSN)S4&)XIbEfAW`@$+V}sQ* zd5%#C$CCCqFd)#{~{^5OLU;lZ;8i@1xT;Ok*~_X~~x7K`hO-*ImOhyF}?1#sDZxij&1$s6^&w0=@Q^ix1?B~Z&)5-Yj z1P=YRxbJ}50URb;TXywvCjFRvD}i56{TXxOb5z777y9i5#b0XmB;dK1IBc*?M*pyU zHYQwV`F=w7Kh`5~Kwkexi-YgapH_g05p%FV^|ktjqrVr2{$Voq0F?h8`aBg$vVmXh zRj!AL*RN35cAcmqYA!^6d;M-gi81=TsRre3Y1@^oD+EeF6#mR+V58Gl9WlrC3(`GA{nn&A_cfuX271z< zr!Dk60zHEuNA}bC5fliD-+f--;8XD(fja}ZCzW#)liwln<6U?WPaysr{9nfLgQ>QA zF3Mn#j(z69~Vh4?>0{LRARpJerP1;_Z2&@&KvK2*-nPl{iHrfvmd{E**xG@0*A2z;r1pgUde`k zyL~PSFI=T0-;VHq!enXWgcqJB-dG|Ud@bNT5xt#A?atcIR8n&+NmUyrVb zWV__{=^Ws^j7x#Ti=*ZyY25BQl|jFPe0Umuh&E?x2l(Mzi2om|E#D_QB?Wri4X8)r z*FsOG*0bv!UyqL8woAbEJ{;h@q<4YCizDVzrylvRt1vA7H?$w3PvoWEjQFpDAA0@v zQa<(m!Rm=SA9^-I55_yBXXi5^@ym9=?TtQ=@x!=jz-@m9!{`TE-Wa@r2EJ#c&9XK`^0fcp`+DvfKn&c|(ppMBP` zBMtFu7tWfTu8+>0_)4KXjn9Ai<094ld#ktoGU(j{y<<^6qm}d1TPmGm(Ct%b`_O%p z#l>9<9NwimcOr0YfE(!Jd_LCWnU&ASh7zlQ59%0WpQJ7DGrvhL;IF+Hss!c+-1u7cDt|7v{xUao_Y;s20oTn98yoIZtJWb z>Tf1sTt63WaK&QiIp1$jd_8FExStsRH1s?erU$k)`5E^U^vr-BaICmdIp2Kc>(Txj z7>4|;+jRo>3vhn~?nmIT;QjT-wtRHM3;K-ylsL#??qcrOkoz0-pDpC(3b{^@yBuP4T2`eC%3AwkGv*j0&FUNyyVSnuk+Zr6+^Y0~Kd_E8T;fl|d zv-yD4-*umri?4tj-j6*G?QO+}&_7?ueJJE6K<)|14S?Ks=(|Mn2(m@8OVjUWFX;zT%*AK7Uy7 zIMyTRAX2_}ohfisAEJ$)H${1sQOfyjrAX(MRxbWB$YFoLyz!7jyZ?CyA$P8jyAg7D zLD9VPA=eiA(nENJ)c0Kn3*4Q+{Q%q?;1ZRyskN;~x}r~J(wUJ6Im`>pgZ(OFAa}cv zLtX`P_?@r~a({pv+NV!%zzgPVdmIcH*d8es7ylS=JAp$#q!R7lrx8BRZ+B{|%9`jO zP^j%6nEJJ=XZ2>F51D}d+w*RQ-hAbJa(PJk4IGyE4<+xdFU{^^I)G!w4Waz z_HjO+60A3$++U&4llkO`dOHJomiSxfT@Jkip?99lr@X*%nUAPfGrj^Y6}X3hD^boz zGi`m6^M&BO0dkm^pLZ|h${@Gb`b!S5LHfRgTmt0QK(10bAO0xnlVf=yew%Zf#bux# zOw0lfWuo5Ab=+Dtk0c)Og!v~=O7wUTxAGhZtR&PQ!^iG7{9a`_dSBrl4 z@sM$;$^rKv9esd9yE_le~W?xMP&Y#Mtc{tdVrflCJNVdcE_l^K76 z|5m$Cf<{6WqlQ%XpcTtuRXFJlAyiLvS#0$sEP_7tJLY$UzBSNS@9SfG1jU-$#V(Ts z4(&%G+THnGfqPRqZ;lrBo^9o_FM=E%beRvos>FQUo12APm6dD%9OTgNnBNa_A1LRI zJB7c7`A3&Ri%Yl*xW|F(1>AeU#fFui;u+Fq1Aq0mdy%iw!R3e71(&dYdf6B^C8GZ^ zAMHWqr^q+5&B`S_4mrG#b^dV3eF^=| ztX$_~LJsw2;yTD->{7W~Ij`=QJc4S4d2~h}*7!;GYrtU+fBxCP{Q}$+QO|wK^EBN% zV=dB-L-b5dO%W|DmGT~r&fT&90=zrFYxO3)54{-o&mX0{krB#y<#SQb9S^z<8Yk+N z#NEK5ou5A)xLDvO`0F&ZFXHQy{Wcfx>6tfm(qyyOhIyp z$9x4oIpDlpE84~5LG!G6j21Zb1C!A1&i@l|eU2h01yH1(`3wG>hhOhQ;BdUS3ihaDNAG7;w!+zI;(ed_w#iZ90-rPb3XP z{OIG2yb|$u73-15Li>xIp0K#~@UNsvz`-UXv2ps@y{27(e$*wVUP(L$a$_Ked>Dy# z_PHl~{bYyxgdF*IJ>-r+4&(7>FBR>|vAn<`*?zZJToT68NmG@(0Ja>tQaS%zY0`;$ z;wxKkX^YWL*YcXG!eZXiXX>j?qQ94TCG^dLKKRaz^ha#-Wh?vnDB8Cqj4P6` z?!TZVa8E1enLn9yf=5`s5sSJSY{T;RTynmVJw$m=L>lpdKX*YA^sR=z2$?TEgM|s$ z!_7;#_DFWzP4TldT-2gdWl~K;q7a2M5{WjFkh;Qw%YHS^| zjP<^Rz#Q7IW&N@S`X7Y;9^n6qa-Mp{? zm%*nNe7*&rYRMO=~AuvkkV~hOtG4k8bPT?oC zGhKKJ)mJ@kw0e`0p*ID3S7^PDo)GJ9A>*s2^R+HKUy0A>r{GgOY=odg{^#~U8yTdt zJNTeqvET`x&tgA6o3hUgi%aSXTz}x6_i<4^?myY52A_5kgqTmg)jRwn=q-faSG3+$ zf06s80=LoWsJ6Hy)b+{bz`f(+QheNhvJW2B5OkooY5&2;V&KW8=CKfeA72=so`O#W z_)G&I{hk!(kqked$^K$|mW=*Fat-7@*SsIO%gBMp*Ct=B9~&N~u5O}Ta(l!I9uuJd z_t1Yx>wox+V7%@2$h30FGa-j{h6O+Qa`zcI@Mxl3qgPQ{X%?*k(L6%>^KR||t3L_8 zle|Q^3wgC)IS=(P% z6FktiRb?yZ!GWg!Lj5Ak|ILuQ7IMuY*9mgZ7`di-6p}qo;t{%D+EJFDrO^Kv^mm5- z-pct$snHJ}vV7hPx#f^cgY2nXLW$qFa6cCO+Zy|Ciw7Klx<&RMnPMjw-}MRP1f6A2tip`w8^#fc{H- z{fVahz%IE~E_oN^_CszS?1K5VX{O#ei3f0^o=DmO+!5fe0uJ+c)6#vrlfN|8zvTWC zdI9wz#Y5M#O{TA+u(DXBkNJeuv#Nb7n~oIp7qFo2F1!|eFh4hSrQq|c{W;=84@%eq z3p=W8%zXrQ#JDU4^A8LE0=|%>l{^YC}+wezdkRUjW*PzBN^km6pZ&5qU=xqOBUj-?6BjNu^%C?_zS0wAJcCA_tG}mLZ>B~t5GB9;Vu01x z0sXm@D(HJn`|Sl2>^x5P(^f7S7b|zlvOSEzw+Cpv|H))KO`vN`~*n2SK>L9n(m;21h zeU7qeo5y)X#e+Kq~+?r5OU{Px#X)McNyf)@#CE=&u<8ovy7eHV?KlOqZuk@IAvb z6+WJN8ua$idaKR8EtIECn3FMbXZ#-VV|`%X8CtI92EkMKLn`Xn)RvGd)N*HSvHrSA z_-m)7kV8AaFW--MhL98fkmf=z0dju5RrQ+n*G#Vbc9O`hBjx@9> zsaT)icdm|i%^N-Ni8BjjQsH%7}<^%Qc=tz23c$aRI>C0efXPap{ac#hq}8OFEpyCu>Ign;s2f5Kn~;leG4GxLGE24*TU*cMSnUq z4{|p{E=xIhiCru)2>QpOKRRRxrp8KV48g;lb4*W)<-Q5+53$^kkuxgJongeNo~8|} z*3RXK7yASDEl0emh*yjcC!8+iQ17RreZ~H7I-C)MZTmkV*2<-#f0BxJecz+L+;f4P z%GfF7>LG`I$G(>kZ%5?}f6K_BAJbGiYG+Tquq-qk85^v=P8ffsqJ7=%$YfB*5pargk-;rwL;$?pb!0% zeW?GdvA$K7B;vhC$Wb{$`?~LQ$YESIEX$1Zq3>}kmrDH5uJ8K_au^p5TOs7G5OUW- z4*iaOKS2)Tu%Qncxs&_FoQ~S!s@an-ooqaY(}6k7puB-=D*7G!4niOHpA7Bd>(jRL zlJJ}bJWCK4(CCfsCHi+o1>jjr~#3GgUc5R{sZHL*`V@oIxfw_HC*k zTT@kqrGYUOBTM)V3%VbxGHPtRX-^>DTM;k%pVgBPZ%-31?2EeF@Jo9Yav1;b&w$)z z$|*hF4$H^3(5XAy;hWI*o%I<`4Gw)N=hJgdD~!Cf-!^ zH&S1O+(=)aYw920&VIc@JHCe0RTkIMD-f`5MHiZ}g`c?H+F5;R`=IYF=)<$JIGp?& zSzJ2C8L3-PI^-}9v40fgFs{sxwsL7mi%D0f z%OMAD`yr1P-a2?GTRai+=edK02wQ*pFH#9fs6Ut|9LjYX>LQ~*9e$Mh4fJ0K{a-7m z&!2;RHEvg3CMY^D6=R0fosheX{)Akd?L+hm#}%Lw6lc%Qmos?0Eafe z`e)_zEU@)g8tQ1nqZ9fVY0V(_C&-6pA+42=L%%L98FH&3hZpwY{gZ9U zg4#bq*LhR-2psxPX=sP{KMfq#H}EWt#=$?3Ux7V3Bk$Aj9KilZAeRFD#X{~YAr}KV z^gH&y0=YAwFViolJiijUt_i;n^rtTY4*iS$7;o2PDyQ51K2G}{J!8ZB*s%}YOHY>d zv0tu*yYsSM72X)Z@1D?anbGscq4PVb_lo%MMEo^~ANg5xrgFMI68NV|U2EmihC*%- zT)z@vC9-bP|4el(BJ`U~y4&5xI%f39*5L_mLya=N@` z%VDZ)N6GInZ?GR@hng|q8_aWq2hDT(Z~O^()Qm-?Yl&zcVSa%!YRX|c`nze@fJYki zPghRof17?H{8P4vzk}Q?$f2#OnE<}SjhycvqTbi}Qe0D5QH32={`;%gKg0Z^gWv%_ zOvC#Bfq~F}iE=u9Z1NpEWP6J~L)w*)>jAlW;9Fzlz(e%60(+E>0UbLU()I}5@0W_Y z+1MlP4(PuH`ir3d_uw%uw4C4>4}MMq`*ghY99d43N;zirq@xZ;#`3QRELC;grGfTAV;q&xO`A>OGT}b*VeSfq1Gti!uK}w!Y?NqCN34PeZ<3Zu|8qXIniPW$>HdLeC25*{GZ>xqcqf&-oRHvaTD#E*W;foBl^cZh$n$d9mfEqYcy$Pe_B)6;=_0yy;JvVQC1{Pd&k zLJB=gOUtB z#mDLLL9D|I$1r|U8>@mvb$FQ;@i*n8>2xB8L^_+`lYCU91NB_`Sn&Bld9~O#oPM9+ z)0BODHp2?bjVU=}sUA(xjjk#x7C+{aYp)O$~~x{5B=1%?xNg;)TiJt$3K4o z4)ga1e+wMe>r;b%*RT2)n(e9)#wctL)Db^QZe?nLF^!P3rb+X};emD3m2cInP!9IYLwX!^g?q5&7(&94ER;FWp z;b3>*u->0i8djb$mqz=6(Z+h|pQ?zVhfR5Ay9NGDPZE`*(if95@M?d2ay(cb*ZFy# zh#%!G{Y}JQfcP=*^V<%#A4>0Z3exvHW+WT6}H~scLBL^PAK2gJ>@ci>9UwWxu zHE4gPaue3BBv%Xl??V48(2u@p?L_6AzRKS>YU;ITd^@1N&bePj6vY@jz|TZ~HUs0n z^bertEa*Xh_Vir2|1|WuLwcq=NZkdE>G!3ofZ`I*!5eSO*v!2pGE?F5g*z%>9j6S(V?)9iY&A6M@q;`)r3&>L)V z_4|ID-8z3=t1sg?^kKYz5Osg;&Cqvxh&@8a&q>(wq-&Tm@#`@2yu zB^|MH!^wY+K@L7$i~ikjZZvYp?-08YTN<1MT~+B9!9a=ZLGOkz`I6BBJTOmi@Gj_o z2rs(+t8YiD-<#UM;g{En!kQ7Z^VDP!>wVGc&Fluf822B170N5&GD;xV4{~cE_XXr0Hgez*>{Byd&Xx;dqWh^K&ttms zxuc9a=*POj!S~tC)QKnkdX?<*tL<=2eG~1l+XZcm@yE<_p?5s=Zt?Z@67~GCykKDG z&lCEibCVA2gvRSSiwnzx7yF)A2RFXqQ9!)5`6<*Wxl~1NS@NcKWzJK8|>O+=M?1R+Y4?+owhE{Gfx=z0EvNW70je z7WlrvC&xZnSb4 zsGl;HL9UrEcXuGC5)WCq;izLXu&#dyb$(qBrG8l@_Qi&cI}*{B1@>489M# z6SzDd_aF0#_uq3?nYvKtlTwMOyN&+NdC-qG_E1OYAF9;P*M<1Cte@S^Hwhe-;|;*| z*XceoUZfj+2BSX{^Pd@5hd6|O4!zIxXV2FUKkj^mki)!i#@mq7>&WWxW?vuqOGy6` ze~bP)Wp52$8(ELRRAEs$-eoJsB~9&*^6SBx@>027i_2AKw7rIR#^>PkA^4Q*^c@a) zZZxO{H4b%y!DW65+;-sfx`sNmRg42pQ7_|t>LcocUa9V9CjP_f?eZ=3qJMA*{ggUz z`spEm{LS_e^I9j_3;8YPEi!jN&mriU3_Uf_(=l`$kG>|4<1wE0u>188F6l4^2aSGnD$Vv+xr!zRg76B@h8Rr#mEHRHB%7$nu~+8~Rbd)L}2t51svV6W^(VZ#?8$ zKyD7?=0Z-)S10CMxh@AGmj=1ZA$N^ZJAVHw`9b#bZ?J><|2IJ6pauR`wcLJmG|@;Pf3 z-@^bzu>j~v{fb9*>EVQGUS3}Ph=)qp1&u{njPLl~cp83bIq=qGMB{S1*d^Fa<>U30zMLDVl02?*;q{;}JBONC^SH>SD+{*Cd;t1>fxh9;H^tX?a=q<# z7%6aQA2VN2?%~sbo2b;Ma|{pg9dG4^BY!eiLqF=LG1zPI=`JG&dpE&1%q{%qKmxbW z{Lx1U^7B*Z$Ncj>Oml=^Ur;lbrFn5Q96Ev`YQ z8AEryZ#@{dyY1h#JhEZe%pakzFZA7{)CUcM$FY#-dENH19>tg-b3br}z+n&U2eV8+ z3p~EnB7fz zS*?H@0^HL|ZG6$R7toI~ZR9$m{>;KY#KR*X_Ym|C5^@WL9O|U3Xvoz;ZZ-7vQW={gHCvdZY`%_aXET5OOF( zM&EGMLs{J*cQNF)L*Fo2UPA35pNGK5P`#`Y;N}B&NU8O;LVtwSpFIz9`H))#x!sU^ z&&p+gC*-b$++fIEqr9;ZO1=A;riB}nIf$dy6v zO31m;KT*g%YvnqFQx@hO4&MN|Bc{buQ#CfZW}X>k7F-!6U4l%l^H^WxoI%=JyXH zp0RzETKAfd+lX@etMf`Uk5gNQ&xX{P2A#@p_H?Uv_+jXs4ZROQFWS#_<^H^B6YWek zeBY#F_)*~g1RQvcty1c(@xgqnn~lDYk;_KEAPegOhgU5sYDVtk(kduO5jKl~nW=K(iW)T`S=>NDixkdf6Dg~k*?eU{xp@Yn-= zX#WqdgFdt~Z#4dTy-IbkNoRYMjjTt2`x3azm3rN@Ph{^nD>nl5Zx;Fqhd+SarO;ny z{1y2a%GdvXRvo_KqQ7Bf>$6aMWHnm-?b|>agD2Oi(p`6lxJ%9=vVX%<)UZdlzM`TfGsb|!11)!#lF`qBO$VJj>3>eD8j z;DJ7#v0E0}|14_%_iMq|a*Z6@!;I$yiypcE(H>7({q6feKidBz(OUm2FPn6N$670w zh5X1u|KbSxt8~12rjh$q9z9Ot5!UWz-DdT-9}4}upr2bMrPjV}^n=HJRxS(qk%j)n zkqph_l~N-I9{PEAo(JR}E$tVk2}wPhA=Yz3>UR~7w#e9<+P-Xb$&chC-yc=#Wiwxn zabG;@Xd{qpRbj>R`7Ub@f6QGNES^Y&Dq(cmPg&d~3Kd@vszSOpXCn8=g!B+MtIy;1R^ zU8ORbjs64Xr@XPxfzKJDe%0@Z3VlmdFi(!T=W5G{#?SGvnXzMg)Zy9K-+u&oFc#0e zz4(x*??d{FNJp?95~O2Paba!oFyUyt4!H^QmP2spkL`(v`j}Kn(a;g4=3OGpC)x7J z&IKRL7aX}5eDDnYi`~S!M%eqs;#*i8J-eHICUA3r!#MSYCwv^`*B8XctfbR3?EV|q z=8UVq*ndlsUv238()A0?2hf<4yclcBrPY;%X7$7Gw;k&dOiWNZ;*ME9*%jbZ1U~TD zvEPADFEM|%#pi<1j?DMZE6knQSK4>$I|72ePKK0;(G4ELP z$NqJ?@Sl+P2Zj3&^Ff1G9L#l6l3Bl~_u4-R{g*)h6UrNhy6<^2uS<4$T<}-`Ike+P zo`IYPx#q%eLhC&hcaO!je*?IyfJ6U$9Qtw3nde8zZ$3RapK|MK@HNuulj~>Ao_zk) zOQ+8CAHm>q9^yBgKD|j}lx@=We0|8cL*Y9>)}G722mO{KZ-Gw&__Psz(N%K7MD%-M>~AvYvA&f`sZddzJYy$ z_nS~T;qPJARq}V^YS5SQ=dY>$`-WdfsRe3=4k@fFucf8_|3}-mz;{tx`_HZs`3(_5 zNDvVb74je4;&u@M;&l9X&j^{T1Tdxjc30(w4dUPrPF3CXlYwGWx)a{jS+R! z6T`x*?7Sg}@nm{l#R!J&a;$|1<5m4%5HZXH$VpcS@!T#;PkW>AG+w`W3ceq>aQ^%@ zQwrJp=g245mXE!D9&~2D)5sss(O}h9U7so}+x zANM8UzMF;kvDY48Jq6c`pJ(?I(O&P5@%>{1L5F_-kB3?9gEQGdo__#K=V6g~gx(+!A$4)glQ5JM+z23?)iZaWi>d=E#Yd>flaj`fD> z$z6Ht=dE=JpQFzLkH3gve9JuN0K~EZSSN6-irI=E{nC>g?t{qZ zBH+0ia(+RGXMbjmCxq6^;Cq}tT{-A-K{pk2yFgdqjca_4{E9vKMLu6${e+q;Ck-7p z)~jNw9_N~d)#ui?As&A`C;E=&IctCy;|a$W0`I#*{O|`JUfhR1ueq-t_l?1Q82g!o zKEn^wEO`XlQ=miN(9oezI-n7B_Xv4aCn260r{idc_M`Gwq3wb?_z~ov-p>a1jR1~s zSU51wGXUcR#}J3ELj3u`YgRk+bbfZ>{Kfn∾dRTVXkOv_C8#zzDv*FA3YNHSb6E zg;;Lnf^nPy7*{yFNd6M7%6YLiA1AM5qCb@t5Xz{p~>bg3##jW)-LA&Z8 zAKTA{+L=ACvGA+_9<(!#p*?aH#v`8og~mhk*uVGtrBhw=~v|u4`F1 z>d8q1`dm4AafIY_BG}&Ri7^m^=MCWbHSoLzJa-DQ`MVY#s&DzG&6BuZ2$8(cFF&P= zkQhdd9mAN_RhaL6>Z1Qu`FVlzt@cO<`3%yTe{12n0C*Ba?6?CwFA4GF z!xkR0YdumGlEyIJ8c0clyPT)-+cm?g$631wd3F@6|H&^{cm@Fv<}Hq6+~TS|z|+(6 z+n8BldAWtC2@pMh_j$4FJ98uGiCwiX+K)S-24YQzin}5Fwjk_fO09+Vv_-=|NC-&Q?*I#v$UzJW%-$sug6Lj4QkL4fHPD&nb$qDg4WexCL z0X%58ZQ5Yj_Zjiz!6%0BoY{^zvN4`e`#!nI!h^b(g7|;@I^aROZBws6I|=bWB94%I zrZ|#&nm7^|N9Fi7Iw&QtKW4Z0At&@vj2}S!PeJ@Yj&^)=xe(u38*1O0nQq%tl8hqa z#+l{Bkxk3VI40^pC8G~#@F4!DApRdmf1$Yvc)WeDcfk*wHjWuQ!8j5jpKu`4c#LCW zJaHBt#Qzk;|KsR~G+!yi#+8yn!h5%>%Nn?590#I(LQf}1pG1sIE({i z9MwKuN}nvt>U^K_g7)m zYmezLs^a>ITp%4P<37x7c=ArgTvKWd?)wn;Z2{iv z%zd$oVLRS^8CAFs;{xr7#dNHnWv#zE5qPg6*3X(hO{oLj)u7Y!g%9u7bmUi}<9N{f zc5LqiwJvcrS?Ru-zJ|f^)b+W6Lc8cX1Yn*&vh98QFb|IG#Z@#w1VQd&gYl% z74Ulq{4f?k$GW|mAIrtKTW;6%IPBA+s{5g0Gg z&E2usLt`x7jnFb-96$E?rECB{tUG9@IQuUl9@wM#5spwhrpHE~E*0@P^<~hZjof?` zbXT2O9<-Zl;{*dkJ=X(1zm#Xe59-_#W_Lh)?dIi?giXKCKJ}G|$AFMZMhn}zQEyOop*L)5@ABWNZ z88&oSb#C6^n(?D_KM;0>zLMt`QxN~sFhAdpIB|835cj>L>B;``{QEMNpq!()ZwKz{ zk8(y>_a#{OtpGnjZ{LIa&|bZ-O5dmK!x$>bG4Y=k-9wO;H>bbZN>kivL#eGACShL0Q_d$OqV$hu@kF-?KT_9p7 zVxSuZx_mF5K%NnC&Fda|FQw6Q#jJXp+86xLe?I|#ef0z(?y>jr4y;FmJpS9lQ4G3F z(Der0)u78hGY&7l+Bg!w?ej~`2ETmpLmU3;YlK+6+4k=Ne<~8!_;hLYpeqMm2Iy`C zUB;Plc=0TN<5r(vD&lZj9rzW2-|a%&{e+Dp;7?;0{lua}KR*rQ=_g^CXrHBF-r$6e8+Z4&?z8++2F6&@u>>+)Cfavt=trLz zt?2HG`TJmAbia=ybt>+|eEtdS6GO*ctId9ov5OX2_qE}^nYa&q7CKhms`)Vv)7@eJ zmssu7(Vp^Y3qW@*tDXlFZB-ay8--Wf*;laeWTLy zV}Wse)Pq3$V*Xgtf$6Z8rg7db~E|r8 zJjH8|MT}nr+6Sa(j1r6uKBDe-TKzl`!@h4uo~f?_&+mZeH>7nTZXfE|Dei-BG;;qH z?t32hp{>vN{o1?I&G(Tw@u{SE99)nh_{0Sb{gyZcc0HlJRA0Kik)~Le3FH@?VU4}|CUde`VY{( z2fBAb*9Ua7L*>7V@)3h)!EX#27ApTYKA(|E;PVggL7be7HutR`TjifL%?;GAa6N4# z{n1;FW5*1g=GFEVXm%-1>P93+MAX7;k!p{aN?f zKHs!l@a+e_@IjO3fNy=E{u;;5&k-0;2|R~C?@IEa^?)=_Yfs5k*J2A(?`?8k48)l5 zoUy*&@bRRhEtj4FJZPNJ@wHd&@e%v|`LKUwJVPgp9peWN&@+GZjXXJ~)qp?R2`BTJ zz4+Qlf1IZKME}0@I^2hK{3nM(F7t)B<#k&wf%mRN_Y$8jtr2vH>nBHn4&y+#jJ5O> zSeHmUqM02>u?k!*tMnAb`aj3#n^^_EXa}6U0(>#<^3_N5dvomX?R7#zB%n^1=SBNH zy%luu7n2cxzuHUFk)8;TwI82BQ&-(oJ)yCFl6kv;UY~(p^?`?Ty z$9cA&6$uzC^6;cD1fFYvX94hFozBhQ((Nk3L+d2Qd`IE9F zmeV>PPx_<4^DW>(+GNDKo7M#Cm(}lqJ_7A0g-5p>%qN(b|4N^K8hmg1_rM?RhRM6Y zKf%mPf~p36@{x`enQh z$pyRNkvR0pcgxD21MBIGyp1m-{>q*M^ZBt0|LEgM-w8aw03N(EM#s_z^!hBaXEW}` zfr9XGU?W84LSup)V;8>S^G(|dzP|_G?aWpz?R|!IUlDr3uta_J7=J+w+f7ILV7Ey^ zqfY_(pnhTO#FKkE+7{^;KREdY^olkBzDs)^A!GTRG|fC!FVWWb=+f{^>4!k~Ht7BV zy51I@J>ISSmWAH;Kw^zTbUJ8NJk z+=ua&$)|8%Ps<;Xyi8mr_3=)jYJWA|akTw)!VsTtCfbt&yMXUMg>300#A0uMIPzN= z{(WixgZnU^aPmXk*B$ruw&F#|A9CqzIQCA0%09Rrp6~O`d=q>zK5!Ck%a&e3v|XXs z2Piokg)v`tdQ;wZF8*~^)S-2@w-;I9EjvDmgES|jU zu%0N;eyOKz_3%1c)7YBoMic3jJsUG*d+r7s^6(5C0X&t!16(ba0gt!dkLtVHw?n-T zbK|0>+0(9776V(s79Tbo#TPc>@lEdwzL$e9+F>nYgt*?@&z|%Z8VBn3Q=cyLBhcZ! z{!{3qwqXA5`ZV1iAv|W^puj!{wWCHhjvbG6_@?tm^_cYal+QOk2Yj&)z^Mztw^fJ* zo9uqJX%>PG%eB6795uu0$LMYO)O!b~!83OJn5JQ)s=Zs;pcxOw+C2FTM0_7O z4|wu{XCd$e?8kI>)pMY4?$M>Ay*F?f=r9k|@>L<`+xElu>@`vw)fegOQOoEXu=H|e zBR1VL_I%ps95;06=mu|SKGJ@!_3;e64|whb9;{Dk!TtyHz2{K+;&!u-2z!*^bxDGw zw*T?Gjn>!IKHqe-I|n`pzOc`h2ZWgCJtx_Z?Pp0}fw;%|YHVsUAzjIz@a*OH6_q{H zO2u02LWB=HlVo(`&;WwIVi)%D@eG754aB^{sb*#;=ACE7ui!fF*oElR7=6tE-E*Lu zrs%G_BNR{bz1NI*C5}Q=-Pky`w!XTlenNede$l97e}$iuhwGd0F-y<(ReTS&SG$e! z@eJGnJU<5>*k8*NLR{Bbw`Y`mXuqZiK(HGOW7!P}w&x0;Z#w#R*t6xwPu=mCA?8i7}mJivo^`@{5 z7>IEUoT_^<{wTy2fiN&F=v%6 zAN##i)SHfRhV5=bSYN6=7O)?BY0Dd%wh=L&zxsGG&I2B-|2qZyY&i}*T?2Rm;|N`U z=hLM>4LXeTpZcwkt*#KWS6lK?-}5!~UC*=y7nW%gI*s3_=fuFGudoPz7{m8DO?}TO z03N*mcj_Hg-)DET;=3O&VD}0Qedf|$=Vs|E)@QTNHyv{n8JPD!^^xK`Yqizh2>3(j z8Er++|BUPfx?!OE81hLH;+jt_JZ2v(GG#p{qg^xE#$$h%6!z0Go@%-J2Bh1^mS0eKJli1xyT=SXu|C!~OGXRuOaz_;C7+pp z4dAisd#n%o)Si6OVM`fvK*z0rA!d5dLH;K~K3-jqz$3bD@cCwb3clBaFWND!DMHM! z+dqN#3ZXCfD1!&>_6)>(fj)O@F6h!Mdyc^4)%K2ffS>jk4!ZM(@f3LRLhTs+hKY(7 zc6|q)ulsm1Rs+v%z*7o5m{XbVeaA}q=MMT(^XXwU+J2__eACf)&bS|Zhk@@1@XfO3 z_e1N=yI$_o4RS#TISbfc>v$oiZMN2hM98Pnw`Xr^j17eCxz^{K-VVO#iwoFLD`Nb# zG;7}S=#u$!r?kzUJA z0=C&YPl%~cS>ts9JkVEvpDrEoBI6~{!S-4)Z#Xqm(|zvv&*|2if`6jVf6%$$|0?*y zMq8H&G36<1Tq=yKlTSA=19TW?5U{1zRiI1LbcE{U1w&lFl zryJQ1bP1q?eYUzA^|CJst z$TifjKKCArZV~9RL5FdI*1ric>>9m4C&_cYf8R*dmCQ?VA8fewkGSt0b6@O&-&yyi z;l6>m?=MOaL;tDoJJbP3>;hml_-_Xt+5qB!rdzD($RC(}FiBr(e2!jdN9zKywtj-$ zfn|I78|+B!AICPcv;i$B^h7OlQR7v|)AIFe7OGx+&Bv1o|C$NkEso)NfvM&!5l_fC z-Uiwu3Xe7ZZ8!H7--SNkf!_jO_+ZBY-+u~GeYfVj9nbknT3XuT+4I`+^IF={)0Rw` zyLd)=zm$G6XU~{Bz2Bvm_G=lv=-Tvt6%|$rj6&6uQ2i+|^#^(^^vfTaiSpsAop>Rq z^g;Q(MHhaq)0U4mvJZfY>wt*qL**CSN~ppAboC*O@D!f zAL9|3OF`ck^aY^LhmJ@uL3%8Z^!x{&znf1#@MoZ32KoV@FB75??ZXKA0*gL&!E&E| zBy5zvYvEw+5gnDILimRbQx428KX$iW zejVsBo-w6Kh>95+|31D)rX3b)-+jc4L04d2w#4jfB;x<%^BMS8@Yw)9_27f`I_2am zah%e8uva~=gTOqq9E9%$mA>Qcqbfu^Wa!n~k!9cmojT*eXD0Zd4h8r;4L-lbdWw}o zW`8xr=LbHYfha!{KGnhVOu;-`c^A!x>c8qg+WjNn31CYRdV}BensM}n}jGs|CI3&U)2vhEnkl(-%orI>%8aAI17AV2H&rO@9p3Vdop}^9@bN%*U6lK zWr{7>gJbM4`$ck!Tk&`Ld`H%SFZ`)7`@P%xqY!adb_HE?A z{aPDsEw}i_4V_Tms6VXewE&neVwjO{D)^$E;yePrSpQOTWdvWZ`_5de$JGw6ZvtlY z!+gy}#e@2&ctG}``r+XQD&EN*H56Yfz)mnWU+C>}AMc>fzT6FoFv#*8?DHLo zv8+LTz!!CK%AfHKszmK~G(N1^^Pjb*~;Jeaa_Y|Mz^T`;AeCWn`9enl+k^4x9 z4}3bUOG$ed_x&rxr?<~%WCQZy%N_WnDVPt+&CvQKKYpmCg`e%R8Eq4I9|CQ6!l%!; z8uXBrvmf;TMwvg+^xpGej)2yuz#qy%$AUPz9P;^$Y(joD`217IsW9A}p%FM5gE+dN zOrx*)pdTTmi#Gez&O&6P?y~)RI537l-$8*tm02<2mhAWaaTm0?JU$~Qg3mbc=?*@a z|H*C%@wr08q+gF7`fXS^d;Y@NZ8tLg<39b!R?sg7J>u^~BsPL6Um`ZJf5zHDnU!JjIRyXk3HE|mG-KhC8Pju4 zZN=~HU&$U-P*m75rEO8m)VZ_gT|4NyDYR2WcHKf$-i3>@YezTMH)hw*n>Kgx^cmUH z=3~F5Y1ifFXU!_f%_+AERw7v$BN?|JaS-LXJNEM1BC744-BlGArE? zUjm*y8xLXv$6dr+nN==a#Njw9)58lN&G8iSl3CSO{x0B+A?;k~3yT_Y$Yit^{G+cB z=iqC(`Z$G{msN^C__ZwfbHg8F&=e;TBW2cDi@%l^bi?rrIAvC&aM4EZCS*nDQ&#y| zL%0x`yu&Mv&f)T*$CH;0_3mIiqro#BfAH@HPqvZ=o?B*3fjKpYtU^6wPxK>E&^tXLY5 z5BgU)Wb#%Gg-;Q9PF-$pU_94@C&}mv3lCxetxt!o$gKN?o4zC@pD9{CXwzgpXyx1T zLH`PeOn$}`hl?mYcmYHoj0Z6|i(~{JaB7)|{q;H#+lO|ZdrHW-hd5p4^cQm4g&x&^ z?riikL+fWO%KxtQyq<^2poigXdpPQHxz2T;3l+OMgGN%EK5f^+!+_ zWOlMup7;FdtC9bM?a1s)t$Z8LAGi#eyvi$$&Qbcf!Q8-jeg(et_gmmuhB^Wtd^XyM z_${;1PRPNSNG|$i)0Dmq?SJCJ)R$MazMleyTH*HJqU(bl{|++(nY=uJL}phbet*$; zoS&0Z_*F|k9{>-0YcKeX>{Q`iTBzrcNYGI^;7 zmCh0NbOM9c`WCXM?0o%qzAr!6w6fnUTDL zIRBx&;n_26LbXpmK;AtlZ!-I@w@iL5)>)#S^+LNid%SQjZuRDcb^D3%T(0p<_e!U8 z#PgpD*6(b@SpGwM!<2`$fK*=gW%&Cg${VW7v+7s&WL;jfT^{_wvM-~473Jq!^$X7| z5-?ues||SmWa07b;~Hhpuv?k^P2?AwabD9N&gPy5>~&%gZ}#0^M*S)p9Kd@m@ca_v zC5UC&KeX_8c=2pBj)r!!%>J>J@7eQwq~E3G+hF63&}X=QJq8_21^w-oKJktpjo-jm z%A73W_VdPXJUsVk`CW_ruEM?OpOBxdGVwE;@I0dN4F4QF;rjIp(B6%|ZvoFTw6${Z zw;t`SKMQ#l^5U`(OD;t|>fe9*F!udTr5}vt%bY&e^Lq05q0$e=IAu;hE8o`7e=}N{ zTxFw<&`+qpkc~K<4IO18rW-tHn{a(YjL7~2%6ky?jpXm)L0f{>S@%L5&i)knlQ6Fz z*3a)Wp5o8JDQMwuG8|zxW#{4<8^}`N1gu2FFNk;K|f9PD5n$W z%j7iwzDPfPvfc=W<o4X#gt3u8UA3lXQ9EnM1eaxmIR?Rfaa&VSv9{G^Wc zI;WS$)9-Weg!*+k7<(mM(!5u-^?UWR#-ng) zP!aX&RIp!{QvocH5&CXEo_^Zz-Gk>xyW+xB(Tx}yycp!U>>APOU=rlFK)B~WCAe+w z^&41UWg1U{hQg;PJP6YIV0|?J3(2U^Dlbonx|^Y|sVEQas>Jhy?Zlia9>;B*tWyATs{NJfCk{fb?P13%#3a@ryxXN(bY9mYK$ z^2sdzU+$%m2TZCCHhtb||yDvw#1ClI1hXQ48&6m*bE6ORd#})C+EFYX@&Q9Q29Fh;_ zYH7Y=9@-NHHOTL*`!P1&AF*6y(g8ku|76bIFQMI6lrx0!LXI^r3t5YKIPM#u^^^_W zaD7Fb%t5@$^{bIWDY56&{TP&gZZ-w{u4S1v*(;o1Bn0#7?_C9dvZJeL3q z=?HPdlMgT`|2_fnahq`N-W2rz@cHZybJ~!9NI3JGgZ_~1x*wMzlXm!MBK=Q$Q+rWRU(g}jFU~S|f^ce{?`Xfdc^c35&%qOF2a~RHA*0+( z3s0KXM;y}YP@bnR?SFGnw{xp>dD}weQLWcUR6NLqui(EDt30$7C>}ufGIzLes{awP zk2;-Shy1z7zcyqaglC+_v&Ac&&Jp$z8VAU&0WJN(gpGX+*YZw7`Yhp8eWvAY`PbYQ zUEXH9JlucFm*8KAc}y2R>Tn-lU&rqmZ2;Z*^RRjGMh5YTac!eF{J&ojN3M>y=Pvgv|8~@jefJIJeEh zzd)D20O{*ceohGgGL3&O@)7SV)(7>=_*Qe7GHJbmgA2l^8UmEc_Vy`lWiW2S(7GJ_ zjsc&6$L+6N!gdS(R#^C!>++W){Rxzx6OtdrW0F7OUG8?_l>aJ1evdOQnY32ObB^#e z{t>>7-VaZHwP%#y^B{o?bMc%;|LZh9@XpN!uowh zE}Tr`R(+6c=Bs(IFtRo3lfsyOBTNEy8P`(-z}Uz8$W!f$;6)4Eh(ezr1Mqp?#1`GJMOzw_D3^8`2L5=YmZk`R&*F`;mVX`6&_l zJzUKz?QfzAT0zlbQ`2ToAq-lMs|&LA3mafdn$lOSACx*X8#|da-cMdpd-# zK<5`AAMqLAoI0Bd^~MXR{^r#%44Kqq;NXJr)tLmw*ItjelvPrs{ShycVVQ-mSeIXn z^ijg;`Ai7kaGj6%m)DGZ&wpF~B@ZzahfEr!%2xjg-$auTl;7ZJ`OO0f$*{q~2cG2r zfKBGL3MctTA$-so=QkrC@i)03LVj}?hD@r%JmXRi65;bJ4C6ad?^R#m>vCJKLuaV~ zO!NAOa683clHqjxUMA%FEFqs?FXV3Q|5-L!#Af_b#8!_IvA=cYd*n66B35%yh@vfs z`;gz8Z+K;Y@v~PyArtldttb=ilcb-7YHsJ}wU z1MQQS;!Fd8<%8IjM>2J9%e>u|8KI!qZ5WclKAMrO2?Smd({I%`Ni~p!A{z3RQ znxD%4X*U3sbn4JKe&Y#A+cKedo=Hd%u^<1n&Rj} z=I#38?a{oPqCk5TGEn+Ndn4}!;He79>v^63Jn~-@PWNAi@?X&TFChP2{1tn_`OkQZ7t=cu_z9i@@`qaIm+Q(&s)E&ma>e zU&P_OPmo_9A)iAGNhbBNp^B)8!un zyRO3N>Wvp@`2iEl4`-R5h5Ydm_;kj2u$Vd5EnWXfnp_Be9%ww>8PGHYIof0XZCXhgf`GvmzfJv2)IG;aEIPrfC z;X_-3;w7-j{5i;<5`ho#7l-WenJ%19gwI2x^>+e$iRxP-@ht@j>2QS7-wT*K*|`L| zdkFmyw1>R0UP{T3H-$iB5v|9{59cks$KRMzc%_ChUcgL=5Cb#oN&6pFA;Z> zKU2$R81ipI{=E_MX=6OH$G^~?z_Y1?*4q3d7caIZnZ@iN{tC)j`HuL23_aGq8E z99{k#q~C(_i$eOlN#~OeR|`k}IRYQzFAmw`0|N&agm0xuQ1y@ZMBubY{cQjV>F`zy z-z~a)#M1oxQ2xRYzSTN^HS!-vey<38h`%^wk9YX2{}H}NO@i`Yv;m1qio~}CBqYNJ zEPVIr^3hhy$9zL~o3iOYW->F=WaSs{GD#QAR{|F958K8=vyM;hNR z3>;h#zJn$~$&WtsrjnxY6~uvrWcZ$i516=ov@h~MLHT!t@BtI&ABO#PLVj{be7cz{ zdtg0>e*j;BYkn$x)o0XiK`&q+86LCn0TY*x_Cvg#s3El9F32ma3bUT4Dv%2rc~B%Tu8sOPzK3xgoSUIDj&XA7EBW2 zpP~LBVIq7u%YseF5A|2c{}oJU2(rh$eAfR+zcWpO!B^kNRhaR03gNpMBqYPh7CvAi z`C;x?7R(dkAlf3t)boENQ_e?xF1SUAe;kR>?^1>#dwj#d!3E*F$s{noSo_D`#P z)D&S~#5JOyc=b(~%M~KF2Jf~Eg9DfqFinxvzP*j{Mi)V*Eje zgQe1+gfHv56XOjkO%^W^vb0&qYShX9^x^4;WWvwi3AhI0`RhaSflN3*1^Mtbli!Pw zk7}UF9+%swNj`-pf#uVF=JCkEqd)>34$kuRN0_+$fk>}F`Ckv=118QdLH-!zpC5q_ z18q2Dk9q?K7ldzwNeJps&u4TC>8}+eq{A8uA24zG6-XZ^1irx%uz$kD`D2iO6Y?`6 z@HI0G*`wOP(fB5t1ZDrDCkz{x!)a0ebui)q%W#5)516=q9z@=@<(-ypM%$Nk+MfRpY=bI-$N!LXn%S>2%8sq@8+`qcm^aS!}~0Jz{KUR zhJ0XoSH2&NPlSo(3*R#MMdW`YLVlYyzKabUToAseO#&=X^f!7!^=b9j4ieJg+ZH}x;_~+( z{UFMJB!mx`IR8V~A4M24A~>bXZ?@x9Wx0EUtMiI@X;#oDElf* z013(PFy&Ky#{G>~Fb|_|U}QY-cZC>NoA8$)Uc$)rw2G zBzW?xJ%fG=5xYo+g}p6&z{KVEL^|r>_z@v|z{L58|AixjX!@X|yb5*vPyCmGqw$fn z)nVg1t$v$P24q;61$>y_xEF0B=vvN!?|KY-)>l4@w0+3$j5PS$#}Qc=lZD*>l8v zZQ%ltkPgRL`U55|e+<&63eo6|&qGewtAjCd{$yM)M1DpDzPTFTI|dFe2;V%D!1#{V z)p`{)(*Bo&gmgI5!Us%TKH3+BON1D=GbBG?;{1ikzXSPA5%`ud44L>R0|ys`?^ct* z_>K`iCBP_rH226dyvf1`Ok6%}tZ` z%eB^Dk_;Hn9l*04c$SCc1&rk1P_sI}vjO?(A^!%S$L*z?kdJ%Ej0*bWLe!hWC;2&K z;&1q@|B*aZLx2)ko~A#e*EfdZS>YQ(7DwxDaAx1wRlHYcnza9Dekv}MCZ!DkJ8KX@6g^iWuqZ$H~%JONa zk3Xn;U~e79s|r5>$A@)ClZx2_Dz*tWj z(ok1tyGT2VKVbYa4kI7Pgzf7k;5s10sL=X9k_qSUNB&Xd_lc0tVMZhqe`+Hm`5Z9` zET7}pY)}oiM8Edh!Hj z+Skh*eO}S~czO8X=xV+qhU$kSI6Ws@j=4|7ldz^Nl^G`e`J*u zi4Xp&r~rQz7QPZKAK)y4-|RC}%g4iqI@{$B%rkcP*RT&*x!zCN#y64kW#YXC4lW3v z|KN=81h&1_w?yJ2*^vxkvPOPb`*HaR$R`c*xeed4{7CO3=HZ(xIvsfk`B-~*_cxJ` z_B|C5(C=I>R3?5y7tSZb7mEMK@h$gy<;;PvgTG_hkql>o|1v(yYo8bL+eq71Bjg`3 zMmYh0S055_kaB*(_PPTT(o_?QJkoPA-){-5Ocvki>6Uj^UCE?N&e z*vi>5aj}SfjJXhXkbOPx{ZR4rc5J_vkX3JLw$n%wO<8B#I$1U2>4qOf2paT zgl`|0Arognen#hn&#yEZU%uy&4ZiO%E%4)Z!bUROWAMqMH}PBJDe7|_T1*Kep;OC8u=jpV(yIPSM(mP`?_~eB>7SQ-)^6J{+95bWS%l{g5s_ILte$5 zOakNE*9rL4=68&*4``3zHr!>(KgQ*=en?iuUERCuMSQK7UySxI@Nqt0U*g_fXzLGn zihFUfG7-M|W7w!V2v2YChqf;~ za4*33kv{I@uDV}zGxi7UviLBJWVVoBT`OeS&F)>x!}yfV%S6vPFe<|58(>g=`hA_S z{N{p$WH`pchj9gzFR%T?dsO$XTZHS|-z1ekSE))C-|F7ASi}YOJBw*$VwQ+~*4^Vn z_~v*&Jo`K2`o-d9AR!qdrW*aBuL69c_!h_y@+rQz`}^%!BY-su<1s$IcAJQshJEzDg*CBNSQj)5&!vyp-?2AF@dH9G0gpdn zPPYc{V!itb(%!}Tal!o^%i7zuY7Dx1Rf-cVmxpb{eW2m2)*4#~6d z!LI`!mp_EA=eUcmwd&uH3dOH_iICUB{@g})QJd)M2JB09x@GsjcxdQM`Ws^s48FlC zDH7jwkdO}1j`HlEY-b3OH6{nM}uiNBJolAB*S?YzB%{}pM`f?kXAuG5@+5K01*8d0}0%daovXd zZT+rR{4l90uWyI_ed;zW5s5+jThI5%?myRH_(b>~H3YS3HUm>V}E7)x5qhOUh^#Tl_fphv2ZUz|MrZ^>;7W{2N#4-5mBnahq|eLcZ{Dy z;LC=P44=gP@L%`eEM%8i_>H)D9sJUNjS_NCZy|fzyCM(vkCkUqZbJK9|B#L^mfO7*S3GMJ00JLkS*?U$F2|C|8B-1yMN!tL-Kjk zBpCVRtE5Q%eFPHH;p>+EUcqm#e7Zj9j=j_NZ+kdjR9=Gm3;$PA=Z?Kz#Df0!fX1iC z0u%zm_hATMZ9TTK;3EnjytQN}UO@fji@SVZ_OOilBGW^8CcNmzOl>Z&F8auA9a!2D8NaKG? zT+UbZ19hRSz#V-*)eozER+6Cctub(L0emHiCc)r4gZ%JP)bkHjkoCgts1HAPN2gGI@bnE^D2>&~G3 zRM?l@Tf_KPnFNJz=)^P15B`E>xZJ|G%qkz(C2QRg18jV2tbAOTY;;GQ9mc1^zU)5H zz`+H{Z-Yr-d`BBc4ISFR5{%UEb08rZuCws1waUkJ$rEnN8#Z=SodOssKlq0dlHqm>-!`j!T$k)}>m3{4PAebRCHvgrzX;>o z!!Ts`Dgy@>gm14&V0`Tj_WSf5#v@87wvh~XTljWa<>R_!zdIaT)B5t;XXWF%f+P57QQ1^K3#Wq zhYt?nD|NX@*z`0H3%c+ zhuFa~gdNj(3hYqM&lGaw9YX%O0N=K(#=A0q7qM%$VhrURjICgA`}j9NQ;hqd>y7W> zKKS-8)dKS+Pm&Cj6z^mut#e~AC3 zq{C)Qe-rWB(;r>Wb!$)B_-0x8bbYg1yE%-{i~qW=C{ToNX$YTZ|5QIC>>shKlytbj z!Z#PcJ$!V%%&ooK#&@%oPuFYQ+Uvsjy!da>&;{WO#ed^J^mu+)eu!PABtzJU(J$=G z;G^rcZtVp&zBN`pU2k-2j)n2*_@8jp21xiem;~Sdst!k_{1CfJNrvkzd~5OBlOJ6_ z;bMzV-~X0U{P*(ddaGNrDvVFZ|Aa#Z4lW2^DE=GyMUPjPB6gLM46XQI`UHM^<x zw`PHjZ>yD0*E`)BY^@q--<9h4pMbdIAB1m*`5E-T-}y`zc4->{}c8ZIJh8udrd;H{zkt~P>R^aGPL4<=`O{h3g0PeYsP*Y z#coYH#ixBbe&Jj;QOA#6xbEy$=7sU;_@D5Wfur&H3is_#b^fB{SJnymNQTgZDIYN( z<;z)d%v+YNaVrN}{oT?doX`E;62z9WwQl7A>hA{T`-`Bj(EAlu|ERQG@lMdPP)|Yf zJ*h77pXU3^D0V@HW%S#V&rvR)`;VoBHQuf4W9hf7v!Bn`Ic~-Fko?MY{7>-B4JDxb zvR+pCw0^EeHJM|qR{5IabQW&JID{qS4c7h@gnRy<|PFGuG;fOt&L zw#%)!%^Gi^_EVXT{|Q^e_^M2TZ+{5nI3ndY0lbJGWOYjGx2yoaC*phTm!SMQTpw{O zW>Wv(%cnFCKVfZlu`D;}U&_XDkuu>KKI?xZzb2CqwAUfg@|yz^lHn)|-*CmE>JA|n z_eA}D&aG&q@nR1j>P~r*s=sB!LA%T?s|w?r$vkAj69x`02;VG|pzwM2NAWGf{t!FL zNQSMzhw<9k&xjb7SjOJl0}PPO_0vUccvlgdgR}>+UhVyXNMD9@KMa`izUYN{e)u$g zeyqnR9sz7mxMf|f@$9mjE&1TyvW;%(!LWRE{7=|mqayi);{PXJ`!^Tgu?qPcvVYXE zGSZWcA_1l+as5g)g``yiHpr*k z|Lxm_SA$>R z7rZj^IieU? zex&`BfP`d$dgS3N?}gvGe7>%7v#+=GSDwcCa^?ZABsY6D`8TWmRjyPb6Z~+4n+adB zM}+!jw|}U8+p+$Yj{ymEh*;y}%jEJ^{iC|Jfj>=e>R)*o=X3jwu}*ihc|OX>MjTl{av{vi~Ev-s0lZj6wS^ zpUfa+f@)`IM1-$ZU!y#J|CPqy)P#DZ{FZ=(WH`~n*M#4mehKSRmp=LE%Wt|WqN)h? z`3dY3_~WekI;x-L3;7j&3`L;R_5U%wkT zpXWQ-7LT}@pM~O6`O^wtx5EYwE(o9B;PvfK)#*t2y$lkP;S&}<#B|7y?Y|thSP|!D zzHPO?%eSa9tMK)`B@HAcHjOG(-{8)po1+`)VUeuVf)kZzuN`_2N%F+`5WK<)at+}`Bn5p86?A_ z7C!h~l&|b>3$CZT8JAf0R}rVmti-s$l1RON_?8+txFGqZnS`MI zQUA1~{Z&+e1Tw7XXW{F^<&%BM@_oe4O~2Xd-&ACBzS2MGdMkf=J}~}JQ9^WBld5A4 z|6+V)>JtBh^2>|te^sEpRzWf>u<+$@`5gZ%2t#G!3D|BPhfn_vtl~uEBTSE*0||1 zY+pM5ck|T+U?iV512Ck&$o^jiVi)UhuBE?Oibdrvte1rCodf&nLG{nWkCuK+uYQ70_%CK_FaXJ|J{6Z*Z5Y1@Ok4O)W46gf5ff|(%~`--_5#wtmmY)L+(>< zYAcoR;UgJ;r0Q=4bXl>%O%0FFROtBM&36|X-}(?fZ~P%Ivj10s*u^qjYvEgCl~30j z-PBCme{8Vw>H3hH+C8jaFa8@ebV2%k#-v#G&l7Nw@Plsro3h_(zgO(wd{uu?S1L2zl;4Ef?-e@!cYVvi!3E*-6BIsUf2bc3_IDB_B*R_6 z2mkR9#@G&!zgvd2LtEfG=D~NgA|2y$2X5l~NOeSGUx5oDW7^I(66 z+)EaP#&0U0iolE&aa6O}O6cUR*BlzSKVL z-=5)op8qIYi|dcvi;F|^AC)g?dn;;<>Znf}j!SAM>SyuITFZw6x&y(LroUh^+;zyNmFXHvNHojvTpK8Zh_}WAGJp0R! z?Eh6!>>?Q+vG5(T%BSlzx9@7pzf=j%SMu9S#kqaYC;PPURq6PD?xO|{E+D_E1e0Ld zA5XwV$*-yq*dW8I&cL^f&$6uy>&|Y(yLy;+nAHpG&aS|^v+IRC7j?CC9oC&ee%}Gz zpZA-hzLX13KUHzS;pq=$xxaAxCRzHc>d*PCzbcYdv3nt}53=RMEgoQAX+tCVa8=~Q zp#RN}?Eh7b010$hmFerR3hfKvQ{~fjnR_9xKhpM9Rcz(c^(gnk#i9CHHH;z1b7zL} z4L1oP|BLofNBgfr>>?eaO=0S1Rhd;jT~Bu}wBL8B8l{S;Ks{Ny0rhvIdtn*XUt4~Y z_#S!gI0FY4B)?{p5RxC-NBF+nrgQqD=HXRi;33;yh(D5HlZ6ku#UYofGH~g<_D^xP z@gG&Kl&$4E3bad|*WL@uPsjgrt?@R6Zvhk2KgM@r)EVEGrZo&K!&w%->C8edRc%E4 za9+Dr#C&{hoUimh9rUZ5*KQ2s)A9e@fqbw2NAf#e{Lhc<|Ixb{EW?{Ed`p>~TzZMe z+j$M!p7{7yaJs^`6!b4RuT2c&)A9e@P96_B6TWpOf#vr(?<>>087#v!7QR)?LM~N4 z3O}5k{~-OoCD4q6H_HHxde2M7A2!9&g{<2B#oxy%_Vx!_hW*)AV!xCG{6WvO&kxNF zRl(+`elJk&f8>YpXX}~0(#I;4|FW}lKj~wiYHw8Ow!{r8=HO;$C$?1d^{HZzqJIJO zdz_tLvGhsLQ?-lBknwNZk3#xX4FO7JeI9Sb2kKR&hCk`BUcc%9_C?$dvR5p9zN~oP z@Sexp*?FFgPsMPB4>7;$ptG}U7@vw2G9G;WgYX%q8egrA59^AxGXW9%lXj5o#vh*3 z$ZrpGlsA}1bza4mfxi4cEpxrezl9f)>e2&Ayan}3aq~GdzzDLGC z?(v{A@Ku{irtq~_Ti-M87%!>|fDJONM!lza-!+G?<>E;~ZdxGZ-oyCbBkZlXH@@AG zj_-JU7vFyae(ZlJudTv+_;2F7Z-^Uz^xc>Z=zn$XJwIeahrHnlkKEbxh^4>kOE_KW zk7QZmY_i|?Vfp0nJu-f^$Aiu!pFESm_HXp3-?yO62Z=Kd*57cDK!?@v+Xi0>v#|D8 za5fd%_*9%=eDn@!^%!Rpx7T$%WqfstNBm8E*8d3KFq6Re+8Z0Z4T7TLeRVTPpu_44 z3tx%ieZw-3mGhnLqLZ=z>Jgl-@Rfjes`H(ngzUe1qT&%h)8j#B!Z*nz1m#ETkrD52 z^B0`6{9r@XBty6uBfl}sLf$afW95A3a$A0rIbGo!1KK6dcZP@YDOwp1zWzb@=9!;L ze#7kVYjyB%)yqLbGQ@Kld{dc)yg|tTKb(#4+V~c7zQQ*Zv@4yBe+uJUrg+3dFaAOJ zZZ$tWeBK5|k@`jZx|(DNJ2Ci{FbjEuX}UTae__S@>N_}J;e!vUe%9H@>*Z|wTdR1) z!>;{<@I7FDDtry*1D28aHiLv@h_k_H$GyK~j zXVbq$XVc!~`l0H+jPL33pflln(j)}!kJcl@{ysh1RA9Eh?I0l;K5pTAlv&6dq{qss z%@XJM_2X$ySMsB0dD*EQ5Z3QD#UtMJc+i>fyMy&D_ehJ1uhocM)g;5` zEPT&03%TSIkCjvN8{7U~tvGBdjEaZ}RJyuT56Sn=m$>|Co;(zr)r{=LRJ{|wN?D2Tenee@55|n=H zo2r{?ut{t5`wrCZgU9mm)~FH{Uc|eao=)}0 zVR@e9n`D<~3_M%_Z%tQ|5T)N5^qonDHE4%>cxvJluO$z7q)s(H`(@-;lgR0e2lvXF z5~uoiAv}12gbvw7wRQQ2!gGnf*7EpF*&j{FMdCy3AQ{&5Mn2|~R%879U9>s!$}pak zAkN9hMAxI(93=l!oZm96|05ShK0TSeTym>dj05-V$Jd%dPFM2j3G8E>YF>|M`QMs4 z#iPp#j|ZJeU&BlS+sm=~CU1vg$fra5w+69`bch#veEpR$3%O*T$I7Y3@*rP-BRE~* zL;SCq>QtQy>u;js(M9!bH6y||$z!VR*&FZD?@Oij4YZ%|B9uhsk~QNjd}9>vC5Dw# z^`LEElR01EL;SB<;#92(VbmPz_wy%!zL+oN1&b07N zWu9`0(j$I2Rak24%Wom)D}0FmH7lJe`+a2czctGgk1nJ5tp5={V>C9tTH10vQoo2@ zEW?{Dd`lGXC8jDlRWTdi9h|T5A^z7q>QrI%ftk-_d^-MjDb~>VMED*s2|@p+-(Tt+ z(l26H4asn|g>NOZkW0FHtenbk+4lDkrz?DjuQks)l|0^Q*AE^4yY%;X(3$WVC#mFj z9Q&u$tI8DVKM=cWNQRGF_#S1Ra`7>bw^LbZ<9nLZ6+X0MYIZxA9t_D($A8{<++)M| zUNFB{el%XvbY;U(q(>Wi{J3DICy_5 z&aW?TS@iV0hn$MXEqT_UjZmYWRZ4ZQW<>fv;4xMDHvP5e?>p3-6tb3l#y(4)dzpn? zY*gb^;FCW-J|#o-e0xD3=TzAGW_-$4qWHz4au)o)io)@@xL~qBR=Yk;fTbC{wm9`vyZPf zj&GNXjcahqe`xue+9b|re7INEW;$3t>(>{OU#;?0Qij_DwSEOx@orc{o$hf&;zPV5 z8P@i(@b%L8ZsjxnIprg5`K4L-dV#jeDX$SBe1(dKT!Hz8i#$HiZ*8&nL;IUEf6tC= zuNE?_&9U%hD&C9dd90jr45j$`E#q`0zf90hb;|pR5Iz;NrEK$f(3$Z00Y=#$;WPUS zbm;Gr?bVVD;WAI@`deGYJZa2FA5IyzX$<(A+AGyPvemms{jOd5CHR}%qQbnvzQ3t$ zVBSg|RlqvODYN%`shz6IUOddh;*>pX%X6khkN8}Bi&J)=@a0+Cgft~b$uH7+Y*?O4 z%r7O+y5Zi2CXx2I3cRRJLbpbqbC`u(oaeD}%5tp!TkTDpuAXlWXzz2%Qbh>g3dKVz z+trLn-zz<)+8*m_$NA&89ojdw8$hxYf2bP<-z|#w;=Ud$r}URLzSW$r@ZAF1=bch} zK8@w4>amon?rTPb?@^DbkI(-;az}hyKteKvZ!!4p!|zR46LZ94<&-{VjUUuLuF^}7 zWBlL`*#F`a2U~;s;|GjS`9Uc?7JMdrD!9^5t>2-e&+z@)+8rPv89r&@+r-Rd+ipJN zpVQ|@R{Np$IZjvdqi1>D>GPxr=~u-O84JX3!uPVrRN*u6F1mkNOYw?ih}dT2_dK(Z zZQDIoPM>?>)=d5@oUZUa588K~J}X2B-&=}DOr13&!nem`s`1rTk8c{zU6jcBL3M*< z_=bh=b;Y|)*${p>eFlrOe0*t&ILcV^aWQeY|tQW{bWq zj`L-k@|*bKT<}eszBA`DJ?@otNzMf;ZTfgkU&d#qA8hq!>k=&bc+mH8F0j|<)+rw# z+l;SrF6d#G-^-#;0)2ny0$!i3pTDjT=hNCaeK@^;V$=8IWQD&E=rf((PuuwWbG{WC zo!dr--mzB`QNhX zhgJghA7VehvMYsu6zH3s^K77WKI5NrK9-vM&p(mV z6@3%vr#t6&wdtER{d7a$>t{B7t3}@o`ngUo-XF@tuju3=-~M|&Xw%QK=%<6e&FRJC z2_F4i&Zl=9^x^a>wV!{1ML!qxH#@y}{}GSAP1F1K-|Kw4d?gq4{B59L?(|BqpZ{h} z@7w=*Key?ZS>@jh`c=+(TWtE}ihkiCKI5Nr-orNi3X6U@=+`>uaeK(aze>~Z_36v) z=U-#duLAvg=ez>D{I!~XhfjZjUH&?Yel6%XI_D+Y^y@YK7DM0jzis*r7X5nAZ+3b< zXVY)g^y)tRaC+kNIllcpVbN~{{T8Pu&lh^nzgg2OIWT>t{rt~Z^qWDy&FRVgLyunJ zmJ5CR?|GqJ{#J{A3+P{RdM4TUx9ReI`%iw+YR}efx9GQley5X+PePgaQTLLjZ{Rcj zImsLB@|9kc{k;VG-A?kiZ2Fy=zRahuwc3MqyEt9Z?*#o`C%MF?->vD>eEN&+^53%P zcY}VvlibUuS9T{C#u@sgm+j}@XVLEk{YOsH&u#ksoG-6G%0$oFsdHfx320 z@7sTmSFGo!u_GLcz8&=OP7mInQQO~8B{yr21gFOnR{29a`}DY14oz};@O+F%AJ6%; zw}3vJ9{-QF_W+No=>CA`svxmn3j_?6p2p)KHF;Y4#j&EUVQNntH~yszE|9kcn|Oe zR+EP)K3m+kr^xmq@IhKmIRu{#e7V(RIK`_ugelS=2z+0fehI{j z@K*sp&x+2X>CaMl(@vssjASJY?;(Xsf|kqE}iyao?UCWAJ!>)v4FC1_WOZ_!tYnnD{a+TH$3n z_`|Bdfy{TM$@U`Z6|#0(tW}@JmuWIxyQ;=XzkV8tuhV4zFY%b4Pm8ze)8`-4VrBYO zdmX&}BcJb6?Jg}&{4Vjaz$aSvL8`y>H+Iz)gP%v!m*pz)@xTwZ?3omwsM5dR;JZ=$ z0Fr(p@Ix)TJ;e`J__+=~>OG2={#2$v82Ah;>NScVs_+vHej2U66!E*n4+TEoiW*Px z8TieQ_bCSqK8wt!re(_Cai+d~?N(+tnQyhj{FEtQ*xu zz@BtM$nlTkhbdl`tHh53ekMCk{TlfA#oza$ujAKH{B-fN#7_Z!E<0XD)1N8s+mqzH zC;#JkU5cMg@R*NGTgZ-`qWHPuzCB6K>+(O2-9qv6#eJFnT;Nx*V|0ECeEhN}Jt)5U z$FVqyUn+i=_=Ui)W5?Ri^jC=c_M}zfn}7WN48^Yzzf1fI;5V?}AEEel;=VoUdhyLa zeji5hcZlC5ejV@|+3%N7{04E~o-|&3^N*uDDPFcqiQfSHCU$f?#cx#jT!Sy8_{YTW z62B4nE$k?LJ_daJvL_k)KYAtU7t)?3_)WlXV@K)y0QmT2PwFkc`NwacQ~$YD{4Ueq z0{nLN+lN&DZQ{N?skQj#AHU(%YNma@A%2(mZNTqfzdcUz+r@o*QeE-QKYq(4^X+Nx zi{B-FJMg>NZ(fSuA@17~kBV>pQFDUgcZuI6eh2UeSj`cN-!1ObcSP3gqWbS8_}#!C zW;J4c`+(dZ2R?q;6Xm)E|9{QX6n}{SB;!WN+G#bchMqqIK7Nt+F|ryz)&FO4U+RAt z_>-(Ao$6ns@b`*u{!!DLrhiQQF7Y)ue-ih_eo?LeNpatvXzc&jcWL^66Z}cw>#<*{ z{{tVt?1{$yf2I2^(=QPBMf#An)1%q1bbJp!i8uEDYdT3ky#c}313rfRO6NDgC-KJq ze~lygPj61}(ZI*CU#b59pTryc|7A02f9Y-2ebYbuQbF~L758QSV!)rlekmmNgY@`i zPc;3*FLfwBUf~xo`?`h9Zh93v@;{32De>lgwd}})>^!G^r6(#p#)SN=&x}p%$a-?V zK>7fMKOnyO$B}AG3!GNB9&~+}`N8`uznc}`ZLE0JrV_!>JezOUFCh!Z{KDs^vK7QE~V#GK9*n5Juzxm>K znf_eh*Rj3S|ANm>Ux9aL{$ubT)ACy?e;;%J<#!0>_bJ!t0)87S{h8)}i@0x(Uo5`)N9hWx|5ow4#BTw9J1bp4@!Q0Gd;Hbnn}3wX)AZjE zzf1f!;CHan4ivv#+_%S%6yN-#WE;i5FMgN!?ZEG5CE|IY1G4`GAHVGJSBP)^QF1r6 zzg^;YiQfVI0amh>roUU%dQ+FzWGOC5yi)e-=+Ssz$dc808Kw$+_x(O z;+uaIoFM)yqo?>?;^ToI%nGRg1RuZbN@M>8>nMHz!6yPgloc$e=?_+TWB&!0lm0hj z2*D2qK7$p|^;Pik%dRx`pTD2xKSkV^`VR%(&+h{3CxFX@41+1fKzX zKFg=`2jJtEJd#hL+4MxC-KJqLnmqe*AV;);5V?)uQdPb6yDf> z=w^z)gW%TzzmbJ*r1%XAZ|pzRj^_V)_*;et!%9e{cg$|1tg(;y=Xq zh~;e$?&Em{XMG*Qi$A}wfk#%H`4i7*`8z*~A ztdzrNN)5A&{Y(_U%k+6#vsudbG<{ia_LxQnzmDRki{EY2J+l;SUoiYL3I7!E&u1yL ze?@xyvMWsgl6;Dm&s=d|>IeVkS;~@+QT?P{*cE$)9REnB{hMbY!OsVN4NIo$bKv8b zUGc8?<{x;f#Eg$TE5z?I{iVR)!IG0{`fJ2}yJCy@<{x;>gy7eS-z9zx@SE5$x;_U! ze%TeP#5eyKwu8){c{TvE5%*;|iThh={ogNf0~;~>ddz<{uVJZ!$@~wn{IV;mq#Qmk z`GVHpW8!zIALidYTiGQ$Y5q2e`*uaK!QVjf&#L=AbH5M0FUv*pZvy`t?2@jOADO{r zR}69RgFmPEZQ^%{-wOQuY%pCP03W~Xiq_(re_$$+*!OnvyToID%(IIP7Uz#0kmGys z@yo8LC%*Z|;7$~e%D^S@?*qS=4Q@sC-zDzbqfdx${xRqsir+1Mm-t=4A7X>HQT$$U z-ySV_1bzycfAt(7_`SgY%m$66_(KZ+n)v1)gIdz`4~ySr`k3GH9Aks%{2KW9Wslw< zzWK++AJO((BYu~7_!rOL?Bcg*`p3k5d-V0my?XNmtC_y+9a&IAuWe%YgyApSpaFNrUP%X$@f$lAkW*+9B42z(Mh zKz#F$fhbDHe+`cY2K_RBm`q&*pCIjTcysw{|No)=q5ZTdW0&In1O^`??%SiIHJtVT znbgnlw&HiGUjwAoll76o!>-y{IW-7i*NqX<4%gt7r#q<2>8*g z#~NCG#p1p_s*m{QA3ahizD)cs@x{PTWIZmUcxf2+sCGh*e{?@g@#6@7H1N||ce=h0 zK7QGw>Wgpw(S13^PZ7V%^d|y8n{~(YW~Tn9i~IISxsONS)2aQ3sT&u87~`WpE7 zWsm$`eDjZlpNan%K3DuM)1M9eQkLLqAM?e1d!*cd#s5gSpQgW%;BoNo|EgHRdaD0Y zg?~kS^N)nZ)P7eW&2`Z4VRQd#YQJmb@BOwgySgpx_WvTCd+AS_AT|5@D+R!n!_Rd{_r z{Vey7C_L`VU4M#Pr~jR~@1I&Zd1~eKS?N zujPJ<&)h%kzK>_u!$EOZmGAdw-VZ4OH@_$34TpdZ1yg-VhTp;K`@?dA1u_AJ?=SV| z`!Z9KlY@ETyd)`5+kMZO_f`Hm9&k@e00bs|r+mo$z`xwj8+LAdUWndLoS9~FfCnMN zse$x!-cQbR-5*5InOyzMtYnHO`AflBX5nEY{I2xL{bYXMmzC@{_#brr$@~XU#^R>7 z|1<8REpp>I>-}Mp+_}$rJ$S@2>`(Qj_`Dt*wG#GDn{dwiNI>6r>L)qN7Ybx$hH>0u zYNpZOu^)XO=PStSlm6q3`@u9nz5ippQ$I6t&}BG1RcBA)kLdCdcV)psH+~8G`#E0O zr?~H-0^+_KpY4!qy!(Fczub4q-bvq$mkpcW#8pfBvSG{H@;=Fb(mC@l?w&(`asM3p zi~Hx$U)(>3{^I_b`X7!Dhm-MSEkCU!oSPa5da``sU=CgoF7x+&ZTG!N9$y0Pi}6jp zuMl7Kz@xzx`OI#a$j+NSi-|~9-M2@e|L@To_s8J=<+a>L|KA-O^1jN)zisTiX}?C` z(f{{ofP2OG_XfF-^Qs=iMxAGmv8dNhvZ$TYS=3SV^A{n;!+VYXf4@$nKSsY@@2d+$ zQg)xeknSz$*zu<|SI;6e7L!plpXXMWN()$p5BdqdjGl4 zjTtzl_qcyzPoMs$M^jlZ5%pb!UsYxlRfpD59Gu5)1>k3W|B@GKZ zxY*i$b|agH)030Kd4VKv(^8W{Ie}DePe`?i z`^S`^-?Hk#-jX@mvM$1ZGg6aBg!vgm$*K5C^Y~JOf?g_?p6W{tc#;K^R#loPl!yU5 zOQh9*pg)`eICqgrzK~?5w;Y~^VRYg-VLv}riwi=VbYD(#IBYRH3_qI;#qfs(IWLvN z&0tnqD9z6$k$V(HayTO^7)njSFMV-47x(0CWGfee*5s+-;H+t(%25-NCs&QB9BWxo z;qa)59#DHCT*^lvo(?>S)VH6LPMx7R8)d{d@BudI!5R~TzAT*R$-y8)O`HXYYx66+r{Tif?XKz;B zgY&YuxcZ-zWAL*i~K;YFXjpyzC_5ihTPqd zdm3^tC^=rPha>FGX++ZA`l9X~p26UOpKpn?Lsq>Eo@&Lz&t3fI5?$;fKYjNT9BeHU zy0(0r**7f!E?wn^pZD;)E9w_D$Lp;x&ZW@lR-+Cx`vCtO(tQE=C}lT1-BSqH1xo4r zB*F3W83Y`j{{Y3cHuS<9OfW0uK?~X;64IwrNZ&&Od2va^gZ0iJV4GV znXu3o=a6W9M`qxDD)4xQXVtsF=d;G5USzt1TV8UbfeJn<#cR;p#w0YYX zk9Lp6_WgUAUH(6-=)bJ)`GN-%KsvwG+%86f2hZ%>^dxx76^}^2-vF21C>M>3IRV@R z;N-lfwQD##pQfKVR;16`zRT+En8|FvZ57?Yn#uH0ubQWN2zaJ4TPP2w@d*|eoO1ie zF%M~%I5b{JkpNKF>Ei-bcU# zpB4k|n_!&u=Ab$Ncs`^PyEE-eB95h2M%p|)pyL=@eUJ_%xP8snYXI^ zzXZ%7$nGZTzfO3z;oiOAL3>+u6g(yDLR0>ZI~L_1h4XN<-ah0Z^HJc?wpSft)j8G>@PQ}uHOOUwuMzl0FhqdxOWY3r z!IY`GME#96xRE8m!MN{pxyn-qb@T%EUXE)I&PqLEFwm{lDwch0oM_@zkyo_Tzh7{ zgU!XR{GU|iUj(@Y%tmBexJCJaKHr;sl)|@p&j$~<7DO@Yt#4Q?$-m2g_d%Je{MW(Z zu(r1Wvs(eXpapOR3a857TTi54x9JPWKXmqHScPL$`S*F#;jyzW#Jy(Vfj?Og&8#;+ zWo=3Nu702o`cj>KQVZbP0*4r3L2KZ$6i%lfBhnXsC=<3ADz*xavEITD^|{aCv9nr% zr!#oKx1cMt-grli<7(*#`mAwqb&`4j*Auu7z;y&J$r=BN_|qG&${%eo6Xh0~L(<1{ z*xHV=V0YM9VYliEo*vA4eJc|))}sBL>gO~7-v0WGbZ}8KX9G6`xW2#*0&bwf>HH6N z%HQ^)EN;8WD%hjTA8p-9A3oTd44%uu(~nuNJxTNLw*Nk)-T2Y|y!pTl0}cxZuimTD z=X%2TX#TA^kjsP|^jR&o4V%|`W+HE1__tPN;3)u4W17CZ zKkog5!TI5vy(o)TXlDyT%z9-}gdJ3x^u751yvA0+BRc&r3{NKN(mNeI@P`XZ!DEqn zh{%8M?FQ#Z+~tKYYE=c?cxJs^&BTiDX>A9yMEZ3u{RkNNtE|IT!Ad?3LizVb4B+G+ zHsGBPo@>BU!L0xOrFd#-2fY^(TmZP+fV&>JtC_X+H`NX~Kl(q-@8@N|408X0++^@y zL*(Ft9l8HO4(+TJ(pXRpzDd*{^mF;6-eU|d6Pqir!O3m~?1ClCdg*(G+kt*;PkemH z?+J%yO{q`=neGYVKm1oQO)vfu^P606*rC=Z8$Qna0C<;!_a^X;W^Ek*6cMNNM&GP) znXn`8Cg4yu3oy=o@hgQ>`lMjK_)LBHueIpY&+ukX126npE9kTUx~EONHb4ZEoZ;r$7$zK&uUq!+7_FJw~qA??i4c4( zdN|c2+H0?a2ABN;aGwD86mU-g*F@n|xrh~kGwO-|dSx%4pc1RqD%Oz}^xsF*axSw)iL!Cs_)$b=1fPk?VX_&x^TFn4*0 zDK%qA%C5z)PJwB=?uEWa=R5mX_yq=Dl;MIs%zAd4;^pPzBXVeuKJ<;P;PV#z!mMYW zGyc0*xsl66S^40XTOt1oz6Kv&7AM*X=ev@~?Sx!3J$qt_#La@YX1H@u1`C| zlL_1O@&5lfvlrF{PkY59{hs6aIj-kl1P7b(p-*d#_+{Zm%zCQ1@n^kkBZv6W_Car` zVJ~b5x!a9gPn4;ykDR8E>km16FKoxGO{=KgxW}VCw-a0(a30`V0oRLJPcBh@hU@#K zk@H%RyBu=pa~C4c+0@9?PtS*mTocH_kF`dbEW8+eb&0<_<@Ucl7Z6-W;816+2LhMI ztjGT*`GoIr@`;$i2m5N>9deg5>xmnP9Qr>;?nB7sKo0%lLiFp8&v4a?t3CHbALQT; z05<_Rq_Hr}tjER}d+mw7Rm*w%LM{xsbjamH?q|i%%ME>@BbNj@^fRr|zbr)m`sjYr zFQ1C2mu3W)4cu(trUEycS&!@{<&Cs8f6h_J!RNL{zq{}%@E2=2_=m5|Iu)M)=BGIK z6LYrS%4wtIs!?rmVvpYqzjq|~m$CZZcX=CN)`QF0Mf^X)o=N}Un+LgTAh(m>W!6K{ zMy|&}!Ap5{CI{RA94Xy=sVx=d7-NheQImD58k>jU-9wsh=>n*Aa6RKxeo&OEO3uV{qOx$ z)w}8k)hxV@5tLuoze?Ax{d$klhS!U{`OpWpen9d16|d08J+ILNwypK?ZU*jS;GUDX zdm5T{)5CA%%5H?*TabHF$*m=Fy^UNxe4g(E$h|7%HrzzoO=SIaFgP#zSKsHreIRjn zpHetoE?8MM-Ce9M7yRmUcd<^nG%&pR(Al>iyxSG;)l?t%_yX&Crd-hP`rxNqe=Ko# z9f{PZiZ6C+l^lK4_77KF+5Jbuo6mV`z`IBBmJ|Q>k2CBO?V~$l52v2M;X^;v`jEuk z`H8~u^7&G)TPNeq4Jj2PXN<-A5>B!X=O%}}-qZlrH*x}61RRQYsLR3_-{9I`6$OM*j*dBjAh-CL*!-= zIgAmrxL zxwlRK-5v3Tu6JJ$a)Th(Qu5ulnb^yz{!YUd`RrzJSzh4K&fCa+n$~S~RXOtd|3>d) zAp3*@-pQu+RlX2gIC{X>WMzOaUh1)KA*~muI7E3TpzIvn4B$$E8!U0Ru2Jg*yxwgi zSDgvD0OaJpKWklMBbRW5$iXLNp-*merQ&Nt)*T|oK?#Tn96fFVZWM4C61R4P!f|{3 z;vDTKIb#GdSJ{5P)$*kLk}`BxArg@7C!$6~sagaYvi5lw0!??T_4kB>{bfQ!X2UL)o;cRJe%>_iybuh*zDY?bNW2m3H;P~QKz{YnCf|9me%pZlTDwNf9#aqPi1;a?9?2&!55y~NRJ^+UI>oQY zfAP3~l8JdQ?;^~XAF%RXQsc;Y_-;2FKvEQ za*f>OfwHj6e_(uF($2gF^TBnkybfYrvUdCQX8Bwd!s|Dl^v_vwNH2!jZN+L4vzEnZ zJA)jF5B%r{{dFKGR)rzAO3T$=p70W>bixvEaV_*9^;a+xa_Gz3z7IJ(z=87!)VvY$xgYVV@|=98R=m|MoHT7#Rr16M zo+{xyrN8RuS|{s5>cw9U{yY{nyC?WJL6160{~h2zSAUN!$)sBo{X&;AlD{S39S7da z!23M2#x8J`i_@W~{xET-+Rsps^iaz9{g_2mzF ze7Q;3#BAy-QlCylpC_OX;u0)^*$c6*TyYDr-$WzlzZG&zncenJ$nA#S&9vOv?8ckq zOFp+AaqzWHxuC81F+Ohxzp)Ve14ggc{IK69M$V78$&Y!BcJRLo4@2KpS`K>f`I|HB z*B2->YN+_b?cd^d8U8H9fPS>)b{8{y(fQ26^FGe}P2AT;&X0J>kGYL@eW1sm&^K1g zsq)}EmPJIyEl|EcG^|5?1Z1k;ceUrZ*9kxR4gWUq!*&+g(4&s>Tij0eoy|_ri-cY7 zT(qMXZ=9|SLaOFQ_0Ma`Kta*5)t0dIt#i-TQgT)|@CaM1Pa)xgCvtNar(e{$Aw zFxQ9gwpT`H^cB|{SDsZ;6*IFs4sZk`VhaT>N$-+c;HlYnkOx*FRI&{$g|Arnb+6e zbJbTMm2UVJ`cxQwvM*$IHny6~M!dTS^TXk%RGcg8%kB5R=JN~cK?rVkjy8Rr3K0Am zhCk~c@HYiNY-G_e@DJ8;G|FYLk;_I*n%y39=)V@FGpqDfqKC`BAirnTqn}%k9){l! zpOoDh{I7yP2>uMBM;jxT-5qj$AcuZ#5$2Igc2Yf@Fk0AsXUu76`z`DO+)&`Y1P=4m z#k?-g! z0`DsDwjqAyA7?p3+R3E^cL#9jpXamy?mi46G>+$&v>R;hv9o7Et~KPaE}WrdWZWTt~dHr&Fe?(n!OUd=(iR<173@^A2Ln?t`lrSFP0@qRDWIgd{L>K|7B>pbTa5AFn zVL8~iulotE5BhtpPvN`Z#S3`ml!5mvW(Dt|{>447)afaM^P_*y-U-}9;IL0G*g@gW zRz6CbjHFEZSd}avGA=3H3*Oz}9Sh#?m=(B(jF0|tx(Hz_y*p}l^*QtIn9`W7)}2kL+q z?Qd~3v-~=rynez)F1rrWN1QMRG0Eb(NMDyTm+NKZiqP)_8Z)~+{P|+++r#+I86S4K z(#U1EgdF<$Iq-*z>myxVPI}#d#ILbo+s?1G9WT zl5~+rZD-k+K&~_7Fos>6$SmwxapwIx!FOu8Ky%0;253J7a&h4E7`cw93r7xl5449I zeDUIe;LFwHZPkt=^AVa_IaZA=b-V2Nq2VhU4nCA!`_bUTezwf6YMvD3-0^^s%jR;( zbNfojB|&a4NjG9#kj9_TOq(8@K6%QNiqWzJdHHqRM)-=rhq7xw4SZ?L8u188_Z}jL zb{0U{wTB%p&STc_r}a1hd`}v=0Lm?p1i3ko!}|J&K16OVkwbhC!1%xY4UogWwBdua z9Lle@e1wv*r)64&wghMV>ndlFU*F^^o@J8XsV3d*>ya*eU;Cv)$wI$h-VJR?^$4{{4w)b&2dVgJbc-H<9A3P9eFfxB zFzd2*L~fUn%SOB$SPHrEkoyL5>q)xEqr>++=uXX518HAXJ`Fyz)k zZZi0OgWR1Y-7+Ir3||nyp84xx<4fQVE@^M}A;c2<3oeG-2FP6vxu%d?PtqMq_!1$9 zv3L7@kVAVL982;MFml25kb4Atu;(Q>$YSu_BwgYsi(!j_*CDqKa*LQXi1_i?euVEa z$UTd6cSCLrO1M4ag)`Sb0=Y++buleJX5@nZh1|=K!x($XI>_B=^4sBk zBUkb^GE>{$M{r(5JW02cPCh2!=vVvvZS20o zl}4_#G5DZchZc~FVOHX7A_tvxx}pByYX&*Q`Aadr@BIZyw}X)@MS4M$Nr$$O>yC7D zja>WRj9e%Ma_u08et79+%gS3nN^ zR?kJoueJZm$d%?pE(UVwtCwOPp;uiZx6R1mP)<9DGVBn9Tp9Qp>Ux8na(}O;FSwEN z7g~q?cz#wqi7UfX(Z7*>LoPXw&p8`__vh{JHR*=nAA>!St`F&sWmb>nI$g-EG;%?V zZ-SRWZZzboA=g5ci&|&$+j3n8&wJrnFRbg>R$fc-oQFHUar8nn5<x73)f7O1fkqdethdg$e0l5|6>qz8K z=9(`!5_0&v19+EW{F=~P$8*RB->0HZTyXLcEb!5cM9x1ua{lCClGmT9hvy={sV3df zTBKWobkXN5#XjcvXLP!#2ebjLU+5vop=>&=g50aj>h=PuuK`9bi1A2pBIIs`+>78F zMC8!+G+%HoC5XSVqbc@YYl(sPw>A1{^QW2HM2VH)8&DBUufilTOjuY z>?kcO6YFSB1=cq2-wwV+=Q9WWRPa+~$D$uv)`M9czcKdQuF}W_dA+{^xeFnOeyCHq zmOD#%zz-2MYklO*dSjb`g*m0be zgC5*Zt8s`^9=KYb28VCxzeLf;x{0Nfnls(_nM%9)G{NjazH zhe835JmyHW|F$0)zMO3EH3Q!Q@L~SC{e_B8_%C;Tv?Xz2C;>RwM(oYNp?_?*>|e_R zZqz@*sc&8$8;BmGz!wL;b>Kt)*RIJq%7eszp-X}54IJX^W$5SHuG9Sp>V@pHH06=w zP0sQ<9WnRkZP5qm^39nBzJcI-3Vi5a+qP4DwUr0@V2uln0PafQ-U99(yv%o_?r(*C zaO)TIfBcD>Obo-xU>&1ZIj_|geX-`tnGe1+@VyE?^vg|pD84iF0Kc=}O0y@88dWiE znw}F9_O0TU;2)x$i03oCm?sG>vv5AWd``SA+Llf~l!tqMr2jF}e;P0MrRz=q(0P2M z@9b~V=?|MVy#hKA1w=WM{yzs}$WR&hzXbo|;2)^xkx?I{Uk{Ci+(gKI4LOW|8^1`) z!9D-kmc$J?4*-XLKK5teUIy-Rg;V7a!u$Z=m(%@sre$Gu8Ks z>Z*1BTHA|A`N5__Gm-x9NPicz8ZB4()9IuAB7IR0T$j)ek$$o$rzpdd^BnG>--$g1 zo{zv&pUg)`^rvn165QLs-O22Z7XbGyvl_NE+7#B9cp$x(vcYuF)E$g9bem3aC z8C0R9OnLg4Y#(j@Yj|_^fcIhW^8N<%9SyLlO7Qab;o2{Rzg_Kv=L6oroek&trO+~C z7a`P9=zz8h)_=fNFU~}`C=crA(2s=>Uv#{L**9MZTtb9h zY$J97U2?ZrIhTp&r)$ecFfS`IA2R>W#s-o83ZnNeq>uXPh_-!m17_JzMx?)kuMwL%A``vZBIH2;6 zmqzU8ZM48bQA_{ShWN)2FULbHYFBrpk8yC+X3}q+>gRM^BL68S|G6E3!x><^x&Vj$ z0#O4Mj@x5x`xk^g2Ki!I#J)VpABxOZdMKC{v5qh5qo3n2g+Bd_J~?%v&tE9V+n^7| z>Gkw@j_Xs~I+oI>wso2|$dhi@x$vPmhb0cpqaSInNQcL(gVccAsiLXn zqbi2Yn5Op+aeZprzo7I9W~S2Z6e7-O)7^fz+H@dJPBMjv+6#o&Jp5%24$z^a?>H#9sGrmLtJ-ZXT{I?ek5|7uP^xES8qlf zSGO-Ymnh=7|JE-OTqSTwgRe>4Jd#;;^tnQuf47k`s9>CAJl25X3!@I`si_xZqGHu zpP+5$U1{2L>uU{9E-$wV@H7Gs4z&8?3zvPk{8?+%g)WaAaO6}07YAG^a7ASNbD;M8 z`Ec4>njUxX`YSSgxp#wa2KZpFtH(2T;tNtQ5&I}w4>q{6M}eybE&;d-;Cd*WDuKM95tYxzk3j6=`>+yd2g-E)8-E@si+OR1e2}NIR0x9bneP zu_HcX7xExga6wI#V7P|*GsFJ23PtzaPS44FuqxhXF+S;Q8?aS&l>;m{wCzXafLxT zUTOs!()r7)1KxMQI|;m>fj5=vL+c0mK-p8HT$V)auHKdr_d{-3vyeF0}(FX#I3 zvt%80g#ES3FuZvef%i-B?gB5)LaQ>=brj0j_S ze(WVX4Ziey#9npeJ^uOQ=f-|wNIS{vhICFMoy|z6JJQK=?8jb$y4U*T4F;c~V?Un# z{0Msq>`~)N{{+r9z#qOP_VcBhCl@12{iHIUoSj}6o}`{8lcN<8Kif<0GrW1IyIlEf zfFS>20<|B<-O6%VVQ^vioLq5Ikksk$FY0-??WotC{9MG0BwtEqYB-$G>k3cRwCUwl zqbhn`5e&p$9(z6R%I(xSI5jz(fMKuXzsm6E6@VZ0rLV)2>GO83^ZV>2=zDZIh1&s# z{!m}vA6L(}bG>$*Rj(9JY9O|&R4v7uq?7`Qu!k(epNF=Wd$DF`?E6`YpWC-wxna+;{Vw^DFEnLyTOw59Edsxqpb9P2}J&b3H_^4tbvTR6nPonR$5?*99Y* zT8c+BG@j4Je;NL~rQi=5{%;p3elGW;k;^TFoP5?z2!Gp*^w(~`Y%ktxaCvtEC!e_! zxI=d;9IvNO&s|TmFOP)ann}>csm-qYA!8?SpgSQg@?0SwB^&sOy z;Z^uU)=9(oMj7l~_i~d_^B>$lYyacY2aoKJnK2FfX}n3~1ZwCLl|afT_a5kjGYsoP zPk!xRLdK77`-w_`-cEZu2;5`9$>+S-{%H63HD`$$KX$^n3VAMm*a|)=#*fg~nFlbr zN>RCT%1!iFE<1@zKy2Woe-!C&XXiH%rxxPn(QQ=vJb#moTrO-T_Zi5^=d{?qwOX!r zJ(4oaS?;_%YMGCYN^Fxn%M&I0DA@?ohln?sic`XM$oOudkA4w>WP=Vh$ zs9w!?(eYVS{9ePKKL}%-2H=;^i?Tgtzf%-_{xJ{Zx7-tu+bH$j^RgbVI(nG)2iw4; z6@nzv{%Wz)c=#M$@A>H8^V)&`bIHHEna(GRihtk8ND zD}tQrOFvnxB9YR1`1&6$-RbbcwS+mA#K^yhgufFEN&e(n58mpAmKasJhi zn+Un5q}<12h}@Tkueum=b0D`>%I%!0&@-9=^8o?uVQ>4TQ0e%9Oo{@}Tpg(Bm6tz6N%s^+?53y|Hki#~Q<*{|)#b z20zAL{QB^avFC38F>-mEAh#KEUL`k{tn0a+FM}S3Oq|6nTxk-dFU$~n%rN}<$HD(1 z_%kH`2R~>#MY+L-o$`1Ua&JLyrjnaN>ctiJoN3=Y0;|uJMRFofCp41B8JdS|ERV^LiZljwTE%i8UH8*&%Rbl=IR_2Rfw=nFmg z`gUL1KjWQE{H08Mszz?B5c%qgy4L&!KJYgNzly`Q?=$t%74uYDE+6wbcvi~pq~fXV zZE3kV?o{$`Hn;-xW%;qdDZl>q28G)JeLpwtN{?R>!$G{=3+q5rrdEuqoK`uxN@_0h z_pM%E5v@?>O}~&z7LSSxUGo)DT^AC4Ft?C@1@yUF0^Ty`yhL?27lt`iJ@0en$@7Wg+w{x_>gxz99m`N@#G1ahj~y!iu>L*Jt7 zr<#}ZaLB2C<_+D>MO;Yjx_12|%tY2B^wazWw}2lpK&R)WzHeMh^tjT<>QUx#FR&oei#fG;pY!PV#&&_8MLi!c*dYwJYkv(F0@SeE82!+oc|_dx>0K zBKJJxCPHq%lzXj!=;89KEUL?4g4+(<4Zx|m^VKfOUZF=9_;jsDcs=A019aLW`Cp~u zsEF}$auCnmVZbb(cc%LVoZ=Aq?DC%B$05;n{%Y_all-q7C3@^Oa`_7&HwSV*O1W)S zS`PL6O+0;nnbaaPHCMgDO914!lG+FI`IzA^_zC>?GrO~z`+WJN@l##Mym|gQ$RWn) z^q122Y9e>L;R`xjy`P zP&M6W{43^TDrSzVm=c~owR{SHm7;L4yq$F+{bXSxcs~JeZ^`@O+qC^e*llBzk7~5J z{QbZURyZHgXK!u#1h1M=KD8n|b@Jrtx|0G_=yRUoEgS~kZ^4@)d0+U1>f^RwdVWMT z#(eoTz+I_ug+!k(YSm}lY2a|0&b4N1=M?Zc)1WeR_DlwDIst9_{mfG z36xqHK!rYG!&`V4c&`BOBFX#g9`b%4_j#OAaejlVo(-G_xcLeTEcXI zH_3@Xc@BggsAory*TFXud@3$``gg_0?ZrJm9u?Qp;Hu{WhkEP$s4SPKvq<}PKM$`8 z1{+v>Q$u_=i>GSJ4B>N7HbNiU@D_dw-f7@fao1Bi9uf9S%LV$m^Q+zynu9mR=~F(D zUv4)%-gR~oa&(VYUR7M5&i^y|6x;}Xu7^GO`0-K}yI=+QReZN;zphWL8{A~%3T}nm9n6knSU2!7 zwrK#_M-*{hYD|H_RnG?weScgX;K~?#@(NW?nD6KBj&bbZPsm}ufS=K^yZ~~~JM(@l zCez3j)rZ_h@HK!Oe8m&56aVYB7Z!7w!45<4I9!*cce%Z!dIe z66MBX;7_!^Mc^rT0elJIL)(1Z@ZRP(8pe=b8Ba3_hE|`LQQFHQ-Cq zyDR_C_9_lqQ1;4NlKH%XFQLya=z}rC@@Jq=i09_>o~KPeZ{u4%s=Sr0-l zF|SFEEs}a|GwBr}E-3f|=^-Xxj=Ag7~l zrvL;$bkn#Z^yh`GfO`#`_=jTp0Ii@^~Q}Y7!oaecz)HyqL&NjN{Ed zEIwb%>pRCM-rpHSUm=^CoTqi4bKeqmsP!rA0exbj4}8iBxc-O!R&hSphxgCw`4YE2 zNg;CNm*_CmysHQ&gd)N8w4|KO5Ojhfcx`y1dLKHsk5m1~K30@#8PVr*=!4iL4*q2Y z#wZU>SNiaE><`bqj;;0^xVAzly;Lq7^>BonIOx^!1hSmm>&Gp#h+gR13sa!i4(Qc} zu?K7Zt={;C&$HCq*LYvLuCT~*>PySXeGYQVD~LYm;|uek5Bi%Gy`ax{r4KKskIr3A za=qVGOlW_=x#lBpK=B-``UX0V@;Hy`p zGIsxWwBMxrq*1Qts_*_PAH3dno^6}Yu#}M6P7}g1GXE>=%}V7fLfpSx^sCXUa0B$Z zjoDo;fL^)K3ojet4OIC7XM$1Gx7nxam?QcwPr6SAID((o+rO8StN*%aKhftI=<^u# z=?i_vF?QcqWIXQj1OHM^gH<_keQNQO;y9#Q+Z)Q~1ESBH&GN;p zlj6x8R#2E4$kL8Ooj-SmpOpI4X4lYXE79k3=mVdE=R@rkOBuWO6PG^Zd53=~pG*F& ze9q>NpwFX3pC6#l*U%>jeeQxjnM5Dg_!s)P;tlC9B90lA@p>)&NFsmor`C24eQqcE z`~`iEL7zhCvzf7b^n94`LlN;0X=l)*_Wp;rvyac}A9>T7eR;gAmGNdE+Zkd4-TsRj zGP|fQ^qK&@5I1f3jmATCJdE_tY-f1l9xDp;yisk}u5k^2zAzmJeCuyL>QMS%Z0+cS zKD-EVMHj?ND_(^@6KTCU;fVC}=PD=N|L}4;`~JS@mnRNQ^i=t$P8RcUYLu?ZDVOMz z3VqOzcDWb&?1et1WS@g;z7qLAS2^kahu7O~HNT@DM&!X#QZkOx;Rh>V@4q~vUFanI z^+2Kz`tTye7G0i&KEE(_mwrB*+qY}{CG?4mV{&}Kkoz2e*^h7o4)R4!oWzwFJ3E&C z-8bUzeoj9UNAyA;UW6E<%iGLeiF&;&o5r^^F8P;o(*2t*Cq9oV>Wx1+nwEn@4?H-; z)cKFLa8XXph(74Uix69M*#mv>ZizeJBl<-8CD*u5_@#(af?aTZ_&z&TqAqPxy&jBK zed*3@n6#r7=<6N3M&DnA*rLl%&n>j~>$(c`awDaV1T9No{~=(uKBT2jC@ zWRY>~|BL=(kmiTJh#wp~_z?QO0euIc+_6Vt{iVvk@$$f!%8~mNa$i6$4RTqG-Tn;q zgVa9*cL%}2zKSqj@0t%>1!K4EQ+Chuxj$n66d!nbl9H2iJz087n~3uci19{HJW}RO z^@@&By}Lq>%w%~u;fC%fBK=JYVVC_P_fzyd4*s`$zZh$=gyg3N`N4bxU&CEF9{C~X z?6knx*eNfJ{flACUD2Pdyo#}PJ9WNMJ_Sau7%_P<#{XScK<);}4cBte6O2 zU~i;j751G$(#6=n81n>O(T}WL!`Q8FsQTpXhVLh?t=(k$M)Zw*u9Vl~x%CttRL1YF zeQ>PBAfgX^cQN|^uINWrVh;D#Aw(bU=g4_8j6Yx^m^d3(l~O50~~7UV*Z`$_t@Tb>~C->JS%V8i*FW9;eR zDu9Fic0HwV@tXf%?Lc_Av)QY+Hve|2uQS2^fA9ms!wG#6|2z7QhrVUZ?go2biMh45txsfZo5OOy_t~=zg_h8j|N>2JE$H9qwP9`|$UAzuBj8j)) z55S7A3I9AJS9BNTpmR6a_e#wBt(;2a%8A@2$gPIlWst+(gB5<49!`KD^nfktax6oe zDZUf9biC&tCbIk%){0xoX|c!nW;>?K&< zRPpd~i0FTtCmLMw3&5e@>W2Pi71sW5Ua4@VzftquvOCe^EY+Qe^N^c&GJHj!fDb;Y zTM&FL!PkiDLHl3WMH7Q7eiu0Ov)y1*tI*RdTXt?ea@0JUOAqu5x?GD6f$vT5p)OY? zg3qRUIBo;}hOuUt=hnF5FM<0AxJQ9YXAEb9As0Lz6z!GtkFq?1SYgP_)LO{6vDq%e zSH$i3Gw^K&-!Smm#4aM<^VJON8jc>APb)@z)eUn8tMVCJvRFS42R&TlCe_Vn;jFf- zfTM`W7t+*xMSp|ud+@ylK0KGSq#hjyIp!(L19qfw#ixKn+}RCtDyu3PTfFGp<-y-h z5X^PdkbG+mU(r9{I|)9_gRB}2zIwDgoM~c-yV2lE8o~C@18zTXn8#VP@Z9AQEC}-F zW*tRDd0b=oiW9&W1-`?~ehPc)7u6-@5#hg@r4k(4cS#4}kcX!c>n;mSv0}H_mrR=$0H_r z8g_M4mBMj*?rh|Wy^xE89Ac}dFN54sB4-h~Qpmv<#a{%uGRAH^?9#(A5MGW=ktaw0 zX}}Ex4sCh$*T9WY&u1zBRs67d9)SC@k_Ywk0N^=jc#0?E-VpG#0nZV}=6_9|^Ky;T zaj5f?23L{|9O@??KImzzOU^Gpx8Km=unx<3exgWwEuIU$Oz`ytANFkiXFv5DPWU72 zv*{~DkCDLT0@ok7)xedUTMz9=sUA)5F?_`pGTli0oBL7KG1ZE!Ii;(d^N26CV2@`GG}$YGpWG8cU4lb?Q_vAN67W+#z;QolV9n|i(G z9V(}lot7k-ewN$pZELLHAaPy{(#Jh*??eUla7Lnz#5{@V*A#Cz$=r1&qyE zsd%M6?&mbl$j7j>j5MDY3n6A4!u8?%xWu+_Gl7K%>-k}H`~iD)D4m>oY6oock_67;F@pGltUTCzrpFRJ}9BUcgw zePB=V`=s2pE0r9tFR?G)RX*Z49bQ7te^ePkmW8C~wx@O7o=OXI&&yq4nS_T!G9 zquTE_xDvz>r7eI%pT)0PlZifO))!9wPt1H4Ig~=b@i`gC%gEz0Tza9sU@cbjmkbC0Q1CYb z|3L7!B=O{_i1V3T?cT{x3O#YjHBam`dvS8IJcm+ssCvOc(LmMu= znnisH{hyi1*z~Jh^+fzL^3mGhO0EZP9&ow9RWmlNM&WpS7yGo$K3h>;e3=o?)nX~e zgDGpA$}WvZ=mQ(n`7EysUf5AW8S*(5yp!m2{O)s_qT!b`u4FlItAQH}9OBKXhsn7D z@?0;WhU)|$*vv2-_!?)^N`ZyS9|AAml$Lm$LW zYnDTwu_|uj<>Q=t=F%oPb3`yJ2hW+BUO?JeG~ym7pLc`zG4Rd@?^?#LIz-~VGtW67 z&r8UBp!m}RS>~iH(XP&-PgagEl$M#KPF6Mc6TQypQ;ImU^m*t59iMpt`ivp-O>Y0p zq8A%n3C0Sg@T&>vlb(5&u_@n?c~W_9kgTtWV?DfR?ds4awT_4KbooP>PYicGNj|fo zTgG8DK4&Z%b)(C*^h@Zo1NzjUTsK0WvBaKD`A}`r{OB&SaH`K4^)*WmpF zyojGCe@EMwd%sL{fx(qe2kr>7yQ4jBqE`E%`aqLFl73}~SQJoxDtd(BE%_L{ zX!G6cgZE9ws=lW7L-)&|e9%Ye@+q$d?lf>00f&8uRTaelIOjY?9>Rh~j}5_TnK?nd z*ORyRX!uCYTY}guj68O41K!UWoAjN_A37B#aIFlk9JUm00$f+%Fb_GYvs$0x?aMhQ zE>fRiAw1gdem^$X2W8>tgE%i71KwWX{eiKG51xI!tTFLF<+lKb@qPEfz|}A|;df#` z&ii0%(+AU3S!Qb&&u8NwjXtIDx#8~My%M~L%O~i0PTs$}+86$I?Qih#*KgsNtx(pm zq@d$dM02kJ$J< zgDdR`Tsm;Yz{LVLowRqczNr=>B31GPgUK20@o(c73~%`c@S-p6K8o45AhxPJcJ^^! z<3|my^a|h#fU5$oA#hU_&h4Kg+E+?}56dF%_8#efM7g6W@^Hc9)6P@+ANP2?G5QB> zci{=p2Yp`mxzMKrW8*jSxUZqE_(dyO&AqH(3D-!S_4?)L+i44lq~tS_wdnE@f+)QMR}Q9SZ^PaPF< zd#<&ei0RQ#GM;Lb*{o%s9@-`1N3Bm7WAQNJ>FysvpB%=<=yt&M*(;tGQMH8~G|53v zN+2w1N-gp^3W@T8Eo$CU`2Fxk@O}YaEWD1j|lY=7c`*eOjOJi_iyS^bcM2pA=#vV>SK8HT;`wa!mC+{*-NHXWAIu%yazA6E{zvt3@2hUK)8I-U0q!s05`cRWxN9TJ zht?L~;Gkzpr8XwsfW5imG2ss}i6fer^WeUWpXvT3} zi}a^*{O+=!GxxenjYRoiZc_7>VoYAv9K8A9-45PsNj&E2PoWR`7L6-M-%$qp?g8I= z3+5Ng={^J5zdP1b>jn>HLPDQahPU)X@FIrk@gMMh0p1i^Uo<{Mx$^fPxSNeXhda2W zK**?brmXp8@S2*r}NIVA5?ArcPt3K$nG;jHH;2jR$hnT %JF{WM27{d;HZ1 z>1$l+QQ&fbL*1{90WL-1&Z3XD<}>vX_Ut@&EE=OI_1vTYMi{!UQ{zF>-eEuej6P*! zp$}r89&bROc*aWKCh;>FU+D6Y>z9$*$at(#oZ$^$0A9o}J>CN^)>H95=@xvXrrMVi zaESV9YH;PR0yhgd_{Fv8hw=WkRstvIe`J1zMVlwBlW-`MHzho^Vr=EK=@s%}V(l3P zKjL^@{$Y$0%I1O}zH#kP@TbsmhP&N2L|tiI`KQ1w1r9Or=EjV9x~uq`>-DL$f7t|N zbDK3SR5@w_4r$^CJL4oBujo9qR@Yix4NFa~bD5eu=LP__BO_I1tJR zq_}3xc>OipVtA|3uazOr?%5Lc=K*g$^87-iKJbmY{=$fn%3$L?I|CPBENPj-ox7Ye zvyxIUSP@^QaJe0Gz3wpl)%brIY`te6Zmr;NLC!aK>4p4%1A8HH;Y>gJDn#a_`XoQ% zN=N@v@S{!i#GEL1x<4)A%>MR8M%0L@QmqJX`eiQ{Z+p#GndSt!3~??l3GV_+1zew_30xz{t=And~Wy(iZhR3f_~pYXR%Io^PEGYh_Me zn9X@kN8r)XoAetSd>H^@kXK^D@RR`B2rL zJN-1OKh8jO^bfR_W|&?0k6-^h`>|*8+>c<)sF!WoqM7lH$TAG;Jr$Jy)Mi1 z$KNl5ST2N^_qHuo;Cb~PjRt!RPxxKPg~0PLcs77%oSUb-K=6q7R`7Nwyy`g){e%MdK4KKXU7_(jqBG^~uEBMNw+uF1z5=}8gZFL51|oiR^yT9Q z*Lh+ND-X2HWDNjg6L6omgLbUmM<D^4TVIM0pN0yw&iNC;@ z<#|G%)`qA04e%TS&n3)$E($zXsru!9uqGT9c}uUDo-5AhQFcfCa9IZMM}SWPzA0nf zVJAGn(>gyG>#y6->eQRf?98$F|JRmxB&&PAi2wh_Je24iByas1qStot9tSVRR%=7y%{p zjo`V+(Z}YT^QKtd<}5l{=mVS9Jk_wBk*L33X#2OeV~n3UEb_(c>lamDShky9F)4u8 z(N7onO$J|fJ@ANqd(8m83-BXq!K1$YQ!6J=t(^Y<(DpU(Sru3Mb6*0I0hLmUh?HiP zDq6$<5rRd?_Xh-sNkBwuLP$aaA%uJpBVcN&rIfX-Wi=uqQbeTDB4sUgsil^>u1hVo z)KZt)6cH(^cKfR@}&CwU?~geT@W7Ugo>m-DBu1o&$(Zj`nf8U4q9&mKopJBQ=dxZei& z2loNLOyEb@^KgVe;U9-5%$ko+Y|vKJPsU9Wcxu0u0lxcId;R7T__0SEzH2&SQ)yd( zkNdqnUuDPD($AUkB4G%|9n2p~f9B<#Q&-UV6;a)lilC2{zQ}kzepOHpa(dR+BkIC- z?8lEDxGgVf)X3tQ4fVyP)m1ffZ=E-j&YawqQHRb~SASdj#KPRd+j47WRX3KE-!^ML z-WxY--iX_4hgRM(EOF$pq{VKWFU7b><7xkcM(0b9d3k@qE0r$ze9`YH4q%+rr5Nj8 zTJPoUH{)c$cbDZW>_&V`f9qWqz9S^x|8(}##QiIuczJKDE7HN2lJCd7LhCyUBE80` z9+3-sVBdIf!nj-dzbw|{g`c3ODRsqA91)nraqbk(N!6FvHI2ML zrUPyD6V|6oe}QlAbt=92WngiCgw)MeE!5b z_4rm^+P@G!=d&~YEr`!74_x5;r5`e%E56&+>U$sh;-K$UY~5XT?V`HJgO9UK+FeS& zfbqNLsEXv*Vg8|OdqwfNz*_Y9W?vgEL-+*t8OD4tcOx5>e!_f6pDz8YQp2BDdJXn} z)@M{?@;v)~4#P*!>Z0O3jO*?FAioLnLH50BqP=F}K0+itzLuBvFNDv9yW9rM=kvx! zvoKS$`>$tRVfa9=o^`E?OgscWy0+cP5#xz3xOV?tPsr(gr6iYpZeTTfyclOg?Q>yj zG@ntZ7dD!O`0w;xYxW*O%F4yIlv$Wy*+&?=xdwc==`#$z} z8T2m}`|H~y7xuy!+1^X(@@4ILSKFx`}-R2ubDUb_Lyt@V-{>O>q*Fe9O57MGYvgHU(yM)$0WA_*@MQGS>z)) z&*u2dH|;YEbDmjGhv=ie^EImv^Q<62AC0~?@%VZHGkv!X+;{Bn%f|jgf2j0rIKD~5 zd}7!gkbPNcOo?2XIuOF_J7jaV=?4E5pv%j$sW%$TRlEQ zvJSKVLbn0?8d5r@~*VSGw~zQJ}p74wH#6o+7^@nc+dyk6Gra?Bq_ zBo4cs=MOx-&w9by=SlEM03Uz8>e~k`PW>6a(*1XXgk197%{=w^OLKDZq7hY^V* zB;TLd@%AS8(IYA{{HA75tS+`_E)E#E}RH>5q! z;i7=ugxm9DVCnZ;(VoA-oXYICp7n`}+*yPfgs$y${`VpHny{wJx~s^T4=|r3x%DsR zgBXjX#}Bs3coD)Uh}S%yne_p<(C;I`=a0-s&-xI34e>AeXT)bgFP^`P{_1OTJTOMh zI>)7Y{2*USOYqQOX%pF@46&YnD0BPy3Gb(#1^s3Hp|_Iu6MC&5Vc*G4WFuWRL`9Nb zU|tDQe;FU?zzzd^ZL|!r!-eR6R@M!5(yv#*2m4NTC!6cCMChaUU+M)3a-Lr1&jb2M zeekQY%hJzAB@GYy8EnG)4_>+~O+{|o#`{0W*=LC5i|xv?Ag^G)gQED3W}bRH_ERKX zR&ZJR*{G3{Z=&Tp1boU=WJo{eo8n7|;Y9r^*~!bSJ+NI_3*=MS9?4PmsACEmyCqVH zf5-ImvWHP8&Zm`C3;(XPe9BPXrXqukKjk<+xOboZAKR6!fxL$Kc96TZ7#=^xa>cQJ4Oi@quw5Bq(PvB89wkxsF!NxYdsuP_vB!lXw*kk8{iu_Cm3|I(|Lp->gMM4Z=hdkABd3+V8nV>)Ajdhe=W-y2ol?dsy)Jspl?493@@{|k zSbOZoScg*)*S2%}G&uP&YY%K!9tSza1EeT>bh2ulyH8RGu}92tb$Kt?g4*bmu>T3m z=NQ)&xrX>4`Fz09j3*~l{8fKak!$?#NZEM|jrZkOF;?g9;idfx<1^K5K7Bp7+F@nc>IpHD;|SC?m?PS^;? z&J=&*w+vBn_tmPnu^5LdZ&7jC8*trxxQfSpf^mhf!*@=p9yd%>anr|H6~Q7dd!^DN zrmFZmhhf{Js>e;URD8x9T=&PAP;(3FI1FEV8Te|HKN0}_oU;e!Mql_Gm+JCq*x!LM z_DF(!sFha;xwJ=`k>~E@rTq(QpXlRiipA7MIDQV=C)r$cD({VXHu&^j6~iZs+eer8 zg?xsPOFpKT>fG&rkIy8x0rzK&t=vW^cJ@I~g?)56{BS}w^wnEFzP^EwnSi8ox4G(& z!TxJ_uT5dcwYW!F^KXXGH;wJB%Q2^&P%HFxm~(jL806!>f%6&u8w z11r_J?Y?$ehP6lZe777ipMN!i4}2>ACrW>ZxSkgJ_66sq%W+(eq;uiFBI%00mt(#= zDlyrd=jG$d@@DYCSpOZw+wxAq$G6XNj3?=s&;1JVa17*hW)(@!cgr7VmO6JGFa1AV zzVmX-cSj9NB)+XmFYJ%sc5tC%ARHf3+wgd{2;3h9Khv*#{g-v={Pz*1G7x*(zoc{( z=9j&+x)Slv9Y>aLfxW%}eiJbU-Jv2^&%${#l3V{Kp5?DHHJ#fgDTesdS-xA5H{$X4 zZR{g-mv0yTw9TBinl%^w7sqSR*ENa{Vmm#5xcMEW`(>!eRjIg-GnS8u13Gu*-{Vu5 zk1t0Bd=7%kPW;{!d|rn>w9V#sp|42j^ZjWrWRvk&^(pbzu9$`^$`pU)xF|I6pVw*6G(%5%~EpZT0* z9XhwwQsG4ypTews!H3(5Y;;WUIb!-h`kk&AAoTfsPMiK%4jWb6BILqNDe@Rf_$mUT0I-cw8|U zSo&QR=&R7y-bYXl|G4sL*jv|?T(J9(HsJ9QW23G>ymE4X|B26ymQS^>ot7c(5p({b zqA#%YOAvepSbKM(9LL8_pBRrTa9=Kx&Mo7m|EDW1%kli^#M?&(=O57KJl^7*nXW*5 z?775_x4wOFPoIbD?VC?1eI5F9Pr9yzng)Bp5yvQ#Ud5y@yF=-D8@)#F^P9U z=gv@i9OiE(At+bm`zz+Y(@uJ|vMIW7Tz{osuMB5o>TeYlO3$W#lOyzJnD#|G>WWtA zf7bRVpMQ~QU--VRSSjSTeVLyh|FLb5h+ohE>~9~_eYFKsGcyvwHy->PJ-UxqS0JWU z6yPW31Mn%1cd)arSS9rP{3?z85$klt2FSBve_glJAHSKOId;{#c}kDn<})OI&HjpS zzw}GmkJ=bEtf&?CgHKcYRb-%j(LdtX+V=DLEwc74!Zte~uZkY8nBQ`yp>xp|K_Y%D z+$!7ebb&G7Fz64n-+DmEhD!y%R@;8lP>$nOr{Cv?7((+2^d((^Hg$5@zH6C=&V`Nd z?C>cOzjgkKZ@y{s4 z+MO>zE zkl%E%|ILmt4V~M^(J}mH$GL)N`z3|iZ+3rhBO7)Key6Sdz-M-X@;-hmdVGdWIsT$= z>&n-JT-a|mj&YH6Zcj%C8Q5=jKUZM=uV_-CDGKwy*@#7C!`Zz8e(*Une(Zt%w}pOd zKlmIUuYsqYodbE6ZGXw{7S^eA19Mq^uCYz~y8e56xc$~8A2}kjWzsoI+Y%S{V|E`m*TG&e&=%i?u+#vU+H(eiwVG0;Dh)! zdn$fp!(_oP$@&-OPqV9)cj_0>;|qMw*e?O{CCWRwEX01s=XK6WM+X_=SL6z!{cj}r zV1BSG&IMrRhq=LQvSFU!hq(gvPxMVa`yrvip*$IaG$4@3TrkW2e*XPr6+W9Dc_iTJ$|!;hY=xCB3pd9z`|*;@s_7p?ssL-`@- z|18;WVP9vzSFQb4Lw-bg$DRza-)_rq7x+!}DG|T7{1vnx?sq)PkCkv)sQqZnBOAUh z_`PQBw;APUgnr+CZ(IAli1AzrxwKygtJFC=935nc-vL*^{LbOsVzwldANd~H5c3ab zpLeYNUWNXvp#O6*xF)5kIupzKLEJx&sclDgY9n=+e>?%XA(N6UFk0x?uKur7JM;Y_cTKy z!U^}^$^>wO4J+dUerPj39)<7e%8|U+!%O=|{D!*%=GRHzKruz3{4hq74RP%u;CG|3AMB(n5l{Z$e_z+YNouxA`Z2(_Mk#N8k1|MWOs?U&)5p#71oTxA`Z2HLk$;-$Z=V!w?MRhuBd`Hmm@@R@HUe z6RPWbrK;=6xvJ~ADXQC$->PokO;O$6vHR#M|0iUeeM*i0;9PU}-wnq8zaM?R06xX- zTR9%rxG%80H_`FWXRv?y@qdvdO7?lw6`1y;&%cU4h}3dTIYc?5d8vf=B3AL2iq@4<1Iu0;HI`hEN1nmt`VLObg!jL(PSZTm}p9ZW;#%y4v& zA$~FOpZKL_So?+Wqu50@d{^*$$J!6^zv>Rl_bXH0`@ag|=f{5&$1EqbZ`HtPerMC^TjgAa@g*RK66zmSN%+BrRU-bw zCVYJd*LHNj2BF{jANnlw2T$Gar;z{9@|X7W&f!fCwj`7vVpkPx zSanNaKiG`l!?-R5_g8D7-{&{d`X|PhYqml@+WM#DXY8hPk{lh&FUu8}{%hU~MunmL z5WCohV+FrEtp8*F)^C;2@ADgP{S))6e*YollHW9@p>u{fI>?ayrn>^muMpP{*@R*7 zqpB7VvLUwc`zQK@89&}ZeCwsW19{Q$17nKHScLh@4X|&D^8Ry%^Vpbrr_Pw>xmX z7%8g%wz5i{WBLiN82deB^Vpt`&n6XKl3yEikPTY|zb3`chrVz-%9kr|b5Hv`sNcR1 z8+p~kkgrwV^WU~|*}khRzdnu*GSt40xdP_r&ZpV)xiiqe?XzCof7<~e8$KfVEr0_N9w>GMHVJE4PYxL)vE z3;np>_5$Kt75eA$#u$Dt8hI7QpDOTQe$~bE!#D04WzwAy&$MSpI6&U}UI5n%l43?qe z%VFps8@?&{y>9itj`DYvx9qhT|9i*EaXdQ*@oiaQ2)~1t-$_Tu@;l@T0)Dudg%rkb z4#f_#;d_v`s`$0=`P=6xou0vEdLiasYa!o+W*Lj?fa7p%^l#I!%@S~ngADt(DKLrC z{f}ha`1Y;zUGAT=KkD{58U6$-ov?ixBVI0-k7hN%JnXMB8d`^_=qn$9-u zXgLrc__s~b{%_C6dytFqV-Dg!wc(t;f?sc=AHJjKV1AOZKH9&)iTPov=R5>?LI^(_ z|Fie|Y-maRjO}TS`F)a$w{7O-P2u&6&nM5x0R%RjbBo}2qqQIAA9FDOOy3n_zmZlx z67uPg*IT)0&p8>yKW8;%7(`2XYIQt=-|VdfGGpXYZEu$Ufw~Cb{;TI5qWewqGkC)P|*^{qD2+??ZVV^yB_fs?qVs6oTRd zxam0$D=&3>2){+lL1*tWT+Bc5TjB}~zl`);@T0q2!{#4zRslk7*d+AVL4OO%Zp07g zms0a${Qn`#4|9|`FDftP_aXdNG7X)*!_h&8_&w?hnBQ6OE4-V_Liue1glxE6@O#+u zdkE#Lp?_KozsIcnF~~P7Z`^-}^v?~fQfF^-bdVu_8(o2Kzw}GB?+!r7hHC}C)mHy% zl)nxAcgFDBZ0(0wG3Qm~jolMszwMS^yQ5?Iz2XWazrWeOd!U1CxK;48^9!_{o|~t< z>z2m&->cvU->U-u>RTWWIe$IJ^b1Y*LkEfM_m*4r+c*7E?RyXqvf=B3pPgTz?erYX zFZyqevESR)zHdW*2=b8lKBt3e=e0bu072m8y*wA%fpvs~>T7?il6u{YebJWGhdGJRkCk5Pn&fUxTBA4Drix1*SjaWozbe zJ2alK?Z}2Hg5MbEr+D@%%5gmSnG4b54aOj2-!YJvKdvoKmYCmE(_}~Y&)`Hk>Hna_2;7;@%S@itbJsEp$l3xA1LFc|EK3JyBz&xRMKd1 zzb0&8>`?+fP0H(o_qmWle|`XtMvnM9w*~TrF>=Imir>KMxi~)W^V#V3o?C`;(@%7E zU_NLddp=C6II%rD;f`n@N}={#1IRA?Fzs;sTC9HJ@QCt0{o@#Zh~><0IpWJ5kXME9 zYh#r<8|@S%;XRJ zE(fCHGuyA7b?R(u8^eJ3A-LMa{LbNZzi$2F`90f?Y`9VITW|HRNBPUpzaWO+Rx95M zInG~TD32o*{`nu~x099XY-<}{0~oDqJaGGyxRe8-}8-bk6iySV;TB0>PJkgrnrG=#|6~;Aj-hW=sy8jH|U=p%@3Sd zj-{^d3mo3dHqw?je&!t{h99_9qn>IV@B=5K zzZ=T?qr5qWA2^Zyz)e@TD0Tkh5PpMLsm@M-{px&5#P3Fb1^RKn#JR>1!(;h9YYNzY z#Eoo-`G;>m;zaZ3Ij^C-0Qw(~(f=mOP1x7j1EBvtUnS}Ht%3UZevSOe1$GSN>njNv z(4^r4B**3$!)oxW9xC+T0{v#})zxE_I``-3@fTw*%dynelOV^nW@6ylkNBCeue1A* z#81R;yuV`jMa`#h|3^nR@G~b^m|qDXn0HiTh;jA-C*lWgx_Y%zorh!iffLye#~!-6 z6!N$b`ze)st+w*BzxQd{EuOSWGFAY{L(f*$~^zX0VGN}b&h<6q#! z@>0l~AkPfpSIbIuHunsl67j3^S7Pip4C^?*amKjGZC*t>TG{1BBK%XrMwO>0RWWy!k*NW$WQzzhg>PPY1vwc&cv ze&EFVF~6wZ3jJS-;RjAEe-ZN6mFoB~gx?O!?imGuDRi+hh41baap*es8;iX#3ggI|&2*;lud< zVL-@+Zwh{}3F}9^uYMQ$uZyuCII;X4$d4#>?<*nv3@@Fv-_f!B4!MG8e)jsw7h?Ez zLI>IKJ;4v0SpT~yKL-7=?F&vUKLYuArKbDipC8|8{5{Pybk<%+$MQSl3Yg!yJpc9? z*z4l?<-A^~i)?s8@B=5-e+=!r9Qx?ay#=C-O``POQaRa0J@4ON~$cAZxA2_jo#Q%8((BCVDA2_iboa>;K7)6iM%j*jJbpDSQ~o%y*L#@6BXL+qMIHk>N>ffJ8^n7_@dfc}{42Q(&< z97{c~NvSDMgz&TRKWl@dWBJv&0>|%mQxw|1h#hRhIf5TJv3`pGYoQA^t=TZI$^nWILe4#Oi zI;Kcf0M){jc z-4%0x0C8eD;`6+BArBk>_F8_6935nc-#f0r@f&W6LfaSfpLt}%w*)_MV*S)k?>4 z^#5B7KX76>;&aU%klz%-Z;<6T!_l$)Zgd5X-zEHyj=jl-H3Pw~Rp}lZl)gjry8brC zop-0=eL=Y2ECcV7`uF{iZ-;y!IZoaGIpdH2WE0;1{?Id4sfjPg*atRY z`5ll?f_!v{ef;=eBxzCmjdumkK9}%+I`-!_OcU(~POKmCzotZ~ykA=V;{0Kaxg@N! z@|-%#=$fX>asF`B=wae~9NB>RV7^fUf6Z%%u@^Y9yae(}r6zR7$bn&b8RX57w?*5t zhT?D??}yIH;HCW|dj*B^CEtTt2M2rKj69man;YD z?Y@n8u%o-uzkU^dzY6{0Yv>nvcj#ld7r4hM^otpc)8EFp{O%^F_8-nT`(TXc`4Gme z#LY@&pNx(NG)H3lHADXv$npFIDfN#h*gn7^>8vDP+COT)c2{8Slb?Gj`@9AS+OTGW zXuow<|2mX!Q!49!W7-d#m>=SB&0fgw3gP!E)6iK%935nc-%eLx_~8Tfm*RH_5NgBi z+QEP1?^O*bkBikr=={{8{*JTxOZX3$4fv>!Opd;9S|eLWxAKKmW}eieH>!~TW%i=?v#@Y4PfztgV3v|nD~luNYV z{Hp+=Hasr)9fkgX#r>vtDn06YrLOrx^z$e+orYfx<^l6zpT4^<<~Lt64V~4;(Lo0M z=J#|3%J8D z53=8U3`9seE1-i_;+H_>oS0u{zI>kdqVo~+M*;#H&hIDqVV|k}i0Awg=)XDo{W!2$ z{9Smzrd==Q$+jDH**M`h5Zf^@k?^6%I)Q{_j}*9j1TGPsU3oJ0ZUZa`@*}E9q+`z)OBvtWx9s*&-3Y9JkK= z-1$y>zB=aqiTU>dLN-hh{Ki24G3dwp%|@-lx5F+(-)}!Z4|2TA`UMX0pf5*k~X?`6bWWyrCFWY z?xP%}G*0%>yI=Txva9%?l)2#hPZ`>0Bid&k+6Qqa4(~G{l}^4C@~0qQ0QqZ5;r%x} zT15HRqfAm~{$7%$_Jc#%6!^cp-}<8Y#r(~HP#dmr`U$P)@5DR=w)<{A@;mrbC0!i9 zHkPZ@|55tcmyzEanfxWy^M)vX8<~X8{Ea2U3*xuQ6-2k6JzpK$es2LnZMe>~U)3XM zt2cRFH)33V@&xYrM*LhKxUH-Ia%bHB<2b{&&wR4Qp2*}RbwyyG9Y%B72-s%{+VE6l z@)&ic`|b|=_nW+p&isXBN%q<83ZnZTjSnIH?*JgwhPzz*5jT9r#X|t){8{^PP+BL|4pz6vtO+Sglu?J@H;H{ zfy=0OA`|~j@;fc~(Y8G!6H}=D#rR*_&GP$!qk|0i)nY)jDcXMF=gVs`Kb#L6(x~U` z(<$^*erIIjb;AE@dm0641K@wKeR5W0;tlHRDF3U)F)fnLe93HU{)yiJR}k%gG`?Q! zf3?E_femZ>1pLsp_(~A`uS)4x<8Zz5mPlT2$uEKB`k6LgRV1&cibVNe?NFBK%%}Wq zXi5AMT|u<{!tbZA%>o2A#69xPezk+F{ykikuFZ?&by0E7|7w$1u9DGrHx?m3gFiJC z-M(oCoB8jK4l=|q!xaSnXAbB??Kd3|vf&uPFB$8INzd%`tBOqcx#|+|%dv9m$4RtJ zWWwvjU-}=;lOXBLf90k9BYx9dLA3owp?xoY9-+1d5VB#u;FpK>c6{d-_NgVVwfw0a zH@?))V7Y$gw67{Mp_=$hesfr+Gr#I@LrdaU?Fyp(kK#j!|2+f<*$^?+?;o`#tl#h> zE~_H+shWUaEz9-#9A8yr!u7HImat4`F7~&fCGl%@1=03P4!0lTJln7t{O~+SWv7a7 z!}l}}-H7)}ksY_FxakY=!#UIG-*#31Q!>sz4ZQ!xKCne{4S%X8u+J)%(|HK}67_{m zkqL3Cd$j+rXNo$rQBo!QY;XmE|Fe^Zx8Ey(P#dlh?T47k;|KKDQhsk_{GUjFhnauZ zZZaxT_o07Qga3)h_*1H9^!WC&)Jh$oawRg!H@strY`eO{C2y7X#c198sh(mUA1IG5&vs< zV*Q|r|C~P@xpTN2e`(wxIoWp;ey1aMULV`Oe*FKEqk|0b>u?3k@09<3&tdqEPRRH{ zv5RcDPuOoSSE1X_`c*~7Tu}cKarUG5-)Z@S>w=z<x*#u-^bOIz3wp9n-ToXe@fS&&sRl&z z^W%S}zYQ&k-`|S=G(Wl6{}v#2kqsC03HX5jlYik@ z%=~15AOG+4x1lBROLPS>{x>|-eu!OU!v!M#FBrsC==KNvsv?8ut3ClgGhFHRS|=a0 zOnoZaet!H9=wM^wm*In8FM3}Woqrg~Wuf*%>|z^=_`e{TH`ncMY=|U$N%ac&A^tDG zcX{ae3~jCJ@X3)4G5uq~R8vPL_B%+#Z<ARFe3_RZrebo*U?RgurO zkbl|n8Qdu8b~EipHgesk$iA|F`0+o1HuV$ntM*rn{XX{3KhXRx#QzXG7LX0g1iuol zLbu=KR~5OomDaj`@*&hI`O&JYjFMoez@Rh1gGe_M%(Wd zu0ux+e{8=U(fpkM(fl~X|K3LZWW#NO-xk)d*X%Yr7VL{$6_M?`ljYpL3&_@o`IYw3 z{N6IyjMI(|GSt3%TtSTgjSRKlAwbB6ZwP+7ux{hqf;AXF5+YZ=DBG7}9%2mm>jmK2 zToAc(gX)?d)jtkce#adh%kQ8o2>dUZ%R=pU20F-w`vpJD>!|(6{}+I3T@t_Y-NoMp z6!UERE`Y7;Y9l?j#lbhx zVDzJrp5Icv1OJ2V>PqbRoQHfvq{sf4@wrZ0ejTPR^ACP?JzW9wbN)xi7Z>|q9mQYR zur3b#TJf&)1mw$9+$?<4y|f>Gzf^Je;CUDNj_dHhx~l&v8Q(s23LI$vF@7w7FV!VS zdi6AL?xU&j`9BcoDy__&=IChqfPL7qwyC7{M=D z=%@UQNRO{c`{l4)jk_M>TM_bGB0UzU_^9!t&c^=?^!p$YziDnY#(twi?T6S^M>fnC z{K%(m`_>Vcwn&e=CBGR)Me2>{A9#1c=o671B{A`}&c^?YosJGN#IM>FMEgG-pN058 zVpkp6P{e=otvb|8t;A{``}UZ$tbKv8#@3xJ~f0ZIW^l{{J&v-!F>9e_G7n!Cluc zv-Tyfdm~r$kF}p4|JxiLWQgA$R}f>r(Bq#v#4ffW#sTMFh^bCL#n*k2ZZFC9-7DnC z*By>@yC;^PAOBZ6I+ou-S0Mav7!`)vk75_uaKGTUPv}R!?r5aj2+0p)w&PFvo{?@h z#Pajw|1w7h8M5DLR}f>r(Bq$a96PcNkAq(;;_D8qA6N0YcxUI_1{J@0mx@392+Gmc z^?0vC*>qR^WzV?w!W1o6^{GZV(X~I7B16)Cj z|D%6i?Em!?yU>R9eS-F@?|3V$SI!`>H6hZet!IKc65*-eu=Iiru{;X zzv>aYs14CJ&j0HX|9$&$J~`5LrsS6-Q18e85=RFaYTuanf69%&7~ewt53#GBY$)P?eF@g> z_{#Z)NE}|h8}tvve(nwtF`OkVk{s-o={8}C182g1Df7K)Yvkl?L7dp)RqrO4t zr+ix^j{VD*FEuJsaDI8yeYj7dXQay+_35bd6ZL-lN4o@x?6=CTGC$*gd;u!deu!Q5 zWJ3}EVH@2*=a(>lug6@Zeoe%?LfWrQ$dRw#5mET0eN=p{_v3$#qk|0b+vEyj>=%0c zRsR+sWW#l^AFiKNfjM3@pzuXzuewcGO`ygMx zGolKleRc>r^7VTnYDlbo-eh(!3b{9iD^H3{y!tx(Lsjzb-03<_6t4!sy_t?wc$R&Z?DjgeEnhX!XG8S zgF=pc{b}#Q6S4eGFb(bBi*HB~zmw7YjQ=N5VVM0IG$3Tdqkmn6R=A*XzfcRoFqpCA8w zIXc#Uq4A$DK!w^5v5Rde;(tT3&`~ z$8qZqn9nzmZ}j)hj1vCR*xTq&c^KCl6L4SBH1AA`xSm0Mp>e$#&#|p;9O|9ERg4GN zAKf^J>(J?s$bEr7HQwk7*q_c8;sezMT!!)dqUQw~$G|uG0ESW2=ik^L>!cs|6V`%X z<5chCv*gdP=YzCww^%v$kGC!GKK|cWe#w?!i=%@K@w>wn7=G!J-$nOJH|7H}7{B3y z-%zY$EI_=`h%HFo$GGg`#*4R(c=Ti}8Z_l`svR zj(I?kh+nB&WqzHh;(MkS$Lq#sK*)yE1;43QKeZomdBpqpF3GQg2%Daf<*k9+-kJ_?DH0*V(hm95V9f0FXvx#SU->V4K((?$)B_g{I7-O zd_AFI5AyGMAKw&fzhz8Arw?{?kRg7{U4gM*VZQ%@ps@K)<2pddh8Q;;za?1r`zP6I zqxZ3l=Z%lBoX5ik>MsYpQ+P};+W!!Lk#sud@j)VfYu#$J{pfyR%y+&L-0)5FoyKkW zkqsXc{2nz`;Jw27Mex6~k9X>j9AD6P8c*5rg}A=#o#g9f(AEEv&`R!tvPCM#vLrdak zCIYnP^YdRI6xzP~0U;Z{D)_y^`q}>);cHDp`IDf5{~@+G{>1f!cXAQ&m;Ck-1H@jl za*7-vfnXR5bb|-KQR37K4d3-`_h?5!1d+rr+wc)sBwkhl!9)hF@+`R#6e3HVNf71iE0u zrmF&eOiS(HM(PYLwo%XQ54K2~WO}DrL)4sVy zsYPjcNox4>22Ck|z=loN3w{Gxzv&<73r&ykCs=H!%b@s4kf_5TLTZ@i;} z4Dqu)7i-f0>4Ida|08yB8;bbfG)L&C{OjIvJW?6hkH%!gjVCvLy{%_h_ zr@=3RMEqjn|C!t({|&)m<8RYCK*)v<3IC@t7rJjp9A#gBk3W$c@Iy>x`#pvw`N9eB zcxkNv+xVZ>J78z*x7HOz`@el&>862E^Uo&4t|qeKV}c)z`QS(Qt27m0ejo9UXG{NE zZ&Zvs0sq^FYpLD6~(B5vP{=I>3YpKVC- zAJ-H9i2isr`e_>Z)n@d~oj4{Pu6o=s6TdrL)&G=?>woZ_h4y?|6Zz7c-m$l&f4wf` z$TuDHjy)gi|9hFDPCX*2l6~HB1;Re*dFb<@{&f@(YQwig`(aE4Kk{$gw1lejjy)re zZ<^j^x$!^v+QLfy#Bo%7Z#v90bZS5c1;j5P9PMBBd8F>q{_=R? zdB>vq=P@fM|A#LwZ1#>-#`=G!<@Xvd?H}@7P4){|h6QAC7;Th-;#E?6#QpUD%6N>eSfz$HJh)GCw+BQ*=*0-Pan% zkB(i*hB*J?jvp3wGrKr$5BlF}^gq}qnfjkNU$XFXR)5s|0`-iw=SyCF;I_P^Q6r0I zHq;lFR#(-`y>;Hq`iAnl+cN5^n#$|yZ%dz8m|J*TZq2Of#k*RYW zuD^VD0Q$#K?~nV%^9^L%g$Hc=ldaczNBI6xdpyYeOh4ACBhh~_7MMi**7z&dewY59 z9Q!`maFyV)w%4@~;kays&T`%k`5ZS(R?q-VwYK{RaPdmHC-*PN!b)=paM< z%tU}njsFopzP$|V7oSgL-y<7t68tu>e)g}0XzS+w{7Lkv^TP{&$a-~3F#J=2Ubz2q zjCaFEjU15_jCb3Zj~TDXHt%^ya-_W|{!@FxAIbNc2YN^TMfxMfJj6qqUoBh&`B3jj zH|dYtQNGXaPY`ZVK=yo>1@vd^nUUka&?VF#kE4F-pKl9$zJ+z)--zo8?+<^F{NFPw z#(fq3ItKS`WOA?{~cNc@iSHaaDCez5SE0SElj3knOkER0`s9O~MS-yy;80660T zNV=b8A&n=eyu)9V{Lsgpobuhg!#9!K?=RrjY*^@&*!e+oV4ne%Nr~ z8Nu(A&`Idh;$f3*-^_`Z z_Ch2_9OpTj;=^6iX=eNU;ubWc51%|nffaln0d z8vJja_hFkjzr*~-SbjnHu>8ix@XJV@Qk27oXrcaxzQH!c*ha?}k0vTTvI5tEFh_oR zr;1PMi?R%qwV(`hy{GrO>Mwi7A8*Nbnj3HqVmI!G--mp&cL=X!yTQo|SkBic8q<(p z#GeR{_Wu&5r&G+*a;5ewwR!9>KktZWc8UH;eUsa8x@f_C#kgb|A4wJo_$u`Tp53W^s{>iVundNM+X5zkrKM5Z62O5Ld zS^c%hFZB-2mHJzSoboHZ_rE9QOIdF8^T6Z1KUTKaGL{?t&^5Y(KS>?vUm@zJx>k7y zekbc+Ddd!I^A5=SznfPHIpx=Q2Ubgbn~+m}lXrm6H~aRnW6)T%_4nZaDf!-knbN-N z*#7$YWWP~Sd4F>=VmXq2evrdIkLSMvd^?w$_TL2jcJFyU zUiSH!DTIE$SAfry_-z8e1^Aub^JC=xZ)dsQ)ame>_DcK?f!_}N9&gkCNc>Key@BiB z2Le1Ob#wl;%ao68Qu_N>;vH2HZ*!}7z7beT;ybtA@}*M$ZkC(+*Va^I?m3Lyx!Y7gE2OOBnr!fj{jndqe6!Zt;_Ni9c@{#=}7W zNiH||<4WHTIY0jZE_A)Q`LxB~5#Uo*e1JE8VeqGc@8vB^7W(f;+uh$C?UxYXKP%e* z{y0;9C+09nI(4nLe81}M>Ias~asPx(UgjQkMIi6V#jKxo_46|SOX@c`x=+L5mx%qp zzmLH80@nl&ulWe(@Avm(xqi;H16I7uFNyuXe}KUE1AefF({TcyVDZM!7~f6qpXt|z ze**A{UdB0zA8heEc}e&Tj9zQ3}=`0xGs7C$4v&y@HgfzJoN#7mzh^-r^S!viZ`dM}AL^&0z61HRHr zze3_mEZ*3e@M+uR{+F@b;7fq7_0qm0@s$>zz)SpjX}DcI*#BxSH~326o4vF`i8prB z&-D!Oqb2_afv*L=)k{m1_-2;tji((x^}keHpns9THv_-SOO@9%?r*jDg8}|ti8p>> z__qST(!&`H(f-RUey78y9GCbNTyF5ofN%3sK9u;C7T+G=ey2iKjlGoFQvVu(Zv%dlmvW!PuVcC1X!euwnNt4-fnNvwe|RYze`(%#!8r|YM1N-9 z*-$lWZatS>@cn!fuj-9KKN+`A@_dQq#!j1{=ZD_7pG%(qVevsf8TWn3^9KU|AHe_A z8z-NmzyF68AM}%P`1Et&C+6LCM*k0i|Cu+A?=$xK|J35$E_-8tC-LUpdqbfZ?*;z1!2ij+Zm7h6VDUKDV3K!TA8G$TaH-M% z0q}qIuInN3e`2|QHkjx1|AEB+S>XSqG(P>=e~ZNb)#8JBPJf;!kRSeaUTtIX%({6^ z$wSR>6dcdo|B0yguc)`X*I&*bT3C#GTpu$T*rk70(XK6V0Uq1xmR{bqoq|_Ocb4mC zA9DC>4~qS2G25SDe%`fwKb-ZemR=TrUx5F*#P{KHgYO0W&EB>Ad>0*$b;Z-l zUr_pkhn3!A+7HKLqWqgEH-2G`)Bc*+oM_V&tIqGAE&VKy@d1zF(hi>&Jo z#kmrbyngpc{GD8C^p6HU*Xx%r^{292ZwUHVKN#5cua-=KPX+!i@0w2}KG))d{&mf> z5$EAM~$lmP-Dn!3=-Ai@9Z{ca1!bXt~GYU*skJylZZj_%Cs} z!Q)-YEmht%^1hpvnHIm=;rqTV`Iiek-eug<;Pw4)$-m0tgX4(4jfAKE`B7ndT5(2I z{mjzp@{IJEvntEo`J$G2qF&rn+Oo*&TP^Etu=NJV7k#f1aigVK;Bl^?WvSPP2OiFi1}s9GJ(hOeakBEGig%4iT`>- zUx)AWkr>xoO#Co5bpns$`<8aE4?n-{k54B4({~GO@;<#s;x`HW2H>}OpO(irEoNRr-$!tGe3C2Z zS6c+W9r#_|r{_!l+fcRx-&Y9cN1rYdakFK+sg}O4@Sk;fM|!?@U5B*q4wlpRNNn=r zN~QjtTx{$|x^{bUQSo6H%jtV3HhEqCEb(s${4U`4dR-1n{<|&S_%T+zF0B&3N8oXe zt7X5}Wue6HwfGWV;?L`HwZ!k^a>IWw@CUsvIDT{IpIY{_Tz@;y;UjA$zC+;m1Ao+u z{JX>-wD{xzf2+hF7Wjj}pY$Sl)p(%)sKpO*cyEWq9~bzez;}9{Jpa~m(&Bps_z4n! zTHsIOe(5;Ri|T)!2EX1cvEr$B1^xk3t+8Jx@I5{C3&H<^IEy#?$@nUX@6K|@V_W?| zA5WD?d{2uv?MN#ZPD{MmFN5z1`~Y6 zegO4R((9MAZ}K4;a5R_$1&n)Oi^fQ6DAw zPV)1ma{p6UZt!D(&r|1R|3`h4^!glL(%*T!1wOF9DL42G;EU9`k0t*+#_9EDKWOFL zds2Ts%MCsc_!;WluOz<6;uCmDf9G1H{%Krp@I}CvsdEb?eg@0+dgF(TpCcA- ztJS&55?^NU&z$BZ{dImU^;dGa(O(99gX%mc@zpG+doTRdxmW5p?P~DVz_+SSd43l4 zQPR)s@!_hoT>5{rmG2DXpOO3)ak;6#0rhWCom%p1Wx0N)-Qmyvhr}Ddy<+Is@O>Y= z10Z{dI?MMvc9`=w4=l6zwg5j>MFRg=!R7qCOe3yOEY478Cy49C53IC!clejD(+)v;NU{|=Px!u>yPUapRz%ewRX59~D6CJ)B-NbG-h zrTXY&dVg_;ZQori*X!Of+u^_Cl(gR)TyFG}uDz;5z8@KUDCu>t@sj>JR!IKFuMK`T z@cUKAS0w+vjHCOP{M0d5_Md%RZ18)5KdL(9{T--JKX4HGSNU+&kuCSX!<3K0{(cwd zhq70y-{-0x!Ty_mtJj%+KpW3^LGJ%y#vA>l>!g~oLGnM!a=osWm-IJdh2(#n%MJc0 z@SSQ#)c&7jxn39e?~Gf-{PTg+0)JBJMR97zzexR^7LP`^>E8bq_FrTQjs8yHd#ZbP z3Owqgq}L^x4e@_(wa~w)JC`#a+v-Jq)V5C-39~GJFbJ$id8l!;gzNq^J6FOL5frEs~yj{!bUO_S#hQ6DA! zbm0HfiX`6nmBD8KU!-&K)ZOy<5A{*fPtV{b{oVaF zsec-m8+;M)W$JD@|3iJ0^wY*pl)w9P5??|^)_-OIU#;%$EBTkPTt996fL5lSm;O`9 za-+Wt_y#rguM%Hv@qzzNeM0Itb}{&B;1{W>D?$4^D_`rM*TTx|4j0DhY)dRXc=y!Bes&a`pS zAi4ir1il^k9jfR$iQmR@z1H|KtrY%9jz8N4ejD(+RN>1Kzr*5lcu9YSGbMf}mmB^& zfZweO<@GhxM@g?u;wAkR%Hy9!Z*aN6?*e|WDv-xNsE?9fo4`x@D|k-s{~j(k_}#$o zR|RV&f8%#_53`>N9+vIDPvG|ge^3=HmiYZF*H4}H;i>@NrwRP8L*VxVe^eF7`#Vq{ zCH<6HQvR-&rTq?5k@cU0z@Joi$@>dXA0_>i*-y&fRV4ApsmS7w0^h0biW)ypvRpr9 z+L2cBPf5JlFJr%xm|w@Kd^!I@eU$W5#!o4qze?a2Q;Dy?6ZoDg{~N-7sE?92DS5}#!8WhUU#P}SkKgHs4?it5odhseXahy0l!|@s=y~g+<K|Kab^lO$RUOFYhZ7pU>rne;)8NRGxg^6!lS}`_KH8*F)~VX;*_U z0=`V;MWp^24D;XbOe+(fllx!7a)X}%e6^Y&#~;*3Nw3+!OZuDeMTxKEa)U1ezCleG zF7+F~)oWHd{P+&ZzgFO@fnTb||61Z3P__vAn*#g}as0Bl*_6}!dB1yF>72vrOYvfU z2`nYOrowE8{~UZ@D)9eSE;sy1*9w(=M(SV6a=j*vm-Lt2A;#au%edU&mjb^=Wk>N} z!E*ooHMEkwK%5^~Z0y442jFWudA!0QXz)G__#-8HX4OyGlcoMPE;jmCK>r4nohA9N zVYzr-US%DT`@c@$*8tzHvVJe|rrqh=etyb&L+alo@Ed^Nrm}t{@$D=Z&m*g>5~+WS zz_$axLuK79@!Kr^Ox^3JC~dN-v<0Hm36zs!Z=Rql-DepU2ypxJ-|J?!n zZk73SiQmO?{bX={Ci7*f{|$lP1^ix>DdQjNqa>cMQJItF{_hd^-N5fxnNjVx*W#!1 zlKwJpmHPK_x!M1{z#mkZQSoO#%l+p&Xa%n!7yjSDa)aLw{7ID&)qV$2b`<;v@OJc< z0he&+PZl3G<+ra_dP~02xs@uXMDjbza{c60W;^`jwrelwf5*Ap=!dQ)kY6e7f70Mr zcRKvIS0(MEP+y3HvOGqax!U*j6v; zrN#}E`0gy%s{{WW`)e`2E$J!nxcGI~ z`T+D%(yPbtlKw_al6X^Y@X5gEs1ccxUkc;&>RWh8fA};*;Gat}xZL1VfX`RMk4k(F z%k^s04vc?7;`0PP2l#1fxIDf^eU$WS<42Sqo+9x@RAl`R{cA~y8a_(upT=_i#6e!t z->|=k__xH^-SD3Ve5D$8MB+;rr=M{59jIZOrT#LO8+-}ywQATi5?^WYJ9$Ze!%9W} zTT;#C244w$vl=F^ub@6k`iU2LNq@tx5b<$I1D6|oE%2=>@x0XE%yRw28eY<0;wy6h z7je14Hv_*+CB7u_tt{71EaxTtCE_x&8$XsT<#K~>1%9PUtdjU;EZ0vM9*oEL3j_QL zfnNsv291_L-Rf3(eHZmn(rv-{{abM>QD8sB^d-9>-^1I{ z->sjO_SzugwU zj+gXz<0BGpc3_zr4E{9m-PNF_LO<%G zq}$y6Icm^wG5$Ol$8yGFTm4`!HAwak)MxN!JIdd1MCgC8C(8}KJLdOqsT<_{8ud}q zkN=66^mhYX!ujumeV`LD{PAB0@*To|AM9t!hr{iDIkEZn)YRMQH-+!iyU;=M;^IkDbJL5{tIKEB<(Jo#Rn^SSE#N!RSbo&X3(Fg# zrF4HK@V-3zZ^-{-@sMZM(9K`Aa!_Xcp+KHrS2e$`s^R|Zy7`T@pb;e}{bBMWgYkS@ zaaw9&X2KT|5^!^4)`-L@d1C)!|0saqu z`ht68u?y3H~g<1b>!afnRiFQa9LM>2&v`Tdth(ReZT#_>Ofcy!_eS`SS)8eCdA2*3Yew-+|A?dG@Ze+WMgu&beBr|RwBE*Y9OS0v78FfM z&GWp07Z(=iWTs|h78GaY=4E6w|AW(lfEh%AJ&1$S9*PJ9AQIL2kO| zeTo`eIs)n@_~e322u2m>0GyvWDI;}K5%wWU;OgjAj4>(|8jJJkUFozX$Yf8Nl3rZw zDM)i;q?(HG(w2#kdsh}0Pei11PzVbrXBB1T6BxUReNHdVnOsGNwUs%Cp$d~xxt>X|jONkI?fYpWaU>F0UWlHAWR&k%cQcg8x% zVE78&Yki$L|Dqo}&+8;4pHp$aSAA%O>p4so92H|l>Mz)U>M6wUPTCsF3B1nv(l({K zZ&m$h#qSp{;e1!ydrBqbVcxY`>94)u<$G&{($%d+GdbWaaPvM7sM`9V)RgdYw;o8T*Hxo@%#yX(1D~|f5hvm2kgIfHE_T2{ea^h_bcw7I9d8u8Mgh%%bSh&Ht_!9y(pxU z>meN&J9^-m!L8qhIndu&LcI6kx1HCFoqmb+pYS^RA@aWj?#IAwh8TQE;`%Mt{eH`R z{DPN<=dz9dcY%dYB%|Y9)PwrAV&87YvrQ}^{fF^;gV&7y_puJ0NV@fR_`MI@{{n}7 zxfwn{0;eDKL4VhK=VRPhuT`T3EVeg^n;(ZKeyGg-d-Nwn~~1?&j1UZTo36uqg2mN zEB#|=zU5q?|I6JWJIvd${x5eiIvICCX{@WBpZkBby$O6)#r6L`4+6pk*+EcL3TSZ$ zL?9!}frKq=YOO_TRU{}bRotm{!L@ExTxzXatA1@= zk^lS5%)K-B$rJ7O-{1GXUQeFfXU_7OGc)I$nLGDh_*yD;@|8*Y!57&dTP(UUk=+Zw zDf$-$MyJRT9h|GCr{Q-#L(coWen}4Mzo==AB>`tBUsd&Piy$jh7UWOGRE*l z_6HyO^}Ig^KeuQ=V(3fcOd7jzvcy=X~r)+n%;lnH2-ke|@ z(W&K#j60awgY2bbZR-GV<`Hoc}@x*vo~w5x9(q~3L{!Dao z1dGP=L3Y#q@Er}`zmxQXPuHJC>$l0r7rmGm+Li0ex*uN7IXbl*(Q!F)-ex@U-RDwI zzx3a+n$GB-&AF}5qAU1+HhlP$M`pqIR+4`3>G}^O@1W1F+mjgDLbWjUzuxH7`bEd} z$oUpIeD}>&jA{<4e=(nF`poEG$~ihYf<+7YELG}=hVYRW^nK3oMfL|@)cylhQ1oEp ze7QeM*B_rHI<*|pu@X6Luwz%=bwggKOGN)hJ|=H4`l~ocr{=5R|0?)8!FMuzdz0!9 zKB@n4uMvmnx9eU>oR9lA_1^?9I<*|pu?ab+t0w2=D0Mc^z11b6|296w`poFRg>!Ur z;Me%v0$(MnAD~(Os5LWbB5I{_+TMrhm2NlX3bxKDXEf9DfO+hqn?Sbi`26%@HgTT`X`O zF&BIG;=MKPJ%9Ko%5Kwi2FH_}KVtbr#*^?ZgYRtkR(byLLCSVJe`uhj@Q2(tFSpJ?hrDW6CUVNW_V|RdKWRFn|3l8vsrkr<7kvodL-1u2 z_ZuaR2k`0s$R?NP=;P~E;{17GfBe$u)N(|}Kahh>9s$$9MV|g2D0@@uGy1>g{7Zc< z-@&4<;iHp3@-losc>RI<`WJm@Vp6zbHDh>QmR?v10~7s$VXSp)9O&X)9RZ$4=*L6u zH1ihS4$SoyePVIYE{i*H{)0UiIZZeR3rDcHfj(D9h=2L3QduWiIonn6Rsc$P&4~r5*IcCvGZa}3hu}!((@CEh{O59xZVprTbKx5U9~W2(_gOx%3%+P^+hiPRdFey4 z3Nq6RMzZb^w+p%jgO)2g88^+YLvD#uV!845W^DUpq7zSSve5>Kx zXZfVQnS9RG{e-MaulZ`r3{T4|$Q@>}2;C@6YjB9JQOLu;@4~N6$guNFvCC9G=^l;= zoTHn=)O`Yc%x`wx4Bz9HPwav(U)(3m?i`LhmXP!cVN#yA_*c+_LCY1Lmm>E*U$}l3344ouw?Pb!NS~}ELn=; z(eGgs3EcusYjB7zVrsM3koS;MldkjZQbgHQ562SCYxqRQ68P|WyPkmWJIg2XujMl< zhC_oG<-yS7r(Dw-d7_K{(fn}aJ+IW{xgHMMZ1FW74&we|J3r?;SX>1k<9Zjqck(wL zjuOh2q`<+G-a~U}95+ITZjNBF=%Rl#KLL3Ml$tWf!?A<1B28!7g}L718}+$-2aA6L zUoZIn2H(Fu9GfVss*QuIOi{CF9K;yW%@HgXUAH5TzP{@VrKZmIa6CYnmj^5+M_;_t z@`;Rl;LC^a8~DERaNJJWZ&Kh$w#TE;pW~ z_)*IzGM<8uzFQN(_di}g{R3t9#BeYxVl^`}$6ob8hV-MC_@J93SS-4pLtZ8F+9-9Y zkArx<_yJ94_~^^<8a|Qn8hkgwcQkxHj^`+Qsum8$OIEJAdW8tV@eUt!a|DY;*E`6& z8+peoHEotzkJRJ#pOihL=?ve;oTFRwiLdw=zP<3_bEkb}`S2r4=<|y&^!=G0yQA=} zGHyIDND@5EEd+y>D>~^P&0kc(qc13Rnb%Jko`TmL!uLI&f9q2t<9qlHzz4?5{C@HU zbRWm;l9yRfFibA+`r~FvJ?PNQ5r{6%RdaZ2&Qj`fuYH!Zg6^N1PUBxfj0TJ0qwbtz zKKO_~mxt{mcIg1!2QD9oyqZ`hExjOXl!jw67V5X8jlrPtpp$deg72CvrKaEN@|7iB zDYJ0Io=cby2?ouFPR><}PVfy^>Q`M{ezJtvzU1&h`f$;3RKYMV7!S-IHfT^}93+Wc ze28Gsaz*C}$nA;T3z7Sw%MX_HrmU5wGkiTb2ZQDloju?i0N+HVW=yesVxM#PbO4S6 zla`gowP&%<&`f)U+LKFuBN((?(b)&NdB`QU%y`e{K`r=w2p{HN`jC1M!vzC}(U}h4 zc=%>3HFJu~pO!49{N%dvB!qly(*CRf!99QQ$AMH860ysztZxFj5+Xq2H$$6W?f?Wq@L6HOo`*jADb^1pbGLb z?PXV?o3CjN4$(DV$>brZxe0k6siUgtcLG& z_|_^l`%23Po~4D9EjIHZ@iA@?Y12qg31>yd-nT+;^N%H>6T7q=K|OaVb@g%HxW0?B zG7r!1IKS265gE+2TcW$>e)zV!ydQaB4ei5=5DN1%M-9uBSP=GFgX3Q4(9IDn5nXp9 z?+WBSuGE~PJsgivwoTI+KIY*|?zMa(gSmD~^0^x3vU93E9CuUpyBLn_%*^2#eBwCv zL5FURV2S8@40*I!%_~Y>bEMZkFH&}wrZYI6<$Ryz6B*CKw*|hp;M?Ghjeh^^^mK;Prd1T8wXy*@+zsb$(mf|ax2AWU41I|@T`f3f>=5_Gs8VJU)Kk%j% zE_e@3%g!3?@7$n2EIpbJx;O%<^U`+6qpcsqM)TIX@v-!H@O`Q2bbBoAq|e-R?cpFMgVP+s z*MkqaB8QPd3~tp_1&{Ls_dhrszofjAk0XP%obH7MdGT?&^c?8Wt>uX>VsEQsu0ru^*L21n135p(@`;Rr@SOpWE}vdH2D;uJ4(2rQ%3);W!#4!JW0hLi-13S1EItEcIP%%ElUb1Cxlp0I zK+_s|qKkOnY8vvoA+Ox6n=B>ngVP+sN8DeEZVnwgI9IKhM?ZeLQe2BVN|$t}>=yb} zm5VFVQ*(#qN*Y}-Brn5mF|?sYHGCpt1$IGF2+ZjD295${{=M;_~T zOWyWyY@y7H`%5=)UTOJ6#s>KQ4BsTBmQL_+tfFj197j%OPHh~-c+stKh%RDjtB+K$ zyAkr<^ZLo1l$B~aGj4Wpj&99IUs$>WzJJ4qUt2cS>nHb6Rv5>TKPo*fJ6rlIdwAUH znvuH`dK1rsrJ{4EQmq?PzZ;PIk?N>566cl@iw#h(BF2D&feIK&?LqZ|w^uNidc<_JXB zvc|}xZ$AEKrB*g__E<*W#3tqt9Ig2@)2H$+=c@J7@R5(KEOGWg9vI^|a)z-*YM9I~ zoIREu2OYXO0@1Y$&)u3h|M*8rl?I+YPNeK`O{d4vGUoE|8a|QH6+ZH&$Nvf6N@ow` zfiaH5jB5u&+k-JDx;cVnqU&U(+B8Mpw@Q@-&d)7lY=F}oVvjTVbl0cyE$6BY^>~7x z%F3LdLmn98IKuuKArX0Le9+AiXkGo02c9ParB*fba15o~o1ZNkqvmA(9IFZ80B2G83kWw z_|{rJvD0Mw)f+A@$32Qg63+NUE^{=&pyi6rLgZeG+*6gR81D6xnUoPD^&x!3aKXT# zb#kuS%z>{LeD7I4!NYIM@?z^IdXszDM&=5sHMqznPY?`RuIRiHxkbo5PpQ@3y4$iv zlwG9hOuwDSIT$pb=$r@NI{2{JntC1{WG$QQttx3WVN1o(7`a>*5DZ$b=v;!_?Z_R0 z+zMx(6*6XLYC6M5Y!(cfPjnJv+uQ>mHmf|z;VBaP%@I6$8;!ouA~ykqF~A^ldDJp| z+A3V}`+My{Y*@CpPJCxX_}+)^bt_L~6HnR>L*82Ch1dI}zN{}Sdpd5vk-13- zg^v0BviGe#kxe{ldj;~gDYfBzH*Z4^GV8?GBf|H!mMH>_Z04$M8D~%2hP)R%c^^^! zb_`!eT6+4ZEbdr|Qb_PEZvY*0J}nQ~%lW768szO#YU3zR9%~58KB^O6cfohau8YXJ zLAWj=YZNP`{^+4@g(4oWe;m(#bAY2=CQZpeF8HAz1Kc@Nv`2~v+^`LwA6pS?d&*Oyp|Oe0TZ_e9>` zkVov_obJifGGq8^4R0-v7`^-~D^Fw-YukQ9ecwdh6P~=Dly$2EpBdf8e#GeI%r!aW zJ6KLUY1bHe&I4>jH8ojkqdlOevhX@}+0kav@z zo3_`kzlmPjBcxlg7PYyaDTVF`GjGv!S3A0U(xD?aTf>;tbi=&*wsv$ybD*PM*^3R`_|2-Z{HNv7&qI6< z7eR-evM)DuQ~u=ib_aV%SE8W154tsmuJ9RkSS0T-M_051IzHLNT#m%}UXHH&OOCFD z9AWum)Z;@#ck%bCzWgWny1(zyQP<`8@a#>7u5hv^5B><>tI$1!yf3Z1a;0ZxTHba? zw=xU57ojt8E^*Or)iBiC_Na*%K_YW)Ym!4kwQKUxyX7C#<|K{|T-UQtt?sL@EPzfHk*-7Z|GQo=D$Ro%t<C^+1#>u9>y9Nh{quONoyu*SfVC|GIaYdZRLC~pP-uRv#x#hbs#tuL+U zPMK*pgM+q=_@1Kd1o+M{^7F1z+A>=HuN~dWEzlhW-6@vtdyj6BNB0NlegPe^oFg&f zGj)vqPwbJ#=Qw?4a18VK{zBPV@MY`r#PD}L`4b)83i{xRlc7sDbR#Y?@-^N89vyA8 zf;g2k#>yLOCjC!bh-OHdrYD%&EYuh?;c-Q%ErPs+wkQ);OueQ500(~T`O{+V-CoX$W3!N zPJ6?nI~qF1dd_?+?~KSE4F(W%SLEs6b-SE~KMn0sgsoRx249)s%Rbet7mK}5!(WAT zrGufn7`mmFZl_1bc#7z1pd$|DY&3L3Z?pYg-cS4k&x4rZ;V5!^MQ6h|6TT|T*TwSL zynh)s39m=WwaXQ6C$e^MJyPTJ;@PV9l+8iTRwL*9Z9kzu-|1gTd3&WS0aQ*&NFYXtufsVC^9OeKViOh$cy-wx#&|XFOx)pn%`_#~7TxaEJ zJDeHEvCZ+7H-+y}_{{onBK?~rJN(|wN2QMzbxvfhWj?CyfDI%4yOHxp736C5ytH$+ zZ-?G-{q%v5ul#iQUWBiS!9DQHB>m*L;kb}CSvNY7b&eeur%rHkiik}sUPn$_D`$qU z|E#$F^E^K3KcB&8){PTsGzl#@q_VZ?27F177Dv z^c?y$`};8tSJ8*?)BkgA{2MUb$JIB&rQ0=deC7B$a0R)2G?2u3&&2)K3g#Ai z9|JyE?xEb!HIdaz@ji3L$tmAEIYnP1=LqE3IDOtA&u<;%F*LTGn$L?P<=4R14!(1Y z{&OFX_m84hu79qeudMqp!L1Ocf1dKD(_h>OIoKmN%gPzx^^b!+q7JI{?{j?R#qgZ~ zUxwj3=MUD;SwB(KS?jMqx~nb^_I{Wc@}xX(Lh65;lT+LQImF*wGe8pO^zr=V!5&cu z)qLw5U->5Zdc${t(cix&ZvUd5rv5zdBA75y1;yJFLwH`W(Z9mUDLx4~=OD)zI??~M znEj)UsrAoxeC3S)qCxN#8vWdlWilY?zmug;#@E};Lv?aT=5TF3+8YR~mP=m>$9?hH z@aG`c&ZEvg*6WW4dqf>l^D$0BzVe6R8w1}|gQwpHn+JgBk&h{3{htvM-p^p*q~+%i zOV3JUqia?{_`D%$AM%<|F8gePqC(_eVdb{4<6Hda!Jd&L*LZq3zVa8~BfrRonko}%A?XDfIvwRk#vcKNYK=*~?0jCXv+H^Fxod{-I1cDGo*(4P#{ z<5}Nly=b8dN}o&&`5pIn>gUG1L%r-1pj^Fjrp*|5_0;_9%+j=pGd<(_iCrP?VseI} zXVA|CfFsfNcC#+4`^PXxS46H-bT4$vEY1@{y1MK;ydW#rU7|5K&WPh+jD|RhWZXQ3 z{9juf-IMI_pz*7tOn?j?X_pvMq8e(yc04{elvDgDa$ZA@&4=6E?YBcb?>WAu<16|H zeDA_nWAwM_ZTaN+JSqE6PFildS3mk^SK?`e<0a&MguFYAyw-a>97*G(>wAu`=tuaz zgzpK=b+^0Xg|$C<8=d3?=@9f!fk zT0KXiRcEu_toxnVL!PXrFB?kF%PQd6W!Z%}Gbc~6X@~TmuH=A`J^qC}@`&MY8F?+Y zTX_aYEZ%fo>+z9e7I%X0GsD+nrt=$Jf9>ch@D0VxD~7*s=|1=9@K+&@iq+5^4c)&C zUGtF6;PB#%ZFhH@gj94;)}UcMsBTVozn)h+`Ngzf@$o7cp~b62b04oC@5m90dqCI9 z;Ar-oT_@Ez{P+Tn_po;u#$qVkjmFyELmZBh6Om7zFv6}2H5=*HVY~Kmbj9QV#rT*J zHa|V$?HG<|!02|b6Gu*9RqdKr5( z{mjP^&&Rra@AxX{1I6SWBhEH_Jg?(u`A_3$;pj@3vlWvkj2K|(nqKX2botby8wXt> zbeV>Z=foI!(k@AHwhKNf#9u;uE2bZe$Tobz)h>Q^@zyOW@Cn7!pfepL5&X-e^YX(A za{J;dpc`f6H4f{gaYX5du4fnGdx&FoQ}~v{XV-fg`SPnBUC9FIu7l35mp2aU$++#p z@1eYsa_AO8cZtE#D6Cg1dtBi0ZHJF}_=sx_-{F1ScNubiwF9#?${1`uCuJv(ew+Sg+ragNJr5z8yOH@`%-zF1p@T$N1MMyz#Gb zMD9!D==`~p&;GBV_>ai9*P-g4=5TaA=;(_70NpO=Y#grt+mP<3aCqZia3sy&Iui@S zdak5xir+x~lct`Bog2zms`CLySIpe4m^Ggf4_mr>JvwrcP~K|VtoRk^Y@Dk1kT+fr z_J|TM@dur^d3?-;ia&wR#*4&5ZX9;r>F8F9KX?Z^_&E~w`aA#9nOG9ySh)(i525?m z&?U~b@^rhz^YhML-ng2axR`btVdIhV@%#QJSsb z^fCv}Yhdsyzh38gbkD1xqy=>PsvCYate4m`$I-2630*_zv^eN|d!Fjib%Cx4bb%rK zahaEAy&KPO1`T3kcjk;iJV|eM7+`ce9_Qq(WPFvhMP3Ih@9h~P55@_?zvUJ~uc^mS) zaZ`$qD(MfMU9bPnJ|7{~Jnk3tm9XEGF!wHD{-0;&lj^(dy7SXPvYBkq?EKj?uef5$ zWYdDWUN<>;rKcm0ew1hClj_^&{ruF=gTTMg@s&)1Z!~;no~XVp_!%4p={y|nswrVl z(l};0d8Gr8cQNt`jorTaa|}o1;5FX_$5+DINXez}O|yLCeg?;&*|{@kh)FzqkoSc4 zEfxFDM4q|6qP~77h9kBv^b34n$XBuqzH8w#aa4VMO4#o7=UVxC{_x@4TRSFaSVp)^ zsO#0s$txvSEy3QrY)v2kzT4}k2YW_=M)P%cd}|KCR|4N$%a^eDt-sPwdX|-s*!)_4 zP4ZWA-xI#6o{X1mDzNiD_C-;j5A)M!=o<>t3wYu{Mpk~t*xa-Xy%$j9VIC0LrF1U* z`02bA2G75idiM1FtFQ0(=v!due^Ou0RhMgh^_;#+Y*<1Z&olc5)Te!H9I*A*&t7p3 z+phoUUn2wP^#vc#!{Ax+Q+TrS^V5guWI*tA`pV%cEd~$qEYIW>>XSWn#3f(fv*a+Fl^q$jKiEk)*41H!jL4DHK=5x0G_Ti{u%(C?le>EnkRsVOuW7Y)?o{wv_ zf0m3Uv5>C+%MMRzHF#bCkJR28{{KLq9e?Jzn3kf_B}Z9*WaeMVIMVa73ev`8<&D%kO(Q(y z>tX+|ydFJYpyx)5r=OP}`SHfnyYdM1<{SE-)$7~A_owvPm4~6%tbeGF_E^1PKj3~~ zHw?mcHW}2>FzA%r4_0;pSC)tC{bYL#y zZIx>OwUPCI`B(SH@m_nBVV73eWrxxF(b;ytkn~4?UC3{b^Qd>Oq1Wy46ZN*uVa5Tm zBqR(l|S)Ibl{2dUa4k4I03qtlMh z0S;H?HgIKt%dESpzn$ZaPk)`=w+HceRPX;tZ)grTpOoW&IXrR=RhCr`EIg3h;wNL0|#Y~%pYP+LjP?1 zEsbtQzaw>Lt$l4{G7wG=k)8#>adsI?y zn^*sQy-ky7y~^n=#Ye3qR^>fw^#1k!n7^>uc#8IrHx_s;5^IlJ!PU{oOC87a(!vx- z@EnKV564U8-@vm0Jo_vj-)|o5>GCk&4mId&`5)-R1X|zQPG1>0#7cZq-k%Ns2fn|2 z<0txK`jFU0{#gB=1dp9(rKta);hAI7hmk!=SJZf(ad@hjAFO2EBJV|uC+4TT{LimH zan~$YG0tn}X-;2Q|A(BuvexK(8h!5?eecKpQ{C+^4?pqSU&ftYCy(xHk;!mQTK-V; z$6ggT*CXQd^5eXDNf~pwmH!0KhX&7k_PLMRPIoxmD~aJNUxV%wi@TNE$9i13qpLa{ zI$}_sndhr_Kl82!BwZgm?n=j3hROVvFOYFD!ts@5at*2>eBW8VG|TsMczD!cEj+}vaJ*G92P!4+ z$Zu@qzO%88JXP@YaC~K>;A;CqdWD(tYjdj{U-;n+qNF z&2Mk$-rDEmh+o$`_8rGpg)c2V8@^v!zAoN8>@RiMg}XTmGySJMnEJioL-!M0^1umwSFiN*t4&{IUm;Ux9o(A9(HYa9siW&vJC7 zOQE|Cx-kaF>*t1a;E;7a`zEFcNB-DcABe#bU&lWdpAhs=3y>N7k&KTRHJ z8ou93{7;>Eq>MAUgWGlnRBAlE9G=oU!LuDab1a?$KVC$aOAX%%j<1ZIqV#_Ft~7kF zzH0gG^^Rg>>iu)S;kqzwTX|Sw$QAy60vl)6o4T={mzP#Nn_# zSCLzmlEdZO`Sr{8d1GSdW0;?Zbfs@Xhkwhr>lLp|`WYP9BL$Ag5o`JPIr*zvBL5rY z|JKy=rO!h7;CRZ>m2wTTly#K+Er#yp%RRc^I=ZS&(ESf|yR5t`>zF@Ad63!t6xlI5 ze`E~5*n?{jp*>c0K|bx7e}|F(;+Iyw&=onlvid40YYg4vmhKvhSMmpc-X=Iwjh8{g zvUw#?)S%jK_>Tw&W1)=o`+Rf#N4;R5gR1GKIl40XRM}C`y<%{@u)rTDetuV1zZx5F zPpRjHPW~!lLsFB#+nJVZ-wVrAN;(PUYW^A1wkgiS~M4F$*(b2muvWh&X>>?EuG&S;{>ln&c zs^bqHjuFrehOVBa+Yr*#(Z0FEGRG7Y@KiwKYg5^yiNuRVLh>jKW`%bmoXj+ zx>~v&Assj*?k4A7Y{g6;mJ=laDebYy!$BTWM*J^0&&dB%KX+ZLW4WU%BmS2$ehbdD zbh|@3Z4c?CIzG!vf3`eWz+H^do0JWXcwXHR8%O>056EYJR$#C9JYt_8D*mA36^^cq zJfVy{p}<~GdgMkg5BY1D_l79aCQX`h)m1JEhk02%59#RT39INUWp^Xr<_UXGb=Rdk zvK|)VExQ#u@`-}+#vXfb3+b@O2gx`FUORgVSUe!c9`QKa(Tnq|-bMan$e(NEKYV6b zPwe645oPy6_j~AUKJajO9Y_4~yDo1Mi^v-~`Hnq5OXEn2vmNpKVLew7i^^U`{%V8c zp~J#@f}@?IE87Ph{kFjD-%}5*aCAp=?KG74@CN9xae7`bZHDf_Dr;YZ!>xmf9b^4U za1d?dFm#@DG<`U%XZexHXFZ_6u6sUsq-(#UX|Is3>5X6B+47p>tD?`ZBL0sYZ1{HH5XKMa7$;#rEME*AIl#!Xt^5<+ z{qINJ@6lC3M|?IfB~)s6!kf><@>Aq{`ENOXdlm7&(yrrg-|zChqkik;gD+S`f2p+l zIBpve(&>I`v$F8ICKsi$1{UTI%^V%Nc-t;fppkYtiuf7Ta}V;-QJHP(`P&ygdwY5K zD&qet;(w*x$FV&xqyxu+FwVqrW9=UjAGDH1hESm6sVDx4szG6FT&U zcvlhsSAoCsVv9H5qwC}7cCUes_*^-~%Ijk3O#krw8S?Rwq5R!X!AJbBwDaLxzV_rZ zoyf=$d$R|A3CZTDi#3-7+VJBj(RKc>TNTVfg4Hl{Sw3`Wee7 z{_L&L-pQ*FGT%?~543lOzk7IoL@r~XveMxB^-vE_Z2o|rcS1c;yUOlsc`lv2l2tD- z>H8V#T<7y=^hTfbzYgAbTqX6S4_4ai*f)pIHIQ~nTCeWljk}8G@X==~Z#Qyp&hoA^ zzAE#TXkFejQhFXKVP587`}SutLXBsGvrp9v$mLVH$H=|uDepSrkC9u^akfK={bb&NfR+=}o&uAyN>R-s^Q~83CyZJ8vI)CK; z4W1#6uOeLq<(F(PF&UA9uk}H%Su9{^0(cszippVCI zuULOh+SenC1hzj*|Mc?TiUQ=fLcYz5Hl|z!Snj^<;s<3hg~UK-Rq64jfJMQ%{{oA%2co^oP* zd4Cm*y~*HN*VX1F(vM#Y{Zs8;oS)0Pzzf);VFRJ`oA#GFxfP7v@?7MaeadR>Z>?PM zJ4y49_G2C2!{oH(oR8gZ@T@(}=JkRnRi3HslP^vuFT;DIgT_NX6vmSZVnq3P_VQpGKcCtsdS@8Hu9ppWLSQ9XI8Zb7=<(_kH@&MRVZ zi+1kl@RXN>hn!)o^`DjD^@5*iFZT8f_1^Aa`eidGw}QA;z7DxBoAz4sh}VB&c&NvF zwc3ldqRc!Vt{v4_w^yD0S^5v}QOo2(>0W<6@}R?0z8yT|Eo1Gv;F|DypzhCSM1exu z>&SN;U&Vg-cEM-Y+g3ke*LB1`b&hwz!;Q8Mj%lx0zZ@dFa^)u~{pU4VXNvCoO&;_a0|&d8rf9i)o!ko6G0LA&!3EaOR&4P4 zbF96v&z+91oY-6bXZQls&K1Xa^P*V))b$-SjB6O)u<6CrE!=bJ}T@jCO#a=oF>Gvx&iY3iM&om-l|)y zyi_=@bbJ-U_bq%q4PV)(VcrXVHxIzu>&Nzusb+~phAH+!{VJB;-#I3d2}tI zV;$*&(T0wFTkPBmaU|stKZV~s_0jm>x7@m@y>GT)?C{LOoC%lBoFzNpBGk5h&h_wg z2G7ypnP%}^;NkK2@5y*R&Ex9}AO84)d4_N0>)|>J?GvrrMCQkS!_z$&p`9aw_%m#2 zpPu@umbQH&w_^HvbBE*MTflKXI5rv_C9k^muOrEmqV}QA6}_P2LYf>aM|pUE%Ff~Q z0c-UWo;66nj^xwE6`9Dl^MsNDFJ8Z4+b6oeRIU_B3*}!uF>D{5rAYf=KeLV*-s3O+ z&AuSP4SCaV{r&3*u$+$gkgktyv8+X zyq9?O{1bQ|0q?m6@3L3I^(*Sdc#Ov9i_j78FSOTxmgRcay<_VUKhrLupOkSValo$B z#rsKGfp<&22BvX)^VKq)fP{9q?|OOo>JH#(1s)ssmh|=K1^ztuXY6C2&-)+Z@%$cm zzVPgGGI(ge3x8+YYw>OmPb`lBPwjDA>-ora^&fqka2@@p?L!`(bHLLZJa1S$-R(Hk z<2;^Ev}K(#9G9zEhgm%YzIP1YqT9mp`!jYlPk}f7_ieZC6(u-H&!I!sN3ObhiVDV=YN>_Ue*ca8-?qfXNd6r7 zE`!g`XKo1ZtCT#YcAi}8IpW&?{&c;x2R8PImdkY`A|f@RWgvdCoW+&lcS8ib~NJW+n(j&-UjX}aNBsgpl8^>p*z8&V~uY$`N_C*Ooy3o-w$AMM2U=+ z-`3+J$68ISA6H=c?0X9SgMOerk*2HdA8NfH!QzM#nEyb&9-)G_&3hhRV)g2K!E3L> z%(L%l&~%hV?Y$2=^4W3Mn|jT&?}xBBq5-7&Zu0n!gpa&@++xFboqf-Rrn}S8trh=C zPB6~Km+Qm*zJj;hqZ7aOI&`I0o_!yO#StYiTK-JOw`&4?|Afz8kD2?Po1eB>nU58~Y5z|JUG5Zh5xfX09eR(RO5wA;h!hSn$vX$30={d9{7tPi;KZ1Dk|=tLZyy=nLbX zw|w^fLNWV9^I3Ce{Pe6D!)MLBB%B&)MmsLOe9^R5^81Z6p6})PvZq)+-j(#Shi4&p zSfd|zz~Gr}-@7FBZT+RATSLEGLpzVN*P~|J_bh1~v3%Z!*`)V9rNqI!C9=yJZ|h0jz#&Jl z4!^i&rE1)fzAx{ASTiBYgBnlRWaUp(jo+yU-3`cZVdY~}`A_WDGuM-c&*t3^!O%C5 zSIGO4Ui0#$*nG&mZz067hIJ0!@emCC96r|6DqgkoT#-M(laDXv9S^}!d@b*1P~>o} zA{<>E-TGG0t>?Mv)RFftD6X3|({y5w*gOdNjXXYl(i-yG?4#hD!F#RRx_u=*+j(@9 zuek|2VmR-AP!$8LeDKP98p3+5KMA_+&>aWeeBRgfrne6!HvfU|Imfq?wYfD9!FLvX z#K2Ycojv4z5t00!(A^DPH|XXV$XGLrK{se88C|%S2T;6LC@kxLE59*j-UMue9WbmuC?z^u=*hP@0pbw*ztoi0b?0ZYUo7NXvlKqY;K+RV@L!YHSib$Xe@5F~ zGHxl_Kp1*rO&!w9987-R5EVayB3U`0-hVd z)5e=;z3JAwVrVjRvbai}J6Jyq=0tIqM(%Y^?wYm8B`+O01G(2JHL1$V)$Qc(Q>Gs7 zdQ+?(v3+M^A1`l=;o;5!?vsySPo`aEzgcMaO6<+vxL_o{g8gY~Qd_URV(WqM_3`+= zh3_)>h*j(pQxpDb`9wZGCX~PCR_GWTBX59irBV~CJUV=PM0YQA*m`6+bnJzg5MIa9 zc8QN)+0Pd8t^ESNnec6bZ?jV4@ALXin7@*-$Lx}kR**I-ZW-}wM>TPB*X%>?9OM$G z*{7z)_wnr#O?Pzr%D%P;&wBV4!G~{WADSv$<>C2D9sMRdcW93k`-^2?TPSzU>&T^l zj=UYYdyspCkH`13^aq!3hW#e>zBcK{-u;BpVAA%<&$=L~AIrYB5Km<_cq+lecxRuQ zy4b!K+vIKW_L6;VA>W!$;QI}He}IoYRu?z1>%DUS;Va;g>)-BKq0z=Xz44RH;M~?4 z4)th!b=ctKuO&ZZ&s;Ea5AyNn7ZrQ^$&%)WvcE0DgQ3J~-<4gLH zcmGG+PCPJ)>qUUl177-3hq+GfTH+CV=7N!bMDAxwjaw4K6PqV?813;r3*W2oy~*`x zYC2|?w=auv7vipL3f0frY<~W9$iQ1UVx5R%6>96`fG2$R8o9u^-ssQ z_8s`Za1n9v?n{&!Ir4vF7w@@>;A!=)lUsQza^FL4CUR#gRq%pmmmmH0IPCBIpsf3I zUqJ2mw(I+!>+U~XhA2!QnU|Mo_I28ep4LCN>g?hA3S8t77u^G{55U#ZA7_3X1y_6> zOzxW~7;0W9A9e@rA6m8Z zan;g~&y$c#{J1z9xtYiv@3qsxo>5@e^Uc_Laa4~Ce@B+KkN899djt=6c?t~s<#`^B z=Nhk`jE|}_!9%RuHBu>_pWIg4QR3IZp0RbQmVW%54c}n+7}LAP!8h6RiQkdyG;ut- z0R&O>kHu6+Ju^oQ%Z=S2t^M;s@A)%g*D+o_$n~n2>s(As-Nn3Y*xx)nwe7=Qyn@Dl zCEJG_D(nZ9Dl(D)Qf|`QRaT?P8wD`-JogziBW3x+8qVxTqdG;3H?c z_+I#KhVNAGxgAO4U8B(*$Gc%zIw^;)XKcKidUA7pR$6Xmez@_~#CP8hg6CR?r|Kr~ zF#a#bx9=h^$iBlH?}8`F;_R#!c zBiVNsB^kQCu=~kQZsh^wK7(9*|E>ebJvBDIq6X9bu7l%SN3L4+XZY~ZyFOJa>oR-& zRQyjJc!rJ4Ef|!YX72=+RZeR5_a`FGWSc@F;5C6Js{CT9!y>Yp&6u!U1 zhi|WG0AKk20KsGSkDB&M+TotVD6=9$k`7^D!N5Y3steLG;`fhJs13aPUu@5i| zpI>O_k=}DfYwZ{G>M2{N!+L7_#N$_Ua{s6vmw;y+c<_letPiB0m4pWih7VKZ;fWz0 zeocD5rPzml7|P{(K(LlI7TymV)GSwO;Ju!GlE+sa?KLVzd)ZMHLW=O@r^3T}T!?4w zLhxJ*9(-cWX7Kd&@Eq(J>(9;bQz2i~74WTu51&}GUa7SEJp25w;#b}Ma#XGM@}5hF zU7Nk*@T}beo;BdXC)RL}NZQ#Ro;u=1UGb~g3r=p;V&vYUg7Nsonq5i_c)+($(mt@- z{xCNuOAoQAK4i#7Lyr@!wHeHz8NZs{=;W@u8M*tAi*KvhkK6{HeZHA9bNYnY)22@`eybVn6ZM~4;d==_ z{9?_YlsY$jo{I5@bzC16Tc(%~%JYQG;!Nm3hmVx|qto&Va_tUS?VpqJkYj{+*8UYd zZ-58iRr4-*8r%8lPp|)E598sdd71jFR-V|5xnL;2Y7g>1MLzzq<}IbpS!v~eMF0Pv z;j^aAoHcFswS#BPy!r|W%j(cxet)`Kw{BNYn=$*0o`thd>^5h@^sA?w*y)5$Q>RUt zKDkquE}aT_(Bg@m&OO)r#kx107d9K=^soCp`pIX;<6~=B&p)TJUDv2n52kdAL~Je1 z8mBxT@(Aqp7V_;iPyM@$Piz_0|7q6h8=)VcTJxn+{g+w&QvWYa`^f@Z#>i~DUd8X; zbJlc_)~z}!EsxAUbmWJU`1?lu=V_UOm=)_jfrMm7%>{(rIWJZu61&mnn8 zGw-@%74=(3PB9)|x%)7s&Mpr5P5sYX#&wp{3~$8W%G1x-Th|?a{B6yT@Het~c@lnC zfAo`!NA~*+e&YQ2QuH@cs^2opA6}1X?XCyOwV8F#BnCfjuLm7L-wWmJoJ!dM0*x~ygYHOLQWQP{)C)NYFUg$pcmhnvjNrhwXr+E03U?7%`Z?~@yw2!Ct`$r|NP zJT$%=Ts_xah|WCleFQ$%FHSA7*RRCCnEX!zunxls=T;`Uvn9$Cq~5cf+_kjnI&3)p zpU54J+%}$EJ&%kzqL|!JX4pTDINHhGc^PuAgJ+$+g#4!*-A{rn4n6va@hBZ)y5~le?2~ zv~C4*vBmBkN}c?mCs)=#O#52%MpEOG11c!()|7Y__RqDwk-G-DGm(1_a)%_zje3pq z2zi;KvhwAso9BVG+?$--owVUPa)b%jA$O-zC%u|NZY+AF<)shFD!>vWx&JS8s|N2{ zCwDFQ)@?^F`b2K!yS!D_^x+y*Is~J+D7(#?0ycp^ab6oLVWm!@OgoH?2kzd z?qK~!(_c9`JF(k3)`ceAik!ER6C}wYpOxpB9rqgbqz*66N(^qI0#nZkPR`ot$k~sa zoyg(3L$`HSPLdyVe!RB7$V%le!uq^oa2)jk&p+&}g7u9PgA?|;bW=Ybz6*}m!9ksN z|C@K&oovT(5)KlP==w?146hyw;QttY>OwbFU3SN>kFWdC+7HxE`n|S-xGs=ZSB&8u@K7HxtOy0$Z3h3GmvwQ*FK*Y7V3H7;3>05 zO_?-%<}5RQn-JSW{m=8bk=g0{jzvO3`-Me>}k2fBgjCA_f4}?D({xR^guc_TL9{*Q5kvv5wux2}> z(Vyk^q4EAJ-Moi*blTW_^Rqg%P}N^e zo2=Z)=V5f=kJryu^}pQ8@5ie8E0*)Q+YO!dl8t1fr=<_cEYvS& zmt6|FT<~{r__G^;AA5&K<9ogJaDV;Bx6@9oj>CJ$n7=*}cx{T{vO(RfQ9$Pn&W1slS?lXP`rp&tP z^z@wkto+lnW=xuX_2en1PvYI$g_C}D)@hga>)WGOA9h`e{Z)gje}k@Srx+AYCpLQOeR$8B~KiJg3;zZ^QslT<) zhEBR%b(&7T2klGXnW7rR@tApeu;2%S#QaTx$JwWc#zRcgHX@&j^mR4*r2ZSw_u|4t z=7m!K5Km8CUVk)o;0Ru5n#lNC-Z$#oXMibN@Rk0ye^TH%G$JC)$6n+JH`cc!vMyCNkcV`Gs!}l3$Ks0oVE5k;)#UqGD~2ImnYX8t1jo7_G1V zC~_E%;Dzpqj0aRhhi9rT*LXL8ZQ}`vjGf8tqca5Xd=RPQpHz6#BLal_WB5lKO}CnXAj?`Oksu>3tDA*C+R1=ItE80^?7u&Qy3Vux03%@hxLp zY_!nBGf(R?ctrQAMEZ6g5BYD{UK`~9&588Y$?dg4s|gmo9I4}D#RJsgCnB zWAI9&MEWJFg=>!;y1YTZ=b76bP{F1kk)Eqsy8bG7_88s;`}DW{ldAsLL=@I0e+G#ED~)Rjm-N42OImA?(f zlfX+qp70(2pOzT#oN5@y`-$ca7CacrFy|ZV+c^GT;q4vA`<}(~zG}4p3i|Jm#DF_g zE7zaC(&ehn^_0I%`31T>iccGui*KxF@z(fwQ}m~UTwb>%(w{cAGoKAVc=r3o=1FZU7;2aA6zy>+KE5}0g;zf08;oz& zoBEvbscJmwbk+Fx$EwDEWWDb&)}1D|P{E#~RQ;iQMQ+NY@dxCEH)SZ*>pRuBNbh-F#177zVf`trsNTA%CRi*vDi1H%Ha=*}ZT_e6+-&if zm~26%u+KMH>GCY3Li)Y-fA=5{8*SX|;o0EozY%QJCnV0TC-o28>sDQE@*i@6>hlxl zkgrDLU*j=;I9M?IXY7+Sf7!SXEMlWOJUlzBecBMO#!~il;+zfY)JYMZJ)V8QzVSI- z-X+YBHJ&G}eWw2m9@k!a{<856;dU)_1+8={wBf6`{B+luij&*pR_V7Sk-C38% z@w{g7#O4(#+Urn31X#D%r|1+Lz3Ab2PV3YDcq6{*k->@nFZ%8EmMzDBY2VQ^(f@Yw zUw;4j*y0%%spFp%c*6eE6aAl4H*zg)Bl3Lwb>sKusGuRg^#JG8z33&^xPQ0`Uf!UZ z{Nid=KX;U>KkRp^{)KIQJ^ye1H}TDz?}h#KfNc-_0$q=R;FD1zSS@O4_{aPWTO8>&;M1o(B;Pe z;hU;U68%q1@_*H+;s_RG>u>ufSwHJRhvM_QYUa|?M%C>-JoHI4}NZ+aMqxE%( z?13MmT>HO`jP>e4iL-A@@_*IcHH2UR@zouv@WkhL)fvdcM%Cz#^qpYqkKT<{DtM|} z;_O1t|5f*Lc&nkQo@&dz_Ng9d@$`3SYPXNrCqBQE*r06$UxcTRtA91vo}8QL_l-B6 zst4(E?f*84Z)%w6N9r2uFV&`>1Pglo9G>|6PGW<$5kE(G&e!_tkD}c+;#;aOOY~bM z{x7V5Hor}@^*8NemC_yo-p?MX^1o`vtNt+VBYk7EKHWd6u|+lYN1y8-QyrdaX#YAU z(XXBOKOfI*i>F(tUA|NGk9hu9JsExSnc?BN%)^83>Q!1_7eD{1US#!k(%<2qU{n47 zKL0wiZ?7}_{HuDdtv~*vnl`DvE7A9E^-JeZN<6&KR@dnAINtRZZ^sa-Ij`RP-{)Uv z_U&!((w9D*s~Wcay=rjV4CZ?{oko9D4YoGoQ>_|oYaG-4|NJECPpdq8iES=Rve#Xn zy@d8UYcJcMswIbe$k=B=8y{wh{`CEf;dxoc2kQ9rBE0|Rv&ZXCHAY{@dznuWpI_dd z=sUriZ&p8Q@!+quZ=RayJJy@uX*^~fC0Nk(=kVkY=ZXEANaOhcnS1#>?csS+>ub>H z3-Iix?Bhh={@!{@^~)9y@k?S=^*6daJsfWu&wJKB^?wG>4}*rMrx_ZJM{FZDddtJ} zn#CjY&1bOB{vXb4fyZ<$ysNf)zkNXo7!s~4aO}9btU?&S4T$cOXLp0E9aW^r48@# z|G>mq4P|{PwBKpAT=LNa*mrcI_lI6Sx~U_$``h|Ze$6eR9$8#FH#{N#B%J>skLEN# z9r`?2(!NnfWMt{znxs_bC z8~yo;NX7rtf1>)6lVKlO&tfc7|4VfJqxi8Y&y;t38vD@KUb!IAn^%$@7WQ{-pYa-6 zF#k0lqSz-2_r^Y7%dKpAqcStPbKZDK`}UD}bpF0+E-VB1kQPPwMp=B~|DFWjibU@n zUcS0%sxH_0YBj$5k@bn**LeA=#%JUIeEiuplS7PxZ%%j;wqN>BwqGeMwBaT%AJ}x6 z#rFXC@a204YyDj!{MQ+LSv>FK`A=1&FG~}>Tc{JG{6ym`vi92-!QmglR}%f8`&VSY z9;xj|{k07j>;4rq%TPg|6I9Ue2Nk3-4yJ>3CicA={QuWSRR0CG{_NYCfWP=_fv&%d zKUMEB_xz+C_oyc01yl>wVw`HxDAvDjmjV^c->ZT-3-tf|5&PT`o`mg}Km4c0pTsU{ zL#{tC{u=x)ow0X!>GQ=Vtsf@{-2_W!O{ zhxcpEn&6*U4=kvQ&Hb+H-%Hm&*mScBcHFO;6iR$*t{Tlz%^OjE_?_%6c=&VVlLPE{ zNCh9YpqzZ^Fx9AW%sw{$&)?(Z8~eN%{SfazJyZ9ekI*H3$m9dzv#r!X_SyaY5*6IC zLnZE5Yxidyu-IPZxlFfdHNmFORO0s)JWnY2&2uq)ADHs_$ezQHH;1%ev>Y6^9}fdE zr78U<{dkkK;oI6j7~8y|8Yj%OF4$Zj{e!Wf=nwIItnme#SUcIQRO0r=g74PpF?`=> zox%L=7MlJNeBVVs#O-%RO8aeY0gKr1OYoU^kTx)^Pl)F;i{~@0?;fTSzkA%`vE^Wt z`UIOk25%|lr%8R1@cwA=-pE+KKZFS0&CS9S^w*9*o4X1AN;gI;axep&~ zxcMj#Upwq^vTAq+d+;{jh5n}YxlAEG#&5lyT1~LIMwd6x@_c-~O!@o@70iyth~Og- z+e72~F>AOxZ?dHQ=Lr+Qr&)a2uwcW@r+N5J()J5B)2lXLtP;0cJl5Un+sUleMWZ^3td^h4Z!XPWk1+8{EZw%--7hz;>a__u(*7hD3~%h3I+qf|gD z5zJYq%Y&`-gPU(x!EgDz%>S4)B>)W0OjJ{Md2 zoJ)C;SMJ+qx>g^|U+BXS`^<=bFyk$sm%Ess4t;*OOTPF?>?66wW@*EzUi(ed?>!Z! zVAAi=Ka}w(^xpN9&DYB>#GkqPJNy%DuKw@y*}gr_2=iI(&o1MMbOTu1^ZRtULr0Tf&&g3| z;}_lEm~Y&;3bqQ*o~7Ii`>kdPc08#P+uBF_pG^HWTYRM|*m8T;qm<+eX+`#q#}2J^?OU{+V7-;CG2;fcj3_jH(_QsR3RY}jz~9uHrQe(r)W z1v_3Hpn4{Rd1wwFP-RZ$XaWM(}M6pYP(~+hW3e zFn<8?EE>b$+tNZa${#a6@`uFosisjlqa1R^z-DZ?rIEw8rM|Xbu=!JdACCTq;`YO) zV!vRs@E3UHK0XungZX_TIQ%2{qQPSOpMFNICQ8-5TZkEA!z~>>eC@UU0_+rQne6Eg z?bprvmm4X+R3$cSsqJ63n6Mwr@1Bg$0XFuNcN-X*l=yPdfep7H=TNBs6!cHfJi(4H z(Z4#LFK_8j{@2r#Z<$MZVDB6C?PtP%Fuz+ezU=4+gHPU3WqwMDj~JnCnBn0YVA_{< z47SWuiS>^sweN7#zKo4v3;AbM?&Bk7a|H7{>2Lc-+IM{PgTW_nDl|W(#78XJA~qc3 z;VZE1%i7153QvD%-^r$Zi59$sl?i8w*5kUbFF=c!?%a>Ue><8{gzvNZn#=}MR9yT$ZI3a zPbu+jMTgjMp@(mtZNCD3-{jHx<#iN-}mX+Ss9UkcE*EB#_!g1`C!AX zojiOUb^i*sV9%}OCy{<@U;3PWuJjh+ALEt#_?WYE1oIe6?ht(aqf?FVAkRFqzu=#1 z}n77v|*I$Bfc=UtD z_no;zjEdgZ?Tm{W5E^Y-X(`$zCi zj()KC^0^*q{d4X7dFyqshz-Yi_{JFfVW(g#`N0kEB-!s$YrhQ2t5jk^(-iibqhSQ| z?uy{>kKmgd{b2jw@HCs@r;5K@SHU7Syu!mb-P(`%yOsDB=@0EU&)Sc<+1Bk|xo?ZS|uc;{8w7bGaUx6o0oJ1vata4<5d6 zto^{Vjr`@Bb#eP)QxiWvpq%(Nr%P@7ZEI)o;kVo&_}WLO8sE3<&*jzcBl$Iz|NH-F z`xf{timUxu3P?soq*VDUwNcTcMGYZBv=j+RkZ8CV0wSUT1qF?OTr>ovDN;(6DpD?y zQV1dBej@}30fZ_d@+qZW5D_t2if9oKQ7NMQpL1q*_PlRi==b|-_m}L>J7>;0&zw1P z-QC$`H-H5;T-G|khce^u6~OoOGW2gwzqKE1%Ka~VPcK9N=IGLX*D(w|ZM1`f0O9N8 zB0}xgHM0GBfdw{P)oI{Lp!*I|CAOH0p4d_63_ z;SLT0gs-QIaQ5pvIN_}JL*KzRj0e6P6?N;=D(ZRE%bVbn58n?O;^TVboxq;B_r3)0 zk}Y=PfAGK=zkK4b{z-rp^rL@A{@ZZ=eR{g_FO;)hhW=yX8xj1=@BfELm}H-kF2dL+ zDKQ21q1$&6{R@59GAhGiqWmBe^9QP%y6iTg-^T}^q3?#EZtAjrf-cL?@BarlI0z8F zEEmD}z6HL4cX3=qeCWHDQ5m8hIs0WA|H0a_F5LLq(X$M|JJ zx?SIu_FKv@^t7H14g!QP&qYXlXDwg!UCYRZxdPvOqaSO_dKvns3I6_te)$&g`m$cK zPwBi)f-dp-{eQfJWAW9x2)}$2&sDzYyOxm+QBbaYi>?1-{I(4J|AbDV^E1>5o}Xc! zq?e)pcXWx*@Bd>Q9E)$ei(q^wlM?+364C$APAnrEZV~u4LVrE_jCP1e|L^qs_Iury zKgJ$;XrCY3W6NLS^ZWmf4vxjQ&qXl4Q-seLFd{zmUCYRZZwq|8to`bsKS_Dx{|@`< z)iKV#4aR<$+v+^b-yB`y^ZWm32L}Q2zhf?f@wxGFH`6~fzdU4qn|Co-$cBdmz5~X7 znA_?+^q)?@Z@&}PKQX?_!}wtQA5cFCKi%&?m6D#=*Gw21*&|0q{o@@K_0L?TFGL&P zUE%&Le1H4^+>`y7G3cU0xCcAbW#I=6gtRZGS+t(kPO2dLeeWV@ew}w6qELo;t%ZF~ zBLC)TR4DpJVY$e77(vJ*`E6j{PeSrDhL< zFQHGb0cR<1!k31B*f1|n;ERF&n^}k+(^csA@%6Oz1HVf@2EB!?9}=HG|M$W0mFzdb z#W23p*iaB!9n;& zx}VN|_7-16eCWH_hQkCtJO4-DrAv1xZ|r5t+~4-`jm93u(^!ozze;(d*EPPsl4tw> zsmB}~1PEW2i(q`N{fLh^zNCBKY{T&aUncZVu=;OM-l(RwfA{eLTaxiBoma2C5p8I< zP4G+m+5Ug(AqNKm!WY*6f1A+DUx1HfKf3pwM>d=(@a14{plp__^YWD!k7r})*BSA= zL*5I9KDB|b{z>Q6{m0Kc+|(_u^G&pFf5x}RT*jmG<^m_4FYES>#pBcSK_ANybUymi zZlmpZ)2A0&e)Q9MxL@D(8_RF)nTK&iUajGuy2sB7UCEwnT|{VkM_v!jqdoz8^C|`Y zQZ7%OmxJ+KU*%nT*p{b{uO9g9{lL7PN}bprI$mac+Zl$Qy34___;$DmQ=e&*brXg1 zZnWOW*y@1qC4uin*01wkL_F%_i8*2R118$947S&KAA{aDg8lZfPCeD&w3x_#`$O@4 zi%llYa$dyod>&yV8}1hP-n9DPL_GS|FE>Zv;VdZ@g@y$6OdTO1_5A3kHw#ly&N<)qJ%l!q?tK7<{x(vWbd_uNPP}{@Vgyj?z)lN_Rt_{m49y(;F{U`dySi zo;`1t*FiPgzDqUR-$|YS^UKuv9q@kU06cg1Lmj?-$R?cs*1!;l{QK*3zI|X5rpJIj zM5$x%M6gc}My00~OLSzPo-Tsz^Bq11Wn&`Rhsuu1FrMub)%`sc^(^)yX}(A4*zfV| zUJceEP-p59eg}O@m)|<^KX|~|2R32hYuzlh{pR3f-?<3gfeuk%~ z=1G`jpOG$t?ei^vFOlOSwP)-*#xol7rz>^jV3@stk?DkaKIlUu;QgJ&3%WS;^8Ek!eZj7AU1I$A z1^M|q!pP+}1kZoAQ|j~2!`cUwDdU|Eyah__$hUZH`>=cl;+I;yb1;AD;3KB;&GUbl z_Urq}@qUE!e_N+%ez6>L*X29#k8(QW*FV^R^`qZjj{3FZjxc)y6VoyOT3)BrYeypB zt6{Br>P%ldT?t>Ui!k+ba_6o##^Ez%0sKf#*z)mTF7N>p>&N_J`9|o+W-BDZ;RhzB zquwrm9dzuy$aHBxJO7_L4fg9}0WiMp{tsin?FaU%Qd@qgI@Qo`Q;7J-z&^Mz{K=@pdVA})qh67_ZjQdQ^yTe_MV6`kxKM2TY8Q_?v>>CIY_i8HS#UIzN864+;44{V>@F z>jB?kD`y)Osr>RWcU=w}ER1PEW2iwMPM?+^bX3?JtI`DDZK0v|B3e$tZz{bR!L z0Ta{F_UF%4s^(+_eE$3&z7iaSZ;tzE$~V=2JTP+kqJLl;&J_4^to|I(=0pGQ!tenT zdr0Q$ud@GWH+dTLNz5kdI!m_R3s&wu=r@HLvR=A-Y*CmZGpe89x|(f{WcE46B6 z7(QTPI{N?oI?&@H;Pdq6lbC$+HXH}kPWv8e89x|(f{Y~ zQmQI!eoB~_{yOLlppTD$Z!hcAQ(GI|=1lh6=OP@wn@m(he8<5;Hhf#)118qL3u6c5 zt@3DC`8I$)7ISNiD^|1w{kaJEj<8NWwS|L&0O334A{;(Dz>9=$MRTx_4G#%?2cVzY zogw%?sZ_G!y{76-`}?!`ID3MZ|Y0Fpv#T3w*%D z_)bDxl2YY(kDVl(vHnMx$bMKW(<|C5Rd%|u{Z?GeI(0T=1qb14=YBeTF(xV^z8k;- z8?Jz#IQ=Ly(vPy!E25!)Noe^JCZ?l*UIE!rm+bc^E!mV*i9aS7a)+?3oDodN2%~4ZjHv!q?ONbolH5 zKBD~wgN1AuFYuvGQ2C-9^@={we|1>-qRg3&{&~d^rIv1q;D2V&sk0j#90Ukox{Gl5 zx|pbl_#Ore*)Ub$118pwvB!#G&_5^)A22Z;^=HL+rE-500pEkHQ)lmSa1bDTqg{l- zmzaXB0{DoC4|CKNWW(VCA23n*p>5GCWyKG=lyk4OBA(2vcnN$45B{^nTx7(c9-k9XhJ**)6qY#C6$_tVUp$IM z;^O1vdNJ96@nAeqa69n${k>nFz{usD1N|@IyOaKW*Qdh=nEoQ@Z-V}Gs6VbKNBrwH zKh-inWKS&K+r!%Poa@Ca&?gi&1sld6t~`N>^}mF8tP3Pw8Rn0`#Pl~oKZyO>{q=b} zpJRLt3_@qa7QsRIK6XDD-zoEnYKlaCro{w1+Na-0PJJ4U3-$_pz{L7@BOdDlz5MyE zZ$DsS`a#f7;X9EhBG~T)!_e7ze6=US_qB_#`1rHl6d4I$0rhFH;R=jDoc(}_^?!!) z2VcTdRzE)vV7^z*@_f9&$mvfZeJiAI9s%$7#DVq)z8)OFTcF*~i1?y`4K^%5jrH*n zCenwiE@-1v&%Ds`B@9e&1v=V_o(YZd6trixIy-1y5J7lQg7#qho%FvJe-`^Cfdw`! z!1#lncUy=(C0fQ}e-hN?vHLh)?>(TJ-n~OLy%*z#9%yU+TZgj`Y{L0(1N~j`y-Vy# zMmilGHeot&7W4+)Z?A>_7xZM5Ivee1aFBg^xu3?rQU?ygXX7a{V)+dL3(BzI7NH-Q zSbtZ<--quq{woY0Fmd}+kNc0f&)8#WXnRccvw$_ipK=@=1PI??7s2@c)w_Rck^vYI zUnW?n4EqUuX!CeH7o+r;#n=bsFQNSfjj?{Yz;(ORdFuv0R z{qhL*nZq!3_M;LmmEW^2g6;EdV*kDaVmK~h`4xbL%5at_KVV}0 zGZ4Q}shbyu;R7b7&jY;>^a~>3%VU)~dz6EN0O8Ab5e6T9dFUMY>cB!}2tRW6118qL z5dMv^Tl}mre85Ee)BFkjL%~j^eo|)Nx0Us?*5bR@!Lj((x(LSiP47Yd@FB|n{b)V8 zasO06Z4}wClKm?xd6SBIXfE2Z4^`9wd^@FOsnWk}jXjpqIgNgQm=phl2b_IMk^eui zcwO-;r7l{F=dEx!`VM2C0$?jR4*FdY?6b%4XPf7K`G+aLy*3Pa)Src{w>N%Xz2F#h zP#L}{^zX!;Sfby!sEukzLLI*Sz&DlE=!z6P8}*F}*{_1zufv9(-IuTSME-TeMFjqD z2IP^-Z)H=kP#GQ+`aibz0nU{-K!2sRPlI_MA2y4+^E;!z;!b=!^a}g^H{o9^4GNu| z?BE~(d@Gx{h`|5Pfv+8~kqu7?d|#{PCr}@7=n9n21^7k~{qXI#vN`tAI!!U4-;Hl? z9>ES#IQ-{{$bKu^QViOE_(yOMK6Vw33iW@wAJEwUS9SsmY`C(O&<`|COfl#R)UTEu zZ24LHt-KWUf3ON&f&S_IDG~5>H1uq{mSivzzUxd7=TQH%_ba^1-3XG#k1KoPA2wWh zrNDna-@Y>2sP1Lvxq93duOdTT&?KaO znsKAfZYg0>`919-LjB*~ZwmMSJg`t1&T!>NWry9+xcpFd2p94eXhHcs%XBI~y^`{h z@0FcWEfYiVEnyfs8}o|bAbd;R&%pmpMkAJAEm)`w;Y-eb7*_zF(NE#EUfCz)KMkh+ zU762xV_(8r&s(Os{U_PKsu_l!@-GJm0m4_~A_D(E2fpoKAsdzoe5jiaAFzyD;+54( zd~2C*@KM?wUfBaw{<3~_(61I|!vDr#@5i=Em(1`=Z<6@-GhOdNn`jQN^hVVr)c3HZD zw7Nc_HOn$gE0FdCvsQ z8TbmDxCo2yocF_M?PDd`@RYFM*B0M>z9_HcxcX7Z{@sN>s|4k zZ@Sq$ubYE=GV}3&5YH=Q;ve$`s(XbRU+sD~MDKs)hu1u7uAF z1n8H+mniWixys6PB!3Y9J@DU0;7h`9!1im5oP3_4_Tq!))D`{=^!{+|B zaI{gEVB56u<{A|V)e?AA{2Hs*Wz*om~ z zexm=S@`e3$A#7FDp0}8D{VDtZXN*iwf!_uPmEU3a)A(2K-u?qlk^HNu30SBM4~X(> zz;Ekch47`)Bro@G(!Y)w75q{%+OUd0c=)_yn^6D%p3~?lrY>7dz*pqpnfC2;Z?}PA zr1C4e7+9zbPYQfge(7esUWmF{G{jrtS zYU?6G{ojt~z6sq=w&*&@hYgEb2Kb6vuzq?Tz4_x>e`+|sEEf@K zKVA=RY(Mn>Y{T&aUnc7}{+EPsj3`D%ox*dy1s8{xuiyXMvM`{ieCLGXWB=>S zaS{CweHYtsrocyS3Y8z#4+Yi|{~uHbU?6;X zq4?;1XnRK*_!^Bri_mu!kqvVNzWGK(&l7yr6>oU+_e=jn*%#ku@e|fMZ{9z`?dSLZ zsCU6Z_-ftHQ2(>f|NR`DB3T9p`yY+Z$cE(tANn+>AK{{n-n?nje(2L2o%*-ey?GtN z@oi%mdP*k;2LZwt*8iVOOif7XJ1{w&@IvZp z+&aKl+*0VL@D1MF^@LA6pHqA_tI$)LTGi&Fi<9hn#g_m3_oriGy2N*WQs8MX@K89` zn~PfzuD>n5LC`7O)th^Vq{j+6g?oE*<$Sj|8gV^MezHut+Dwr>d)YAA@891)D;@%t zefY=t!!PgRuJ~=+I}YFO&21*}^%isr5A~jt-#=x1Xg_f1tP>6n0)%g{i!lC+?{V1y zb)@=SoCy~6X~h_SIDEI`w~vp))4k`|->knD4>c-!+WP|&XM4}RqJHeg(~NI4r_ou5 z9UKG*-@`7#;Y&bcgCiooxnLn1V*G*mkm}JxMfI&vQMAWlBFg@W9MEQ|roB4gKPVcO z_d}nYeeOdanq>Mb*g_Z2@aDWJ%Wt}%BV3&C&3TyUw!L8c%wcpo>wrW__IcJtuzgPT z9*}g7{S=C8!9ry?%h>0a&G0h+-ZQ(y@olyE z&<_R&;WGmPiVN_aeLTl)1C`;60$;t*k8tr$@0qm{ANpU158>kd-ZLY^@$F$$I_vcS zow1)82!!H`6cpg)N37E3Sq zyYk#G@E}}#!h7awX)pA#&Rz%?pY)!7OVZKjJ3571cu&_zdwz_#CN@7C{jAUxh&y zU$Wf}Dq?@dwj&$H3w&`#L{GDpq$dsYe*Y2mmxojn>@1?o?^MkaHaIov%pr^`zKY4h zHWqyNkMQ{Z0$b~nY}5ag#34M?oAsH@Z$GB%cTi_>=#rm4b7sGw8$VQ-ckf0f+Fbp1BQ;H-bCH*1n=66n95>FTC@ zOV8&m!vp;f3i%}Kac|ZrssCY1Ux=|Y#s(#Y-mG7V^)!5omh5BZyYmsQ^kzki^_Y?g zmLK!w5|TCDo7GgxH){#1C;C*vUm5Mqx`5UT8_akevUN#~wg2M?&+?u+CHbdYI{MR< zXpc%3dQWYa_+|)xN;}Vcs#x;RVmg(dE=eN@-c!qE`8~~aE%~&JLuLk_PZTXR`dN1c`nZLDyPT_4{PKf{2GhM&Eh2`Vq<=iXQt4dyEy2(G~ z^)udbJIMb_OgH62vflJ^FDFXoe<#z8e3G@- z`}I+oKhrL#p5{F@J^5?z*C)k#3~ZxIP$0CPR6;(u-mbvO{a~xomb~S5V873-e6kO0QQF#j@^fjQBZi;W zyGme-(zf1{Z%X?dH+p;igs-}Cqxa+nb#YL?zXne`n}1-%7FN^#K=^6C_kFD29J~Iz zEv;^y*KSXVUN;c`nw7anf zV~zH*|19yN&v$eRck=MqcQ79>jb=LKPa`ilyllLp>dL#c1JgNwoR=ZI#dUzMBh%R* zSysH49b&&umX7>$UWa+v-DLjJ=K~+tm(sQf5BIX$%lxAcb@)kEA8(3WUn`Bb_SwZ( zU3t>WK2O@GJ9tLo{wDJA4`8i4?PcLp=mGwomX7`%6y#9L$s_|eBQ zKC&;_a+>$V9%C%iQl((o3@J(X6u|LV0={Oi|oBR()xX_!7Z9xP1IZQY5N!GL8kJ0 zuQM_R;*L*pMn)&UeT1#Bd$qOKOoZooleCogte{hPp*K;EhfC3?JAQ;WAMhr=FZn5- zrTB&<)!Xre$(#6=wC7@`8+*cbl`VP8=peu7|5-lCfo&?D_a^>P+AH7iQ+rej+f=Od zCT2-{6+Os@z1 z3(#r0kMH-kpzrrWzm?6;C)0Dt6*ntY_et=4GV?+vzNe^{EK&LaJYQB*96aC8^lfH8 z-#qg5BiL`?BoN@PwUtkMWb%II*mqjv!A@1xhQ4^jAUO4m#F18qu+YK>Nk!p)Gh&<9+$BXus8p3dg@+@qYDr zXxGYq1o~du?^Mt~2K{C5r-Oc81o}bHVc$H|)w1&=&_6TwfgN<&g?L|nJ?ta#9|0Zj z3;(%0@bv_}!rGtaRcB%-X~@CztutngMiMywct=dc;_XB%^;)94e4@X^ci%J~w$Wuj zhMrD}ds0U~W9)!EUv=3fcrX17+u;qLPPQRCU{6+Ec3A{EY(sXyo~*j;XA$V_*T>0H4SoVJ3ViBVE=d0v(tM zAIeCVVJz8*|7Qjt%1D=`DOF70UBYb2;k!yjjrbF31pSvv6@C-E2SN1!@9{^C*kb8e z$HX%qJbG~azp(hxuj0Gks_^|V{KymIzYO#TBhZm2#*bx)vWFwkyD>h(q06wWUie5D zzF&g=j>R_%^t*%a7&Cr6m&5kG5&ZXq-amMcj_JV6``)9Tmtoo0(P>=(>$pu&$Nqt~ zau@0=9WLLu+5Pa*SC!2Ze5U=OJ@R=!c=&`aD^zObTcPy>WkGf)o9nWnO09So`NAy8 z$scU#gF&AT`qVJ`P|&x427F~>LBAK}BKc8PobN=?CxD(#elO(17F;e}K*wCW5gld4 z<rq` zpP`UH1N=?G>@(fcas6YCQu&2p^ckSP1KwNlzYuhceM0O5Ut;_dKwk{{ui-b+e!xV2 zgKs71vZWE|@Fn_Q0{lRio?7G*UN==s(^(?DOV)bhWF`6qmq^)Cj!9{Xj8{cgD402AxSIHT;v2y|d#{ir)- zFGZl&Sp6uMvTdMG4bu-ytiKfW9oP>8_dr7GA26~0O3-&kpaT=@uL1qd2=te%evC27 zb}NNX^o8_ago*W2+qze&C699XpLF#Tm{|Xdpzn`B2PW4466haCpkp#j-;01AU3O5Z zKYbCVADCGG4$wbSYVk#+zpA~{4@|6oC+J5a(1D5dzX|&B2=tGw{@tK|t<($t_aOcD z3z%5{UaXD6^111(pTEb%YK|g&U0v&ne{2T}UL^LH=z3JOQlmBn`=V35Buun#LBZ`9 zg|=7fp1$yN;urXmD=7x$(uc2Mr|@zyb1~Wjf!`NLdtLs7QbRwn?~4n$*^jX({aAdM zNd9>ixtT^T-a*&pvmkdyW4YxstlYT&joik5lqCJA!R7~fp!^^&x_mzLUJ^m?^Hy(% z|Ak(f*L*?cn3y?g#8{`&l^gQL`es4j3Z?GqA3@(Tt1tS0p|1h@K5_bjN@F!Uy~rEu zoe#a6vCn|NubC*fa^D}&&W0QqQzc{4qsv#H(_f9sFnGD ziDT?02kw3xrQ3x6H6|^mJ3XRteSj@Fe=CsoW#li_+SM;-nZ__y$6>yH z@Unc!sleEzbxoN3zPzu6F2Fc$Tu1CHaW&?hIQ;s8y)J0q361?F^tgD?(I$q_2Vtyt z8gvbMckKIcJaoN<_M*VP5E}bG=y9o_cMQXa{vZ27XtX_g+yL16$uNHOaLp-b>&kNeKU5 zRo<%1eIDk2lIeN_k49Nk#fQqgC&l#N82&8tDJ6p_BXy$g0AU;^$KS z?^&k8drb7clYZ>9Lib^wOJMo%&58=1o8TS=!mCvIPwl!p)1PNLeS3lqU9m=CdS&jz zF?|8k72&HOEbDp6GQjr&)A>F|#bkt+tFjZ)ey~03Ux_P)OH|p1lD?ej<~|9^vEnsV z_L?&HNmxJe5q`Q-+D)pgO7fT3{9l9TKGKz*FkF?@+4};_Ujd#sO#Uk%!DnfBueK04e&%;`;n~oRM7=e{@*Np zA!uZa4`|7?b&$Vz1V7SNd=y51Pw*ox*8Q<0+bZDyK=31N#phx4kC?7EU@nM5SN2qe z4feSfF28>;-Pj+tu1w-3-9Y}QOgHw2tcovG;a_F`J{NR^EB>Vle#qy{q|MtWmk${)!ZPfO-P{%A`l`IL52 z7(LU{iJ#KWq$PDx|HfN7@l)EIF#05>Q~fh_ZH~(St*n1pOy~REl`RpT%S-ZseWo$p zlpo2Ot@0(i6-)$)_F z{^x;zqv@BBH(gn*^3Id;3k03QThy{ICB2yGx*lUndo24z^xKu?OgH(byuQx23<7-B zOgH(byzWxVUXuB*HT=~6q3zR^Z>wcRGJkbOE1nml=h`$LPQho!>a1K5qmM9*CiF z3-YEbx2mQ0OZ-~|ox=On(teV@mFc=3V|E<6vOz8FCG)qP=_Y@amjirDBFNwCOgH(X zyc||b<+u;|C48p*>JUDrmSQ|WrR<-6^8iD=;OgHu;Strzz5mNpkOQ-sSyi~PSOKy?n zcbMrWe{X}{PA$Q$=Rp23%TMJ4SyfHd5>LuMVe=2!cn(ZIaj{yWW&Tfs2Yp|x?X?G z;KX?`wm`qiAAeM}WV*30Y*__-xMkz;!QMtb*$=j=icv3MIXj@YHT>-VuvJx@df{DR zKiHFxTd~H2=fLz6bJPp3*yp#%Kae+FWuFg3-gH$bl{;SIk7l}FZ|ae*>Z5XpO8l@Z z_!&QAP32oU0ltnxKFNw#xqYPkPL_`R!8df(0F`@%%wG)C**}mMU6rnKo6G#gF`df? z*mYG;wdhkRKi=m5x5)o&p#j?kIPjH-k13wVECzgQMP(Q zs#>r`=0Dx$54NFatFmI%f+{huK;G!k8+(~_INvi&H4E}TjN^^{C@-VcJp*O_hcjJo zyn(ND8v3>RQNTZv;|>3C@Q+tR`F%&<1R`PZIp&!9QCK_1{-x|IR{O4#szf1AZ(EHh1Me&BVu}Y&M;TZ?J7u_pGA* ziG2JyOxGLsIsUt_<#|BIS_Tf2f6_Hq-8D$!pUrf=VLM;xbl0zNOV7!l!|{fHHu&?@ zUHtC{Z4JLyL}=AD85TESlp{w*s0UCCc(`TOyePVt*1{*4@O^w)uZyNX{c`L{4# zZ@7i8bc)CPAke>+;|>27@b6Ob10=sGcfH{n$KUOg@oay-H3i*S1M8d#;*Wm2y8T4zZ?OD$ZonR0Yb5^x zjy3%7!K!1bYl-AP#B^Q1&1Y9#(Z2@xO}#Yyhm=Nfca`HS$kSCPF~2r`LPENBk^XM_OIoPQ}UbC*;u~$Io#;685id zEBIT3KU#J1-)Ca{?JR$HzS617M^b-#jyL+-fxn~b;=ixM{LxJJ$G7yO%T%eq1JezE zH27mw7ytc7=I?0vjh&c(s3@Q6PJ+K9_~TWVJEi?%48IsZ#eOOE#|i!z@b^@)pGp3B z%l|rG=@k1nnSWy!gFhbpeN^mr$={Rt{P7R-XG;A^OgH>J!9PUBJ|Ow~AZ~!t>x1?; zwvX`N>Qv_E@xhD3;J=5}O-&`f0apK9lMd$_^OWcOw>q8UjegQKQr);n>K|hHrw9Cf zB>yl=A0N=8ln&$%=XfK32;^s~8!?)8;}__oL$43o*BkJO!hnCY;K%s0dXl=KTJmRF z{=h$PcueXyxQzZx@XuB^jF$Y9EdRxPrPB?#g%;?~0#6R`IkLJTQQCi+A>7nT=@;iH zJ-vgv@sQ~M!Apm(JI+@+b-YB{ZzjhZe3PJSzUs*D&oZ)uT?1d~^z+S2&prQhy!CoBY>;f2+EBjl{o^>ALPgzS8OH$EE%)9B=qHg8y}O^`nx1E7Nsd zI$!B@^);e@uinn_hJP#g8`RZudKkgOH{`U*?#O{x~>bx-&b{&_SwgDgYR|dI;^g`UgodC@UO#tXnS0_U-BQY^iO@V zx^kJc-yx1S@=+(MPpB&wO8JK^|GNQye`&vCg8wk;R10-wZ^?hc^8Y2^ze(EfBzR!o zb!7ql3TeO7Cceubai6{e?6*~2g-3s#|AChdz3$H@fb&o5ME+Mb<#?076VTOG{Z!uf z0$w`wx~Y7n(@%#>eiSwiy$<(3?eWtKB)v7qvV6$WtJwe<+FRK&&vnqz;4Sy%>f19f=WBUg8b@VE{e}F?j@Cokg z(DPKsGBT196B7F*XADS79+*sD_&L)6-DIyglXmSHzS8M3bj?9|_duH7O0Nz4`7$(3 zZoak3&ZA=ia&xBAzizKC#}lI9hu+UJGWrcpN#sYlCJY!gcI23`52d8tNlKW0*wP1% zniNV6qu+KG`sbD(^yIN4?#~=$h5Pb9>o_oRU`DTmfyvRoh>pg)FG(>mgZ%ei2wyn8 z^S`0TbPnM^*s=4V)adTrqZ9l0OHb>cnt|<%@$|}oaTBlQ{C)1zv#CKFziY{Vn@z?V=>51)oV#DCOAjEt4!*k7OU3*1i9UT5*3pO_jZM&Y z4pTbk4li|;I`1k+$1@~8Kc&qX;-zA}JfPzqCFsrW83*|rK>yH7olEzt%yW1O`$k1Q z^}W)mx7%_>J)rth`Xc|<*c?@_szHUqPjB*~jd^$R^^LoJv*f^6SDkrt*;NZ(-*3ih z^!*IIYMqrs&tL6NnlR?^Q4=QK$QHUWW$Xi)lShua@quv@MrBNV0Pk_#F#7u;c#V5x z8)HJQY=cwM(g!7^dfw%YBQyFWCnP1OW%N!-P4>LDzTp$o6MAJhzUWBNp`2|pZc9we zxGODT0AA=!O6ixL(Z};H%*aSc>x+0>lAhNB#hXZxo_8^VeUcOJ$e=Cg5|eT1ozgFP zAafagwJ2q}Y#=t2P)5kpUNaDD$4~}`r^P(~`9>^Rq_90SmKEmTOCr_k*&$Hzz+h;t( zM}AQ;#`-zh$&lRHED$I5AyPkn0&T15_x1B@l%9wC()a$@$bGE2eeO!ihwMc=tzPn@ zgUA#cF4V46lT0eBXJnvfHP**h;aS3ae`ZpQpF#Z?;pH^^&gyE+FX_EidPlWpvp4>b z!t+4_M@>uMc-8Q8d-q9X9H{XopUHv#=eI#7`mlTLIBneNQ2jN{l!ku3&s&Q7bTxnV z#$#U?Q!mYPc)AAt^CCOZVg3J%sGk9{o$<`4Z|B<1kl7mgO@FS&Wm)|>u;()!(J&26 z>;hM8Y*FeDI(Hp(ZS=J0VHfD=|J4y$8tfvt(J0~wv2Q&3-l$)uW01Uj3d<8<2GNsA4KOtmd)@X|IQwGPOIjZ;QNJ1F?Ouv>k{zE@=t~R zF(#>Lt%dIYBA_JD(bIzR}b$&sPk_?!M~<-8;liud+=8`Ni?uXYglhAaKYk1gMWiappLhj9~) z@y_5;4@??20r@6=JpbeKKaXc>Y90dr=Y~J?W6RIw6EE~q|KN`==sDeiv{zR~-{ii% z69%QGC-+O>?w+4N{r+abhtXM8psxm#yBhRu_oiBXBkcRrG;TcNkI$w|oHXjuv{4gB zO(MKeZwLJI@O)*>li(k0_#fGC`5XCDWW2ow4UB+S>`OxS!87N+eQM@FAMRbI}aLo zTLj!OA$D#v*Xh?aDxaOEQZU*Z|{%1Hj%@Upm4fnO~ z{jHHRX1C0LX#H(7-tp;L_*Bhm@a0&(A6vg_;55iD>*w|yZ7U9M96qH;-*HiG(wrQ1 z>jKEBha9^;G5R^_pR(Lg-XBW4Vdu__K?5 zf9MZZKHuJcX4Be4971>bGp!&r5`ndhnp|6uui zJN#An0hNjJ##Z`%_;GlCl2Qg|#E9HD{ar)!qpx(hF(~}!8ef_8l z&JQWv+8di={qUl%gq%^3gK@^aZx}hFp0{$S9KJ*UXQI)*;ddk4y?XcQ-LEf|1kIJC z{?#hb&*5lq>=<7^?B?fV_4!EG6#753`r8Wq-*@xXbNhM`#u7eX%_Q()-hb~w!#8q4 zX#Q8X7Wxrh+sqrw`&m&w{vK}sf$4V`hw`&w%RkmNxK#cZtqJt6?g06hq5Lnh`u|_B zj{z|1)zKy%dzR9nv+}&LG3wGLEC*vUmyfAPi}yO`w=?M<_>+~x^&qqzx(M?cpKoUGWLF<2%zmWQZjaoDKd&&L#B@apQC$EeH>#n}Mnx`QTVa#J z8vB8hpOl>J*T%pPsV%^v_nY-H1ikpaw2n^p6yxF57-OtXhW^_)y&7>y_`!FbU4z7Y zV+3xrqpJsj&yIjcjIn&XV2AgyPeyMXW^&Ij!QewDXuV9Ek6=*Vjr^PQl{~nAzo3x= zG}A7`hT^$J;K>D^iNN!S$;a?VEgs76kRaV^wBxHWkDWie{O5gVz zlP+VkESFd}U}L*n8t`HN7QH$Pe6uZI56ee(*~|Wa<8>I}HXd;#B(jfOccZD#g!{Ze zZfynR{u;P3=Aq-h4eBzwTDyq$5_&?$H3=zc#0Tc6q7P7_R2A+)LkwAXUr;v|6c|ICzI_`<{ z+Y{h`5Bhjlzle0TNLOsrtr6+&4$`eb+r0V}q^mdShOU<7(?zr=kbkq_y9RvkgYR|2 zclYX`UbMa=NLTYOq(dJ&{}n4g#>ywVp*?kYqmXVl(!Fct#aVd~+Sk_S3%>scKFn3- ze`@&dI-!0{A+{T6zWg=uNY{XLSev3_$YXvwluJlIGdR6J)((56(lVy-BgPRj-qkOi z2;{H6R_R(Jn$LsjJ$f8G5AnzKw5~c~%(w|-CQSi8{c;n*{{`@2{n$V5%Ch{h(}gF4 zbZc%$I{co0%%mKAn_sTT$49ciOrhyXT5@`Nf0+}q%Y~l>@>ZivYcXD#|E-ZXXqzt& z>D~*{)oP@>5DPoD-5=D)`Zd`lWc&fX^#R|SN5L1Z^a5It!;#)67~fs^KS8?H$X6|V zF~jx`>D&E!19@d4-B6^v4Dv28@&;}bP+x;1D|~^C(XC}S@8Jtw#InE z+ZC73wB+Qz1Kc=*@OQBRtU4*ndgEz;t|3#IK2G2+w<={UXhD`t|QeZl2yJ zEy+&BO~=S~$C$-$2WsyJo_m1Dj#%%Me*C>_?u>n451()KbKrw7FBoR*Gr;#x!m}?F zk7?NlC*xZ;)P)js+e?#u&XG@>m^yUs2g1wiX97t2kB}t2B@8c zbYm^<+x>KB$1zyio66}s+=emiY?oFTH#@svEwFY8r*St2c3MZJ=89O`~r)kpOqh!j~zt?rGso@5S21mH1j5Z ze+%TU#@x3SV>CR}%17UwRxaBmR*a*RYPBWctKAGf%>Nhs#q#y{+g0SZal3@c8N0gi z7B~R;Z7bN;&)@2|A+H|twi|h=JFPr}BV^ptYM$Wx2l#e@Z?ECIBiFY(4hzI=d{FGcPpVGyObe|*Lair^L(_JRUE#Gwstv77~zO|^MYkma2 zc*ED{vS3`)3UgM!Txzd_{BMxXt{?YV5{$E2H5ci+BOUIGE$nIJ-Ijayaoh#K>&st@ zanYIk>A&pdjEw?Qrm+j~{ODYvAEf!{_7aLK9cvT>kK}fA8Ln@YDr(Hls~hgLSZlDF)9? z?}Xq98UJ4(#y_G`fXMo5I) z@35?WLe^I<00!T#wKIWd81Ou1@WkGzc%_Z)kG{uGw+3T?HOWY4pL2>`>8C@v5{@p` zh6Y4pN(PodItLasI6~{w1?bD2{1K3Um(nBb{lCtugk5NT!Pv$20nRGa=mvv9WPx#G zox+z}y8v=WL#|yv?A%$FQ|SEY0*p(2zRl&}!}`KP++U$12K@nD&umA2-vJ(W8_KgO zDsy);1B0rRUKzNX(3dBKekoX7s87E9+Cs?BhWy`=RLH->%BT8u^6_z*BPNZ>9A)`b zz_+;?eCUTqBpJRN->~^PH?F}6sTqlb($erOi}Vg7zvY*K{95?e6ix=?DkbbNW!F#FQOJ(J5CMc*Pe#_mmvRDBmWm`to$wT zpB)`LcAPwB?4&NS8I!Kap-`(eJF@W3QI z(qZ$DHo`BLH5Wkte&~PC|#C|BoA8Wn^{}J$iX85oEO;~#- z+Tj#>+9$kSCBIG*czy| zc{^wd^~2uJyb@zj;yh#JtmS)6Sm%A)=)pQ~H*9so>%3^Ho9da=aT4>iBu6QGYT-!<;sR?O`eNxiV zgAKy-D88F)j;toXLFuedv0uIQtU;FP`tQj`0lMZ*I+p>nYf{lR~|<-aTp#~mE6_ir(D^0z0fzn#A@ zkh3NWa?pP-y2+%wyeLeLnRlD~ps!o|jn{3g^?%xz$>rx6(1t_KuZ)~_9fEzDkOp?( zc)hz3&{Dj@#THueNvX%I|2mEW% z2d;e@{3DH>F8-n*W6zAI?7ezlXZtTQKq=9h{3HWQS27if< z4$ofr>)PkwPsX^#FSpJ6z`siHcQNxY)d%|~qmMnMqRcI(&!4o?fB?MqDT+%FkVPl<@w@Q5z`lCOn!tN&C-Jc>nVjQx_o3-qr= z`?&TsqL`!Uhjtx-^#29pinHWCF|Bj-H60m3TIY(Tx-_TOnWp6&!6Aub^VUo zBftH{oP8a}82eov@Vep=rREavI@4F_RXzON82syg`X7AfFu>a_1h4IHdpvG*WNr82 zYwZ4H)Gh)m9eV!^zS8LgzKi6(%ZlgK^*X+Th-bs>T7*e?xq188vax@DoiPE=E=_oR z)W{f=mtKdl!@9}%M_+d)2ha7sgJpsQ%Cg_*e zqdofDHA=tP9{;ngg8%U1m(Mz$#hd4U)>2s|s1x`^fGfXsc*_ij-f!1U5kB!J>L=`X zSlJ$?kJ0uW17=Y4I6irWJ=h*+?891!V|!p6xej9$dS}7m>B0=`PtdK`4OA!QNjwQm z*ZYTB!N7y9LP>Ch-hpy58U0 z={kXZCqnUzFlkn`b7>HWgeS-p+lPFGY;=#na~I1ncm{&@ggPO=3kH02=>4&LrPG%? z!|_aHnqJk~r9mJPo_;O?a9#26Y{r_3m{{9i~gZOS;x;-iI6tQ@df2>ce`>XmgQPvmJC+iQs_F<^w$IQ4hz`KoUy85I`Ljk?+ z!ylkOi0^h&2;NPs!{A*H9UrOV@;k=B&$>TAr)7`h%S3y#?l0i^fGN8An4g5M5z6yB zjBRWZF3&H(OaJc*`@O{p44%J&_N6-Rzo*Ck^%2wc2Rp4GrH=D^a<;xPo}(sB^&yuA zfe3iQ`=<|~kN!Uuc>cjM44#ir*DhAad0#GHUm4PWXZ0Nj)2D&P9z2ga6Vz`Pk2+I# zrTM3K8&S{IP57q9$XpdwIYUM5*r#+e)b|HlsiuQUeXg@!n+`&gb<5={3VX{(z4jxe zf7BO!EapP%eygH>^~PEG9KqG&FF8toV4nxUujAK?dS2It>BcT!0)JO^yo0Fc>tL6< zXd|O~A7AY$LOGlXt><;{b^gCJC=Hu8iuFt&<{}0 zZ;tC4C+c}!2bRtG2R2=os=n~w*C#)PJ?PLMxN)EQ0^7!h;x*l`uHMCI{gbX6_5;-O zo8#g`@ZQ4W4c@N6cc1#g-(QLGn)#{zV7d=OeSy~kTtANYf_0tgo^|zhmj;0doA|L+lzn9VSWFq8zAtcf;L`#(O0ySz(DU3<@4(hO#*@i3UA={`_7nk6 zSUs=Hfj-nJde_?FF;&yp=RVM8sAKYbcECr6{$Q|G13X#bc#Q3IHJmp%BH%e=C-X=| z?O@$J{F9Bc1RkE1nsF&~>$>^s*f?pQ8LUBn(93B$c0o9vxh73@wM&CQ1U!L#Iy0UE z=p!3p?(OU|i)9%5U_GI(P#yE%|7HJ~Z*+ZdgVS{spI8emuY8lHy4a;bAOfDSadI8j zAlODr1fE=$Verfcy-pqdNZQA=6Z!+RA@(>rGu%G4OwrYOeiFJy!V@}9uEW}D9oeW- z;4y8p!BYs@4s~>@#AAFyf6(0NI(mP&eYP=8SDU=qgpu%=ibx5#yr^!GjkX9p8=2kU zsRM1FI(oOnvxDh+-*LXu>Bv{%_Ss|7R2x6C2_xY_r(+MsLv@R6^rpbGlM@&`SpTd$ zqK+IUJbrz~+G^cFPNS>m_|oVKePUOFNaN(XQ%FJo4MN{OmZA3R{1u+Tqjd#1sRi;-VC^uBs426)DV^v>VbN?a*ha4(tv>hn7p3+O_S5UJe!eg8-Ou;XI*;{l z#&6ncU2Xaji#38j1?@4fo2(xU*;)AS9{AJxc*Fk7Z~3aHyraH~wfh+{p57*YU*JnS zR*Ck8@tAH%SC6((_!0rnxBPxRQ>lJ4mLy#J0T0S&6zcP0{NuNNYny6%Yghay;Xe)k z!&TGd1}XoC4ZHHWo#mSHp|Z$UJBp=0n>^}$L!AB{L&=|I`8>`vT|L~TK_G%Xg7V@1 zay{9C$_VA^@R+fQ!801PIcf**C*|uSpEm7^t{xVqkG$O;k=ncUSm)*c=|W#NGw6MB zKBs!^JIY^!X@Azw=6HiA8~o+!HQsk$;#p{9*u9*rpa}U78?UdQ1$p$3e!}T9^+4~7 zwqlfeZ6Eocn3u1&>j3`VQ#Peu|I!c9e#FLiiw)Yl^@~}$$^RT+tyQnRCH3Uzw z0Pk-^f3dz=@S_b{zg@kSCHf0$o7TT*WK_c+>>iwm_!$UWm_R2k&(kS*AJ0UcIi{a# z=OsBKbN$+lb`E0*+UwNW(~ec%Kj}ohcAYHWtsHOiR}0?5>a{Dv@u5G)p{vo31P9@J z+x=vG-_Y}_X@irKVt_a5sdhhe@OZqj9)0clm+=2O@S*Ium0vye4=6+0E6(9NY-GQ`#fpV~xo)=pG{+l!=-cW$sO@syjQc)qWZ1pxtRUd4 zcVLZwoy5zYRD7Mu-x`-+eJrq{4C|Yk^24=RbW_!I_-NHM1)J)o;2z^W4XSCs3F^Eg z((ZpRn?)zk$=}>JHeW*!Tk?$UZSl zpp#$!2Ar$>dV>XJNPB5Jd>vSXem~cVdi9j>uX@w&8hp@SpQ>Kv{WJacmBuc9|KHxp zK!ETixrosE7aO_!hJpoUSdV(_@WrzT{r*fR>eW9>e0@0H;EMm^6GkUFlm- zV9#Xu!w-G9@*B>Q_4~#S^yAelqZuH8i}EvmrQbJxMDn)nkp4BFRTz9T!CSAk{Uscqo&Q&zhJUs2ArZa; z|A(oc->1NH%)#wzi?IF?eNR1=;Szx_m(%O_O+BO^+a4u+V!Tmr?#Jt@6GpZ@>-t?k z#CW3%R@Q^@Mtw0$H}=4It^OsoZ6w*F!HmaXA3F5=(R`)Tw&pbd_UUFUVfgF8zgxY+ z_mypXLi3>d*O^yW9dS;yIHi}d(x?R zC6Vqs`Svkm31c6O1va!&ukgMWqWm_PdaA3i{$Rf)1!1tyhUQMFu@5~=ZlWUEr#4&MedmN58ELFJWd>wZyRsr)vyGcu~)20n8S6A^^(QUeBO z<6rzb0LMkd7XucQ;f6K=KG=f}y>}O1>9lpau-^taDGtVmw0c8VwN>7CVSJr9jjl5F zfPWZ#W*|TjjPEFMK}W1uY2I&rGn84f_dvWntp*qy*ysDZySbElr7)e z!8=R6{7^W)(VRwC)x!VGeKeuu&RMU$WjVSG7YAsgN=@ZE>s6Hva{ ztb(&d{|E6&oT~%(?jji9xBRXo$3-mP z`CuU%J}&T0;N*I5kkwiY&4c&afxu zql<$AX8WOU*g!UXTHu?-BJ|$CRaSp0@hxP!!8Z%M8`bKD@bWddbk!0E2LZxY=pq>3 z>4Cld3KGeF)HiG(8!i?27PAPwH>hgZUIF$Keq_$V>y4R8Jcq z-L)sBjK|nxF?4KItL6P1*oSrR4Vtdi=Sh2R5&Rp$zem-4FYL){qC1U@syTeMC$eYI z$cC1;o!{Hf{SpJ0_d&4G|8`+d(}wB2mpa)s3njj{Io{-ND|k<-nm>f&`S8SA3e8u8gB%nv7y8H$0`1)-#gA%I<2Y|_BHNd+e`G< z8!uL?%A|b{!yexo8C8><3GF;dss; z(&~-Zsa0}(L+kS!qdASP%5*XiAUs#P2xAX=PsKz<#1{{i*7%3-IeZs$di~xGC#w2Q zi4T1_4ukJv@b*yEuZ7ubV;rZ^RU`RoPlT_li(q`;;k73l6A>TTj%+oI24Envb zPE_>>iSHJUH~6jt?_CO8_6PUF*nWMCjH+Qy1_Ffdb{Apl3%@SLalqGTe9yKc8=@_A z_f{Up+d0a>j@Wk3QZFd)%9Y^~n958q7RqV?U;weDr{h3{@qc zA40z9(Cwf&U>@^*GtVm!H9O{a!X-=~Q)}m=|w+fa48+2KdLR zszH+fA*Sp19^@;XD!;e;dQ(5Y(d_$U_#eXWCsgHEl7F1#H_Z|AFO~cgnQr*Uf&bU4 za)IPGw+8il@C|$5)0@HbavP@#empO?@pr0{*FF6F|C;HvF5w@QLnZ%Hg8$dxe@<2M zIKbyO?*;1jn)~dk;-tiH-orQee+T|Ws^X}`{~Yt_J*MrZ9~HZ${y#F^@IMFsWeT6q z73H_c^6%s;ohl|s{eR+k!@mgpMGD)q3jSqG*L&*uN~ekeQop%}VEC7Tze-iyCi%_t zczRDTq$ocs^_Q_+!(Rmcb*kL|?hyM&71QNfcDeuEA*P!#gyF9O|I4cUWvPFi<)6-1 zI+fom{eOd{-xts?koY!pypg{S@;_1Kcu+8?A1_<}ph+mJko>P&ew6JevG^|2Y*m&o z`TxiA2TfjCKl@!8&fi}xKi+{US%`1j)T**X`&}@mzh(KO`AVmPw9?5?Oapxib!5DREPhr1JKQeOTJMxvjF}Cce{cZ@^7rb=ncW3gIPPuc1 z{WhJ?@y33ntG&woozM?Fbm(`-^Oa7y{M|F^CywGhjrffIX|WmDAdGfkr}=|R#{s_` z-}Gbt$$B7DZ|b0O{qIjO&h|{F`$qne+f3B+P0<`}_%T=C6sH!QmN?P>Zt4V_=;Q3M z2#<<7Kig#Nqq;RPmA++``*-_&GS=V8#J?MBxs|%Di72N{F&uC7ldkTn_rIimJC=C& za>w8MLy13L@W+8aN%h_>`MWb+?+*OD_as?PJq3Sv@TaQYk4SzqexiGC{?U7&)NjTT z27eOx(^YT(`@o!kGr-Zi13ynbB=bK&=*M_x(=e6nf0v#4)0wV!2Y#OXl;j^G_|w5Z zQYB|g{HEOX?ouDVO1?tW(@nz#|1j`ps$^dOw*4IB(V=%Q3VnI|Gjof{c{EX z9Plquz4$!`AHQjz^zOj_dp#=oa|J)<>YEBwFS#BLd35OAK|j&U|GpUeS02-i{g;5h zTqT^6_zRe>-}#!abV`^f^Iy#IhQ9#(8&$&ZC4V{7^*e$8C;UW~f3@XDKe+KNeB-96 zN@)52$@>!MDvB)Zde0<~4#>XB5>^orLkO#g2}ytmgqQ?GT!L((A~Fbw=s1iz4k{`t zB8nm+?z^HQgb?-sAv;M3h^VL_h`0eF%m3Y5)m`^J9?Z-?&N=@%f1lH@m%7VWx0ZXW zx?h*@gYb*AIooahkAF|{FE{-7KL@ZotJbS{cYQa`U$)_Yj*s*cpC~2?7%KYc?ZOy+P{AKEjLYe=3PItCXaoN=sQ)T%T3I2TW?^0I;^gm^W z{|3unUGi57{xb0IReeuO{ksgmjbr-0Bk}JM{JX&atLnQ{^6$mHgUEjj)6q}ghh+c1 zPv6J-e6-P8egm!-aRzw#{`T5@q@T-*B!11O?MJ#!sLM7<{l7AwQ+C4gza#tKV|-up z|BCukLtPetU-LO-1}Ew7E8;Lyt*UiK{X<=ICP%Bwx{3OS`be8orptlOFKZ_B=TxU# zdOQs5PELJwSv`RtcxZFVa`{L;1IU z-8An4NZBE%_KGILGSET+JzOV6j0)HRX>v^d^j?-b1Nz3!L#d-8qF9|!&< z)l2$6$fM0E8^}lc>D5f?kLUZEzYq8at6l-+m&EDx{*Al!JTCQXxtc!-{F$n!^gobC zn^P9eNBZgcwA7!*_ci}u@Q+nJ1IjNG_pSqfgysK>Xn#2)^!;vnzQK7vP4$ugCjl>Q zPU$gChu^sEX8k7WA9F_WeXXB#O;&OF(*9#Po&NXcZut9yUjK>tCz$j~H(AADy293v ziF{wn9}D?2R9rVHU)KwIztP>g9uoai&Q!ra8T_+U*KZ{M3{H1Sm%8k#>m12{kKmsH z{&}kF{gQu{;kWZBSl?1v{11R<4(zA(5OG&@#a{fIGn@Gp))%CW)*|fIT#OUI%lAuf z;UoQYOq2GT%lEZ?Wt}~wCI8!;uKDr2BWJnla6t0EulY-U z_4IdGAo-UG{`bM3t2#U``Ij4hJCD-g3dx@>_?Lq}Pj%=n`Ew0_5g+O2!k>lz%306% zHU3=i7pV*POa44gcS>x0a^V|Nf4<<)1AnEuaIxgqdYuw&CnCP^M%jMK1b-3u_oxeH zd<=QCIVCo}xv;*(zf15}f`6Y~AClYe9!{74|8Acz_3st@d%%BKwU_fSkVl(SGM$g~ z)BYY2U*#O+``Ui{;M2lXdpQpWd9*ntqxeWa?MKV@_bYV5ua?;OrG2Vwf5$W*)<>j` z)>7<BC3*X*)-hkDdn7{u@}F)wNYy**^d;ZS?j6&H0BcXLV!MhX0?jNBei^qs=MS`02dOE5d%O>(ecb546tePO6P;zmP|p zQ>@F0&f7d9?6(>|eRW%;7f=#!Z7_A}^Zw|^6!jZ;X`}y8yIb=j$sfbFo#MG}vT82<%j!73ujL~?SRJpLPnGg} z8vc7Ne>*8(m%HZg3I2hqc{9l$Z}=yA{LS(ue-hu<{PEyVQ_W=khdkPxVp~6(O_uzF z1^+oKNe4#~>ISC})g*rizqiR|~C``u_a9bd7&Mt^Hd<9E~PJN`+ud-{}$^O7}_p71*;d+qYcIb+)nBi+<@}rZn43Omqt|zG%LeSL-&(n~_&EI>_&EI>_&EJceE;2gll)x?T5E3gLG54O z#B+$%`+QUQ{|$R^PW{hbn@;B+zUceQKH2~5(*<^gPq+UWQ+n4nFi73w2!Y ze6j=AzoTOT8Lu0Ocmc<4SI>Xt^Y@asZ22MP>20O!wTxH#<6BpJigKXud7pdTNPH^^ zk5g-_$RF@N%sVwTGeX1&M&s9cgAP#5|s=fVDb<*Yu% z*K|R3N_pSEB00P+B#Ah46+=aGhGOrf<>U_FYb|H9_>PxZhxHry%I$rXs*i7kE}RM4 za$mQps#6>87kJ&rGxgBAkF4i*(Bl-FlZ!ER?(O=Vz8e;4zE^hI=ph`?6E?iQa!6;< z-M(%Ys^(+lx`?^gBCiO{Xk-1n?&BHyb^0uPn=MyW!#A$0Jw8}fyRDN7`>L%9`|>9h z_H_o6{BM8A&JSQ8%4(e4seDZroCoiFZ?jNd4|V7;IAusmCO*qXE10GaPDsz<8~OvN zX2Ho09a54;kQec25~fa_k}_%R4E7|F*-PLLsJi?fUver7zKGBe&WEt;vf;i1*R=7s z?cDF$F&&L_Aa&_!XGQ98np}%u-@huSG(HrIGRqPs@llwAXtEdDO)ffB$-xoZD z=ZjtOe6dSbW=fZ=^dV_@z)1Y>U^lv0_B+U5D){j(fct$z)(fAJ`@H`CG4n0cx&Xw< zrL<+>8wtMG!Dqg!$b9&wP3~KQFB{j;!F>2ePHr~%#)A*{0>0;XCf*pq0o!})RHddqqHsHdmMb9D%IG0&yx8NNawB*e8sqi4(6k@ zV(={lA7r`T(_}t8m(R^(I$h7Ia19;ISB~>4@Vy4UHF)dDe$SKFf2RJz?RU73I>P-y z8_qAjlS4XL4(Y&y*r<;o2R^o?`K~DI{}E}0OsDnZJ$};3e0cvb_j~ZI0pC`vBkl9P z1FH1{AN5C9w^h#USbW>Dzb~#-RZnF7_@)r)WI3ecC&(#;oFd4%L$m`t@6Ofl7ij%> zua0yw-w~W+ED^O6eA~f?cLONF>kom?%RjKJ>EVmR`(>Q}HNZ+bu{pWWfom1DA99d4 z_j|OI|24Ic{v*?|{xy!)NqlP}utQ_iZ{Pz)@B6rJe++!k&*P{ZJBelP29$@rL%`I>5-%-0a-O~Ka^eEY%oQDFWFAK8ESY}o&E z*ng`pZjy>%`>$!Qb+R1jSknq}u7sRpO0_fJGiLoUNUNpQv;K>5t;dISbkTL3y~}*=GG|NQ+@Q zT@MD~8akN|es|3v@XY~VL#4d$f4lmD5BkHaqaS^C7ski^d~s+Fx*nu!oh*lRq(jbg zkaGd#EVS)l%_yYBlR9ivf8fVSCpKrz)qJgLyb8W(rM&N;yZUup5MKRj#2>JCG1_4b zRafgD4PNMEIizDW^e=;)c98RTp?@;c^!$R>f2-EXd^h3zR`3;puOs*{X+;9vc1ZZx z{&zz^@>@KX_3L^#MeAfaq+<%??1r36m2$r;&-R~%v{57#8|5FeNGCRD&7FL$YJ3mA zIPmQZ(hq#3zuA0z10f9hC-}N4n`zOvH!5S73;Da9TJN>TxfsgZ#GFvzv`ltK4uEl!boR259PL@MDo`jtGkdtWF z31Iz;kv2={U#N95-!nL02)=0W4HWAaxcY$)`oo4J{|j${{+Yh652^NA|7%(&%OM?0 zAm>`hxmqcA{RGzk0n+9Q{cq#?HNK{!v*vB^O#t6@;4|wvaQ>DcZQ;4si(op8@klo| zXASB42=Zn?-gu?lbt)LgTBI#zI$aK{aJ`(b>FBIk1-^fP4|T&`w}R!PZ(Q@X?T_>< zLg4xtOt&6%(2dPmL%J}ItoZ@t{SDuIGwXLSjuNDOz;qhNHe5qD^KHiYHt^+u53!!N zUWi*BC@-!LD?!&oIeE!k9&K1Z#OwWk-rXV$AxG0FjSXZBcI9_RWVJL5U3F|b_Hc@%5=)P!8b zh3@(}jOPT>zGnT5XDxgnVIV%ziEDL!6YwD}9B9_@VLprn*ZgMqYJ;vLu1}b2!b?8# z`+x7d^n`aUWDrJdB*$4B1-%zTFY2nhE)df-U|Oalp0y1?*9&y0ODSf3BBqN%T7;ef z<3(5bEB=A&A~7A}1JcEMk*BqY56*{QzhV>QnRStvuASCJbdlZSP zB}kjabQ;GCxJI9hjgHP*^s}`xz}G{mtIT?dEFbd*Yv+W(5p0h)KnL9{k8~}Cys?m% z0C{FTNX7ww3Y>bQcJnUwH~5l{bggP39*^&@l)FA9<5-Hc7XonLgR^M?>t8b63eZ6} zHfJsA!h@t*PeEQ9UqZrrF&3x2X6oW4pd}Hmps@#tpLRvrB zpPhZZE5`jf=z)RdlFmxVErDFrO?Mqu#`7K0bR41ae1+@J4Ijz)3VeIOH&v-&vYu2T ztvJ9gXRJ%hIQD}Mx)}%Q!uYe+Pmp&n=u zjqyV~+P=HqGM7Ua;5hW}t((Vq;GYQtHfJ5_gb%JA3%QGwy2h*%&3O7Ct+9r~e29Yy z1M@-WI`m()qm*mFaVEScaifs4D`Uja!Dupv)WT2 zH^;6I&Umtr)`#i1-K-mlYxH5vM>0l&Zx;AasMnhH!dZSA(o)=dqoGizCf6-zI*da} zH_IbkH$vVMkcV;0b!NSE#xWUbsZ6JF+=}b*hL2>RZr6Shd>8{STehHuw%2KB9XK`(oEV_!dZ3 zM)L5XsT4cfCQWp!n3e=O>qysf$eRp#=yPtoS>V`&v{zWKw#!;vuQE7D##-=Uy`hAb z;M*r~EJxZ00XPOHC#NN055!RbI_SpctRr2UArJHZ3Fw+fj}zqse+ry>BmAY<3;2?b zbgk;V0KU%P`_}Lg-Dd1-&%iM>HF*RU+cZm{5#1L|O9GvBq^k<@-i5rLN{v~l*W=}K zfxiY$y%FDD>|gMuma!Ln+2F$%Wo#3}M|4%#OI;kadUrNi}YtuP*0?{H_L-A3W4gP9VZNjye9+>jLCshZ`6)3R$h19Ua!9d*C)(1$#qyZ-C!NK zR&{GY?zKvduWfNcAMzk^CSh&dn5@k7!1}YkzQ#uKpvPHX3-X#n-Z;p6)YgObO^}8$ z5$h!$jC1N<1UihrZaQDk;TghuN9rAxs*6czrhK%)4qYUV^1QwU(yV;+oa>J9|mT}n-;CFoj!wn>0qeAf_zn<1jZmwteVsQU1@I7byvvaL8&vN^N2N+l` zbgoASS@$8xMc;LExmgE{@T6hCgz2~+Sw9HZ7}GEx$ruE_XTY~Wsaviwe1tmzdvDh+ z{B4=6VHpGZCkz{m6=U^#SB&Forq%LDS32Y^hdhjFZmAMD;7?&2y^;LuuwTuWbfjxl zcO&@FFW-8-z>$u$L4i2%X4jcGCV&pQu{rBW*BHpde0~D@>sxmV9Pp>GiQWjuZP+L9 zB^~Kn)vW*@`n-uZ3LImQc3mKjA<09|#4#0g(2dPmPr6Vq>+XZRT*&)M)RPC0b|cg2 za`_vsp&J|5h4p^}-x2U_Q0lhvqMkg0^teDA8N=~yhQU-{lZCT^B+B1|*nxrNlFkQ} zsuu~lMUcBsHRBYjC-brE_(AhMfoou3KGOLF_!@(6yHb-T8NL|Ye*yblfq2~VIRg>l zS%4iFST5;Ay{m_L#e_YO`?J9FI?^6sI*sRLTmu6(t@CB@QM>;}soQ4=Jntd>kw83d zIfcaYCg_2I<&w@fA@_R7MW25A34vz?(&jUr#`7_*fr0r*=f~ii2tM@xlkc;5He84_ zZ@wU~9ficR2K2zda!F@4~|AFSVn^c4a}1@me? zl2HM^x4;J6;wW^Qy+z)>t-C#wV^fS!O!;_snnfy1&&yxq3-fV_%Fe(M@0^`QCzF~!@-vYzNZZz`nL_e zfd4(~mo*Z%M=?m;rPE0+d^};m=4>FHagaL!auM&$NVD~1LlV-WnNF7vd^lmi#yU5^ zSJs~nzT3g~mEj{i@ZTFQ3>dHT%gSyU=_i5+;%Os1@bQEJo5MQ$L+)(IovGAaQv{yj zNJpLIjrgv@4h-0|&a1#TAAIl$GyMY3^+@j}W)B#RTT%gNG@cQl2L_f)I!8e6>yY~} zYhYkL(m4ivpMdXirS9%%@od7p$A&?K$3EDgm$}^%3wUBm`J95? z_*eE2S1R11vRj!p#agDSiy>ZI6wSWJgo1ixqewOu^5Q&v_YmXS@x$2Vv?2#d+; z2`Q4-9Ah?;_Z$8Q->W+0&h;ev4j$L#!gTvIUEy@-{Y>Y>Q2Gw_7IYYkGCq8Or5EDD z4UbrP2YTst`5)oC!{D0_d9Okq%E8t9UAP|iFh2Nm(pxxN)qLwi&^_&vDc`WSHWU)-&t>740q*77!dq{1(&2D;^j z3a_H?${B9RCQQ_}lZe>F`rSRs%^gg#Yri0IBdGD(5%ijT=JN74eBQVm!Ms!Wr8@fUjK5aDU z_OLAa@om4{>TRm)U)a1HRr5{M*$u^(uDk|Kl^J={jJyLXyl*tQ$c-(0xNGy!nbV ztzDWlV>)NsJF5CI*coA-yZJVMuFmI++PI$&8N+oF%SYeA@^`^bg!f06P5JVlvgO_A zJ|q8Y z|3<%9OJQO7Ej?8~{rmSaO*FPv>yD5&o&&>;>qn{UM{syUrgej6c9LVlfX zzp3z~XFAbhS*g*>eL=;gN|{0^1J{LU)8-!q^?T}TZRy@cO#K&N8~BK3Vb&)ToScBYH0Q$y8!<1py7FJ`)B$E~~u=sQU7 zcO@$PP$B4g7_E@^@r#1a&Br*%%LN_cIJ5aa^11#*MKxG!@QqO6hY=%fMBM4pEql+_ zzXrfhc6p{N@&TTWBV97(`(U@VUxOirt{vpH03G5^SKfymY=2lEz6SEb6W_o-8FXV^ zGUa>sHrq}c__VxdTcEy70^Kl6hqZGW&=u7y#LSFu;ULg`3A#y^?v3NN{?*t0aCqeh zs^-fNfiBC^y%lNmQSX?M_lpYu>93%>+0wl++?1R9-qmJ)?<%4$^7I^hPu@yjR|oH5 z60UlWYB?`7RpDzhAqR1S*?g})W6P@^d?4BPg&HcnlIrmtE}8PZR>!uBdWgT74l&4~ ze`0^f(!D(2)~9-7na=rcwhBM~7Ubzzg@}Ex2)eqj8F@ohMD2E<6aMw3G1eY+OATED z=%^of(CS@sx7Ay>Ez?B|yiG+6ycTrAzb^WVpi9>H-nkfb?_ytV<-OR}($)D^)4e%I zIp2o+_swP%vAqg(AGu`8w=mPz z_c|L4-CHX1ybC}l;*;k`y77*Rs-yew>c68+93p%o?s)D^TaW8#{}A@Vttukr8qf*< zzhHpKZ+F%ko;V8aVm0W5|6j1q($(&w>5>vu&DZyUPWbgFI_dfXui$L_96sfg&Lh=F zJWHqgL!0vnV$O}FIt{EY@GIU!+HX1yzrK4uxAmb`Q$x2~g`b!Q zy8V{!J~K`yc{O#s;QWR)xL;@vy2F+ZLyl&Ag>ubS-E4SqJB+Tn3aH)V|N*K2BfI7KZ{k6J;V&(hs|o|Z@U*o3r=r*+zY68F}O zH+UN%-oaemrYI|a>;txa)C|*fo9e3S$0I@4$kL4p({zjj^%*wdjqFk5bLI%Y3UTQBhcu&+CGup@5i#4P8u`rlD-M)=@+p; z#-aVOa|Hco$`g>+RqMj9Z`dp?k8!|9Z0e%Z^myv5@)J`twR{x=9@L!;*W2OsB>iGb zW_ngiYUbdS)Z~oRVMAyd5pyDp=LVC%V(`KzZo1s!$-F|;k8w!r=i))RKo{53YgI(w z=}5cQ@}+%YL?Ko|Tl6k(Av3>VCue zyU#qqNOp-b%-s0h5<Fk9hREee{jM8VIFOt zzZwu9n$7oJeU97|*ny7#QS&Pm#@ay>3Wnu*y+K016|Z(x&=uORI+%XcyU`oveT zOI}x`Eiv^*mJ}ZP^&8A)ac4WZoFWe!x%kl7?~B2kYvo=PDeQuA+ol|yMtCA~HQ(Z8 zs@jLt9=BS)_CK0)IYj+im&UT?NZxJN@tA>T(ub|1k1TAuenP`C^>k z!hNn*8|BahXyj1KamS8@NRgImT zqjiwhOYqgv`8aLjoK5Kez5n-YM*pjPUYt|CM93j~$6Gno{~_!FKLVTZ#`>2DK9pIW zTRCCJYPT8vlt0Ai9!|7@yc8?H+V6r6eV9jw*fKB8(nTE9{Ri7&GSX57j%glW*iy37 zc*_?)SjPd3SN8*y820i>(2047@WX;mw9BQPL3g8-7xuc1EArsa^0IUq%TE?K&?n~^ zp9%`!d835 zPt6nKe1Bs>7cS^dgYJGSPZeo8E*H$Z!6v+sJ*w@se6LVjde-Apr)S&oSG8XST}#kC z>e2aBCqV}rxc$N_BSAOMqf@8$YC6V&dI_8G#yFM=KE&pEn2dC{lg|tJ>jm8-pj+fp zDRm0p<)SN=H&4)g2D(=)-HBr!4%I3iX)o(E=6gW!!)+{BJl09d`G{qwoHQVr z?Gf>tklzLJzqIm?JY#W0ARco2uRM$e@_w*%zrAhjMmSFP&v1u?WXA{{{}Zv3cMAK@ zg0H1JE(hP9v*PWKmxWSN2T=Ke?#r{%rKe;tnO^_w1iroR`4jMcLwxuozh{P2yfu+J zJUKlxImtj`yty`?o6iH@-!0x>pS1I|5$_5*M>(5qJfVIKH}#F|aV#qfAMWBukSzap zk1y=am%tZo<^TMsilQr~d(@+Ij-s#JY~uv=i+O*D>8`hQ*G>YR_4n$hQ$`-)IFgi{ ziT9sVhNgC6KEz~hd2U9zZ`KhtgZb%pRa4_2dviRSF@(QhmgPo??sY819=cot=weJX z8A!)Cvb=|~j03Tq+wZ-(2{_D{n)DyO%KFa;_!19qchI?&jOg~96>l((E{vCO9L>t= zPcNjK=amtNF+3bUKz;@x(A$q)MY*64_i!Lq+-&Cu)Q@Wg9qNuN@2y188J|uP4=t7D z5@?U`y@C&Y;pVXh1P(v6w)HRk7eR;l)y*R;-68xxkFLnR;YA*ua}e>vX5-T-{otcU zp0US}p-KF#ocZ*4gvgvCs(;hyRBs2yxbr-apDpBL%(?kymrAJv#{?bXM%Qi!2(R(! zME!k%=+}SGOu(zG=~TRoV}i#Q_SP5Rv-9g}|59O(I|Uua?we;?9N+gc^2r`{yx<%l zI^)xcdcQk=OZGU9R~v>Ub1h>WC_@+j57oi2=!DQc@X(uCHO})4hE51`gr> zznW>wCG35V&e@DMx>>{*U;6|d;$Kf5=3_Ps|NrGLCSPQaKgP|NJVgWHa=F9fi}-dR z_=LaSv)Q(ru=@lZVvWth|9{!Z_0K53Ydt#Wn+2fTXUpY_cg=eNgyTqu4%2VHdF(|o z!+2gJ4DG?Kf14`MJ}jHs9Vhrs#dsqu#^2xa&A}Y*W)U~+{z=dOh;ll|d<&H)@WV%Y zI1u-35&nAD3OgPMYhmfOkUfO||NPGXKrhuJvPVF^y!v-`yi~7%_q?M5M}6S6^9yR{ zNsIS9*woF}mJ2`^Z4JCL9wP>9XX1c-jFSyt#J9=d6aK&Ie$7Yopj*gyJ>!n|y&erS zvY2K!FV?#gY>fL;Pp*V983< z2R)Tf>a-nSvv{^(oVKM0C-KjY$o~Ql&AJdCj19IV2H;5^LAJ>!Vmyf3x7-zgr~lBwNd(9}dWg6_Um@_^4_*;}lr0qgIlw-s&pK{4X7t>Qd#&S8 zYUh`D@|_>%L;e#Mcj@CsKG8L|bX(B>ZV`UGa!4u$HX8DTOXg)3{!~t904S^>q zAv0lkLQ)bwfQW)(_+tFw**9=DJB#xfsvq?K=;3j;Y=q900?&o2247J-M_j%o_gr{l z1Rmt`OHXb@!HeMCX5|(=dJg-n6MXN0&py{zg}(^)bAu2Eb$3pH( z@P1+O6kcP-S!ehw@VzSdc7X4D%U3W?&x25TZADDHWp4;PgHs1}@&16Nc^QxG2O|o; z1FxOmSKBJY{7OK(0-o6d&u`#6VexEB5qO#+?MMhbTz|My2bR}NE4T1GgQTz~BNJEHJ1@Y?4CYV*~49zSIJvg7** z)H7#mti_WzOWT$017Enc6Y%hB@BuxL*A=-PGuIzGu8AnT6TH2IT=#voQ1-Forij9S zfX|)$0sE%*=6M9wXVm+xef9qq7*b|hN>)N5KkG=&!2j2h@zjIg8ZhOBI^)Jug-?NZ zki~;{pSbiw*~eEd_}&Ab@S_{X8-IuP>$CF$5rr6IY_;zLs0};q_{o;d^f!wNv@~=32T!^aERGSh}^h2)m87bVc<*C*p$Kzn(pw@F6C4s(8>>a>_Y4eDQfZ3JHe_?{DdS(=aA zPZiSA-1bA2wLkrhr2oW}NoiAVzsaks#Lf2e3%SVa)|af@?A2$-qYhiXt;@mpw&h!S zK(*HL5&!&~^R4O&EAJ@Aw_86F^6nAys6lp7Xe(a%i~!$e%lFxK`+Qgx3OYO^*t*Kn zt+-Rr!AE=Y@O*3QdQ10NS26DpjN@^^Hwt_OmT&nJqQ5}F>slMc6UT}+V{V@|X{zww6mOr^UiP^F z`VED$b;~(F0y@O_{*yvIU&;DglZ}G)<8St7v(LX%-$U8wN`a>#bn?utw$UfU^}HqH z!B{B2b|^fd?16mtwsMc656o|F?f&uSV%}HSo%#htysmvBiiUtM&hjmL+RjU>t6;=@YioJPAcsUyT3X z`AOmln7?#RcNTnz3-ZOd{+&qz5BylZ8F#z=u*MUzT|1|vh1^TQyTIE0?E~k)BjVm- z#2@+Q**$T;-BFMKxSv^rv=@TybGCjD_6ZYs27&iYi|4J6&N{AiP8|_^)NVf(e0?mQ zZRn%(-wTB&w0%zP6LP8F$hLCd+#vA$(G}}A=qgS1`4nPVw_O%f`z^J6Z&Y}3oO24X zu}4S!$R1;pZ{1OW~F;DRNelPxYP64AQkLsEj_rG?`$fNcYj00uj@xeCvzgZlwg$W$6u}8NG zbo&L}y@C#Xzefif<{!3nuRiSJu=nVU^9dj1@nIa1f85f%T3ho`z1`LrX=_6DGch6i zy;Ja6o?MI{w)w1F{12!G>lYaLn(7H`ZTOrc<=|sV&HGAAT~8R#T%<*u6Hh?DcdD%? zH=+dn*S2~V&(gkbKWy)Lc&ZCN^fTK!TAG&|de4EKQ;03x{Fa~}+txzReProQ9v5`z zU$%+o0!!{PbRq0=a<||^S#P_{%6|#pRdw;66#lvdWxGwp1263obVWiQ>f*NUR^H;( zZu_zKJoz6AzK6g!*wQSjw0`&``Z>=Y@R{4X*>c!;KFi6J1nJk^N6*} zGoOh#H>iA0{4VhH1>bzjH-DG*CyZwq(&ozk1aLC1NlVVkm^M1|uF2!X2%qqrI3VOw zJ9|OM%@Ff1cn?Or_u-rnad#=kO50wyd{1Am>m%dYh_ofvFS}@l+<43FQ(Qb3Xi)>Iem;e!~J@Z#v}Z6Df*^uBK~;dUNK%f67ar|b7H!{QwYA@E*hogPPgL%gdfhf zN_x5z3QuNAIx3P2i02>v-SIx~3{6Z=?vEF#xSYp&c${sAq4OJy=kZ5WG+psLsLTiT zTjHARS5OvJ;`lcRKEYodzvWs!O6q%sTNazY6<)Fgw9JW zo;jtqKP(uIwAfI160@`V5#Jv_ z3BEtTcctJ<*M5fU3&yPlNulx3KO^w}wG6k)u-p<)Znb5IMGJ)AfB0%Mj-YmNa>}GB z5)b+ulaFf4`hf2`i|3&#+y4~6Cl(A3jVB{heq2?@A%~FH{co$tZDa92Oc4u{bgbPG zO-F9GLH0R>=ZfH~{(Ch34}KYRiuj`Mmv;WDU=GqIgvN7bea3(D;3EjnhmYZZw205~ zOyAr3G!^r)LH0Rxt>&BNR}mc%(-h3|*wkgo_IXpmBBagKvn0ViVj^69zhPK&)A&>> zuR{Y_uCsp_-iM3_??0{F-bY0o7;GQZVdR6h$Z3ti_oU_PnW^W?x&FM5G+r-2ph--J z>q6_gdJ;cuGVYZ9#i0&X?p-Ir`>d7QV~1)*SGv4z9y`M%aXx^-;Hm!X<=|Ut`MMv_ z&lMTZTBI%V;-3(p@P4(l58@v;pC3K}-nWF@DdKs;i5sy1q)sC|KOD7ux$D9AiRJ5d zvA~0vwBY@q`jgCWCF9?Z?gu`F+(?fn?i%0k(P@C3GamivMy*BM0h=Sv~CrT)Jc*Pjzu2U^5&KRjaj z^58oP4qCo0ooxFmbddJ#+3?Vp6W!j>#ZjEhXY zbM{vQ-zmY@O5kaRv}0$(qno;HUq9U7$&EaO^TKc|_tHfH_Q9KuI*si**yD2wQGW_+ zTfR$L3p^N874r82gX_=m#H@h{=}F1yUYlpRmsq*`n}fHJmD_2tmaEHaXr~meJ;tsr z1Rv%H3i%10=Izu%;6a~O*esNNfCtV?z|r**@tND+XO9N2Ydna)cwvBj0_xAf6CPhg z{4L-U&lftD+xAt6acg1cv*5w!`hxKsJm|@F_O}DCn18tFv}o@^_2=L&!Pgsn{jFUu zx=i3fTw54_7CanK1(w&rZJyl7+tI!Xhgi8C@&fR5k@e>w#!0SSi-}K+^E>qS$}7ru z9BJui!IL;}&>8l@ILgRX346htW$|3NE}*;u>hnR2lic>T3S;NOTLfQQ!&ihjrNVyg zL41FYz6*E8xA>?&AAH)%eFrgL;a{xW_Rk4C$2&yF4U6X5#eDzt_#zM82)=s+Ut`k_ z{%`PLzQ(nC8e)jT`>ot|PY2?Ok$7~x!Nl>c!S|Tpt7q`o|MPYa`G4NPyZW6xh~fMW z@Nh-M{|)k=w({HFZsOKl*nb5p2 z%=$4O@Y)!)W^M@+@z`w*YwHNx}O&OsaR zL>@wnRk+6Tx85Z9e>C}zr9X*LY|};CKg`n~5&sJKHw*swbMeP8{{hUodG>o9{Kb~P z)n_62yO4e^I?eyJ;9m;<9fChr@Si3B2i9BuMpS=4RcoT;X!K!=S*GzT)a6rUA zo8T{snhLo-(I1wd^?NxP>Cx0$@qak_u1VHKJfC@Bq{Ul=v38Mo4$$mUVc(tnKbgeD zA*i%N6T1wtU%arl_+NqsFUG8H`4_$mxiJ>+1+NG@?C3y%)02lJ;Lnp6MfbTpy2G@a zCr#}dn>F^`k@{J;pQMM>qM!N} ze(;;?5Mv|m$raD+NlNYEW_;}C2XP!YT@n=x|SThtxEEi+qmT-xb|0>;X(gix>y@ zQ{TexaDKkPeZ(9^;`u_2+stz+H$QW1en@7~5nq>HsuShM`L-#`Au~7ym`f^}OQ(8^ zdehj|m4klOD<8-#uFi5ao|;w;y`Nkp#`{s%29*yv`yfB|E%YNlv^j+hz`sOepx>w( zX1?1k-vEB?$G-Va+oSM86;XzIRP?6hcc!}Kf_2(}^Sf2Z>rl|F)-+^?Z*~a%y^!{y z<&S*T%;(TLZ!SM{d~2SqGyhh>kN&<$JO_wuXZj<<|Ls@M{|xF)zR>@U;J+UHYpwq3 zi_Q3(>(!97VOfc{PntUA_KAjs^uGn2p8akI{}#dD$c^XiJvt-4nJt;mDS}UY=2h^O zSej}*&A3+MR@FX6x|kPW{$@h&-;pl-fA}J!m&=XT+Ut}tu#=uY7=b?}5`S_}!T%Ka zh5rwCzb8rjzouq(y1HMd^n^}VCy4RmJMiCbzKbfrFZ_O3v3V}-*55^<9iT3k)c3_4 zRL!X!_*HeiUSQE_&cCyIg0%zAoZ?sg>hyBp$i4g0!ErshXWcmUj;zrWZ=Q7PCAZyp z$JB9CE=`(p^Yn33?zl8@NJdJ=r74rfOq@1$+@)jipeO5&F?g4w^Mu|#VtRD_t7zZo z)4cWsY{e}YPaC)W7gyJKuWqQE1>F(Dj`zhZP}LJ9-r@!Z@7N%`oqc}>-d+-KaSe-? zuocJoVle$_@wVV}j?XB@D&FFYxt!v&BG@+)*BFx*>#}oJ3qPRf?}Ef-Hl8Oqk~L-A z9pk1 znyYc%-*;)TsvBsZG=pdGzrtf*^kY0zfrV^zCGgCGJ>a9BYpk44dnjl5^L*ba`Bg<$ z{}_8I_MfEuKlj|rZ+~Nd_?$I2DW@!-^J~jztWIw>AL)1Eo%sacrH`uyf%edIvCirw zi7{09BzgpFj|Y)wDkF4~9-avX4`P8e@R?=HeV5|1qZZF}P7fPSc%DK35a+uzRkcqH zs4ow&8fSGMPaRG|;Th=>FdnMAR7Up-JgB#B`!7b_DSn;xwej%I=5+oJP2NhRzwPT> zNcBn9U;RAZSuN(NLgPsd#6xwLYy^Mr>2u=*w5uZcx8hyC&i|nAaTF)$w(1A@a|7 z^nARt+QeX5X{hqJGY}7aT`}$N0}tBE@}HIS*<8MMO8O|L6!BK+F{N5wtin={BDS5c z!UkQ3{TA#ZHt>Z07bl+m-{$;s|4DsY$s}LrNIkyw{8O=h?(VFP4p8Wn#Qq8XsaH&o zUcx^WZ(%$f*B7I#ihuT9@&S#L-SXKb$`55#e8i*+e_E{lv9r2a5Z=0ff`952(<=b) z9)TC{YE^5+cx?Md8GG#wv?YxVUbj8%#XVh%oz?Xv-k|z~`ts>p*w>)mbim#hb!7(j z$Iz!lNWTBgIk&HqSSH(ur}jn9kZ3PHF51@-V~_f1&p0og>bqnjjblvtmEgW-52Tm$ zAb(v_7reBi+&z8pN2ISYo)Is&2Wy?|^|aV^A&++W2`~RWEgsfA$>0&~rDUkqmvhXh(g&w>)SuD5 zd&YDZ?YpGE$Um@^K4|jq){hZ7y@~dDQ7w~wohGZgG~V<2qY^z1cXECW#9MOjpV7X1 z#s=U;OoQ^${UiFOk_UX9ZlM0r#XCvkZCRysmjlmQ-^D#u z?La*1jeYX}1)kHH9s%P)on#y32s|rKAS)ABgR=I8-SNBcVd7+jyr z4IYil=sZVx#hUW^9{R{eMFLO0)<^ZZ1a-IMu&?7cR6pGIRVDBOTgfS3$5O&8>(4%e zC)>+DPD0=b8c&s+fIPC%R|3y&jVHPj^8XEdtKZl0MODq>IVkV~TWPef@l0t9u)s#8h%YE!{WJw}$Gh-r6Zu~F=DsR2ex`C34^(0CpIFKN zi!;|A^nNw$p}4+~&AR(KCW-n|8ZGPv+mvSdI>rXom(tFR(8*aUk%qEI;CPDqVk)Cj z#Qh$gw#NRj$pW00L7$@d!qneV^wBO}!d5!ochQlc`cfKi@I3#o@C1&hs4u26D($Vy zXL$+AW-eb>OPZ-7$``Bfjo+y7%@^bSgC;6`myR=~l0WU-%WrpU|5Dha^m*S!d!_xa z#Jw9#eiumfu)hOuV75^4R_PS*(mq1iKU3S6`m2(Bqh=;H_ zIq;)mb4m}Hcx&~4G2hpvYnN^@f3@{T5rM>ZgdeN}pnsPR;`YE%2AVZQ`x}5^oQQ_hH7v{<0KhTbko*-<|4@+n%1+c*%d4 zz_*s&<7;0-_-`5ymA+~4>bT2*4pE+eOrno;b2|6G1>oI-9sL6OJJl^!Mb3R+MMbw# zVOOkIVR#23eCIY5Hh8pBy?3gxt8Djeba)4+6rED<-pYyD4gLqfze|N(-3M#PpmW$+ ziSazz>C#Ca{TU}-eisXSAn&DRzIJ~|d*m2Q!f%4nxYnLP92eyZf8=Rb}QcWm( zWTfFKKNGP%$QEy7-ze($TGkhS?LU~zDQoO&_nJE2mQRtu3v8vo`r0ibyv83fp52-^ zXX3xW6BJ)D7Am7kfu~I8pW1&Z+Irb6Upq|udH#>b$OnzS2|@a3^lY|J{Y@F_IPIn1 z3VmN`edK>i(bmiA``TSk?ZvI1heiH@t*n`^-5{C&8Q?o*@QiY`(=kMO1dZ=X4}q8V zV*<~w8V|)QB?nRdzxdiUBL6SiZ<&6d-pLsu^#NPQKcoG|#l>Ml#La)1U)Tq>D2ws6 zt10YLR-e~`P%*s5a!^ufg&YQaL#tl4F zDuZJ-8<*#a6uc9sZ=62t+~2r*l4oS9-(`KFt0|7r)}Cd}H2&zpz~@KXb$o4?i}BEzg@I3KwOC zQOX8)hJ1SEpJePe5%!CP{Vw*ky-vhKWtqZ$$V=H=U)%Ix`=Niu z=H&GB;NXPtjrDE>+7Is~g|gpFu#gR}6Zqf*QGVKf@k%9i^tHWA+HZoeAM#T6tFNt$ zAK8A>8HSSs{BKrwArZbA?uBc=jI?vrzsJBrHbfov><7D1{UZNXx)|+wuCGlS@^7Yp zDZ59fbAR_0(o21<`zR+dp#D8<@Y&{o8-#C8AU?1D#fG-u60ndB;rBiLv$THd|H?){ z|9D^PSc<1yd~-RSyBDtg@Np@9D`fk{ z__d5|xIo~Wr}0s|!?Df1zE;i?y`G4wbRYyDz$mvw4Ziun zhq6oB8UkMx!*FuEwn5i~Zx<)fPoVwcwEcRv@Se$X|NJvp$cAvjUi~Vv_9@H86W;Yk zzgz$ISo~##bvUO7*1tmx!-46XH*{Zv8-(vLC(sY$JC)*fh^G%n-QW1IPdkvCDIK!O z7m*G334CZ5C|}+GqAiyl^R;YB{jZA;KFv%270+wm^0hoKsDIw>XBf_^V;&rw0N?g7 z??#~gx&aUT+XLaA0U00pHnQOff$tdWSIy9mEI^#xZL>wIyG%NM?lY`DEPu4gGH;z8xa zKChf^ot1ObDCOLYw(~st$3+V?P0K-A*8k$yEuZZ*po^ZDk3{~Foqo%GE#9R3i+E~# zH%8#BLb;30*`E1l#8cg4VnjT(y%TE)ziytZ$=4!V)$@CJ`vT)q;6-^Z?2Pm0ea)Jw z2wR^0Ogf(b7x%~W?v}m_PKf?)dkpfcYq_&(kE?@@RGy~raK+{MM`GHrlq4oXd5-le z8>fRDzO$kaj#t|Hw!J^=SM|}KlmV4cpYA{Ft&To)4Io9SL?`<)n`IrLok=7NRdk0}D*B!h1y z@L`RF9%Zb*4a%S1!F2!k=;=`neLrnb4XeBUmhow~@2tvG&a1Dxq=fG=_rjEKLP~m~ z1{l(QUR}zLw9*c`8W*ixgnAjP z!V-I6uf(|gD-}5h{dX7ikK?p2@bvsyCno>S_W3Hp-;$*|+gB)m+nF@bWBX~_eZuL^ zcKG4#Ta^ETOH8`7&w9VCs0>TE{36Fc zsH#16i;7I{ro#FzLAm8%KIMoCyYjdv_G~9kwGk@v{TslKcC)m#3hQ5AMZS9--nST` z!mfS)Y;5+vSAGR1{{_I;RH-XB2H6KTi5jL<@-;|@-@YHal?KFnaQ&-9n&^}#}Actn)n&#d3s4nJQWp;QXyrAUB_pD+O*VROpiw^JsZ ziLbmit8`W^=A-!mzVf=>4c)&c;`^EUR;cz@-T^GgXF1{qPd_lR{s>jQ&j_Uk{uYF< zp|P)Nhsh;p*01umtkYSwz=MMm!q?urq45noH@-e#fep)1gFSpGQ}j>NPMxoy=e!q9 z|D^jb>a(1qfAiF+^Tz7`m&)=j@5$-TDzERSYr@ytW7PPP&W$e(EM&u251-3V@npo| z7^L;{w;ieDN$x+&`!Wf~n>csMKk>I6DB?-#U&{wGjk9XDD~^tYFV(xD>)((e{S$Nn zhb&)=2g=EY{XKlZ!y>}2zk-iWd4a!eHx)(khsLMHMfI5Es`9sOqw4qq>^DmDuA1f2 z(2?+s_HJnV^>g8c?ElMWfQ4*0Qs5iTBEnxR;-gbO)8FwIe8!vB|7GL5q; z&4Ysz!dKmM`%X@dS1}@ru?8zTQ$%y^MUXk@@_CbZ$8Y-$J*gE$0rqGU?CfR zEA00bi_rE#j8M_p-}>*e|NEKKqq-v&)tkTd?Lqxtg-&o*#Tybn0AGdQyTSM{{z^DU zd|pAmgKT&l_+}}m_hjWvLcI6#A>~wIt|Z}d75OCMp&m*(w|f1Zr{YgNG3DcwA7Qb& zej$deXzFi$m8f484Q)Ekor;eB);)sie}(J+drF98pZ4C3!1AN{V8oYy_qA{*l&F8B zu_={d1@5}|Dw+!Y7!Op;^0#gw@pa^MUA~C1Dl+}8qk`&xg~sKqit*s!gz)wDZs_`- z(ccZwL-|)4n^GBKtYYzXW)V@{N4ui@t$wHaBjzJ2^!N9iRUKR!J~|cS|AhI7u04D9 z?847?*q>MQ)p%Og)jGZ`@wX~g^*w)Dq5A-~S4C&^$5sATIifvO=z15`UB?R$;&1hq z@Mjh1BP(=XomJ7S!~Bpv$9gvc%iFY9Tim+6!e3RuCsbS~>^Xu(I6wZXj}>$M(Nl%L zsL(zts=KapAo54wpc;7og7Hn)ysPT*(fkm;8Qu+D-YNLTu)c-zww)braeX9g@c9*! z1-^+)AJuLxADu6s^G7GBX4by<@O^Gi6^KoDApH{2UKpQt`_3x;+>aS_ebf^Hbc6Bz zk&u`SJ6? zw=S`$kLcexuk(~s>0pmW9|x?v5FZpB$6Qx!&q?vmQRcS%P_u5gYOqt1|11sm3Kq8hrvS=lJu>R_^6MD|F0+!^{s&Eb$wfbv?KnO z_(Y4f-)>Hi>h`Xy%HJ}a@Jss{|DS!prJ*C?3-bRb@s)o=5(*#N4mPY1{=ecYW^j&- z(Z|Zh{uYO2fB3V$&*h6}1(nVGEw%@huQs1@vcERU`2c*Ce(#2EuUKOxr61n|zBBt1 zvK`s*xUk<5CXed&xGT!vVkO1D!hcli|J^&;J6#$+I+e5kjP}~KN3S^RKPn@%Y}m`G zfIqE_^|yFc*sHR!PG@@^L3%%bi${X`m&$gUCffu~e1({%GX76^e=4qP&o12r-exR4 zsvG)fz4=?*sp@&{qf+~4Dt`yqoyy_<7NaRYrv6dCRN03)ooqZ)c}3S3+@SK+&XiKQ zd{0g5$&`F;+Ap3p(MJBF67fML`rJx%HmCRK@pWY^Cv*F#Y=*Rv{uTp7`>52_C92z1 zOotzTi&$0PYafhH`)nuM{I^(B625eoN#i>?t&7{wdF{h|^NsNlws`DU3Vi)pgtkvC z(jNA=XfDfpxK5|?23Du?F@FocXdjGktfs*lEY7RC{@@1T8_x;!!}dElt*bT%U7y+i zF*dT{4M?A*BKvhzkx${-Qsmo+iK~<|v4wJ8%GK#T-|smMjvvbZgYJdS|B1Ar=_an{_%}MK1=wIhvIkC{hmV|!~BlLFskEF!9#7i;;OzfSR(i+>TPYy1x*-UPm>(5?l&V?`J28h z;z^EOac7E zDz3^^z{ewCCGj|YJ-Jrh&~$qgEMVD zo=I*|&XPE^yZcag&`+%BgXeG$FpaY-S~;KV{@>H{XPtQUdpAqe_CX)DqprVcl(f$& zPLGOP>T32k`BGgJV4oc|w2bUWkOvcgv3+)&?=rdd-yNQYEWaIXk#CgYjtE%d=GP3V?Y3PXZ+tJ#)5mBeMV>**>^~oWS^1V4c$KscBlVB*RRQ7 zp)y1#?BPq*vZ;RUxDxvme-nJd$&3GY+`#EkalKqs{>EPh^MEQ95Mr+xO?*^nj=x-cQ|EF+zR9tgD;>X{3p=uXszge8- zWa}}6AtZeFnRDo)_c6WxpWgSu`=Zu;;u_=&u#*jE3VhSGY{oYQX^Z@g@0Rv^kkg~$ z!dzAU#@DOnf%xWW8QIsmG;}0<^Sv94??hTkl5Q)Z?T7x8ZTOhL_b`jl^BL48KJ+&l zBj(?BJjdy}em;owjs8Yg5`NMD?|5C)Wb3+OFcH2t&AG83;nVN#gvOT(7P8?Ifo~Cu zi0b;eE6U#}hQ?2Obo{jAUB1uwfz{cu*5BwtF&{(zeMdIaIN7~j8FVCkIo=J=ex^$a zS^vtwLN@$F;QNq8X#Mc-JHGcfswM5WmeaNU79stRzu}Q!`xR-LY~2?cOoXq*oD2J5 z@|d=e`1XN?Y`8_>+sNcmU6=6@KmLY$MEtg+obS{7R^cbFKzthJZ&(nFZ!gn0*>znR zbR>M=dN(}#nfNXwz7t>}8}1hPs#t`!-&*Le>u>m>wBPrfuI-2Tq^hsKAwU0;_3xOb z(Z%dSB7Dc)3)qX^r$+tjqHl%5S4F;yZ1}UVcdVgz>)Ro|j_T_9B7eibiTbFsqu*cK zfq0=R-QV!GV0)fo8O}-_H)#cA&#LpydFb-3BHslYR#mt5tJ3|3w%_+iYv^w{OxUkV zml>zy+^K5sZx|KSKB}S(o-$88P6$tH?}lf;uKHF;`@wgR4Xc_8d<~gi>&Nqjs*e5! zzes$#&g*pezpCE;20McB=|0U_nd`y93E?x16;~QxVhUd6=Pe|@!C-+6t2zsO9hqF~ z?})U~{sxaoe7!kc*S|wZpW|;ZC8#{B25Op>w!6a(!gnPn(2s}jT=j1hSjdL`1irp3 zBC4y`H~1T*lYce!u_~3*`F%;$1*dAUzd?L3zU!FASvjAN=7;dz;N9@>x%EAS|D~~O z71?mOz?aS|yaQ`UUZ`EX`aaP{v!NCdPo8sN@@SUUn z(b%<$Y

nH=adkeB+Te+h6}TDqk`GR`oZgaaK<9)X|Akwdl{7f9ut&7d~jbUiI@h$JV_?B|Aw%;7( z>0N63C673#{ir`98x{$C z`7A=~&qvxGf4!Gw{nYhNr|&}gVSl|j!R7ls%WzgY9vqwyzJuNk#&?WYtzip>D&L)c zu#gQAe|YtO4~x+H(I%>X_1Bvs@f{ZFs3SX@`Rla_#&?QooE1m-Xnufir@hwp8=Nuh z9Ob){{2AHsn85d|mQC?~)iQ`o^4D`j`R>&IIx5!ddi{0xt7tFYr}EudSIbyYV)3y3 zcGmZ9FuvdW4;`GO0fw|6{2AGBXAO&QXLS~#>t7zyM)>PiNPLYsUE3FV*xAWnHz&w` zJGC!zR^)haa6)%e}vsa*Bup8m)<6SboKj`ztF?=ti{m{SdBpb#Fe41S2i$U6Qf8Bl( zUp$NB{s(34?40PYdlA{!_&Y9N?X#T~^E@~>A$)1x4ULah={W~J_%pWQK!GobMMTBc zb4B^<)>IdG@xsnbzR%^qvoZK*`Rn`a61|13CSnmeoJKBF(YGP)}&{TT< ze`f!@lj<_r@H&BS1dE7jvyP9>&bj_NrK+LlKXy*g_o@BtOu|0TUuQ)yKJ7!D6_9H; z!Z*Xa)cAt_-x>6N!p_IQLN=T%@J(b9QC;@AqWpE9r}4P)zdP^Y``UgZ!27zt&cng@ z9%dS61_Y3rX32t(R$30TO64+wm-SOnS6(YEr}87=KMm(z9qn+Te0f1Q+I ze2X;A3e;=65x&LVrLBMG!1oDQ$c769K3%7yx_EtqzfNcJude-;vI=d#S>WB{uhT3T z--k@&tcdpD;Dqok^KJyzKbnsZQUA7pg>3k?!1p?f(Cs%K@l9iY9emiz*1zSPuI)Du zyubQu?+?beQPX^O!h`dFsQdExs;X=MeJ=!(b7c_0q9TStW|DZygDsvs0^{60F-Ckd{+YN9 z4fzIz zJ6;_t-vNoU>Rq1(-65ao#({zVA3{E=yC@Com3*~~9vSAwI>Q|c)c8PgYle&cVAJBs z;f|AH*WrMdqXqwXRb79SDFSDeTs#Q#?UmLKkTit_*B zt_+X#-08ClcUVvJWmNrDZ0rA3($BCFNxptQlBBO2FSXx$V*I}t^?xyJSe&fn>&7G` z{ZI!KFAsO%`8d}9iU%<~GHi^`D%^qR%V_y*{l99tABXNF-{~$u(wFLg=}^YC-$g(n z8;*p0$e*|;Wo$J`v+xhoANHA~t(}Z_I{NDi9x+MdGaTuk<-yN?#Y34q`w!C6D}FTG zfycvq`%Gpyr!UgdD=rFmSVrlq?K7R@c&p}UQOQ0Rx`4p{4`H8MfkJ6`F5AbPhV^yZ zWuOc@Tk^zd8}R-t-d~V71F$eMCZ|VwJ&rRd${o-D%Y(B|K2s6>^TGGYaED8^e-|-4 zl03!d7Vgl=bd9!;j6-;<&i3Qbo$Pb73y98t^gXP3{-eHWG5OF^<=;z~1p7C9*(-i6 z+`fVGzZ#Dy{++~GHO8@{2d{X=PcR;F@=#1D4aOsiC67dgHu${4?Y}eKU3p(Dd0hN$ zGGzET-2Ow7*Y~$a8Bgq81o*aa`&X5}(R{$-mpG2MO3F3Mi0ml?0TdwqmWKs!av2VL zHtR1Gzl%AAMDJN;&nG#0q=%FXcnP=v1I<78<$HzUVsDH`6dwq;zfP66EZ-W5vvNP* z?Sbuu#c{lqQm^uh_~Y01*~;h2TRR^&+}(|s(0EDlew?sj@mj=R#`o5RX{L4I*ZB5{ z|H29{#JLCSE}`r{CBc#YSsq;ae9YvPcVsB-mOPn zNH$!5tdj3&Cc)`f%(e`-dr9Tb^?evF_B{aH>~K3C@6`4iDREXl;KacL$#=2~h_)ZK zH!#2Hrl7$={=Ys8Cu~S_Mx6ZyFp0>}JfBp!-8CwIu0NH-*}kx)xBi-NyIC>$bNvL4 zGm1?`1@GKA^(q9kMf;uI917)%Ou#p)}t-A{;qIjlFGm9 zFB0C=pI@Ji^ObO9WUT!bNSu`t*UCilEws;0KKBE9y!v51%6GQmWlFwFm_%f#w7c;V zjvS}c_ezFK`l2nf{{3)-^SAatsrJ2<(zdcPk$gddNBbYO2jGAEf*+XJ{~iGf+3-3g z-!)9G?O>V5>1~)7_V#M~-Dcs>01s`6^^b-n>l_w z&#{YZzZIZQHoQm4cbDRizW(|r!`?GmzDE_D>aUN(-tS|}7hC_Y?Cr$C1KIB{E`aUV zl#!W{BMscR@}cfpPd0p3$@e6akovwm0D%hvL}&v3~ zd);E~XY2phw>WX|K=OU<0;2uT&VLGuKlme}@4!hmT&v{!m`RBJUP1dR9QO48x$D1U zcw~rc`i7IXtNDNIe-%RG^)H<`cp&+W*M{wp~)ob+C-{iI#zz5Y**YcC|<0T&SXpBwLLE?;M$kPY`L`SvggvEO&# zKOl_h%t8COB+T&05GjN45>EQP`ago~SJF{vy#6P?+Y96?2^^B;Ys}2||1gPH|CaOv z3T#;71@e`&VRB+Wj8&AJ8BV%E%Xc)x#eRDL9~Vx_jIm#dO|zy2*bmPxSvU@NaAH=Hz7%Qt}Gks;Csz)LvkI5mHs?Kehf zyl&^}^Bc=|syyP#^3|tirDRUZOV6kG=Iy_d$>2{m9IoUW%p}-;C8*y@E(s^;_Fu`F z3}^d67q6r=oXFpoRsB(t#c{mXr}5oh$bQ)_K*^U%zl6n=ZzfR4h8aq}aYCEw*Alc3 zN-hg07Hj)~7LLdeX@lZ1ocO+)|IGHgkfLCH>2$u^3(0qp3y4nN(U1@G-x6cecL`9) zhUY8!rZNe!AL`eV=fa7vYWXfpR`-N*JUU|$#-S6d`)TTQxCB| z67?NR$cFQje3vna$Y3c)@Dfg(p~mYBPYU+3z+N z!1il^eEH{1CNsyY->C0cLN>fn$#)%-hzyoG059Rh{#5>|@q&^+a2)ToCcgU@ujI9# zV7y@TDWk@y`3og?2`~1y>mcjuaAH(`c%0#p!K-{R!fp4c@#B)GIb8e!^>xX*aNAO4 z&ysr(_6o=GUPC$s2ifyg_saHcN;~9wEhSVRP??6h-<3DdF^Ncz`+ZX3wyVuA+;~CB zN)DIwejK=E;kHl4%J;s+dCisS^iJ}9$N;)n`BHO(@r<+}w-6lBOK_r3S+YjSx0*>r z2H(whT*7Vdr1Gv*<~x>r%Hd+a=YV@4+*aoow%>Og$9t{4PlN6xU$F~t^4S#?;+8jL zJF+2s&+%W!B&56>XS@yJaGM*czVPKMWw_XHHQ;T+ZDz;XPx6}gw{x60cp&+zU4WG@ zebOQRw`bdt4blE^{L7d`Wbmavsc@UgRNvBmg4G2D*;6x93&s}~O)b2*X#PUrQFsll zbC8O)R&g07g`lHX%XGxv>!45jaGNtpA79@C3>SMKY(uATo8HPE8^R11dz1lwbhwTF ze_%r!hDQdU$#-1B3AnmPqp~2=n1#JO7$N%NV!C{I3N3{&0xfhkp9p%5dR-4d4%jL%RL8;Wmax2K_hRaS4Y$qVXLc|1J&}{x<^u z$#Cd(&Ho;T3;$aIe>NP_^SL(M&v4;S_I)87;`t0d{f8JH8RY)Q42Q1N>G!DOe-H3q z35RBC{!c3Y_XGY~I5bG7&$EjELx8^#4jrZOU$FeePIw82TA2=k{(oV(=>H_}-wB)D z8vhlBi~i37zAbFlYyPh>T=ahd@b|+;e{bCI2E!wR3iyso*!<0O4EVpv;llqF;G+}s zgy#Pa!-f7EfUgZ39zXQ$`#!@XgHrg8OW5RT|N2&j<8aaM9pG;b9gOnN5{8R@Ujx1?bWr_&6B#J^ zM(|NrZ`d0;_?YIumGLEgUNc^)2_1M`r_VM;e-q$|p##6s_`4V$8R)*Rgbpm!_S?g7 z;lCC59YY7A>aV?)KgyR4^8o*^&;cI58Tw(S=5NOmsQ*yf73Y}H4-+-M_;F<5K&FFB=!cV4dX^62aN(Z}{M677 zy*2(&#lJV;<3sy*X#OJ^&h{@wU%zx>Xg}9?cAxIrvy4}J63zh}&!v0m7=Diol=Q<( zX#YE^94I}D;Ud>i(9H|&U!mnnWw_X7B;ePF_CKQK8qaW%YYgDiLi_c9!le@#9vQHn z@3@5aU!n48sq7&r{8NEHKeWF<^Oy7#`q($Tv>>#varjNe+Hd6FI>9dh{-RLRYK<@L^~iwR1N`SzIaYc(hl_rBz`r)s z^aqVUU&)6JNJ?)CH7(WfMGTJ&_*Fpva-DuxDf;t)e|xCuJdH2;QPOWb;J*(w&eQ34 zz2d(J@P|W4&X+d<{(7i^`{h3V!y4VtnC`y$?#i2{m-n_)>pG`ad7=Pt^YLiQ@kj@Hd3&`9DHm|IZmN z{Qm{`=1@J)+xFpKD*hh;ULLA{M)UuM;gSB*Ud2nO{yx>tD*c|}qCeJADXj|CN0m<- z7%u$3gnteW)z8=ZZ)UjY{|)eKLiJNM|8j;$`u~#exPvm9S z6~l#oIp{Zq_BCqyH4KmRKZEbMg!XOG{<}}%*MNST(7yKw-}&#Dp&4|<`dyQyEA=YV zeMR}rMrv*uBXTu?Zl}<`dz4%o+b}%RPudlD3GG{^%Jq#N!$t2Z;2#^>r~P)LwA+|I zXn7mEhxX-Z`kgF&H}n(Qm#WfrW$O06!yC_pp}lR7HO{;Ae;G zF4FKbE&Vxs$0bxZN%_^raU3r6PX&H%sO~h4pTTgE|4hKAhU$_v{A`9t`c2|HE}=S4 z+c%rTg?ccn(r*agaS7G_N&DaV94_>8fqz-3 z_C8I2I>UwjRKVwjYW4TmjTbRI(l2N?)n2Oe$0dqB`tKWW4b|#;bK_--{zZUa8LHLg z=EiwKzps=pcnQ@e==5Ev@X@~CcwMMwi~|UP?+MlD{`JON75(e52KKU04b~@hJNm&s~cC zt-yabRHNI|8}G6B*ZTP8>?=$=+P{L=liYZ}z_H$;_svp%K08mXcewE(i!XjcFPR54 z{-X@1_4T}O(0|+bg2^mZ>+5ZN(&D@Rt;xLI91-w;Ho!+*Z_{#@MpM5&peqLZezgY2zyv|2T&~;Th99z<-Uy6B6GxCZ*COti9VzxY2Y7?Ei+v zZ|m^KZ_@a03jSjl8~&R3&oSfQ)amz*;PH@r1ky$^!eDr zrT(Uuj3&)ra3Uw5Y_@BEW_+vl|H9%+`-Jg-YZ3$gUo%|R3(e=}j6$_u=*I7mrkjjc z%^-pIGNz4_uY|)W|NF=J`^=F6ec*0NG?6|}`CyaY-EV>A9O z0ep#uqYuq+DMu($+KC#z$HJ#M{M0Wr9DQiUcjJ>L^?HI+|9@{mK^|s&q!$zna{8j} z&GAnO=nYczHleO(c=rH)jI!4zDF^-a94S)z6{d^R7r5T0Zm?Gyhd=HjP5%gipSU-G zw=>5C_~?@p{)y6_qDUz#H5`3%hJWhtQ_y8|>A9&Zhx_ZF(#yElO*f*SK>Lkg&l5Tl z>QBR({ZzJKzmef~zYz=L_55kw{!KHnU&XRuJ%7M?jsJYx7Ttut{OQJYAcACHhNJ%v zxVNdFNf?1LebkXLaNy)$L>Q*cHE_xycbNowaro$a?{jsfF(GCZAW9e?TLXyraUQ=y-oSX9Cu%g{*xK*ZJG=k7hoT|Z(`uU zId3rYPka#f&VM!@y*c}xYw;0}j-%>h@Ie#$dz;1*6p43FjC>c$eh%2n!K*C5ehx3k zr2kBW2W63IwZI%rbS!^*q=VO!-}nyr6q)lsv*jtLk4>As2P7h{=dUo`c)XI~3pkwd zQ5Ls;;AnHc|2>D{MGW`$mIe6!_Z)^V;c#wm)?plB(@JyRSlb?D_)@{AelqH2Z_^#- zJbxU8;mZWRcMad^a$dxKZ({h(9M1J6>PkA!t+MqU!j#$O@ux@~-?%hWfu{I7C2r|+hv!2i%pS*g=^CBwNr3)#F)pPDKD zcs0wvTHtl>^PMhJerwy~3}3_H(%!oV_+ObRS84g)Ww`KP33#!Ya*^i$A;X0~zMpR@ zHB)An7*;mm*2yTGq7Q%=zQzhbyoC4NjV`PdN-!fd} z`w;!HBTW8tTE1e7PyYES&T5nYUz&cY!0RsOJ6-aNwEvfJxXAYv@aw5Km-a66uVA=W zH30@*ts7@Dx#!vSWSD+ehO>N-#oIj8E;|BXYuXRPvEshe5cDf&)WZynExOS7x}sYKh2zTuhvieM&v^s zw0VpW^V1Ac+Y`G>~O5_qko6TRd-ruk21xbRN{{!Ei| zr^e4`xbU9<_$-sNNb^6J;le))@Hr;ue2ssBz-zweJ6&?lQ1$QT3n@tEt3Y>ebCJmz zsPShqT=<_0_!5)7UGtyCaN&Oe;7d*R7aD(#z-yl5J6*C@sq%gE0uC4b(bm{}v&qJI zhATfH4;{jP7U0WG_MMvl5{3)^Ie_0`vWqnSQi0c8&3C$FpKs^uaQZLfaN%DB{CiFI z1dV?)!-fA6z#lP_+G_sG87};n0{*ng!uQxf{yPL-6U?2;`dXF$o9|ZqZwCHLCd(fW zWBKm2{C|V?0ov$g#$>&$`9EOc_`V6-c$*(LS^oD}#(zY?9|3%Y$>RO3{rvkl!$tl( z0DskFE!OfsE$|vQ-^gTLpwsU;hKv2~1^#N2b+*QTiQ!_u#{pksvbt*dS1A5Z1OBd= zcu?cND)2o!`A(OK6?VLc^;^l|!v7`Ue`+Rvt?^egT==7Xuz8)C_>ShkhT)?BtAKxH zCO)t6-xc_t_xMhiiNDk7_aTQ1|JA@RHWRPc_@6Rd_^$!H)J#m*{MRvD_`eHynVC39 z<9{XaJ%8joT_$$5<5jHxw;V3~KL!2{GqH`vFJ`##Uk7-#IeU-hU&?Ud{}tf1=IsAy zd^j8qZ_i@B)8*`U?RXpWui$XuUkv>H=ImEA{tku`?MUA3D4}LWiCwd}aM-%LVjmyoysaNNs!qkq~x2A*u;z@_8p z`7vj~^UfCdHy6iB=K(gLWzJ3h%%KDk4qu|S3dNX{ag99f?Y`{c1Hkpp};NYlp z{|p-b(RyVte!%*V#0;BfAtU5}W}GptCu0w591edB;C}=hdOVYX{_B5&{;{*~Af&td z-eCq_C;Qinea8ZKkfd+LRVJx(z8N^%rZ4kPW4LMiOP0_pyTc4ToA-bI#e1P17&L-s zgnQ$T81lyPoP40|l|2o=ps^Q&=L^k%Zl-lFC;w!Io5Ytbe5UFD1Agyy@O*(M^|bI= zra#sL<@$x?JJ;ebvhW3_|68V2s>3HA68>Hp@mgy7pRV~|Xz^dhop>!X{g2oDX9^tr zy)xo;v+0ji4)~)^27SsOWIL~{$n^V6+iwoTP2wWlNtWfN-;G+n1q_$`MRAvyerX!N zNWtm(Zqv{IPR{x-VK~{BY)ePqEn2^&3@7_~Wu(h$)Azr%e#->T`ptq4gG}F*TECku zKFLqAt}%U|)AFOvh5qCpUfBek51771vOl=^*BuNO{Ych(P2Z_nzq=Kjo*yxNPt)*w z87}nifP7<3-)@@z0}7wwzGV8g*Z7ZE{Eyf+UfDX+=b(l^F5xPF^r<%Od3=)X3*RYQ zX-wh=9FHzNe@pvKm)i2_IfjdV#A}7=S)}Q|q~P@Ys_9v%;VTrJp5HY+r)jv<|0ePG z%s;6!=%?H9YL;&$@;2IboW9FU+f}_ykLlR9*vYrr!YTbIt;$S~i8}q(FkIw+74Q#D zk71hsy9$oyvQJHqo*Mq4g5$ZY*!1w{`?7qW3jekr0roh~9j1rWAKh*V_n;sCP1}#8 z;LulBen2;`47M&mll7-d_nq4Q-!fd}2d}aU)1B92_0vb{f0HP6O;YC%P4^G9{SdDV zbuj18HL%~kru%ShpE8CE{bHnfYt#K0t$&5!vwrIU?`pbx8oq<&*76^}SN3C<{80@Y zgYt2c)9<+LcKnO&SIh9WgJ&Bv_DJyBZ;t!Mv<>{P-od>xdOpG&_pyfWxBPz*(0|=@ za{f)cw{)}hJ9OESXpSAH5v3~o2 z;T;tm&(D;YV?NjL&J2f>fc_4oPqH~?jh3&g=%?&=%!{UTpkFuOqYh7${%_k=FPSdi zn*?XSEy-e+#9@3->Ws?eEz=>u?+tv^!HJ-O!+T+@>2ia{?`Pp+U+>wcO_#+QK8WG$ zKWwYhP3M1W`G+!H)AsLtPeM1N^E;~iA>KH=t+pJ%^HG)ddm7t+48w)~Q1D7KN0n;& zr!(BIf9d6@hcy0Jh711bSj+2NbJXuNei~?If&UVYN0+01ZNI-T{|ORq+XqP<|7bc7 zH66)*35(Gud-zd&cRACv&OFm3eqL)5_dF6BwcR9N?8CQAw(#RQZsMK^45##A{4Mzc zp9(*C=rZH2$q$VxGJ`HYh;k2d`G>b|H{J_rHZs15FaE>o$N$Xt&!(-pV!|&I*IqTG z_kEw{${4R#20gc2Ca4F$#W>uCw1u;;EL^x~Nb01#%)B9)^DdsVcxK^{xeFE-%vd=0 z$}xjynS*yD-XA-pG0=_py1*;Gv-}N&sHP+FXwGT zencCd4)1e(cU(8m0&(k_VUDCX+4t0mm7kwmKtC0xrrW4Y2YJV*vkvvZmLM%nm$OY* zM`vpko$Q?Kg4C4M3F#^0veKE(3yRLopd;Uvm=m0qa{$Y;BZ>}m&&fTnKm=ksk0?5S z0-f8eu()+jG@a<};0oCLpZ)kpr`+KMlP2X2FBp-$G&w3@cx=G1*npvEtntBeMe8Sa zDwsEZUhX{6?=B_RUm=&&xr~3*WmYcw&RRb?H=VYo8w5FN9&Q5sZXn{XKpK6l_?1W5 zLGeqc^=wSrqi{~b*#jrar#6q_M8YMM2#uff%IUBy(6=0O+qW3}WPXGAePuj; z0Yb(*>K9ID8p?2O01#!s#NjGwBHM# z1ODIp^;f*Y!KG!+WDdy7%pRYW-amQi(&P);dCC8Sqh*@8>66p*GxIa22L5O!81J<=O~M)H zL6Qk6*=boM%SmTu&RbM8W8TGuc*@J|pWG)I;Eb%4@c{Nu?r}ykeq2dDD|y(IR}sB_CuOD`(aMp)>8s{tv@qI(A&Xfu-~n0 zKRbmcFkos%N?txnz&xr5|F;%wfhrmVM6^HtuZ}v9?qQQC^~zQ>xNvw|Y+K7l^tL`^ z|CfLJ+96pZN1t3Uqi9jVMRR7)yZofNGZqyUE*x^$cFn0HPZ@Ixkw<%r@`_j1k*Ujg zCj52l3NzsyHJ*p@MLMKEgtq_IH_Ze+o{sTBI(R$~V}IV(kIe)gPq*t2pdIOLeL&)D z84G@s`571K{`qe_pJ{*YIG2vqz*}w4dnmn3(xqcDG`Ghjl|5*@Vau`qT88nS!<^Oc z7x+|KyeFMD*Cfq3Xp&Y}nWSx9jdwEY?yDfrD)>wBcP-*MfNw91chceQ{*MDqC{W+m zw@Uks?Frj?TfZ<9CXqe0J)}2|n|BXB-K$$@bVuRI@jE58k=@xr7dy8|{$WODT1D(Lv3HP8gBgMUA1H%v zt3NU652$p(_Zd1Q-3|i3+NAsc1(E+F9qACecEI~|lg|HFXuG9L9E@vuW#96%T*8Ro zpX`?D0@=TJ`gTj5voN>t(%JLp`R)zS#hb-vdm@1}7?TW-+zkwg?aiI+$`74DVa1b)(n zu=3Ab4`I9D1&j$lPI>e5sf6AXXX;JC>kie^hv5C}5HJ_{e zQHBfs`+@(hN#*%?z8%o#Py7a_l&^u_VjJO$dbj*#llq8GzvnGq@dJ8E{k8VnKMS1w z@_FE|GO744!qt1AM~7EEp6_%?9joT4l>eQ>h5yUIFEy#%2|vj9Ch;+eL*Ki~#`3dV zTBBZjo$`Iq;Xe3n_t^3Gc%Sk7^3Noae{970w2+kk9Y$k@73Aa&E6C3rR**XhZ8_;D z#p#byxf(M+ozr_2)AOnaI(bvWYJO1pR~#?Yn+}xS6<3kUR9;V#&qEOwLhYe#v%N_HHj}gV#eL9`ByO9tNMWNbn({M{}ouj z9URW(Im&LYydLY8>GHms;a-)bFTEr+m^M8A%=pqi5qy;AV3$;_@#`)AQ+#Lq42>`2 z|AG(RmGe!~844ftyb84AtE64e`2FnoF7dBuZRsy{^dp^JFt{2>mZ4>B@n0;e4^@%K39<6wRJfn0)bk^oKc|+kyQ?x^)|9 zeCCJYqo+7bdEol;fE(Tk?1RL@!RcGE1^S}@eYH(rmLEFf@SvYp(Hm!$NqSA|H&)=4 z{rOIpq^IqFtc;(=;X?m(;OCp9hc*2P3>W&aUB!jel~DG}5_qMw2k8aBF3J8JOdn+i z4xta(E6_;w=QlH4?CVv$%JDdE6#a8KoW=?KqwN|yzl8BGuyE2}WNG_~mhVCf|JFx0 zZ5ES!R39X8f59Z#wkqbL1a_av@kQ=@(8j!xIod9lBW#h?i=MAC2|G<<+k>TeCcm6- z`HJ7sOTu0w|G6<7eT9l^E&hD?ZkkEBLE~R#@dLXg+(!5-8PBWeDDbT_@V*>+;FZ6N zfFJIkP5b2iBR;LW{_9O^@B4HJ>O34ghos_8e#W>H{IDec_(9P%1@PaZ!X-t6XB}LQ zc)vd)|NMf~ob3GcbMxt=NISe@&}m9mdS+TdekjzbV0>z7!L(cqo8{%FWoC1vs4pNL z=+C9J)Pe~)dHLyS_zp5me-nw|`^bVhix<%u3bBAHeY}dt(5@ssyV`tKtHts4LD`3X z70NU^yvoOcbCSU5+OFP?zXj>;RlI;Wr+_Y{JLSuoD7_e&#^)+OQ*?6?U$vv!P4~z3 zfZw<%Wez?l5h9Q89KrtORoFTZ>FrgBKO+V@Kk%-AFAq^>&MYVrzVIU|pHZIE;Z;rK zJ6+liF-bxByqd$=PZ8IvSZCVyAwQ+@C7=IC9Ebds$_RVJ@-Lh_f8o{5_*bkE+^R7? z9_1hTUy|#OPdQxj$r{k#666zxue10kI{buJO(d+^HD1LA;7NXSk%EU40L093dvJed z8`3Fr-s~cb9+Q{mU5&x8xdnL?1?vU|i(J#YwPVFsOhDvZ2a>0ogcogoW;v;BJqSBX zeMgZK&=hSGB`5kE6;j?XF?R{UkIp4I>s=7bSqV8)=FFLY@gz=MD=rIqu(}=oI|RzR ze0|ln=RK68Ud0cNjI`4a%y!ms`bc|5w~G=#HOIm);DDPA z;Z7g2M+Mnq6yv97r(*a#R|e5x6rH}6L!nn%Ad7o~zLi}`-w`f|^KCWKH*5ZknJQsh z)DvTul|deguV+hgLK*8%nUltd8u$*Jl9oDx8s(g}hk}zWqV${uJ*8dY^x+56a}?q9wLS%CWVKPEEz zUDNjCVzdi4)99cr4+ws-{1=FL-osx5{z?q~rHB)>nN6!JY&q|jCn#HSNO?l}c#Ubx z>)@~CaIf;0d{25CV`r61Q4gS6qx$(JjGuD-{8i2sN9LD2zx>(zKK+#x`CcX35tTPH zo;kP%cKXP#pY!r3jToLq_L`8ARUn}>jbTWPA?MC0C|ts}Y~DU~?H#Z3w?^c;-1^nF z82Xb^3ewLlm_U+n{r48+dWq%oD(``=e-;_(+Ujn<{tLqB$@!!7AJbd(*En$YSMrle z*Z;Km+zE~L_b7aUN8v~1m*JdW4hN^QlG|Aa;a|y^pK>GgzY{0=aDFwlMj->1u@n({WyLfn6fJ^okeh_B;6DjnYuxxi2C9g~i*UQ{|ZJ9X1GmlP^-!$Fl_$AzX zA!L2u=Vr|E=?1MX$Sv(ITJILa449u&K&eCF%3n8tuWfU+#5ZLchM5SD`2Hr~yMfX| z>V5*7-}v)9kdODx!3p@bEc~DT6oct9cD^}I#@(cU;8j)yZOKFM=aF6Jza-#aivDe- z_yse#wL19!oA_5&SpGLT{%0K^{-uHb+fcsfZ_X6+5OQ!O#d6GcawN7n54>s|4|D5r zc0Lc4GoSHy(YRl8kt)ecs;>$OJrXvLYfpJvWfR4mA z&%q9@1(&Y3tg!Qz$Uo}H&xn0mX0DB*{bO4%@I6WZE%9~!vCNoZtqe_arHQOb7u<>S zdSix;H|E57miW(j<8;Y#dPmOf3cb4q3~$EdReD4Evwv3BvwwJdpLcQ2+D`3Kl|Qzn zLjN`bKZO2)e_~wS+C6gKhoG6y#T4_o%jyxinIdWr!iL#S8aYx|%s-%=_ZY4))uf38)GepD_y{Tea8=<|DiBKR!{ z_}%cLEe}Y)-6XH$C-tq??|0z$tl%=gKtJLa=(jQ8w*=o3wyE~ivd@)%G5olG*8Cm= zzuzB{-*C1kzLWa;r8a=yy@7tqrYU}hOTRyZ-))wk-wvUAZg@dvJ`aYY6`r3vJ_k`S zPl4x$Z95Woe6QH{2u=!Hh|~4j0y%!_C)WF4f!?*0pVauo^&9>NdVdPNZ%}$ue?;k> zlRv&7Bd;JYCxi8FH6DG{9dCi(SmSMPjT7UC+czWZzQbzSDzntI!iRfr=Lq1x47_nT zKLPFx3=YV6#UY8X-meCF*WCg-ZwDyXM{GSy{#>j5+3KhLYdiF|c_AwQ3`c&``R5tM zkJ7j_;CJ1f&Dt||?%!mN6qR4$oBmv1=2z|PO#HI)P(!kQLHo(u`z8483i$o{nIB&s zZEp*Hg@PNEUq!zlzru!o{@Hf~`0ZExhG>2yZ#vqCm3{UK@nM&VZgYU?I(KQE67kXp)m3@5&ib~I4 zL0{aa<{ zjPoGK&M1$P2WhwNMA3!i_x)=Ge-{nv*MUlo2O-A{!J+Flk@)%#i*O0qv_A*@B)_6eaCS!fX#28&-;%G* zarDOa3HXhP%MZ3$XWRPRUi8y9;3uslo4yS{D85_3_b$a3o7XbmxasSDAUJgTzKH)X znuKOd`l|9D{!?oGM>b}e96gD9SoY-p&GdKQ`J(K-3jFpcenI+1wVxWc2YPS+3-p%n zoQ!zY6Q&329n~Hkc5+;Me*k_mUL4(T9K-b+#u0}H{W2;?l5xI<6MeGn*WkoFitWpB zN?%O`|Cz3opBugp^xjqjzN-UfR}D4E^cLf1qvGnl6?$(J+^Bwu(%bb5iSH)?-|ZL+ z-TuAc()G%>uptnRgQXmY#tgij{V{G3*yOBJ{P{Ww^4(`U%Hhv3P9%8nAAh_gnm@c8 zbbqY>4ug|Xd@ILxj7_i{zv5uJocT4a->2F)J5c|B{%?UF!Va!~*05UHp#$u&&CxcC z>uh_H#tlCF5#_1-Whcmj!#SS>;|4p9gM1$yO1|iEgN8=~`SwA+9l^I}v-tkF<=)76 z{;^{K_`ZE;zES>hcfhw2zOsWoLhu)l^8b$#|JY${x=<%Ujx!h0f0;U6P;Y(yvH;_! z%ZLK-7ylstydmJf{dn*n?2|U8XkGNU(hjt%*)PVrIA?Z@@y{J+gZ~qUPh4JItn6|M_+|$@7L}=fNKh}1i0h9_p|7pmxP0^L1<{x4eXfTa z@)f^n;CF@MH!m)~;c@xh27Y$jF{<8^^2xPp8qyWNtH2NAW&W|SJ}$puarr#}eoF;2 zM!)EK4>t7uY}a|sj!#wrPQ%*b~0&^V^O-(2j=#ephU@ z>vcrcvqLlD>WBX5=aG=H({9af5t~4F#jqT(7b7)#zei;A%{9MbA#znT;eir!I@2dPO5{>aPU(}(F z@7v(}p5l9ET)wGs`ECH;Nr&ePX*fOWQ64zHs3&)*@&7BZco0$Y>(3pjwwxU1WIN-} zvE?M{*w6j`-XZh`{}H5jJ=&-~{~f)-f3u@)7OV}{e?c5?2l{I$r@g&FJK_vXag7?^ z-Ek27PZJtkPqbin@E^(iv7dqCei3!zaJORA9nTtKgd7_^K*VL{Ic>g+3)NBq4?bce!+AF zv!IW)gKbCcsAqDtZnuA&^$4vqpz7lW=03dndIMQIGAs z7U%6ak>)&4X$S86aejt=dNPyzNiLlJ7{7FOejGe|2c+lkiq;#xM@QsD+uy|V=?~KS z2wLwP==}?h7gz7x{8X{`V~Q{OD?3vKhpzKqvwS~9xv^H-jsAb%&g=XD=W~9*(Ed^K z%z!*xYT0z~>q*Rc(dBIY4N4xgX?Nx-d9JhaM3?I+as6#R_@PZtM|8RiKP)OB`Y%%a zJ_bKE{yRS-#_s%eUFHv9&j_#T7<2mFG#^RZ{W^T3Jz)7#xwFGBZ-wuKy!3(*+&Y9@ zRPGci{{I30g@Q}h`R$|2ot;-PEYf?Qi*wpmn%AZI-v$1*?1-y(s(d%8M;pZVx1DIq z@4V5`H1oc;d@0@kt<$|ACfN&OQoVqR8Q44MC+vhTuSLU}4wi@0eOzvO%EZj<$y4$R z#^p|AJE(D}owFg&?*xag^B#>`&cq!T*$E$BtNV{MuL?{wKWl!m|7pq&=sWLxO7XoU zF5kH0BRl^IzTXKhm-pq-eDiXqU&%oW?2Wp9XDOrdWiB>b zpobW~amOciHiEA|PlWpaTjHj3T1H;lq@Z~syjcHMN{(8{Q6(_C&b>9Rzs2nb?}|W< z*L=E=qb$B0@`JP=54=@7YgdBtb_s~DbF)o*dWf+@+i<0nx1?^ErmU8BI?j+rz6XXB=S+ae<^D9JG=rr%n)3sS1l%ynL0Tyl@@~;_P<>R;gD2^|14BT{w!3-aGJrck)tx$u5CJ^ zuekM0A6^NIiGKCAw6Z67mmp3dZ$WP^ci-k_SI!uu^uUo zgBQX-E=Rhyv@AzjW;&+K&?FiBpOK!MJ7sb{ug&p4Tr4Cx_K=A;(KOFW&P&h7N*{2r z^nCIBL(NCs^*!t|PuZokCA;`Vu=V%rm0iAuU2I)Slv>?j$E7B~F6WBB`{j4Ac8VRf z;MSv0yC64{)>7#YMgQk(sRY)cgm5Ge!!aWzD~njFLL#Po2+D2sUq_XEL*xGz%8SK* zJWUCIF$C?H2{Y!*$t#?8i;ajjTH{_%v()-^wqA{mFh-R>ZOPwroVceo>yg8Nod0H+R zNB1f|bu{pR>1Kpw5B7&zl51h%qKjwDDYSh%mMaf*sSi0u$tB}4k=}3m6wE2>wOrCS z7r90PceXi&*ZtRWox`|Zh5G*1OfIUw_d%|V*>kWW4eE2yA{&vdCPJQN#%pu3@rHLc z-X$38dIah4)f$FHdfG7sC*jZV;L<_9vqyT{b|zSza;p6wkNu~RnTtK}?V#!p<`iBh zRoi0`$MGtT(1ONEr>fNXbLTED!mpt7=M|(C&Y5ww*oD%F(rT_sr`b#^(%ZKG@HXaN zWmPT-=+TY z|NZp|dQ~s}T={+Yh>;_s^Ly12W-InaAHC`^Gv;>tKNhFQ9~d6#ZQFl%8@)~K6IUf; z^n(8f;J<7}Z`AqyR)jszG`#Zte7BdF^dkRl%$vV>;l=C$?7!%LSAC8X{dea-k1=|r zx2?bNhCa0XhsW~%nc*T2#=)xoWkzSk%JUD73xx-b@Dy3E+_SgysEc2T;#$0x~eVaWbCsSl!s)W&p3`(zQfVLLmYYPgTj#Q zL$Z*KK9Ky4gz@IUx1U&Nyl<~FtHa*=&L00_`jOtj_tsJWw(GpI zJvK62?C~$G!_e1^`jG7LA?m@lHlLyFDi7+HKw$hSTz5AH8>#|Fl5rXO8%Oe9Of5_8 zarggaRRfdaeG9*t<&&lSTP^hsk6%xiF>mIaLO;)9-Jx4Th=PR)XmJ*-Z@@RV41&(j z)d`kU{QT#iuKpf8>(pVRPZ>2zax>DO#^>5W6O>ccodf=|{!7d{kBEnL zU%YD6&((IYfa5hSNSje4ofVg!=-XGrN6Z!=^yL$7)!a$Oa4noq_?y`=y}8~D*soXML{yYjJRI) zbTi`G7=N$MhJGkhnjNIysia??1F?Q(arK+DXhERh!Rn-RUQUQsZ{H0;#j>yC4JqAc0VGgT7A7 z=`L*@(GTAws=qfU?brH!$?PJ%0+&4L9Q%JS+vgjG3;vg=HwK%N#uL8Qe=GD4+CNTL z&gW}M|Lrd95ak!8yRZIX)1T|F-Hxp2-kf2sqAixegC)=W+o>MSNUppD-QG2zJkNBZ=)+`flEiEmsHF2Jn${5UzGiK z9}W9YB~Z-K$|U@ICG5XjDrtfqqMYUOrXX!n3dbw$_FnUL58MEiCM~Mx*C(*0x4UP+ zw^=@{kopws8+yA@|Ls0U;Y3M0!o)J6#6sQhvP~iGYLg5!c&&rWvqBtNSC9SPV@!k!tN6&U9w&HA!wdGbk5xQnRtt0V+Tn<6uRXn07cjBGzrO{)IVoyJPEr?Ke6ezD?|2AcULwq3>VQ z87}&tkN8iR{z=+Du0hz1Cem}CQ=uQSxT`OBU&rB*o;w|U(53P}G4~6BOGl(TTL!Wf_LynA;qw(xU@gBqZ2Z`IF z-EL*L*o|!Tyy?4D+wBR4M|uWTV&C)C_~Gtn6#f&y|H$+`N8`&_LZs(PkptI0A5ecn z+YRIUcKuryi66*rkC5Ghfi(8JZLxNP-`Sezu=d0Jj@|DBY?|da-|r~i2RLOspvC%n zx3rhVe$ONRzfGSvwf-M5uSid^6TS2qt;Q2~f5vdZ{|NXErjNgmDd*dNBWySP?zbF| z@sAA6he;o9#v)K2yDwX_)`J%jejiS5<+(e66N6Z^qddrmYb@;*ww9A_Xb zDD#5)NX8Z-J%e$N-WO88LfLgs1nY~bZ{tqF)+Tb^Td?b%4lao8S{Z9s@=K`+4u0G7 z78;2NIEG>1Gv4NUju(AF{@8Og zrQ-w_9>07ED)htV5B!_CCukNr3hQR}U&eb+(>l|%MWtI9~LH(r+@Q-!d1@>9-@uhm)sGifWh~HvRqx za#ANU&6e^H_FeV%+>Y}mVcjhK{QPqT!^M7c5&u5ZBcknhC&ME>N`wxs$pzZ~f2Z*8 z1pePmvcFFt`~Q6wKd7Hih+QXc&(pBqw~l`BK=xZs_Iu8SvHeuL&e{(>d^rwlzxP1y zFOFQx{!j7#hVw;Bm%b|ei zHLbw9N#b(6IPH@?l?)gAZ2?X@bG*L~Dd`V;&=Kh|neTMz_OQWsNbA2fNgU4ji0jp) zm~Q?)a*W>&VW$9pWPrakrhQk_4fYGNsEcS&FYHN%{c4h37~8KRUil{tkssX-@!J#U zfP6nkzD0k;KIUG{NjRlF(A*z=dQ@*+gtI_svfX(eTOO9p%FM9e>*-@`{=(UpUK)I_ zNBQ8#8;5wleUD^1ksgDbj3IqqVWKagH@ zL{Mn^$Fcub`J*PCg9SeY__NKi{C&)qFO%VsPS2JWgFRiD`-c7(c1G!W?^)wx87h zk>st8XV*=teNZFyzu;s1q2?ab)!(O-^M}-*kz`xWfyyslh$&xcmcf3@9R1*d>^Fq$ zce4v)`;`azBWGUWs<`=Qitf{%Z8YCbVXU!(D5%pj5+)XiN`oJad1`mdY) zir%ro1KIITvg4m!Xlyy7?MRJP6X4gG z&Ux_J!K?WP@UH;wQHXn@iHx|{M238A zBBM%ymkhl5CNlIX6B!t^M>W11f2fiAAd)=AfxC4wU7a65Cpsd@84lj*`IvrDEs}Ec zWCsr(D4p>k->dn-g>gD>iC^voqd%0+GCo^-7VO&Bp-Xz|`B`@AkB(n65;(mDr=|3) zm9ZGfACz{ZO{d3IdLn)4h$N2?I=CJQa|d>jaK=Ymul7Q7}Zvrvr_-juzni6#-+w6mk?DlGu-4Yu#DwjBDF3JUcjB~7jl-rB#s57{+m>iC zoffc)krSjJLNDz;R`o^geGHd$SO9uYn09aLba>F>f5UgWwCiK{LE&`%BZmwAgTVj7 zv^!qoV@$vHV-rEA+dtYR#`I5WS0J6b`e1dZbh?|;>F+L((`nM|WY zZ?CqRgZMl8rv3bk3ra$KRhRw?{kNnk`m^`ISIw`ll{(V1-`ssdkzV)zJoEF0jT&ud z*F%o@^9bE%f9E&7F}JwZ7mdmZsXyxwUe^hy^#6l!_*va~IQ{axC4c&kX+}<%=V&Jm zSM%`dR6Pn`@#>OIVtI!H!XSBc64Me!As~CeW z@RzzH$X{aW$<2YkNY>+-)oFz@X6DbHTgd3zPwGZ-5YJcKw1b~{$+0W z8yT00oFMHeikt8|^}Vg`VhXbO1(18GNmw51HwzJ7#_^&rR3Fg(lyz6Sa4rwF#`PPX zk$_lR#k141cw2e+2jr;y zKfqOcs_q%2%R0wDc%c0JYf6{rU6}9<(q;U@`HL4=^H8>Jv47?JIp)~a{ne2ZyEWw& z&YiJ<16}%1yjO9)BypSD_ebboPCt#MrKhCPoO1dr^K@*Sy(A+8n}>;i5gdygWMpRH z7rr3El&t;?uON74YBO+u=&9}Z8SJ+v(8)cK{az;f{o4gGUG<%vHIHhKw9r5G?T3E@ z>Vh^~bHB6k_O3y^VyuI6kFfq<+3%vl+WVNhu(`Z@47}urny~y!u+x~0)4Ds1|0E3`s{-~dpo*duCGdC^}*i_m!vM3 zQ}iSBB63|Ex&NJBJEO~qiP$jA?>=ci-rEOyJst3JPta>`ClX|U3*vNA^BTCu3Djvh zoiagYh$GWnpJlKiwUJOC@>m1)htPLre@2;2|3&Oo<#|Bqr+H$%wno`2WlDZdZhBTu z3Yksxj)JG=Orbx3ZMm$yYu>5-|X>uQoC&L9H!%cU#A&=Mef%dj>vxI z$$vq6Q32xc>>5%0f=lGYQ~gJKZ;kx^IOP9{|F;=6TDRvx|4{nt^u#=iO?Su0NUxNh zQz_3_6E3v7koJej3l^wW6-)9~z`7e2wriFf*s z_8$Iu()r{OCyxl);jmM5IfwxTXQrt7d@ttrZMr!|MtY_C{6Cb=pEw}fU$s+_xYjt? zY#qNngbhDz0!us9rEeL?1A~iXTN@nXU{9bvUo-P(Xbmjbm+-wn(-m_Xa*nU;7Xr;`2N0Wfko6e(q}jH z*$0QV2j>G?&!?F_ew{86U3u;Fg1o%%h)qYkgJ6)3y#D|A7UUl3>ZOfrLmPmde1<_Y8iKbs!W>u`|QP4Kb%L8g0+_uf?; z;O)De-|2;D1nZ?7iXXoJ`)jOl`t!PUsafe*7K_&3v+Kjj7GK2gDV#C~(c6bHdAtk1 ze;VV~ts(zvXA=JMCu4d;4*!VK^D*$fQ6S8h^HVdv$l!=Wd@&yny3*n8dye1vnP~Xy zAaOlag_SD{V*b0<{{9#6_3Jg-FL^Urv>D%=)ZFxp)GT6-gZRIV)9ShpeuQ^An3h|Q zipFJX^JmOmP`D5iH|9*S<$09eZvqExCOTMN-X{sQ(zq0?{D^Xy0K^aL13+gwynPsl zz&k$^u3MLj$KSAc$i=f}EWETZZSg`G^N!+&`GLE}GHzUcoVSS|CS3SB?fZ(~g&%O| z=yk`c@}S?G+4C;Nrm$BmE}VBU*1^#B#dxp3W*O_p<5a$WwEq;y5EG|A6kv#R{?&>glg>>#V-vDBmqGD8gQ=XXx_eRey1144c3)&<)Rt)xRK3c z5Gjh^Uf^^jRLgG<`H$0290vUAlLDRU!3XbjFs@riuUWo?|Lnp#N#w$L6EZXM3-YFn z%gEFG>)U_^lZxj*sJ{tD{C^SXSl^!C3BtI+I)YAL4>Fpgv1}Mrtc!~>l%mOnZS9) z4+p>K{GXjqAmW#U)9O^8!S4iN+yrii24a3o=l&EW+F$FlfFtFW=oiHg3&Rlt z@%t6d6neoupWpeJaD(+#1AgP41HaQbezZN$2fyF>;j#LqzYno-wY5 zgK^#ZvO&3G`kf7acHBQIKgpP~S4ETp>efwJ6KeEJsjvMKV@q6E<^^fp7abnr$ zyLFkB|GWhI+HXx!`aTI9b`o2@#p+9Wg7~3502?!p`WN_}p9$BkORdur#_cR)N74Se z0{l1=w7`$L48#xhKXep+sQ>ZK&xGsN-&Xv_tpGp!DJe=n)c^k4-ObCJacO>grylh` zbQFH5|M4#TdYfRKbItEn@LSGtqV+@l@2`>0{G#$lT97|b|NA=CqyDeAbtU0Ot>a!} z>!7yVj+pTC}cpq~esOy~RK=vNV} zh2LC1^kN8w_@Vyyb*e}Gk9RtF9euZcf56X-TMd3F{J6>` z`eOr~8t_j(-sxc6VE+(D*Nj^Seg`>Dv^`G;&cimG#x;1qsPw7n*?!k*%H*_^{B({% zd{JNfy6q#s$zll82=+;Fe7%MVpl`=AUH`p6(@#wmQ-KcA|0T|`LbCz$knv6j(^#nY zeX;BErsq*cFGx=tk9`mVfAt!s0q1(g4aN;(_;T7&6ykdsPOD49h5Swsrm@KFZ=>`& z$Cxgzovp$z0nQbKihRQ3MAROQ)|bjNMJbd03 zi$&>+iJJZ%KrQj5s)7&VyBz0b{N^=W$M5vQG~B*Qfjv$C4$v1r-@So0RTN*;|Nfp# zE%42m#B6XOzG!zqXF9wF%=yDRKNAhNpA@${l)fA#hA-y-?HDWo=35zS=ltBv@#Cci zAijUcDfN%nfchWr!WT3a`}=4$>+h&^eFFSWQ2b>4PURC`Aeti_Tn73Vqn(3#zhNQn zZ{U6d?jPfRx6t@mucYt4a9Z0o5dVKMN7ljLuZ&8;ZmUh?$bS`z+(CMK4R1l;h)Buy zZB{O@zLJHA-wxGZF8;>Jzq;%z> z9y_sT_|xUT~%OTMMA`J(>!_f%zj$K`8lF5-iJKXhhZjidRUpNU4W|EuGh@K?m`l4BB2 zIwIQd8qWaV8CISa^|dt!@turQ#PAx?|Hr%V1r4|VZJ<}1Gad$C^l|9W`K=M{34ib0 zmh~MYh{Sg~&J=$28mI6(y)cbnzh9?sn=}3!d>06M6koJ6{Jny?oyGgQ*l7y9tp1eA z?9X!p-5M{(^IYLgxWRtPj$guG(NgLn5BT;+J=0~CN&M&17{0HAFJz*F^A+zS$S2<2}dSfhL+uJsr^yPL#YF19_M123mD)%|r zywwB8AUppj(6JF?3V5f3X53~9O~9C?^*gmx#l&Nf$zPCANq`v2iEA6Ef3S_PNg&c00_tTO;c6 zZGJgJcINhP&Xj!mCYFy5o4>UPQ3v0qHi3?f`}tk?g2oLm+I?gLz05fHc^AJO6oh+C zVenl-sMfF8&YG`sE#iB0pkq^n-wBmz+}P*G>)UiBa4sWM@O9;wns$co>^%KU=P2Ue zC(yO&IDRJ*OzS3|Fdvm~Oe%m~zNRQq;a*b@;Gm4K&H>a*R`0-c)%;yH~; zFs+-ewfn^Uh;h~?j4x~(Z~0SvuCH=ZGg9*M{iHs)47NUKTAjZf=MtQk<1E3s7U$b0 zay-h$pY=o!`Zgwh zGjLj)HcjJqLSo#TKT!K(?VYANuqXrSG-)cS8Cos(#2xb7RzHUvZ|M5--R+t57*A2+`yx)OTNC>Hco)8)v3$CGa#i$AYDc6i>IOPg zxYzV2@O|Hg6JM@>HD6NH9>f>*udibh#{BV42h&)-rI~$`%xc)Tz2Hajea(1lFSg-| zZ)RE+4V9r@!1g!-=I=61Xn!|-f%9)Bl7O|@64v1?!-<6=5->K9Fcs%4oSbtl;!kxW zy(@8A8#kf;$2%RY!*9Ry^@jaw?RXHrI1jUq8KpPs|Fsv0U_n13CpFNUHwNMeC?{K; zJq+jPIMH8i%*5EtLpbqm;J_`$+y4~$u-`+L!O(j+?r1|dR+~t-XBfTJjP}5L$h4Z+ z9px(O|NUnp{xhcaU6A_#(tZDX#{1z8;JpF->rEsC{HBq>mo|pvr+S3hG;Ttlze#+E zb+~Pszn^@Np9a+-y|F0g@VjIDtQLBoqx9x}1^g^fJVJU4J7s^{xZ^C2qV~7_ z7-v{}l9GevrJ>G9H4RMTw7F<9DPZaxNYJE z@1?v8h8j9~Nl-ySQUF0k4M~7#LShn{Eh0ogDK15^v+C~Rx~{#g1$!5f= zu&fn9>76A1?>RGb@7()d3Yxe3`~Uv``F!TRJNMo>ZO+V`Ia98Oj((t{i$MqX9|j$+ zmq^l41^Dp2A<%zl|H<;2VEi*t_8-*#?jMMFXjD2Jh#oo$L5Iz-qg;&X5 z*>ex--7olGi2uF#FT_9k2z+lo_JR2P6C!+Z2=pJ?KUrQAFV`iDG)~cbCnFAwDv#*; zakdDp+Qqr0JlKyIRUS^cvfM8PoT5<%4;KRX-?t z9Q&pyAF~OC`IT~1R*tL6BD_QVqW#jc*pKl)(i9lR_2+B*2JJ*6@MUEA0&a zzN?A1XhcDg!c2JYL{vQQzk$;dFJRnondnRjgD=r%5ZZ~(BI)I>p8KKww*l`*243!e zO}v%mWb1PvypJI&9{1nNX?nykZv3m!4>iW`!^pEzf@S-L*I&7xICSt~d=6eIg!a!z zd`VtY-kYw}-!V1X!&AU#7Wl-!!GCD~^T4Oa+cYll;&aBk`_VswM~QDCuHi31;Ji1d zN5OY7@EtCa-b6d)!S`?Ed6o0xegwXL^rUVM;6H=-CgM88^AV|Ey&3g-gUlP#UnoD{%k4gB)pl|rZ{$Z5VN7`Lv~c8iD4>{!-o*ui*Dg@cXq7Z)f1W zreVCY(%>E97xo``rVy$@pI;;Ue1>uR&5?KyNBfz2nn+ssy$^3M;Ju3B$aawJG#|ej zG2unu4BQeg(J)wE6O22isimLvULVBnRkUywKNZdg&7B(<`I+^%<|xo{xuS#WFYmV~ zs;n}m`I&Fnw3^qNA-I;d9_Rhn`&d1VV89iJp9{WcfN$7%#{E#uaNwJv@X`Jh-j4%( zH0@9HW6Z93tHGEbX$qX@PWVnJVZalI-w8ZZF>m&y=YFVWB=St6w{hQ#Cx`J&aCxXX z71tB^RnBwgE0K5#s6Ei-WwZx1X9CYu&g;jM%XnZ8PoLCZ|qqC91kMG zo~$WHgiTfhTc-y0OU+*qaR9vaBqGLE)-uF~8B-v_^Xox9nP5x(ycm+^a{8jR_YroegcjbaBJ zLFM_9NP4x*$LF`mGl28T^4LM;iFI|{kjeYZ-&U8Wn)SHe%Fj6OeTBlNl%Xf$h+~28 zS()FsAF9~|d`Ij1;LpIPy9vTqOM0Vts@cV9%EWo^TN{DTwzmVHl!r-2sHO&a`bNi> zD{pi8)gI*XREz!}X$qY8{tF}VwP*o+Z%Y6sf3?*AAFS_t`C}uJ9ua?CU7l*&a+;oS z-Um`6@!0|3`+{Ea$T?Ko33(3F_dWPL>yv5^b9t&w$F%DVWgzukjmHm z_%M!N)!o3S*R`4r9`T29Hh82Es_n~ZzNWkn9viW4(6-@=N&SW2_mp34f8cAY?}I3Dur1LMzecP>A49R|LX`{#o->3;#dT6gcn0e~*F>>-aka z`5iBR=-XCq*7tq<>54%3E=3&2?}ch-a+(sH_mMypd=CPj^lo|aU4%S4>cQ7v-sgIE zjmuN*6}Y~JpK;ztE{lTiW8lLfTCer+)w{XCx4s^Hsy$_Vcep&&UXSZL6h7pAWOpRK zJ_iF|50UiBb3S~x0v~LC3jXqQDmuv%<8RGV?LC~PES&ez=~3{ZZ|yJ$_*VGv!B$x* z+h2)~_XBW!a4Z|LYie&o`~nd+MQsjtxAs76kHe)dLY#|u8zOuM`?C?lh;qz9H2v{F z{Gy-MGOb<6X@bkNKe}G6hgN#15gPR~RQnd*{aij_xpIHYe7Y75;aQES#@)5cIW6%Z z?_*~u`>CP!cD3c^_XKX^-}K82E6Q=&QH;^mGsMEMz!R zPfdI|F21^u%Tt{tLP$$|$os@GQSiZ*=x_?~t@YxoO9Z|b>cN+5;KLXKJTi{D6yWP9 zuPN^n&uM&+k9T~L>$iXF+5_L?_2BDg;5)?SsjeHY4^jA#_sPRFKBN4827jZ#-=jYM z;0sv!fPqh*TcC~~gHb>MF*?r|AjjeR6{yM@R72FM>a`3oB8k6uAC*@X3yl z+L>LLr``3023_jkmp3g4eOE%71m(-&!c4j-amHu$?#!*%Y5 z>i!0NO6R!zxExpZ1qH^BcVG zOdSz`wZr6Bq^d%EK8pBvg%|xl(i9lRf=?pHp#_jh2k=V4qo>sWpQ7$Z#mh%UjmRU0 z2`}sp&12nDoTkhS?j^c8kphr1MflizQU=XiDB^{aU0 ztePX{7k#wmu@2+^x^0}7VLaDIkL=yVYreGb^eV>hcn?%bo`xZp$w9yzi?iL z@zOBSiBt66OvLd`UO!+9*a9nl;@pysDEi?n3?cZpBFg?%(sZk$12A5CQ|brH<1a)@ zR5~1R9(mjdI%FRr>EQJ)QctkpC_k?l8=J7woVyUB<6%T816$n5X(EJSynKUNFRAnt zdQ5sM+TlAT&{huS>193msR=>5Xp0jNPer^AaUSB+i0>oPSOl`H zyN^M|=7;#l_gzp16l}4A({#-|yz+^U|0iTSF>0;|y_Je~;t;Fz$s)nqPJD>G%Lzoo z{BsjW`0+tLlmP{lC#UI}VZ3^Q4?k=GUH+siiI&y5%wPWhLEhI11n^Tk#p|5h^O>B+ z!D%el#yvdngYXmZG(_KCDBVZ#7|9cFD=Xktay@PNqXq~ zKjYjg&oOw~zMBL6D@HsSaUvq-G3&0vI`z*He-?K4_wYYM!i>o;$>VV5mB8Cp8mH-+ zd0F_T=t>EvTsEq5`3`5aq0eiPZ*|%&+IY&vf`4I!s#B~V4aq_FpR6C&F-8!x9iUU{>BXP}>vLP2%yf9_iFG9M{)=HWULMNcAU(D40ZPb(f^EUJK$-%> zdcDp^2kcg=FJ0ktT|E(W+-h}tQMC8UV>t3&&oCONgDWlGB|6Y%DH+%n`fj8tFswJ` z`RIVn!}azQ$m1N)@rBiCz6g5dF&24mVHmJ`P;YrWT3UfGCz|W)Z43Do&$cxV*BA#e zUgUlA13ex!?6@Og$GxWEy7#TKfzKH~0U!H?8K1jDh4`H7@Mc^1{uR;^AM!4`RQY9z zUekU9P6}qfV9f$P)1RRED{}cme-PS-aru7u0{3qKE_}z!nvOUDaTK1R9`2hYVaMc` z_=R1dWNKU2a+**v?QgvvDPPD$ba+uxBK%G9>drXx*( z^ZxssdgMER-|@=#KIECL?*kvN%OZ2I7>7F)SCtNh@j&>VMZA^Yv#rNCO$pBX_E{0@ zvWOCf+Y`FkDsR9oxT z4;P=dXDqbI;E{rDEk=~K5a)d-N8>a2z+6CwFQedtFJQ&l`abAmeRc8W(j$^5=CBn{ zw)GLG=?Uk3=XQfY#)Uea6pMX#MqX-}Ci^QiJ0IH9_!T?gIgTO|z5+zalO1;y zrzJk*T{cIzL&$IPr|mLBkK>L9KFzmRt~n6}N_Z;}W&2{s6>(bP1&rm9`)Y|c(J>H( z&r;x(^c&+mDOU%tE>OaYaW#0RV8@N&G+i@{<*SvQ@9#$={cd&~=KoiODJ%4v?0Y_U zg7$fqU>Ozm&C>>3r(orK)K0~r9|i9e?6`@XrfY`v?$e?RB|LgF27I@tyT1FFUs$2< zJAN2Her2){-Z_ZU=V8ZPz-a=>Fjn-`>*c-WobBk3p;wn8&q0)x=+SyLth{t&S^n_; zRTxFU8AM=VBTa$xu6#}Fl>zqx@TvVure0lxJn@`YmM{CS9ekzv*>u3I ze9m~W&JVm&u;cLE(71c}nqjOeitbmclBGEU!VTUe#6sF#%uYx><7ljy!sr=U*HH24%6qCXp61fB+P9?F9zZ5pW=rA<_+?JSKo8o28HB-{unZ$ zV8@@pX}adTAK$6V-_>jAi0C+kUh&~8L!Q6t`=FogcG7p(+(CO{$G1f6hS&#s_W~kp z_k`~dSIfLH{Uv_!p=Bj=JANXk2_@71$rwFu@acP$_A?&+|GVZm-r(11Pzc{uh~t?n zJ04?$c$tUue%fB+Gvtf8iH_w`3TA&8kM#xb&eZooAFm6L@^u;%!iRnzI4MZns^6!) zpW?f>{Dj`ae&_fC$ICjw zc|W^O^XrqZ)IV=~LjC_K_2E+u3gJVa3!D-k;nw{=@_t?{@o~Ms8_%wD`Smp@k^DXm z{6+QQR}Bi`e;pBhEP|v(`kXoM7s&>G*eCIKH-H~4il@9^1%Ag)@Ybi&eAS>3{`V0j z&vyL3IZd>1-Y=FYc~g7xp|3qDnmS|VxT)i-`y88J9=>F7xTo5;pI2O-SJ;c26c0Ts z0kb!OR_&Xo{QJuWj_BEnC}m*BV{Rt?SI)wDzr0eHzoG9pL*J|T9WVc10^h;GK4{8PVn9OAiXZ{9}SB;o$yU+^11{|%lg zFz;%J#I&zD-YEZH@%(+a{Byk>TBQE%1^;1&E5B3B=Yi?^PUT-Er!}2PMfooO5?yVW zHcB#$NK;^#Yij5Nvh&%(?bS_FN;)EQ%?iwpf5$y_W|Io(RNo(m8>_4KBNq4Wd@=XV{p() zLDGzIF9O3{cY%-^N$8 zV3=R^6NgZO<#zz}d`Ogf9>7|_cL^AR{64lxC)M*t{{EmD35 zT+WJ6k32E{UoPui6nRFW(=X4992weyNw~g9(n&DCp0DJ&0Q&QCPYNDW%xyZ0D$08u z5~dHU(%F3FBg-nQs=~(}8}8SuS2!KtXC2w=xN!E!@KJO{?WWuA1u%!U{Ab1~$G1FB zUxHJj3d<{s^F|f&-dfjx5cscl6*8eS+ep6Y_KD@(l)K7uTCh@Lf+;m6Mu#6uvjPERom+3>F7kJd& zPps{kdiE3Bfpq?>;T69NJ}~Zjgy@^&9J`-E-;6FD)5Tgo8Kb;K?H`DX;yYP0Gj)Y{RwmT`|n>ZcvoGifjg0N|nEbO3#`2pD{bKW0ri1hD)CeiU)4cD!Y z!9?JjukZWt<>AB;I#U4U5bWgeWCv3?O_@0FkB4Y{$iIW^NVz_AkOb>#_k!^MFMm+s zqx#SFp){ZQD;l9O$`=SP`dP)B9fWO%GzEt7<7<)i5VVPo^JI3je1q`+FMmwm_wiX- zI!v9{UWg{-+^I8Q8%QoR)MT@6Q)0I*u1fyD`=aE;IZUZYN0x{~KcrnXIC}Txo!K%4sa< zx`ug`?SnkuPwL0e((-&%K}Si5zG;Y3Hc}STl$-!#eTrJoM{;@)ad0DYidJ6df}TGc z^l(3|P1g)#{ewn7ZPXLx{`Qv7MaZN5Db6}eg|{5*eTr~q zetF&yc!zKZi0traJQU1Fya4ew)YqN(hdqp@D70@2BKqEas_qd{%^ryVd5E$M>>%lc ztc%RcFN5?snnwErzeGo;{W0$U3;au)Oxh`Yj%R)Rv$o21>KWj?jyaQM{tRC;tY6+! z>r6=>UPL_8)CXro)^PpBUV!E2Ny)kEO%+{EC!s1b$phm}B?F1`ZAA}YY#8tAr+qEn zd$19D)R#{^^#$vxm(OYfJtQKc=QBhp6Vz8uQ)Y&-VYi~^c-*JDzP6$I?2N^X3Z26h z+C$$*fIZ2e&#XUr6%}JkNSE`gSYkvU*1JGv6o8-8bj>jEeUi?U5JVqnw`Vm(pY~}) zkms#unEzj1#ZV19T$QJnK02So4(>secBCEL%xTKZFn-O5UcZ$a$BTC-^2o6f?o+?X z<}pOGpNe4NRY%0GS{y@geVT*q2HPK1an||8Llzpiy*OL~nWfp#;qTFCU}t zd-2QG1kVV62Zu*H;UG>^CeHgC+EhwN`rUqCO}}{fO~6?|%SX`L`hAyQReL4A!yF#% zgs!-jBW}*S3BG%o-)$#Alj!&ngZ1Le0KN)+-^-tJH%fe%?@u_4-=lv!LC$S(-c9hQ z@e`86!H6BCom*K^m8IM_Y;GeRF&~hC`TymE4g7LGuc8XuL5AWpI1b$544aa60(=h% z`TT_QZazuR=Mnv`eAV=em*3-o&+*ISed!;T_{vm?5+9gzPZ-WP=-*C|GUB|Ozj6J; zpaZg~mtSs)%zB;x|NnB+Kj`Am8CvGH&k5t12FWkcB7NhWcgr*be+8almV?eqBKi8{ z9f|)8;5Yq+x;~+K8OrS9hxq>sqU705n8;~*%6YfcD*dAI#0T{b`eDm(+ZQpQ@W^92 zV0Mv+J@s48(DMW8uM=7$rXj+PNq|k6&=(PVEcQNx_`J*?vtN?OLx{2r>;(82kfy-2 zZ$+O(2@hXKp}xIGcYXJ-N1ia>mi;xar&Z%5XCa8W*c$o4e_S1K0#8D`NSqACKKKlL z>-S?J(osek%8r*%BYy4pb?{w6PZD9LC(Oe6%orPF6(j#%Myf=t{%-=&N zDA);)BfiMj%*(dfzV)l+ynZz>3hQV;nJVm-7h0WWi99V-!E<9w2)rHT%~+8&ha&iOsqEeQ`beZ6b%n)EyId+=8zER9N!1Jpy$kDzBO!)icZovkhMMWP4ee9%Ne(x%4w1Z&5WQeT)J z*f9xTM5V_8>Y-;h=+S;T8W;2aAuS)@jv3IA*aGmSEU^E9(?k=)*m;}WKUAmoDL}8? z{Ss^NZXWAxrini>33*MwT)p_wmJ@#JnvnrUoZby*STyh!)OHmKyJ4Z=7ax5h*+1Ah&iA{*kXxfBhYwxn}idyUy^?@qLewx zlhcHbdDwlWkN~6O!;xMnqeWU?+~_G+i^S zy@_g{j$sFbM$z$Wdd1ssC7z8uE7X0$&;1sChjV0kMP+f}h+&n(tFkN0^F~w*l^?0Y zyM+G|#8Ww+o%knCQ-WdbYoYoLw(DKHEtg;S;lBWR-jok`K8?q@KKwZvzcgGJ|34g_ z?ZiLh`X3B~VeMNGInD-+qN8r_Ou1lf*D~4X$#yUr{@f_|?{avy6K}xvT?#*7?XT4M zAy1?H(QcqO|FpXA_&I$1_ltsmp~JJCcpt78G7N^bf49c(juSwm=&0LQlmAD6 zU)ntN^WWc#A9hQq<}1XFh?u9XMcY}MihA`tBF6hkA0mE>h`tNMH9HBmTrK>MHL89| zZvVh9>EB96=62#+oF;(G3(hI*MhXA8Ojloz{FfpR`Uif$KKT#u^3VFW){(iLxEj}M z83ewA{ z{JLL9yRZ9I?t@!yusRl^U#0R%YU#)X{Vk^n3E{Ft?@0QRsQ=gV15^&Y-oRH6v$MQ} z5T0%h?{*T_93U<6TnjuOi0+hNJ@lRnG{`?6nneBom7G`B!>IV3hFCU)guf4BOU`E} zWpJ7j1k18!8u+);oJ4uyu&NOwONPjn+^h#l)c?@05pokN`=SJgQS7Le@SEbeGM_;FG1|X`Rt@2oR;`60se&=Kg!c1|LlnQ=p^d@ zr#FV**ANqa*gKE`1v{yn({xR+toSnw{9C9Wl;^FH=by&p9{GZ`SyY z^1l(~KM>{ruCM$b1^$y2erMhl?O#<SFZiR0FrzO6Vg_W>T&4a3O7usEF zpXrgf%kZZ7Y(l*nh@Syh@UIGurZLPKzXg?);_%JTz*M5$#xXH*#Ez5 z5W|q;O5X3L%hx@Anco2ZR`T8Q`!l-#PlC;(`A&k2T1vk2&2mnT zN8TeCp5&YNy(#?4y+HOtGRCipSMb4UiT4O$g)-H?H?3b%ueqE-gKeir@}1lUc;Szu z;ObX?{%mLS8y*neOovB1xihCJ3+1)!kdim)r?>y|pQ~*rhmofXWmWiiKAZ3vD~bqT zHe!2z%}$nSN>E&~Z;X~UG9x2$#1)Qd9%4@Z_ zO0U25%QGvYKT5_~z{^a(A^QV(Utg6vaI-K!pFkrJ-qR3|itlJ8)fLhkN$t@4-&2%FSz)f4Qa&hGt8r%{0RQ<34N#uqfllM25~ zn=D~>K;23GrwHr~AV2!@Mnfy~u_(W;j=g5+_3MEB9rSv(Pp{GcFV+4=M#RX>b=TK502^T;N&2U;CkiSFYQ!jy$V_>YBC zTZVog0PlKfxpmEeBzLj#0!#kXB`>}`+IgXw(B@AZH+5?DWX66<)@k9ei&md+YHXrA zIvfkM+5a1~IsY59x&Irq{r)#-`~SDmj&M}@zpBX!EmZk`fflO#zd#FB{_mj0P;AJo z=`&_Jjif|NBQ&0ZGB^5C6Zv~vsY}BbOq?{ix+m@HoP%!~VBWIDzYuBMh_P#n)6svN zgX`n*EC<)O;hyY7n*aA+1{oaqqtoO!c+m*U-ps>?2RUg*6r-rIG6U=f8{>Ggrzn(j^tzmSs5jIr&nRYFdAJ-`_XG3`_I3(?bg8c3cZc@d40c2zqI4A!cjhE zd&llAZ5|tb8yn+)q$v;#>xcrizMt&lkCZ(>w6db92EF!^Bpdz;@@?3qY$tjALv~N# z)bo%;_ePg)Ee?lpk~7xFk*sa(7r?iLC@txJT3FfF7M3VVgh*g}HbU!Mr zBNr;W*wmBq1J@JCgylUt73)OM`1PA>(I+B3{xo|E=)POgO@680T)Kx9R`Lu7%Xuzn zBw52RV9!FF%XuiTHTcicpC*pST9LJQwyvRd%!lYbuf{^=Y`M-_>k0hk+V9Hcy2?te z@STThUj@2vHRNsRH=l|sDVHyhyzfCIncswnaT3xL2!@q^jMNj_2h(yHcz7`?{T0;w zUWV40XML)A^>Xy%Ql^*v;_y}5?T1>aaX!DejrIRauaV?PKZsY(81c&U^XV0$_bo({ z`AdioaGIVF3~T6o=?4+_3iLU2yNb6PRXL42iIy6_^1O<|sv&vgUr{6ZCO7jDJs7PY zZ2}rqm#8Oji*5?^(9>BZRF(Ld;W%P+0=zxnkK>;INs$hc)Y^^;qk zBa4QX7nbB{k<0Sj1X`&~e?WwdVsBD(Unr~-YvuYTsz0b(q4%TfpR6y=*#;5SNA_o? z|3od2@U*WRK)3Q|upa&xg>F@bB<~i9powIT_8Q;tqcjDAVHN+P_6ID2yx(m=-nxBN z9YeixU&V5#^M~oI;-tqGSnU`3*44qs99nud(-6@=P zK)XenqW^4RmF!jh1JS>t0s6iDnxA}+e+uO*57X=vcyOB0Izpb{#d^2(`&R>O9#sbOyAF5eV`Kr%L|K3^WYz6eRvpn z3HPmtmm%KAc?pI!a*o`uRd+n_j^J}KD$A?NO0ZXgbOG1HD~;=sxNc-9sr_!GzxN?t7`1%!%FA{6y8d41i%9qk?G^?zo^}iC|Ch=! zjGRaL!CSuk1q6Kepr}HvWhFKVKaIzU2CQRm@fxS;3Bj_)p03VUfd73teD2F0K!hKD z+4&-H-qDC{5l4!+C9M#=tVi|{W7b4vG3gQ7T-WtnUZgw zzcS>`^`2(Ud~$~$#7^Ff@#jwbKMudgctnhulmCK$*kCaaDEF2}qpYE$EiL@-#lI{+ z;>9{;z1rV^F($RCDOWczpB341_KLFZ&i}nJyJaHe)>X-k>XTuYQ9ECh@Agn6FZ*Z2 z)u09Af|N@|0N=q3?9UT{>mj-8wu!)FSI1ClB(GsoW+b;KxHugOA$N-`7-iF@a4rKVF1SWsb`49lfr;G zsezp8QQf1EkuMTQqfi-x)KfIaysCH1iTMqzeqn2`UGnKXx|y{ zQA<1AYTwqk@2uqu0(p z?2haFcEN$A8!-@M2T58p8cQn*%gReD3vuvBsk5@h>_&7C<518DaN>PPQDp<0IeW9h zVw-8j$RXLooi2lch1U^OV0hRiaj zi=EZ$Xe!}WLUe)8IC%pl5a8EIfqvN6Mr~)X8HZGfS{fNl`={k<=#ZuEQ-2a+fBW?C zN9Z24IbRC#2HxHc8q6uYorBGg4By9(eqUEx$$H1cjf*jfNed zhNY$Xv(cw16Pw?p`T+j9PHX@jxtyj)1k0K}UfExojxU)G+Rw&o>r*bY+TH9McemUs zLQD1>KjBIf|)?8OR*{ULVB0J?0T$eN-LG(`|Qh44dfUX3uJH@`~wp*OEi zn9vVUDg0Sot?>F24tfp!$Y$AI`Ta$1e>N27Mj{`^XUVsqZ-n0vovD4$%jiqK!dUhJ z#CJr{l5@clSS)_gf2CloM15&WDz|l%ra(Mcm#mZi7PNyD(9ixsy*KJ4AHp^?mhE7Z zf&ZR%u*txGPdnIT;J>FG^Z`GBb`UvbJLuRm#ymaQgQ+8wJ!7m>PU!|++QIrG{kz6^ z*08I%LZCh*9CVfl+!reygvxKiuIMDcaZM~ zq*nl*8f!I>pT}7#ux-hvOTl;=ZM}^&1>(WF;#xVLMn6CS_TC??4`!p%{1w6vJ;zt{ z^_v|{sSzf0?gyF-y(v|~54~TLp*N*Yn9#W&@Ih~&QuwnDKvr2R-0?r!QnK@TyaAg( z>9OanwwSt!H^*HmbD&e}S&wABFy{Ahl0n3}^pt-=7tvOyT#tzHKhhKkhV@sqE?tn{ zaW9_D(|$)ZxHL|8SJ6j$9Rb9kOZ0_qt22en`*sS>&{^^|r_AFtJt7#^+!AMgiFxVJD!RbyKeq|vMDIM_k^cS3DNh2|_ljN`SAOU7>*tkK zjw~^y-42}Z5jLvV&>uecR@009C`_FA0LbBWRv z2!{2~mm<%-ZIz5?AIbc6FN=iDfDyi3By4(Fh~#~6>0rzq2fvIp>$ZgpCei=O z@ray9Uiq=hnp;-gFoW~jJtrcM^!rIVf7Y|@&L@lAg*Qa!ky6INT3ol`w50PRVO_7z zUqwG0pM9T*&+RDUbM6uGSx+Nw#J!M+`{91X8zkK^`-OhDsRNx$O3U$eIA_(*@Y0dx zIKmaTsFL=GD}o{>xBi`G!ra3 z&X0gK2VDhN_t0FhXt_so@mM%a0&5N)`3z@})?Bc1nhjR-$)1)^G?(l#0oH7=XxhKI z=qi_L-%RBwD|hqgL^-KMbI}Dmzu92Hs&5`xLkcRnAe%#8rOnx{l5-GDHV0k#`Q;d= zG#jh|%>}Des#mk{SPE&$k&)T2woXIeh`pB-q+O-@Ro>a_nkxJP^{<23MzLFCj;FOu z(<6dm-9Aj&Rn0$t-!CgS$Fv7U-=kn}pU6~s?1a{XK+C_?eYO*|{Y9%CVcpV_V)&CvQH#36`R@;g9J2J?54# z5&^7xk4b?27d&MR#;@?DB%Lf0+NO$xcJCt&LVOzWjhLWyfD-;wZ$|u41W$v--xceX zyWWZTF5+V6wU}MhErPwjvcYv971N`w`xq}t;`6=tPsB zi?gWOP#Dtp`w>wGTHk>(mA4Te;WT9?7}lMY(k~4?3GKN| z#CO8jyImI%-+7FPZy%3ziHPs;sEF@=t%&b+wur~~MdCYjgs&a`JU(;iOc5V$23ge6 z_oiOMzO#l#(`sF^@xiHH`dd?;#mQi_sk|3vuIU_3zDsJ)DQ~T6cF)=Ot`L{`%_ePT+aW!1J5JQ;KgPl;Ug( z95OngZpu?p~z)7n_p{)9FL>!J~M!0QA`IiZc!7J|O~Ezlpd2 z5$h$|wHJ2V2N3fSF+bGi1MIzt!GeIg*&^=8n?>ADSeFpE4r?UtL;SN4Ig>=(S05rC zD*3MGH}1!t$p0ep7l6i-!2ewQPX)~R<&Nx;CtG-8k5AkIYoPV?kKJ^sh1-QoApEI7s^__@UG`9- zyiah=SA6Y;KRZZ@0nsf0roVyYw$B zdC|9O%=Y;g$b@tRZE2fl5r1J=l-Ig%ylS6Yp&!VYFzw>Vjw|Y&Mphk~%l>e_k@Fp2 zz27}QukrovVOob6)!VP3^v`V^im{H+EJIVi*{Cn-dpTZx{1o!l`e=@GAYbRmaRrq6 zvkq54wuOjiBK8o0T=cu0P{&$tL%*;aaVYw-t%#Us>3}nte;Y0W{f3!T{ef%LgSN2u zs4j57xrx&Rka)1}zu0N_=?t>?!`309-<`V<@jdvw*TC0(Bz)dizz1H4IQtE552?6xv>cF|<=q$UToB_b3dViA zZ9B*c<4?ZtD{ps)fqYK=OIvDlQMcGu>Beb#NHDAiZk6(`1)SRTY%Pz_NG?mtvhbjU9uVqV$(-VdE~jL~`I6H_`l--lV;i@PRis zNHopO4HD<|=zbIWwORTuFbhpvreON`^l=|_O3uy8{iMHYKLOffQzu!^)DP(=bdTy9 zjrrRJIZY1u$6gWkP$)9m?yL-apI{f_99(1E-T5tHcY)7<{SFU`xZh4jeYs4* zZ>B$^-if{+0{#OMuyNmpA1<^+jx8ns-zolS7fNwq36Af~D#@D=x|^%-g>MAwZ>C=&@JV*WgAmUbaqr!NcoiaDztc<%`@pcjufgxj%QGvQ z+Sd8~eTE!^`|BXzTO|R;eY@Q-$OL;OD0s#>yir*-+$7IMh|npt|8~1lPE!`jYdw)H z$2m1U>*{K<>a)jiYH)rr{C}{>cyU6rSUd($w0Z}0IvT2VJ%*kE6pd8#105I(pxHEO z*W5B4K>Rm1(Ci!tpt*tO^lvUB+9>`0SQgX^_2PE4)AzGpSy&5DxJ(#qladBsITs^p`p+#ERX ze_vPJIPmNNF$6x4U_*&0jKSI0@pR!Ba?vhGZ*+kgYr8xJU8O%F$olDyXGGSsXy@k= z4zC^2K7g{Hpzf3YY|#BE&6oK`;G{p)Z=%g_KM=7crztbRuoj#u*W1>9fbsX|6Q+eP zK9K4hjpeZGyi@0L(>dLGJ-=~2UQgPedjM_6fg>|dD?1}05 znGmh}3DI|zEED>Da9PB6nM4-G=s|fVjc1(F{#ca7NSQaX-yT|2jI{#X4pgG-&=z2x z2j{FIR&pN7Yd!Oo@=tyv_nBjl0*;jjH<*v5&Rt ze59)oOW;dZetgaugCF)Q<7__olPdEIXIE8@n{rs`u+}N(6_uYfeB9ItldGpI z+=e_v);h@P6#2loZ@0(!KTA$j_j!ME6glb7eQLOKARnA}(e4%eTlg;!fvjr8mqZ}D zOuZD#KWYz_Ba$v*A5449=^;&lc(Ia+jy%7)}<>#xa`s(vHQ0SCLU zIl;l=X-;qlV(K)3Sy*{EznA8vw|a~Vp6E05Ol18E{li$2f^pw&zZhkvbcX9`l=a=J z^H&1qqoEUL-ZTnrde$-^nQ0pWYvJK z!BOb?9CYRB``}N{yO&mAlYyFjBt6`XNV>Qg@f%K4Cdz9)zt{av!J6qJZq1(&uScAR zi1U%w48#EMT11@P6xfM)7vigkpG&;W_1n<;g7!N=E96AM<0k{3MFyX#so;%dUxR&c z0uet5l-GJ;p5oK!_p@6N3Rh5VH`^z+B`Th$|4kldTZ9(&qiY{|K1(_XH#aN{WB}KWW7I9hHsmJ5G3#Ta)<+WZcaLaW!))4Gng6~ZP z(U;zh?@v6&eQMl3jMMkMi+G<1?T^)d0<^>33y7?-wEJ5f46UX`Dsiu>w5)JML3thx z0GjGG>e-WWMuk>3vSN7INbN0xzI-l{_Usi&yCAQ$1kkbp=f)gQ^vKZtEw%23{QmW< zJ4r2sOplT8d;Hz<6EjZL=QpTaPC^#`eA0JD#xi{97kVbrH@=sOXtCzxv`T}g%SJ@pL4t2qzlwO;yK*)wx+ z-qVXBp>sea%-bXqo*0eqpluKdt7>qqeEkwrYt~ zh`?b#<9|BhNUZBg6oJEMAg)0C0uesDm<1~T#}P>f?nT7>KhhM42kYg(s`FXqU~S6} zh@XnMy5|u`;F~P_@m-ZZ_`eHrE#ktMQHgbK(3gF*x{SL)v%eGB-OvW6N!*@x>0$7Y zsqRxbXum3#Lym5Vs`T@j^NNmhfWq+o0aP16q4Z#9Z%xQFf=|*Q0pE?*>FF`)?582S%C#!LVNWS$&6Y z4&-(%>^(lc*WZN6BYj7djzHtq)W(p8YYl=cE3L@ZqiIh$5BV719o(z-?vkL1TUS``@El1$%EEAVn-O3A*hDkSos9Gbg&@{=t75h{KE!8ngYSH zUVX^%D~I-u#J7rWM8y8M4tTx?_RU`G(W}WsL?2Z%3Goeyzqx-6Jx{>d$pT|V4y+$L zXE*~G<2}1W5_pi4Rnjie^IpTsOGlRF5ARP9i2pR!1-nBBT*F_5GzH3Qy*63Sd(pmO z+N0ZLZPXPe`Q>z&3Y;9CHLL(4>oK33!$3Xsbp?(TzAfp~{X=E>uu?t2Nc3SHJe5%g z^bZ|+aGEkvUhB2DWd9I%hJ=H8IqBdwyetfkzefbm=Ygm#DQ;Cg@Z>=q2UZOlf;X~^ z7WXwDywZI3$Tu6mfLC5Pv^nX^X=Zr2%?z&}!Bbv7vz-wI1JM5{b@S-+`OwLB@`1+= zBLzhFgO$+vg<4HXujeA7?sd2v=kWb&_iJ$8 zR_$4cI77Pj3dD58Anvb1T+eWtR5yc;6q~O-D9tB+{u_7 zS0gwo^t&z^neQ>IqyOpo)Vzb`|BL5SN7(s>UEc}&{};=>m(nk=RgGt`kJ8!sO!{=C zw5>bAKhWt=PLtwLUTgU}aS$cqZl_-goYn9Ol;#sG+DL@`M5x(DXmaHv_W(n2kLyuj z^KjbvC>Wk*Xa=xFBO(De1K7&aVZ(}>pIV%zlwVj-(f3s(sqdkVvJW#v`!Djup1aOqc1&i`M$N!|Yd{-7^af56UWd@C29#o~&g&W9;1 zmfxD-98^DcBBHP8v=M9I;b%jd0>QN2A0vR3=!l$O$mRR)dd*Ha|9|mzdK>T4{F0t; zQRw~iEuAj`E~=aRfEWIAq$v;#YjvfXZ*luQQGoUOfsgo|h;tsSN9BF=V+AA2F_(c) zX~<58_8PEDqZ}*#uzR3!S(kd$%t;?ZE%5z6(h63cELB&a?&oYen4pH8>-b?)?Yx zWyHHM2Z?#jn1w7MGR7iaQ#zs&o29YNKYNy1(ht*zZeb~ZcFrv2!Hw1*&=L<%`96=b z`9)I9{efP;ugcf6@P^8F1tR(c+K1Kobxu=ef?<8UQ?1`u>u#_v$N3HneK!W5LTj@{ zWSQT^3GTxhtbp3bnE@>msdALdMU_G1+G|_$NN72d+OS8S@hVTC_{zm5F z_w~9&+SgiKIAU1kaGn?M@)=}-GNV0nopB}s(iAAK^=S(^Z``QA88{An1lN>$k?mA()V&y?FspZrP?*&_Mkvhc9U~NG^^Oq=vwFt}g;~90 zgus5>4Noti$7I#(Rg03 zgTcZ-#}*@cFdnDAy$jA3>H^ybX-Utgpl6I)2czt;&ab=cpJ}ah*LB(s1N`k6_R(kr zOA_HEzd?|lQ-dl8|FUC%<9n(Lo&$Sa=lnXgUPY-bdMF-BvM^$dkncv(DB{#gIpwK(c` zWuks3yX&JU8|5$I_U=b2UtS1oej{6!FqQ9aM8bi&>8?2c2WeTpI7j*0jcWg@fP7j) zKG9pM|Lfbkx_iO@lRbONLlSTv+o=3fEc&Lcz?erR9}0%4`k*!E$OL`EJubnU(>W~x z{gT{wh<=dzIo@|feRQ{HbieERQ zr(deWFXdOQo7}BXYLA`=bYe2<&;j2lqj^YrZf;HqAA4*VpL7bR^Gu}wm~|-w{5tIs z1}bQe0;8}Gn)XbGr&?|1i|*r1d!ifG|1X{=v$9@nAidCMy2)Z4R#+)tAiY?Kh&G`c z`kHRo1AsIIf?@p>RNue59)~r+#u4KGjQWFiG}!4iM1j~B@pKXF@~8;(ItS-_-+=SI zuS85k9E>@h_{e9~@`U?mnz} za7BZn^#OI+>7U46NbAe`VEX6nZkX3tj6RG)efof=Nxne(@DU=~3Tl@ygtNQ7$Bzhx z_4E5mAJA@fUxsIgMQyjd%2w6ePtYk89Z7 zNJ~0!KIg{0s^3(01L_i&3%-dG`jBV#tv1yn=q(rW|6k8AWVuAeFG~jJ-rL=l;=34- zh1iU5WW*t6BKAX6V=oCQw!b)ck^;`9bQ%OYGKV7-wK_8J*MCGE4GyTszI9{BK+9 zO^X2gN8-CA;u|wJ;YgBv#A`+1Jbbg`Je<{W*%}d;GgQQFKE{`?8Ix$Q0z1zUp?$yM z%#0Qyu694-+qj2sLGAo|Ga_mX6x!`HoH0gy2=!Op??n8OGf~@X{dSaWw;MfQD7$&j z7n0zb?R+5#uG!8PlHi){d?6(}I$sFi<)sDDuq`6`>8jol9fH?x=)M~L<)3ANvp?|% z)2`M1wPQK(i!|OAN8$S!3q<_M?M3`CSBm(-#rWSP;*WizG37x%^snMY#I_>-lr-df z4*CCs*dO`VHkzN#RiX1i>?1$tcWLgy6XO4-&bjD`@k4IUo)~DAjV`YmRz0)4`s`Vg zM@^eNbKKe0730TEo;3CBp4^_QSIP^AjjS3~T3nfjErb;~(Xi0zb|c*!C3$0v^CI=z zM;*ujj)zb*dTA1LUR(@L<+%V(rry#IT>rKQ=?F$f)Y~I5FVg+i2tD!Ib2#@-t;ev_ zIwaAVOZc&Qx@DZGbLXKfkxEditbk6X-3b=K|m(S%F^%-x!Gx-$M+2 zd_A6hYqkEHNOsE&dZ_6IZFbs)R_j?ruPLXQiXKn@A4N{v@+VIle{R8~^C!)iG;Jzp zV!CkFS{lg;w;a08G4P&)XaBHTpJU4DLPay7FetoK{{vdD^%M(0KZjbdgSx%x*U5y56AcA9(h@)e2M7@!Wp2 zQ0<5GS%tP^ocrm26k5V-r#->zy!dJYi>CEkc`cmdmEUiiA(wh=lojL_+VEG=G2W z-zj(at*Bn&JEEbFFeg@!YPFgzTDkRPg&}{?l=g$w>MT<)-k15)@SUEI(f5akSgmk; zgsT@%AP;73C5!Y*MqEbx_*PktbSBm_f8Tx>A@>hv?a)=utiqNmUej_La?=JVUm8Ob>kbX;i@SZWu^R+=r-gOmhE0>JGZnNr%z7Y zPvC=Vni2IH$t&Co{6J=57@)d*!XZN*yYQ^9m2#C)eqlHmb-N52?eMWy%5-1(g%4G7 zI9k(0|312ue20#kF_UzP>46WPWE@U6=;@~9fH~ohD2h+b1pgA_gJo891}N6D!OXUwusM!m>%LB~l}VdQu4O1pyl({MLDyV*+VVV2*q zl5W&HI}LTB;3%ubLn4&#p{tmYgtj-CYiDbTKptq_*e>Mx_R^`e+ z9pOcYB>DLwP*Nfi3oy3oaVBD^i}8?Z1vd>rgnwW&|bW0?mPi_?4CI198IQ8 zP(d#}x5E#MV8X+A4xes#p|H-nTs=3-=XpiXJ&n*~w&T?9Ek{HdLFO*L$AJ&@6{g|- z3gA1-M-RTU2zu=Bts8lkJ6_AlK6O(e4)4Z8lLOXj1EUXgPAcW1NC%rY@5ut5`{I7m|^srtP8?2D= zpN}q*)9#}Dp_3+KpbGd@|IikYtkUtSgRe92C5farFxE>SF07(w6h6bBk)Eya4MM;5 zti}l-u*ltU1QwOnGmc0fr1DF7Y5;cnn3(ieN9GL5q5g{7v-F-UPdmLc#tmPBzk?Ki z`gsBKZ{s~X^LAkkZ{>SFTX4m21^6(RNYEU9PFD03%8QRe&qT^0LR(>vyTM0KLwb7|V2?pO z)4+>)ZPHultet+Nu#W%5N7ocQzY#jN1JCi@;Nw?Eq3dF%CbSh}5jRAq%k}ukH@QBM ztVm{PPaS#u33%t?9^{bzHt^#60hGgeK1a!m#*bJ(eDrlu==vw)2yJ~!;*!5Ux}wx4 zmJ!Jc?XiRJDkY~WxR3SIN1w0onf2*Th3|C{`s!tk6ZkN?b?1Kzr;dkxKHaQTc-6E6 z(_v>JgtorI|N6&H|2QV~YGBqt9-rHpZwq_CnIdr7aUwDAR*^Wh0`W|dc<;4B9K8?U z*x9W~Y5spl&NoVZLtkR2{|Y&u<|}usiDkW*gXjD4ywLajZKW4i;W^rcgS-3mVjk|V zX8J>0?=boB=>^v#RaSbCj@MaV(N<)f12`)T{aC8>19c^RJ@CQ~Cg=`d_@*Y=JJ3}- z1IBSXjIa2)YX8aqk^Vj1LAl?+|LP|iT}AoXx}#KYF^5U?hgY#-R`J<4zgo8fo?kk-!nN#+u4R*WnkRO^kgei_%Di_b`<63MA54Z)Ugc6 zDx;S{*TGUwkcXWCd*`4MpPc$hIYFoF4D_!D^@}2>AxubUE8w~z3SH2voM?K5zAS@e zc8o#SKq)WC#m=|{c)R-O8m8oRFrMEbtYn{k$bQI?iY}KZT-8HYG`&LGz%s*_Q`a+; z4eJ$j%FehOczyOEWXO62ow76T!}F)3$V>JATXvX)`RJnl40@Gg=oPgI86>MSK@YW? zU%|&pcmiA}={}XMol%MiS;jIr@*ukd^&dKIXDk4}w<&&&{xst+Oi5_V77<#rSyKgm z;VI_+^cS9=rMZawX;aUdbha_$X7;BU$`07_iH5=dcE%(6ogGY<9s=^qOc%+DWcHPTm->I$9nd{HGfjy7sPjyhScS^Wm~W0xb*@r@iGLMLT=3;QAy-^$px!CM~C9jPZv@jM65KlD9s zp~@3>Q|16Xe^otK{c6T8+{YnH2%#;f^S}Cm+{}4ys&`xR9ocDLIF(ms79#qJO!%uc z-OwFbUT7yW3x(LT-A7lNq`W}Cop~CbKOTjy;}u;;DU$dvioAYv>C%k?(={5fNoL6J z&^18H3%YG*ULwSab#Pe#8TtnMYuQG3B zK0}*7Gx?2H?j_tjmCl-p)~|Bv&w$qD1R9=(AV^OTfF>lI`t+lwFYJPXh7SI-T6J>%Eo58=}y)P0^)0CA`e~MP&||_2_5Nl_li`-LiY29KM5G3AR&?$4PlXx9lFL3-R?d z-}8LMS8qI@g6E@r&uRRRegisS_xKZ@LpBUw>Op7+iGeaE;at& zg#OG8QRv#N=_)EHE|i3^9$X68@B?5z+@(wT|DgkRj~jqj&ns%Wl>Z+(VE4EM&(TgX z-6mb=-w;BZ8XD(u`%*k@{JF)|=T}db_2oLigsgg?eminfet*cr?(qQdq5olgnx4y* zoG>2l@rV$g?TtduwThlQ`Ct9`E{M3$oZUH{h zBlHtJmIL1cA3YB!`CN(TtAu##gedepqv!$OZt%&6+LLWekI~90IbqDivUk%cV z8}Mu`@MinydQr*g7Ciq3&%NVvS?}IqYC@axU8Vu z7tvO<0bYN-TdU;tDxRm}d9-@>3sV!?gnrfyQRv#r^76QLiLQeoiykC1_#GU&zESd8 zj^}vc4S)UHq~x^<&*8Uy<+~{QRU_&874^ssQRvz(=`stF>BGB|NFgnKDqavoSB{3nVp@To!xT|=?w8u=NkN8hrK-4u<+yaS@`_P zIG@MDr|)IqMQE@8_M!DcaSi!_9gsU2a=-4hBebFL1MpL0@&SJ^P%mR*d2OS=n`YKJ zh+cl6{la(=SVNtdasZv%5qvkb*_dH=d%-q@KiG@w)4><{IHIoVjW!hH3gVA3n741h zc-ggF_IH$}pG#2KfpB)(V_Xcn{QzWMC1qOi#hL@3HTHk zeDj6ApciY*v*7!D5Wdx%MD(|rf|mY9QcvuQaPlpxsXCVPLu@{VWHrWpv!3vZb{Y?3^^&U0DFb4T4ON&v;c<+ z@cEBw*ONJk=soa@jw4+1b?Fzc4473Z5jkJdEy>(y@LeMEoY<3Ljr*Cglb1W^y~usi zz7*P%VU7EhvE`dx@KdF}Fs~o;BV*0rK`eE>@4@v8cqO90J}4_={D^#|(wDknID}np z0Ica6i39%A z8uKQX`*X#Yo=Dr?(%QyHVq;YZ{EYiu$Gjuy4NzGk_+h@VC0>*wO}eNSUPMgKY8fcK@_9Z^4FAJ7D}Ask8cE-|0AkqM95=PS|^ zJ;abdw%6gcsb7zUM#uI6ov#RA@oyj+bY42_!Do6Pku4@|0w&#Er6GR{~3Y&$8t}>qIbbw9EY;Y-NEE0s}y{RCzl<0 z79}_Opy&_x16IXYtr}mAeAHNs$2g*Q;og-G{;4>VU5-7R>s$NpLTn{mQ7`Xy=ZK~~ zj>X`PBYGG7uW?voi;Vy1G#2&yFW6&ldTy@U9^nH-zkC+bEP(uHNxe(EKwlN(+mC>s z#n=g$Ls1o#J>p&;YwTpY0=f8)@kRcM?2)$%#Sh{QI{L{E6faPl9E}hB#n|zLFYFOE z$o(YR#~Qm1eBnEYvV-po&MSK7Zw5~~b=X4?z8RA5e9$h!XPUvcMA!rLVvWVPdc4XX z$o|LW75y`MC+yd8sBtxvyofiryv?9ZG9P2`trG13eOqG@FCDM)2PWU8oLlrxjGKGv!}M&xlRNlFWS6VG#quJco4Q|jT;PjMi70-aewE_W*zzX zH&9*S`uNoz`A8q*$cLhh#$ukJ`TZc<=MBKefZs4zeL7|P{0ng8A96s4*VnM0alJU# z=$+3h?(_@$8P`W&5bd*M;j&tBsdHcSIYYP!MclF#mw5elpjo$qiR z<5A8B&iX-zLSH`sJ_&G)o5Vq`Yw-JC#~sOeM(_L|{wu$ruL$o8>WZizZ=piXM!JWmr5voLWkU*QEzKpC1a^+LF$vqc|`BrEO?1;(ia@0Ja~P6 zw=-MlZ}j-(=wIpt0Mgj$>sgDUq{~91o|A+gp)YIP1*pfDu6oXt zdc-__+$D@9w+5-F8uxD&yu~-w)2}b^dj2HqIn&f9>@VC^Px!8Jq|-U5=NcA$QyT8~ zj>bK0C*re#_nU}YcW^kDMKk#?oapwfgdQ+Ih3#A8ZigO@bLpv7w&x_k(O$`gLG*MM zuVD1fznc{$J)NsB2t7IGaU3S?&KmO%flBR3K6M8VD0u9WRL6W8xWJkb^>}(R(bbT+8dWYSO!}yqZjZ2=}rQTNp{t+KP zobuBBe;D^*+t#>G0bdkE-bW$t*>+v@nFnQVB6;n>h{shrKg8uNskeu_?&YR7!#Jl7 z>5l{Druzut)6nOvI3SPv+9mf3QZKgyJ__)yLFC#BxlU1>j9-%LX_D(*eUZ!ct)m@h zv@W*=>)hunJ<@1O-HxAujED<3t&s9;k?jPT;>MxAkGbUeNVe0xfF}ZeOAvX!fjlj` z%JvD#^FGP*y}rif`Nl1e-Bh9Ei3v6yXhF4Mk~>r3A|>IG-m(x&bGSK00_Ko9WKBVP`phd-f*MS`y5oAj^`dN3ZC-d#V8O9eXe zUFryEKg4U}sEuK_q?@>l@j-0N%RQq?{r7&AUeE`G|J?%KrO?YJr~RN0@c08hz=|se z9CJ3Rl`cO{+SjLm&j(0K);7R!23Vs_GYeUY`804hi!0uKyGj52EYqk@|FsHps#sv_ylmo+r*XUU8J9n z!!!POB6bQmNZx#scdiEU{-pCc-0yL_^_N$3oNn!`5#&zPv@H9A}`uzKR=mqfv#`(Bs@VUum7hvxaFMb~IFqXy3`iI0j2t2G=$A2bh zay)Z>)gkg2ap!Y5e@+2(XT@#uO#j)`=RF4e9>5>;O#j@3Z!+NUHSs+?)88=R4{|uQ zhZT1YK3hH0A2QqHQ33bQ=fC*!Ouw1+ceck%XpfN!Zv2uRUQg}us=gSs|G^Grb98Tq zh?nF3smX=zeKa{mpM6Bh~{rtpIyccCw9wBm9`#h{JQ# zR8t-iQV4mlRvX{fQ-09YhsZfb_;1(c%ePZ`L*94~x<5D1@g*} zr8{}!2Y`&hBc!~)a8{yUz<0*a@{}(#>^feoAqaVq+m5gDz{5M+FMc@W>7lD^pFp1Y zD3S+GKptEk9q&LM8C8agzv3}}ibp)FjsQ6@AN=JO#9hc!Vf~KQFs<~Z_+Y&*{c7CD zOG%~w;-Tz39ywMV5&p*&Gf#OAJ52Y3c#%Sg@FJcl{1q~_c*;k+^;p89I}WJw#xLnH zmh?DHUv!Q`LXUPdi~bNIJ}18#KSPrd{XU4lj2EE|w+q;S6~DqW?R(QMW^o$aE+D%V ze~M??dqzKquM%*-_A#DmkC8siet`E1b?mY0qR)DuAKXInBB3b{Za4dke$PiA>h}ZJ zI>#L`?5Oc3{%nw0s;H1&Fy5N-s_};KmgB=mVTl(c4vRmA)1r2?pd%~(I?uE_O}WK< zMCff6;5T`uHJf@9ep2YI3h>)J)8?4v#r!P7|GBEOXIh?HZ+Jdj2j;c`2lN)djP$0R z7xV*pO@GOw(!ZcLjDhi2*c?LYjqorBkH1Xd2J}zqSL4s%aG|#r;J@IRHrAB;It~|l zTfwY^BRy01ntBs4gV5V4DF2#g>icH-+XVgj{D;0gQ=ekPoc8tr^!A2Euun*DSCQTx z(bstY((`)sFGqCy7xecw$UUjag|<7wdk&w+1a3(E-O1rXf7bzjw`b}-ru@j=;IM{u zFz=QEz`ylOz1V~!SAs+6?>4~qd8W3Q@Ye)5x5-h_vIzEZMFP@_RDYae}&#&fL$Ht znObhjy_>^HZ&p0lk!Nb62^TSg&>QBw31d7{V@x;}YH&o%kK@1i@{}E-xDF2uQ~9$5 zB)mFqQE=lo9C3CM^p;?c_X--|-yP95>~Gu1wG?4PFqwrBe$N?olbwpVI|1v431Teg zEV#ac_(6`>54b*2lK^{^^b$`64)&}ef7T^EjyD{*{SCZeesw>Gi+0)#{A5qrw}ze* z4&!j)A8rEt4^P<=!#^Y(Daup)9lsCobWhnVv-}tVpFf%Z;>%N(!A9uuIU!!a$*+T# zm2j-5EY>WaEZ{^x0lD#nqdjF21b@|NXWT>9A?6v1iTFkTNT7T{LV>;>#J?EPd-wh& z;RKK?)8vGIG4-n2{bS%w$LCFf8_=H8KPRMfc*J}$eaAnZ(yxs8B|*dtydMD9N;uO~ ze3z-8qh#DUUHB2q_Qw2jq~{5il;O_7UTL#Qcp4 z(^K>y8)*B_xA}D;FLL<_2R%i%nDV|S;M{*cg>i#r5oCm=JUqUnC+|mhhb>BkVEAILPrZ-%a>N;D&7H?HnGlsb10a6rIS%*m^O> zwS@N|_Yt0=3R5o!c{x6=VGOepM|q0ycs!lQOZY?3=X%=?c(JEwxJz$|7W8K1kX21E zGFb_Gp|`}|`ck0Z6cd7O^_B=S12mb?dLz7{_{cail-?2rsfbP5-+K!GF!C&k!#RSm zC-~vS>7K%G480{D!Qn!0e*iwtQ}~Xdw?vUM;BcH-ZfH$u@jeo23m ziRg*?VxYfuq|LjX$5R}cxKNW5`U^5I;CKzd71IEL7i3yTP1BtJI{NFVB(Dq1pSK@QAzzwiR8D}Q>frGImX{Lb}#IGh% zU%eK1(v=6$L;RIZ@y-eOJckeBhpY?nS&wtj=j}^A20G$0puc3|dOG$OrHi?oE!6+w zOvYcVIFA?R{wHxdcs=JS;PJj34-@a_aA6-nmfy*LdHG}55q5cDf1>|>hB`%iCM8gLbA0#(bjA3qh=^ar zUy1LL{_M#BA6IprO+G6Y*dgQN4i>IfxoQZ&bi*c_oSJ^3#g?U)oR;Jlx}UnI@*xQa0SS(_=(=YB%V{O1jCDpXs*4MUeMd zRo?g||8+IV+n_Hx<66iorUTu^6-noTj2O!~tpIt|_(phb_%sTZA?*o(9C_}f+dLC}CS2zKseeL;R??lG3HwaFp26uyY!>+{{NtJM0rh{=PA-Ms zHj8>XzM;3IlSyyu^yL7*^%vI%lCTDzr03%Bb0OAMINlAwy;86YskgH^oR7Cj$h{&S}8^_qssxG?4G3$%pL691nTXkP?Q zLrq4$F?o)G_ZwfANvA7nJtB1@a1Liy3iQUWyZy%+v>n9=etf9S$=|>SQ$3QK@+>h)_4Ayilh+i|O0p0pF-v0A!E`fG}_2~WT9YFR2#RKq^{z^D4 zuK(nGRJGBQYnl3)FW{SXs@jwDt&vAc7C8g%7n4g+{!&lQhi3UD2L1Uga^FEu&T|Ae z^|uoGllIK9)fefH@EkoN{r3;N9$3NWKo_&Q}ZwANu-9JpRJIYlyDP z{`M{KKf&iCQ6{7wMcfjx`EEtqlXIJ~K9hVQzb^E&1n=r$o}9}}JzdJ-!Vm6)p7wik z`1`p!SY(#aagY9D?h*L|)}_M7(CVl6Ifou^g&qM5I1s-kpFw(DuR&aoU+euI>YY(K zgbg{bQhIp=R=%*TP%JUxNfi40LlII1IM$ZpTF zIRvp=q5s#>4lStfPpB`(XkA~`J{`>S)%9qf(Jbocg&2L`p?&p6`+W}htANJ|UK(!7 z`xE3%uC%MkA9e2lnFn;Jg@WqsqH+)2RQsr*?d{v4etdwd`B5{OouLS=rIM) zqxf`~fIGgS#}v9xEhSc84&f)|?Bg%!aWcq_)#SR@BjG3EGfI>RrN@+hEHeId$T?Tw zX*rc1Q(%vX)yQwq5dcRj0se&ih8J-Q^E~hLC*)(`PpF@IC!J=%O+A)Ek0S3On5b{k zV?61xTwM|Uk3Ua>?sIn9Bh5y-8*fq;gWN1lu6sQaehoeqqD)9VPT+pXN`4t~t}*0P zdW3I+AF`5P2mIV1@Oix7Tge@QPkNWB@kAGXmb6Rmp zjXx=MkW=J_ypuK zX?|ns5%>Rn@}_`0zDbX(NRKz@%UqB8zA^J1KLVw*V~}gVChb_Vj{Li%p!AdS1jyd5 z$p(&hyG8ty+7ozp` zNO~RoH{#I$i2vocm9mLVxr+_xA^e!Le0wWy;F1I!dVC&wgslb~7*|thziY}%8pP@9 zaYpG;hd=12UGH;Ac^Bkf*W?2A*TG>VmzDCM#r^v4 z<@p)%V5|%{NS>V}&#xN9+e!OhLmt^wq2%Fqdq|TJ@;LLX1QhM_rN*;TzQHTFS%1+! zZh7c6_YxKUgAQIkm7nr2D>a-=`h&_F{X4Zkme_0R#%6xcNLc_d3E^H z?Rb-#1#*WeYVdRJdB5t{gf|i&8BYX`Gq9sQ&h~6wxqMlJ>USNShmhZ^`B|x>*`#$L z?7Ow4Rx8kaPy^i&QAaFX?Y8>2I;V$n~ekX@~vsi~Ha2lP8;btRuL=FG((oQHC9sLhSWM9V-CAq3kEy?l zS@g%BXd3nj>93jecbUG%^%vlOb(qt={cQv}ookW(H%R`K;+xd#@wq~<=K2$PKt#wc z`$8Nn4=Z&In;6OMi$!d~Gqq@ZO1)8m@!OwGzM{op|d_(s-*{;_}fKj#xs z74M{lgU$1rO-Q@sc*rBBJ|l1g>{9wq%8jPJjvVR0P^jhyuHUbqwH==h z0mt(u97pFGj1`DEXk6oMPyPo!oY(hU2kL+2AKosmc;#fnp*i~723-X!^-DJXO&%Yx zh+pw89ByylXgJy1_&Q~8F8a$`TXlzY(EnbSw^Dy(dB28;Kb9}8wa4qgxRr>A`ut+h z`;B4U#%aH4*#GzO3XNl*Q2+l2>^H5CzQ*+w#DA(JZ+HHa^6sgJG&$QoU~g$d@G-}m zUyb?98Wx_1jR+BVuKh=K%o~}C?(hg>nOGOhJHw_I;>;Rz8M@Ra=JkzaQIp<7`AsZp z<3%id{A?C=bwP+y#^qrCVtE~TYH^tDXAgIfCxPX~sqxO${>`R+8U8qJ656BEV6ILP zKc>Y{dlaZE&>#Atz2Bhn=xMc03mfZOLdA{LuhY63|2sHoZZ~OmOk$;Fu-s>r9lFNt z=H<1^mIoQP)28ZbT4~c+?$NGsI}Q8)KE^yh;6T1AmE!)i6E(~??k7!qRDP21n(>h#Mu0!1`HE|tX=-i>ZZ~!w z#Y#Jw<$M*wZko`}hpiiZhW1Enr1n^+ zFY)%!;~4E{bvDRfZV&7aOuI&t4c#7ucOyPm3EYtFL3p>}BXbr3?SXM7`!eKIXq}OA z;*a3-EyfiQVVzE`!ktA92w=P!8U$d2+)8Reg2*^}J;6Z`*m$h?lmq!Y4-o5>#jtuH(KC-yTq z%>nULu;)8iN75cHS`>1`2_I>)(jJU)fc%|!|BdeZgdNb%s(&KxNPQDkeP7TFzzfnp z8$rOxZRS_OIwxDSx$(_(8xyU5nD<2Zg_{7}tCw;R9S7gdNB zFg`BrZM9$YCOA9s4+nlPg)j1P8U1l>IJ0<=50L2Rc2je@Kk$cASJt20UXN!}x6~;- zXWotoi*f7+I^~Cz_A|>o#P!Z1{(Xahr^iYt{q$#SV zydRGI&eae3GY~2?*&zLk;tsTLbKO$$B2>Xk^f2;AbI|0*rd=~6C;&X?*-o<xrL@WJr zmX;hMU%0SNryHGm+$?zT@(;1p7t}c6@<$76by(oYKc{bj9@lFc_6h0n9@67$`Wn}x zUVk^luUg$yx1^;xgk6qOL!s8sZjjxo$#$<#!hav1w?vsBc1ZwXm;a;bTIo-+)Va#8 zT;pb4%W5?Zaq4rMQGN%*Qh;1{ap|+JC4@frLZ5byNfX0}Wu?DE`rNOt@p1PvWtV~a zR69KXs$ThcDA%TliQz}>hkns@w>`@EhnKHJ6%UFkI{aIQxQ1^l{d1PGHk4kQ_4Ll6 z*NiZ`d`1*Y87{_Ey2#rt!_sgz^hlO`6Fbu3KQo3wuhlk=K11H@$~U3cj3e|Vu2=m& z4)r`!|1m8MZT0r*0rapnE@=Kt3~w@vrlT6tr;IzW#+p%}**UM{exZyp0v1yLCY^NP z%bdS~?;Q6`{9NG6xi-fS7T=io*cYB5$3~97PmHUzt@VWq7vi0TtBDjadPtDWw#GKyGoin0q=`C5Bg;w)dL^=M@r#gbm;sIDrrl=Pxe*INLE_i0c}qq;?8WKtg2xm|Ur{;KV2 zMtfshgK1oyucoXGgWb6EvO(<1ur9;C9tK-G90<~1F`jkR?o_@FAGuGoTf5o;+_Uj{ zMF`)mT@n5T_?&6r2eT_>hlG#(aE2W7RX@rci))wTo;sOF2=GfCEaK{s(hiPO4TInQ zEb&Ypce9Ag{1T4bo<0V!#DP2>VG-l-?s|$>GK{T_}7%P*kC%*R3^(E&xt?g8rX!G*!;++g? zua`8r(Bp{NzNewg3!+T0cI0hvKjbuW1d|Ko^D&j4-vnIb8N5G2ACtDZ;9CKIz^>P% zlU#ay7w|i6IBrH0?O^H=&;R>yosFZM_#8)n z_z6|`PSncix6bif>Yeu=grAKRA9T@P9GzyYM5to}`yQ4E$jIoZ<<`_#ykv zHnfM4gUG+e*`ArvfZNN3EI;1ao|(M?$M~duZ)5H@7#n$(g;x=l7Y7T7>5)o~`iBeMht{UtQ;MSj6UY z7{fbJ^${Sa^edSo(T@2Vjg7zC>7O&_v53xW4)@l-%h>oSE<5m}e6n3W?_F21L7 z@J3hp#ej29ByjS=UGSxV_q5CBUgx6U%p$}7G~kJ@e$ooK?9+sm^I{M?#r^*u+9d2V zj31eWWT)rpYuxYYe7zn&go*O!On3eKiA?0lGcVEPZXrGH*4Lc< zfx1C)?eezvmimQrY8%_@p%>8~aU9jj$2ZG zOlKp*{5D?t6KpvBr{u^Q2za#tpGNz&X8#O^V}*^Q&mc!uU&xV_pf7c9#klp6 z8n+#COsj2NRJ^>g%_&caeWi5oU{+S@|D_j(%J*< zJF5WlEwFL)8OfJK^4SEOaS7JTOX?eIR|mFKD7($72Dzg&htP6mquvv2ytF9iIF?lb zxS=2H#R`buv*tmrVDT2oMf>-%Y{PKI@3hV+x~*!gkn%Kv%tE`Kq55IgY}9wOjfXu* zgXlkPhl>C=*1u9-3nEWD|@(4+{yV~t>`1fK?C+dkIj3uQ9@r$pp z=xv|ay!08#_b|z42L!x->HVG6Ee(qo*SDz7g@PgF`4D8bYRaMIc^dM_7=y4AUv&A4 ze?uON(}{W*lY>M&M40|_`1zfX=XH+b{33bYB6+^l*PVV)$`jB^UC8w_$nDYOLd*3& z{QFLh7j>|av4njt|BmPpW&CCabRgnOS9QZ zq21!O*ynYczQ22+yY#58}FUl z7#nf`89E$hJ7y#QzwKtbF8U1eX7?a@57(ER^78k^OsyC1rRF&Deipn(Pi~u)B~=_k z_xEQTem#^w$?k)Ci+q!}1pR49JM$4Ky$UpKhm34mWDnd4``A2RP~ z#3|Y1A-6pQ*vKUJktFvdeT~a)K1bXkHR>hq;|VP{o`sez`~#;MQtlMg`!p8$eP8A+ zeuS}@M_qE^{Xd;efcIqH^P!i16J2n;XQxvP)7~}f8SC34NPEwP-1gdlmXV$pn_WP1 zAFr=*x%GVxG=4Y*?^bT?@5(k}rI2#ZK)sKKTwdnAZZ>0mPIk$Kn1S98l!1KlJ=1X0 z*Dz-u8M)<%Lq`5H>|-{7gmBn7?*HGGqD8Y$NNzvLeX73ZY;VK^PO-ahZ|rT$?()89 z#Jzjs;@TUU+A=fzZSh%oY5b^(=XD@EZ@&{XE=JDeCl)aed5XOkFqVIi?QLVd>A55X zkKFq-hqGABYf9!IuRDP4y@*APa>)I6$Q`LgvrkBFx?exr9^kp$IzOTJD{1MwZExfY zvTwCn1ZnTceFea|i{nJb)bZb_2VZ1S*#1ZNQwaFIz`31oNwYB5XT=@NTfq(^xdr?M z4iB%Ig5NF7yWtNBH~aUacz^jWyDs{SbVFL1cCz2Al0A;#rwdcJ@5 zwh(edUe_z#WqVs=2L|`&IaCKDrr~m%d5JZcwjyVh4gC-${!x(fv6GYwI~9#Ct1p&WEr1iTT{m_sdCyeh{+-9O$n((WD=H0?YNT^KUAT zs2gx!)}%s7tn_y?-mTH5O<`$TaD_cJ*YdA;d<)>aODF%I8{%xlXHT|ut! znwRl=8J-RG9P@q7!W{Qq=afONxdBpP@eyVEkX+>&$n$;QQ@&5Uiw_3X+_b1+ap&%S zYd!o$op>cUi6r06t?gj}$Q-T7NP95aneW#XdBn1YMzuT;h^OQ}4)h=w`JtRE@fpCP z7qUURzvLia%;kok&bfwpH}>Rk^arUov@wo|6XIYGU-NTo4eRIFcaqZpy}(`q4$7e& zMS8J~f$L>2)nDwflWIXbjab`5=|yxA^BaDfuV+{}H-Ow)o0H>uHDJpHOkc-7vz*oV zY*5!>AG}>kSG84FPE~6%27dJWp8$V_!k2uB&VBeGMx{gI(|U}RIfI2?A?K95Umno+ zQ`q)*G0L9E`%T25ES$$O>k9EaA7P(}GXUrBTi<~^KlQUGP5Y#_JCWO`_md?!hdsYU z_Nm(G8UaT;M}Bua&gZb6DO{@$9tTA;c({{*>@|oqX^^) zXt(36;tcGS)a@8(-**UnLywzm@&SH~+qY<&zhvM4!y<~vL1SyeNqP9HK%NsGQ0wJM z2#e=q9HJ+45|VDoJ9_f2K-j$&3@H@8}UaD#`+wYm$qw;GuU^|nWPsKl!vXC z(&|c6FMrj(F@EJ3u@0xV-!&M4m$KJfjKR4J@u?LRFt6u409yZcT#umVa*cjLR+i{= zi09tE|4)9+!h7N6(PQM3te;2QIqs=`^*z}6rvfb6&3I3}vcuhYjtJ~G7wZ4J@A<&3fE56y;B1-iAL6 zxY?eauyYZ&Dq+PhjZd^sE;meH7jZQCD~wG%=gaeMD&qmaEAvqiw?JB>T`*SXdNmm} zu4AjNxTfqgw>Rn=1>8$e--AYdrM$VLSdTkl6S?aEhwKzQbNe;q$sG!LuCRIOGsu%0 zLGp~ymxMh@d3c&b)+dx4*jJN#q%Iy>j&bNmalpmH7&G2A>Z#iI{w^%n{wd! z|L>n+^U`M|$KfQ0JOs$6$|YZfz8xUXCA_~987n80 zeIx(>{v5^0_{IGiIrQA`+*SIb?SG4lS4p>7ylf%l9JEEpU5>~?6xDw2WRN=(`x-^u zBgVNOTdNzE(YDxS^x#ZB+L-u*QIA{|7eGeyFz_PwYcw#TvKhAorzZcH~JCAuMJ{}0q>j^mWjb#@B4q8U}h$uu3cvvhQkqawW)cqKLkev#L zTf=@@4Ws;347?JEB&Xc+nNuqF0>E#!%!--CZFTF=7gAdY|cDpc$_&+z{2FpAfCo+)=Lhf^F$ zxE8yC!$);O7dWikr^WB#U*dcxrY;^lgR1?Sryqik!|z*j4}1BkNBd6So^amPZ{1WX z%e)C(5&N^w=Mg`@UeeOAqQ0dywW@kXW=2KUs#Shk!4X$e%bV&_?Hhs`8~qscmbI^v z_XD}@emCO62(f=N_j_jXdc7(A(jJ?B1<21RoKZ8^KaE$4#lgn6!Z(Y#vz2>5T*f!i zU}5J=y@`EYcn*kwLr*;3&O;kxyz;&c9b$~N?O?a2<2cdf!nu93o&_kk-YBQ&dbxeG zo+|<05CCVeTZ(U3PweT%|`}jF$E&AsAgxP%M4mkJWb3ZR5#=S$UlEi=H-_f4GH8eFg zGzq^(|C{h_%;!mDzP_S>m4|+x*T(HO~Z*S0R>z|L*pc@#cb{9h~g zPn1jK=lm=D4c3oNINo9#FE0&v88%)-v|RV0di@?3o2~MyM8DlAhxt<8c%$6eay>|v z%QVZKW0ae0m!Y$WUs(+Oc3uE}SH;Eo{l&Nydq!1xm48lYWmWmCnf@7t#bY|rpjo+J?Z@>tu4ea^f3|<%Y>X7gn{N4rl z5Ec~!KNeoD^Xy9JT>n&t4(tgQ`i_HKY5Apdt0ymNXsn-*T08;0Sajs#_67CjC8hrK zl&q9A$EDQejqQsYnp#uqnwO=tw&8DCW=0**QyLc5r!1>$PpMypR76v4V_S1`V{6Ld zruJlhmb|FBC7ENVdFdHxd8xc) zYGcEK)WvmmskJT3lAD^F>XYkh7c`{irevn1r#3XzHMTFThnrc5ygR>7k?b_ruv7T* zywzNE?{Da{5tvNVf3P>7r`W)QkIXwu;Qjg)oWdZvZ=L3$KeZzJ*H9O0cMnniXrugj zD1WIe{}#$$rq(M^{$2Ekwzigr1?_G1et%qCZR5(?)vbO(E!^P7k$4Uk3y(N-mA&)j~52TWetbH=iL2llA?ey{VzO>93F#?ff#QYvo}^m-jDx-X%()n}V_JZRv+- zKlEpDadEQB)&83DnbnyYu?g{UtK#F6C$BKt8MX~SZRPF4XFEQhOM0;Xp2Ow7fX6}a zA8{+18y3ccs*`Mbj{lg-^6F9|P8jrCi#wnMpV&#UaVu&Yh06K3ae#nHxRxa3`Bw7( z0ldG)N9=#`9>8y}bEO}r_~8{Wu4`^;Z9@;BL~X2)3hXOO3rmQrfCkn&fiD>A{moyH8*b?TB6p9`l7CzrSu-YeTCaj<%(Z zli}rCjPjFFzJPOW+V^dr;`2mJmy^>uB{Ev=&5Ek?O&lsit8 z3u{EVW@+E#*R~n$j3sG!@1)pP5Q0;R8=0~~kQ~Vyo#ct?;B>9=wV>(8r;gM0c`j$H z@n^Z;fa-H_lCdVtzvw@aPYIyAa#2GUbhk^on2U^GhY#k3 zIJ~rfwRv|pbnCmI`-P-?3uq#bHU2h9H;=L9o4TaiTE8MR-7xIYp>bwB)f5#vUR_$nGx zB3g$O@JGQL&m6;}ZmjX|v8bERW6{@%_rM4^#(%(lUhKPxT+3-i-_AUC`DY~k7XcUX zpY?Cn+lIe@@=t*N`S^W}<620m(0YoXzlFnn-gi)5#F^H&CVf%Hhq%KRDeSmcKI>)E z$2$7>ErNb^8P1O>A%h4KJO1GkNFXfUNt8D_xLrRw-a#DZ+qWn)*s{l__w8g zcH;a&*83ro{>L2d^YuY_kz4Eilu3W5pzk{jaM(AFzLr`4FHrttNgv}q+Mw@nlRn0O zzJj{sSA(+knedFfWgDYy8h_z$k)KKB5E?~2|Rk0aKr+jJ>V3RZ%>r@TEcM-dIP^S;S@tCcr4&vHt10kK7hkb zy&xSIspXz9gxAm4?=${OU&BsdJ+<9U5cA2X_or(3@J2)L6Jq&wU)Wm24=xs5SXzfJTDk zhp~RbXm&)i$uCEie-hx2M;Y*$I4@$OjyK^mCH>u?e=a{Cy~Lzni84n? z`gC5#M*Ge3*tekJ$KiY?8-1n;KTgnx+4|Tjem({+)vo`EC^JXWr}IiS<|eazy#a5) z`EhIvwmPYP;tSu2euDXM%pOjg@)M#TG)TUK!B@lsaSxk(mw{Hj!ig;I8I$kH zvU~~3&*$ffNPXG$ZbzAAvOJwPutd}UPgrfhPsjPmEb(!Z{^^qbJkYP^=P5Uv^v^<> z)sp^NoVT--4Q6>UrbNA;kMh%a`K+rKWnD(PQ`^9xz-6K47Aco|>#bts?4&+Dg(eR-mNZbF%>W%=81 zemSe3Y?c?Xf-f9nDCJslEU7Td--$9e$?}il{5rN|u37#bUWR!`i(h=VjAIdY`(X}2 zhj*~}#dj;Vj@ocB{xk0s4R32S;g9m`z8Dc3&_C@@n(!x3rw3*I==?U;{-9aEXAJlj zoIlFipEuzc|54r-bGzohg1_fo+4mO7|9K5x`6Y|8>;D?czaaV3`4epA$0mJ@{~Au` zTiD9)P59de9P5x1USq4mO}HHYV>&ed)sL9`x1$V=|Euu3o#U+D$fE3V0^`4i)A@UB z_0uLCF@uCtVWM%$U=#iohx__#_Ux1+Xg>@2`9I<3<#p{3gn#h)USYn7S2*yrRI|PI zg5FnBUv&N!J8i5f?@tDt&iAm>vQ78_1O7YC_p;N9P5AGeXJm3C>^YX7pSb|HPU!k| zqRauwpU!_`XC7;mpNKU+1?T6#vojk^c$5LB^G4zs;2E0GBKx55|X8As{etziZ zF@Ao|EJHsNsf>mCH8894djX$nw8uou|2Z7}a^g6AqS!fD#?$RR5&2NSeZGUBe;+Tu z_8!*Dh9AMNkw5o|88EvSw+L$eOvL;jG@?@ej^9xn_g;iac6s8d;E6atg58TS!G_Z{ zf>Zq_;?tkq8*kPRxdL6D&PTC(o6Pc=2As|l*}bQmaOD4W`6)P0W%u4^!Y2y(BKkA0 zoZD@jZpuexa%KIBaXyZ1EHdjy*9cDXPsb;dZLBouPnB?zkIpBujpjJb%P9J@054`6 zuQch?HA#Q&BAicQ8(+5RQ{{F2@WKekyjspi6JllyUfEV z_)@@+27O`MEb>H|Cs*)hz-s}2N|cW}Qs%i8ycO`}XuI_izE0(vW&KtHeg@#TO8Ad1 z_^E(nk4>kD5t+BzRsS;qzaIR>oSu1KcGdqJz!3m+UM1-J%4EJq)$e@3Uj|&nh|Kqr z%zG&K#ei=E{1Q>#vY+F@$K#2YN&Z)&4yU5A|KZ|)CE(wp`~{+X&#Po!QPICfmd8Aw zWayRTDt`ll8{CW1DPm04>!8dVsq(kT@^_&8mB^c3?kax=%8y3*HG+SiIv4-Dd3kT= zwJ3iB?)z}J|9vQ*hw`V1@_jK5(3$eTcy5WW2l9>mMJ&epVK0yaPQhahvrgD8%J;j} zrQgQ@$3(1ixq!#abJhPT)Q{}%9egma>wmJ#{+j^m5 zV?O5g6Mq6825D0cTo-gOx1absW2447>zUtEmd89FJlUugS9z>ukey=hjs;$9^ii(z z17!IjfO`SI+EsptEFTMaPsYYv;3_{tmdD&ZAHI4F?hkd;KUV4~4)sS{j7@g-vwW;| z@cJd8`~b${u5;0kll0R79|HIe7yTqjKMU{?jK!z8=%-2gd4R{_e${hb^s^-We85Ko z{!bVEJW0O*@HpJR8|R{r`5LePG{BP>OL5aLkn}Ox$xj3P6&HQXN6Aj}OYq5JEOn@h z{xk`n4R`@#Y45t=6_S57;CYN?t#HXVTk@X^I1D7~B^Uo{N&k4jORy*3-9B?A{Wid- zVbXZHi~jMF{szD+0Ds#>e?F)03vUE`Hr@r{*55+p^GNpnWHq>F%{5NuFF|~{7Vv`t zJ|Tv|%8dSl_}e1gN5~m9I(JuHZDgOm1U(Fb@ z%uf2JVgJ}-z}65~z|VC0VO;k`B9D@Pu7p419Ea#SFMkPeR-rtSXN1|=A^pe&viv&0 z!K?mWSNTh1{ni8ChDmjXtA6Vw{i^_91Nh%u^skciG0sw5mb~ere=RTXJ#-N8O8`IB zRsKd^-g{_2;NZ3730L`BS>*onnfK5oEGjt{>p-w)hkWay|LXz2fUW{Q-&KBtly4*G z1E-~zOTLZL{vH5)F5q}pGSSicdq9?d1n~7p3S_#)6i@Fo~Z{O~WBlBOC@DAWS z5BMGz9MA9jbqrv;Q6Bnf|HC=X=Wmt#cL3*U##X-S;{UFw{|Vm${y1Z+hPmp$jj!vG zO8BvAqFgsq_PGOVA_|D#RmZvDz~lar=)cL>>T6v5KbP`-4mfnN`dycNyE)u9ko;c< z;7D#0JKetDa{1|!MY>vjz$O1a$$uZ>K`RQaIrA z0msd2#7y)5L-?mjUceUu{=L&bfiCw?lX?Q)$k>_*PWqtB^)o3J@O_M(y1o(2mpLD^8aQ@y-$d9_R zzqh#fkKp{ho#-E^EBpJiF8;BSe;nXF8M`JL^pPP~`kORb%0C)#==Gk19DbID$8or~ zb0grfjBQMI)h~(D_a4IdGid~4o9DUUX)5+)8CSyP$=wU%&F z@r)gM747*?+M!gvdU-wW2P)}t~e$tpoGR!K-CtAuy~1W5?7`ID0@uB}@VjAU^TlEr_GqSXYM!WaEKf%Np?d zHEMLTriHVEu))RuC7VLEo02y=@70w?tD`}*aqw0%FL0fk7o^7QJ-kp_Rr>;AyHa~j zX{stqq&TtzaPz>$za);Kw5o{>Ia`7vXjr7^@i+dj4|yeD-^chl{~A@IpZ`QSzJVC? za8RDwHxMzx#93^Nhw`lJAm0sL>dSOgNoM8Ex|>z+N}-*%g5M^WtC|v^v9y|`*mQiv zZ+z^80E`R?C5*Hhd%qvX%g)X228he5K@W+Wh5gDc#mnR4U5$Y1G~of6fWSXy)BxVHO1z=61L-kHG704mcrvzRhMAnE`=l*fT4F>mp2r6JYL)#P)rv+oI)h+K;whU)R{HK7}=R4Oz7q3A=7Nc z3Z*EX-q-Kv3YuM6KFeQJUR~wM0)Ex3vg)$gRG0@4CB^<}v#P2~OK>F};5mQ^FeI2$ z-?Xr~#b31=_s!KU6%Rh}q?w_Gg)js66tvRELxBd_P4sJM*96|K(Yw=dF7^QM3s{#D z^LWDhK;!xP55xHiVGH!_eMsg-2@knSNzWJa2hLBm@qDQ=e@%E;JCu0VO2g&+R+z^6Y;?!`;hQzHUfwzQ^UaXP2e$l(LaefuApKlP>0i&Db{2TK= z%3EmtO~AR_12E_dA$@f|0Z-?Wp zbvSta$~B&^@Ao+0An~36Ub}&Z{JrM83+G}FfNv1y*&|-X-Smnc^6Xj;?Ejhkkfe7n zV~3q!;5BJHUti?CCkwys8+1SLo-^=HG4TF{^QR@fTNyhX?@plqxExs9)Af5E=PyXS zJCP^FJFzw1?KWNv@+^~ImUz(jm=6rR2W-5)bpD3Ky9jyJasv-@F~v6qd6~&uCEnS< zQ~4)q59A#cUf9qjw4g>FV8?W!>I7eO{hY!zS zV{rowJfb1`r7va&&OeuUwZOa3#>3F5@%m=r{A-DKEbx9e@Tku!dfRX=*0X(sFmA** z8+e$5D!jhQI7hx6hi?$}BgXHP>o3qtPwEqj-n%$IDDevMT);U7UWtv@cP!5Tlz3&x z6W=e_Ylt55?~!YS)i!PU-n(;EfS@1JQoj zy$!tkZ9E^=+os4e1FJoNxTp6 z9QQ>A-WM9r7lXb$WxT{gf6DpLz{47pmg7R;O%`|`zlD5wg?(RQFTs334m{X94&T80 zkZ(`3?YUQufwvlX$4I>Oz`N7HGyHB0Vy7v`3%rjv;e8K73^^8Pde#)!?36_k?YlYw_8L0DMq ze#Y?r85{3D0}p+4%DEB`esIdgN-vNDF|D?%2H;&N@!n;uAkx5l#lUL@9^}Lk7P}pI zXBv3q%amTO1m3k0593Y2Zwe23*~ODb+y@oUnps^rtHR%e=xvVSh5zcul~2 zPT_%n2k{r(z-B+Eu(BLsxMa=wV(*aVTL*e?N_sOHtIEgo6>xAobKH3wc<^sH!eZf{ zs-Bm4T5dPr!ph=lxOcC(x(0Isr`+JF`JVu~J0xBBv+5!{uI>$=r0s1d@V=CI>A-tl z;X&?Cx!waLpIum4J#&`e&E>g5)APmnL2r+w2Memnx8uy-w`x3V3XNyKNW3Ayds^a| za&t?!HC~CS62CLsFgVU1wxi`f7Ic3XbdPuo_wcva@qh2FW9*m~L+(#Co>hP`q+o!o-&w%> zQQ?8_PL&)cnK@t1bdJqd*bj84`NHQH43+dSKbpH-(ZgJzx5l#y4hP;SiB|_a^*#=o zSBK(TT%mgw>6spVr}-WOdU28-#-n4K489b@Nq<&=^MVYChu>qrS9qcMR=ecwGg;H~ z#h~vL-6{1MY$4h6-HtnjuoJlHN6pouJ+?MtXk2;EVCEpjqOk{1?N zm(Sts`P6~<rj6u;2MN+v9cLp&HLBxE6RfOT0A3YKI4o*JU_tKQ^a& z7M4Sl27qEb;KO-~@?B@_#JG z4TE`Md1Y}W5@E&F(@T#v*bDy9xz>Ln=sqmz!apzg(2f`S9;@-J0>oei&kDT5_Ayp> zf)Oul@0vd?i>W$r`Ilc5a5wx-+vRp4QK!4Y=YR>l_k6`s4F z3(?8m3z6Ux3r|w-7ioIFmwJL7Wg z_7;2*9!{;CRU?*XK%UEckEZ8~AwRiO@|_NPI}Cl>@vBwvCGh09epnu3i~I@?d_OVA zEy1_y*ec31R#%oD%~j3$+Wp5DgE>tB+6_n8VP4SdkngQQf9Myb>t_}G3_LlWAJ&Vp z#q|=8>}*FMUotVcal4m^u#n5$ZkGctQDAl$Ope!NG@)iXDd8O(t8~Dv*)UI1K*Jv&nm<`xKNJk z!!a*weq7p^oIQidgm&7 z;QO4$vkI{_%SGQfD=%E4bH~1pg zSople`w;u?EQJ@Guem)(%ZoX&wl9nsgaR z$-fG8A5eY+`d@4FFNy|UABk7W*eMwb5Bhib7uo*DB7s&s9dU|ieXe(V9Q4Hu06m!} z7=}5=DGw<>3BKzMzL*mf9WMEfVC>XPg$KUQ@se*xBYCUlXtq2)=x>jMz8K^TibhF# zVW4NMv-W?{;0wQ7lq~Ru!VjF5)wR4cX3Z?e1Vl6D@|yh{wp@h#0FJPsuYleoN)E{T zqro>9c$jZ-JoK~EvlU)&c|||dY`MGx>~YW+L+vI4!LXrqp!bOK7kHpUKZ9=>@DLw! zzDw}@lU#)dzFqiH#hK(CV2^{on4X|FThcoW^wfKz2rtdxTLZk~Bp&SR%!ys|RsGt* z*B%FbF_EAr^8`bF0==gdJ@CbxU-joA^sOQ}o)3ZlSu;iAkw5v+Ic_;OI!ewm^5t^Z zYP!A{FX+mA!H`Em_czsk;E&iq^KS#*DMIccPcnAaB@$2gGs*{>liT7lB$omz^{Qr;*jGaBg;D4FMvx?3I-bIo>{NC9c4gO+&YfrT}ccpogyO?hc zxJ}db#qzl}J&>-zCWh7!Gj;Rd~DK<^)t-e~Njo@>x^ z#`Ro<6;-oKD|OaW$UAVLK@W4{qBkYINYLA1(CfN>SxSEc5i4suM-I8@eL-*V*NmON zz@QhTewcX#)(<{W)B6bYIwZY+g5H-#dvskt{^(S$zi9@&FF@}bN$*9*F3@>i*kO?N zt(obpA*W~LZHo4S-hN5%4$#|g%saZSAGV#z_Bh3;->;x|NYcBOu?tT%=sD)c-2O_i z1#wO}*3DGN#p`#mO|LkNS;fdl;0PPMiZOK2f%K2qf7WIHz^*%4zZ(sDy+9962S?c8 zWuT{?S4??#F>W|Jak)`LbYWh;uDPa-Now{#2cyJE9>{HLGMV= z8!PD@33{I!^a9(rs4PhT9r!PU9&(ArX_6k|hf5k%{u1(bRX_Q_UoLNlK`$HhCJ1_i zegVDj40@lNaV;0y-F>;g8u)`jZwly@NP4d_c4@OgudDj;-YfO@r$MhA^kzzWPl4V~ z2ED-gIXef6k-UTY8}zC`Z?2?wBV&JSH|(#g`pE|$b9$o`Wu>>#Ba(MoOi4{pJ|-P6oXdlHPpA)_Dzjj<}iE z4{N@arN!l#o=YFi>7h=#ey4)o8cDAJ^e!{(xvTnd?;`8B%AkiBzgWfrgAkuyKFFXK z*gssglk_e$=pn`^zDm}wKj__H`1`Kv$GwZBcfCRHI?$8r0D~|dT@h>03miYn5v6F| zQ7yRs?lb7!0eXmwaD>r5o-2Ma+|Kd+2ULNlE>MQR@rg5e#y%_y+Fmkk--shl)c!cxq33^u=^u7r2yX7Q zGr&8j@W9s*hj6~gK2{e`(_Dp~hoG%A-|s+gp`>>UV>h=d{eka9jc1iK01t5h=er(w zKPWu#b&NlpZ^<#$)pVDH3ctCYhuHfzeEs%c4r8}0v;Ex=dmiEIhqftMCGk!M z-fjbLiLRfoALc_PnCIdM>tDy%t+h%okmEd!XO*B&m7Fi}DuMTj!h;;5U+OrWOM(}n z&|MJ_gio}2yIrH{`TBhfdY1@#*w4-G*kiA64!KL?StXYP?;45sBxCCr8S9(x(>k_2 z&2JLhg5V3V?~ZQiteROfL)L)ve?rss_4@#H5kIQq&R#06g4~$HYP&(7F1br#F?Q!# zg$KEf_>1#KY6m-lO3JHd&B8q(ybU?uZJM61-*(W$xU7yle^>Ot_e+gul{^5vM->)h zceN_KuK1SCF6L_@@xpH43$(qy1A5ROj_5ha*WUHDqQ}@!WBy+99PnNecr^zZySrB5 zb;);Dh0M~EyhH8zyRYASp!b@fcNy}qcYk2F^H3vhE`e_$R9BizqjX7Jx;=JT92m{ELe zG2PE(+WF9vG+kf6w?S9N3D&*15Bwc_ePpN+N0(syFWJxehgtVCw&|Fl>m%Y$B5`MS z@vNGe)nyfhYKsyt%=Lef!5{Hf$*+g*)S*76;?=;+RenR*BE2dY? zs=;_9ES;C-b~p4%P1n~Cv1zGK(#5=J^QX$5U?+CJuu9?6OZ!Va_^bPa+np)@|D)|& zz;vqGu-6)=8Lx^``A|(rgNZQ)LxVY=PiDr98HX9nh!Q?j>hqP#Cts;lD#<6&K`4@( z%P2*X#3Ugpl1e2>a{TYL*0cA1_MUg%>A(K#-`6$s?)SadeXnOd>%8{bd#mdM)~ zCoT~;wd)UVhOwi)tsl|^*Cdj9kbbBT%cGec(RMgr62_uQxGsaEjt~EqulZYcV6Cz= zpntTBLbPd(dJ={tM;(gT)=S#XB;U-Wxj1S)a z{%`pm7e|qBJTxIoZVfWO)dd9{R(G3LfL9miV%UxS^;vQG8I=7x{vYl1g)~_K-T#tqG;}vO_Y>f{x0UZ9 zO(-7-+@Aq)RwW!a+%|p1SbhwbJ5`=rx$|pRFt*IT(mxQ)03G-DPAyxT8 zYznu+Aw36Bue#IjJDm<}EGQT^WLQP~9plY@eZ8)T{Q!=A^Pxxk1R6Gh-pkhb2k~~X z!}*esw@FKMymi#H=!33SIK+E6tP9+S{YX}%DFyk-)($Yu(fQXR(bfxTg0<2lvrizT z>IUe&Z>0nA4zr>cTDD}|dO#O7XBIK*qugRS)D7v<2djdq%1%4-YcsXb0n z`G#>kjyfU#f!-=h5AnWkhw~*>A>5Y~Zk!NXx>(`-#fxFJzj)uV^+KA=hTZ|vi-aD# z52OY9P`iCPgm9SO;HVRVdDchmUHMD%L_593*$M85RsCqO-_{Fhg6mjGKa*Zl=)LTW z(_8$-!olZBXb*L~=%=@aI^kM|uyD9Wp7bY$L%+NAIm<7&xAZDIoDWkqUozTZr5B8K zuN2XaiA~h9O6?ILdACv;``Y0 z8|;c=c3p;W@PiI_pAg$pt#Gi*o~Nl;Gci4kzk5Oj9;aXxVvv-7TP8VrNf)5^57HY5 zz4w_v@|nGQYb|ARY1Z;h1>*f*BN zi~c_uT4~YoVoYzh7Z~d%)BL}|a_FtK z+C9XJIi^)_lS>ee=Kl?z6k>08D;(lg_wiJZ7i$lAW)O|8b-Wm(+wo3;UO60xd~1My zbMJDNUX*n^UW{#$Y5v~;{rtX;R=66|iy1|N>%J-M>$UVknoNb>c#0R}%6$thJ>2Wv z!Vc$4o``TXuW!&ri2ZG>a5cu8o0sf~H{8|>X)+ml514rC{{g+Zmj4iMx*g7!{1C!T zr*LP4_^O2!t_D9NwOB{98%gEoYxuYk>ki3JkRHZmUp?cDqpo4&#$>d6$CMdV z$D-Bk#x;E0crWxY|HDy7z3=DiY0iA<8a8fBUV(6CK3}Ik+S7v#D4ZIvsr?t;^yaIr zz&vIhhlziUoqr)sRJqwe@sEJ+6e~SQ_hvhsFL@KfeMI33h4@BV;c7^CQvd4tyvNoH zX#(FTZznyphu=)H^bqeUJDe{W>ln!>BRJ~RZ-sDwS>bAkHz7BTr&{Opd0Q`}$pq+q zW%TO(Cd9WBEIm9Efvt-qe~WOq-lO8J_YK1RW`(OEUZfWdm#bV~>-2{qP40x=G1A*D z#Gz4Ec}2XuKg7CfGWus7@B0Y%qZJPE`YYGD3HfpA#!s_3R*z$^b^61QCg^*T&ywB( zAr23>+I_^EZ~MiUg7HBLjSuQAL^%7oBZyb^4>Y2*+v$7^bqbu7OXcTl%Wb`oCgY$- z{Xd?ID!yau;nxDQ+RGI5|0&e}*SiDZs#t&ct)Fs@_Jc*M%k#B-96Jhn)c@DJMTjGr zRyzp$u(oK&i~c{QHTk6o;kH=ekY09wtDW9lJoP0Fd-iA$pwm0w)(dGe8hX_K*NYM2 z`*A8f@%$KTo34QbLBx+rHl z{`JsZ>g*r9u8$qgm!it$I12ZY5XU;P{exeioV(MnTW@87eL^{x?ws+r9e-k6L0qAFz@_tG3+4Av^buCMYmBx&J}DF4_?sb?RaP^Y=VwojWwv4(ChR zhj8CexW)))t;bvK4(r$4>9?OosL48hXZ{${7-QCyBN__17vtZPEdN8xSo}XB9L5*WKpXeB~!qPT2U;?WZi)l~e7fnJoPnd!?!cW|jUiLY&HV+Q-o4 zPPo*@2zM2Qt3bFNtbNqa+wfCP(L=doCqGp&-4@VAz0>jED#V}JR8F*?y4va0c4N#( z<=dCq3Ov)Fhuk|DyieKn5v#wX`LgYgq^vYt&CO0>S4gz(Nv4bbKeZFtgV;}JQ#!Rh z5iWbK4`Muw5mS2-FB`n=%s=Y>YFG1RTV$VD4XCo``ld`5eN<|k)~!=#AzoD3oW=$I z?14{g|DfGZ%_QD4;62O66Li0~ZBjvQT4`K@UOZ09$5OU=K#6^w_AmU8~?>#n-RO4n<&-DtHGA2J4#uW6=%1P8&1xvJF*myW~ zDD-H)UuTezb?@MQ>Eh0(AuEUZ)aeA?kHk~^pZwWTkieFj%=NYF zoqpDrIt6-DNw1NR^((j?e7z8MEM;~)0v^_hl^u9~ysZCiEp{YNP|g@zQO^8P$@HFv zp6T!F1pOjp1M5C}f8}F4Ma;NQax5L*v>q)*;j7?JCBHnr-@tnac)Hl7}%H}<$oapNn zBX3C??dlI(p)I%T&1&e;`asYU=-p5AJZ*M1L^)COK5F-E zJCa5x==w2axEr_>+ z^*?t0sCBv&v?A80lS8Whv_hL^>!SZprTKo)Xy{h4_V#>a533?;UKZnh3*J#m$9N$d z6|nZ!DlcgNwO`Vbb0Y8@u&mO!0@uwPmVZi_F2-i5zmjelbgl7_^3VB5y93ttjAlIa zA*pAGmn-BY1)gyfjbq&Q48?l+urYTy*=6$U38s5d_|hcl_JOY3KiypZdBNeO)d#N; z@j456X|4Xj?ZY+s=S`;D1iHE=puM;rx^DkOx$I%>LRvHMu%3>i4&L`AFRRr*%AOkh zgEc3s{G_#p?hT}SC3LO#+UWek6X`WX^?+#^Z&HIWXCH)UT(d=$K3b9=f6%7hDY=afcodwJ(*r1 z^!jVPkbfgzF5k|_bsjsM{XxF8LEsG|UUMO@$YJ9;H4j(qo!!o)VUKJ)*7YJ$a`W(L zT&Fx<6V@!7$beEGZUKroZ?H^aW*ZM5utpe{I;xz@YR{zx8 z?zO=j%q~CgL6^n_66NwAK331qyW71sm}A*I^#5sCU%^pFhJZJvmUd5Pn7iF;(}C%s zEl&H~=!qlHJIn0w%yZjBGam9R?Q7!g7P9$-zhj5H-D|_!jlUDllO32}wJ2wHsCkLA?q{`o+9SN(YjX$F`vZD^YQ2z2FA3SQUd`=Z8)seI zmyWSwI?ekh%>r*~4LseSu=MP}xTMB*D8g^M*al;CyF8pjyfpuxgz?}tmc3{{+bnRx zrK9Yn)BJzZQwV3-_xIv=wS#Tmc68G&K(__?|860#?QM;-5&!#6xb#qjqkdjs{CVwa zD;&~aZT^^6px>2~HKtr|sGBa-P&zIDr@)Jw5^GevDQ|tZC^w9sO_aZwog$&JR0xZ2j&*PxK^K<_iLuSq>WkTb<6f7#fz1Qb z(H5lNqe6oB0(ks+LG1dVV@KThyGJLCx{cdr=&^U`2_)5<8`!)e{R!wkMY=^o-Y}5+#qI`8 z{=ClYnFZcl;-!JNmw2lEu-3WlaUIMlP;a!t8&uTWOV|uw`)32wMH`j=GU-kbvTY%o zKVGn_kFnzZD?=qhCem%wW^yfEVu4$Khw2|ps9A3v{wmzV*lTt#|J9l&{ z(&&v>n3E$7%KoztT{wdRYkFQg>=P_-sU_7*~>0dg$PO-Jwkyzc1HcSuKQqm7H zz4f#nr2Xj5*S3+2_Z@gYI=l$`d1AU>!61g7^Z^vv}EB`PBh z^78Ip-)q~K@v#1%Zm#QVUgsgiQ}Zc%-?Xwq_f%@vE^eN1E-L7J8S3a|V0@4fk#!fnHZfuWLB3@9uu0?Jmaa30@z@dzD@9RQ*JE zdwVw)A+#y>TkTZM)pi_WdWq0WcJ#W1a(}qnowmmrF9W<>#+$?ZVec2V<99l4q9{9V zWb=}Ye$Xp&^txYFbNRUOT4o2@(2OCB_Y^B1dK_-e`)ymQP|CMW-@< zc-qq&V;Jvt@XS5{MV8TDGJlx%)LI$RhNw5K#bI9}e@^O+7)#mpVvgCw}8BFhYHFmi3;az6`Qt;kl zy#3aDVPVG))$+kA2D%--k&QPpRzt_E|0^-stG_FL*ShkJY&|0bW1Womo%nn04j8|E zPrFY44=f#9ptIG{>7D0_-yT?N9{Mi39DEAiF2>stFn;p}NCa0pVQgHHu?ISP9i2Xz ztQ>gO3BoRC@qZ28VaEHMm4m}52i0n$^)f`m(RQ$TP6m9E@spz$JCL{6?tV0^53>Vp zX2u_kcbK);=6yS!3Q>K3LRb#dJ0tMAar=;X7OC!4&HRG(qq=-L_x)@9d>1=_P9Nq> zR(@r|=a~(e?g`e8diq)OHpJ@vY#5u*WSoQEWm+%j;>|)Pe{Ja@e$7Vi?KcN6r?b%CG@SSQA{GQIoJwNr}>Gg(QEa`m)y^WMERUSO^;IJiYc@afQ$FxOU0lzwFE^QV6*0XBpf`o|e9(J?jc+cv z+p%_78?oDm|AP0J;hj4xWOi3JzOl!9PB~SN-*K!k?RvWjOz$b^JxzK)LC<>cw=So4 zGiB_5lJRDP_X6>b3z?J4{9*3n*Q)`JC8)XVQH`p;v|GURUV`2$q<2ur-0S%K$dfN` zGTvhF-XtFO9pug>-VW3=weJz{gV2X*-N_t!zqIpse3QQSnJ(rWnX5_nbs_r>V)=7E z($(L#+rfD6fcGBpmV?K~pPu|lRF4#oOUAq#G1_4RzDJ%QIe-fsK?-tWZg0p1!`J`Y*< zjk5ITS&PkBRKcP3c)M{LdS^%v^|jv!ah(pQ`*-&|pgphW7lkjY9`SJ9yx$4psq$$( zZv!(#Wl2_Ha$bab+vzxLDJUO_m!;p11@Q5XUv72$n+0EInRNkd`w_D69@q6gcfQ=s zc$oiZU2W_+i+YQxo?gAz*F&v!JeNKBBgTxIPW;D$3OZ1yaVr8hmXeCn`B^+)@9>> ztd7u)pmgqn?!&y?xUa9ZXXAjZuHf|~9;3gk18d50;+Q+|n)uSO z<0^)YR4;Hht(@{thwGT`Fz8m0?tRc*#_h3-vG!{R=^>xN^Xx`jEz0H%pQ!TvmPYga3Ke!5l=mLVwaldz(016Xgm~G znxB@HSURramXYJ}Vr*Tx)LsL1Xg{%jKWiHFA13_*AqUrC*AdRU+n)|>e`D6;;8Fj6 zHVM3G>^g#e&z(EpI;-|)_#NZ1KQJrKo{f?{Y+WD=bvSDd+0$0YQXlKD&qvxBr_(W? z`3ZCSEb8aaHUsYwww}rE3$p5$wkI{$di;;^%Uetj{eRZ$#*Q=Rge(i8{r{@nxnP@N zcpDjSIe65+pZOWQ>7M%rXxZJd16KlvWa}2$lw=*J(Pis`S?K?>Hjq6BgdAeszo_l; zl%H>yJ)6KY^ZTGPpMv)oUH?+`%gQHL`GIF9l-TyT%FXXg7xVwD&$K-av$5ZIsOx&1 z+dtt!jJF%SeZ+edJo`Bbut)80_4p@Jzo|QGT0+kX_gpJ>mu4U%2a4I2*@jqpi-qoOoG6jtpb{g?Zjm4R+zZnz&GB z8K&)dh}m;BbZK4SOdfQX(t8e6c|PCSwf-0W4C7r3o>|`yIuk48tzC&{$}?TJsP3oC zoP-SL?NO%P34e|0wu5d5N@pZ=*YI&qXM2LL(}6WJtG~#O0MA_a4?5FI$lH3eagY5x ztm^jY`@>j;*ShKtZhh!(cIB6A-f|PhkhVPq;FTEOU#En;J?rn~7Z&kd z6MyBOo33HHrO-9k1%m#ap;~E z`YL3#bynq{O2&HwycNWoB;>dUh^O*vxAXitZw*VJN0I8;FkMf+iS_T2%b6x5t*1u=Nw(JjyHxRr{wfH9?4_Bs8yNX6vTfe!9_3zo3Yh-^yx)`rcNM`nU z_D^(V{d@LK@Zd8XL4WlIZ!5FMy}yLH$TBKFN!Ks(PsgUr?_WXpYtqF!vi<%d-Cwx- zua1$7cNn}MiFd7#{@-WBOi9X8H*K&d0%)!-&m9w)?yu1OjdWW>_eocO;p)FS<}=0gDM7+OpFY}@0m@!B5DC2V^zM$5U9bWcL}C6_&}{;T7&jMp5zP~v?f z}B?Jhb~YfU48~YcM$150Nw4}9=kXj9-#~c9}@E4{r;vso(IaS^3y4n z>D~_AF=P+cJ^#Iz@r+dqgShxY%S#y;5lgIN3HnZI}Xfbq~~!ztjGper09x;%xlBhv~iz-BqNEe&~TlB2<0zH{R%kxv8Cw_28N7{6VL2-SL5E zh-cP+?0swA9t;*G;BlMPUf`L0gxz%h>g2u8{xfAcD1Bl^D-#4GRmq zW8~-wT_Q^-vrma^hPGutWR1T~FEm|L_obiI0mC&h zT*smP646+v&zFO_dk%b*bBN-P6LRXywZ-p^Ewp!U7Qb4X)bmiSkI z|AilZXAeKc;pYnB%cXw*Pu%bE-|p40mzhNHilcoy^*_{3uKuP9jH+)TYng60=*E!lC(vDpef27wt&7LSk|;!M z-FV|hmu>`4cN}!hzW<<8YlWQN7`yekEDbYsk)`@Gf-I+Y3C*@5g!#>OV6-RPXebml>a z*8NZQh0b}meQKS(x_#f)HH@0}}{&I;(PCLPRMXBPU=NvT1H&C_zR{-0Y(Iv799oW${|Dxm zPoMFVKk#qdun8mY#C1u{KgRf2|Iej$fj>41`Aj73XHJu_)MrNd;j?n4_>t)QE&Kb1fUkRQ@G&2K<`qADJk@?e#qD``vh4)Tzl!mjfKTIq zKQJ$S_A@`}hy8{6dcR43WE;ju|KGPImZdQYy3mod@#^f&8*J1NVb04Hv;@F#7FsgZX{iI z^zeId{vZ~AH260Ye;@cK{PPnze-z^*EqxOVzhwgi#%|0R~ zc8!bcs{ZKxX9u;0uWy;*N3Iqj&35ba8^T3M&_xT!Shw#$ly!6MR0X(xtq}EX+>8}O zbjFI1ritSEuSIYj8y{5M~qoSe1pTPL&>-&xnt#0J} ziNycI=C_IvK@NWs<4@K$w0eN^CmUWDJ&M%ltsdd=PhtFN;7=5-wsQV7;x{p$_}>cK zTAcW&GyV+lCyUmtIe!N6ue15B!#RH@{!1D+`L_i8S)xq@=Px9Fn)$^4HrUqX@Rtyd4NY{kna=TL`d6c0 z3H^DZ%|5Qb!mzrSYcc9e8#EJ+{%XRXLisiObHgX{@{9R@UublhZNlMyhZem2RubRX zp}us$Hf2YDlg5pGTcEW>bcp5lZ6UtdTd4VIcod6WzPB-c75J5+!wk;fL45kew+_$o z@>fOp0rRPFOv@boJ^FWJ-%;pq5#g@-v7h+IY<_qI=N}~e4E%SQK978s`|mI`p@I9r ztmCE=+>fa6jH26nF$6Gl6 zH1VSy{#fq6a}FQVFkj!}qT^D=$8Y+GN~RNB7FaEUZTs`gm_Wy$7YzPsfn{H({lagC zUtse))nn~XUL*ax;WrjO#Mh~a^BWU?sKYN~_UAQa{AS<>i%u_aKKVUrtixZ(@;9#~ z`rByS*dGRdGZE31^TUWg-F)JI1cv*L|H2tR0{l=B z@fhbv5Z|ev5m*Ly_)&}>4Stx2_>uD|-=h{99sG~@o%3TDKNkE5(K&(hV+}9rL-UFM zoiUwq;!o7SoAhUbA1yjR&-tmuuX6Y=aegM@-#Yl89M9Fi8~rlq$BM{gu21DE>bT91 z%;Eh0=J&3bijYgqIIQ$8UK#OCKB+G;#jO73m22GCHv(Fj zBIZ_Z-w5K<<{QNyFX}n*k7E3>;FpP*ZJa-r_yf(S;(yNh6BvIY_#;HGmYhG4__x~p zUN?xkPW+P?e+u|xMXw2*KbiQXgKxe5&FkM3!l#-~g|FxSpQe8|{=s^F-bB&c$MvTZ zf2Pgv-IViZ5I$doTw>;9$%9$@o2N9P(e*W(A3vYx-z@#RiGL2lP7(3%@c8GDzB7J{ z|B(9!VmJ){74T<@gjR}wJmkS<&8{^F0$e<3#*2Bc=rXTS>2x`NaRk7;X;+$2g4MPUuw%yw;QXXQ#$Rx8~*( z{}Tsud-mwx4SzrQTScPI@0#*!Kj}IBYvPC8o`XyeeSO|ek;upAd54J~Z9efo@hG?F zN5($|{(h09^IO>y?Wg?wLVDD0;#*P{x90@ujTF9ow6`~3CX$AW2KIa*?-cP1&8Omz z;r;Cy;$yy%cL9HgMbhWozZZx<+~FT!@#oid`1z{8J|&V)>-=tjSLf<{(*dmdkRMEX zciMW%lKCf}%0YwUBKSg#4uhozXMCaJP#O*XwE60BmiGKA|0?~v&hPx@I!&oMJ;xiA z`?ZJ4O*d+Hz)n5D+SB|{rq>2>Hx_AnJb%1~^tI99MYq}J6aUkC@bsB-W$fz+z2+iq zP9T4EB)x@>-pgDsO8;*3(BJ2`5$Ph39+k^(rk*NtdI(Q%Z>ARyy^bP%Vj#VE9bR;+ zGM`HCel{M>H|5sYR{*_ek&a7FXfJE1kU^-zeEGZp24suUf_1<0QL+vLct;CQ|Z0W{Z-EN(BC8eOkC2eIejCH zPWPs^US<@}&(TZ|*S+!w3*6QgKyMuBwQ}_4a=nR6ZxZxIh|E)g^d^yBgrj$n>pj5q zaBV+-oX9E;q&JoHOu15DvW9a1nR;jPV+QmliL8x*^r-*uPUS@DZRPeoqvJDrSU1X_ zDzZ)gTtj)IdfMHT3q{7ZTxUF#KbPsvhu#d4{aeSzAFBcyu6uuYwW># zK>loz{gX+b|MqAJ=}j}AO7A4sTdsdMdMlwfU*x0((pyP-#xLqiP9E1=%k9r(1E1^OxuHbs6oz?y?XbZi|#o|Ei6~gEvdZ_ut|HWHb{VNF9zZ<<==(Q9}^m`d;|oq+w$o8$T6bjG#24o%O+0Xrdhd#}FTdn2uHNu=#C4 zy#7`9zs2K`Kbd0Hm#Y7@`ty;7W!2XL%9rTZEjh93FdKgsWRl)P;*xRgg|Ej)Vs$jn zAG)S&>*X4q=ykT<>ICl3Lej%{wgCM*{J(k@*L&IUY`qfF`^eE-!1V?b{)L18&dY^dwN;*_NL$-V_%PY<`e(d9O3p&*1sG3upUq_R;;-g$i68?r^glM6aUu+ zbNe1Gg5+9^>}SWqRoE3my|| zzqjlQ_2a+!q?hIB9q0C;a^W!kL;qheORNjA^g8&_TViy23^1SgzwUCb$NK*Q^#29( z#kxS_O@z@$52}|+FN&vky@ri_nC}-X5$hf?{`1?P6jbW)qQ_n46aUxEE`8SkL{)%TO$t)%C)N9#`V^zLAKxE_G`*Eb4eUlr*+Wj^tL{gu4FqOZnb>^lIx ztz!MZ1L+;m;YE)Z%_sh^pUU+P>)(yuQRr2P^}httqj5qHv)4nB*Z;}&eqnkipm#vL zQyNI`gbpuyppmBIoe^B`wEorDcMf_-#XCC!>76qwJwCSN#5-Ryy?#NCUcdU#J0aes z@q*v-f-w5%@ujWzZaUX%#Pk|N@0@sdc>w$RH6}f${d;#E*Sm`8Vg8T!H|Xn!HT0+b zXdKg%>;!v5IM)khdYJzs{tYt&+1Eyg7d@MrPyFBTKd#5-|NSukNBoub0_k-my+~WH z@=~rBrGMA?+Yfzvzc!-s&Omz6q!;Vx-N*HMGre@^brhAR{qw(m($9N^> zHoy18pzCa`KL6q=HXiAx;($iaVK)EMZ`pXHpXu*S`mlb0G=6&Cq|fj8v|jg7ltt z>|4wAMl(Ik{}KOZzCe28NN<6y_gPb}H<9UK{*UKp&(WL1%ga2b_Y(AGh@EEw+4mCZ{b1|us>8FRf8>Hv7ce~2C-U_C-8hS5@U2g=kZ?)08*%|NcTE+U?e(y59_n`NNsItc^e&(zF z-Xp!%<`e&`_;{t?7N)lidaFfM!2I1tdU1|k7oOgoOm8>z-V;?11xoL3(#vu5W^ldz zOb=uBe%nOVfk1i(Nzd#hR$r>V=l(mQanm0B2)*6n^B!6c;~#(i`;qi+GoSeXc|6xU z&h$<~@1Xd+B#?b4NzZBjJ|D)@d&bc#6wv!oe7-7x9>VD3W~cr8yi)1aP+kk`GJVYT z`<)cKFID<9A1VwcJ!)t1ZTHnIy@i)DKIZ?3fA`1${wutk^xiU`N^cz3YsU02|4010 z9}bk>mZZ1Q(R+&dudo%B_eiy1Zpb-;f^Ut8mvFHDVtp6{JN7%OF%zuqNe%nuk z(MOE&vpPTXBu`(ehIM@?%!FRFI1_078DaDhLw-|w7r9;@(<_8tyf{0=Djz}DR$DJD zqyij6egXUJt=wM&nO+(6GR0ZF->s(dU8ci}7)rO&dxZ5Dg~OTNt+Z+C zTS+h1d@8-u+`h3)Zvynn#JMJc%EtuK8*J;HYtHSP$n-ECD7;miyG!X=^^^Mlm{AUY zGPmae#z+5OI6<7lR{9$I*TShrCx&$K?c4%x&vd4T{=aaNI8WnY|Mh7G={;;d@&7y@ z4;Mbe^w9q!{`3C~WFPhaF|!=Kd$@gbnI6^y3TKG(hq%Ay8(z#S4*wYU*Fwg}{J(Iv zxPV)}YWCL>(pzckUAT;mZwi+)J+1>9Yi8+5!N(7Ur}ghf5A*-Rqf!hAWFMuoS6fG~ob?|? zL5^M#=KqB!q*xX}4`KAt%Wi+ASi|)iF+I%x3(rZ}K3TK zUT>B+4dVV#aX_PiDfb90!(L-;S0hOo_L*rq`CbTjc`6Biva>=V|$6~!>U zSm=ezcGnm^zvZ_m*2pyYmgIzN*Ou!gGd;}hi@M2ncL&l-H#))N9lZzGdSa2u7n5Gh z|BGT}yM2N53P{hMzsh!pxqT(fKFt4%(q((Szp;k?zKHTM*j}HM?K8PvIn%@ZzobQT8e#0~^`!Yk{^GHX&iu6qgE1T?y_o+O4VE3Q50u_Lnx$#7F&{a;@%no4@>ZM|^ZDr(Qyi&+0(g#N#1 zk_@Nz*njz(L3-40Aid#Jx!yC(KJ?c`Q)T$ifznI;f3H1`eW$qIT#D}q#?$&#CO^*W ztBL~}z3lP0OhDDO$J0fu|1U!SUo=A|*z4hb=7R{M4{Um*LniR`@S^4VXOo}k|BL3! zL|PB`@2{0crgtk_FY!v=zL|V6dg%X)mdHeN{k?|#tR%e%M{f$(`%wRG^w9qot(1vB z2J%1UWAEOM-tVkGEP^v}7(Mj=MU^tC%;=S0Ykt=OE*>=dEsLu3SJ6Aue4>0LjpX+2 z)xR4(^#4U$WzyzAdIw0)v>W&$lXh@D*8dkBhhCLT?ifgq`v2b44nQxtJJ&l#@nI47 zhb`({4(}o^b?S?X0~)>WHQ|7lW9if>Z>RL{CVgiR_JAzMrC`Stg&Gj1U-;Lg-&^se50$q>qe<|rz+IkfgT+h@K zqt{CK`qz~e9|TBme-s*Z^xkeh;lGOQN>AN?_FF+(R%t>)R$k}QoP^HFNeH5USI=cg zPF7DfaPHry^46c~Rqy@CuW3qC&TT51+xgWWYXpeX*r(1fm2*2O`z(HYhO6^da&8vK zagD&{tMj&UF2-XHKa$}+ao%3eeUjrCBd9cEKc%lf28K=d$hpVxs&_kn#Q~1}fWH2^ z@0N3a6ZKl#cyEmx`_*|z`ND9nAJ6b?ocEOTuH|^L#!dW%IFFR`HuLx~MzG^A!Fe}1 zZ=0x>V8@?r@~Mx6e+O#+zW6!!Zyq@5aO|89m{a2MOp*nhO)cSS$bUym8&f;UB7hp*BE{jMAEsrx>; zV3nxr*mtMKP5!C#Jh@;4&!2l3uFl8F1$#MuFT)?e`JHlszP@Ss?*U5xe~|t#o&J|! z7FRgwp9;>sls}K*{2ux89IlTv12_J81?NNM%WJrQ6i4xue-`0yxO};a`{zl*vEQTr zZ2UbSU&hjx;~&L?zV_c6IKNfC(t!IEDg>hvlp5 zdHR>Nh-nYc+1tr_SffSAXF4zsqoSzEUo%%klRZ zz8&Xl$ImsBz;vk$Kk&Eu<@t>gbbprlbt@Rgw$Ni(y^ovP<@#Q$*DHr3`MJN5r=3h+ui?71@ zZn@-2p8gAlugX_(bDSTLOR!(r=4+dvkMya-*Z*6&q$f*Xaed9#>C@*w$|c-?#SIyb z^Wq@61oL4>|5Apx0$yJ((d&8SAEZeiv8a?sXQ@;9`U~PJyL_lL6<u}w;lVGP0)AlKasDW;^}Wo`e>hu)phd3;CM%dN8-G#eB&mLM^gH`BmEO~`j_r!{ZBE{T-?#rkK*1qZ!eeb z;(VkTxUL_?cm`ha<#OrI+&_w=_|M>T82+x3%YwOo;1gRv9p{m986V#iCu>~SkK$W! z-drxbnfp(15P!F5lMdwHvN-O)Y>k`pqt1KFWog|0B8HdZJY6mut?;8FNL(Ts{`!Mx zc%+%7jq#j%ekXsPs8x<=zg291__09yartxNa;F?A?IQ9Mo+VSzYFK3@-5y@7pvb?{J3wT_#y1GiIH#Jz~jf*$L8ZXF2!TyTSeUd`!ue{am8<; z9u&&ACbMx;vEsnK?q~ywS84m+!oEbuKE!G3<9TSscgeS=bA9z2**72q=i}vDOSpZH zGyYRJe^9=4fb(g;SL{^eUrQbT+rRPrQ+f6{<+05|tMN$!a@&n*4LIDbm6bd}RrHLmhE_=gyr-y&D$@%&XB#E<+{hp+fH zxw1dcUp$M()>r2*$d#^k5_w|d>u|nUuEaX4(@w3@xX!;4mDm50E8pY!r#Ofo`Dfz4 zPp-r`-O0a?HE!zRr#N3KS8iAORL@S-6%D`pLNxrXoe`klMQnEw@^3vavVKSXJE`Yc zm}SM~<*G>*4n5EMLp`$19R1AC_I;GapPC9P&ynSt57;=fco%H?nDSShuaj$B z_3sOYtMgCg8a~b~-p6otzDuq_m+JWMYlf@yFXURi?qb!yLkw5v`{Y`^?rh=TGhCg2 zE!P%u{ht`F&JW48&v5)#hO6`M<=Ryo|DECL{3mJlnOgDx$#8Z4t6bNP^UpF|o&PS^ zr7C=nSy#dGhwWc|{-<0w8#rZ?olhlLBe3#8pP!ZM*0Oj?uqVLAab6Dh~YRd zsVmp%^pJ_hHd^1Y8Z zpZ5R6o<#XFtZ`53wB z43Ga`41WaY$VV|FX;O5!8L3gSMrd?P5=2S z_|MA^db9qs|sJxZA8)qC+doZlul zPvHJ}mhsj3BXYCe2V~_B(q!u|!1+^h^IWd~g2qky-@^I7hP7^ zCpW*&(~mUU`s;B1tlaFXKZ^;+_+r3iIDb%X{+jz|sn!*7xLEalV|6aKJj2E}CCaA7 zG|%3Q@!5NF%iF@4XREay;WTG4`TtXd zT_8Ww*SReJfkXQB=l+26wz_4z%zqlJonrX+i^h(BE*d=Ub}$Wbi9B|MQ_NeFLsgzrnw%{^TRbh#@SD;XJ^C0sVBg+KHvS%m*PBM?mxhB^;-_=_s96e1vli+SDi$o)^_=lviF1QySW33;6ri zb5YIwW5DA=#P>zK3q*sZxVBsGYTnzn(zif_^gRz8wyERNw>X*av(Fa6PudLtsAj;9rye*U*P8Y3)7whX_9e99n75c<}ED{~kEB($0ABp9ud6 zIJDBodGKEe{}nj2(m(UyzZ3pDaA;*HFS6W%? zJUH@4>$d?8t?ZT_yeV*%kC^)pK%Qqm=+4K1%?NLXFwn~W&V#okyrtFU;IMVw4W9VRfh+%%;}5=E_a6^Fg76W*p|u`2 zCkh-F51Mvp;3&dJX$`UdE)PDI@Ug(5wH^-_bMYq-J^?ti-YNFr6A4%LL+c$pJjcbK zMEE4&(0UgaYh3tb!Y2cV*1JnQ_!PpY0EgBFECRUr(+Hmi99kP5^Wf77pAH;a8}RTU z7k>uf7^4h?R^?a^K9lfez@b%%i`_2%Ea0kq%)(!PAwK=nlfQEap936PJ3Rf+z4_289+R|1FDu7w_a6XBbHL#xVb-xk8R z0Ebr9{T}`{!nXm3R@EL4zJu@`z@hbdfd{W5yb3t9K7Z4L?;(5-aA@rg_Tc*o-wzyG zyRo^^m462bKL{LJyT9?^hY3Fl99mysvxAF&6u8QtllVhkp7Hii$B2InIO00v?LUtb zejGTo&Q9{^pCtS=aA=+LdGON||2g2W_1sKP`8a3zgPHs4n4kfkO*h9`K9Pz6}Z{JXmXp3;jKKBf=X22lE0RHs#_sCcH6lXkEnSa~Ix} z@KE5;y69;?2Q>qZ`j1cFK=|U~E>HSe65bMF@ZeF=&x3~&9;G#;SmeRm09XELgFn2l zLbmeQ7e;sl@KE3rJa{<9w#qm7#365d8dtG#Ts&y{hd~j9PeGV4;1784DAFGRyp51y z?|Ss3fvfaKv#3^up-^5Ch2rvi@! z?rA>c_s%X)tU)sLCLCjnn#@Mnd49bwQc5hAfxHE4?nxdQqBzl-j9_Mkb~9kv!Y)&Z{A zkIlT;EUT34`Zo_a=D33@f#bpQ)$o^qKLUIcaMaIg_(CBX_kew~jD0VRrT1?fB>Q1^ z;|}1jr~ya18_xp1hwy3cdA#B^ei-=b8gTrs^h=SygBA)oFVYkLdgAW~z6|(3J^Gd8 zpKZWr0mmi*71Kq_{!Qec9l+=K!MBiqs({b)gKwk!IShQJkT0(HK6gV#OxcrNUOG)J4U?F@lJ2c+Zg`dO& z-FE>GR=)zrW?>h88aUpAH@Hy^_&MXB!K!>zRp%pKWnb_`)qWin@}*1N_90!`zS1b* z$29J;4|eJLH@GSA!$Q71-JO1Am$ttd@Z&;n*5&rYE@OX7;3xgyh)vbM!7Bew`@x%0 z{Ky~JDqp?F6MsvJKTP{jZ>Dv{A4>6~eS@vl@ir8H1n|aw@Gy!W{(%qVYdbyhhg1B~ zz?%uZnbZ}31jQc%yrmyJisFw29_j~=ruY+qw-Ivj4p00s6hHds!DzqKW=~iAu@rwM zaJ1jm@I;C~7kGppJeA@v03Leeh)9=>G=K1HQu#4qaXUW+Kd3KREh-9sexg6M%2=#6O+{|$Y3h*f&`{t2<_5hy< z9GmD|@xMg=*$;e@9~}L^_Rm4!GyUL8DE?)@X8}LyiGLaSrxN%yA=fPN_-6(2R{&p# z%~e-;_^SzD4SX5!F2M1|i;J)a?`HE2UQhUXoUZ`>l80YO_$J`1gc`C+un7h4j8qA+$`9-^_Q!&M6!`sa`(c-EUrL(- zKPL1h6c@h{+20KKaX&a(D{X&E;3xgyO)>uJfbsQAv`;9%A8mGzZ%do$`0GClf5BG0 zNyQa^OC5jxXHkD)Yjr%7;?LARtd6(QI@n30}9v=oDnhqTPuZD*M z#|^397AUKLC(`@vD1S>MfWHPjw+1{487V4gVmBwnk-V2W*j%eVQc<@BZ{}I5UzrBtp|5Ne8pd{EIZR}H{RjZ=-6!k#3#;6QSP{`d&W#)}bT#@FNbn{Z4wnyXC+Bz^?<2eDI481dffp-y$D1 z{;Y>zCPaH&=lwQR!O-{OUb#s_MXkc&T^>_h!6o!|$b zLH412DxK&DpQ-ih&qn(QALva)F8x_rzy53i9OYYWGIHT_w0`~P&H@HmO|L7k^sQ9Ba?#_SY8|)AMR+Wz}z_E$R#XqRy5B^4#4~#FW;fKlp z$AB*ra{p@{{~tyF`Wi5N;?SFf)QRn%V}xUTQHuWeD{S&{;cEV$AnHx-3H+dt2j27O zpVa)|Z+7T7^d=p~SEqU(P1yikpIs&7!Nzv~-C$`wDud^+2PRWo@@Nh zL{OB$%dl1F`S*aS<1!I^x40}=<7ju(7_toaf;^9VKK0R9T)9~^HaPkWdjBth`0&YX zxP>hE;$)3AyzjVZ_~vV(;fCYbLv%ahd<^%M3=|EI-se#Mf1F)hU0t>Q(}-W-eieOK z_~%Q~3hOrQFz@MYg^yalVdG)3Ils6Xfj4I5B&H=7m*yp>k&JtXlb_VO4d2nNj1ym- zWA?aAh4Gbj(U{)fS(bvly-w7}R!6n}%;4P(H+hAvQNK!DruIJ?{AT^T*%=bPx?K`|KZ6^k`Lo4M`VQTDTAOLHpYZSZBM(zZlG@ z{byy^2Uvcu}gN1vC+CQa-zSHt^N^^um{iQ?Ra0LsumW8_t z;V>Am!;NJ2eZj&tK)4sIU_#!ofrUHlgiHPr;a+mWwY`j$gA*(q_NkS<#=_xd9Q954 zFBP9wI+D>(mA%2jz2x{M^%@rL9fW(!33ubAj(w@^?Qp)b)d;tag~K>qeY2l)5{LWm zI^&PM|2s9B@hic9pYcDS@?pKdJ2H}P;LB9am`RUQ{(WT_7nFVM@WaB{d)L)-R-*jy z3t0T<*UEM>{%hn9bzkqP{JglV&ZY5j`AOQ3WsLU)czYRdmuRHE>2&{2ym(F3fi!d8}BW@!+CLeXS_nbd)K50$Nwm2wjHN&c~RF?ttH!iPj-Ysr%RYR+B<5Y?b{`1 z#^tA$=BJe;l_tg&#Hl_lEx#ZsuU)&)wxP%`Ww&}~eZO|?di4r*eGl!U0z{!Kg~r5$ zc8=)RF0^Opz)Kp2)_VNESYgGblW)r3b|?Kq&^HZf;rOxrX=)c#KKzlJl$Vy9>XZU1 zzZer*{u>es{tXVlLmR7I0sn9q6A0~KyrC+SRhvi;V?0|Asrr)EjPa7d zqdp&O86HIKjH;)98eVorXPrN3@TVPLCV06{eBrp(rM_J}2;Pw}n`pd?vPIVG_@kH( zuAvQ~F`16PB9M;b1+9azjBU?g=nQ4{ybwqy!EH|-)42sYw=tbB$&Wl;`AMNVUDO1s zQlsrDV>)A@bBCjIQzxrG(B&mAH@>r-I0Zw}L&1-<_{dL6H;Rgd+C zl-|WmZ$9*1WqJc@*Q@3~XFTE?g7MrC``ML3c6?UQxS+=TjjX2k5wmY4^jLr25fA@R z)?PI2i@)*`SuHEU6=>RSN+b@8S*y$#bl3ca719>%@3=tX(+H=Vb0 zC!qJIqZe^=?RwSHo9Nhwrp`AM>8C?R+(qL9)lU5wrsl1>#kYF5D9VWd{)npPk9-zi zL&SHP6`ha~)_pTIm(Q-={7;9`R(=g_3cY_Yy4ib>CZ=c4b84*LU90(TDbvHXq@gsohpOz1`;e4+0Q}8TR;0cKC@qy{(%ZvZUNUZFdh?+7vZEJ;ai&`@vexle#yw1L z5%f@>>5x%Rc>U)`uZzcj4>P?L&|7242^sZ?w>($Z!*J7GUY=um??Uf=N3Uzh-_f&r z1?6YlYqpT-Vg5f9?E@XMYm&GAR=2NOeyn18JE4bl8e8vvYrV>YGzus_9i5FJ-_UyFEApy`PxgU$v&U+IT60jct=Mw?l;t~S1rBqOb_dz!)~L0{K>Yb3_2A|=jU3>ceiTg@nfcUEA+6=NQdmv&bsb^_UmX^Vsd^Wt!P>!Zd10k z-}f;cJQHBpU6zcHJ%-ex6UlVYKH2G;1f9uD=eb&RqL|KErt=@@{Fmu`R*OzIM<)v{ zu5AzI|HGbibb5x=q7%(@S}>hwq4PY`iK|5?j_Gt@I_Uq0vGx6)ch{nmz;rU04z2+Y zd!5ZJD{;1Z!XY=s~`nz&`r$hEiru`Er@7Zh|P>$zsl(TU_uSwQE3zUl=!@TM2 zoM5LDI;{UMNB>_=*LD%7?6o|gjy-Z$2UO5{F^oaT>T{68M$N2%-b za!`$Ds+SkoXO}_M@8oP_`GNU=Ih+5-Rz1Ws>M1Rq!889a`CnEzL>em`LewI^!5vPS|1|9TL0|vQb4_@u zY0-9}-?#IjD|C8TGPuwD88+XouG2Y!1{7K+h3WK$4%!zwWa1}*?XenQty9Q!u+Ch; z#sNtksoYxoUy>ps^wu9X&dSAL)J_lj{|dGakn{lUU$gk?s*pN3e>~%3{$GK0VJjWD zZ(f%wd*72`yZH|=eku4vEjsSIzu=E=<*FIK`utgU#rIRQBboz0rlgH27mB+znho-USY?-6#V6kU-mcn z>^gD9D)84b{);qEwCp###@zPDv-oixrs6$^pN5xcsc&}uG5j8`^ye`CX7IN%{z%XM zIcwJ%_unAK{}lWxho9bz?u%9J_IF`n>Wu;gcaN<|tQd|>YoYjR#&c*|^`ZSais^j` zy#q|IZ*6*AbhGQyW9ugsxTm55<7hf$`op#9MOD{B{jl>J>xva8EIA?5->*%tYjwTn znBJelH{6zk-nrWJy1Dh#JnKkUSY|>Z_p|z{wp;3bN_`hP@eQws_!`;~%8ahH#n;^( zpDO>W9K8z6>xW;)^hVQt87kZdPPpN?{y!Y`jt-geigo{nu|KaMf!nXXI`(6o$MXO1 zYoOE0k`XfF0JHyaSXfa}VhR`1-?ftA=<lxW!Iy67xq5i?KQTZZ6sd~Xd%-SN>>aT;6tE+x z-!r>Yo|&C{gWvw~YJBhWyXQEnRqm1 zBOb-4uEpT>Bi;jcf7GpNjbr>7*X1}q6;OQYiu~Vo1o5_)$1{B)RFQoYpSq3#Z=&Hf zQtug(@i=Lp=?l%H_|$b8c(aJtNzLy#zUSsN;?aUXJ^ph1nGYW2`$mgxfA@+<@uw^D zf7cac-&=NEY0|QQ?Gu0MxKi*Ajk`7AtT&v-*|wjxbF6;FpB_KIBp&MjU16uZQjKfd ze(n|T7venz-ct$}q#BR3$8qB(ISrezr}2N#kxGn{!jO2+gZDD=9=7MLpJ#lIct;R# zGk9oEd8HcvzBfEGmLpyT;(Z9-R)q^vP4Hv8;;(-Ld)u2gpL@W)Ac(fkt zisyW~{zJT=FJXuut#|C`JGj<~oltJ`&kTUdd{55^;o)$!~C?HHo}V0tJT zKYtRh19&$OuO0dA-G3OCP({4IiB|+3)%^<>*u3QWEy-(!@u&M6_5W@|$UgP{a+!~v zXoEj5O{}+@T}-@@;EgrBW(U~q=U=}W8->5kY7-Cp|8CQXmq+6p<0ffe6RFyFTS3zQUCp6_}I#1caJh;^bM(&CrG}i7wvS6#7F-9Z+_{{7T??aK>FT; z@x4)HR(@}{|Ce8Svk~!6B0lQ>-A|LPhVz7$_y526dM6n1FC_k1;Q!C?TdDWo{I~Ye zu`lA&KDc{j@M{pi>Ho`q9Sb9VQ?ma`@N+gsDA<{p|&*{tfEoYPXRHVP0^p8Wok@P>L)r;*%M&I_hw0hC~ zu^tVm?SB>e&7{vws~6oL>#;u9`gfrJko0}*^#^Y7vcikHuZ`DVEiex??^Ezlcac{L zzrC=J_;*!rP4Z}xN1sFg&LQ4+;Qc6R$U|*Ev+GIXRWYTk+W&_|w?+s^Jvv3l8$SwyVtM zG%K_?;!nf*h&VX^FFHzLV9zG<5BuyoP3ku0h7y14#V%ygxJDgD^>r?F2S!5ALw z(f(cn9@PQb<3~Zo2Q&Gbrv^v#IoO8)rFq!@7t#J7?`SNSm+$hR*F5b1i)cO2;eX}x z>bN|d3uqqle^KkGDa8MzI;i&_ihW_4_KRQm5YPOmKWM#D)E+$iEw5Au{Ai*0cQx;G zYFpzNf70S1`W)J?AKBL(ykbcc_I+3$FBwN#jv-z@@CF-R$D_*Q(c(bahdis>Zv=Sb zh==!piNB)t{W}#a3V)MjBjI+{Y8_BLYS_3D^^RyK_)q)7qRHS>9RTm>$%^>$e6gUB zRn!xI>bTGn`B2-5{eRIyvhxkH^KGmn5#N2gD-q}Af44d+vXl0OMacg}w;4X(8DiRD z@Ay{7Mf|tPe%$|GMESi_m;cPSIx^yaO?>44qQ}Vo4gZ<1_c&4ih<@Bd{HMUD{N8ET zf9C5wj^ekXeOeLne-YYCUa9L<{uld%y=#BH$I<)?$$p&w7j0GeAa(tW|7^eB<7htZ z(~7h?vr|F4Mhedjaw z*6yll$9=0#rd@hq-``_@V|V9XlD|X$x9DH~-2p%LRKz=d;{P7Shm8HAzdtcATG2YI z2loFxDBt7Rmc5*JnxB{#ttOCv$p1ZP|9?a9pZSS-(dtIxWB=cS_W!u|{lD6uoEK|} zkNtm-8oDo1H_ZFb{N%iNl=#^H_sAvwmjBF8&Wl%xkNtm-Muy*|;@-{+^shTFJ|S)) zxRm$1pdK#1B|67LeKdM;P^aEKtMF_y|4~i1C||YuiMYuBJupb*mFn^^)d$}tZk`vM z*Fln_dHgSNQUCAJM`43h*OcGhYCdc=MUC@o>%)mV0NkO(txM-zpH{5cw0TZ#=WL;= z_**rAu(LJhhsv`(MuA7`fv$MBt)NHiAM7t`*Q(Pnw>cXr|4Wp$rG1r%hy358jO=?! z_P>bhuZeTaS{)iUtJ9%QuRhmz>P7n&^?&3ScAy9Bqx+6pbKJ%LrN=zO@3C6G|6BM) z_iGgWgU>B8pX<3&-cKh!hajl^Uxv@EpwGRjJ_mch#OuwfG;bi@I40IbbqfnR#8zeo4cZMP{6`}d5-W9!MJzYF?%lsriFx=Gp- z$KxtG9*ggtPdeQH*Mrsry*6d`Bd>8G4lo@*RuT{SzsIx2j^Yb^e#8{*$GxQA1pUjT zzg^ZDV?U}|erzP&X6R^LP^^C+0{!uIvOn?~=SE&cIb0~*2{7HBk4bb{tMDSYuR7Tvi~pAeG46(3-sP8b@BQ)F`m$Z+WzYfBo6BTJ$^Oc z-v|31@t13VA=!W3aiquje~;ay|J1U-I@^EUSw@Gp$nLq1(UlyW+5W~Y3XJ{Lh;tw~ z2NS1{&wimc?SEYk>5qV()(ItF%lp#f@pG|dKi#L$6ZyXj5<5J5HiYGmB|6kAUN*1IBG$_}PstG@~lO4t2l@M=38b7MW6C~=7zezt3 z`oTs&@C?h3%h-=L2ayi@|DLEX$SXClak+j}bNy&@BJn1IhjFWU_oVTon(?E}rKHF6 ze?4a@d5{`(Hs!nB6~#+MqyJO*-v;APkAwNpEhb%I=6qMLY2z08sMd{G`;0 zdH%VR@ABmOqi&w|B(h@;+3^r~vIQEL~jySgv2l>C}Gs>(WHDspc zkF^eIvw?IkLWli;yi!9R&FoLKf^hxWNIX3M*YjP43sOT*_4%VHjz6yx=Ob{ipO9B- z=&dx)_EfaiBW4dzI?TYn)=4}HHaX{HItZHIir73!x z(fXq2uh9RllLac&CDQI`K+; ze#8{*2jaGFhjXB>NcwH^c|*@SrR_-4T?k!OqZ@ewJ*W6Za^8y-20J3=Yug#bs{!8S z#2Z29i9e}%FDY;&(k~(XHPGi6{itlq4{M!*voYg;K6Ld-cWJqPSOY7v<00ZT0k4pF zOVaou2Ues$zR)AT$SYM^-SWd)r?fkibVH!SIMcdL<@!<8^`jl_=X;F>Z-T-F zsnTcD_#r6Dk1NTZsnAb1`Y~5pepu_2c6CWN8@dIgD=OEIY6(AD6K@H4%ZT?%8b1U@ z`O%H^E1+L#^kZvNK6KV8?FN!=9dyW#@=A^EmpLCsD-3c(jPG_6iFY4(m@k_5jxQf7 z3LKFij5t&;=!NtDUK2dzw3vDB>)OhR{#lOeZOZxu2?$zHP2V4Lm`@bXokI?TR{mOLu*nvp@2kC!<{!h}s z=hepnMt*<$eM$d!kX@|hL2AN*>GYV`N`I!&7bE`{AD{uL30I`kV?rrC&b?Lp7bE`{ zA5QvW@A#1eIUYYadpG)Hpg)fEzsh;wS#RTaT#fEz=qec9#M5d1IQ6AmvE0sU6s@&I z`?qgHoU_5HNSyIJenh@i>Ua)D`XbUJ{}*3G`fsfLo3*}fKZtbIp}WlJCLNuA{}x$L zyKbT`(4OK+@zvl_-k&s>`%(KLD3K$PAE>|TenkE+zLxCy$cpdQy1M->q-zKr)^+kq zO;+!ZiO=z^I!)w9VKebSp)OcPc2GPiZV4Xc{mDJu_)ZiV-`l@V_8|WkcT(mAsmWhc zeBV>iT35HnK0^E76*?7U5l5yRl|H`1f_kXVTaHA2{6xGG@CFz=rVOI-8SUSgV#oLP ze-mdYIKzqavo*e~^>qiT4-}U|NBMrLs*iZ;PO?S0j2y+e4kwZw$p6Jyr^+ieb*y)M z6*g;P#+UdFP2Ik8pvQRA`aRY@!KwpxxR`W{prd?0?Y#8+1l6MKi0GFNdBj8hFJ7h0 z2vXCgbG(xCBq87xD!d_0Z@);2(=V_?x9^|e{G~8K zs;mOd``s0*sl@Ux)?OWGJ<%I=|K3<1sP8Xp6zkM~koQ9+<1#GLPT|9mUlfOW9|Z0p ziUND?_RfDniJTJpj>i~(dLIe>(MCV3n8q33pCEK+knRNNP9@#q4C5@n4n|tT9GW(f zA02BE?@aK{A>QAKab_rToONtMdOZKv`$D6iT}-2D>cOHs`DT1)!&&?8Q3eLvZ+${srZO>564 z;&lhFSmA=y+;<#a)xGc!@l3Z@Kk#ThFz<3}{9F02@{w2j8|D8~;)BdakXPx0Js7LDyr*0pO z8=qZR|7sqd|Lc7p@zy&$cii}R{fPH4cuyGKjfXotybny>*O1meS~v852D}%E*Wcmc zMVjUE=8%1_f`|3Dyizy5PvhFDr*yiRbZzy_b5Bb0MXUdEq zwUFOi6xB^t>wu!h_2Z=f8u}kd|0BgSr;bY`6`rGb-|1E2?EvpL!&}tE;d#bE!oMGh zhxh;C_g2-FTBP0!Cicl_XSG2S^S#qQI zDYtPW+HOYubp54d$JyY4FR#>+mWlm<$U6~5coW%^PkQYC`&^{tL2Ajz6c5oaYJ(Q( znvo9s|2~%)-AxCT(=R#Ao7HY$?pTU=U5JPMe;=%KVQ*M zVS?06pW6PY03Urn#g#sdprd;K(nHGe2bG9i8t@TsF4=+lf1kF-j-@4De+CMnvXh_jVA!@((4m>_lY$rLw*UG9AL*@b$gwrc`- zQ;9d);kj|j!xPP`d1c_uBi`o@&&^jp9_opjhy8yatP|yxT3*NMKfDLg?CUz8O1kCH ztyHogwS1t{e{MU~6NZ=pDcZd==C!s1_5VJ167PL)|0#;qf1R%;&b{E=Z#cJfl$>}x zR#h8_==Q4|9vR$ zuSj|OMN#a2Sxp?||32R;vx3x$C05+4%K4}>`cIFGAEEo1beqbFd%_Yk%;J7|o_K$N zhx{$C)NL1dLo86Tvx|I9p^~k@H4vpd#H7^!=wpcaG7mI+)^- zZ(UapDYCJO;_;dJ6*|6fvxczwM4r{$r?VkHk!w|Av^;?xVf z>_@trp}UQAb2G=|svQa%wX{!f5}#b3sQGp=o@E} zBF9;mGSYtqJ;trPQg_}&>ncxv@Y+LljS|%VOOXFG?_Y=KgfA}->pbn>F7WfekNM{if1rJPto59qRvm4Mr$u6S4l(^%_Z0{f6@p)h>N;{@)jQS?iy7+QmsbK6}J_k2UWc@cyT8LF(@F z9Gew$D2jYFXx}EAn*MxLq%8N(MM1a+aLd@T;w2$c99K6=V`_dneVu~G)x=tp$Q2+1S z(QxjaME*E+$gT@W*9E#Bq*HY@v99vef8$7RwpNipw2$c92fY44w!LxxJVQF<|GwkR_ut>xnWq$A@#I)Rl@9pd%DQ`E-dn_* z0^W4u-Q&hrqR4sL^)u4r{=dFxZ+WF2sN#%Unx{mv>Z)CL5)b$P^f?i~4`xyAAKbwpPEXZDiEW-KbvC_W|f0CEb+0=r?-8 zMvR|s*q7*ex)D5#3wfm;+?KZAs;GK+w+5ug{r`PmRq`P9P*0~_eEsIygLS;N=S}e5 zBi?Hc&)07*uNUz?1`p#*Ua5!Oapmhbmp6iV*#GzaR^fuw!wal_Q`@q*-=>fb`~SYQ z|9|+Iz34Z3qA2ROMa0AYzc2Ef^6Qav()L^QM3FfE??&;bANKwID8E0lGHz!Dl<$+V z>V$e+yLLTj?COX7-;eVDqX+Co|G7M@JJopThy35~1Z7o_dej|XzW#H07*CpaDtHx$ zx7q4HE1z}yl5}T7hde8<)T4jzMgLW^<7GFhcl5gmys8Qpq#o;-w*R6hsYL&a_b6&V zYCwM_=|6Sa**EVTd%B-Vyd3Z-&p%$v;rZsB%d18_|M&YrnG>X*`NiS+`pxAvBl~dv-|siWd$xtc^Yxp{ zqk2ofzrfo=yhp8mv(Al*sNT{)6=e5EeN0}dXTRHveyid1+Zf|l|7`FMRk$GaT!Xaz zRzvq2)kpdt1^w})f7xjlU%$EbY#@710q+dMd%lvx^Yxp{qk2pKbHTfSc(WazuisoA z=82kb{i}e7{3);0^S|5u#^*3aACvA<=&n+-Aoapod(m%~I{mhdcz78yo$L`#J66>o>=q9tV*<&A@9-ydsC^>o=E2^_KqF|M%}qyjL8auisoA z)`7a;aQ@%Fhv99iV)q;0Hz3~gq;=T;_a8vI4tvpWm)ZT+qYm+gf`@&Iyi%KfpQz+P>ZKf~U3~rK+B1-N)4-cWyxSa}uisqW1mevHZ?WOMyuZWq^_$C^ zPdwEB``<#mC#VkOoEwPu1?hfU1s&EY@=Cq@gHzXX){|95-K2^soQQQ!59EE#y9+%0 zt$43Aa_c~1J*g;mU8~14#6kY=Px=3q*XVr6sZTLc6;L9(-Xb3IfBzSiSwZU6Dh|)- zKV_lC`+|6{g7+rz<~cm4|Gd0ki1!|NSf9x&_3AFG|E&5+&lKslKnJ^&?zMCFrvFSq zK(tfOBZ>Ddc!-~xHzj@lMFkZ3!H83ZI6J}lU15UM>jygRRJ^PUESm;h7 zU8lY2KT{Bh+P#!`6~H@-c`71M99l zU3kZZ@v|p*CB*yO;d%Sd;hjP}oc|9PW_WMsIXrLwIlK#rhx-43F~nO({pZwEdR;-f ziO@|W-TQmff2Ken+Pzl;;^F*%z&yiy=Zf_G7Zp_GMq_T#$PAREOv7KZiG*cD!mqw z?g{9yZje{%y`%T0|4gAEYWH=-L;ZiiD+(8+-W#00|DwW*{Ak44M4UIkd6zhUIPK%@ zKgTYruMGGIysd`!{&fz|+kXyk7uoj}c;6H6afj#aKbu!f^_2nJ!P{wgADm&&Kd!Hc z=iYU{{|?=5(lyze{xbyw(eC0ocE!VzJ$v9j#Je|r|3w8B`O%0&`qb26{|BC@ za6#&$_E!H{b(Uh<7Y(cgT{Y58-<$q3g@dTwu}{{s-HUtEf2M#CwfnDRM+talp`P0Ezx4eV z6%8K zO3iTJLj(Nis@m1Y_b-a)S+!qlz`LDz54rCJQH*%+9`zgTX9i;bKM?aqUa8Nj%jb%e zJ(c;!SjBSe8BO*)0v^`sns;M@M>8)CkM=bKasU57i0p^_^VR6T%LH&PtAux zIR77nzvY$sQvFVa;#J)X-f6_c`Tw936fQ`8b)>9oDqi)y;9W$#Q^7lvcmo~YrF+4< zhIkdhJD+$TQXIlMTop3JyzfK%ogZ{2a_#vzYA*q>^9kpBl!{{N9^PW&A^#7$K{bDn`u2zf&xu1G-a6tHf!CXO16-aPhdjJTh}R#yA;f#n z<+*Xl!~2kUBf%SMc;8*_^4vJ&;eAiMN#IQ<-cpz6#vu>yFXG|;zd;KO4_}39ipaMz zFDK$ql2>vN@o@j&pykBt?C=tC$iq94csTzbg#MOS>ig%NxRHoM9^U!H+W_8u3Kyh) zIM3lF;*f`TIq^{cAM_~kwo)8&)( z^qJxP*x2P+VaU&$K=$GMf6x!ayT|2OVaU&$PrM!A{bqPS9pmz>Fy!a0Bp%NH2O+=9 zEA`V5hi8W&KM(6s6~_nf6J!rY-9qy|a(H$a^7Gyy-l5__v+$>)7T(xLu8nCkyKs+Tj5u1(IPzI3iM z81?_bmnbuW)DG--#9#J25)d-Zb!L zC|r>GwUp+OlaKm7PP#eJ-AKCi8Rty-AvBLZ zBK>X9uO+>D51?3=B=eEq9^?yc&z<1iOT6t)J6E>mk)MbCpXQ<7Fc|G8uhj1aF3*}r zUS2<}v^4K&@Lo{3AoctGF3*}rejehn=HdCj!EYGeAICd9dmj0D7ZUGX@X$Z7V_XrB6gG}XWMJo59}5$}8Owkuqa`ZLF|&z?tqUNP~01@Cv_t)hA4 zc@enMcjc!#9rv#LT09SkG(yAI(lEb>tQ0^%V54=JJVzf1m3o_LP+XYpPisg9>l zl*jtRUfmuz{~t2c=>MrK-+QR+;QGF62kH`+DIH((FduD+%&v5>2?Qm$CBsfcmvj`mgEw9wSPssZNj2&IBwwi{~-^Oev?xd z;5eyK_IW`6ugRXrzSved z4uB+Yz;VR;5WG(nE(pWs4v*txn)VxTF7dtu5ACV!3m>6zh5XC!FB*V)t{w+JK(|B5 zV8^%Rk1H;$h;cCh`yD|DjbBE(rI1&>mNO|HptQNp}f!SCH$yd4LpQ+ZNW3={NesnT>FyoD#4@u%ut;F5A8|zspqA&eaUf^;9W@em4G+U z@D6C~*ykBn3Eox28wQ@K3xo&UXN{|>d|$&r)N}MW!2W;eM6%=a^2e3AJ1yRK59~oa z?Ei<(G`s`z(u^y4Q=b@D1BZ})F7yjYztL$I&$vq1Gnsfx!NYu(S9s8wE-#q}6Fk_X z+iNv=cPLyC9yHPACC62QN9&NGcZ2r;@xF6;$#Iq7Jw*0B3f@M;%T~`{sd4HVR|y`i zYlc1to~a9j2WQc^a_Tt)kGct3;p zhr$KnA#b}pdt7;W)eLV~5M&SA*YFOlA$jh)Sp03RXYjXJ|5mogo%j2YKU8}R!}5yFK>zz@oNy`oo)y0|A(3Ve|Y#oPCGd9D@NJt_(8azS@W>}A7=Ld z;o-$DFFDQ<{@qDD?EiV3L3l(pmzNwz3EpeO!~TC* zE8;D1c%E^T;B7Iyq5pu_j(EG(_&~o=eRkOO_*^&hxg+`gPM-as=r?nhVLXloXPfUG z)(gBo#G9UG9LbwA#W)&_`(1Ru4}jk6`@^I5ciO=-juQ6ZK2^=b{(smwW6x1NTwZb< zC3u$+Z!&l@i1(_?OOB%iuP*UW{~vav;T>Js*y#-^+>pjTl$v?ngPU77*`2@E%dP zAUtMDnsFs>8jZ%)eWZU9`e%*)*nOOK@r688N{yl=qUMm+W2O2zYxE0>3w zx@o_i;Qd0p->h+Et=mN%UAOz6&|&{1ukiRY%O6+tSZq`e8&cKqhKE7+a9S@MKQYa? zik>2l$K{Zkq(}ZAPWk_YlsgWR>#Kx4O^Ap4|Ar$TD*sNn!Q~~#Rf5-%c&CDg^_J$n z;PR63D#1e?SGE6e-2XQm`#Hrs@qCw;99IcmDew=NBS0|NBw`essD$kHFVm=H?CZJx)Kld|KS^qJ*VB}@;u|p<M1(e3pFc+U_|{obS=_nvX(@@O40{6+9yCEf>)eZFz!@>Y?3Z-R$)fV{%f zucmQj?N2cd?j_v^&|$r=b^N@0x^YDX+Gt$7MZ7P-`&!|G@buTyjjOoe9_ewPp>Ai? z|A+4|`ZMY~?cy6(u042eK=V-lAO08d?sR#camBpNXfHZaKBar_`Q2sx2fNQ5`e7U?cjNc=W|3^^%Kl43@=Nn%xkJdLMkpD+i zP+kV%Sy$TQi`VbNt|2>6{~tm1|Fe4RMckr7tr#D}IuH-_{}HfDUg24z;XTq9 zlOFe9jJQ(CgYfLSPP_QVmut^R;^F@P5&6Ws!{vF#m&?OGP>t6S^}(Zjf6iep&l9&? z9<4`4Apeh`{C`eAm**K*E^j^Ahx|W+^8Y#NchyxK^o=W*N9&sr$p0gHn)W;Qa%)^! z>-S+VksYZ2kD&Vhx!w0-Tv4Gm8W-Oa5B2{M=vR4#=f0e7T*Za=NdG74$3j0z$%C+B z9k-qB^?MW#9D9ZzK)mVT%_iPDm**K*F7J5aEdY=5{ds)9dbDoyj4PK%>yZ)2|05{> zpQnC5N{s`j{^|AiQnC;Ee+1?K^WJj&^^GgnK3d<5K>i=`fN8(;r_#7`>h8mvlO3r4 zkJw1M2Q!bW>SFy)g?BM7hGSgn`HcGih!+j-e|){|L(e7oOqpoN?vl(fVe@zd`oMlxe>UCt2glx?g7aR%6G={h-6XLSEs8_wB{F zqQa~gS6F*!zeXMo-cbq{gq75Ne7rA=oQVtVk^WTD) zXMl(MKjalwQorM&B#%axpZ6W{aQ;7X zqQV7XwF8qp8d-kcF5*oCZx-=-C3rltyu6VI5^p|ui;4Gog2#8P`g!LO?`H6BGra0m z6Fk0S)z7<(cx%DClX&wJJicSq&#Ozkd%=5%cz?P)>w!o=uQl-=2k&XaySR*@+?@N+Yw zKhS&`d7gUk$PbAB5BO9sxby~PZxD>cx=F>&QP}^FI#ihvgqO~ipA+{fe+@h6_nPaW zig{+6m6-#JLchixegZFTYCuUSizt>Ne8Y4}4CyXLaZ9`p20OkbJKVZ*+*H;L>Y}|z zpGZ7B|2OJx!@EYk7enuN3`Decq(}VG@!$dIA0_<@Dh^}*M)i+GLnrOIlz1D#d(QA` zp6~J!4V~m&OT3rBd!2YQTwY@0C3&rg_cnOQL-Go1?r?dDiI?PI9k1JO3wU2BToC3I zIy_#LnyygG`nW%a5D)kNjiPly&O>s1h;fDU3clZV^nB7G|Bs^lpY!!zj4P+EJsNc@ z?U%^^dyHST>bmtA<%~J67)|wx(WxMN^nRp&&S@9kM;nygE>y1=oekdMhL@|}&*j@k zr{ht*V)QZKVIIjV%$?@i=NVUSd!gS|dyPH~yt5Q82y=gOd7g3Q@_r%SdEiwtyxL72 zo^M<^yi%;Mw0+gUyO?+nSmO$No%5pqQ^beT3Z%Onx@$=H{r>45fNtlG;B_IMdVjYb zr=D@;@_G}m2Y6W5$Scg>=Gx~OS1u0=d2QbS@P;Z}5Y}nz@OKqI$~c3D8X?9ly^wT^@Am+NH=_+Kw{t<`~|!dFjTLIj1P4{m$qcp}&dr zPdV-48&|G9w7(gB3wWyxukKkc&oi!E-go5R?cm)-yh$$4Gp=0TF5=w}-Xp~O-sO45 zmBSlzAn~3A?^(mE=ic|=8&@vx1mbN1?`6ZQzmK)QQQ<1epJPy8)#Cuq|BZf!bX917 z^QqY1aM`bMKAx~`oS$Eqr(T98#_5<#iHGO^MsFdW`rSvpzp)s4K^t)p=d@io{~!IW z;WRje*89RPtNdp%qnsG=@Enuo{RrOA#4AbgXn>{R4JO_nL3XLe1!04?5?XCb}81y@(LSXlK4IvfS&IY{e=5^ReO{k2Hw#M7laKLxjY_#X?UxN zhx`9aPbJ8$IpX$K}B^ zy!VJ#1H3B@ukqOq&nge5;eA8A9PsjqH`(D?<-s&O+HaNC2d@e7_;*r7`&s2dKX2^u zWM6aet~0zQjcDI1cvg8Z4G&8uHU389xsuWj#Je{*PW&b2?bsUTbEP-nb3N#DpUKZ{ z#`^vfd@tX(ZGCO-wfb;EaqAKn`~TAZhTF8Z^hd<0@5K86Tv!~cBKuksX9zf0FUTuw z`gCxN`1gO6eVhkfq+Y#Czk3pQ9Jo^yHV6yOcDd=omB;Uq#Krx8rSph8+2y7STOKae zXG#}=OZ)qRA6#y_@Z{m%LiS?+U%JlNTiD3qrVUdbF7J;}Pc7X*TpoX)(f8kn&pk|^ zQ{zvpPq&EiXWlHFY)tZ+fte2H7nM5`EvmG8&VKBx3E za8SoqcC|R#iGOasH%y)H$JHc1e*kZX!UbWA!3mx{fqcA<#QP1rzlir?f@e=0AFqUX zIR78BkKwhvD#5cSjE`4pcvxFzk2#ch%Uzx`QGC2v#6$gm4C24M!d6)>&&lUL-g4rd z0^S)47lf_4x;!VJ`*?Q|?_BUMAl@dI=j3xAZzJ)lfOm=EwZ6dNx%u43+f2MGz^h5T zGKc5pb02R9@$$f{N4%e%{Ojg(9}o2@6$i#N2CtdnUDw>T7yS*f$JWT zdD>m)B94ux_%R0i|1n+3j&C#PcVk8}zK^d)_Vfgo>Hux(d-A&lGx>ddE^)B`A2ZC@ z*JhKGf1LboA)Wj_zBzG6gFC@++g{*u(}gFG-`$8i63w`?tE~U zC~Oe6{n_QF3s)ZQG~zA?m-hYbnmgRIVavm%bDA;O|Bu1nsvX+dCO6r3*&r{hUZe01}@ zVd{K8;Y8wn2i{M_8a zbEn-Eb=^;WAiDoQu5;KE%lAFk(f8o|f9zq35`>*ryLLMh%E#+LyraQGok?Ed_3C%u z#e9hDbJhVq-Z0{w3f`Ft7lhXryY@Nj03UBE@$mfL*b9lb+2uLw03UBL@$meg*ni3^ z>|D*^x$6KQZyoXQ{NLCdg$u&Y3ml%i4)F0_B3?dt^@*o`cT@F;yAJU2J|bQd@Q|0} z72eRcoOOVYx6Saz{0$z)qvkzj_Vp9~GM^jU0iUC~{|(zS=Y8|F$+$m(>Kq(VzECcT?V<2!Ay1QShELyzZIDp_TV1-cOuo z!Fk?ricUzM_a{<)W9-Y&VLu|TuqeNrykA}BeR;+p^8UoP$&Pox`#|A>uxPC(?;D1d z_a}ZqoGswsZ)I1HGn{zn=6%D|d4J+B#KZajSlqXwc@q*mdqR15lV~3^_Gj?^P`DuM z@oj==53@lFKqG-F?{0WQzU?>=5<;++K^>c;X4d%frKoc!+N^(S5>@X(%$ zSA4m{bMw28H;#Chf_Ig|1!3`0hv(*ZA8!TmYJpeB@Q})m5`XFSpqt-)yl07r^Z#*l z{@=T^!*lofKHfXT!}G%1Qz93yY=+Lk73VZ*aIo}&IlJS1hZ^Z2mZZCxm z!al7%`QCz=d_NiMaWzlJ^#x}zao%(Ck(2K&q?7L_A4l8~;9~JFudw8Dmzyp;CH zi@J_(hc)10y{)-f8`bSuOQ=zSid;W?@Yd(bU6PX_nMLgVgH5{hqmIJ!hU|IUTqxY*P|zR zM82O)b&zpyf%h))?vl?di2dqM;(Uw{m{O4*=MlPJK7xL$(GR#%t`|i63VU!nJRO}7 zES^je59EOK`;K_q!TZ(l28Kx<%^*K-7x8ul+2b`X2nTja@@VEH zd7l2Aa)RNH$NB&GgY*}K17A$=c?Ko<=-(+6KgJ&h-qD6P=zj?wCw@QgGP3Uk@aX&> z@8UaL(4)K+_ctegKd&zFaQ;7@&i@DPOz=4I`+2R2hx7mObpDUuzH#ic62G5UL_D1T zkH6Bi-(dCrU_HLA#P8<~B_7WI$LAZ~kQ3>?!KnSL#P8=#Azpp(nh#Z0h~rcC5N|qoR2RTIpbi!E=y$AC99IY#$ERXHpyKX$?El9vGWHDr*qt|S z99J+C$ETi6yk+3gI$*>#NuC|YJ-myFhx|W&y|HhEsz>X2Sef6Tf^q5Lg#BC360`YMF-}rY7Z&alO z&xzX}-hATW{=e~`5^r{b=frIfZzb`*1P}8_ULo$;FDGt$c=r?UC-8nzxF8(e(&f2v z+rxW~cz=TTH}M{E;zVUPZhLrWe>LAGghBR%{SB}56qo15Z4d7&;vEcL6j>u?SX%1v z5^>wZ`;BZ zH;Z^U|DOPR5v#37!+jJ-i*n!~TE5t;)P0MD6`>@t0oj zRd(0kN#1mPUeEK@;8C4_;vX*0jpH63EYLjE|0huWf6{eM+(^W653d68Q2(E>5eCOs zIO%bh=f-gluQKs){yzcdfQmP{g2PM1aSyL1@m>cH^?l77=kOA7+{5cgybr+JqHsYt znV+W<`N@r%;<$%bN<7^EKViG!O%2k=@#(0m>2dKZbh}7* zVR>=9dLoWbUut+bs>+_2MLhN1Vt4<~bryw`aeX?~eI_0N-XVrJ?PPZzxN%*5HiaoxkKPrU2F>qfjAU7j1)J-jx= z>jfT)*zyWz{^i7xL|pgqdJ=CCc*7Mg2+P{JJU6a;c+l(qClJX{G~BtTc(@eMGjeG?GVwidKOt_Zhf9GyBbW9~6F&!+^8VZ}JX{L!8M)1< z9gzRUeFO3e=jA849OyH0u}{(Mi~aw^e-t(d=dDe0IpAmHPBz?0SwZ%s0}Xfn!AUL$ z{)}AQzoYD(bSSt~_n+S<$>ju)k&E@W=A!;TiO&7!znS1#i6A5Q3F6}Xf71D;9Tr@i z;93bGBX=`#F9MhH{(^<_{undgtinx3?&ris{-0En?A@K|li@Br%jMdMBO~{6;&uhM7jY-KTswhe z#|0KjKd4)^9^lai0Nqlfnk!O?5n6JHMvqens5ZzpWaLzozH@L0s(rCsEyh=^;t3lV8(v zXJr!?_5VrV8+(_QB)Lw0P0ziMxH$ix^c!*CN^+h2nx2dOo*oZ>1=&dB>I#=#lH@x1 zH9fbf;o@GU?8#^sd4|H&5^dvAU^!FBU%dM@@gs^2D80k?+XE~a(NH9hxL;?@DTp~42?@*iAoBEP2RV&3X@C;+#W;oj27tKhQ%&+OW z=Mr}mxTS`>qEh<&I=dR_CO|ihbZs){*V=XQl9mP?Ev%sZ%zv2luzuF|u zud|yG2l;<8<^S8%bM0n5ZRJ;+>exs7tI5d!lh+x)Z(E&+PnG#6sWWniki8qgz29(G z9^~Ote$B|G{ng}0z}-mPVh@+{Yew!JWH0LflV2w8<|LQ%Yep{ZuO@E>_g%wXRV~To z{F;$V`>V+xf%_S87bLlyUo&!Pe}!{}?8)1RtDb+NamM*IBllNo-<{xMJtMDhwR#T9 zaIO5Bi93h(SCjVy*;7J=4Z_t=CfdQuuNk?=8+)hh5AGp`yXFihJ~{a{BbWA9Q&9h( zg71-6xMo6vYvtFB+y-RtDd3)|utB)yTbFC+*Nj}+Urnh9ZY9HATi@l{`86Y#_E%G? zfqNNo?{v9#e$B|G{neDK!L4n$>yB`_c7DysMch_-5a(mrQyLR@fWvk2Yew!W;x+^K zI^w?PaGm^`k^2yFasS_xE{1#iuYW!J*E!#k4*UNp zwEw^3RH+m5|D&irY+m$|o6{gaC%0J#_0K}{rXjI^o%0uQvHzb^YV5gVjLh4jKKzZS z4=afJXJPb~U%{Ds5OI+Ir%?W1zb`#MA?)MgutKSSI`+*ynYhURQx+Ke)^~Tgw0TuL z^-q_Jd8o(Z5^!%J?#nKhlB?pWf4bb7#9ak0@}j)LJ1eYSz`~MB!|A+Zg+nzsjIZj~zKLztt`FU5v z^5#!%Gk;zrzfk|5LiPW<-f-G0)BJJm<9LJm|5RmN5QKMEcexqn4|6^7X)e||Y8*|) z{(ow={-W^i8{O~8FrWB)5Lb{k3>W+VskHyU`!AQ9VLrLsGl+}*|5V!l-_y?FW|~hf zw>ojL|DSq+X@`3@I^0b2$>rt~7yJLIwEw^NOoy9kKDpdhhC2o4lT)uW_TH!7^CJ3z z;>1+k|34M>$Sb_BwH)W_K4yAYCbtj=leG(Kx9-reu$i1XB45m-`pZ<@|38)11NS}V z?(1v{@9XB_zBE1VkpHK)P-X?;{ne#i@p!EwUxOT-JI{^T_-Y}my0 zX9e-PfLBDkXMO${isjEe#OVzV)_L*@A801mpm#ek}UO zdB47B*}TTN2XX%_B;6;_eXe9d_~?n{ z`eO~a$d0wd`v$xph&M8gKhA)QI1dqL2RJ_)&ST21*q<6!|2$8+KcL$~x;mNt!FeHm z0NYHU$d306Z(1tIp0+RX*7^L=6uW=ECeA_N9Bep`SF-xY`kjsWzmo0<=x81Ac$;$l z!4DbO{w#p~YMe|%{-1Ul+3`dge`1Q|&w`_ga~3$~7|s*5EPpQJ{#iilk7@sdt}^NR zlZEq)A$opY=5pN4)*`kY8tzqY(e=H>udF*ZZSR0T7iSOC9iPfSlb^J5F*_&(qaEU z4eKARyDPIl@p`AQK?_>%EZ9IiJpVVXSmA>3siS=U7>eZ&;ocsTcxSNQZvK7S0w@&|EA`-A8Irp;8CAbgthDaM-$ z2*RHm42Ur(4eLPV&$D59{uCztsY|>E!FyEUg7Dccet%+$<4-H% zYy{_N!+B1hyDLFj6ZpW&sECok65WB`e!il-T?0%g$u&x_;=&< zdQ?#yeKY+Jg z;ezn_#QTc$dPh*SLlNgb;^6-OX}=rJ3%RyGYQqre(2v@m-9h$rEepaI`ex2QSie~V zF5=PsAk(q`pMIbQhA+JB%Ric8`}4W6YdY@#n|`?AyjWuUqc#lD_wOLxG0>ezx@DRD ziB>9Z|4>|-ej0dm9~jSl_yZdt4zGhz{CDQ+40gbY5a*Pwm;VprxrN16($H@Quigwc%U{6(f79_ z9qRwn8k=8QFw9aPVpJ_)?3#CzENePs=a zT#5AWl0De}Pe=TfSNK{b`aN15nOQgYfl79G+F*Ov5{ec)0(6 z`ZI>N`7}8`<8h^yY00Gk^~of=p4`=rr`$ZL?(+LYU49`*s+FVz31 z(>h@D2KRTN3`GnqF|HPMB0ci|bUFuk<6^lkQuc5iQ#6au9?Vm159o0*}rC-q`K%++pS8%_jR$|DXQ1vG2|H4$mD{J|5P^%HJ7bkUe7`;ypvp zDPn!g`FRoQU0Qb_bcd2|Cq1Va{XQ5SUy62bn3J1d#|(t1A73NhQQ%>`%PV}VnH=Bx zxx{E3#1ssKNWYEr*#FNsMahHkt@mWSi}RTEyNru=k?suWaKDuL-naSv8($$V(eJAY z3mU=^<3+q*SWNqv85e+ek-`Px+ueO}GNR}>x%hapr#kes?|=Jqn&-kEXFPlDsYpER z|7T$SD*xWeb9l~p_VO+z-nHP>Q@9{}XPrG>c>ldPk964o&uB)v_nq*D3an+V<% zg$u&>Yx?4IOi}T9F~^CS(9b3PdrrJ^#tfBfs=Oaul1;kDp`(5NhjX3z z=Cpf@g1mhBs=?^X#C%&q^^_Ud|Ic`d?D*X`-y}uOw_Dqcn!cR`}_D4(+{o(ExWM1TWy`+r% z+yg%9>+%Xe`9SIB;rGot2X6!S>@1@y~x#rd`=ui;729j#| zLLK=>_0^f!|Idu>q>9+#7WKXe{hX_fiaJYio*?^91?Q}YA^s=)^iWy1Qug7gC7ucy z?b}S;^T4G%|7qVOmqSrTF4ar$JbU)c%gJ6?<1GkC72I1Dl39hv>$;dsP>}?Ki8{+<*;97THWaOefbvtwfm-7B+9TQyZ z&WnuP2E;}FpNaV?ukf>H5?sDb*dDy*cJyc-+|-`9*#FNQp|C;t`8h7vx=lDUw}iN3 zz@>Ws=Tls+b(?TzF6s=reNq3PIfv}sChJ0a{NhGS+8ShR-+9En5nRgqUo>{P)@{O> z?OjD&YTVuW5%bk8$j^ZxhbU#Ues;9|9NgO?Vo1i{D0;qg$=?lKXSPCZNizkyney`NHej1Q}%vU)8vt*2a{iK;d39T zj|JgZz4tPYm=ath7I|dpsl?p^F5;`a!mr+t>tRnG5h%_hOD`l2&i`lPyi9SvZsX3E zG@%GA)Gr%Gx@FLciGpedC@ zqV?Fasl;0Y9?oav6>dMD_m37u?;n>fB>i2`)49O*g;dwsQ&AmP$KSh>bg2KAQT=~A zzuzx9&xsdR%7VfMd3jC95s?>{-A_E!|I40LZUo_u3S8H*DZ-IR{|xCjLH{!8r_z3Y zPeoOhh;>^@w;8&3NVg$#e>7{A&u+xL9mGTZzw8sk+j*p~KO&0h4_cp;eGdJXq%XDn zP-ThedvB)tO4)bNq3$EEa3{a-lj;(xB@6N!G^Fl`c_)z{zkrAHD8>8v0G}TbMf-6x z)mO@J{y$5pvCsW^h~mUsbe_ooopCXd8 zkGVOY{KI-=)?tQ+BN43r;(hg9{fzYuF&;V zvLO6@np01g#UnMNP)^TN&qxSW#H01ctP=2WZXmDl_n&-mH>L8a5 zkNd6uudFR67_#K?!tn?1|C1U6A%0US;({U3U}4; z`4Lf!AA?B04tmTttylHw*bgfYE+0p_yPJ9pPzku#r(%qI}p38B?jzshHJL3Ha z9@Z)H3is@vnCF@z91;3k_9y*s(Ep+2LAYm_JV%Phm34o{Ek~0Mb^F;`2Hnk4C+Zzv zoAcu+UcrK9t>Um7egBz;GaLDT_5m6c{v8Hb{UDx+^Z1>tj=CYXzY6IOfu8dH-`ykY5dN#q|HU|hA1csBeqf)Z<^$f@l06&yMR|q)_LS#KVjO*w97hGMVlN^N_BWc- z2%M%0gYSPWh*p(RKm4r55!7)v#N**f(zk#f@n2q9!6a)wt8R#O6bELvgYJ4I3$lVc z($D8+mnHr6^~dZ|@Q{b(l@%W7^CPAxKW?Qu$Lz__PgU|DD;#0@ zVdcA9&mcd_phG=hfA1}s`y;18VKdi{TdNWe_y5htx>@nE_VM`y!25q@ zo4P>OK7%bkto8Y=99OXapZ&c0+8}G6n=<>6Q>&n9!jFYy$IIZEI)Bza|N8uhDcTP@ zhnbD~|7=qi$lABB<%gB;ZoQYj7yJL&s7I>y+jl``Kg2w*;>`0~-y$CF|C{}d!Ub9T z?(+E&Q?wtSk$xNWrY?}RUr);qEAQQk&*^@|{(ttL=6m;>mDvw5Llb`dLp`%G$px`QhZh6(^AHVCarevLI{!>6!fyGt~8C1=Tg? z919-!+K%l$KVpjZqXyZ7`v05?N*-h#aD(lK3cMm-uc%Ernf(wm zG~vf+;#~_K_HoLO1GoA7h$-5S8KiFleSwk(SqF8n{ZNIGs6Q5y4*UN(ZAmvFvmauH zR(0n2igm>61l|qA`_|`2OwoQkMEWA=dm4SV`u!HUu2O+F@&o%S-H+J+&lyNM{(Y=8 z`8?qV;-uyc18*epzVP`W<~bgGmFtofUyyz*^rkM5b#P0&KUCn2{J?%je=qj`b7q?F zJ$Pj1{tz?N_2V|kHE%9>Shvb6>)@?EKVpjVtzXWkze`QTG#4eJ5I9VV)=apnb!fJHXpOyia|8h-&NWAC3dy#lvKVpjR53KKWyS@s&sS9Ksrk?+g z=SNkw5s&(V>JW3V|DW@L`QF1+9b46Rxhf2eXMQ&@8)~wBL9o` zfypcDi00|{vC;xw9!7So+>dyNfp?_B!H$P~{m`soUS(5AMx%^;|JcppvKe6#-y(dJ*@+dI^FhzjIy|x7b}q;^!MZb|GBgtIC`aTUI?|B7b}r)v>y3? zZf9jikaf&Kc0XA5Q#_g59Xjmal>Nt4&fE{MAUQAIAUp8<|6E!R95dI~4-v(TC+v5$ zAISf6M<{cGtYZ(c{HUf1BvJcqBi$J25bu>A$5t!XkL0}AL%eC=(R$$61!?@Cd9ezS zO#6ZSKX<+|C&)VPaN7@Fr>{Dmbc><8nRJ(w>qlZ>tEg8aq}UBA90{z2d$Li{JZe#I2!7urGlh4sliS{IzG>bqh*{%bxr z5BY!I$>w`bcI&y;{HPMm4-QyjT&zBgc&CGh^@Y5$PD#{r3-T33&5zX=lKwpCX&rFN zNUL3~`LX(P(jouPyI6f~kafzfnZ}i{0P}+!iTtQXyvxD6%J5FzH`)H0BHMp;E7I43 zp4I`UcDMYn=Ev$Tq(lCn*NDECe{VQ3j)Vmm*{&bRduklaD+I3v@vPq)jz^=WC_l!L zz76!K)5=n zo*?}I=m#lzkX2!I`uwr_Wzr3Yu9S4Iq~DL%&BHlC!@Romcx4nfR@1&?-URSaFP2x< z=@+^CSVPhCgZ3TsWF<&|~DC2oHZMfS&(yzDr!-`jHFpsn!&qIfCCa_<5&f|S>t)T`3?Az3ig(t<-u{Rwsz2zwW8VAFf2ia^)>-`gv2(t^W+8p= zr_dp9>F<5L96!Xka_0FOj05e*ci>??t$1fw_4*N0lpha}ekb(5D0z@|Hb39Hr=k_F z);vSHKcV}ZbZ?hGuE>peT%rAyAM?W?dp@lX&Z&`ZT*V9bs6Rg=J@P+(D^Oio=d88H zl`4&diR_^Bj`=5nhkBsAvd*pI?T?ru`(rKa*6na6 z^qBWrug+OL_gkzzfpq6Xcaf3>S?9i-xj*t+)=9+OwdWD9I(Rt0P8`*Z${1cP;5QmE%Vf^oI$%F%SEC&1(oA;*Y$t z&bz?tM?}$n^dmj)|DWGd$%Cx(Zk6`P`np=UigB=ZH0jzxhkcCx-WN0bQL8Zmuj>c$ zmi7bp|IIH_xFGBN|M~ogDcX;vr0)%V3F(*EeyBtk`9bFs^9MqQdW*cW&VMSi9}V(y zlYSsyXg_fO-~6!(7i9hKET11SMf-ua)q1@DXZ{q@tMg*nA1Yu)etbnbJpVs`F6o}m z><0?tNk4ug9`65}zr^q^INRq(Oi_NU%Od@9=x-(cT)RJ1z!H9}JDhZ@p}T{04`=p6 z+@a=0PS(IQ5csT}k%=bX$}x$f~qE zecdMy=LCqD`83U=c(snsJLcp5zxiJq-bL-*x{sy^H)1_D*Lr^Z0R4}of6?+oP4ifX z^{Ce2`M>#pknYEF{AhyLtm@USw1euC^Kt**0*wo@DmRgSh;xVNzW>M%L5ciOAC1QQ zlg2K*TQ_^b{_6h)=Ml>vYu&r<71A9H-4UewG_ya5oJoH^CLYfJ7a-rtE2~N^U%x~Y z(=VvosPiRIgls{r`e4#*XT!BZ$B3{t*!BpXp>z59oW5 z{zuCX>zwm;>}z$u_JwYc(OrC0Ierv){8&po?Ee>xBHkdM9|A&tJV^R+&`&V>OKOlG zP8`1dS<+2~j`sPNv?V{p{S4K(LuxfE_&>(ZIxvf)>*5=B11+h$ztmf*P@&Y7mKG|M zx=?p_FLk5d;u72?Ap{AMpe@C%1&X^{aeL41&fGb>lV_6s>+ARCclMrV<<8vmBs93T z-tF`Pi>?RW|MIzD|KGR?)q#C$_+RFFXbtkQkocD1TN}PcRq~O(uhtRQ9$aVQZdaUs z&gixZE2w{Gycr4W?*UBe$NWG1JJIU!YhbP){@=;^L)z5e;{f6dzz@*4=U;Mk>iMGQ z-Kyhw(!u<{G41y+`5>i3&%32_HtAsh-*_z5qrV5BKNou5EuC9PXCid4?^K6h^V(EB z>X*jD$JWw$j&!j9Z%q6DnjI6@H}Ut2d(eEbG4}tB7wOY`e$Bs9*Ozj~`22B96kXrX z>HN!~v&!gPiuZf?U+L?s;-RSD_xOeQ_2B;_{2&NC9ZZqLK${Mi3DxrVq-nb%+8=UM04Tdd!^>q+a6 zCioni)HZro?wekJiAwarhS#?z%|V;o3jTKD-==jWeCUO7#N9?du>WszKXH!VKaK8- z+V=0)_H00U4WRd!(Ys3j{%QF8EYZ4HRE!UrTQ|C>BZy#6~P@mxiZBckWM=X-SC zm%zPF+?LGyt@^c*>(;+F@eAnD=khJ-y#u}Xjo#JwsrxJRu`Yaj8kNvU#5W}#-~Vs& zDe-^O^+^5xdC!i-VgKKx5pioX-&auu^>A~g_9;F4k>1bH!~RJf{xx@`?<-L;*8}}S z_t_@Rz_-x2=U+22;Ulp>={cV`?EjmhVkh3on7 z-?^$`xwx~wxQMSuue(X_U+B#iA>hlq4h>tgj$M^r6&>Y}~%H$)p4#vOPXs!qL z|4ndTsKdYEywr0}>&N=n*T;i?eVz2*-RwpEy~$?iZPRj|f5R`94^a^xSa-_(f$#t0 zvDb%x!wywX_@3BxhW?tF{@KL8cRT6&WK8rZo|2M_{zbT$ub@;V!D3>2efFeEg zbEyOS_NM6fqNnFPrTEc%ukdFhomWZc3FthfWjz1p9P*R8&w77M-1FdGA+B1v{KSiC zT}LkIVgBFrUDErF*2SsoqxTx&Pe*>}J<#+c=rkmqtqDJg`9$v_bbjRjO|kA!hkwiQ z4kYJpY!4nf>6Ov`XG@b4UmC|EA52P96PsEK7TSRuR_*TnFOx zzqelc^K+AWelAS-*+qI?p+|kc&M@1L5lQ;#vmfc8|2L)nU-u-sKJ=arKhHi@i9`Qy zO8vj?jn3<%OSy>s^tp`m(Epo`F`rM}ZkhdDl)65BZYG^^(7|yIxC_eV=i-DPtk30rFb8@Iw4CSP+BmbHi_?DIA)TerSx!3J6MhoUPoFP|!}tH2 zZZzC&|0|cD8VNs`gNdK5(A!CRpJw(`BkiZq=wJky)2xEgxxHrQ^-Z4<#8m=^`&J$P z?GLBcH?%*lUmM@lDrFzjht}`S4u;-gTF&!tFR|7Gq7ptm(fyC>sXvcqM}x=uRo8Pz zwZ!^gZ!2SNEpb)AovJal+@o3iF}l@kLk0A^r}Md9MVhtyD0Ix8J|X|61@aM zA9?irH>(aFeOVoTy|WWO68o4uT5mV23GPabd49b+T>BVQP|7|guO|7p4tljnufX2N zC>7)5M&fS)U)S(=R!Q7fiSHNX)hDhVxO<4Zf$pnP_c5p{9A| zmDtDRy+%Cxe>3X;_4U8&7w4*pe@`rr`hPR@|7O(x>+9z#!#)NstbI)0k5mWxe>1#? z)Zy1}S*nl3J|?df@gIUmeVV`PwZ!#E%q#M`5%)Q`Z#3rlcQv8w5w81_`xw};_c3{c zNbd*eVV@**?67=XUtg){=REHZ;v0i+s&UW1`>}+N#QHLCI&rPQwIfcxS6u4;1r^x) zm%JsUhy1@8J|}hfcdsnn2k&3)n4)WK zU;mxg`2A&aRrNmOxqLpJGyVBC$NoS3cWtDeX63qGiTzA|SJK1&zxknB4t4Fy>@U5a z$>;aM9_SopbRKA+>%x6HgU)w6e(ogtxi9q3mA+qA_giBBl23Dl=BGoC_Wchm&s=|c z|B}Cj>calNd396QgKZM`TjIUkHy{rC|K@m})Zsrk(&^_W_ArAe&IraaCTa?RBV*k?j6VgNfZ%+IF zhxcUmlit7d%_SY||C={dSK0IY29GBEB=#?Tdl85Ie{;N7)ZsVys$6~&`Wt~LEG{CM@FaCHHrO8^-}jQ zeQBQ19Q*&~J&fL?XIkrl+FC`gYx-`ddh)>cCB9i=-JjUM6jUN^065HP)Zss>|DE%& z?^yd6R8Y$PrQk@?8xFluTF&zyJJDYEE0yRa5cbc4i-;c!ejM??C440IF9p{UHyIq> z*Xr;e8|d1a@E`v=vCd5FUkY9% zZY8*N8pC;e(tTCx{smrA`faj@8z`EM`ND|fx*+P@SGFm<%pA9`4K>N=jZ|2|jvd?fZS1*3^S96at* z;b)PL)H<_ZDsjhwJ5ghv|Kwh}9`^nPCD{9yf<>fv8uYO5)^$Afm~}m_udh_}b6&84 z_;bOZuW`?RYHY$sqCXbky6OJd;v#UD61OhpgWp$C1@``>-vOj|74-1@sl$J|UgtA7*O*(vRj8E$)Th14i$e8%x>0 zXbD`9@O{9QpZzbnyHCEj}Qf^$9P-NuUr@W{(p-v4fovPRzZZ1+Xc^CceoVqoV*OQ!ACv3T4;hPamQ!YP={Y&A& zq&EzDwC{g`zu&0yBz4oK_b-K2NC*4>7Grf;p8sMc@{@Xg3eP1D`~McS|9|mpr=Oct zDT)0{;Z>xE{eKJE|G)U7eSM5b^7$#em2|NGZ$bP27dIySB%Yr_JpXciu>Wtd)_e{x z9a%0viTz6<_5Bvu|F@vN|C0WDzm#8UKk5BTVI!&w{lBG@<@qnoAwT^5l(PRX#JXDh zYl;1TOWOax?3c@5Vn0*Zo%FE(Z+WN`=D++@=IfQ-&lKW0&~>%I{=el>r1Ph)%kv6p zPS6tj|CT4w&#luxSL*&>f3%7HOW{m&-j>+^x1|05EA=whpWeR|ZX+G+|69`j|J8jH z>*d6{zkfDy*#Ebr{r{`yW?nDX3%^HJ%DTTl?f+Y1|KIX@^ZC5`b9%ijD$&Ce_MQGG zQ$4l8-(vXJf`pI6y1zfxKl=K$ydB(K#GP4&k5bnC{jVmy`=R#`=`||VM`GRIpPv7g zkAZ)J_-%>xSz_JaAL|bB@hrHP4EOr+v_30k-5-6Lsdaz<=SlB%=wW@J4*&Ir>GhdW z2ro!Kr{KQQnCHK7F!`{)e-+hWt^50TBE3e?qjkU= zZxh=<|1GKizj-tHNcETgC3If&|CYJN$D1#ckJP%qo_ur4d_gh#JZU}A z68*nr7t)(z`4APk9`mRk{QiH--iCkc(u9vhU+KS^IDG%Vb{ z|LuCtb${$6weBBq2I>6`y;-E!FTL(32^a}KhXJ*Sp9g+{;osr8cXrVzs{yo+Xt^GG|B>F#bRS`n@QTDo2?2rc2w7)&_RFFb-h=c{P4OZ zyslVJ>-((LG2s5EG0%VR<#PE+tosMhbKmL|=;6MTI`r?Q$vVtjpY*zazwjmmv|P!Ql34c-*h_j>Lho8FhdPF4zCP)7 z|3F+=zkx$bU*rgN{MycIZL)q}>* z2fJ-QMkM+C48;0LbRLDy<3{I0{qF#m^85_EpSWkhVg9EM|3g=k;?VzFQUCu)|2x+1>yudL4{Szy=>M&L z(jSlKe>5%g^+~Vu2X-Ny-=WjQ=zPrI^GiKH0}F|339c=14>{il`uZf+{R794UMJ{v zBfa9xe$wmyflEoJH+1rhPDB1ZnAGoG4BSK<^8Z#v#I7 zwZPv*eDlof|01m4^!09C7aa0Ab@*Qvm$m*!5vlcm(W#_&5A@K7wcb}Jm$LrX5-<{8 zkD}{{Zvg&LjeGuA3#dP))-OeO5cd=~y$DBs{&huXKhfXwN&MbL(PO0d3iPm!*FL^} z*6t@pBzgr$KN|UYm2}>P&ih&hb&X5-Nv!{iJ|?aqxG#v?P%b}-^?woiyIkjQq4$H) z`=)+oKk4;=+b8@a*8fG=U&`l+{eSC$#L0ZKl({9=|G4GDoGG#X zFWN(SArKE%Y-9{PXlE#~w2{_f0v(sTd8&ydbe=Ax&V>Dpx@ptv|G_jzY=iv2&5@+jG2tii{0uIj^CSOnb0Tqn zmCH|J{XcjV>753>sz&d}b2DF`^!k4=*1Ph#oClq1M(3vriSS8fa`_|g^^)HbCi=Lkiq<1y+&==L=|MYEoJz!MydSLKg;%@?fv&KFD z=UR#Nf5OKQdVjRJ4P1TVo~QMHxSqt{iJ`BS*Q$$qq}H|OPZNYbhMY}x+y}h}NpC`W z{Vx*HOCaLu`EP^$f1Ae*|4X&Z*JH?yblzvc(fZ;u?blW;B-+P_mCd; z|83r+ItJR;L#ycPG2}_&-vj@F;eXZlM?A+!}aJ z|F@xaz^}bC`G{8m(dR(xh&Jf|ZK(hMrt_58MzK($-2EdTe-YmUd@sZQ&c8pB+E)(2JuUBtzTgHBcS+ekr0HuP%Smqt z^omKZMJ69{*N=Rl4@o_vz>hI}<9!p)haO)>_w&$f;>LlSOx(F;`;cKDu&|Dyw2x>r z19~$_@8?WDE|mOY=mk{IT=4UW*WU+=?<@UhE93KCN!$`}*q5opZ*of6KBUP5ihSHk zdh4LKQOkLLldm%Qh`W5mMLhlsPdp%R#aaWJ(#yVPGkK8lCV_m8azuAJs=bBhQ4yCz5 zF7p4}i!|o>%`2Ae2`nF|0D_-3h(BwVda-XpqTAP4O}8DB>Rg{}A!xlXD8aFbS{Y zuv3Y94BXSiZK63v>fbTYD~f8=&?7xuPx(AwfZoeSujSp|0pWi|e;;gZ`1_!wf`%UP zG^faY13cE}>hN2RO8U?ZJ>qVs^J4y=+fZYkkIXW9s!IEJJ){C^=#kzdr1u5%zBYQT zZq4W;YUmOF67k=I|B?71NgukQM;zuD^7;J+t{HKQ%He|=dZhOq>9vMlTcg*yRz@FD zLy!2b#AE)S+lBakNgw(PA`w?e9QOaY`NYjGhYxD#k=|(1>kqv_Mz7748GS?zJ>qHq zk&EyD<(3#eH!JhHeHiUOaz}&1`bHgo?rH9I`<>xZ@lNxXZK678|B*WhdNdEn{l;3i zYYADm7vtn|e_;QgJ4=`2`MEn2?<@V7M}4XoeMvav|GA3|*H-_2a%p`}RX~qw#b`w z9qlvvFzfc>pNT&iJo|Q$`={1F33)0Kz!>rp&u#S<>H5Yt4;*&lS z>-Lh4#B~PO!*E^8;Um3nFX=~mdC+$Dj6Te|y<`OO1Hl(*-1EC8eI(ZHC6kCN z1~2g=PkLjaH=gt|`Y`MElC{K70grWxI{a=slj|$p(8F~^$xh;s|F@m1 zG0*RQqGNrfI&pg4KAhGEZSnhmZI_bX=U#f%++Jx(r%4{GR<-o>PcoZZ~sp5Nn30DMcLel~CcUpSUKd%v5C53>6Tnw7e6Ose z58c?K^EM*xRB%;^JG~q}sIf1rPsjU~2AO>zZ%@U+WsZRgZj(AwA6h+ucHX`tO0u-=77nB=ov>_;liL z2Vc+ded^NnNc&hw+&$nh4^xNV=QYRm&=t@EKJu}V^f3Q#_k@=7{65pI>tR&X^N!cA z^pSS>{(rmY4WD;=!iRp`qvvV_y=U4X|8Msuac`ExN9uVWLHm$)nE$u?ko5k^=tK7D zBQ7H!pMw9~@cDNpeCWqK_CfoGcHe;efw*_d;Uo2&kGPlW!2G{mW73mhIZ4y;lI`4_xq$AK4<|S)v(y4j;6D59=6tIO%PL-VQB?I+kVh5iQ^& z{$%3!dO7X04B!8;gpb7fedN`KYhMvu4slZu0)0>ckX{=2)0_4`P?7lpe7+!e$*{@q=9)6fDws-qL>T?@S%NYDCrcS%LP zuSSj}{$}uX3_s}k#P>9+@%nw_6yojxcQR%V;Xy; zhjp{)VgKL$U0sIf7j4h%hZpjZP8HJm2s#ao&S3t%4SX+1H~5Gf2mf6vHVpLjwSpF7gw=O6q3_RURQL*7eXA70OodV&130oQ@J z-11x>)99l*u+Ea}(-nF>jowf{^Yw`*b>ycJ>EuI)<^V&dW}at{YDOIP|LxJQ)!`4- zzqhKt_n2DOM{DwHu9L3@MSi-H-U#T8)^eUd>;Y?@EfV3=6Y;dqX#W@Z@x<%z`^N8O z{Thflet%&9-~MmnmN?$ax`NcYeiY^ha$Wv~-aMmMe3SKFHY)0UHj4Hc?H7YzN__7` zf6|-6B7yJMA>xr9I4j<<6kMzQiUwmwa-ZrCGQX``eS=Wy~f%x5Cj=9}EzofOQ zC;t2Y`mvW2gx7QQS%&X`{eOqb@<02SJ;i-CyuZ@9sQyIF;~)E>eMW}^p%*Dcnm%SA z>G_ILQP*X3ZK~%;@JE|^hU>l;-(UK%kI##~qCdwD*#CFHI!GP<@ceT4Fpqt#hkhV> zXFw01lhzw?ct#(xk01R8@#llDu5r&Fq5qy|>?5(hAN>h&*#CF9oVd2-@R3^Ik8VqP z*Ff)jqc<|h=tI``qlXb+8~iQAKdNYJEQj^EJ7zUWeXWq_;4m z4_V)jq5VOJ_raq-sl&&!6F;x<^+>Gm$Kd{x^J4$s;VX@K{^*y=;Ul%aA9F3~HG-#ZZ(|NJ~?=aAu_m4W|@R3^Ik7-JJ zL!nnfdc8CHhz9gw9~e_eJo5hzGza+eh~#=pH};65zTN@*{|-~kdH=lJvEI^e{?z(@ z%yg>bZ|Kb?y*Ac*i&T>9`!S12XFhb$@73Xt<-cEq^{{U6k)MskEd#e&W1c_uobvcF z4L;QSgXRMrHb8GP>HU=1PkMd-$6-|04(RM6oo&hMqZ@s6{wjv+nC0bktZ2BuPAHEb z)8He$YNVF~y#q<_lgxh7>-#_G`R{lbbdDgM6-ht3(MRW}eL=@#!NH$8{BZ}C$B$|B zk>1PX=TzvOspUL>+-sTrq}TUT?Fn@;_jsH z-K74`XRY(=Rl}F%X;mD5PxFr!q<0nc@SawOKfciV-i=m?9-ip)p#4F|8^L2eruhlS zB)&hSADh?*y+1nM3hqvgdH#f}%Jg9#8emZ!SQzW~e8+pC_WMF98w@?H)3x4|dKrAgUss8J)}7)SFR)W{~af3%=4$rF4G6ChLw*Yq&FRUxaV~pQ?Jb6BmTNd?Bg%u z=YXdI)rUDlCz=yXKSKG#XF3-1ZT&fP!v4P#=9{{n>F*_cB-X=YuOtrnf2U(L=K0gx zlzBa9HLU8rmGr7WkLCe0DrC4G@z+(N>oN90;<5klRMpfoga2*>){nZOhwr(u&k~3H zzte@pHFA7kKJLV{8dg3q50=lfCiE^Ry>-^SPE^8%9@T?=p77ZJce>8-f7hqEV`?2d z7Vl@_kpFk8OWb>9`{0Hi)zN|U>Ot==(wmdXN8HdOKA(8(|2yIOsKft9|Nd9FzDmuv z$I|?w6Y~E~Pif5a|9PftAKcKRIwn#b&qI&q0ss7!$w%DKBYq9>*#CEW)6_Hb{N(k} z4L#y^5QqG~)5pZQejicY5!}#2y}$7M%JuymdNdE1Y5zW=sObCZucL^^{=d@?rk+_R zBz@?H9-WuoBb|`{cWO%9^<`fVZs?KTMN~&C=;e}L=SJP-0YVE^B#v*Bm& zm-L|Sg=jh92p?LUj~EkLCfhf6wH@eE;+>eE#AC`~ObGRL_p2 z58cqC^U{8y(dxGkY;D#RQb*DNeLT?J`+20cs6}hkATYO;u-)ScC%acBI zLyyjj^^0(G!7Vb}oCC_f9^B9)y&0sp9D1ur@6}A#!+ihrFPcAeS`U6B@iUS>bVCo% zJFWtqcPqGE#JPUoN_~>txFfwoj9zE#|2qdpZ?66OR-&S>$G9rQ?+ZSM_>oB;x}its zJ%>2t|DCZ;QHMWwW!cw*8+xR71?e3Fz2mi<=g+H~>3W#&pN_kQ_>;h&LVSM0M|JM! z!m{jo$prGWdXsT#qk_zYIJ+7j^jabCW*w20c12 za#;O*bVmN)8T%^X9RDtgS}|5n_w#Y>Nv{s{Zqss}zrgx;QH+ZC!243_sSo~c;(ti` z&>Qr~$57%P0QU%S1!Z54bUzS{AL)KReqYl22zsArInQ5|oykYMK@UII@kbK>CHSw2e=d1F zxSx;5b0j{#2loqcKb7qx-OtBky)1f7phvm?qD`56n0`JU^Dg0$|95U{>REhm(g*kR z@wk75>jVycOdbB>kIMFu?&sqhkX|3?_0@8ozj#3=AEuv=f06hB;0GCgNv)(0?&ssb zC2knFk;J`FwvTi_ACJ#pK9@hChg?q`{*sBAe3;)S8Q+EY$>67I-1C=SnDoK@e0)FR z{sA|KxckfYk?!Z?N0Ht_=q(|=A(?!bem)*`%jd8XJmmt*PD=XVem;IaahU&i#y(#i z{<53O_L1)A-^uRi=`-81=6zfYpxL)@n)97KA1pqH)XJb$_TzP;y7zd9Kc7&G zxRb%1VYn5il4Cy2-Vze^3`S0{aNKcDa_ zahHR;#&9bSDceW7pHD!)5FfRmSDWuD?R_1(1Y|EK#%7BtL*$ktAv*$nwLz#{zpCs%>TP!o}&(bwIlzS@HcTUfqPwJ zp1<0af5a8=<%sK8Mtbi+kLLcX?fgTl7$2L7$Nay`r>34Yj{IXH?LWGF1+EcsuKXje zfR|U1kBPMZ=<+l4Xzstp&Ofw@_?TFQd|>|H1^ZQX_-h>b$3)tHbjbzRQDdIJ)|G$6 z74Y&Z_EDGW=mx!>q-WiZKh{3hyYi2?0$yIlKGxFb zvKe~Yw4CQ}u=5YCVtimeAnz;8<-6=9-jRPys%*HfftS-2`v-OS8(jHETmdhyA|I2E zA-w~jcd(Z8{Ec@0p;g4kB=lkJqbuhBU5_H(k$+60`Cr%L!JR~$&Ob`aIpPX4> zdzpH+Ir5Lm_Yl_?+yLTS`G=~28+zp9Y0?`4y<*a{^AAxGAGi<22j>4>#~6OQBmbC; z^`vm)z)dF3m4B!TxS>ZrFgFst8PKD-|8_h75Eb#!hj`5YyUwS29QnuOA;c{Kx6*Js zT=|EpfE#+`1M4C2u?~70NzcwdL`8heCLZ(uuG@)s|9+{eh#P$5Ya8if|KDwYQ`b&A4-pmZYsx-`?}|A?H|z`4;qTOW2;MJK4mCg5 z?MVFGar(zRf2S+|P-ouoGbrO6>vk3d^}8gmqL%`{=4n`LsZ1a3&dmo-|c!`j_2=o&)?(7Kc;jb?lEw9Z)zWV zT=|EpAl=WWVE-of#S74TS<89;UOWE~74b2Jc+CI1y+ynu|CoY(j-2;>a1DubDl>*sE7~Re{{qAzgvmnD>(9xskHy-HX7Vt#JTbhRYAI+Pi;s(CP5GLb9Dq2?EFJi z#K#ZBWB%W5md3rncjO;aY5&n}9yqL<^?7|){-G*J_w%W=|LC>?daJb@>ag<l z$p_~D-8LCMaO59TX}{2I8#p{?>Iec?{-G*J_wT8gZ|M89dj&72yICIuft`Pdium}C zc=Z47`{{DLAls3DOrv>X_k+P5L7Xf9P!**6`82E>#K*DFGjsnS+s;2kMf;dmg?P;W zyPs<6si^agQgV`M=MYyF+r(|$NazhmBc&p zk7@4^cOAH!3|GmOf5a77`NuT$3-M7Gdbg9Foqvdm_-IT#=KtNXKT=0f$&r6dYfs#R z;2zbO7wqH8KU4+jem<=)={*HKGxrbnvGWg65g&NZ%IARje|Nl3wU2!r`Ny;g#Jvgb zJ&k$6zOMYEdg=Mcw7I1BG4!xclRE7DL#u=~qItI$J)MJm_KFsE#1V&Ofw@@llU>%>TO=X&gQr`N#AI#1(@ZWw`xZ z`A1vv<~evbTOdUN7tg2Vl-&%3`X z|A;H#&OgGx{}+GnU#mnu^qIqb<@7~Hr$;t)D(U|fI*uG<`g-E_ z183&_!2zxuB(8*)S&<(scjWWwf%$(AJpbwl4zzO+ts>WD2G#-k^X+j0_$nIrf&(2n z$PDb~g*z2oRpMMZNL&Fgvtl2Yksjv%J*peMgX|ncs~8`(iLU{^Ch?9OWX9dZT?y_w z;#@gMTmdh$VjoYD9_If&ZZUcX+c}60$og;|X1c7aU^eAX>%v=uP~y;L#_wk3$?e$c(|ny#nq{jp4km93-y5 z%0Xs~BR$Ojd*FR4b=WzGsDwts=X?hCPja7s3jTAAd%>ZO9Aw5a;=TcgeVIP*p{^W6 zRltosssrymsRQ%>9$5d0o}Gh;iuUn0_ASD<0N+aEUT~Nr2l<=!4L#a{>r9+02T>Jp zV-J1&eG=7y`F{`GC+Y|evvUwp5g%6*UjV*P<6dyMBM14rE^$TRiivaOAgTgx?2(U$ zNN*JM{vbU&2N4zVf#*T4$9V7)4S$3q2l@LQ;--O{Nt`POQ5A4wk9^QRq{m$7Eg(HR z2N4zVf%{N=ECs*Z@JBjwkiTgk(qj#{jl{Wf5LE#;_Q=Nws$(nkc95Q(gNTawKn^25 z_If!zvxs-(Ab-=op=U*KIfgsRm4m1XxS>Zr)|xtc9t6EZNzcwfL`8h;BK|1w#}Mzx zLH?n+V$c79JH>EE>l`HfK0rG6P!(`P4}JWD^XkvD=b6wuoAm75LsYbnf6gGj8u$x{ z*SUw4%iz2>5O)cG}loa(t5d>xH@!7+{; z3ubg)RxT(asau8KPx}VSdiuC@0 z-fYsda}ZGxAHNenAN)eYS8?PZGchL;AIre4CeD?Es0z~kd?r4B(c1vM|47fyK}1D- zOd@_e_??D7(UF79oMX6N_&z`{tee#loao9yR0ZjNJ`-~e?W0#^=GT2N4zV zfx3l11pHx!Kgp4U%-V;zqrqXHua4j(R}P{oNcZzuN0Hvi&^t}bdBI6`4k9Yr$1ME3 z_&5vvIfg&kk%P>_eq6Zf;A#-(%0W~G>3%-zPSU#^dRLL2or8#q_;{4~>%rGD{3(tc zWY$Z>-2(1*;#@h1svzCZXQ6M&=YsivuX{<)&Ot;)d^95dA@G=csv|hXk%P=?M%)wN zp4FHaoa)L!;tH%BWET2`_`v+X*Q=yw=OCgYKE@FL7I^HB)DfKO$U$adjw0$og3;Q(DvvUxw655F7C9{twz6JmMS3sOA2Z<}- z%MsUcDd}PU-wSgkbp&VFIfzyt|M!|sdUg(?Rg90%h@S=iU*a7($ZV`f<-7~PEj3(KR}KFqQRUJ9V>>}cJfWz~m&wG|D2Z<}-f4l;WSafgCKKUPO@mMaH|E8yi->|+<{;rsu+ zt7thdI9ul+=KK0uMST2wIPsYO_dcC?NB;5eNyMEEt{QQ!{3EV_msgRGf2)(;#n7v1 z^v<#K53OQ+TunUY|Gn|w>Ilwp2X*(zEjqQ3;KNbEALxJ%Rau z?+%8q=Ey(h>`UkE3J&jYbp+L1`G=~28+usBoTEvvFZ2qvoEKEH^AAzcKIY*4B%cH3 z|GkG8zPcm-m~$aURDiD&pfY;xYg4jX9F8 z=K@FmF$Z%u@jn~fe2sa*1+M%GTgX+f6Tp%xU0b7In`VZSN@?Y;D#RgxP|m;LyzYEHSGLDRKy4Rw_Fd*|NCHWA@w-& zkGXFVcQ3eyH0A|0T=|EpfE#+`<4e+e40_n#=sGU3^AAxGAHNZg`G21mH0}kLIP#CV zm`jWQSHZ!ToY$3qs0z5DM?UgM?|tae+`p!se~60s7)Cti|9!sD<#<6&NB%K)9C6=* z`;jzUl}rv-1y8(LUzU{-Y1(|9$#v+zT#q2K*F1Pa!Q4t@v)8~Nsf1gRjJMxctc&_F1n+|RkajyJBRgmuI^JxFk zXCCwx8oev*{6kd42kk%lVE*3+`&@MdS2*&Id0&%{wcs{s%nPn?T=p9CScK#tM z;$wmN9P%*#&pX!eS2^;Jd9+{1s{-y+;#~QMsvzCZ=L6UGXv44iS3B~L`Ltiis|oH(jd{V($NWF9 zuHmn7xub)-cyFZ){%eA z|CqSv!M#G9EB{axr2F}N^iiqfP3XNtdUpOHD&hnCVBs_yKx9lb)S_h>H05gLusU^YH#tM{u1Z|Cm3WxK`lWY0L|* zcjX_df^r0cle&Oby&`&dBxk37u(^YHT3{0)x$V?h=2Q3$R`V_tBB zEC0B#^!#JN`J`72J-mn25!_(sA6g}}5zR{$;5{Sv73TkWV>RvtwH*1!0@^R+O$0ZM zI9L7=SHPDeuHyl!Vu4#_5$RzaDs}FH-hrg2^O5kp6V1=%ABLYhf_~1CgDjwZL;kVg zsu-@eD+h_|K&C`G5Wyq-W-#Ui0r*FWcjO=oKP2ucaCi@@Be=ztgTxi^GAs7+ zJ?UZopZ~g+^MX2d4x&|zj~2wg1O7eY9XZIt0mOX_?sMW?IY?XqFSBAF)R*%y|Icq^ z^y=C7spga4IyM-H+O?`gS?O~GNEqmH1iD+h@y;AK|qV-x9N{-57b%Xz`A zb`GLd#K)p6;=6(GLA)aeSw!pp{5)`l#JO^ixB@E&S#$!`f%$*_P|~w=5K#$@gzx7? zXA?gH{3yfU=Ey-7;r%4nV=Oqlzts`k=E^}-1>D%9I%<>NH0b@U<-FiFI|mUJ@qzt= z)blU+xrV>pk%KIHg1ANCmJ{d7K~x3Y*drfrklq^TttUM@2N4zV@eA>r!EZJE9gZAi zQ5)jWXZzy*R7Y@!D+f^(q~|7!dK>NZ?#K#cg4*-9V;p;hakVRNm z>g(9|aB#;E=gL7;1>Df1>oJS;{s+C2NKfY=Cif5(@qzn6>Ny>}Ufg(IaHq~a(m6`_ zTwy&Y+_~T`Fz3C~m4m1XxS@wW7Smj??G~QmH7L>V?Q9gBL`Vb`-Z-cfO}G7 zUT~Ky2T>JpLyvr5Js{WjIq1DedUg&XD&pf^;$H)g_l7!xyBs;l;>N_i3+^M0!G|jc zQ5A4Qk9^QvuG|qpnARok9CgljvQoh330!GYoakPxZ9P3s0z5D zM?NN#UQ6iVeW>fW$Id}SMSRR7z5{rCF2Xxkh7u#=PJjR}K3a!% z`#}%uH(kfQb`Byc+Q$;SFXg@*0)Cjrz2II)4zh&y3w=j|`;$0V4x%bZ_wyw+sE!HH z!}U=|aG#xnh>G~2{YT#!;PDO=-jRbWq5VhSIp7v*%nR;w>NZ?w2!5@e)73q3jT7# zKjg?kmePKq;2LnXh;!v2s)BSsUwSUpf%$&{`m;KMhwL0gRKy4B79V$lzf0p@@USBX zSxWnbg8RWWAkLM8s0z~keCd5u2j>3;Pm`XVgNTawz|V`17r?({_y&#~WGVW-aIb@V zhd5UbqAE!D^QG9|iyr3x1r15h&Ot;)e6%C}3-DhV{t-tGvJ`zr&f5sw&&0WM5LH3C zpD(3(U;*a;11)H97I&a z2lhYmxlRH<#qf_ia*$$-m!$0B3L6*Hw+1w1J9H8(XWD+(=Ram zla3r@8SNMP?F;Sz;#@gMTmdhyVjq})Ngeq9f4?J0&(1-#it#a$c+CI%9Z!6w90Y60 zWmu2Oc~1g|^{+aDr(8KlTmdhyVjo!7i5|ZH-;d`0PwAY){N9095g*~$NqEfv`(3Qd z@q(uu`N#78iMtHk)rNc8m4Cz)@bW71u^gYD)Nup!ZX!K9|IjMN$63T<{@?F5;vMG{{A2m+ z#JvdaHR4?PM_d6fuVNpck>1$)r(HjoEQAY0tJO9us;$y{0#AE*7ZyfQC{9^^)i*nw{;ARl#%0J=?to&oeRirl? zdNlWc!OlNKB{UMwjaJkp9`pZxOH4g4I`WSd_Y=1g+&bc1`G=~28+ug7bENkl^l+c3 zBY4ryKSV`*VBa90E9U=&n#P>^rA+yUnp^X~L%QM%qf?j-9opx=DiS$l` z9?ktbeUt|1Uh>)bolX|5$dHS<1>Dd>A1hBIy?ddDdA`(P z=O3aXKCUMo^Z!E3^@MliA1m)5?rCr@Xv_;+@9r?$~4~T0B4$ryfUU%gmsse84k&i~C_bv2j?*F=-e~60sK>wD{ z0rUUD-*h=%@VX=aSlOAlX5g?+5g)GnLsh^HJ@V0?^x8v@=KgQk`G=^8kLko?{$JQr zm*WL*IP#B`3yI4IhdQ*6H(dFLs(>4MJs7>gIhtIEB{axr2F|Q+J6+Tg&y{Y>ImMp^AAxGA5T#|nEw}U)3_JB?Z`h? z(SD(Dx0lnu0&%YVLsgLO->ZH#b@ZG~Y`c}WM`eXjzzbf&L{9_gE7y6$E?n2^R z`G=|?-OpETr#fmv5A$<%1n=7Uhp1>DtM?%u^Z)+WY1|9mbL1bZX`a~sCU96c>+`3+WYRH~yM^zPDfsKd@bL`8gDKs@IE{U0>^`;Po$_0_~Z3J%YiI)e9I`G=|? z-OpFkJhA`t(0fVCdBOX3{vj&j<6)`?^Z)*D8vX-E{;?W;U+%~Ez8*Q@{cw95jP6lSi^nn%0J=?to&omailj9dQ(Wx&Oby&`&fhbtXxmb z|NG;8s*d1eNB*&<261!2Ez+15G<4-3s)BSsUvnerEr(vXV2Y2Rp`Cw-iul0$O?+Vf z-yiEW&41#^Kh|KMBHUIlXMm=#um8lAe_UKj{$alVum9JuJUPO3;( z_(bO;;mdk`G<+4{U+xN?xV0$ygtKJfX856u4uJgeor z;0rqk(JIDA9pYaC{|fPr9Axc%#JvgbJ>pzBNL&Fgvtl2pTYO;tKj2fN_obbKXcgn* zZQ{QI{|)hu9Axe1#Qgvc`v`ReU%GOTxB^~g#Xc|}5FeQT4``v~yx=Q42hl3VM?Uen z;M)=J$U)X(A1&wY46X-pt{fz;fR|aZkBOv*`Tu|dqxZF)gJ>1wV-E2H!Q=gz!dP)hu4V` zU?#Y^#JO^ixB^~gMLyPDL_RS8AAt9$I)ZQQ97L-aAJ{+1{jm!C8jX9ww~icS9qk(i zYy`KJI9Co5S77BJ>mH#x!oH35pE`nX?Hoi@LL*@xT!(#&_AxNx74bp)kb%d8|DWL-Wy(Q9|FjPocnY{P ziF4&1sse84kq_F33_KTl)kx3IJw!!(;CYbiaWVKy4FA2(Jxa-M)@>l}3UJpF=gL7; z1>DdhAG=8JM(Ev4dUg&XD%!_-+z;a8Ht=^C{s%`6vYzIE1Mdd+0CBDyL{-2IJ@m2u z9IE3H=siw)b`Byc;^Q*np8@}z;eT}GAnUQ768|rQdxJPv4x%dHh93ENhVwD38+k(S$ua4knR}P{o;D#Rg7)pBGp$C1@vvUwp5g+4-?+d=4#=YQY zM-H-n1#yGGVVxr9b>$$c0&eJ$kL{#45_)5_oEQ9J=OCh@eQc;i{5bFvhIi;uK+8ux;xjvQp;X~aDX?j_<}If$wt-Oo4HB0bFi2cbW!BWP;p zAfh5Z>J$Gy_zyMi1wqn z{|$U&!#8*2AR8MI*8*HFajqOhRgmuI8?la%&js`UL0w4C&Ot;)d~_qeC-~lmZ{f&6 zHlp9kc?-Y|B+iwCs0z~keBHTV=Rbt{fz;z{){3 z(f(r)=Kq5*cU4Ew%FaPVMSS2rEBD7X@R+{{@5n(m-AmkFFQ+Kbm>0Bm#7(sS zD8l#ui%!*YUeHG89OnD_S|zj*%}X}X{-X%<|Dv-EpX0$yIl zK4||@R3CaY_it;|g0_zQQze_!i{Nul?iTeQDCmQpD_OARRu7H>+`qk@e`pos1M4FB95DYc`ibgsBKjI2_c@_I;L3(YV zM|1xUcK)GNjE}CwWBy-+|5iuP!I6LbS4dnhaD6rA1sz=ZM_d6fuVNpgNpAr3ii}=I zJO9us#s|$4i!lE$8cw_;|M(C6Qm*3|aCl#+Bk1VLKjI2_c@_ECoJD$*p@+J(UMD;M z&?@3%^MS-;{$Dg(<6h9ok$-GHj=1^Yu)dM=y7G^>0$yIlKJdPm&t)a_)@V5|=xpa7 zTE+Odlz7bli~b|tk$-Hyk+|(%&S1fCURVARSHR0FZ?BpkpMTexkxDo}*^KwD_B9y$ z|G{{#sw3!P=OJ3v_*e{BAg z^p1nx|47fyKSU)gJo1hAllaE`e=zoW>Ik|z@{i4}h&v11`5N4@ds7G~ALpTnRX=E3^;%n{5Y&|M%X~{ylV60XOu>$3)Wm3wjf@oEP-A^AAxG zA9IMu{D1It;vMF3L`D19dKB@P z{|{bEyd(eEO8bSuo4{=&&Xs?t3b>(1J}#m{ z;Ythl3b;2l<^}y+`G=|?-OsljPkQe`??ckF^AAxGA7>Gd`Tvm54PWTUKek;$+&AEU zAkLM4s0z~keA`W=_bc=olb)S_h>G}lig?WbhqN+$e@FhY?RDbXf$L11EB{axr2F|c ztf%Dq_JCe*(zEjqQ4t?M6OZ}-5Ik?{2nIOvk8Q1qD*{)nF)tY4%0E;E>3+Vg7wL_H z9`*(52nN{shp31TtV85;!2Ev*)(4s&=*T~|{Yl(3a5FXL1p{6AhpHgm&$oe>I_5$T z?-8lP&Oby&d~78i^Zy~sHSPt29Qns~%-7|-Yrt(J&Xs?t3ex?2`(dQF6?!!HA7tkr zq7wO-QVWJ{{N_Xzy&-H*nS@ImB8<(f7%O*TscTwiIszF$9`0Q zK0`789}0i!2#V|+L{#*3*3kKUci1K0j`u4AhuMYk~!w+%fAltD|kn`3Ahkczof+4OPp8$`(qK;sgBL~@$L)`P=UeTBr40Gim zaRt20ihS(A{Va80{y+2`(zA0Atzvv&eJK2g;6Enbk%R2Obr>tk}mV zq=)(c&~Bt>=O9|e`1q0d-r)0ycjO>DS`t?Xu825S4iZLa&hTA!a zRxv)tQayiw$A7CM81BeHcKl7;L~zx9Bh~EKz zm&Uzdq$3B}d4=JIWqCPxx9KAo>B>Rk3V4|n`=EY2EC+fAXgMz!W#=GT#rSxD>Nynr z;lw*~ke$yEcMQ1y5$DQ5;tF_~75l(@R$t#?r$Fy?qc_^lJ+zAP@g?zRgFlyeoqLp$ zx9t3txC_8tLYylHi7T*jke%&G?+WN$O?q|?A}XPgaDKEC?wV(-fa^z`D+f^(a6^xLv>?4f&>KQ} zb`Byc;-f3^!@-Xv-jRdsqB-EOKf&QSRYx$+m4m1XxS>ZrMpGSAp*KUzdBHe42N4zV zf%Swu=d;1jA>NUL?4r5iu!Z2Tu24rX-j#!>3b>(1J~mJttD(0}%Xz_gI|mUJ@v)cq z|G;k{-jRdsK90DZUQV%KIIk-QQ5A4Q4}I*W?==)>LvJ4u3?|q)h^S~EyDv5M6z>oI zK;j)a$Zqr*eI1Jr19voWt{g;Fzzsd}f&HZDodCTPjow5%2N4zV@g(u5fj@(IM-H+Z z?{_)xIpC@j=gL9i3alJt_ot*+1A6#;)e%gxa}ZGxAGyR|1^yb1d%+|}4ze5X6Y)_C z+%3epau8KPx}WdHb18b5{}DqJ8Y4eqQ`4c+8=7JyRSx$exqwyzhYfP-8f+D+f^( zr2F|E>c_>H{}+E@^rqT5h^UAUtncJ{eha=4@s1p1&%?z146ZS8t{g;FknZPus2>+& z{$Jdh^z0l&RK&*zR8M>G9SuLtk%R2Pd_??r1J|24R}P{oNcZzS%}5XP|Kk3nXXhZI zB0f43KNvjLKQ6}nzZf%Usl(1eL`8fo zq>^ci~()h^ipn&-YM2F2?-782bXzvvUwp(LVO>PxY(? zkNKqL|90dcdygS*Gq@cZ^Mb!!If$wt-Ou+{B|UuqzXWp(sl(1eL`8huWcU)y|4a7O zxEK86$U*krMce`44kgZ&gQyD9{d_O=;}U%TzvNibvvUwp5g&NZ>ieSv^Z$~Qh*vpC zY5B+AhQyr?4(lUz1T$UvM_hrGf9(B<^r}IR=KeG7{6kd42i|Yu1M~lq%XB$jFw>EL z?8QDsxU0e4V7OVX{6kfc?&o`pNbhFoVGg8@V3wVKh>H05lX%SkOX_Rf3uZg=kG!cgp`YmU&UWP=HA~Mw_AVtoeE+}XDJ_RO?EFKkgf_x?NtTyQJm&u;FB<;e%=t%_ zcL;H>fqR=cSN;)Kz?UPg1NXChE+0UT=KlZM`G;09KF%i|^Zydev(ypH$((;=c~=nk z9XQtEnTHYv&(Y#rVLwNInP5|4RmF+zaMr&Ofre_QVYVH{5XZ zT=_>_0WYs&AAL!04D@L3KhMrTw2JXjLOkaGC6lS1%=t%_NAtgu8Q^9U=gL3g3V3-H z``?%0j=C>$ncwf5f@+kGKL}UPV5#urC(9 z?Ou+#yk4-t&OfwD>?52%?>eJ~`nrGo{r_EOTq6IC_gU8Iq`wRLc)zJ5SfKNf@aNFC zbREMh0$pr{78LTFIZ^jAzDSQPgXs{m+S$LxrnZNq0U3X zx*M3E8-5~w?lk>lIFBp;h|kE&tGMo$N$)J^oon zk(Je)xJ$uZr7+VIHH7 zV6mNlXcglF?va+U=-b2uPg!JtE zLsUW|VL#8pdqI3){y+R_!!OC4e`IB?C+-DsuM+3VKU4+W(8D?^0GB%6f*#HNm)QA- zsAwM*4j>-$|KSZyJxep^A6XTSCGHDw-xBA_KU4+W&?6sbk=~Ec`-SxE{6kd4M{VLU z{~wNhvO0ogne&gV3RuU<=hqq>`l4{I{6kg14L$Pl7U^|?9@f*MXXhWHB0fGR9`pa< z`5O0v<(c!3tO`F9*B{(q;#~QMs(>4Mse{}@Q?fgSj#0Taa^0{LEKm0F^ zd%=p#`A1d-)Ggd3aClDjc~`jd4^;s-^vK6J(whZ6%ojz^&Oby&e4u|zJ(&LwU#xNX z$ee#*^Z((yiO-yWWcjpT z7*WB?8G$;~5v+3MAF2Xw;E|8&rj8N&L66o0tL*$kRK&;C#H0U@I6{}>1*rjB5Z zEB}ZqNar6}{s^k$9_Z2Bf32N=h>G~YenUP7%>PF`s>|_$wVCseET8rZBc1~HJaMl4 zLsgLO=RV#OQpYRM!#qkI!8$wt5Eb#Ui+IfcN4%$TFIbm3|HulCA?{;v=tFW|SN@?Y zNcZ!gD(QU#J(~NkxAPBC(LRDph{ybY#IL#>FIb;B|Huk3uaeKNDY#a|x$+NHLAsv@ zcadH@=yf!D8|?f;RK&;Q#AE(Hq6hJr^N+0H72@*16%yylKU4+jejZ@nBA-hU^oEk2 zoqvdm_-IW$=KmwG9#==OF?0Tr6?7+VEVzjp^MZ}8{6kfc?&m=f=}m(k&HXpp`G=^8 z51J>A!2Ev%o?q=_Q|A05E0{s&T?B5q#=KyYEB{axr2BcWl=Rj>5BmbC!_GfMMSNgB zAlDP~{}EVkX#T&<`A1gv!G^<6r0;|`Ee$Pz*WU0URsVYqO z`|K0V`9@$)FtV~%!TEGPg7r-{`k(eQ@<99?>QqOtIdcw@m3=vJM}Wh=L^xLtqUufe z_3S#Nhxz}=leL@|Y_@X{QPI~W8+}K7oB>4~E}yOu|Pso;Oy+b13Ki z6&%*B>IimRRkn}x^{99O>0$mqGFQua!H#yBe8}(RWL3mES?cKszO&(XR!sP)p73!i zaXrB05qDPEKGN%~iVu?>=KmuHlHL!Qd{o!JH=I@R1LB8*FD8Ct!iWCnU!(h~;y1*N z0yoxhyN)c|M|z!A5%U`PJSReL3hBL<$;So82R?t{{{}yk__+xm7bdPp0daG|Ei&A0 zzic1rbyh_*RjC8>|B-lZ)e-D|DwB^3jSu)1em(e&8uxf z>2+2m^k1pt80Z~u^!8qv$;ZXU2kk>fodo_A;`M$aotNM}S&8-`qs|0(E^%YZ_K{vk zRYKnr9~VIHV$sX?s%G*LuiL`+cBRLOzYP2p#Phx|mGe|;NZhsHZX~X6**?xBQp88#9R;Bhm5KZ{%+#+{5-xMH52z0?L$UA0PYdu+LY}hy}qhM`;bvj zLhl))SD`{CA2p2++J}sK5&X-LYoxgF@3JgP zGNjaT@D}A&?CKfNbgVRVGb{P12g)F8hXTkN&IB+Q#I~oS3Duf*L9CR4*Utk zFHc?%{RN1KL*EzfWN>E~Zr=mS;e#4_q=)^z=$!+-^GWa3j6R}<9`V-_e-Zc^#Lr0j z&|ln$IP_aN@8#gIk5NbVzPrldgBp6I*MRge{~ujj%X!(A8)WnmHS~!8koa4{-%k9< zqz~QDBko(`?gEFoi#oC^uPlcTYUq(3`h|QhnE#J{Ov`!MIdwDoh#GptcOm|1@Xr#T zpYTzg`}w~8h%{$2whsuU6#oQR8&9T7w=j592$cEl=$4F z5ANst&L{3GaE*u?T@D|qe!ef}p;8Ct|D%61di$T5(TDW&$_EkO415dXe@Ob^eqQ-l z;&Q=tB(9(wK2rU>@>!&Z`TyviM(=nAEc-aR&m-NB?yz;BWO#$~e zaX*#AN2;G!{+aYJ{~wKgvpTX5+?3IW^z+KSiC+wUsm8tRgYHfG;C^0tFmbEE;r`a= zJ?Nuy_(=8h%2-dy^}zgp^foPrIu>N~5%+WS(aN)k-whu7eO=GNwUR!#?^j-CxG{m3 zGY0)wxEIRdBh}9C1ex7p@ zamRzhf2$+=ko(KwBh}Ays*@hR|33zE2hkgn(TDW&oU4h){C`X}jeFULo|N>#{T#i? z_`ew3WyIZ74j-w0p7RjtT@AhKNUwWFAJWfro+lpj|1mck{;-3RKDeLf(0*aeZQ$w? zcX2s48Swy;~74ew=PkqDJbBvLH9C0#n?}Gb?I5Yo9Dxk{|&+m_*dE(U1p*Mx}a^xSPqCW6> z(CdNu|J13TFK6T*N1R98EO59#-3rT@`A1R#ZLbm^*OA_0==r&SST0BYAu8$v_o4d0 z{D0~yS4|Lv<&6B}2<#`7D+IUMbLGwaBdLJ4SBZ~LN$)4JqU~1V3;QE^pQhpbKdqR^ z2VsRAd5EZ}uRWfhiaEnH%=xrF$wTlxS?m!1bJNP==PJsN;dRXXBY8#IUd446!#+go zJ`Q?*?jKgnk$;Ga)LraY;xYf9hI4?_UD3!tinSxI5xC}p1z|-q|41sJ?N#EV7wNTu z9_EWuN2MJ3hp4CzoU8SH!2Ew&XTgK8l97KD8%JDsaD9j~^N*wg+Fm6-E+xJG(8GDe zt*~;A{6kdK$IZlJ{yz=-9OaGtqu76l8wC!&lr!^>qypMrB|e@dy-Cocx&N^_@()o_ zA5)0O{D0adQce&aYvdor@`<|=+;zm6`A1R#ZLbm^D@gBV=wZL*R#+uR{vj&rV+-+^ z|4+L|@F1*WcRYf z8s#1(!A4g&?BR-~= z09S@MGyiZEP(zP>V7{Sx6`)6R|LQsN4^?qKj;cgF=Ks^HQ$3P*xV)Caqg(cHgwj{HMa#0Sn@%47aN9p9(oqqdQM97X4Y>34&>U$7voZRQ_I1=;z>QG2P5 zhoOgan$%GzNB*HI&PQ>4zo`$*|EFWWro54V6vw$lxfj8`CRh;GG4l^sK~_I6j(Mc& zy$wB@``68pf2fN1Xhb~b|I=~5h>yBP{!#n{;--N6POu=XYvv!Wf~LgOvC`dfn>a(C6I>8=5(Yt01edmq6Y6 zeq#PVqlw4`VZ$6bh^jarC2A7i5`1gVH!^aN63vKf53Un&W)9*i$m;7QFdtAKnE%h{ zNqRYQ5LFQ${fO@i9{=rD*x1NHO5hx=uR9RjFu{Vbv6+Lo3bOioiEBv@^ZyxVkzS4* zL{-GcUBr(Eub-YEY+~dfB_1X2Ja8BL*KK0vAg+R}zFy)L(!>0J#?_>kBL`6x@qszB zzOOfczlnGw2PuKRq1p#CBfT6sh^W9uJU=Sgo%nq4b3EU|$U#b; zPTWFp*mt@WwlH&$qyoAeNgbDv-b(1L7P%m7ks}8Y74?D7gIp!W;u<;X!qMSb8tR3Co^c{2|o-pD~pe&)HE5x6|hwK8*% zqypMzB|c`6UUBG^BE1|rh^VNKWyBu?zC7_p4pI{PD)B$_Sa8RCuC?SKIdhMs0@`N9 zK1yLfq$U=i{k&UYYcmH)DxmFE z;-d-ab%fr@A{T^ha^xVQqCPqh-vfLv;*A`n6rCGpo(c}1d$+f=h{M}r?jype;HdYHHg;IL0|D{O1#AV~$Zy-Iw%M0yuN?^2Nq z!ge`w5K&Pd=ofllUIqRd;*A`n)HlT42oC2Vx59R24w6(r+pEOK0@Aw+dYH?I-U&H! z5K&Pd_?}iD4}$-%;6ZqTk%N??^TN!>!Qp#TU)Rh*k_u>h75l*NwD>w+fZod@7liF| z}#kkYm3b>9c~32|l)l2nkLgOtX3LEq0Wq4zcE<;X!)1x7OG z!O~rcp9+4u=T9_pkkSK)n+*>4g;^w`HeRL4%}?IFD!If$x=kJpJm0RC6cpJe19 zrEwq0`-fJXH!CF0%t2fQ)X-xe7%-^b;m|8adO30sRS_Rch%X7gwC6h-IY{Y3;>v-; z=gh6JqnU%a3aFvSK7J;>YS618azWTJM-HMY&d1UJAigg6`kwD(nE6+ClF`(#w&9sEYV#Pkd+aU5GbwkfSjN(EFe#xW1n2Y~~=Y0&3{7 zkD;W8`Twjzq?aQHQ5Eqqp7=As4=3KpL5`;L!mP8vLC3A|WHSeG6;MNuecVEIVE#Yr ze31*nlXK)CsvLLU326h zsvcISe7S3r>N4Fd~h^jar zWvUbZ6?p9bls9saGIU;;H4R+8U_sc;%t2fQS^d0BN2&w!|5=y=NgdsD$44psn>w#-boSA>P3bOinnLqq}k>3J(H23e7BmYnp=c8;z;xYfv@8Ij{ZR8(i z>HLv@GPoYZnfZsSAgiC3rSnJrDbVXjdO7kBRS_R_{>aDtKYy_2`xyC0*#YGLOmL%# zGxHBuK~_I6OXrV#{QiIbMAFNVf2fN1pz}vQ=KuNlZ@0ozjQpc4oj>v~1$UKTL3oOp zf4B;=`gvJ8f8<{eJ3zlgKOf&;!uK`ukFs?B$iEldgMtNNUo-!3 z6=e1EvUL8)e-wH&_wSn{|4w1|Ic46co6nC@{eQaypX>f+$!SC{G(~k{NosWu4P}5 zUkE*#`}fb0e~1cf#B-x#E+-!I|NNhPJp+vV;}|+GtFuhu|D~44oHd7sJn$q@OeM zkK`3;dzJW@=U;brS?HA~y&U<6sA$~<#AE(H`#9o_{NorpFU+n1uCC`!H}j9A0@_|B zK7OM*8bOcd{-@{2KSV`*lslYw%>QS%p?Zw`qa2+VW}gVIv*!ky`A1R#ZLeY<<**-; z`(So===CDK9QlW+sE?D0$NYbGf8ve&qa5}P`nrR_VIS{SIMB>Lk_u>hmG~G%dZVB> zM&yEUP>%dVRMf|L#AE(HdlK(F~kBr`WEKahCL|7UOV z^_*ekALY*?ZaX;K7jA`TnE8jRfEs#S$3>*KA9}xvTo9g-BmYnp@qsy@+#lGQ<;^+N z^Jg0QM|pg%l{*aF5yYAKhpT`ZdhFvV(klVI(xjIo|4238hY#l_odcR2YU5MFGv2ND&k`!@tFV5Y3BJ6M*dNr&I@x|gTubr zt#E{yf4B;$p=W$l2&s-v(4)Ekh#dKcsyH7NN)eCwKc1~DD;#O$9~G()*AE;%XKsZf z&HTevKn*?i(Sh`aL2tOo1>wjX`G=~Ak3Pg>{y%3d@kahpfzBUuCW6Dhz^!nUnSZzn zsG-L`==?F~V(8J_e^ieALsi5Foj>Ma{yzuv1Fgr%KPu4qW6n+BZWAmBN1OSFtAHAM z?1Ro9bMA&7&HYE`$Ujs?e9(Dg4(9)JFz*x}qmBHd0-ZnRJOS=m!QjKpKU@XW&|@ET z{+RP3^j`6LXXVI0R7HHy`C|^||8w3Z-pD^HY^D4018|=bXXYQS0&3{74?2I$nF76U zyxy1``G=}F9~JYc9?bve;QQ3AaEy_ERKz@2zbEH_TPRo%jxqC(q=M}Hqhc-6TME4& zz24Xy`G=~A4}8CAJ(&N`!T!&!aIBGkRKz(&xsBkq2^NH7zqkHwhN~c}pI01Bdb^-U zbN_KU@()!JALkQ~`M=*@1>v}Z|4uLYgVD}P=02&2^Mm-D8$uW7PPf8wWxi0#8r^h*DL*# z^f3RQdy>eZjvP6NsyH8&Ft^eBpbPkJo}XakAeD|Kt~WTG+uaH$m^p~6Agixe!uzLn zVE#XMh{y%ugd91Ds)&yhh#wAqq~|Agai81d-*-0Qf8SXNucNO!799GrTj4}A2XPf- z_4P^xfhCD5KhdIgQ$x5z&=3hxeWXjo}XmoAeC^QSMFMHHxXy%Ag+R}zFrA) zd)34If9{>6mm>#J74h*L@%Mqh-}94=9HbJ?(fYa%gL{HFGY4@MWcBq*Q%Dc<|GEDo zy&O4+s)&!3#J>XmHP4@80$mq_Y2a?k%Op;^HG`l z`rL28e@DELgH*=%vtExG;O2PlTr&qrD#*@3D%T*rh0yzf^m61NsvHDa{sQB<=#~FV+|l656K6daJ*j}MhO6U6(mNJcr2jL~gbJ35bbHTj-fWzlrU)Opr zdQt)HuAGl2sgB2?_ms#5;ic*4qKk_6f&Q(ZkLSU^K)gKnJjqMt&yB`&@?$?H?p1Ku zr??efYCQ)%sepD@&Ig@8=DiQSk3=pAFH1iMT~xde^iB2gIruM$m*=1-KIG4hCO+u= zG4ES&sKc%BGV8hMNd>gKN_@jeBbjr2mGQ*?3p~vQt~8#D zUgZ+vjsjQOzwVWiXXX0$cdi0%=y4tReo`OhpjVOf($7U#74`7|@yCI$=J~5S7QG(w zixKhbK0{nBaP^6^o{R1(;D#RSy-j*epx2!A($7U#74?Drw!RN-z_;`K)y8wttNcjZ zN#M|j+zPKg-FRM(tAHDN>|-nGVg5fKb9B{9KNnq9)Wdf9QMufy4P6GMRyf&L(lj)t}N+c{y%@5$f1t(bJ0~rd>mJu_(|Z;@%**MbJ34$ zLfnPmaL#utytc_-Uk`5Ru@CI)^uECSfBtnM7lhZQpNsB%_~&~aH-h+^!QV>!FGa5h z&r6QO{zqT;PH^{m?mFwa=&k~8=&_HhNe}b?`HzrZ`nl+;qSxaN;-3WnH1WoB(T{tW zxc`BB#dFsm`PbKj8+z>HCDOzEfBrk9mwqm~^WmTGbsXjc`o4Y$9{UZq!s{0oy&lrg zC|i|#7mh92uJAU(|g=g$

{Ty#~@>w&(fKIVc)6OwvvFrJHE z6+fih58&|qrQGJfz8>7rGd`-~9IASl|Ic41azS`w`nl-Nhkw3T)yl+g0>6d$cZyt( zBF_VP3h;NtBPEYs$D(5;Lsp% z0p`WZ8_z|rI)J$U19zlgL3q>me|bHcWcTx`XOSL$|9=7IN>azo>F1(5AO3lrRc|03 z^Zx~v1P{WS`S*T)t<{A4dDVM}s|v0ran^IuT?N_wyeiHcay=H{_x~4QZtYfhOZvI! zs-oB9b>cDqU(iDEAiTwRE_&5Zh-(Y3199^ETL<4?HOcPhRcDai$_bc3_E+Fojzy5q=_w#BUNbgeU(cJ&v>F1(5AHJVg z!+uPCVE(`0dSB0NU5Z{0?&sC$ys+RFaOkIQg|}JHMRyfs_w#BKsg8T0cfZI5;ce;X zqN|EtkIRY2{C~ltp1<9AE_$_xh+6x-&#PfBpzr6)(8Juot?+hv?s?|l z7bVYGcRqYSul64CnEx+$SMVUbqiWIX!Tr42SHyh;?sMX-=b^g_vio_pd8GF>^u8m# z^z+bFMXyHz@tFTFnC1C9jpw0Pqw~UodEgck*W$0QM|MB2_8Zl)9C|BBFa11p=fn5& z<0}x4`TqiZ54jcI`A3oKQRI0b$J0DNfEj(QIEJoID^B#$ji>gexv7KYHFbN<~W|ML1Y&F=5Vk0w2w z{}-0j!os`L&qsH@e1AXwe9tfV13b=YZiV+q9)f+{@z?mDTUZf4cbxoK5Z+_uAB}V8 zAIINKdNrVj{hPjSI{y%r%;iYl$H$4s{C^?(g7Ehm`N#1u6W1JE8^MC`UMv4dD&V(2 zsRQQ)xi1!;2tAw+wT^WDAu8U-RN^uJU)WvnAiU4WKaR%@sIS`x9PTT5-TSQkBdLJ5 zSBVeo(^YQ}^w6JFFP(pgiu$O2DDjy8FB~N}d>Hvh^`nRz2X2z*{$u4INd>&UihWc+ zmh{et-bJLB&Ob!O`@q~u-v`Y97hXxck$+UjeWcuV;BNNZ{Z{^wRKVM-#77U(yB&IW zkzP9g5EbuZ5b>D*FMNP_BmbyAhPX$-JxQFEe3s&hFTLJ_>HI@fypJ!4 z$NYcc_rx3dNA;P+%>*}>I4l21D&Xx^;$u1KErK4-6K;hMrSlI_@jf;YkNN*X>{FCC z@{bya5w{K;bd zQKJcQzXy4X@V%$6YvmtF1-!jVe4t;5k41+;kM;u(r}Ga{@jm(zkN&@?gp?D64;%SM zjWdWV0}lH%@$s;geidBC|DrmA2jL?| z{!!!K#5Dxhj5sU*a20SvkL!4t^jbr&9qFa>4^>egbbeWc`TwF$o`2NHKWgBdqW-&q z>rI@Mf4B;`p~pVHA-#Ukqq+a1>HI@g)W>S#G5=pQ%-8dnk$=?KPTWXvV~Ml!4_5&< z^w`HAq&E?I=a61H|4Z2v`nEx-r{@JbY2_yfg*_pWe!QuW^&dNVr1>DeMA2d%~^aS*t7P%mN zBAtJziu%C3M(=aX{};VTypey@#QU$@YvA7Y+>=)R;VR&U9{ae5^ge(d_VI3oPp0z^ zRZ$;L5Rdu)qA7w0;gd%GQS%kzz5_SIb5B|MhpT`adhFv9(whUl`J|W5KU771Od}ri z|3yoQH}a2~g~Y7{x0X07|8Ny>Lyvu6Ua!}8BlNa-y{FUphpLE=TK^y(^Z!M=h&S?& zTE&Um7v%YINf175nze*Zt2OX>fbsZUnMXRRvqdYB_D4&{Fh!e=BO$^2Xc z|8t8E$Isz=%&qVlBL}I~mben&$_NI1D+fs`PURrAdXgUI|BEYoy=T)oh^pvy8BBaN z@Yr{`6+Ua^AhpmpI3I` z<+p&}=J{8Q93*pmRBjhIeD2)}U$Jr!S3!}!j(%K+_6dtKefv+53&K~@If$x=k2>g^ zQqK?n4Dx=6h&OVOI&^OMArBnta4US(%0ZF}QaMPS)>OyQ&^t!tg7DRJ4x%dR1N}mM zR04l2@dwL6GVdRq8-6$*9DKPIzGmefu7d1-UgsjJqXG09i(C-Cmd-s?MSb9VT79$t z-^%l^OYV^)zo|p#h96DvYF z@uz@4)$?x{IY=EkH~erqxS_;ZIY?3gUyh^>oMZI;909%2q?gV?M8*49Lj2j_CwTr% zBL}HN=a3)H1&8~>t?*4N2T3a6?N#D~&LKZs4!x^HE(qUD=OCh@KI)btAJ>Dwk$58q zsau7(e}lWrb8lHWNKyfBuVNo{8)$92v_{WJia*(=oUije| za4&f7Z7T;!D&Xx^;sf`k*6}Lz-XOhn4k9Yv2lkc9zYG3-;*A`nE}a*C_yipG&2EKn zTRBKl0dKDoAGc5)-$HMy$OYj$=^R89egpAF4pNuS3qNcHhkb!t;k#B2l2pLktHj4v zs$(zo4v1V3zL(BHM8*5~g?QxV{%r+s|w~C7nqxor9=K#zuKQ4&o}{h91{J=Z__r|1Uvaq;;fo5LHnhbpBW} z3Ox3I!hdAsAoac>ALGHDBUliAWaS{P0&eKBkF}(S`Tr7puWKFY97I*r2fk;de=NBY zJg%?s9~(JHy+4S%0o<*E1>wh54&o}{hMw_J|47oq{C^4dp;|{e2T>LAQNJSb4}gD2 z@F4ue$U*AU`D4jr;GQPV%0XNO+|XkmbpBX^`Tr8!XKsa`q;n8eQ6F8&$LrwV6g&t& zHFA*pbpBZK9=MN*vvLqu0XOv62c18bVE(@ZebKG(({v7^D(ZvIA4|RmKTUA>FmjOk zbpBY94{pBaKC^NVR{=Nl*aw|ImSFzBWEttDa}ZTgA9Vg$QUHE6@kS0(pUxjk)`Q#P zxzDW}#8tozJ@!H8k0qG@FWF6c=^R8=)W=4;ul9pSe|IbV+{i)d|4iJULEh4T3KoQ) zTRDiUfE#+oM+4*m@_n-uzyH6K=Kf!#a}ZS#9}VdIu@v+FrTB00@r99tG^j$adknZr zf(79hRu1AS;D#Rip!3I4{Qmz^n)`n#Ifwr}UR6;abpBY1`Tx>-zMe0Q{G$Q-rM`cS z!L=aH%0H3{Qu#-NiKN#SdZ^2-a7sG=P!;uYIq{hPFFjfCAe>_49}Vcdu(SubQ;4(j z4_85UKW~8VdwpL9Ko4^qx5BT|`G=~gkLQWU{D0}0f(PMOM*h)&&L2xhgFBlzEB|m6 zWcTw1bpBY1-~V5Fp4a<2oqwo``j|sLF#lhADe*@B(SXhiORoZVJ#kk4;VQ`P=MC|> z*6VQ#^ltNd-=y;oRS_Qz%M*|J|I&MjH}a2$HHmu=+@r)<`G>0@yPr2~NqSE~?^)7I z=O3z~KJaxjqvf9co0p6`tOqao%z>VGP@S;SfShpQmFpErDh^yWd2=KkNM^AA-~AFmRR`Tx@8 zzMk)m{G;JV#H|8XNSu{_xC*lSc|+`n^nKY3y=|nI&OcN|eJmy(^Z%uLJU`XQKN`|` zVd;S&Z<%62IMvEOTm?n?dGdD$nzTL*n`o>|Uu+cmx|ZSmzwBT70^!tj9-^w^s}c8i z%pH~$^ZYc)Lo%;ZnO>(Pehza2x58;w{^4FRyPr2|KzbFSM|1ya>HI@gv~HZM<$5l| z{C`;uDJKZ08Tm(}?!?svhkb?km~Q1CNd>9=qtRf}YYx3uA{T_y)A@(0sE={PWB$MF zMB^fTjozd>#zBwf{xj40hp1$1B%i0xiO2kZ+4)jV5Y964 zk4AJ}Sau1xD~Yr6kE8;=97!GcqR{*MI_TXl7j`A1_qFD!cr9L|+) zg?KJW@y!4IXXfA87S?KXS>w}sRcY6*N~e?h4DXUuz}u_DM+d6o9q7I9)bMx3W~cKH zQSmAbLPH@N-8S@}oegSS^n9rLJ;--A5AJqp5k>HI@f{Pn>5DBlyy z(f^kp=Ifbfexo|dK(CzFo1e}QrIF2rO0zr3}t2mcm4 z`QAx>4?wnY$?Ntfu06O;#98@A;)AzWiQZ_^>ju4^UT74qdqYIUykoT z;TIYCM-!YIl{*jI#exOlA}jxJ6>vk3>-d=Tu7KXvq?gV=R7HJEB_8wt<=C&e6)raN zk0uL=yA2%PPvxxq!&SfyJ@&DV^zMfq&HWdr^AA-KA59M>9`pa@IA2OVKN$H()1!!c z7Tk-11tEUlB>wh_`}w+@{k$qzGx&WHcI8BOaGkNN-d4+IZF z?G9?rRLg-g=;hpOoHz&>5?bIkvj zW1b~EX2nH(G^cZC(=o&?1h-VMAY5wYAFcv!=&_HRNpB_eXzsr>oqwo``naEX%>S2T z|EoTX{G;j9#BBq&ORykZX5}BQ0&eKBkGDu~AM}19y>$MeDzT5bxG%r({EtD9_ai
QA>KytHW}X4$JygSZ74;%UrajG z|3~j6-7Pg554z$kc-IpT_5U&Z5N~6e@gTne7XDgruwPf>VN6|c>Ko2A?Va|CUmt9{ zo+4gj@Gw5)6!;4=ZY~Gv1I{>^x70wH;`Q72gj|ZDa^@}k_fY;veuB~!-@#Def zVZ7`1>jGYP;?0uvrSSdx=?1;Njmj?e!tid&N;4khHwnXE3(j8Rd;<>blvi-mV5fbY_#oTIvg@!$#9IK~Vuka9o7A}s zHNN7UzvsQ-`IO7?wA ze+PVbJGEU9?S9xu(&7C7QCj8&H}7=*?z&Ttl_9ro?%eo^LF7o_8V=8e+6y2;No1YXRQD#M|xg z;>U;aJGAdE;YYC{P?hWQ;F9JJj7wmSy>do$ibG|BlL6Kl6gys@3n%U*UZd#)B%1igsR3ykhVu?%(!Ky8br>YQg!PIEep8 zRg+y?o%W4iAM~p#A+I&$YCa!zGjKhU2_4QWXx%F{8xN{5D%!n@ zcsGG}o5Fd)olVk>2UDOH9JGh_=WcKwAWntTJ_+N&vI~A`-Xq{WPP{i9Ucz{=c=r+S zY4Dymyt|q^yoB*!@$fuB+xH51ZxU~k!%G+s7VmB1y$2rZrSb~y`q3H>R{g0p| zLY0;ZE%g@K-?KCG&OEcZz03U350v{pGw+VPvU__@@9d8LdXRuJy6y+$JFa+>AYHr# zan+4m4^kLadI&&d9K|8@5XYI8I{Vpd>%kSMl}-)mp#EQs{7-bwX%f3W3G2Zd*KE?; z8+r$bT#!0vd`vH4J$QP^PpqBIp?4VRy%^I=SP!1w^`zGpdYDhsQs>HZFi||2C0_9K z9w5E0(Ca30LF(MI{PiFKrMm9V5{K{q7xyFXvBs?jDU2$;_egIb^oBaU^W=R^8RJJ+ zpjJ9-NC)|UG2Q<^uQGPM6V`(_F4WcR{Net8G1i-Dsqm8UPy$R5(7r7v{ zqFGEYVLfL2s$kJDh7%by91A=@f;8S zB;tEzs-GCXi{VR%KOOv8#4jUWzb}iUewF7OSWEm0@D~#QWH!Ey=4TRrDflZKf5E2N zc>TNf2U2`djQqct;(-f#X5;nm$RBtn^$-7FdcVA)i_WF^?~(V6Ucc$R z_D0+BKIy#*y*ES-GvqK9VR7G{0=l8`2XVd#tJ;gebE}v4oSzA z9S2bzqxg>?jcp|@b@5I)?T`>sG53^Kl9tnZmcyS+A=DB1K=i0QiH5pXb>jVU)JxIO1A@!*w$)b;-3k?GV?k5H$|uL)MP=(4%-@ zCEl|XeXxNYCWKP_Rm8*pmyrKo+0(N_9z)f3+)f<)e+l{jmGwF85SQcZc#ZVn|4W9b ze~SK-T8TJ6`a=UdjO$l+d_w$i@Wm0KTI$l!vqK(R(RN@z+Uqw8+!(=v)TMG?Jo((R z_wpi2jpHBEtA$=2>0O*)hqi;EF54fy4!47jTP}$L*#)JI7gyMk9R(f_wSgEdGGsJz?4*35Pp0iP(bNAEq`9{A7)C}>N<#GSNUHtu% zX4et-IJl>Y%liIf<=1U((%Nw!>7o8#LUn*EGQ9s-R3gW&>_Go^K5#CSyhY>T_aCFa zC5~Njh#xHXJ~*5grlqcIZt~4&pT~c9#&~3Q>`L!*()$8>UyEFjy7H8U?<3N7XvePj zpNPlve+{*9v-VNbmb3JG4Vr zJn}Vr9Xf)?bv7+^O*4N!#GxzhbmEQz*Hf?{bRsAee@5}hKP+Di9`U1TscU;B@a9@8{ypOH{r}P` z!O{Q11ir2QjN*SMejIqjo2I3%W&3&j?Hu2{3GsOTuXMWL=>O-0{^4_@7WLnJN8%BG zmr^`%-608l2jcf59{#^{nf^EYH+5Z20^gB%$_Gl}|4UCM{;~w##I9=mM^XQ0fIpk~ z_Y-)t))ha1`18TT|CyG$e#Zp9i~fY-ONqY>{FQsViC>k(>jkKIit9`71OFiL|0eNz0V@6u8vkS9pLF~UU6Odc z02Tij@y~+Cel#t0!^|XJFF?g3F0lLeRq(G19;9yE!rX_?P={##0denu`;fSHbpJm7 zz4*MMUWFC-kNp;w*+*+hZ#DF&9&qCdvO|9l+o>R6QFi=EJo5ii=$V$f@paD*30Ktq zZNdA09k^cwgZ5RV-2X4LazW~*hVO@SDv=%fI!hQ5n7@lV*W*2a z^btptVf?10Zj$%MMdQF3E%RE2{J(5F`54CWd?V(E0vKgi57I;Zzibz$ck`i%^P>V7 z#gBG;>A&FjB;J1i1>>IRK3BFMK8O6swA9V#He%cqu&90)klrECYbA0)>gGQZ$E^Yu z#Ur1x*RdUVb9O@|b&EVFtLII^6+KTYh&uvYch~PN6^*ci0v0unYe}y+^!kz>zbDS$ zA1Yu`{N2PCfFDHsMsI&exT5WNg191ZC62qbWh3mMfJKetGtw)EUM1FKOk{F?E5cT_8}hr zzwAOcp4&%zc6jxNmK4vIT?!6<)U?#?r!>M2sz4|^D4s979(p&4T#&k*-(%*_hkgG= zON!^q@cdsH#Q}H7^VE8ud-aEw6wjBz|Cb@27CY`3(Fi-J0-@}C0q%Gp zaX#$(FIuAhVdoR~|I1#K;RLBW64&?1ze`txg#d5EKd)sk$?oao(;_tt(9?Us( zWe57TdLKZK>Hv2hXYS8L_3j_^b803kKpi8hKJM{X_M2dTRrZj3$7p)0+ENpD-|?cnt8-Y3}}z9pe_X#bDg1v#3F zmbypY17p^kIDFMV@-|uTBRhjbUS(S9o)L|iALsCu-Z`Y#6MDGLR_}pid)!kS#vbHT zc3cCXGf-q;kGu!Q*dvZ#^?y5Yh2V-Eckcm>vBx=nrH8!2jsx}ok(Hz;&+BJ658P7+ z#-7!r1OGpAJn8WJ8uj~9<#bXN3pI`(iJuI9s^jn5na)?AZxek=@f1glME!r{T;dB8 zd6h6m{GsIcM=k`vg!t1Fd9?}^kGhw=j`05@PbB_@M819WDa9lAxBO|~&vg9#{JX`z z{VM8Jd_M8#fxm$Go{9adiiP5fh+hf*a^e>y@))%l{}|%00e?O54<_=REniRkE#R@v zO-tSXdm`V(@(YQ-2mJkl2dM|zntd7F=lD71*YGiA|HZ^V0{(I0>y!Ct0V@6m;-3cp z9Pu|N^U(rS{C&i~4E{CZzfI<&1*rI^iGLgXdyapwSu!6jK*hgF{Kw!|6VJcf9J_we z0#rQZ4M-=OoS(|Kf%AQk;h-9KGVvG;Xil_5n6#V}v z^8b%s;oY~Ba7NAJVTEJ|{QoHO|Bt?u-HyUcc2tob{Qsy!>}5+mc6cT`l!~)sD)Fts zs}oya*T-)1@)!wYv>kLFjOqlgEA{(M=J;Q(WM1#yg*+qbdY(q($b(*Qr}sG51AmOE zz!JsN`7)|M_yNSrdx-S@knly@fpb*W<)|Uxh7*_YyI?YcL3zCfG_V8blGQ7NUb)kI z!uwsYn2Ol(HSu`_2l#3{_yG*t@b8v8MqS!3sO)1ntgu^>%~^+bF)<| z(mNG;XE?o8#hLbpQnCA^71p(#&vU_}zGYf!)thv`i+;B>T92*z6Nl$AMqMsgkXrR` z=KEbTANhse_E7WNs+9Dufgbt)r^e9zhIPJ5WQZEiIO5^|N8RSe^VG-2f9d_<)hk+2 zUNGuzaOC%&mhZbp{^M)+JsufB??HW(15y1ir~cvpM?LQPe|lmNMt@WO<7cMTH0bf4 zMf}s?pCx_`?F;1ha^R|dZzb*}aEQlEOFgq=j&o{IpTT{!2?|kqkCGnh|D)a)xghn- zY>K1ozR1%mvM*jD{uA)4iC<6a33kYVtNKMhb{&2NZmr{<-8=hwDk?548s=VOr?2O? zq=)+dsP&|`G}C(0Dzcsq-;(%0!2d=3MnC_R12?kc@TSE58>GuObKG+Y?-!I6F|4Hb zz`XoH))J-H%;}YH1-&%sdG8mDtLU{AeOl=t(30z0j_3c%aekSWdVVY49yxdw*NeDa z!R;kjkb1s-=6q2`Qkcn}VWhV|^kAPI$N6TTs(dl760>J4>7f2!ewfGvsTX#n{f>1e z2e7h-;(_wE;8X^q*whQ%ssCudo9EkQBt<=Y+5LX_V(R}$=yaq0ugtXHBU;;_#zFBw zIiCM3N4#ZP>czdi?+vt(Lb2i~4k$kw++e|i)Qd;QzBdpX|DeG|!wU0<_3CF7%%B#WE5jQ;hzAqj= zgm#Nr=g3>^I>+;W<NAXGdLU5=X znU;FFGP_^z+siXUjiWWiC*`>RUw*R41*w-;W%BDvMNLUGp4Jqfl%xJ%4*w$Kc}2b_ zuIoeI_tsidd{Vvw9M+rVCT901MFV^GV@uRHurKU<;Q7Dut3)nHz4A&Xe_~W%iQ)^0 zNBzJ2M#sN;wC5MS-aGz4sIBh*ZRmImDy> zU%txmuMPLk-?r@ETOUWCqMoQg3`q`#s7>+VwHt0N2;FZAB4M zMC<1DI5s-H(M_PYl@(0ASio)I%#f2_hQFgTHOnS)wNAE{^6C3Umt77&^n?A%h1CQ~UmU`mYO>Eu(XhP2cwFCx@{7?Epf{QH zp35{ZTE)%_-FF;49X#?s(^Bu1(0+%1=eWKN&M9lhJaCHy3sUdN`$1#hbFjM|^#?mC zz|{5pgY=d|?|9N%lX1UCDr!<9zAeQEqfY^kc+#}g`*VCdIG%62KlOVyxbp=IQtw|y z=N5g>Ozep2L2*0UVxQUTatZV`kNki1W5jcP?w{su zd0n+dd}*)WQ{bK_j^Dr8pst0JGrwSPUd)fQJ(2WYfgaTZKI)yx4x=J=;QHI~Apalz zo*U0cZ+YidTW?+Ac?QdU4DNHsAv93grh3mU-S?Gsl{b9Y;QT?(5OqD@COzzj(ch7t z+)to95$CT_QAD6YBhGcR1|CYqOaM-hJj_=5xw zQmbp|y<9kl`FWOh@P{%l6)nMG9HymKpA~yA7v;Y)f`Nm3+lf)*7)5&Rp@;az>PbB| znwRg{4y9rzM(NQ0uQ&=i-9;uyeI~yTZTuten|8GSD|&Y!B*hAsHo)_Bx z6@#ERl=Oa!?|)K(HOda!{}m&^mpK0O2fg)W?_(+MF1n88;HrrGiq=>3{h&@14r2&y zu|C{WEZRS|Lw;oEc^vd6IK40WWmsQY#H}x!dzP;Uk9f?q)EBSPzK^}A^)#f zAXt$4LVjl`^7GL-)=B^Vfms=91Otnli&WPI_ap5%mO$@Vr}t%fJpPi45vkbarRKFg zFspMCbWSCmFU>lM?k}##xLTVwyr4z&sc0PSwR`m zQabmO&Zp49{e7!*BiR!>-`hV!+}Gg9?|<`7%$}t6W*)gx<9L_!;QuRrm0<*_Z{_zq zGtZBG1HN`7w`NMdRo|aepQJ ze61=+0fkEKOHE4sN5YK;tJs~Rr(x}^B`%x znP;xmINH%T4ul@%``?YtYL9)Bw$dpi9pwL&6c>EA*0aakKOHKGga5DWBIX3C@0-T# z$#mXF`^P+ct;PXAW9PdY^m>xs+^qK4H$f|%C8X0AIusXt|DVyx5KnYK9%%cA|F0}^ z{r_-?;iCCz7*DA4Iv!7Sz#-pJKRJ(^8ZST3x1qPab7H5 z?eG9`@c)&QoE<-|pg2#xUyHTHm6C3Aw zBGwTro%cy+K6H+8I_v5^d;E1q^@GZ#;EpFwe)lGtmn`=1eVYz{(m0U+SDrz78?)Hc z&jl8dJso!=opYhH!s+}pgZ2&1Y0i&2B3`%a;$m=@6L(o`-(;Ge-g&+A%>=1&bR@lN zpm&4Q`+3v&zOnP8RVXg#m`^&lLWk-CKhO2-@$P$c#6Ge1Apfs?kov#65%%;d@a@5K zEmjZT|Er{W|N1Qx?a?Z1&kWK*{l60H*tFF8h2DL_wzA;V^;}BatKi-eEJ&@tA$FfI z!~6^>%rDY+J9Yfn@k-KrA9^1X-Kd ztVZ;w{ivjUDsJoe7;)c%TPIkM`gJqIy@vijKpfhK3qBZ2{@~%m3MyF|b8cFX0dXBLZaI3d1^iVG_E%lq+zq9d9Ooi56r|n2*7wD*&QA(-bKBIZU zxxo2sr^ARt{eR4X(tVKneH)smkNkXrMluky#coJl-%j00w*_?3k7=pjr)HZcttRu- zX)x)ug-&~s!T7%R?c(#UQ#o;6z+pVn{~tS$T{+iZPjCHoswZ9K|6}@zY>@h6RyMn$ zMcq>!=F$4=w3u`TLI-x*@qHKU68%~2tACoelf+$d6fcY!2Ch`FAob@ihKu~tCrR^_ zUm~-m^e&}wjD{Zh`#fE^g>K$NpWp4xwrM@6k9GgU5L+{NG0> z*HJosMcnb=P7y3f{XL87D6#sy9zlOs)CQ*P_>J_=gx)!%_g=h?VpWtO5#O2WmSd3r zkGaV4{|xc$klWU(-_HM|elG)eHE|2F+fi6D$kym0N{wS*(z^kAH)x z-vRzE$8Q+n*&(;9b-##r?Rk1XxJQUvn%$1*IbgflfhjvClHQZhdz$pV%w&gBadylj z{sr(aIez0Px<9(1x!h*Z{UYA9cDxSm9pX+%z7H3zi0FL?`hfXh@RkWV8;_Q4*35u ze~{i!ne5Oi){a++$M^Q#aTlci8*l2ZI-U`CBJqtp)}`(G$mvw!{(lw40soz2bW|MT zpTla$nm|omS0v$bU8~^#tG0Lc{P%nOdkltFtIMoU$}7hF3w~$Ihrtwc?&4hN(uDd! z{l97-`rL))b4lkc-V_o2!ay|ME>wr8LjGTMFzIZ_c+P^>16F)n8pomFTRDD{nclvZ z@K{~%E)-8xwFB3gxXZHd>z;UkIliyERM0q3|F7!d^fuiz)4oorG=Nr$7R1GEWn(TJu6&4I`V8_X%hx&h&iwDBZw#sCOQgL=%Ks@|^Rizux zW=qI#$LfAvt|6`lob&hLX7c@~g!MFd1g)pLNeBMFYMSeR^X)RNr--KY^d#}9|5wc= zUVabL)Ll4^>hdXZ3&AZT?ylszOSA){Cz5zYsr7(!&Ccry(8Ii#7B=DUGpf1^slXJ) zZzLYi|5cqOcn~(p@_pnZLgH3{yO=oseTLY5Ty>J@Ov^5*XdFlENqUz<&&2`Z7JJb- zp`JHm6+I_W?@H$o(t-c4y2*`ei}T1|U|op=R~+`Wy^gnoyN9?Zvil45Am?{jf{iaVV+X z^(w804DosI{%)Tiv66JYgU*j46NFp0&9u)WTCXWJ4$2d%aKE|=ak7kKYxx}nv(Lp* zEADyf_iu3j35I^(q2~gk-&f@OoYB%oDAy}?|M`dyoZeXE|6{judZ{jSJ?#Dvk=XwD zmUQs^-`MS(PAI>-q~j3T9(o=8PTWr5T%I3>t+Sk4(c7L7-}a(_D!M*LZb5o`LvKGC zhr}__eM)_9ITe_rc!~$cHUsbO2ZU*i=UA7nl~N<$XRG>fZe^ zf+)UiU`HF$!}EV*j}W;aOrICOk4`FL$6(^SgU@sPHd~wPs_pRN+au|Dgt2|V4Ir+4 z_W6h+(*|~+Zf>v35a<<=-uapAFe+jP#TR2y{~ufC_-#Ya4llks@&xL)0$eq59kbgJ zMMe$mIG^~=(vQ3E^PAiZVKJC5`&&SZyC5j$2Be=_(}9sj@Wd_O1!RJE^uAnq)1D~LNXiyy@P zK!n6*sB`1UjiiVA|5((0Obh>aX#+oKRbYnVyHcDn_A2n0AK|y(!MB6stggFKzc+%r zO|T%`zFT%X5N9>8qbtrAyFc!R-hHHZMJ7A6inXI7@wop#_EE?0(3I{6!JkWkB$|(| zy@^`|?m6P}=>8V{?r&5vi%uHUN>TfBrYODPr1vuPUMIb)O?(i=&+0iQPbD%%HKj9? zba4NF?0ZgU$6e{UnOL0F74fdUjvs^joVecP7vpgw>`@VtGe@tFb4YIu^u8m#>l*k) zQnBV}ohwNP_y5PPcRD*wrFbiL|FJ99m9+=Y|GDEU2zR=e;;ra;CcfQ(<)I>a3b^$9 z|D)Nn|L6vZ;i&8W81;ubLUj`wC-U&a$_f`)PjS_Iya(_TYAQ z`c1!}`H9vW+k-Fh6;|LsdBg0D6E%+SNe}sd^*&B-=RWcIVG(C~q;nLV1J%g?tD8BU zUA9QJ=P1M}GC$RbSF2kS*CvZS_>yH*>5bcSR7=w90KG1xcW&Gs7Kzyd&W@`abb2_Q z-F`GW+V9KptmgHoKExsauRhvwyKiqeiC=JkOK#Z}_wHLUps->&P@l$?KT@Rl8{hqzeev)y>eKn_~egISH+)U$u|F3rU`@=o2 zi|Lr(FY2F3hw_bT-2bm8zrPpuab%r3C!+V1nBOhRsPh7i2mZhMRCitWdLqmEdY3r( z|7!C8d&&2{qV=WEGhSYW1vmiYSqe4IXy2|OJ^24>^8b7HZLq$K2CXl;FHsHuUrqjh zpIwse=(Yp(3;$nztFwQfBMcX>6Gih8)mcUiSEq6`uiYqLsJ;t2_ma-a2IDuh8-KUM zX&euMf5h?oHuc6Y;fq?=-MSKo{J;7c;yPy^e<6>50O`C49jXWHdvT`mM>LHe``PYO z zS0lbPE!@AJ;>VaD>~=ZzyB?gY_lNtRP4QzCr})QgasNSu75I}nn1`4W2_Bfm}c zfc<~-;>TzeT8+pO#Uox6z6SY!%@$%t5FRwrn+Gqy>h>aWAvoM`Gc7!5k>MKpi$28_ zy^4zRqSW1*p~pe-K}}QWAo$P@BuW2FO24S-~ zF+1=*N^>x&K@?OJPr-ul;Hk8(bbLj23>wipHY3Uo)C;T~eW6G3z`<|wy27O( z30YU&D~N~xuNmsb)4VW?9g~O~0d6F5vto95^AQcgpAlsT{H3)6&;Qk+j%ixh{Jjiz z(2OYlWa7tzr#PU+P%nO$GNW40-Kkzs1OH!xyhi$MA@_x3e{`bhXfPW(?(TjajRW8R ztD!ic#ko4l~1&k#vGqU+cLBedg(|F5~l^?zvdVC(2_YW%-ATJLUce~;aW z$MgR+cN2f6H-67=_h?4k1K`NtA9`1|@nbQVBT9|G1L?s3*F5d|KWyiQ{5V&v z{V#xjiTLH-_&vYfgX)nruY-G=xNEbIUmnI#;~!1^!~fTO>~vafooW2}{`eOVkNSVj zmyT~ek^BVe3sT@!{hmnNx8TU%x90c8(0zj;#f9oUe+4G7P&#}r!2j3$M*aWI{()&d z1B$&@lUBnT!O{{R(W`+2{VACF`>&X1q zrtrCK=yQK%8h_LajsH{PcL2Y$mb8*^u~+(Ep{Bp|7*$Lx0UxUh}|YH%4j#8 z3$^h7wb*B-h3(}1%lbU={B2%}`bYj>i+J2}3(fVC{>^zJ{rB#vzm6SU_dGfeYTHAn zlgI>NyVaSlXGFW}nTOBY>(CW^H^;Xx^UifI-_N7^Uu`dN{fIk`&h_XyFOw(B_zQ*% zlp{q!%8p?)4m|%?JB0MU;d9+nQHChKiumE+OB~-pe%Bz&_sjC85?>A;@rP+)hgJ0a zYb+kmTSQznxH`dtu)~j;pMUi%h;CQV_sjCmAU)jwubuAnIu14U`eWzvKHuRYa`qf@V}_ITef%ln9Q zkpI^re=;rXbX}mL{Y=kY=dC5~0&uu4mV3i+ui<)rjCC42-_$zA>lX&~?n%`t?T7O= zkS_B7TEthP+qr|Oe@FB5O>CaDnq9X&asJu;cQbUT9?dY*SfbI%|4+=Dpe|FsWD z_d(eC8G4@gBNvbOBk4DMSnt8bE*sQ#^*oGpAB8T?b+M~U3x1wAvsz?WH19nJlFqZx zd0u3Ku*(|XPs+ifINYDJ*W(p%h##f@Bjmkk8PCPG6~l{0sD-C=un(;c;@jE}L?#H2 znBDMP)U@6}il0OLr{F&${tNG1^zOIyJeD|o|F4$n{zq;bI~Toky=_JR!Nvg7l^Vyn zq=)){?JsT|M^0;aE*cfLzOE$xPw;;`zU#i89TKkS`MZs{|AO?m&54Wu4zfvV^@_me zA2CouE(Iw&9&>u*wuYXH)YU(SU2n}~hf;BNAWoC{9Jf9A9o=}2YU<^K^031L54)^wZvp;bC>^Sy^-a({ym5DzhKeNtPk$ur?E8<&%Kh*Kvw({)o z^1)tBiE9I{BXR9=+tJRI8Ps*@g>hRuj)Wfh{cbCg?9gA4jpnmgJL2L0$K}&__&rA( zntRU&^y)#}(clo*n-+GL-zSthZft)F z;71exqcuLeIx3G>*y8Lp)+y*yETaJKXPy z_PUVxS>SPg37@wqowxM`BHY*a*eHAK7E|MBMS71z?Eja9Dq)h52I|H9yuRsc~R^+4=qzdVh*s5avIX#UA^105d;` zAFa;DAnlH`AneoJj4RrIw11>0HI8Q;KfVe0l>96BqL^LgJpr*DV1JlJ>AgpK+d+@~ zeV==?*k#`mVC(h1*kj)kVC*R(9X$U(eh}&WYjiTyWAiJCD*{LPe*YGR zi_Qi5o|#>5BiuWbqTZA}l>d)M{y!f2riJ}a%^aUX#m1-kr_*@w{QvlIf(PNz#S}-x zo{P@En7B#crV+P1TO84@BENs}@c4c0{F_K`HuUC^-q#J|2vL#vG@s6a@yP$jFLC?; zzMls>IB&~;hWds7AAb^YC&c0iFRp7>kvGJ>mpUKkyIohOL+32gS=%s<(6oyq^1mQ{ z1^5dbUogpwgS>iN{!hfM1V?c|LDu?gyNbd>7YFr0cXs^n|Ko3<{xj5PHSNaVXK&(> z7mdH&@dIbjI*NTiuFoOF-2?7H;x5gxj_?X;d-wv2_Cuc|N$)Y}Q5|5=CK=a}QjvAk zr$6z?|HnV?#xrP&XNTt>`-~tC`TzJgiMuej9o9LD9krzQ9`rsWy$wlrXy>S|!%X5= zga6#|gX=syJpa*WDRFDSeNWuEx$Uq)i`aqnXxG)x(EFA2{z$UJi>19e_6ftNp`q=trTC%_ z_5V7G2MV*)-TTt>Lv`@~b)8(lg1C+98xeJ2 zMc1Kk58``+r#PT!vhl-I4-tQZhaS{*>$(p9zizPWzev9Smw}gartc`?k^k2f z6aO*!?O(L_H~p&*sqs%B9{GRWXvYs5@5LWpov-g4;*kH>xqvwwc22hVqkYAQp2lIA zuGBbAAU)*&b%;ky3y1wqcKoF6Fe+{y&LbZAe;vjr{BU^=CBuEFzEmHqL;hd4M6e(n zeq}bl9gV=fZ=f&oQ#+6F|8??+slef-77>#6Ji9gQFUzwUC^fAQ9t#vjo%{=bO72K;rz&-KRd`MZ8w5_dB= z^7qB^J+zGV?)DYML$tSx#@~E_P zKi97faZiDJPOu;>xjfhP*IrKb--C2shR$nFr*yN-iKOYpGqgKV9qy0W6 zesA#m691^Tj=cP#-&*1h0@s2#`Tfca`#2gwQBVCPM0FkM9GTDxI@n*Ph2;hDc@Wy2 zL;dMIna~k@XTgK8{7!HDUVPLaag?mT2}gnJN!-VVv-vc|73LDg=b=BHClm1e--M%` z-sm2g?7(c&dDlwbVBR2V98`Ch@Gm)blpfU`CLnK^0DodySmXT;rLSV`K-_Jw>%T!7;gPhk zX0>mJ99XJf>?7eO!v9Z92^NI4@_xl=UB&K)%9Z2|qV#SiJ=FgvBJVXVtgTO)4_7BR z`UT>50Z(y2E#KG0x{?D+^^3UC+JW`*Gs4vgE5rwTmwy=h_HM)N$I_8(roU_c3Rb>OB57K9U;8!p-( z^j>4xp@sQ<3;4xf%8v1*Hv@XJN$(W?9)3&(mM9*dw{|Q5k2uA&aKZ-94lm9f0Kad! zW#CQ_EC?qa+z300T%@SRaSrL73O$@ZGLDHSC)!aIg^G&5gLvfs6ITcxgp>U5CHQtc zO5DZZE+=kLmUV?E`g=*hZV)vN_$_-~u7MunCDX!5pEX!lqT<%oN5tO({x-pbaPmOf zAF=082YgH1-QXS|ZZ6pouLl-ILx^H-`}HHeKj1H{9gjlq3DWy8qa8MIkFG<(R>VI8 z{yE1_=|}z}7Pl8PB@X%j#5ahO`yQG6hcSZ#cQp>WPdX9L|4l^Q*tBrUI}OfVs}fC! z;(O6}@ciGz&jb&``d*$L;s!N0gg89^H}N~-i(0c?myMs_YkE_&pFBRipM7fr;sk{ z|C6>6l^~q@Qj$IHK1RWX#H0Q{iR%B;_;=jsIR!PJh}Y#hOhWyC64n2w$^DNk^Ae9w z3Z5Z7)c+?nb9PL7HpvbbpA@`BJnH|G;O9&Wr?>akm$*Z{zOW9h9jO0L>LgeYPM7;1 zS?q|%Ck2Q%tsd(Cle&}MlSy{C_@v-J;!*#fgt*+aaK`cEM`H2&Kx78C-vQvTZ!C9b zvL6{TyjLN6}_2F<9>uxj2{`;lK67)s3TZ@xo?MTc-1ei zzqO+p9Bz_X?zTqQK^sKr^(DP2&_jM8db4&&v_owW#Unnly4gX7+TD~VeH?qcF@ zXoMZKLDV>IA-&6?ca_tdlTNflZ4kvjMEv#OZzO)cZ-;Dj#ldgddAtqW-Naqn2s>Ik z$FB5{A6vZ#p!cxTo4a+Q9jztK8u&HwPk>)V{2cGR^5Wis@K?6q=fJ&8+?9sQa9+s{ z?c&T(=ieZ@Z#wA>=)LXq<~50*S58Iz`k)_e8l74L5NeW-eBkzlHSir^Woy&!B`KLF9wfwYFfBR;v~J##hoiV z26rHCG`O*X1>vGB&xy#DBzLa$@=0$z^d^#CgXct?ip1Pj6?%W~U6?p)h(6X{(9J;V!k9A72b;o{xF4-kJP_^SmE!lgyte26>O z{k}uo4d8AiZc%PK$en9F^2d|!g5JHP_gRu1%AITeR~pYl;2&}PGKnvu{eie$HhOf< z4WYW?0Kq`!@4@heQwG&_#D=SY2k6N%I6x^M~6s{v_X^|h|{edyFhPukqg4( z+a}J3jdzFKK|G%SpRynE61Qsq;l;Z{sIEAr8Ms4;dpXNKH+ID1-65~gI9fxmozpv^ zb%T9wRm6V`L40ekLuc?u5P!LMUU~8E5UMLq=?<dG8fzvy& zRgxW@)e`~Hd=5oiY5Aex;TKH{Pn7su&xaT94&8~k5^&{$1>uR$=e8pr?+!hX^icnw zQseYaIyA`+7w-=3N&E!xD6W|no^**fA6~pWbTDz#z|9sc2v2%8w;l0#7thMN>$w1W z@Xs=ilUpX);o{w)lZjsr{y4#d@MOs&^n7^n?$G(foeb^_;-1cJM?Buev%Ag?)c>cP z@AOV-o@9r9Ktrvo3y8l2{H4TS;LV4)LFGS(UPIhf;I1cbRc<@T4QjooNe}h^DYrYl zQ=28(;o{w)ZxWB^|EAnWyyQcAKD>B$=xX8~21oV&Qxkq)fKU2(ygT$K(nI}!%JXg< zr+L3G;H$`a6@~eBpX2%eDX$SP&&_K)#GR|_R~Qn9=l`aBK-^=w=Y!n2*4u;hQ2(Fu zxzjs+|D^eF@or%Y;_>|d6r87~g{Mnir|l4TuKVpn+>hXX5iAH#e~QgJVYTDy5f9WO{xdB+<4kXVNI0PTT}s@R;85?i+(WtTAa}0yQ2 zQNKO(aITBqnR_SM;o{xG%ZNw)zaH~z`LF!=N)D{(d?>t`xP8GLBv=rhwSAVj1a)fs zQeMw^ox1R0(rXDl#Gx{dvt~AkOPq>{cMD%29`*nF_JU(PpZj*mfu-ztm$)wAx;gG_ z`JL~m4i~%s9A%`+4mz-u-Wt;D1wE`=)55c-CEB45EXAW&wBf7BO(D|XyD@;?7;cF=*P^eF$R9|b-5MbpA_rX<>7>+MCY$qv;2>uUuM!gD_I z?T`aY^-K9e{X}q69e3_ljaXN7U@1LZKYKlAK@V}fY2mpO6Ya41M-k;8^{D^XFBUuq z&wbywLk=v}FXbQg$AUY_ap%eJc4V6mIfMW4_(9)}*){m*ak zJeiypU2NQ5^gZ#Y|JURE58ZQ4Bwkz?d|JQ#Zco1G7`H=SKUj8u*{=&}VH{gCC?)Thw#Pg3~RG+M0 z4?UctriB-lCfVWgk6}eL9@PKcu@i(BN*wQ?I)1BG` zy13q^g%_^RZD%|`8HRz`>$U-U+lgEdUNqd;8TE_2MLsumCwy*a`kch!+8%N1dc3GV zT5b<;`w}P52S)onL)|^{hw(gQ*u|uW`v27CPVeHON%P|JkYP6ve;D|~iI@0Q+aYdU z+i@>(?ZI^+Zf)-CPHtW6y+eAa|4+?xdY24Lvcu&e!@eZG5BPq>OWddJ5Vx-T{h7Fd z;G#r8xA2m$bK5~~UFi+qg!EAVpIRnzLAbJik{#|jli^rzc70TUA4B|oW<1&saqGI@ zJ&CIYH<7r{bK5~~UF#i6dZ_wXbe zS#B}7V+9MsOFzkN2f1~vH;(jB|DSrQ)4MD$$qtu?44*~(S>WNXO$#r(&9g(?y6$%w zaTkDFDOeC*_Cant$gOL=vq=y2|EZ`0$T%)PD#;F)hYY`*_#43^zYzWki8G>g6?t&i>L@@%0q@fLVBqGPkmJ6g7Av78pJ0~#pEHwUnG7Nc+@XsJXdbw z$60bP154>OCA}Y@_mjv4;Z~U_p5OLAmXS=OM*dmv&uEfZk-%J2A-)mxmN1uC)Ag@H2`3 z)0+=34=JX+VcI-!h?`9dZ#W>g9q~M*IG@I`9D2yRt={oTcDOvGcr5X!fIm&}AiP2H zB0V2255c)xOnJeyv%z7XNxwJlm)nkbo>9Dn#&HSsP$#r{$0pg~?t>JcPW;v2uN6E9 zZ~WDp4=?{HrhH-AP2g^K+)exBwj-W@6yHSSxCeUoliso~L{=@vp?c10L~)Y2nTCy+Cb; zxIxu#$)?184DNHmg7B6-a@#>}Q0pObu={ik^wyHzq9i+9++MOT@$0}NKQb-6MeK@WMFY2j`2ljg(4?Ip8`-w*r& zf(PO4d460X8$I&BCCiCx4i57p{oXz~i$6yN3U5X06~BK_g1kr8)%3Q|!?|wtUTfgb zor;OuORgaP2=HA655haT`F3#JUUDmOdEojGH=z-B#Nzf6a=4mB;j4&wD8Us678^Y zdnrBFFntpEDS`*#UGn?9(LP6#I+>j#%7YI+*lO|DS##={=QbhmG4y z%Za}f{N;|nM}CLf%!eFU%8m)dT?6h$;zl>Z4mz-u-pQng`v3GhN$-h7J8axudI9nG zfro!LExh+|@7(p`_R?#JdlcL%!GiGKvMlGWIcef?d+9x-hx-3?)D7%79%*pyS{3mh zrRd+T^Vh(?A$SnpcZg?)7q^$bM%=sLsNR3yh}?F>-BhV)SXpN_o9wDA6WlI(DCd)Xn5 zpRs9>p0T;$LHK~=5!wzfZZCts5IbgU4Q^ZF2IaOR9=Df`AU!<)KVxUoyCcaC7q^#H z6Oa1;jJ+KHpv2$W4squyjwqW(-2UJWChq9mcEscMvZbVl=l^FMPI|W_+2P{$vNMQB z{eMPB$3G--tF}YjxwhjH;*JE@gSbAq?I3rq^&Td@eCYKfy&ID3aQ6+$ULYRz{~0*P zO$#5Ecu(6Q?p*i#E^))al?oPw5BJP%2f1^tw}$jaLyzkI4_}jHhs!_8us`iONBw^W z;!d&SksZx=v>oEkRlg%C|Cliu9D;4jb<1rBxpS?z1C3)2^r-It$Q4O;xcp<}zQm*c zKLhJj#`EZQo*m-Ob-$D^;QOEH8K(#qgpVGP+YWN)T5lkY<4ouw{7>Rho&L`^sGrn^ClcRh)Qob-_Ex2{Wo!AIF=)h8Xf6+L8h29^e_g$hL zHvbs4EAgoRyK-U>t{UmvAqSS+50Q-@jbqe7PG@El=%m~@R-MoYyXXK@dL2j)`TtCu zXQqX#)+X9z^N~@#96#e<@Vf{egin>pcrflE?sGHu#OL;-&&l`KGd=esE1M21HSS8% zYX&{4`#<$<;<#=8F$(#gtgD%*|Icjg#`AQkKOb^nseTs_*8$uS#2qL0;(Uld-zRp^ zfu-~=CcW;^qq_go-z3^$^N&$C5Rdx*%>HgX&y;xQu9ts|x|g^?;EIS_p5@#%cEt0K zQO}TG3H0C(ObefB@IL&geifa1?)jxrZxN6B|I8}EgYa3&BeXyF@{duU5jPIpB;uCl zwj-W@jQW}Mra{kb)bQCa8~6`nhs!@k{YO0N|1+^(ObeeI=FNwff0U<*TLSJl!GiF) z#kuW>=O5*JlHSSCJB{={PqM@1ALUrrc7LG$Kl5D2KQH-^o)0hoDDO+$h2SnFZeeaa z;`v8;G3i|ey=zHtb&?$}|0u5^9`*m3w>bWVA>Mp=`A0e8LTmq>;O--CL2f(Z`A7LO z(t8+sRQG@3lO#J_{!xA=@u>gL#C|g^d{Oc`Js;xERXkL_lDHSaAz!!Lyxew>JJ))M zYwUG-8+z}FToAtaQIZ`l|0qXY!t$v9&-~Q!FBN$6A?{rFi+(KkB{=wZ)54eL`tV>CM^_dK3@5?EP-Kd=Df#cU}H5`T*kL|7UG4!wJGy{P##n7^3^_ zM%>Qe_8@LX?)e~huJuNf-oDVoxJ(OQY49E?@gFY#7>#pZ*2gT=|7W!nJP2QvJX_C) zxO3g_JmL-q*Pgg(x$Pi#uJukLy)Mw}N_uZ4tt*#*j6R=u)cSLMNv{xk!$mF#UvJqUE^#U*{}}xw@u>gL z8b$mCz8!L4DLY;zZVb3u;+|@R9duwRJ)AH0x=e%~;y%;DHx5p;!{#5Oe;^+9|5>vH z55hOj^X-rWOZEFVar40~Chmzw*g*$Yq*sA`ZS6P~dQ|s+^T0$qZ2nQvoOsm#XPxfG z^XA#U9dcl)eknhgbq=@-hbL_2K0QGqzsUI*0wXI)49 z8NMBIV5xp9iMtsb@?+D&w;pPQ9duwRy{V*kFZ8JH|MuRAcG&!*ViEDE|Id0{h7*Ku zpX%Eo2bSs=bslT~)8Jkp?*2yDK?j!7yNUE(h29%Z@0~po?XdYr1?;xtLH&Q$`^2B* z`ExJ-z`L~__X)T!h`T$>xob|Ec>Ym=I)xp_H_-de>Aky4gLBua$o-FsFNsI}f7W{9 zkMr#C@{bD27iRqtq-R?!2;aRuw;f*o;XVH!oyt0|5J@#(8)%%UBg{rTVOsd!j>b-$ z7nT2WpPQY+=a666&q-dS{h^nKRPIIG_TY9FEC}DbIk!FWJf!k4(nI}!_TEnK{q2(G z#pNND1BgEW{6WM^KB4XK@{r0B;#z_`oVe?A+Y!%0DydF68}jk&PM%z_7JD{;g(5u zxICot3L4LF@W{_h3qO?jRofwMUE6UhaihSE5iAHll=mYfd=Dhr3FOwb-YcYs`v2@Y zr}xojNp`qAr1B%;r+~+KZd&+}#C_ThaqGHY1P6vl|VLACeeil2(t!upl zNe}h^*{Ew-y?>JIaCyj>w!~i!{z}1v@Du;{-^8u!esTZG&c}7&ZYEB?$DYLwa_d^J zg7i@TpN%-!wD6M#zyB6}PfJD5_Ir3^CKLYv_=f}!!cS|w`4G3R`^7r4c03O5Y2xJj z-&yP+x32Y0CcPJ+_cH1Ik~AMK4;h0v&yME}@NYSOwZs|Gx{BQg8FLMB?}Ph^?uvk^?L9vtwQ(Zaug^ z1Pj8?zG#FUbYLmH)ub2s?f;zK=Y10GuzARsA00nu^B_HE3*ztf?T`aY_4^NTAvnYZ zriGu&_t>L#m7!j(=7SEbNUv%e(rXI6T}3VkzsOIt!{#AXhY-IP_kGZ3o!(cy678^gNEPx@JD$PdhZ296Z-*RMs^3$I8v$-4aq?b) zZ0m{+ETxBY+m53WdSjj5*F6*Muz5(;gT#*qKY{o=y>r*gL#m!7t{&V>;y%t2Uzw98 zo`+PuOM3I5cZ}0p)1$$;YgHr~Qx%#^Ri@Z;h;qs5Mlz+_m3j7-4C9l)-A?{qoLt`=Tc0GO%4tcw2 z;dk<$hfML6*`eglwH~gY)%zWKh~q`?`;JL=xcp-*m9_N>7;X28)^?Zms z*LEx*ZV0&Hf(79^dGAJ+`5%S9bH`_d%-fB|X&t=i(f-ddD`1OPq?yKdPT1 zegXJ}f(PNx>wP=qz*2U+PTVqZCpd2X-i@$>4lJej8R?<^KlcpMTbgKx%|EKw5q~cD z6~wRe?T`aY^}B(%i@{y)xL@{YgdKEXMS3-;W7_#e{eSNDq_-&14x4|}v?Tr(@V62F zy>EvcSgK#t`)t2=gL}YnzwX)yJLtetdVNU`_5Zm~klunsJ8b?@gZ*j8^9=asi2v5N zLk=v}ZxwMbgL}hqzcp=y9kKkQW;*Gi{y+Bv(wm!Ths{4~mJt6bc&t;?!r#93?T`aY z*@5`h+W$4U?*t3N-*;$)9duwRy<12R_5ZoQklw6BJ8b?@gF25L&!6D`CjJZ0pL_X7 z4d%^q{{`uJn>+50ZL|1ubJE1~j~c{hqBjrE|IfpIF)jRKS_405RV4qY`I>mt|L5%} zco6>asb`0mf7IZ5*?xBghd5sP{WF!@j(Gl2+l2J+{Qo@ocdIu!$qtu))MDIrJgEQA zJ5=x>{8REF?FYU5qZaokEY}8HN5}oOMQ%Id`A2Ol(mN7*RQLa@F3Ap;f7BKbkNW?- zd>W7B5!wzf|ER4a?r3nRlbRO(y=iVc;`vAIJklEmJ*xZvU6W*o%Rg%2zwC8I{eRwQ z8BP%XE%CRuL)^KFBWlkjZY;R*#N~L;TIA2;`A6;5q=)DK=S_8b|73j6npTnhQF|xx zsQ=HKL%hVT+75B&+79G@*8XF_EhSFgi;yY4GCP#qxz_uX^p1xf)%`bQe9u~Bhs!@| ze;^+9|9NM+@obQIPun5xT=$D}&DwDuxQmFB_X%XNgWS2&8;AVG>Rkpss{3!u_@1@M z4wrw7+m(3K|L5J{#qR{3|MQ*{JP7|?<(<3Y&UL?)#61h{CE|X}z0b*=Yd!1-J0Gt@ zkLv#aWqiL{WQThWYuqB@QU9O!p&QSCk9l^8JJ~%o>f8MWx2kA{DzKHfm?Ec3%$`|JS6{P1|3|zM?aS7@S z>PpgqCC~rMK@!C&(C3b7gdKEXsd1y;V)gcf-ae#vdE&Tj{t+GfmPh@6ely2!_CG&Plmjd3 zcRcK~+#%pv6W6s7cF=*P^bprry$;apOnR3k+F|pL@kbJm`v3gyj^BJc-wrvjRKNX* z>kY0yaYr`74mz-uUJ2<9f}X4Ur#HVe(GHt`jISjg_5bZuVf3n~~ddswT?t1yh`1grB z103Ql>37RcS#e-`@bZtk z!-;zW9L{^w(p$I7ZAU!+sKfbUugi>)Gmk3B5HUhjE;nWQWT?>MkH2_5b-lIzHUon-4Gl zsJn)^U%>rIoV?#5Q=Dj4Ho0>Zm(*b$SvxicX?JV{>G13%JKX(`x>b%}0RO*WOE;dh z#zXz{{{Ox9xhvr zPQ^bPnu|ME{Z0spI|y7$;^aLQS>}V>xz^i*^bUuftNW+7IX%e^mw!xXK|JdJ3%byF zBtO;jA?{rFi@JifzZ~Q(Vgki*^{=cA*c>n!_ z;?8xy@R!z(VsN7zx1GFiBg=e{JJ)*1i>=-m=v9+m#`h2U`NxDah)4Y&zilZky`ALQ zdOpOR>we*eVIM(so z5BB2{Ik2KQV#2e;odoW5;ud6yOHgOPZ`AjR-~X8KF6o^EJy-WnZ~sYyxWuWLd}9Lg zID1`D|6j1ujc11f-wrvjlpX7dyAs@W#LaDl9duwtdJ{J#y_=!u>i+2+K1{U3<{uOP zM?C8P3y|lTmfo?yZ-*RMs$a?%7CZ#*alwN0jdHgtB&8Pk8g(@SgK#j7Z$t)4soMt>7AxG!VWsHlpYc~JC0AF=j#6Ho!(Bg z!{#3oXA_V5|AKF1I6=B;FW(M1uvEW@t8KqOfWtZyJDS!v!VWsHl-@a{_XqU;7CDUL zjYKg5Me>kITM^$De0#xz^sZezJG?w(Qd8o(fa^wFb#6Q2 zdB`MO2Rk3A{~rTCZ(4fSXOrx3dB~)8#18;JQ1BqVo8(2>A9{Jnq#nc-f-5GjGPfP^ zJY>=k(nJ0Kmz`t|U8L9x@qukR8u+;9n3tNbfE0Yu0v%Ti5+|BJNdi zZxJWo$IoI1xpl4Am-OC;9{ho6>Ai1Dvcu&elZO-k8Tc;*57PVW<(<3Y)^)$riTeiJ z55)D$z0b+5YrSQpw;p=Gk={*7cDVZ>lg}jnZ}1x&zwd6I9pcV)zle`z9v5yBq!(^M zT<_d=kUQ6Uw~$^4y=_VFx+FW?eUQmm*LFNRf`@-IExn(_7ty+k-3OVBxYTmHgWE^2 zAiduOS>h7ZO)}*nliwq~1EF^?>HX6nE^#U*51ITm@rQzM<@o(4n(-Jr=4e%OxZOz>w59;BPe`~Q%?$@KLn5YF)iJq%9{@_|ETXl z{eBK^jbK5##c8?ii02>mlz%Mz9(wCY@24a?T>eo%g~szM_}?AhQt}}^A71`ZPx;5f ze}eQPiv{VHr{uOHo`2L+{;{YD^sr7$OSk+n$qtu))KmVkXdCd`2_B>m8STx7mw(h# z{;_B$aJvyF?|H}+Cz_QV&p+^+nRZ<*+8cWNk>2-7cDVebp7M`H&A>Nz{GpQ9>G=?M zuHvD3%0Ctz2Cgk}C*+6YxxO3ev z;wfu?1-NSBa=eEyiWAA5YrTG?hx-4bNu-zYJ%n0C&fTdah@S?2hT{+S-$N+wT=$F5 zSv%%}TS%O|ZzIcmkUQ6URHs~o`v0QiNH61i2vyWO z{a#AkS>RR>m*YKz(Fn+$YrR`Z5B2{=&^ImJI^%l?wThjOhl#%m{566H={7g`@s%7{ zQ5-S#dE#yahd4$0ZS!`PxCHf*z7<3I#_xkneV_DD|6g>U$OY-Pog2g@PQ~OOQ{lht z`gj=pqr_k9+aU**vg23cR)KqtxHlSM2OU_E-n7k05B2{=uQ|PT9TM%Z`Ny;!h<_XW zyTo7R+aU**>KFN+wf`e0PI{>SFZ$MvqkY>%J8b?jZ6NVKg8zy5 z%Y8fKz*7C@8WI2?MU47jj)3bETwlI>EZeR#d|otj)x}NVe^k^R}qi; z|Kk0LzsR>k4lLF0?Zh1n?oi^MX@nhgU@1N92YX%GK#%JFomwQ?Ve^k^pAe7w|KcOv zcsiZ$#aCYbG3`6zdVtF(?#V21i8*QF`A777RMw88p@;QuTDtQ=4g9%Pk#l!?NIdHQ zi-!pwq&uJE+2Q3M(|0DW6x?Xy9?fk>JpY*9jP&sQ|KeJw*JZyXJ6!%T9rI_e1M2^a zClfFEkoJRK{xKbKnB}H}L!NJ1y32#P?TF_e(@}4+ddEO-vB(AKBlb$N!{r~->xoDG zfAR6eOCF)^@bZu8@cXvkQ^1``+`YN&i02>Ek>6Xr^PqQu(>rpvBs*OG5&d3|Qc)e``C$ovS!vI{dBWt_F7laq@nLO!1Xj+41~i`m>~WEA;MgdR?0)+2Qh!>2DK{ z`v2nliI=!l+ac~;+wnPZkAQoUIC(EZ7CXqDD?R)+jJqz+Lhl8qchvStcDVdw#{Y;% z{eSW6#7n%V?GSga`=xwg@jKu?Bu?HZki`yi=UVSD8pmqrQQg1WHc584{9^{rS-U<^ z|6h!Hj%n#`^1fzmhq!ayFXao1*MUR4WjXmCeil2(ool@k8pmHjdWon7LAv|aNp_g~ zA9{S^ruFY3Z)h&=PV3|RvvzKPeiPe4y89g2&%vfMD1TUz!sjT@?|!9x4)vq>dxj-) zjr~4h^m`!E?-JzyOLlSn_Gpr1m%AS_;|j+w{ulh7#LtlNVBC~1EZGmA!})Joy2qvR zx#V$^JJ;6>akd@zA<%0jazQ$8lcaIG`ybKoW>_Be|0NxWm-r%@x7huU8I&(9IRadF z;?`%0OHeP#lz+@Xd~3(i8+ugt?>W3dT;fzr{t^9Nh2>HIUoyyzr{~jtd?g1~6c6Dy zCLC7;4(r>rbkCm~VFw*pN{{N3OUj{FDRM!&*RVu8Z2mFx02&YK|4YUZFYgC7^C1V8 z>bEsp^<6p*PRz^)5=Z!{#3|5f|C{K>dHo65?0+^C1V8>URNg z$ALSUxOI)NgAOdEcM9p90X?ew=NBg0Ve^lf7ZQ*9{}TM&v~>QHz8!L~seZ2|?ox19 z2^OUDe{6&uvHW8u)f1Oo551e5UZ0_fcG&!5Ce;&{p#Hz)PU7W#&1PN6fvoI+zqIps zA2`%2OiTCqp%He_fu;0*CcP)1hjEEs-yw;1*!*MWf5fByzvM;1gLL1=&H1VQjF*4R zN)z`QIK(%$-|w=VyXK^c=O43hzT4~a0raTu-)~TZbJwa!{t>;u-SVjaFZoi26Quh| z9--~<@{d`ai2D}YkHmeO+m3ktF$?Fc9mg-w``zjFFG#Y(|(=Cts|B{WwKkUti zmw(Kva@^8QgY?oZiCdG~j(GktYdYzrp-1t+(MKoQ;qs4J$Q#6trSShtk>{C~K3ei2 zJs)2FF>57pdw|OR|1a$) zc#tlTyiU)DxN{W`&H9D7f#3>>`z-f-kULj;v&o+?EruS|{Rj3=vcu&cv&o+?Mg4#2 z7&o4Q@*Z$)hq!ayFXA}69&5o(Bu?H_k!3!}ool^rq&F3MsOOuO9@I0*4wrw-E+8KD z|E2Q<57L7qKh<`KJJswJLYUfJnH{TKOz1<&kk=s=J5IQ1-Ne zKbhuh&Jfq%Qq&2Sr9>r250l@`LVh=g@{ncQ;d9%&&kdL7STpRCIT)6#hh;m1+k-f% zw`3V_gL$F6X4$^bgI_Q$Jv`&@V?|ceyqrYiX$~IoqwpoegB_zk|L5jf{ZkZg&pDsC z!@;#N6y~U8dhowQj?SlL9l>=b?$j*((Ydq?&;Ko>x-(g2)Bwvb%Xd`zmrS&E1vezaIQF$B*nK^Qh*-^V@S#m$K_0`TsJkU(?bfXB#fE z*HTR*Bg&lXR|v&NWV_ z{5j7aFV3BdL)O{@|G(@u;{J)*(|zIKh!TTgmlK@aDNY3a(DF}?P=_2z9#dh4J^_5VtFzna+F zp%HpJkRIy)%l?(&1?e$I#KzaL5qfQ%-tx_Y^m4>eV(*xhF}+TW(CbNh+dvQF6}>9? z-o4n{xe z^w<_upNsZe&qnAiBfSpL!?`Wv8+*FvzrDKDyfcXF3Xbyqu}@_6-~BTA?|GMz9`gU? z6c1D%n8AN*6?GUz=h-}}qb!I2UygWD?5MuoJ6F9rVf0=zJ3qt0QNCaOMeJPl&l`+j zKz<>GB5E8sudE*O|K($47(u$GPlj{Vs`%$>^qw)RGafn=2jHESDyq%&{n>fQCoBj5 zza0KXu0!qaw0`M6neo6FNyB(#-k+p54|>OlT#&9^m?0i9Dv>qO^_Wlb$nvG&mpgu3 z?0rO%U?>jpvbEzxaHkQMN9&w^=fl~NSJbD-x;s4%%5#>V4Lynn#$C;I=$Hx&QRBh- zw&Q{SUw(-j&-lG*pWwck6bu!I`%;#>0^GI473SC{`LwuzDLu+>mfr-uTS@PpjQb=~ zvHN8HBpT0M;O}uf-mT-UD=FZre&-SQAUMSDrlsrb{Z7Plnby_+DLe1@DvGa-uU+wO ztk`?SPOlumjH{oB_d9rhSzdeOLGdqV{S;B` zxcZ0mcph%c{UFtTfa6D9UDyggo~vPXUG{(u|5jJ3{nCtnV7UEU;m!?ig3j6T-DVZ>e7$%NOuf$h+o=|4r#uduSPa3h|iDb8WIod z|1M`}T#$Ou`EI^T(c|j5eA3s3zAouYf`i4sRQ{;T@#;D3SL=Ay0XN>PkIyzUp7G4*b#jp(wIX#NSFzf3oXpaGGjNka}oT zP*eV$*w^{HR$Y!;&rw~`jBi&l16aH*U=a20hX~#6O<0kOhS>D6?`vbzCA6$O~ zMLQ%ph@YmN?*!*=;*49w~PFhvV3Df0M2&bUjJ;P8R)B*X^I@k0D-P@CI7mqjlB%jrWhF zXop1qi0^Bd{=xo#m*JN4*gn)h-g&0yFCtwDbmK^ODfN#SZ;fc7-Xt$S+S|&@)jJQ; zj;o0`5xgnHEAjisfoOMR|2%&Kai)Xws^vVsH`P=}TLE3d6@#cZ|2J!U! z$9i7XriFDn9>$$%@1@|aAl_=i9fb7^dS*B>V9EzYFrO zx>8T@`>isL&_+i(-ZJ8C2JbtK!*BKe;n`O=3m){Q{kDSltK~g;qsKcp3*KME`x89m zcXg$neBI++SUs=fK9<)N&;Psbu5tLSpVbNcBK5?^&s%TS6AvOy+2~&gXug8(GyB?uuj(P-SsGNj@KCcRzfbV8--no^U1U8 zdg7e|9_9O|$N9XZ`Q-8LBOda9SJWrk&u8}Xc}erh<2_5fi^01><4iuaX`UynieH0h>P zo1d_{ck@%nt;FjH-iwy^{Qk-LNkQ~y?^VlHkR1QX`6p;9W!K3y53oAVP;`1ra>qtDT z|GU0x?dx>5$BWOWIIoa+?}11A0-dH)e!}{K*RL-WlMd_uu3wNHUwiqfPORR89qzn- zVKVW)0q+OP>)gbzU!(k_A$mfI{PY6tYj)iR&UWI=@ZwG4eDdsCNp|fBQUwNwGXsYx z-WsfXWWGz9PnM^p(#}sTw*c$^0$TsS_>6C7(!8=<$)k8wfc1ZYTnT)!%HG_s_g)*}U% zKu>i*7ybU4sGo!#w2a8}?V$BY0rG!AV{1p3E^6OQb7(llIQNo2IR95b`~Ik@_cQ+d zBI+=8wP|{q{O_Vao+Lf?{|iuusVmj>{$xGevU+TEnfAOH`dhUeb8btr9`0EE0Mg$D zJ^WEus^Gz7J-XNGOG)1W`iHbUNOjvq<=<#LInVn$A)Xt%ABPU>FLkB5ovU;rzKio0 z@$p2v>(Ty9r&Ywm`oDncfNn*xeYa>dB%@_+Xu)c(A-CqAy?_8@K= z9`b(y<^S#-Jzji##d)+(QGonkFj6;Hkm~-0YAS>zcE>l=w|h&k{;{-f>*4*=k>|@Jl131&e%T}`gx?+=eMJArqiRW z>pEjT8r>VvEw#E{{_`kGk8++jZYh34Mx9!S##!fEiMIm0)x?WGj}qfdQbYt3@vHNL zq{se$0p96jn8bN@4-Kilg2?W@*r?)@7$dU~$f4f(&@`J~tDMpxg^(c?LS zxj*uMx64WYP2&9%X$0aEu_Q#f43G|7Nq)@Q@t;q z2lKfRF>hNUj?e*M5eHs;ka(@ZYioG}YQ&xgTM7b+)IU%9|3QBn>0eUuRKyYg`LrdO zKq7g)iFY@64-oGwkLSmcB>zSb?_uzsu)KkdJ)R#&l6bT(>Gmvm9f>z3aopB+`kmGz z-ClyetJM$E>j!7to$KnClRrJ7$9hd&sX?8S?th-E|Bm!{{@;!2fkEFV>Cbodf07>g zzZ>QM!L5_V{RNKxrM*dy{NIh93k?30#y$3H_#DJbHA#p4|89uC+V3IyciZ$hOB(m| zLWLM-FP%)h8Q{&*xF9ve`CV93|BKOJ-j95#9_e3$ej(|%c;m{i(;|{H?qA9y-V*T8 z&+1AQwe)yNR1XaOAxVFsd;e0hANjxAZ}$Gf^f_{#clEscSCSs*|GFD_ zkQ%liVcgfF`-?cv?~zCUcJ@zRnoseK~y?=snyVCw$_Zs*+xw4agnHqkp z{yW@H?r+h#HxY01TeoQ0woTqOs+N@V;1l8<4Blb-wn1w6B7dJHT6Jm)@3Xvw{xJCv z=N`HrZ8^p5RsV>2x5NHj_Y?4UsK?cnDlXN32m8gjJ%1iI%WL7EM}C>s6Wz}QueQbo zsS&%Wx=yU0qx03G6%<8VAJx+@A3=7V2hPRBDNyYo;){Ron}~Wsi*|kabmCnBUIXIs z`>KNH&*vmRVUKR#?oGgJZh0g5d)|WQ&*vl_?O$}y2d@qBs#HIyajFXt=@<3|j2$;Z z*N${wRo{QSl94>Dw+-)3@MzsXs&Tsh6BMuih7t$s|L!<%p{~>@|9rC_kI_CcyCx9t zDezF|XkLkbzB!@)V!YYJdl5XlahNK}biP@QuNd!b;`IWrk2Wtzm3){GkHnS_#p9RX zC;dR^hgf}SLr-5vh;gz0Ytk1(KZ^8Ko?gUqaj||o>BmAp-s(pm?de4<78mKeP(9GS z0(zwE#v3 z?;nY{6P@RwUTo0hx;oL{N)D|9x-SL?{i?3in7*nWO2>f>;*uQNU+BIH9C{8gMt@H* z9p_x)U_Kkau>arvqv-#K|C<_Hvl@FYB+i4x`3#&diF3V*6T+V8e2~{Z(PB*c^#XCe z1?PL>Yzqz%|5Cpv=e$?dh3fw9KS4+Ne%y&lC*rx-r>A{A9Nv;iP8{NDm1m!qi}NO? zT}1x>$J#NjfZFAIQ7?KF6{@5^^DL*wu0g8D?!;LYAPc4O2lb%7e-AwW??HLLEKs^N z@aJRrL-EbGB)^H>NRsxTjx${3{~m`~d&=%n?Iil?>m?TCD>eSmto_3C1=p{xDdL_3F6wo|eW4n^1WozX^-SVi2oCbF;r!$H z<&3|s_&d|C$p1YWYFUsfukHDje*87gr;R_+&Rv@l7wi8XR0ot7RqK~bo09WC;voO` zp!`4K5EXw#{@+>4*~i4Q0P7d>e-Fz46PhTUm{;OlB-L*;4%I1?C~kFqj(EubJt+TA zn5^QkiCYfE6adnnp2R`^??L&00)IcpJFn>wRRJe?!-{GXOL ziFnBWJt+TAe8uBY{g#$Dmw3qkJ!l_b(h*Mo>GDm^x2{w-^uYSRN0IewQZwp5v3|IK zHloQ8{f47#rw_@F5#W^)Z(4@_^Uh6n{gXIl;Gn(Km74S`wU4lipVOwXOFTa{^RE)T znHm?QDz5W+$sNdk792smIpATvrtPbk=zX0>c@UU+0X>dVm zs(wF5#4o=t5EQBl3Q+%QPES1l@41%&rKT3pe8xTkpX)BbxHh^JbO(@bF3sokanHQU zA^llGyhFglxK~%I^5_inIeL{t{;A}wC(g0p9Ir7!s`6H+e=vIFV+|Rf#B(F#56=Jf zJcD$Dvg)5}o&Ncic(uVhmw5VoX;S|P3iVI71Br7HIG0$?w9B3TsjCYd(GJ~?Bi)tI zQ5`VtQLlfJ>ws%@Wg~f5JDB!C{_jcof7*r&{d2AMCd#|rt|SifKc0Q+D^+zE&ByfP z#zvt~57o@8A_h|($Io!IuTgg7W|KIaI;%#!rk1kMT`_Q_h=Y!BaW_8mK z&T9O$;_=h16WQ@JcvJ^We@eAe()bY+9zR$gn|?$7@A)#>HP0PC{60;$d8EVpe?2MB zPv4f+_`!3Z=+UukpH;*|{_jca{u%ih#t-(*^e0Os2l>GGgY|#UQtQtQ{@tnc_nbt$zr697Jbql>PU0c|_pGwKnN`72;$Ldr=+sBuQ>2>(9ok=AshOLVPOP&& zh}TEreI2uS#Q)}e-yQ2A(_U|YyHsO?)GN&cx$26(1EbbiahTKoVxQCSR)9zA{a1$3 z`a;<0)k|@7G(beZcCSxdtp9tWpSAz9cJsMzM`Yx-CNA=S&u=s~NX_ctbKUwWBlm9N z{s`_b#C_lAx^+}W?$gBm16*3~znbfDy?QDm7X^auw_aHP_uAXq`)Y;9_3EmO+{wfZ z!9B=wXV>(&UVW93i#pfXdl56pfsI7Zw>zkki|&tVVB>X83?olN$;qI6;&y^rzf z)>*zePQBHA6LC)m_Z-WebDZ*1)Nfy;nMYpT)%|DUoeN&H^(3IFIUOiYcy(6~{DEng zOQ6F(p1M+VMpK;luzLSEKKDSs8EzwRuhG~bHMd33aRY`p>DydNd;L?cm-++~2e4Kd&z90ll%aJ$T6f>Po$q=k%Xbm-Tp( zbdN!Y=MYBsl-GZ5UFMHZr*7$ifnn^y`M+M2=U>~DMgMtqT94txL;mm8N1GX>=AA+F zy83bE+R5=^Ah^SbJILc^4)ZRT%s8?`M+0%)xBQt|25v6`mM(% zYQJgVzCzqlS&TQYj_bkkVlH@8AH4p9JKngC6YD}VE|C9wy=Co~f9(Hjyg7AF&l8Ee z5?rbS=6BCxym@tZl8>TxrVHjVt_yZhe|YcH_2jtmD|CNZ-NLh|Ka%Ubx>V=YWd_4c}y+854pmt2I`#iL*`+ANfZcT8HwA?qE`rKFtrRP=>_c(A* zA?_@n8>{=$bKfBD8Q|8j+&6U{pzHM7vAQokcO7xh2lrCq_VnzH*L~@^UlBJK+^dND zo5zjUeQCM9_9AXma4Ekpy2azh>%R2d!!5TL&U4@luf9@?maBM-^+K;&_V0S*{9kWc z_b>Xly14D!-l_9?VSh!>>)u%Z_inFmAEXxFr~LBjycmtv-@Td=?-B4GBi<~E6JDLy z>n74+{onfq(tS^HA~FBE7IB>?>J;PO%iwmm+$H(RaoeLgaiJIOQ}iwbuP^aR)8}1L zPZ&D}L5F%nU8yDO|6l#*rLX}{9kXX50>_J`p@|u ziO7e>Kji=3v&fExUjN1FJg3E-ywhtlaq;}W_d?5k>$EKT&&#{L=sZO4CE%?f-s3cn zs~=~sojb|SHQ>HS+)q4i=CJN?dt)7F+Vx{_Ke61mhpY1!BF}l>h3L)k;tS}g4tRT2 zhVyGp8n$ZJRDPMOiGCz1_A7c{M0Ozm_ugjhSXMiBe$Aoi2_!ja`zh58u zqqleEes%BbNQeFZ!d>Y8<<cGAn0Uzlg;_%o9@r-5^Z#ssMq zwH$w(@1ORjxKUUey7NePQ#JnJ96-z;st*b;2Jdp>>EEvq`@zw<7BSuo#qsA0@(1Vt z3maO_%3U3Q^fDm|4)*^G>0H3djgCKhStR`_#14|t;rV|d?enkNuNr^wY|!tYLhJ__9`^qWAJy&z zsa20A`eP`LKj>G(!SnyZXNWT^Ky_sHkM*`!sO~7l{(s>hZC;RCUF7(s zA2UX}=jr~#perHW@~r$4-xe~l&iFNoxZ}W`V7c$q&fu4#8Na3yX9_r2cc?4%&eP8L z)1O_6{F+C)nb6JAvLN+NMK$BEX?{a|{>}I#+n4q+3g?4|_@nJulao0948<9LKayQ< zfwN3wg4CMv^t{N+uZ25Ew;DRcD|3H+E>xdeq4j%SlSVqf;)j~;^P)oRdz*Ri0eBlV zE=aw5ssFslp=ftxJNKb_p%Cl;!Y_%_$??a@uYIUqD8%`{!Y!nm?mhpC`y(Qi<4+%| z7YgzGzwmdnB}aiqwRwIh$DKO z^uhVRJ}1!M-KqZ${(H{@<%o$gq-%c}@lFMg^8LEE67AO%*M6!S`XK-JscY?8U&HAq zC(rhwx}nbn&|ONp%c}J!KJKV)=!5ltAIkUZOVjw1H14Qw=!5*<2l+-_sr6qv{y2HI z57iBQ@cq9&s9UvegFf$?eMnMVzyF*7zjUVjlLbP2=uKaG$l@_w@U1 zBF}ysB_vsP zNVYHSSN5p@5BXnRsSoy#eQ(xKgd-g&j0m!$8tXG==h_LTSe`Fb*}MeJ#-(E zZdxXP@Ri1BJ+4m4NAss2@|NL!3LfH>x>6q<6!(WHjz9fSVH?gj;J`n_xz6#&sTca4 zOuDVm{iZ2aj`XeH)>(BYb`xCsK#QQOgKM}?C2k~C}gV>qsyPM^Fe2(LftrrlF z`sI^uZ|FkO-Cm79QAT(Dxs!MYf_Dh+6X!^9j<%eQdprJ^dPj`+expfu z0(7U6?viT!i88$F&vfFQ2_E9Nx>6fQCHkW&u0L-O2k-y&y+C7v)W**pf1Em@ALg0q z*Gr+xwYpCZuGXLUc-urgJpb=|HSwNG<4@9f`-wO$z`2$<`dnxfr=2>XAJzMPuY(Tz z-|9+zvZWe-q73i!PyZaU<5uu6{xt7X{a&-kJJEYmO%M+>#p$2^7+CRM%?GX?PR&1ouS%^@~KCYzDZ6q z;&cHA^|rcFpFQgM<A6JTUeNW|vLN+YSyq0D%pUivBiS`0kLHtu!>dShLUrxO+0Qa1HZ1a+Gp??^8Mz9>G$o7C5@Wq<~Md7l>PP;agqP~9ZUA;eKQd!UUz@=To97COJ!qb2&IyYD|#&>Rs0#ov5S^^H7h&ehs0cy#MtcS@_c$ zpG{ZOOY*)V9`e7aBh{7q`o6UOC<^(rojBKnbEC!tsc&|3#+?%{2BN+-{DaRas1NL zNyg!UkCARLbj4a0q`v(#OTWwrjI^@9x)Qe(+;Nus-7OjYk~HJjVB$;!hw6gw#yfsF z>y3e9Nr(L35A$4Isqa3_(ys;y{q+iQUjvu+0lvQ?qhFF{{8~aBtpEEVerWr?@8StpEG(MfZO`OTVs4@T(1RQ{e7T+%GcvC27X5yNFX09GQ6~E4Afx$1i6c zGKk_v|D&Lzeg7>tXX#f$eKDvj*@OLmv5r$$YRjUGeo30~tBg3c!J+;Ct^1N+UVSlW z2I;W>FV=hd{#&oe!mk#suWFQ^&|gc4TOZs;8XKgxmZkN}(2QRjh;t1%SVtQBwzzeM z4u~Qi5BidHt)OeGWkKqv<1^M7Q6|mBPgql(G3Ynq;rw6!TZz{-q0Vq9!kcIvFc|f* z&RhNO0_Ps$tZ@C&1+MUC@PVXj4;?)R`02ka{AtzP%qqz{k$Bku@Bgf|W7{2R{ZSP1 zryg-Sf%779{vm(7=eL8ge`MML`~UrWS>4aIGx}2x{nDykqh?P33~oide&7uv-k=13 z918jKC~@%ozdzLnKY!$`uXOjwxHq^n>5%{XkGJ>#CCs?KiY&P{zhx6W;FMJM(*WXD zfLlpi{a&rvr$8O((xhXOGln>L{@kTIezJIF8g^% zOVT0#4>-^mklL=-G1d8XUV>k@6ZcSXkF?z1ug>U~q#3^+CC+i+oIsobj$clFJESw| zkpBmqMLNBXsm`zS6Z}F4>G(RJF1Y7g?jL7l^h?r=U(<-yig8!mWsNAaNc62X(8uQh(K>{z4t7 z2cn3hMaPluY3N?ivLN->JxZ6czmUHY;(SqE;^O@OfNsRq=b#hfyr${?DymPM-r(4S zNU0q)UBC1|lzwsC!25p#hS~e?(Ce7${7Q)PMURp_qre?Q+{*Oh5PmsvzGwh(%E6gP zoIe5?jr6{tUXVz?Mw4zTbTh5)?=zH6`1O&uFK9+ioBZ5Xt(_i|TyRX>m;>&7;tr&` z>?^rHm_U<5QHmsw)&T?X{htB&x4Ke)f8zS53o5BwPj)PaZjF`&shtO8?Vr|CVYJJ=TO>*_!vb%&4+>;D0i-*^5&?<;uU zxwCn?4Z6=w)RJ3^xXAwlX#M}sE$X`Z{|D}G+xg%6nf=m{{u08)D;FVXX%#{J(OSH5*PV@;B6X#<1>W5Ay%O z>DHdz3e)$OrkVa4N}N~0nM0fnPMoi&AAHI2%W(te{|DOV{^9QXWE1CGw9IYR(&;hD zolW-O`Ts!s{6F0N;q-Cd(BPQlyiFWD{~w5YLS5nRbDX-Pp57Rcy7x(k=l=uk^Z#)7 zE!or^O z?v?9Chh`jR!OoAV|8~~W=}gYk;m8lhjsu{x`90h#r~3Y@iyzNx*$nR{ z(aw&v=T_n({|`Fe+OyY_>H3dp#=Xc+?B5zYPXQ0{S6$&=3myM-_>Xj*Np}`>*nc&; zU$gN~jwmN%OaBHE_d;-O9T4t)Q+od_&GV1e5rdHb2Q|=U2I1a+QC#uI=bL0l6X;r4 z-9Be#j4Q$?{Px2Q`Qn=u)O}IA(RyM~YjBYl)D`YCFd?q^G`J_*X*1b}{6DCj#suL$ z8_6%MuQ^^0|AlmSLU+H_)!089zZx`a<|P7QPcc1D81xXhR1eg6D!pHZru-^CnCwIT zA7q~ggf$jAdE5EDnqt(!W*lSxUp&uJS6Jh>jCnh1VLw!mS`!EPf6!oUUJ&kE>iVSviPYUry5Z23l5Tw#eqo{S1QG4m`7IWPA0lJ?__jJbk(as2WIW6bch&{=k-@!$F zqOLIK(}eobqlpd^?K6VbBZK}6QiFHVm>}Hm6xT1_zZyYtWAL8PQGVa=#w`6x*!LdM z!1^^9`G0UtvS(pNznp#V5fnED9|6u$mb3rfu3x;489{Ml@bS={O1ew4^ebWCdj!Re z!DoV7o48{#`sM6X_l3~^p}{L#zJs6B5b9rphRPbQuI-IvV%)OGwpe;7Nez~?|10* zNWt-I-91tJd`i5pz@vSDLsRO#4-xO=cU4@9>Yj+Rg*aIM58h_&I<%$hk3OI$+X3r+ z;}6#VgDLMH+NFAbaB$lCgY*BRjd{9?-sQR5~{U7A{f5)$g#(s@Di+KBh zx35+Q;bEPeai^D8vOPxO9J}^w$o|k#-al+QtzYBkD%lqpl_%^8XO{sjl#F z{rjb&pY%C-hhoRws2hoMA~+{&Ob{OaKgS;@E{wXDbf-gi4(a-4=TCk1rw8%Q1@A)Q z{hBb3j6Z@x{$Rag+W9hYuCSaVE^_?Q(TTjR2M_UA zUEvXHGWjDYT(o3ZN=aA-f^NPf@6`@N$Q%on4>`hQ4Ad;gd z#Cr+60^;?|)IWkk{xl*^FK`Npv&QKkXP>Nu>h~c7pewSvqj$^BpGNG@U1SIL|A&+k z@19Kl2nzZ01aYwbA5u=7DULrnY|HUhg6AlveJd`EwQfGl+Pzz?*A%$27>~ zkD!o0FDQ9@hUuP=Bi{JoflZ{s;>B z^CfYx|3BnojS0eI?;(G@bJQhRmz)0C1l?DpE3V!jdGMM2q5b_K--EZ6c>ksIM^mgn zr3aE-zk;*fa*k{0)(JYmiTGN29O-sI_aEt=$yg`I%z@+6%A2S@F0EsEMZ4p-nfE5% z#)P_uD3Ldcb0u*?aQ3sD{yaz=JpV5`&2moA-#bfK2bJRatR8PgXG2$ybT4J}r=F~{n|b|%xN3OV|1Y|f zcwZ&>LlnoK5yZ&_C(m+DJk41L>F$y7pmY-H8bjBNbpOk^u9KFCWPf8{)A)nu z|3%jkZ$ZL3h$+e;$yrXEo4}#{fs<~ac;Ky5OR26X!ur4H9((_jdS{3Scmj?7iH=QE zJShE+>}U_(!^GPbiw7Pha!B|ydLQCE0nSsFbMpC)KTbV5`cTq64;`)hPrffZf6&Bo zn?%}Ci+EW77xg4NR%P->P{<$Dv8JEg&Yug|pWnz1tpAIC(YPQyEjN=tf@1v{gY~*;mp{Pyi#Xk!c&(4M$o?5ab;VGu z`-kp9y1Ar7oumVa>@R;`PWKm%MJx9r{)yHuoUu#|&9VH`kB-G}mlC-baq3!5(ZApv zM4a1oy9c|DX=(p%=wbM~qv`L4=)cP_-rBZppeqCs-^ScVyc57Xg?KyC_K%`a|2#sR zGr+G~3(R%-^+8Lh{MfE{+d|OW$c}vOtkGNR>4@F+k z_MA0D)rDdoA^Kj0o;QXjdP;D{qOLZ6Jqr%%O~d)r^-C9WQipkCbU6Pvw40U%;o188 z9cys^jo$veV~OsmNGrM6|1#X(;9@+gD?D3&_co1Ry2m7^1#t$0Q=~Dl&pYR!1D@2O z?lbqt`hO_x@1LFdoP+8waa`N!uBe?KA};p-hf=;jC+VDnOOq2z+Q;)9`G4qi>(@E% zIS1#w_E@U>hrSBk>!izk&cRxu3kM~Y_LPucZ-Tqja%(4@b8uo zu0Oh9mF@W>-Tz1EekR?3?EK+)KK38t;raj29mM-RlRtuD{TUY$2hab9?P57~FLnLV z1*`C9+>ur{Y)|NDpTF+I+4-ZRgyfw`Jna7uJDBWPpUEE`9ish(aZQPHI5@CVU17Z= zTz@z}jk}+8$3b_pmIYzG=2`e74pP&28}}UXu>U{oY~oE%>yM&P|MVhGJ#fw=&Yw=5 z=A6eKH;i-_LwAMMoqJ}6^|+4XIF7BOo$Q}U#KZpou*Sseo3@^dD3LodUXGhXoMzx4 zo~tW7cfH#`9KXlCMY`6|-JoSbc;4Pw^p7|=&HY2``(fDsA9g$O+NbRwMWO!rmh8F* zoco9~-8r}5oWCCTJLw*T?s3w6o$=g46lvvwY28DSR`gTZ-o$+d+>Vxe{xu2b7F?Qi zOmYq*4)*_tbs-MF5Bqm5=lpdU>SP_ahxLH2FX@(MQ5QuArX9zmJs59>I|y7XTGSO@ zaAw-N$k2pil5;(AMuLMpXE@8~JchR)RCYJ%#zBYqV01e(p2rX^Yz|7ZW73|diCYQo z42=!K3-3_#RMbW0eJ_s&$0Vmaab|-<&jT);O!c03-nxwT35H?+e;BRrFZ`_9{?Z4e z*{!IZCy+f@{|`g{)$MhW-naJaJ))WZnoXQ_;9&i3IE9X1I-E!MN4;Xk%SX^{(y}1D zXkiw9MF*qfetk<^Qk@Ki0RpzlJ0K53i|jAB2~zS30p@C`Ox zNgnXFJ{fzk9y9H99=I1-?qvrh#P_J5G|l!C)=h?UIXG7m=SHWlp#2}TYZ>XV{vUod z>H1`>E2JgjxVZL8w(l(BwE!=lct0o96--e*B{_&&#-HoKq5Xi%&v*Udx_taP(qa8S z{7!rS%kQt=A91kT@nPaF`Yk(LjIH=Pj+GbKfI5|1mP81-Fc)pl10Ck zpF=vF{~tcg>aIMY`gs%`E@B4nR!%x8*#AyA3l-nTkX`d z&bjdNhe$USI?DUGyJoCs%?!}XcIi)N;vxSJpJ(mJy*r_vbtq9sNe=B34#)Yw;fshf z+4V;UaH$(b_kSBYTIc6xI^Uq;w}=b8-(OxyJgonRzh~{JA3xvVQOKVK#KHN$;hzwP z&o>}`^FCNP>^Jl13+TQf-TdtOhxhx-w-OKQ|KXJH^G?XrKkj}%$|`FY^8fHZtX+Bc zI&s0-PnnP+-OeCYj5wjLFmFWlaX}o|*0V_T_k^P@uNdq9;u;zkgn9p^iwlZEabW_j z`-}Gj=K#xT(7^SF?D#l?KZ3&k z+)td-z&XQm8Xo7wIp@6h1X>3a*M{zV(zUKW&P4~bwMUUw`qh){xddF=2WU7aU7RyC z>6zr9C^YSj^?z|AYhR=5(yyB)&^n;_8t7=>zfq42>n5Dk&Tl4aOz}Z(@xSZ|eQ6KY zH^v_9{})rfZ=}y%+jUc%2G1mCIdPExixJP&6<&3bEO*I-q*D5 zMc(4LI1zP~nHO`QL;h1&c=Zt(*1e|1apK+SJ=NZ a*T+Zr2$S9gxBdt)@=oouIR z#90N-JH&b0^-CY1l)Cw(!}I^*k4UGV(KY!Egb zrpBXaFFoI4G&>%(RB$IDFY56%Vh?cl(*Iv@zjXX`;^m}zq)S1Eb%naZW`|_!XZ@I; zlaPmuJ%@sOl*R^OvlkNP9r+p2te?_9TJMiI9z2|5Fm}G}_@}3x9M_ZXCOc|Dcea+n zj=!_@&mE!Co@a=Q{r?dcT5j_@GW!?NJpZU37=iQuBd8u|KE?4*FDoPeuWau|e4KtjzvJG}pfh$W1>y0p3%@d&=?8*$=JQk95yN_Y&zQ zW$Ry~n12-~5Vsq+y)F0J12g*<(LDb+PV@(FAo2d^_@~o@?7xcoWXDkGupU)ccx~To z{ktmeUmN0%1y?MG|#^$i8lqjN{tJ`R=JLUdU+lB*OhcLp+o(vuCUeP z+4|Qw?jPzVGoG;jKVq@Q!k&$p{flUxf7t&pyk+36u)O?J9RHlUtYS9l)<8$={rnrU z@lRAzQ3$=>wocn zue!q4S7hU#d^aH0e+Zw}Kb-#?u~TD%uyuKQ|18b*Z}Rb$H*%LCHF7uN{p{9fIzfm$ zHTf*k?G0Uy)wMY}W8JATGTu0Fyo>72$;eN-|3)4J?xDo(l~A8~G~u1JuLW_A0_Paw ztaJU+3nHnznRM9yABpE1>I$#hD;vM?&Onl14-xllaO-Mp5MI|IywkS^1A4)BF?;g0-(dy-!z#BBm@Gvda-a}c8$zZMXu6*yEE zwEf;$m+S6|`kC_oNaX*K?d<)pKRV;OT=^y5L~tFGDX-jJ2&2c*q<@};r!po zdBp9O*}sV9`A7A@NbLWQTtvKg9shLrm-B84+QHcIHgv14?ti;y>)&~C|CSRM&;Lh$ zKwN(BIAMH7G|#_}iHGz5BQdYl75;CQ z{7qwn@aAhX_g_SF{hNxsYwY|ByuXQ8?D*%b52n(7K1%1*s69!yI$QrPi1|0QwzX%} zzToa}xwq)|mBe%Xg#L?Yo_`c4M%4t5>VaE2J9)vWFQ-!eABFrs3hNeig}2PekQZ!3 zz#9&Zdve@Q#eT7F?@_0MdxpjaVY?$@c_B`Ndm>IveS|pJ{~ty5K)XAr-%wZTz$tb8 zNQeAC3j3nkuXaUQ^_zHS!EsD-#}c@@zI+cZ>V9>FcRg5*e_r7tdB}5y_ZxVK8;0k857~L{KkXFK{T-xA zcG0pRysMh;A*=oq??7<($@ZRxb*8qb1ke9V_O;x*6TgS-(@gh8ysL?~KX?Zcuf&O; zb#-Aa+XeZ+*l{RyG7?E`c=x)j@&o*f=Z9(SiF*RLr&@dNxgJ0?yt9ed z)%8yo*3v)hryBpT|6fAu`+Ic1XU-3>h@(riuQIKYxLE&}I(0D!1a&w-?Vo~hyDK&?6(@7?)S|8iFYRA`UA>LB7i2`=pi-1lRK zx>M8Oo)}+MClUwi|B@HAc|mypd2YXPUZ_HSYWymIj`scUzb~tKC*GxS9Fz7mBrf*< zOK2b9e*L@DN$UkebNj98I^tpdUoz7A_rQ@(UU1&esG@a#$r$Kp-~WLYS>*-!h6Xz* z{d=11!Tx{Abh2l5hP+^D#zD#JK|HMgOXgT!``w(n#d%Moiq`oh^P!`C|MnMTRkuX% zR*-|zo(i%D`~M}h571u!9!XMNMl|i9pL~JKKSW{Ty|LkDlPZrTuzrPuDN5r)Qi_I-LJ2?WScx_}Iltm(ee5ASC&9DRFy)i+w9&&*+4DMUP8O z(|$E2&R}qgGzRwZb0Mr_xsINJabm{f2(KFERhKu!oDe|B8 z>+!DX{W3J|7wsdIP6LPPg2z|8^Njb$X7r-_BmbAau5TZNPwbk_Jd56GV9(_E!6vZr z>rHUqBJKm}=NZwQc{YRg5lUBrM|Hsyyzh>F(+4}G9r!zA2l9XEhh)e18S6}%8P4)N znrELA_fv4Of1s}LN&X&*UjM{s#=VI53-P`MkLrRaM>ut~vp+U-SJEN>mu}Z)1mTlw zvh^?iTw!KS;_d+VKg)gU!i4n?`Iq!uVJ7V(jNUy+jmG|ly27Vka{c4|v6<&tJ4R#w zfAj%b7KBgfeotQCkwx+63Nx=K?jhhFX}M49@6hl%Ax3liZ{~f(!}yg4#JL2V z%ZSs|^^5bsOzb!6c{dvS|Dzj|PCsYKoCokJ`~<(25w{t**An-ejDAHl?HA&JvF|!? zFdozuK3m&~m(F_@GruL>&CuPUWkLAto!P|8=-mkROvI^~e-jt`|D&;=Z0uQ;K3)>d z3`oIyh3bIOkAjEi$C~$C2Q`1Up}z3eJ+GiHHtq5ZbT4RG5I$E*^Im*+tzMg^$6b2q zabl&Cm)E3at9B}SH*9LY8}-T=#CsV$st2Cm-G6V%r$jDEe=Z>o^8e`m)~@IE?{tg# z>U|H+CyKLOl1FvG=po=06K|?IKcjhdv+(m~vJds2By#2t#zNWgu&VTyv-Ko*3DJo)$crXijP5U?IFmPa}=Dc{Bde2SU6>on{lt)J; zuQ~Cs|38NI|6eTic=7g+^RWM{?Hi4KfiY)l^MdfDJ#@Rl59AH~cVp_{?*o*_ML!AGD)Y#pL^MuzvN$u^~HM_3mjok;l9OCKk%w`(jJ}-}W2Z4uu z4RwV*FQYmUaa|WGqP=HdOS&VVJ66kru;(My)rsn16xHRkY2J=K3A|dw+o0M>#B=$3 zLOPzyJzh|vh$8KJlc@h$)l`>cl7$>YVwcLHx5@p8dK z`x~A<7Z=47=N!%K>7;86T{A5U!rq5x)!t^N$#$Z7HntUb*AcH{hW4h2B01~GuA9KQ zl{kyM_KA&e**>man~8T9c=uag;i(=kxxHQ9cH%t*-Xp}*zXPw@oAc$I-AMN&bkC9Q z4YDIKU&>t~U53j%H|JpDbq0^>fj%cC#}iHAd^zVt;voNz?PKlgb8mI=L=$a(n}g?K zI^K>Q2p*nqsVnTW!sEr-JAsGiSB8i8|HqbSToCrHt=dhsH|NVas85Y<9CQ;&cV`yu zZF)V5yL0X&-c;}~f7BKBeJgEy)96+l%Ku}L|HsbLm>}%8uh%}Y@s0NJ?HWXO;r##D zrNn#C<0ZAX&nqL|3h+>Gt1IlMzh|M^oAc$I8Khea-TPV=g#GubZXJ}@^qO-oGzFoE z19KJ=ZzFh{h=De0GAw&C&>R}X`jD;rMGU0wYMS40WNu)$u8{wkNwTsHQ+#x z7i;eX9>)`${~wEeNp*z-o>Dy3-kdMz?qTg17X+zs__xtjkR9Utd$Iakyt`+@iHs+6 z4|AYQ=>MiFy(Of*w)$ws0^8Yx>|AYBG z_r$tJ?SivEv_@8xH#qOp%|$#hysqH&Al}eG zp5Bqa6S{@{5EL`5rCqOK-_UUSfJ5g2iav7u(PdAhL)~q3c>X_bxV`_-Q0YWGNaIia z8(KR4ymk@sO28XSyob~IBPgCfjfpb>oJqu)>G-3MB}D#UTpNEXp_@s%Z#;h}?&=ZJ zpw)G*KNzQmHwV1eEpOP>>HHBC&mW90!@=`^@%?Reg~NKQ`Xoa;$LuN~9-jY?dspLv zaM({CkK%4xKZg+SJ@7uTyy3jh#OK*Ck6uIj8o%)V-?%SG*UhWr66SSYe!iL7VqU(s zgm~Y8_XF|1_v<+AO+?WxE;;LovkjbIET{Nv%G*0@=`txAKd|5U^9OW0Nq3uMw{wzRR}v5T zzl`!f-o-yacrAZ#NyIUKJ|yv45)b*m>|)z)BlUM$qdKIHKHw?)3HeZupRy~UYe2eB zs>yS(!~ZVdybi=`0$x+g8+B!3o{K1GZfOtJvBsWjq0cA%i?v6>Tj$wjUCAUWp`OSN)Ai(BcfY<&!qR1F;!{L14oS{| zWY;KgN-byft!n-y)P=7jei(nsprbrLdLYf)&2BxFmoLh~CMI`?yGc9FAs+I7*>tkw z_aKyiC+fnVJ+?Rg7C_lI? zjO@VkHq$QH|1VoXyp{fZA&QzWuRl%tHPElMdi<7EP4O?~hm$W}r@Er-edtgpt1BE^ z-^=HX=o|=IvRQr;eC7u~46CNTY|kRH<8$!7(zqZTTc-L~tfPL={b4D3fJx4H;(QMd zp5qz2zN2|8_UF#c!Y(?GRfhNf%Kp;0AjEIp93=iF^M&A@mj&-_YadKaji)?6uF{Q9 zx?nZ@^RwW8NPOh~@p5G#Z4S#0^z6ML3*PsZSN1P>2V4Kko>KE3@nQa6_V4hU2C4DK z(BD<)zeE3h6`!B2nqAk(W`Ssa&OelRCxUm1<&Dn?WK|>AZQJyCkQ6x-#5kCLGU?BN z{w&frqxtFOf%$bwR~NbqNT>6lsK34SrnDECaslFv&a2~RKsTFoucxn{#CU6h4|}jfqJ0)1ju_tS z;Jsma703DYlS45MNzQe|SqcvFiMqmyI~;$Uea{7Vl5Q1rl;FHpIM;zV_!v%j`rfz{!+L{jB@+WS|Ys&pb= zbN+08RXgl@;?s1r_<&4~lXr->FL?AEpt7fvKbazZk@`2HFb_64RNr|d|W2MfEA4(tE&yY+2@ z5bvVOYF6%Z$J;;Ov40409suV-;*=%WFV$rKIMP1`J>s3Z!s%-r`*qnBjURgMQT{A+ zsCSI+w~Y4ZHEcrdzmV?#GB^bq6NEF`CfG04WdCZ?_ky14ff-#K`*oQW*-v#uIr4uw z+EHEMjPV)m&v)$SI8Y1@)dMs4Nw8n4t^IH8P4*-ImzQZXf^gQ}x(+e_P5uutZr?zh zF!O#Abd$~BgtJV&Z2p_oolCkZ=w_I|31`*Ma6hW=%V$G3mvp!3b%yzG_I@qsehZ+Z zdSF(^3_6~d$p7V(|7ZQ6))Qi0{Zp@Q8+BXRF89&>kpIh(AJi4T+MeP$)S#1X`Rt7`q{s9B@^7qu zc0JdA9nhuym88S@zw&LQyUnv-Kj(=oXsov;C1*Zywu6IuS6$)k#R>L9?bwff89gp1 zVBJ4qcP$UX**j=H(Eh6a3mNaerF@fQ-$%s9`M(LFRtMpnn-yQ@UA?cJ#QDy0%Kri9 zK;kS^?Iq^f@AmH|9E!g?lKyV1*RFd1N8PUtjf*!?SD1D=4jklPb%k@UO={ORPP@K& z0_kf(f2NiP;oNSX-+JFR$&Nb2sRPb=#QEOicAMxN6ecyu^u-4`#*5n5ocUbL;OqDLBHT}goqkKttO7t7m@x>=PO$qP1uK?$j?k zYw2aS%+GJWOFDf2XF^ZX)$#hpop;TetAQ%pbrW&=f`j#xy2AN`68ptWJgMJ8`XcCy zwLA#tukhNz?-#ZM>mxHhO2I+hrR`XN=X2tJ%lIe8ncpwOS%mmwI1|B{qA@|ZpuflQ z`-M5D6K6U&vxtNJU&kJI-Z|~N=py302F~l2v#>4YtDUvs^}52`C%_)S7wg_`r#qT5No4*K`CJP6-7+KWGK|GIWyo|%5Z z`M(L9h|}5Qxc%#LIui%^e**H9y23ZU^f+$+x||Z?Yz2qvfj1jD{i4f=s9#V=8b6T# zC(v_%Hy`u*#hrKgYIsGQ*NB7t^ohG@H-hlZ_mcX>OuI;rdQaOiaZl)F1eJ_%QOauv zuU{NH(4U60A2{+!hT=TralC$UIA0UzFmR5t{w!MSalC$UINOPHJUH0DS68_BJdfkf zJEwgYqpmW3oemDw1B-v8{zaXuJ6Oz@#RrfM`F|qi|0PGH@81Tk+TFl);^O0ogZw}7 zGVMkXF6rp^Z=~jVxA-j5*M}bQKwaUI8D2Y3|HkaNlsMObgL*=9mLB49sDEReYlzbt zoa;3v2$w$Naj1V|oEwRAGdQ;qXQRiV{*7^H9W(K6aHt-5>k6lTo$r|}rgh9j_z&y z&|}@Gu5kH{Uj5+quVcrOLx{5ooVPS42$$pef%sQaUF7?-1aZ{FL!AGcxW;l;V7=vV z-2Qd#q5YAG8^ED@V8zSsyyJDml3cn!^8dt5bpI-E-ns43jN|GOJij!4ApcMN)^b)J zoG|a8=D50~1L?Ow{}bu2Ci}g5dkL*yCZhhENbCNUPkHuJ-bX()<8i&D2i+g*>PhDI zLAdgxB>UaCv1EwVPuc_eeGDL6wZAvNymoZ#z&@I8$4PjOK8e=%s~+<>ZrpJFnMoY1 z|0mJ)#~oKL2j^dmJs6MTcMjDRuD;0QxN*bftR>EA;GCf`LAZK^)4xu=y#(XH z+`l$-80Y5x%e?-j{UP*k10J7C_b1Lp;2{5M&O2u&^e@yrK9|z^Wl}Em4YfQ7-?`mu z2e*G+J81nf3H$$(Xubc=5|88dugjtJ%OtG-C$+Kmtf}R+r!J#peY%v^FOv}OCSm_U zUE!KGUVFOpMTg;tgZr6&xdWWLH6{qx%uZ@gcfKs8^~T%rp;&P^v zJy`!w>Q9{2^nAcOAG4I!FO!BqH=J}k(>x!*&W?CO*E&CX!YA_V(&cpj5^zu#sViL9 zPWd68@BJ+Hg|s@FF;f2l>C2&?sO3SpuE?nq>T;d1^efU$g>E|OmUwjnjSE>DqBM zaW;XonK->DUI-4&ub4kK5a&B^P!Fmr+_2Rh4?1AUc0gP)^Bd>?C;g^nLHOQL8OKA* z7SZRrWW0K-D{=k;2m4z3{_k~47!N|t<6(f+SK#@7#co;-J7&?j0o1*GPUS6%2Niom z7m{vsnsWnDKR9Q6g-W(ZCE0Nxcr`8W{i{^HDCXrhH81Imuhe6oOSfmm5zy0q!26w@ zesI1U@D{~`3atMtPNw@#&Dan1uTifS$@_mu_s9Cb0^?j=;RgpK^n*}yKYUI4y3kWS z@Ihm@ANV}iTfdSH`M=_FecK@X;K_{rkl&_$oyO{sh!hDw-rj?F*#ECUUR784!G{U` z5K*KjQjh%{(+^nxS2WY|ApGz^*AM*wSn4RgRJ4MwE$Obz=tpjY1_^$gO?F`azk>Gv zKOCFjM?|rHG$lRu|0}2t_;8~WC!O~z-llj^f&5=V`TwIDUYvB}eCvF55=FKL_7_Y$ zBL7!BW!vMU4heBms-poV^|bF$@jUb|kiN|A2VIy--9WnU%g}Wv-MWnZ(6&u$bCgDk zByTM73c*7?qOS1c^Aq|ZqS$_*{f3Ic&=+ZW5Ptj+o!j@;N}1|KUNcOJb0A%H{y(rpv&h;KdJbnD8dn`#~+#gMExX3r(|uP% zM|uB~dKu%aF5hH3F2i$L(~ijh6(7<4ha|*Vp^m0Sq_0i-&!GRD^sC%?&G~v6_EXJ$ zzlQF6(*2!rUSmYt`g0k_m7l=*#d1EqC1GAmb>x5;N6YRfJN|$k{i&|-(;+mkch=JB zI`SLwL)$+&2vU;~=Z$WWqoe13$hUm%&(05hWKJTaU6_}KUjuxq2R=I`VV;Zmp?XH@ z%dEZv&nG4ysLcz)&)Vs@1OKPnzngq0{*LneXT9~`rL#LXZa2oiu^ah+GVKF=hW-&& z$a$^n4%iKf>=0@98q#C^KbhA5n`+T~@ZRHG_6g~*{+~?wep8!_^P!R6ppy6hkvPcz zlP|UHwrO_4d=P4$4-^k3WBorlkMuw3^FU}%@4edP6bB|ZhK}<5=SL}>|Gq*re(*AN ze&by87HU-gEkBg}K>nXh>;BI>srC@{-&Pf0H3hzic36(O&GaMI|C9e`{rG&YjqdfolHyQnC)v!_CHT;5?w4*-pkpCw?Xzlpo>I6SDMf=f`^f>=F`3cf@ zr982-mR?>)e%wsDXQAsvy6GA71R`Vu^G=jdNk2Le5AXj??q+#k)=bC~iXw)V)IUf1 z-q80UeG8{QbeN5Fs5eYM4uozf>7MucgZ9(0E^FH+?;3i0Q27D9;f(~Zlz5*d^oOSC z{uodCGUz8+{pKSm-tc=l(Ky#6^)(V@&n)6qf;W?R9X+1A?o8$_CEgtHQ1_@S+`P%- z(f&@__Ii(ai@*b4^S-)?+Do3B0Y$BX#NWt%$2!`y_X_AyH>oT9NOp!<(>jg`)S?+W8oSkS6rUT)Kt))i?7tv{yh9;Bx1O}q-KceaRr zV2bKY;ivG2>W(QPIQtPt$5+)a`arYPb+P_TIT*Ubt?t{JUL2rxl(3|AZnKv4tUHk% zgNSzwc*hg(X&TouzYs;mffd*%)Z=mr>X|9ENI!$(8OE1RFwzg&*O+n^bjUaA3cvll zdOzy=ek>q6E&%UhjSIr>8l>|B6zvDq9aFA=K9}^JTt9Szk$#}wHU2k(?i$ifsosw| zz8^b?*Al#Z%lm%+bbf%M{8)+cXzaoJ|5I)x{WX*)(I32?T3M5H?V!7pbkC&ElX67l zw{Tt<745Q;>W(S*f!CgR8~r?KDPopLeLb@05$GSY`X3H)*CV{1T6rbu@c!SF=SkOq z=BKw08d(r^hP;0Z;=BkB=AF92AIkmph*k^hqxrp(>W(Qrpzo#SLHNUGZrs(0Uf!41 zF;n_MH`wZa3^T`FEQx3|DLbAeKZb)hl6Vg%#a&5}j!1i`PMCt{|5L`1ej<%0Z(X&L z)-6*eLN}Fk?`0lOVhO~KNIPC3KW2c3dO=;`mWz_cQ$#W2X%Xph{%^|bS{{U39&`Ml zbsokstz)L({NEIM?!Tq9T0e4QerzH;@ce(uJJyb^yQT316ypc-rkUUCp+{Y!u5jyR zG_H2m(&;>!Pk)mR=X9rR(y}1jdVl6|)uee7{b*H+M1QQJd_D!w|EGLQyj4l#N>a?Y zT6G%PvjzH}tp2Axo&M12T>7!+G4CU)?w?hyEpH0e>r)Yr)fN7UE$BSJM%)P@5m3t5#z_@ z(9t^o=f0WeMSf!{4skQ-2j-*UVf{aq>VcnsNtzduV&}zX(j)&*ZKd4^!e7pC`a`Gh z=)OObt}S%5&j025%>99g-!?Wcb`lTk|EW|D{PJ2-oQf!V9<1J<^vM5HMPiJu@R#jW zPwlLw)3@|v^;x7tewzA(mIdLjCuFXtM8s!DM1QQljCff8Pwhy&u1WQjqQDWUNB^1r zd#8Bz8HF{ z1AhCAzAJ;ePzPM;Km0ZRBmYk=xA)y1(syOV@0?sf2S{4BYKT|PS~YCY=#v=}2kv)rvi~awpE37@gU!KXYD29o@mVSLnoHgLACC(ZrjyZmb zGQza$`_R!k|M!0=j*0JAz%B9%6IW~!*%UAAc!%dN*5^|B7Z*kV^&UXZGHp}|44Z7`C_vex6*Xx+I&2q)3jIKG?Ji3*3@chU6e=7Dv)D`~u z0_9n`UT2CPZBf6x)708kxm%FJw*&MQ{y8`OcOKrs`b+mqCHDU-_tUZ<{PWv1-$lU4 zSC+JGKs$HRAH-3^!}`DSFw6Vv8r9EY{`@HBk3%sINe-WxoPDk zq|ev&7TSZqLuOkhZqE|pT?t-8;?44Sv=3=5GuxVxeH(~}^M92XN9qdyKHP0*U0_MS zz98MT&|RlxLHPGoUOUrd)^_N#ZbBt_zYy;x@NOaAq;%~Zo#7MuHTZMW?{`3te59`M z@6BGj(7sbTd)82Vsq6sWqZ${4JN5Tu#J-&9w}f`~{abS!+4mH9wC>+I$+M64d(+xi zn|N6NR~A_N{s}!Eo$E`>yOMalz$+x)!%jSO&d053PPzfmVZNv<{AW})@vxo~57#_I zJUsueEY-Lm{C5}Smxv!;JgleI4C1flc%XGdCHDU-sV?~UGIw0-LRIQ|(fyJCE34@K z4|wA`K90;g?8XjSH&o67Zw~QRry19v==iaQ)(w^Op_R1Zc%ES9*E`@*-v4h{8b8!K?NYy<^vM5}l>h%*=Z)8RyT|uEN9vt;M6dnoL%np+9#pCV|HCZ zy#2sCn0Rk_yoC0S@mdh?aPUx%sVisK(>-219>&|P9q~>Cua?FIIlJm}uDT!M@i5M# zI5h1n@X(&dzHLrCbk32zi}joCziH<}XV>{TyB(8FJgn=)!*{VRGd!&Sr{OuZwqv&! zRXZib!@4vg#Qb}A3UP2Qb6OLP337IOoz{uozWcj#N!J`YyWgL)+YjD4k)G?Sk!jvx z7k86(APyOSu>U{pCTqv;&HZ&EQ82)z{sYpZ&YyM{>3h&R!h5buBvSxM-nYcNA3XHC zx^i~^(c{I(b=BN4&n^4Y0gD>!Ng5V(!M*0R{@?4yg7U2Wzlaw56^>)eOUib!#q+~&R*j^UOXPf{e78u zIR7{84UG$O_IAJ1?(D0t?N7R;(Ajl=&fe!|6OZaR@n|hQPo0MK|1{)v?bqJJ(#NAZ zUOZY0`%U}ceDbu9H3t4{pnU6n?_lj}(rtq7E34aQSFf&#$0PG@zfj43|CD&&gGYIP zpS#l3HK6GFZ0(PvNB*Bi`F|h%-FlsO;^R7Q&raeY|5u^DP*+ZkUA?>*AJ;M7x|HQr z?Frt#8W-f$xXa_k<58S2M`b&&Lmt%qU3DmQN0Dy3*KhH7WZu~q zD$#H2kiQJ?c<@fLynU}v*Kc;cxUMbfPlNt!(hu<3C86JFx<~fhL%e$6T}Zs`9xtKa zV!Wq_cNut;_fyw@n~P93i-dvuJdzJuX((9Jc_q}5!r|Je-+gQ;iFD{Xa_S>Zu@$o%PlzLCJUswT2jX0j ze*bLUucUhvI`o^ma&kIk-amsSvHi34dl2t=@H%T;kdveLSA{=j|IAQ~L&Bf+sLzc* z$p2O7e|6>T7t%cS_RrSS`lAZx|EiEbjP4R|o_gy>SQ6W>T3?6k7y{lfjSF)28uH@(H46H%r2oJhx86KWw1?ISRTIENU97I0{V(x&-aJj@(K?}OI(RcRF38z` zl-tg{f42U4Y8RaUtC~-`m0ml0@le>|&+qlUiHGxlRamd9E9Zc7(zUaVhwF!veg*Vv zv^>Z;;6ATi652Ut&m`h)0PiE>t@L;a?HuFLI;0Bc|EuhNf6jsDcsws2Cbk!?L#nX< zU$xcRcc35ty?B_&gMVhe;rw6KcH(V!;-RyDww~4>RoMTZZe&5uK_@Dmc;3U`^;Y}C zumjH%?EaaSiuu1`A8XHatpBIu-|EUas6e$>LR|Fs(KcZJUi&pY2b}#i2KK$_j&I&a z+i)`JYC?Ae>9%>}J3gLb`)C_z{W1Mm@J_J2gY(mjZ`w!OKi@ki(`E!=jkaDpr>=)7^_#ha$&RbRyN-B2rE6!q z9?qReder}WbtnBwZ@o!qXMg>gTR}Y3|9fHmS65iGt;b7f=M>&b;-UWE>uHS(!kRyM zywvqDwY~l&-V5NpYI%oO_jsx6VG6ID>K47;0uTA3y28Wt@0E-5Z`7Ok`QdV2Z&3g5 z^{JKx;o+ZGB|miQXXTjZX8rmKJj5k!N3DI7UkU4=Uq35vO`M;=`9))buvQDI!+79up}dX#Dp@*UkSz4rqzB;M5?FR9;XL6YNY7x4}O5A#@E;Sm!& zUQ)k#ym_$4*oX7~-W2cap5*aT*P|4F=hY(~;(u?7|8-xc{LFhUbsp6_dL#b#rubiX za8=eLw|+K{p7-dD_}}{+-AqAPuU`7~$giKx>q`FQf`j}v-3#9R8W)81i=2MbX{cQH z=b_GO=EEbled%T2xOW|StG5#X{_ojXR z(ak+x>UxyY{_}H)hy8zV$_tL(s(1;{2hOK+*xrc$y~o;iI)>+qc<;@5imrW0w>B;9 zk3>Tz*6sOJU+FywJjw@-(ceQC&o#^MDs@tjxYQ)|sNb1(LHzHHajLGc0e>&t``zyO zH;@kX|K5miMyG#&RM*Yj=K)LcPhh}ey|9e5pD z4gFfHKi2(SUuRyK;`h|u=QT@P7vhJky5U1C1+h2MkFSV_`oA4! zL3r#i757a2&p{|}RKNDMoIcq9_t}^1+TqqS^#jiG{>UeFJNC(j?qI7s?ga8@8T_Gn ztt=5=V=-MLd9-fzsR16<0glt}{rmpJ6xW}>$u8{w`=Cy#uJHJ}G+$89lZN~}KRou}WTIW;zd5SofgL9?E1mOvHIqm7x87f{U z-F492M7qzt_M|u(-#?BDvOTdcHS+}T|Mj`ka!%CW+ zOq0Yz4APEi#KH6beW(s_;-?-br9H`?#l*q>zt1byo|E?SI212a>{&ycH^F(AIM;d{ zijygv9mK)=|9w6o&Lp)Cs`>%X_XX8R_XTv{kZv388$^7h{8rxI**(VNegV}Z`uqqU z?fXwgol4N{d*Oy6J6iP5g5$^@?Em{voIm+ZweJ&g&U;VYkj&F6%ANw^A^!KF_ouQqlpgl;M6R(bvA z&r4^wr`qWW;w=Y{_Wl1WO4Dy~dMopR1+S4F`~Njn1zeRdLW zrN>L{H%>=m`!Ei5d-dHT$nLw3<(=Br3U+E-|Azr*e|L}^gRN)`lLJGTc7>;t9Dy*-u*}SKNg&Z#Q7{S-a&2G z=Y@Dq!q|Tb^o>c+ze|{uH;^3*k?$BzQ*h3*oW|#R>!IK8%t5`vaLxyZ_WO-{cpSgK znR5nlu>bE%c|eXnFHhKaEX2Ov+#m73FU9|yMqa=8^Hc49M87P&ia3b>eJ{4{k@H4! zzo=;`$H&6%q`wS$@YEIN=Y{z57xgMOGH6{p~{LgF8lzy>sbK$GR=?)I^ z8*NXM*E~*2zYquU&9v_W;5?!+u;(9-qp`|3C`1&bDI8LZ5225i>9()5SPsT z5&!$bFLi~dRe0;KGw=8d^07kl@SK_9q5j{O@_^INNnL*x#l+2p6{JV}@B5iHCkRi! z%Uh3}eokZ0O5*hd?|b6S_jpc!r{VoeykEfUXL(J}_IOUeC-WBVPrSk44JF>kZa&NT z&LXUpSZ&wKMfs$k4gFj# z55i{GlKo!XUvweq7C=XJfM#!IT33VxcK$57j5yf;_x+RZzcqDTiPdEPEu>!!{d%iE zLq9)}wjIe1yIn51i`6G3Un^UsU((R}+6%hyHGb*U!#A7WY$6 z70Gdmd{Vb>zxv=DV>xHFN$h8+sh|HKeM9I^CcXY$3hlSQuCN_{6Q?marxWMTO8S{N zi}xhXS>Vulz}bb)ywPO=83z|fq(l9`UrT%cv+wrW(}~BTJ?(g1Oy?r~aQ@$~h&UC= z?aA?YG1|}c2kQU*I$HfX2Yc<1(w<~T8{%MJ)vp_I?({hRykUQCAP(yP{jMXB(!C8G)*W?)=ljnS()hra z&F}?%eBR7FeID=Y7SAAF5AZ(MxF9?~<#|F&5i5Z71M$U-*RP?+`ep2yPv^ln$JZMZ zsoO!ipP=ibWkJ|{AMZRk!H-U7SVshJ3D#R<2kQU*h7j+1l|P8}J^pT{Y7J1}h}2{K zH2RUyk0$*Wbe;)6IL}*hJn1GtHrF`mC-n_jFo^ z!+3UhBye=fG9jC8+2_m`FhVXl7uQq))E^K*P4qHWQ? zI;`x#e!{ft8t^C&Xt9Ty_o83o??tPAvF~dx!8|p3#Q%QC6SW^L`1w*{PoqW&BgM0a z>XrR=1=;pr$@22~JwwUEPyDs5f6h7e za^5E5A^!J2pX}S9=8x%*Gb-i%TAg_L;1yb4 zOa9(~u&;5W%6UfpEw5nzpoaLj-SK`hhu6zr8^ z;_IaHQ;Iw@M1XxwA zKfG?@Th>;0D|B~hSrE3WrgSrK{{`v&X;<8`Bv<{Wjl7TWt2=S;2lo-;-WbT)v|F^( za^EjabJx*dpCBIg|NUwI-|8o~zjz<{E8@9n7wrH0ze;v2u3CQ;((m2;%IggF|NY;y zyw=S#^%p4IUn9vbJpbRn2XP*8{o!-WUs1<4{^0z-KgIdhKUB$|9B2G3B_85`f8;~z z3JVX);E$lNKZqyBt^wc-(wHDDEOy7AP6)-gU5Y<5y5Z1K-M{dmDviG!Jz{u0TY3m_ zQUC9cc2ieaxHQA~Gc%4IrP_=jyr86N{l(*N zDb*GFqyFC?^&fSG7xc~4U+(x@dKvk%4x9}d1H1ll{o(J>ETwuv|IN^Cx4Je*SIM8o zX8g@S|6^Uy{XYQpfB{qwX!BI;kG_N4|NHBppwT#7`ZDpb{~v&Qx4ObMW1Mm5e0O>2 zN2J61e*Bz+ z`;EURw)9uB<7DU>YZ>eqU$uU7#v#Uw={MB>2T=XL=)?@;u(3A|cM}Ko{{e`H+MlB9 zgTuvtS8>?ce=VbZ#()Co+G<%47QLf%B5sNAi6zJ3_8syI%`+YHK3I>I9ZB|F2yO@B zZdcEVhH8xn@z|4`ONnzQIH)72D=f~Y@6idn(zLf@ z7wjyzjyL z#quuP+v6p-x64~fynf(e@m5!O;dL~=y}J0ab)*{#9ri^=_m(%l`8>vs?}Cz+7s|c5 zXm4y=>^K?^9?oYBZ(D}(Eh%<<|8@{@@c#dRxf&CMC1-f!F?oEuc42)r<9h*kSbw!$ zB_DXaH0|y9*@Ad~fJbq^WS7UI-7U=**S=EXA^s1*dams&yraSL3b$Wx_aX=x!;?Vm9(~M0G`lpHhQ6kwtv~CQ<`~L%*5$}}@{R4{A zKTF6ToRbbbk2q7E{?Xg**q=3|%Y&{p>9$v?e{!7u`Hy&bUS=TjX?2AiFUin9l4ASk zcgjBob_C}ljS0ezA36P_x7*U6->JSi@Dk{*Al;-Y^-m7>&+l|jG4NXOZnV5kr)20K zP`H17KbzX+HgGU6)fINS(eX!buVa5uhtccYz8`2Lcx%k#?RPpS8TbKspAc_i zhVdpTG~T`@yS@PDE6eG;pVL2jdma1Jk96Nbhjm3=Vdth*>Yv8WcpFc=zTgeixFGDT zzbBWpUW4L{H|(FyxETh{2+Qem67`SwyUV}-LAtTfO(I=quYc%#5Jk_TTygk=|7@e4 zvKQ;y@0*D?9lY7Z8{+qmPqF>;$KJ%556)uZ?4)+~@?)QJF^E6+T>TO^F{KgJR7B=AnPyi3na8sAKz@lEq} z&}rbDNu2w<{-!)hv=9@`_{MnF<7d!$;N=l-k;n7KcOq{a@mhmdWO?1r_jum;PU0=! zk9au$AJmC>pLslQd?)g16R#_Hms;Lsd#4}Y%NvsJO6aa5T~4LrTbjb-dpX7HK{)>( zbUX3hN*do9;g0X+$ahTt-3`vYmUH>BYM&d=S0}zMznXM7{~z=?=}MGN%vbL{?PC0H zJ3f_OQbY&mV!kfFi+DKyA4L29%lrE0%|wAaQjfZW@dNw+L9dZL8)%+-?|Ci9-x=N8 z(0yQaSJd_9Da{91klQx5qzKNGb#5O=R%yp)#KZajpf8B`s6S7Aik+v+dlBawaK5vg zD{H88-h_2@`Eb(x3?0@Xb%j^vDV^vS@qUzeZ%thGP_adu_Konf19*7@BIyt98wL#m zZ>Yuv;gw$nm|gfgao+s5s5`}SJ;J1Z5!o{e`Y~32Rig}ktR&q;=%$hGlB)R8*!AOI z;^FzfL0AXX6<#$W!4JsUk3XxC9`*l0lowomL3%&_r1OhGi2s8q{$G7hRs6_t{P^=2 zvIFsd(0c7g5MI3?!4JqCKbn&s=l_GYSp79uW$***u$d=20(_FqT;VnPIpU1ts)_5z zC6+gMZ}8B*>I$#3*$>A5C39Ruiv1c&Lx5E4-ma zf*+7Oeo+1~7|;I?#y-~Qr=<7eFWNT@?grgeS{8&i{96@2nmK;_g?!bt=k?&-WO+As zP4EM9_T#UkNq;-^caUB`|Cta!{z6`9?t3qE4_Vz!hg8LnGh9E;C*I@WQ61o>yA%9? z-0=hFEyf<~{|D3l|K=b=e_T&G?EeS9ZT-0Ul&bh~rt8Oj#KZo7@W;e^HNg+a9Y3BX z{pZksY4x|%R{2d*f4o7uZ=w5%bgk$)eo?25qq!H)8=HVG;_+Xf6R!_={fYOj{~kKx zxsWSIq@L=TgNHyr%<6AFJ%b;}8%#frhHe7suBeh9CZJ0@rV?)|cr%DMHpveg(4~F> z>E}W}&+2c}zXz4nAGF^Yya>8wq9g%`(p*-l+mI7KX^Oo-mQ`!CZO-e`TvT>mNx|Z{vlb!+Y$Sr{}-7r z%HL@gt=O#?^UJ#Fo9jzu@XBb(;ruXcP;U*P4dGAcBw}l z$>?u_{ua`2O7F+YCZxLqI@;&ob7YnLFo9j#kw-l2|A#zk?YQUhBtL9mm-_ake+qi! z(dr8CJurhGv~L*lB6PIRzxS*v`C$UPv;#?mX;19`hrFlF2*P_mO7g=7cB#Lg^dCdt z!|LyAn86R)Hw^g_x^GF>p(=jlIB|VtPqO1D@K8TcS9srm1V4nF;`+)yr0);?KrIi# z`|~pRF_Lts{|^~Wy4$MchZEOV&LrLh@Fo*)c9I`%Twl3_^f>8b4>5hi( zc+xGZk{?byU-caEP6iMAHFbrLoS)=}8_!pLMS9f#hc?ynAbey}hH=%KbZ0}?oOJwM zkF@bT$BE~wuuhovYzba#%X_p-k{@n7Uxj?%=!>Aocu`mQ=<*DHEGAtUbe**<2p_9n zrT%c@`Kq>eER72=tF>c@REPCxaikqYUD9yT;lovp;N5>S^ZvP!n(V9IO%3WS5CT9z4IycJZNcdVYgOzxu>*qyS&17 z`V=HS2U$(~nV}28L!P0o@Y&Z@yU6z;Jqr3nR8<{?E8o9ZFSG@@tn$9_D)dLWPmx6b2f1h|A!q;cCJy+ zBZ>11`QBN4Am$StyV?-1E_kT7sw;e<*yAO%e~O z46l#szj(cNo_Ae)6zOpOKaBE#SM>LA#XJ|^vr^BKn{kwHzfZch5pfXzhf(~0wK;z; zg4J;wi}qN19_bPPhkdBc55iY}R_6xV4)r_$lSJD}4#utNr%%B_9MtXbnm$L-9Df|M zKV6A~`v0&WH6{pOyW6uzJr9#;59KGrdV|xKI1ANtFmb==*Tm$wT}%6yVL1OEhPbM( z@b$gu`5Agn+}yuyX^Vow67_Yjcpj|9a~-B##(+0LiQT%^nx6-9spG1Pw z(k3{P_c!qn|A+0ce!O`FKTl-(MNxFG#O<*T`+MEL7%JJrDIa)qF~uh@&dQcauxlNy zC&Ll{hey_~x0-uAe;y_A8jyX5f>(ohUn-uM2j1^wtUHx-*#8f&PrB)3M{=BNS8TEx z)lTOV?^y5}THf0^YF_(s7ZlOjqQBN%Li$snhkfb_-~K|q2c-Pa53Wlctpmfc{~u2A z{_Sb>{?Ib4v;O*qq$R(ku%mWG@*X5R5dVj_&}IbTJB?KyD(3SVGj24+3>?Y9dT+)} zD{u;l^Eu6D^oxG+L+aio9p3*RUP`*DmCR?DMAIN{*RP3p5qQYU)D^zl$j|fRQ7b8G zKCh$oW%y;#U!mne`0i(}ANq$-r5{ue8GbEvs5hDWPN~F?{G!|xKW393IR77hr^W^0 zd#5J)5mU4uSjS9%+y_171@C?8`k@zC>Bl_m~{GmOTE6T2k6WQFUo7f zj!51~#KZaj@Sc|Uf&P6sF;C<^Mvf~*G1Ekj&-G^!=X-E|Aq5K{;Eg5TZJvF8zLLbdfq0X^qd5QJY>%g&-_6($_Y)8Ce|WjI z@1y6{dKKqEdN{=G{tW4`{~x}TbiHZ6P2X)+cI0#`D2rd@RT4QK-XY#{@F?zoT!X)N zB*HajG}34l$KhkVfR5dTLQ_k!@_RUXeB2dVzW z?We;|{N6Wx2T@<+;Nh6KQUjITi)=U;8C9NNiUrb;qNHV z8G-meq88nEq5eCxTk8D5eGA%lD79TF{MfL!z3+&6;2mvwJm z|9kY);~e*+ebNZ*|3}dNzsIlo?_hsw9+K0oti*XyUfK`6=?CopM^HZSX^VtBL{WtG zQcroz2*m#p&8`2R4pR2SpPMg4yS)**F;pZ;EnA4MI?{5r-4#7pBxF?b~! z7lfY`B>EvK#t&K-Ms$L{GwFv>KDD!M)DQM~{5 zbZTeseV>gLq(l54S9^(H<#AkJd-;PXa zX9F?qyp{CFL63cc)_T*4I*a!Aha)|nv#zD#T}!+xz{9^A-s2ume~vN3c-wRj@lgLCN%j99mU}$? zImS%9XNZUT|Hyl_c|rK&1++i*zW=i6Ez;rnzmboV?heYMMIEUb=LvB;mFBiJGf9lw zO?N~4|*L#yL@W@ZWQYOqq6m%1!14#Tz~YzmGtK)(j5#P@^j7a z)4uZlDK7B(X9V$3{~vXv#=(x>>H0@dJik%D(&J`S18|V%t1ImLn6oc)>Q8?!CLP}Y zABA&Hqx;s|mo?_~wzO?=84{Nk)+5`v7OXWn`Sf2;M(+$xodBkD~Mce!u%XUT@RzP9Yx7|3`Jw<^^H@ z0-wk0Z5rOW#On&)<;45O=ka=*hDYbbqpkt(M#~$J?eU!THVy9*vhOzVx)bkq=bTqB zXL9}d2lqAO@*e1LuA{DS!28}gFYiBMGsJ(Ec2R{4*^hKCH0m+%p3=A=9Ppo7r|mhf zL(v0Fay}rtQ2!tGiscNvndY&7{_GHGe9^vU)SKX;-lDE>;0%wKI=oW-97^_m3|QyC|I`%@Zt1lT$AP%LQ|;PGJjDM|6#oZ*?eS9EJB7FTK;j|(kD~ZL=6~9qN1v80Qt6yODpJz};fGLoZ7+E(8!L9v7Q$A{(_DGVj~j(E0AkX3SGPKSmz`9qsprclW+C z>iZ+geEBWQv_sM#oVOVs_Wz?#)MfvKl*Iay;({BbjoXk=iIbAa$Va@^^noc!OJJ!*2MlX6z-ob`;lFR;Iy%v zkuRxv>7O%Ud~88K8h_eD*MW5XXg>RSxoBDOWliHvJb$({BwiQrF15T-x(;Udr9{!* zC{8ot;Q7DNR}<$aC-2i`LD`;LT9WPt=x!z5e9HU$=QV^SdF@K_J6nguIN3sV*3ox@ zNBe#By`T3n#W*B6u-~*Z_Wz?Fv38A~>8uCNxzCn6NcSXk&yj9>CF3o(pp>Rh+&)hd z?`80?uTWPw=90wmW+>Vr>CflHc?TTI3&#BI_~YbFTSk%&@qaWp`u<~&sKlSP3I5C? z-q+wEUopH#68$k0$Dd`y`2`%x2gY5m)|G_ydJF9fMkD@@ruaYZb;?Km=i^HCa;;CZ z)VN38*o+gz|IuT$J3%;ZbIS7@mI7x)zih>R&**XfKYEJQkAJ{f2b^_!Yi-iagsz-) z`uB&D_Oq}+EwIKBX~#*#!}vfuivLq|UKIC-vmS3l#%^?o z|6?frPuZ2(k9Z+<{n&>7G(5zA#1wsnQ!h{QLs7IJ$is~O3h1xW@*teLQjK%rhqoWt z){b=7Lx=oZUE#Dty!pY;!;AURwxcb^K_vQP8}b%o#~t9^t#Ls(4RwFJOyl2+WZx^`(Q|&&M|nJF zUzmnR`-3rf{%_0&*1j3{Ir{^rPPgq_vZDudUy|;#4Euw;wj~8v65=gSJO*XI(f(k} zx8VI~c{BG`H)&C2~E}Z|5=}Vl~obMw#adaE63xl8=PP#$K-$#@ytg?h- zsr2VxvSSQ*6D)65T@}xTKP!_cu|tCMFYOP;Oa%vZRdt24zH$1;iKGA0{$R`;=qj`< z2xsZvmk{Haevg4I;aDo|Xh{An0gv|kvrkXgKQ@+%yGsu355{2sKL-0Kb%nD>I{O0? zPo<9b2V>Sj_qUb>;p|lz_6MqeIF?G@HRR7W@OE0>oFcXEi2hN}bH}4rQq*Wu{!o4} zc8?%?Y!-1UoP64er~f`-??1L0bO&19+&weo)5;%?snQ>;1A5&XTOB;PvzN?p?$s&z zv_sJjNzUiQLH&PhU9xMVGv1uI`tL8KI~uyndmd!_5v1z~-NmH)fa0w9-naXGHMuN^Un|Zn%aseZ zwBuyrT?XEj#M_k;XSG}oHK{*~^w&XugVirQCW9ZXNOvoAcal!eTQ5Gh&CBnGXIk)& z)Vkqz+HZ`-^Z#QJuhkVU{F(i5DAo_E4~#|qe=O#;*5fzf(Oc-ZIDd2E&Gzo($FtBO zuB$6tluP?8@gAV6uPF;UmbQ%39@&nM5$82UhRW{VSwL{2xp4e{pTc zekZ{0?QE?Kt|5?vLmH#(qzno(c9#HQ7Ir^w|H8 zrFg%jo_a1xtmCQe=-NT`!Lf+{V~1HgmOSQhRGyaT&tGKEXmG|8=MRsg^0P$F7UH1( zKX#hs{ObN5xw8)M$Rgcr=;o2`4zFL-`IfqWi^5#{e(4VEE6sYf2pp;d{92ySFH&v$ zWk-F|WB)%E`IWlDrA1ylxZ~Tk<5c3{`TwySH6{p``tPZ_{o-d! z<9Vtd7m(}i4y=>99mWMg_PD+6{g<7ubn?AN)rv(OF6vg=vX$6T`0rPGf8jjOw&O;7 zpRuSjjN6~?^O?@;gFScLXa8;-_W$D!wtx5A!OptroWt#Snshawt3x_n4^3V-TXZN$ zT{m~UO}zTx9YZ|S2gSd|`z$@WBt;GovF_}^dSTiX`~Pt#TK(_WDu3htaP}QLej(kd z&^005Yf2~P`(N(5S%3i0I^XU$c8nm-8Q`2voPPq@`tkQ0h5bq$5AS$fQ2k0vo5T6-LdV=0{HiG%b1aXpFigR@>a>+Vk2ZQA2|=rHfq6|R^^`6|7KrpH%) z%Um_nV})#&{>1AC-aw5D!j)(F>y_|AQe+27{an%ygMKvWf6(hQ)*Y(jX0&HH@g{(W z^+a9as)Ib9*H4N5Z6@9<@F?!Dy2Imn{guS~kLNey|F|XEydYdPU-48uPcP7-o&KY| zVchS~As^CytT8nLXQ<=pB-ge7{zv+Mpr?4h z8ubf7ljr9Nal)~qh&YJLHJO4r$l?cB71VcYeu}gJf7E2iM)Qq z!~TCf?f=)!_jq1^CGyINhyDNf*4DoD=Te;Y>f`_YPP!uKN=SE|7iTG-H!U7dDJhce zj=Gs%SI2h(uM6=et99MU7o<0GY6<Nn57T^NVPKh*!n-(`6l_oqAn?W_}I=@+dRQlR@jxiqf|M5SP?kUfH+Arc5sAW60|5ds_>i^?0kJT0ay~4L&soDOINIw|*p;{h< z|G3}Fck=pO-;xgJ|KqV))c5`8{*3k`t+#P+7xEI*ev`qOrZKqx;spDJn(fDZjUM~| z@yJ`W9eDOG6#re-qxA5J=izM9Er5>V{pNcz+K)%q$bOs)nENCCkN;EOJ_t82NU&e1 z+5X+6$NB&GwN}5ywcpu~>_#Lu_uT~D7SdH_KkW;5BQ6@wjv#x2!35!!Wc%}t{qcU) z*i-jtC*92yFTMO&9OLGd z;6H6xkmGST)?eKZ6Hx!3fI5)6!fiABeBDr_Ct@Aj{UYg4gTASj2jRb8DSKi+oO!(a zJ<^>GU31dSNbd&@RJvg*sth*PNISkEUQ6&O?r(46`(Y^758Ag(K>VM8eWtp??cX?l zxbtBQ-M0+7&RQ0P+h=F?13T+fKmH)zrQls|c{`dW`5`IRk4>b%2Kwu)9<_wS#lNX_ zNpB~_I6$^Rx|^Z9L;NrD3U{8WbTg1|l&73qi11vJTO_J+MJ@53J)d7>iHz5buY19z zy8q7C)p??rZz~cp+OMqOXyTy$Kj8^&UJ&kD?VLBee&IaJ+#mJ-2^8md*YeJr^?L~U zMMdbC;!Z6wT{@NIm8q9>Wjpb_Mf{)ewzXsTgU)$#0!6wLw>SFL*!2N8Jq#xb_Mme~ z`d!%41fr@(WCh)chyDKq#7T8U!Brkl<#!o*XkTOBPvF_QK(xmZ&Uv2O-mj4k`~L}p zwHZOQ#|3nr7oUHr52H%Q^4hk+_67e*d0tlV8SzGdhxw-c+T#bcpAzF|RqTxeiJLoa zZ`g1AnF!8gjR~SX8>se)*D0N@#yUKoV02gyC)hY2?O8(Y%I}M~?wF#k96w8mhxk9i z#{Xzf{l1~_XSL^#`}}-XfPK2L3-Nyf>Ky8dvQBpTM}JN$_UAv+t%A<(_oJ*X)Ia>Z z0{MgaP@1d0*e3kh1M$YTc{6zb+*J4x_uWa(`NMZjYaTHgP>`k8_9@f`|3X@W!R{M^V@x+Fwk>^M7~- zQeV;D=ez#sz$pE>p6*`{I_$I5743bC=Z~{q#UsB{VSbAa?9ctg!~TEb$r=|#d(TYg zkD{vKic=l)c6p4 zqbYHN%W<%PIN1MBw0S^O?KsyTod`=E=AWKN6A}L>-l*LPqG}x~_osCyzkdEJ$uHXfPelBm*u&ocfPm(?h?C~KNby2kgvTt3@(bJLx4cODB>lOU z>_GgVhhJ!bnc=sjyV<_xTU*e$tKXEE?c6#fKJHM0dqJ96w zS>W0Fe{^6skLRvi$vo)I_(A=DBIN@Ij!B=F?75kAi2oB;SicV3lrb++b`PmMdu!uBoO*}6kk)@gJf?Efd({eKian0{PI3XQ9*Jj#_;on`&hGQ0gL3uX!7qN_%1-n4rPxyGg-f>Y6~x2-f6{UKwn22z7izyr z>lPLYe3nX5bT`R$HH+$i;(dlmr&!LxX9Y4_k^4lnH|Hl=SSO7?InZH!R#$ZJ^-3q! z<3*U~Df6i`zp%KpL#gc&DV2VGO5Ah7&DGc-I(Uj2&%&?2RP=>kOcTyY4(0iiQ2(D~ z>i|*p{^XZi7tP9|Jbx1Q|C37X{i`o0zZRyf$710U&8+{a!%S??O!Dg@aB)7RuIP}~ zseWmQ{-^P48F4NL=SqzUqC*b|8^wBR??lRbQ937v*DNbJfa+i!jQ(@ z@^VY^OUrW0I+QlnqcM(uS+t*+bSL=t5&v__HZq^#rebjPWIEqd45vfFbVO0(ns3d zAgb|Q20u~HG4t;;=qS$DsHmc!O~}tCo}Z}C7(U|vq~6x9nt927x;W2I)LRU10Ctin?Oscmd*~P<~s)Kj9qy z*-Cx(SlF{S)fFda1=*ALwcI+*68!Qw+ONH-t~fax9LfjkY*X<$A%EYyk@agb>i?4u zxA#BdxJ+?9U)B@z#Rm~oq>%m~-syIlTo=5fi1%D-TqlYdh>~*|agGD0q2<)o?>of) z=&&yP7qta@|5KpLAzdTYp5lBsrOu@-$uHE03(}59h==$8CZA2bH&XLSrf7#G=VjtF z2d9PQ)XR4ANj_)G+MCvo$$0*6a$C}!>mAl^r*d80#7 z4oS`s;&cJ0tK}S7L$!0{R1eH~gDz9V;|==)Gu|J7?lID}S2~eLihN6duSO;$s%2ZW zEymBM6n3E%Px!SDG9kl#8r$JO7nsY*ZHLEORM4khkz6@TM-;MC*y!8kGfi}U}<<4L!c;&#fpN!)%Vosh7e<4^D~Kh+gAXrFGKQWRRJ_E}1t_25uFpuuojr)WPe+hHB) zu>YUDL*G7#8my~)ohs>sbyo#O$-_B-?(Zq63ryL|@{YYQ-8vOhc%9leB+h=|pvb1K z=-3g|Ki+;9wPSn#gP_Cy#OT&n-alfGsw2JdXJ72IjX$-)tEX{6bX-Zg{!tX_pMB3E z&N1K|YdOc)aMoR?p1SV^q&pG1#-z(vI-PGO#xUykFuQ}BF_2X#4uIef+*JkPiF*DQ!siPNx3Cy3j2zuOzP^w@|(9 zF75b`c_sEd091z%TuubpF;cplQXV&V&s=y z)B&dwC2Aue`{zlr1N;9eL$o_VbV|Z{=TO+6H;6M5oYBOYNAYN9Lw;T=tJPH5bxpC_$vI-6vvK`vZ-LEI?|;B>Q`({7+Tl$W3GHnQZqR>Pfs7Y9_;rg z@ooXHJMng=)}e@^-HADyiE|G)7)R=gPJc{2Hz4+R@JA;IqF?vln{=rEPklnmg6Q<0 zl}^;5_u>;bb=uL!MHT{?*(0dEeoP%ODbCr$}TD>EGTZRYBrL08}WvKH^TDH$W2}k z3`MylImp+HU1Pz)d{S3*#!}ZGoghdZ`ork3|DQTj%Yx|4s4{;_Vt?#=1zG$5NW60J z77(v{vOk8x{tP9~uiz}RoU^LA>zhsxq(75MhyDN5)uhvP@x(fAJn}{V=vUArZxQh} zfcFpa-cMfN;{GwOOT_aBc9?el7n~iIbM}$0KRQ8>_y5=GreXg-4eNutqO;powqD0A z%l;gId_dbV4d?&UkS`dX{w|*vPc=o)AYs=5ClCkq|7nM5Oc0&Z)b&Rv2vXOKblCq- zJCbx)SLRRLvby9cc{txT{xkrO>iy?T$kabA_3H?-e-7wG9Mu1(ooekmx5)KJCkXQX zSCj5E=*}eFgO&Lcx2)sO-NZW&JgWDftACF$v41>&o+1wF|I-SsUFTip#8dvA)~o|) zpE0c+bfu(wqq2Bfc2Rz={Z^iApFU*AMc{QM-j?KeswjH6#r=c*j_GIA|EFDPIp;s% z`lAa7^8Q%Qj1K4j({3gm|IS0o^Cx0GC`t9_H{x{%5B;UCsQH1({wRv;&qm^){y*&@ zjR~UW`n`ZSKj8Q8va<1K#-GQbdxmuSyJlj2OY}$7(F&b>C;MRHy$If`mY3Tg*&ju5 z{K>9QoVUPvhd8^OdbU%K%l;qfK7-%E));TtNKp-8j0xd?DL8D6?orj zToAQ*Mdce}{-}DkONm{Q9OT8Oo$>ttv|oth`lE-N9H-frkggwegRL&FQh#)%iTt^R zcq70YL%cNpSPJ>`GI8+y|1`u&bwzouKRO+a{rQk|GoVAht#$d8`lBmNRMLnkFGS4Ka?L#`v*Ln z>!~YhnZ_SWA%E6TyWn}cX}dKhh+4Y-=yWvpXS>x+$MgTw_p`c!O8wFGD(laI*stsU znI3{yop@>du@vjifoBs3&;L)aMVwufk9zg00}-dp{p&$@jMcT$?{$dvE#-MfF_Trj zDt1S<&w*Wt*ATpuiT6rsKI%|ncVf=<#Aysp6XLl3=yWvJ-9x%FpgY&zoU6gPmN>3IIvtJunN7Nzpu64bE~wNWRcT^>{vh7n;N4HWH2xS0 z`4jF%oJYWUj5zLkpwm(5Pl)+y`t@n(Ua-10m97W6(iA%+;$VpRXLzrI_a^butOu47 zJ0v-nFNX6TI3Ey)`^T$Sg}J2b0UgGlx}vtHWZIvKnXD>J)IVVf@xBG`M~w@jwy!3y z2ZqA^b2)K(gVUEdyPf@llfQ+JkZurk!>z99f0_0R!k;+vQtrh4jeO0t>lpAR5bw3r z{SQ-=J2B@I;!Fi+y5+R%kpB6$kmC9DIndF5zugn`d|S%%&_%hWZA=2^f2S)eM7tQj zu>YU_JK6K6YA2D$spp}6n($4IJNRKZE5KQ0ImOpGemQwuxR`V}|DTR}p1Pvqw=4Ba zr(mgmA>T0eY!9+$Xlf8d#s8-9i)hlX__+`#Pm3br?gDpj1CH81pzOtbj_TUKn}PlR zjDzU!zNyqNor|Pzi2pO{Tl+42+37DQuZs}Bbi2+t z7P^y2H>6U(bV`=$S2yCK{y*b1%PrA$8-E-U&G>aIan1w>`H{M!l20AKocu0&h;+@N zqj+C3y;8q)YL@C3&G#9I|1*lUIYCsKlcv9jX8ihz>_h#3Mn~fGQO`%k<5ia(<-ClB zlI~*Yu%4|XSz!C9JgZbbmCqE?hP6nL}e{ioj~;0in!kG(S%zu z=U3v~3J&E3W#b*coO~}@OFG2=84uF^H&^PHO4U;R64TU-@5jJ>%5pngl*TVhGkzTe zkl{QJ&WprZ;P~a_eFxz=9iv12e+KREJ65ZTUm|5o@T(DVvHzdZ!`jpF#`JzEn)RzW zaq#@#jGn|<>-gp5e+RWA-S^P-vbs)nD)mdHZV7%}M%@134kqryY5cM@>(`^i!Tx{7 zD9gc7+u`Eh^m|IWup;8#LA2kWF&?_9q~q^dB+oCE@+A1xgY3ci|BQ0t>bjLbzbwuA z^)qpB{yzipR$Wo&L#bZmo%bCyjC45vpYfNL1yN^yKO^P&$2dd4o3MyFam7`(6R#I* zz}rB)uTtwpE=9T{*NcOAy}{9*ufVdsOMg2ux(Is2b_(e41*LTF}1`g#1m)`5HdpZD1zXp;H z@qgw``u0I|Y0pa6b9Hp*xD~haWa8cq?p>DKZT~duxuwaGDD7KFocqC{{Gi*5u3tI; zOWjJ+A^y*#x_`I9mHMTQ@DlvmL0r`TXTECvx~yIrzbwu8Rh{+~Gg1GaN%_HLJzT$Z z02Y2#KY{L#_&@VAy8rY_{Za>lseV;Io49!XZzjf*x}wW-()eX*)~}0+^D{V?EXM>@p+naFp|{eQ32uegO=;JBi&KZ(K-J$&(r&`_B~O4jZ(zT zJUl2V|0$oi_nzB7qz&he96Zi>xB{9vfG2XV%53&AZS?j5Q9C;YP* z>Obrk4F~oAS!I@UgZ^H6l3(wU4$uG3x|DRg)H$;_*P-t=mbNd%@9E&>`}VDsC$UEQ zL+jA2E5WL#e(n>m%qtA^lIz_hj{UL-xm^C((Vs zfbMJ3m3!ZlRo@%e`&Dd-Et;>&y>{hw219!Mf$$b57hD?y5$$; zzpN8dJxh&D#}3rbOgjz(hxYro9_n%Q`;keUtBHgC|E$T@o?GwnIQo6aB+i}0nE?)h zk-DN=7pdnh<9VXf@VGr5Bi%gc7HU}#-IhhqY0~c{>6XR!QRKoU#}&q|z`qRzy0~|7V|Pb$1@FbYeWw?-1ybfMR#Mw(8rK{~|$*|*vI-kq&SwcyOqZ0THPO-Vy1V@q5NX@!{9thoK@;PSNWp@q4Z}N-Tx`* zp0~Ptsw9;cc4f9r>^K8 zZ=UD_FR8=2WON@x_qmn@(Y=+-lNN>IW#c&K6)MT2y2R|S!TXMQiStBJ)I6y{`NeGP z|7Z6i{T7NJnD1O)t8pgz(I2`YR(GGStE7n^!UFsC4durL#2X3TSmHgF6h92b3^3Uq zoryCEoGF%bzkc6ej4$uK;u_bIZYFf)q`N26e8~|{(bCs9ls~+Vp#DGmSK=*5oiCPR z+==`58M5mSaQ?KM2U^km-`P+vW3lcn(yfMW1L^cWJ#qf$;4Pa3f4(B#X7K(c-pnL_ zG{y6W*O6U8_8fx=q6g1Y{T%m?Ue02FkSFSSGiPt;_BX=l!K*W^%Q@XjOL^9){z0B+ zc&Pu+sZP8Jsq3<$NN40YLwg#1P3UV`{X>l%KlCyd`+>a3=;}d-=a1ACJ#{P3BhJ9od?i-LV@m2eO*#FPzO1z&^xSM-gjARzC^m~pu3rLEi>g^V#R6aRA8kY9}y4x|2cON@9WgO%TVBm)Fb|w@s0Zb zoCmG`F}FXQ{YcFLq(fdb=V{Va(jR3PIc~)5Ie~cC|IfjBvAUwi68j^jnEt@}Z~S-z zdaS2f|9C@ZzwYcqYW_~T_o2i7%;@y*l<0l3{_c^?yK=ha(|5gVZX(X-;9&hVoL;H> zb*YZ0h4lY${IRkBJLvHoi`GAJgttG|&z~gNadN<>WU;VwJB){4cXF51DiSsqB8_0Wf zAQI#IaLO;{ltV}R{wHT-UN;I#E>d5(i|-|Q*OMLC|IfkrQCIX-lcaScrs#2cIO=nz zpI1P?O3Q=jsV`{VfFC*#$@@M@y7kb}{{N{dnb(cBNDoTlPgBdAN#2{p!~TEHPHV^0 zrzWi%ilWwy!#}h7xqAfJbF)a_)Ad6KB6(koYwiEsYS1Absw;YWdgXqU`F;#19`^rp z57W3HdL}2GAE0PI7Ly+P|G7t4{j+;G@lEaPVX zUu!?&VE;cC^F>|JvoHAZRIB5KL$qhDnxx16f9`2o9z@UXbk;p5->lVublCsTJ=f}< zJ4WgByrlI87GU9x_cZeU^c?lv7T_Sht1Ei$X@A{Q>ezhQj<9k+v8-C}(EaZK=WgQMoX`*M?~i5GqWZ(! z2cUn5^s}9Q(9=1#{};ONn8!1@2&S2Qk&Uc4l! zA7YB>hv}q$6Z*GFKgOBQdV3uEv50gZKu7id7j+#_%m*(&#z?@{*yhKzb`S^k|G7Qw z{apJJiNHX4-!U zI9OlR6}^0R!Z;FYn$NYdA2Iqd(2vvdAbPonW51J6);^zflc7UDn){B=I1gHs+TVf8 zs@;w_bHJIWF+udoi3#=#HQRqN=@&u2g!C^u_B(lG?dwSQJ9K}Mu6IWJ3rc7`t$h!1 zaQ;7cz2&@GBf);5X8S2mnEMa(TS)(;v(I(v*|k5V`|b#`%Z)6EUj5G7=jz{!K%R#2 zUr^H4zGE$9VjkC~b)g*l|MF@E7`=w~_~hS-dhiBOuQL?siPTeEFFz3a>ZI3oGEool z&SwqDJ5R4o>q0s9|K$|tUt6O3NAoBzPRsk%wpTggfB7-izSnc9osq}sz$^V)L%N30 zQM`Zs`poTImekJ3+w^=ZNBl28o$Q#B)XtJ(+PMzuGDd$E^q7b0irzTKYZo^UC`huW z&WXg!2d_}$g6NG;Jf7Fii99+7Eyw%+<;WMbeQ$PD@gSi-Sf>@)(E++HS{6iaKBRQI zzr|w<9op7E=bZXtFye)-cc+#G(OZ+0ZU*ivo||_4KtaDfvK{@^SwZ%^y@|8aIrnh(KSz8?y8WSxtnT9z zlFxCdWy|vDq)__Pk9dcICkkuv6@C07?aSBt6yr|Z&tr*G7n~zCCWt=X;jGure&`5# ze|ug7=uWV@PZ}znm^bv@ezK&rv~^*DKFO8-V0@W&{U3P9uhkWO@&d2ZsTA#z z)c@yUUKq{>#~&xJt-A;5&Vw#b%Yvv!UC$pCM9GqZvex*8nYdga+qEw8IO9)i@Myo^ znuD#`nvcyELEKJng4$*JXM;1>a=xnJ`lAD?=%0GnFB#ne z=#a;$EBY$GQh##W7wOe49&hyui1!D0D>N>MzUrCAA4&22=|G&d;7}c)XC0@$o}&Y* z^auMA;}7=#^ZvE>?^&2!U#IoDeNp^qniNUioxkVzYCk9TEjt?K=s+m< zLF+s!+>^XlEpHy4Czwxlfv;<-_fSN?An(?G%*XzJ{vpkdvHs#5o(B zbBUwhdye;~dbyVCYdxwz%t!ryKK9+}ioSi<%SYAo&WJ)SyW&B*IYJkg(B3Es1o_k&YcU~giG?m)?To;WXo^9pe`s`g2!mmEp^koj*y_ny`L zsGrLa{?K!++7i_I%3A7=lR_r#=t*{b3?9Y(A0JcepM0*>qre%d?@M~b|M^rG_;Ib{ zhqG@zlIj`rvHzdn%lh$CZ5khG{K)hDm_>H<2X7GZ9!lp2DB6z=q#q9bNYbxy{LtYw zZomIXhx7mWldbOOT9x`yQ0DnjpXvznXMi`Gcn_xWLr|0-^{I|9e?Iicr_>ewyu$HA zhgIoE{WHjqU!kLY|1XDC>PKmj??-FmVgEmWjW#2Qez`Y|AA+L&=t%mF(Em;P-yA=5 zSdRU;l62dkL;t8N>J?S$N16E;F+^f~*T2K^D)tPrEB4m7AnMgUjUR%d{dkP@*#B2# zlYSoMZQk=>^|2o4^}XU?=xSJ9Z@s?|^PHZSrWx9zgFZCUeo$UeQ3t#uiFa*M-iFme zQs9XCQ`sKF$u8{wD~=;hhTo5_Kb3SRLDz_M8)=`Nv<{0yinc8~wxr+5slSAHr-MiP z{XS($`)mu*9!Y=J5(oSLissg?zK1z=DyM!}e+TLCoKFSnX6lOiw(#--b*`ZMr$FR6 zv=R$Dj>5Pw{f+1UDoQmji28n+louF^c1Moaqv{X``~M2c3;OB0a~xNk_4p{XpSeHc ze+9+=e)(1L$F9iIAGC+zA^um~Z2jriGrd3YiX8u~?o=u zR-pc0fqlQaqW*V-hZT%Vep3=?0`WEkh;umk@Gb}xg^4sDdi(hb&e*I2<4FGpAarN^;PClbBYP~*c zBk8gKub^{*LBrF(FMTv_WBL{K{|c;k>WT)fQ99vIMbdr_3qoN#yye*e-^wX=ey8>5 zLx?*I+<6)sM1za@J!#!6_(rn>Gs}ZqAC7K7Je>bmU>((V4jxN+^v;IPKIrHi(&7BS zVuhB$j!m?Fi@L8mKX)v$+q&2etZ$~h)`Ew2*LDo)khFeFza&L_B>Ma4D~PiN9IVTR zGl}XON%d&aQodbxSRPWR>;)9>ho0i`ynT?hFy2^6`<^5o;{O7Q|3hD;eKhthdV)yZ z>!d^cUqJDH=rC^|ozUL7`PMPX`!!5QG4WqHFpyX~zLdFj_C z(wz@oKIxvRN_)He#AC9ER|sAa@m8g8Z%Lu{KBhWxO2Fx4IU~AK9825Yo?XWfuPb<$ z6K}Z3OKfkChvzX(dtU?Ib(S~sXt%v}KojkKObgQ83|)89wXZ^Zw{XYzF|?j6xCguk zh}S!9d&d-RZ`fh{c@&(dEN9dyUi)}?ot!bgT~842dGKhTKk8MFm(<=q?@i)i|G(gE zvhQ!Vz4=_|n9oS}0dzgAZuC)AX>YIJdlTZSw4w!O$^LjE7I@Cqg6^&U( zcF4Ho)t$sZ%FpY}-yLp%IAq2p>i-KU4;Xu4QvPWmI$X-Q+u%^*ApS3)_&;_e#ec4M zW4<=1Pddc^1r-0suCF})Q#gw4p!3ZIi2n;H{*Nn37yo05c1W~ygXUxx;{O7Q|Kmn@ z@j7Arq}X+#`Y zm+f-P?86R#NV^^;{`=s6tnooKRX>+0#^GP4nH-#OQF2hHFm`?p&X<-m?RGU!ll=RT zbl*aUI;6UyX&)<{=(mMw`%OHrYQC){w9=j*iQ5<4ff^e`)Af5z!Y}h2l*X9h7;}&x z7{7*rGlDq7GmJ;n`HgNYboh65Mbp<*X*{+sEoy^z3&dyn?SApt#l%JZf8iXB4Wb$C zlg1-qcs#BlP6ap!X4<})ho%1>+OgY7w-mZRwJeBcw#fKBG(CV|5avixZdqRI*fH5( z{}FdJxa*1AQ;h@BUn`R^v15XB+!4gV`TxQ#mV1sfS_EA?fdmBARkZf<;_V~1z^CRaFOM4z9F3$fK9jmcHH0NT~ z4x+z|Uk=Lp^&)Xj1m|SSDIXrx7XOymU+Mp-zoh1vox6o&m?CEaZvwX)P^{tsoll8rt+XPME!VL z-0ste+aBDGmOKAAkE`;bDsd@~SadPCwC|t)oX6GgJ14h*WAE{MlD*jfFQWbb{B=&; z)9IG<^Z0{EhyDMeJFK4-M<|`>Us3-}Y`=mQUiZe_qltSjxEROkiYgvad9&!>zuZ>S zG%;{R{~n)1oX5byK3;Pcv`QZrj&Dx7XQ6vZ%YtaZT}r3xS*~9gyZHEGL8tsedhh;t z+K()H9X#6aFPP8qK>5QIISb?YeEel(7xw>)KC*T#EKvQw0qx?|eUGR7VbN#MeNDPM zY25I4?c;G1ThgMqxU`HOVuoC{@2h0b58z@Spsr})JYHWMzckIPFUR*FPCsx4XiN|- zx+svVq5fV!@2`&kiFA1Wf6-{tJ)?AD{E2#fQa=^uV0+%8X}1C_HEKpkzeW*v0=RSz zuxPbvFVX*hIDRor^_prYs%I=h{eKbV1B<)3{_%6O$NxrlApS4<)%v&ixhnhDEXBXg z#Qg)@mBiJ*`;gARnCAMolX&aE!#bs|Xh~PsKfQp6c5c{|beo~0c)sL?D*Jba?_WbY zZ$v7Vy_oj@OV(G?e=*JRuOY?f#n}HZ&erY)(XW@f{_%6Q4Y9w``Q>8l{}}390^FmByRj1gVw&q8))8apao{zyyrq}X`j2`NpKmn$j&!F$NBjPzuVh^R z<8=iy28*Sge7LO~7npCx9_;@YpF{TOb1Gi{J(_S%a?tsPlM7Cseqk7Ed`g(0ha0a8xsABY1*$74kQlh|BElx<^|DjU0uKU zeB^{Wq{IGy@%5y8p=y3LN$~50Q;2&DxTwFYEBb9+LcBKp71NAg=Mo3?|Hb!fOc4Fv zMRCNr?zqS%*F*uYTta!=sONU+Q*NKRSroRyX7q6oG`@f5k zzQ1yOzfP=4-1Xr8ZMiG;_Z!9fwnF7i++R7?uM?XQXB#-%iSs=9h4UJ-zTx}-C$_Y@ zC5Zb=_95NCSf~G&-Ib5WCMo`PBK`s3qn@g+XqA5MC!K#y$UoFwb^9+l6dbgh;q+Ja z89mR{GQsoo#Jfq4_`ihC0ahQLtVjB5*2xo}B0cK=OODsK52DrgCF`+GwfZ+ne=_u^ zl72z59*;Lz{pX}V4SMvqx}r5_C+o4DwR+0WmtgrZF>OuBzQ^sPw$ zU$VX_>z9%q&;Ktew)(Y~ChIYcto`drUj{wKmAay}>yq_O|L-C_;{TFvS{_8}^z%gS z_`!22_WmbP{;=dK=rJDk{n!1Rcz@)5q{oiTj9=9Mm)xr5LA3thM12!Se-i2Mg#I4V zcTd!x=IGBN{e#dyLi*W>`qLeKA?crl{u!&^a9X0isiVJ$^e;mH3hCcU)HieVXm8Vg zZ$kf$)o(mDQQyeXKTY}%q5p*RPbcY-tZ@I)bBIg6fW9Z`|4Py$Sz-MbbpP+6|H^uw+G@BNeXr@MNd|6`yZPx>2^^i5s;QnG&v z^wUYdBT0`%ob6vv`Z>_gv-*F!Cg?@3N&1ti?zUtR^uLmRXo6nknyf#P?*9k$e_8$J zdI@@TpQHaD>DNFHf7BIiek4IJa#g-R<@rngfqtu&2hrxG33_y&qo+K7$xi5ZTm6>Y z1U1Q%$45FAnXy}JRC0F-0jZ^Hm))gfr9oOn0R<%N7Q4H}##ZcBRIIrAOjmsj8et;ln;-Mpd}<^79M|6hCpaj#364=S3@b8Fpi`epH{;80y) z*EY*9E6=Tk`LEWa#n}HZu4V4O`?ON~)gb2AyTnEPe{loi&MCpK1}0ys^$l^FfJ60w z-J31HtUR|C=9Tsf`~Su5&HeYBQfj{%#{61C+%Dke5qD+@el;Y&_7Df}|1IuC994%4 z_gkFjVxL>PBI)`=H`wU*o>XeT8o7SeMuwu>YXrEXiL0KUi08M_IBaD6s(k@*CV+FP z;p|J1pYr^y-GTI||1Z9h^eOUF&Tng@9km}Q%&%ZiN$^O;QuQU3?67y3#zpT@V^qZmIM*773)Xp#K^dbFj==YI6F+a8Q z%Q_>CzS#3Jipv^(nZ*3m&M)g+LHbJ2S0#O7ero5JbtpeC_Mt!0=*uSNr*?i>hw}5{ zmvw$2eLd*2NS~CS zI{9UtC8Tc*J;tNF{PIcpsgqyU!TFQ6za{iJO78jPlk!t1zpR6NQtLZF-{-?(k&=Oz7kn-LCmjl#GMB2Ov9~o zMhSjhVDgo^(}{B}IH;q`%de!)vBEseIajYs=WxZhKsQ&(JipS1&Us2w9X0Z+J{P{j zx^CS^$e#PaeaLVt*N}C5J|~LmsG6qEQ|itm&g0-bNgQ>Km5^W7{hoBsK?jb!{K_Ac z-Y+hE3%@9?7QX@R+Y0OXRZcC*uc+`XI2*}6?Ei~DCeHgMua9*PkRJR0;;)Rp>Pg9Z z&M)g_kRJR0VzdAEt4>SSbADM5>$#ps*#8&*LHGYJS2@dd@HFQT?kJ`~PCI|M#mMmaOOevfc=?AN&8}UFQDP?nu^ieo~L> z-^JMf7n}XRUrqh)Y?}IKJ*s~%!Tx^<_EYlm4=+f(zg7RNNA>R|8PHc(a?d~f%|yLb z|E!03sQQ1&QP3Z2^wrgKowof}{j=Wdq(2GzQ%Qe$;{C1qXT48Ieg*tWWjtB}1Xde3X}eqCPDAym-Q*XUNQ&z>q!4&g5Jq5>r?%E$<5H; zX7oqbOVB&{W&JnE|GS{Sm-H%+;`Vp)%lcIRUh)w1$QR`0AJc)J|8VM;^%v58@%;ai z=atO!kGZ@QaXnk)m-YGJH;l*iml7A}|4XnwX?y-k8P_#U}93*iw}H5zcP;?F3$g#{6O~nQIcQLfv@14P8>Y{w`7sw z9M{J3%c@^y)*~IB|68({beELgFD^I>d-9399Ng8!{jDUwvPI%7ID?6^0UWIB^74;w zO@2A`%ghO++YX&M-}jH7SbD#>;Cu+@|CzH47eg{*X*p$%=O4c)@=N_+qTiRYoL{6ylOE6iEj>!fJ^zGXll7cuX1+@LBTe;V{>D!J#McyF?v^UO@j*O#6PeJ#@ON!D|onMrx}Qq=#KW*hxU{gU;Z zXJ%2Jz4QX;o00y*WIgAZS(IllMg4zi8>2rtH(AelW)|hyOFKf}h4il_>aBD3EXuQ& zc89*u=ubH^QE%m$SskeV`as{G^pg_xR-T!Kyh5#uO9w$el=Ocj>a9F8i|XJ@M?pWv z=uf>MQE%m$SyTsKIuZKINdI7>-pVtx=8*kUpufuKYt&BETX|*{_T$?Bnb3nLFCX9L zIxhTg@f}d{JYhI_?L0H{&e*nQ_Frk&&;BI_R{B}e~I){lJ0NknOQvl zUxWTlqd%i+lHSfUvopy4ccK4)^kWnBPM(>~^Zyg*KPUZ933?~b%%(hh={L}SZ}ex@ zPtZGgW;W&7OMixb5$We9=$$+>oAT_Xe?k8b>31aPojfxedA;ucCD1Q7`m=f^=$$+> zoA%jD*Fe9{=+DlO`^2a&X4NsXG0*gUQU71MgLF-#E_}Zr{GAB|Jn^F@(fcL^Irzj| zL4K>QnewZ+VI0n;e0}L&@UZ`rmw)!d{NACA=N3hjFU50@*-sn0mX-A~mX%i+&p)TK zY>&tv^*DH>qkMfCp8sFwldh4}ErdVu_h*bH`WK)gt?=s$vgc@Uk00P)c==Z9?HuZb;H9z%`0WqAL8SsNwu{BviO z!k>aX%by0P6R#t9U5U3Mr9UCX_NP8^^1&%Iob$TMd^_qN^*C$P4lPL62fBfzyHe`H z{-N(;SuLB_Q-51cv}+#m@cjQW+V`LLAAdh0PEigC4)*)How5I4HqO{}eoMwA6; zrjZWs|1XL6jqt;9q9e;L*P&;L24KZ0WU^DuEx|6fM+|628}@n-GM z8oWq4)c==ZzaTHaR#B;cTtIjfn9czh)_`mEeV@I9p3H?J9 z?w^L0iSr&fln2zg#`4En4;mgzI>i5FU()^GD4jp*3?uZXVNK$F2i{MHSNE87{>X>+ z@#limh&YSD`JFg7TmD$n)#;a42Cu48dw%@~EWfOJR6~0HWjW6OmkUpX*029{>HJbP z8_~X>ns!=#0(hqwJ2KBt*H2NcCj4u``I$IpfO8gc9=H6les{DX?IV`s{r}~4N%vFf z{86{v0CCh2S7w%FEAs&hkgSHZ0nq5!L^fqyE1f zdAioA_ryvVcj}?Q(4R)=5A9Dk@K9eJQ4a$OJNgrEBzR*CuR+Un{>X;_l|Q42GZ7rjcX{~@=3D(^ z#nnbrNH-ZeDHCbANBBqu;U%#q5i-8F~e)rEuBB|p$GiA;QT?Hr@?`p^70#f zPTxmB{Z=IkLbrl+FF}X(PV3b73&Z(C-?MaATJ_L_;O!(H-v3|zp2B&4}!B~XDr}alC2!itian1qfT!r!cX6k!bVf?{*pb`Y3!?;xAbVVKLFmBcTFFdi7 z{>TJD@YWL#`~MZq6wdQ6oSxPnogjpq3y`mAyIO&hL!9k)|EL5(=-{{3;rYK6U5&2! z8Kv|`CJ2H@b;K3e|F1yaEib?MwQ2p)34-7tPtkVa`#&oND2(Sf-*5Y)5(J^^MLInH zw}STlEzU2cKQciOyphDi{(r>;V@Hcy)B2+m1i`t2IFrD^zvbn(ENAi)s||10iL7|(B&Vf&*J1flzk zboW3<`~FrVKMt{r`%s#G9YiA1gm-f;?Yyc7e0UaN5?g{o(we$xTML68rv@ z$OGl&x9w-^OdL+1pJr0N(BvWFqyE40aE15$wjZVS&&n5?VE$G*Oz#|r}f9m51O_mP7yeR45wok+aJyknxbBy+jBT{ zqe*vVDgB}Rpy_4An*bjEEib?0e`)=(@`I+ci8BS9D;37`I~CggaDLDfaaa3uHFVdI zZgwgCq5PmJ>gSqwBX~G>keArJ}V z&}~pM&+oQf-aoAGguh#-zGSTmJop@P=eB+Ht2$wSH>3T+%B|qhzCX7Y|Nfo>LEi}d z0MUscWAKYyTCHT;)&j%W+3qk$##kCFZe=#L`(=ki=HvR@4=F;AMkOuFNtqq=|o zdZ`QhVMW~j9{LNU(Y=HnKM)V~|5cO+6y$mt;a>_rHY+~_MK~h#w9j9K_`j;Q@uT1^ zs~=Rl8TqlA?u+=p3h_=}e!;)#`=LjEff!5T{**_oY6?zsh4K8tmP!2(s!cy!i2m38 zm;*iHrLv>&Wy^k*UJCm!Jc4wcpzEe&xbJW2?a$4NKEWT_f8lAwDFCOZ;q+*nWPhk8 z`|FY(`~Ot~NUwfZJsL+U&5i8uLOSgKR}ClKm+9?qgO6c{pGFn-_an||aK;%<&vTRP z57lJ_;A;`+qh# z*BVZ*W0UL;)nxx%(xd*r>Ne6p5oGT`+Cu|4h6RYk5=RV>bayWRPH>E$6PpoeWGNZ-{+4vK?5DwLgD=gY{Nke&4Sg zjyo=x(||ar|F2rAFrMG97Cp~`I<5*hVLvp_A>AtIP={6b@7E*wc^2hIkB;r~+jec0 zrvks=6%ua?cog^hy(7n2_#W%}7$s_4++1*m5C`!e;Y3}2{~6XeS7~PSd-5`l;X$>W zyd2qKQYpBoTdMY6T^`&j3hVj()$f}o##c$yUs0EKUTt`*_Jdd5@CG1n2>&JSd#m}o z)u{ikK8F5ow&jl%N1H!Lx)Y(RLAn>y&D+r49#J5b5@E-S#5)VTnua&<@c6uy6g_X7 zQ=MXUZRio7oEv-{-6w*81bvfqYJLMu0P#IQtxqwf;C9+P|#E{(m*?{|60p zICx>i#5adS`?@g*pFe6>KHq1*LN=H5U=SgnI z0`=&c5QX!-#gk;mli)pLctbF6!hhNGL{N+$ly9tl5&D-&KVLp~5apk$d?D7m7L;$S zejU2ENvEDW4f|ucyN}5%3N6q-rW@K9`a$`|>JPv}eMDaV&{lGMh3_?NQnM|hgpLS3 z<{(mosfifv_!no6ABJ@( z{8y|$Fh$^o@T28%q(}XK^ zH8sFH!|+BHr05S&bbmZg_SA&_Jkoz}&kq$4g&*@tR~Nc$((Nd5eyB$tg-GxyPgrvS zc!(?V@<;VfF+b#qh0re|dvN~02IEZY7utSseZS=r(&7AnO;;uJ{84*K^g})BC`7^z z%m+O#^1xhT*kMLjix+^Gpp0|SCT7NV2caVOWtY@akFB0vcy2P4$ zz{C8Nmp`_h!;9x#asTcn`yK=DX@&FrvCliac>WdVL9hLN0lZfXZ(N4MYaGkx;=H$r zhx-2-tQ+$3$MJgae7~U8r=)uyx&=z+`QtdR6YneGT|&ya3%Z6s@F|mS$i)1>K3)6u z1$bW@-uPHvrwL{p6qEi3=xN_S{#$C7&>r!6sc9Qcqu(8BwV8O>|F1!wA}@bJ?F1f; zg(O~Uh_!#H|F2o8aGpQm_5>b{g+w0hQ`W2l5BAE-pRmp0h3{hGWonh%C-Q2LeR%$V z4eGm!H?cRx%l$P~xD@@?n)WGcJuhQzc_s7wiC0TqSXU7FpSW{wPL8VNMSm;aD{%5n z^Ot60AC8mOSpRi9Vqd?O@`8!WWIPT3uAlk4wTS;~DgIwlka{24n)VlK5&zeoVEnn{ z%GCQvVQ*oyT@iL(LHEb^f7hN)od4W?q*9CF9JMR0Lu=20{(Pgqw5RklY*(kgsYt3$ z+#35E)n04sfkSz~rSCc%cMP*Xv|m|^_`mi-W6xzLIUINFGUs)&r!_cjh%=Mo&i7IAu4(+Q&dvq<(zr7o(MF0FmJkshbcRhHw7~U1_9iBVx zl6W16hyDNBdx`gg!=w0_(%;_1dk8$L3rtq;)rI?TXTOv)jC9!luYJzgF}bm`&!BS@ zX-6IxM#Ax&LwV3zod2(Vm3R-z`KkBeh7t}0p+`UIarqYX?-~7+Q{=jrun#pPd!5dq zddXTm|G)Ng;>~n;@o^CM?+vo=8}Pm(-b$KpXlLFB(~^_doEk4#>-&dP(wp1I5g@|46?S`sGUQ`BN9$eyD>t(Ld`*w+6b6Mt5bUlKd#t zX91x~@b(dJ8+bd3hy8^3yKuaSy1nXU<42pSq~8bq0i(aF9{J(qjctxGx^-Be)>R~3 z@6>*@>4=XI^ynDtk2Yr$59{{2>cm4{YWtxnxrRBOhLU;yw0wFlW0_q?6Bgv;)Mrn^{%F&kc&Puc!#XN2f7)AeT?+eSW4N0l z3Oo^dtozy?)c@DjRdUatUf1$Nm2Jd0Xmb_mQ2$>?_5bO;O7tT$=Eu#%LmhJ+)&Hlz zm%@*bqWpM(^r*Y7!+NdSVMey)hn0u6d6smj|F6qeGS8pUzeGQ>Vt%|$JiPz6t}pRE zPT@yLQGR?udOZKPZjjMmeSzhNTCSr0pncFf?0?sdCf%SC{m72_v6bvV{eRu1#QQvj zA0b8h(H4KM$JJ!$ryBjt=9V97xe|V~twy>T(9I#;@RIzN#K%8&C&e+Tr4Pf9Apo z1$p_ilh@slV*Hp%`p=-pd{O#2=UV+?<!L<({r`H}|6j*(1pe@I z7wzhi4*UQ0CmMgQ8&G1uWX0@lNxT~1!7h3E*DXlVFCj(tOFQgymA~sz|6hNel6(I3 z&Fp?rfnBr{)j!sw{=c5~{nrmG(U0tyA6S319oYY`NBvp(asAgR{0J$^59}+o9`*nA zIZE#NH?*<+P=Q_eaV_ak|6h;#kGk&-V@vWQw`FP+gBydY;e%e>i##M=!sb^?B5#ZyHYKzkL+)c{8*2to1mwRjm1V1Ja5BvZ1?-)C7#X1=N%Zw*YF@9hi=>EX- zf9p}Nlb3&Mn&*$&-$Xi`|F1_})Veg!9|;Sx68w0Pct3)Nd8c@{9iQk&NHKoAOZwlT z|5M35|F%1<{;=})_Fs|?=l|=MlJ4CS##MHLAHNe1&;PAoYk0Sxl;}rDF@B(~p!;JJ z^jk=Om*t0*x3|aNY28lfP$!U=fBOgN{Xo7QpC7bdY(Rdnp{&Ar{vD``hySw2m7r)p zI{3z(4V9p$cz?$Ya=nh$DJyU9P@8m!{~L~^`@SZ1$?H_1@*-TPIv~!e_SkS7IFt|E zc~rtW6{>~x(K^+kBk2+UH_$o2owF?at$e)$<@p;>|KD)FvHwn0r%blLwPpV>x%ZnXsaLp9rf3F#X{--Ps2taB7APw#+pVcl*mprd#{_i^VOh3jtlMXlBHB-;O0 z;voKS=xpwPSGm|Zid07q2>nB(&x4-o0(V_v%>yex??BI8Y{341Lw~yO1L@~MPW{~2 zJm^5{$_B*$4MT~C=Viiw+4De9%sjxpM7QTC=tmp<-F)8Q9GIbfN>!&|DI<` z@FOekN5@l%Hy1qQg^G7?1&Z9i1t4##6h%pcv4*#B=p-Adp0 zr4szePVl1>@m>P&6@~Ns`>^hX|8mAvNHKnlBt7=K8|IV#2AbdK56;UwVjO8du;1T6 z@&3No)6VY#wLppXK>uqF;{S%P%>C~_I$?ebwJ=}gK^^ZT{rAxSNP5l#VZRCx;=YfP z?pNq2&fou93H{JOt+3I(1P|@5{XqQRP;BgY;HboY2q~r?J|z7L=&>J{m;Zoz4@90L zsX!s_`z`6#Lq~D`fwxNVqhW#{|05pa|Asxv49|ZM@h|+BGoC_<@nbjX4|*9JwH*4D zR=l(J6`g2bzp*@Ym9@}+=x@~)GEZUoWMW>_8{Wl&CPC%TAZoHG~XgG=S)Tut{ zk@s#qj`aLol(Vns)SPrDLq~D`;WDZFA+!J+3+X|0udrV`bt4|)|Hku-9S;w4`$1E5 zKXgL8QsZ$W_Wv8 zWN5Mdg+k{<1{u4Y&XBmQsv-Q54F9&X;D)R6;1{}k!}hW=lpfBI;uXFBKKonIr}Qs^koKYgK7 z&!p!*a&o$cZ^GyB8!^I;Pl$*3zi|`U@tEvSeQrz?xFYntzHEn{;{7vc(!6x)^F*@h z^PPEpLHyrD`~7FGb9nUJM@k<2QT?EBd;VCO2jYAB*5kvvi_}AX!k@`x2hRUDac@;pHQh*$cB zp4Nj+J)rMP`rR~cLwoQvZPJjj?7@1j`wQp)n}!=Ihjm)>u>apQ zj(8u%dGsh;a(hv|a?_>Yq5b6Lzj&I%i+;;RJwBYw!}_W1n+Dzth4cIuueHXt6_2_s zC*2(AZXn&fQjBYQL`$^O4&vPk9`=Xw@?Q#4j%)RZmiW_<)3qFN?gi(5h4K8CuD8au zRrl(88tEQ^?n%gN>ed(56(;=Kpn$Hd#~@M42nSZ2kGu0_Pd{(lq3rM&!kMKo@lx>i@p zKQ?^_-9jbv{CU@xJZ>_b^}XwKvg0@K{vzJGRO2S3*y~}}TZr=?IK_tZisO$um=gW` zAnCCG-?Wx=rSZpE-@Cp9! zzc!A>Z|Zg4wr4-_a4xeM^Iu;6Yd^<%u_+;pGwXae*rV3b&1Zv0b^q713(k%D&fm{>wN^uZgI2-sT}s(DpR}ubIMm{_Feg`KmU6;rQ;>mUOM4YiD$C zoK=eX>a6qKdJ?ZQcvzR@<-c)#%J~{w=erFfP9ZqpD$bkT>H8e}YpUTb^0;o7lCB?g z7b%(Nzd6PEK1Xbw@0e3RuOLS~*&^C!4)IXm*^D}jy!~e^+@b!znfCkh^T>`cj?sG)(IAE$bRr|#shD`!|8KrWnc?~K-$-6Z1VyeR z-8Pc`LFgYd`nNM_o+ifC1bYq=?`iN}Al}^$FR7g!|8fr}-YejtekCveZO&&y`(leo z+`e4e|7?C2ypI&l^WWioHssNJ6RFxiw>jB|{r_g#|G%?<=A9Gwb7|kQ8Teb=3UG#)YbHO z$NB%}^@jIemcvUJ4>8`&#KZT0Hg6-|eKhYlj$_@Xi~eYL#&_dX#zQp~$d zcU(Sicw5SN8CxhXc>l~)^9~d_?{eQJJ>vhC>dG9?fB#8mp2Rk39dly#{6RdN(`-53 z@II*E@RHiu^$+zN)m~dp0q+drjdFMi^DbuJF5=Y$5A_3i`5&nF|HC>)ig_2~q5rgf znc!tBoacWyo5q1tx5`8PMC&eq4)a&p@!^ZkIB?=!_>G?|XJ3v?d<*|66GP{}F#LA#7)793=AaoPlmH?Ekk6 zQqAT0ANQp^$;m77E+QSC|KCFA{2$LspC{oP7&%$az9w%X@o@gXsRkL8b5x5|5jbXP-n4e4f_BDAw z5(n{r%iYGVPtL-PJ69qRvE9wps1G!K&NR-$ovKa;nPcu#@%Eb&$+t%nk! z=D{A)dW%-KOIi`yS`#;V5CeDjZ1q?ysE1IN8%y=Z~0xh>-nE;x5l+qx9Z-Dbg2JtDK@&# zPb$T@cJ?#fsUEro`~NL#h&LnUxQ^{-x?e$dZ3G9KZ+ZEjtM4yId?DW}R)&dlI`Mu$m@S5@DQI$hcYlI7 zsQ+)J{r;EbslP+J64rUkF61-a=^S<|_WxUtRaSWZmm?isY;X(9tol{=U&ub}|F@n( zydP-%IC*UMV$z)fT}{&MEP4E7JL`P+EyTn7e_K&El$ZZipH$-~q}b~`!j_(|TXFus zwXwo@{#TAaT))bv{l?Y{p+h{Cm;Y61{BhR#{8Pz}_TY6^IM4q&wLh_SKEDoe^1ull zj4uD{Unt*k^4|QWq{H)nTl*^+?!S-bL+W)to7cg7*ss>XtvH|FI@IvK8JKFF2SUz+ z{86Mw{eSB?(yRJFme+#H*C1MyJ*-#W|K_w5sL zUcx$W^X@0!b>LzDA}{|tp7*l-ow`-H&fC1_iHG<9w$4>J&;RaXd!BOLD*tWL-3Q&n zq?=ocdFrh5`BWF(`UH5-5N~J7c^X^i^Zy{baQ?sbWyAUYW7zI51nMcTXic<(F;#lk14=DP|uGq!1UTuK z@tv@L)Q)7rq$`FF z?XPtoksV?Da_UyXFK2&Qfb~na(^~L0D4gg2bXxK{0&n#Gx!@wwZ-ssr>G^r!#CR%5 zR{SfNK)n54#U+0MKxpncG`^TDf2y!TSg zJ3+DM-H&8fHaN(y<>mjP-tSH`?_zfSN4)0XC^CK*o=AGc|82vK zJ&OX0k16I|%pS^5wv7f4^H5&?qRSj!!n}*|C_mXY3B0Ka=lP4&^NFgx66Rfu*N^<2 z0Up))e{15{moV>QywSu%{eRm{#=hUSQ2ch{UEvj^yB#{(=l_0u`uLrNB%*i zJna9sp}rw6|M#ns;2df1bgvlQAIFu# zA1BW)oKL(r!Fz{z{Jk^%T$Au8mS-1!L7Wf4!TKaG{}1&$H3{{U!e2;-^Z#w%D4FN~ zc@nJ`$$7RghV$&grNsLYyq}3TBWa#Wgq){6@aMXHe~12W((`vZlk@DDJw1HlA^vZp z`2W{MG!K&V>^QFm@eu#FZ8G-#rM}k~&Qr;ArfQs5k9ga`+hchDJKM1@UQdbhS`zP| zm$6;rJpX?;S>xKOr}XG%blb~AS49i`|GiO)aqZ;UJ&K4|9lRqA@9$$$&eK?)-D4ba zjsxce;@m?1IPty*o!@Lf6*|mi9zhr+JI_pl4TgZ-c!KyF^zdf5cjz7G=?}773H7~ZK{=dCB=}O~|v+neGpLnSMZ*OmS|EBgQw(j)6K0({n z1ssecdHMg|nL0n{@dxP&pzEzkbfd-RW7L z>=_3A#iW18nTPS`55swA+0&EuKikKHcNy{cy@Ay0j?FuZ>_h#3`*g!wJUDJ&!n$Mg z8W3+bc!;a=@)v*M@RHXZo7a|jw}5w>!g+r2dGJG||;(}7lQ)k`j ziMoy+kB@-&gu=m&`6=gVY~AU3DRG_!2lWeO*OD3X`+!kAwcexZc{Si^q6 zRdUZ?I@9t)EjN+wMbdo*-S?z>zGOf6gLlFXUT=N|Z;|0G%Sh!%o>)DF9(jrO1N;B& zlou>h=RQ$?SkDRd{GD`&|Jy14FMFBRnONQ*wPZKy5Mjqk;vxQTr~UtOKfcarid<)U zl_Nd&|JzM~_LtvH>!tIZ-(CUf_CR;gwBPa%OW_A~Na#l|dQNsnSubNp1;blWBc&gr zLxdjtUDY2uszQ(bnY{cJYMdwJo4uNm?g;3PRWi@VZ%M<;aNHw*a=u3_M|LK4hZv{5 zx)2Zb{~f4X%gbMxnPOalqUJ}hzN9}Bda4VoRO3AILoHj;eMgWE`~MxtviIF1FyT`t!|uRT!j=hKNgU_C-jsTtXAVZ^25qsd;LH<#QzAovU;Rkhy z7~lUAZv=Rh53K2s(hoB~){!3Zf5${)&l)w(BR{Njz+SsacR6%dl5SUt<0{LYAH9(; z>;AnOyxE4gwr`4Y1&W#Tw4_18mxBk9#RkNmK{-_SdYbhklw7wPtt><4v+m><1S z$I^D(4<7PpdHL)5r}D$hkKP!ETK_ooPb#_RuT$eZ^uyUl^d3mM=b(F;bO%cuS6S}- z=uP{X9j}A;mf@`*lww?k6gfZen}o)X_n`lP^y>GQr5`GwhvT_7o#*WM1iCMcZbS7_ z_(2^ac*uuzdwvJrkHotqr5}2J^nRQ4ze4{T>DBmg|6Kp6Vb z=RDG7Kqq=YX#LIV`@O1e8P9jKyOAS;*MxY-fOkCEaZ8GE6;kB<=+lApc>Zr^4Wr+3 zl-(aH5Q_WuAl+He!7q9FTP`fIKN`5>s?RXu)deq8;XHrKV=4Lr6g95;(Eej*Bj_(M zdOR}`jdR%_Di8`kXuq%%_5Ynz|KHlOWIw1oqH*;Y`GNZX&dy}Vld1fmaW#+hIRD?7 zZ}d33VLzgug`GJ6-`SsZZAs?rSJn3-5-CE9_Rl% zM=QDKqrPPM!Ru}x+Ar*!0No_gbtu`7SbxxY@6M^VCIIf)MPy3!uI@JGn-b%X1q%NH2i^FqNd6}O)$>~;D6#kDmy9~!^U(5%!{_UI# z-aUr5v#k66w~~jw5$%inwj@2C|KCZ^1?(JYtyfvxAAP%$4(I|LuH*c-v#^m7&P>sxKVU?ST6K&iO{a%YF~vsx$PROuF}>TR=MX z9==+4!|pJBAx<*Q+b^;`>0D*!7vOzuc)Mfo<0}O92l`L@@dNZf8T}qV&A37yrge*; z!#tChzo&7D8W?Z4(qIv&;w?yGQf6s&NxKeWR;}g=agnqTr?=4E>2l5|% z-wn`hCEa!8M_6aD`y(H}#+2WdCc2m({}FE&czcPr*7ZXn$dCP`KjdZXqUQqk&7<|o zndki~8{ICP|L>}5?z``ITCc+MW806M9Pxz&{4aVAq#xq9YL{I&|KD|_;qAX5zFsLr z=tM5mztYYg3mO6K_oFDc27tk91v%a7ZL*BU(3ZM7Z0 zCHNr`+7GO=x*a+}kNS(!AG$A%A1{!uJ9Isj%<~T|D9MlP&=38ah+bkre=&3ul*|hbJ6!4(A`bqW90zmq8-%{ZeiyOd zPU7PHe;3wwWzS&~6a0}Fb~WwmckD`+oc~A*LR`*zw0xF^MZ2YQu>jl_EY^SuJ8I9ddxdzPx(fv=ShEx z>$`q}4*P7aD=KNeHw@>9{>@F%o)p)2q5i+?ABFRR@}DNm4~fw8<7XOIOQ2t7^cAj= z=UoYTZ-0uzyH-QDfpjm^Iaye*<}9mqo5K8}HtLg8LL~e^eL$}tsQ>TUVR#i0AH#o{ z?`CO8=!S@g{VA^R+UsTP)^abXsGfrg*PqZH{z{5Q$)IL*f;#|rR(9>i{(pBB{RctC z9dewgx_mu)pecbH`Z?ev;#CLlD8sAN+vU+|Wh!1X;vEm(Da3o<<!8H>ToUMLazJzZ?4-c?FgEcih5$!A`eC-p$0r{(m?8*F63mw~&`z z3f@D+YXx3Ah4X?c{5x(TuW>1OFA=XZcvydxeN|qv)&;A+J>Xr^|JtmI;&&`GBM7+Azpv*iVUx6BX?ae6tyl4K)p|o`=QW}BE9;KsvZYUwfNp!InEfA?G^_kwDCo(?}a9u90ly8EC* z{;BW#T*-dOt)Y;F<7Hqj@v#5j{j|b)!QoX?`H`>dKm*5;{srhU59Adbp60v51JQ5V z|JR_KuVlFIOB6?(?_rAmXx*91Sz_D|yped=|L^|D@Tz0I4gclDk&vR}$Ux*(+Mds# z|AO>0C?29exNbcV?WJ|!LTC2*LG|ZK^n-S}(fl3w7V)tE-~ETN!^gRDq90K?D{2Si zGuobiphvuxSKvF}vsN#XigB=zbjzSK`~1LvrUXA)<;MG?n0VO#@7}D;@PeRnq8}l} z^v6NcU(Z6)0l z=%$mdnDPn{KWJdJL3OcB>sA!bqj5!f#h%&VU2Ay9=D77m1rgI+=r6*&*6nZ;^tY4# zec29S-W1xy`w)eqZAjRz7u6u%-QYc7c*mXM@@W5&idT<#kAn9U@n*U_+JB_twIts2 z;Ne_LUcqt8T^{W}Qt|SL_Xc?HD4Z7@-`?Tz{v#FdBI11r-p9my$r@KyK7P?O(tQry zH>6us;<)PKj;o7qA>NPRVc#vU;DkoWz<0{TWd#QQ3 z*Yh&=mN&eUno3@*&LQV%e4NGk>kNO-LGY^JqFkJ0v_%Q1RU4E@^SionWDw;i zd$Yi8MBG0;oYKM`@%uvXCxNE@>PhxB1Bc@KsYTwgf}`v+aXNu$7G%-hBZ-UnznAv+ zr+(^i&9o_*JC(TD|L>(dpvE~?Kd8rk#JVu(deR~O<19{HL5;%F^+Q%tKOoNNafCPCuzSC z|My;_-1dUgE6{ti&imAZ)|2i==y0B-+UxWz=RI22&%%z@R1o8g@{qlEfrovm=G`On ze)ax(G`bWeN=ER^zc6bW9=Sg=%%6fZfNoG;& z&K=$7`v%kgXYV}lUL)Rmr{2yKcq9D4I-u=A{eLgz1!wlL`bCvVBLCZx4)K5Qr{=zA zUYoXGLO*i4=9yOygdM!Dd<7ojl)Qp7*Ch0dq1gR0iR@Yk&Myk%1!txCzUScCr27N9 ze@HjIH2#<^i16nw;-UV(m-2wKmZbJaJ}NG5E;vsT2l0O|=7YR~vpagng#Rt$h?Qpz z#yHUZx&^wOO6CP;UoLfFz8pS3W6ztgW!to?-@0=>xv3I%pno-QA9#m|_m>>E;k;QZ z;|Eh@4+#$PGsW45{r$cQhI3A5I;YxSQym*dfd!3Ondr zWFPkb`;JpMFF5D#l=DVxtb~3)`EfGzry70DPBd?vI_VJPFWUbzp`(3%&B>)1XZ5uw zp&dicCm#0y`{*2?=HIEu87S7g8PbF}sQ>S~!1!}+XWJjO5QzJCARV6n+m}N+_q(|9 zafWpu)Apwi@$mfLzAnU5-@W1WS*`=1*#1yHu@C$IeFcVdUN`&wFs?%kxt#9b8@d6c zyUKY#tdXv#M=LAxuY$HFg%#~{9q|T(H=KBj<$fphCw$-9qG)%-_#bi)aYlnP!EnwW zLiw%z`xX{aWn99pXNWfmJmg983eNx1;n{IMGt4t%e$FQz>i_$w{$J}{hiA4asqOon zc&PvHyGfbn1+|K)|D5M=hHNL@?ax1Q<7GdE<8hrFkHVjbqC65DhR zFO@$!&yAw04+UDmxtjbz{NMMN@u%+3GVhK2vEuB|TSG~mQ|38e@mHpWN z??+yw+OOe5>H5L0dkp)5?7JD9I~B$Y8lB;^SBic}v=4Pv-4FMIi}q9YHM-W}rs#)6 z?mpt;{C_{43p83sd9_pb7+#%psQ>Sur_Aw!#>b`HCq&~yRV?IC3&-#98pK2WfB)OW zyVBVw*c27^#XJ~ZmpC7Q^O50P(8}7sS@U~%Gtzwq-PfcWmva9WS`udXoR&p)U|*p7 z>j&@_67Oec|Hc$}Bif@c>3@U%52J6=-0BxA9~(ZIbpJrNgmk0R_KV!9*maNLHxO?n zcx#FGV?w_eirp{w5oZ%PTMVaZL(3m)z7MB;!2X@kVZ6#KXgZ`c{^)cp>KBYF)h`Ed z9&n(X!g)c{FH`$N=~%@1k~nyt;Q->Kva4C0)OC;Hi%5s(8xM%ewonGm`lYOUs1YI( zDdmwEC#c(Ke@+1J6lI1NG*jPm4C6;w_i!n)heFN>w1eiH0nS;5b74Je-dOqAh=6qG zL5KM#ui!%U-SRNMw7(~zEa~XJ?>GW^inb#gyhaM=1s5(zId4Re7k<$EKY;rGf#ycv zye^G1%KL=wLb`7bbf_E1D`-BTG~>*!dyMEtysqGNS2!1`wwwIK2(0 zMLpXewGaq@Mw4y;bc0DZur&VIb&nBO5pM)|;L9s$@kwfb+`7kzn}{<3oJ$nO3tDDT z-jDv_y2pt7Np}Twut(j$rP_Cd<1DN%n7T(a&JyYYBiirDWZl>;$+P*!+dk#FD^Jv}|)PGLhV`N3ry#n2vO6CQvw@RI|!_JFz#e&;u z~RqAG_`m zwkuUEB9Fp;ABntQ_xrElQM_+c=+p@uitu7~Ir7Xes)RYchLI^CxV?nC?gcJ1W2R`rk=CF(iB`NeP! zpiXe`NM(%|w0l?04~&z|=I;(3hrc_S{%)oEJGl-f&Lg#}j`nw>4kO;_;GJ!F?K`HP zM`l+oIX-dD2d6f1-lKWs#NAQISJb#WmU_ualccOl>LM6-Q#(Wj)nMN=2;J62gUz` zi2nyKBRd{;`p2R0IydS8vJ21u9lX+TI@|uJ?h)(KsOLy`HFOmBJD21S@`#u}?-CF3 z|KP1;N3uVfV)^qYapr zqW0NEJe>a@M0;u8qfVY@QPG+65iBuoB_!#274c-R| z=LKEW?;nTp*8YxnY97`(Js&;+?=!>e)h@Uy z9_{;cUw3#W4^7RZeBdDV{|C1l`|^%_*3Gb{(lJh zt-ONn|E8QTHj(EG?_j=MryM>iH6e3pI`o;r#zl zmeCc|NI73ZI}+#1XsS0HY7Aa8;>~vEi$&4RE#}MU8e~^1aM~G8VMS*=n)S&d@_ZRx zk9eKI%Ojq8uRzT|ySsGMf9NlT^MbzZljez`D31iE1#xixf2f!^uUP(Ab@wqi-_+{`;{PFv z|9$^0l|NQJU<|J#i2sMS89Vx^@34jQL(hBZk5dmAGmY%R`TwE4#Ca}7JpjM|H^%Hc zszFiBqqyJi_eiHm3HyINV#NMmK6ohF_aSXhH81@BG{yh^7s&Ci_Wvz?eP6 zYYtv(!yBl+W0*AVoO;06O2i4@N9stNmu-L4!VvcBShH`b=5>RvfOP+q${$^b7d%t1 ztmgFwufO3HwMerrP$6D$kniYr9t6%1!?{R3ZxY2%D}NqaNV<{GjU`FI4khg%0+p`wz)?#t*Gm$`bc^ z!Lf)Vy5HXe5BZbkz2(jao1#1l+htri;(P|q7YgGALr=E+vEt-7pLE|s_Y>*bmC7G0 zPL4Z`c#FV8T}WQRQ1$(FYd$2$$#EussOJ3(&SHh}f?+|5I2pD>bGm={9w*L^)cx@c z*0JG#C&fqAvg%2{a3+a%%_ZJO@U|)(?08s?UmYJ^O4LJwGoCoRz`?pMuK>@Y92x$% ze9yp&kK;_fP|Z8&RXeP#l6k@K#-*7*c6=O%`koqZhgAYEgLn_7o`8%P~LFZ`QX$x z9Gv}$ryNB8z#oo}b~y1dv_nO<$g3!>jh{@sIpAGyc-R|O5C0|VdE$Ktrl{7Ioa=~l3plqCXSy|h z)N~O0^znC-?k?!=C*8Bo_@VfyEOF!GcD2G9CF~!SCHw%F@Mkdb)`Pd1c$-tt9}`WY`7>c6 zadv=%b18WR6N+fOIq`7<=D%uBbXB!7<(13}Cfp!(I)74LgtNw2Ao81pbx_R=l@SPk zZ#VZlY(MT-h3>arj>oW{A2okhraJx(btZWQ6Z_l#s0BgrUnbo#(4DAcUNG_6(#;>s zUQ=JJR;C7cXA*Bsy7|NH1Aj2?bvvI6&iRIOS$pewL2JF9Ky`sK^`L7&x`}iyLC*_z z$wSSwsAB(hM)Lx*@Oui)~&$>YnkWZT|_h4~%Z%TjpQo)cRWZwz=76wV7S|B%O5oWk*DBF-mt zd*C}FWv(!sE9zV8nfe@C)GxG8D03BbGfCGkIUg{VV0`78FDeRut|mLK1&`_gSA4|l znM+aLMB{WK;=lF>`~Na`7`rCh{;1>T$e)Kvhy8yU+W${3(I1Qu*PnUB!~Va_Q)EX9 zeUXfmbw3wfl?R78~W~_Y1tlXDH9^m zKRo}j|1Sf( zlr;a_Ou=FGKPFs{1T| ztabU4BGMrqmp#n1!&RS_^)3S1XmM)2QeS~<3|79uuPd{6(k0RepqC_qU z4&@PL5&z3l{Ga}`6>qHd`I3L={)qo&DgICYDQ&!o##?S@-9f^R4a7tIFN^w>yn-2- z3Gs#~s)Gb)KXG!vX{#_^FymFrA8UQS6yrgUk516#k}k!0g=tx_vReLJivHESLhyPU z-qqH5MV!L^TzVdH27rTkA+O+S^_M(Br;{&MKCKbKc9^A~F!u-4~GFC`tmhgEi#l6k?*{Uxmf z;mT?}5q8WW9)91V>`jI@t0;LLkQCJ|QG3iK&h6mbX*jc+SpHaf^QDiI?q28~BHhrm z{)9idigmi9J_r#0yiUBw!F!r`UnTfsD7HVJ5a$JO==^_9n)lQ$T}-;yphKNPUcsD^ zCHWJsu#P{7GkV^<58lTL=LK`VOZG=nEPuksQ8edsaOnL1nzpIe>B|l$-FMI}H21$| zeA;yyEi2b)=~CD~mz_$y-@rqiR9?X~za*^F7A0~?aOx80KX8f_#tW|PWvy%0I(^xN zq+0YvN^WP}LBbB~k950k0uS{U&9my5a$O^e>L9@xOPt-{>{S>q zxNfB7k6EX2{(sq(Mpq7XfpW;-)cvo!Gt#O5gS-DX7K!!R_UmTi;{3lH#)0PUNQgi1 zOHnMpkk_mBDTnj_a>xf2=lZLxJk-jkFME!3CqRdBqjk@uU9VwDk38)RM52A)A>Ntb zouhDGa6{#U^;%KjjL>7gXg_K}Ux)PfSnHd$USGC|bXm|fCf$OP)`M`RHJ%7NRuJz( z@LCz(jb|jU2a=+?C2EiD#Ayc(>fZ7SZYpQ_W3AVdP<+zu&=tCTCG&!t>ZJ20r(Jt2 z*q!MEHlaV0s7_d}7kK@McSqbGqFDY+I-Tsg2%N#h*=zY@<<*nwk!}QZV~pf^uO~f9 zyhp)%((rEWk+Qu*irwDxh=bpWEcY^THahKN#RWMIT)Su=QSNo{-Zs43x;wn2_I7zc zl6@b52fn<5+wAA}to3IS?Muqx{J-4SO6CQ(70b91)+NHaaD03h=C?P7i1AJPl5#(Q z_p{;Mo)eD?qID!iHMro=zNFmm;QURT->IHO^=cZAF}p55oZ6=tJgk%Q3hq$Pt0_O@ z?H%V)o>Fctc7rg$4caQVj1^+Jc<+QGp$Mb*Xhm$U|6zg5b_H9)OGi;|Ts*xR|!9yKhUco(g zr(Ev@MNL4#sYRU2z?q^jUU2V8rC9G=yJ#O%emZ!wi8sUHCHJ50XE(C%dhl)}o_fw( z&KI@d3BS-Uy5CX%FMpTO-B;ad@A$fc1F+m4DxeDfJb@2 z{lnwuEFxYCit;APbFO%S>_Yr6Px1f$A7ndAe^i1i+LQJ@gugQy_a`T}N4G-ztsRV)@csXNH8XXgKr%x+C!cNZSD`%aM|r?Q zxpJKj=htc))#fh3W5H=>IOPw3bGSA!BCrutgypzGJVR#RBjPK($1(plDQKwb&yTVz}Qyt)u%Cs&x&%aH^{!8ny|F2Nr z-1ianeU~sVh_4GMgLP}wx{JLoOvZjm^BRKJgn0KPtP7f=W>K^*On!wpEx@6?;E@Be zKf`h7Jg+?Y2ht(_SD^U+=s6UxlDrl9>@7;_%E?;Y_budGeVE&HuQMC8Twm|{)tD^_`&maE_C;i?i;B~TAo^B-9kEC&h`)EJDfDZ9o zUcu9YXx&-q)&p|$@o1@VLD-KxLUVouhw^}@Kj+{7iN;f;j;4mt<2eAWNBpmV=ckk% z&oq_(hjA#h!-{*39Xp7#7@TDa;|0&)xzO-m;K-Pz}1$n*lIrk8L3?Lq!|F3wo!g;|9 zmvS74Q6gvX=YlhaI46LEdW^h+7u4^At98R|*Ce}WKTr|%|BB}-oEN;|!-QX`cdBt#u>o`x_g_@!Un-A~^#yH5$8KG9aRIjzycdaw z_+K%{*zr;W8h;yHif-ejfL(KqnlSId4EWDL60+=8*11=w2nA`d(HzU#U*5Ey32gRes09J~HqN-rdA|3p|SZubnFU zNz^yu6y=cMpq`=U1LA+h1;(z|)cZi;_(gqF9S8^=@)oT_{I7_4FR$RWk7%6G?{aHP zI`k>fNeo1S_X+WS0`C`v^Mcn;<2=TuguV#IZymjDhFuXVTIRmt_`hf!B7u5qQZiNnY26+WwN1jt-9gU z%l!QDRoGwae%tR=!!o3<;0^0J1KrM=!sF(ulMSa*d2p&Ij2FDwi`K8C@vMo_N+0@p zRUP702M_fOc?EC2=kVP2PU5v7-tpj_qHtdD*2xafUFVZ{dBi&dyt9ZmOUC_Zo>+CJ zt0<4DbRKkdN%s=v3sko-EuU|S$dHM48cTL$gV)IL=2z#sg+oE-3H?o^NBzGN@;!M4 z^RJifBK_d{(pC494$uEp>Y!v^F#mOG&!o6skkhJ*t`bW>ULamq@VXn`+v<1k!}ZJL z8B zaQ#@0ct>gws{MTeP#DpERkEw+Ef2D^F?}M_kf5Y*$Hi06CnBX9P)&8LVUy17f zAE@W>!hUh;V$(*G4)y;^^XUHfI{P8nFP0@;%$q#I4%&BALjAwe+r-<;`=J;`PZ+`B z`H%X4rH>5f!zon%ciw}+GuWmbQ2(#=HR+yn>i=?oXIVlCnXrTBKkEOLem1<1s&f7k zrznR62YHX~AMF1t{Y{)%v@TH`iW5y7n)WU6iov7v|BqHUJQ;`5@?ej)59j}t)*Jgi z=HHofem`Q`9@63bztT?9xxdR6Ywx`F?OSzJ$B$xOPOm~doc~ukL_F(v*^D=mqMAG6 z9B(+4asFSK>i!GH(7H+W-WZYgztgdQR_#+6=l_-I{C~ku4lmZ;34UHcJe>bmKEe3; zNjAl|{WVpZ75UYkbf-dhCh3MyzlZTH*4{m1`|0V3L)tH#|5wKPCa>U=FL^&^S|_6D z=8o*5eM{v`a46n?+L+dNin}h6_tVp_BfAj)E4NZ+dBLX-I=onWC-`|U@lgM-OnJd) z9<{gg9xC2}Fzti*Upe2{@tOMGi>hD5*2kW)edhG}#KZG{mHQEIZi@C!*#A!df;bm} zLwUjHm27`h0W4gHrvFMh#Q(};%>6%4@f{7*PsopQ^>mH;eL3+af=BiK&#muhxD;pn zppK}=A?m@E5l7?|d{LG5-_G+ZGbpd9JQKQWmCOsiXj)SIfN zN0Q^0q-ci(=QQHr{r}4M7|xd&lwZIfRWK7eY_880ngolwb5HXq%5mOXNGL zg4dFGsQ*`fo_LQY=NFnHJrbN;;>-hw>H=S7*!{!xgc-E2sEqx8<@e0}zjD889GgGk zc+-zdi19XK9NFg*ab>gLtYqUr!=`ocwRbgQUa$zw#m_ z^MbFRPBY%>iwZc5QrTaW$If_(cz=QSui<@DDK_4iV*B$xad5s>8S_$J!8d8XQ!#_~ zC6(7ew^7Nw;G20)zQp~bEinn87$;N*t-KAqU559qs)LGpkLVwZq8t*OHRKQW|40ke z6?}UK%^%MHqWo4(r)a$3{%Sr|!T!IB0R`WF;>;(Gm)bIu5QcVLjX14&*#B3dJm9-C zWAn+T(0sa@@`);l|5Z*_?s>s?579WH=iBTSbL?tDcAXC1ImA2U@Hk%D7K#uo{OoLa zl@Eef%kaJ*s@e_h(aZc@mHPO*hV*xLslUU%BlIKQzIp9inG8_ecO>zef`|Huyn^p{ zrD$J8;r6|PIBme`s4!me!}U&k#K*NFn)bM!c-_D&AfEbtwJ;9|{fxJ7ocBEOdV|;3 z@P5pb_C@2_%Kxr@n{-9c4JF;x1L8ae&Jzmb1wWr{`@{L) zOq`eL{(crZ#2<)kCgxlI|_;S8hCFh9PD^6g+CERE%#!bo;id#?}77y;rwzQ z?f0GhZzk$b+MiFL`;v71N{nAJb&GZ$!k<~h`wqOHh^NjA-1sFa$|1qIgE))8`Q31S ztwrx2I{DwsM@jcLbj73_ko^83#RZ+Zg&qkzkf-VPSpgp6s=R_<7s!1==+BxYO5~B? zEFjKCa5gK97c8o6_YdcPGk+xA4(RrhZeVHp$0UHlj>W_~M>Dt3&$HJ zfFTFntlOn(C2%M&_>JEW-B;79W6nB>bcp{|k23fF?eY@)2aTNHs$2W0C@bv1ep~fV zRn-5hQXcS|I+u0(M^jAy%({>`i2qfoF7U@Gv>rJ5>@14&Rk8oCTF3bFN4oVbGdZ7~ z)t~Ih0l6mD%Jo0Jcq`cQ_q|=h3=2~f7K4={(q|TE9d-D zjC^g0ozKp?k$BkuSM5%`_hRGCq9}(%Ki^Lr)c>ne{r|5fDe~EHoIXoB)c>o}KL4+a z)8tp$5<5?v^$zi{|F4R6mRIoC53&5prbvf`KNRn)P5_7Y{r_uAam3AEZKBSvX00Z> zu>Y?*Lz(3T|9j5ialB8(+e5rL;89)R?`l?iTl~_vsQ*{}%GmMm z&9QuhDQdck^=I}K#Q7c^s{8+Y(8)jJ?H#x4UgDwtU-fTe*MEZ?Uc9~IJYE-2|F61~ zcwbU`JNfKv&^MWPi(&S6gNS2vsWN^4n&pCta zI19XUi8mre{E`$kAq1y2aq56mk2t@j&S&T3k*)!Bs8h%*SXv=Xz7+Wr%V*~dB3=vd zaum)BmX3<$vkoQlNccnhhKvs2bRy30cK>ibI|p$|jrWXP=&=8hSFlXIr# z*#BpYH}_vYUg{QNo`t`oQ@>r0E;X7pt0AUbQEp*=QCMuwZP%`#ZJ{|9h`87{X}>N5 zcQSE*k?kA$wJI4F_LOKJ%J(y-fkS!0iq4i_R-I(d2D(4ue+Ke6c?Bz`{y+TEZxuxK z+Bt`admFfO71j$@sNYjb>DT{Jb{^nWRBIO=y>~b{oz&)hu6je+?tuyUbDyc`ZE3Xqv53B{GUE(nEKsN2eT-AJ@m>1)z2yCLYFGx4hVLG2Ic|0y|!`+a6I{_O81e(rkWq5e;y z`v3cXoEjcIES^1gFX>SKr=Tv8SLzSVq|WQV1Ht~wjM;(0-vHub|38KH|9_Y$$Gg{m zpUU+yP6rC!MB-upKZW-He@wOf+5Ja(e+u^hQ}CRWzaQKETYr8BiuSCd_WT!Itecv< zASr*k0|oCb;vxR0+^=v>>Q4_^{;c)#xerM92z0dX|I_?<{#wNEKgtJEu>YSj#I)yF zYLvfln4EyZ-`~{Ek>Js}z_G!WKdb)+q>v8#|0z?b9qazBKhu8$Y7uuPxELq$N-~&2UnGSw`=-(C6HW@f9%mx=8## zvoAWJ3vo7pv(a#VEyte^W3}HwUjGchzLsvsYtW-kl~?MoLu8%iw_m-cD)P+%$Wyfr z`~N8v=YL(U>O0JH`d(w%f}-Mf<}<~@J-qxaPVe<`ba*-zL9(d|TCUz+v_e)~hd7wwI!Kg{2i#{Pe4 z$`5|O-5OWczT&_$Nr(7fn&SWObyu-e||bio`?wFO521Ua7z1_Y}q7 zdEblhlXUG<^tc*WpY&lfBz!s!y23;2E21=c%e=x4(=R9N! zy5#oqKN#eVtAUhyErq|JWAb$bC6#k={?mcRT9wQ@RkGUJB!+{+Slw$j@zIN8>tB|o(JU9;{tXOx}=-dw}`yGKaB z`4ru6gKATIUV?rR>9^3jfbqwlvm4ZublCqdjsBNcDt>bwOE|_=_h2<=@POocxqY~233gV^{Z%)Jy9&qQsSHd2XRzAms5@hIjyaP z#NtpsQ5xs}WiWpf=T!W@y7$le`wudk$L64a)$=KH7C1sFNbad?0vvo}me}_U>+eIv zNd>38Yz@A%6yNc0w*s>=|1v#@vns%`hpo-Ihd8~! z>0>x&RJHq86^!D!K1n*9|ChO%bh(N8x0C+lSs(*|4f#U+FJt1ri_ad3Dj{sYYVZltA^w*!@!vhWxzu@i2z?&h zTZRhoeck!p+7-~pJ4N0$j7J z+VWx5%|j?}D1-Q4X0?(z?l~>v`{G|LlKXkn-VEv=6Ks zdc30kFSA|A9rxVpEFaeX(~!=jL;YXI)c@|eL*n?r28P!k^!082^XyAJ)c<8n{qLUp zLzE9q(LNp~J?j559~&Q~ZnAvX{V{-ai2r3UKIP?>QoqL?Hm=YD?@31am_R(VyA0(4 zrH+UB@G08I9MU8Hm-$^a$8l3$q5L@Te%cV)e<+K6fU>8P?sKWrb*}f@a_EH){=y~d z|G++t{tI3GV;p(oehanlFWkq}|8D7yGLCzHhw-4sRaw;kWyQ=EZE}(GqKV*z>?;kS zJfUm_=uG|ZmOd0a&-dDkCmB`$5BZ+jf%?B}UGrSZw3Y3(o{OM(-QoNFlk}+n%bNP% zg$b+z+J`kihTHrw2{Y>e-n6En11CycC)nI#3?GUeBUh;|IceKoHQc*y_d z<(9R+cP@$|ym)`>_21Ao#Ay$X*$;42`SVGE_XUS`BpvGivR&2f9XB;A{QZzXOIlcd z5ZARI|1Z0W zbk`>AAJ309e}*+D9_s(H6!*)keU#w*@hP?+ivML1|I1SRuh7ZrAGM7k=FhM$bbrME zvRLosODL>Zy8HRbQ=P}}c+4mLBaVzYNG2T2sf%!A+HsTxx=ZN7{EVlfpZ4KWK z@@swnFQEIDbdMzE$C^LGh7u2XcG;hacQ}rp!2B8Z5^;V9hxP+1^|Sn_a>)0ymUO89 zQ%^JZuQVW`pRC~g8TO{(rJfC53h};;;m4=g;|=|)o^z@Tj)2U0S==*0u z*P3+Glk#KDpWzLNcOiJ~46o{c;`j;7pW*q$!RP-|X+NN9f7_2rq`kaicoFGP|ECtx z{TC(W$C^LGuOnV>@UAetYGvd23Cy42_YkKaIM)zowCzVF2*S@(q{I9Fskf4DT|z(E z!TB>BaZmU6UEm@Ake6G%dJI24#hO3EXAlSP|EE5xFpgV&n(ap&6be5}NQck=r#?rz z9ZC7I=Fjj=#2W(M2*azmCSK#{gBX4%i#PO z@n7P-4<717)sEUdV)*eX*8CYUh&Z2u^SQz}ZtZ<`|EL5(_@TN!^&9AZAl;uy`LX8D zi22lxpTYah@am}Fg%0L#o}a+{8L^r;IFENV#&PQ$vHhq7LDb!dM=HPyf7=YlJsq5L zG{~)cR#N`#`E-DIsQ=vv@otIJU%~nGh2f+$c;;k-g^Ab9;T z5`U-tuz{^)S$F1K#h993|&7YBl#JL0<>;tNHH8@kY z%d3Cjhx3Dx{YcjXx?W1=xDA>m<;R*oBT--L=W_*kCBz#Y$4_AXjC_(f*MW0`;WR8~ z`{Ddx`N?*`({0&`(Zq{){@8crSvthllf>R==DvaYcxyJUR z^8>`6QCmoNCUm7pH#ni6)=~3kAMtShA3^;qFSp6}G5q)xd%WSfYCkytk5p3_$8D!{vT;ey4gwfk2QZr(>`D%AG`v?Ykp>&{t3*V(Os!sUBT&2oI$o9 z&JRZSC0$SGE+^fxr2JU(XEf~tMoPfD*6=dR#qkrEKck0IyKVvpb%?y&%x~%QkAd^J z(TG!eeB1%uy-Mb|EmEb<%Ma*#O#PA4t|)i_^*aY%z3^Q$MGZK? zSx20w!FiTA-&uZC_lW(((XW$k5Om0YP!SbWhH{Z`Sq&o=RM@HAGd}2R*03_OR5Ai+$?+fBR7|V}O;rTP> zY2thf4)RlZxvhS*{HXNJ_cM}o$DqUbQ@WfA$@$^=GX~>J_s^eBN;yTt`*b-ENk88D zVyy>(10bmp&u6#cl|%hs4&zx~Zq84ZFO|mmz7CVF6m*D-O4qt#a=xs2^ds?b{$CFH zvgSP;ub=FBG!`QDe9F}Xr?$d4ZtG)~AC<-lKVy;SXk7#78XH}kO3C@*c{G;x199G& zQV#P}UT&L5;`y=X(bx=XR~vB7R~W}_bKLTy(m3DGC8TQ$9o7BkRZi@O4}!dLG8X&r z`uU*#FNb)q{G9h_EI;-^kl-MWYEBV2Jr%}r&->Z(qtZCv&x54996GA|&##i4AD%~J zX+N+W>i=>#nRcB2SUf*=92z^3+J*D~a(58t7xEK02O2wtpI@^UXwzYiD{SH1oT%%20)t^wfSIcd%b+mA{VM89G`Rrl*~=*B3S<6c-J zIX~9?`IUI6|I1A#-c#}V$DTjqP9x3?aApxl{obu#H&~w+8RwF2K6F&~UsNlxA3g~3 zp3k_t#6$gGZk1`rMbE_YV;=+wP7C6!2j>;y{9*TxN)&{yE$OyEM|JHC+3j_UsQX^H*tL6G3# zd1xN$|ME4c9qPT)sP)Z02=X}NDbAP2`G5KPhLd}$?MEdDLRX3I-v~OY`*YRzZ^o(X z{39Imy+h;EiHG{Xd~0gQuvq=$Q#daj51oE4IR7t?dR|^`p87r{xxT3cLHOxFx;*Hp z?$66eu77y`jPFf6)c@rRRWlqnPrXkY+CTRE8Gk=4 z-QTfAa(+1eOgM#jsQ=4Pr*@2s=f{pe6Uq{24mk4+r&B50kJ?D^p2GyJKYF|^gbsC? zyxdON$@$^=GXd*~=Ar&CkNq0Wn-I^BJ%1)#L>!#|m*1=~j$2UL_QUzXgwCYf4jt9~ z1+9|v!}DjtmBd5+Uw%KecgaKhDKL-zB2F4OjTFXlyQqB|>4)=# ziKz3{c&*S3I;#7-T$G$2o<|c=w`(5i{|XmUJ7&b|AA256EGABSaPkbNtJ>d?emGB< zNc(XW3ZSF9ziZpXe)vGh8z&QKKdu7m{|d+(!W@yBf%MMI6c&Ufb_$8 z!o-uLn*bfv{XIG)=ZELd^C`qb{a;}Ywd2Kje(d@4d^O@M0B51$6y8hcTY>YS=do_+ z=dcVqs{0Ek#XH}MIt~*1V9%dVJkBc4HM@=7}cQf%&|5w2Iki6WY-{bf()5qsvzUb$C7@Q*tLJ$LArh)jZVy6@Dh(@i>0W^zk_uCz^xz|111qI6e9N{$!d; z<9yv~r2EH7sdyUc)H!VE`$>AFsOjVL-Zi|6sQ)WsKFQ1Nc{Gk6Gktu{=fuJL{}szA zjN|s|YxR#x<9yw5(p82IdAGWMuV)hW4<82!-V3J_5A}b=h6;yvd>O-!eH`R-(0+b}~(E^Z2@2q|1V?HR*i@j~7g zA&RvgywIIE9l+^iIDPEj+fnJ8?+0;LKZh>R6_W0Or25C2KQCbaT=P)>SGs0BR?`J6KZiEi?ht}PdlpkyUyfB4$sQ)Y8r*MvY+5R|w z0`unu#2fuw9tP)8!?`@qnm;Oi^ZlTX)Vimjqq_g{TN3)=V<4Z0x=`~_|5wDmsl43F z--+SJJ_hnRSZ6f{@BddEuP}~##YL7MmA?79-$^$Ky6L35J}Ey|{F#J$N4Ep@f5jJx z_j(*Zf%r425^)xTv(#|yRQLB)pYw{nUi$|)v>r^#As*`girDv& zm)m!196y2iGpPe{UI*t*g>l>~)#rZw{4G-@2;O=$iRz4syP(@ox+{|EA8YPJwCpH4tcHCsdYYf|L`%87{8Nd z5fAl$MbxXB7xF%-Sg-A4AfL0GI47MH3_o?bCF*w}WdEoHLB0R40<7q-O@>nm^?#*v z6vlB&dL-;GuVwap+C#iD;6;eHGDd&-6e}K0I$}5#{|3hxbo;5#LwnWoU&@ppC1 z{rYuIs{K~{@yZR=-<2AI*O+)q;;YXb z(zQ?MhmV28xSx!8ta(>}S3IESH!{je0-A@Dv?IJCq1JtP19SkXV8pTPW?@)U7!{$J^9;+(Yo zs0{>fyiGy=tNZ7B=#CrRO*&4Y4vhLdkZy@Jf2K?)-f!UjNxT7Z`X?}drYtd>$~gb8 zd@6C&?-=>(TML~Zcz#|X-I>spGP;{p+=|~n_WZ%PP|v4wDtMR&@^Wu}I*y;<{P~_Z zIRCF)O<^4O=Hqt%aDFod&rjdKHgpY)?!PK-#rDI;Kw{iaZA!ex;58%OV=?^L$3Q;k zO5))Bzj7<$sLwab{^9&!D(#n5J|DWaMt6&fTk-u^^JnVA)Q)`c3Wyi-c}Fp7?c*Qc z55>jGIRCGV{RDZrw|s5)59bF{X}_#;Pv|aJGRM7D#jW^$tobu_KKUsD?^@#B6Q_Ry z^Jgl>#mYGUul!%)d}jOM{9x+4bpJb`yVvM$Q*kT4A8YupD#2W)1 z`d_u<_M2n$kA3{(b0{uW#`%BcsS1O3y>I*B{9qdGmsOqx9mb2g{~aoB#rI>)pK0yM z&m!=aDV*cpaa|lgf%r3x;$mf-|5si^9QC~h{(4}Y|4h4s?*9sOTS%wkR(wC!{F(M7 z@pgbm?*ZId630(q{!F8|SQ+R4mG_!<-MP!^AM5vHr%j>zAB65B(y6!=-;XtarY$Dk zC*XZycz0R9zeo9jH{JsCXBx*voc~uoYB+bt`Tf{wAJYAgL3e_5{5zmg`9W^*<3Rqn z$9;7?`_oCOqH&IU_k7tu-t&>`0a0{)tt4LlGL7P671aM#&Q$-^aqp=}{S^3Kxant` zc2p?^T`K9+{#|H4=@wb@XgZ82UsWoAXNC-&Uj=!$yxeEiE zf2!q2rE$KWS){uhI;#8ck6Sm0krH(dG<_xUQ2$rCiP{lTHxR`hZ(E6j^ZzPXkLBgw zuf89|A8#s+^Zn31SrxqhUxn)a2kIp3pQv-7>8LyOctibPwQIeUS6)lW8iA^Zi^%y7|yi-T#pKeu&uXf!7ji{>;F9(fxz^zsf4r z499)wfjE8w^Jm7D#90px;*#?7(3e*Ks5H*^^9bp-Ku2}|!zl^-C+Zw%#!%v+{;#rI zHN$ZqzB7iOkaM6JlZb=!|0)NG^ReYerE$KW7fJUKbe|aABXRRmG4j2ZSn+4ZI^v=J zuktPNLh@3gSnI)zH;D5iILCVMJw8rAhqx>+_faRQ{;}uJ*M?UW^?%jV z6wYxURlmbab%XX3m_IYmCJxU3tDZ}oy|y3T=b2fabY-E#zst*gRDJ(V?D^yMk2Qa0 zqHb5urz-0Isx=hOaUZ)f&Ug#VpP4O*gY*BY^@+37_M;L6FRz%HOS(qTVO^1z`@)Ds02ay*+#k}&{5t0?3+pX zvF6XL1H?o9UlsF7UT*&;ar^}4&n&b<_YcnhtNyAmj@y5-<;OY)n)Ng3{%}&NX&H2{ zN!{+Sa|W@}TIWDY>OH5~ryFiH)c@5G@8#t_*D!{!kn^C~<%m-noU#hzxX+EZeQ};J zyAJ8fLq~Q0bFU`sC;ude-hY`*ak?7n|7vwjI|kH_<0mkWW+Q&7eyWxRP9x%swEb|N zFuNb=nn9OMx;07pvF6ciiqq9l|5v-v@CH_m<0mkWWoY7b5xan$!Z`TL93dC=_P zq$_|9b&R~+fy*7ZJkk?$D6$#}=!l_f!J&XHFmDEC6RAaqhPL zaGo&d2GT8qj_UrQFC^v1nm=vB--3?n{$XPi`iVLZnuGq(;{^48wfCtVzs2wqavn5iC2iW94ykJ|iCL|7wWa@^XhCi{mFae~uFe@BdfBJXf3%>b+2Zy|&JS z=HidEpMRW`>QwiS7?_kFYyQklHN5Jm|Es5{W;pJM@8b9g%%8cnh=ce4t0P~Kmpk%u ztADKXpt(&+R~b60`$s;VlpkyU%td{yo=X=DCXy)Z_a~~ld>i_C( zRWlrSbPM^roZjyoiQj=H3U;l8eh}&Nq3=lg8I})~w)sBBlddy#JxKR@VjnGnJ}_|g z^Xvs4>MMDV<0R>@|6lzXCBuE!CH9dW z@G-9x@dkoNdBC{pv3!6ceaxfyUmfwkI>rBSLoFXFJrh3WVLs~qK>V*x@qgTk#6DUE zedG`i@xS_P^IXPPh~)zmHAwgR9fcyC?wrd=w2q>!o)sW1$|%~>F2Tz zyjKiwLYY`TKv6zMk{OknRoW-XYzb#6EI@K5&kree44db+x?Q ziD$*~0gCdmp7b9=kNjKfAFzC=G|cz$I_W-z?kgp8+=){Y`)D2X@gDJxf`@sl+VT7; zv3!7{e0)jzU!XssuU&iQP_^<6lb%^I1kp3i?3Y z)4Uw;&LiHBv3!7{eB4O-i=l64^pmf$eQ+K;|6bB{fbLS#J(svYvV%UJC0=*%iir13 zEFYjKA2Uhc2l~s6eo7z9hqX^OAN7!aekIUdN4h5y`)C>TLHqYLZU*mG;(Zp&2Pn!1 z?GMzz{(p^ojDBjN?L#G4Vt$|w(LS*MU*j>-J)GD_tDq0m51NPl{~G;?cPN$*P^6C+ zu`X!+VCaV${j|=u50zkfK3>GRpVp0n4tb-z+-dhF_K_3t@nU`AO#*MK!a44=gRy*o zqI}T)U=6(gS7VORPw!y+Pzjds(Vgy#`oG2!(%qieN9&-Ee#Bb|9`?EA&R9=Ayzi&Z>d=9H5*@`uAH0*6+qGDR z5b<1)7wZ0f8$8+%m{}vlhe9YH&yybYe~p8xIgUG9y&vwsKV#KVFH*fw1LyxWJ|Ug@ zol0-rrQf&hS=6quxFokQv!o|Qb3YEgxSiU8^Zy#(7~Y&z{=Ha>0vA%hpY%UK{}bu& zxB5d(bCH+4h<5Ae_bYUmr}A>=%%uLHdXQUC)WweHFCHTv>i?RjDxBlaJ)Qd_K#~2i z0DrF9Qxot1*QE1+x#~R?zdzJ87d{qXUqI`y|6db%fxO(gvt(Tzvp))>`eQ+L;#C5# zs=_($yfec40~FmK3mTKY7W8#Uuil&XeW+>f`{+cvhR|h@PQAAm(?@Z%585}ZnF(Gt z@%{?;0gCZ)1GNYH|25Ay`uR7}zRAfntBzVg@w_J9|Erl#x)}R(W<(U^b*7&j_vZNm z#0%ZOmw?xmc-B5$6h(OP{#tOx5(oSLHG3M)i|X^+e!p1t)B?%}YU2IBnkA$g6}}H- zT2k1jYtYXMY6sr`t9cXge&KzfD2nZ8FLAK{U-J&bS#XUt?^PP_KZlP=cQ15Q=PwwZ zXxw*hvnI~G@hq}e*RU;ni|C*DC_m5M?`?r6*_m;j7QgpZY z9G?Hv!NK^Em%H#*t6x+)@9VH1r^op`=oTuO<1UO*UzwJ4XFEQR*Awjj*IY?FtG)_Q zWWT)Bi`ugm`t?S?=tenC{rRHOdH=rGl5P`p+eoM0*NwT3b*F5_pSLd|Z`IG`P4M0( z-ih#a3>48R-uQY6<5BDPLcibW7njKIVe)(g-iv!_IO*Pp?l9?wN}cE9^RV&NJ(m|` z(GKK`x*eZ^hdNwd?qclMd;k28w_o}r^#>@P5ux8e`tP9sUdbJI$(1y&;6nv^p?iaL z$D#X;bb}Mk_ulO;B_o3OKJiXEDYY~X?f72KcW<8jV0;LQnI^s;?1QN1Q495dtur;q zUD{X9H`y;L;EVhJLb_7W;haET?$SY0r{{h1=FOw#zDZm>-on#~R{^}r3g@^>k2+Xo zWWO9Ue!BR>OZZrb6-xU+{a>q=(J$*x^923EJ{IEdw5~pMjYy|H&lhu^bZKs~FMpma zY)(9!|JS1ZfMrLVQXXB5ub;?Ab2CpCUPOA-|Fznf_AKvg&l8oni05}H=`Ml}b&kB; z<@~!4q4T6m7aCsv^Sp(4oxlTM^N??Q{~Vkr9!1TQg@|YRxuX8BRjA~SyCUD7Cn|9f zKAt08Z|M4x?(RhMB)3a2E-pm9soQZic(fm|;@$ALC@3%@+B2KxyZ|1*_GlV z#+6D~gl;+M?u70>C3D=Bk0gqV-FoF0w$?*S@U{}~VelR&-r?}L=u^yu7o5Gsc?KNh zb@FmwzQXPom9PjM!Z+5bwM2 zei0DWFO;v;nhgC6qhF;y=c(48=*1_hJ&Q1+^*EUe-b=(gK=q5~uX&4LA`{J{`lS~3 z|7+3y|7!IE?zG>KaTVmfPP{VUl{38crv=&MAC z{k48)auM=6)sMAN|JSZh?HHSA{Vgo+MuEgz{}$1DQ@as(IB$@byZ*QE_1CA^>+j+U z)GnO=*KVmWj=SM5+m9-=y!$V%N4oQ%yO?xS6Zy&S);{28G489M58nT;jXFhM?klH+ z`|&9OKY7II0!}xDaoksUzX%yB6O;`Wv9XNy#1e)g9C?fqj<6kC6`bf9<Cyw2K=-!JQkhyDNBV-0W9RblI~q{#JnG0*?!p{MYCcNjlgZjIG1pvZn%(vI{yp?`<;?^`~seTgMqNr&_Q z+UQ?-xm!<9z_4uN+>;T(7CP2oNSMfrG?^j|=adRSiW)}7=durIM> z5b1FKUmN@GTKB)iKDq__<9Xtp0PlYa=eV!+jpYLrG*5CnUz*=lcZj!sE!j>y#Q!>C=TJ1p-BuJnPkc&Xp1eyO?ElxP zq7Av**4X{R_52d#d)iM;=nyyM#H5icLSj>LP) z9yeU4FKtS?&d?#A%gf!dIMKN2T+lTzZk8gS(a#C*|JAu%;T-q%)bMfRQ|xiGl-8Fz zIRCFhdBE!r+2e-m^`*4mQ3vtA4%PXu&kc;5K-!Pz+Phs~+$=@h)_zd`*TMd&dOmNQ z9b?>h6g6&WeW`=<|2n8^wBF7Wt@neLqK?-0eFC~?mCSM9NRTJCC@Jhy(6yJI0N#9F zO7%vaLEsHDyf;JhL`4bo%W7&DKL1yT@_;uVu*Vtay-T-|4)MPZ_HX6ozBxP5I4h3! zbAWg_|F45}Q}Nz9Gkl!+lz^Wvh_eu!#R}uNZ#^b|r$FwTszB~N&t?B19pZl-)L;7k z3&MZjKy9P6D9LMA+|Kln;Gw?K{rw7fn-$J+cc#ewLT?}VyJ(7XBsi2`)Y%RW>NwS| zosT%kT99W;KPsRLT_)ZCZRoJSBrkX8e5v#5$B(1;=kdyWQTq-Bg+;Q27rgewI|$x~ z3g@_QpDX8~=jU7FM^mIB!NGc@pUV+&5EoRt-hSK~Z`S)m%SuRx`oGRmCByw+N;KZu zwJ!{;Ys>B=9_s%(zZ%{6WMVhQ)KG^OL&gf>*}ycAXnO-V{YS5}ZZUu5#d1CeC1b&h$I! zrpFc0|KO6~y-Gan|JTKMmY2Kh`v5O0E{5=S5f7jLtJ_H79Cvqjd;IV|{IWx&!~TEW zY|=eO?Fcy!#mZUSEjWIDAYL2rE+pQO@bTkQ)YF#Z=P%;m^M7?wx68}j)5AJfXu)xQ zIr1(&ehQ#NeAT+grOun*UjCxq7NU;I%hTaR95t^9yj}|DxO+YcJ690(ttiyJ zeqN4!3a!5a`YVloulju&zpl037h2wvbk{(4BkA^$kC5|`tP<;3*Y|Nf@oohV`v>xJ z_q7W1;ZwX`5k8(FJ?hl;**BwFnDU@#ozHe*!deUM4zb@(@dAa-FNbI9?Am3X4 z7V)NnH$&kZ_uY(GK0r}E-X}fw|LY>}QSEtm49)kz@2xEVigb&hTdrid@5cD^J*%Ws zUQxa&1ik0E;w<8=1`p3kwc|jYu=%bi_IzJakvN;c*`hFxdtjv1FKW7r@vs8*lJ3tP z(CsAMhD80+wO#I|_IzJ~^-uHmfVbc94%Q6s7eSHzvV!t~y6;0z`M|+pmJgNA`#!qS zeG&ibB43l2dvI+cA4R#e4EsFF3+jFg-uDXUxbIa9_aP|C$8FReod4JTh4kwD-=FW+ zKGq84{rdU+&q*=mEbhB1k&nDC?Fy+se7;JreP4qOzaHxUdKiE5a^J5U?n_XWuZc!q z7yAzNQk2|r-|w&5hjBf}{9Qd4e~0m@@3Tz(os1)a`YNjgcQnU5e!FSkqFy!dYAT%L zeo!uEyY)HGimlY1deAo@{WG#X{_|4lyMN!^q-zXabJ8tIE++kbmJgM-i~FvuN;>TS*DD~M`rMz2>rwrY8|7o= z`NZoA9_ycAzgxVo~#nI zAh6H7@+RWl2p;VNd=z@lqbM*UZ!OyO0C7cgW^6x+`} z;>-qTuHk%qHO(9J59jwQkC5&q=$4W$!F!un$MX11XW{23;=K$W?FW1u`rf9b$a(W} zY0{(queZ^(=g3V~UZ1G~y?5W2dH!Snzup_9Q@@|=^-E|zoR@Fj-tyP6mm5<%aQ8<#^MN`&$KJQjDk;is zS7?7O<7KKZ>N`$K{nLndQa%@JU&v6@L=o*8ZQ51;Y;Z8%KNYV1p!{*b%;>jHsUn|&kr>o)ct&+H4d$P zqnG!Rt|@d`)Q-X9^$LK+%GN&ABP@A&8JoPW36us zeZG=A?ibr+9T9VWN4IBHS>jy+9`b8>xnHIQcv1Zp!mC9*od4IyywkiPvfsS?3-1kZ zJXzJ0bg2L9_fs;*{c;WUcgX&V_nbQf;{7V*OZquo58lm&_f^&KddsJ%S>pHCs;tICxLHMYMt$u6*T*^_FZb(e;eLEd zzz^cPZWliPUmtaX=6vm7R|vlS{8*)9V%)A;K)MmojZ-qm{idAM?MA=+fNvg<`^?^Y_N5>9qiC=vo)79-?F;+=^^w=e z%l+na%a;n5{{2579nSyjQ{4ZyEctq0?1P0m>(Z`kaY0d$KEW34IZ9l_|N3iHa~${E zdt&?2EaeOP!P?iW;A}FS@3JYM349)K_1UD`2Hl&a>qqsBH=peNy^h7*QCt?~>H^dA zv$`_zc7ca=QC{wMTchg$4Us-pHzYmw|LbF4M(K~9PwQ{s{fO1sq&p1VXG-R{M{lI{ zH+r8^G@+x;n*I5_I*)i?gZCZr-i%&<6~voG;yDzO{wL^<8~yj=3(xkOj+u< z-*2J*IP8xz{RvHf*kkLr(Az~8eIh<5Bj5km|G{gZyhJ;(Z>h)4N!;&r^K{;t6}_`6c{cjN5!O-&rZpG3M;=qiwI3$1Tn{%?;j(d71>%}$KqEhJu5@M;>~ zkM*P1Hv=)o1!p~RQ2#eD58D0lF!>427v#z6c{M=&-=Mj<|4-+TpQ!j#*rTun=M05C z?D<0LN(0pY4Uh-R%l+xL5I>p{@be9|>mqR4Dvaa)^pWMq+D~5n8|m_)yTs^@ot4N> zQTs~+e%2r|=;zZ7ydvV=67I*R*nZZe6Q>V2mlNlJHGfokAm-f~S_c~7{J#P6ae2AN zPo?=2^}dDIKV7zSs&jyKNM&^plIF6i$e{VuCtR9fKQ zw;%b(`G14QNcU%=ekttJfsBZD+(kTm{=dO5?Pm$K1MmMgm~ME#guIVuC;>loZrETBIP(nW z*EG4G5R&Jtd5i9k^Zy3RNLNhn;Y7W^T7a+d>Q1|We!N-pA@Np$M|r@ntE1mvl@wt{ z^e@kU#Qz4HOnXjLvwT?df6WQHFXDd#ivK4%CGycB%E#I>h==&!fa3p&m%@F3qJ69_ zM|#Bn1{D8)OSODh^L}k@(jopgp!omWg^7H0jrNgAJjDM76#svl9_|Aa*jjOc}lOFYd!*h-Pe`i|jur=S;4j^4w=*p8WE8aTnwZQxQxek+lJFs48 zA63AsPQ3Ba>#(N4i12|tU+e2YU(e|OIK}dzwwL_-E+<_&bf`b&<^Itmkq_^4=K&vE zh?fOkD}{61KSqZ85ESKOH|fuZ{z9Yw^K@%|Sm#J<50MV%{|!5mE;G^mC^ktxWa4># zPdvQ;*O2xD{u~=VKR_|_<4@9~{%=V2|H)IW`JuMS#C_M%`DjDb{|);YA19k8njiSQ zx#3yOwy5gZC8i#)Xe7L6PHX9sXYXcnt09u3=QW&hk8R^?mtZujW75y-Qth0oz#wH;9{Ug-Ce{yW=;3hZ7#uE&0^*5UlW;bEgYrBWgv_{37c$NCn;!{`4Seo4GX z!hHye^3j&`-$9RcP+pN!)cfWBzNK~Evc3!HaQ@#A&r|76brbnO-AD_UcrI5G4|RK* zqB&0F)cd3lZ$C`d|K2j{>=&#zx*Zk3t4zGR!}|q(I(QRBv}Z2qYd~L%^oMO9DliJ&3ewewu94B5rrtLV zJqP!mX#1W;mzfDKcw33r3_OfCc|}gUJ=}+&C?9)Bp96gxC3hmH?Y7q~6&S^RF)#G< zy9heO7k%Hq60Tcas5|^|@dNQXfp@9GIg!)*#aOpM@rIXZ5A8>$b%(x?^l#h!p#r0) z+i(uuw>NaihvgMH{f|WB3Ofm8MDS=oBJFDMu2VQCa>kY6{UIo_KQ>@u>F0|2KMnIm zwdag&c7LeADDK;mbaz5`pOWFe#}oBOVeg)1Sc&Jkp(pVk2JbP$JF{nae|Qwt9~&q? zNJIUf_AKf5SU#+CtqnNG(EbNOH=J~TC-Q-llAw<#i8ltk@rHL6`p5gXV7}#1v=7{0 zw`UUcQ%L_Vi_irD7h0!v3;ntORP7qP=1kq7Ib1}3T-4Mp^vW7 zK5nCS;QhaJvmX#iiQz*~l#fS9kNQ8on(Mybg2K++nW2AQNP;} z`aV?wTH@`i7(>Dj-m_8bNP0ea1;pDW_XX&EDxzpZfhPID0ih?ZNwh z={FmFY8PvqskBA-c$M}a({cWvZua>jsShO@XQ;%cANWxVv=|@Q2he^H|I;b{m+PO%4=UQAAKIr#NBmEx_+Repa6djJ;D_>v zbj1I3ivQ*9@9nnUe|z<7@`L!FPVv8d|3vFRZWpp6#_z_nh==%}PVv9|*Wv4cpumpz zd^c7gJ>q{l#s3QS_hec5^2WNPL;O#t_+Np)CoAgw(OX%2_l)w9MLfj+MtT}LkqRN- zlcg!153c_~S5a9Zgil@{u#eCP>!-XT6(3XiJ)Q^lHPv`)g!BJKDeBLhNX6Ci@5JxS z_%9-O?cn&m5%r4JBmOs{_+RlD<^9KPy>}PU&LN~n{BK0@ztSUAzXbBijT1?S_}_@) ze4(;Zi@Dy7~01t zr0)!USEH|HpU+$Ghi&|UbVbnhA>Ci$^Sr2c_bvta-fnz69UlbIHpKJX1i2npc>ljq zKf|lukLP)SBIo(08l=bmf1?{of7HrbtUP~HI_YkO?k=ON5lP^qIK&6`d9;uF!Fz~! z_lNrMDar@>PwTP&-{?uB$9I4utHC_-$CU~r{_~@Kg+~3M8%(maIgSJ=-pKMVZ=P(rk2n*-dBJdMRkHk8=ck*H-{|Ks4Z7K+yEuWL;y%%S zpx3+?!9%>3SESa=P(P9q@UwzA%fVTxFixblI=Axs$2v#dw25@s|8Mjv>3Y(wt}~vcx!mx+Z4}@=$FH!e+&AzjlNEv)h}wh*w-B;-CpPplJ1rS z{eq_8olrgTMLYf?-bdgaA>KQo{URxLzici=oG-xn%5dslPV+x-PPDl)>5f8ojC4;Y znE&{eK(ZsA&t_gvPJs76;(ZZ1|9uMVc+X>V4z=fRC#A8LJCS-jtaD*&J>HyWbd67k z?i?+Q)cb+Xg}w2WC0}dxhlclxZF>_{{Q1ARn0RHta}BS44?Y*RAfi)*kGn}<5qdml zc}4K9AFpG!k0(io{r|?u!?dnLyz%Aj;}`a6-@$AkiFS-4UK)5A3g<)`ycj*c3?(qW zrV}RSj+Nb#h1;P=W5+)+#0$IN!KxvpW;64^86=ycn{BK+cU2oELlDfdYg+D^%lg-Cjk4#`h|Iqwz+!wrl#CwVN zEutvekjL3V^S?3Te`AXO>2)kWR-D;F=L(Gx{~J^M#~w;KuQmU~@q+L>RNuRII{(Ln7%*G{~IIUmRF?FC5ikL z_vzU+;0OCAnul}l#$y%Ei6DlC`jHgd&x6Ey9-K*r)3_e3&nMHYc(bKH>83+Bhjf?5 zTc7>$7JP4K%Q)gK0FUy3#*3rZXH9_{G0tX@9`V01#s7@@R{dh_k8Q!ef_{#O|BWgB zXQ=N3_r_UN{P$WA{l3eVO~ga|Z%pw&V@Y)UR}`;PgpYSfkNDr1;(wC{mJfA2>Fa1; zpfTcqV~YPxy2Q(4L<_hq_Ick?I}raHe{A}<$Mt3So?fi zXo{8OgWKe zX>y!<_2|hoy}zgKAnxDJ=ra)iGbsKy>y~Jq6!k2k4^RqT58@&IXHfiawmf{E2#TC1 zTWQ}h1MxqD;(zmWTE7DM*w)+VzKH)B6#tv|NVI;5RLWY9w?0lh#QzNQU?a^}hOb|e z;&qL<#Pb+N9K`<&ivO8Uk)Oc6#a66yYTjoc{%279&zv9E4+`a6E1?nX*g!nQ{|t)% zEzS+`V<@&Cn#UQ4{~2A>XmTPg23UTqd}ix6bbrME42u6P7AN#$B{ag%AH+la&**2` zk)_@f=6LD(2_!Tg=QUafG7$eWDE?;+qtELGzQ5+RigbU({|t)%St|pd*OlL&AZM_A zvL>Ms?MNdY;(rFk|Llr#UGe;U7fn$eBse+5LHy64_@6z-@?+&QuhBk02I7AP#sBPe zN%*0JMzrGwY6s$f2F3rD)nodx5*opweSi$a{|t)%E!F3uL+a+&XdfU0@jrv&f6Gk? z{a6W&Xb0M_=Of~O#$q$xTGfr=Cy>wx4&?zEE5Lb~IMb|r#)_Y>Q67-74!Vt`+a7nF z79*bnsA$I~@`KO+XY4S%ob-@&T2bUW{Tk%~89SlJzsoC|f9kOk7&d>z$zX`?v z^Q+2v=FfL4Pu_;}Q8hoCApSR@_ z-dZfi)eEF=4t)!wzaY)>Vbv|$=8-N3x(i6xEs+mvSo!T(O}uvCVZTRSkqc0Vc>iqW zm+;|Hw2y71FM$41C3hkhwzT4jRZni)N4oCNA->2fa$(=N>#z4Dy?RpjiFlr$6Yp~H zu2ML(W21a793P3|dGRj6`I$J^f^)s$T-4t3W5vhqr;_f!&|#d)D{|4ziTo7yL144| zY>yBR@BcSJovV2}!~G}<``J$KM>ly4oF^2Gcfz@=abL z-N;0Ky!2lWH@_XwYu*;{wiEB?a6gh_``Jkx)c;N1Hk|fq-1_UYwLiQ4ebS-+Z*q`y zKhwG<;=Z-dT-c#=iT6KseChl7hIpv|n^66q+beoqQxMOL=-=N+kNUsKm!>_rd#!n6 z`Pgwf=}`YSq541fe}Q=;zvsozUsMa4m#7~v@!GM2@`xs=|C>DfrilMdDgNg_A$4BdG~YL%4#|C6{=u;59MKMXU$H6T ze^ZM8`JYDb|4X^BBJ};JJ&6BJDgJj*zv~?4<2KSE{x_xg-{IXPeE0|T#>ZpCL;P<_ z@xNp1XdhB;d<-Ey;(t?$|DFCL`!&qRMA9MtH>LRBsS(YSsQo^C@k4R@%V;}BjPo7z zzCu&P|E3iGJK^(M-Z0_#uPADs?4b7*nj-!;rTE`T{T__(!>adpY$YFv|4k|W7u1QD zSE2>Eo!b@B2dTukpnRe!;(yaC^#G3)^pDOfH3de59{IT*=hr}gozY+Vr4?7K`Tjco zOzUoj4sk|akgdd*w z`21hfmxveBk4Fjk8A|P13eIxk*nX@$^L45lny!Wp`*!k*bW6&Q9&Y|~Mf>%0-3%V` zdCiOC$A4qV|4Z>)))D7TaF7QmPWKDq%pXi3eg8es9Z)hS()}8mKi>DpsqeqaeD21m|mN7vg_YivLB8${%HIZ zVV(2-O}uya75wDLJf?T=ypG=cOY#*4@BVL`Mx0;3K|Ug{NYM%hyApC;{@I9?0imx= z`jbvdGo{Ao|BAEZ@8x>=w$~2z` z9E$tJ{|j>D7x9I0x*A{25dWK1)y5({`vy7k_Xxu{h!1MqHLC?qJ>qN(aMbS*hH+?p zX_gL76T|6MC&0m*pyCJ4!#Iynds=|gia7lPoa{K9!NkG)|IIEW&bM;>`{UNy=Xrzn z6`EoHzgb74>s^-eBl^A)Wdoy^-n#SS&l{_$9i74JM!b7CKe8xd2#axtbx8M5G4#ER zzE2Yw&qL-BF^LBJWZTmf*fo9 z*&NI_-7f>cK^`lw$mP9*9BcmBoJPbM2@dW5U%oEDvFD%7X+s?B|2LbWn&U*Ss2!Ot1Xy3vfh zypF}~b=oE3`kT)ZZv%K670!wDwLWJYpkNGpl=;6)AN5P!&*H19p|K2SI(a^(VRozv&q!WW){)_n}!=cLc8sty@i!dKQFvL&>Z_4@`{u^F8yJ=yj98k zUGsDBcUW)K-(CHQga3;Agsj(ZH6UFobQP7%iCj}b>UQJ#iSGkdTMK#ZJ9f$KiI1!0 zdcQuDm){HjXnMx$=eJrDw;H&$i2H=hE4}si>rj^Q--$T&!D&dG*U1;&H&6!-;{J$N z>bW(~fUX7U{w7}^AP(V68f7MEH>S`wCb%~d7xjPh^9}dfn_~NtDC6rv;@=yu!!-W|kK@BMmyz73)Hc6>iy5C{AJ&F?498;;oZ3VUDwEvz5<{*OTS z6zTq!I&VIGgmD+%KgI33=C!A4`=-0%g>r$b@Bit(Mn`6UJX<5`f4_Ov4I z3~=Wd?v0&8=98!vHBHZ_oxO;&0Gx%ynPB-+%Y=Xb>qxf@I*em^MQ+>~@FnBEdBVOg z>q7|;3tt#7`gtM#H{YbNPUNPnc)kS9_~QA#4V<@#^QfF3-gt`h+(X+pk=nN#+ylh@ zEWnldKvKRJ5Eu1-^FxMv^Hc{_ad;fsxt4UFLWlDMc|~sCCv~sG=l-bi)vkN{%np|q zW{TCVxS&h$XH@n>)!lVKJoSVdg&7gZ`{3os_~h5F8E~?-ih3DUJ^bfRr!3o9P!G7 zCnA$zMs68u`Ly=^-p2mE8vmJy|CzMkf6L~7@%T^Bt-W zG6#W2`vG^{x~ zjZMBkMfDgkD){|~kN5vGUp4%@PD|9EhN}DXZsOtn|4ih^@`~Km%l4@jT+xoFNQeFZ z%sooxMD9}SbQ1Biz}pHB^Ers&&sM-=767ax+7HzDfL_!T(+1oygt4B=o7N+UHT?p?)`Is1v!TgKV$2KSAFg zrS2&D^-rU3f&Kp$rPP0g{?UKsH#9HWRfhPe|65cb{?R1-N~-d^t2Xhff+sR7!HnE{ zk=?H;WLmI?dnCm*5I9Ic=xrE z>!(-mqF+^j5k9Xc-Nn##AlD(O|ePE`F=eU&kH-S&_ z{r>$od|l3?0^Ec|{&rnv7rk zdOUV#M9Ts*RkRE1knRW6|1E|pyc2n_PHex?RNL?Fs>B@y?ik{}A-VoIw&Ln;jCb9h ziO}IaI(bDN{D<0eAgq5|bhunqYt*-%&)r>!I}2Qj^AFwTptat(#JKsy^lLQD_b7NJ z#6$dVu|ze~i9Ga*?T^=^-55{W-%9A#k?!Yz;jgusrlLI<7n-{f+}8~E;j0t+lQi;& z{?fcRz zJk~z3Pbyn{UVCaU&i}LOsOCD6Ck9);^JSg8>_I%!J{v+ub^jBa>36=o^9udDxa~{2 z6?ZJ@i2svY+!>$l=uwnwUMuq3a}9A(|7W!_?Rhdo?uU8%tN8u0P#Q+6=m*N*v(5(x zb&I?rPfoV>^;Nj^@Bbv-zddx=-_W{!;rsd_Ez#%adqxot=l@xh2RwB?@9T$A%=)rt z25}Jovnc*QHB0up7aszjzuQCcIScVW3(r^idFlhH^WwAjdu%cKsaN}6?K;z*v3R~z z*Js@b?yU;zM4s*__iMfQ@OjXerupU|6THvK-(BF{L%ek|FZBJX@ZjryCf$S3Jx;n~ zQs?=5FOffZlt*V?d-h^KP>*lC|Ccq;aGxoW=Lep@&%*tAG-XimDiROx|7DFJ-X0lm ze1Fz{&)x>48w=eFM)&MlQs?>e&d*}>Upu?|#Bi;aN{|9^( zum3bn8x;M=>jdh5v#snz2L4y}gJ1t=>K7&C1Mu|wPBrbxM*W|Cu6jJs&rGr(i}H(l zbv6g|f?J-rWx>V2%PTUdbliTFG;LG#$39vwva5h6cK8G_GH74y^U{5IAZnau*M_d4 zYK9XTd`|dzDX$C#U5iVK^7Hb|w@>-&!oCi~#rc0W@)vnU2H(r)rQtNsop?@E=V!MB zCr4q>zE7|7Uk5?z6G_ zjcI{?dy#lOz$-Gmp{H8@^zanzSVOu#&|O8kHp%(x)HTE(>KEyzf)2HqWpH>@7znbG zeF0p=33)|^ABxv+ie~rQe#-N+XM;Ca;he~bE_T1Efhqi99BO}f|1TToN~#?r`X|?K zdF^xag5NK+|4!nr0+;p!M*I}7-y}`-+mpmW{hz&AHP4BRTp{C&pO0B}&;H@0+Ya4M z(tRs+UOqst4FU_8o~w1O?^)V`>geuh@8zx$Ez=y7lq++zys zL`Gj1Iv(XyQnbK$r2W0@6X0PUt9FilhvHONJ{%ycE)dV{SJTdxr#LAs&s10^GUmJh zSH6dljQ@ARQT|(&0@o$(+yGa;Zk!Ys`|_HL_y6%-A?k{Zbpu@a`f*a+^NEZ7|CaR> z)`^ULTyp(+Vde4f7LYC-I;=zTii~}k+C%SK1>1u!tu;Sl46)ZQ?_NRNY;apEtP>em zGc?*1S;R$JZg==;xdV9qJr;MaHcS%!^?CC0l}DWzFy0 zOI4TB*D&JZ{J&+f!a9-h_2bP8MYHF{yHkmG8F+YZs-5FUTKT&QL%zR7r0WOW4N8V~ z>`0KmOMl%}ljMXF&wCSb@%~>+tlRR6Ovnz+--9%5Q1JE;?>_JzP&g+t@pNlkTI=<@ zACvA;=$b(I^E!u;1Opl8J;0__~+|Y4p(e$|di#Ry{ zZ#mv@o-Z%QffrB0=8Z*EtC`=v0}NmIV&5$7v#zEKz_GI^TiOQnVWbA6d~c>k{@ zodZlhkeshhT|<1KfAn+4{=eBab|O>S#q%X;o-bMd>jgww63^``;$#1y6`co6nWNS- z^f%=Zt+4;!s;qe~Qw|04!(bkz=0{;(RDO8yOmqKM<-x6NxKlfX=7&u4mK*W>4^|`& zKL6i};``L)@;Q0)B`kksqFHWyF6ASw5dT|I{GV1ez>T%ug!!g?q!r?StMiQSY0n0@ zvDTX~ZWnqE7lWHm-0uV2VEz>EIg}9h5^!l>V0tggGf)qz1j-v<2kD%%73%+1y-j)f3VR0Q`aY7h4RTU|}uKSJ}208I=XAridN#Jd4J+83B{8|4{+I{qNy zkD8yYQ2)2O$FyU{oCJA>Y*Ek7-3vMtb=D_FqCKw>7yJLMuum(m$V^wwON?i84iThj zgM#-i@ty|nS%q^VGasdOEl|%Nq`IWlAm~PrZe?=on&+>b`B=I?uXsJd{(q~9hC8dK z9H;hq82JOuTh}nY-otvOpZ^qarV(eLJucOPEp+8bhx)(O0@7_tZd`i4a*Ncb)BSbm zy@teH0`5w~ot+VHTq>IGHu0R^LtUW#;r+i>>xnlJzvPQcz8_=#4$XU*XIi%jy6vRf zEp^^{crfIAg`RYNFZ?>G+}ah-?Z3o*3*6m?JLh6K9=!9TPXX~yMWbobqToG3ym!Gn zNW5jXKULTZ9rmNNzmK4!ct7Wxf9X$t>Q8W|5Et>k)lt))xqXuICqMls$HQXc9Ru%Y z;;Fj+Cp<5DKTot{1L=N;?r)=;cSaz;57uY$i5C~;b=Qjum#d z@6NdSy`XtrCpd?RgZe+Gw8A)%d0)%*N%~R;n?i@@sqY_wj^h3NT7f(whOh3qxly0f zd=Jk@a}ob@>X`P-9~3W-5Hv9&z4pBiADYt;9K?TlMdqKdeW?RYp`(4z9K8RRldWV< z2KUe2Z%XZH1MY>yoeD=IA`Z^~bMg#l!5P*%X}wSQKIIcR1<-XP z-9^c-lLg)F^P%_qQG1HP#d)c`A`2EIS|>f4Ttpxe&!6&voU6d=r*KZ>rP@?SW1evw zcpvdh_xJVCA)l02r?C37MRuS?QbUWl(hi8};b$_Ey{6W5oZDPJE@9iM~v zpF{fti!QYC5$nCr4{Fl=QUB*4|5DFm(S6C~BlsTZ?w3*};yteqGKq`&KZo*xMMvW0 zBa#MVg42#Ti2pel2daIG=TUzJzVGh?%CB><|DS{PU+WGh=&!<}V(+~peBV?N*%I^O zgS)6bo59_tuuf!2r_lbgXu7|6e&PLpd{?i!B1@K9zEqg@@6YoK`~Nu<-S_-Xi|z98t}2B1?P3^X1dDFZ7S*d;t#XVR=QCuC;urk3;yrHj)ne|2fB%4EO&j zIbR)eL;7nEaeo6B^G&s9+2!$k`84h8nBgFWOlf_p!Z?v-Z_#=m_dj-0|i9XfO_>ZDghZ(e*z^S!kTZbjnW9=hHKXr43w5dFQ?!6T%HLbJ z29Nd!R(we7V_@I#!|SOXsQ+72{lC(s^-=U+aHGZ;?Ap_=Yd#!6T-5)qyDEE5WaZ!S^WJ<)Fyh*Ja(#r>6^Q=a6tPknEWE+uTF+Nu%U7m17b-}*Y!zL&cPxxtN^INbHb zy&2p)h`S-k4Q|xL;l54Wd%?wdjJzVN(t_OJMok><$Hc|?f9w7V>qJ(K4RF=>?j-Yk zc|92n?oh*B?a+AqGtJ6FKEj{rc{&O@^uN3!t6S4}4BN++HgV!rnBPM$Ct@Cdg!4wt zoeb`Dg>@pUXT=+jk|xLFN2n7tXAU^?3};Pg+m{M#-gx_{Iq4Qcx14kxlJkXwA^aeB zz*l?Xt_Bz5PhOEV%i{TxH07(1IH>B_`&=CtuasJ6&*@EoIf?(HfMob%5XQF7dj4YnjD9RP9;t% zILHI!71=Od#zlV|s%--CTo08cT_xzME1477aFF7u_r1iyeFE8%qHg|A`gnd0)g~U! z|JyV$yjRrkf_nRn-{{4VD59JEc4ZQ$F*r?#GuP@TwLReLE+!q`|8Ik&OkR;!4kg!5 z$gB9c-RJfoF3$hkp#D(YS3AY)CrMNNbTx50fYV7~oXD$7EnikXbqMiLjlVWsperKX zSIPP6Dh}H1b@0$A;`RZzuid;cUKR*B0=62Hk zkzik6jvUOYc9-UxAC?s3a4T`|0rx?}-E^Z|hwRT61Zn?5w10Xs z&3gai5bf)?c@{eCr^+j`xk`flQ`w^S-FgP5*JiB3I+4wTRyywB2M7%$#KEt^M?|&RFPrB*Q%{96$SqbVh*`j>==gq|PKHQMFFM+#+xKl#w zGmGX~^L!odNSu}6tTLRf|DpN?zEmI+x?ZHi`~Ph=lkWTk^^0r?RyfO<;NDE!?clye z+j4kF5-WiFR49?2797?*cZ~iz60lb!`W8W?l%?Cgl;YAjzdTBeOssG`Yj(t z8NWCxxY&nL?Lmo{a^C6Go|UrSlj~EfqfRecgDpHiD zpmdO)N&;ylfzSgMP(-lny10wIu6^yjt-bfYuDxP!s8lHy5Cl;n{6FW+DW5ra?&K1) z|KIQX{W-5!1e`qY`#h&T<(!$jmAE+nKd7C?dRedjJ8pbxTG*a%D83l94|o(0yp}_8 zB*v$9ctVeFP-oEXFbMvC5aI!C-)kqQ7f0rom7DJx6ta>#g1G&`MQ5rj>$RnEaipY4 z<0NMqaghHHqIlr-N#S{?59UZY_%~x0{Qsb0{qbJb>zAcB?~3xvu_lD)-8b`zI|kgb z#I22+cZ#Ow-8UB#XCgQh542U#TnW&BxP=Pl_-#ipJx;r*yvY z8;bh}oek~<8tY}fwRc>6VrXWf$#J!w^hEwY=rZEn;B^xJ()-u!=N4fdGvo0p$lXYC zpC~!;euo9AdJcW!nk-dpb6__JH2l?gBy97gEKV7%X&}0 zH&o=|7?=7Ws+3zpa!n!E!pbe^pPpS#dMEW+yd80Ua9b1irZ~F-nzn24uEc2z4#frU zhwFE}bpj;pT8!V*?K&9#fAGHc^WU$ley3(gad}Co!z35+fZ-khZXe=C*YCnK7$!OJ z+lGVs|6qy-KG-ch&)APIE+;wo|H1k8^FJs{Z=U5A~{rTe4Np2G4rfV@T>%$r8*_T&T8JcOby{{nd3~=>k z6W&+%;RkW{X_{jn>d3}E?Eeow#_IV|VJKb+)yo$@Msg=Y?i7-npI*Fz_fI5`%h!l| z8n|Z>_q(`wMbY%QTtS@k!TE>fe0)sUF81e(H;~+=kh_ZH?oQ9H>d|A9?b=M->%qO* zaz9DL*`;X8t|eH1On==0&Yi?rN9+FPuG%cQjx9mnVC3$D+#^=*({6RIk0q6(YeXg3 z?zRQ%{*r;jeG*)X2R_x`<1F9D%<+k(iP0#=^%B(ajDGO{gHeA{SJr1usK1=L@)D{u z41OJQ?`knG>oa}MPsT^l@t4pfs;<1`FwzI-{|A3c+`Cit7twToQJr8g_WuWeZ8@JO zD1Y1BRj1)Wd+{o#FonuOodPOO?MFn&_^8^CWSw z|3COw%lV=Mt&7gS{SunrLr@18(wOANhvalR8@#_PY9Al7OlTHVh^?t|JbhvH8?qBV zXBYaMms72iOp~TcA<6sB@&?y}NA-d)2PnP8IR4H4-Vo&fL)zQV{c=v->%Pz+s0@eg zS=yGkoxr6y;L9)K?9sHaJxli|9{m3h!~^QeT3Al;zf*5sI+Wy){|`YY8o9IUj{k*y zy56iU6z#i|;(;OA;1+1Cm$h(%TAz~Q|1eEkD0%R=dYlg#4Ic6ft>;%KgzVGdmK@hh zkslkm3doJuVqVr)_oZoHSx{{b*+=ofkSX9EWVv7O5o@2Jh3rGU+UPkGJk&+imG$){ zv|c*(=B2a`IAjjw5Z@TNH|q9pqQzysSsMpo+1@XcJ~;n3gyMm3`o^u7iU#8(=Og04 z{|`AstLJ5Xb7QE^5UMvXT}pB||3Bm+lKZsoI)kta9!g}T#xkkTM&e!$?$wsNC@)o= zAw<*N7PQkA;@tq=O~kt|+;3cOUWWC?^f&hZhulMQ%hT&ORUy{LQKUZ0x)Aq4a38f? z#OSTWzvTDC+4p^^RaenezbzX;oTtE{^8kyV2=|+IbfSHiVV)biu>U{gRr>rj>Ghkc z1c&-<*#zPu{~xlza+gew>o-FS_1m&p#KZajArucRc{6Mu*Atfgh2-G>hfvPvX;(`v(M1N_FYfBpTI*s%<%O38|2-gI`cA&L!-wg$kl2w zFKbzk^x{fU88*g2T#k$9EO#i*{}0`fxL2miyXER6X~HCLx%gUUQ5cfcEhZ6V0IJ?62^W~7!<7sFPIC++{Vr1AZ&bOD3 zCOMq{A4+-uiod64S5*Cc`4r+J{~t>6z>3vzc7^Nb%TFN={QuAzYuCyeibtIK`SR;X z?hwdf9a2};$}7{0M|8zo&oMC$mp?$q)X$L3y%ZYyh_?KG#>R$Bz z+OO)OYHNe_Y55l7UJ35i#C<35EpiS+m*O? zfqS3jepeMYP8Ch9E8kK+KlEX6C?5FkRkfb0`YZdnZ^@4jh5sM=0)4)&+lo9q>OBf7 zq7Y?sGApnP^Ubu^%iz9lx!)fa=LZ6s=r!3shY{x;aNZ-%=gMCyyL93yCgYMOM2r_R=CMBsn3(d{msi9rm3h;{&;EJI8-z-4pl#}KmHc| zZpH!f?_t??cZx{V*Ue=nS>E+)+z1$im?Lxa6E}s7%wmWg} zip#$>O?H_S61){V5w9J19V~CHABrb?v;SU!&oz2O=l}STAt<6ZfgOc+${}fs%)gH+l{R4}M);SwHns{h<1p{rHL!l7s&rR;b0ite*}~ zum5zVoBhBF%Ik;W{NJz&;(i?0f0|~@lk<1QsibE$c*r-@m9?%sv`&WV<|~kwns%8A zxkI#=m$mMk^x|bv={B7QaoOIeCmZhJ;2ufbb#d!tKoizU&O^jG1{{hD*8eTEPKKU$ zTY>f7d_MgDu)o{SU;lV|>tyxVkXeB~?-Tb7aItQxE9>WWaqFa{$xf4YEhf%Cz(GG~ z&W4uWuHx@<-Eq#DulSMVkpB-OKfj?!$%!~=8S2Z<#{Qgk8|EQQlGtuhx~uo zV;bjWZ9Ku@Igg`6@~Eyj>}l{Q4%qm)!*d=(iR6`%e(?Xp-mv=pGQ{CIkDo;HrV{U6 z@Te~E%fqS1!AjKEOuHlhA4YM&FRS9mL4J9}IQR?k;QxnFU0_pj)HnzzW*i_+Hu@m{ zA4d8ArbnH2amGQUK35VC`Twwuww-_7&EYxYAd>el;{EPr4mUV2>(`SVo-+<2c~4m0 z@EyQwW`J40e&z6-aS+L)IAM4T@Z<_0nOVP$pzp_a@|Bg#NRL*KLq4sptlv&jax!m9 zUJsC^ga(3Gmsb8vy!PPjt#Mw~Z(pkKi5KT0f7I)NqF^8h`BjZbzANP6$F)AckD%{g zrtimgNZL)x^>$TD;`Ih^fW~=Qzu)TcoN*9k-zwBM^f(M7w(G#Zt-6MICxZvQ)Rk2`kH3dJM6q_6zOA>0){W46 zlvjOBa@hYLev1}^9$&_<8+ZwTcwEg`Cg(lXHHQBSyt@t0_l8BS8;YXW4b*qdxPJih zHqZCH+o<0o){Q8ARwExXJmmkwpSSvKx1+;z+BuTfiFp435ACilf4f-@&sjGjdHslo z{D1fd8t3`jz2oqlbt96OPrOgT``q#x{e$9vC!SnAhUC769Q=v8{6;T3@xK#Kj;t7u zaZp|p<YRO&fa5i3|TfVjpYQ4&&nN zk~C`<>PN<|Zs6=k9KEj_AUSnt|#Pd-tRZw&Zz^X7>`l&4BL5#@13Muo8>(qCMhm2i$;GoW^E`P@%)L+g#`>q$sVgG*w=ADr{mikMaD=EO`ym}UA zN-B#cilZg=jX7c*ewRz!ao|qWSkK?_n-u+JQKrAXt0YbhIMXes$<69}iGsL8AE%e| z^E>>WX^$C@vwq%h@|lto{_&egyX0Yz%Iv_GNPCVU9{m3ZoA3KghkHRjDb8>GpuMa{ zNK>TJl5;9?kpGXc^?$$V^I^Zpb;$27BstXoN1SQfq3K5Qi;Gg*qkBl|aRc%2{Qro5 zSYETqQGQX{BVW@b<)0<_OCf(b$-hH(xZ@3Zsp*%iAqPFwXk{C!&7^LJWFc`nwuP=8>(H=p}3A_1YK&hkF(KN5LbSWb<(sG{QroBq?dl)Q|5ts-i%B_ z>KP>M97(*z;9)&im*1SvD>?o3{Wy|C{eQ%dTFmpC-%tC4;{Az9s~o8`W_)F~vQp|p z^^Oti!QEuJE!wI$C8d1Opn~6IdT*TAr@>}LO`u0tq z`vW|do|oA;|DRp1v7X=ZA%{C~8@RoRI~Lq(%gyRY>k#Tiyf6AgHpxwf+(9Ha(V3qE z+$emH*S8q+}}vw=fQo^a(8<~ z?ZZXHy+0z~GxPct$h}E&t7-o(>OCvD;#(y0a`l%`iTU&6?!^F#elI9d zf|(;Z`x56faK6wO&u{&%%5wsH^syHi*Zeq;q#uEqme>UPlb@^?UgzVABT7u6%f#i_?=V&S9 z|GT$I$DT@SPtacam}tO1+wyae|L0&lXuWoypV~f2W&5tMoa|a~C|=lolgbOl__)pf zUJm?!4*CB*4xs!o>fA@rvX#A!MS-TWeIF+-{C^JORBgu|S4HNJOp}&K4&q=vA9A{Y z(@kSMf6tvMFLvU^A3q{Fod3(|OLF==v+(Ds?W(TGt1flp;UB*x?t$PACGLGOb_FzJ z*P6z}!Tx_vp5?UNh1Lhy#pgrT>_c)zkSis*!gSULeA$`$_9M~0Yp7nBQwbjV`?e3J zULOKVFyJHyagFIG`2U=#RWoF$gC z&*5Yr`is|xwPp1ADyRLSg<8jk?t5I%YQQmlMptSEm;!Xn>dAPQ( zTeXfyF)r=*=eRUADucS@Pos!83p}a|bbCVeL(qSry6;aDNDldbF6IB-);Rs=<|A68 zUKN!kWuvuu(!c&RkGRPHbFojL?b~-!Z2u{mF)!dD&)4fp?pffSqj8?U?<=8s7kWc|v&&_K;;OxiM5i6(hi7Y%PccpEg%^Y{OO=9%-p z&UMIdj2zDY=NU22KR|!ac%A)LncQzjS#BQk|GcIK>>qGZe7{MW?zj2G!Tx_9;!Ab; z2W+AB(RuED-9;pa{r|i@w3z4j?3>>DSdm{+jTfz&i6-0m7UE+6Kd%#U^?Qd!za{xM zO*7pVj4#?>$lDh@j5l@pz4oKJfb$-Wb(DYP^@7|0E#~>X4sz-pDg0YFnpE>`DcLs! z+!4fmE3z)2RwYT3#>sY~_#!VK9PF2=%kNzt8jqnm+xlJU^Kq^=uR@D?e($r>Tlb+* zcCK}6vYprOP26g5DIVy(E_OTyG&LUA_aP4af8Ie>zdri=Z^ZiO5s`atFgqO#_u1eD97;sOp+`cCY zLWxM;@x(h5JnSc`%g1-MBij?>Eoz=QF`?*Xe%|D%;%qMdA>lT1@hC3&c`>-9YEQShiPFrbg(MUBtTNDldb-oLFL z17;~X;Rilb`FD8duuwb=CJx|;ZFqHDB^Xz$iTf(J&`(|dfX|}lorBWzj`kt)Q2)=v z`lmSq`TLHY`svT`JElE8f!snZ=J^B9-zK}vK?%{$Kf|9GF82TPmJ|2ay6gf<+4b{& z#90l__m*?u8=<%)bgt;hZHK#hj>UHmN(?EkpB+%ALh9pKl#Z2^A8}o8y)}c9?M^ zh2WMFSAQRx<~rNUaoi0%5Eu3T{IQlhtVrn_tb00bk?pksiK1qXi_w3tzN_R`yK;(LgQ*fHpv|a zxsyq5CH33F$aSHxps1pzprU9Tl^KI}qWB>H@8F(pxg#nf?XoDg>lo7S9B|IFoNQm! z7ozN%Pjc}8`Tr!j(MnE?8&N+^t_>F!h$ndpDw3Y(*>EXwuL1W4;yxZ#_hwXJnCvgg z3-WRPFQ4LroIS`cXPw*dAbmdke?I=LE_Wb6#`E*wyr?mrk6O;2;$KnEVQ%2{;}yuE?x8L}_k}vwZxIB@+KmV+vejsm?ff(8 zvjE(WHP-X<^ggecuO@F!LaEUhtVbJp-S`4LiVyN0q5RV6w~apO0so)Bg7o-~@=Nht zw|kC{R2pMW@hN?}5chjC@oGGT;$|0S%#-6_Bi4V@e;d8b0)zAX{6&;^2tD0% zd@fq8<@$MlQzws@uNx^oDM0>Tu#@>%Kr^hN!@;4-bQ z=a1IkpDO&lT(@H8qsyf@rU3bW0r~sl&W^ru^U>u}y`upBzu+#bZ}DXgH*P+<+_R}2 z?gtn1Q(Zo$P#f|0t-2lJ=A+BKnz&Da`+~-Le#wyzH*P+<+-EE|zZTq=Ew{9vo)6yk zzhHmB%*QwId+*Wj&8|D{$;P`;Y6|6lO@<-jgI~TR?nmHaeNdNQ`e|g`Lns^f{PG=f zz5?ePjq&`lnU_WOdaw*~t4Z!tT4#du{YjC5P)5FkNdCpviGJBa`m6yLage(F z@&etim=C7zEE|VV;dN#cDsZO#asIF1ca8J>G5UK(BK-O$+7B7&d6^>-KWRP26x5L~ z;T2Cc$XWHXv7)~=4YhiVYzAI)je{QdMdlTjqD+#UV&Y_hldzl$eV#F}Csc3VG?C_7)9=$vmH!2rm{WsNk0Xe;4|rXP_e6|6g2MJ7Z`1uVvIjU+AE@l4>bikFp?r1| z)?Xus{D0(u_VX(zD>-40cs|R`XQe&)rCh(;MC-)JVc=0bQ2CO2zDU$vztiVb#rI#- zlnaU;ak5>WB)#DOM;2MVsyc`2Bzn74#;=<`Avx^-kE|lODNdavg*|w$$Vi(V1%7+e zO5#ocm*Rn{S0n2r$}UNhrb)Xt5eNQ%ap9|H>P=}U5_L+)HH z=K14JNvEI6a-;g`S0pTEJYNVd@^z!nx2gL{(M&)6I)gY@f`f6bIo0Dr{iGkS3+y_M z$UR4L7pAj*+b;r=_TY0(|GWg=tHj%odcBhrWsu~&L>!#|8~KjqOwiv? zAFOww{rO)PklY85`;_D^NvnU%SNcgksBSTGA$W_3_e)IwfWrNQFu=CUa&VA;sLP)? znfeEH1zo@spZ^>DpJ`9z|05~?pLn^`KW<%Eu297x|N0yJnc*S-A1M?IE`Q?hsryG# zbpI@XUi({4A^d(J`Ta?U1oKdX<-T52y);U{;lzdiFKnSHo`S7v5y`J7|YcJfxR#>1TiE_2hQQ-9vKv zJs1lRH%Go-r4X@DHWq?%xurh$*kJLH?S2&5_aL~B68B$fJc)RGrHRLxC7WJyE+!80 z|3c*L>hcff@43M`sS_qCcLT}22s!fi2bVZ;p1ZCDnz*mS3EJyH;==zIzNgjk{DU8l zu`8fiyIv#?^8dmwEa#BD)Ve3yJ#ybtwtBRF9}pMM{}nDLu6`aybKP+jXZJGVt_F84 zao0Nfy6a6GcO!8(fJ^!Pp%WagyY9qsw^(iw;(($?R^LNkqWOSvqZ0%%ZZ>x&xg8;w zNpinA+oHW&*AdlNTkhm?uC4WET;Mj2^XlC4OMo^>Ivm*HaqPAAQ8SjSe z;&pZNIFjoKxvo}jX5+N%D#kNGN$;!Jd>C<&{}=Tl?%Wu=0-Ck!B;xc32koUUf94lq zyL4bJ`|B){!~TB}`TN6KI(E7KLibnI1UjXx`s*s zOFy5O%5NKDFqtK958|B<9{iK$9nr52za7QvPP~7DccsR8{t?%!eiZp6o@e4bU<=}8 z(>~Wh?q-tvSjh>y#B=NJ`yZ6s&dUxWC27}a;@tt>-Ih0dXk^?RSR){+!6j!RaUKAN z{Qm6Q)V$GpCG87Yq-b%;qdH{~{D0B&R<9#D&J}jL?|F!_6XVFV8_xe1y-vL2T>YXQ zS*YD8-za(qJosOA`A05vdC?9m#JivL`xLx|8t3_Q@*G~$zE4E^y+Azd{}+8ryn7v9 z(tb|_ZvpYX1CQc>xxT|o+UJSjQ5~ZQ{=euKtKZytYJW$Ke}3+F%Nnc4DERkLjY;lN zB`4y`6;6CvmY0Y3waOtY_oKx5qUd#3{ib!~ay;_7v>Bhfll|PI_R{N|w|#9E>4*LQ zQ7!5B=7;=Q=soVWR0kQg8|28pAN8c;&!Y9tEyM|4H~y%FU)JM(6#W0F&Q_nJJE(q( zipK+*@n^N!#Muv=9>h5}Y!}DlwKXKy8*=2|kN$U>cG;4@{7}&!wWksn{(ltoQ_WE)iTQQNj+X9 zUNv}=h<9G}IxMyrC56`ETI40Bzo&si@xieh$d5bU=ZbgXS~>XtQM2vmAJ<)vZ_KNx zeHm#_Zebz$@!B7WcQkm|e^!@&+@;ZeT-YNh?8j@j5a(oYC>}WOR~mQD^Cw#|KTSKp z|Bu2xwf_9$d)77XgeKXAIr$Yy@%&cIOT)bYT#5sZzdCx{5zWk}twV_e|38ZS|M9=8 z{Zg_1Ip5>DmHhQ6`2SHiYqLE6gx<8z8u8wm;G5AatFnuO!kHL%TPKqq@c*O8|DSM8 zqK3@3G4~&Gi^PYdfW*LkGrkc5C{AJqu#Q5ozyKfk8~O-yvM3zFA~c+J5he}D4tspn5XG4m(G>qi{;|Iux%UVl9_WRFgR z1ACD78hiGF+}@mp?BfwLJla?7=>>(F^DQM)%Pe&!2aA z$Q~Wu1@;_6aswfUb<%u3KfjoAeM6L27A)J+p3{k!173l~dHyL)QriBwrPPrqU{>iHfjkkx1hx~u^G;7b_ny0oWppZSZpE>$a zaAp#RpQ8@PJsBS50i$vLZ#4Q#UH;!Q>3OAy_k>9QBToE?pe1}BJi}W@cAW_BUp3bA z|9+BMXGEN8-V@@`V4CRf?NIMC?L8ly(}=T@@``Z$ld;_{BzHFC{$b_jx1;lBk$D3= zys!(w3z;Ry^L8DHdnveA5cgc=51f33X`;uZUA>8OEjZT`N5AJYSig0-Ado{`Y}(@% z$iY9U%RjX{o%f3PK6KNH9S}+!cjN~0kdOiUj z{GPh}Q-2GcXVcq=f!rA+_dMjt-=C(x7iO`Lr)n6W)4^+7yl+714HH1^%JKBrwD zYoDSy_EB6g`a|$2E;xP9(75FIC}X?FNe}q{(TlVio_~5}n&T3|jkQj-H^l>^vHw4M z6>*=79hZ`3#^qUEqvCA-gzE%GeI|2-CjE|409BKmUxQ)3gggPLf@SCp5Ph z^?~9H;(i%xm!xUC8X+z)oTlI)pHP>7X81X3j+ZhT?M8CQ|BG8`G0#7Up&>?ch2=8`$BP5Bh*jLcs>|% zhm+h#Y1$`)BFDb>iHrJwG1dRi9T97vqB-_0As*`g#mEoU<)3>G+2_Prjea6IJpWgG zrWW)3bC;%RpA3@1_HB>#!?YXr|BElO-1Ev}?NhX{ecLC9hyDLziU-c$J+xl(etpLF zi0h3W@c+e>_n$w8)=TmHJH8Jk>EL#5mDsCC=ORFPYSE>6(9TsSdvTeMDf4D zeTBGh#Mq@+#x9H_)9!DA^S0&uWB-s{{QZ>~+f%+!{66G9CAk@7S7baXTR5+*yeM=q zSlV?v>9Y{rMZ{eYW0#^CyB;GB{C_c>|GTiK8rLG8#QsyLzy3pVIR96Sd8aP_!oz4j zi2N*R-!-sHf6bS)=Of~61n)PE^ZW}JMCUV>63i{hSw@_#USYYX&BVj`{}QYN>hdqv<2;DpL-Rf(pX6}2$(2^Ge?F}0omwwk=eFoka z#G6O^k%*&cpEYBLM@bIn|4QHw)#YFHs8gqpT1U$Z%u6-IdbI=MC9{sM0`CWn^Zcv# zP>zS-J!9ex>yRaf@Cc zlHdOTy~XE6O%JynHrmfC*^JL?WfCq1&`lJd*E*j59j|%QAARgfBnd)c$6u@z?Yo!h=cQgrO0y(=ZR1} zq^Gg;7mcqXx$%&jqQyM_`X8Nm$cba6CYAOOh}7dQ;vEDY)@QB94OP+c5L!i2v?G(8 zCy8?eI7e!X=ii{;=N|awQ2n{_t0Z>}w7AQ{v47Z@%T-I4NcS zC<^rt)*;i+XM%&cQCQ0Ph;h zyJ==>djg8JXUEROxe*+S3vT*2G~V>GD9785n6IWC;Qvd>|KGf`Gv1u{Y|HUxA14WT z`NV_&FNI%Hmw)pyDaV_n@Oay?ia0p`SBmp5>NT*2v2&Ypijef7?ST?NJo6X9IC|0w>dQZf_g1N0&?Fd}u=J zMOjP8!Jn(kzr89Adn!kkasM=-^`dM~@Y-vf=imNpN_!N=+S7#Ai?UAOAU;r+e@7Rx z$EmY6p?%1*?vSHA|Bjk8?8$ZPfnU_?PZ{$6vO!u6&%fifl=dhJ*>fy$hJ%xBIsfWQ z`LGi=H#wE$3Lr=R{$I1}%7-zJ%gf3uM&^~;w=f6!W0T8>3;$m>mh|~Vt*cHx%rs${ zn2$|vCC)@}a9&GY{++j|_$s2V(&QnMn+~~|TFmqB{G8&li06#*gu@jNKx@aVM5R7d z|0~1(f7wx%dspQ5W`}69!zAZJ((ib1C@#3`u8>`!_^8QZl7s&*qy7E67CCmgakj80 zAFtT6B_pZ4)Mq_$vHxFozP0P_B9&K&{xZ+4NxL-7*wu7<;#>^Q6~uX1#p?^eN!9L} zXrkd@JT*l=Vde?y|7GOg@7crQx^Z@l-Ays?4Hy2u>`triJ!gdChEN>Tl>B@d_W#Rh z|Now6oVdaD&r%h;)%a2_3$gQ1|bvaGCZ1m9iW{2`UB-kZYAa!ouAcUdHz3Y z{wWRf%k%6eAcUlzsHd3Ega0pYp=qA~z*CXy1JmsK@U!KV;oM@mZ#fT|^SfR~vqtv! z%G==gDDQtzpPv))Z&X~TKDnwaFhl6yEQ@%^|I5kWKlpy6pCw8#5GAJ%ap3>U_qX~# zG>N{qc5~NIp3y9a zA1q02#J}YG9+sLqZ4ymQGuhA0W)KhgfB7ilol5)9o4bb2vot%N)p>;$_#RC3fgZ`_3UQ{C_#s`5)Pb;w^K|%B5-Rf^ppJYT}{(Uk-cKwmM=BnSUr{tuGd;MDI@j8BZtv3SJDcy4JQ?faEq3NFP1k4=lL-|2Z5&|se6?6foK z2mfDA=l>pii{kaoT|@cDPP>yF&i|GF%i8sLBWmB6btI?At|L3`N4$H%dysgu;?@yC z3HnOfgMB_To*o0|DdPN~zONu0AFFmThezdn-3jr!;XDt{OP2G*fpv3)Mp7Tt*$fB% zzZ~OIUH%his{R-HnD>b3c_#IdzbZMXiy6)Wa6Zx)&wt__wa$g(NM)DyI>9{M=|bXs z4i5SICtKIakqs^Nxsf>V|K;CWeV#m6t&c(hshv<^P2~Ke+2Y^ijVm^`U%X zOk;3%BF-6JNAa(^{0Any6q3C4Ri95*hMe)wgn*CgVM00()B;f$+OufRJg0m-BJJZ2PlWg6%C z&)ilI-rq^TD)7b=Z(W^s=8Lf_^}3ii*#93h-Ey8C;QCzOUzn+Q5p^o@!gpieB{ z@i^J_J>=Gr+z09PS7p^${<_(K`#N!d0rz*yeQ8Kse+4wtU!Pe{1?mD7jfiu1DE<%S zri-q3EcZXfk@0_+2EzoWc~j!-0Zv=u ze3&|KYu=jVIzq0im3z5a9eJD5B&TtgM`pQiw}^W)m0Z|0?ui4uAH_ zm2vY-(#$+-4*zAwRRuUzR=-!n?`I3;ZOzXkxe1V?y#G~xKU>WDkyEA;H}#RyuIq@4 z{J-Kb(nr6KQ21$E=hpouXx6TKiE|`4R1bKqYh+xiIN|)Q`8&ix{$Fvj)#tV2>gEWA zq+MSV2j~APPAATbk@*|zBY#pvqv$W2zmYz{?+UwGv?tE3;7}dl_2m=~nfIn>?`l?S+0HF`5eNBy z1?B&5^s1Yq`>RC`aghI4Q2zghejl^2%jVn4E~$?+Oxkr2aghI4yky(wjaO8@B{((? zRvf!pOAg{yGf$EKS5W@{X3I1C8u`hNxa{kJ|;`U+l3Kccg5)ou$duM+;h5^=Y>{I@%#!;`8> z5z!Brex@HPn}OF{<2?WExisEw-9z=K@|yT{$=Q`SIR9Ts=K$V*it?G?XKd1$n{d_Lv~U8UJ3tSIa;gZ z`R^X9=CPQ6$k+6NH`yNWJElF#AvccX?oo0g?ib&$5jX$DTNzX>S#qx+?j&%hS?+tg zEB_|uiTNH@v3{G`9MIIzmOQNgM$bdRn@PNjQs<+)JWg`6A$JVPy;es)${IQO=q_&% z_e5|JH>t~Cp!X?-eRdxwiKb_+wC@YzA^)$WcwoUz;r`Q!fRtNBa`69^l6Cf7gR|qvd_jA`~x&o+sLs;`YkhAV+!s z2m1RH#P}4?+a*6slqbK829+D}P9we1A=+(M%pIc-^8d<5NS}uz<7Gyf`MWFC;VYj6 z=V{CNuoKyZd8aq1!@{=ObjY||Yk+v`5!BLA<%xL23|@$kre zJA@L3NzOaO`4OD88sqsNKSXsOx4*t5IXwSg`8&z2qB=qycA=facKu+vNVPJnGA#EK z{XH6D{kL(hwo9UnU0aCL6dc+Y__RwX-wyRx%biIM_5Z3?_VYiTO8Iv5_bcU%%NZ-r zUduo2dy_I+qN1zkR~7RAs`kWvCoUT$x`J{8bJ~sZRxQ;s2|KSbaVpsm4Qi{TKFySlU9# zqj`-B=7!oI~OZjPV@7E0c0#6$hRs>brZ9H!!>z`oG=xt5=h9P$b4ZeD7(Vvd_?T_XWJ)NYB53_gBkX zI4NYG4!@*aR#TFj54p2Q?ozT(#$QRxrP8TtJpNLwx-Z~%C+_*+UTnEvZ5L;sVTJ6= z8cMu>f`@fpUH(_cQoT{=*)!?Ez|?wTf6A;AH-USH#(Mr&OOm+mNx{_I>BPMU+=ndp z>oG}O_r!Z@F3(fc|Er!QuCCjN@ffs&`@mpo?wO=7>i<=kFY5BYIl$F7>A}I&+$)Lu zHn<;Xtml7ogUd~NfG{=pF5-R)?pKz(h~KLv+ac*e!qi;UG0b?t{(sd<;?8sRb-zea z&rvgmWymMydlvLFT%7-_T2I{X9B!|kJsm%gT3?(iFkGDfufjT@E`RYv^1Dtv;p3N# z+*U7hEam-+FD1Vl@g68`WrdjadeVa@?DVrNcP#S%u`RSZp1-&@((fwUG|f!=fVU6v zeDEkfSfc9*V%>&)`aut=2i4ui!vBx$VD(t?uXNWnsZ(fO^C^EH+Zo*bEO%+ExOL62 zjDb?mL&?6L;Pofo+0M8~xvm+u8E-z$hwJ_wI~d$-;%-dhrdZb^xaShL0Ni5BU3O>^ zH^sUZ!Nq!R^u_uAvDL)=D2bb5U5nsS+&*?PxTt@s%U_=Ba#O8q5!@F@-|+e+@-`l1zgJSzrEPyrdrpMxe2Trrr(hNkEQ(o z+pP{a<+>KZMZM2(k^hhVr)`H7`g^N`dEcAoeWDY|q5ePiCX%~@@}#K!akUa)2;{T*CFazuJQr*%lzJhqHSG=mKlW9t*QztsdMV=3MJC>kLdvyG z@~{tNcyED+yjNZR>KUPUG!$qjWS`@g6149&7Wx0!pGoeqH0?v?on+rnq|dKj zCWec?{O>!)+NWvOzF_=?`(+F9Yr&^@;rmT${9&H7>R^9w9Q^;dU9}pX|HA<^PCt&w zmsE?(v)zG-rdA;+q90rJBYrFJ_aOdFs{O*_G>U4*X)BtK`&1#xf$hZl&d}&52x3Lo8vKbHN}D<8FKSUZbKdQc%?~x8J_v8$T?wR0XT&T-mcZg~)G4JetN-|B3#$X=r){b}=fp>|!e9oN)Q94N z>L%dsY`MQoikmlzrshp+svA`A3J&6bb@{*W_uj;;$5HyVrhK3p`~TJC-#6*~Z82^I zH^umh#6bt1`;2XUH!2|7!C8 zzwa7nm!w&{u)gZ~S`GhSP5%G)qt*E;)nDvKT7N-u@c-4P>S5{mzu%?gM4tFzMEtE< zxH7M&@cotf<4W<)VcT=Ey?-SBS>U4|)#Y#AQ^gk|4)~h$L=gizR5kD0K-k!MF?iTd zGQ6`x^~=zERokGhXymSh-1S<_^EbaxNBvUU>3nmUu&)i)2gAJu+<#f_mi;2@mkv#K zp%jw5T;kme-u=Ym_fG!amA~ICqsG>g?unc{{nbhZC;^O>Y^-ETt z+CFi9D4+@JB+V@?^eME8}rE6FC3(llIw-OiU|EkH~ zZygqIm;Qn?$$5l0@c-4zjD87kds;dCzv?w4H>mFQM3gJUNnbnLf_1XZ zholdl|EsqCKH=S(YCSPDv!1kBN*wtA@kTu_v0ZEB|AXiMbvR^xL$(XW594=${7&X} zV!JXYeu#*Rghp}%=`S6Jxa3m&FdqB=;(Y=1;vs3* zEySG$?jgkeE!M7prtNx|IERCCgyrloJG5@-FeI>R0m&T&xf4k4*7Vj5#F1oGFt2uB zN8G=Hi~LPpiN^Z-V8ywfP<$oFp`giuDB5R_M#MP-9D6<>(fA~)Lu~GgOMPfRa6Iz=@reJlT|4fj#z9gY!l4DzEYOqc ziQ}>VKOW=3@GcCk8=>b-_8`AL{$G%@d46KYS13+M@ty#oQBG;LoMh6jDrzs}|KlIi zYIunzJ>u34K?w|!9E@M>U&lWU&a=e1jm{~dF0B`ODM$W%JnH}B?f!qF$wE4(l;V9O z!XA7TKwbsC1WR%;UW`82{~!Op)u-twkFhr@}PVT|s{#9y7d8!267N`g>o4 zxHxpqcn`Fvk^2gA@Q3P3G+mqCJTqVXrUa#ZXeYy63GVkA>m`~^i1W{qX6M~vV% zI205bhve5M>;z7xsq;|5;O*kYy3WN1^&jX2v{C`3>%ga14l(&SwzhlorlG`70 zeM#++oD!_xdK=N8jKP$VlEi;^l&uZ+Xr0LiUC7 zvOSRx8a+lqj{G~G?UPZNe4muqFNmmP%DyWZTkL*6$(}b57yf^O&GQq@SH||AqB;Hd z0P&FjPnd4)Yr)@}num*PtFTk-<3-qrm_*dr z#ZysL1(n(3Y&03npSD<6%s4^)f5PRY*YlBnAqlB172~xnRyxDG8a#>%T3$-|sAFea z^8XXy|0mpG^=Qd?cJ%%hHrk^1x7v;*eQ^G70>+!V5?TEs^U)AX*e30&CeEYaJgzZb zBI^l?m*E$9f2%F(S*AUnfgJKv^Z9G)h?kWnQTtnMF&+)~RdCyLS&{3fLlZMExWstdt0(dH0k5;hd5PV=r*#GMPbWZ9 z4*u8Jw;$wsS-IBxD7gh_?}ZV5P-ztGz?p88>%m^rh}$3BLBzcM@@tG=9Z<@C zKt5;WaQ<)NL0Zg9px7Xz%arf8)FY$RJ~JbvCHGO{&IDHv8V}sVBjbLi$w4MLFB1p( z|HNZRzqdo@$`8P51h(SK34{8j;+kkh{vt?b$rN{)*afYUdO8dT?(h?ul{zC26L=+EM*s z;vL}JNgVy2=pg?Lol9)jn?CFAp_%#B9{T9QhBr`2R_$ zXR0f)_il0hC26+5jw4PXIHNSiOYA+L>IBX{Mf=l94*UO;#*&K7M5=$ zp&d?X*A>K_2yTt#?z4BQ_)qkgrb*MJkmONbFzFERW)Sc8kbT;X1?`JG&5YwCAa^v$ zEv!4f6&gjoN2)#cSq=9DaQ|w#oeJaZ(=^AvFNilEywiyHGL1{bxBT3H`;{bjHsr{^ zciNoZxOBd@Tee#V4hZfH=UQ;C*BCF+W#3T0>2NXl zeAMxb9QOYwk$>+po%$_R{Sjj`s{Ytv2yx;6C&9mHySlues^6Ft?zavl#Crlfdp;o1 zbpY9ie$yKlVmx=4Omf)&p9FuT_2@d6?2E2HYU`5fj~(U`_YH6<4(R$-tbLL7#}4y} z2me3mW38r_=$50-KdU$^WZy+3_XXq@k=)5jPOK~9`2n~7sI3!A92FpCyWK+E<=`Tp zR#&3i3N_xvK8Af>*QJ>blsv>&W}K}7Z-d5piG3@mjuG{ogG*K^qU54(VYt6}ndokP zCH8&6;YQ?Na>Pa1|BK~L#{U209W~ZV>~}7WHz(fch~LxtOx_uC@YCu_?Dry#w}^GV zJa=TSJULWVUY=WQkB|vFJJS4~yc@WCYOI&&-aTr(xir%qa^82`kM!&S-rmH!jK-T2 zcXWh5HuiOe9PRgaf72OnPTZk28kt>{Uq}W@`)Gbo#{U20fmWX$1ER)T63rMWc~eQx zq2LWC-Zi2A)60C&E=Q7F9^}Zs_jo_O{wpt>Aif>Plz^o^7ZVr$e=_0`btU#68rOfC zX3PupL_TNwVFGxt*YF-zdW!jJ_CIucRoc;|1f+h*&kXNi@D9^BFM-f4*vE+FIr_aq zyd%M*c;J9iWv|$eH}A!A^uxzXy|4}%z2N^Rlm9>9D$>iWLz=^*EU-oLRuB*VfAX1R z=Zds=#!$&a9%A%654;O4uV;U<)0{hS^$YCWyD4!l1BdDWJx^8nS8V%ZQB)r-^xAu0 z;vxT^jP+byiJtGJ!!u^ee%O03@v#3t`5uk)6200|9#=G3}d_bJ?xc1lc z-Iy7)KgN~eeG1+};_3H1Mvf27GiC<78;OVd|77@4btQU#AJ?CXhhLWMh4wajq5eOa z>i>QEtN9efEunaNZ^TPR4)y=Z@VEN&`^-^tDe|F_h1K|G_dYen>fn&hEXK zxSPGqDcfnRm*}IP+X%IjOLN+3o#jnw3|pMY>FJYe(2Oy0$_D#uzTo%dk^T)wH zTX@H`Ft@V280SkWs+mzPeQXJ5CGmTI4K1&A%^F+Vx(~&sv|5LhH z{rXL(d`9T!zFx#Zs&Gt>hkYpTpVA%N-o$;!l|1`xt&4 z_Xgs^|4%ub^j+n&ulpE&9QQ%u&H)$uFzQMS92=THdfPJ?N6(Yo@sK0GKkx!2r|lfz zoH$VW6pqbFo<9qS3;#dm46Tlr7`Q2B{%Dw%>2art)I=-A))6+J8^Q`TwbyKk7;h zn;xG(tIy9ZD=9Ay0tCD~4#L8pcUnf=J-}_Rv0h@>yUOlRT%ANSfsf>&KBM)Vf_;;z zoh)zoKsA2wxt({gzc+PX{9aG`y`!9Q=F|g}1~8?lieEq?KEE^K5&ij7`+hT(_u?h!w!^PSVs-!r;)?JB-XKD#tGzgzpEL)&NP<@V~< ze%`$HlQWyOPwz@5^!~$yKHa*>@%f8ZuDk5-&eh7UDX(Esfyz?o)%oSyEOSd_W{W z$cr+k9tSq||EHcn{A=mFt*du#c4@5MK^-)6>N#NI{QuPREH`&QRY$)Hdf)E$vzSiX z+R^PD;{~I4H`T1s?RvNBuYW?fi||AFeeOf5P9WBugLd7}`hNZy#C69-UN)v_phJ|tU9kRR9m$-EJ?*Ke|4*enx4;k9 z+ggn0+Qsg;$SbJKE9q5JaQN)w4n3ylHqK+SUO24~f^PGu)6_WVwyrpu=?>|TrdWi~ z#F6bA#8a6ygVDCg|7$2O8#yC5H@oGety{PJEk*n09yWc>oI_{VyMa^at+4fO;&^Pm z8#x}^r@o^s9^3c7gYEa*}ZD&In3M%OsH)gS}~|?9ZoT*Z5=`}sBIlKF{o`FDlw=5+c@fyQE<+|QnsyY zP7Lag4+f*vA0G?`^~VQ;LH+T;U{HU2Fc=ip3b6)6`nx;TdhxoKISu(`&6{eqKzv;K znTj(b;_5CNmE1>=c@ICISh+ECReU4j>LobfGqSv>tR}m-*o1&KGZ9izdUd^8@fU&p zC4La6sVh;T-!Jw@`1dOQ?_jTh?ISeaOH_QV^pDJ=ihBRiJPL$AI1xaI%A-X5O!<$t zsMbR~nCY(fqEoWBag}iWvS8#i03){n76f^*1WCJh?ZT^P(L)UlJ zc;AAtj_3cUjnbpTOH}@>-t#Z!(^AY=46m5!D)aTODsP%r2^RMMr;W9|s;eo#ar36) z+`PEFsjJGHrcDJC=l`Znv)r*=i2JSMX7uAN1(lKYg>EWunsyABhvMfr;y$PL2d{$t zx4849tUS9O3AH;iBt@mvQR`i|4nhA+`#W^|3w} zL;gRF{3D+2mAj|4n=sxo-0@bKUDT^4XZGBKkEq$!<=JUcB5ms;olNT8U^;11j$WW5 z=fiWV{k}ol!T(RgKDfFP6CbDj{MD|ic_k&Pf)dG9b);$V`_sO~&lZjK5;*&u5dYdb z9{qBV+b{L-`|aITpdOw-iV>7ABIBlR!G2rj^j2Qx^hWq;ZS9*pLyhOixCWE&4@UYR z{K2>egs8X%{%c=97!T92w?Dlte)hI@O_}HID*H{;|B}W-b$JO4llLRy*nRscE^6}A zyW$7+b#*1CW-4x^UnnlGDk|C57E9_)Nr~|b`<5yFMnJbA_{q`gd5Nj3JlP7eF7Dc` z)DyoQH4pYZSaEL!b0mIf|Fq_OuZ57?(jIlL9_~B{tZu)Jfs#8DK*3mP01EQJ2B07X zYyb+fzXqTn@oNAI3IGj28Q36{UZP>PEwGLlFTF&={Bep(hEvUpx7EBr-F`au|EE*k z{viF_hgc78h?p1k8PVt^T#ggN?C2L=-`jVk(hoW7bkzT+uM#s=UWtQW3j9~?lgRh} z9ibmqD_q;ygpu0GanT?oIW`)GRG*0xX^uH6FHoI7GHteO3y9B3boWFH*AVv1+7bsc|9Z|4pgdvq8r4KoJ{nLBDNj zsD4XcVd}G5B~$+Q`QQ4C(EU z#CnmRYJ6|wdXcQnpW`li)oZYEXX+iIzdsN9`=FoE*Es)w5bE~oN*vi;)gk7izc2W+ zzk_8z>A%S%xMAXaxyFmWh>SB39|*sH@P6ns)G7|{p}WmX%vJTS+CTd(sk7*R{2%GJ z?!h_G%!Bbv{=vQRlWqI$=v`F2CgO+N{%i9sc3gEwJ|o8!>h=d0;D_q=N3Z_BK);Wa zey2k>)c+4Y)3)C+FH?T=N&~eY22Aomsn1dz393&N5DltFAP^0T&wqR1oUa@otI+o6 z;paQs{>RM^#>W<%AKB94zuErv2@xW#txt3s393(lC=yg3-w_FFuxz(Jm7++E{d!mnVYPlcpSK16X3Ncg&Q}cDx~^nb&|vfRfBWn}z2eVt zR@eB__x~Jcx+PNoncPOIF1zuhty?#W^VjwmnRvh@*qG|vIhm-Rc!5N2VRmV0ezANa z1_Cwe-!;KTo)Og&hz(OoAVxtc#9V1e1V4l)7n|xk#jee}NyXuPI zdENv5rt;Jez04WNiw~vqk7vKA&Vh>asVU^eW7o0{g?*|SIJ0}`mpaY$66e3Czo*j6 z=y|C6oJIIOJi~A(&LyiWap6{PAMy97yuIfWN)G2JW;TNyoujzqpD}V!!YFJ`DcLelM zNbYM@Z`lHWvgMcP@ml{z79X4ZkwI0Zo})Dy8I)Zb6dBZI8Wb4>-VKVxpl#^x!Km%# z)sDb6zvd;b zU8$ajLcGGy!At%RN)GS-KMc?R&cu7O)s?tmU&W7-+pOfihun3L`%#N|iJK1fI*ETp z)faj%RdVYghxZ)L++gKyc_MnBUg+7Uqmuj0%RGEX{B*W*w>_5PJb|mX^Y2>h%hopF z{=W#buSy|*W!Ff?P)3cbK5^Qx(6GAQ@=TvtWW)BS~918^DCL7dSWZi`EE^h z&Uf3}FU3@95K#SkB0?i!x{SlrbN4f`?{YYv!8rUx8;9M|HHgEu+=RN=U4M>K6B$MS zC3$=`)HtnQAeXF`0oe)u}{`7`+W+4lQAh3Y-OG4blQ4@1*VDPo=mCSt{I zVB#Mw;zf>+2G&t})~I?x-;t`nfAuo)s;kVyf4BX8-x;aj5776LV5Ri%*qwCTA zMyTwP}f&i;_(^kJ#XW|J;b$tY-M&uRdAd%-Q9V| zWJ%bzgAGvx_13=>{d;j>-w}8=@QCg3gYTQt_B}Dr+eQ3celNuGKW<-?a@%BH6kwa; zK^K4?+O`@>1VHS31y|&_d`Y$MRJ1MjosO8Mei=E~Q!PB%+OlqS<{xig@=Kw=x=M?I zxlQdJqR~I1z}wUx#0ve@1#fddg=qAT2yh+!hjYQ=Jn<2DckB_^|2qP4v$_(`>=K+O zmisq_|Be20)op;Di$eavK68-`&|4A6`X$}A?;T`u`B>(2m08dQTImfv-el;TR8&f z|7Rm_J_7Sx&+8XXRNq78?1ziGT7Pwp;0T=mpWO>`tF)Mx`1jn@-+M3sZ*G?B2+se{ z#`lyRLFfPf(>e7y{s9w}9M1pGz65e~{{NN31OFW5cLrRbO^&QO-oO+F8hhs-@?Tc7v-f5_Qa6YEK-4KPTM=!XT zdUiqt#`^U?{d4Gih46dZ7WJ}63H~10-t|dGE!sia;s0m;k+P9QSK4vDwH$fqxZj&tRGp{4=poXNs`u^8#(S-1BmbXG@3nekWDK{u4(@WPuTU^^ zHr@d=dwrlR{+oDflh;)IOFk#L9>>J{*WlY7YlbPrXd>ciAtS@P!;oR>~o6 zH=o-Ya(ieoFY!(j4{sxb+)B)cwfYMji>rFF`~Z?~4|)1tfOoQ^<$JMwKFQ<#|3~ge zpMP?+yzT_4e8eNJ-vBqz~RT zc;qXe;}VR5YJ4jtLbE~xxJ6?2om=Xl&gdMji&E;348w zZ|76Jovr-CO8x|MKXWFxFY-BQ|LOMr7cBp@x_^ne-@JtFdtTkQwXEhZa{Iib?pys@ z^zoWm{qQ`w{QRd4zr`J16MO$nb^kSUf0s5a|E{`kpGn{40>1x&y1&@UZ{_pK#xA^|I>V98yKWiA@U#;%v z*!vIhebfNt=a-xN{yuykXE)@1yLS0k^8JnK{%j+kXvX({Q}<7{_fMhmhbSW8pJVT@ z72{{^j(K}|-j4g<9{hhjU*}|~-@n5Aek&}EroHAgQTK1N_t8c6{?6+DOXmJ=a259c zF6#aQd;eJ)&vSfr|7&x<^#QbA%n|-y^yd%u{w>rVbM{pC?RaRD@OHDGFZ@5`2RAeF zZO-A(-$&h-)q43mZGNZuI7j$@A>Yr)?>>j`cUSlAc-Vb0-xvO0$m8swy7s8z&+n`5 zPtmu%JznGc!v72TBh39h2l4$O>b~_Id)~+QN2vQ}8~L{FS-(7W|8jf(GQMA^?%!&p#Z=Sku{mI^6F@L_gZ~e(W<$V7Pb^l_+-{(KH zp3XT(-AC-Du1@{={srp(-TJoI=`L>Hi`D%n&Hc`M^5i!xlzmo6YrtWVs_q$Hw`*#NShsvx&{tmu2lg8J*>V6v|-z}T( zKdA0^vG*V4`;V&oc755m3%3sjs~BHH?fSCsHQfKts{7X8?3c;+UsU(4zu9j--+x)% zxBh0o^=$v^>b~_i-DmLqx7B^?Z@PcZ<9~s=Z~aS;V!r>8x^MkUj~Dp^HQr+KV@7MDD{64rp%&spzkLLSp z)qR`$_FTsIe^&R~8-A~9z8`#U#;_jdeokn8-Rxz~`Ps`DX2(zO?v&zEt$)`~aF@|JmxtbPb;a0R@M;5GO97R2#_bv$F(Nru|LXg+w}a*NmiGf*fABhb{q~IG^;bOWkNb6EUQi1N zcq72;?)5u6jyFQ_ZjpbA|Ma_3ErY0ADmk#?`I5qQT{3Z(~sk$ zxxu&zQPa_!uw$f54jzUZL0j^*CNI&N7DYYz!2sI<1o-~4tSHj0XJ}a%~A5fI1>LD@Gn|#<{l^S2l6LD zeug)&X`DX6IL#Oyj0+(=uqBVzzY*^=@aA{}kBj4-CVxL;c+l^XcM9`@bv)4T0`N}q z27VLAyFl@RewDnH%)3%x=zNxcP~OiNexCeO{AbYREdRLt|A9Pm`?+^|gEq$56XfL?!vnn}Z!5RYi^PL( zpZlOUc)H{@J-u}X7EAF-xQu--%iqr!9_S(dF?bg1_olob=!e{X?$h4jx8wACSMdU_ zB{QZpKYvrHf zKSSdD!mit^=G#i^7C=rngz9Wt1g{r;WbREQb&D3$tYayB<|E{mtczQhGghhJ1^_-{u*1R_0H5PZYweirz z@o~ZuT;3hO<-E4)xaNg|*FxO!kmA*TKGJnLoiH6or12ed+4)Gnf$=(k*GAlN%;sMQ zmEH-X6N7JI=Zf>)@j`kh#_IxJs0bTr<8>ikzS_%8*ci?WQ^$3ABf#q*!m1>%TK8}1 z5lVN$bU!Y?gnh`%7o~J<9|QX?qTBDeeGJ*pQ+v7T7QyY~)p2b<5cUzG8`cwpjvvzp zs`O6S61A6`ZZGljB&p+?HyXSc(fv{zFGZzy!o2>idn<8)SKq0md;L|!0ye)%mwBY1 zJ#A6x|E^&Dg?RfcSk^U=J zkGztt@2AT=W(cR-wXPoVHLvga>bUj?@jtyp^k`!9r&6VNy4~UOdR)%^S3n`y;Age*5=S+`}8W&vx|+lk9gktQ_mip_c`Msey8seJ*U`s z2Z`scSM_{|^U#>_ak_cyRZ%aAR$hN3^Ee1y=PT1jAq08#&*J}B#Q*etBC5N^AEc2V zr+ZudA8ey~v-%&);{Vv@;2jZBxi(&7#c{fK_jo0ocQNU4uHOFuTThXBjBN~m5?wtC zw*uYrjcuuptM)LqHPQ+Z{Y#rattr1kmlypz?$6bXcP)6$Mf77fp6+*??hkpq7dWpS zeXvWI} zFH!Vy)cL^pFcE`GnG-(#@zdBemEH;W;%A>W^bgg&u;$5F2ak)GG8km#Mwn z^m&r4uaC{vdN;4XMh*YMv(M9d_^oO$H?dc;_0h3K>bS0-DJaiy5u5KXPm@~8GexC$ z!u7aM@gC>psbIXB;N^+FK3jX8NxXq-FE@RE!RvdDI z`aa6r>jHIL^A>_PQ}jJ5dDVKnJ9eScop1y-`ovwv%csYk+I|`A=ZQFLf4Gcz1%8}} zdzkyPTpiauj0cc^++pqy#sBabu6@5txIZlZkHx+HvCBli3AXxqO>vxXJx-Ee`aQ_j z`^K(Uy7mXLe(Xxo?-2KABiS!id%20fi2Jie9oP1V|L`e(oXwvqmEH+ot@d&gKaJN9 zi~smrqfN(d6!A5RhwH6TE$x%yf4KHj^7>!E{o5lC1;p3>_lj2D`QNMc@SSQeH~mZ5 z^AltDlm3~jC(Pv6lk{<~aKgXxba?5-uS4p%uAk#bTO|@Y+3M%8&M%^g$Lq$gkE5iw zboBw@?Ed&znFrSYBd&7wgr}K58Rw|u%AX9Z-=mHbUbXm>aX#gzmL&Lu=pT?Q&2p9^ld z2l-x&`x|$NfftDjy!j>BovhZ^KhnsL6XErz16%O&U8{7-J8vQ81IT~i7|E+9`|FkN zM3kz%+ziZP?Jwg7b^L-Gri!M8OTM%U-$Ch4#3O1iHv{)^`%db(uAeT* z|6(yH+;+aYsPs+*PC9)C#qjzGQ%5xqYupMm(F z(M2R)X7h*Qf5cy0USex@y=Npae^S7U5Q(<_H6u}_cOty!0}}aoGb4#~@A-h?QM^6M zJQ8ufKXLsTjK@LU>osE(^XFcqjTM7$x0UZ+%I}!Ri{$m4&Ul&NrHH|{`$rj>n%ASH z$6LeJCo*yvFCV;n#gPB8`Ik>T-Hzp#AvbVd3FDQ4mnnukZsU~^Pq!1rTgZ7jZt3LvJ>Guq-#W(I0N!$OXFnTn1Mzgd%P)5h;k?a^w-vlK;?6g1ysgC3^{9ATd3m=p z9@hWy_q&JPX5;N7p7v9I8P=WmCpzBi`osEv##S-x1sjjze~)d7t9Yw8?|?e4d079? z*eQ~)vhiwEdZ$OV+RIJy^}Ij$S{>Is%cq>(B0KDq48D%p(-_@2&3*pTgqLIPIsdf6V{k|L{ti zKbN z-ie&4_Hr|#l=BkQaqS=G|KlRWh|g`jM3vr&T%h)HGvXW08>WtH9_Ih!Vnu4AjW=AS zcOrE^F2AJW{-}4pMl)U-c!?r)qm7qFJl!uV-ru=@8H|?&-f%Ipqm7qEyiIB^HzRLn z&B#A+9vUM)npX~9mKfE{=3lu=??moXd$}2f z^*OKp^m*63+29q3QF^_h_VuE1vo){hIUWzsvv|CD>bT}D0Iyt(((}V0Jl#&5p1L2B z#-qMv@od~8##;j3Y;pGxTX~nL^iEIRugEWVkKq2j$apKjTOjVXJ+Cru1@Uyhp?L3d z-fG5M3*Hhj`WBmiYl)}(1^H$49h|qG@esd}|L8?F-bUg@slD8ceu1q=joVE6Kv%zS z54(RePUf*uI6aeH{T}}Nka649aeY1!|HrKr_gLc%#s8k!9&ZXipL-Y&@gMo$W9?7& zs`L&P@%^8BzTvzBjEDF?Zl|~x&*ORXNwxatt^bXyA)anm^2@y`y#87IABXrqZm+n{ z8n2HKPq!2K<-X>e$KroxBk*d(eOVU&C`>p#*D0>zVSUZLzA_zk-07*uZSu>Qi`etk zG7m7Eo?icvb|s5nnHMX2bv`q(wvRHV-E8xxIpz1I+RIH^SJq!+B+_Qv zc&$}>$7`-4?MXKN%DkHKu>KDp@pH`J=QHzK;x$owxk)?D>q}p^+CRkh%+})mcpI-h z@mjgO`-gJgE$X=DbqDWSaldW8n5nOGN8S{o&;4t7{dHAGohZ$fUmkdttrum=JUR;} z%DW#r26gAohck6WYJXyow!IiL+*ZCA%5SvV%gvbk*!VItULDuGf#7u)V^-RD166t_ zDogF#FF-Wbv=)n0DW7qj($RCOkGaB${vX$$u>tkH zSRL2?V7)JMh8SzD@1>NVzRu*AvDLhOmNOpK`;mV}S6lg35>H=8@=Hcf&RfHHSpUyl zDl%-(6J)+dydi2YHyJPT`r4q5>+)^_Z>1P#dwwEwlS=PId)N24%Q;WS4b9sI-fLo< z?S4S!HsX2LH-@y{^G}&OnSZ;%+a$*Aven;i;(6EixKDZeuV%b`;B6C`>UjVh$8Tnv zX6_?tE zqF;1*<6H9faNOgK7vR;1@wWJnH1gv_uhsv-cKl?<8-Kn!uKXL1`G4jSG2XWRgf#Nw zL~mAmxf#EowTJO~+^u<-|0Dmb2upd#w@@4>TAz3MC94nT>A0zRnExaHtUuUzZHTvD z?GKH0V0;yHd^bLnc!yoygezJ58n4F#PA|vRbDv!prs|6;-GEV38ac(E$I)5{xQWIxC2KY{Tu{~sSACffR+@rlIqp0}FF`=9Z{ z7!ULR@v&lJj?KT}#Pil;CKmJdru#WvUd;cI|HK0}UK;Vd`%@FY;^!ls`IiaaaFL_d zW2<%lGd`2-z57u)$*lhvpUvzs9vGh{a$cAI`0ew^-n$=_^A5LX@qavGGxE#rU@H&B ze>{ZZ|K$Fjji<+#Q-0q4rs7ogdq0&2;y)fr@qcnZ;_ZF5I;`t=F8s+8xwiHA@pCD^ z^?sblJ;B@O0>)bi-VBkKY%AYF;#Il4ywSXUE@8Z7;LR0zf3xwH5pR#j+s4oT3dUOn z-a;|yCL3=R@oHS&q%LfJI$rnVy8hOIw@gfW(#Bgyykj13F+ZOh)p5<+4Bje{e}Rps z`+cW(BbS%ojPrE8YTkD6)`|SFHr{saU+*hCUJkFnUCh5d;B6N9AK7^NJUG2|KQE2* z`Tf=L`xx&4c-zI~9yZw&3IYoc)YCh!TVYi6kB*mBR@{>B(;~D zf(mwhWa&7j{L5+v-f>azZyQgK2b|vbdb}f?r_a0QwGvH{f1zG)sr`BUEIl4@dh32s zLJLz^f0q@a^3lAu;58G4f3^9i+lkX#_j`)Bnb+U-jCTWgtwhoP+ITmp^iJNy)B((G)7T>aRR6e>q z`QY6vN^R>`S@|lx6Qli5yyL8Y&MINNGVn6R6s%VU?O(FWh^M*o%anU~ea&FJS>WZ1 zDeu^Lvxrxr_Hr|22j|UE$8~w(q%^t?cAx>I&}95_Q~(+34yOAF%a>ESbk5vtBS&0A0zwCV*Z=L4#InU$m;n%w^m-cTnc&o%TH9rpW{A?D* z|2~(wylFky_#~@J9oIa>fA}~}&6k7mDE{~HuE%N1czJg*9^yapFK=us?;e%j>GM0+ zzw*oY^|X)i5dX8bi*noeB#YvIA8-Cqp2K+u84vM4YmX@3Y4h)E^3R)pl=I&&WF2KZ z#DC;J{SF(C;(wos%1&;kN3r%x(+YJyCOF`IEv7G)ylQOn-@$Z$e|G zYx|2~e_T}9p6{7(G4UQ#d%3B&g7aFa$v ztpAvhsE%u15_nPKp(|`WJx+CEbv;Srhknh*TN89#)x1&Q#fyim?QN9G--*@bR=i34 zd?484qj~AzC5eZ&+5Aga>7CetYA-hreZ+ZL>bU0RfHz9aw5``n$WiH?*i^Nbo0+%q z^HHFVYhDR>>0;&#n|~!Ly%U?E_Hr}xG0rPj$2D&bcsXLG?f(0O87jRKTcGxGGxJ-{ zo28CBu{xdn@<7Cfm{5UadA@^?s<5hvTQp~c=-zID#-gh4F2tS`& zwBFYnUp$IeoVxR!2{MmO!s*-8wSVMZem-}oV8;$dE^UT|DQA7LGX5o+1B`Qka*qIUT$VbbN>#jsD2>I)NM(U65W#>Qp z3VBHPr`fHL7P>9IA&vYveVlqL8f8;;Mc0Vfn2I6_Yr<=p?M`i1Frv1bGANfBPZS$`a@!nEJ8CjN&+bKXrL?+w=O1SI0GPAb8!y z+&MPhK;nJn@t)#59q%U+GsHaG`egPLmEMW-<|p%3b6y4GVf`NYKk+MD{m&$xcYoxGYuWrR zdp7AbQNg$Qo!IlU*)orrsILN*PHvu<%j;`_IJ+Ah0^TeyX ze0n_K#69Qgi@s;^EL-NW5dL`MiTOBX?)W5|#s6%?fA~Ltmd&4)Djz3qr<>pWC%8W> z{%0fpBmeof@fXs_j}y1w<9*9{8`N=KUz@;NDV~h9`A6{|KU(yEp6ttcTN!T~c&~{k zD{Z`OD!tS196wGx`8?<8deHvu25*yi@|cacn|RG!-hy*EZ?8J8dHccJCKe>vc)H%4 ze%|%H;7-n~VZ1}&?G_7OwDAs+e_nsE;Ln_=>s9-Q@j&)|@zlAJS55KvDA{*bd%1ZE z_e;J0|AacO>?fWB`$OU>+w)pTBR@_*-OtPaKXo6w9w+K}uX#!(51Z*cQg zew==~->P^mTE)VJWKJg0C6!}-$=5t6RKTf|?wU?X9Uvpk-bzJ+0xjpi)Ot;kk z#1NI<>6fAQa#J~x^R89LH4pQDZ{u|(-h7WYmGdIham~a0e_}`Rv~9g=qHZTn zzoj1U6V8ieJk0+mb`=Y4_m?N?@qp8BwaZ)hd(KN_Jk0-*|H2Aed6QInr{6}8_bBHL zXFSaRk^jQ|Hr^=WZTEOza$XwarGu9wp0UjbCZ-cl_e1i_Gtr!v#dw(iPaGwlnP>Aa zhj_YQQM_k3uYmC||407M9JcXFG*6!v_5WwS=e%;pn*m;qSQKmH>2~bI>wZBRFB-&o zvl$Qb_lYH9(GnYPu1fF3>+4SOUgkXA&YgI#Kl_7^{hoWG%mdH=#m6a*+&ml2;`PME z>bSlh5Zfot5YLXV`J=A`C*B*+Je$VGe-oE89^yapf7Z4>G;yU$@5FoKpJ(~{&_ovh zCnEk&Tq+jZ#)C*BKTdq9+RM%2Ufe$x|0g2;Bmc$AZROphI8MCxJjmi#Sp1sE;{Qa% zf8_rh*588npWBG{vf9hdbD^BKQytgm1Mwd|K4)9Mnz&n~cj8}Hd%1b;G0tQ0eP ze0=VEn}7R>_m0b3az3xW8g*Rzhxm{Dm!#Qv`Z{&uz4e_XV^ zk$>L$&JzAUT-`nBc$?#ZcSt$d7}UDEL3m_h;8vPGfagl{W|L|H%LOS8TkC zReGoY<$j!aem&>4V7!*1De_+$YU8ye-Zd_7>5Z)Za`ZS&`-k`qAD2F6<6TWW@BZ%6 zN;aR)xt4VA`L);n!^ZzPGLNfKUp-xa{(!E>9slRFSI4zKi2pe)#UE_rv7C;SUy8@O zkF~d)&WwlnkNp2&i(feu|NG~AJRZMtSp3gH{73%F?zPny#sB^lE^pa5USBN!=OF$g z|78blJc|GQ=Xt#E*!q7Ci~l)@|M2mJ3>z;=ah(23T;2=0{Cu(apM&@hA740P<5B$Y z|7VYPlJi*n&q4f$k1yufcu2yq7NEyaIJx zw?D*x`1n$hjYsjnzc)U4X*%bXFdy(;0fLAG2T*~Wfh0-0o6vqEq!QU5^vzpnjh5b^o!Zsev zSxdY~KTfQ8hCL6Fv!3xbg118av5l?1bUSqtyc7CI{`UxSwlH25cx%NU7utALTv1*OQAEc2VCt;P^%gw4c*!j!V z*Qw?;2k(UVb5|R$x#Bnp8(iL>dvab&bzJjWi>Ao`&+BbGeO)^VUjOyyw^@DVhA2b{m%h%mKUn|IZ7o)Bw)t}d@$`96y!SY-qtZ36 z6L@XKE3r17?kAi9O_ZJ7yfTRMx-uTt|8s8;uh`}rx!qNIXFw~pmz!5U;ym4tX#aYF z*Ga7DC;h9Y`s$_ZoB^R~FE?xW^Xj>A>bSN~fPHtdW|ysex}R|d+~V;*WxqGh9m06S z!0RPmO|kKYsr1f(2$%QjJ)D=yc%#8f5U<+CQ@Nvw=k;H&e#z@AjqxxZ$Q>ruj^y>F z`z>ccfl4PgYsYc>EOlJh7vewiTWcFX<>sjL&VU(eFE?wyW8>@Ge05y&ioi=3f4QIg zQ>1iffR3Z`%U^Q2KV{4w@gDj8#Wr5b)%~6`K*vSJs|wHr~&jN4kzv^2-iBK393n5zc_EDxKWC-hqwJa~G-Ox_*|xp9=AMjIBK_ zQR$rl-u>^_2e9#Z?u(3vc#r&FxAs>nG;iSfYA-jhzs-5N+}c0H|J)^FT_>A=6#oad zaCz&xao&1$T=NkBb61FUFWPt%{|8>}@%Vam?iR*F{Lfu0{%Tv_%&k)Coq=I4@2~uQ z?72G_Zx?tQ#b0gXo!ni-i}iTVu<>f{9>&9X0Qs+P#@qj1ve(zG{IZ_EzasYlvq$_# ze(P=Pd$~0#y)#f>m-5T{X!d+%?$=7!^^f?UyH~7VWvl-q#M9TI;=Rs!$30%20Ix>8 z(ayp{8u@Vs>g!7W|Baj3^^~XEq4F=UF?dJB8@BNr(#Vf9P+v##|8M+(^P0&+di^1< zg=mWWH?*|*r`xSFP+u3)cEeSyym_tUA>y?Gud&!L!^Uf)(mMlnyOUow@aLKG+A3X_ zHx#@U;!VfK3niXzSMtl7O<8-(yMggKfY(O6Y3twe&>7+54AkvL{{Kz>`?I`G@(`7` z3wWX8%|kZ-x~TNdz+-AJH*fxj``29^*X4}_uY=e)%EpUS>77B1)Lw2jKETgMj5@A) zao}|k8+Y4yaVott=nA!$n~ncubT|&0WVU#6>sAWQR$sQ`aH@nZ}ImjbNd1;yv>J+x0eHkxK6jqK*OI{&o}hPxm{ThxnhD zE&gV^pPN@fymGado4-BJd9&1U&BOdZuSjgR-T%we{gg9kuFKoZ@Bih^XFSaRk^g4f z{h_={mEOTiFa4j*{Qgj$KCb=4{2%$heU7dE^f<@COEUeRw=d%5U9Jvm9@hVn|J&I% zp5{1%*86ed?Ly95!+5WOw^Y1s8z1JqrqVluy#DWPK0eIbz<8U$TPe1r+Wgx@Jg@)T zazFQPE8}eg?=`W-Hr~(Mrg@2Kr#4$Y<^9V}#@h|vCh<<3&A;8m({V|Dd1o-^>3FZt z$A0j(iFY>Ic>9UhQtcIwzt1aA_uHCx2)x~5YZn{u5b>^cd0TsM|Bk5Rns*Gm{bH+a zeIQTw^G;$%kM}C$P11)IZxYu3^A3r>+t$~SMt+<`9Vg`f|9&Iq>3Y>Xtp6kbzb~+q zchbcY0iM_Y{hj~*dr}LfYaZ7Bk$+VS8&97HC(-Nws(!`&Yr}X~gLkp0vaK&px>}`o z64TUPZmJ&PJRR?~f9=3)Dc%(}|Jo7H>;K-pkn?n0(Y#y0yIQ=PW#ipKyt!&GH}6j7 zJRR>fFAThP;@uh>FHCWqM6dsQ_gl`3RJ!J2zCY;}v2D1G*Nb>w|F`Wv&eP{z^DzIP z6ehOWo-de`Ks>Mi+x7|P>3FYsnEy}eCEkm*`KQ~7lj!w-?+xNS9q%;{^MB<3-Ub_Q zH2LTCfA77+c{<)}UIuu>#P-fMUIy`WKO(N|6TCd}{(Kv6Ch@%f@BL>vPse**-g)3n z5j&dOc=L$o^?y6A7Bu2)n0BsNMiG=NqRis44&-jxU+nzyPiHt z=7AU54xZ}jAK<4^?)}M0EdEbI{D=P^{KMuC#s9&T9&bPQhsFO%i2ulcXLlQq;{V_m zUEa>#oVQaQ*Y$FZYehxk8fxA<_ZjdzH6x?J+hhy3@0lUV$pg!n&czxZ&6jYsi+u=Z2&K4$Zke3hM^ zKjtI;PdX%a{ocYu8u@VsAJ&H0?uuaJyL{cRsPg7t0p2mO%Qhd#r}#fab0u`w^W4AY zDj#P^GqsnSy*t?R(J~J(oFQKS^U)yIe)C%^JMB*h(mLWJTm9#UsPxVd?|%PBIlO$j zU(&qm!Mj3yRAsBL>xp-V+RM#H{C#Bk?bUJ3>j++m*!?>jPxoWa5bycz-JRI=kl&f{ zx`KDT*lk6f4^rK#ik{HBAKB=(H9l{a0bcZR&I_Hwf)gY&Y~am~vC zZ?0J{PtNa3WT=Po6OBWy8e!r1lqS8A!Q#>TfRbyyu-hKFG_vfbkZBH$zm1+jt9! z=dI^g_uzfMjH8XhAvin zx!HF$i`SDItK+JDOvd~l`R|)%DKFBrWuyH;{GWWa z*#9S+KV4ONC+P;Ymz(|k@10L(@qaSnKl1-qD;tmEe^M8h_pfVsdy7%WwSRHobrt_o z*JrgJKTM8Ox|7t)v!BB5H%}hO?1#WUO8krBL4?;^c<q+Kk%ZBH->nbYA-hj`2Ew#`nawytp86=6`x&Z<7E@C z$mM<3n){cpj%!{Kcw@w8w)N)8n&TwR^mv7wSH^f1;AM-?Z1cm(6)L@xw7}!>`QhYQ zjJE*1BJsIxemHp!@s_!~&wKO!V;<>iT>ap6?0w~vWgfWypS0f9KmU?nPm9!XU0+L( zwnBVyp{@S)c)&^W#xq|u=hyd(jJE>31>y@^e44Ds15T1Rp82Ab_h&l(YyZ}Ow?usL zrSz|wt|wh?C&?SXd~uZfvyS<*0ro3Ijcq+|vhJsyJH6+>Ywlz5a`I-z+X~(qQDb}G z(B!Quy>q8G9;(^H%ctYLF5gb@Hi&;m+3J5M@x1ZSzx#3j_AviG2XCwR_p3JEUgCM< zp?~wgZ#Q{A>E8I}=n6JIm@M-gr zt)P+8ojd2Nz1)1s-!D{fu{y5pn~SCe&=*c`FE{K@7%dj?d9gs1a>|ObiCKR z_TaS^hu*XC+7nN=d&S$$u7`qKl&*Q5!Mj#`)yc-|Og!C=<(IFzabB3xH7^3Z_TsB2 zZM+DT-nmn^TlwXy#r%BexUG4y;B^*X+vYC?v6?qb?bPP$i+KGdsAHO!2wsHv`fi(l ziNtH-0>4h@Je`r|4F@k)e7(iS8&14d9`Ak58?BCOUK)6b;v4mRZLsSnjd-Ch@0-q? zm%(^h;0+hw%(3~GMZ8Fl_Y^-Ld5l*8UYhvkzcyY0@pQe*FNYn@o1%1G-g5A=#NiYh zubgmXqR`aDd*{a zTKm@qyvE{Ku8r4*c!NA1|9i28ZPjtj3k9!*IQF%Tr~7p$d8EhtFS{NJ+c6%-1BGqG ze^Vu|T92O!+bi8k9_QNsH-pW83t9XxMEoxd75}Za`O}$rbYk)Czn`)3e_>ap>+*F6 zue~^~+G{oW)1B-eQhT{M&flM07^RMD`xw}F7RR^R{E1QNon-HQOvgXq^%KW<3E*`X z--q$~(Q(O1_TInreJrn^A|@0DYi<4vBY$2|d%5|ZzmK9&$1PpHQQ#$r6E|>w zMv?tnuKkHF+@CacT-&F^ewa8x_a|!YPYctD_rAybBR^l6jE8t$I7*!4zke#sCi_oa z`;*sm`#jRW@$0_xzGLf4g_4<#>;J!gU7WzsUI*fl?eGc6p)cu25Ux!tCCq=g-eDOJB zIqxXr9S84opQG*%R#Shj#{*8vT9r=OZ)5dUbdG0VbiVY-cU}ixKEofRksl{TpLhJ% zci!)rKShm|F3;b2Grj@uxbM7K?EDp7taK-3r`jv~`P`r8r0aT@`URJ;_jSl~0EUxt z(6vARde&bRwN}UV`3gb))xPs1czKNTRTQGqJ9k~+@%a6|qH7ti1MKE~BAoXW<-MKX^#)R)(vG--UF4y4LYRkuIlmmpdNv zT^Pf8IaFWn_{MkH3HJ9_i)0>IsIT>2eWHu^+L!KEwLfJ@o94T4kF9)VIzL@)^8daI z|Hbb27R^w)=FI{x-`CjozVag74?DwkKO%XJqd0Fa|Z^taN>T5&w(U z_?nd3cw1F^XSjDgH<`hC+Zhk*|3w>oP4?S(I*vHQ^OPMnz9wIC-X6x=3*J^=Q~aJh z==+C?_Nw&G@N$>eG>-EQFkTIKJAF-;*myO>)9n^td`(|wf3KwIYsSOezG$!SV%vIl z(GlW3r}mO}adY;2siNZ^uULRrc=d0uD{1#*W zUv$KG@!OX2B8~hw!{1YTY$ev$9Ksbc7BW7s-xOJ%>Rp9_%1nU^Dk7TcZPpYIFyIKucr70 z#zSl`ZsTj#*T(Chc_S`zdCd~Jf1MZ)@xM6K*Ua|(cQM8P5x?|!uW()%$`&Z`2+e-=$ZG3*GU5aW8dT*B93Ri@W$P&9Id(mUuUNyj<>&j`x~} z*j^mryVQ37q&Sgy;T~@{oBtNG_+O0pUmWXeuI3X#`gf#}A7?~Am)HDuUS1aeixK~e z6MfBX>-9*ZdC4B{DPCR{|BJK08}4iVjjBIfufIWKl{JBndp;=skGS9Ceb28~-4E*e z!`!|&&3Bppds($V-&0(mIL?S%mv>nT>raZ=c%XPDcv-&7R`d2j@qffL&z}FihT;n1 zKkn+k{3{!eC}tVzTgPD}^0kO!DE*P_PO{$C{C2Of|A{e$8ajJFEBMZU{b|5#1e zqaF`9BffR*FTa_e|Fz719qeE9U2a=nDPE`2JE@Mxo6OtiM#kF=-YVbaw)^MBn~B%l z<89!)D#qIm-a6kE!d72;Jm92;xV$SagV+D(O4s%WVZX76aeTk{)KcCOv=+sirS{nP zeo@2yX|0ZH9_IfgO?)jwZM+bb-bt-gdu)6yaX;6MZzb2N!glrd&K{e>wPWN-*X7&k8Y<< zs=iKO?88XFi{B;P84vUSk`BIK-m2;g@#m6L<4;MXO7EoVcBgpVxPLK>hxlF6#rMlX zTm9>Kg){PeWv6)MoTtYF&d3(7{;OuE6HcwQ9-YN69ee58{7Gq_0)L z`j)XCR6_B8nO&%7raDYt1^E6?p3-oGQzWen3pG=*=NFjxUbb0w))8= zUcARU%>Bt`ygcyk^Ma+H*>@$5=F0%PEg?M8;9@?*WK6Jd- z?GxjLl04s)$8Efs#M6G_i?8*0ynJ(%u6c<6B~yH@huC-&|3{X){)F4`>uWLTdXF!@kSjzhul$mU_y3Q4$+iC#hHCEmO389{T$g7h z($4e!YO1X~D^+@D z*+{&7F0V~5?$2h%!+Jo;T3?&Txj$RU{%g;EA@^rHv)>8(jlMRv=T}O0YThV6PWXQ9 z@b#%X^4) z9XIgBcXg?_%xh0Fj~d~Oy2-T<$>8njm^!Z8(+Q;A>kFx{mG1=Qr~7G{U&y2Eeom>5 z_lj5A2)x6-5Zn9{C{_E4(No95jB zUMt^Khb{GAdIRyE@p$}w>ZKjkam@<@udVND+x1x5iFhx&ysLY$_FvkC^w(Yeno8DR zmC8Ii;rx01%hkJC`zno8cG{m_NPC0t>La%D^`iW~a`U_TB%6D@N@f0y1~0*PjqUz#>1gfW-B)_N zXkPzg7%v07VZLjI+RBTI8z1NH+teN#-!-Ycy!yJ(%BC?ca4rmwf1Lzh;#P<|9^eg%;e=QM;vv1M?oGEm&lYSt95)WogqZ` zexm7vt;IztSQBy93$@ba>a&EnXaM}cUVhN+Vb*egk*i}op!7LN1J+HL+z06MNXJ+~ zGH%*o=!pNyegSl_I(9Skg`_Wp4pzryhQ65e#n8dJ`4@)1lyr;(O2N9h$k1OT9cu-p zVBL~v=qpHH0UfMc-Z1o4q+@NM6s%isF!VK~uYnF$Cp^pq%b^ z9js2f41FW%7%P;5bz2WZ-%R>u=wRK3#gc&hw~~&rK`B_BzcTb~q;G=`*6-gk^c|${ zfDTrd4u-yq^j*-w>hh$a?;(8;bg*v6-<}KbZ!hT>E0ltDJAUgIpzkMrKXkCVMjQI) zq<;<_tgb5!{UGTFp@VhDuMPcc(!Yid)*Vcd8f1>y#;izdKmRRr6uVtp@Y?<(y+(4OZnFtI#@maVdx>G zW3524BBvTU;=i(Q3mvS;_Y6Ih^ib$v^}N;4+mYT5I#@jm4ZS_-?V*Deb-STsJfQOL z2py~_+`A2^pH8HAf(}-63q$WhdKc(mMb9$yFw!v&m;zQWw1WVC1nCjb!Rj@`(4$C? zf(}-1YELJtb$>r4hV&TdVD&CH?Bhs}gAP`VaXn5+ARS``$%>g`*e8;Xb$}^g#U3~G zB+`?hgVi_3&{IfHfeu!jtY3Uw|5Hg%g$@?}PE?>in)K1o!HOSa=xL;FvgMr_7$X8KnH8EjHmdx^*fXFnb5%+5@P7HNuLcJtRb@v zeJ<&9p@TJ4wja))Px^f5U=7VP^h(kzp@TK_kfARkeGzo9l2Q$Q3F%9qgO#+?(3g?E z3_4hM#u)l?(w9RA>&|tCzLNBn(7_tk(a=|uz8X4Mc+Nkt{A)>H3mvTF)`q^0^mWj| zN}g%x8%W;(9jp{Np1|j1HC^AENZ$l~9rSEN-$MEp=wPMP7f^_ zw?hZ(uI+}tlk}a?!5aRAq3_lhS$$g(vLz1YZP7v5uhI@{Wx^6 zMokRVry{Y8FW5Jo0@kR189Hc6cc6oXaen}RY9rDcDTcUPj#rs~Q=5?91Ui(_HyU~~ z(wjjCYczh$6ky+i^cK*;y2of=Q(KbW5;|D-80TkdYtmao2kTz^aohlY2?l=0^sa;6#0v)U|cN+F#q=!KVYs^cA9zl8pbg&-q8G01yQP9D9z-a$dV@QvI z4%P$P4Es3Jw$1*GH2+8hQ$JBmPfKBRvf|SmWL|?9)k4hYr^G#)h6rdM0$R z#+&UgoAhkxV2wB8&(u89^Pq#3b%(((AiV%OSXuaSXF&N%NH2j7)&#uVIzTTYy$m{7 z`1|aEdIjkf(80?7Uqhcs`b_9xWj}7{vq_%~9ju9F{m&(RE_ARajyLS*lRh6hSQ9@r z^h(kzp@WtCTSH$&`XcCHI@4p#mSL*GF92Iyc-4m0#kq;G-_ z*5svzzJ>HH(7`H@^AmhdR@3!WMS2x20BdHT`Kr4<$VmI#?CP{G+TL z>FuC{RUy~gc>e84Zx0=;2Y+wq9ZBy99jph9{;{kR>7Ag1_274geHYTZKnH7vF@7rx zBRvc{STp`;*hi2a0UfM|E;aNh(xae*^^jS<7}8^)gZ0omhJ76AanQkGWxHwbkftIgZ0Q{qkNg9XF><-5xIVa&&g`tf0kvFo(&zW*=GC6 zBRvl~ShLOcQ$TtFbg&*Z+eZoMCD6fo)NEg6q?bVlYtAUczY5YTpo2BX82^;bBz-1y zupWyr>}Qic8#-8zneB5f>2sljHTP=6em?2*p@TK|VMDJZy%IWDcuX;{eixCx2s&7g zo9%lE=}Vx4HP0BomMtTF8FaAb8S$}fIqA!xgY`s9Bmb48uY?ZP6E7J0YSLFj2W$R= zhQ5~cwa~$uZ(bkkNM8pXtS7q}_8Umw03EC+jrn!iCek-S2kXgi4f`#mZ-EZhg1&}c zMS2x7EU$z$4Ng99jt|)1nSe^tBmj1HQzgbvoTMtqspn)KGt!CGuw zpVLA}4}lKW;y)PtwxqX(4%Tz63_X7${8_0l9mPa{1II#|m~4LzOobm(Bce4(Ld zlAZ}2te1`ceOfl@+0emSVP2nkq~}2g>yN)Q_ywdFKnLrOPa1j&=_Sy?TKTM@myuou z9jrfHXXq8AS3n2rPcInyOwwmU2W!=z41G4~v!R3a=i3Z@F6ncjgZ1aX82WtD=R*f; z^_zxXNqQx8uwIEa^hKmEf)3UzX8*E;^d->2TJyePzl`){(7}3jsG%<>eK~ZnUNx_e zm87qP4%S+;{jVl{HFU84Vz%$Kq_2ez)@x?_UPt;m=wQ9x)9`Nt=^LPf^}1QVn@HaT z9jtXX8TMO9-vS-1br{ z!=xXE4%VCI`8!JbQRra3`GsMBob=<+!Phkp=wQ9o$Iu&* z-bgf+thbEy|MDiJH-Qe;Cgb`oZ$^4E=wNMn$>6sjy#;iz{`NnH-jei|(82nfF+MGC zO?qqSU~M+Wf8`;hhd>8wvoU@uZ%cYx=wNOB-pD_c^ib$vy*{daj3=~2+Z`nxfHD32jM20B=Of85~5ksb#ftg1^4J%RKD=wMYD@v}UU^hD@j zRsGknPa-`DI#}954q-R10Yx~WHo=ti-bg;G?lQ;_ zM*1@7VC^#dr{$zChYr?9X8tQlUkM$okKQ);t4UuC9jx8g8~R$(tDu9m+lW8q>!8cN z0ekt`eL$Qm_ip`dAbkVUfc1}_hQ5jPO`7qK#fH9x^excA+H;A^i|^u&T}YaY*rHl{YPiFQ2S2_=m~2kX<0 zhJKv%oVEuEup|>Et1$40XFE{j-q_>0)*1s+{^wy-eh7Q)hJ~s3a(nFwwb--AE zoZgo7w$Q;k@VsFkN_r@Cus*xk(A$yT4mwz$8RLWL?MZJB9jwoc{%?9m(mO&2>vN<3 zo8F1^PSC;n!ZGsiLOQN-$@;=*KhwiV4}%WY7oQvU5u`^z2dl=2f77E#kAe*OPq3pB|Ffa*CVe+_ zuueQ{=+&fGLkH_*YeU~h`abBp@v_J!hJJwb1JJ9X8}p0lHKf---v@n%VSkA9L(mW4 z<&nQP^uwedhF$}`($J5ReiZs4yqxh~LqAUXap;Gk|2GY#``JpjCt8hqn zpdW{R!mw{ddLz*k44*T?(3_Cn1iFKl1^(91n~~lOdL!XG{|-ZML3#`5O`tz#=q*Wa z3B4I!ZfC4-RJ10&HS`wHjq9@_g!B;TErqX0dh+h?*Nbdx_J#=G!QPG9;F3>wdKW^~D zNDqVF2`@7<;(J8|=@HPoK!44!k0Lz^dKg~5^=m_qAw33q1oQ$!k0U(}dKC0e3_XGL z1n4n%c~*BrPb57NdK~m;3_XeTBdI|JA=tg|6C?mZLdV%m=W;|b8Q9*hI^b+WQH25<~ zp9#GTFaI&y-)z!nL$82t%8;2$FW5cC7W z7c$k*50icvdJS~*`aMeeQRs(+?Dy~ z94{v@%Ku;^(i`D7y#o4If&M?(g!CrR9sHQNv7t93y&3dI(2e%_U<=Y)KyL!w7#}^@ zlJu6)n?WCF@LMbWyt0|lTR?vxKu77-?~$DZT;HYT;_|B7+}|T#)b)D3hWKDxl}v9M ziyOZajT@b;#%}>#w`BT~+$|!!N9=VCqyO&ukcg3KcTEhrYgFdQ zjF7v=NODN}$c%f^M~}?7D=lP1+5;o*3mG})uHk9-jJZ4H`rkFE5V`_FZV!p?(JkUf zEY5(~0sVVKgzD@XR3(!_CXBu(ZDeTs>vXd?i`qeaY|o!lJ2;)<{2yuuH}U>Jeo2n( za~AgpXSO(Jz8#!gck<-PEuls~7T5ho)clRqFVnZ=@NTgf+do#MQh zSH*e1St*=Lu~vEHP5gVuAA*Fh;8B5yiFFjjpYKonTAv9C`G34*ReL))trDHdc5reN z=BMukE*i#l?-1WV!M|!q-;yzDyYW^W*Ar7^x4kZQ{kuiq=$eUo*-1D2^I+-cwz}jO z5!pYYkDH^)uPQvIN4I#kj#zsM`w#9P9@$gpSueYYK7GO|M`gFIZu!X?^_Nhs6V%ZT zjmNd~uLPWJ*E7~_erDHm!%K7~ujlU%VIAn$Su)NW(7#)J!q2Q{Kg}|o$+n=@1<$(n z(D3W%CmHEgduVu>ew6lb{A}qT&^`Rj7K#U)R*}whYruR^_77)MduaIb>QA$KKznF- zk$!~sa5mjXitZ3DZ+K)}z-gYFS6{7e_r{Lo0Bk6X66U4;HTV+452638YI@2vewTGh(p6C5ozhBX-B$(0p=T~@a zx=wa;7iO%6G8Rd#=`vz=TGR}r92lBDkpH**gI_3F4+z!wmbox29gVQR{nQjMaUi@xd=kK`Bp{J?! zoKMSTaW^Ll|=MOB8%&pNM9=*2c^sGhTbCrJ6&7#?Z8g(mH)nsi(9J;h#63RS*x z{vXWWQ|$DFNZHBx|2umA|Jj|Q>BGk`|Nosg|KE41Xyxz6f0DodKQ;cT#iE~8Pkx#u zI+NG19N+&W@B5zG4&=D5;g3H4KYtA5Oc&@(wgP?M_bh4$4gazHPqZC0yg>h_+d;#B zEdLX22MsUKkI)Xzj`_a)!RXIve1BTyIkT;R;=)tFl#@oupBzb5yO z@76~t`gx5y+x1Q88QEVFwcRPtGx#&`UO20=m#>^vR>7XT2xfH@|S(gfC>E)=-LoM}EyQf}`%I@!h<-@~Is(kD{ zk@~y(eTjCp-ge57>!^J7$gg7q^Sil$cDFRp?p9`3RoC+2{Y=`dp7kPM=fm==^Z7#q z)t6sA^MjrL{K@x@CMscPu^gA>e0zQ*nN~B_3!W5b-Ss1y?H%*!~FJo_y*gbdfwlz zyZ>g7ugYIvd**?@ZtIc1+vBtHZ>gU>Z+P`Re_jM&`PX*eFG#!bB0+=gS?$sIz8?8| zk%98BXS?@Di2Bx>7a>@=>v7(^NWtvu(eBKMq5R(*tliYsW2>JAxLvlg51Rj}_GZMW zue}*DY9F_#K}Njy*rRHM^x&g*yMf0*c+M#c2ke!@i z2jq9kIH`6&^$eSp@04*;?RK(!{ys$2XFcrvL94!Y{$Qo->RO*z@D8Y#y4$IO%NGFD zr@iRqC#ugNuu>K{8J!`4dKdABYsn>Vy_FjwC<*loo*JA5u=e5}S zm6NwvR?bt_S!`D(oA=bqPPbfD&U)GDmRrC2k+(M3b$QBqNwD(CrSOKdKi+bwUS<2; zWd41PC|WsjSB8|A@yQW=x@mvizp<+@#9 z0hImU>Y9Ieyk6n*=T6seo$V9)*J@v%`Xl#mr@wL1(E1OsuXFve`X@kx>z~`#x&GYx z_q(tA&pO+?^&eijLZ{`Ngi z)BniRwATxU4fnrp{YUNf=dJrUEPrqPKfu10_FH@Y{`&xa>)`!Q?e_lr0fv1;+CRU3 z>t#>vzrps@{u^vh?Z3hH)czZ6Pwl_K_SF6xY)|dKLH4ZuH^`o~e{Ns@_D|LgZvTPy zwZvbw_~4&m`fpo#cgEZcNcEq!_+Pud|9+KguH#n&^7j{@f%*H*b^aU8@lPG@oKX=} z{`Irh>pBg$*Xywjx7QPchTH22Lc{I#M1k9%(tif8fB$+cnb-ULx$Ck#|9YH1cU`vO z_JQYrHRc~1>fZj?x~#tn)I_Gf?a*D{^p~R{egu?+=2MdMW<3ZBgF~o@?u6wFK_297e-9Sz~+Zk4t)DZW& z5FN_ud!AuW?X=EfmyUhjU!i$g5`dh|119BQzA z;Q4Pz{~yo-8+M(mcoyIZ<1{Re&>3ksC!k?!Ouf&q7hfB8e!Mu;VEcett#AL}#UYk| zJ+2Qo4$;}DZ~k5!qWl{khsXog9)kAQr#^qd;}8d(RvcoW(}_b2Q}1}j<4^!6NE`}S zPw_9y^E-|d&4QihAokw<9BzNge9)g^&^wTBELHi}+1|ac(?EOo{!XBME&X`yC&&T6+u{&a`Z?|>?Qz3c;~bGo0amwmu=PTSYL{{8oV{O;G^UR8|uH_z+W{@DE> zUjKDIf9!td4~)ZVKY#d3bNI_|dT^?*!uqvedH%UItq0Y;{{462$@}`+d+p!fht#kB zdHZMOuUGpEjMfcq|5Skb+XoCI>)(D)@BI1igL>yr-Vfhy%#Y$?V&oqt)V(KtNyff^ zeE4<#zmHh2exF}Abl&D7-)H*tjfjpM?ESrl=K{{MsdP-`u z-#ZRz;3uhRmst)$k zIR3{g)cEAJQ*!7}XEnUPavba8!7`EOv*Up4PKKg=v=22Jrs1h7K6S()cLdZz?M098 z(JjLJvz!J^x^!Jg=Ku`*QajOfu-1ZJ7t*z>EEJmL@%ATA9=}Ds2aB(;;jbs<6Rf7J3LcdCG(`Tr#9&#UKP{|oB>>DQm}EET&LSqlo9 ze@KYc-hT#y+Mizg^Lo7F&2T-ptn>9861+v$enrQaSG0vt$8%yK7_G8GTk#YC8T@9b&6T&evQ-dh{H#t0}cmKWv;=^UA_K%0J)DGHT*W@Mm2uM(B%6R{9Vp_gZdM+ZmAi`Ker~a za@s&Mg^)ZoBw+{poO&o0hkl4{V)~tmi9hvF+;#1KkW6*qR%uB~=rH zy5ZF6h-EVw#)+*5hy3a%Nf>V42*+@KYjv+*{ju?Nz~anf+Euqw>sA;?R5U>UJdTw< zPVw{=quTkKs;>N}tDV0g>;Iq%^?v}>|3Ovg|G@cnd|iIC+0MP$u4=&j2dS$~uGW}W zuA1+kVsBjjh*J^q0~JI4H+rCZm7hZAKs$No6W1nvQdrR(B>XBzuB2sq_X|GS*_hIPgBUPRE?H?W;6VolBue!Er z2I(D47#!ClIks;s=ET82d3ET%PqD5gckRBBIpzWG%(gb^N6tJtc;=9P)XcH+5-f8i z{ivD81kYSaKXT?l&pEo%>#jSQjee(8wII3JVJv+_MyeAdFN|7LER58}_u8##-a*4R z!TgZ363-9$tuOPV7PTIJoN8_Qq5EO&b2ReJ94Ds{Ot2 z4*=0H(BIePGO05VS1ra9`aXk-TxvMrZ*GWx*Q!Y7KOn~$ozz;XY*@St+96tn9p$^}&o#O^=vfN;N8PNU%j@PTs{OwHcZMk;r)Tcvjxw^-Hlw9!( zlUmE_Kdzeh5A`g(i2nbZMa}n5v3V8e(X?9~qk;w;^V~oy#}M$k6SxjfRLRrFF9Cl3 zI>_@^OHH!lKSE7*knilOHCO-fAEhSULa|!&Tv07p)*AYES#R&ET2uF~ScE|ztPgdp zXV2+B)oL%#M^N(3KN|U#AB}vgj*GJ1(0`+Jr-ZS9`L&8<_32AdYd=g?;p|7CVvu^q zspvjs|Ha}^R*-tbia_$9ZoPX9hzpPD8{S*q3a+<5veDIEeimon&;)!~d2Z#v_|2K6h}dTdaCVkI`HAF&c| zJ>&J*>5LO^JLAL~anaPXXZe8^e&dZQeubbP{;j%RqtMH+@TGgx(unD-Sc5;cY+M`Ce6oQ!k+(#A0M&g1{H)-?u=#xb5k!Our*-` z0i!fS=9x`rK5W968v&*iyaZq>iNO$RWHr}6q7F>;_n2m4dBD`#6ElpAmf^Q@7pe?7 z%%J%vLAz+?pFHkH%sX-1g{UTt`K)jkX#O(qZbVT9LY%sZI3@FVx!UA!U4zll8yJIB z1d07PYm5?OSS-ROM8$rbH9#c`Q1R(c#HUxnzdB>N{^z$8fkVF4cRv=6p3~V$*NK<| zyW>m;5;;>emp+>T^W5p3=W^LpOo4_t{uXik?e9WQGMAAxYHSq8t_kEeDh`PS#bK+T zi+~KaX|T38#!{-C*{W24qn4$?V$U+=K6vHmg57KZE2e1tuwqij4@;>Kw-P-3v6fE$ z@o`s|0ap1UYnOSBQZ26~D7(eXevNT_{WG=hyfy6fX(j5`J!kpNYQB89z)x6iM%ny( zdca>}$G#lwNx~;srgyxGSQSb9GAe_?hxL5(4c3j`{3iUCJV@mebl=lV{O$}#Q%`AB z7=f^Z-4j3gEYXdHb*CP1XQNR7`o#+_SXUaBV}yTFb`~qDHE*Y&Bo5e8TNQ} z3)pU}-w)w3C_%FgpfkYQ54N?y1RK=?6RhmBjTRVSTNr8GpcydPt$?LM|E%o}y|LS` zRNnlBIPwqT$hS|HtC}@iRT5&EsKo~!qpKBX?Z@-wa&dt;c;CPqGQ^#Grg4WtLg4A_ zpjH{6nkiDR5L1hTDJQ6AT8l8PaWLfs)lBOVrgaXcoS>R%Bf_-7!ITqJGewOhWT#CI zrU{@%&~;Db^2d!5;(}+F5EqJpYJG=Y*t1KB3&lV+)36JBb_sEz7^r3%c45yhAubdH z)l9=K?Aay6g<_zZY1oB5yM(x)K?8BYv;DYmT}9pU1I!m%ozB>%BYyXg--vs5XJ;+i zAxN`f@e=!rj*gDyG{9`mR>pBfJ~?qdMJcr9wdm-vGr?wMd=J}@s?V$4ZWjywRI8~z zuUE17j}5e0^9v<7K#uk-ZOFY>eGYgj;0~rIg~(a_0$qkoXdKjpkRDo6dMy$^cP}ZoXYM~j=U=CO!$xNF{y}v zjqxEF7^8W|XDUYYoG$P9%mAw6o*thSDDU{p0IHel@mYcLj?WCBnyDV26)5lc%mAvH z>hW2D@{Z38pqi;3pA{(Y_#6h6^NF8KN-;u#IGVi+Barec(Jhchwk)~quc zqjQv5Q^1;aMlh`16B-XQtI^~G!%9CNnE4T-&MZ!_Iw#mECz#n3XgsD-lS<c)C~^$yw6nC9a6)o@pE!k0>jn4b| z&Q(Ftp^ehU(Dn~)20p{lO+xfP$Cs%XLNI!f4kz156M1MI2n}!|P+iL+fK-9)y z71P`yXjwd>jgO|%0SK-^FFb-bmM>;V)>!NT$E|bfQ=GSvr+ap%u4wx9i(=shEqG2ORu-HpbGL2@ z%PC79DmqNNPDKx_q5t(yV*U}l1e|p5POzG84_jybyob$%8mQ^9kR4|tFogkJeTe*D z-Xj+}CP@UmanH4|=7$@?$%tcLIlD%X@^3z+vcg7=-_lqyc}*Zi&UAzgL(pjai?2Oy z+dqjCCy70IpnI1jBIw>Fi3qxPNg{&oU6P2PdzU04;NCJHzkY@N5`T;F%wH}I zWXNiP6^X^xUUGGWa9gd`-8ki5hx$UG^|gb*akWCG6mj1VCe0un$Rs#vSFRXeCv zt5p!^v1+YFs};xER$FatwY9CWR*UnjIOhM^XSny=`yQ14TJm52-*0uVoI9L-_Wtg@ z&v=J-<2~znUZL0HCH8#VEBJJVSC~D;%e!uGuQ2Og^3U^f4|&7Oo3z5qduVrfl+E7X zD{R>0<=yvnFL%%doR9T#Z)o!ht~tuf+xU@}_uyruWu%9Z>F{#LHhG2l*_12u3a*D_GZn?u)#_f!Cw5YlfZn;E4cbw@Xzz&Kfm9LZ&>Zc`;YJnYaj9o zPPx-7xM?_L_VNmDJi{wYF7^u6zk&SOzR$y=xR1(*HXOPuX_@o#uu!H-)=XQ6A1mpiTxzw%WX*~AaH$BWJC^Wraq zf6WiTU!-{P4ZrkqtLnYnIrpgZg6lr?;&+~)j$<8H>oRwpi9WHV5P$p7qq23GIje({ zEgTiB-vT3&9qSky%8B3I7e2rJuj)K^++k`TzvEahc3_^DTk?osF8-W<7&=HSI4yMk zzxkx#lCRdgf@|JT3JY#XWmKH#s#f{&xf$92Uu4E#Dg6J!jx8AxYu^&*e}8`AzTf}f z@8o|y+`bXW9`41id|P28E<4fln5X|s|Bb+ZBk+Kpff5D1T-90P1miKfn9yNdI@-EI6bgdqB-15$aOS*bsE+8WP8Fh-{^6#+HKu>m_4sZV& zjt7u-(dYlKxBXAy&!40IWQxP`uHKbPx|ID5*gMSF{|@q>9oMg$Nf#fOx(Nm(7F2_*S)xF&(SS=j_#Pt-^}sjT2>z0 z)i$*?HFng5QDZ_`qn9mSxv;yZcl3O!w08x6OU93zPjMPS*Qh1)SB~mhty{{9rArt0 zj#}8Wa-=#MdEC#9jJ7GMgIn7>+Gfv6O;6bib7_Ak6U&ny z@Z!JZa(prJi}&(!&pzMtj(?Zq8qZ7q$SauivWxcB9ZP%3KAbc`>&#xov3uv`IbG4WK{cj-N%{JJhx@~jMjr&XP6eE@UC?5Zn7HnKC9BJl%q7f zK1YW7_31mNKG$e|9G?bIt%-imD^8HN(Tndj$@8iv`V!mapnro_D`QLILvUXw{hAaV zUxw|wYUHhn?+t(EvR%)+PRqokpS`4y`^V7UCjHMHUwTjK9erF^=ZcjK?=rZ^`0i4u z-E7iv68}v<>o}|U$>B+pV|rF{-+huzO-nkzHY_O7w4}Rdm^;sHhChPL5n+3CxKk+DaS%;hTzged z5_@xW`}T6GIA&DKsSoUp-C^P)<2C)!@fWK`B$sq+LsUQel$<5qSP`+K7M(kKUhEa$ zj;XEFn&-`!o9dW7uf3&J%8MO?b=)kv$Oy^4_*`R0q+Aa0IrLL&bMe)-9LRGoQZ7lKTSP~Jx;lty*Ow2AT|jVZ#L!B zx?&6VOr|`IH1jrliS<&nHaw zlg8{Z10A9Ga0@qwu`za+vFE*1^W14|Gg5saCJ-cFN^2uI4P% zHi_+}ruKa=?v`2S&YmIk+t(p&m{MWE2kl zdrHUDln;U`h128UoP^977RB>w^S7bCSw~nIi$lLk$C35JMy)&NY-Db8a87Y?GS8sLtu};^nWBp7Y`*uao{7;BBv?{xx3ilo!1C(MNkZ z?``sOK3MDJynO>{gXgWL{Skt#Qg){o-(_Df>(bY~ocGJT+=Hhh+e~`F%etLwmlMv~ zs<^JtbDTK;lsMcM$PCSL`pf66oK4dS^%rclGG<+yn$g_8f2-;rcnQZJ~~*aQ^P#Y(j=P+*0zd+u+ZefsDeT ze;?Y>=Jp2N9$s^BnDb*6gni@uZRmHO1~Rribac!~O`F|5w{6;CDYcF@I@8vtGM{|x z;7iAJXovGm`{>hUVq6_$v#zm}eXohPbA1piQrvj+0}^+p#Sc@d`CLi%N-~1|eMTSi ze=MIh!%)r0evK#Pkk4m!&t`oSFVp;-Q%yWvydjz=k8hQKo9!xx{54+e?NMI5=mRgl z&-cCfzNdNd{SGIsL+=l?-1gl1e#rdKdM93~(Q+>F5_06W%h-6$E4bXmjee%qKmJvZ z6PL;8qr1jg!wBWvY}%t67v^Q57~_kn2O0MLHIVRp`wpPop1Q2$7yQH2gR5_U;ZTOM zMxRVqnf1-3+*Dm&wnf)x(07pL$0)1xeUMV!&{gQ$cQpEDIr<*(R4WU`?+BxBozeGh zD%CN!y{%<#s(BXuj-^20?;`XaN}{Y#(F+;cahK-BuJP?tdNSI#99_qfC@WO-c?SEI zYF>=8%HQ`=Oph&l?BRsa_jeV#SW{Rkt}*r7XZp>_)H&5brr~YFX z8U7&|{4?u_IQ>uA^M2~k*>hTFIpzfMV$O=Oj)*Z<2^Fu1;GG8^Z864P@$LG#&)AEd zioby}=qmn=vB&bUQ~7f#e0=xUyOvMB@`vmE7{2@KPs=A?Y&EXgMCJxIb8a;P;4^m#_1XQBl9;D zZ@$U22kyIc%$>?SZ*G^-f%^N5zNgT$k+Rn*8LxJOS?{{z#gm#BqpZ{3$BuOxn6K}z z==+T>FWcI68OF0`jXugMeQ!I<9@8m(eG-Rf0)0c@@zf0B^Qi|FuU9Cyfpx?3NPUnm z?M)~~o!0$2!lxgIyyAnEd??J1$B{dYVA8i@^u>l}GR#}=YI!NE=Iz%){V&DM+SXZ9 zTc=8?{x!^5ccbqt;=h`7xVDcrAK$x{sPzAaZ~=h73gkw%NrzTKA&rU@mom7 zipG)Qekk*}T>o2Y{5TRf=0}+VS1q3qicbgpR$WfE!%xW& zA2a{QDXa8wAGzhQ{SRrIl}h>Xp`PMS+aCV0xqsZJ>p^r&edgUrIqH6&wWdCWKOrb1 zED^6M_cR;sx|1*A$j+ewija&at&1`O&-ZrZ> zm9jV5<{maj-3gWJC>gWl{*0l)OqgxgL8vl}a(5O-ikhYNz@aXq;a-IFE7sy8tKFxDEdN zR?C!d4Xbe8(l}#x3xHI8J?`NAk>lqBoOq8n@IU$^Z3>wISz#QWD*6s7oIg1@eH?EN zaPsci2Ar3*%m5gI@XKVTpQqRuOsCrYZ3JXr_$@np`I@ypVnowk5SJ;crUXUodo zjAdqdA*Hs~5G>VCgr;-jzmXzAf*?{vFlZYsyfz zWS%W|Msop&N-ygnu~!uPde<149$Q|Pp#@=k&H6i+vLy>_xigv>E?s-2!3Xx9tIOq{ zWXpSblEf^5Bcdh2-QntjD7kj6Z?Z#IW`}W>yWG>TtwgvpSDQxde zrVM4v|6)DEoa)Z(eJBQt=h4lu}moUe!XW~dUI62SvTZT zwqmd?XWF&s=e|NNp*%z&xSAK2Oelu?7QnsSamNV@=YQJjr zf&F<6M*o{u&Z|5*YX6s-CuJ)Rv*k>?PqSYGFwT3m6TQT`&q)99yiWS~F|U!jIi{|U zVQt&Ve0yxW)%Vrz1%D^z%bjlZVqINc?8xi9*in6+ci7!tZ0Ye{{DV`xT&^c$Db{_N zD0iw?uwtg?&B^y--J2-4+>0Ia5IUalV!elYxo16%{8}&GvN4mi6JK*hkn8sgukx`- z{pIbdb>vaD|1`#^I2=+j_xy=eJIu%@9u z$vZOY8PT2QddTuw3&{N!%sBXYH>yGn)^U>&Z3TpS##gT*A6T^odP!p9}2xIk z({_0mrceroaLkxd@R{+O=fZ8X=1xkyM|#KNryYCuQ>9r~PRWFK=qP{fU@n7M_XyefUU!O-Ou^6Uq~tjYgXd2w&TBMZ zcnNGMebMk;e-{gvx}aU!IQy_}r=^Uv>*BedHwZr}`_TC_($ijIJvu7yWZYxy8^G9K zc^`$h1NnY4=O?;JX6`TFB@*xNX@1cP_G`FqoSGrt=V}8J7iNlg*l{11vWas@?1jot zh{XF!%@Nk>mv}#yA>QsFLKz=-J^C&ou@|bG9`TnsSNKJjvd4zXt_=R( zsAUs(Wb!u*?Bh~4aUF@hP~`;?f0=uQFOEk6b_>k1~meN$iEH&NuG`^qFz&S{m)889NJR@9uZw~o4XKs52|DH$B(#{cX@6Yz>_=udWA4`yxXPSfWcb;c% zG%;j;E|!8q%%;b9CHZ2Xkc?3-CBE>o7JG>twVvI)xO++W3jO# zMMK*2&rxO9H7xtZkIw79Y}W;>hlC2~hxv{ASpDu}kN>&PKjn8Hat;@_g+eV_aSSej(Ky`&pyWVBhCP-{?`!H$%h8iGMdO-(Ju=i! zzNxGDY!g>4H!dXS)NlT6$Pl-D+KjY`__3ybGs!t|&u1>qzn?^1N?pZI2>Ca`$8+1= zy;??iW?W*dklCyCAQ_xgzSP^#oj5+kxw&o@e(oFFFfRQnkO^>D*8w9ph(wRK#*3{h z^|cG~~vjf)mFYF?;czZ1wP{q$?9Y3y!R|C^5fk7);idN04vX@6fd zTJ_;^gZ^!09R2Ez5_SGX<6>i$_J{R^9Y^xNMAiy}TUe1kjufy?uw@+mycMJ4QxFgI z@lehy7!){AG}N*G^Tx&25H~&r6@iS^KTR%;t^P7ce+^}=Gw_R^xB3H2IST1d1~N)N z&$~sxRDjfP!B9v4E}V}Fbd}`TaVp4@qmcd)fsCtPDnRKU=I9?!**ybYC4JkVpFmg{ zSHDz%(m&DBzaM3%1^P>mw)$BYY$^Uz0~xDd-b!?xJm-(M~%Nkb5Uzhe7{>|`-b778R z2kT7B{|S8JTUcoLcHLnd2BBLE50crPrj0W0X|r1eDXzJ?j;m}mCMTz5-GoZykz8GhYwa7 zpSb3|4DW6Bk}it0Pvlhm-=_?9mBvR#+4nJgY)RuIC;AKP;bTjl{T-LBKjcJz;STV{ zmMH%-t-lbj3a}-O-%sAH;xT*dORNd^A8EJwlWE_y;exdp_<8W*6&(uy`V9O+^!^(A z%Gnd&{9D5D5xZ3TuR{Lj41DAyK7}>##n-4ja-v^Io&n`Q9MO-Q=r1}3KDMOsiL27T z3w*I9DolzSK%K5Pi%1Ve0bPecvS@d2&12Uq1X`RqgUZCgeNvc z`RG;nOW{cjqI~2OelI+1E!+^nKi=qPUnn+2`RG;nC&CjOqI~o!{L|q{45EDG6#kj; zBnF!z_@@~C>i1N`Z z_(d^zVndYA`a$6{Mioj7EZ@1lExcIcSNw%>Tkd!BUb);1Q`ZFMmT>l1v9n$_T1X}q)`00kaUMeE85Mxf89s_>DT$nU+gL*Hfemx7x{Zg z#HQ%@h&=g9o_hp>mByERk$;ec4Mk^1Lf&F}EjFUN1u2WDlV zmM!^Z7`KRQvAc+aLTvQ;F7BrWm+RnYyu(kS;LCNB`y8N8w@cMOKL)2%>l$!*#Et}Z zNIzy@NMBFmW1r$zP=>yq#z(L6qZWC5PU9n2DELVdCJcBof?sX)vlkoE_~=#mJHkg- z8Xvt1e*}C0()h?J{4wycb-=3;{3fHHeGxXK@zJaBC%{Kn8Xvt1e{cBMn#M;?;ZKH- zt)=x5{7FVX`yy;e!Kl>tVNaLed z;je~|t~CA}gTDYiwx;pt(hf&@isT&!p7)o_Nq?VdpNAqp8QD#Y=ZvFi{3GF`L!J%D znl_Dp40;ZPzli<8{9fdR@O5GlcBysbV&tnb@R3vTTZRsNO_N7X^b5&531y#0^dqPA ze*piO4Ez;F|Ech?B~6~V%Jcc6HSE91eTu;m{m7~K!z-GefsdTB{~Y+(k|vLw(tjR& zY$=}^(T|+c|9$w_lEz0)>Awg*wxscq6a7NsL;2St`jJ!me+*yzi}Eiu`mceHEopq@ z5|_Zcf&F^;Uq5eDo^(C*Y$ijgMZ1 z{|tO=P2(e{@SlT^trg#j;6G*bvoFGiG(LJ2{@>uED~*p{h5s-3*qX*iPVj|_u(jfv z2!5Z@&%Ov7()j3A_@Bc^R~mnl!QTuYThsV&z@H2_B-hgZ{klHvV!V=ZN$w*F63j376v!*_3!$RnB__;)6?tUwTW_JHLkw`LjUFlzig*qaM$>fm1l04i0^iZ{qlr zefu`}BmD)Lk}nL-TmEaye&7^NkArg($7lF3UQU6zK4W}wDdf*-fsBe9zh5A3^24jp z@4t(=e)r?XbBAKCqb=o(u>Nc%Zs%&50dY5Oa^>T@qubj#4$g%fUv5#jUcblU1bK24 z^5;@5Gax?{w-Atu+YcR_bsXOi=;YfX1C`#b#qHWa#)%s^k+`wm@Z)wX$3Js$CR%^C z61O|G%mBtsgF}0hE4N78e&XQV%ke`F&O;U_$W#6~*NMdsXqf?(p}2*BRNU@!aDK({ z?*pCj+HHs%^S708;s#D6ZohVLp5d5z*Ank%5Do0yT0i}ZmKiYE_lLNtw-WupDS!U# z;K-a~u9roB{HNRC5AP3%%z&Zb==Zh#*B^Z#Q3lCw;h(71{=~)-?s|xJ( zf1h45R!d6RfE4bb3ilKFbsy6iOdof5U9x0^FOl`0mlxnp(b&0%27Ept6vmxwbWk=R zg*#v4n%MxRk89o;DA~)G$iC9WJqTR%<<1ZI7e#SrYhDRu15&s>3U{;kE7OpJJI~0N zwK8YfAItCj`%FC?11|baFZwCHqU>~>F$Sm?DVywUef0=_tpY!|qoDZY^ znst4NGhZ8jzvufaqc0FLKFM$9rJd%{-}3h6_jRC0F!0zcHiQu*GZPLeixDd1pTHyq)c|o%&&dM{x8^fT50$vhvns)NyR-5|LL&2 ztli^`1(tFaMfmt$e2(QZNS+zdUkv|;4*#za`7-qXGvLQgi0~_s|B1stFQR`i{QDgK zOA+~@@LBI!ik}kUvzC$dk)`;bgZs=9e_4abdd5=j#E3lgUNXRP87ICUmKTn+kBSE= zM_bB$D`+3`+YG_5B;TFmt3KRksaD^kD<|%fH)tbv98RL0r2QVF@$b)GH0ASacKPXL zyPn>qHC5bC*$#c&KZ)y%eg6ml9>d&1+1k2vz@a)m;4S3AsRwfNEbX5qR*oJ?Vj4|@OU;x;aS8#j@$J}42q&~MNsrm%RkMH#yo4H$X za~|3Tf0@TcrjjdwjFCpQ!u>qJEoI&+6$OThE6lv6zJ~&?qe6gP|4K^& zS>@km;3i2l!Dsv|Ep%`yIhQ4#A?7uZO})Qq;)!fHn&OA!XKkRv#pClO8jm%E?cb$4 zP?Vt);K#mIAbVFf3Y;+QZo+;&bual4p0bZ zw?J0a*L%R&AML9s8o#)&;QO^NGSe-ZI;Iv(9RF?N=<5ig8NzK1bfn`-Gz~8I0esw< z$T;`gc@7`ozMd@^8w;8~tiWS~6 z2k&Ico*CekU2WQv+@E~I)UU_}RjUez@XiQygz%_Zg?E~RM@&n<@8JC=(teGpX4nb) z_1!>L;d~_Zsf|-O&U{)@huS5FArpOyYZWiiK1z*mpXo3 zjm)h9-oP83dV3|*PeRcQ#qp*m<2ww*fjed*sR`?5vjI&6>hc52}yq9MOt3S@(Js!OZ->vQ7x z8fD*iaE{2(P92~S&O3o@q`ioQOpChzz3Jd>=A9tty0r3fr@e&RsYO+bjSy~spd$lr z&`zCszbp@#vcS(u``s)VXF~1N!lt*=GG+j)Bic^2l=ipGSqGF2LS}S;J80Mz+i3{c z^|x$jpu=xBEErWgUBf#(YdvouWA;Ff2gn+WbzK?vZpv7{mr1-|g||DYnq$VWuacxa zl?@5%w`>CEtZyw<@v&GrR`Z7)&&Bqw^pmo^0v#cLO+P7{0v;2Pjm3^8(pOdld=4pOm#bct;`QtUm@n zx5a*9QPcWK8Q1?-M+RKKpOkevxXk}$s{%iV6gs$}eqv!W^b_WPt0US^w3O*5&N`s% z6lBhFaQE0^KM4Vc;{1(3hr)ed=1u)}y^gZMJ>Bv5JIGuV;MSIT#d4n1yI8XZoX z4dMPE(2<6#qHJ*KdwzTR5i-o#mTD(ExNn+y(}C4dMvt>jC|eikP`K}@dDE8?-Krg5 z;o#nY40E=n+OI{{wP6)@c^Ah0NuWdH+BnNptD3XMW&H8|Xv&K9E9v{~E^O z+Zbcd2b+1PjJ3(YeA00o6aUh?0~@x-k@6c%-*46qWy}SZ>Utvm*so_B?+pF;jX*~@ z-ZE7=_57-X`vE>%Q1(gt9YC39L-lN@yA1XGS)d~w*VMDz*OB`fGLev!|C<9l2FB4b zATT63cMJ7y&B##i1B(J3k$Trss25zRXB+o{6`YT9aMx@p?qOiJy$!4hbcFqvq0hv9 z4Q+~bcOF6Ta}O!7^8fxw z`CaY!Jsz8xvn)04;lw*s?{@f3ulIp_20GIHHUsGzFYYbz;uV+h{ACuO!abPxP^mk9 z8yz3~g+<@uK7Zej_JX-Tk_kTmBs{cF;dUV*ZJWJ8L<=y&X%;n6oW4M#pnIG~2Le zYUka7jz~M#QYcrrjAcG9ZEN6ai^~6v@_$cl*3TUdgTwqk@WQ~49eW&{x0^;<$>u{dv{&vUSXmV} zb^p-}NJgddOXh^JI%6RHb>O-HZ>Nq7_aBW4amRx^fUEyxr1{p zWtopG?R;$HexMaKGkgf==0H~W!;ZH7`B&DnXSTKYAO;06c(VPu%6E$!ltKd-W$$^b82A%rV) zw$Y*MlY7Zi+ony^Ay%qYeg4Y9{R1-3TU5{6<&j8zIx5oYQ(|ajBY1j{7yG2lpB%hC z&Nl^kO*=YxZ#9i{;8b)&{xSB8?4Sbl%KZ89AuZFJ+f|h+9OekWKABGje(2y_6}hhR zMRfxT;k>V92USOKs5*tieFGooQ^v~d0B6`OnQ>(49j&i&#H_6D5B$qD)v`?7m=7#Y zIoJQ?&U#?iyCVI;ie~5!<;8)lizAgJ{&4Rpz+wI`uMPYe-joqX{xzH$iQTxBa~*AE z70#!)Gbz;~+7wQe#wp*Cat);64$eLHyLHqn->KJ7h+&cnYs+@X$Xn=XX_0r2;Z190xlhB{|?O43|Jjx8hwK^-p9;{iiHh4wqeMV*L%UZAV|CO?C^h!eSGnW6;=%8#s3jYp;|GvCO z>A&uyium}iYKii{`;uAz@QMR`=KgZ@I{$x(SNH~m@u^3la>@pz@bB07K0Jdf6%P6M zpJ<74))|JfXF2#4m0GX!|CzG)6@2wPJMhaY?q9=uYKur0lSYv4B2hmTXOOtpw!MjV z=D#0b&bmWLdxN%e=%B5)&SqXJ&f!~ zUoxlE^}iK-^ya?k^RxS-{!cMFC>xN%e>37gLukZ*vzDmX$Cu3chU@=4@X_nMOP<5O z)(-pMu4OAI8<4{PBM*TFQ`*Z*}R+pYI(WB-ux z&FLo+tUhz>SL3IB`%80u{ogjSEA^gj{JE(9vrQROR-ZZc>+vxJ;OqaPk!Aca zlpB}!;o5(JDPzj&vrP8e)*p<26;~PA^Nn_HLFGp6ztWU3WsUye|4{|@`vAWEw;I`C z?8_S;wf`nl#+0@CCv%|MuOENgdL8@kF|ya{JzG9^5vkw1O&L>GpE>^rEU@1Pu=ZQ6 z6|5}`@vkg``AObOmiJ?Qdd1A+eP;Z8lm?g2wJv=_-f`#s^+G9Y^~?Wi&Gm)hf7`qd zY2}}UUlJ6^9%}w?spUTn-?`4q{&|G|C-}Pt@;L`Z_3m@_8GtSVDHpr!MWyr zR?FW9K7H6yVRMAv4F8Xot9(?^_3QHpe5H>H6+BODeqx@(IPH}Gm7=JUvU=FvW}hf zs0?;~4}H|5rSi`+*me}rDfEK8NQWU%vMqnEOdo%FB_c3y)%+LooN zr!&~OPID_Mn`UQ7t79kE!ty%=OM~yrVCT(7FJ+aTd}kq;R-!XauLb&c+AG7j%X}qNNm->& z{x6JqlI4%PeY*b-%B9=~s<_(hJkyMOazA^sz0WOrg7@YJ<>>MvYwdNOi}?QsQ|5Jf z7GkDlCA7;e_IbU*ui#mRiKi53I@#VYa`4Iw9%U6C_l2FuBZ_I`BhN$zIqS-%bM1RS z2Cor3XB{%^tPFVd29L54Jb&Wy@kW4GtINxF*v0AN2=62+8bn!JAHm}g&GYr`hQ6J3 zo@{qrn?4T>8n5|-C>z!%k3BTc*T+0RXpGL2?eOw+eU)Eo{vgWwa?_C8(~-Nu-oJF} zWvY>*tiCU4=dYGP&usLtmasIUH$%K<8aRVn zhc50ucJ#ve^GA0sUox_1X;0V4uFhk-NAEsr{HU>`yL;v@Ub&!abnwBg{*Czc+kvV5 zTUt_wv^USO&#k9tWerddv0GBpXLrnPotjEzjV(;2<}X{kvR6`8mX3=%4zey7M0~4` zB3^Po=&f|Ma({f#Riu?l+#7U@-rH@~C^Nq}W0LTs9f-^z>Qm$eLs5qLb=rL3}p z`Gd#tfhP$1`e=`XocZ6Y55{9_BkeZc{58ta#=X6RcB|T~*z|}t#n|J0RR4Ax@BfZTgT`&Q~UFm^mg~AgwegU#{l;~PWeBUrBbSB>fqM) zj<(seQZ$1CI(th?bNftMKvq62U~y;9LOE7Ip?UCMfgQ>})^QPaOla8np_f>YBK zW1f)QmYHDs!;+^ak1Q@o{%4XJjp)I1N6xt8wu`D=tX1?oSx3qI zVVacGUln6Mb?8;?=y^LY)n#-3pyv<8XKa_4$9IL_%YHO-Nt>Rh;3rt4^dIv(%u-#%iiK`O}>?e`D?2 zKYX&`Rhx%xr|RQ=c|Yuht&NL%Fy7jC6spb$^r~@=^|v19WEP#SnQPR0p7E+bdGYEm zc~^8SDd`pLvyi>B-U>8*#YZv@QC~?rKCq6Fb4xjY(d%+G?p;SY#wnptzr9lD>3rgb zpNl$sQ^&6CUc92aM>7TIC!~u=H;~XJ=a%9z2S@m3J*9B((&eRW2=`ViO}>m5pQTdG z9W!;N;QfMRe5n#0oI{B#UtnxFj`wwiWIW$Ux?zbr4e7r}W$AqXx^70>tX8r_|KlX% zgVMn{l(_Oe^xv!3{i4761j^mjBddb2{f|nHreOWiJeRi_+h!RUh4U=(+IFw%Nsc*( z5^K56${nQFA#xXga31w@RQLR3chBN(4Hw4yqsEf0y`S1KSK&>Y-QLm~fKovGV@?wv zg{uBW()}c{b`NmBr|+wJlbCyldx^{LTCu$Q*p(}~QmLk<&c!Eop47`X8N`fX!;-x# zI#-0v3fuLH#*nRw1Mi8=nw@HIojb36mSu@On@QLtq-^6HN?iE~_c|x(^_H?5JFA{` z>`A41mM-sFv2uA2Z?`c)K%sj6NM-4Ksb~Hl;k*v{dMgBO^&s?_F@i9wb9RZfUk7)+ zeZMWZzN?OjprIt?Yp9o<9D7#wb}g`W7`#JTn-5eHYrJ?a&4>QrKUb(;$N7b%Ypl}k zxEFsX;IEFYvR%%h#M-mi#LVNVB<&6Vt3AiB6T3Q(w|+V6{c75&CDl*4KQgDe;xGMK>R70nwk_vSVl8!$SY-O~81fJB z5|^Lj_`9rg{_$N4MkG5ItN-KMGl^@>j^wf$WC&*et@yq3Ab5j(gJH?bBh zb*}8-xlO|SUvW?DID)jt{1wSms&mDEFvo4@)y{mP?BM>Jv18sWR`JR}v12hw$3SE0 z`8u(-oM#Eg==*SD$6(e+)d%!!iy5K*R=q$Wsg1IO`>yk5HP2|eDCu3Fl?K=z#r7A)8HCih7;t?FECnv%>P%&*laj394B*zWViVol0!zH1bYBS7t~ z%~Pd_*nK@oVk-JB*5_~%Yg@QY@=bGnGnxE{v3t_ep57IV+)h-DHnDcT;-=fK=F{q* zq2rtpf*Q8h>Cc(t%&jXo&c8&D#9H*-LgE}stnK0*s@MEDCtmw2ywfwp*{a*tIR6$s zS7wOwy$V-tGRGMpH_pt@D%PU!VbULzXkzW*gr~!gbK-%!;a!{_XQS;u$C){~`ezy9 z{FGy_%rE@^Pt&_}J9r5>u~Fn@&pDL1^4Hk+H*>ut?FGB5f9VV`cATSQnO>#qdlTjG zRVXyxyr}b3zSzO_Tze}+UK>N6=>Je-2)|l%yraq|)-qr68)&X(A!+}glKw_h?4G|O zr2kD-LT&6g(lUGIoVFRQ?Wrlv?d@%??SeCyi#UZPdcc%(C~+n0jGG2rgK=bVCFQVJC}fX+Z6W#i%l)J|?X&l9Z=T6O z-`sA;`N86o_EoLf|8Kf8uMRF&CDlgZ@w}pK zR@>aR<{7DuIff_x5A}Wa#CAD{5^EU)s#faz+7jo%W3cN}=Crv>m$`lo9%6K{Q#h>e z@u%g$)Qq;7ZOSXvt_BZBhxSF;F6U5UE#pnqBW8UsejP%}17}9}lI|6%Oel_nvDuQs zW1c#=wPo(?_SD?wDKqrUBz`eh8();|atO`S9@2~W!jk1ULW`gU*+4JVod;B8eKjVptK|6c#k#kFnKh)1pRlN#- zOtNXYG+~KHN|#qKZ7TUs*B@mu(v+HGae8M?fb z4dJh{(&WoH#dYMY*#uNb{JoSUK8rkSUO9&n>jrw>lF!X`WRme=G4Jw z2J&C|k@$ZDNn$ScgjX*zZKrsL;jz5T({%@9q@^vP{@D!t0f!%L#CMpsNioP zNgas1U~q0}=_UvNet1_z@VgxR2jSy`Pzay?YRTevv>vRp1pi5r#6aW)<8fP>-`w8n z;6D%V))0Pg*D42}`BZ#RR876UMH^yl9sF3Jk9I2evJ>leoTCR;?%!U?x=q<2^4MZ1 zv2JJ2J8g=&9uqsUYw(5;{;|g|Taj$sfu-ZhEhON>>sh*AY__Xw_({sYKq4MOgP+lRwguniJH*1rHE*!Qge3344>?SgDfp4x?|X{t z<$NtS_*Io3+0=0^Qkqn~^amYP?z;_s-6Ym8{cF6$ZxUX?h*Q1TsUy7jzyINRM~?Cm z&+xmbkM{NQcb;K2ZJ)iKr*wSm@?Ie&@p~|KN~|OndaWg_g7sdOes9;t{|hCNwiz;v z_^;u4=(VJy`2E3~?1z%};h6StP*$4ASD%r@4=|-pg@$l#Y^d-L@-&f(ckuNro#NR{CP-Ti|xc(wH#0+J=26eCv z{xaDQk+dHIN%r$dVv}G>o~Gh?QGc25GtrPP=`ND`X_Q}Q&G?kN5~&Ul%p$LS&8x2#P2c!T8T8kTO~JdIV)a)av#g?BqR z_$V~w+j`Ho{1W^R;a%zTG8|~UGQ&~*_S4{krGE|MR5z)VG?GO7DF3^cxFFAq9m)43 zQmmo2D<$!bdQ-8L_+H|pmEZ5>W~n%^o)|(bgj7B2^+ovy)U)E>r*-&z&Y_AD%ijp! ztVxtS=TOBCmj4KREu-~wE_{Acsr5e&f1}FNe9j?$hGO_nz!x3Zuk>>c@fw}sKLt;8 z7=Ddnd%WIY`2T<>I>P?*xHvZ_RL{?A!OYtX?TYKouAa_g7k8z)m!DvylHj~S!X}|1 z!McDh%=-*(JAPG{$-K>g$93m|?%pt95{%DD_$V~wpL)->W^uF~f9&%z9MmKHX%7-m|Se-i#wPGUthnB&k0+7e1f9Q1xHK z{H1hQK69Gz&w}s9t7d@8Pv2yDi68f3f6c%&`+L*uPqa2T4ybi-F`}$RFYO3a>vgbN zH|oqJWw6WG?$spxvh|(T&k^v&7n1UGj4D&VH0no_FPq^&{Ma?{!`wHLdT5)|(Vj8> z;D~KPHEQ%zhmDP1ftt5!nEz|UHj=W7bEt8!jeiR~(P8<_xx(KgYIiW_ssiDS*xj7b z?&dAo4UX6*R5MBM+3wJ4?LLrvv5lnc=3MxDTf4ait`QxUf3)Tw8MWJ7$|!EyM(jQ` zqur~wWH&f9+7_>7wy$u6&pe|psJB`SXl8?k$7 z*lzA~N;{du&998@1e_Xei&t};uXZQ??~QIJC&3rnNXl-`p`EU8IAuJK&2iB<1JNRGFsxqkdfB%VszbKh~!CA@QG?A^!b5=ldILo7xnK^{LDY z(&lBntPRGJ3^-p=RuVk?l-LN>T&(wOhp)GBxrcm-4N1j?bK%SNs;mQQen%1=mj4IM z-w=%(b9F|d{xAGO;`Uft+@$_>+%nX^)bl9BssgQQUB`1XeSgrrB{iM5n3I<{QE- zS98BFGwMp~Cv&9o1%H&Euc$JkcvU$(-~8Q|&2S)o^aXyX>nPLz+S_I}cjy5kV?P8> zY!s^bv);3vaFLxyUL#*@Bq{qi7yh}X9%?zM5gmqKtLM`Rw?*y$P|2llvXHG1`!}cA zulixg{>=4JixD+n1gceie0JQj-ucUeOgT!@zOk=H`ylhIrQL5f{?=AdhFnSFZ*8?I zvim&|e`>ch|EuEoQyZE8d5=Q+>mkVY$PfB z#wul9`$p~C!GJ_}67NsNzMaGI#y*L6*uKp19$J9-@IY~<^+_#unb>(!KZX{~uzt*f zFTRkJA8S;JMTbWH*xQO`+DF!<=6-Ek#}rkVan6(f6)6AjOa2E|?ypHNl0G3ZZfti- z;@=S@T}NK+L?3baE?zve{;oaD=Vds^?B`VDr)n3{R*9*QjOm7YXGU>?xz?6(_FKT2 zspF||PSrk%kjx*3RxFO<^jcPAPy4GqQQF_ip#7P8Yd80K``;;UtwXG2k>1*MaqVKn zP7d^CYyc3@2uzb#i&n1rLKL*d}Q1V|Y{_0pX-of0d3iuoG|3UHpfpB}${&!5Lpzr@) zsy*%Hx2L-id&Jk2+5g{AM%(PwQr^%>cUk{`2VZ<3$^Q?n=o;(Ff6Rq);G&DyQb|J%^sq$MQ5`jjL#iOqjDXyDaH+uQ3tFMN>AJMhgC z?>GH?-4AJRv)ff(|E7wwvfK`=kM(n&Vzo~8YTx(8b=<$`?Ob89Z2b(SkJWCb{2rR2 zaK4~@TG1qY+DmPp&ZzwtwoOyVr;axLeP}j(@tGv;OU|KFcQ);BXs*#=`J4-XqU8_K zGQPa{0>35FK8Kd6{Pc~q&nDtEv^?BCd9Sg3ihf}4w@-Jx)7KeZ&2Iyh(f6CBK8IqD z_#hT=?CVzbibWL&>iE}&wX2F9IlG_@fjh(FInWakD<=`K(~*e z9Vz>!pjz9k*6jxO%-ObmVDC`zfh6CAnyVqt+~4%iq0GxeMThXE{hY2eoH;M*-$6!m zbccUK=eC}a#V2JrRAlc1+xcMr;*(82_m!o896&n66lRyP-kD#ATH7ga=&T#P;&9v- zSXN}8P2A6wxE~jeJMFTgqj|2B4*Kz7D)4%{DD=E`Xpf_}6m=)?@9S7!2`N8$UqpU~ zB<}(>&owXF^W5{YYbm>Ui7uGrnCnrAwGh|QmTs!F?f4Y(#b=WI-{PU1LpK%MdZJ#G z4$D7N^J^`ibCFTJt(t!` ze0Lllda=q+-%ua5A4+{(npPk4(&|GG6dCJdU7$MJZtOaQ*Pr%polCW}Oi%Hh26+!9 zaq<3K4}WH4lbAt#hH4)@8HWwsa-gjb{2MAhlT^RZ>*-sj*m!cTbO>MS>mH@ymUbI2 zuHAgRl@=rH<^`LULN%<6v-p6D?0J5n#ut$SJd zN8zEP>NJ(FHvGTCVs(&&$F;&xbW~j)@MEt#{3qd~qv|I9Uw|w!p!mGt{ez)TYaLa0 zGbfpOHh!IXe>n;7Pb73yJ;d*$bX)e~=Ksxj!v6~i9aT@Eze%)n&2qGP&p!$8?<90o zy#$|eODM0wymz03_aX@$RquO=^%E4^%lp1*TEc&sgbv$yG?%74VX z|CfY^PSL?PeG==rCKf6jX5Q;c;xp%>L-6Zj!iE2k`5mb9US8diny0o&T~>7Sy`aQ; z#w($si_CkVN%#q^Tj?!QY_E7k;8z`af>*r`c~dXNn;pB*DLRxq*XTkeKXBy96CHe` zD6u}N*xrEo4nDrtp#%BERj(Po(=O_2;iIGaN%%)=e(A5wd!p#8lZ1}yfAF2@F3m3+ z7yK@-Zb$g&s7Cj~n+^Z`AnwxEL`U`K*f&-42Oi`3XV0tfMYPhiaD` z3zeT8w97i$qO@1xFM7=If8+2c!AEXz0r=B3zba+ki%i0!t%{DpRq$sR{;fg3teXrU z9fNm*KgaOD4BA~CHj9qIyw|gSuI5+Ibm|XG(V_e^`iHbQ{*fm-RKGX+hpYREzoy-hC$A12O8!ud&n@VdGbVul4qV4;{OFysDmUt^6Jo`?^m8mUda$D(optC?{D(Dv%rg!jops15{9kGQgjJ4z z$kd@j;s4g~A93)JsY8d-|9j1!=++N1b?6ZN^<|pB`wtxb$kd@j^w;Za2ygeN9sSJ3 zb?88U;_qv;{3H`Ubv;8%m-qhaf@^ZUe&)S(>CbAhwmZM)7tti;ULpzRAHlm$>)XT3 zzaf2nnkQQ|KD^`VYt;&q=y{7IHnJwD#|NQ32g;ke5bq^ly|d>nxB$MHlT?0^d@h7v zxX;)(X{P#tx;By$Ny;<#D_j4qk40`zXB|^tOuk^lufI*Wo_Ane$2H^!bG9Y*UNYYc z^y32VlxAK{R>8qfo^S0t%!}{0k>8xNzKfxs`7++JA8EAJvK{wHe4&jf-#_A*HJ;Fc z2L#H?SwyOSk?_%1VdHj~4wWD(QZN6+az0ac#60~Q%cPc7w$*byLYM8jKUhCVp28BG z35L(h9qLHr@kQ|KMShau-{i<6BRZ7d2W$SKaZX&2Q949F^R&>S?>hR)6I`W#vSNFS zo^bS&C%D8Rv3`N!pW?{3!4n;I+pJdj63z@$#|sXkJJ3#@s2!s_2^LYUo-raBTt^_Q1U&RzrtD1)RR|_4kiB$ z!#~ZDUk)D~N}j$bwDQLe{wnzBh*h!YxZo1_e+jNL>bW&ij}FDZ!0=yp_~;Zl{LHH(-+_;g!A?D|-pl;1Aqfwi z_2?KpU(3pN_2CX5o9oe`@UPTmPP)XwzgX)~{&6h+pY)95A3oKiL-<{cU5d}kW=c~M z9y;rh6aR(8|C2s;{9g|r9SWagp;OBo{Ohz1#lKVYPoL`WiAz0lYM!~<@Ye^|12SgI z{G;ZLdkz0BGjAl}p;P7)HNO8+^VjU@=trmMQ22k){4?G00G*;k;XkJNXZ_j1M`t}c z6#j2C|LjHw{~`G3Q24(y{2m7%o%QIb`-uHN4F6t-k4_oC!B1Ruq2^!AN50ij5*|A1 z(E)zqD(X(?;$J%W_*9P$h5uL0zofv?|7Wd3`OmS?jhh`lGWFnx+xm%Nq~5_lHj$@Lo{5{xf~7zJv7Ft$puf{?aAO z_)*~UQECKFzt0u?{y!P0*M9l$Y52cRoG!mB;#(MrAMc&#Nh@dC;v zUm8}Dkd%`SBOY8=S<3mnF7L)SY1WKVM$ISu?w${i5MnZt{0$`)kV@$1yGSYe^fcYi zLwbg2o@`Y;>GdJ1%;%qkk>sy|B(^bb$gxoDwxHc6cOqXfWn5w1DHLBA@L4h_IXmvi z7!!BKo#aS<3-f)-j8vlPdp=kjE95&`3V$rTVI=lGxqRkekxiO4f|N;4^kPSQyzdQo zaw_%F)SKdqXu*fJlH^Y&i7b0doW~2j3iZ50^d-k?IrY)2#VeNRRzm3{f6VKuj5EK3 z6~ERi)wr|aPYmRhtjHZmnymL|(p2chzw` zUJFKh*BL^kqR95k&O&u*AaN6Qq{vqinP zM%4VRCn2XH^*{X0%kQ0Z-_buAES!$%Egk%mv(}l@n&-`!3yy%4DiFT5bx>2qcUsp! zy=V(X=Pd2b;e%X2D7#xrn#Qbd9W!Q(q6orVuJSs$;?N|JN3EM5bHDdJEfohjC5Vk3jX=c zuraI0Oqj=*p>UrjU*z02o8Q=1@eE#%NgTJ z2UB2sllc8S=~fMt6dyRZ6yMG9`x$sY^ZlOa``t&r$l<3?NzPv(ZHW3kcHAU!TyS3_ z5p$trpFUS7Y~trhL?MayOQdIfTs|Xb^4~Uc;P{jzkNG?KY!r9g#N90JC-9ArNzuW% zrT9w@?tAcF@^N?fahXe%95_BDX@@cLUy0&Q9IF}_{x&4w+aP@@%g5cr$E_t_R*axXhM^eM?XV}HZssNdst0~6fkBopHX z(ZRW;#C{Ggb3wzAK5nazdm{NFXXY3so8yqiep zMR6G~E$(gbjgJkYgL6yyS2(!W!@JbS9p~fzlzfo`$EPIc_mD1+;*QmCj7psECmA0b zL!Z?P=0?#`@R5W266O5)Up^yC0cq#V-AWD|pOWN#NJ^Xk$L^+p zrG7sl86TAn&Mg(raQZLve}g~&kM-yOMwurC8yugKJR2NDUfTRWURN-EPT_(Lup@qT<}>SZX>qy6Hed1Z zln%}<72W9IPNv*gAJ<=xG|nJju)*;u$$2|zLKK(r)8cadE9h_S#&T?>P!=LQq z`s#*b)3848y}Sp&Mg%m7W8Xr%Z;;rTz@^#_%-qc8yugK zoG&A_M{&mmxGUfrAC(TyEfwG9;L>**kM?o>^+4lEEPT_NzB1LopMWjTz@^#_#N_vNAgMf-KnIL1efpS&zh}18>`y!`Q#hlxc2oLIk!}D zq`58@`AbNmo8*(^e~YB9gV8&uy-kHo`p0D?W4nw&a&D>Q%HVptaV`B9Tt%Xfu}Wcq z=ab}LMEaJoe_lJS3=*8{NycW;CFhn(-ZakvWL&w0gdK`R-yI~uvSXt#B>yVXMFwZu zycu*CjdK_I#s{T~b4vqS9DnYi9Cj!YeZM3L7Re{cXZ_K5mBHb|Y>FrTJV-J=G>R_H zEe-gVSS;Q1u^zaZUaa14x!+ds%RJ~WCh&Mggi-aIcPZae0~!wyB& zToXte_^nR1yo%f7@D3B4cD{CJIBO`!;eo5DW5%2Y=H5m;m21)lr=EO0U-f~+^K+8K zRQjFZa}E{svW_qPoq4ZnwHJHx2(O^%l+NC+X1;yd)!REPxpUHblWLwim78O|$IB<@ z%{S+pn%cV-@(s06IkUu9C6h^~u&?Q0ZqrRws$`x@@&oD(*tBeE&xk1j_6V_1i2B=M z9DJ!;l21~vACZ2c>b0e%wWA{?O#IzpBKg$i4suMK<=j%a>Cah{xNrNY25(~%RZ|Q=t*Tu4=P*!cPi%|vEP1c)_FJcz~}a$a&FRM zQ(dncw{y{+pGsp^okPohaFhK^f3>yask8-cDGsFetx;Qsu(z&MrrPe?q|;Y-JRY9z z<+R@RPy6v^i*c^^TO7O2>=fXgzYxYJx7xLt43{2TUaP+?Kw6_M2;n=GCh?G?uPe zcgTT<>pL99E~5!RJ*LpWB>rETX-;1!Y@N`qmbd46AxBq;n)RZ5g7txXLehfSHzVk& z9Y=i5AHzxXifB68=Ou8Gfxx;eiT^7&xuA6%c(jg$9Oc`_E*qB~X#PWA8gKpw%9#nl z$o?eYrH+0zyp(IzjL$n>#X+e)QeE1RNkSI#>eAp;3r0FHso&lRt53s$lzuW?lRA^+ zs6R6XYb@H4aeqhV@*QsrwcN;;l5zMP*Zcncl%Ce_YF#-l*SD+VZjQ&{a=#x2$K{8# z>NtOVB4h_BLUx2!R>$4&#@24$$-`W)=k9R5R-V7f_!X??jpl9UP5#>eD~=r37Ry_* zIN5x0597i+ichl#+}1v?wcXxc?#GS$s7I_t7IWm3xW96H+gE!K{~f=b(=)DiS#?|o zYwIub*tn&+L~V`TKr!-juw9Q&{Fv9ed|^wgFCzW#!?L0J55g~n+AiMSZD-Od=G}9( zmzy%?bZgPPV_XM{r*|t+AKW(AeWypQ;`j{wn`A=D_ur35mv7(*6tmtz*zulRT$Z%8 zFK%Asi-2o%FY<*={JNLZ`ky^K!L^e0MTJsxdd7`wT*inru8r>!tZO-}l0KL3CowbU z+O?L${K#de>S7AOD{WpNjyv9mg6gDrVG2q-0r%)_CPHD$^;X6QX^jP|#%{}DG9zoxcm`Z=37@3%lwm2mAR?O8myL^!i zd~0teYr%PpPfx>qKW82PzxBQ!zB_2yd^^J11kVUnEEj=xOWQ|n;5w&GzVygR|f zSoi|P$UDOWa`9c!*|lUvz`IS~)7>_o`7!^?9q+cf#8IB8SEgq+go`W)U4$`KDE*8RO% zFRG1&FHnrkI(l?<9`D=??>O4?GV+^zjnU}L)98zXy=dx7luL#Wdk<(oe?Rc(-Sail z{ZDHJ|5N+F_pNjS@N;?Bdj1F1_vg1x>VGb+Q{0X|p7-(H!uuBQIHqP%3p959`{|;*&{> z*SiAJAIy;p2^OkMJR%F&FCh6!AXU&UOX-=z4d zf2RHWCQC2*QT#^V;_s8vv8CljNx%MONtHw#{m}nizh2EpX?QVXV z#b01yRr_!aqoTqLjoH&}ne_wu`shFQ}=R>(@}*S! z8%1L5ZOOi3Df^^V>|j;L+~|6*w*0L~myhK0{**qentc9quD3nsUcrjZbSQrk`SX1K zTjb}D&x*m8zKNgS-fEItyk93-=PNJ9)-V{KL>1d`eErjQ$4+zuZG2Mv%qRTfJuH1z z`93vv=hR;;nGW)a_g2He4~;#Nc$9+l)vhw7`}&-eLPruAo& zCLPMZ7yGPZpt0AvUaJf7Xteb1Ka5xF&!k-|ri46;$D8SR)pGDUKc#JIymA%X)3pAl zsPJ=*zpwIN>ki&$U7|83k8vkCW?aPt%AaR>;}*C9E;9I}9{szJDvVJTds8N6dm=0! zv9GiWjt^+u*EK%n-Y;5lgr#@?prXOZle`Tj^A}_*Ll&$k#z|+2N3M_#)u*3~S>f|9O8W`zuD+AjAJgIUuTAQY zDJM@lRDW;mf6eFLRN7B^ocAfq_%LQ0`uiB2D0s4d@@m>o+Scv6X5E^77q2;F^MP_0)|iOnZZ4`=+?V&13OA8^14WuyI$|5d);L-x_ZYv@Ks1wDQ7|Dz<`${oIL zbx-96U^8*l>)ZG6bo|kArS?mX6<2|O35~zmZD;*u%uvb@GqJTdGBo}#NqdhO>2-vB zWaaZnl+Ej7V)7FmRv#Iv?w#h(AYVFC{VhI!82S0}ddzrB@BXu;i;nml$L$fmBdCCl z*YBq7q4C#OOXD|YG{yJGR9Sj&e||ba*S& z<2%=cXVc?o57MMV^>rL3_+DhaW%$siW7Fz?iS6gT{(rb$J6b;a#z=?izeD^!WBC*J zOYNgiJ|*`1teWcck4x>NPd+8~`>Z$c22w>d^Wql527M@Jmbwua|bTC(?A=p8Bgj&yvkudCl)KTH01j>%(Okq&#G%Ab81 z`uRZZ75du=KF`waIHrH4NijN@lg$=BjCtE<=w#2z=iVza=9IKjGH$%DeyRryNRO#| z7A&8>0l(+V_NeE3rFzn*2ogOPQC~hWSC9GCztNK|2a@kL$)A#^CQ?%|x_$=B$MfK1 zTpRO6|J-6BUgqWih7q-S=Tm5-#na>|PEZ5(O$r$O7UoR*5 zdnETE#iW5%{(^O@k;(N2o%~rz<%3mmB`#ZyT$_B=;!3p_F~epspC(_&sgSO(b#-GeOAYnj*GGVyXPxr zrsF)WxpIgbdE)b*`JW) zbMj$(F?r}5iw?72*F!#a#-hXQPwF9`I?`eKXC?WZJlI}L9(Bf|!}K@zkdMz}(P8>q zd&ozpbQr#Ue0~)dM{F-951nJtVfGg$`7DYZjw>WoE)=|3sSXHgyWQ)etXOn-9xRps-E$yjul z{%`kCe+~KQu=pM5^LhDt7C+L)qC@YIN@@Ii*?S4bewBQ5P=Bi*UF%CsDEIaAga5c>Mzu74U3o#xm%!j~dc#9LR zaf576`NUY5tvxPG@>!gPd}1se)*e6ZAs?O6VeRpg9`es7Upi!;ebI!EbN0Vax^yU? zebL0~Ts}Ujp7K+gxJxb{pHvV3`|NXoFENqDo$bZs;nP@j;D4X=1*^IIXx)|MqXYl@ z?73&LeoxPpj=iC$=SqL|?&(K8UU~VgXWrkNV=tw#xB5MMuJq}i|98r+&pY?=kvvy= z++hE@{U!YE-nD#Td*`y|MP+55?w;7SfUhp|5!(5Dingq5TVFt*7HyuJ)r)&dF4p83 zO-^yL2d&G>woV`6E-Txf-36_Dh1K5%z-Io!C9NH0Wz_PjcWPbI%Exwn(KdTCS7X-# z3NCG3GOu|_C$3R6%LwJMveS}fEnQt)G3A@GEiF3H>MASi-(`>0Brk#~t1IV2nTiEB zp|*ALX4#IiM#^`z&F`GQRF&-+(|Ijj3)(t5`LuUeSsmHS$@AGDSiWZMzK5>s>Nx7~ z&I4C}zU9!h`yIG{S#AF5({1>8)nNx8ak#jwtZbT(7^s06)d0jXSaZ->%pDO^ma1 z{%51xoJ+kWZmT=^&SwAlod1k;y`JTpmo4Bx@Bd7SQ*9QzaTQ)pD>4WZVJIfO+PMS& z%zIlG>zlLrcvjl|4&$bw=Y3z!>ZJ81kycUK4js#EZ7=&xF#1K~RJO@>?Wb=|a({PB z`b@aG)INGJFE7U(53{dwfnwz6;YlU-(*m;3oTwOx#?h}Nr_}d~WPNy~?uB)IfAsT~ z#U+}oN9pE5JvqbeEPM8k;{OF{5Gd6ImRwE20$1M)J_C=$uNA3RYSEmoGj0{!UC94pBa-<|{pDhKn!Y3+uhv)It(5FEdRyqt zi0ey>$51}CEj!G;!Xh$Xk)fy`^Cq7%@bjqrI|n{oc1q%Qx|O#df4!Npye&zSe*6^{ zk?BB&qJCGQ|8CdIB$&9*0;cf&q*K32$3 z)bE$z{I6Ub@1xu~J;af7@{|l8?;&590+jxTU>`d-PCAgGsNb)7$IfS6ZWHqJk|WA6y`Q9MLtHES z$OifoJe6Bh&SP-$Suzy$dlvn<_tsSoqulcWkNKC!Q#p`)Frhyq;bFWR_kNe%XfHgK z+ah}mPCiS9qJFP3&er7cjHMiSjf7_u45rG#Nt!mo6UzqrQ#_v~&0}!#xe^(Q`n`kx zA7|~uAC2G*c>IF^R+Jyv1Dr6SKO^BenzX@P%hUGZ9ib@(SBcM(p{U=7=;vO4ljP^F zFnEome+n#2tP=vM+;rJMe~M=jX&!_A9Cek*P{dn)+_;l-c=jT1Siocc722nRd|{d% ztSNrc;%|~x-L^7r*@8uTMS_Mz>6-nCP!1vJSKuJy3T;wt4kG8FY^Jze=s^8RME|2JUz ziV^zwBh&GxuyK;=?W`qjAK4MGgk&tiJzI`mu0F*FwfLyA*2~vU?`%F?kH%v7D&?c>X-QI=Mez_*h2>zmfEv z2g?>5Na^aA$C{lCpzJU=$(G1$`nf9VU(ejjpH-Hja@eo@>U^HSi)*UDsPAp2URTv5 zEh#&f!m@RN)$~8=H&>|dWb;bp6_oLqJO*Sa;se^Qp8JhW629BvZ}wBygW(M zM&)jnjci`2yp=SM#aY`RLs9=0=Njhb`sKZpJ4&slFIsk=S1LD>FHAREeg7jozaZ`M zY+k9n3)y4vJ|jaBAN+O=H{|dCeH}1U%j6mB+~62tQyo{EzVbj-^U71m9)qit&&W{Je^2Z&2ACv2 znFrKHM#A$FEKGk*(zH>zS7jqNue?s0$KZWNhNAwfotrcu!&60K<-Gw<_j%=A@`dSD ztM7k=hxxqnueo{U17wfE`-}`l{W*3fZOHIcjielSjlfgY3t5={k)&xOJlq$*`0;FB zsrnRY9)pw5lA);o;pl%i=#LiTXXQVV`5~s9j;-eczHakO73Uq5!uYZ2^FJG$tKHG{ zeVDaj)fH~*i!X=Ir;Pe3$HrzSe6HFNTRw(PF_R2M{lDzoNNMv|eZ|5wrfSgwD}qnr!z>o%`c%_Lto;Xv}E8vZnw zuNHPK?Ch%dgRgMSfjt)UT{0B)Kh?P@i<0Y?w0~7Q3~nRoTL8-z97yTY;Ofkd4ZgCo z81|T4l`tSfQU5cr^ZV>NY1Q83jSKkl{_5)!(c+KDmyKP5RqLPJ&_hhSIt`fY?FM@+ z-gjiPcfNB|S@WADT!+B4nUVbeN@8P0lBNyqwFK-{yP!W=2UHz^>@hg=85xTD{}}zZ z=i2LN%FPRS%)k6PplTiY%+caN^5b*#qqW`F0aZtk=dpO-k)f#n&zzf9o2>(?&ZQh} zW+Z)#cV-KFfs}qI{JHMyfU572?lHM4VL*nW{?}vYl58DN^)z{V`*ncLC?)HFsvnU5 z70;$YKeBrq+?n>1I%~F1HgHYtbDXmd^(kVMRBrIgvI;4vE*?ho{K(c=Y{QY$0lH^D)cBETW zB`mkwZq)xi=Vol5t+%R}vlIs->3b2DEjW0Zj>#N*+hn-{tsd2)NH*a z`&HLw>n-a`$tp3w-l}?pa_Y-)AlbhgK9n!hb2+`GIayl@=i{))<_rrm6!m}7x!LDx zW`i^iya^KrBi^_F6Z|t<*b5{(e}?Z4cKq5>c3y!!HfP5KG8FZH-nltL5<4+BiuI%1 z(Q3?=wk4fGkDkEw$HlwkE5>jj*?kVaMddq|cC;=EsFH2lQ%zHlP%=w8IfF&}kXUR36K@4dI{eFMki zW+&o1etZ1#F|`;qX;Zk6ri!DIV$rZwvQYy+tI8 zuWb96I>m7Oj#eugz^3W=TzscdpFU(HeG}l=bCPQ9JAM>t<(ZvyJQ&|dI<`dGN`|5V zy|MGpY&?+t@!R`zlC%c}kJAH1_GiGdRcm_uPmDa9xvaITqjMprGfO&o8ANs(rt2%? z=fWPN8xJPQP&9xsdH$8j^?717em9tS7|Gs;urSX~(zJ;=cVjcYHgC@#GRii4o#cD0 zZv0N{BSX;u+IOdMi9Ilk-{19p{ioUZV1Kn0QKaY#*UQH*HGTGz-9Oc`bQ#DOE?&B* zbunLY;NMA$g77o%CYU`&WGEW2gLAviOzy7{{-a>xBg$W&9ly6vv-EHuQg?fy-PfbX zV-`j?9vO-T;LEQ6mDm%0=8Ew{02K7v&VRcRgDHPo_5a7{tq7iBIRg%QNi9X zeVU~Ue|LMK+0EXw=)tB)+wsUyG+;06ZA|PbPWUnYdOPl!Gkd~NS@a{BgQd)HzmnDA zd&~e5_|N!YT3J#erH#| zdX8ZjaEDU9FXfqYG~Nd)M;=2uea0w8?uR^kq2BhrWbs1Xd(pwCFp~z6f7_AoW8j3j z8XZtHfMag?y6pX9)f|zUbEGd&jLe)@?Mn400g(P3U~GuAl?+7#HlY7+iGG!n@4d8+ z5cX1ie!S6nOts2_U3LS-$m8LDR?k2#&%spxuWp1rHj7bpjn$3@eABrV>#}yQZUrZC zFp@py9ATIKKru4s;nkx`?B(0NiF|B|%yyIQMtmF5t#~J~C%^EcdWQn;g8w$s$d8?1 zmB((N7NMU-IZXMzXgO7IyRpijnt# zXO`H@VLp}Cgp@3yMbclbKnDWe&pMm@%7qm-Im)v$-Q#4!Nl*tC&0{26E6x{ zHs6l=8+MXdyK2Sud@~mfV7}V@;9T6VBae15Qrs_v6?^anijgmek1oNRkNcJ6C)mt3 zG87H?HTGW1#T`GYPwOG>rTy&&$|?5P4HP5a44-3uaF)zXXswHv7RJ$y)P>g&xe0iz81i0e-dw8R-p{-;n8t`ZAy_y?W z@uT|60`8*!>TvSoPq46KH&BfH7x?Dj2lL0mB|GKkkEh7@SUtAKtadbj^gZ*q-=Z9G zF_OLKU|~mppct9CtNQLzdpX>%l8@h|6+dV-bszg8F0n_1K4AA)xw4hMFZI1>mWrGqP@9C*y3U`sS|o33p@G)#iVaV z+Kb)ndEnTaunqYhtF09zL(zbLVDGiWUM=NjF@L?6U%z$JnM|hCmOq2hOAKT`P>j5t ze6+glt(~21dcq`acFm^~K25&IY#1jDv)U0)>$|;k$N2=!Z^Xn%_Bhv745U9$j64S3 zs>ELIIG<2OJ~l<#N`|6=eX*B2&gI91Z3^vP@L$btxa%kfcG(RSBQs}D*e=AZxutXA z@&H`8r@|hq6E?|EG;oM>UAg`~p^ZG+-iYhyZHFNXd$K05^qBO+NgGpYFYE6Ub|&9r zwYHTEMFWRpFYWJY_q~Yo$JzOMSVh^LzX63`LaH5h#rAP*=bJwN6C-z${*~pOZM+h4 z?xME&^FyOkMEF<29fn$lQeB&e?dRy()Pi0pdBgkvc;Yrau-_LkS1b^H8!e!_mH&wjG=_2z}`E$!R| z+S0j8>uy;Dh-~U;M(g!U5rcpmJ^7r7*Le-AW=47UmKj*+6 zvonmyP&9BM{ydglubFT)I3Kx6eC{>f4#dsi-GL@6!w@sMr0@&xYW7T zdu7*aCQhK-v75%9f(Xa|wUk#3upcN!z5)K8_eW!XGk3Myi%eBW{`?a5n4Mv~#cD?b zS)Zf((O~<`beZKJv{gAmgrR==j*W-fhPVH^W?Dd{1^T`J06!48-4F4Qv4L$y4_;>Iz z@FC#%0^E^m{10yx_t#(_YiF_b^K~@vVB+v(wyvD0xq-eXD&YNZpJwUdyuAc(df>_4 z``)I?n{8w$8pwFPX76lWIRQT=JX(xX@lgde-gB^}NBjPf#0sYvXxMPy04R#qmu-%j0v=dl4H*q?3 zJ$9!tMluu)Jd^)s)+BZrenSx_Rh+#*H6Tci3g?quc$Ab`U`%XXnO3YB<_n^TbIs*v$)F- z&TVBwWZ2HO-Dn{F=b#}u+*guM-xC$=o#E3gy@)&5E8xD&+f;e8jSNKt@5SDCbGY$i z;>iWvL0^x!FE%~)W4K?|O4;J2dVDBhCHL!4QzeA^7qG|bCJNh4Ry7*<5ck^-%pGq} zkms-Y6miopQrfh=-0}9Xx2Za28ySiQK90TbWb?iJn0Q$?+?oFxYlc#WvCzgE+9^;> z+B5LH79D4uyYQ0wowBR+cASkpoM%zL%su6|a!qM}m=}ay%X>?&{Zi1f`F0fdf5JZ2 zZlYrA&zGZe&KnPI&Hf*$;XGLFVkEquz#C!k1&SG;I4_-eX8~{MZj38i{$Xdg<^4Rb z{lL*~%Rj!!ekEx)!;^!SP3{c(qucVn)vniFr@Jj5+ZP>k(Lvoma$600|7QYkO&|ON zvq)RXP*gq=ymw~*&nONPA5Po7fG6$l*6ua^DM#B2cc2)#ob+c@Z|?jB^Z834-|+H7 z^S+O@Q*3Med>xgKaqf^g*>PS|MLF8Vh`84<*C_VVA1FrN0p6l$F9crpIB%3qk+zbd zsC)wUZqJT$`BBp+kGtT%pIPNcH4Jvy4HP5Sz~%B|9(Nnmc6GKF$G4iPLb_G8C1!Vegh~e3KtFb|0Vp7uMZ>A(tOV!@`c; zKru4&bj=d;qocK*MfKurDe=h$)>yxyzfxhs+c4)Y6IR<;=fF=DjAB(Y4b1q zGW*}ZmU(63;%xoegGLY}OIYE*6;=$eA1Fq?4L;w0UU^x^PT}*)f^YuZMg9+c4a2z6 z_M`GIJGX8_cKxL0FO;M0jb!g$STR6=U7t0){CETwcI*a`7<3R7PZX1fplK~FZk_ZzsMo>MK^Fy^*rt$kF!$8%RE$S=Jh^xrM|s6$o$2#G@++2a-mi3i=rJD5)kzFotuXt!J1T!3 zzb?(i<4W@ABSwnH>9Asw%(0d(yJKa$N4v#%Tt;0V16M1|$WT=NnsY~0XYr^zk-P(o z@#u~x7Y~lDTE&F%B2bLXd|cbl`^9y`&V?XZZA(v}fTvOYJ3HPq<%zu_@A4 zG87FO=-e?4*?B=Ne$@W9*zXGdtINrc*I{ADZlD*4fIU`c z*xt3;(I95(W77AjN9_wm+(rL=d)qZpu*+^Bbkz~Z+PAzPeqPOBtG(-l!DBUSbwjLnG^h$cZphlZ zZW`rib0g~1jY0;y^aqNO#bu@Tvi7cPB%k^sZ6!m|pgQM{os_k={HW_)#9i<|Y45rj zlw)loyMfrRn+*^2ex&15K)%6`Ep-njYa1OW9J8hiT$`N~cjn+E)=sglOV$B{z;o;k z*}AfBC3*BYBgJbGjE}+>C`N9BOU8NOwaCj}2aHXT*+zzgkjC-uL#;Emo= zonnj(MT5?8?yJ*t@z;6Xb^MqiHmZ6;9q@sPM}0z+DGL_t=syt?b&|T^!T3`nfn3C2l;x7 zI+nJ!hrx*=ipNYCUqss0PqE!-5PkH-2ebcS>hZ6ByG_PpQiz9Q@fo938ygn!08Q0G~R&HJPN`5l;8h_tOg#df1X&k%ohrso!mr?a>h0 z<4nq_O~4%}Mm`7LuOtp>i^z|QV0;moPv_fiH0V|5zL7p(p>p_FZ_i)b|2SF~EY8Q( zT14$}DXccZZlDhZ7s zlugEi&#h8Ve%uTzCfE%WBmW#er|3r-4)cTKvL0VV+ScE0yU}1aCm)mZ1OMvJFZ9nm zE(?eGaW~}@6YK_xk$(qYZhkE6F&+<*k1rx^>;GW8(O}LUzUgv);9vcfn~aD5Ah6=` zD6E)ZH&BfH1pM=&ABA{4Pd>hgw5@;IcB8@D;>SrjKk%>q_L502k4$S$`JuIfVuIa3 zG4kv1@63<6^Lv`#{!Tu=h_tPL+jb+qr|M4GD|fs+P2L~6yrSg)3%_s)vzzsghEbGL zOt2d$<{eCM{SzgAqygbLXkcEh#}|>d4O`f5G?=_op3C`xfA#h}eK=kUxU7Q^kA{Af ztA#%{J^m*qeIRKK=0~^bP5rb%b@4@{ZNm`TjRw~{cj|%3{nRRlfAw!~A|8HrQ#`i5 zvKQr;<778b?4rSpNA(}){YZmBDd`7@d=Z&Xqir`DJQF`&&-sCW4O2RXQe41pnqrvl?`_`d3Kk%<%$R^_9XE*Q19Lmv0 zWH(TZJQt4hew4&x7xM8%WIkaZiUu#mkH6*oz`uskg?MDR^6{Wv12K`^KrwO$TxWjd zhhbkt@z@i_7m>CND{MC!yt{L!9g!Wk4fxkEX%q4Avx|?%K9o~Tup1~w-WQ%*^dm$> zejE$qi^zOB(srZ4)I06NoFDktFuxFwJT4y*_4yNE#f18SV&oIy4)cT86STLsEadO= zbWON{xt+qg2CXr$;WzM&uylcIvyTUFm}JQblQ&_(b!gv^6}=YskkJk@<9m?M8#q^_|@J?i=v0;p9!k!_W5K54ERag55wd z@-6ULC4QtGRPne2#ut&c4Y%2DH275KPTxKo&l~Ws;k-gT3b?Fc6c6<+#RR*7V&r?^ zpZIp+fX`}?Sg*|_xX4fFH|w#Ps<%IA5cy)!ET@! z`Css3C4Qt4!H>r6$j29vwvFYs8x6j}xigN<`GJ28PZr`)z?Jq7ooh5GCfE%WqgQjy ztL8^?gIDt3z6xz%+&YN-11R@PnDZ1H0~wG1U!AWsPR1^=5NX@!=f!C7?aqB~i!2U` zPs5v=XpgB`do<3b9Bm@pfmm;}zeoDNO5%{V2lsdCndruMct(ym>bkAIBW3@U92c}~ za%aLl{=9DzWvh?ly25vo{|!cS&Gej2R?9NfADAx{3z5a7*>@ zP-xfCAC^##Scn5Lj`;IZi^Gz(mgF8s+20k$2a)-L3`K)EX3rduz3-?IzZ&Z{(GIzJ zy>Tzf$p<))?C%24$n0Aa$o?AGV|IFHRO2eE6%Bp@``^jlCpGDI`ewfZ{uGCu2Q(f+ zUD<{M$u4c$xQp3cxMca#@c!z?BS^=#$b2}=cB8@1J9k#O8*GyNTLtgB3Ea8)v+-!k z$p<))>~owo?w+$R;L^)DEFVPX%jvco4d%E%>x`Uz{AyfPz#VWTqoR$Ajo+u7Y#nQQ z{7;Ph104gYeLd|Ko?5kWKx2UVs>Mk}|94 zTqE&mJZux~kejzPmRVc;!1VZ^n6#_mV~cS}hXHGkTgXr5dh_Xe@5hiW@#DOlANbdJ zdTD!vxcVkhyZ;haJh2-nM&1bj!2DRo{Z@P(r=v4nR+=C8kdH4SZ5w}WyU~#T&Ykn= zFNUFt^?5$XRkj4vW>B}37WPvOU}N`AZm`xv;okJ*35YDYtM zaPHi_lXj7Q=3&E%zCbZ)Z@>=}_2=7t(iY@nL!_-_C>nz8bN`xackDL)ImKDj7cQvc z$E3cL6ISd7ib?NB+Fz~S{I>R%++<9t4dj96i`21qd#q%;6Fd#ZkIhcln6w=}_}JQi z1(TR}p=e0GbLZ`zoM)0YX$)fn?O-Il!>LE?g)dNyJc{%;@_0kktz9R9S2ji3N`|5# zU_S5R?7UWfObX}ud3_=3*1skR1F@IgKr!-oxS!S2V|P5eo?RwX|C-bYd#r|SQjOJ) zhO{{M{q|&iDj!2a z3p@1##mEQ3J6k>OYVB-UkfHYdZXNj^tHu3mTfeVhw_46|*N1GeT-j`ruM}MFg z`Dl2LyuEKpg&Ie4y2v zx1zJNy*c+7i^iA92l%z>|6ljDPPz#HlC{w!#rAyjJ{s~x=YDW_?l`-aJo=oG;(j@- z*n=-n?4piKNISZKHw(P_8*`p)ip(}L6b(5RdvE8CGyIqo-v3k3mjzya+yu)PIFQmW zh0nBlb9YJK{3H9f!XBfWBuvOqG~^`bE<7ZAU+JX#$s-;{()TM^w%|ZYzaG9cvtwXo z=N{N&b6O)yhN2<#vkPC!*3XmsFdi>Y=dVnUft3C~!m@E!uxj^_O!|{zZRHm0L%^8-5Ei)Q&wsSw+CwDx(K{?`JBzw=m!uqEqO`Dj0I*+uw^7gW3wek98 z^06s0+sIHfg!SGJpUfRk_%Z38?EizjMiBTrR^-Q9u&_U8di)Rf#diE0zQ$fT$NG#n zv@X(j43{ihT#EmF>Uzv>k}x7e(e^)b?#HiY&!0~oNFHr%gk9aMYBBg*lBSL9-XYsP z*)7IlazuTP-A$&dWGLGHa_27IFR?2-gSe;SBet}EpjzZpnaAH-7H%t8tG^W%@}2Bb ztcp}j`E9XxJ7u_Oi8sm3TiDUo#s?F9XP_TUX5LM(J7JxS?UXL*pIiqlCw(I2h?9~0 z`z*5jLw}$cxdQIf&7Kc}>{Y_p6lp6trAtoCt~<()$&v5(hOwLfR8$$ogjmULpcuIU z-Zt+?@x9iQXOf>_6}HJ!LTz`+hdJDf$s;aCly8wOuuFfSn0MA!lUC8qUWR)C`PdYh zZRC_LJv@gSKPFf9ggf;=!QDpu-=ZwXU7#4bo%BBy{AgR09{h?w^KOcDval_;+R>+2 z3tswi4)?L-5f>xHc@<3Gm;OL8-yYbWw0Yg^Ww?(dKbh;zHZl}_>K*5PvQG{-eoRjO z=P$PR{KWqR_wkei`{dQ8$N%W~`zu_)%}LsdxyuUgJJNL{jkU*dz36n;JAT;po_IFQ zd-5md$IqPV|LCsb&peXE+)Y-Dksw=rZgGNk(Mvi9t~7n84|oa?ForFw1VvC3*a-M4S|^0U4PB){I2?z~@% zTXt(IlCJmO_U=9D4Gipj-Enl`fgciHaAZb>|T zL0umMXPA+pXlQTeE}x%^$NiK$HJy)&Ju`>M=B51m5hmYk`s~Nv6YxUvS=uhf>P387 zcG;57`HPzUtM}9|?twjaH+iF%%^$|zpZzI&j&kzT*T%Ph7$~|p) z1^iR!w<-M_d;TDhz2V-b>d3ZaC>lD=xvO*Iviz9*VK@9a|0``Cp2B&z#sbX;fnwzO zq_^`qX5Vjka(M2da3xcIOocsGCv1|TXej!wekQwra|&a=;v&k&dCF*?X6b78mkV)D z?0MLqY`_=3t@Q4}u1`~&i@x?vo<+mw_1}ko3McE~OyhrePk48ReXO1OmSiXz%J!Pi zW%rLN43pnT#-03;mqpO8g;iVQ;jS=aqT(GWM&`P}l2|MSX8{{u{1jD-76SlH1YC`SGb{F4%U32d`>FZtLMX*&fOiiYC*4KHQ? zAIgs@S9Hgn`Y+gq`vJ-cJ9Y!b$Pd9cW`1#d_ca(?xqMUG87F3^Brer*SV&A zOdfr}h&W7T?y^{*KTzzV&O1ndv0yK4eX}>UANd};n@UB=P&D*r=YF+aW^XFzjPl2* zmTz1A9yxh0YIwR}Vdvtmf+@y#g+=~t>wT1;ft20{J@0h#UJvfpNMDJ{aW-`<=^nci zR>@E_^jG-xU&(ivR3BeVH~Ir9eGuFy=rzomcgHXejo~|xN6^3L!L8Jr_deTm;BN*E zn`cM3SUe;#wsUpKP&D)&=kA=AeP3#t)?xPDSqo||J{)PnHyaklhMcQ0aCZ~V9Fy)vl|ipmYAy)JBT`mtkSYZlD z=ioJAM3EogfIU`c*uHADqoMEO$DO(MrvEE0MzZ%ESlH1YC`Nt^{z8ep6uRtjOv$Fm zY$HR_&<~yaO-ru5@nh-{nom;Pody35y8K}LH(&54kkY>ee_4KXtZ2)<2WaYzqq^)Eq z8aB$gyBl&iu|IWV9%trn0q66SlP&sjpcwfj_;_pQ-IlbZK$8;k<89bubW?@tHOq^J zF_zw)`<~jgGV$3+?WG41rDX44Fg8VI8ySj*O?2*_s@(X2 zA5-l|c`o z|1^zuP&|xeXFG38_5vw=OWDfo7+Tqp4<4J-oF^HIhRt#A-Z=aJsYUCD>U{eKe{Eiv zRzqFch6Bm&V0cT}B|a%Y*{y;-CMOKjDy&vCYyo!9&HC@O8RUUqlt15}#A(A3HvdgKkaEPsNcQ%D72BpHO`90` zIJiD1piD*VXK z$*^qEzJX%oQ{g7r*D7Pp+V!RV>rC=JMmJ5E{Cph^1J8Z8=K9yAC(@w~atGvc=V9AfmU}48@pcwfI_*A=A z&Y!m}ZHv?YELBK;+yHy5Zkn)NZMCCe;CVQ`AE%u3yI|sCBzw2Q!jAqxG4gHj1qFK< zaM{}kV^d_dH`;DAjCIx{yJYtz$d73k@&D}1nK3h=zv`JoU~MixehUjbb_2!8%+J%V z@P4#)wzn+ZC0wQQxc@}H$Lg`&Z?&Ug#P5+`XZQb1dyaC%#YpxZfrULk|HsIW!?zXf z1>nN{6pT%gwvwS}*u~C0ntsnx1l%vg!WbY$b*wG&-rhY`)<0bY|;2U^{<_>f9P7WtD@H5rtd%*S%4JV=_7478unkV^d_dk)deVZ=8F4Vs^io{FpwV8@>zycGTadH^RhHb_2!8 ztOKVHP5fBeKEE68Ch|R2Cv4MaSnX)oAMxX|9PVAoBQ8d=*9wDO`UAzt3*gG4y#nq< zm+D=D?qG7DtpBSCPjUUq|bi>2#{LGCy^jJ$L$B;5PL!jAqxG4lTKf)aZvaM@$dlTDG?MuwtcFFE(u z5xM@1AJZ3=;4UBlxcpcL3p;iL#mGm%%gqnnP*4OeKTd-^RySSPPPW?7uy^p|tn51I z^b5%&E=IC<1}yC84-_Mx1@B*KF9E*6xml|jPksfz0v`h(0)HB2&f4rGyywAS78!PA zC>r*Gb5CxYU3XU;rhmR9?!^e&dBF6GD5uziJ5Y>#F?@u@VNu7jV%V*}T}i%=wX@h> zX0@Z?jBQVTC)eL@ryT8Kq_|%PEB5FQ6eBYZPCu)}UcSFE2TsSPNZaYiP&Axz_No54 z{)QjZ&nv-QKw$kXTBb2h*s&WZM!pli*!<|whX@MD6@TWy=^m?_E^Nq9G<;k9_=b8i zL|>TxBut+(67B~%-;ho82a1vZ4Byzzo<}Zw%wGvsyM`0kJU{F+l)R|I~vY>@ywSq+%q)4(e_5**0><-(jO>B z9zy!NCH8W-XMBn>*c53i8H$F_#@+`RZuv3&{Sw>-1Rl4>C}Ee~Kru3N_KYpk__J^= znOA01k?*lOVVhB5wWHw+oO^bC4!7nv;$kG+oC6EH^aqNO>)|0K_VTzVlaEc2*+zz< z;ceJ^JBJ%TW_+pyH|?DvNN~@h9N1+yP>kFJ?_ho`ZRu!UymV0xILF z97EXAA1Fq?5I)Rsv)WOZGuUne>xi##-$;w=b@w;n^Wa~=pNIDdS~lN~@ctMEv&gU` zL(y=q2R#2!c0FJQahS2bB<=~KaK%S)_$f@Rgga1-%v?R=IN$Hvc&#vRdJU(C7WbRT z_px>s+iR_MH2hTOURac^*JnITIr^ND?EL~hA4Y$m82NVi!lJzpdEtH##->PH$xt+$ zHOUKiXY2JD_%Y+hCAgR75U9h+k4Ir)$8Mk)`3d;S;0Ny-$bA@l17jsvI9GKu$HV8s zr_d*U59jp+h5z9l#o>9_$J$wJpEeuO@C%%Kac*vW`#a_6^G3q^3ar?JFHns9I(&O6 z-rV^1Hu=~TnQde!8h$bMHs;2+r^$b?hqz}E^yAz6lvC`n8z?4@14w(q{GgX|c9kJ;90lA&n$jo7_4v0Ftg0M=4qTw5zdpUj1llgn*6!Z`$BiU1bB^J^jC`O(L4=CCTVUWFg z*kd+~lA&lgYsr@%OO89?Z-sk@J0vUsr63CUr%|35$bO(08E`X4vLF!tWK+Q3L_Xz2 z!Z@?ZcBA1BI`_)AvT?vDh(H5sV#qYgB1hp2a1vRglF0bfFclfECyN0e2>`~Mr0@&{*iO9cjVgt63VS9;4dmov8%T5p9?Dn*bfvV zpAUaoC;SRPx=kXW_V^*Z!Pl56jL1+lVr%E#=#!2AGk-(gmn_fQy9!w`K!2bZ`EmHP z)K0ohA|QKrz#g-kDU8TaG-4q3zLwb2@&68dVgY}uEZt@i5dPo6@(B*4^ef`T05;G2Xei+SP+0=9yW&$)~Rw$=>_$ zBQW{{#gv;v+T-2q`HqIYSrne>v07h}3`HaAvG+h?kA605TgqLMtuwl51iPJ6s5bu0 z+KTduLCO5TqRvGt#)R7Qnme19H_w~bUYD(M?L21|{ampS39Do%8i9jvFUg*lnKhPj zw7rq+(k~Q?Sy7Uv4eO2-Q{lRv?1oXt+x;wcld8fz3mJ+=(BI$wWA?nvtjXAUr-yhH z5&4kFFZL9ZS)&r=+Q_dK`PSX9+R}K`QP;=73G*yuC>qh`+&fEi@mN3}@iLO#nJ_V# zRh^`1BfC4xc29Oo;?Y7~9|I@Mvyh=^#B%IDn2QJUtZn~YJPc75kDV#6n9x51#mI|^ z>&r#IIu`C8o}ZbuD`h-(H%nNNp=iWD&i$=Ddwyotk>n94BgJ7)Sg}BVpcuIep3{Rp zg+a#$OTYxPn6-*j($+g{+S=X3shwmL9Nec2Yb}hkeYQ#TXfiMi7^G^W)Ryl%su&gjas<34h}Kg7$kiKR(_jj1=)KZ_L$u)VMKTREySzqu#Q^((V&pgBKLmeT z7cb=98B2D`#>2mn?=d^Whzvy|!1|9Rx$*F0$`KzU@Xuz)Vu1cYG3i^9{!9<{lJRi1 z<}i=h38Q2v8gUKw{*XOSI2#+Y9_ayp0fBFRt!HLeQJyw3l7Ib>iHZCP6eABL{mtNC z*ddxWf6pF5zK?;M1!l=mG~yS|y}u-BAL;)zOosFYijjAKw+w2-PTKynE6DeloiIv< zq7lDB|NU9}&z_1O`kx_Omk6rD4nF%+bLpvu!7TfMV&oclU~`K-(9zn#Ga;?vbzGXC zW;ehdqs34%6pgsgm2ELRyFN2}XZ#@^MzRNZivjur#iTXEJCxWf z#6#FSJG(A3`#JK4=AP#2T)L2VGnB%}@GqjgVu1ZXF>)JR)3KC_ohui&%?r;|s*wCy z346>=7-x4_?P$bPu58QnK0Ng=&iT~GjD&wLSTR6 z{yyRb?ENac4lF-rx2Ekc@Ohm{%gc{rU}0ZnD*aE4d>q_1U++hnzkbP~Ydh8-dRUkO zc)tI>R=4HVec=7zLb zVkEq$!iqik0>#MRhF6u~O+znxXTaDLnQde!8u1V8y_48eIsBNNTz^;8OEmgHSALua zEB4q86eC{%^E?)D?`$c(6;b*xg*{d`Ti7nL+R@0~uB`VVIovmsN1rp2J?1vUj{ZO~ zY0Sg3zg=Q4kNZ0Eu_-d!$WSyg!rm)6-1ss33_som+yw-TwesUuSlILPe~f$^d_fW| zb+*IS>>K)pt=E8A+X?7G*SKI9P>BjJ7p7IyRpijiN3? z;T?ud8wg*Z79`(Js^Jo1Q(k?c){!7lxQ zV&oa{$b!8Lxa`e=u_-d!$WSzLG4}qI{jV%P=ENnqa|jH${Fo05J9Y!b$P3{r-SxT? z3z>9FZ&e}ru^9GPonb?UqLC|HS#&{mopsK>lp`)ivbPczcJv2|k@tXSq;}G60$ujH zV2{=5n34=dBlmV?+lA{MI%peW&Jy|>s@nhpxnBi;!!~4BO<>pgB6pK`F{>`r@K{K@x+-%^e~VI+G$hZPI-2a1vZ1z*tJUg!^;$IS7Vonb_VqLJToWdrj4 zfw6YZ_e$}XAjtQJdnm6M{L=LKAGOOF@HaAl3eii8s-H3^&hgmY9AQn@0~g{~zCZkf zJoo{!U*p^L^wvwS}NQ4@)C-qHUtGiS!O@U?-7j%c9^@opN94tx;@l7GZ?&IiE{|2Kr}e-=&(3R4qn zASfF7EA0O|hqs>k#KTDXn0L(<_5vy0)=xP*!YexyU~GxZCNdO_yvLOd$~|W*`%UFN z;WU>soKq+#AK*Z;KNkK}u_&Rs~ymdI=(L(#~`T-o3Wx%R|<(}eK`~Mr0@&`FH%uwx%eGOI&&>tv9J_+8x2YV_0Q^@z2 zoiH{bL(#~OT-mmH{68RX?|+NmFxUkn`SV>^F~EMH82L>22=%|Z9@ke*=aTO+yCz{o zhN4khyRz-J$<|j**OEscFp|BCVZ{LbfnsFFK~M20Aj-zQ=P0k3&>n$eyOPtC`X?(q8*z1Age9F7bqrOeZtlcbzOP9YK2d@ zpJVYf*Lzxp>&-ifdQSoCMPGoQalL-j;(EW^6*Tp<(|0Myz##`we<6IA>pgWDbzh_| z^6DwB_uuFBR4tbV-sS=L=iA(=jU_|Ts0Q%nj)!K=zsYl!=_F7@#9){^9<&b9ny9(2 z>GMD8m-VpCN4|EU_oPMT7jvN6LZnzrhN4lkUD?pw@zC5rIgSYwWxBhwrrBEP1>@(m88bYa~t9H(Jk zY;GdmV|K#WJi}^5qn5g|VcTTufM(_d#m7kc7QnIv2U7YZcwEkoV9WL{aFZ`-Hj$xd z6zBKDzLu>6WWRZ0$$G~I#NxWHc^T#80~|>9Tj5E;ewhE7_afb6bB1N5)rv;#gZ&S4 zIFF?qaWIm;HLz^Kft213^O=-nzNxd@)`jy(7+WHbdNk~Ex0z#z6bSK@NPIsp>cXuWrfB{1o z6^saofGFI6fCvbP2ndMC5I`nHL}Zd#QQ-C#M8tp~GkO2lT2*zbDku5A_W|DL`t_=+ zz4oxKwf3&PtLmInEe=Qu*0Zefi$1;p;T+p-w)L2IZ~45lVbEu!W_D zpuY(r9tQcvJ+1kCL9Ej*LU#>vS`~YV->koN?rW&i+&~(Xw>}Yj$5*Z^>wZh#h-%kW zc^{JNs=8Y!uNYuIMMU~GoY=W>#YBOq#W@v$p8Bh#o)GB zr(Hz)A>^7W_7eXeCEtAx<|AoP-uhhZW&E$_IZfS9*6V-ny0Y#m$}0xgPZ5!R8o8~t z$G*AVe&FKDORy-V@&0$jeGYZ<@vm09y!DSmY3QW*xv~16iw%tdgZzI9Q4F4rb=pOw zx!13IC~HrS$B@0(5Nrx&n=~kIeI@p8i0!EyJn9Pf6*(W``>A@?Ve=ikDI(?(5_M1W zJ7Qk**3mU5^RSW(+OMy58>%DU>T7fa5AM^4^;SL?s^<()TnrKAKJIO+{k0HLmgfa^ zFBj}4A&}iqBG?wRR~nSJz7@NFsC+&oK6Uy(0`cR4LW{m+(hv1pQI5V4uM`pKVdCPo z+Uq(RasdzziTfPnWBo|0UEZ4e_o$=tyt=-Xc8HHb_PEbi%+-F1i1cXW<3)S1jqRx%JnBDL^gHK)-AC86{>pdRO%ajqK!!PwPJV`z^Lu3ot%s8T z3~~^UyUbj9Yn~?zZ^^`cU-GtysVMIA5XBz+}iamByM5Moj@Q>GYzO^r1 zR)5Ie-AAS$$*FzC-F*%9^6kr3ySz2e6Gqf$&bM!pM_df@`zwfir~MQWY3|AE`PXJS zd)f1hbyzk9v+e70dFxlOcWdT6gGc?MqTg8$wzK=z`fpKAzGF8$Yk1pEF^!E?R z$EIMmNrUoGKIb2KL#DssQGZO)@0NZS_B>Vo$Ei-tCC{8nkvQ z4a!6LoPX3WD%TbD4>O^&LVW3Fsq&ac<={`7fWvCY_b)fS&O5XAudDI(HuBfm@PwlCQ4z~z+)tR!z7 zao(4`>f(=I2eXgofV8a-<3RCWgLuqCy<$unl!uN9rEPjE&&wJ$e7}!L3TTFY7(#|&rzd9X){z!yAH^|;HM7|HW z%C-^dFC$%fd#U5HcL;(_!EBR`Q5yY)*q+M4qoLPlsnqSP2l4fP!&fOM-?5t_BK2sQ=nm5xywvmmyoa`0%d_y5Z4Vtbi!emUjjJ9bkBR*@cx$zz3pUC~lpVL-8yaV}nJrc*-VtY+$t~BQ9%y_$-a*R2H;(jxt z*yCS{i1e+lMhG=#g}V_hMT)Oy7(6)>8c?6FCsBl*5!pggNdFA-aK?^0OLksIuqBvH(lJWoj*ji99QGTYOt0V6S((P-YZvS^ zZb&(CKvKv)YjndiUG;Umn3SLI`Qk^rjT@tneUmSZ8>O{M<9E!gv+q%kJ~H5U<7Cp5 zH^}aPA=s9rke)=t%N4seMrC(%1lxl4O2;UT|8Z1rsy8XX}%pzE6&t?YM8H$Jl zl0tfM4OYH#ORRP$AhE9v_|`ZktyP*3#c@~tFCc0gNg@4~$dF9Ca%?64GoU*Re&PE` zei-!hk;nmI(EqU3edv&1^$5NR<|FACr3vR&#*_SQ+&nq&Gk(NVt<{mAt%!V`lr+OW zBHc#6+-mhQCr(^OJZ2zqOf^;-JJb3l{uh(?lKN%|?GS&1?6Ia<%xOPGgzh`Yq^!Mk zwzGMrae#bm3TAu24z(%qe^=a|c)_EwKDiID(@5t;#fNx(ZQPG?;)0|Qzd1;2SDjw) z%gaFhUzVudO2DSH1M7EF=((i-J$=HeKi^ikSV@oib zq+^sOK9T8P>^Bbh?>XYhJ=2(X@|x$v24PSL8|*;YWX+*5dw=!I7906FE4@^fpC=-* zZ{`c>#QtvkhL72?`t>}7I2h#5MTmSwQb>O+vX4>2PTZ%m!)M*{Rj|H~Kl>(G+U>d6 zPDI}2h&?SV@MY!7`FEyTauoclydp|=FF|6T%m>mjO1m%4__vC3^rb<5ur8X9_?bfb z3y@Ne#h^dQV*T+b~*pzHCAnyf2-5dJx#OX zdmY*R4HEm*C?D>KtrFKS4Ct3#K>ha|LLVCB2Wyo1m|g#+=lZ1a0`pIHyaQ$DSp-{x z*(4pK^o6HmJ1U3$#$Octiy8aHN1-3%YXY@pe!i0Wng07A=HWqqeLf6&<_X%q7r6>K zj5+vN+m{)pR}6 zyk&fg{xy9nslL|usn7ZMIc&u~HQ_@O>BR1&u8et#?Te@GFk3#S%_2N_)+# zTwgb_KB*rJ#It=eX~jBTYZHAF*9lE~dYt8_1)BTYPkbb7xaB`W7|Yzg%Q5Unv%ffm zaks>6u4lJ1eKO{uF!)N=>s{#YabKrCb{KMlf0`Y~>uO_LIGu{%t6)Bpj#1)!J|DMZ zm0O7{TC1PqF7uAg_4BurX6S$YAI*QJ{ap2avk9MNL$H{h@5gLQb^BGWJDXT<)gMC6 z-uGQ+`l|NgYZMibKUX8z6wEg17^S*bD%YJ&@Mt=Ii zH$_BRu~_Bx+N$}@+Sla1h9>#;l+`W|?SaQ*8NdHcUUH2kd(R>Ao%T~iq+dXOm$g^$ z`z7+@^;Y{P(x5zaZYZ^MX8eXn)BSnBQ~vRMX7lE2l#}n+O%aiP19`%Ev`_2kYE1qY zo(j?5&8(NPub~Own!R#)=n{DRuJYWrc_ihCivhozKTBG^(|(EweHq;gIeQhyl`or= zk*o#f4MpH2Xsi}{>6cbD8sXbrZ=2VeRJOZurh?np9tXq z=Ei2ux8_D<0>Zr4yaEFsHsmk&wsFjZV%*Hy4a!3g#oya2?*-%$7lZtsfvAsYKSe}(7P4E`Ucv8qEWc-Fl^Sr#@ zDgUhBIydAyc2h*8k3;r$9z8Ak?L~SO?DNbipZu$;Y$%{P;`GHy}rX&#a-B!%=BApf1Q zBX4DgwNADKvq>71hu$7a9pfv{ab&;w?7W`|-`GpL{%-yyhOLw^U4Rhj<%Bjt#PL4L8`o6oeLB0~2N^7EX%eE&X5J~jpI zn@NN6(1${4T4$zz;n94(UoTaz94a2z1(SHN&YJJoO%b7c8o3=F@dNLs?#kl<^ZT#l zyRV^HzL5syp??ac&SCNABSX-?h0xaq*?R?%?@z}%?V?Z~wlTVg^7c~4)!&-)-PfSc z!j%T)q5p%u^J06WS=YY9^UxZ9-W^{h$L{AHvA!3dHHbJNDWv}w@>FwYW4A6CTRQEm zhR5WOpm$%*x5*n=t@6;9LTUQ^%J`oAIm!_i1MN-z7-`u;QpnCb$iFgn;_*FsgxgYC z*;E>ohrWiL%yUZFZ+@*ZzO#I@<9jk|jyOnCh}S0K5ZiBzuZmZq{{i|<+0%&1Om0FZ zA`8>nAKroDyfcDtf?}yOC=Xo|N?qNR`@YEy@MMe`-j5Nrx&n=~j7zk2O)QtL5Z#!pYZCM=?3e+VhQg)vIl<-M#OD%UARtx@6Ic1DB_T^siYOpFffBzPqoaL3tSW{WFiPe9vw2zbVJqG|1j_h+;weDI(G@ zAor|oFP(>8BHw*>A4!AqFz)+j4X%98tz{(TZZD31pRD*8vs-?5Bv(y@5RL zd>WS?x-|C#2F5|lAoAVkARk-2a(UR^@Hw$EFSTq&ImUtk|82}F2DG0dBK;2XLe5@g z0Fd8uk=JP{r?n~v;={TuPJ;GIgYvL1h0^TW%Dg3>lV2*vr{bZ7M&t4@)pb71PfHG8 zwB(@v70VYKbdY8#&StePyF(Ej1No{nQ2o;E<16!1OEY$flRA_16T$Y4``Kjiu?_rN?pO$|je?b_tty{CtUbh+54`HMJ=tR5^f?}>T zC=dG*}8=W^l zRoi~v)b)3_wm0@KU$W2AgI6rcETM|W>4?W5w8&@DK=n)WZp*~u3i22u2HCv;;hb&x zPOQ^TcCS_4b=b|u)@`v`c zB7RpQiVgE*iiq^jI3M2;zcISb+WU}$c~4(^oqv|9c>DtK7=#x2Od6Dj-4;rH8-^_` zrSs)pgm@Wb?>6KDg!WTJr0+y7s$x&EkUiGE*!R$)z9$XJ!+wLk6JmQhPu@fh%bzD} zdk`;V;=?>+F~EL`2;GCo&r&`uodhACy?y?El6?2seSE}fmxu8@pnv1aeR#`1C`Wt@ zvZuN2HiY(5M5LcZ?#$auhJpG2H}bJ5Xx~B_l!rZmy^~^liW59qepAK&!~?l59-3$6 zJ9bkJ{;P=l8q7D+pgfG{0Ry#a8PM;oTv@5_4YJ2PZobog ziimO>pnrBPd+s{+T6NC4uhzFpgYvK!uy=B7kA82(ua;Fszw;i%y>9;7+CmIuKSe|u zX;~fj!-_ds?{yu$@dgKmnwu6-M)vkY=7vGP#NQ*+#?#h5_yfgb6gEBP7GtGBc^J

2}#~S;Q`p9^907=e$UzTmFVA=Wcdqny_3B=gOs@(Uh_?zO=e%%$i zvUVUCyQ*Dw{x#`(0UmNbv>yxCiOP0|9(|ak?Fhclnc|C(abcVfu{dwLkJ@DytZVx5 z573*a_NgBa1)s7%sGZ>L3Eu8eKfQ-hb`k3T0s({&s|xA z+GX>P&aLH-m{*KPWe0?dm3f^5B37;H3r-bye>XTxEOGiktzK6!`_wL*-xP4D*8sBh z|8ZVsf0%*zSQqd<%+YoPzYF}Tgzu$ncL7LZ6I&U>DbD6E%gO2{+r0qPmF#_D$-g?t zE-1h|7yPqSUnac7!?Ouu<|etjPVKS__ceKa2J#A%*V}MREO{qDjEH{)=v;#n^Li)v zH+nU}ywl(mnY>;HJzIYt^J*u&#JLYdA8yljB(JxCcSXYYQpSm~x=dmdTN%SC&Mth> zdSPuYDf%l-n33HwvWVy1drU`$PF?kZ3ygUAbBRzi5oen{jFY0aq8truja|^Z0F4{l!EAWwnVfxihc!@Ix#CA8;cKmr&zA<>~ zBz!NW9-aq6Y+@^8IK|mTi%ed(hu+4?Uh_H`e98*e|I4=lZ;a~8gqL`GfFwp&j@*?` zQ9rYbH#B+0cvNoI|I4T2m{50{t|qTjpl8?r<9*0Z zc$wEjK=fg{wj+7n3%s2ZzLzpijMX7Fv6V5L;_TuJOf5-ow;mV11Vgb%^;2magm{;5fxaKuxHe{nf zK6dQc*Nw)0q&_mvc95(cNX%ya|B`X0U(2C))G*hJo$#_>dqB)Vi*cI#M$mC7elI0H z#`%z2u{G=emvozc9bg;DUi`6B|B^3Fzdj7v zvF1Ls2*<>_r~qd^c)I=%oOrz~2LCFrE0~MbF1vKJ$?K)i8)p4qJT~}Cphq7H*8eeH zxN=?p4?oPnI5EzL*jzbn&HDePl_sxPXDQe9|KLCS>j@BLcdOrWecl0HTK|^`FY#Ug zNsO+Xxijnkm%d~2`XyxNo4DS2_z|FX-zXY%?q zWW%lh+X*h?TneHOZ)iIb=d0kQ_5WXaDe*r8h4p`L`tQ8zkC^Zy8a)2m;rbd^ig7T<;Y#d+6M2bl-CN584riNVyvxR;ok`$-p~#Ao!Om! z&3(x8M`e1B9cuTV;xG^Jv0T502ruw6-i>_BMDnrYIBwZxD^mX=59o_w?nidwOB}Wd zEKu6W-vFfR3E>AKsEavz$g$X_`FeKw;i-QswqhH4Kav+b*zN=nWm_dUKCe{ZxujxK z)t8Ac@h}F57#;htVxrn*m)~Lf_Xx!MWx8%EFz$P-399eU+lukvZ((r4{itFZ_>;Y^ zU`|uJ?DF?aUhxc3Ve9YX_-!Y?j0a=4_d%Wsq%rcRg2pF&FJPR9f+RMvJv8B8@q3fk zgV;v0kN5eCqrs=_AhnZt_Xlr!)DHy-#5)lrF}e!muHsm=%dWWEKrbaAIC(f`6jd70j7xmtFCU$t#{ADh?fbz78r#VE#%$^x+I`NAOPt@5qGj zrHm7E^bnia)~a20>@}|#|0^h~Qaiyb2d`B1b>3Ui3%p3_kR(ie=oEGrP4NlDK`QZ2Zwz+o|=Np{6OkS}bP*FQfUJK^E6&SlK z=)*bMj^NJ&uO;DoDf4@Ub5G`E(V{nD+=&1-d9|t`a18e zxC4BN(N!>ax2RoqRg1|h#*T_6lh+4uOsw>LA#p7N?^1&k^ZGLQclfrscNH%ioNG;9 zu^v!y^)PuYnDx6b>X=Ihzj z>zRJVyuISyWmgxcey!wqbbadA z$~=yV^||UxUOxrzZG#i~weq{*f9rKUCXVBlU45?US3X00FigJ|%zG=>!1Doo0HqE0 zC;4tZ;d>$CtmM5*VsqX$&DXPQR!MoS#Js(7%6ye zbMPfb$J|wJtajNoe>HiX3co%!c^wB`V##;!Vnm#ufYvfNF|XT!zqwcA-c@dAaN1H{ zfsY&vlh=ZIZ{?2AqYvY>9pA5b&jCIpd@p5Q@q7?sbKX|QaEh~QJ~4US8G2hMd(G?b z!KZ9z-=h3syuSwRsQNnZt^70i5~Hg`?kZ=fU3Tq(Ca>o~wt>m(2{{$8pQ9Ej9f*1G34(^lQPqx3U^~ z%)tq<8SI(ozk+_3;`dTubIxD(U-<6o6zmVe_uClbYJUZK#@G-4QSyehf-3mV=XkbN zyAlX%7Imu*Z#0O@_%ZHP&hT94eV?Zq*|o2l^9u9!%D*Q6^}JdDK4o^Dg7MaYs#RaU zXfDg;7G9Ri-L!7bwH%joznPkIom=N}pM8>Zzx$5j{!bs=_V}K+ev6!&a8}N>;vCx< zpE)#teqYY*DP!jUWGj5ednKsMAG%7OyO*d*cHI?U)g{oIH_UluzvyN@Zw1kZ8?+t4_t#6p_fp1*aW}*!w)d)C zcHP6KU+;q6b;(})^>Oeii{DApoPOL6x>fac-d~BnsgxL9C3E*w!dtkl$?I~+&NF#^ z9mm8<-zNypBjDX`aAIEH0{?m6HutXbErWBg$?H>)-8)QP3+DZm??aD1ysqsC{wv@; zlJLEhdBwOJVsqa1Q?<($-emIn5%gY3_A#$jnDt42c?SfI4=_;BdO`u{S2pWyvs$o#(+*Xf9FjO{DXKTX`B zpQ|>4uk!5RbAaQxW!Fzl{fvB|PloB|g86?HbIF{Hj?G{X{3<>(e3kIMl)7U?@rrN6s_ z*!B)8mpHZuPv`rgkbv#(37X_}1!GUO%Wl}-t56yYCH}vSk?%IyvPXTXx z&4YMH{DVOfi>spT!D^S?&};H|0Ay2=z2@;K@F_b$?F4UM@b-@Sp%8+2$ActBf38>k zMeVX1zDd_hRUi7@{Qm=0r@@X`N2$Kx90A_G1}C1Mm~R7%n_$+eUAE}wCa-^i{NSPI z=b%Ce_G=S}KAfiQ2>vPH9g*<86xS`E890Zk^8R6eDQEyB-@ThgM&Kj!+zpc4itpWu zlP#(>{n`P&Q9c@87tV>DO~1>mH_G3)UN|u7@6dD473Ce=GLAA^NVd@~NK7_0<$cXbCh*2J$ZIv8 z<j>|d(CV0Xz(dZ&ow^YYCNk{uO9Vfd5n3jCP|ErxvMtM z1vi;Gi0b{}*N4Fu`acFltkLS9;A{XM*8k-!8z+7dV=`z{uPd07)h@fq)Ik6rIT(7r z+T}5y*QwB>4`Z|)!QT=*JU;|{5td<|gEh(qwB1k%Isy&hgJ zs>>l;Kgigx$AO4-i0TW@f#B_taP)dP5&R>)F88il*6hj1ZZ>rgz(>qO`_(Rw`F=eW zdh`LeIo;^jF`xq#UqsAnF-T%_)wC^EtL$b|2T?r}vSZXf<+TQU%4F?bjERSHq#En` zl2=(C^LcFnKYTCYb60QhOdUiuo*$6+)LsvciB+Tel2@FM)n_Ce&1*0CEnb&>l5HF^19r+>L=7LyT#NYR9_33t^c)bJg_yHO0toHFXfxFGF^-`k(rBDfpD7 z?>8jg7r=Wq>Zdx0>QBL!96R54%M6~WgQ!^>dY1+n&y(dKVl7pD!Fd48h zEikzGHgFubY>BCds96`pUhm35bBl>wrcj9L?_*;E(od+`F1BLR-X%^$=_m&k!|(-v5(K*<~W1 zUyR+}2YDt)_#1M$K2ISF?g~5U`_C6g5t9l+nWv|R(ihi=dE1t2}kpKG<5gyZFBEx zjy5=^9s&4>dFc3Qmt}ljkAoh4n6B*z{$AkW{XfaecoCN6+<44~e>DxVMv&Zx+^=xn zkKfqXkJLx@>uDg#t*fE$rzu!=yQzn$fuA*dssHJEDFvUhQ`Ao4JrTU)qJFA}sKFQ< zax8rp#}b^!x0`y18jM}&ciGslEg)i*7U1}tB^>S7cIe85$-S#-SG(+XQx8#t=dT)D z{~vnDz82#96=S#eL7oYcU%uZIU---`=ICgfo2#L1ny+Vfn0kmB%-d@k)js9*BJe32 zkS6_K=AjqV6ZKO)M9o#;ON`FvF5b(LSNuN4THc=5%fq0VVE|=&i$KJ>r~qd^czFL$ z&R5_tv5admNXB~Zc^tRw4pR?NgXgcBLGS-*OM9Jks=>$D?R}7E0%?nWEd=5Hzi8zJ z#K#;RZF6%qv`zE%><&{8QGv-5<^}L2M#-JL zBS*XJPE!w2^Ck4m`+qfW;Fwr4_9mQ1!NdE1Aud_xU|e{v0v0#!c^tRwPE!w2gY|%# zLGS-*OM~-@vD^FbMr;Oq#`!7;@Bc+BFC{+a=xCdptD$Y0uV;6fdWag#+iPA;_L|pk z!KdtF--i4l9>)6`y#E*Q^u3VU^}v@H9dlPJXDIEmyG%Vq?RLoID7fi{o>P}-OmA6tsw3yF`hI^@=Q+caO#?lScdwV1cp{y5pkey!aRe9E>= za6FG{HwXPf_4U1w+Fihx7#;hr_Sb5c-EHb2YG)u`^WI~2#JQF|cUNcNi7KZ8%%fdzQ`frtA4fT!<;)Sdvo#ORp2+GEr%yT{Z+)b>NR zUAn*4o{nQ;{aN)Tu0Mf?`hUfVdHrwjPw=|jyW0O&yX+oQ4*`7SV3@oXycbei0zLY0 zy0#s9koisfVaN4|+Yr^lQO;A+vtR-IMUWlyPFLM%&z+w@vf)>^@TuQHwc6E$aUjmHsn-{{m6=u5UyB zkpC74_5VR%-;1atj>PDE?v|@vcAu$-sQm_dccr}6jlwap{-yd7*C*hi{$FuIUhCG! zcln~qy~A4uJhf0f+fm4jNSduPqPCbKPjz!Y5GL5O>`wu>U0aUID>%=g)sb=#_4c7LqTp#3Be+a9ZO->-FBfwz%qH}>nU;LF+p_pWYNwae}| zbr8Tq%){J=?1Y>6yMyS%ByC6VCxW+C!uL|<5#xM_MQry`yX*l|2T}J2=uJ%an#V)I zr|b`ECwO~;hx-3;wrL$i-BI96jQ(7$J6!Fu2TUDAT?P8re1BheJnV>dsOk&OLE!Ca zaAICh0{i_F5#4)jI3vjByL;b(v&@Wu~{LTvR9uB?kzcltE^^tkK7$j>4-19hY*@LDI z1M#B|hW2Y=9Y)<1&|?lRjLl%r{yra6mE!kO;@<$0+&XW2gW6>enL3QR>)1xJ*X!jr z@F}}a?F8>?@UBpOop0CO2foDUeBZ_IlF_dZnL3QRcc5qf|AD&4a7?V*3UF=#?`ne+ zua_smm$d`#UEPyvmpx?aFzW7v?1o|TYQJb^{+wLTJGw>xw=W`doOGaKFHgy>F zJl}5$gA4J$1`+Fn0-X22d(q&8yw)?G&%7@84##oJ9yWCtbss|S^ihGjeq-?T`v=4s?t>G`b8cH)v*XtRVQp@^uX1jOOLA_9I_9_zd9{w}`WRI9S5X6sjV3_l&V7_0!7xb8esoGAC z_rdzzK>Gc~IGyj;W84k7b>8+MwaXqgbs+VKvwk-{uOxqL_ecUPcO$Sfc)x!@% zFy7-p5~E|^)tm1n9yN6!_4SZ#Wcu|~924uv0-PD(O;^9kSXF-oXoT}|eoF{`fBjI}~@iFd(*qpbmQoHO?QwLIy^RNEoWUtpN zz8CPa^gV*$m4ZJ@^<}6n&Tkzh^$ZyOu?uUqtoAbWkqOjRxrVgWiG35OP`D0x7f+&-LBWI52~*>{rW79iFL2)%lUH`c#G68{r?Z@UjYA6uPd0cW=}@; zxT%Ave*k*74AZani*CmADu_NjTY&!*cy}dyFJ+tMP!+7u|R>vGR z$cRJZ>`7A((Xc=KT4wUQGjxeHnyO(V&IX`0)i0^vFZ1^TzlOnnZuoW7!~U3PJc4`X zbuwtY$KamFam$`G^$&<2eK1V_70mk^rb3T7*f}&PWrTD#+_mPVdU|ef3zdzJ~ zale6Bhp4{b90;Di|Cj0^8cqaX#(M4@j^ma+W$Gb-j~on>*MfO}1IBLegFF*RTg>Y* zAbtNY{4fObS`3odoVP8G@VV?MQxDNFlWmwhahznkH6Y4ns-47p26+1ZU#f>_z!)52 zl-$*;UG|izhiJGIdi$H}r3c5vl6L}9T$SLR5&Z&A7{42O!I!a~dxzt=Wlx)Whz2}= zH4O9qUtv8&1IF$K`XJ8)3BMCOegAJ8`F4(Z#T*@Nb93G{&DXQ1O+7-x`H<`Tf5Cs| z^(qi$=L?koOa3_^eg7}~Faz-xfh0!fb9b%UWlx)WgodY~S8npU1jodZu~&?Ub2&)g z{|oQ)6Xy=lBCjTxcO;x=Og%!wwa^>p{l7s!%s?EB-3|01eV-ub&&}ZJ`+wVv^(e&0 z935?Q6WcUj&z>>$2o0FGH|YC!sUD#L71Sd%@O~>XI-k3j z)h>J1)FU*m1iedxjO{H25i31kNLB{+01DDRlUXBA(B#K$@T+UDjOXq)Ei*|Vk|p#k&bhIiH8Uv6x- zF%Ldvc3q8l7|$C%jry`o#CRLm0AFHs%w6Mm#TER`o-_3bjd%`5-en`sdV&SKw2{9u zu@X+qYvYd~Tf?h*OdQ88d(PA&03R_A&8uA|@^Sto_#p2DNL$4J0ew(>;WJK>#O4}l zyJ>_+oTeV35%c!OAEp1W!+gR;F#@X|x z9-;9V$W{t%(*IpR#FCX55s<$%=w}H>^SU4SJ9;(lUE_YCE#jDZ1mGj)p?S5-L_V(v zLytb}qU}hWzX1>be?W*+gk`AL-Yn;uHyS!WYCh1|kJLx@DaPuMTh~b6(|kR9-qa&B z&VcMU>VN9j6TqizhH;Yl{v+t%s4vS@zF$uVUvlhx-<_;>+4H6zp%LQ|`dv1*R{|oI zyc3Z4e+BQ42}k=Cxote%t8wod%ftkKvlmP~LL=4#8jl>>uXdTn_iHuu=tKHGLHe}_ zJk;+?zlMiq<`rW#+UDjOX`ANj*$bu~p%L@;#v-*(d7TSBWsSZK`NKTafvTf^sz+!% z8~ie_=6vq@)h>I%)FU)vJVM@OV|xog#G0%65?42PbqPoFdI|VvdtL5b<0WdBy=dwY z8v7w@8JbtSOyl!ZK(7pQ&8 z>+RrEwvZ-aV;-&nT^aRdnZ}>5&x0>9I-k3zq7m>+JwoGh=yjU*UdJ)9ZdZMY>sIit zNjN^QWjWWjEA9n&R&2Wkg!RpK+{fF#1ifhNN9rT<`WEPU55PT->LD7Rf^5;y zeznU)zF*&m9&_+|YzBMg`4!Nu8ovmMkFgqUb90TfP4o5aB~y>khu`>yFbYL~ra>Jb{hfnHpzLVHb^D-jEnHu4UK-txdA z?pGkx-^+a={hnvj+Rz>4^|*I9j$8JUsZW4E$idJ&+hrT(vnl$tW^4v~@>Zu0iZ4Rs zx#_1MiB)WWs&?7SrY@mrL$;yzDbEl+~j@2o;g3o*pJjl#(O+Sa_rCbroSjy_KK;4XllTD_f3$o|4suj)}vHk z;yePpT~nOeuYU*sc&{s%e^+B~@IIWT?FjxU;2)v*B4nHx zt3zzAiMG{hm%VE05Sl6=L;by6-{JR18E-3yvI?~myxHItM}1kI;rP-t2P82%=B}wj z?Xp)*9YWJ}kj3w)h;tT*SgoorI8ETqPB@y^bHShEbp`WWwaZ>LbqK&m%tP~PmuGxl zFN7X_I7{0R`~mQq6kmjl6JvFV%{9^XO0~;gGj#|}mq9k5_UU@L5q!!nQ#--C7`zLk zeyT%gx($4Z(fQonq;}bBrVgR$73ejjb%dt-a7?TlRbOzf2k&Bo!^ASK2SK-aUG8}t zx9l}jhtPBrWLFN&t9WeiAA=r!xGy$?J^TA^(De!5ONo!M8f|lPO|+FUoX6Q~rVgR$ z8OZKV_CB#}_e~IG&(I`nh^7y~ml&PT-8<1Jm%VQ45Smwo-gPFf&u~nv zH&tKadJViM4NlDK7vO*3b-8yZAb7w1`q$w zfLzC8b$zBe17BkEwm6Pk_PVJ3daBD)rnHvW6nzLc@ zYA3w39}l7rqhmAJlfMB-pC87`Y`hF(!*23_jER5HIS@1zG{M-9)JI$|%^0ggZpHWX zzFzi*sY7U<2)zvo^2fOL08uv4I7$8l(0J9C2`}-cgCxg}eb+oq?Xovb9YQn4qvlmj zzaD~PV(p>&l2@NAgA@DpFz8PAx`KI_+GTH=It1V&2gCHMo$xZABSG}x5N${BeSal< zFJ+u~J_xait&HImXK$K1gyv(RhxPk#z3F=i&1Zm5*|7z9M}v2y>dSkT(fQoX zRJ-ggQ-{!u@u+!<$!iUciFJnROI)XdceKHYdBt-Vu(%0kz1n4OnL32#nUEhpOkVAT zmwCmyKr?+PSpRRX1P|XcguHC)Q5Ywl570I@v6V5L$Jtw^4xzaVa;)D+d%X{x13qP4 zGzlC1Xa}{ZzP^{xya;@W(fQn68;x?=+olen`Dy5#V)D8K$HY2E^(C+Kz-u=+%q#8# ztWr|bXecNvzwmb%nm>geeOMZs!Jcux3)1!f^t%i#%x75tr!9`-mc3)@5Sp>J(yZ(M>312L z@tojgUq&{D|%Ncw5#1AMX`}^X^w( z$aZ%CNi1TU=F8c;=KcScO`wPR{b(Q0+m^}TQ?^NhV}4sU0*zLEnfR6=2j|N(1M}aq z7ij08JImOQ)JMjPF*xMd@!DvaqF~v(vHk#k-NLc!>2%$+VBGhyPF8)%tM}i;8OE8G z{h=>oyd@UlD+opiQrRqgxX2Ghkg#(6Ef|9lGdG{Rmb8wMy=UqXS}=CCnBV_tDaA3d zPAtGV4!pw*PRwgL_%haW?^?>$E_=_^BLE*c7$&cF;>-MD?Djs$Gl4Wl{w&aO3EvBt zSIp5vY+~D*@ZUG}2rW%)BiUryN$n)BcrIzFiTbG?q2(O#B}V6SH=uUe`=%bD z1!G5x`Td=ii*QV=Uey=YL~rl>H%8t{MFJrG_QsA04+

K znV&2I|3h5zAKxLa*0n%+ugg7;JfmC91L^46wJF@*Fzid0hBhx*}59+@&6JKV5n3^CZ(S|f z$Go;~4nAcYsGX0u^+({Xr}{eYZQTWYiP154t-n^g?4PC{p!H<)C;y%y>eg2<*5;t>?&%Xuz!q|`0N9Og9pj|uw_dJeU_D@p}fcVh|!}M#x zyu0;J&|?mM7n{MJ{pw>%@p~!aZ^m$+6?P)B4|Pmn}2(2(A5)ZEUXBY8(^mbk!G}zk&B>gA?w9t##m+ zcwO!tj^masGxZ3-M-GPR*MfO}YcurdL;5~J@GHQ>{~r+J^dQVD#@!H`^R_(^K9?;s z^$4w<(5p!Hn%A?zr>s-$1g{OeX4Thuf9nG9B}V6Scb?j1ADViE)~BF%vdQa}I40KF zsxLTag4bqnVqUKSe}UKK-nCw%cG-uf9-;L-$OhH_hYS_WyIXI79(_pPCkXy!;GLQ9 zJqq)RaSv^CbKdq*|CxWX4^2Hl>&=i~mh3gJ&x23d&1xrj|6qHnFJCm{`sDS+IZP|h zXYUjC?1OiV{YZUeysv{K$IkcNOA3~KWa<%GF>bY*|9_zMeH=5^=T%?g#C@jqA12P& zum1%9b+0R!|5Ur|BU6vi`V#aW9p-wmUu^#nI-h{(!~5Ef;J*XjGYQ{I5oa6wQ)2VB zIF4KPk*P;$T@Jl>l6~ygwo%|ywmh0)Pe1+z`b70*-oGYz-+-P9*8z^({(|Eb;h6qV zM{)o@j%Ciw#HNQKGv79Kowp55;W+!))FrfS0=drrflB|0GZsWy z!Ti4s<5-){|HsMvpKU_WLH1H+I z{#t1}N$s*vO&vm82hMx*{|~ek!;V<#`vk!`7Q90ZPP{&5gMXTDn|s$b+u)cw1mGhF z!`z1o=KF0`(4!B<+K%AQ1n<~{@1@Ku#`zGN^S1cHFKpSTrVgR40eUl&z2?t7 zGwgYO*Mh2|eyT%gI}3b?(J^;zeQK9|YU&W$Zi4JD=DNQS$HbbW`hwF1Uai52dA%6? zv%D_%uI*yA%RV!82*5`UhUT@f4x#M|=+TD@wH?97SlQN<@V%6Iy#XY#Id6M|+GU@a zI)t|Cpm%<<*Sy{aK4sUbo#0&!9_s()d`)!-ZTEpMF*={SJJl}x%+w*YeF41=lh?;^ zOsv~fUvO>#5B2|w6Z85c`1g5T?p@oHYM1@X)FHIp3E80fe{E^-edsyp(TDVXg5W<4 z9_s(2l}BM-G0viGZmx~CpZL%Gll{xoA+)^$8S4L|z2^06@F{ym?F8>d@SdA8b{kuV zP=>immUF-UF6ghIKmLFJo?|=4)sSPyzH3izXP=uoh<1)gHw7WCzxLH}%virp2L8JI z61*2voa|P<7t)ULA6VSD=W*P!&rKZ!@R4(Sy_k%}v6c83kLd#_ZR8`DZC@(B$cVoo zNRGsILp94jH+2y0c%EqguG;%LA*u!C!gLLE0M+U1Dvj`oiBBydNeU&Fcj4$9P@tUHb&J%f2vm5Wq(chUV2SPx&}^ zh8}$wuk8r_cHnKS_#&jAyMrV)*G}8r)h_$O)IqdQfowaqPkEgVK4s~91i_mO-p)~9 zmZyAP4*_3dbj)45teF!uTW;zg+Up_PDEPuYIub;z>FS^0>;>NBgrj*q1N=k0F88io z*38MsmYX^V;3MXtd9}+^KCiQ&M<0$Xz@GsgzCVz&e4Gf&a;_WxW6fd6^HA5N#(tze zvR^UIhupe$`d+1A*>Y0{(OwSO4D~prW}@o$tGJ zBg&SWI*9gbp*Jn~!hW3xB36s~CpeAZl_nhR*K@#^wFB;5yR6yMIQ!DnLA19+HmLsJ zcx>-O^Pxu{<`v-ggNOS6U?oE472`bG=H}XIdxePbH~Z4mL9}C@+}^MDDX)vbr_7!Q z%)><>tg8#2ED!m-E&)G$FX3}%zL)sY)Iqer488i`3){OFM65;XpX7BRco!uc&Fcf; zFY&tEyY>gvF8j*VL9{Q1?24h+i(MY_*9+Dqybt$kJA!`~_zM+Zgv=|(YP8MGwbS-F z5#ew4m8pYh$2xucU2325`Ud!vJ*{?v_XK!YmzTWC@(}adK^%$E`P_Z3cG*{^4x(dy z=v^CR$ZH43K4KND|F^#i-V+JO=N0#Xj^lIRDaV>v5B*pH@_OKJsdyvzfpLxk34)Iq z$8pQPiggg9ale9Z{0#uaH*{nFd=7eUXusR#EB1Q_$8>y;5%Mi<(T{a~8$9+pIF4Jk z!qh`_tW6)(Ui-HLK6=^O(F}Xy;kl#(@8ttWze_qyD>j>FV0``Xk) z03R_A&8vMa#OD=bxA#Gw38XRlbsz};&w%9hSHfpri$M~b>!59#FK6GFdWeo=Av;j* zQ(kMpr|ekuTk?7|czFL$@MKwt-}~@8iuSkVKH+`pgkB}+Xk$N89~m#k;E-eKyEvAh zU%xT+5FHr1(C@M_e;9*17;BAjj(qQXic|Zw7cv>^1v7m=pM7KMAv)@zH>m#KWNb5o zkFnePAkPHJFP}ff7e3>}935?Qa~-rz^Y!doQxDOBd3y)y|0AmRpK)CUqU?NW(*Gs@ z9MHU|FUv&!dchdnAu&3iyEv90uiu(_hz^WhxMpNydrLsXx~c%@a`4VcIGWcxz?ZR} zd)IM?+GXFGdWa4@e{~G1|Cb2uGLgSt@ciI?kY|GA*UjLg{y$g=pLxX`9c^=S9kfmJ z^?c6MLv&!?-f^?qr|abf@F{y(n)H8}2RxT_+#B^%Jwyk_;1Hwpxr_JkTrQt8^$?va zLGRLV!mz!iAY#2xfb%SPc>ho0O25m{u?&0}>$!J0j$1xw>LEJt{M9k&{XcDK(0WG4 zr_iGhOJg(G)30|yc>gb2c`5UXIXc?r=Dcm1ujg~79-;&D_KtUxy-zIK?aYHuS;6~% z9T?9$@cv)G)Auqu*8pE)bj)4ncRe=$*>3Og#kfk%OW4_px^3OPrs8=)-!k8SKgb0chof@1?{iNo-=9=IeQ9 z>LEHYZ}0p;ve&$h1D~>u3-Eph9_s%?y!u{7=Z@e@jE=eM+)nNCE17zT&SM~3DV?vK zyWp5uVQT5E7}wSy)c-3^%;?{zU0{XzB^g%^4~G_5S1Va6PwDJPx z70(A~o162tX}+HSj;V*}#Js(;DA{XX=YmgJqi;k05Rd0Zwd(785uIm)U*^@E&t1RT zesH(&;=GKZ9G04ddq_z^0{OV*131ZIsvY?o*Bq* zBkuEj2Dmwy{STj9*WY0`O4dYsz6bkund@+zD6;d;|Dgfj&tJhG{Qm>t?9l%=vTGyw z`a^H%bAaQxUnP7mrS4deFo1`chsmRza5G|(*8$L*lI%5)M}be-0ct0By!Q82eSHt33+EnU=H}1!uD_^VK5yzE zy86)X=KK4u)1XhRqf}pT{C&pY#Jtu*_js?%z3Zw~yL{f%K>!~)7$&a;br4-m(4!Bh zX*+^{3V25(d@n7-+T-8k+BNq-d=G@{Z-%iSsgLYejJqMX&imf2VEIv|4x_6BdZ#4+ zwO`KypR%xs>8*KwwSt;dU*F5slxz1axhH4+6gytt_RVFE3_Ty*Gs{}{~r*p7rC05*IPjn zo7mo}cKQEf>M*))g5IUcUh{e%_>{%(glSGcZUmt&U+_{LM%QEDON`Fv?m>fR>M*)K zgkGP?>vK3Jmb?=nM#Q-rbfdwEd3_Q5$GjT%uIojEW9l%v9)#@Hp?NK=!{~Yqdi3Er zZAapK8a({}0WnT5WnS@|fws9hZ~MOg%s=_>nmUNCcOZW{*=t@u1D~>Y)K2i;WP7Tw z^X;y$!Iv1F&t3d3nRuoSqMPHvohh%~tKgVepB3PI4BndtC*-x8Ise-0a_?{)xBPca z9Yog`(0hNFycW#2yEi}^@Bx%IV05npd;I?aA+ItTmgU?W^aIBIA>W7gr037n&VTw7 z`n7u#_$9e@-uF!uB#$!n@A)J8kLQW*m6HFlU%STyS$e+k{n|Ymd>z-v>3qL?Jow?c zgnie&jlnZ@7~T8BuMbVX?hIXGjZuBU!LwF3-X{!s)jEvs$>5Loy4*V)$1T6Aslxz1 zaxhH47R>j%r$UcD>>QiHo_YB-NWVWAH_l6$SB&!^Hs@{kR=fOarVgWf8rvxFpY7s% z0WX`Tc7nGD__{71eiwpxM}j0q$J}+N?*;O!nL3Q_a>%wYc|8ut#41?-?>-Q`J=8C$ z-zUzApd-Ccf_b9)mtW1)K>!~)7$&a;^X=|ap+_H%({?1zW5Cnz55~z^Li}Qo#OAzh z`u-umx~W6xo(a8U3jAkYYe1CEEWkShJk;ff^GN60-Sfbg7@f~uuiE8TH+2Zzi=k)! z|KINUI3`w&>PuXe;GJP`cpt)jfY1M&n{~5)&jWcq>>o1rBlVGay$CeV18~pdxaC(j zbr9XXkPY+wgZz?&Ij=5<9&<21HiJF$?_*2xdnxfT&ZBK^uA8>k`_KH7U)|I}bYBbE zdC6YyLrcJ?OxD`Pn0Qx#bX|U&&iA|T1z%!xzVFia0{QQmI*9JKp=bX8;qFIqOss`1g8uxOX^?TmE~d4x;-G$gUseda++5GoEKb^x@Ii4EE$d1k&#h z!tXLLuNYs@HaD?-&41>f{P#>9MEA>(KUCm9+g%ExEPan4crSpb>+Hs{N7922Wx{lEKN@Lo{AbbgDkwH&axaqn;(xBMEW4xxJ)VY;$a~Kykbd7EejlL>zhm<}+NlR2|2^A*HV(QolKF^zqOTZ(L#`eBuxATJ z%dZ*h9o7VY8hm^^^>5F3@MxdDPw?lF_^)}<|No$80(51p7t9F;$J9RnA2}bUe+%Z_ zJv&2>KFBkHG{!vp9434(pr5;gBsS-5cQ^Q^{-I|I+er4>uhYS&Y>L`RypzF8@Bit% zy9Z-1V&>*^*R#Lc<-Z^6ADCB+T|MUacY2P*F|nqrzToTyUV8se>mhnD#sG^O_YTK# z%YWb0LjWH+7$&a;^X{JGphq9%nLyfNUT1*P`+t&k=Jhm?#OA#1X%Rk`|Gue5=sAUL zXkNvCwp$9K>=d<=cuxfHIMvsAZ%+;Q5~Jj$ZqECj=Ii;jOg%&o=IuR=1^HuKi$IiJYMdnh zB9OlSm+B#UFb0PlJKuMU)h@r5sfXyn*wr)B^y|GiCe|X=m%RF1MZd!D8ZfR0Kuf$X z_dJeUer;0^(Szr|o?+hqE3Aj;!PwnHAMTCKV9z*xe$&G~-10v#^$-i&(iQ~BC*IgEHsJ9kql_|1?+tEIg>9siSGfVtUK)`}uX``Rpg1+n3{d3Tq zt#K?diOtrko?maD-2d@MZ10z#9~byd{tiL*OSO|YHv@l@-C;lq8KwU_fh0EZWhb@E z|M2@c$rk;@xS+lhXDWzTJE*?kY!BXM5hrAnID3F37XK`WX#Z$NwF^J0*_ zAFB)h;SY=#<5tM6^w}ATk^irgbMh@5`?C+UZICg}N)TfWmztN5e==yg#wm#*P7P?5 z*Ah$_v&qQ+*PMVuy)!_^rVB$`O5eUpJ~1A9A1ZyD@`w1y>70|JRgkgWZji+0=Frxx z`~TOMxz)TT?J@SxDU0_0t|NE@;M1<%;PL!B3p5G(d;MY0gQo9(@NV&1p&D@)fWq^M z&*6D$pa0S6xwZWf^Nag3t{K_r$CV)ZV%PtPcLS*1;^|#T@OVDScm0BWjlmlTc=YQ$ zQ2ZVM*NtsaQ%yf^0nwK$wH?XFW#A1MD~j1J*3r>6H}Um0|CxXCKl;{Ow<{n&%h-oh zdu`%A3?lX|YA?9BHs)Mr?J!v(F2-75a}ytA&7Q~k^^ebepC7#5ZIE9x==`!hCj%St zUk1^KhrOlzA^!o;Vv9dk+Qm9IeBdU&d@LsTn_vH7gOBeJ=G^vg;4gl)(LT~P$LHns6BliLMpSun)CFlNJo-20_V&;E5 zF2s-Xd@k>UeZdvPGZ*XjKBg7Mz0u&~`;<91q&Ur4p5waReB}9jJY!sdb8|l0oqrPO zlbl;%@4Kc+`|;$fa=DppId|bpp`F9A$Ng;q+E^gpNm%uvpBXQGT*r%i>^P2F{>KNU z{ze|$oR0_fcj`Gg+kC&y#d-pB0ZJS5^CQ?V*F1=f_}hRa$IjbsrDpjbFAmQewBLel zsJ&cero1pWkyQgTIYe6YPm%g1`9ReMrw0f9B zISw?#>k8&^{xkpNH#F~$03SIR5@+x@oLIy;8AKnB(RKvi-y0IXmlA&_NMaM)nQE8c z(7Zn~7vuEYKPUV6d_EV?1zwh(BLweM@K4@-+V1<}u7yATiIRADEZW(x|CLDj?AkG|+#Ny^Q`s0N2_kc4d=gz!5=l<~JkmvK% zpbm~Orym0#`qCAf3w%76&Mi|j5z>zfK;e17+g_k{`JX&zuG@2=*RJ;Iy1fE?%H+Ft zF{U49fd(*?@j)a$gAng}&>XMk<}!y@C%n;ThU+@>JFBp>F*q~&W_;`-+J`{}q@@yQ`qie)}6eO{U?W0kc z%m4Hj>A8LGeb8GR;e!9fdmcp0^d5m>Ju9 zF2)eV&P{UoQjp<#-RS(>5Bw4H`#R|2AS2#8AYwkR`jX#gz`GCE)o#<|J9&zU^A$*9 zlD585yZq0~!uQ3%>CHp$sUQPR@5(qP);p>%IB$aYOuz|g__i#UJ7eu!wlmIy;zM)U z{xfpl`DDx7cRoH5l%69^L;vBAh_m56b;-*Gc~Q zHDnC;KF0k$$Ppv*kv8V%$Kby%aWk*I>)}{(>1}WvxBSMd=j4riw)X?j%7gReaWL=q zGU;itrT+Ip--G_XrXz{>bCAU3eZg_u@*Dqmx*mI{Kri~v_QrsSmDUv`&JDr)e#A-F zV=tZ$LM%R4IF4I><8uQJ^4N#xp5E~P7==7Wk2mx2jfb4r{y`u#L4WZ5fA59?H@3|9 zCV?a-*Gt<;QJBkbvP!xRdofP;Zdu?r+r^mdWfRp-;+z0J$K`#e@3v>WGKe=F6rM|b z&dhVcCPiuf+ItoBer)_d1jocG82@{xf;T~NB%#DP3?$=^U>>Ia>O{&Caa7tR5{-Rp`k18SH5#Rmqz z33}ms`Tw=QFM=L@z)ejz_Dc__M)Aja8RNn@+k1{b;-1HG%Wt}u!N>DQZ_~dK|3c`| zhl^q}*b{#~s0a85Oxk}pdtKcOzQpYOwX;a=@|#{~uB#Q$n-XMf?=BFr7OKABTm#;G z#YxxIz2M*Mb-8!F_o`if)0fS4wFt6H2gRu#59;TKphq9>(sl&@cJQu=_(8@zzW|ch zTrX{(R=fOWyO`_h3CM1b_U5|6+Iuf$PpF;X;d!L@A=Q`big-&wFL+(SmbGv)@|!(t z`W5RLz4!hb@qP+D`cSa`-}@?fk1BpTuRjNWX~3s1pZm`qfAgIT{@ai}{r|@A`wsNz z!>8Jg#Qza^uLA$~lYYOKIj{Ow1z%!zy*PLJGPTQZevUb>zJcCVL56X=?>ro@2tAGS ztZ!`)ut8}fpZAN86j#r)zI7p6)vI#va2&V%=J%)b4E`V|gW}c*?0MF=KH8uUYsY4= zCq8}6Mf@N`zvC6u7_0NPX58Omt8||A{giD)`*fc5jRl{wg7Lp^L-5vDeLc_mb^u=- z7VK@+&-@nGr+)6k^GIL#e*nV$YxsC4L61JjnIw%dUXBxd4iGCn&-!);e+RF|z3baG z;s5eS27g<~e*SOddvEB`hx9xl`JM>gR*J9p&%T4e-#y^dmwgR>iNW6$vTgqj{3D=8 zANJOE1b-TM6BS>cMA+X)fes4z^yMhE%m4BfgTF6iyZ#&a$3u@k9HH$9{$b!v1OBeR zpQKNk#IFKL%&r&LQr~Q~%Wt_`nD4Uxnm}y(c$G`L$AWiQYS&*#crKVXGw066xjgT0 zAjEhUX&+GPU(?Wk_#@+L1y%WWCB|08$ZvUaT6aUd$oZhWrVPaknelgln1l3uA@SFP zcdW)QAjF>sl3a@IJcIvun!oqWfnL4Z>-@bB^M8*S*Fb4L8oUL#?`$Ue`|Y~V?m8Az zPTZ?N605%#_L=8_t#(QC%)Up^j;RmnTLe4$BHszHHNjf~Uf&=*xmQw7yu~27{|feE z3jCJe>V$wty-Pv!3iF&I@Tq2=?*Y-5^c*31#u-*GX5~J&*ulEOZjFVeE z67JW`+l!zD);`=bsZQJ{LBzgC?S+3Qcne`SS+5$weFl7q)iIZS&!}B~>;2OFtRLSc z_nj9`B;vdQBG!|tFF085@4GYNgcLJAjISXkiNQPvY+aV-XZ`CzZ^@wiMvwjctZymg z#D1dy_f_y73%F4P-2PR-mzW%FaU8e&)~~1eS>MOd{`#73m&-j;t zmO_8GY5omvFU9?$_xPL}cpQZF`~jR(1DB%>jGg_f8T*m?$avR+U*UO!eTL(><;NTr z?!y?f`!|H%BdI^VkBAlVrj7Bh##lp~@rof1&c%>R$3DYx-11}U0}gfeg8hqw`ZHt< z*ld4e5HR3R+UVb8(02uw*GKK%+f?v911u1hRSG)YUgVS?(|1*$HHuLZ%cxNj9I4{M0 z;>^Edy&TWG1#3n)H;nyAePn-QtU(UAanIwp<+mMc;=diT^Zt$a@qE$G96S=6!Jhel z5XAQoxC&vft2e=yoI8K*yrOpbZF|ghg=g~q6U=q>0gj0!wRd7f9DlD>oOE4%2-%xn zjeFPsp}|>VuB%rddwfuw>hYlKifeuJ;R9_);(QOh=OTWPAABgIG8CX*t$Zz+L z)X(q>x%q#`Kd=GXflr{cA^!v4h5Z-mk6vd3qajR zi9Qs3|3B~}@Hp;ser?XPfid7q%&s5j(m)!=^V?U3{-^)rL2P?d_0Q*dU}Nz3UVyZ# z=heUj@FnZqI~>O?zy0OuyaJvZ2;cLYbp!9AJ+B6Kh8}$wADh9Rer*ThbB4zcGWv=6 zbcn@y+uhYJ|Euq(^J-uU+lcn&yxJdp%Ho{il5G-6Tv^s>xnPNMkC;VZSZkV9SC&+ z|7*U_fF6A~THBHMj|7kJ<%!pFzh?ZUpc4Z=eVM6t`SCLhKGp*U4*ECZuYn$YI78bJ z{8Pc>_Y8us>m&o1XTt|>;!C~S<;UM{@Ml6E-V6L+T$4%0@#lYu~;RlQTM!ZKr z^u>PvPrP?PR}I3GdsoDJ9r7^#d+gVxN&L<4xOZB&fFH<7VV+Y2-V^$Pd9C;55p75E z{2=&z4^ZQVybNs#3UgeU7jFpuR>pp$J~H2!n}-}ru0B?<{EpX#`#17<=E~5! z#rhxap;TwwSey5;FH?KrW6faTLD*qkK)af_--0C9&iCcFYL}l7-`8FfxIcs5jj5l{ zTouQ}TA})a^M8qZ4=}5$>wWlc1@|O&V-ibZFGXzUFs(m_DL3Put&Hf-1xW7nW) zup(2Kf$5bQW`-GHz=B;=6tQCO9eexUcdy;fIhU00FTd>PS#$2$d#%0Jde`pf+&f<* zkLL+Sj}0;OOkWTA;*;?K_b%!EPYC<7>6?P@?L>T?#b$pt{THYUxw{%rcMSVzik*1H{uIyZHd;>tMe2V@k@YV*ST}#8=@x#ueuDfm_=5m|0Ih z&_1bpTvMk06F|hGpO+WhF-K1CnUwSGd6JxQPk#^R+BhFB!hW;p9Pl@TW<>R@u8;H| z``PJ&y@~B~*+WyKK5%Lj_hRsEV-2CdSAvLnJpU7?Ye449?>$nT&06g>K`vcPlndb%nwgS`6ZvekNS2w=j;KlTT^P_fm zA^472Rl740l>Uvlnb=?B>yfxmLH=J;I5-yKj`e`WT1_Xf%-Q772W=g-yW3HAO{$)_ z-OWHbV{yBy99PC+CTL3Ue#7yfUUnagl}xYQabsWDqy9>e_^zfiwv}F9AM`FpW+wLc zB_Q`Kh;e7zq|Y-wzvyd4-t8HE5_szC0NHg3-+jcrOZwoAt-jrm{}SGlx}k61fPALT z@Ma|KxfetXT3vOx(*G{d%(SfKp*;_S#Ao4s*vspK&$IJ4>sbtHP1j=sK>bgGh{<9v zFZ!QGUYC)>YeaeQUygFYKrmkJ<@F)`1OA1KL9s2PzSlwY`DxED`f$!aeQ`!#!2es6 zi;o85>EC*JeaP7X|3a)Grq^ZgPx%n$)xvJzCkAr%EtLYd!W{CRPTOO3PC^;_EY5nn zRoxG21w9R#2Ab^cT74f7|H8FlgJ5oK#l1`VkY_^t3pIU9`w`+_xDm<`6YzyZ|9?pg zAh%Dp`*9p9#Ja)8KrzO+cS-jw594m(A>easLd3stI}k8O{UK4`jv$@Z7v|f-olq`5 zD#jT1F6o|6SbgY!g+rk4rDXR@yI`Yl)=!0dLIxN>e@L{4b^S7BkK>^K`-8-1;oaXA z=JcU^hVid(Z}9DyswW!%3J*m&G1=S8oBmLUxv6kB$eI6i#s1d=H(~rM#6H_%polT< zUDCa}NBwUC$~Le?#D64+KKF6#xYFOzpuIEteE%yv8s*}n!5H^0>0Y}={qIKbZIS7J z`0rb>4^jUc4}M}W+Er)m8Hc<+X?rXW@jnG5KC43Vp5o9HoN7;}}{8Jc4@h<~E zW00Ev3yYC=ZW<4(llD}D1aoD0t0Q|piQ-?*y3_SU@oz#oV^Z$rB_1uvD~8-YsisRd z>Td@L2C9%TZuj!K&!TAjTY<6(wv6$=7et@Kxq|3hjJ)!+zG(b=80F%lDkR1aNBZ86 z#=j3yc4K<{OSWK(zKnlM!A}ep`})M5CCF<@+2dH~|MMX6SrwA^c~_XzeTPQl-!haf zPSq2Sf3KpPm@M=1qW=x#ErA@yzutM)ABFFrTrg0D#P}UAuMgWQ^uMAFP}X3}i2q6u zeU@heQm_^7zXUDI=nLcDw#olZI9&v{zYq}TzppK#l1`Vu-ef6i!|#_*Av=*(MBi-Cg2MRcobp&FXH^~@lVb_ zMVS9B28tNt-X+~{rwIRH;9C*-yB&DpGwKhC`gR2Aj6RQl(f%kG9~Cjiy-T{^s0jb# zpzp&~;qQEi?CFiVfC2P}M0*YaasE&EZ&@bgauc3_o(sT(*cG8Y6>kedJ;mKZHLL9t z<3A82n2W6gy*AyiJ&ONf;M+0nM->0zC}&I#^YYUEjzHcaMs85P{#SG)$|VM>2r65sn>K;(a3Mu#CPC|5H#dKB^+bxabrwulu(|@yFa$lwE(M ze2C(I4)}?|iM~FuX9Dt$NZVt1i2p?(@mUp-_aZN^2W%4Ie;&$COxF|P|96y+2c75T zMgLXEn-I&nwhKP$$NIx!po)m`bzWW%xHZDR0cFD?f2ZP}K40beMIY85MdxMo1^lO> zTzphT#CV#Q*8{pD{O6`E_&XmWd&peY5oR(%>NbxRYZ*2y}TZ{GR*%)D^NDcmSO%W zx)(&BQ}ch(V&s*>&VAykLf|+09!9zNsEUa3!$IGmEyDa?gt@6GGyf-Du;`olpJP`M zF<9*D6aSYWPv-w1>{y8Z^C0nA6_NLOSD4d-E)Vm65$6A*#jEg(cyRnACaL+q2=jjt z=YNNXYdTaz{h0qP2FhUkPNe^bfPe7@;EU$}qLsL(&#C#p2=jjt=l_Jh2>)+UEGhXD=v;{L$9y3eq~`zP9P&B;$M!gt@V|I%l#9=bytsEs556Jb zU#!8$`9H45Hh=V5GiMPK@P)J$?lJ!t=XwwIyZ@nX^9eTU-vadt28tLLZ|cSMkYjQ( zyEA_X_*U35>e~SXpHY8E)OQd_C-qtMMc=+C-@=F(-NpNQaXsW}tB-bV3R*ic{-k{{ z=bpuff{(WB;OjB{LFVy<9Xa#73VSb}`TVcu`{MqvRWKH;`g^|bXgSd(J1Smig(fniTByyqb=hjJ7^!C2Ne%X z*dgr=&*rU<%Ges7)9YdTMR*s2Z$v^qiT5OwQ}@{^y%Ugk{D|T9xu`tKV*9-oB)+O* zVtIv^)5D_QjVs2yRvi5vVDS{(Q`aQVFY&$vc@rW%1etpN3A)zsiq7zSULXE@`#TNf zy8<*ZoMuNgCC;&n?*Jcdn3B>z8F`lkDO1XNXMn^vWn{ziB7OKj?E4Ii&ot2FAaB5B zekF)HaZu|M+kXw{RPgueIcRL(K|K%i4++6Vz4w8{S7k8l^3rcewvV@voxfwbeNkzbh5=bJIdjj}ayPP|u6%_svkgV3&KoSajo?wN#FzZyQ!-zA{? zOx@!960b)O-^Kb%zAn&=M4S@{8YGCr3m{?eXSnyy$^ahfv>mNYBzdH z6!>Vv*S;Rn{{`~iboy->>Mg;0cc`05Q5N?u=@EB__rOZ94k-S@$y;m@w~~!PCV#er^rgFz7d>^s_HWd{ZTq z?d#?A$ht5-mF$YLt%JN9pGpQJpK|`?2*|UY4+AbwgWvToK~^fCgt7*V4@2=B>3{TG zspLr5C|H{qmPFqNJYu^rK9-yhzV#z~F^?K7hIyRCUyOAnJre$g@sT)>2OVi-c;&rI z`iP-ne1aW_K_box1dSz(=L8UKiN{yw9|sy7+W|GykGa|Us7h#Sn5Xp-O<{bRu^45; zV)^9wRDyZd=$_!r$CY|d104rB_I4L*>c#%v`l<|;lf0ZBwOcekm4a_zg!5$FQ`aS) zU-aO4f5~ZHj~|~(rXXMT`l54+m(!z;4&ze^+Fr@o34Fc9R=eoA6@0WIe$GihuLoV| z^jjVD6YC??&7?{w8|G_0YJN06VV*C!-pNPfQw8!_HqF!_f2i*c(5-w?bSPd48tm6k zCFno!nMsupyXahC^i(@;Y=Hd7K<7(!CQfa*r>+W{#|!n$1lCD6706o>^cyXc zu*Z8(-pRQebMW1mv+phjO##L09dFW4`~h*Du@>wSY>n->cS#=^{lA+TYl3e@u;0WL z?Rv&J$bZa=!2cQRfxrt2iTOG3eLEQaXYkP8?n|`P|10DR=Bfm-oUx%7(?@<`_dS%~ z0>rw*dxZwq890}ikqh;jfr#~Do<-eEMhEU)(noD&>m?u712fhN<4~x{_ZHE!1Ndlz zoC!!>v}<$F+FnZXS?``8@kPy`?5<9IP9Jqe_&)Ls%-J(G_wq6jvEBnfEZf=3i560@q_Hz1|?QDBzf8{tBy)QrGI^5uXKInEl%k(jU43|Pi732XRiONbCgo- zvn|$&XZ*N#Ngwx^^>;Vq?}9Vp#PjErPf_#Z`m*#FsF#?0>8it(IIRRdnUn<%-6~e( zx|Pq)b$jCWT=yM*Fz+1lHwV{TDSaZUB=gb8Rt$jLmAURacEfwB@8#AyD)ZV2jMVvDE`^AWK|{UK4`L7-oy^tpCNU6^03k0!Rb zcS(=iBE-FHPw30UJ?VoiN+C{ra3*eS+RIgE^Y=jh)=7Je-~EvT(Bl_VT!;$@l4(jcW(hL`II0huXt5RTFI@-(Y<9pfX zP3-TOkI?5O(a-T9`Z~h%i$2VyrF~+34s`HQ--)1OjEv|$(aY=OPqX^SHyV^U|Bvgm zosD)(0MQm%6G&yu$5}z?utot-7C3c);`#BplB9ixDgP--^2%?T~ zt|0znt}Hz@$c07@xk>Vy-8eh`pPd7hV*W%7m?WmRn$P^B|9nssZ_G2L(Q}AWoa-B` zZ}$A+FXqG2vtxf#@y0$II+=J?r8B*}{`1LEym5w5dQIPG;}_Q%#k&rCv?V-Oka%Fd zQhH+~Lp6*y_SvQ4qbjAXEs_35qIfr=?B+;59q&$*Q%9qh7ymI=msXAFHyr(Ic%Q!b z?-u<+7o+|MK;pA1C8qayd40k^qH*nQl({t?+t(5heU&wV2(ev03u;X1bC6TtQ=kV7 zyXX%4bA7@btB-v5fLao8r(H15*GgXiA8m1CE~}<}kAgarb{M>|C$~O|tzmzz$8Q>q zXD@?qK~mmB&ida4QOC>Ty7^20KL95K3#`vuCsFfv9r?p@O3TOzza0pDw@!rQLap{wjSAlL#53FB|s zD9FEUXBygs^N-SZlXh`@DLpTziW~lS<4f7Lut6|a#18i^>A!3e;$OBU_&!M5AIHCp zv4oG{3kmTr+X=ME;IX~>_3C>VUt;JxqW9oF_WwXYrfgS`#6XoI#<+J$pZI8QQ*%SR z_5%^?om?@ltp7mJmf8AE$XS0+kocsyHo(10`o!;S{ktLm9N52$U8mE=d=|Tf1ML|A zV*LlY>a0C|k+)MuTA0XxI7oa{W#m2F%j=WI+UM!?YcS}*Og#cQ^^XA&lfhnI@HiTI zeS=)Df%u925%|Xj7?RoF%gz7^2BwYT-X(p~@|>(9*?w;W9?^cd>_X(x=c64vuCx

$tKdfgm=#p$brU5Yi zcYqj^`23%8(?D0JOz3a>2mFxU4AB|8^Ar`@t9epW?DA+|%c2o?qf$i@eEs z^fCVQ7cqy=OoDNvm)C#$b%g&?l%M0q+iU==3laeOKNmy{YJGiT&m81U%i3eOXwO2B z_^isvyU@$)zg-yNKM!TK*?K(w51^cw%=7Z1ALjyPbAnv&o+F3#>@`rnFhu>2g9HOr zMvNc#^7?OXJVO7Q`3IEU7PYtMa8IAZIfLkX5qa~n`uzC!3d+StRYr_o3HnaiDU5$J z*FsrY-tjMZ5RZTFf}a??=<5@E-bCKR8GD2Y{?Ak>7oSxbcyaHNKIO(}{KLAT?8Qty ze*Bxc4$6s1YW|;z^NX@KvvRvr%Ovcz(GEH1&fFQa1qk)b!W=X!KEHMr{nS_bkM)O* zfg2am)+Q77(Q(x;vj z*|QJI*7`5(A-=#C`a_~Uz&Dd4>OMfZL$jgtp~1q zKuXQT-rTgYo+*0|903xa)lBjp;pO#d$J*!c^y_d?&vZS~J&gWwC?_U| zdwId*1mq3K$eHe8@W6iGVjw<8`~B12wBsZ3I2E+de}TtY;3p<0r0h8td5350G0oH1 zgEM%Gf#?k9@%r@skv;za-%Vtcp+L=3KQ?6@+H*hkMiH>=N$-!tz-x%jMR(#Jc!ygvQ8 zX#8g1KQ*8Kkq54U(jM%|XA%S1YfGiHrx0{S#vUnW`>X_s&%#?7>^bAWFn-U(Il|0a zGxdb=y8-3IB%Ch@9t#6{@x3s&$GR~ zqVEyp%}nW&(LwYrMtP@^5#5WuyguU{tB-cIf-3XlFCGAV+OY&gTkiGsNd7|PH6-mY z{w_nl_^4*m)@5E!PZ$*TXEUEd+3cje9Sx-Zmrza}PkDLq{}tpt63Gqhd8kL6e!T$_ zp9Rx5yu6;^zV8FPXJK!KHZO^Oehi|ouXujZ_Zjk@%IFK@@s}tUAJt5@=`X#!p72^2 zk7pf;GWT35wOn)_xaLmW`9Jq&5`)itePYjd$a^JikL7{?vwn?o@mb9TFYaB^XZ8)_ z@vL94?sPpi0_bOD*z<7hVQ`@xz~=vK-9i7i5Z$mdB=q-LTOo=*GQE z`phq_KJsDRGRys*Z6f~O19KiW>tOJ~cjyg?e(w*8)&)k&aj^crAn{dr`?|uMKIwqcFapKIIAm)GY+-@7ee7iAay7xCel3^BUR*C+NgBk#({p8g|;*;TsPNAZ7; za!f1l1=<~ibHs9tf#oWyXLWrf9@wATm?+Z+!uxvqoc6E|nDrz023kYd9_|A%2F;Oi z#Q#yyZ7F}Fb-=6#P%e9Y(Jg28tVEylR#*qjY6G8p-k)p_7C~7DnDa2&a$jTz?OOzD zOxj`Mk9|JsW)fSU^>X^$0bw053w!)o%}M!q9Wd)vlvBr2FE8=NJU{Evl$`7er2Tz} za@p(is%E|8<@LEs>^#W0JPUdtZ~II7{~7q60Lk1cl`#%qfR?80klldT@eRs9H0->p zS>FUZChig0f%hV2J^SzNKzmgNlP`Qd29NS?$bZAx(PQk;zJ0_0L5H8^1t=E`6x$f? zUD6Yy-@Pi|6@2x!2=Qef;s5ISiAIH5*`n*lTcvOBM z_$HhGSDAG_c7sDS?P0$K2GAc8?b#C4Ep3lwq5oJHSf7R0?RC%}&b!3Mf%WVF`c=9f z+ajr-V+Sw+Ur3bO6XehJ@kO$c!w((d1|aI+2P7CMVvKv2^!Yyz>ymPeQHYNu>f?At zpZ9d^xKbbH`|=%vouV(SOUehJ+^$QAG45T`=kH_n?S}l*Ky`KDOuRzC-bqXg)?T`cFc+V4#R``AJ@0UvO^N2ba%A*{;@O>N^`mpT~QC z(Kiu!qq6#prS$hgkoYJVU+Cra1!Z9$Tz(Vy4oo)vj0Y|NwC4&CF_`G<6MHU0-uR3? z!bE$n2Z_(BoV?e2d3~V{`{44cQ8qDCk8}X)$Nt}7aLk9m20(M_R!R&+<1{{oF&AViRg3z0q8|CbYkhkSiv z&r`^2%h)4Kj0fh%a`9P}lUL?Umg|c?joRmPD0?VVPiUW?qnwyLm(u?g^2|Qo8h_|O z3=?*Mo|IEn*gIV?1^=J^TF|qg`$33VMHnZd3V-5{@V_Dl`y>Xc95KedOZwu;cD}^^ zv|>B(%?@~1Y=V1Y{*`0L72|Qm+Q@q@!b$v8NPJYp68A3YOFj~S2l2lKe~S$K!K!koTzM3|>5aDGx@&I4j2tY6fRdE8*)_A;!7`mtB9FmEf2 z#-m33dk_5W8Lg8ljzzg(polTHuotfwNPlB} z5&oD9;WLvm7++>S^N+sl#0dWxDDQ!FYH})wE443?L6Y`d3nB)m`1-`2E0K3(${xou zNyeaAcUk#oas9s@hp-;8n5zofdXqB_csvxv{|1zq^N1LNDE_yhoH4n<%ZvYbK2Txy z=?HxPA;ZV^AA%3N`FXHnI?5#m665J!UQa3x^I*lj;FI$f!Mg(Y#5_E25Pj9iyMcHo z^%+Zlhq8K*_^2uvi3$9ZvE8{#afhhjgZ|2mP%ap#3SeBhu9w$WToT5=%00k$Z@|A2=l;g$ zuRXufSGgJT-%IPW{d7`J)vl9Mv(YA+F)y|Z2JH*_1Mb6qC93cz{z!ju)(xMTjPJO2 zNncT8{UzVJ@Z+O+@Xa7-&d)1%1Rt=6-yvZhsKg$+;_DO+j)V38(db}~;l;g6`pWgg zxK{~mDmP2jBT+ZwQ01Rcj#z*%Bw5^xx+jE3pbx7QMqFj7ejBVusUR+;!t!;Oh z_bQKvA1kA{_eUOlM*SgC-{GJ?B=y;-i@rf9?`cGMRh8lUdHTv$tB<%G0QzGd+?@wB z1^un^2oP=QAIvcMeUbO4gdL*)803qOV(T$pPG7ZIZbNfNKgNLeNyt02MehkHr;agR zUfTU%k%#B>wv`O;)z2+5z(>E%0Ey2A)5^bjd41K*cAZJQi$Hrsc%O%R`YLDbB1Ai} zj;I`y(C6Vc`fwfqolK%T^e=r?S2zcR9jem({=QjHCp|Eh5O3^xD{0GlVuJb0{BuBf zA0SAfg#KbpVSN-^@A7i`>TT`!`RT{ipufiQ0d5n|5|mR%YX4tZhCJ;5onHKyMtCka zDW|HjN3E>LshTZ8>w$nn^+-_set|dXC;mYH=Ya%siD}p`>#GZ+aTU)xE02%jjk9Ni zby;K+al%=6CC(R;{)Tb2@_Otk-^AF8bvwt?>a*Z8#@CvFdsJca;N`-#?|4@1K0w;ag3xYY0JvU4&w0%XhqTv`dg)uFFvYD*ou3X^tGeH zbC;?$!S`BH-ob73qK{Gs_(DRwt2RVF_T8@C_Zm7ROk~uL^#(9tQpB|CmtI_7`)Y*u z0PwvO@UGehyp)lVUxcV{KhT;feG%SOm~Wwz$>_$tOZvJE1KzL$SmeXod0_EA2z<0< z8&?gkj0484s`Zj~j@{Oka0S6mQJ& zRU0PlPsE$H(??koNF~I7C}_VRHv&IL({s2DIrWbK3FfK_F~z-0`nn&&exVBUU)4HM zyondELj568-|-;4C+OOj(`Q0XeSZOokBWN&+`FW&-zC~FVBD#AGGDx1jc&6BamM#_ z5HUF3Rfj9>`5Oq&6;k#H6YV({Bt8r8xn5phKPBuJs?G%8@tJxg1k`^qh?tz|GNeNeN&KkW?G-^ zaMU*ybghvQ-BZ21zF}~fSE{f+sX8|g{=ow?uT){bZ+xHP>k+^2M1ELLh?HZY9hD&Q zRaKEU%+LCUhA^*G6{Bp*D*Petbs%C<>?+5Vac=}+pKjxBtu{|H%)C-H7v+^kMr>*E z^7*5nRdL!5`+%7^+z*;-?VwHfdwKnjxse?$C`-IA zpY+W12IBE3h?p$$^@trykca2|kyO~Y(vGDd!9d#DQZKJ3{}w%r3GJ|&NuZAW5YFvq=1`o+2 z@u=Pw{J<0XL!v!9fY!*^BOR3X`~f5w7@fFxN#EEQ*|RJ7*8b1iM>WRUs*gsw%=M!C zXfLmCni=K|*a2+v#lw4G=8fv{;G^%OeLZ5wIOO$B`R!Qf_bDLpRaKMs6jzwjQwqYo zQGFuHMyKj=3nt=#{hYz#L@zJ;u^y-%7vx6t>glIzgZrf@7vB}Jt-ip^>nX*y9c+O7 zLQqdzMtxU<=yOOG}LF`S&B{e2f^lXUwdY?fp9t-v3Y8BT8XU4fg-mXTytom-Ihx z5BrgtHCcD29%;(JgJ*Qa1biVue+}opu>bGfH|$2tyi&6n$^`>OjB9@B#r4!3to{v< zzaRKsuw~STJvV(u{UK4`A3$OMZ}hqD#`ac&H5YU;@ydIb^wg1I{R=yQO`i7dJV0}2 zyRP{oh_<+%L|4#Zry$67{1lcWysfGR@ z407lAJ@CA!cXX0X|NDW&XM<@?ub}_dGsE~+a}xNX{ddhU+|$>CJ-=yRHDi#syYFaDo~Ja>-YV{D%>5!^=qM3me8zQOcN zFRyQlp3~IK0^feNjQTM58edQI{G#tRJA=^cQx%G`;v~gW_5gE zJ1PMQ#;S%`m3T$^_D!Syg}rmlX{*4I{#AhJV|brH@UKSRZC2n>8{(cC0&B*Y|dzbVbOT)UU26J-Fl03M34{SeUKcOx0 z^MBg+HfWj0%Sai2e?Y$YD7OCK)aUe_dq?BiH{ip2eKu~Q)%k(?O&_I>Z@j$mzqSB* zZoW5za1!s@tx+yMD`Hyv8!xZ#Y>n{l3BIRo8TI`h_wW_9gx8t>i}TEqztyv{(st% z2=^kC_q2vn-xVPGe6G#oh5lX*a{GU;FT(wLl*?SttE#=;%j;?G|D6#R?Eh=C`+r}f zTd&pr6MXbN-v85%n?P>=?xdV5)_)gBd==iiTwzY%eSCyF=J?vHeS5d~S$~K_35ZzS z=H&&4GUVOl<%ahe+AG=KYf&z~t6E|k)-U?*6%p3SYHLk3ysFv!NF?TdS0GgXq4IeqC)p%vxmxBarRZCl!dwqKPnNi%aeyVLr$1jTe3Y0Sz zZth_oI=U<&fu|-#aPC z0>A4DP%geI^5WhlU3itn9e&oW4?g%>*Uc5<3O{iVovZMZo3jS2FTwZe9?OVb=%?|KBNASsBb4wx1>Icy6D3k2%Sv4 zs=6J#xGtI;_DQeFkoasct?M217rXDD6YrBj>)J&M z{W%;&Uk~y868|HShu;anI+NgtJ_k7UVI2USOrm?Fm)FJ9!}$~8i=;U&;OZ!G3bg#i=9`jH=;$IJ&>M!?ptiBKQYX(R#R&~T`hF7O&6h!^25M`$)?Dyd|epjNL zJ{Ed;!M_H1w|lt(nRsKqx0tIs#lyCdvu&cm0~+E4OviAMCk}uc`fi9rpiqvj6w`5_o@za=ZV>Rn>jy?bW6C zMR;QkQJ3ET`x>ME^(FXdOKSgL_crom|L>#(?;nsaJ}P7D4?#bEw{=5vw-tE40m=T~ z$tUox?~ZcnNbUdY3y>%Kf68$;6#z&7s^1Xh;hZ_Cu>^n<*z{|;K6AFO{55Ow^{iQ`H+tOx4xdp)jy zXYd}1a`9Oa)B0%tjo%BCl?2;2#%Q#0Nz^wQL|?=DLiC-1yx*ntIXfp|?8bRO-QTh9 zFUDt#15G(x-v_-I*}b|x5<{G~*W3L+uDo|i@V{x4V8HjW@!b~H2)vp~@xMXdb!M#kntmUf-nmumceRA_G#QMOmoe&50A-{m0sIMK^X{I5jb8D5UN$7KJWjB>$T z+SIjPUe79x+8g$&XpfSp?^Y18zS8rHzUj!r?*zE@kraWmhKU6L{BK z9c5l#{BJ_Ooa1v`;65;kcL&PFXH`#3=XiNtULE26Jj&b}jQ-pMqOa(nK5d2jhe5K> z5Bg%f??-uuk>FL;-|wY$`SJ+wIVh{hgSYp<;{7=IXv;mm9>Kc{dG#JIBW3V@2KnNn z*!ql@(-j9qcs~igrlfoV?-x-{9Z!0B!FvVr9u_(L^SNGwhDTdYwzt zUHLP#6ef(P4d}b|?vR#ve*~hhD-4JHA>N;Yp3LYI#HsIFkoc(hY`^{sFR$@kEYY_c z^lgUcXYXeAKS>t=xk<1GOD^TJW z0t4s|iT2>!zCoVj$MzVWA1C2|iM4_51EKw1aIefS7h+v?X0K4qYWqYy4g(41V(VdE zo33iJ>sb2H3$$%Ej;4V#9z#IF=PTg4rr~gqJeRlrM@vcSKLR8%P>eC|UDDP2NAbrV z41G}&^^F4^0y^BW<4S!efO^Gtiaui}^_>V39~EPadzWu0_H4x*lKG8KpBK&JmHptdZeN#a6Io{7x-#ai87qFn97v{VgEDKs6BK7B8=B zTf=jPh8IwFu`MJ1T_F10==nw8J;*Cf>yv4S^KQdpkoc$?i1A`CuWR41`gX&5w-sgA zr^mmf3l4s+s~VPoh`~L+KC$N!zchEW>kZJdRQvZehI4}koC7q_mU#Xr z9-NC`O4woaH~t*?;-hMSt&QCy{Y~NApizNO-W&8HkV^QEe;a5M>)#n< z&;N~0JGw&Hab0A`ufW&+Kd=LPa$*9#A<>RKK^rCQ*v)a!j(tFKmLN9m;|gKN`;i?x zg6~)VfgJ~fPxShVI4?FH3feZZ1Dg=EBH^JOM}q_d)7BeDd2!w7+9mtJMZo)o&<`3h z-!{_sLp{Ig2aPxHjV=??Y-5a0jm zmFdPyLq7x#h*9!qe6WX=wk;T%=Mg*~Fj&O%Kl_RCErEmd!-*&pjFrJ^Vx<3-s2`pM zzC#o8ZqzgTE8rzM&hqktKQL~Tb9vg@e`q@1*P&c|HZg4s`*q!PPBiY}{2ODRB>HnR zh`vrr>AMqoXL&n~J|A!5Jr#7Fk>Qp1F6pKj5#BhLXq=dycVZXN_Grg+5N)~HRf8+@ zO&dzsA$VioZhcgZv^DI{_3Z8u-o+@Jl#oy2U2Sy~M|!tH9_GGA`TpMk{8CO&O!T}+ zAEW64NFxuV=p>)>)01kI=^?(VuxB`da7tCB9wAD>il}^cl>lZz)K8G;=xb zUDC~)g>_cbPUz2bGry;bCZ4F)pPS|6{^nW?1E@O`{O_H<3+IHwF1|NKa z`~RosiH$3uPcRo-qj|o0l5Kxm!LBvI*Ol?Zuk*|qC}XlB@}GEPzHVHak&E93mUj4& zmsKX#D}6n>WzC$-NEm0Eeha=zTZVRE@FMo{dl=Na67)tsy}tJuy-n+QS=IP8>eG?l z-L2kz@ZLw?T<+rZ_i*E;ARgHXAhK^m)c?N0&sWTL(X=u0m*=sMT(G~1zRA9hSKhm% zTc(EhA7C$h%~Mb4ou>acZHYS2wxBm8+OZ92O(Q>C`lq@0{@H~00W2m4d)&LE=S&R! zvuQBwaA&}@9dln3d`JBuQQw}RjkEe(|7-%*)>p+oh*aXE-FILB3o zEAhAlG(3ZcFwq{&yB2fdz0S+)wk@Oh&jQ~$nR@*A*fa&@j7eBeNI%D%-*kRLj@>Xb zJ~rX}z{;v7#`=!Pj=Q4qu?uB`Z5jP81=06-|4+Z}09}_)Z)$w3_p+*qm{&!5AFz6N zL;ho+^m~sk9>F7t2<>VH5tCWIK8XkR*G-q?v5Rc9y8~2jWO(JhOS*lhXk4s9*&TW6 zNso(*z(OO_1yi!`9u@;d`;8yjf+V)Odx2_>mXtf z&KJa<708qK3WA_hNqgP{iO;Huyy5x0o?95sCz{?unLMWt^|%;N|EC~g@|LR{SK^QJ zfF?Po7r8?R;%Wmx{hX@>17$G&+RN*Xt?YAy4KSXut}a^!eY3mao<4u>`HjBWm`9u5 zitrbG5&-C%y*A3lM@5Wr?~?8qV)daP%>E(O3`p0{7GehZuNvjzqnb^OtG&ElFd^!HFQM%8^f^V+g#`Z1;3o#~SpgzXK#btJ&o3aD_R&;Hjwnx1y{(RZrah7onV(w0e2bkNJOgLoA2Gt!VzA zy&UC&ftpQ>mwS2Lb$W#VcPN`;%ZUH$Ao`q||7T;KoZXt%XYoh-^1ovU*%s^r{;z*u zcJ_O)PcT-q8RPdNfA0?QZ{7%Hg{z3ag)kBSmEdO#QuF`pkCErrAErG**r{avzXS>9 zioDIP4D(Odk0Jiem?vkudEM0$#lN{b${CX{Lj@e)P#=7>@#xjpyeYwH+_wR;ZvdVj zKwVZA_s!U^&Hm2bvz`LnOWn*@&Fk7S*tzh1yM9KyXlC007T^zw^6P?f`RuT5gWTlX z&dVyspm|GQjb5}_Sf@Alf}WSM@kzUAVnn+z&l4ly7}8d_AB1{7&SMw3XwS}|?Tm=n z<{vWT^rA~`dm$h8R!NASj6dGC_GC;Gi0*r}Qi%2QA5AMH2^M2wDg z)!<4yP5})v@_oh(?l}hE_~&1FltMes00|bRkKo=VeeXZQdZGC?v@7?{F7;gqqVK0T zcB>Ej_U2tN(xfvur3vW1|*Y`#LkE3}q_+MsHb28tNt-X(qCjPQRYo9{=NJ7c0g?4ym((;Pdl)K?3doW>ve7y;^Q1c{HzVBF~C z^?ggi|CMZB3chnv`=yKrcE+GRb3w$Q*4HQY%t79?tUZQ{_ACU6&#IZc3%$I)e-Ha! zAN`sKs?FA8{G$E`K*VI8mlypHBX5qA>pz6;AAdvpe;nn4fif6B?&bC3jY9ixSqpr( z*)r;T4n&_H_WYvnMdZ!P=nL)t6O@aO%3%D7m)DCA3GKgSWAK%&qW#Bixc2`I_=&-b zzCN+%3*^arh2pvSYk4N&yJ+qB{x|yM|LXgbEeiGt=BgRC;@%~_cxG6yH-AsxR)H(x zVeDs2zIWodqTRHtjl3_?a-sjVtdDYufntnt?~;DtccK5a>kH0fO44^+G+Oq>_?W{e9 z3H`5S7m)ZYygj_Qe!%_TPS%5YsO7iWdR+fA>t0}j`a)v;JwWn3fnGyKjqE=dE4Cq{ zdPP5~40iGz;AIuDZt3Z((GT8X=Vz?rT22P7Wy=_c!65p6fajO`dLplfu{Whxx}xEx z-Xp!N!m}jRGSb(hAH3h{-6y9$-w@9=zBc_ay*NnKFOMEgEwt}y5Y{-rFC^gE@iXM@ zkjFl9(XR2JBaMjIINpovhjtC?G}sHQ^3-FeCQAMIc5aPa_grp`oxpp%uLt=*{`lj^ z_}#&=eC7JE{(bGgNiq5-f>*E*%+K_4`jKk;d-{wA=4r&sq=cT+J%2tuemrd9*dy-} z@Tzd{l73`~)k8ea1iA11r7X6+AnE6&t{VCeKUc*iD!_9|Ur9taiv z)Su`t=6{Q^#ID9G(T`T!_X-$S%!}x2CMEo=^!$1KG{8_#C#ccziq1|irypHn^^mUy zRAk3F8&{8*4QxVxyRS#|f0n>m3R&+%rf%L#>>l!R`msH7vfE=^-v?dIxQbTVpU}71 z%ccD7H`2w`^p_VNL+FL-y*&VcAtAW{rH{%*E!@}NL)p02G>u$T*}{( zePUea6rdjQQMCZOIcs`3{di@-bSA_9yj%N=aQvK8DbNJ5L7CL0F&#S_{ zOZxH00=}>VSS0cFmgm8D&IYa;J3e@Pjg%?G_@L$#f^Gz1Tx|Ut=qM28xVF85{A&Az zn9bQ8Bp55k5ce+WCA&xQ9RdH}H~q%r7q{m*e{^Ej-*}$s5!T;xuot%&E5>k6wEtgH z9_E=j$3vg}&Syf;{{K>s2`l^OoFSlIhL=~~yQG&q66P7`htJ8lVrDcJ+ps3ahdBdX zHF@S4x0a&*V?g4Yngi@`?~;CE*D%k_xfEr;v-3<3nZy(R%9_B)rrI&)84E1+;Vj%CmcUygebu1ism_^9R( zJ3E#`T0b>2;M%$d%IsPzfooV_S@Omptt%`u@N1H=bYi2=hzp`lv@RR%|j3CqY3CPff5PAGomjqc-vUcr`+>wqMeJJtyu&$cxTCk)8)ae}R7ZoWzwY`WV=R{^fL(mVOlel_|^Nd5Sr@3luT>ZRlq@<9z zVx41sQ?11AQZJ{M#p6IR$_BXkB@eC_dAXFo94#YUr=TA3QMD4g8@!xeHY36n<6`TW zJh)!#`Sa@WxZ=FOb&BETRkcp@a(Y?ZUT;9zrAb`9#rbdz?-h!EkE@XqCBzkTwe?N4 z61&Qv|Jk^`K990<-T0aZ*I8ap^u^=rp3(T)fqKM8)k^HbhD$$N5{<84qwI=2xX%8U zdJL>wzqdXE>M*>#^4=x=?BZyAorAK+#9>{famdifv1_}+#yjn-m2zVDgcKeWE$ z<UEt6Y}t7%!tnr8H!Bkz2SoKo^9%IB$0Uy4LaQsGe_vmZ==bBG zk&;6Cg}K`LqKFmlUDD4-^Gn;QDBHx%FL`i0%!#G_<+vN+i2Z$=_-NW%+h{MRpO4yW z+l7eR53U`Caj0#i=TG4(dffcdb|Ul~V|aO0xOYiEAGgoZC>xN()mxko*YU2JO#7st zQb=4eS6knd!R}lyr(cNM=k4I@>E@R_xSr+Z#NT*+`BRu*+OWU3J}P3@_IEF*Ux?Y9n^VUQWLlkME06cB&oU|CAly+opTDbUVW6WPznV?C-6Q%3v3s+v^wO z_PPXo7v{mW>R;>e?RB2fMP|`C&&%l-a z(6%|~RnU{5`*NxsYrl4!C$!(3Q*$o@odP-z=LJ}gwafxthxNqSq3-{uPl#*#TF@)l zsy4(9_b%y|qw&3+ZD5fb-?MRT59^8)-W)AMT-!Mp3&x7EYme3iFGu~QeJ}7W$;P!k zJ^%amBYIq1+qXsCn;2JkRk(LazZ~@!=!ehAxO$88#I=1ZS53b0-3~;=73%@(n<93& zcS)~^`b#_Z#ckia@jVZ&|LXjIuQ0y1_ks@bQ4za#IU}b|y&@Xl+p+d+Upo)3`#bZj zU-3M$S2&+(9|HMahL=}`dzbWzXnco$_?*NQ`?)=}{pU`)t6SMw?c7)N=0!w|TgTzN=ushky=~v?RdN=s?%7g2_ zJpZ?bQ4jhxbTNs}>mogIdp#NDdCvc1U=w~$^!231A&&0?tQm*O(GKrI-DiVN0FA=9 zGYoVHXb+4zINxpg4iwH=L&g8EpXfj4>UP0anb_U#E7h;Y{RR7}cK`fA@JskR)yt*E zA&$FIT(Q3g=1i)cv5TGyyc*9hi&1ubp17vZ|9$%rJ$@W&hJ2;fL!Hg$GymvUqxl8; zfkCprc#B1SvcEL?dQx#UQc_4r&JsKB{(N_qdnSuSNZ3F2{$v^Wgf3=g+IhXJ3fDjG3XW06JF0x|ABr{=T@d_<0I}}(yvGJ z9Q+0L$@YbL&LHQ|O86h1CrJB__c42071X~kNU${6i=YXT#bPmk-jb2+cbTrWCD zMS7xs3;n<#iL19bPrscz!q+2yhJH&wrI3D(_r57&hkKXwn^C`+do{{-GyTTkMEetQ zJl=_=apm|M;W`oZh>vP6u$z0Pm(y=X^UU0-C_5+*uCgXDLP=ajkH__L$WJtEysEjE zM|z@p2KwQ15?60=K3v1|gcPnuN|X@Sn?T~5GT7Y|^uHC&GjkikceI;l_BIR41g_CJ zaME9n+7YfLs7HKM2D`f>eQ|qT0KSv+;CiR$PxlL>$K#5#+qp8=^Qz|7csc!6++MMU zn0r$aS8s7XTq}J&DO`<|6cX3DAn{EZ?7~2=-;Ues3*eLY@4Wp9Tw7E6J~Z$9@duWA zVdRiER;lk1koc(P61&A-PQU%R{e9jIkpCXYuC)?+?)CiQS6UB&rJiLVnd?R8GB2m! z+05!8AJ!0a=SH|DEY1^GSreGbO#AsX>8B}Ry>FVjd8_6UyEjb<|LAuv$*pJZFzR@k5L_f;>K`*8)%!#@c6I9|C|fejb+ehm^|1;dqIUcd9D{azpN?bsB2cFmR0 z_p#?+g+9}Ag$epP@T>(onT&4SyQJU!jnzlHxQ2K$jkEW_03F-Wps^X@BdSHb3{tx-La#=fNBh;9osnd zIsNX}5#FO==X+9?&=;To=hYYNH2xk6Jv*9ucvT&T27T{s5%7i`z$T5i_aKY+uD%}W zR}tPu3dLME&HVuMGU~nugtN&G>?`nl1*-G*Aivr^G2X*Lg0YDy?p@OFT^_|7=iePa zlX#2Q0mlUXviCN1Wcn9Ix=g(Pf_epW)q$9HjC1O9`n|Y+U5T5)e!H?K;w)~)j>?dIlX>A z?q83g3Sv-PtdWMk>OQ!+M{~p=#QiJ4Lg8ErhPjPGI)1}^+X15V+Ry)Uhdoy zv>pikYaZ5Qou7f;z-MW5!I{x4P8|O6 zdtu3W!n`m>zuR`e*)h(O+gfo&A8+f8aq_lY_m6?bwn z7vO&za@dEoUx4TRujBf1uKQE_fFI*Bpi@uu&2@hdbIhwz`|~x?Z|sF_tQFf*XSDzR zIGU$AZ$;TUBAM{>IA2?SKhYgbeDSQV6Xyw?I6IlQ8)z#K?4S2}kY8<|=qL97@Rdn? zmc23W^(WCh3I7rMbo<6U8NJ|{@c&X)At}#(Y7bLF{Zl}8|IfJ)_b%yAqIq)O{%Bt% z(!PvV;uoD)b%u3BwqIkOv~MCx-PBtO5?_^xVWCqCzvFQP>tV#-q=de^JpU^6h4Ide zBXve6g+zCqm)D=h<47UOr=)S_j2D1T*b&wh*>QwYR6~E~gTzP0zKVO7^rvw@eg$Rw z*?w%a20s#d!+Ao+f6f;fyq`e5;ldN7O4mt4?D2jgyA{ufqOy-WDjkClB6V zc>YX$IX}gA(%*S_ufFp~Bf~52UD7L~bqVYM7HPbtM)%F_*zb8^eUZW2NKp&*Z|Z$i z#1!`~>6OvCWZp^OdnL?Mu^$P&zjESv=P7ydjCyzSzA9olZwD`@SAG@tGxP91T<0fQ zoab%p`NhBFd?+t&QO{mR7nw!pUS3XrzD3y2KtFs>-Fc~ zMD6%mlx>j*-=WUTJnKuNFN|-d9bwG@olK(p1TU|@*eZ-0umc#RarPc$#*KO7d_CEA zOgmUif3E~o=@NBXJ<3+~` z5Z*1qZ%C@n`#`Osp4Ik={@(@?%+)-`^k%P3fAM`3?>Q(NkSE@gJ%4805`RO-eEnF?O*hpYKZqsAn{SnBc?A!`mYLj&p!}lv%);F zO1z)<^7+PZd4Y|3KL&}fY96t)XU34$Uws$miTRwn=H$USp8vD^CV2sjdcFmHY-|#p z-+KG>*V{z%1fIjpdnt`C=85Qq&%`+Lm9IzqOrCqmt{D2~V;x|9Q=AKM?~?xds%V~g z8hrcvdBWHq>zlup6U&ZU9A)jBfx<++c&`G!Gbv&?e-kOfU;XtDp&id348GU0_|D(h z^Jm+!(U)w;^YMNGbTS#;xOYi^vt4M%umc#RarPc$+VTADT{U*y5se#03dKK8f)B@n z27wMj{dguYe?!okAe;})e-rd9z7LAE?Sc+aEynV{f$TmeX!!s6iFo$|3C4(Q`XF2gK-W+8!c;AV7#b-62m`?Tb`nz0&cN@wE=fQiD=g;6R`U2jj zeOIBLLeM3kGth=l0O1+Y0-OVN0gtXnOV@Pn_l5dn1%r55r77OF;J- zHqp5x(z8RDr=TCcr}4!+6}`Bc7)KuU_2iqU_A;f^|1zk{+^PAPi*WCf{{Ff!Pc2|O z%=vlBya<=j_q-F!(~mH3*f$)7iF!W;iLYutG5o;G>mSw#{b<2PC~M1u?>nA9+mDRC z(2oqx-y5A265R-*P5Ou5MdQ{7D1SMPGiRItbi(g&o{(+Fl%f*&yI@_^D?Tc=RouIz zf4CuP$A^HgGRzb5#-XsrdKdi6iD&WVc$vm~!B(hOd{)GC!RB6G|JXgkdl>j$&*Ht{ z*PcIvx9CgayHzjM{t{u`|ej1-E^xOqM1 z+f(7oIM7f~Pw3emv@vKc5YAr~yaS5bZK(PG@e|`c5F{9@1&Ar`UD7|^7{&W^l&ulw zsa3}NFejdkH^<9NyfF`0%+&(KbU|426y&-^@y5KeV52>9}bU*3k3)a{<>PL%E-kgrJ)R^!5ctJQ{ z$o3=JK{eF>DoA`(3)oj)jr89X`cYSRl${>tso0MM-YdTgih_m9xAt&!nXb^X!H7j*k$z#Db|i!|O+W4`v?wUe(W zgSU}lG4VbSBtEJxV2XQ}3cB4K;f*yzSNAYa#D2ta?%L0Z18<&3nenq1UK8u%e%)L2 z4nTe4tLg%lUEy~C3c4R-$1k*nF6`kD2a^(d;`u+V$2DpCHwGj=sV@33#@koW-94Y! z3csC&J!97%0pDQp@8L&y-qx<&p+ZE>Pg6^;9l41G*@b!D`XpGL?d>aAYh3u9m#*8ucc_#l^i1&l z60f8lv5Yug0g^QYue^7uV6Cgd@4R%Kjk3QcadZ|-Z(+NL@SNnTvF*itf5rJ}%cvjc z?5LZ`V268`3f6i%{LV_(Jt#lc$!EWZ-*uxCv--Th7=>b7OHq&bs0?<6Uamlok8phg ze5XiR!mnwbKZUE&6L6gm`BKBntLmEX4x8r!&xEz*Tw2jj4RF}y98ThVi(Tq3-tR@Tt5WgwTx@PFM;=i z!CW)$__$)Ui{ttd>Jf}p7h|{F%M}!y6vY+qup#ayCGWm+E@S@bap< z-tlq;1(Tz=E=SoT$+$X;^Tzc}Ur#Eol(J>S6*08FsV-vorI#xx_&DIYkYmw3roRv; zV}HWmm0nKtnf)dCd-or1harx83(;<@kE#pU;ohZ!pPg#w5sc>xcL3iLQWWc1s2scP zmkB)rtI_id?~56;7yiP_75prkuNK_}zM)B6t;N4j=nd-&@$Yjto`c&}P5-v`J}F{` zdzT7+wlcT2xnX`U=>5>)BX%eBZQ;by<4>>t!+V8seIe#z>zl!BVYDvz`Gn9;7ak6M zIA~=`=tS2zvG~;=C%{yHxP=TSGgAe)yck(^;Iaoi5zpRb&11;}4~5 z8F9t43hSG}4)-n<{QRq^o!$t(O^9o-KjCkGCzi%_SpOk0uBW3O@lg@Gg(rKtg0;_y zaIHbv4pNrT6VLx#cX(Wl9_c?ES9^o@233IW0NsFb^=%OL5Q`o}-SfTPpZ)`Jy$*D` zshU^byHv3Dol#s*M%kcbTpeP0<2un*la4E;q|EG(r{TTKAMkzv?C8MR&%8FA!S96k zFE0-AtN5hmosG2-csqJv?+RZ!x5xELyswElYOeIORfyVb`d13s*MjHS`$gya-h$)@ zbw@6zDl2k||3`Wb-bZ~JZDrvF@Egy*4!k_cocE6Y;ylI1SS@7Rjm`tsIX`OGXn$z; zCMDW+c)uW@pJBYX*XW|W=!B0p6|6HoYF9X)SXiEHR}Qhf?P{T`Cf%+mWy|O%&I7D( zY9V76od@6uS$2CIhgX7bWL%9_>6dX_)BAt(dkdx=jOc%qT`*AJ>mcz_EhKi~c|gIs zmxkY`T!gj?+)Ya0`a;UDlpbRk^?U?+-SCRekGx#Ly6$&d$%p3?3!hBlI?P#YflcUt z-`68?HQ!_Qeo7(gU4*@^_03?nD9nom>#Y@jPjw;Ai5EWTMDyzxKtlqrkO|M~yF z7Jdm@8TfajM)G4XMj4P#95)u;j695;i}nQVh#L7w<&pF8pXx!Fq4l^%D7h3ySvrp(eNM zXMYL%sYQQq)!2UI+uLB*N<{y`rfxDTw%tWx-(Il(fT&$x0{fRq!%FBe2V|nlthZBo zT)SR`eg2|@4Ii%x_bwHzKf&supZkG!N#f}(&eN_JrT727T^lLU!FsU=x4uc6i}wHP zKNZ^bq9fqv_e58;8vEH!{{li8C?w_&2MrDUrd?CtX`o{btLQ$-ixq4zG>YpO@I}7^ z7-|Y}HT|Rle6-;&z8>j6e@5Q$Am!WD`N%)b>ZdKTXJK5DokGJm*v!ck}p3-%#U3GQMuB&3sN-$wo zL`4))QBf38%pi)2Yd}RY2NVN}B4)*eIV&nN%rH66FffE+2Fz(!UDq{y?^~zq)VY_t z&+i}k`gzXu?Gx%f=dJFpuDU%lj<h$IbtBpRCSq(Bs{?kN%X)voMyst~Ap;C*-ax z4Lm&DFJ4Al!lj$Zb0Uq`{;!Xub)}ipVLOfIMdB-*NAE*V+w_-!KQHH8{*95=t_-?MR+_057jP`Ey}U%UzI#C|`9V^7?7AkSsE;pBy$xOEVzP1>&0 zIKSrA2KQg^d!sOJ&V8y%yIamGv2VQm(N4&2BCXWRBD~dzyolh9}v%BVqqN3YINkTcvlVc>)f05C(qxrAuD7yws#Vr>!^zN}*yjlJE5292vjEM+8v_xJrSC4#IKS?freE)dUwoD%&Xo{i*>REj zb0H^39MiAh7FgT_b6oh$AAY?xO}}0M`|xG^H6@<)>-F$s4p(YBQs?E+otxoD6YIoW zy;y2<#f+U0jldscczp@B%X9P3xjt{zID3CMrtjfcLF#c#x(_{qcE$x?S4{36)HuKX zq2@j`1Gem0E(Zsb_qdt+kmBfl2;*$=Bf*nz*m?-S$GeW)0E+TPGO>Bm>0dnxnp zX?U%KUTSp3Mu-snHdayKgnl|E;^>^;g*98YAi|Sp&z!O3xR9^Eq@2 z5>Di`WG(1_2yJuka2z-Pw_^>j-@>nJ8D1r0!)r;F1M)~4aw@?(K=G%UBmNI3*S?DT zLjDUuZY8@x@SQ=)hAC{hePaIyT;)Tc(9b1U|IfH~p_WZG3;(ybQa_h$%r-P$`?+LW zv;i9=ZRBJ_$oiT8E~%eOdO$CnyJGZZ$qpLkH{2rQpYgpRY&&vIH|hgtsa@^YyM#4oRptoJ^MaO~K3C3h*9-{>!%>@{)#geV`;x}_ zjqWr3`T}fIG(Pp~JJ8eig2oBnv(P=A`R{J7mzmH@jjn{;rFpyGctykOBG_&**GmPC ziS}``2*9`rn7Vv<$D3vE{V^e$1gl+mSlMd8znf zWV;yWv)Wtm1n1G(PdV1bW)$Xq@0RL)UN${-1ge{OGRFnI*qKFEzRn za`&Ug`EE-Sud_HFyq?)`ADXoij)}EI{RL++bj=BeykcFf=;Eu2R(^K>BKH~YU7z8e z_}T7|TF4B@BM^)gpKV~;`aM5_*I6EU$r=LpJdT^+bT!kjKf-UG^lRV2gZiaP(sM4a z*IBCx2jC%X)USZ}#Tq3x;;#$6a4WIvYM9^jg4D0G@O(3C1&!B!oz)F`+S2n*;CmLH zRc5Ug{ju7O$NL@Y9{@RESzbfN<~}qF>jEK%A=-}M4~G6w#TO&n z9Sf1#T!=xKXG;{@+f=%z;h?6>xbhxz?1snN|Mcjo*5EgB53t*~8_ zwMkw-f)GpA+{HlsbjYI#M|s7011xTWSt23$>9_cg;q^7xv+w`y{XJxCc`b(@bNEQx zkveBUH(l|?$T~4rXSKOmj5Xi?Z+Vj86=UA485*B>ZHJz=+C01}=*pvi_FJyR>w-v) zZWg&S-~VqJ|KBslhSIfQ%f9~)_t!6QOsw`ioHppH5>Dh5%Ok|%7BJItNs-_3JHzWj z*t75dEw3SC!)qy?8)h*F^ZkFw>r?336kn3Nsc3}}xCiVGsUQ#JKKNm8zCRJ?<@ghP zm;MEq!m(owIF6g&>iE>ZrK>PUtwZ~_6z48&khD?fAuC1y?6<>+*9{_`p$|*rSc3C; ztN8c0*}wY&uQh9u?J<`7^%D&FEnNrV6OQ)p_Rx0=zJj^E#`&$jPW=mf)V%EdDE+o2 z;)sK>JLDkG1kxDwTSC@Re9<#k%+a&jB(`_L-}-37E9UK`TWWmbwGZ^P?WS>(M=$8Q zNB``%DTs$LxKwHk+?5`zaenLKtX}eZ4kSKnF@KD~rNru^{(`eVbiERe@_HQfGS&;` zaT@2h{><=-XNc15@BiEDCS+`{8$3UR9ORim8e?7qA^R)7=vn9K5UI_TGWPU@zs(Vb z*Hd8|sPT!{QP9(Ns>VsZL!lcI{rAx4qEd{3rBb7C7w_dbU$>cIc*WR(b5=Iyk8!t@ zSflcAMnE?-;RIgC;dx*mobMy$ejv5O?^ehN6TiGZlGlll8v+3LJdT^+W{K(7YhcU% z|A6h+z?khlZ!oF-I>IZe1y3(|p};d#LHxDQrXIQ@=g~J#ABB z+Sn5h&n2akqJQtyuNZ@~8eJ*-E{-MW*KOZ6{fe;**Nkjz5959*v7X7pc?!D82}iG& z_n?=to_kmNp2qoY7a3lkhwb5I??WMD%PYq2kb^uEq`cmM{wc*5J$c0(J*&-?GB(ZE z{dRo}ub8)&zM=7n*Cyy`E7QD%*AnPHivB%h;!Qk^!C8&2l-$L8IC$Oewe0sqc^~=- z@9QChJquadFB$JiZmkY@sE zjCplH>Jxr2u-)$=QkyGf?Dq+O`~9-_Q5gSENJokf#8UrTX8Whc39oo2DE&hHW#S9G zvX!Bi8UuG_D`=eG{^i7L8ONjAR9D&RI40I_>MuAyL-)18$#^YWGhop zEAUZs0bcFI7j>4c2SE;yv{An*;(t!~!N@xCe2~>9vE4Mx@342`wG8w2vQ<-jyEjx{*3UoVCJyx=RCmuj5fvC;JF z+3*`upkM98m-So;VGi<6fHX$^g^<${elW03jMZ6f5-Vdk&3>od46m5CmtC0RmDf9= zr)|7Ig`dRZxpAfX%fy#>_d}#cS4Qsc);Pb@G{Y;#qq1R!*GF(ntUJ|Tcn#;F!HK*+ z4&VEOuV6l|aek*d!z#Sp2{m65v{8s~R@((w8%Y_}R-D{)M$chz6& zdJDSe3{K>A0rbVeS1=c7oZq?H@QOKUS@w7T>~mfZJMks2oe<_wsqF~m8O>%Mz;)32YxZ+6OG`}GItY5UY9 zNgkF$I@Mn$yuicl)s+dyu8e*6AC2?fA2a>>D{R@{8{~8AY&;{C5$gx_7heAb-BN>- z_3P|a0v4SECXVCgyH_Nf*@qxL`}?uKCcyUnm)Slxo4tqk&z!SEW~;1w zgU~jeLoGOtoA0q>;(7ME@cUO@J*t=G#0n0VVlq-IwJE@y9{VZO)1 zS^bRf0b$#lsy*;Jdt>O<(mdqX?b+@w5V_n0V;7C{J<8Jc0zA}QfJZywC4O%RbLgS% z2>wpcZJh9fmG}ojq!x)iP~&{h?F^3>!*8b)&+|2>-}ciud2i{foPLuDFYyLJq(;Yc zW%iL8=X*{u=h0p0x9t1-9Gt_|zc5ZbU(XL%bQa9>HO}`eF}xlL`+)^`H51Mp{FAgD z!OuNE_XyT;VXn>Z)b0HT-@`yZIK?lwPvjZnUdFAP&Az)`(R{D1O~1YfTW{^xJ(lU$ z%QdbL-!kDvy%je@{#fK%M-;h_FUI=>c*fyC)&MPzF&cS~=4?p+3lGQ!d`4&WKbFisq^jGnBUKq8r^JiH_PBnGQ55Q+g$~CovHqXaU!qHh?lhk?%nKWjq|(A zFucx!?X6{bm5dAEH)uP8pTlcU`L>k2;yEL$&CMovof_wN-PG{92(}j^uRvw~yzhPq zp>2`I$$fV|baT~T=i9TthhA!Qv&r2z8s~StJMmh+Ic)DsUBoG02gk(vQvC(zGw9|U zoQ&6UjPtIrI2r98q0Byel6#?E8GU|a2z+k+s3J1%QuAIXLDK|k`^5C?{_rK%HtHYxwR}tH);Bn@U-yE(d+_DnmG7l-ez&($ zzXBf|6zEqo-?#l*E+bfItU$lY3Ip@(2a(!bIdkuq@OR(P@Om(8`u#&s`L|2t4&Muu z(-LG=5Bp1p#V_!z6R z+FXdeSmXR2>lvf5Eu|x={v)=PT|5d^X@3QRv?Xu@8ROmzwzH^^v?j3YioDxaV=){2s5E zew_&0#RdA+%=dGym#MLtLi3fL@}x_AjMW*puAJPxsBymcI;LNrhwX|y{@AZ?LugCi zBM9HmK&R{SJ$1fc{t@(2qbq0MnePR9-)Q=EA#9hKeyztbvGUgc%inU_H#^ZTquS5EHC_X2xfmw2t%5VqG6uN5oe zm{?t!pWt*r*QC74pX+2@|Axrg0rxzPo8R+!!|TVe%`L#||CnEwe;1o6$g9q;E7nE3 z+4lkbT|pej&F{5(#%nkHe>K=<>iil!k=MB4ysdx_Ylozb`XaQi-&^#Qc{c77v#*5y z8VLC3|9-33NPH{)Kh2vegnQ=d*oPIHYubLVYfS$hj2su5{@nwej8YlJc1zmdoPv`v=7=yDKT?M$S7@%=}@2d>27`rMq zG`wQ$3|RfuUvLhEKE3}J=B-?Bsu&89v7UP#$Ib8kl;IW65EX^q|N9^F{t9^}2yGSM zRi2uNKN2FfxeDe!GQt=6eg0&4JqNb*{-ET~>*5j!ZRcp5)O#j$`u<-}nRgQpV{lfZ zs~~rmX`J8Z3d8I3upMl8or+^(U84Sia}jj<{vB}G-^7^=k+EJdCu^MF=W)X;o*^nm z7C2x3$Go@V25qO%{7mM(xG&U9k$VH~1Fm8`WCmn9B#q;#q2K!x>wg*|+`0;Km*(q! z-#?mu#d>qaMS8spf9%(nA+$YVlB51nh`#^VOXuAc7=yt%H&?;Fdrjl~zL%PQ#n@Fb z+VpEVj*0cM`b)nCu3}!miTzpv-?xJ=_pYKu#R)SUDC%yvPViEqn!Smh=V=CEFD27Bt)hWsJo zXExSJk=i6S&DZ_@=I@YIV%}c4c8m{ag|yofdfK+k!`lqHO-|{{-!tiJe$S+GPw1sa zNA4=+$(OLpDn|fmqhm7qVw?4ud3)u4 z8ZX4Mu9G3O4UB1HPyG>)!=k_32EzGz2J}*+3)~IUIDglJQ&)$Yt%*QLw)%e8gP0-VJMQB5QkcUelW1_z-e+6D2fnI8KmE`V0 zjq`n;F}z~@2Jfl8X*ed( z{jMLkK~B#>9to{-&*QlHK6R#FAB63yW&71Eze$}h!H*nFi_Kt9o}YwVul0+O_!z4* zZe1l~Welg?AJohAE9UK$PilPX*J9{tdqbKGKZ*A$P?_Pi6t?X5|HF+vyARpr zx4_>#_%Vk@ZAW;mgYHAc7bAJaSe@18DjA#R>%Q-HhF8qnE9*2q@%k0?v~}d+Er4!b z^q1wg!0QjtOO39Q+2Hemy1L=@LfB5#_{8hg(9?FI#tGi}(2b1#vg{Uky%Bn;(UH5VYcH2j#u9omlQ zZ-Z{E;)@aYfy!H<|Et^ws_0V&c@y%iiCL@Gj3fKbAL&}d_VJdS*u=v?KaIn z_3Jy()AoYKNxjcP_jL4^Ww+3;GocrbT^0N8eU0<|E;9YP2)4^J8~e2aLacYxUvL6f z2}k?28oo1wFZZshTH}1b2h8>IK5W_V|J&=uEV~I#1N@jng|;L5&|iu#M)HcWI;+i9 zF?OED`F_8c>tzmXWg4G&T>?FAb2LuynxSim{<7>Ac>NN3snJ!DyH7OEA9ilywVLD6 z>zR$beh(qm67?6H#n3e;9Od;#=)VlU+`FnDHO?P4(eU~SZ1(r>v*#hR>?Sx^7YI3g zukDEbpU^K>d@+L8>OVp+wYe(9;y7;puXs@Kvm-~ZIKK2y!{Xi+vuvb}B)Vy&V6p|0xHper&sB$jn;4p~3=a?j(q z`TjSj^%>x!=4J0g`M=*$%{G}sx7ZB!Y5J!qtTq>7Welg;_x~cT&s6Wk zHd1^bmhJ8Zp>3zoqWqwKd&oBGuj^jbeV~^b9l5LCSL6KQCmLQc9#yYmcvp;-^;q?Ug9h%~m*E6A~?SwqMQT^3jjo#9ouhI7h+_<| zQ()W8@OlZ3iFKy>OI^dEJI>%lUT=neRPg2ARo|>}{)o8F&-%}SoK%2UJK-d+6Cljt z5^YEDFM@7(!VlJQMXq*789S?|!`=odhrEYp>Xl6V^7_cS?t=)olKXuM=8srl`t=_8 zU6k_Ieti^r+V0UfsdplD6VzYdH>rLGdg0hrv+thJI6vTU)2|qhs!uij`ZA7*^{Dy_ z&Q$0o8l2d#uR;Gz@a5iBn|1yH7n|$l3E1u{(64sF%YJ@C!)L!uP58k|UNKf@ zwMndu;WYaJt%lbR;5R+RE3Z}1)Am6g9?p&Gx7AqxdK3ngvCU>j~slV_V&O?I}d0hzKrr^uHt2XQWN1kVRt%Yr70bcEdm%MgCm_vIWez+DA zez1~PjMZ6f5-Vdk&Hl(b!|P}8YfJIU>%XC=?Xx_*kD=>Qe|_Jh2IFZ~qpK!&KWUsF zxNqXMW+&Ln60bEL$He-#`U|h$LHDu2A+O!>j_yzRKNxEVUq{TE4K>aWJTt?ID)0b1 zxG2D{op^%Z8jPLH1(G)ES3>-EDUV>}-z!_QXr(XjDq895zl3*8td#PP{ae!udfK)!S+ZU{m(+Aqe|_(y24ir>wPPRF z?51)4sNGHfa_su2>0gY&0jrn#hyJZWU)F4HaI)*B=3wY$tmoe0IBx!^Q_^(m{>#AUvP#%H^AUTUPnVOW4&OG z);NFkV8bh(A!-H{;MGoi$sfk<8s;F+1kxDwBOpT(elW03%+a&jBsR_0{n76lUdOVH z6tBGA3_WdQHE*f+GUzT*e|_JhW+L=bqpKlz>ALjCY-@PM*imzW;dL^OiFI=x&JECA zW^f{}&qF^k_;T-Rp4T{k%u$9{%=K%oF2Jjuc#^-DA`ru}aimcnzExoY=3e@U05I+`F1q zjq`&JGyRHZh?;i_^sAltvL1}xHOxVt38XRVL%${bU?8uUqi3~AY?`n8K`$6yF>kM_ zPw~p@*U;0pSo4;8@mx~V9{tnrS=3+*&T4cu%NgMO{Gh}7;*LiR4X3$HGj@;F5 zq+$NJwGFQWfrme)7&f-I9fVkaQ~yv`?RwDt+2BN8_kn)1;LE+M-ACj6aeF6Tfe#J} z@R~R8tvwKa%waoiNAS0XZoPybthf)=PRF>9dvR^BV^2O#gB)$*m)A%3E5`YZTNiRq z^L2mR!=_&kh2PdGf9=;}p{MOolO+40FXTY=*LipC$b)J6PlV@vE7By#ls% zOuwFiV`3ev{=)0g(DgMqv0u-I{^a1xy{kQ2Bcb$|T*hF8qnYfnq@$}7(e+Ahk&y8ycL)L-YlwKqX8HM&}I zH(ulX;6EB(pMq_m;q^`&6KkCMOI=q&cY(o)yxtA{O~IFYS9`a{`N2CGUdO|BNdaE- z=DoG|!;d-KsqF~ED*WRAumDlH>r)_E;-haZidGB!M_<^zlH4z!)qmuiS?ZNOI_2Td(hyJSMXoQ`^JtC_U~*+ z@Pq#U(>hJ<0$>)0T)B5Rj+;MWYtyeYV0*Mczvj)mYdhgb4k}|a*z>*+YD@J8E9Qlq z6MliQ3-6Av^d;toUrsMt>9fCKp16sLFZ|Kftb+L?xGpck_d^FuTc5vF3fxTr-YcEzh0* zXq-RcM{{2N3foiZysGm!Ce{z?FF5~#ZmGe^uGhL%a1Mzp_YTK#^CxyoICaM(-u(VQ z@&P9W`Z;g@U$+L@L{5;jp`UTyy4ruGe1Z`?*KGj3)apX)1{&s19G`fuTbFI5_{ekJ zrqI*2uEvG>>(+v94fWUgcipzoOUzY}yDC;VU~j~Mr|T3m=t&kKIY zSi|Ff@Y^ZHD~~5ZPuqTZczZ+FTm5Cejr-G_*U@iyR;deoV1Ewe1jybdetCUly{AKj zW5;u~?i2;{Lq0R-@wLd){QrQuk?>`$>H7rXHRNvUjQx5(d`}N;3+DL==cF}Fzn%iW zqYLzF-h99AV)!wKk=l;n2mTU%u(D2!yIE~6#9pa!{-iOcUoVH>IVoQI^+xDvyIkW0 z?;p@zto}ORue$?!snOMeySiI6&Y#q2czpr3nqUHX4eN;?_-dM)nDh^b?-ngHM%--7r#r!I^)Ul@6hqy`3dA&!|O~O z6YCYtPwILRy2lJo|yKlCiquZ!UKLCRnI^-Jh! zTcmMP?|kUyM*sBt9d+MBFC0tXeWP)HXmh$=>Ny_0VEXkJ91|;jpCCAaD}$5uYkd)X zzYlG5?{FM9KlB&VuiwDW{{DY_pECSLO2V(lcwEOEeu>Rs&+|9*SHcfg@LK;D*rYbc zSRBXApE4}*TF>W;pHh6}wH|HL21y%r9-`xV`u&djZqSRTBX{-Y`-xL(46pkF?-NrO zb7i~oPJpz)<8>hVK4JR(j{5DP?-ty+cQ}rlKjnwSEAUbCve%3K{SNY1-yOmnwu#MP zPyLpVb(9ww)#-3(OKstI{BayNe|mi1 zrdyF~+!gC3Kd1Q6uhA2AH{jkuY)IOuFGBm@YMic~GrmpNO~X!XBgMz-reQDWY1>KT1aEujwo!jwCu-;e zz0~L$z+FSUmxI?cFE_l7hAlp8G5`J$V(pcOvj=qB8=T1NQ0V&vU+!JQP>u6vK5BT~ z7dHF;Up#N~)`c2|!;d-i*LI}NL!sLv;RowDJR2Nrp>G{kw^gDlK zzhaJ_aqB|vX}<2y`h)3L%-b6dP5EoTUIIOB=a}5s4`)J#tG}*GHDC&?*1SkJv{xLM=;S@G|#vwl4PHQ3+( zkNujrPSt?1JLDkG1Szla&|j4BgMsa0j-J)#LhOAB|LpY)ub8(tj8E~(>!Z-qc8|u% zc{CBa3F@!!g*0Fc&T4dlyLc}LuV=^Ki|4%!V;6Xrjl8}LAy)c6L2#x*H__lkUSES= z#(M5u!)uzKKimBM&jvhyHQ4w6BCmPtL=70bLk{vxkn)-i{nUgX4CEDabhORQh1fJ- z_ve_u|Ji_fd&Be;ue?@4PumBf4f#PH@LbaHw)*QjQ3J-ntVZE3-owG`Ij^SsP~)2L zi_cnY594kFv8wWL%AtGD;E-3`2O3|^?ghLLgxazH6jE;Dm)A$~`Wr;XdhU4~H-FAt zb05SrM1y_*F!pQSI#uHz;71PRnLyeiFQKMXe=wl_mYzkftw)$Et@PQ{qLn^hfbT^{ zL2P`?D0k2AK3wPK5S*J`y%DZ`>lqE3f-QPt094uBfORjxko(r{}or7cw#*;vNo> zT3sVJY&=Bc{fM?Ad6L2XuyG`0&27cVItD?Qi#!vEo_HrgcGdiVM}o7Bc*jEy566Oi zd^8sMkuJld-yx7f^Khv^5@8<0Ak1Zuwj(?r1znnl_vlVD+dT^+HA=2$X`CN#PeIpLuKxK`xNAQ6H`$Qzxy&?+%fg zT*$S%hWQKLGQ95qzg11Vt%L3F4k5-48ZY(l3Eh?{PA2@B5AiXsXEi&X%S~q9Kl(s( zo@3tEI47OwO_+0sTKCMu!+6)UgT>1|&zpwA-Y3KewweErKG*P#XNacmh4?lL0IVD1 zaL6TZ{*U_3MY{J;`|7(4)X%w)8W7kBkMk#-ObhYX4 zb79-loBYWn+T z9Fyxy)nD*1-Zq_^^33@IpTxTja!rU4?AtWnUwF0Y@3HV3Rj9ws!T|f5eZ^dE)^@^u ztqJQDO=Cib9qzS5x&EF-kRF>TiPXgM=#+yv&FA^C42RYa*v}G~Qo)P2#&5^UtP74c|*}%v$Zh z#s1}(Qfl$??q@&3E@Qo5|7h@@F?`Q~pZ!08aUS2pO!!cDvx6UVS)%O--;1HEH+j&E z`x*Z?2JUIgeBaTWu4~iK@B9&bH+$qI90#s&95+8^)zsh3c)nY zHt^q!xq8zt8khY-MCL;L4Ph6~9s9I-T@CkRCYk=m8g)}`>hI>w;R~+Oe%gq)JtVCk zWdFdy;B5uFyfYB6o43+%KW0YiZ{z`P3S3|I7bMu$&*^=z69+^XHw-gJAC$Vz_rWj+?)v(eQl`Y`YcWJ9pm6 zb^m7Oa#U;vd-lTs$UY_yn#uR+5UJ6HTu;|H|Bu}a-^1XS)(OCyxlgeD5fEYw(|D;L z&jZaTB;5RYXY)T`mzrHOIlWNh{Xaf5d}ADH-plZfIc}&mJzogkeb5iHcqUKQdl%#% z0fT!U$Ibua6T|m~u-X5^8}DcM7Y=rw-#it5%;oCX4EE#$<9%~_-=JqW4aZ^ajo;m3 z%np2^uj)}({bWd*51EF3=Z~x(V|2!`YbIBZDu%zbf9mg6Jl8a*b&BjCS7g4d?>Pu- zpQ`av_k+-lJ>}r={>;JY{h4NrJsH=onSD7!<2?TS{+i(kbCBi^$T!Ce<{Aa_mkmtoqo^O; zo9j7;F>{_{ouHWUE};^ucr0U<~G=7r}%I=vtO4& zXlv6r!E1r8QT^q%NxZKhQls?UryA!k-^cXpukee{dc?tcLBLw7{({p9eT%_izY^y^ zkgtNTVE#wr{N<+`UO$CjdjVd}ZIah#OA-8-!w=ey;QtG{&V(PVz;F2z^io@h#c|yH zo0yM{0J>;Id_H4f9vT z-}7bsrVzIMSG9+_TK)pvil*I+*Oo1y-yrw~3>?SJUlIS#Hu2Yn{HXx1=5`o(-4=e# zVbjyRfPlOQdGaLCk z3Bpbf$1FV6Ze zhn!b{SF@ZJc)bID%;83DM|iysx{DKju(I9zAyS)bVeI`H=dUtz3|IA9Hv`+mSk7gzn*lAFOz8;QwCaT(c$E zu_qs&LFStH<@J&Mim^K5*0nHq^L@b8=KYSAI@n%J`D?$_mnW6wQ@XqD6_G>FCoOT>;Kfxg;X1y*stF}FLQnFUCTEHXSTTy zErQLi`^V=Yvpg31^?Ud+hrIXyrLPixKq0RjD;I?$*TUF%PsM#<-1g=^^k3LMOYxD{ zRu4UG|JA(ZJo*v3@6})5n`s4SS&f0a)>Smlk9$4chgx@npR6l{_FBOqu^?%qZYB8r zXmB!KTQ`I)TURG0j^pOX#ovoT{lG`f1+JI8_hwqV!IyaJ$7ZnS@j8%|5`M6*8b3E>k{Oy^X zz6n3(@?2~Nd*(L{V(X@v_%k3{7D}oK|VPzkX%I_qXu7*YJ%wcc^u?`U_qM^zT@_JiamC2PQY}U8|Yz zU%#{Ay9%}$h4?lTW7dr^x|O-)&Hr0lpqpj#AR_tx0wOiKR_6Kz4Po=w-(~pz1h%x^ zko*1(asLG&#wRfxdyYvzKspj`{`w(?&{(r;C8s}WyuV?i#P=ND$BPr+b3Be&>ksN5 z@a7Qn6N_i~MjP{f!rz$@3`guaX577@Z-y6}1V6BYlR~_ki8Jb-vjqe>LDEJ&$04(R z(3942(DPc}4HEhVdt4{to5GjdC)Tw+L;xH)!*SgF4bxJ;&)FKe{qR5dWPLp$s1bf? zV|%+o(sMwM{P$Pp>ug&QLT~Ct-QHYOuc2=XC z!(2~@@J0T{8HVp;VcXTjhXEw>CGIc?F^<)Esed?h15#Z6dn$8A!Y(ztIpB1Tc^~km zeunScVC!zKGt8qyt;6&1#zKFr#WU9#>&2WLnB2JMaoqe(qYd9!514a8A->H-n{|(a zFqeyCGuTr<8Zyk}K{N3&C(mkhbC_$IpZlAd4Bz8n8*bwB`JMnfF~%EQp5GH8X`Q@B z{(CEPFbB?Rc5}$7nRnlOis2jct~o;u-*mX{PD(+Y2okb{GSbk^Q{@V zN*}v9?5k!C^EZEH&bNBlCYt>7&o?{|gc{|UKpNrswh)rm0ea-WH#6rG*oAX9hv!sh z!oOuqI^WtnY`2;7?He4E>xJqs_mdx?t5136zc(`n<2^9Baqn;(H-F1RroTI3YcAB^ zW?_K+{WFBQr1b^4zOhy?r`_a16r68uD?%?dx;e-d$8qzw78$;OgWp0EpT~FGpJ6A) zZ!sKu@ZGi=bZOp>_doEhVRRw>y0A;lj-0mrH5!Zjt+yJ!IY!J)e7E7eVy$RDZN%FO z`rlHXIq#bgZ&S#+AtYeqIBx#dR}^?2TC`?JY|R^lH3 zks3p;IF6gYZQaCo+m7&C&BW*PeJJe2*fEA<&-(jAwn}k1@6C*pHGe)ch5jOc7*E^S z)^?_y<@J&EW8FXF+_j-k+swNEZI7D%#u(M+O@E(+V{+Z!B*%I&PjB1N)|)$iww(fd zw*DWmWo?{|_}j`&e;)}y`+tDrx?A3RJ8fsfkGY&=@?d`l9!(xJv)=O|+4_IT^?Z%< zx9?#38~53^{w6-Zzc0x!MrgeB_hrzh?*W#1Z>H^9*rjIIMozEPcz^qwhHtD zE%J@$lD12fub$m$A>UY=&uVmS%r&mrqQ55`X!xEC+hry`pYJDNC&uKMKK4A{o`$4# z`(@snX?qEFsoAxW)8{naPpCG0*THtNIlte+@g&I8>MwX7LN__(ne)C0>wOpUQi$Q6 z$8qx$zBhb72irr1_|Bd8ww1t-xx5vd!Jd4-4tc`lK{N3yAyT7jW3H7N=kFM7_%4I( zX%nB%cLVIiDARbUAI}4AAEvncd2ibS*rjIIMo!x_-rvz_`2H2P#|+;~am-rN^F_d$ zTLfL1#ml>&{0H_00fT$j_Me1z=PHKpHrOf)@tr&0o%;v)F_)#lUtjzo8tmjR(TET8`8(pI4_q7icszpE{iFZw>i-2nkp?j+>u&an?Tl)`P5K`a3VhWAMcMY2d^lbMKh}0yx9-?u6Vr%yQlvzhF$XYhu5X|-mK#0*x6T7`;F)-7IV9a@OoPAkN7jELL^u!U)Z8>*_jeth@z3+^a-0Xh zX85f4Gzhsq%H%|z&V}^KsW-R3&w%~J5F^-W-sA7O$n^KI@H?bnf2SKN^B4tTE~lA1 zsK;~3+yOQZ*jeuwh}0;#j?p-OSBvTI(eOLU#^?3-SlEd%TH~d^uZHei6K8Lz#J>q5 zH3v@Trun+RyT9Rk8vG8=+Gag>LRjn7d3g6jH#!F|m+!k_zbV8B_T3uq@4nFRJsy7c z{{W`zE8S3;2hP!u%bnVeTwi!DnLF0z0Xyq`93nNkxy_a z6XRix7rtMB?tT+z7x0Mx21IIhbIIw;8t?Bp%{gV^$-0$k7L^W9K78A{tfo; zLX2Slrt$vX3rv514Zn_p{hbyNk;gm_Kj!kYwj=$G=c2iv*gRlIz4KOwUTSpA6~}S& z_ckWJ=i#|x?&mf>m+yJ&!VV1hr44+~+W_(h6K59?iN6`*q-IA>=WV3ne$t_a?*ri% zpTSt?b`aEx_R~hZo{&{?@N)Q`wH6cUr(>9=k!9i=CfS zkLQwk>)Jd3!+Q6DNR5)~J`ujiPiioH_lDmFHa?Hy_Uto^ z;qwks+~xOy^^SlH3lLKK2!-?ajWYc`1b+Jz?C-RI$9}~eJ#cZhwj=z6nk)~n6aNZ` zaO~!ht1C3l-&b$?8{Z?$JH*E4_4l=~6C-`UApBns-32C2-tZ9+;!l7`&2Aq1 z$72xYGD+JJzVTc#?^>G&?8JWtA~m{s%=Hc49PYywv|KbX6wKE|}tcZZCqpKZMsu$Ps(+*uI8oXL)^O{og}`b2pED`n`hr z2M$X8-M&3+@f{QJ+`bl$$@RDDAL?!25W2>kdUN`_eO=gvENcXw%P zKE^~oN6!7|f5s&P`Pc*kP9SNcehuXHmE{9w@ZP=^^uo0xXE=_Vf1oCvckP?O?^_$6 zd)~DpXJWuFZQXDT4%;_0arTWR;$wWyxOeQ^_FXjGKiH>eop8i;9p>hVNOhng0vej`jUe>uq^>uS0*8&C~p) z9pb$Nxi`cJ_DdS?A3D$QeJA{`Eqs3KLIZhy8^T;3(ssf)*8Tu=H|OLL)@^ye;#k6Y zuk;D_!PmquuaB(%Lx^zf+R4?23g#cGGyRR{i}u@c^3Uz>GT527JQGMGye=ysuiH4Y z&_R5R&*%eguAO~aBcb@|rygwj`(Lo#Xs)k$I40K>>M!RP){5KT%f-vNz81hPW4&N6 z(0D&}lVVtl6YQvZ+8b=o+y&;Y*YJJ_XW*G^7<)_DK$A&Kw#o5D6L@jd@fIA*Os zs(-+n|5xZf%f+*N&tElQGALl|f%fln z@(6s-|2yJH-{1j#QMkW#p@aQ;41`=9qV0t1OX|wuLHhed_zK5v zKDjzkoi{Yz6-i5ZJe3- zvi=7lQnQ;+PSbqdKX#bmyArlj4BuGa54GNvhxZ)x*X82n@ck6*4~7`QeoEv0V;35} zC&BNg!hGw*mwdknVJ_+W1>qal@ccV+@({jDp_dxneCAqe@S6?aufTR!PJAxk)vy!8 zzW>(^$90hBY@C_+jtlcD$7hysf5BKfpY5QA1%J^zmfr{VcN;`Fck|h&O$z59?{E71 zKd{|y`nvs`R&FSwh*xN#kV0US}fBYiT-%aoSi;|1L{+&_6lRzKU{2g2HR zP`mVRU+B8oy3CtGY=3{qt|3OS_Sbm-_i)(k`v~?g>=5^O2%aex9Io+FKb{8`^tHIT^UVdrVV9c2 zxw&Ad#`~uRr1N_L$Dv=%`8@)0tTjDf2;O+;4$sBQIiIhBeR#m&-YvMw;9X+)9tzvQ z!hGBL=7L+`$6V6)3&Qu=&>f$XN0@JN&60oPVeVMSCHG|oT$c!taS)BBKPGaJvVry<0;PyGew9_VgNIH8Y;11^EZO)#I;IRA7-hC{yx zAh(;p}Zy{>VBhv$g}FGl}tjf{8|5UEkPo27An+7!dW< zC+I#?d@+ub_4|$s@E%z){-1I~_P>~MZg%|F#4oRp;CbQ3$V<2lx#Ku){@G1Zzb@Pm zem`mc+OG@Q25gYDk%z!V^v~A3=-VA496R>i!tFK8KRdzn>j2<=lG)hS9uUTFqyED8 zme8%AaI|0dg1&q370kUf&OiHl>Q~@{gJrK5UE^XH@%M)?hds0%(eDb~mWnS%=83T} zt4(72X`FvEf3~(oyde;&(Jcgb3)8&a zKX;?y^)lEt&)Ou;a0s!E$-@~4U7v)byq*dDkl-trXKI{(Zo1(W>kA9}Ez7H}WigES z7`sCb@=PF&Q9leaQ1M02IxmJuZ4!I2nDEm-|5wB7Xtts8>3qfW$3oghYnC|Nmfi=IWXi!&v`Q5OOe8+Yx=J zOY0XS@iES4+)8Zv{?otkXVb6G!|y?jPyPBf^t3&nhxZJ0PeuQ1t%`UbL8L~vkbU=_ z#`za6GyS>{w#zab>nev3>uvRyy54~9nS`U)OBM7V1z*9e(m4OZBZk-a;P>LP*Nd)A zF^u^25av*>?TEe4)`vM|0x`pIUzB6aApMGKDbw?{~ip#g;^%72jhOIwVTO~`i&q(sm|EHi+VvXV|~EHaoqfi zccuOXKDb}@y3sX8MiFNZ2y>8U0%?o-z@6fYo^>7ok=i8o05RdGfARZt-7MOdZD_n+ zH;XXO47PnWPV(3bdL$>~eYUnpJdD9vjcyURTNK9<;JtLZ;dL}@@mY)c4}lP?e;&@E z(Cw9Ql-Hrq%UCa%Lp9F7bgSVN&k&33@BP_~&HQW;o*zOE@=PF&F|WapLls~2taBtp zYI7lWq{08n@Olp0(D=mbCD7A$j>ZYEXF@kT`e!eV5D#PUBB{|WB6sm#4qjhAIsN^h zMN?oizvs8;1{@RXl02M?pgYsxkXYi}47n=!3g*ok=U=`){aq&DgM($y*YuJI;>h0w z2y?hW+Y$YE=q^h5!AgA0(X-klHqF=l%b%pb%e3eo`04!!sLY>uk3wj>Cl7BTbQ2U$ zCceab1|l`Oz}*uX=U*9YcrAn9=*VmwbCin_w95c{= zuZ%OiVm)Ay{r`X2`I=q^K^w%!*d20sIS+q2^ivalu(D3f(HBW=5}W4h{*_L{E9UKs zrl)x2732RR+CIp`!+5{wZS|LlFY%fnQlnc$?rJs8zj{pKwPOX?rWjt^aZIfAd?EFg zL-(G+iM)OdeN$*#Fuyi9=Ktpc9~=}oU+u(~ynY8^4(-~G;I~0np74Ve;~3_=;hA?4 z#_^8*AUi`ggPd#Pm)A$~j5&J7t>m8O>;BdF|9e>%=Ix8xQvR`DJ66tYKba)yk9rn; zr~WeW1zyMM&G%V&3{KXs9e;yu_23#X zaU3`Q+9m0F0X{e=(64slOPoz0%wfIQ4EEHo4f#XD4_4Mmk=i6S&DZ^FZRvXHz`VU< z?G&%P_Jp3cE%WerZfv6dVH(N%ZpWSwsnKj53x6yP;vZ14|*A9FZR+Y$V5EhPM4Wu16F$ZB&P zj7{@(|9X?*74!Cv{ZhR0dNTC14a~zk0=mQ0Unai9I|Cv$x(;$TOym3;2N_=PhHXbv z*LgT5*2(HGb)5*^5e6sn%6q{X!B;THX`Fv!q~UcK{EjKWtDSiAyu2R59ORtb1x03q=h4XLJntr_%e&?qAwO{Xt zp0-;xPWWa$*Q>uwe2Mo6WL)rd9qhXYHO{}epXt{bunji-It|Cfx?lYT=U(V;GB~kc zpM(C942PJ{X`FvE{-1K@^B`nGfqu0UU-sWi5auvV+Y$UHp}RNX2P@mfIG@!fv1z{U z->fjaV&2~IWQtc_i=n6OjXXS_8!xH9Ow5Q^36UCI2e~WNIRDn3hSyJFyW8;Eh+|?E ztH0D0&O?I}d2NAjW$+cu7LD_7oo23=Quw`HfLA*)BCqox%%M@+5&Up1B>Z4yotUF% zwMlH3#`(8q8D2Z!SC`_I*RP#QOmvHM$OR_pQeHw|6zX{tDZS z#OvZB924s+^%tDap<7^ZGF}(21^o}fH(=s8ZvO2!PhdXZLb?j@8ZtKc;FdW+(zXVU zk3{^Z$q)A#*YSDEht9u^!}kG~LvDghf}DrH6SW<_ANU3PRf_)j=+;GlJpN^fJeQ{S zf3HudbMdC3R<`ICvzAS@asT#*sh<~b48Q-T{9`{a-WD;iLDI%{HiWDn{j--Xh}Q!m zoVyP6<>DPQ%)iq;>u1LIhOq67!r(>yR*(%%yRl#QhQ3Ge5{$h~yK$aE{2d^hF59o^ zi#`$;SJcaci4>_y=uOZ`f9W2JWK*-^AZAb7=h5o37AFOP53`A;kA$E+$ z`FGziyj}>uQ&YU2pI1Xq+l3k@c;`bmQvG#aw)jTqrA9~Y7GJAz{=KaXudl;)q^au; z924tm^%tD6(4B8^BCn4@e`E0F-YtGiDdV{=|Lz>hgpXgh*m2Hl$p zKUmo=#`&x^x0tc>G|s>Oo8fg1Y-K54d0hfMZF4kE@S34(P=B58F8&gFsnIPacb{mS zpAqLv7!NyFf$jCoMqYn`5NnD03(jKbnhj3m^+)Kx48GjE#XoACpK-t8^%L0U72ws( zcYph&XoaGcii%d)9=_jeJ4L^J^4o8}{j=}jLH!bbu!7glKf+gP3%TPsZhppp6R({s z!f$bkkGyu01K1#G0}q`XcYjfTo$q#%BdIZP*J++pJ~%I(ubs!iZ&B7H+uH*|tThr0 z$Ft7WAVmfz#-?j4Tf=0CV6@d|u!P=Hr6-?hAUc8ks6IcHg3cL`S9hdN)A zcOw?#{Oa5Y67t0U>=eJ;KCxdh?q%ExcSk9j|KQ)IU-xBhdHj*DArRX3)wpmTckTt< z9_laiZPeRPoBi)Mthexgw1@v^jB~zWyooRTG3WO{_5b@0KpQyc(eD4fvEJbj>0`%p zr&HF<8S6hh$DCK!z_v=(B$|1W$+uEmp|*e0YY2)9zpu`66h{c zf1Pi4PJmu&be-hx=7jf=`F~EG&%<_HW+Tp22(j|k|2xM+cZtD?yiSH*)(*ILos$iY z`F~Ep2L}asHS_HpUMFcgg?Qa9Sjj7%GqTzw_op?^e`NljQ|A-#8=sdy>wOtQo1N28 z|0rat`pXy1#4CqLjV^FklJI7pYR=b>;df1DV|#57V&$#>cTR`yQG-KXab0%xhJJGh z`?m%X{ILIz;w`@qtg{JH9w4ML3wLYa?;6A*2uo55l zpibddxLd4oe&*-qdRYj+>3RH-?=K*f0f0>aXi4o!>#9eJ|0;zLPa`hWg?- z563vx#c}8PtVOifwGxhr^@XCyb@?fD?FJ{iUb-;80*f2>4##ox#n%~LzlMEr0bb2I zN)E3-$7V3TEn4QeVUJ|RC-B?#7ql-mh8l1jH(&g5;4FKN9nT_prhX|eq@cE%@9f&tLkzYJR0gD^=u50`7 znLm7q`Q8rr;Gh7%W)H)|>*VFnx{iU+ zCU-aqroI=Xd-TtKb$eWqTXHt|!ZQo*3$AO+qLm-RoU3bK@K@mF_JQ?c49+-q?7OZw zmVobB$7X+*f!EDtkoe5VdNA&XT8}Z=Q6F;GI@zmozMcu2jP-(frpEbMV>2A)a~!1K z!OM1R`tP{m`s^A3Kjt9M1kxDshd~BL{0xKbUJQ}iT!_8c;4ds%H5@U1G-Oze4^P{I zcU5K^t#P6s1^tLq`f`5Q*US&QFa~!?jlx|VOTcUCljeHC*ahBYBmM*kvE-eAq`v~X zQ3fYoFB74cv7UR^HBs~PrB&&E)P-k=F8lsnPR40|*fj}$%t4+B68^2wU6JsEfxJEp zk=k5{eK_Hl?QHHtcsA|2HO0qyOxH8e(>6upgxAT?O;UfIA9i63&T4dBmZ?p@b=8t2PO46k_p>U!9mu8~(WKMeP~ zkKo4~-qv=c&NrZYD&Yq!dBq$(tIc&WHqF=l?5z#2n74Pmk>ZutCg^D^%frKX-}RCD z>-?|_<7!r;>mqlp8s}%p?FZJNDg@ zH8sqaoBy-9WLNmbIUm|vvI&G(tE+$LSK-RwWc|8iGx)9-d;=zqP zW`4&0Te3BTIcyS}!JhiiUkN{0Stp(|vf3mzy|3ph%>TJuvLo9_@yhF-(9^bK9^Q7) zZLR(~KU;Dj^ircEcT4usIA0Op+rqfH1mh8SmyP)!1|gQb6Oi<~L${s5iM$>G{ei)a zd$;6>tS#K{DxOc*3-G}~0bb4gEbwmGc+R>P=X-D1u7w02>|cO9Wa5|CNAh|TJL`pW1L?i+`1)*Y&IVH=j&nEy) z%!ck=gA;jO0DWWd<=!n>pmDz1tm`hRf$gILyqbAg;I$Ke%we9kBlvTmo1O536}&Dj zf?jHKOAw3WxcO?cuDS&C_9b&teB^bhhn}`iV;J`2VJW0D`lor>#~aH%VhMO(x>E34 z>FWV_en{(^rlH^YBgc(jA*ETnI9@sg$8n8-e9%YwfO@wy&EtK|8QFXa^)02Kc1YT& z3pHuo?By^|Te=}^veq9ka2z*Zb6eIf@mGNq*?C&_;F~v3TiOkNl1FSO@V;~%=vRvP znThRUyv=HHA$B_r^EF?mdD_y=;kQnV54|ky?hHLKx6-)q`{he};=9P7PdR$fF_@?w zJ*byFAQ{}f5F@n)?w6+dyRUt{XszJMI{H9}ZQuVRUVq3|wtb;A#Ide}A$x@*?s*(H zU)!FwPruzD+xGY*P#d(;bMx^j<{o z5LzJg-a_D`gbtzi4hGXr0Lw*|EX!80+W)>gTjm^Hfu8@v|G&>OI`{0(>^n1CW_QoI zS8DuZHI|JU^%w)9E`xkExH5ky(56Zc7PH>nL1L5WDtlp;rXTDW|F6g_#Q0hCQ1Fwo zgZ1wNBE~q1xmV--eE)xg*v~JteP0TRcNB=W?icu_ zJx@a3IE|f%5l3DBr!5ztzHtdLTwyU2^;XSw|p$AEgHoiGL1A zY)ocR*K=54Q~Kd}F>)xCq+3~Ksg@bUkehOtxsoN z8RXLszjpT1-`FE!ZjnSh?B}hmdjC(nCqR`NFX!(^P=2kgMz9}=cpsH1e_si{b4vMJ zEoi96Ga%{`&l9A7--x`6l^%qF55Iwr_`mWfC;$5c*D}!LpvThtK!3jk5+94NUJ7vO zM^jXLBeu`FOzEF*?>A9S8+H7r|K9;U5#?lIqq20ukmv2Jrm{At&CvL4D#v6tE%??0DSs;0AXfP3oYt_*lczAI@BZW z{RQ&hRC=(O_AUU4jma$Px**7Ve^>np`C?;2U2*SI`pNgv z-&L!DZ;6u6`MYWh!2n-O@ORbLpcSKBCVo_69B+lVz_x_%st`+UJ+vXt>#@FH`V;LR z01}@kY}2ak0!TXj2-V*ELr4D(2>m%6L_PHr9NN1pXfm;Y;P{cVRK=9Aeg$(&;SbvE{O%i$gAQ6Swum9A4D5p3G(9qkC6AA{0@};_aZui5&uh&_&lj%n|>PP)6bK_ z%JvTH!>Sh0<*tl)--GDuj{?8o%|qTRS-jBV#G3{B(#i<-tRSC${zr#LzE44KsP?wM z&#f$A1fw3cAnNjcs7LZ=BJcf-9x}cfkS{hSRn)a1$fckA?=N#+S_t|mBOhlp;Z%`N27mzrTjeyYl+!YGxAw~{{!X3z9i@`?R+8fPR4uk zc;kKeP!~LidmBh>O=i=VHwL-%>)qn>nc457Y>F$R9ruBV^^d?WIDbdpg$jpGCeE{< z+bpkOJ{#oHuTPE7M}QC8m47oD%XWwHVm4xy)#1KSkKo^p{J%$hTZ*>jyL;ajP)0v| z2l^0%SUhJLCBL*j(*CzV;#<-EtpJvO{cU_cGaKhOv-vwkzMbel+WQHJWq$8TapuE@ z*)Ilu2~x!S3M4*GY}F596!Vr`oNBn9Kb@(CFBl)(?BEBu9or^(Yo5=dT8ph2x>U-w1u@0Ec z-|rE>N^m7!2Z&`l{xiQ8R2}#w7yxfhFXW4j$!z#;PBG}2;98ZMs$E4F)@D` z$hSs(TSzO0;VTGSHFsW1V1qu#3`}`8$KwkM`SA;!gsJZ$)-e zkV|L2tJ)RuXwJ@2p6#mNznr7?RrdYXc|%7I7(Zx1Yv+0`-ZFQuh-G#T z{Yv3J8sxgf?XPiPLw#bS)csnJPk(qw+50y5{w28mOX0p0^~2AO5q@Q z=l7gPZUo;MGLJaaU`Ga5#eX}0)kNIkgIsG9cU_QsK0#m3{k?}Rq(3&qcs!SJ+ZmI= zStIbv`}uhsYDb(+Ef$#tbJHM~;+el#OTOQOR>=F;Yizr9*1sEvdIW!A)=pc>dJ$)x zZ3)K;?tMz}Tuq)3VBVNJ8Fs!c{y2QqWzMH#CkW2Ag zDXbso9)Ysol(1{(z+W22`*knKkFmVGCUf@+a_Oul<=0(M=Kk+)^pMxM1pXeOo=$$H zlr5!SvF~@bS>NH_r?hJC=+}8igKu;3t3}QG^hF zSRclComTxLo_o(l9GE+>gnh^S93CC)679SebgI4QmG?fSRd2;}@3|+S?9k5r*I8f{ z$@Hgld^N5=)#dC)G3MiB?wKH*Nz6R}{qtDR*`O;yw}JjA*0EGR(f%hu;$u4p;ohed z=Uy_~aDMs%l=|^QtD_$?cHiN}JGb}XTzgylv45HKAJqL#A*sQbsYwgT{Q0=P66@*W zQ}W7e$ej=Q>4juoU&zcUB(pQCnBft|nJLLJiPiS1Lb2IdrJP%GLy#-q8Q zBTDqQ7X!bFk?Se|r^WPvrYs@L=cu_ED%u#&4!ijC5yYTYrX5Zikm+F|aEeq8@Vdw-{J`8_$c{us9#79aS{k!gNR5+Cv3 z*(^Sl*vLxKIXlMqKaX?vvnBjp`?Gk_;lP`R_zz4bi;a7q(m6-Q_&*o%e{QGvA1$CJ zx}VSUwb=Y@{1+({5FgLxQ8!aUpW@!9bk4^y{?8i#*zjxp7_@ zKXS+r{M35%IPw1ga_a#4blzGXzL3rxSy;v1p?}ZAdT{RC&iav?u70LeB!? z`(Ym!$`@aR`Qh}S(=Yphc8vvzj}x{j?tMz<&UA4b^XWXyr}Nx=>hWLe#UmDk5-kk3{G5Ml){k~CeGoY1FXDY z9+nb&l2xakk}}`yCBG=)u+ex-aM>FFotZ(;G7%y zOXE;8;#_C3$Sj!G1-Z2P!MNU=cLB;z(c?yITw?s{{lER4j^I~or$r$?)&Z!SDWUIh z?^8N|`MBPjzYWTcwtf{qLH~@s`S|bR0kj-DZp_Z!v$k%I*T&mHSA($bX*?3Nf1xmS zM4@o%YK6kEVIY_^41HtR-i7k#e_be?>^qOw?tgQo-H5^PJyT-aP{sfGV^lms{Kwd_ zDP!-8lE=Sxe(Y?oj2$u%k82ed|1GwP|MSm?@n|06|GZ56&w7w<$mo%e|8bshes}nY z|EQZu<{%aS=l?gxqv{mpLv1_zb_;f7aKE#4*+15PxBh{)dyESM$??#B#DDmJDVax~ zs`y{Cc3f{&Ggdt-av8jQ{O^Pp)U^JtM*Ih+-~k)=KBYC|;(7~uB=a)yKVyOIby^R7 zRAT23x84d;M1j54i2u&Ugg(W+Pif7+<9e%_u>$cw$opUb?hI}|{zv=A?mQqfyaXTd z-`Skdr`2nD_(EE+9(M@x%8j(cTB4Uh#QSjW(^G?BNS(?Q5#N&q3L$ zQkKEnJMd@rGtkrFMLli*o`!l3vNF6T)zgA}THB!78|N?8?stGf1d0}PZttm~9*LW= zy+w+}^!FJcu`#KpPtOQ)>4J&M--t8SGM{y_BV&JDPvq?%yYu)G{>EP2*_>3x z^`2h!BPiQl$})Ht2L3Maa{fkauD;UB@S0TL6y(zdZzz9b-BNu-x7vjdo=0zc0w=?H@JVYwKBv{{l#CPOML# z@r8x7?l9HAXM)e2!DR5_x~2=fsHe3TXY;^h6709_XZ}g+u2=qk2Ic?C`8!(B+23!3 zdh-4jDHhY-FF|5sQca(J8RXKsHs$Yjl-+Lq?NFl~8T&sA@?w8nuM8b9enPf`6Tb!| zHYe5e>6{>+F5E7zkLE9nvPYyWgBRBqUExJViPsFOvGoXcv%;Gi*GJF;zR3AoSwM$p z^oZ{liofIf$Vou}`14cLD>f$8@G0(nN*BH#*GKbl9$5W>^|wb2c4*xB09BN0LEi9Jc02B8;}ZC5`)Zt>?z|px!%DHVqY`x%p+C-+tM>%$g1FoU!ZWCO-(ZivJND|^ zf=&RP5Bhto^B4I<`v-%>w+Z($xc4cozeDYF?to4=+4dEy;lE6~?&QT_mpb=?y<^5s z*xk3RFcEhONPL~J4d=@qn&oNzcWNAA-7d2^6U7tL}w7wVdlS!vTdw?gZ`QJyw8hK56q8lorl*@ z#^UvrX~(dbcu#@EM)BQKK`veVxr>AJE8->mZc_&5@xWgK$2B=|-T;X$$$az;-20R^ zm>6$s*Ff0`+OI+54Kld0*LM2AzQwZowcNgD;(iJen-c4@Pkmt_ZJ1ichovloGc)j)!ioJ9`)Xh@ z31)qeOB+5@{q%d3f13BFXk4wr&ePUgdxHEVkKLfUw| zyhoJ5k(TbVUMgne=+~$h>%sXifgS~6uCEyn8U)%Bq~HGxkiXCe+Vv;UI<`J*Bkp}l z8}D}SN0Dz$P>)=@dJnmV&DgKvlJ#qS7%!9(4A#4yt(*4=+Ya|WrA;RO|GAod;hQGg zt`^n$PtEH!fA(T-{&Dj<`_brualF)w28P&Z+rDOakV~6}#_>|a7~3vo8M}rC{!Zfs zIAOfhOa#to%gbwmd!N##!b#4SlcU9nYLUI_i43w z&Rp|S=k~3Q>x<03P}ysn*w#wC-&joET5R0=l(sw-_eszLZIEkc>oOQf?LuP zcWaQ?n$VZE{XJ|UZJiX)J8E%;UE}`0O$KMPz%S!9k3;Q3_W&DxVKM&K+MD|niX%5I6vwSz zD0{EH&~vbw54(^TJKsbd&sz?$`OUzcw)a*2`YG_;nD5uV#Y))!TBxT}zowKerJrYj z#J5Q;`_7CYm$qN6`qhUhJ6rly@ZYM)L#(!Pp9DGk{n^_8B7Y6bZ_hK`j3G?Kod*(I zr445V`Lz9`821)1M%*U$@%u})^&sk^#~0$of^CuaNd}KC9Pu!IfypG;4N`=^X-5wg z_hzAdM$XU50;>u1Sa1#as7pLwu-~t$U4T59SDh3PVDAFP-4=_bhApAS`aIUssL)a(2PuR8#)(i4!$K3_-3g^@j;QP9Bzg{5Ex~)*xc&_Q`_bovi zT6SJ}?^D|GnZqOBdZ6Fr+C6JQ=A3PT+Y+!c{T>R}UBPaT#QKL?4CdIrihG|7-W3!t zvL7D`yZ>w3Ki1>6>lwfMJv3_3&jV!LH*(CN5#H%wApS&<*lvBhV1kD)n8ImlyqyTX zHA?tBzE{{4US_;4ILKlWM6eH1cn`+$20h@Lyx+%8@D@;$jNSW(dSqUU=OlRTxTx00estvza46@BZGUS7k6i$6#kEi{U2+r1&0osJY*1h z@_@mE@!IL2LB1;!_g^5fHL*U7?*o|Paccg+ya@kGBHoiA=z{uVBHlBg8}fLr3lQ%= zAh+LN@QA(l@}_u~!`lpNn|lk%mrI5sX1)N8|BaB>T&Z3~Gi0HnS1K@#hE<-Jd) z$LS7_d{_rAc)yeHqXkrjdLX`9UFP~~Tz(buKh5YN_O>BkY)lqV*R~*MdVJ@`8QZNH z^m#_!d)wmHm7$y%@m#~&Ux$76f`v|Q{KWA?wZ~ys9qSgGtxxM#kN9P4$NpZ2=K~8q ziTwM_)DP@x(Xx2t;rgfq9gD`GWE?Gx?Y7}Uoi zSle;$lPMb?<2C$%w&>K}+JhUgz3Uo5@ICB~iGJt{>Xq|@=b#?jfyCFs8_)Yq+2e7X z)lCN9A9MATh}U&;CSVbCyte%wfAZ_&x-qC%Y){y>b-Q@w3Z|?%#_PIiC@V_4>v&Zc z*B6<1t?-;UK!Hx{>AwfQ~KJ&OCrjU*Jr-8)g#QN07jzYndzw6qY z^BUq$U5V!cb;tf3UQko;F0hys670C&H0A9Mk9wU5I;@nxtp&E>Gj_|Gz$#mmTl*&y*S!gy*KLR;+KR_UWqyf zfwsW;z^jGwwiL7qXkFa*j`b|HPqZI#zfOEEZTfgXGd*ur?TvHsx@jfG*CT_I^3kBkQ$Xd*gUR+Iu?c6&n-VrqhF*>9u)m z?}dmPb(hBW9^6%Xe-z{e*PYv85zaTTWGPjn? z^yhDX28V7Y4q`K~m;`fSkTbpf_s_|PHALO?%py&z+}Xc4%=5{PCwK1Zg=`t>UC0>Y z)+vlRxcAAV6XQ7w-l0tD)*Hr$5#lH4ukDR$LmcsI;RfJu^i|2#jxYB;JX_DeG58Uc zA-nr!GX1e|Wynco2{9M`I@Dp(Yvp@!8Qf(;x%B5!_4_W(`ukW63Rx`N`()DB z3t#B|oYy$}y}O0K^VPU`q5GAy)7rNM>J^(3_SuD-1vz6jbp47tay^0dWd_yTLH}-p za{4E(Gwix-;r7V$?d1LIF=#*b^9$Ykb+{%A2Pk~?-YE2fuYTHo+s-)eU|Rz>ChCu8 z@(VZ4>EG9}P>(4fiS?q>0YTiD_ha0Ke(+H@^q2}h_yo8yQ4g#$7H*%@qo1(Y`Fsh^ zc87ts0>O^@XF>OaZUo_sv>x%jep0OR7yU#(AWp&;OyU!@->>MW{BQuu2Xw;^r-6@c zGEHepKU9K7=lsy$@lcNoL9%uboz4mJrs5i<2hJxJy59wq6SGVY#eo^7BJ|IC_D!}) zWvEB`=hMiWmeXT%rN=cWztG-`PS*r^Q_-aKI0t;0^MTHKWabIA53uvlY^D7X{NDEX z3Hp1Y3-3Vv;)8^9Jnnrmz4wNNOq?U$!Z`fGPQRIT#lm>5AoEgbJQ>mS|Gz_R`j0K_%=b`xj-4{OWt8?od_ddJzT99@;)aO-@*qkh6o4p$3 zP48OQ4(wMLKMN~edxm->_-6254D#ZSs?Po&JkY%$O8k#O;sfhr-1}sf>0kJ*y@CJh zE5LVs3IE6Qg`dQ;4M4obAhFT<823JzWe#$9@P9q$-po2jd(c_n8X#l;cfLC3fA_my zIcdwpd1>K;Ak0AvFGK&T27Lv3A9K`Qv7V*&3I3=r2e$a!wlVH~GRwT~&M(mZ^&5ik z>1_Mc3-qhDzdrHe&i>BhVc6h3+)9A>E23U$1KY;9_sJ}~OdNmp+ko$_&h3xy0)*7X zcqd*MfAxsP&PLnDxcA8{yL}vg_2&UE^PEMsptGRV_^V&bSJ&nEgS6wJ{fN!ZX6s|z z`(&2AHIBdfJ)zH%jQ@jO8UOp(i&{FZ!-nrMcxU|7s$PfH4+FmVAfb=z2YL8{S@s9F zPU86c3#g)m|91@hUE_)O?K;1HJn9){Wq3_+?~_?><+v_`9`H@4`A=DpU6<95_0_;` z^}Q0?YEFvlvU;2uIU5uD6!$)v#wxRR4M|E~&{5{!=m+0>zmx(v^XQE!Q zS$ukCkT=Uct@``D;M=BzzYh=m;%_~^BA(Th^Gp49pg& zF4`|l)Cck2*__nV#~%lI^XosTc!RUy`s=d(FBxz0@n7!?_b4&n%|gB6gQT85{!Zcl zHO_a7I4|E@!vAvCZiPC{uO83M6L!9-Lp`%BJFiK7ox;0O&3E6S?Bh=U_chw}c4pqG z3H5ZI@0=9z7h&J;Y)tCmQ{4Mxe%%r0yG4wPZ#aK@RA-0AUF4;CT@}Ai@e1aT)BMPk zLhBdzy=*)G4jekry@@Lf)NAG73%iF{Bzt9+o8n-$lH&mW-&e9_78(E_NFvHRpu zkIXObIlt|1A|>|Xd55!6e0ph+Gb^4EpFb`_+*>rk^>c^n?a1I>800(myYb@&jKV}B zFL#2E_TLH;n-lBP8-l!9@dee-Uj*MlCH#GD;Qt9c)z2TWm=qH12ZFp=u}<}KytlFF z(oX)?7G(Q*e7+%i==se{c_`ZbEJ$oktZ$$7g$1+H1l7+Ge-@qP{O;>1)z6;{@`A6| zl_KYU+7W!j$9c#iu{~Kt-@X;(%}UqCb?o9I%C0Qo_xOC_r|`t_#KYbgHZvt$tKi-z zv(g)J9l03iTlJ53;df_&Xp`&jGkkS!oa=LwV88HiUA+iv*+tVqSYP3LtV#Vm&=;V0 zVm(Xk6a9g6H|O(Y5!<*epqZ67itE^hU!m;bO#6o)FU*X)rXXMFn1Sy>{8!Fx#ts@c zW^7;nDvSMq(=-3&5AZ{e#n?xPaSXcCuKa5843t zKABY-3$mJF`y2);N>K)PThESh@iVx-d8{AyM15krZG*+*Lp|m<>pNVuPs8otTR!(% zlGxJ8s8Zv0aa?Ce`?&p3i7KSO9t^xatuDMKiw{~9{!yZ5`v`}c$DShj!sDE$&YM%QQ1G1Ak z_=)qn#iFqEz1KrM=C{ihWL9LqtOdDuVKV-IDez0b>=HMqEx0(3f-jhC+vB$kd@{e? z-r=HOG_d@_%yaURCUxo;(|vVlcfJSW_BEY^$woiS1$|>>c;&rM=C^mm^&a$u&xY|w z{&Iee_GSDdX9Bh^tA~p#8F@dMQ;#N)_(FUh5Fk?`)msNce-vLXPQ;i>f_FB^7h+WsSn<#gAbSz zu4!=ZlUeOdca8$v8@R8l%e4c+U{^-pRlGR-#JHyV=Rg@3151sIh7ExszOcT=y-#NK z)#JEmH~{+AN>K(kK5zIL+}Lkyd+Zu)w!Uo`>0t|I^$}`Z90|TcC%<JIIUw2e`+B4vO_GwNLC1h*u4}S_EEs?~_^m;W#egr=$Vr z`0Q61JKP?KLYelN=&M0K=La<|gS;A-4Sz-b(iREZ9QQt%)tl6~#5s6FpU&g5LEZ_l zGCzsu$K`3LM{G?R*w&|cxPrmgB4mAu@z;p)+puZZ{U9^`RJ>?7Dby$St8uCAw_I!o zJhyZ<+p&jxpUfJU$8p)n_WD(>9ZHSM3%$4-mwF%4&+kL<9}jc;kcOL3zxX0)ps#NV z^_buNA?`yO5ZBO7Hf7rVy1*~v@~3e9(4_s?`#GEKTDIYTLOtepyT^S1S{LrSf4 zOBf~HB-<|^2=!+ArCrbDs<89LOI9}uiH)%2pSTZcXhGRkQkKDeC-6)A=>1O)*Ef&#!yMEn zwkK?Zh95#bX3a~(KBV|BydU3id&&0cWRz>3Z2Qa%^-BBbeMnY6yRK+x0Nxxc!)tve zg2WdIeU5vdOrN7-TxmQ4erb^&nZa}KzES8W@z5NM=M8v9(6BaWMPMPGHe&tOxEAQw z$ZG?s=S^ObU+hYI_XLTr6Sg((eKLJ+S8)yTud$-*e$Z81YnW`JLfMJZ9+`T&8kg7lYC4aTAg{;eeW+i2ku=ih z_XT;g_UUR|et@zP{~xFEuE5`ETxRgt9JKoxkl30u($~)fd9(IIaa^=4LD^|tw?miX z;)zh7=%dDk*2i*DpSM9`bJB>uk9(iYIxDGhff(PoPp%!P1npWCW!N{=V_s>D=L+_{ z(MFu9H@+}%5PmXl(4dhc^uOzqet~31A1NK<;DSGbEDh;8b4A}ET+G)?{_weu1!JCtoLbrj@(=X-*hFf`n$ECz9#nKATPKJk@r31 zPMkanKd>eL9TB)qy^$}rCXJA7>KWwBA8v5(4WJ#HdVp_XD3cG&M;u`pC?@6?z~83u zTt9DG1!cW0tHs8>Pv#G=I6Ugr6Y@b(Hu0xoHRFvuv#(XZ_o>Ch}Gn{@wO;{;fpb{e@)75L~YY z9RivNLfmWGR>?1|kF<9vNPKL^O4EP$-SmC=8rL9{i#Pat+~i@Y_J zoxWYMmH-x$V9K7I_h$X~RJ#s9IsTz%pY68mGgQV8+SPkZwd?NSqYnE0f9hp@7x4+e z@zaF&0i10~6J^!=0DtVO+I14^i1MLbu?}crnf`77@z`Fw3;%?P?jH{k?$O{eDjQ3-qR0Uvcx z@!#6Z@pw+e?@Jig`!whliz&K19q~6@Q{i6^zKgnnk66@19qtMBi2ZjW?`px{W4L>k zhxwxUZ^&O4SI9J9h`D2V5XMwY9#x8^9X<*5h@U@1 z-irZW3TfwDkl2ev58*@ri{w?Ih_Jnze-z zzW=x~*wwri?qM_PkBN92fQlN=_Aucg9>>ye?XAVey-#N2)8o1hdcY?+zefwCr%?~= z(Wwh4CgvmlH!rL7U@7r82Z@cMt6Fbt{GIbV?br+?>kWsh>|p(fyB5QCCtKu~@ipe(Qsr`>ylsLPm8kLZW<{^o799w=wM2Y|#z(e;2J zXEyQwr;m2*3)(@;%h0ym#6^s5CdR%&-tJqP5oeqCuyT707(QX_n33UI7J`2q%Ee~! z>5)O+{ApKbKmC0dNUaN+vG=yN#&v|?os0Z^Gk95lSEBqli@|HsT&eI*R{lN`W&V49 zeq1XHg1-@StS)lKE|t+ACxZ^vdZ38@z7-@kCe76KR)zm{{Jn(cOHejd%jf*fct?y& zg1p#|^>g#NL2l5{@Z4O2x zY^wf`Uh_xbo8kf%{rL=tzP>;3i@h%+?~;tY+4g=O<&Qc%Vm}|`&88=*_Qn}P^R2o0 zjP30_7~1N)DY)z~$zX)<>v(ai@(hk16l%K0`Ppr7U5FD%(nt2{@B98Qc zW1UQ#xu9=t-GV7Gn;B-a6XUw1`3vy9oAL{}ALwf8Zg+i(Fh^*nYJHd-Ud)g&)1Zdp6)MSq9~9ebNjc zF6k9<`;LlndCA7$`zZQ%3F9VoLH#lH!TlP@U##(BH)cP=Z)7LHWa5?gKAFBJ#JCJS z;FG+cg9V}p?ItF40ma08yM9)Bu$1`ggTzLwEAD+VeZPotdC5B9>!IXTH)i`T`4fm3 z>v(ZosY_qb8dh$|o)bomQE%%B{x&EVn-ltU$reH0^c$)CeHiR_zXNRX5I3!@c46ma zh_@GL9gUas_iiZP#`5!;EZI%r9k2Yo1`&;?d*&{+Ow z!{BVN(5|~dVzc=4wuryE9$yXMJ52c-anss*Q{b2OeH{6hYdr64hxahb@3u06{cw;s zo9pp)8~Cou`8!$=$JcY70lt_hhrN2sx&tR*eTrWn9X})n6R=TN#9n7}!ZvN$K8TyG{QpBmJZX6e z`2L*};_U*Wyx)6LjCk0$w``>GLTd}&D3rT>wZ$H#@ap3F0eZj}%HLTF!u-}U5q#8T zmr#$i!_LUtQt82B>WjGSY!qE51v#_zgt%VA|BirdNc_s`Vowb6lD|9hch+(; zzqK5Ne2MjsPlfXwE4$a}?{J&*)jW6?C%N58!%JTA>w8Z_f z`ST76AM28qN!`Hz2l%MNNjd!Ek#~s3$NW}VNZP2^jkp#;%Y$(C)z%j@K*=wyk8Jmc zL035YufXRA0+{*pZOVSEPgnO!$#)!D=mnh&i8gsX;JS3Y;$Pbue8EXn2#iJ zzL^1{&tK2s%|zZ)8ZS5Be2H>dOYoYsd>Q1;Hdm_o=53Vu{{zHxEjQmd3*vlJ1wQIB zBh(}9jx|HeD@uyR^m{ExY)o3Ht2zhRW^tTvTFLvmlF!dKjVLE}RSp;X|CZ@mPUf3d zwzKpN(E%HJm&~@Os`kb@rN#dr;GeL&H3c7aX!OyG!A(j%Pd;dGzXoFVv*O#1%v~y<=ZQjzW zjVtXy`?mg3<7LNPD`GM*nRrcb?~~cSe;jwv13vNZA^8p%O|S!xdh8COE<5{baAp2r zP=BQdi|Kdlb)Ai(>%<^uw*R{tceB7J>jVd?>|p(zZ;8EokQdzX$Q!J1C%bWX1oGvq zUv!A^+3eu|A0PFb2->A@uE9&#eLVQ6!y!5R1Ccjg<73>h-qS%xSYBR}){}yq*+HE< zwqotjITrChN9;!oYduioyYY52@=tg8)a4&R&g`JpInXObZ7|5NZ$hu1Hh#ix^}*-=ACMpJrSK6?tqy+e&B}<6HACB48T@`0 ze>q zX7GM-eb@F8$`0tlkHozlMC>cQIIhgU98{_0WPR6mKk~1)yrRQhLCy^RI?nIV2R`bC z-H(8eI@})W5&T<_ce%!w^mpkA!*zpZ)3< zjW6rFwzrV~w8N(^a%RsAGvp41|8JDt)eZdj!ABkZo`W^f|LoHbX?)pFwILQm2PR$< z-1}sP_Eh+=OH_b6>`+I|`D?OR(N$Sk^G7`SA1{z&1kgYp%-fxi>@r~}*^65C}H z(C;+9jQ93o$luy>@|v^{3Q}g+77D*V%GT)yKF#M=F5AOGc|C=p7UN`Oho<;i!;1Sysj_LNJgS;8$ z;~maV+Mhr@U&is?eg^Vr^S*&!@XklxSdFK~Nu@j6;0xsmR+~`GLh8bAJbkkCS%#>WUy|hF_%Sn+H+0 zuaeKtH#ei4*p~%)!Nr=P{ZuU{@x2{;ZD2Er4z~q4gCnfv?H%>I0(4e4?EWYCsKd>n z9>Ko>c@kfox7>I~EQStDye93B1Ua+IfeQaNlwHvc{HMT2EIAX9%GlqZ1)V=|kL+VL zhei7kKikE2+o#)KhDU* zgCK8442t_l=mDQ7yK@%U4o5w{0#TRT^Z$0N8QP!HdH{#`h?~yFq@B8ctMKoR`^OIK z_u8M;@~XoTw;Dw3uY$a^_vgraD5ymP%rGPW zrtI&4{@-@P{xwhsd;p3G?b2Z&KPO|q-M@CMi?Wq0tLXCkAZA9^M||j&w0Cp^e*@G< z9o7i-SpRqYmO5nc?f$g`u^2iq@tWY?Co^hyh5vh${i+-I*k@ZTITMh&Fy1?G&fY#f z;AbDqu^kXUJH+;cW4dDpuSUU)dPa@+J5bLPu8e*i0iw;@1b#c-JH{h#;|yMAymyR7 zxr?V3dvuUDqkf3v9eThgCG6G@hN#D0AnGzA)FXZ$hPJu>+Ayr=_ly~D*-T$7H|f}9z%nZiFDW&3mk|03{Fhm%7+f{!&r$CM1d zjJGS1FKY>2la5P+oEdYK!aogVhj#=2TJTYai$Xnuk2OQb2^oADZ-~VmS6W_Pla3gd z%^3B6)u0!A(+zy=vpa}&y~5{syB9QG@Z(br$HV^jFi31qIxwa>9tiSg?A~F#6$|^L z3`grWv7aNJchKg01HX*77m;^;1}{6_o<;e?Rz|R6d^TgxQRD3a@ZGGR$JqcIO<;hf z9&doCOMJc{`Hv&-F0BXnX)oftvoYzQuIjn}*s3tziiJH#=kuPfr(Lp``-}MmH-`)n_v-){l7k1AEA9a|K!^fJTL!NdFy5Hx3u_Uk-wAW<+WId@!5=jQsHllvW>cdzZ>|d z!>}Cw5aexBltFKs>~hj#|@_RQji37>c;gQi&- z!H)6SOt?S1*GfI$lYE?07RY>GESwEK>LOhUn>R(mTtsW`t|v(n=R@af+Hu+vY8c6c0o z^vS&rgBSYoDbTf9J^FbT>hTgt;=kzhoG&bx-6ttM9su7B-SEfj;G<7;{HGpofn5Cd z+J_@c>hT`vC5tUO$+LQ9nBD)Q^mq<@4|GG1>ENSJ-U{}JKV~4$@ALBqdej5I&0G*4 zaLg48)j{6uv2I*{C4Eu0zZ#FtxTozi0>8ye66E>)z2Jr6$T*BWHqWyC*)`Ut80Y8X z{#aGd()vhyTS0XeKx}UfU}g{hf2_z?4SFx{_uPRV#$}R%kG^OQ^++7Rd1b-xGp!#` zj(U?{BVT-6q^}aS4%p-2xc*D1!wl)i4mJ9bxDFfmF)^m2>h~eq}8Gz06{=Bg)10BKvf*P1IxJPHxhv*Rg2%(1rX_)ojB4oL=Ex$rYwcAkOF#VZO$^C;-JLJ|KPyO_R; zysCiT)d%~YdB?o4XDC)+%%m+K{0@EcRaasvpLSmilD4*eDT#60>@~{8efG2aKt52? zo~uB#^=wri^D99IMmudUBhKGJ7h7Jzlrwu~n7xj7ION0nA~`A7zr4rXv~K$s;;+@= zsvQ2`kY5?_rI7XB2@>0i31#mLa%Qj3!}qI;$!#e6TacI5rCkq#Sf=|U^KS;-VEMz( zMA`9#7zdk~#CHcN`$xYPHv`{&u1?}0 z_F1gYb2y(O|IL6SenlTHyA1h<;=FxD(ApS}GYZ9Cm?L`~s^pi}NBFhKe&galuDtij zOu9(5E8>6R|9=MF6APAv$rxg=znFrLKFGy?{Fr<(`P54}h(6%|9{I606)eC*{n&TK z_jXP!s`bI7`LW%L4jcF}F%R)SY4Eswc>sy^65GXpViZ;U-{%PTdv4@I{KrNs{GME> zDQ`D~|7ZH<-SMJLT{g0x`N!<@p~7Dsd@BBjn)3KtfRFX+_)mQh zql+t3YDoOGB=T(!a&e!1xES~CX5TI2d|ccc{`{7S;YK)p!Fh-pO1^f zkiWf^7tCRE`oynX>+3Tfx=AhE4zWp@v9 zX5W|Md|Vt4zJWnL%*Vz3kk7L5K~C_-B5xG=Ckz^i#nrT9P)@wRfW*ckeOEj%$eGDQ z)VzWD0DhN5{~ZY;)_#FsaP~po*nkt} zCxVYU9O@0S1tB!5pTb7YP?`AS3IU0_9FIK9WD#?2tL*+#Zv;ljMqwx0nX89 zq3juuZIl1U^Yr7uz1!-_Yq2P?kQrvbe=Ga3b|{|N4f_#$i}XP*{udGdix&s`<*0z| zjhI_>@gLV>@x|abv;V3JAMw9)YQwnN$8 zZe+1P&jk_d%fK%*rT2EL1LSYjkx#898eMW2R#btlWJe;YqDX1xC=qV zp6kVNWquWChU4}{#BBkIO(NUk3k&9e!`&?|OvbBCcBORlGQ^#N|4!%;UO~HsXrSWG?n#-7!v^10Pek zo1jcR&-XR?cI~k_%89*R4i{_39xHlo88+75t&lG^7JIPnt%966=r;=YF_f+O6Mi0m za$;{D-QKPEiyI7O$Ng_nO&Hzydc_t9^ry_4sl(Hj;_2S$BIxvYYSBeP!nuF)N`H6f- zgVgT<#+q{Yw}6j2oDu2~`%gvQ)F@>~QYHEd-><9XnjW9aL0DfWn2(b;mHg8BNV{$a z$yvYn;`RV$4jHTLzY=^$ccZ^O06zNQmQat_ekTZYTA^Ne5aqO|IA4Oy5N5tnI#P}h|7qH4N_GkxvAh?CfLeD{G<2n9Yg|cUV z1kEUveTeh9VZ%Uvj#J{l_($~5vYyaKd|B)PopJAz`O9sw9m{%v@4KA8U{Bfakne4T zzsr^bffp1L^Vu(3C_gmQu4T(3UwmwRgL|LMq3b$-Q+_oN>t4u@w zk@49I@eTrsZQ`?oBHmvIDu12_J{#Pe{zu}TSo;Tl!PysiyLueuPn-k5HYV|zItTdc zUzI=aK>3bYe>#ordbaFDloLC*|1UcndHXtCuM+J$6C^ejt?Ze;uwefBp7Q7E;5$60 zH~o1rh-JC`f7vO>JCXcDv;Mpp`C?nKj6S$+#xgSKVivz#-^8)0Z z;&GfmD+|S*>tHSM70Rr?akc#k*Y%bB()vih{tG0&ES9m&{uRK?)RR?vevh(4v+e0T zChhqM%4z%kL0;^}db{ibXSXjRF4haqr^PbL`k04x-PEsDdp?OW8@Gw({6;?`&X%$4 zNna_h%>Os&5#S9SGHR^G#`;WlK=*;;{AM z;vjF1criZLEoUEj!Ii{p%U-$!Uq~2rIrf9zp03Ur|H+)We`sGic<+KnOh>v&<9hgLy!A=JA#*zIM zKGp-}>#FxybyXUFSMX7X-2T6O2ju-p3n6F{ANzIaAo$cJ#%FWn-xdB~lx?owBh^)D z{Qbd49d-?NNc&^GQNDu~!Wj$ku}*;wf=^u}Ci31K*{txfb|@dL-XqmjY5b$WM;&tU zzZ~(Xe6$uqLlgfb(4h{Wx*TgiTl}LYDSYmdepSoNf@sD0x z;h%%DW4nQWGx(^(6`>x%zYKY&YkVwtY5!fIe>i;Va#xTuN1vqkM(9CN&j>wS=qdAa-{Ew3hg;(iMvc6^^e^mzw)&t>H7dt>E@=fGwX9sa9u zo8x<1&<8##G2iCxt_2@;_%_rd_*jFMzmvhY-y0}zM82#ccrBJM407h!NechJDEp|y ze4E3^mbO?<9cn{8f{%4q`Bxcyeov>^Gev%*<>j^5vqz9K$Nop*F9hFzOU$<#AMMj~ zKk%XbWNRJjk`HK~p4fAiS7-FF@9+0ySt@!^r=BYYS##XlQ4i<`AC;JQwH~aCx&R9l z6Z09<3mJU-{(jG`k-w_LCm+IrOXj$96+WH^^z2b$+~@Ik0v~ngRJ2YzBV| zt~M%CcBlx3`w|xfRet)1R z;u&;c;etipwKG*wy+ItUZ zzl^;x?!aEYcZkDad5>}BLOOR~p)lkL(5F)MPyFrl9wY1OF{@A*eSD!XRG$NORSE6A z9dxZ_5ZiAL%;tpcW88xu&?id7J>P^b?)7{SeDp=`{J-ao$U8;*0XW2e93(y#Up=hw zZ;f%U*ACzd>lF(c{Yd{m4+{@#C13v2T zUZ_X#-$vdu8GMO*vyd-+jMrk%?}D5;agM_O5M?ixhKp^;#Vi-uy*J*u+)4nCRk0_ zzEeTeWuH)w_?_?k4p(-wnDt_v;cP7SqOQ||oH^yKc&^n8`k?WN^#u0>qzmx0YBI-C*Y%&Ft!z83lvd+k?hzR%fx3HYePsi7Xh$C{znp&B2J zOZ=-ra+V;vTpr}isgEoCGr%{k)O?@AM?CFC9WDv=2tLjXdYz>4`w9M?$ani`t4oZ} z=Ct1`{L8_2MydHehyMWhsKbppe4H8dx=`a|BSHHg1KnwPc`f#OD9D-9{QEQH!`h+O z<)!BP9R9Q5qYe**dc^+wkoOObzq#Olg8auEK6QCN$eGjp@3a&DA)A%@7s>Jv`9Qg^$K;-!xGzTVF&?f*W? z9_ohu)!?HK^tznml6F0%?Z+fb{6(N296oia4aS<&$FSJcJ@SDL$9jZe;;(z+| zbB({1#mCl~IxtyXWUFoO%^9h(zZT`+{ycu#3w*?CwROm!K4@p0)%QAh?0^XqCWAUZ z$4Ie%cDCC&JzXxyn=_tQ^F7X^u*Z-DzouLpz-H7R6Y;QD>eZ_8vh#h4m<&uNUW>T* z$(&IY=X>Z;ObdFx&zj)p`*cI_K^IU=)Q{9l>A_O8d)f~qHdC@n= zQ1ZF?KE?BVi=BJ^pRSMmRkfVV_bK8#u$e@M?G>(ijsSh&6FuK|VfQZJqYm*s0^8rx zt&q3A#+Ug%9fy2bQ}9|$Jj{Vkaw-dck})8$bZD)Q?60UlrarjGemH$PgBK@!;vpsj zlS!~+d^YF!^DFYb1A4y1eD6)*gik$YgQ&~rwoduO{7*rzYCTZIdKZAiM$vU%kTd6~ z=NRTh@V%ks)r8Obn?S^#9ppuyACdQIM$Vq+819i4SYE4x=^fFd^v4Xo{e40F_E51W#<^J!v;}AgNah|@!BYANzZ>)o_<)JmqKWa@ zoI5$%55E-Cc_rda-hS2zAAn-w{mPJEoUz}YCz;Jq*2l7nF7X`0ocof($J)X4E)j3? z_*;XII{Y!hvp-t@uAITQ=SgNKlp*vZ@me(7203%ydI}$VbhCPic$3E;20rQ_&jh40 z;3-#FkXZzI_86o@o zM`l0pj&=CdW$z$o&YP$3N1#mq{!gYVh5r}uQ3rV@AeB)s_UR!RA$y)>4!a%zw>=Rd6Q|BAA` zyMcc;_=t64sK?It<~;QO?>xRg1av%q1V8rA&h{ebbQ9yXxnLD{p8jj(7cq+)53pY^hjs3Q{zQlZ=xBE5lQHRGvJ%axz^6tps+w*(#9`a>P!E4dH z8RX1`mni(FP}pS$Qp1Y!t-I#izvffS;g4H}JPW9n>Kg|0~u*UWos;5$*h6 zu^sYV{I|Mnr|`c~_=x`%`uG1bro{MHF#vqT((#{m4Tk==1R*&T^ib3n`)Oypo#QKF z{5F>ia_24d<8C0@IM@s0%KEV%uGm`FAE$fHw-tMWkk}-;P7x9OHJ5x4&vSYo0=~gYUQPF0$5k8) zBKAQ+-i|l>8%E=_92%9li0{B=5*aUMe&>n5SH$Q0 zhVvojB#uM&Pjj}CUs@mO{|7)fS^!>)74f|sbD7%DS77Z>aYCthle7OZ@X-f%Dy7*k zZUddE?U(bUif57kfWxOQPXsx0ncB}ouVTfurQ%Hv{}u32hsQ!a(*6%4?>3E(^Ca4j z{W5f5;)pU# z1U~BUL#RjazeC=K8hK3e-go#W zwfzEk{2i3u2Ki#Mjp@D1f}Hu=>u#Nkc;9<#jLCLahW^}pc@VHbF|nVwgX#i~O!DYw zz1Ia9%gQV7eKLPr;Bd%S2KmOJlH%7qLWMSx5q|>^by(h4gDdlwqYj?kmErrAx4voT zn$EwY{GF0tS|4dwe~|cAbjR>_$y_l$e!rwQ)=<5d^ZHA0!EZ$u3phjLZxQw0)Qc4g z9Wy&RI;wXbJABM!{KK0e_<0Ka-Ap}*C+_Yb@wIKk-n#~QbJZPj-`4x@@LQ{tW$@zj zg|6^IAn&Lw6iz<2P&gX;vuH z-`dP7#rFL}?dGZv;=U1nK$}PhE9F71Y%_k?H`IfC__sLIdk=qah(W# z;G>_m+u~zi-J3eZ=Np25GV%_~;M;v;?<Jgbe7<1U zk-cv~-XRLVZ?3=JiE^>M$Ufa$y$^8Bma4yFj>McMiSq_xZ*SUsL(p6B9z))x8NAp| zY;QbQ?|rA0;g$D3nQIPI{SD_Gy{{-~x3$3Tq^QR;AnGD(0;!An_kpg{dZ38-*hf1X zi@m9|UI-=O8y!j<*E4I=h40%`v;|4Gn&89C{1Sg!$_Npz4sGw;pc zd#Lut8A9)ex?%Th@KJ}iS;hY$?oGg}D6;qASc=-0BxHw>00|)>A&`VkamO8h;)qd4 zR1|S#+!;4qCyX18I-@fpxUVQEE+{DOsHmWzg5aQn3ZjC-h&w9k_r7(ys!rb<{)5jW z^VRd5^zF0Md(NrTUES4vZ{kM$*`OH-e7i24y~>``P1~N3BR9F2pL21aog3y)*URs} zW!~{Tz3oS~Yi_ykT6BH*zXYZ&))3l0yAkn!2R+96x$6eo3hd*)w(T?(f1hN%XSab| za&OwArn7^2bp4!A@7cRS@A_DXyk@7c&zy(#1&fzm0N&>byio77D-~PVhlYG)=YZrn z54YTRExP`@a2&utI+NyWGKKMdJ?*^`5;QW7GD@ zde6r7gN>!s+uQS7b_wi$PT1Lc&+cupsVqM9^mfts>qEW6AH@FOsXf)%RJlaXe&~Zv_4x&?DA%t{ZGoZ`pf;3KV|dw0au? zxx{W*Q`!4^`)I;2Rd2T=kM0_jaSa7A=DoeX;9)+>-Y$U`>W$-l5@?9E;gKJGC0Ojlk7a_Bqg_FJXN_#vN+~*?VX|0Mn9X@{Y_h?dDr1_3KFl7Uz)RNq6OhO2|Ja)BC%k=hW4Wq#%z4@I@BF95Z6omY{u1=)%VWMD8TUuQ zyHooCIqMCz9>-|1>FaE77v1<5Rc|;RvL|Z$w0c_vIk8{z_JaEYc#kIRq~4Z-KhNrl z4~xBBbmPZmZ1ZHKz#s$T{K*jq!3m{5TPBqTX}bTTI$mZ0x%h-Slv% zcld!ZX*KUQgRb6ls?ZO70fmO+F()6CrTu`I@z#SRM(b-%jW>&KE)4aavpe)Q*Y?SJ z&%yn@#jf)9k{9M6KVfI#eT%faR#TMK=!#^#*@TPWz3Bdm!}aLs(Z3{3h@! z68N^>b1=`t2R3dE_Fao^epKOO&d#aX2>d@lk663AZm?zS2Y|{I{x+)Kng7E;61!nd z<%IS6=oa-{Ip;o%|1YZEj)pE{4(l0$cOrPZC-9Q>b{yn~Ssw-aIPY(C%O0xUa6OQ- zcdK#R2za9dj&{hG&%J35`}-Ss<%5JJ3!l~)!Vg@ z6MK}mm+?Loyx|GECSJ$nZh`!*f(+wrk5l?b-M=gQP4$s+-vGM80!R+R`7F9+g{n8q z(K*L$MBZ{TcA4Xg?q){=Y#IqsgJK3%p%) z+YYMUzkuu^ZLi|s@$>!uMmxKNrVy&TNH0 zAX#s@rI1VPCI>Z@8|KC6_MJn$+vIS(7{?S4c|V74HrXfCVQz0wsYT$H`>sW|pB#<@Uh}9`s3hd z=>4eUMR$m^5OZ+BZdqohmDqj=+99jW+*w$w`tNa?U3P@sexUhTW|y(j7ly0NyrQfv z@7Tw=`~TQ7&OJdg#&%3{2YUVJ_BX=umU{&B^!3nySu&uy8)+2JaQTW@X9dD@d+<3i$$5ifV-afixfjZu1 zA&=|S@pb`p8S_bAU+^#==IZAJSSvZh>2SRN0y@*$aLawyqC2xxU7rS7>+AkD0$10$ zS3-}zT;RIFmU%xHG*ZV6KJotrk{C@ceGS(W(VfSrdc)ds?n&BS#lik@zi+XxOv4=u z{<#S|dw$Qwd&l7u|Wg8gIkJb21n|Zt@a_6@et+<{ zz!>rz$=uLS>W=h&Y`PE3`*WapUbVS+&cj7_srC2V2ch@(jfnqc=+S?@{?B@!1G+@T z-&;Lkq#u|+fx%{SQPa6{56}JRuH(c1#cYT3YVPr>-rvPOb3TWvaU&k)!`!Emc)s9? zw-hAT5Q4qb83XUS@P9Gk2XfSE+!6s@=>VNiK=kEZ-;eNd-IDuq!VjtUufUfW#n(07 zF1qXc_<23!z_oVnoP>QSc;bE!BE~9jFUR|j;4M$uH8~Z;-wx{sxnEfZwqCk7+ieX!=HN%)kM*NnTkuvT{qR#J{b*->p^^0o`>sWIPf&jR zf_~Qg_i<=f0zKpexS=7B?KoHKdA7HD;732YLM}Nltg&{Tym@r@PpbZSZk!eBuU!x5 zB6jp28u9vo+UmG_hjAlbFHl!&VzIIBS~RgP)F1pnj#`h~Kk!2xw8M3i^`(dF23zvG zgYaX2)&@0_Q9PIxP5HYs%_A>66gWB~;+WGoxfegnL z&wYIEX6@-e`?_59v#CBZ{$oJR7C>@wqz8*8z8dPT-G0!EfA2iK{uB8h2|dOjYXZ_4 z>j3k7JN;Y&b(g4r%%|{$O?*=G{5`#tA4fvI-$vBI+0bJi-Q3Qe=?CVPcKERazmCvb zJpg1r{tA*Dn0Bb~b{Epnw&ldKA@ojbJ#PP?k9BxGh`xm93sV1=gLif!ZmIt}!Iv1t*INSqy_Kr| zZ-Ab@ZqRWM_g)Y&Zt(UJ|9#;7Gl7c>+_*8{xbA3&3oA5kO*?hnaqn<7?zcd8^+v=$ z1A5HCeK7_%90y!4wYwqdN22~P|HBtH@k!19_r9R~!2I9tmW}WO^S{kW+Wg-R^MAYh zv>)n$AoH;t6wm+dSYu1APy7>2st)y+*A22WRsDU2ea1e=>r332)7mBG|GuIATCjF? zIOIFU=bumU`8&|hApQLU)#dN{k@2npEw{Z&>}vj>bfBvLrO?~J^@o2j#X6+_%*AKQ zQ}P*G;`*bnt^d3>;7g88JLD=am_?J^?`^PtegGw|KU5ysKXXQmA3_JLySx;5UnR%e z*FWs?VxOTG8uF4?2x?xFODXC6Y3HEB8RQlqt6TdD5GylKXm=)b+MQP5$rAj zZ}K4uFBkIo{{yAZ10IiY)c_AU0d8pYqYjkPey9h8jJpp=Vl}MsJas)V`AJp(m!N-j z{gJmlbcq`u5*CzryMfA*c>4UCw-e-jthQk9+b{fPQ*VNddxxE{GWF|c>5&%@b%Y%wV7w+ zT*T|3|3BUf$isaS9|;D{{2J!=i@#guUk0(=iP{X=Kcz=FL;9~s z&HwjbsOlfrDS55m_xJV>3|WWwfauGO$`A6#gDy+>A@%F=c%`4zzz8q}RupO!9HvV(s2hcsy^d1U;F+OXeTzJ#nnk z$7*jMJ+OToH~aq>^tS4!3EhzYC5YH7y`9Z>KIhDLlzwwl;(jCVN66!O-}dpNw~rn; zPvL$KJ^j3$-4ORz5M|$cJITX0;C-oaG0MnqegwY6W^J+WTJ*q^A;0+sdfzB}776h3 zIqw1!afOEb=HnhcZ>7?2?w!bQK7EzgY#-QnEqY*Gh%-MQeHqmcyCH5T5U_z08ga4y zpWjC516S8`ehuUjqx7NP19)(N!mWayexA>6h+7Y$tSZ1-KCwG#Tuk1~@17uuO>AZD zoW{|Eqg8$zpr@bT!`$}!f8Z0-2LV2@u)dvNl)wx5ZNW9jPFM%I6**>oV(kCd@3Z9} z1pg$rCZ91J#E@-^9(+vY8S{63gNmb1Jidp5PrD(`3|q#13J6Oz{yw?6PjY;ZhCF^g zk5u2|n%8?*H>Afps3Gf;`~kppLUbHos8=u@NQ80&Ha+~`zquTqseC=Tr8$x05_f18=I*Z|-lOWAYg$uW<_}fRK~I$3SmGccQZ2R3BMS?|>w? z;(M5FD9LD$mOx zTcG;kWg7Fm21L6RN!)_X!CR#CoBJon_dCcXM(N`_Zy!xO8E0lfnHi>)}lt3=A+CH%FS~T^+5O)EdHx%gS)$E42SSKJha6%()BS^om z2V8x=D!{#Z9JBP%&6`J4|D$m6eS?B_%71o4+&U0tmEO+gyPz|8`u@FnTgi7{@Fg~} z<#}FO^hkrscTebbR(LSCcmu#EW}`F1mT~S3Dp2~(+a~kd47tQ+3fM=pw~rnLcs>D3Ih>VmQi! zMUPBTaUTJ_9aJ0)gK-}RqU;E7C*yD!c!wzc<^eLkr-3iI6xc4nMPw6*rm(1^dkV|Z)fPLKO?W0Fm zsyOe0>^jvCyJ0*JfoOM+w-ekK!5gpif$NVS=6422Vw65+c>8Ett-_rSy}MLD?1s3Q zy9+3r?(HNGSTiWl@7Xo?w(nCEyaK+&CbqA5yJ*_T_G>lVW3j80_@Li%1cVQ9a606n4zH8C+$qK&<`&Rwv=dZ*s z1;GbUXyoUj|6i0{b8q{*QiWBJNvvWU?$e{`pN0A^EN36e9_BV)%*z%tJZG@^E@Vvl z`2g?|`Q9CJiP2cy-MzcfV|6NCT(1;%N#Oc!EdKtG)3>zwzi<$EwaSk8F5fL#2GDjc z<~p^t=XNmYFz?5v`@r1b`UAOVGuBsi{qfj|Dt^qhh5C9zg<<2zbx0v|u)lJbW)&l?srky57sLR^?QA)8;gG-}Kfsq*O(AXn;q9WwPgeOJ3z?p8 zVQ%pzfKNMp|Ia*OJ}=bo0RS(N@7o}k7)AFsg?qn>7uOGkSE{_JZY=)&kkhwtT_MN! z-QekYo%k+M%=d#JiPaQR_d$ifTH!wd*-c4&*Nw%06mt4-zqgmXOaf1T@4vaX{hhYL zdEiT|rjWMtyj?V-m&*5Jkm>tfm|MKJ!Kd95-cI6O0N&loPvH4{qqcZW&+o*hU)SeX zsD3upN9KDeNOEin>FZJt7R_+)akFl)eo**?ibI9L_=|A=XV*03o?AMh-Exq=uV?&j zpoowA`#9I4yGG$Z5XQU6`jEtT-RR#HDO~04<@Z(A*r(L{A9Uyt{GiMJ2dTF$?R9Vw z@4Y2v!)I!RKY07-iQVM7FwuXwuGm2T{^_#xkNat0uyJdO%2fZS#n+wW4?`{d63be$ zO#8O*rLVk~q1KDq%w6E^H{A!0%MT#^UO_U0bp+RWDe4g1vA^f?Wm?`TM!!Y%KF5Y* zihb9jCl-X?g)8a~z2z7%KW-|othXk}am+z4H1>y_6;%W~^>(A+?+Ce!fn9Sc+SZ## zPv(aEfTBI1hnhxzp|O9=k44>e|H?1Mw>M}&kr}hy1QA)AtQ*i;>f>K%e0I zE&WwLo9ZLup8=Abn<9*9(W4$Ldg>lE-isj{7Rxx^GeOLCxW15hXM;CJ$E(J>1u|UI z^!X^O&1;u|ZpU|dW`XX_+TxyYo!}iv`@rw~7@Mz4@f{+34`?pNxd*=w)B^iiY1*yr zGTs+K@%^=p{Y9@BJ@uBVH(U!8jccvm{995|S977qT+H%)IZdQ4qnD}pjB*&(R zxq8dnMNe;|>W%eqo3c-@w|5~Y#v9&V@{j9*qS?Vty`3faxW7jZ*h~?}beXr0o_5bo zFrO7~3E7RYjN^@a+aksqt}g`dJMiAncxt>EFV+c);`?iCx$j!^^ld8N%OHEJwS4=x zawM-mLXW=u$901({repBuJVIo;1_QOzQkyX;4AiBi=Htm-#$1&TS7Ps^E(K9=TuP=B|AdkFrnC_nD9r<4@jyiT@n%jt+ME>*E$5H5bQhikZ{%y?ylT+bZ9; zL*}l*7|&P`V?D>~3*I&0{Ym4c<@-v=TdWPYra0W6N6&4p@_jyJr?i&u@bz(<@9UsP zU&bmw=pW|E;xm;W6f@trZ;xX%#q{+iZx=mxyvp}@$j(vr>G{4Ba$=14_7eX@@U97V z`s>pc|5?Z-W>d_ZhWq8{xjR+9--qnaao>#RWe{VXn1=T{c;hvm$~W@c{#dz}vd4za z3G_K`Vcu39{>~qn?>V4nZNJ=d-?iwuH`I7P0h#{&A%8y*z9wzQdja&Ai63=1ldGopFZ9nLQafD3bz9LAAw#EcKYkP7JoJ5 z60<4hn11T*qnW3M@h-`R?Dkm3c)kHK){nft)Yp3O7HK>+-i-Hq&}wVLE%#lEX5OUo z{V8Pcw03-judy<(c*HEeeB-*omj2S`&+neb=Jr-SZFX;ohWVtJd-@5m-;?M+1nybamZe zOFo`ol;mnZz-PbxK@y|*+TYtn&%YMFFJ00bdimO3C7k{52qH#rZ*S|Z1lI#4J(QhZ zP$2#wki=|rTC%&hk6zeX<$EOb+>a9yZwQF7hU*K#8wy_U1YR=VxNiq0n_!3g^XLWl zd#v68d_Kw~Jo5LFIcmWV>kl zw0z@Uy@VLUy}iVb>w%J?%1$pZ5dUnD#B55K(^1|&df{!A?|UHIUe)(S*k`Qa`aBG2BXGx9Otmz=2mfT%^T zg*k_nybYR-eH?G?x4`G`ydRtH1LL{_Bsn%E%+(zpE_(3-nrPXkHLO$o>JA#WeOc()qwg^-O@M6UUk;L(O$l=v?$@JPe-8O>Zy>uz z<@+=2GuCi@A$VVb_gVrkneR1_$KU_6*lPWM*6r%}!n#Ds8?EL$+~70c-+}1MXDV*; zG2fTGt^J7ejr;aEMpHsx!~J>m(&j4PKS1`5wom5U9+SlQLE&QlY>(@KlCPAVzQISn z+jEYUm<@B1BN%WHYzg(EFJM0R*g(2VVIaY`j{f9=pCh&hq;DvnSd{R6a_y1YY zlXHlyIUWg~KL3Xvf8S4xw;ohsyS1@n-?iwaQ^R;84;YJ9$2%-AU|id83u3>ut{ZI0 zx93Tn2k@zf>z+8rHdokpEqZBw81MG$p|_Q`PaAJs7g+3VojJC|?FXt3cJ^5xaR-4U zR@0ugGKbSRdbuXXrTv~DwLZ{94e~KpTG^gt#EtyjKx&?~&(?_dN07uOwtsX+z;nMN zLwj6LwBIfG+nZ|SA0ErX^@Z?ptx-Wq)!KhbX+8Ap2Xex0m0npSwVmh4lr&n*iRp zpg(+@7;g&r5|h|YQFzxWJej@GKaRm`r=xe&g+;*<-`|r0thM_GYlBxy8f$YGup3o$z^lzZdj} z^L;(eV_oDN(4O_gF=pQXhwH>0aQ`0X)U=21*mo_O{c?!61LxZJga33ts{;Bw*I}-P zJhP#`I&2NOn#YIpy*cE$Lq7PDTdRY8*P=OFC|s-`bjVV;Jkhe>5)fs%&MfA)1y8NV z59fPZ#6zCr*u=Jrw~OZNrtr$4r`E%1Zt=Q-Pg&afzg^oe3H}Z5jWZSTdVwS+(}A|V z6kdzM>j7D5u&24j>jOSzc(CUiV+{L>v2@pWH#&7}iHG^U!&Mo0p*|mmTw*pI7~{jT?lf z7jH2Bu(m~W`tt;cIgq(mI;B6;K{uxR6Js*|H$n0Bfz^F8mSH^Ro}=pXY3NN!?2RCChZZG|N<=?@HFv!Jyqi{j*Giy-ZHkYKe>q6T zz;s~FbMT8(#}@II=7G011J55HrA3g(^FCw5zH8CE`@`{3S_i#PHyD3di=;LE=>&b` z0QjNNpHlFDN%tpKVf>hzlm9I5sK6V8mC%_Ml{_Fw5dxdG%zCKF_ zK`uEkrNoqbVfGQd{)qDDB*^N1!}wsXwmI4(xMS<38T>wJ{+ zMzN~T=P}N1&5H43F0?slcIwzN{xd;)WZ+4Cwq%)(S&)wgaV(iXjw}1RR`s)~J~H01 zAj!EYWsb*su;`85)bVi(WIJpy|6%Qx=FG>nAdbPAzCX#w)!@178n?AK_s~N=O0oXJ zdz8xSvP^X)XetQjxXSsepVmL}9XJ1eT36(?`h+Y~gKfLs^yWUwpEn@Wzw`6o z{CN@j%+ZWAe_jR;>jsIuy0vzW&#NHGi7CY~h<(?hH>arM6Y~&`Uuhf<%*Cb5!OKn^ z+Y0P22F=L83-iYk$R%b|${3e;`{>Pg)ba5pWDjld_y}w5G^alwgP4QGzCZD28F(+J z`xEOh{?#Cf*_2XuwYQJv@2Ki?C1i`!`%&}9_mDFuE4{to{|Mf)3_D++9Wmd=IWVP& z8T+n9^Dhkb(6JbLiRTWPBkJyln2(NS&}UA5blqW#@#)wZyp6lO*mo_O|DnoHU+8_g@%7TNJM<9?@(~*I zgM0SUAJg*Vo|VuaJS&gK$duxkz`kqIg5Bf#W&XDVVGPh;XzYJSQ0I*P{qfOpAmkFG z>4=!H?^?8AR5(659t>IW2ICFSCTLB6_5mSg;D<(k_5|U*fRZKw~yW`R^yMk zsiXeCzv-T&oxeMt0)6J>NZ+6Mb2@nVUO`$M{`}n$*B{6Uo9Rf*Fds*6jaL3#4%xxK zVSLVqK67+>nm-qTcVwDB?qyAm&tE~36MO7p-?iwi_u_italI6Et^UtaN6f`G2NyYY zY*`Q2fKJcA3-x(7 z@vZLXdv6GF zm2JVk)B6eaSyl)+ass{3Xoq$Dj(CqhE&skg%Q`|XIWUYF`>sWA?-}Z$tPAu${|))5 zMqkJY@I#|NjCqR;e|&wGVg8MCV2Fu**P^#4DS!5dEax})vpe*WBjATdfA#|5`9dN; z?q%c_$Yvt$>p;vc<6)jL&SeLOZZ_E`<_hco@t7DM1K4*h`gdD(e2jx%OT+O2|4bRj zU@xbRE#n;us?CVkA0K7IAeWq*GUj-gw~zk4ojN{7L8gD_xRng*>)o>BpwBTF>iZLa zMu3O+{ge5Rbr}E2Ac@(OQTJqTAN~90aD7uY5;D9GnCwR#ALl^MoQ(ALf{*q8vh?+T z{zeZQ@iD*0IWT36In2k=zn7|dycn_#um7u;v(Ycl7gvColk+T+{Neaq1xjE4cRv9{ ze=z^YIWT3!yvEx{iw7!y?t*N?>;IYljE6pRbd~Q<@`LsNvh?+T_wqLVxfLWiF=ePh z?7J2%zDw2T50LGu>JxLZ&B2XM9b3jf1(d%2zg;|z#KSxt$85?NXR!^?w%^ z@!tb6Cr^8O!G9mT^!0!DQ%NmZrhGKyxW=+$M|;M>zQ(J5Hq}SQkNG_w15?JFhxs^q z=PXr^pF+0b_5aNASOa~=^1gDO^|2O|zW(oi!ioN1{*TANlo2z`$I&~BgFodFWE)=p z&-CXf=rgZtlm3)vf%ksedB?qM4}Z!rZ^tQB_80?AI!}*=3||^*fRg8fZV#f+uE0FAZNT|K@y|rj`jA@lH*i8o(a8U zGxKKSBL2TX%*mPFUhuC65AVAtM=Snmu$C;-3GdkO8q@mEJ~(d7tA2k=b@{t~Wc--l z<1sMh%z2oPqb2vM`nwIX!#8|9WQ@l|=yOc2R~~abCV|e(%!fZ7F#lsr*i1Pw!+abq zO(}n#gY4?x;LoGbXMQK8`STcf_+CMBeBuYV%+He`$%#GpV&AoB=_%p--Kh=6QLW!# z{7gA>@R(D_mhsO9P0Gac$H!dAC1z9380UKXXz5Mr_*e$nZ5xh1@c@_giMhF)IhgJH z6MyD|_gIEMqQv-@fFx#9PTeKmK3e*VIzARdHanxAaK6S|Y;&^M+YA0@;Lp#r^XKdT zKrT5j<%~IeA3u73psI(jA$#sO+!Ir8%{{+3M z;rgOe9rlp}^dB1Wa4lJ${vH*6qs-Q43*`4eJ{sHYK>LE|H~YCTbhF7mF<#8gan22M zjD6Rl5Bi1Uqtl-7OaDLNv?Dz602jxHjR&zH{?M3@{-9Jw{zZrW3_poF#jVbY^D=2!+aclxTEq1_nMvd{0;t`1bx=qQMPaS zLw`;M{UJR+@dH%)^JkFc#B{^8>@x?aI(2M`*8(~!6VIK$ zJ6!^~#B4e-#!I|?^x-^JpEp33_?@BT43v0)%KF6I+=)48@%@QESAchFhCiaj__1~s z$80)L_d0JMEo)Nsc@1PO8U2L%#9WMH+;qCe+YA1k;9Zev=j#*mYn%hqi7|)yFk1F! zRS!==cFuTKSyvs zwTOIlE{9xlVEe|tYtcuihWgy+N9gMR@0T{erjJkOYV?a70Y5bQQwiEK&JTZiQBH$4 zJ-k2bjO&p&C!!nX=jfwV@p=yXp>79f9&e==yI#>5^Eh(|z0hda8&sKzZ&!fXC+6)q z2cjG1=V(QJyxz!u27uDn)!i>{bNnzjGY8NMjdr_&@I8JTwu;|^lu# zdJ+8NAZHGSdV9ei0p0Bx-|6_a7r{RZa^_&9w-@|T z;JNkxkbn6nRUH2dKoYa*Ox+8-ee|(=9>Q@P4H}t&FB#zYUkYLlMtgg~9|PW~jQIOl zE#hAVl9)|r>R#pTqmSMDN5mfs8l8qOy-57yAZHH7dV9gY7Q8W;_&)zrAeWd;XX;Mz z_R+`Bsr*l1-|6@&|I;C74kmbe!Ji7=wXNVYb1ire67|nHyP`h`^;2;$2zjhHOZBs< zJ~IDvL6URRnZC~TV9_U=tN3R?HX$SaF#d}m9|xM@?Ir&C;7!elU)~UH$;!HZC;MKf z{~g1*fAjB%s*YOyXd1IKf5#BZrS2WkR*e!&#=it4V{SUr*Ck#f`ebi){4a)VMq2#t zJy+KM$Drw;#ok`xUk2X%%=mr%t%h83ZaPzUwYQHxxkBZCCHqdtSM~QTc<|+Jjkgd$X_v7EC4dl$hI&W|ByKDyDml^o|tQPRQ zU<~7!4Rx{aTJ&jt$bXlu*>@Vg^kR?yF2#@|2ha-*=Z!A;pv^MzUH-e2!%kur-Ewap zeR^PszYE5=%hu`mA^%;fAx93N7aH*^LHVuV$NBHl6LN`JbbEU9=+p5EpSkLgfgkeU zA9CcNORcw;{Pza0G6P@Uuw$QtK@zj+LfygMKKk@MmHz>d)u!RQ_w<;XgF(!}0B*SG5KcmK%vhk+#LrVD)?=24=RomBpZLN*{h zel`B|ontW6+e`c-z&oIo_}%!Q47udobfNCa-acA6Lg9~O-x>H}{Lg}%V=&U&3;rnZ zMr7b`W3?Fn1t5vpbfNAA-acA6QH}p-$VR5&OD}T#T?#pKFxuM-{uuB^W#aqe?<&Y8 zX48ebS9$wrrTcyzkE5}m(dqaq|KlKM4#s+W!M_%~F|FXc{ND_@#B91y_hxS&ty0&& zT_&*a4E&J)iI6h~6TH3P-vQpW8Tj_=^F04{nF5lSO&97;@%GWG(^UQ^K{g=`UwV=J zPlud2nB?sRe=2x)Wa9h$KMlFWY`ReQX>T8`nyTt=2K!FOSNVSla^_%$w-@~9!JFC& zzRUj-$R%deg}O_;eY8ql|8|+pzBBMc{y&DCIhgJ31%DZM&u8Eduv$3(@VkXwcEq`7 z&-nbqJ{Zf#s-I2uk>kG_Bsn)-=<8|^7Jasz8vm7$%}$G7qLA_b7ION%(%Vb?UxK$R zGk!Pz6Xq_|1mdEXS(3h>?bL1ee*qSyO z{mQr^KNZ=KOHOQG*mo`Z%w3;%fL<~5kOTA=8vD-&->vtD`yYA3h5eU<#KP)g-?ixT z%|rexh_Q8=pVEuXe?>Lq$N}_1BYq_)KO=s5!-e=gK@yYb_Vnh_=X-|yS5UV@I=;$( zf5?#o=!Hi7-k{1>@Z;mJ0<|B80t#2*Hdm`w$B zhk5&GbzZz)NBp6nK^gcm0K`8Iw5Qec9oYCsfOkM^_(&b`PXXBd-G`Z!3uvQ zWJ5FY?Enz}ED&=r(%Vb?qre-HiEr(Qe*s8hHWk#pz}rWwZ&djo4cW+ad>MXJsj0XW z#2k$F_JThKyiu*-yZm1Txx{QLsC$*Sk5(^L@sDNS8TcXp;~-}a#(I0fzZSePt>MS{ zzZr6g*;G*XW^W&@>8kK2u8G0 z2`c}SAe)emA1{C~|IR{cIkllt3i@;Q$gL;-ah(IKQ;a~ z{E;`C!80MS8fLW zm#yK;@mHA*xx{R!i+$Ik|2!S=E4PN;x=ehRf7FZA&eqNxTb#Em^FfMt<&-21qjNjL9E*j-d^x4!OL$2KhA$;Psk-^Q%T*P-ah(b z4;4Rs?T~>V^4}kFaj{;uHl&cwI3_l#*6NMbgX)E(ySqc2`p`5y$?fOPzLk%0L>4#XS`^7ev10=!*Y z!Dr@h{^7NM=bNEJ|IvqCL%tN-ajKt9^^x(P43eCiO8R=T2aDF`tNf3IY*0r0Vf?X% zY-1Sd?Ir$E;E!l6{&@T^fLwBJDye&cw~yBTQQ_m+YvssHe2)LGE3-^io2)ET51rB8 zUVe{Be*b95!9(!tPyFkC`-y6d{~sWU+3*=`<=?!0wDybm{qj8U`RsF^$P##$dHoIH z*+;Whi+Fe+5SVO&t=%V80LA zz6GB-oy?E6MPL3U{yjRLw_XN~vKe!E3vsaC@!mlt$NU~=jxG6jfsRYq+5f{^`7HPk zT3zws32zsD`E>k${pjCh(2f7^xGm0$(4!BJ`F;c+@8DJ5mB6?Em$vd%@SlzG>C3C$ zF8ZpA!hZs?$s2(`A9}=k+4m#$z7V|I6n^~buhn9FOFdJ;{QwT|yYkqP7)>R8{XXD-U7+f1J!A{Dy*&E2+UUP4=N4jrm>Cd9ZcgwGOe#3w_)g?7J3y{Ya>Ltm|4=)D>`?R`026AE_=e>`M=+z9-Ophv7T zd_VTQ*A;Vh*TD)uer4BcG5?rnyGrb)D{881xSoo>ouumRUC0{ZzB$f#->xfT*2g#N z?LN>M3A|8mEm@`tb1Cm7YaWFjYl7oLzi(51Z>o=scOoc$kKV>U(St?bE>iVA4tn}M zz)*SN6;K*fD*D=~Yt=^x9oY+&n zz0@17Te|9bmH(ZZxN|`9d}@7|t+!;{uS1VMJn#Dvd|WeheK6s- z)cYdv=U83wWs$dwzFVyDF@JQOwh{PCphv9vz8|Ug55T)m;m5DwS}o>bB}ig7U0Kr~ zdHd-59YVcV4S>vDV{<&$f*A7$USIImfv4y5erlYE_cchaB?S9xZy$ZH{@)DzFkSWc z07JcnS5E22uORxe*7qZM=iIzR#|=5~tMD#)9HZ$9U#pC_i@sO?Z>FjddLL+e6$fyu z@P41g{?*$H?t1XoB;|+h1qgKZ|5qA~tzv%-gH2Red zdp)1>zjNa})BRI8f45d9?0zRqvOfpLgSn9_IBAAm)50 zuW#$U3iDxAV*)Rn--&ksXfJCc*avv~Xx;j7euW>%Nvm;(S2pR#5g_`a-~T6nU(oj2 z58x30IFQ6>tglA}{2zvg^J~?G(A!Ddr`7u@kQ4g|Z*S|p>M-#3P1s4j<60NkY~sV| z-Y)v#W;NbNL4LqS#C;z0=))<#AHhEnyu%Xs_WW8k2K=+EF1H5zu0=oms_-#qR~@wx z_+z0*tP5Q?*s|WP1pQIryWbe18uNc0NMbitsHrNsho?09@n}_VDg{IiGv+I) z8aLu$KB~GfftReehakVs>I?Qm&KP*tsCxSc^v1LrclZq%))n4`uc9wE`+g+v_|8Dp zSnUVoEm@{pFB~_QLdIP2809fT-5JV$Q+;HWPuT{O{9rvm$wf|}L z{u<)tN$+>eyP~NE;Qt!8|K+KcEcFDWqWb7 z{_;?V-Ef~>wMzG!R);?mJ0Z9A)~(WFuv3fGtz7j#D~vaAO*j30fKYGAxND%tSW10A z5?=}Me@@`rdh50mbStecw+8#JML%~}_~npgZ$#d4kK7Gd$VX_Xw{Clb+9-Vc3n{Tm z3uH6kAMP#e_#jv8ql&c~*2hABzxOAOGw#>o+#A+(w|zZG^z+|TyLR)l)*HWa$d zd01bNdOr%hx`yXcpps@^c~bkpC55A~jm`x5BUhp^5d_-BH5Yyw~E9rJv*zr^_TCCtmwFHb3a z%-P*e+=#sY6MDqD+{Yo~KMuU36u$k%lURrOzZE30n{KG7ZZ~-Q=-1Aw-u?sGZmQny z!9HUS>luRgAb6K2@RId58S-1>xQRVk;SE;xhB?05m954dezS#jH627>?(zLd-tPkM zpV|+|8Sgxh#Av$F*V*1K`t>1IZy!T8PTQx|+akz`J>A<2?jzvob$`C$g!4-G5#Zxm zrW?;oJWlB!br&f6P4$s+F9peSBgsKHpGCi}R`oU;daXZqNalSx^q7ON&LHtG0Pm4R z-lX0!&%*~c@nw|{HkIYp!RhB>(Cm#E_qEU?mR|p_z&_Rky6N>1_ZvNgWB<6H1_qny z#+v@#e&(N4)+1TPb}tX>>N`VrO{n+kEwIm+!}@})_iE0EAFFuXZ}PAs;8kx0`Fh){ z#m2sCsjLrUJo<&}fo`i>jXV4X4eGs`zQGqzXyk7O`?U!_1fTPz#AxVib$f4?+HCju z|JfjK)rHXeI$<9Qp8aD^CI<9Eqg^*pcG9lNX)u1&e6?IlaBHe-oiHo4*_iPEm*E$3 zwGr|6fgW?9F3fn}RNWs`nDm3sWNo7#+ktx7J@IL~ScY-mY=!cJy6rc@kAcu*PWt

-O$9 zc&J9aLqLPAjbI<*?NjEgP=D|PIchy_8v$Km9UKLsF9-R4gpYNJ>VXMA1pfl?B}P+C zU(fM&DYIDB-!YKwp0H2W-x$b=ag4W@_%8u(SklhdUklz}cv{ZA)|S4rAC6u8%9!fy z_y5TJUk$pzcFnD+9_wLJo0q7%!?i>8AsdnZe?pIOT;ltYJd6YHm}DLj^^f@!zOac; zVV+NIey;LkEaa`P%cHX5-=1O}+zw(c$JsvRPX+cduT@{7{ZJ3!n2#wS$$_axjaT36 z?NggCQT2~=bM?-u{-z@(Cd3C|Uz{-=U>dm?VB|GD5xjHa5tzM}9?QT6{KWcs>6$3firAY#1e z?Ir$&;60tdm3LvN#`rPsSI@OJ+?whz@29r7Uyb`KkUidd{UzeZ9B6Z}FwGBKFIB&o z^dnJ!nE&AmoA|WK+o#&(DnAxO{>n!9f%)I&ByIk$#{6HsQ2SvYs|XnKQNy_-p8u;^ zW8W)3MuqyT84lU4q5f)$vCr7k=l}KKCFXzk&oa<2@dT3~790DnrP|yU+~CCh!k z)zn>=wZ*jevbMPA!T;)QtKVDRM(9_R5 z+;1XLo$>8v$H+i0G>+e%pkB$k^YajE;13{K)8N+B?BmT-TMi8M55G_|t=E4d&j&&e zxdv`%^aIZiYVc$yTo3e(e;fd6^y4s)to4gehk5hVmUk&X_JQ7jjqqax^q7`9K^*OSVN4o`M(D9e~n(phh3un9)vue|FJbSlfB=mtrn?q z9}C&&jfnqI=rIRr^MB1_;3ejNJ}`_M&SN+SY;pLXGtXoHtLKI_Pr^Sr=WuJV?^ z0V)qzr>Ggb5qWqXdK?q|{vVISS)jyq2`LDA>qC?~OF9I?5`n*THrJ%=j-Stn_|6<7J*(2%F@o5TJqdgEvd12F2q* z`+WAH?3qmRJAsH<0=3R?9(A!Cz`-5Ml^qb?~mZchTF(-DH*rbmG zy?v_f9xBek(A!D%!)}N>6h!R(y`A9Vp0&HauLo`-zoQ_R7^RO<-agg#5`}vt^z?gj z?1s2!gD5-F+eseqT%!9>1GLQg-xXE(&X6GYjK z-cIr`9=z)`F76Xp$5TM@^LA@1_wF=KW&c&>cOvx0D|?t*ys6+5bCSYiez6YFT|b|1 z=8JoABQBoJcbC{qclHsU)2Fg$syL@XHc{io`JD+q?ZWzklaxMi6ZxG3dAvT+ zoqf!4PGzNXvJ~#ikWEwlup8$0br5AQdppSk))TtVRQk=hVPTw$K@ywTs_TH9fhxcA zp{MWXdA~!vr66K1RCvtqN1(?Oc**?Y{xObC`cU`XITxuoKZM?V)ekRYfm@6D%wm6( zhKu{}?hBQEbMkt#_7u5y?#_B+&2apfoB67rP4yA^uI1b;IX2zlEB0MWLMhYG{S-&S&fJcP!)WWnx3W!H>JfVjorOO8z~ZHv8GD(9Cl&b64!YqOL+=MeVW z5k$LuZ)fYdmSe5&kDL1^#<{i|Y$QhMqno!+7u~TcPxuw@K!A2;>r*sbwES6z-2I zPR!-C`u#n2!*~t`(QdG}ll=Y(JbhgN+(dpcN7qV>(npxDQ|-1_xR|$V_fh_{8{!@V zqAa{$AbA)H-oZ-0d0WZvh2TqUVtb+YH`VSumEYr`r>_%WZt?yKJ~98~?Ig~z;OXm- z=50fMv7Ur`Q`7xZ=&(LH_8dRva;WNOQ+?!ddlg7>Yib$8RURzWZidP;=JML(Ro)l| z^L#Ccc4NJr#Eo-b?VprB;!ce3jgU)@rH?RQr`oMkxHym2UaI+SOFphU zYOhuL%>!h7Cxb7siS1->m&zNU#usyWt-elxxy5@Bd}2=Yb`mGf@3s0mq}lzGC+IQ1 zGe8oXsbwECynQO~Y!xTw^4dF<-|U9*JOiTLG;b%km@jMfbpdb_`F$C3iBb9p^K~lk zF@=k{sdj1tSMvKB_>{e4>$lImzzEk;q9Ws5L0COAX zyWrDqzPFP&KLk%-hcvr?QUpEX;{Lr>Vl%buV}-X*<@Zx@E`{uMjK~=^7|F!5~K9-mA6mjpQ&)afZoysuH^T7@G1Mk+esc)gSSfQH{-`v5NF+H z;7e?#7Pi=TEtNklexHKz{0LgD?D<$U_hF`wh{zq?Q+F0K=5 zB{r*zeb-X?U&rsyu%8_Eoxt_oSbUz};2ZQpqaEINtJ_l9Azq(o;!{Ur72OJNo+?oP z2dl0gdO4~e)s4lkh8#YCLStS!f>O$^8UMtExR{&cSWO*m!#tfTaNny5#H}q;WnYZ>+rmxZjiEvxy8f0Z0!#9b`tN=;P0XIftSel zg^(h0YsW>*(M~*k<|2Wsi`l{yt!pBtnm}~3we6GT<@#8w6jybqOIm_|B45Y6cntS)P z<9!qOl50~(+nc;ys_=U?-k8tpE>rn~xy8F1eA?;xpXZ9(L4Q^Hz)Otx{gB7k0ao|^ zfLpYUiuYdjt@=^jSp3H!r*HDCT{c-+@4Zn^)JnsFMyi5b{Ze`cpyPwVX9PlMpQ%Bo5-Y!)%L*@Gg$n<;*bBnhCeA>O_ z?d15vd|vl(5-*YOcOaJ-O&xXL@%E{r?^V3GeyDp%^`oCBv5r0l(YJ72A^7iur{{IV zo5=S{$R$=&N8ObHzj%Pc|C)U#@!hc5__2m>ebCSU>DO}50%h0SyT8ph=Gr(`Q%BqH z74Eqz-*~T}F7Z8n+z_MR9(ZrS+I{WqBwpOp*S(*_)A{bv9&(A%)Ik^fuBD3I`_-t^ z9)-~RTJ?k9>UYzAR!df!xqr^uGV3*bC;ej3SvWsU0G$Xr*LAlEw~W6E{vkK;Gc@{L z4t`=i!2Oc}sNwkPQ3JW;+UjE8wN&vBVZ0leo5E!Ldc1oyK@J~4q0uk;kT-lE{Hn@6 z{x?;KI{+lPHhhNGgX@FRQYC+n-}A+o_P`v0=Wo*3-#`$teDWb8zZa;&`}ah-ykcFVhyK2wFX2nF9x0MaY9}vga3Eiw_r|IIQyx* z;@Y8y{@owRtA7>DS`p_#5Pi7b_ak}z7kC#t{8-kKWqPiYYpkAS_}mtRc%`{j*fFHzCZ3kQym^w8Js9iT7j@7t@i5Q#kQ|#H z9J^TxZ{VWIpWTD954@ek zy9B&+9h{_5>gr5~ugV(p;E@{IGl^|;QN0Ka|<=+TGuj)^V(`T?}c;m0z>S&#epI5umG zeb-VQcMEx~$9h7KADn&2Ydx+%CNelBi?SHU1ELv4Pf+3yu&~eqp8Q()gP?z_E6(G8nS{|#{P~5 z5v$qjOI-Vdx0}cD$4mWj;2&mn1@ky>mns{j@`~pW^@B3veUht;GF{AiLt)@rYq#cyA&ib zntJB0#oMLIb5vd*g>1iA#=Kq)B34-65S;VCJH_LKyj}zTrPf|BuTePLtGx2qIwK>m z*5gE8$3c%iTueBX4bK%M>My@NtH5eGUAX)?6@Oi~GWQSEtR@xIP8F2Q$XiW-KwTZ$ghg z%=Y~V{!8FZclfc4ablj2V>9)%RqFwrj#uOQHe@e3do`{fflt}nX?Sme_hzhbzc~mw z@jeGhjHaHs`^4L&@P7^S>|P%DzknW%Wz6f>AYy&w^(8LUMEzSHC*<`z@ISY@g87}d zOLdy7^7;w%-pR;o_^u<(i2oCaK78%_5x%WUhabxjXU{F6E3sKy?7Nog+!*rOb93me zb@p*y5r0q48}G*>3;dqBAn1ZZBR>mzKgIU)O+lOIo+aQ*%r=)j^SxOL{~JyAXx|yc zzH`0Y#wFM0p*Ic@mk-)9Bd_A2D_G*!fapVK*A2Ghmx0=P zd=au=%++x$Vk>hv<*Cj;WaU^z+V=#Nd3#AL`P;=ZB+fVT>p(S5Kfd85-mV~t(T+*a z9lcemOW!zNju+=6^?$*8?gJjNw)6TD*EZnQ1stE(!Qk&|bp>;5(3s@ia@%;$Cz1Q;iB4od~K8RxzTbaWtPj#84@_GpL_VV^2ug8K<*&%6o z2Z48h(~oa>iFYzcVzjyId4jh~b#d>fFt0a)`l;jKOzacuSg$W}jR5bUfaCLeIrt}A zUBSHE+okaT7D8T6fS!KuKVC;j-0(85SApomnZ6&v9|hhBk1xWOEVB#73ngQA9s^NhJV&aL=9&V!{Y{-MV8pU@lS{SV`M8~Bv{)7weB{{ZhQryt+& z67OD+ulCZua;hWSlcW5}Vl0^meJr!&F|Mf!-8vAM*Mt z_>?{4?F8>h@E&*i@eMEW7Jwv1)04TI=j~FJ*Qva&h3rOkyu6EjV!i711?Ls;o(woX zuS>ySV08s^skcj2zM%3t4|+2*^P0HfWnPzq=)=3dAHn}Oc&~VT5i(9(AH=bVt<2$+ zr@B_Fysm`azrB6P>$l)jwlWRxWAK(c{rH9#c)fDKml#b?9?kj8kGIf{hvbuBEzO z9mW;$V+=CKHF3j>aqZO$gdBiEBfo$#`uIhL_;<$fy3_nD_x-;%_#NXm^X}ca@Bi&G z7P>`QTi&rxR-3u_-XETY7~DFynfDvM|JMuiZalW)`!?R~6n^W`UpMsX3%vsGzptxa zJAhA_thI|V<81=Db@}G_kqvXb2S{>ktnD5FuWGj}x!R&Vt}l8u#dz-ChJ0Ko9RW{ixl2kg?Bz=Zk@o@3j4*e-ixyHy`A_m z8oaYSUOy`(9Wk2&zs#_0*cLn65V|%fdey;_evMaou@GoP39UONc8xPrKvAtMJznHswQ8wP&3I96quJw3Qp~Ra6l9)^{+D`IzDf~WA zI6fvqc3o`mj#=jO0T5*qy`A7;zVCIL$CK4K;ynhEn8fxmZ+~L(eM0`@va3)PQ~}N9wSwKSynr{$GFyj=EnZ3|C81WbGMbP@pcmL zXW)Mt;_Xc_@EVv`$*G|&_FYR=KdMLv z(|A1QQ5O^OagUCe*$n%_zH6!K^#Q*D&(wOYbNKNI4>%2lAjm+Wk-s&lO~ALOEaH`e zL{n_by;-VeTZLE3J{(?r!ehUcAj(R;o#cV@L}9?Qr!3<207*<@D{JF4PT~8`emonx zL$Ac)#V0)CHG(MXo`#1xsi899*;5wr27n|cv318D@g7ik{h`;*;l(FB;_U>Y%$)-X zOMV|vsPFHvbKyRRnFV-R6p&-f*@OBd4AHdsJNKN=_-o`yFJyhAk}YK(ZNgCr(nZBO@hsqQNj9_ILl zVKH7@o_3th0-v(9`M&}4f5QnH4>d+S%>Rgy%{0(f&HuHX6&~jJ1~>o58|Avb- z9wyZmoNp$BvO!ydaLn}G6@=@-zTy7QJMg=IV7&K%;_DCV`+XiIRr^mB@4e7-*B|P7 zpy46#DU&q;F=ig_2Hm0K#iUNW86e52v9>c5-du$@oqfdhqpk-UaPQtg*>rCw$Hyb! zJ*4q)5EAcYki=xH?aSUSg?GNgc)kd|M`Ap8PGTIdfhc>?+X>!G@Sf3lnAC~45F{~) z?Lu#ts#D+dYnTtcnK7Qa9%y(6e9Go~JHdM$yw^0Iybs@i>kq`pW~{Bc{-`@IykFPw z0p#xaznYI5J_Vn$57O|Ku)hSJeIL95^FLw~Jld}HcB#7Q3J>#tgL|&ecfr}1&u>AL zrOp2hnEx9-P2k!0p&NbyKc4@s?Jv?5{-*F=T!GzVznJ42{QMv0-^R^jS=#*Hunzoh z6L|K0+(yp75|g1V_FYTiy(*8_7(vg^_hJ5R#QaMcC^YzIkMGSBc>Q?%H{gDQ*L3#$ zz+;AWjM~C^VAD6$Ya{1>$*HlvtNFjj@haZ#j3KU9z6;C7xG?`WQkFLV^IX=5|N9r_ zV|gF6aRB)7{BLdDv4-*Nafia|54~3A|HgsfQ|8XO&JWE0jhO#2@$awSM{FDfemwtk zEvYfgv(xj|k7XfM*)@ z@A)VX>zoB~hJxtB5XZ!p{QW?<&XBlb8SzJeBo?t9;q6lOGsAPP#v|E>vzKKR+wV!> zQ+A}c6THL08yf4Y_YWJ-0AFIX*T{{hdb?Ep58?S?3F$K2aUtdqRH;EV+C zaE}x6dJ*_%SY2*S<3-*sg=bcIc8~F&3L2r-%OpdI$1yg}i=js!(&qoh(ct0#3EI5I zrzbnEI3DBJOe1a8{eRCZR9-RvH;#7pDzDdrPg&ah--!9Y5%a&rQ|})(-U`0NXqdak z8&te6sJ!AFfqN5a%qyBwAsl>$N7(1@3 zphq8;`FAoh&oCh=H?`E4o&!52_yER)V;{~wu{(Vbc!YF4fpc<@ZSV`+Y29UxPrz zs`dJUQw<*eZ?HY@xu3@3`QRbgPsY~9jn5dHraeK`%6?OQq@VkO23i1ax$j!4@&DAg z?f_ZmjB!moma*fCx!dMIt_h?s=EcV3;*TMSe<(q?5SuUu$1$2Fj9rtPOK{!Q_=y@<%w0Hkq|txO!A-T4$a7G#(RiOn7geHa!nBYIvxC@9DWSJyj}v5 z*o?Kk#KC8!;EO-cH;sYb>CRr|_3z+QHpbgYUM~Xg{8(SThuDNUIF8XYF?a4TnXMq9w+4W4)A5J=higc;q6jQOH^KQ4bgN-MqV@CLu|s_ zZGDhyg5cLp;9u$RV+`i?IgrF=tnG6FzxOUGuT!9Rle1TOodZ5)Q@owzmFIwaVtw@< zVjtFAJ&5&eeZrPw@V2twR38~H=HNKTrio+c<`Rr+@6l>pF?V6yrEy#_2RAX+Im$Wm zUj|L~afWfleKxTEKjOYSypG~}`)0x541o{~B%zufy45Vnl5BO!lB{wiz*HMdap=7l z)0^qN_Y%{asR4s&2GdIdp%_Ak&>?ib_nk9y=G<%Xi~or8&GQ`HyQj>1&Y9gkv$K0w zY=ZfU+PRYWe?sZcY|wpkjq6;`A&x-p_CCm*KsqD-i=c-ie!yVAxb6|b#nHT$EDXNXdVXfuj?IpSsAwHNZuX8h8_Y?-&MS36gBUV5IO1lR2) z>lFFVemg*v)v2A}jRLPS>Zj)rOY-1Lj6QcIwV3$`=SYj34U(CG~UXwcx^+apJx}34KV<6AJ!D;I%2ffUsZG z>JXdQrt5WAzOBjYWaw?A_OingZ!ZvKlhtp*+XlR?qJDY~vE(4|CC03Tx!YImT=~T& zuXjV%V)A+I=^9;BAv|G_Plae~{PZXI65y+PU&4OE(U$0e$2lw9M|a}$*uT4UEy3si5b_+ zpm&)1pT>0t_>^6yc9L(#a6!}$7ruyhh4XXS@|at!xB=*GT=Un1HuLv1Ob3I0&4%BD z-&l9St`>xP_Xl8e&4Bku%5ERjrjW^a9|g%6XC>TsW~z#-*um^q??ASz*{`0)Ht;~H zaa{d)r8srJdJeKjy{ce7r)I9=9J61|gx>VI_p5>nZ{qwNL?52kek9L+pHX}fGEUU_ z5S!Sh>vdQ0gBjP?p!bB@r*Zude9B%c!utn!e~wR0omebmLl z{|R)r$?NynCf0|lFLAvG-aisf%qvc{8L-&+nWgfQb0fDldHopjH|EZ3!38(+S~>)J z^x^v={BOW}Pw_vi?-+a{ z7iGT&{T{R$sLa^UudmEwHE2B#z)x<+<|@}uSe z*vDg?`MeiI*>trNyj#G#QSmChlz5MTBqp(aMD1Ml{s!+s=-m?R#ajBE4L)V@nv~}B z<9<+F|IbgTQoI+ymzc6r+P+}$ZZ&w%vX6i#*3$3G;8XUj+6n(D@Mdd#au#KLUw|a0 ztdzE2sGY0+*x=29?5SWM&%uo28xUo4)K2hT1@C3WlPfVC|4U*{$hqwwnm`q(BRCKK zFP~c}`xWpdr`~sL$L2=;DLqG4`V;hC4gSaLNW@#V5crh+6wUC-JfJ?7#yXDYy!{Cl z`7Qe`_>xm^i|yFls7VR0>^JNq;>qcm{gy2Wf((=z`K-kYrTqF+6!De^Nlaq9yqdXD z7aF`}*hj<*Cph-IGKjKe)XvA}>;94n&!3`*w>C&(65F-a&W(D>;8FMY5igwJh&KX6 z*`L%-@HodB~e99&k;i3MQq5da4>|?~+4J0vT-gY;&bG2OtZ)fNYQh&?#2A{H>)lTBu0X*E7 zPk7kJh<6A`V#>VjA!_Gpk1}`%LT`sK{$cm@<97u3lpUycg0~-dds{s0W5hcFBr#=W zv^_!XTjBH|S>Tli72JcqLNr^I~|`?Gi`qEm1khxyEs zN8)o;d@hyChJ6lt2ft;CIWyh-*S|8}7eJEJ%=`X=qPV)NO}wb_WjBTVn)+Xc8eT@( zvuY>tqW+hm{-@&uCmG`X6BO#dxBaKuxwrL=;hLLTxB0aK3M(z8hpy++FFdcUwsI|b-BUw&mH2>VvKBA8Eml~ zn;X56!TXkdgnXLk4$Fs#9q#w1HawSA|A6(S9}4h75rrD!EME+E5?jVTupOHleQLrj zUj%yb{(W2&M?B@jK#+k_BY!9e*Z(F?|NLS3a^Q=m*e<7LZuAod4|A__z0OZ{xO^q> zDf^?^`Ee{?8a!MV8$AC$%<{FsmzXkdE6>W&*o_%#@YaCd(lM{WL&mW_h_W?`@NnFf zuT+5N-v?P<1-`^2wsD^)UX#JAfZnPRFC4VQYXnhdk7M#nLF-Rw?9b=%XN0`4isOeh zc*Mx&*LKQV)K53&*>GHN-DfhcY2#dw{pCT#YE*s6;~4Nt6HZ*WD&GKnS?d?f4b;w! z`8nXwpB9jP9?*Im*LsML`tN-xs{iGv|K(#8UqIL|>VJq$Y)$>I-zu$dluv|SkJ{_{ zM)^+QQ#MikmUvPB%QuPo>Apz$Uf@fNK6mB2s-3Gp-{kc)=+y-o<2ndLtesR}aJC0; z^Ms>$odW(|UYDO)`4qKt_3?M@jDJ_qqz$@;*VYbi>m92R7T*^sXHB3F2WdZozdv}} zE4~QX?};FZE%UY~s-0_C$K>^R=g=Jje2v5M+{`5E9HlW;VzcY}X%z#-<{{yYD;hSSXcig`)-iF4<* z_`XQ_4Cv8^qU-a@t}6~WBz^NxXuEF`H1&@ zmcqG)ug$nV481GV|1_@8flt}PYA5456TBHwKin4~-akN+;|%wmvho+z&NYrONfqG0IK&jC$&K15_e32oq6}U$qV#~a3x?k^_j!Sv1!2F?N5w+L6 zR;&p=WobU)2ee4tnsm6LmhsCbsE*y=z&)|*$m8W9(1ajkTo-|emF_1< zTvNe2B;jaYF9rWBZ!ega8k{3dUQdPIk#p~_1rGue|0)oDxJdgE{PV$^s`w&goHIZY zo7m1!JJ<4_$?J8{J74WnULOOWvg_1N@TP%xRn!j;0^uZK!8szHAAZF4=b*QZ z{rvjMc%KDHj%DngP%ziJvN>Kpg(TA6{AHn|{c#kN)2pK2pe1*g&wjZjUYrWZw>wD1q zo7$&w{R(`_-cvildmFqrqkec05O`Qh$|@wrtb)1wM(tedM=7r(mxb)1AVXXuhhUpn zU#Y&}_anQoF|i$+Yx`rsVZVz?-{?Oz_zAy|o4Jppf(HbdZ@*tEzVyL3 zS?47-!B|?mcWnozyp9~kKGa_GI&wJrfDDux{l&RtcI|EHe%DCcCm6YIviFH4UMGmM(M5PQ;8m%< zT<{XFA0#pQ+>Pv3JJ)`g$t&v7$Yo7lH^nxwI#pldY6q{z;KaOc0e-*N70fNv&b8lY z^4bl(hC%XbFL)W}BoKYrRQnP9@!+*5d@p63m>-1L#8zrJ#cu2{lh;2(Z+x=XyzUJ? zWq&Th+ZMb@sxKG3#5))yF=iu~yZzM8jqNshy%w@olh>oLO{~3DU*g&Wylo9m%qz-Kuu3V;M89s7E7rGvj(cwuyC<>I=^G;9X*H;-cecCE?lN7yFTE2=MX`Tf!0#Jqk2-M751 zV1A-@u5(F~*Vm!<>>zoy7re~tmmvD^k@h3_?}PVJ!uL|fiFz7h6Wbrv&UNl%^7$O$L2ccq;W<37=uB^)n4#2 z&h)N zM9AXmc=VtB?gXN2ViDfv;KlX-d|Lmn+zWh(G4r{THF6reabrzhPlH~a$?HMbCRWk< zf93Yz#r1#SXkJ-6_wqjRGpn59zw?h9w~xu|u8_^W{x2TeydDWX`cSm~U%5Ycas5AE zA|TA`i6DtBtE8=2{~!0V$?Nfu#r6N_Kl6Gvh_a&f|H@;)i|haSwEkatG5AwFd{)Wa z$r?2ou6s$7*C!#HZ1Q?Fwux1={$F_pcyaw7IGWeH!M`}*5L4Es1*g&E^*qStUjG-5 zZC+$wSl4B=p=V|cb`af`VT;BozA6}QAS>-!w=Xw@38Toe~^Q@&-ZqE#PfO;iTI1hZtzLoqOgzm1M=k}WWOtc zBv!FqN$p&3P0BN#{YD?5jz<64@0uXWR!}>^TNb=OME!I>psE3UiP7h>%G?j=-7D-@ z>~}1PeaC%>-IKpMXxY@S&*K#Eo{)3FsMYWp;;m}+`o^*O^p$z+0)_Q|A7htdx!%jt z@q&1f^SQ^-PKSJ)eb8eL#%ezjzmG}d7a{Rct3xicD%x(McCK$BGmaZU7T5pt;YA9} z*VZ7)Hc~sm8vrk^|L4>Cf7OoQON@SBuQKcZeewNd+z*e#erNu#Le-w&5o_xroGrnN z>;J&f<6|H2cl5ga%&PWLJJ%PV_hS6pf#zQS7mwpU#5fNG(T6>?ABl4}@Z$P^9;=FM z>=(5<#3r^!iU@yQ-!mq!he0o{|409ccM^!QqV@l(L%@sc|M|53Uv(Dv5~I%@eiIOz z%P*47?^O>$&%A%X>LP3tt7!edYASef{U11**Gs`a%XiJstjeta=c~>BdMaddum6k3 zHm_Gfk3JNw|5u$4UR?jrS4u3*>kN>@mQ~SqMhr9O^5>hpUI$rR|BwDNuaAK!D_Z}r zng(86|IerO|LVVh&vQgLKUA-bIl>YkyH2Yv{FlEl-Zw#E{ojwBS(nehn8vl*A2T7b zjPnB!V=Y?$uX+T$xc-kg^*neZ`0F6fe$XztA&;$!cekS!jj`92gNK(@!L|l-W1Nz+ zQTQD772aWs%(`HZt~ue_e3;hq;A@ z9hY0M@3q{*)85JrUFrVZ!Z&{d`y+Bg7kqbcqXI7CuU-Ux$=GJ}9owyJyt7a_4n zf+V)g+lEs#6x=|m$!i(=PHbG`JNOb~R*l?MH;F4A zZ^yKbQ@t%@i>KqYx)JsZzHLlUBKf-nk2#`~JT;u0{7hs^5nmeRv~wgHOi!8tBP{@1?~5 z93-)2-u82~a~o}G^7;w;NcNgn?hllu`wN1HeWW_B>*q`K{>P{x;7g2IHF7sf;c{-H z^HW|&tpdH-DX*gz#Wwr=AsOU`V~$jg=TLu8zrqE6&_R5o76-{(lb_s<&298p$}jvt zE(SRt*$aK-aTMkW^aYd}`40BqCO^E8_$z=!Q*2jIGdF(Sl;2UyvX5jR^NZg?W?r_e z+WGwQT6@$|s;~D!M%9BaF=ou+s2a6%<0q&5)@}iR|84Ty4qalU`Gw&4W8C2Ie1!7> z=eoQn8t3)0P6*yHiZ}nh(9cd#y@%i@w_|hT&otv&1DSpQUp#K?g+FtN+C7RnkU4?$ zMScrtwG_V>5PxHk^s3gok;^s4b#?`oBn{js#y~%0|)FTz_wT zw25zb$l~>Te^_^C-i`xNwtErYF5vB`c%@#7{fXB+yjHBiu~ma(0aK8yrV`X*?B~~4 zjwkAF$f@{#nu58FA29Kr482{V|KdK+ucOWeQFgN0$#|Xs-f>Ysy^mnjCE!a=#r6`l za~qraAAT#GjXELPmx&VbP`kZM<^+j<9{6WR{q#P9Q8$1uF^TOB32&1s6W_JaJ1^RY z^-AL13Zm>Z^8xTFyG!i^ z?{@HRjrtShYJ_-?gCwSG6m1_@JGaU82JcbGZjbiiVutZO4WjH(wG+IDzQHMaUnD_F)}{c&~vddyyugk^dYhuFLnQ_YsW3b$5tKY}0kI z+jLcfhxx>)=OSK}bj*G~0#TOc7ZM-l3Zr6O@1IcZ4G>?=5bz}?Z;S2N+@=!@9_A0D z-iUZ&&he{3Jsd?@nokHG<_e=eiux1e7yUT?x&Fbm4|Cl6HI)C=|3#`927Jk>_Z{1@ zxlPYazb~&@9D1Kb|HXYDFJp!blp1+FpT)Y~pWa7Mvl94{)2xPiE2){=^hJZW0{c)r zIl)qYbr5A~KH>B0&z*7oA9(%@#qnGpBr%EY`U!8dB@Es=(2MK*{o#j@#KSzRhO%|k zPVji1UOoCZp~Rn|h==R$5R=%}sh!)b+u)6Y-kQ-~%zZu^!Kchj5IvtYp*-qOkpE;r zJj@3WBU@HOTQeWn>^Oth4q0Wi5B~^(@%4fzE2{sfKj<&&Pbl$cDB_|1BSyia?Z*B) z|G3Q_Hh8Gj6*_?lS% zVFMoyK7!# ze?k4PiS<7}K?*32f4}yLIY7;i_>THti~Xt=V_n-~?B~~4jwkAW$f@`)wNm2U*Tj1= z^kV&w_rn?Q*&xb_>VFODe@(3a=6yspsQ<_@o7kHAzxgc&??T99{g3x)iHG`MLs?P% zuR;BKi+R*d{2WYE2{rBsQ)#w{^wKuuR;9}F^R3zO2+H9xX8qZ8ebFZf4mPvyw^aK z71jS5)c=}T|IPb|YEb_XqvVserv7j7vcW@*uZi_PuFn(iBM@ap^}h!7zb4lIys7^@ z7DN5_wqJQ{{&5qQGI*%*HL?EV29|Hc`wm1|QT?w${jZ7jALko?g@WU+7WFs8bmS9&kRZ`7YEC^FE?l)_=)q z=6yHyf5KD~?+WZA+J_e+Fjmz6TF5}Dkp#||6t5S2%8Keg>Q7c1>p$>f{jWv+M~s3; zTT}lh9%%4T<7;F6&!_rdI|+Qsit2wY>VIwTgs!H}Jpagpkc@8!ki?X6?WT5HkIg@B z%ioxFontXST_wmkZhL@;HA(e-9j=`SUcbQ!>&&%#gTI5<70kWW&TUzp)>VLyn9X`w zfyZfGsrCTq(T6>>AHm-hyom|lOBv@8Ac-yWwnwO)+w%N$-l;tldb=k3xUN!rBKVXY zs&;~RFn9;3zTOw9JrjJ1F{?%HYEMx+x8>hVUQxr4cWKP)g&<<3=LrSpc<>H3I5Dr6 zfPbbp=Vw+cwUG?BRlHBY_;C-R*1rEg=C$a)NG)o(_o1l%*P{N{9-r_%BKt-C53yz5 z*3|#4wljG}{jWVQ*=t_!1fQ~^`d^FsUwftM>wS^h`@xqOvs&iv9`A|7d#TAQ>H+dD zjd`5~BG#R%FL|8~-d_w(%qyOW2NoMYv)WhG&TaLS*3+SNRBFZ* z^M~4plm9xdUxH6rnomf)m@Cx2q567Xr1l5!CC6DU$L`-6k(;zr8rQmIAiFilFs^kA zVw+fBs=nZS2Hsl+CyZ;|!r=elb@`cLJ2p4T+@A$Laxloa7Tp)A!#L3gP-^t+SFryq z;d>$STDKJV5?khNmr^q~$*j-SEx|sLeavg!ir`bWgxdLd>wXK~Z&Y9Ji`1npRHp(`XtEc|N0l)|-x{2l*HZA;@M`?b>ZHPx;kMo;9WTH~ z4hG3<(fyD*T%&m((tJYVTnGH+623=dUh6>;Tjp)+y@Y?<){mzBwGQ)#x^3+T2<}@>|`?8N@uj6_o_>}Eigtr%XyQ{uD2uVC# zSBDt0I_CcvwR77%X~y*$$l@9T{XYXlthAmXaUBNUUIr%~FK2^)g6~@}&o(&Uo4g(a zy#oe0UhInyh<^cyKAfTb2>z+y9hUIDlyRcYhuFk6-LH4sZej9z8T3v~_L|ol!Kdu9 zBD{;iyFm5jK}h1=0g@QAI_B;cwR78^WAgeAWK)8Sam@e`>qga=xUK{5VuKU&Iuram zyslu*R6Dor!zQn{K<~;y@@ij%K>SBR^kIhfBlv#>@4AHVrHm7GKEx)rZ>XKy&a6+= z;l6#{Uz5G&^+WI}ds6KL?{V-RRegC768q=6^l_XyKhUplK<^p*`Sq3YegTpkXLTIA zj}^>qx3wA9pCG#?$msL;AjbNk>PwvOf%mwHGmPu#9Qa>&U5|COf$h4tB)f4j|Fcli&vCyT<-&u zO|Z@N{-3`x`Q8)qZ3o$}ToKjUVLuYck^p#f~r z6YmBPW4%!I1@95?PPTZ)PvSiQy2{%K_5*6~wtv9n`%>tgK3KlZ1vCA497JEzdV=iV z*Meu(5&RTzr`nxw=ic`N9NlX#{Voxa-5B3uAWsix5H{?yq|>Z z!e7WE<9-Rm7;XLM@%0Mmkz^+q&H;n?Z-XS~*=UaG9D~1Q8t*Zvd!x@W&-(%K-o-_8v`L2MR7;8my zd@}wjP^#}Ga-kh`h~Eba^OP~j>6k9HcRPM>@{Kw)W=Pt<$83yk#+v38g104jYb8J9 zzaaL#PC?BdC-->bb$9K3U)e&XHrvWSk3d_EP=a zpg25@5$9~sL0(rd&sICP)7NR<3w*>rNPfM?gW#L%e~f%Cb!U0 zN9VFdFn3%8>r9KRlN&PoSp_gsuK%v+m zJx}fNJXL~c`x*B>pzU&O{LJci=U3m{?z`_M_&b6&E5MiI z9d#5wu!%2+`S1MWc7NXBqwdykH4pexp+_GMK@YJJ|3J`=1^9A&p9cQXUXh`!=({2`yQTw~+LZ+D1`>wRFei4Sx5)i<~2c4mKjI)^cu zhrIs_di3E{--rAm{>va+PfEk_j%#lCz$U(!>;FB?@89a@K>qYR;Qt6c`cQQJU;hDk zFBin`kM{;#bJu^BW8-Jm;J^AmZm)Gs{GUQT=Re~&IOx%bAAKM4hw*<0`k(;cAMXvn z117F*(D<2QJ2to1$q65RW%ZxV1Af55ev;a7^owis`iBj^UHHL%(6A~I-siyoD9IQz`cI8`<)B3i@CuIihV>y|)tdUMU^#@B=v+ zH14$ULqBRj^kp6G$It5;)&%bl)(^-TZ$C(46kog5&h34KIo^(k-m=!du)a3nn#*I? zsJ-A;fxl*f-3Wi4nVs`<8}1L@H|mWCnd@59(|`9XxSO? z^N{x)pvN3+s{Kg(jH#+1eqY}k_5goUz^5-etDW0tRfE3;WZmr zFTj`M{c!O22>A5nV1s|O!QUCOE#?9L80gW51GFE(-xs{e1^9BjW4_jKc)+JGsV=*H zJ}~$PL$>og;GYRSVjXYrdHkINDmVCc;gS0R*3U!iSp$yghE%WJzT?vI-Z%`hrOoj^ z4cm&35I3=}Q+v1X0p@tW0J4(?jXNzo{sB67g6PXM?ML!{ z6?kV_KOkqkm|uh#vj+NlkJ`C?UrWb(BhO{$So@;meHP@zzEkZ57i)SAR~6X#`r3eN zU0}0`53i`5+izJj-uFO$-8{sNYv2a@FiZOpe9W&JrWfFs@O;xqeavkdm>2p;y>~!g z8~ge7m3hatHgdqm&#d7i1#|lyY~p_fvU}zseq4h$FeX_Okj}V2FeY2y%JJJB;5V|S z%C)}trBUH?ZofAS{zuSzQP%1`73` zzG6Ezw|{f;4}K$e|G~fE(D?y$v+=_&fD>;ekRW6{wi}m=a5=aCRpz)q1^t|!j{C+n zv5goJPin)lT|&$Pyn^Gt5j7c@Y=WKYv)liLblk%a#6Da#nr#>9`gLu2PW#D668n1g+duYbVyUZ4#M;`epFaVq#zysr2%Rqfn?7aDxb9UAR@ zfwUr0xZj@^u#VAw{QalKGr=!0_~BKIUW<9S2qdv*jX0(o&sBSO(67?*-h_E}<1ll) zqh2&J<}+1a@NNL_m;$`Q;~g~_m~4Wb>a#m&eRI5HU82#x2Pnmzo=9YVQL`H9OS-Qh z`~BtMoo4+2BICUmBr#@<^flFKchITncyC$=GCNNQua@+l6Zc^dv8Q{E{2`zF^W_#d z9Pdwpf3H^)A7-hYJIFle4}Y@8X@l->g>k`&mo7Vzmys*mpAGtB<}5@hzhz`ro= zO$$JeKD<+e&vVFg1^8utp0g?H5U#C?&NbYJ=YPX~*R%|n2EB4dWhGQGo>5Vs-_`@qgz0#Ci*0XIc>-rr&QJ2T94ca=FbuWSKYf?AA z@NL0ccgkh$SXb@FT#WtT{pT4ji?g1aa#?TLFIZVN^RO=bld;cuPHFm+D!4;7P3N2D z1EFW$OVxxr$}vZLsSU?=9cZC~cni)qO;wPu>rFg1wqtXL9GlKJ@B?EqXx`J4x;Va@ znnCoXB6fpM@=HN0SwFyMpIsn{QG9JvJ9o%O>3q|Sc~H};*1qt%qG0OvhVc+}KaN4+BN`ec(3~;QRAU(~jV8 z7VzoIc53IQOf~qpkI~dN4|(4cdh}sy?MLF@61=_we1E=a!u|sv*!Y<>$(lX4-IPxZ z{&tXUG!OVkK#xA`$u2_UxbFtC_fsn;`1;;-H24R4J$`1`j?EpKH~2V)nzow<{Hf5R z4@bmq@JakbLA%BH^Ian-=6-huDBP!LqU{-K=MH@$JV!(OQ$dGDd)`M6{i6PQ*{NzL zcvzokni}=5$`^b#3Z)&shvB_ zyq}}#9_ZP1bap_z2SJqGqjthay>HU%@_bi0#l(98Br%EY6KdxUn`PpA40?A)e=&aS zfOyY>D0@upg#QS54@Uibmp_dW?;jwENo@b2cJA<@2Ji3CdnDQej~x(i4v4b9tDW#) z0PoqTpYIw;G4U|>M~rM@`@a9qKko20gNGX5^g^@;9y=i3#~{jz>VFe!;+&|T@2X^v z#QO#$F^TOr6!_*2Kg!@?ZNBNB(H?l{z&?-B^kp;yzu-9(-YkQDcy+Yb0&eqi=ucwH zn$UOi@73NN@yAeq5KnU%^gdRZe3_EVTK0kr^KASt*sK}zrZLzL!~O0e<^TSsjk|eR z>i-wwE~vZBYrx-dUCkU|J2rPjYpT1*2gauG{AV-CD~@fTBf_W-`X&mHXx>uz%sY%w;V)Hq%vVD}^U6Sebow;9*Vz-AL4 zTGh-Q5&u6H{Tm5dK0lu%h&6wxH2R43Y%^RwnJ92EQ zJI$?-+4ln5NX+v%&6A)(3V#;k&JGrpy28SH^ngPM*xUDWa-tUK;*l9i? z&(JI3s9w?cl!JjDGB^ytI=+K=Gh3*Pkw_;S4CdKo^j z@iS|FUhUk`@jV6159S}ux6T9p8_=T<&uBk_|0H<#7U0YAjym2fYYF_!n%`18cgzqI z|MQSNI1l)!>&^7x4edwpQTv+x^M5*Sa=d>9eyFeb%$mPaJ9kWcUo7K)3sm&{pY~+W zcRxUnSf6P>a=iZx-ZT@x{iPTBZy5@?#O{yjmIc(_9rJi@DZho|vIW;7I3GyE{@lWI z0Av1H^*vq-_w~;T@$`Tv-Y}0zBae;k*xWJS1U%|3fPTIjH1Fw`Ui1Ssn!bQiBY#oY z`}O;fExxjd{Yu}|&FE{(Dr)AA-88({e>nInGPYlcgLYUCAO`eOqumIQUvF1j9B`o# zyBZX(tGzFr_eyieo|B$ihhNCmJj6d5ddz`>pfmc>0P@ezB|l0c68-1^ReOf`)Dnd` zckB8YqXqKvdGKQ* z^q7;p?^FITAD9oc`0M?Y51ks(4_r^f7dG)}J2AyycbxfsRtxHXOUpd?u`~3T6I=i3 z$8Mm!-LK38sPyAFkmSH0b1i9|&mF&-IUafJeaBfQ8uv$B54SM(-Gt@;5)bvfWl|xY z9*S2<{QWNoAUv#C0dHs8{$an z1F6izg&^jl==$Hsv~xioWdB3W4LO!vnfibHbaOtq1bTkGBB5#?iF*TxdAr0Ui}}A9 z7-{yuKXN5T2vRmf)t zKj>4sE_YM!GJaq^pk?|z!TkYKmQ_}gMmFJZm)A^uv z2(}sf7pgCD;}~ywyAV(JW8z`#fXU{uu^pQ`;rf6#9J1wo-x+Y`Zrq>#4SIj@yyye1 z#99e@pBDI&%S{2F=Pj%u_?+=v3csn_syoZvu>Um<^T1jrx%RQPn)Ut@f0xb+t*g?v z0{_#*obi={Fc#2DjrpqpEnjG7&kL=nVeo;?`_d}4n%nNgp0xkLFO1ndC!{J^}X^-uHQ#{l%0ldzMqBhFV^ zHv;+l{mBmbdPs+SmAjc};7_JovE(^q7;$>>@P!u{UTV>xX%;mH9XX6y_^D_FMOl z#_;1G=Dfi3%g5%ta5Quo``)TA`A6+)om_}la9+T?1ek1sEj63l?&M#mIt@Rv)*T0r zTOVxYad8@mz8uXiLL>hOkXT8HGYo)JJGim5f-q9S7XF|63FT}zAZv_$K z%m|84=KFS#U*C`WUs;;BPswF%I3IAX3h3wNhHXZ*k%qILE>_bjmIR2$HsPS?$oW#`G9r%DLRgS0=|^FiCzkoS9R@o9qb z<8k9hH}vY}!H+*fkNHgV4Dkc?zpbNizp&?nwp}6LI`~1Kc1?bq9^ZSxyiEWV{SF{S zmd=lDxG%slZA@B=v+JpcM&AdcC#vq1Fac`; z-aZ9!%lY6k@Fm8qjlQP!3wOrK=6t|oW&Z;E!t=q^kP}1h2?#ik!)rjN71|Y?4^YF} zE(`I~7pc``xHBf2{SVjXZ70q{{C7f+Ik3++(T{sT1?veF>3qO(cmX8$5crw3JuM-4 zKV}*~FrR9>a31`48G6jgJ=%}#52$Bt{&|74Kj`s@^HTfUkYmo&jI~+b)A?WC|K)tK z?H$ky-e<|l8|uG1b9Ix4r=e%xPn_;2$~#tgXmEc-op0lqq6-Tw?WoU^_N< zR#SRzp?wkPeH;4$F0XTmI}8LFC^hnjf`&x>e7oQ0h=)2GViQ|4A2{nUgZD@F5$%D; z`vUA2HN2g&KPEWOUmCn&Q9s}A$Ch|&fg~oeT}$oUSq~VzHK4b2v?m@iMZEPvl&zt5 z!e1452*H3s}OgyX$ zAV#*Vown(E-JRWN@R}g=&+)~*6&Yf`ogm7Z#7X~`{Cbc+w~%iiNdfT&KoXPK4yc_w z+m2r!`-uKBpU4pV-55k!pV|q(8@$e_pKq^>c)NoyF^TQ&YUj?j%rCB4kz=-u zHNRc1<+<(7*&y6!#<{xvQXG$ak&VVUr-B&kfx=S$e&B7UamrEwad2%8EH=S3zXLqy zuz*87tY5U--}#%2=@gjwr-SIjRNtrkA^%v=ei1*&*zW}(iA`)TP&;?d+c~*Pp*`jS z?Z-y@Fa;q0svxuVpM2Ef_S1uYyk$c?)KSFD=5yCRE#aNJg30R>kna;@>lt)-f409)$B|2j;IGGM83o z=F1nvKXw85CAsy!V>>o?-actu$8!IEJ^G)Hm$8eY56D2NG2S0R`2RaT-*M@ZcuRpV zInFqCV;5I5cixR=T+5&rpB+ViW0waJYf;tr<2u$6OL6pg89N-hOL<+7iS5|jd9S8% z1wL{x*SP9Zr8gq}Y9RWseC!6F`@!c7n&gR}1=a35dLU&~UGtjYaOp)~KC3e?OB~%-fK6Y4pDxM65KQ5FE@E#{Nlh zQeLrt0*g&BJN&D=dUNGfmwdbx@q0n^pj{JD56!hK$LB$c7oRr9{&HI*N>Od#5({aF=k_#yS>%UUC?Oq zdJbf9;!m8zLByJ*`hqhNJp7-)fFpUG0^SF5F6bPCPt3{2GJf(W8vFV6m2n;gI=}-+ z%ttAhyI>bHu6skz{{NvENqiQGW{m%M5OZM9W90joV*CMv_^9(Cw_nZFb z+MDAA*VSVwJ4Nlpj}yT=KIq5a5EAc7ki?jc<=9=KcJ9JO%(y-X*%m=Y|E~uTE3GdG z&UxUSs5t3(xe5F$y}e-GWN_l|bm`9}pws6%Uea&pXh!_$Ao_5<_9Ogjz{CF!^!t^c zR71{wQRhQ!Vtb$3xeL!TdA$dE*F<}h*ID3Gc8}T#-kso05Bl-9TEu$>Br#@VnY-C) z=PrCc<+URR**QVRxLyJgYnJK@&coo{sW>UGm`?+XO)y_kJ9p8q%>FtX^84n>Yx<24 z&4`cdZ|}oP+K=#G1pncPA7qHLgSALv6Wj09&Rw*%$?Ln&dokLlymkx$pEA2nOF!NM z;s5&iag5L8w<ZRk zfODG3E9MX#tIu`Zq-ULJMx1sKeW=%dgkJ~Vx)DFf7-t_yViVgwwR0DLZSvX;y}D>` z@{0Qa9hBi>S{wbqyriQ&=*MSViH928Au(nh%w0T}=W_0n^~1U__t!%~Yll6C{p|oE zmR|u&;rPT7XJ^nP?~!2ctlqgxHV-(|!yKZcZ?3$iXIg1SoIODFVF&F;_>;jK zulOQlzqm#Zv59TEUU!$w$jOn!e)j`SR(nY-`9}rWenohDgTF`A4;Q|~I}s!?O74zT zJ9o)2*Z$p#UGqFvqG{2CzFjwfXEiA`+N^}4(Cc$3%5p?8|vr@W&6cTjeD5gzJ& z$AwWpT=)_Xb+toc%sQC6Th-28`jE*hYDdSRCa?Enn^^@ODciG8lTsv8ht~KNO1Gb6vk?Koc-v{rNgrnp7Gx%S6UBUcW?c8PensNOEdT-7> zt_2sqh^KQw=+TECv>(C$7QFWrUxbLW6Z4`Fo43VwZ0_=vQeHc8-QMx7+G}1re~&&O z1EoekxQ{Ft^}~fP@m54X5@W{PbuOc3?(+CNKhE!+tVi#rymqbu9&0T(M$}8}ZgSqosaN)~%)(6ptHDWjTB!5-Vl8P@v##sfD*u*wn zue-}XGI_;yd*`ZZpYqxWK4ld}c%|U2AN9k9FYz$n3o-iKb#9<`?uymT{`wR2mN0qU z3fshLRDFqS40xpp$LAI20nTZ8uQ1MQWt|MX2aNsv`pP)B0d3*|B<5`t%v~{H#&rYe z+4l{|JTu)Rq#4I=dk}N5mG&e23E+*<_(e#3)cKHGvE4)M+!eQ*aorVq6VyJ9>%QPq zwyW9+-cI0cAN1psY{bJn2Qjl{owPkv?c9~WHh2d^wo|Z=b4$jD+TBUn!D=UXSSRV+ zH{z9uka!n?Bqp)FNbTH}O$Ki&^bUye1s&p{c6L%WRqX^1^}h3{h!^fWV}Ig1LU^sz zwI-+ygmLS_9I$IQV?V#XGT!Szl2h^hIt6oA9%SO32EBOyA-M1NpPRv_Y?|6hyjOu2 z*X8l52H%KxH%M}tb<*~3wR2b6{pSwIt_t}I<{obb_>|qDc7k^scsIxVmM6Sf;7d$d zCv9h`oxAcg6W_y--4^VFxyO4Fe99hHJHeX?-i(MBPEw5TZy<>&>!j`9)XrVCw!wQI zvYEj?p5wUxpdNQpCbd_L$$tj)WW);#CdA{pNMaJ(w+-Gl2JcPw5$xl73;X>5L|K|o zNPMq@7wh$eO6in%Uw|YgvHil}U1ab+g@?DJ?NW=UoE=CUkQAP zQTkd*yKz?!Gx&?Kk6<6n8E@C>Ajm+ek-rFNXvE`9eY7cf_Qatd%r(tV$J1@ z-Eu=7KMHhlZpah(Unx&q1^)HMe(XxS8QH z-f$2V`r;ctgEl9`Yc{I@C_$<+;3Bw+~2S65D;$&i$p@;Oz;$Nf9rcaEW&yh_XG^PVjaEZ)e4m zGbZtl1W8O{d!*XAzwBx7u7KWd5l_tR`!2c;Q#*Ozh5SFGhW;k}__4o9o{S*g86b%% z>%?5L>twZa(-xB7VHfm!g31T)mlI3&d$I4E%7SsR+PP_E>G$2hL(FErUf|)H-lzaS zJx?I`^8bs}${P^>dXU7Dbum}z_;b_FG4*raQL(IoR zU%8x{_LIpg<|SR%50Y2AAVd78LGf+%}Y?F8>R@SawES&$*#haid3=dSA=wR6{;pYl5HkI=g%$cTfw?y>%< z`hqhD{O1f#$m_U;!2i(edQ5D`=B}A#^7;<+3f{99_8hw)1N?D|K#x91t(Cs$*QX%7 zXDC{E!4y2FiQ}H{HtpUYgmYXs&a3`erL&?N^YIgT9=9a?lH7XVu^pSccAYe?<1oMP z!tVv6|8ZQ$t$;ot1Et11V6HH35!IIk8RD%Dk{o9oyK!b7a&7$o5IA1Ov4*`Cx@3Rr zfrzz2g5mKxZduS`1}Bbd3HYmfUBL{c4jgyw>1kYnj~ongyx0X9;*12*hxLl^*9H&o z^ACB^dNmI7j}V*Kn)%1I|2BE8h2Gl9Uh_H@e9CHz@T$QZsrs@Y!@Tx^Bu1aRacQFH zu8Z&MWL|dx{W0{(xHbk6YitotD|pogC+2lC@cX>3U~Z;%?z#ykuU*g^Ge}ZjP(TDrAAHlx|ylWG_ml7X!KEx)rPph4~VZ6!f6VSu+^oq*;l6WtJ zD0@Qf1n)8M@Ls>5FHa&657*#`nJx3VdsXe+4X35!rJLuXX+cJu4?x6vS@i`6>k#7} zGdS@)gzIczu?gnC)Xv>7!{qf<$P1qDw;szp)5rNa^ytF}+K=GB3*O%nzLzr2??Dn< zHjcL6tDU=X6_eL*AbU62$NjZ?Dex)#M(qUeEAT#7eR&cAc-^>>r^zelzvGg<=9P0}Vs4>!@_U#a@f`0Dsvn;~ z5GCU71(H}Lhr6o1yD7fsh50=LRAcs=gRo6sc2s@A!+gDa3ya4DhekXcgTQ1H>?!^` z|G1l1PQN?q-WBqK|MwU2Y@bMAo{t65mxHt)$+N#+Fn&->{F6ZvW7bVyPgXm3^O3pV z`mN#MV_wsZ-xVfQ69;iIAMn>CGAEEuXm>8?$Yd9uOb|KoF9S{So08KDMTEcZ=KDkZ z%=b*tb|&A~V4Ja?tNN1fTfm!Y@r<9u!}UHe*#z5M@8A51$@hhjpFGI-# z5bTc(-aRJYv!QqIVEHx|%#0iLuA9E3^#mD*7r`^@2!7>oihpmsuW>z%sBtAA@ItLq zN9NlX=KBYb>o? ztN9%z{6KC78*g(V&A3+q!52_!_krk3i@4zblJAcn;|B$d zcRWa9%zEhSc(rr4-D&bY02%%tT*{k?gZ)nc5o18@{rRj1^MIaI-{n4jR3ZKWpfFGA zVNUmsLd5@-$@fo?t#9&uIJOyUnpX(k@!$<4Kh3Y_{e3FVm3gl!&X;AK4r@=(DenCH z!g!AY9pE7(_M;TeO<%=~_ukMOKiGJi3vcHAR1kAMnXFbf- z8EWUI$M>A$IO)9#vaO80pO^(*;$mLlu}@Wd!95B5DPq^s9Uh1v?qwi}Rcxh()7VXa zIn4)qE`}c74;1#Z5x#fgT@9k_V$YF3^bryKCB1XLXK@ywT-miA<_N5IT<`X>^ zD4y7}--khzrTK-#hq*#eSg!}3+~As$%ldJy!T&hPda<_Ei@AI6UZBJOclSSgo`PRt zUgUj$%EX&D@uE)mT%+-d|BUx}5M^mTA@R-v?_nKJxyoUFUj<1{#nxQ+-+rROdl`DO z6i@7l_a=z4qU-;jzk!GM^l|)=Upbo+??aHpB(@)#_#QKO??EqJzl%NbJ_S+sp4v%# zZ-e)y;#GJl@xBFx>wRzgt=hRe7BYBWL+@>kPwau$n**P+uhmZQz5p+*t0O+S+5}$j zufdm?ye+n4b9XcbJj|neXF_lDAR-Rt4?SNfzVt`_Vj_b)HS!k#m*az9UXTkP5Iav;i zpV+fs%oBPkTe%1i^PAq~G`?z$uL*pKNo*)P`Pdnrrz7yR+! z&!=HsANx;r=kBmxPdtCZA|B=` zh>=ZfrG|6c-TA)3+ZXcf5}vmw9`=b|%J!v6Xymg_?4I)JPgummwJ~C36We2h4e;(- z-QZz9(Ysf|^Y-lbL=a_Zej)K44qmFye9MB2-&x>?d5O0@%iv8ic(+0C@PtQud*8nI zbhQij?Z=ijO=!wv-JoRxR<^yA@m&g%n6e(s?XVr2yC!o@ww?YPDR=8 zjUe&e&tb3~o4e{6CSelQ!p5y;u(jzGuD6 zjad))>#{lL!8smtKqrPg1b+)~?v8H8|63Aq2FBy}wURmFJq?nWd@bmGTGguVh4~yM|{a448Rzb!%R|QFI ze(bOvo4ap)Gp?<`pTluY{ukh-=Llp!`Z$hjLvwRJ95KWj36dBy=C02dED!1KyC$rI zbIb>TH^}kQw_bEF#8r&L%o3*oB(pEUY*0IQ--~Iz9r(yWVP2ERlG%bdM{7St=Tour zQsVc3B(|&%xx;pBZiab&t#3ETmStW8D*P|N>xyQ@@pd;fb(*|xiGCzTpS!+Px801} zOkNLxUf5v@a5nxAI5Dp~!hTDy%g?NDN40Y^=9s)_EVHsvGP*p zb$?KJ9>C{rf3H>G)F-}%sMWnKenabEXPyQ2NIf1sz=lgESP^%v{ESb0R|^$Jk9 z|L=2mh5GFtFwg7u;d-!dH|8~<7Uwn18zirKejjMEb+hkw^b_U25*)*zv6lj zdH1a#uQ#avU^vXGpGWmQ3;Wx>Ex&!MIXD0jk_Ko8@2PC=8{MgM=G&gf2bAJC3 zdgpUoebhdG1@Wf!1j+X&F-tA^czXBe-OtgFTwv@0{rh{H(^}AD2P*pnCIlX(C^=v zFX@eb`SHg2F^_X!9_Rl&YEZruv=nszo%)?`-drv3>$OF!%U z+>mD;$SwHPWw6hIKFJMP@2g+1vTVjx1(Gq&xbI*)HuvDG;d%)BM1B**|F(z<;*^yj zFYxoRf;i=L!TmSi29lilYZ7e7<{pawS93UYu)fzDeji+vu{8^D5ol~4_ba0v1;pI| zBr*AY3)``|hjz#<;y1Y8?SuG!>V1CygyTn?I2V9U z^}2$2f!eu8R!HZ+{0Y#TQkYluIKcaOaQ*LnI9K}-{IkG6TJc3l{A)oHTb8HowQA=c zIW+yAseeJp&Qg27#}@3bSF4@;f7XA+<6~fa^SA~q`N*ZV*COtHAc-~0GlzGny?f-x zbbl)UI%G!p?km;ChceuI8O{laIK|3>ZIta6j@_aJ+@FyAJEx$|x6 zOyT)ISP=&K?q3-FN{l|I*pAK3IxFS7AJ?w=rwih2z^V8C%oGR|Q+fKEePn?sY+n zg}9@L`E3MAPP2a6Hb!C2J$7lTul+TUty`2g_B$3tJ9GV?!*SQ&1zMB(-97yS`IdpE z_Bg7tKWziK#F%mH`X?sb$5%-2qwhZgvfr3--3iA`vraQx%V0nu7!I~G5yT1ugvqVplv(=Ke-*7d%PpP4`_!uEMn=tlZ<*g}R7w8=$Yg-X~Pe<9q2kum8Y=>(3i{ z-LugKy|Fs6uTwx0Yv#vNuH|X$X0Ms*e*X>73;*oGo|pTN{l9U%Z^Xe^0*g&B&sRG) zdxKQ>`=>&FNMU}}*e2Gk zML0P3^@ZiDx$S=);4t8+q87lMp&&P>}!flhBy&??C?!`pqe?151D}G5XvMEE%eM|{XW@iUNH~wc7IYkU*86Bf1rOa>Nj+? zs^MdrLv=GRHNon8k=-z)UofVG_e67=}qqVgd#P3Q{OTE zM<8~cWZLc#kC1+OV31BLwVak_e2g}zw`Bzxa|7f;g|*oP9El2U@;j?T)UKh zb+>37;u>N_@^0}p7I@%<{X^c`t{8hBYuD8lUzEh(0_93fhk`@fOP z$g7~T{s}x;6Byt4e5Xg*F$4O5*x_M!YUY=`gH7zTSL85ne+QdNzqWOlPxA_a`(-x2 zd0oAI;yfwf8HSA!$Ax^XC-T8{9zIVp@^Z-8kW+A73mFy4S|jhsbAQOergXmY+NJbs zM}_$uJfIDd?Hn;^h)D1*&)!X0@%fVHfg0jt47408&e^zjDgD~~FrVi)f|ns|XNMZ` z827KC&fWGe-@iwU>@z%^OXp!PZevw!%e->$mtK5ubRXgKXnEV@Xy+1dpK%`vj=zsE z&jO2yuPRUW#Jo-~9vAK-;3M`VzrMz~?xSe`Z}|21k?~^r!Y}($xw%rjSMp9V@A)Ua z_?hTFx(2%S%(!oO%DRtE@_rI;n9uR~fH0ruU4U}zzCVxLo$dY7uNQ{-JnuH>3Ulx} z!`tV=kw#~~!My@3Ccg68rS$8khxr`%h&hv2sj;OsIbK}qin0AC%;$*H>WDudBC)AF zayQ@mrC(nj=F_}?L5KA_=2P-y>YunzZt{K^@$z#T5w8!T9EnjG?(Xw`={GteUf+P- zX*qbk+uP^D3A{c9{|AjNUsc{y-Y@;e^%1XF|K-h3^6F}wlUMthFqUTetLK$o7K6OL z0+HC1;qH}y|7Pci*Y9C>4S6-F*}Te{z&IN`zkV3pw`k;m5r$dfeFTvhRUWxp7U9ha z>y-RX(A}1U*LS?V#FdG|nh^)RW=n!^q(($IfC!k zDdJ?bz|SYH#HRAV9j;wUzqLzPr{wp5-M_tB@ip_Qk9YWhfkXPZmA#Zr zT|-D`NLrMMmE3s(f&W#juy}In~!sDU1@pdV`v(5v_RSBUBgk04^vN4JWWeCKflb_ZpuFoLpF-Y({0H;&YmhK* zxO)8guZ+74B5keMhw{UkDZS*CuwKib0-ZhoNW>f62+8%Ki`NV-Qg`BET?R}h!LAh* z{-)nfh4m8Zfi_6?GgqS9a3tz6-j^fyv3>rDb*=DDHSte`NQ{bWB3!$ae%pNxzAN(E z(H3|f;QcesKk}!+hW(`7x#N|7r$ZX)htmX(02%A!{Bxm~n3dr)%-89+zm51_0J~vw zKk*zQANNN-`X0&;iFj8++GD&7zAuITT;sx5l^^Ek^gG)}e9wR`@j1Xm1X2;!<5>vn za&f4Jso!kmO^fP5HTk|7A~8x`Z}xuacijJ@WE>n*PmlZ~z7y?ygZGzqHtVP%eQ*#o zq>uaY0^&XZkyuqexxB~wrQaPF=KK8Dp_?MQ1kRn_J{OLVOq?em4;Wj)e8T&s-@PEr z_rM1i@wrG`=N#kaqrM!$H}k#ou{z?v43XHRZC>_%>36>k^L+vP>TKtqy^hL%!TZU$ z^%-~h&VJC4{&7bpF6Mp2&ZG>7(Y(KOTxv6;*(jw7IA<-$5g%@Lm&~}4jTbsH@i6}b zlS#0n`G4swi$^=m|M@S6aU(MV)+Eu+ne%_5KQV4NpxgrD+WDV-71u7Mm%7h=q8}IF ztTO+~1geiCf%}_tx9d5x4sd?q{J&rmlxOFEa#1rJpf~JZ&*r%x=lmbx zuy%|O^FOed_{wXS(#vLt`5*X*J)2*taSr^P^MAl62aX1=lX6m#qx*e?bZA`fR8_@1(e03*!0z zV|*UQ^`{=VnaodRpjhG!f(XZoZC7xNgG;5~TNuWtf_msWi7tV|erc0gS0!-;*W<&Y>M3B+NJdS$3){( zIdnZdsMH_xO+f>Me)0K#S6nxv9lm$=gGRWmo++HTnCB5YlQJB(nfLsYe*c9q&lb#s zzPHs8?^Fou(rokiLcFseV`Dt2qOl?#)~>*066`a~d;Uqk|8tmU3vh-|Fg|hr7{+V_ z!ZhnK3&Ogb>dP_DJqoZ6D`<%7K{fF&f=G-~*NePg`h${i4peY8?3yG0XrARfUT_(N z*t5L9;GT!PDb8>3kU@P$9B**3c17$=;(NXKOMmcz9XD9+6_E3~OUfG<;=INBUG4pZ z?^}_7mct`jcQ?CByx3vQxk z&mgF0d#r$vi~qP{@XCCgw-nrxwlN(yy?fOwePzK6Hm%D`v0@4Gy=QzDmfVg5&KOwv}-{Qu!kwx6*b zKZo3!tiSK#jPFMXWBfcqfM4O}$onYa=SFMkZ@)k`2L*S|z~h^LTq`PUhEuD>}`+My4_mdW_w+NJbIe-G`B`T%1!?QSBGb}!rt<)BWG zkXX+&{C`Z=hxd0Oxe-gl5w2ZIFW(^WUbrp%KTrC{ycg~!7_bY8W$yvmJmD99B8m7t zAriA9w}tz7_w@3MBi^y@!o4nu@nAkTvF_pR&3#_j5Bb|>;5pujhi8evWD@KnynlN6 zqKNN(pzpdGzTHnGu^vZ5SeLM#Nbx=^>;>5^Sr5Z^De@&oW$IcQ@IT%u;`=z*?UD3P z@IB6A9OwNd{%Yj+OZbJKNSX@W>v-0>8D7~>um>(=IgBCNcSR-sxo^oo=5@3IlPW}; z7P_$;^XSL7MD2|^s&E&XMhu@P;F|TUj;h4|H4SoHM!a!*V+;qT;1T;|@1OqowWz(Z z4l68OO?$haXkxpb0byNE@a3dT{S24MdYJY;2euNU)b$+im;U77sJ&;vt~%+TXzvT5 zC&mo#FYP@CdD9Yp_McP1j(lT1U}IK=59<5|%*$p0=;&x3qD5pU5J5N%xe%4?U>pKTu68}$Get7&idU!7SG zjH#>(BqZjWwoKN8_gB#_5Q)*$71u7MKbsWzE*badg>#ak zgHWEts>o$g5AT=$Y?Z}Dos04j_ir+9Byjfi_OhRK=P?e4_Y~v9nFO$y_{wXS(x2~X zacGA#grZ%t`CZ*PNzsw67#pW~PU83(FxY5W?l4m}FQsjUdB61M(eH8_s3rFe&gOy1B-oAKKmEm=aNdV{fRpIlB2lD$Qowplg0L=O zJ(1$LRa65hjGchPc&9)lMpeYRPKoe;vganeA5Vf5$NsJt!=B|&hY;f=?=SJsL|$v; z7k$mc;LnC$VpfLJbG?81%f^WByI_}Zb;QHGX=0t}?FH{T-W;@A=Tp zjQunCz6W|@%=i8h|NY3j&inQ6(|QtMXZ!P^0;)JCU3aJ|M8918ZPb`P- z{$%}qi!<(TAdGRjbH^+1%axF&-ml-ljP@Rtf?haRMQqcbynp)ZNl|Vj)>z0%toyiuH6mS^Ba?L7)}F)*3OSnxp-FM6hMO zHiMvUkdT<)3I5+C>&5$R)HbGU+A7u^*Dj^MStsy6YD?IyO!~+CkLoHIunUQKJF#5n zH+1-b5&qkW=6)Zw7xZqO0**)R=H1iZOt#)Fq(ktdu-jM^#T@98zTSUVexe%@c=$2wrtVelI;ByZ&KGW({FOxkSUJcwPV zuutLIrS!M2r?xT|Z1;1}zQ0=)<0*$Q*08P+JnY3s^~=UHoD;7DA~C8_qs+C(`))0Z z*B$xK;C~hW96txmF4H~VH}Ow}4>@pqPnJsFux}qVEX!9g>GN&MoMo84WA1^JD#zZh ze7>vJ8hj-mXF`N?sq2{@Fa2GW?SG8pG|1SjIHV7-J=NcP)C1fk?l;$iZ3K2ayA5`%%XPjSxeu>K-g(J-nEU-+m!n7{<5AgLhj7Q^Y`1U&`XTwo*MP4_fLPnez@O?yTEQ#PQF6~wmPOh z@4%iMyy(l5_}@g{BU$wkBewsC5Q$lhqV0#?KmC1E)Zdpu_hME#p}&6yJvmwC{RRI^ zdDvD@_Z<6ZGu&G zAM2-^KZ1U|^<{m@*=@+56P2^3-h%Jq&4DKzE4DGNT}uD3NofDFpJDgRAC0$$Lm>qH zvG{MWM;jpikjTf@$p12n53yl=c7X`z#unEurGID(?O(hD%g!ptw}0_o(4$RY7ZUOJ zg=`)C1{C_c&&;>Qy`UEk6x+C1&hS}A`iDj{a@0WwQ8a~*kag)sKst{A+s9>+rV&G2$2EPn*V zKCdvgBb+jo{_#Zn+?nN!gY?cQ#}0h)IY{wP?=R;d=5ut%j=&P5&`&VLEr&?VhErU- zl>Vu|ecnvIPled?fCNs7Gq>j*37m*$oC6?6CW#?B2l&bT?l9sTjeU0Uv0i{v_;80N^-jcjqW2R%&F3`4 z{#f}Gwe;WfQI6g38_v%1e(9f&3!eum#y%N+*rWtbSYPDAk%}>{xsdaXJ70P2Qu^n% z@OhBpv!I)t$*0uVO&1CLOI$IwJT4^l>NVY$2hSbK&(s> zbF?1#<)o-xpM-v1vRxfxIomaQzHfN;?Mg3OYvR8T5pI=fyZ5aQ33gZe zb`t);z55-+;-%g%gKvC4ZMZ#?B;HDho$rg`U;LH#OaGc5+I2L}uF>u$CEE3KZ=Vat z-!G%d=SpL1Fmdft`qya@uV2CL{Uooh#yNTY%@vb*ztGF-5a(#lg%X=0cer*b{p$x2 zuh?4^ze!#VY8J1f!+C?mYrfY-dw&1J{xTo&IF<^6B6p*sbAjJRhwpWb9t^yX#W3b| z^j}@|Y+M;Qreeg|(_qn9F!%I+>EF%_-|GTCVovhvYix;4;P39skvPrwx_q3XBtGU< z8=D#p?r`l=`nMI~dtIaJpzGxQ%|MjEJJ7jh#>?+339lRlST~g5Y@+xD z$n6m9aYmOzhC;%cB^3H+ykoq@5aC#{?MAyZW89y=kBQn9&#uw#CMDtw>xzv2BXRn6 ztuk2j7tAUt3xCtUpBuF+p2LjJn6Eu!x!QHCFDIj2jh84HC)QCmHf7qb)%&G?|0-(N zi(uEC?HcNzh_~7M37&Z#L;I28Ad7hTe8FgmQH>^d)4X4LRki)x=tjtAJIhlXlo!Uk z(KvH;$&9Ztj*LQPeJ~nxHDY5jYaLv>lwNhA#pwzi`_#DP{USB)mc*5_c2h?9-Fu0T z``OWW9$;fpqsi5k4lb2m^?mr=`_cb_uFmpe>zjx#tS^Meu+GDOfWhjQ#S-rph+UT$ zu5R&oI@J)?lcTXW0na8SaBlYYIdE*ni1RE&VliCd+9jR3EPPI~WC-l0XYy!joLEne zzR$Va`#-EF`?+D<-2Zo@yc-~wKu&@*pq*+UqacGq8EfPn<6aICPL*l1?C0ji=!KuBlF6HQ@iF zY!Uod^RDx}FL5UMFKmAvg75aJ)Fyv}Z)>V^>R+j~2ky2SuQ;3W;@sS}tulS)J8z)> z(i+wWC0oMIo-rl*)7RcUSDezJfK#%z!J@Ij#I;NMFIR{4!RYUxU!Lqwjxjsj0Vj+L zC4X_nWUdeBWp%{g1m#L>ifxB$m$Xu0eNeJL?Eb@cHK?Zk3A_!Ro5l0(+GqH{Az|HB zva^Yq#){mPpnYu8>coiGzQFrTGzpw-oq0~2!0Wy!duLmF_tWaez$@?(bCOqA z9x8SN&yP_E%&dO{|s)U@4cgmDrd&6k_sf2ES@<}vXZ=8>m zG()JX^nT|2w4?%grL^a-_t+7Lc$kZAY|3yZb0?kk+GmE(gOpqfyS}!k5C`+Q!HVX8 zo{N@Xye_GTa9B0soDPxsNH9@L&Qp-r z5WEZu@h^l(Y^sF57Y6)J(f`3KIS0B^g1@1bap63`_?_?l%(+tu=Kqo*w6|wQZmy;o zaq-L>u`?;d;kD*H|L9K9|EVp(ezT-L;`cUOvo2vhA$a(_UCH?|o^5-UNIaa|1CvRx z?=+TEGw!m(o#2~CkXj1P4pM#tm@ci#~n||HDf4}6{eL4P> zV(zsuD#Klw_t)#*624DYis#v-d*?@Bc(4CDtva*T9Z-xYQMcSJvxd$Qi-QXo)`` zBC#psJKy_h?anjkk99`r#lhdLTS~E?Hab}oh%@c4hg?H@o)Sj9{tNjMqcYq*74X(` zpLfDJP3b3))2xo=y$m7N-QHf}x&wLFM>ynlD!wClh&&rE#d^N@XUGc3+ZY2DNB(Q- zEqQ$ng1s{mUwQ44Uav>gu1`T1{r*rCNwQtvf*m<{*%gCV^73EE9l^_JiT?paxK*X} z{lNR_^)3$Iqb^+r-G76>Z&%F!Mz_rS3En%%e~b1!uZ!CCd*n-u(so~aKfV6C;eILG z40dj<$NFQfQA(^YyuILjioACs9DBc%{RR2o8(Y3AT)U*#-#_B@YuJ4djrWNf%eYAX z$~wc2b@<&CgICt;7s#gp-)O;W*@noM*o-f(UDE4c5_m1cI;!-S;O}@X+X`hs2MLMw zSQpZn_Bwd6f9c-2&vOCGE5`?n2c`Gn74uu!{g9g>b0OhAi3<9Y z-!k6O5aC#rq3y~FJcizI{it0}gl;pdV?3Du%NXlOZ!d9TJyN!R6sK#~@yM44NrD;e z_c!bnwQB+Fj!U*{U@U6adf2fJl^OUI$Qu^$jh1n?K_oU+M&CB?r#HMjYS$L%DuTan z*D1)SuEqOFyll66+T(n}HY?}TvNItPqbehJ_E|E#^+p?peOlR#&<%;=Iv>}>nv#KY zGV&S&4rw(wvyp$Mu@%hO-cN6IXxOI#A2BC+^)+_)2HW)#2am?#uuwxw- z`ua-$G55U37bSUp9wM=+GWtI6{q)AyM!e!YrR;w1A9%$aZTz0`e&$@I>@|!xt+dA} z2tG0As5Mr^eHS9JsxopI_Un3+&BOOh%CR;oyD{Q-Ij&iku)Z*O(kFb+1oZ$1NuJ{fOij?9ah#eqw#*+Ab>QPk-AzrN&JMuH6rpgDddilHTM7yB~KsU7=qG^?falLz>)}F#b)T zN35_5iGG_yQuH&YGl^#BI8y#M_(@wUwrzQsul1&X4g0zB!(sPgX!ml=qvRarheW)6 zAnU| zFNnk_b?rrkNqWO2F z6@7op7ZsNMCZ18SV;zROV(`j(Va-r}q;s-5mRkvt*i<=v!#u4w`#qfVl$Ss^#Q9rt zS#BMKe&rD!`&9#EAN)@&ez2>5pON+(4q`;y4v54m9JY9Wz4K2wI@XPFP({C!Ow|J*<1`#OklEL_=V zr;LA#qoVuhD%dqd_0PPI=0lG)PWe?)70Les$R+rnbNs+*uJ*ncdf{A^vrX^t{(8&K zQG34vU5(X|XUy-0>jmCEW!f8aSou{kUPgN_g8p9P!&gQ9A@|in{E(y3>ePMAqZmojcY<1-M69}>1@b-d(bx8TM4##rL z_&$RyvpB^3%=_uBH?}ymTLO9EDE~qBg8oOl!W_GT^EK>PhfjPtlK&C%Ub8Mv#d3d! zNNlQ{zR`MQ>(+3dTK)rcA2~={f5cnCxsbXaT%mX+58pw)E*pyJz#mVO*9y$%Hb%o8 zu3ggGxc@f}UMn_*-78i_9OeNF5)$+OLM)5px-M~cLB7PI*f((PlHR7u?tgH-sw#MEu z-kuQQQtB*c4QJR3f*RM8!F8)fjtI5DppUH7P#%*S)5iao5o(-9AIv*pxqh-;Vh zw*BpVM}CintoH}}4u+oCM>==B68A93-WGR1t0V3(h{PskN9X_B-W=iP!>-pK;9?%G zAok!4+~bjVn8oc8;g%y`VpJ6@yWIQf?a~o0_D2;*{{e0-^u#Xl{t_?d{)*$vh7ZI% z@4uMMcrlM6W+v0;DkgY8z1^c>9IChgde=wE--!@n)p~ou8IQbC4kwI56_b%~=QV>l z+5743-2X*leI`K46T?ubv#d@9=Tz9S4k!9@Bp>UQit!fTsaWpW5Q$Ay&{xjJX`%mi zbQp&!W!OM?9FFC6YD$fHT7EmP0{gBCoCjB64yt$r`JE#FHT9Np-VYHj zRR#Oz{T@tje~68f_vvCte$;ORW9I*ZRy+hfW537yOWcfWwvF4Vh>N)z95X57`=nEX z-z%f`d<^8_hc?TL8_?JbEo z??8wZ))j(d+R5QW_X*}`#Kt6?$=uCr-L+T5=daMa-!0(05^5}bVm>z5@6gpI*2nY_ zYwhyM=a&$PNmbDIOQ!_xcf@Go}l!iS?5+$1Cx_hkW92Y`xI$#?C|j;$*+GHR;Cn!Wf*F z*jQBsIK{O~dWS=8J&21rnb?q!nBR%m7T0N5Za0Wri?18I(2hG?75E&p1?sGN4~_U z*mh%@y`SEtIJ!?Sf^HwHBhD!hV#WJ^=GQ?=9Znec#!N$gyYc6%!nI3!ms2bb<8Ovk z`hCh#1!etQVTpapnCY-%9Zqq@;Fb6%LF%lFQ?cChArhN1zUMn-O7F5Px?j&>84fax ze`78~K6U4KKf#-cyy+tbmJJ**7>j@ZdHgZgB41)uW60eV-cRp3GUAnUd5zVv{_`Qk zy3E@P&K%^;bT|>O3y^=UvE{28v%vf5T{|LPuYm6SB(I^;cJLxT=3`Tb`Mw;%zX|zs zEWT5b*M$&?O?($RWlHb*X2dJj5o2!3s6X+ZfKV6K6@qsU^6t#mcOq;c;Xj zB+ej6Ut=qngS?;a=Dx2&yTc*f-Mo$I1tEq>F^q#_hr^C_kY@r?80&@eh_MGbAB(|q zG4I*fl<~!S!zSHraX7ypTgWn;zddARxwv19uF$#RmHBy);mPir!u?sf7W&uIM!)tw zMX9y#IUZ}AjZ!K12sbL_&wtB!vEK*hOwx9fJdECBMAWXALw|tPF&>NoCe}7@FLAaY zKhMV*+I0rov%y?n3V;^|%0e=MFDBYH0LChIsh=-B^iHjU{*2 zdq2JBb@u+`{c<~`$?8~ttOLdp>l$w_I9DR?0>Kedp(hUJc^iw_L*d#bz2}n_rz>n; z#60+`?60^O^EKwJLfrcx#JJtLt!unl-b0WD z8TDoUvsU*|gv0y?AomUDZR}QGg7-Y~B_^rM^WIPIbwR}A>#%cmXL+wei1n49Ryzc#l$Ip@Xgu#`#KE}1g zqQ=taV{fnb-Xh}hL+D=3s4wID214D3-cRCt4|(s>-u?Ik^z0`qArg}s%et)eetPfI zA|8K-&ea__mAqew^^La|oG+30p5VkhR&I)XiA9YCSGaab?|oC?v9c%ZUX1&rtuc8- zzpLC8`p-@I2CtGa6Z3ah9A2lUR2BOy);G}oKN&wOcL26&PJx^U!Mdb!0QxVut-?K1)g`6IkAxs^e6N(M!CJI> zRVe#^^^S3NKHX$J?Rge-J(KNe8B4Zjt8=$;`}TyjQxW$Jh;XV*n}zvW z@Ap&Go|tDU`?5WWmZLpSb%k2IZ(aYPyD;0 z&RKtiyPqhDi}@b0GO0?I9nJSWzKn41h3>5X0q!-XEb}Kh9`x_){!KE+^~yUS5~He| zXRe*2?m0Xf4_<<9sHhVC_f}_~*?)->jR%9h4(6Dwc_Bm-GQ;_H)pfKdU;iKFR-&72}Ot%ef(L zeqU=v7GC22V~yLx$7b4W+%Dcm1 zuls-$`JM)mnAJFPI?em*gKoyol8N`%KOo16E`cX!0!Cr(=iGS0IPoroNQ~w)#JF}z zAM}#N>kb?2!OF7Mr5M3RjPw!Y8b8OK?~1eI%V)Xbw>GTL-4KacjU&f*dw<>Q0Q)&^ z_V?Ez)e-+v3lmp@kE^}E@V`8Xe@x!U{zD4nd7>F_HbA-TdnJ&8kRxzk;cTsP_fXCn zd&l^3o^IPf+W1kArh8qUl2015{g*=~i7pZE!`}W6<26JP?`4Q^Y}y#tF6mxRSv<6V z&Cjs2zgx6g25kpO)aM0PoNfP4b9##r>x2C^IAD@Ceos{Rs}Js$+T2{R{l9};8rt8r zBjZZo%bLKr#p}KvWqBj=-9SfN%-J?};r7c2cX?R%jl+I^+&{ASf#W{&_AaIexRgGutBsfa4f|uX zvm};R0U_2fZ*R__ss z$5z!qSceK%3|^UE3K{J1t&aFD5Q$BETfCn>?6!zk?2oHToqzUvzN*ptNjrWS*V6ur zMB<$ekr)kkRa3m5K78}=oUQ6E*bNk2qQ9K%?Q`N7Vu^FU!J@HXp6~ti;l0CiHsFJU zWPc^E?q3qpD}jHGFGuk0d4jaY{-PxQtq_S#Rgt@}U)G0TZ};_Vmlq&4j@SJSu?f7n z8F&d^d&M~tmtKIi@P5j~@JT?jk-`MJ0!8piAmlfZx4my@Gi zdy10yuR|m@X*+l3jq&}6IZ?Y}9Z_|WYgeg%0`JufyhOX&tqJi~KqN+0MeaWIe)@=C z02>kKryEZme1@3U|l0I@~;B`FqsZ}pHUZwsq-gxJQSA&<})o$^Lw>ip@7!|o2 zFDEqg)<=F3@!Ah|Z%d&Gob@G-e{s4h2Z-8ml50W8OAJlYP|F6llhtZ&ETIRM(-qy(?WIP+XM zGHn~2QSg^o6xXohM|nTpXYXiz%YF8D8SN@HPONXo7kGc^Pkw!i_?(LIRYUA~{CIGN zYnODN3&MJK{5a?iFnj{d)*JK9c%0!I9X5YHF@FpM&y8>&!+zj^eD+h~VSQs`6JI-a zL#zAzYS$<9=X^6JdH%+Ahnb6rInkq~QeAO94Kg&s3#V^_dlvK(n=);6hWFQf%kBP{ z_YB5)w6i4Q&4#cp)4aXl%|+hC1fC@Yc8v34$XUjRue^3i_dVO<(e4aLM|OLHv2d%h z9#=tFm)WiuyfWX+&v8AF&vNgDNQ`Pc>w2&E(|y0NJd?L;A=6@i*SNNPJU=%W*Lr`6 zAM^A0xsjipVra#2V*J*SH10v1u~vNvc^C2$ZLJyqURT zdw&dZYe4e(UkJIDHGw#hr`I9ZCgM%DH_iiq$t2j(c|gC(QF}iQ{k=KcJ4|`3#}WwZ z@?WWf`OAE>28-(f4dZ zYnOC?_y0IqudgBY{{Z-Pn~X?d>Bf4jCv^$KABsc&sK$N@eMA!Z{{^xlt`}6msooU% z60>66aqW`s|5D(;dPCTK9{VTxueKPl3km(NdK*ZW$j@$pj1lp7h6o30JUFi2-n;7o z2U`9a=Ux!Tx{cQh-~ExdVWRvb-$z2fv+)tEBfY;KP!ak!a1ndX{vEbJtj94B)@3hW zjv3FYvEQ%8^K?INa0@gQdCy|(xDv0JKdP%B^uG~uQRKg--jd%kh;XW^$yJ#L(*vG} z+867E>TTlsXS6Tt&KScwLin#iUjN81{8xC!zs`1dr#kQX6l77V^Bz4QH>Xt7%9Lt3 z+t*`tZ&dC5DOJ}5-=n0QZZD-eA97SmO`MVHeDGtdbBppBe+xv~+}sn@6TDs@wR^a~ zt2swS=NHu{!jElL~HSB(o4UZ z4m;N6L|=~NoBkBn1A4}LE<|Ef)vW8e-cKKOU)0_+p_Bc#j4B6Yv^VzZrq9mw{u2Ks z$Uim04gZxsW$>?oUSd|{wEA-IuaDk3;(HNvl~%|5Y955KUgGTq?+)b6OyDK?{yX&7 z7$3f>>c4w`ee{5cZ+wQZ`rMp+yZ=fryxs#l)@7bANAk@*8`lGR^8Fx0VpP?v>x14; zA3ZPP8-2O@lGs0k@5i7gMzsIu`mp**$Q_Yi_^*t-U2Cx3GhBS+ioq-SL44JZ#XKON_&-8~V^vMAqUZj{ z%nj{bQx4sev43dqc%M}*dv617_Rs!2eQ5XyB5-T4CbhAuYP4ldCtqKE%#_lKm`8MOU zI+nYWDVrIJZG&r<^s(oJbJ!a6z3TT3zeF|lPvCWRZWhm;fAlOHaBM-I{bo4v4uD9E zhP#^RT;jNbaQ;y<0(ig4fms4)??1*d6(de>gGFP(?Ct&Zai@jz58xx_nAfPr0-xmd za9@tJt3Cg)UZNyE&fRTnirnGaC4JmS;ryYd5xTAW4R@%leoe5< zLmT21LwXxqMecCzl0H8AK3xsw%bMMD@LK51bKyvL<^5Pw3z1k9?>St%q>n!{oIli@ zh4%X*$*Zk#;{2f|Iyf`;qdk8x@wt+TI|(8&DZ`n4HVYGd{EBe?P%|HP_%$ctN9vv6 zv&|Kn8Rzif@p(?o89p{;IFmgxo%O)_aGq0xc?Nu&l)yPv^7z-p<=c%o5uZ1}Ut&?@ ztmX#qrw2x#Tdg|`y7DBSw#G?5XL*0Y^?btGsitB*c$Lg8b(ml3I^+FMDOKMy)%l=! zAL;D>>{qtuT@c|^nKrx2gXn?L=Vohehg~DvGvW>NMGejyjP7>tC-ch!;=BNP!jvtTFGM(3 zMdQvRu)8bSo&#Ks?YP5vvE~&B>+rlUN8)@Ic@KDeQ4;@ch{PtoZ+kyI_%G48^Cs+` z_5RW$iHFZU)KK@P_Y=Iu$a}@vhv#ZFUm{;(R5j#oh4<5g8v?Jj8$jpQTEzJQLagQ9 zUT{7@-r|7cc&%L*`Cl4azVh=DF6qISMZB(n?(J+|!=@5$z{jv9b@;&*Bl$JoA^!u9 zFG|c2H~x(C)Thj)@kM=H(u04syt*8gk9(@-J713Hw-)<<>L4M}9_JLbDQ9mFP0*gT zd!iiSRFT8lUA>zgQWNoeEbQDf7nau(LacDUAaP^OQoB~bG5lgYsJRH^HT%?gc&@)C zUZ+4>@P3uYTXSz1=Yfzt4TOmq*DmQH7lrmk{Hk`{?Dh?ZG;m}5heF6fPgji1M_blz ztR>y{R6Lf zepE|cz4sHm8st?u`|y0N7U%njnMu`>J9lP_c!!lmyj~66v9?UcH4{Rt6Koz|nBNY; zzFp#y=R;fv)t&>HW^DP&YnSw}vm#zkhORN2*KlZWac04eb(rajvH8=H*Y5E}N&LAG ziA~kgcdqx-!#k_*kvN*CJBF@v01;$@6pN?>%&zS=sG27qmlLOmOWjlW+@bB^E2)^A9 ziIc4_#=+WaAs7pDjDxDKH`Yq~L3W0Ob<>}>W@7xWLWEmY%eH&f*IN&dKIdNh5_Gd% zyUOii`YYycqkGBwNk7KAr1p7Ze{6yMx3Q)lW8V$VnN%%(qvru5CfNNa?}McfJpTq? zVL!+GkF9R0DMS7+AM23XH$7fx->;D`F^R97h0{-uaQ`2U{@=5VfX4z7?fFH(GyOKS zC*rd@^0^8kF-e(WKGP%K4*T1>9bosd$1?>a@P5s}v;BAfvi!b&;{d$6jZu!oq^vp$m(!zP`5Aat`=R4Q@5_SPuwRK$MaaXt-+$P!Nj#odgO)S+yMCCARd20jqPoc z;I(cmSB%}aSYE};>KNx9J~l<}aP5*F`F+GI=cVua4Ug-eh<7*VmfR=N-hC{N{j}~N zh{UMK9j;x{dG7Z{u(qiyf~+m71P-4M*c9)_1V?B!I7h)>Vo}_4)w#Ze{+V}O*x%M+ z9;``xFUr?Au^+4J=TL2Yc0XpUor>{|gh))P4xHiIC7s_X>~HIaLAQhOX^&yd{auGS z+33PLLh`XzsKdOxe_4Us4W&$+708#^gtKT}kbhFx-_~6SyM1j{a9`Hp9Nl1L%>Q+m z|LgEMKf#IkoQiyjMUk_*sV=OP&c7+*^BU+5OZHP+WAnRXb=Z#^>!c9o-vGJT;<}<4-#;J{llcC_DO0+zbHwMpEF+`dEEnhfb=2MK{UlDDL)6_a z_IB4L_s5gSm)KMtIeXIk>B6>%&*jivXm!MS5kjo^c^UH`f!yVAB0gV1zQiJ&y%OPE z6Yh`tPO!88zd)8d?D2Nj!}8yN5c@^%FY)~cd3cU*teuK{Vy|vv5?{A>#5h;9R>bGK zu=`I&y@~f3gt~WKp?GEf63823Z+AO}&-xVdB{o$D&T#FLE@}yU*6#?rhph_b)nooL zSf4p_yb|XV$P$NR`NX~P;+LtvJozPc5EDCI@A^MF*K$<^zx5jeS2$H{J6yY@i>{2? zm2=s1nfHm^bus?Ugahyp67$!E-zPSHry=fk5V;oL?VK{DN1<)a75%qn85#UBe>bb! z+WQ&4>v1MfznR$kk4zB{>i`>@V%y=`B|WM!YS)3N?{cdm&VdkOMe{$~wH|Bh`Yjz! zxKHX2M!v+N>cJVVUDBiGMtq(QU8hVw?QV$(y6{%=9vQOAaTRz21)Ha1lc&g!FeK=Gqt{aD`t z-Hx(?OW;KFf7s7?93hl(RYGJQ;480P(#4;L^&{}XLEzJux6R>tr+x}VVpN8^ zDc(t_Qh!4AN@(_ryajSw{MbHTjRv~ zu|AsrO?#U4qs4V0Fup4w5|c8VUE!1|T{1B0rqylw3xalRXoq0^+JJkd z0cVR1dqVyO!JeZ5bK8V(As*J6lptLjM&r*1 z(A(eH<+{g47(TNDw*pnR5Ya?-uC9<2)`gDsnd=S`U=D|MP;rG@%FVmPna#Toa=CKWki>GEz7 zuZ@WFC(o1V7YV$uj>zsuZlO-RArOhta5v#N2ba?27exJaGVIn7T>>YZBjm!7dSM)> z=Xm`ES_>v7QUozF_#SAtJFriln_BxttozziIuQ;3WPl8C>stM>jxOPcb{4MHNI2WI=v+Y;*>syIDhZrZUG;K|3+|T;h=YALu$Tn%V(+Ib?ugnI=N}U$WwmSK z@k|1Lwl62UU2T22E}DRO*T$wMkh|->pT=*3hj9@5;R%hFS6lxC-ZkDY`#y3T2I654 zj+mK*yF0v}9&=*E>&wtj7F`18R&SpR$ImYl78xuW3+5v4r^mQ+X4dBp$n{ygCLYfu z@ZH`N#bwPe`&kT@i@6$QGpPyW?mt$CJ=oYT5wBlCH`nrNA1@{F{^k7y&wQ?G1V8tj zKWK=ZV2HOAvdGw~3FPiA@2Bybh#Q+L_SfGb^SYVK1kUT;J|~VLmN=h6mKs~Z{M7sD zv0sJfUcg7pF|SdL1s*uzcT*;~&(5Pb!>jpRm5)Y87I~`Ha11>aP5*FR}t}=5B#qjui4)( zZP>xN*>+6yS3AHG??8yesK{M|yLWJZj9VJ@Vd_*<9J?&87vwL<}mN4tJaHn z-4FVmvw4jN*aWXf_;PaeR~cZrf0*zL%KZVd9D?U-jW{D|+ysI%p@#p-+!tW}|Gy*8 zWf0+3HK6Tq?UKfK=hrtESm!oOgKXp4HT(Om4Wpe~u6DHpJn@<#!m(;V+cngCKV21l zzqR3f=(^=-*BWo1<9-Rx-y2RgSTq*Qlf9qDcgi+4SFBGxB>LRHi!dJG6YY9}FDFO4 z3Xz;Q8?ZjGu?crFhtpY)pB(YJ0CxESmHje-cV-5jU5{|I>^~%&3pHGUawJA&xVyyr z>GAISkQm<^7D6g>@OqKAm$;HR=5{f0-3yd^JVRwEGULW!Hxo`rnFBvQv3+7ASPuJ`n@%k9_ z(f9rsp{sFDUSII#WbjHat7Du?ArhN1+%5Hfy5@qwYa{l>4GTPKHm`4cKfyDiuwuHo~Ag8z-2KDamy3d(KdTrIIFa))b|bnV&U|CKi$4!gw>PpE$! zZ(|qdX8UWB*AZqUAl`N;M`ASGHU8E6>Dpf-UW;L8&!ZAJn|u3Qyvj$DiPOtq(b!<( z+9h4LTi_M=h&czZrpDR4Htynzv2iAO9YL)*ce@?WY|lz{-u1Io>f}MG)Co&dosR1X z=?lS}{us{U9?J`5{i*L5Kjuoytzz5Z+9h3gR@AQ8mo_Tju7i-tsLwcd}X}V5NTu8h`!S}*5m2==y&xSr$Z;ZU-X|a zzBiV8d+ArnIQ=+?e^f&(Cc&KO{dD~)VH^ZLIFI^O#8|Fzu(8RPBlt4ESTCz%oLJ}B z*i<9iZkqSg^~<7h5c}fB!$&yOtZ}gM6z`WAZ#XC?-h~i}Q5o*e^L~25pfJBQ-U+*6 z(It32+uP^D3A|oquxKopS9w2;vl3}B*5^FPwD_EyA=)ZiViWk6`*JdQg_G5>T+G!d zn@Kg2y9HK<^$_-J>zON#6*xa@oMd<s-T>_$fGo)9uZS={s7~NN<%+T6 zpzL>DoJPrUq46Y)gAMo`_S!gWoB=rjQjc)~>%0lKgfiC1JH~~53u0rEwp;Fzbi-?5 zo!f+Yu+ zP1r{Ri;1ra*DmQs_q_$ikLMJP%d^`xaZrvmOjBRjVXk6|>(i9E|4+2DJvawW6P^zM zi%F47T)U(jUyOLhywLcL<2n0xyP9O@V|>lJH*x=jbB!kK_ifCo5nMJ!&k3525S|lp zZ0o9H`)fwIp4WX*mYf~%RWBJ&+;YVm&M}&>zqT=&KG1{@S=gkT4-WmcX)@aF zchMwxJ=&S)#v!j92bwm3u&;grSq6C=ayR6r;J?P+vAt>`a(2L1Uc025-S-t}Hwtoi zcDt_b9HnWzE5^p3XjeH$;X1zwbG7AGHL>j`c|YC!bkweMq1)fJYxX%tQ=9k8F+PNI zj3(^wZH$U-*A$)qx9lIa>pbZCN|}jvJ@t=q{QZLSe_%23RW)7g{d9}_z5?Sv0}`MA z+nHi@=NL`1eK|SqmvD~Jgt^+rrkcpz_1;gnJQneaGwh~D$7}ZQWHnvm{RGeKUxw!O z8;<`o)Mr1LxETlb_clh=MDFhJetP2cuzzWKAG*oe`-i4my?t&R5=)##kb8}-U@r20 zdg5JS{{no(9Qtdr#yRjG_T>n^*}nuYqb2@35Q$ASk-K-ipKjee>>rxh?sJ1bS44?^ z^e^w1D_%2Pn(+bqhbHVFny`Op!ns>hf5<@)yQT}Jtbuoo_bbREQ?@c~Cuio&(5*c96i*DmR{O`>+i`l9Jc->y=Btbdy~g+K=hiTP_mQr=!B7~8?%Vr}Z}&F5U2u~unbE5fn&OY^SC-^SP)OkBI9+ZF^~ zfsdGT@EQ;B#NQLbI_%_%!7KB-LN*HcM$0%cSKHXc*Dj5q*Xj0*F#Y7Wowb^GLq*H-8@h56GpEvs3DXBP0Jc^_DziuD0At-5Wia?pQBsSL|t;j}P_t?Ro<8sjK&X5^oLi zs=R%7cRtpP{e81=teV+&(Q|>06Qg#$8an*oxk==8CWKfgWZ<+TuO`BA?RpOKLw#JSGm&<@Wjn&)QUFQ&$}Sq;uZuwxzW z@#RRIIB#jb*5iwkBVS@vhP&vwzzObrfn)Yc$knzk($v7+;Tga1789tk*}*Y}XW*!c5RHNO|d z75y$j^Gnb@na!)Iam*{u1xy{@_2o#MOOXG(#}_4e#rgncGpT0!ekCgW)h9;3OVEsS z`sO9xKk)i9@~I2Y5d?1q@|HV$`(sVOYw3i1iP3P^;^BZ7{onYO-mrVlD#2?@8rQ^% z&i@UsKOk>Kz%jhi9%CzgAR!TdJ4h#!W$J=!m-LBqLqA5nz(qFS;YX9;#`gXV@`J~h zvZkigiASf@B=B;=z7W*qgv}spr__|q9o!mxWt^DzEVshNp&n14_*=MNTG$7E^Y!=b z+A;wCEN6G`XX0(y1$jF6`Rfu;f#=UnBOsRL!&zBBKskhNz-#QZVWlAl%1J_ss zyjdKT72c|s(eIXl%Xj|{|5fnETKOGZzlAw<3Dz}BUWfk-_}>+r67N{gK@e$6#lF*W zjJMDy)rE1er4I3~v^rq4+wa&IKhdHO?<1opFZiQs9ndxZn*ak?b?KV>cVpb z!7E2ziL(#qxh<2BFEJ`|*CJ=;1l1>xk9eH}U2j_##)Ur7LaZj6#~0>LfRqOu&+BQ( zm$L)Ds+QBdpFVkZ#Op-pqVKPTlESoYaL`{&9j5wn1RrMxEfc(#D9J14c^jK*q3ms4Vr>4uT4%QW6WDi~y7E=w+9f^tyr^AogKk## z{Su$&CgOk46%(INd7eedcExyPxm7J}yXU>1p8R#xuFpa@!~2K(3pPg8!nTW^OPu1)jW$C5uaG&mOx_nCL5THQ2F}aKdn(}g`{fhl%h?5A zRm&&dPoEO~&IRxhb2hKhc3a~40(Pv!N4^}%e;;`-dwfxnSIoOMHq}DkAH1JFCHkF< zmhYf@-}`%BC;kQb)P3ju1n+C)ec|lGdG5q@kuNbC?k2A7{q&ULaKB7E2zD=89eAC% zF$7qUkjVG%kgo%d<8>nDX<#w&RpHttJ!N|6ufRvl*}TTvZH_||w}P+^8@pog%KQyj z2ahjG@H(*vL}C-)9^Ow+`6Tq$iQBUb?;m(Q4EfY;@BIXCTjXu!?Cp6f#)sx%GDgIE z&=!o5|5xL~#Qvz4aIDyN6T|*jPmO+eaN-#7^{b7E{0)RK*26O5JQ#V~hB$q@Vod@p zCcdhPL%g4!dTP|JShGy*k=?HGcHgw$NZ7Fs1ARHd^RdV~*yD?m?TUHc#-=9Hx5WGD zsUJq|ItsdDy?K z^!TD=oR>l*HZ_sHmwG=vZCS+YLg-q(zu`5WPbP-v2=RF?e$m;SlbdOX>)fUfA(uN5n>Z@Ugzy|$H|5z4xR@9 zi%Br$%%0c!)R)3J3h=>s)UFA}a^Od6c=H@o&U3vN0SrFoY8#uH$hLdjX!u8;c0f2s znYakLDMP)#X;}8-e?zES;3d;H-_`6iQmHRO50(H z^EQN7|MvER^BnRXj&K~WOOgMou@%gv-cO(QV#MozVfT0rUgHUd_~?(O4sZK%1piIs zKNs+gmT_XPo+z=2?-$-rpT2*@>!+}LGx&R6e?&fY;W>ifeT=*hy}durZDs#iYA}@H z?w1JfhQMpo1*TnkK+Y8Q0P%89hV0w(iOpLj7I4w)R9mb#nGDRb{+8LArW-f1cZl^99SXV%xPI=%dqT zTpzV-5$g4A)UN$tODuVE6L7jCZ>I>ywd+yHKh&79MM$tSOvt8HxJJJS2<={+J|v5so(9sE77rO2mlnD;aNxOFh{ zj(7IqJh!z9`4XdQ1$V8{bBXEhoE77H>* zlMhKWo-GXTCeba`pkbtyq*Kylx$uz&vRRG9&hS!nJ-81=OBN& z#}_4e#rmLCVpGOf=5XrujC~?rZ-(6*?;m)*2l>>6=Lmv#1M;qQ_TfCY^&#X-jLL9# zzptmB;m)twUspg*w>t9o1cX@kczeOQ6L~iT9M9`wzqUyVK)~665=+SEbZ6*iXaUH=`E>T+i4BvVP>hrrxq$G0(RO zx60K0Ll35B?iID`d$4=d*FUr?&S6`r3(prM-gl9=#M#Svt{ESGK)!G+ZTC%tcSX2g z+BS#X?N-NjT?HZ5m)>4*K11HS0mrp#n?n8%#+I)N*DmRqPe<+g4eUP5Zr9B7)V6hC z$2zQX#o(3o`W5n-#}_4dZDZe**c5$n?UFugkHBl&`YglydtTeNh7WX*kbu{ghOFc4 z!+C1kj>wl76}fARoYZJdu**dkfp9uQ(}9bgz&+m?`Y!1289jr<*rEnijJ z-ri52^<>}`_=q{1*ZA|X1_$R7rVe}fatyC+yCHu|k1tB{in-dxrrPK$b2#<-?A;?? zdqKCG_Yb@dKt6T7GVl&SUJqv<&Qse;kS{SB?%E2ypFaE2sK1^ByUneR{EdSUE93mX ztuOKp2snmUi~|!!rPTB<&^8aErc$9 z{$O`V@p-Cg*9ovA2jg5ZcqK1mAboxOq9i`%dCRS8qi?(S)936Owd+La#(4kGuHdkZ zy6_x9@S2b}!P$rN)V3MOml#zW+b()8aE^Q4!u#bWNN-yg*8c(sv8MX^3C?8XH3b}h zzg&p?8OD~cs_jDWr_Xsb;`KD>+OzMM%=6T?OJT=4T;R(Q{Bw~v+2f0nykefWu_@zw zt@qRC?i}%od8qAN?;m*mJMyW!%KHi4<;c6#*~@m9<9plP5Q$N^i=IE6>wedpye@;B zWXmM44?>9b_Y9nQ$h$n?cwYaB{JV{Jn&E_@U?wWr2IP6%52Q%>h zfxLMhUzCg!^L(4crrPMc#QW*Irrt7Mj7@FAv9#SM9!#I-o};l{e}~*;b!^w~A&m7SZ!dAakG!Ws zoW5OuLjD)VRxp3^e)_zJqjvoSc1yC`HS;_b!-&-3dtZ*=e~bM0J-#RrXZyOym)I12 zaqW^mzpHIm#Myoj?3P&-;%x7X>u-H|zMb1Q79I2<(S9vR%Gt~Im-kQmRwzeeHe9xE z=H2x97ufjezXOD2Z|wCZuJ#R(w^k_E@!GyK^0zX!1_ReF>GK~9yaEp~XY(3wcX_|G zcZ0AFJGf%-%KX1UHt_hOWL%i5Z7kv&J%701Z{dDv-^2bpC(Ahv6Kdo%50Xy#Z7If$$^NVHr3FBX6$=hr}|jA&~yY zman{aNzd9ioFf1q97Mb(YTQkH$RExH+F6H;^Z)i^k!Q~TB~If&e9YB0Ht~(l|7W#^ zbA)!RFWSxdzvYSbC*F7nbs6XX?FGm)=l{lD7DU8rgh-5v+_l%ba8r8Ldl9dgkJ=B4 z;_ARPu`3)*5$vuG^)~|%<9!=K-6HQN@ji^ah2CBkM2Po1*q)95&FOzfYwMJn zjrHcNk0bxwZ&&*}TIalnGQ#;?Zg1u?-jxt(W7W>S^OZN(7cL3?s$)~=&W-Mu-*C-X zGtU3p-$dTSQJm~oh?8g3+{2t)oKmOZe!1Wuc!srAYOTKUd8mg@yix5~Kh47W;xhEj z)7}ARkU2Nt`PZJQwfbL_u+4peIB{DuRwfg3berpox7?ux-H^LK%49`KEpc9?f?BOdy%jZt-gyN-PCr!Rgj;`IdRHjQ{4i)&)V{he|3hV+bZ?ENyS z2JLd=|GROpqYCvZHnB;}a%RsAJx4|Dnh(2!bF^!`AY`0%5OOfq^Cdi&Bd>Re-)PA* z=3UFJ__lgKJ!f3huFbGBpX)R8Yj@wSry!rYX749>4alo=c;Wd+$8_XNjH-ieH_iL$ zIWODwFV^)P7(y}u%kch&R#WbL#zH*}P^x|LAxWcC5n#8Tj`h?Yny~67Lhpd(_#7=N}zQkS{T+4sy5H`{_&F^B(lqNt`oousZVk z0fbnuczeNl5qVDp9M9_y$X{Y?`Kmg8@P7Kz?;~CpLl^ySeJCkB-e&)qv=;1GhYx%? zg1-!TFM2OgPEDz)e@m%T9>?d`G2fo@BV+{xYm75?i~QHrTeRz>&Zw7gtN0t;xOPcj zR%F{1^WGHb>QDFemv(iQjGJwN*dZY?KZWv_Ilu56WD<0iYtx34HuY}$GWUFfWpeI% z!RlBZ>SC}q^7e+`N$V3U;JEgkv=j1WuIH=5wM+W4Z$kS5AF*fOH<`~tCXqANp{pwf zuPk>v$od{%l(gLsBC#psyPx;dbMwM|Gie`|;r;!6GwD#|Q@4-z6FjU-ChhL*!*h^H z{g5v)8tx{!u^jW-Tz8I5UMnDOt;PBu4T5|`to5BuSG1w z`v+dDkWXEa_Y*wK_mf6A`|uoO66Qb~qi}bE_tTfV^H%bD1;nkjSbxlclZX}87lJbu zdHDgy^w+7#`yBoKD7>2c2Jg+d^?&#MmPs>#Ept6z6|P;KKmlL2Ho!zdP&p{?( z?lv6Ann21TFQ-Aq`uHWE?Rp91|0C|Z!@MYx_xIZDjQP}4PX)7LL{St23ZfWMFrVp6 zr+&=|*u2XwyKG`3yNeGt)iYGqZ}V6Wa;ieL-^Np;5cGu@18j?K%Z~%HsPb`fCO?di}5tG7^1omZP?v z?@MsLTG2N{VzILlG7^Ve|Tdey8fU*I~*LGQ|}PPWrqAo`k{^D_rL zd7qHDW*=l`UhjakuV=}9za>|_AK{8I#K=c`;u_!f3a;q8B?cW6XkCnJK4^~RseJm! zJ@QD+&5fjOxL-~t?H}QaetqP8vo~BvtpGk{pZTy+(%&bb550a^2f3L2+}R*Ge^Byz zb>RQ*`Y>uW_*0Cf?MAI^aVL{zMD4mA^!!*4`HWf@gj_*kBY#=w$@`3Qf1|hn*HP<( zRufg0-1l2DX+daL_y^`a+cm!JCZ3}<1~G#>mOa}FB+ ze%Pn4u%4j&9l(?K35l!THj1D9!QVsbR-a*gKDqjh2-kkl+o~t7@olf*cM$X#!+sX8 z`rik<9V|~3GEemLS#E9=ZHJp(GI_5E*I|(DWA*{p6Tzo!nAxenL%}n3s>>41p- z&H!nSZWOUQ#q5$P{yv}AA)HU6whQwaqt3%VeTDS|^>aLUhem$bansL*pfjXy^?70B zXZtXp0RPB2!u59%NB%E^9%DGq>QVpafOmZGFH-tPU!CRVM$tChuP0NQ!+gRh+_#T9 zC)f+HJP&F>lojUujRfy9)3J>0J+*EU7% ziu?9avqSvWt_#7Z?7b*P;;;bprs?Z|i2i;6DaLLT+wL2)ORilUwd-$?O$+Thx&Zt1 zwb1kx*U!OQ5c$d4b@Vde{~)^J6Z?KkuIm%E>o?H*a0%@i4~US@=oLYT0Ti~?vCr%K zryj?IS<6!V9+s*7W z-(A4l$@Fa*Bqs-M;~K$$@S6qtVfSVyG73rj6NN9^flP@)z7}*?GpJRuDA~H z8o)7aA;#B*821-G1eykl@2jG!{;NNU>sg?`Nv$lo@3&;?)=|421KA!+XxDf^#P<6? z5HUF2SA&xLQ$hQN{6$Lt=&Lhq)%G&8OQzOG?Rqim2=>;lrQlO`vDvA=3&8t7uOHR{ zMvnzwb98LG(G_NwO#L;CGe=(!**=+!@i&3!tJL(>PZ4+*1V3z6j)z9KfX0e0OYZwE zxnavN&V+wp&=c4EI>6`&&|?fuz8aK_s~%Kj{#8i-lR=uB6WhsVm)tNej59}H#X8Jh zV3m4r2A{I4%ufAvgEztJhjoC_cY?1uI>GKXvrBI9^YgrJz5wzUQ^tQEh`w$%ef4t# zc-_H|;rbx>cZx1cH~K-dOK#je!u2-DqW_;8YWn?r_2@^T#~ALjder|c@NO_G6%yBH zK$@Eq+h@!!xv?g~^`Fq2W%dErSHY+3pJu22o&fJruOHR{M!yZd=BU`cZg$CyKZfJA zkp02+nT)u81fs83O<(=I1l|+DkKy_w_-~6YOE>yQvrBH;G{W_D$e!tWyyoA7z_(yD zhL5Zs_5VKjFPVQ8;yPG#C9b1S>O6bt7bxEWy$E_FvR_(1(XNHdBQC|(F?Q_xExD;W zv}+;87o*>|_^n+Facolt3LDx1w-cz(>xcROLbj1&?AUgN(ft2Se%*z2?h3sZvMO0$ zFA({w2RA%l3)zRr^Mt(r+g0OYUYmmcBDyTO@3-XU-l1LLA367I*Zll{A?suey?iw& zS?`9RRV+^xQWyPvmYWmXoy;z|c}#@s_N>F~1Fi$Wrz|)BU)Tq{t-OAi|1TT_zUC;{ z6-M*_H-8tMFX)eeyKapCU=V!`u=q5u{^0cqe*F1Tco_JDM3<$*zTc8tHjZ%J8?t!* zKfB+}&;J)@=-@|i#dUz! z0Dj|YG_Hq##C=g=7vjq1|0UxNOgj)Go1|DUyMd|N2_Pl6sX$j$#3R)Tk$ z<*!bVKfm30F>Lr; zMV`gu3jJ=@wyuz|-(X6~t!2@1bsc1t7JoRd?f{>%>&#A%<0;@x^7>((yzpM|6=OYi zqIH2={r{KaarGML)T~aP7mtAG>yDfsU{)ya6Y@G3=E(~m2mfBtW$Cc*x8$}BqIR7L z*$q9fgYj*lwCfz`F^0H*Vq6b_rdgiqgSevKE!5mxA#Gps?hBIJN+MjJhwLG<54gSs zK4oDYL2;c6-W;!=&6CsLhak;Su?xpfa+_bD1g=HAw(4^YS|9q}Li&2k;#2;7@a6_T zb{+f*{0~J}eST$j$+Yz%T+yEwzSI-f__k1R{SJDJ;R~xr{eKGHeDkkDcih6-G z4quPtTeLR#^8UWem#d6NoaHFTW|8kpfaCOiv-?pVx5ojm*TVcu5&B^9wR6tTj^J+^`C(wp z3)e{a;>MEueoLmG7w&uE9~eZq{x0IkKgJIdgN_NbF6KWFB+nUYo+6eD2vO!gI9Fs& zo35!>!5vrA_5kJ|M!$i_tN`U>{xD~vDH55@{bGp${9V8XmGu7NLZEV=KuWX9=H zyFLZkeM`6w#RC(zEBfvt#-PsxXkFyL2$JUvHBS-HKjsOt+|)MQuO~B}ig3k!dyzc9 zm*M1bMgLz!+50|hl=SxwNWSYU`ZhmZgnl*4(G?N9Z_O^5*)QN)%>L-%2-n5fr>`)+ zP(NRQ_m1JJ|EL0a6+7@3N!={D@3&;;sS&Qzy$deuK+#9u-I3Fl6n3L z`XcxjDgCpL(%i%r`+iGiJ|1u_#(2Hx*I@6jL&fW(4#+@ZV;n1kRxo{=uP*KjzUJtN zUGa8imfY1h!gUz@eHL&n-UGVywZ7>~Ud8Kzw{ql%?Tza|$v%25_@k}^#d{&Hz7i`- zhkd^#cbyd475SqLmTm2P3qfmVGRA)f zh`x?8ea-7g@b>p{?XKfs=JgNIiK5Gr`+iIAK0b^y;U5_E#5F%(U3?z&7=u0&pmi~> zzk}ra!IG!)=^y=kmYWmX%f0)8!_2SqR*(GMD`CbUVe3zI0!hCgc z4fvX)VpnN)$*evRu2Z2mER)gCco2P+nZEid2Jb>2SO0)(EBG~{%hDCMnq4yM=m=NL z2NcKe|7X{s{B!HYozPfm zZvjy@$?VkMMDRMjeweQ=o&mn*=!%KmG_ygH z!4EG(9KRPo2bv+eEV=KuRwlvI^JaG3W=zpf9T1J+fa~Kbb%J`3zepv4{Kh=<8$CS6n{;Z=R1U z%vTrx1pY$NW$Cc*x8&Z#qISi6Kym#3f7Y(~`D#q%X$(L3YEUw+e}g_S|0)EoB`bli zxjEWm-*3sicVxIC&l2_z?`0y?SF$|owE7I^k~LHYdDy7G3`m~WC(dF1x@0}nqd5zf zC4V-v7X$C#G8yap8;HL4G=0r$cktx>fAu5R zAzTMa9)tacAf7k(fNlig+W5bEe+A$EX0F^c=aVh&$7 z{jd&EQVPE2C~a3V+U$}C{CpVO^(xSAnT+i^7DQiHn7;bC6uh&7AK$;=TjvhGxUqED z_gnJ7ei5#tAv>?<`4Zo53$9JjV+{ICfY!yh#(?De0c?$(l}}tdL7JN@p>3ykUywX- zeS~W}Wb$5;*auv%0iUvVv(tQAz?1j#sUPOyOKt{Vb5!j7S~AYh2iMB-C9bc7F3##? z{C9%r>zbUOtHEpWxQ2Q767-w!#f_!IzTc7u_l|JA9-NxlJ*$&`GGFi)Hu9E(-jBhL$F+0=@kL$niG9B%5APaqg@5GS^EwpY z?()1S?FG^}d_96I{(lf+F#jrJp6KVZ+|<^$5%cT{xR!1KJ$ZkhxMu4Y^s_UFvMqu; ziDOgndU3r#+Cc|E^fv&cIl59{R~pU#&-VBCz`hjcQ|U5UF!VDBL|@q@RJ@VDBWTme z4}qnhA)o=Gr9OvPe97!_VIBegfkA}p?;?);V_raF$j$$k4g_Dm|Eqb57y8HeB+Jc} z(pLL$ij&!2hIxe2BOn`?i=TO&1fuK+i(A|AFz^mGeVhL;JrjJ*QL&5W{~tLq%ny~K zKPrvp|4YxuK7E~(^K$}t^8H`Q%jW+}F9QEe(Pind@3-WU+6dQEA&ck#J+8U=|I*8$ z#~9A{)u3el=Yr(>zv^G4#1(yYspjUyR{L;@lSjUYa4ljT5l%cVSZ^(evfTWC=_v5z z`@iDP=Ko8Z!Pgv}U>D8*Kl--_*N34O&HtBnVV}NgC35{k|J5M*{%_{TAFsE9-z;h@ zU1>D`|7cBwYdvJ~{J+OF9+1$_9U#WgmGj>Lo_zmT{fo2=&!yuy=DXVElR>SZD$r%1 zFi#X!^k4qTc12%Zs@Q7m_nD96(a)oHodrGl{&0jJ^L-pd*(|fu<7g&$@?BohxB36l zx!^0tu9R&T&Hq1kLe#G4k4mHY|I$~mPhXGc{5%5QOgr9e{=f7!@aKvyONV{GC6A4b z+Vv^O;`x8yuJM3~dA! z^?n7SEI0oz&+p0if5o58|CcU;uIA`UiQTsniTHc`_<(EKI*>gauCHYU*r%`D{J%ac zXmQ#6e;NDaMN&6Qhkd^#kNf{S&HTRw#q<9j*LeQF7mo8^F_r@%j-DHEC|eQrd=cUh zCDdQGhWOyF=wRP($>W~}e9Km4-N9Z4oU9l9zsOegW+=%=e_tlg{|mmh4p4?ZFw4~u z!?NwoE_vd(2;U@5nmRUcI;)ay;8@vcs>)yHAt=-C`XyUrT2rl z?hVquo+bDFmON1v&Ku;9HdsRc9S@9{BgPMcfsP5ZF7o?>{u1&R0sS8WQf$@s5bwSq zdE#GDyAEX?!QR^SXz(c;YIce@#wBHgyna{*C_^8d<><=Lc4fzzUGn6yVZ2#Z1lc;7 zjPaunE~BrbO<(;C2X9F5vrhVdr+1B0Hp=GOtr(05A=IwsJ% z7}seadCri>@9xScu2+CGHz&4Nc=rX#lOKoiX4$2zBNspGEeBC{so8117lC)a*AMFe zW$1&m9Gze{#_W=({QNw|n`JkEj>u&6(+r}oa?@8oCE#5Y{1~on;A>yc(v`KDUGh|U zge%5hWmojXHNOr}hQ3>3&@q8l#<&_mCFWoG#1;4GWty84+i<_0JoRCO>(#8o?Crj{ z>{jq8yV~N`d~qEp>+}*)rJ1+pQRD5m=7qsrYElXb%3&0pvM>{d7 z1<7{6xTNeAuOHR{%FqXA7`rmI-DhT(%<=0kIA6+Ffy_TU%KF#`)7K}aueg2)-fO{+ zwd>E|YhTaOmHljX$(-V-T``6zd%I`5=GOtr7DJCQ=$Jq&V_e^XJ~aQz2d?ESg0Hzb z+G5{t$((lsuI0FIFO%m4c^%8vF;H*$njpwPVI$u`f3f!$=Kagp2VZj(?8?_Rv*hVv z;e09Y4?REDVtt!{=xa^W7hKC%qp#q{<66Es`0I-*?d2Pry&bRRdx1~cjyZqZfwzs< z59ZKlB*G468@|PX}+Z`Bx!vML(bA=E`Xs?w6Bi zUypFb{Y|;NzfWAVbqwaa07Tg%Ie!mo(nTHCIOrD|}yqap?1Y9Tw+J#g5RMpBd60 z`e6D5g^m0bp!buHFT4*>u_0vI*Nac=`z?9?qJS^_Bln*8#<#u1u>yU!#GqpWt&9A1 zLGpiwBwyt-&psf{O>O&l_sH{=fNuqL<^T66UWRW!@G0BM?4&&_HV03>*E9I!VS~f_ z02Szivm6Dx3V$sJt}jds^BENHlbu=H@DB8}8SW7q=0V11eg<*Bo61v1>HD z z2_PHmn+Kw=Crw{*eGI(2BR~Fp!MF;(xUqB1C5^$~j6ZYvVj4u?|h2Y8eb|o%b52#!g{GX(5mJa)V zOJ2D@!WHuY6`w2t*LYxpJS$fMAqG&`nE!8}g&|K70@q5653=0UHr%f#uWl4@t;BtM z#c#o02J-axR}f^Nu#umFRx*8C2dLZye9h4jyUHEREP1s)!u3e_`y#@1Pw3LuUrk?d zty~YhH1fma71x0=N5Fm(%0K8jP`MA{+C^ez>9Fs&_Pj`MZPG3;Bzb?TWrS!&Yq%HM?Zq22r~n#5#h#wd*n9Q+ANqslNlj8|?MNIzZ*g z;A@Vq5^Yy`yxAr5YQs3bvKX>;Ga2JQ3q)VXn7;ZM0p0<@51W?UnMJ zAkX*geFoNB0ix`(oWF~~yTJPk>j0JGz}Fm|U{_^!$!k>+t~WyO$V^5*Eg<@eZZssX zQt&Pgehk-k@W+WgOIO(*`I#Q!S_Rq2p19`M0V=zp#~50y9>ui@yi)V8LgI>h^h(Xm ziEX%FPhMXu!gVtAH(LilzI^7H-|Q(a#`T|l`-$iS zIzVeh_DlXLwtQ}y&qWqLg!(tm`Ve4_{^b9^A>T0tu+uiyW9Jt$OXmCa0UTFjHiF)b znGDC(m=&?lTz@ou&GUQkUJrTt<7!MIzNjodvG2EJ{*BRb^$YA5_B^ig>kwlY6Jh{` zjd3jpdwI@~?Xs)Nm?!&P&CQAJdS;fqk%V>~vkvRX#m{;-1yQz+*-5@=C)DTl!#czm z+}~$83U*_*FuUXpKab2Dh9a(iXEOTP8AM;3n!ft!1>Rc0kKwv2_&RsM(v8VdhIR7B zbpcoS2L?TH&96g@82~-TuyfA;j^N3628e4v6%tqU^I2|AYzLcN^5zN=uKPky-rpB{ zJ72~e20mr`nw{pmH+TblzF{3=%$eY8j)L8oQ_U`U)6aJj*D;`tG8u6_A4Fe=nZEit z7`(lMAHfypCErQn`BeEjNUl{VuL3ni_Dkz0alHt1rZ`~9eZM7dPLA63RLBPRY}fd9 zpZ(~V%R$88d|wSp^3MgycMjMtIsoLjWeob=3|qA=HM``kWukU1VjVgBSZ^(evLdrn zf1|*Y_y6fHtV4`x248d3wyQV07ez^?n4>+}s%2eq?sZ+rLD(z66=Pzc2RTI`kFzl)Yqj z>hF2*=K6fYIt2S$-m~fXgOb-Pxkg6zOY0}|T?A5$we7w&XUT%IL%UY34ZYhl8QXO+ zh`D}c`kJTQcZNKDyH+{qE)rewiG9B%3;h3~W<1}5;^+VT%LV#gBTc)(1fb3LE(=gXH~x`pecK z=x-B{=IDrBRkSYf&KVJ|1L5zptV-6m4T!#S^Z)u@tB)(JKU8f8-A%+^eQsyrCGYtE zPt15QKCH^Ue{T_I(+$M0sxOE!Y-9BZu6REN@79`s6|!FR^I2|cJHYIccm5sW+8=sb zn!TMbRhW~nqAaWF zJQDovL|jPfeOK7Czi`s(LA@J@;Rcw8&NA1S&lT~(#oCGUL@ z;d%*VXD$KPctFBDYe0;l%<579#o(P6{EL*hqOY#f+|*Y4aEg=nheWtGLa#X38?F<< zr>rsOuMWH#)3^19s%yd59Gze{$?TH%?~ZVN5qjrFxZZ+&`kH9^npY=yb&(&BEBX=m z;>OZdJ!E#t`~LqxGyh4T<|W`74@ijXV<5(Gi`Aq4Zv?M1_!lYguXz}2vgkW&aE)x- z9fbSt#*IMXIvZ8=U;fFw&{rcjZW{Ys^O1b8f7GsXAipuhZ|yn{e9GpSo#y)_>oa{@ zf2djjzGCdE*mlvnzz26l?TY@Wsv~OGkFif*^KyP(2Jgwpk8jsc!CxS{EM3*7W|w^M zUUa_9hivW=+BF^!v0WE}7{kX_kLLLScrOS4A|wf2dBt*Bo6Hu&Z9);!HlA8R7aH^j^$x#r3}W@7Vt};9R{H zc<>Dh8}hH_@$pUMH^aGl9msSpfu+N~-;xjC4LBnnV6p_9bL$b+8=wxxu$Hd|CH*s2 zd9OhFH65S;=jzQsnyVAr&CD+OXi&hpx;N{{#m{=T1yR=9?9?C5!Rif6-_|3l2ZOIU zx+-8p~2qHm$Sg9EUY7_Kdcp0kMR0o{h|5-@HIy{2ddAB{M{MGnbi$w zgWob40iDjFHN?*aWii-q-F1EQ~%jK_lfCQwE2W4K-qez)kdbk*0J zUGmAB5w7i!)%3(Qzy45tGxQk4HCB)MzZ$$I^RGhUIs>G+IkBB#cFDi?j&Pk0y{pYW z;QAo=lub7~^>-V1H+%iC{!sk{_?n|)H{0xze@zR=>sVg98!{R3dlp1rx%vO<`@p*` z_%U4H1^)@LXX&cnjr`1yaGed=jGnmW*B`1sf*xad*6Ptbp9b$f^RGf&2OCZ+aP|Aj z_{Y_sfZqc^+k<*V_Dkz0+m+Y!+2X)S?Ec)x@%!nXQM-N)y{9dHYuB+Wf=}7!QIKqh ze}O*o`eFUyvI7g2ec@YNWA?*1urSlZwWRL#$bQK`UHL%mH>!7l{WKj%%6l9y2!>0x zin+*lEYHPvh3RC1^RF`IiGDZB&53O`^s9L|-SFzWO-%Re?RpVpx$h4cV*VIs{?#C2P~xjWNq!+nzCR#VDrCE&-_5X9 z+a|M1zSuQt*Lv3B+cmrgF}4eQ%5<(>jp?rzB=6{ybi^;`-0yc&|?fY z`D#!y6Je_!%cA#p{&J2qPn7)#sx%r5zImk8HckWJ0S&w3vRQKob4YE1r2ki7p- ze_{P$>|F3QM>m$(Me71z`t?bkFF%9YvRGK(Dkrc3o(dVRi+{xRp=L$+R*a?XYJ4Ap z{$=4c;e4st0(uW;IrYMG9GDy6HvqzI!0+>|;j!?JZ{P4fL=EoA;gcInhkd^#3!e?` zi#ULN&+{g}&1XB-kl+gxHu6>hh5LM!p?zz5gEU9A?QLesS38FGt=Wimh1!PmZ?rNh48lCPeLaK-qmrgu+V7yjs~Byp=PK4hJZJS>lXW;JZ%5)9z@Ma;A@V8U5&q% z1J|#=5A#$tMbO(KyC4wPGePuqbk5Ik@PgHPF| zIe!;{cfRS{Iz&w^_?n{=?8cZ~^3Asqt~WsMh$ydS?9*2mUua$>;9V5?@wm2uUn_O9 zbTz)uK>K~WQH1Ll$l~|^J+8TRh#K_WHH;ywC#e5M@JfPz!xi`FHJY0f+i<_0d|Mvj zdNuSKgT3L3{=bH@s|_FZcO`gTrf=&IH8a8299<2uyWQ-PZ@-FgMc+|_e=;H)kBbLD z^cBVz>gOi#u8jP6T%QMjrdYFdHO~h>|K1?N^>)bO_y0Yv@xX-sUjZ=&eI_8pbuV}~ z1^*%_(`WwJr;Ym!^d9JC&|{#xEsmx4gXhcJAjMW=f7{$8|1OEz^$qCV8{)Ti{RDi< z-Y`4G8{?9iS4`j5A!@z?UomzyY`f3QF8TKtpmuya*C(d0em(^6waAZe zSB$IRiyKQ<zoYS+&oi{JnE?V4MMs96j>#;_>o|2yzL4E{w5Tx(YZUvqP` z#lGK??+OF1wYYDu`7YRdTx-{a4P>CO;rOa`&|hr&whmFdKKPoWBX+fGn_2SRrxC9G zq4$2kwRRKe($|`%FSypOMqiPi4AZQN!K--wUtvl2n z1-|C!YJpwtFpD$!{^JPOOCVb%!u3S#)7M_6uX*hO-gc26;)?44=ic}XaQyr)uL;dV zBm1TGlenG&I!YX{P_(p>Mt3a2TfAvBC=;yQCoY;o@^<>dSVVqfu`}W!@vlm$9JiHcs$~t`5DCw^i zG~Vlnb%@$qz}Fm|U^mt5l11-CxXyvzC7F!%%>dEYwWhCrCWF@+{1~oxgMW+YvUIhf zzf68yIl^@+Wbym|+3}iRhp4?DdW>O4&i{1qCYyg15?9=#*J^G~Y{UI}^5c0Cu8%-( zy4eR@p97z=M{@oi0`GpWAJ!pi=Yg*|x>{oQqS+-s`gNDpaSdUgF)5P~*99Q@dd~C} z*Jr?cDEKj4zX5-q=(2RR-*Gy*Dj>Yu9lr zgU_6Q^=2r06}a|aalb0h>G8fSTZix}^vgb2v6eO*w~7}QBtQ9idbaP5(3_LV(7xl) z2h%4gY~-&1y`Ox1;r}Cy+YmDC>%}Mb{g(XfLi@r$a_`x``SpNt=({Bb9TR9>^uI1h zo->qumCro;fHXHJwtc+&g5>8j0>0y@E6?vKUUGc0-hLp;wlX_8p2lHZGEUzAr+!!u z7>7PM%Tcf!=da}$2mb8mbBXH-AV1ckpZ!7f)i39#FL?6)zxwg#&A0=>*S?;m!@l2= zpMQ&R?GIV*{eO!%8$R&*I_^*qW7ywUgOdFHK=S^-SgDYB91YUk)b?nzOMW>u!gV<7 z@W(~={~cKGDIm&*o1OX_2A;hCPk&)OVBARXHAltHU(12(FMi&UxORa2Sc`sej*G8T za(*yY7&pwvmCa{Ew{{@jJ(vxdW2@ z1BO`Kt~Jmj24%h)l*FYNB;OwpD;2U{+@qszZf+cHn^lCr$*(6y?b--gaSlJ$I}t=# zquHsyI`HJZeEJLP0prjIXE|!y`M!ky{Ja?36@3@Z8QtgyeX#hNnDf&Kew~jitOtyn z2EO+7EFJd!mi+4fe>wA?1d5;k%lhy5wp;K+-z_odm>|S;Blz|)XmL} zqiwifPyTaUge&gb$I1WiQJm~L^d$I{-K$l~U*d2#Xok->tOtyH4t&i~v72Ld$$y^8 zt`Ec&{RGY#-B{l|5Pdyq`r3YvfhX_(Gp?{6Fm68h&xtNehkd^#|MCB4oB3l5F)sK1 zzt;5o=hnxe@0J*JOrUi!u9rdb{=Zl$pY@{eM%~<;*oOP%*20uOHR}cx~XboO=GCCg6;TCC=_m57TM7OYV`;m(WzARe+hd_! z>$ZfRAL}8Xx-~$^6%;n+`5Q>SKR{f=IzZi@#TRwOC-(i8{I)RkFYu2x=-F?_x7|En z>ed4>hBbUOD9K-yF&NG&WS;2fv)t4++^;8#j|lBrhx_(A`Tspp{HzyaIgxFg^Y>Tq z*Yp0uIzZhn;A@VK*wyV|cFE$0BV3O}ynd`jKYN1cYg^OTytW4KufdP+x9j!+e;3hZ z>9Fs&WbtPat~)@sNl#qk+g`zMF!UJ1p1vBCjB9t0{GTD>64n9g(9dVNxjNb&YIbSC zp%JbJv5s8)toIlYWe1s^`a1x;!CZHccChym>P`kz+X&j|1ii2M*(9xvyBP8MC3-1l4hr@g~`0{kQA2-n|59QnThdW<3W z{9oPa;K_4_nx{CS|B)cg&DGI1+^?s9niA#{>Tus)C(rL?I5B?aTLGf%G9NZd@-GHm zVENiQK;1a-HAls+%Is3NMwln6yAgUvMtQYhpS~(gU;UJVcX8y$e|gN zb$dm)RzViO|L<|ltpn6`Lys}!p8upzbd4HAg4dO*gxAnbjj)KY(6wgzJOYr?1;gU;W$+ z-c^wwkLwHI-zB;%UEK?2moBqsgzI$3;`jeOuJM3`$H}W8#_*ukqyFy$Po6UrTy_>| zS%JG8{dvPD`uttnaRshzCz^ClZC`jV)I_Ooy+tvZj3rae;LD%R*(As9z1!@P;luh zQs7#T@j;fGqb>IRmM%Lf;99>t^uEu<5B%!a0zn1}8~MwCWW8Se**ZY|2B=4Kbi}TH z9WzUpTQ$O!{m};j*ZNJNOJ8f5zT{QEI(W-iT=qSr`YpiUKy+C;?E5WUZjXQ~{3GWj z;2IA|m=ER!B!*3WH7LpN1(Np%G*6KdSM=3cZfdK2IK}C5S4Ft)#5!{Ev);WylL2pA2lX+1TL-8=8hp*s)dRcwBg`&cew7H95_o!WufNYl~v}-&dBA#c0h`~v| z8kFRp02&bT7b*RtughEmu&h+|W9iYA( ze9h6-v+at^E?prFaCRX9quQR*r}2>p|tB%aZ$kOIO$} zj5FaM81%$7zYb8}3_ZqB>#IS@xT-<&e};IzWC7DZ`uQw3C$`;Ym#)wq#+mgKSVt~? z)_Wa@vI%CV{@TE6_WEHRp#E0yHAg4d-C%ar7w$OaZSg z_%U2(fq$#$vUK&c%r0HAUxe!okahROHNOr}{{ZwD!%VA3{oeuJ6!Wh_;`#(gb8}+* zgxRGlc1E~93O#vFknIw_hgAPO_>?_rcIxk8@E-8~!a6|xYv5~+irq_Qm#(y8I9?l; zgWlDdjJUo7qAy*0R{{BRK@SH%hU>TBzb0xdUH!L_pPeIIUxMt3p19`M0qPe)k1@Ps z^=O`Nfj8Ius}R@0)=FIq!1%|t6oPQQXgLftFtT4-KhdrY?5h=9$Jnv&w{)eBs9pa9 zJ$X)%?Hay^)UY!6l>Nt>p(NfvgBJOGvvmOaTN8Z6*s<*zRx!JDWxwu%^QB=&=slgu zP+!CPAov1>jrnjcYz^5!X|KG4Vc$@fq!~B24 zUf^qvf?b2ok<)3KEE}CKIKF_pZp3eY5PkK_cr3{83)(#RFe=pHx=^DcPf12zN z;o2Xvc>X`Tf5^WN(13XXiDCbo|NX$1?+g%^EI8tUzB>LL`5Ok_p+4U*|KBhY{A~Wef!OIBwfIZ@Iuei94$zKSox~64b_0E#lJj#S zc*BAp!IiqWC*qi>9@oP^;=ZT>*CFJ}jitlB-_mrus9i6CES~?*+BLr2mgA=edd#cL zSA&wc6oceD2W*#YFw1sDKc8Xi8fY8l|I>7Q)UJ(?$@~9eAKG;y_>?u~{MCUc@BdRj z%>OrB3%=&4ZKreOG){3z(%C|`>m#5OvN{?6Eg<@unDf&Kp1l9Be(Zdi2ENW6uyhU6 z%r0G}PlW3v$m03`4A=N}Tkx9!J;som|8KYvJbC|L{Hqh8kY+t{*}s@9&Gf9j}ecfKSCp_8l5k{LGO_)C$w|pk=T#stsB<@54nTFhW5v4>l)q* zdHZ&5TnDm5R9QOg`z>8<%h1k<2W`-^ACGUp+0Km{fEYvW{vY4NKn&(zeW0BiHv?&| zYP*?tUy!agF0^xFZ|H^l_t4JUf=^j*vy*mi+z32*UZ2NBSPy921$@oXH2}-TupW@E z=GS4F$DSb8y=|`Et-+J`|FvGjaUbyYa?8>+>fAVu)73YRaNGg1-23+y;ntZi`X3Bp z47vIL#@)e__wU6@4TvN9`79T;Jv6I}{%ax}4}#wAz8$jn80ha95M>9Mo#J=^c=G+< zAtw(T65a!7JQ;k=QI5gJX#RhV!^1pABm1M@vc%};ED(Jilk+nIyaTu{k@+F8%ZvMaVbnxZ-zv^F{(EmtKHvccS(ft1! z3&K1?<7Lp3@Bc>e(_aOMvdetfD9OJVB;WrPeVhMp90$JU=!jjT&XLnNUGtC#*Bc>= z=KmX8uuosP`TxdJ@Z|fynIDg9JNV-yCYG+TU4E;dkrA#{kj3-=9@lt4!hE_xjG@Kq z(L9^Llkfkke~}W`YeAZu+G-!J{@;vnoeVws{%;gN{b5eNk+R7-e^-Gg-~SbToBwaT z3w+JdH4?k&W|yutG{W`YkVW(VjSpgEM4OZW|yvY zS%m9!$m02bk83<2VVDQ1_Dv)ECI56?e=cyB)L@?{ogFl?6_(|-wa>e#3%Osmj3zT z=(zd?_POu>2E@X3xC#9+V*rKiFWASNL8E;CSFJ?IJl6wXb8}+5o|&b8el@gf6UGxw z^8Mc^e%8Awh_W!gkalIeHLY&feOrHM>H~f@E+KYJTLgb=4~lRdin#tA<+U?(=__u3 z`tJo=EAr!U-4*;kQa4N2v}@$&f`BXh1A`^>FYy3~eg=RT!_HQZ=D8zy^8H`IWhapm zSM>8)ZfZN&?9#Pgig4W*dOPOgr@zBMlThrG+ZY9&&(EBf6GTh~O}QnO3fc|K~_BFN2}D5X0gyu7l^)UEk5;A z4c;itipX0uDzeI|@^n{Hqox%gS{Ob}&Z9YOtF2cCTYm;S=~L(>D`YmQE^(>ZfG zP5-icgzFp78whozNtyR|Eqr3+#KgNJq3C|>{)W(Z|Pr7k8qs@S?>G4 z7IAjC3VxW6mlz)R)u3ctkAUR+zhb3A`o}ngO%+ zp7-sY&7U)`Z$Y1kE=%tFEnV-F2-o)^d$s5BnqPlt!Wcnf_{vvry5%--&A$FC1QW&iPJDCzHK&?2v&&Hv-N+j$A*FW$v_4#$IV zPuTq;2yNaSABRy@|J9$&cN4^=7)#rY*Ew^#N!R!50&LfT(0e2Ej(o;%146E#u#vwm za}9a=^JV;YkZmHW;uHIROV|HfXjk|L<~`drzy2`3FZ3A0Hoh8^^uHxY-XGxcn+*<_ zC;Is;Hz&3O%r0I3;n1$*`?HQ*{Hz!20wN3R2nb)x(ojYL3eZQp}92?&V5=dM^Y~cA8cx zf5|@uB+tduUs!(_Ujx48sMuASUHVr)&q-XTf(B+X);AtRUl*Fb=5-!;r}((S`v<(Y z;5~+%w{oq(Z(JMySMMW@Z$(@+5-UrGeZQrD9TBx_C1mmUhqHE#Z}+ABI-y4laI<6^ zacKa_|1T7rRm65hKR;fvb>nF}#jMi5&WhS~5@ZcI{8;ZTAj-lzg5o_9Jb5mk{=)jh z_!;19j@ow9g1-&@d>q>q*GHT)y3x=5Ao{w+^wrOe;7#;#h4&A}KLq{^(Pind@3(YA z|NqjN|1{8)p4XxHc3*IP40?>=eqRkr#&r)!-XD-WRmghLSEFujZai)0stAA64QE8S z&VlTnT>Pwe9*D9zW~ct11W%sJr@yfNFdk$2EJwvIS{K-;cXk{B*X9&@Q?okh=VK6k z&CB_D8N4TbT;ctL@t=afKy+C;?E5X<$p2q$=06`4fB!c-Ui0e@;}=4YF?{T+LCLs2 z0Ll9UlBWt$Z}SS^XY=v2#lGLtjc$){{f>3y;zzyBYk*JLcis#o{e1&k==H<;1Lq)Q z?m^BU{O0uv*U10X^`Ut^_*0Cf?VA5=ai<$^7`5we(0ehHG0)zbEAkB+`Kv?*I_&!`-T1(89fE&g-t&BkZ?}nO^VT57(A!solKhQ8^8NtZbte_FUD3~H zxv6bmvr9L=CA4ev4y+>=KkMBSMA;5zr~bADPoB%Czp&oWJQ#e<(KQ3RW}P#qaoTIW z2-m+umS%O*&mkcC+B4^8cks6LafR;?H6ITCV9{miupW zSo#?axXTB{U%ECH=`l|p>p34_~TYqTo248bj?Ak5Pbdz(# z{7~~f(EEFo*EQIuuNKo+KTY7t_kS}#9@p!^?-pH_uK9YiOE;Mi;o1&a?)$$X;>bVd z1)3SdHCB)MzZyJwe?YB7N?g%bH*0RLnYP-8Q=D${bA;=3$gVbA?frx12f?Rodd}Z% z;K_6O;?LF}nx6n)b992;Y_m%@JtxBTH|RA)c|D7L`pV7!H{S=IeE&D|<8gf#{3oPt zmah5T$WKRv>ukt!-~SB}NB%#89%Fdc>QP*u22Y;fS1Xa0;T!0gUS_kSb&aK5yx2tH+>M?vyD`WHx^ z%NKoHf9M#4+zJYo-+Fq%^4oM5Ec@d61@6M{k-s1NMAhVeu7L5`@_n9!-F>issbKj% zhM+{B&ov3u`~Tl?eQVhsaov-(7xM=%Yjf9(W2q&vYSPWl&f1@OX1OBYu#vYMbG74L z2V|^w1CY*Lh!5=hE#0g=99QrM%$IN-j0a@&(+i|=_)$#eapZ|e^&1HjiD1>=_N)}Q`1 z|3^4qTaE)>(fW4FAlT8@&N)9jf+yeq&HQBNYs(Pu2Z%09hkd`Lo3}-{?h0A%`@bRL zaK5%23_Zp$$XA1s`40ri_kYz&q{J0{b(WhG+Yx4$ZoVkO75Ah(F`T&&d^Dd3-m)1|>S`NBg9I)iR-_k8wqjtRrvfTH717cDB)zBjb zCB7Pz#J>31drCa3|f|EeE0E5~Ckw}N!; zfF<|+mTuV`#<}p1oO@n}^6L*RcR-IZ+~li4$+)J10veCp>B@MikBviAp=*K44;qRW!|eoMD%ig0}jvfTH7E#mBO75p$CFEPC0 zt3k=QUIfYaf5l3L^v}Lpb8{`U{mAUnt-g(L#d+N#-~Uywa$K<9uRxTAbp-YI4tVlh zJ@v!-L(3xYHAltn+u(2OzlYzd#%5?z)K z`+iHeZisOG7JBjj|I0@5`Spj^b)m-?7W-;YGOk}iUzmRt;yO41vbL3E{N+0LL)j0s zC1~Bqerf$gySB2QS8N?)$G+dvt-lWK+PWcgu=s8LqjekDKn4mMa%#mmt5u%sXS-(W zAN1E3q!>H4U2C*1u#I2u!THiU4E{dLs$_k8faohX|KAF%TG#h+h3_A=?gf5du~(ma zS$OF-b)jA1A368D4&~P$TG2KV!yZ?k=w?BCDTt9IQ>kq9bg0DFWcCFF6K%bMM^9B78aMz8vo&ln--28tl z#<{Kg`?$jTL+d}lKT*tCI_&!`?Nb}!dMsoI_rx{7{?Lm14~gLnUkyse^>>i`|3Jx8 zg~Szob(WhGTkXRsPy2ik;fi~l*1zZCXT3P*S}D6ktCYXwUkEzS>xcD+)=uy>N7qX1 zTFoxq)~{pnc)c4mER(Um$sqbFGkwjg7`zLEAGtn4kJkW>iCS%{gBvrD)AENa(jtRsgX>%AXDSy)Fx?NR->qC&;(G%DF`a|o>&|?hG z_-arxu785=G5;zguIQ^*T<%>d3^xhJRetBe`x&){Dq>+(qZ3k z>GqWouAf5oR!>~x+g;*^p_#_;gRcf9z?S9^ULAt|-;e2V^hjsXN%)Z~mdJh3n7S<6o z-#x*T=lba{tUt7k0AF*IW2H^!%;_}U(XadRIJy{k|CYr<`H7JSe7|^A`zewr76QsGhHri?*PI20|f0##TYlm!1uoqxi?=>LG!a9Qb zYXMK5>la*Y{h{q<@HIy#*j+D?sK2QZuK$GI#Zg{&VxPWp^Z#vEgV$nl>HIzOx(jr( z)XkFneoOnl6ybV3WSvXEH6D;KPs|InF@`&RH7Loy9dvc@FH-tPU)`p;sjc?m6sJ4) zi*TLII)c67`YiaA&6XPV5B)s|lIQ9LS6hE*dlh`m(X|n~7tAi*`PzVMJNtvHB3$3b zK7Hlp|J$Ah??H=82PDkvYtXAwH%spOE#3L~2-g=Ndu$1~#sd=O^F4?$yzQ$&N&Xw4 zr-OfymSN2qbMadZ!u%-@XB4tBb1m#J=CsUFL>%g@0hMgm#SwMD)`O#PTn`8kF2$8zk=!Xr3Zvp6IKy z+|)Kp1@g4t4guHpEm%h`e%8A)h_Wqm{x$_qp34`1Hviu~0DR5SwFA5MUCl1-cU6Qd z`lI$`B3yCoiLc!JfBTN$Z)$Pb_mA3#fImR$X6dl+x3u4!2-jU9i|7CS^*tVtFwcWQ zjA4+k1||6eLGu29<|$I*ioQC_O>MOgr#Rhp+X&YqSVt~?)_W3&vLmEM{X_m?AbBoc z{Mr0}`{m$kj;@{9U1WCYuH6x?ZIDIt|Lr)J#n(xuuX&vS{$UoEy?@Ywb3x|5e#G%8 z*9w%pHr^iDFRh=%wH$Q0IAFrhuFtIzqX1z(=aXS;^^|Mn^1YmTm+Z5Pe| z?=~SD|KVEI{xImctWNsB2}ECAIX@lX)%v)?`v>i}f1+=;yQCoY+S5|NS=)&2YB$Y$mI z%>-Yb%cs9E|KC0re9cj@i{}6Pw??>r2EDedPWpKTL|?i2|Mo|~o9W{U^Z)Iyfj?L5 zSvu_dE$#nMgzHm~#qZ1uKkNMpL|JbBzx^HXQKO9TVZ5MjX>1oWuX?_X0Y4!>?j2F=F3u=^h(~_U+h+x#e(VUVT86 zZRE{RlD`4yFJ3>a19YIj&#;y@?AYGy(mnkAJlmIj*JqiG^`Q?IUwuqp{ookw*dX}v z^9db$gRgx(ONV{GrF+~R+86#^NBsZ)vi8ld19YJ8mKbzQpmi~>{-CYQzw#N=At24o ziR~fYeL*^4y$IK#ti$Z(GB5ZY4L)T<%}(>hxTIr{*AMFe9VdaWISO_i{#uUl!T>*y zOI(XUeyqj#&jiue(K$cE!5b3%7_Mi7f0F33bRB1#T{_^-2v>|DI&%O2k4Juf9iZcU z=rM*ftsc$uH1LL-e-#qfD?pl?6Wc4yF5PqO2-i!YcbeG;T+6|y>{7E+f9UT!&iDFZ z9iRh!V3wm|=db0!bx%LvNL+FK#WAZJah(F9uQ0w)KPBK@6#NLTWd&|Bu64}|3zpyg zV9;@(vp|=DDx)};)=%O(6Qq4TOYZwE-E&&hu5FOz{{JA`HNNeZEcivT?l?vSXussj=spmgX;2u4|hqA=dUHBaA4}$$15YCVD z_9$@w2mj~qi+$uatKSms0+aba3evW99gO`^6Q_Hv5gk_;Cv{A+_``99zPW=k-zU+W z`6B*~d%b>Ghv;|(e8pIgo#!KeeqN5p75X2Xv%0aqw?OozV}ig(?i~*VKX$&NpM@`O zEM3PtYJ$J%UjF~3Gyms7kM@CoQcudlb=oR{lZ4ALAGyPqR}h1qcoTqkS?JwIkc zeG^u|K7Hw!K#l0Yw%HS^+HSvjkzomQo|EtY-eg=Kn6W92*oB2#wO=CbD zVIzN8*vtP92#kfqINwNG5Rqh^V|=_Tr=n-Tk>}Rtr_yP zcHJNRJw%J8o3Ov(lkRg(xDLWU+Ms8<#<%^_uDC8q3}HP%aoz{~9n8NvVY{N=&2n=S zXdC9o(t*oG?K%vyeazm@mkB3=PuVbwTm2mh-a%eJtV2vV1ANWVO#pTiPBFW5;3W~R zm5}*oHi+MOAo|j00@R57<3aNOgm}D$b%+TUf`5jnv2@t?TRL!3gzG7g4eyC-eA_L! zUIsnJ5Y`hk&vU>#-ttr*#1;K+mYbVE+Y;}-Al>&*5w5szpKy-Z2V85wr>xNI)Za+( zF5|id^9}0|6UKwDIl2kNuFmYzef>Pc>flcU9UJDUCUjz-zG_Tg{ZxTBGV;R%mU&GC zjTc>(-1l3$@3&z-1OAb7gzN7jj{HxC9%BgW3F^NcysF?|oY4PGAkEE9pzTfGeL=e4 zQDHt~!c@rGgS`OD<7EbjvZ-dL{;maYvgzx9jQ;KiX^x8B-Da2W_e7Ydnt=XjLS>ZK zW7wy!8K$p(rh|8F4A>uKIk^?9%7d60uAOT`Z(4-wLhRGm0@GJNZ-Vz+D96w{-CE2-lxjN3i#}cCHUTeg5jr zQ1&Wt6A?qZJSQjDfowpM>6FRX-gR#cJ&YT=e+6M)qWhhK<@Y{5s%L5aWZs(~X2sgE z4Ldh9XX)U_qV^pKz4@ViJGX%@at4JB_~JQ5H{mD4$JQe{F|L9yZsHUBeoF^`71|g6 z(H2W+-*{j|Kj^z9hHZQ`D9PUvB+nTt-Xdk513;Ra+72+gbpInm`*!wc9l7{fFZzFx z^*1~9*AIO8F0c60ff4B4NT*%gra6Jn9^cBVz>IdVM&VCk` ztw(eo3;v-}xB5Ib^0P3)^+4#w@BjPjd^|8=p6I(f8N*RlkNQ6nJbBJg^AsubJQJk3 zsqL9&mkv21!u2%h$@6;|PCW1F??Mn|r{=>fx{cEx>r zXG0D@)_V(xvPnK{l;mSv(kb8NrN6Kq(TP4d%h7eR?WUPsdcf>3-t0u*g?87C^`YMv zU$>aP`neJOi9W8d9?|&__}bUAblCS>dcfylyb1rnpyzcczaG(vzFT6@F+qsy9`NNk zL&;P5#1;4GS#C~j!~J@C;9+6B*@^r1PI-P$apLJB_{{^KvN=9%l*Hjl&|^N|upZHg zJ~+$K33l_%E0LS2OSjJwF~#{U8`FBpA?p^xZ=LOOP=3TocwjD>n!joi^r+N;TVv-|4;p}4$*Z1_?n|&*L99hw;(_>%S3gbQ$@~B6M{vb;fcGeT zSNspV4m<(>H%qLV^Ai?#ddPcGyIv2y-1i3zvAA8Ih8{7v)9TUuZwF7lKOj~rME=z~ z6u4rH9l9vTwWIS!xktnQ_KfV8{8Q#f`Hp>OL53r)ss3BGm9v*@^gAxw8U1e7wyuk@ zzib-mp@XC23fJnc+x_(>`<@k#tG7Xvy0$dtxc=$o_ zlKy@Keedq+yVnL^-v8(ElXcF_3;kY}i`wpP zX6fMr1Fqd$KyU3_{PZ&jMA;T*r~Wntub0;k>kvG*I9B`{gw`!AK`itWT*GUHNM>zT&tnS7)pFKC>d8F=v?!!LgI>kH_Od+)3(X%(j)ea zaIJ?--v3vey^;UJ^yDB`#zR_?f@}{o2(wq zb1Hc9{GV8sf91wDEGFN&Z39tTl2%k0$OOz`CSKk7%v>s;_P zN7qg4{8}>R=Z{<*;fnqU$Ez9i$V1DmFcUWFTj)c z|J9Gjb)o}*k?68?*!NpHqBz3!Tj<5l|KYyOB93sKxB~PTgFX|Wbuq4ALGu2;SScU4 zPUN*rb91!CzTeUj?*?2auEIKa9f{&cy%X05K?VvN`749u|MF2k9Iq2M0bg@;#BO3V z|9_PK9wuU%xG(&DmQ~66wgJ)C`oRsaZxh!At?c6p*Vl>Lfxn69vUJ$@TY8j#{(|{$ z2+Ga>Tf{N0eWAw~w(-@Vr2j2JGXF1DDrCKTg0lJliL?#(>FH4mB3yCpohbAF>XpaE z;(rymg5@y4=mS|c<;02?zq@$x;xCUJH0b1Eha56|-=RC5Jp8C(!wx@kgnE_lpG+JI z8_iWP#J=CsV~;9WOLmCwVW8}pi{JSR;|Rn7e_v<*hDFYp-!UM~N$WbsyD3PIy|_S+ zBKr9oXkV56&QH|;=kw|txe`nI!#E(zMeB^l0ms%yd7b_Li2DvOtE%h!=TWTZ8SK#* zgHdCQ#(>y0Dk3OW1S}X73@Y~Cuwum6l|<|?%nVat3d{@x%)ksY1NPo~LB)nxQL+19 z>+I9+eRoFk{X+id`!?_0d(Pf#?{)gQmp3SPXa?T#-oGfWzJrDzGI+pYhYrWz075=- zFc%{>CUq}uMf3mBKSpt3{zq&kCE|+a|G=NeG2PzaVEzXdlVHl+$ZI{cr^TT^nE&s! z^FM3CTMB=*DA``3`QPAw8Eerz676FCx3Q^v*#@Kef9P#FZOXBIV?MZd2ajs}PsDqZ zDQW&Oc%KHmLHi9AVu@D*kr>szgi)Pi^kKZkavpMOyETGe-@4(Pg@KY4G3n7 z*uua1n8U+(3Vg&Y>#72eZNE?8PxW@B{VYvrnarQZz$Vs}_u|a>-e(|~Und*}!MzDs z8%|ssvRSb6U;jp)AB70FQg@Gf6n#u%7?vlBe&Iv(#sgUL(5{?O~|zg=kY=-11T zN7MD}BQQ0c@FP0^H|^~6P|rq-Ftq!vvCS*<%pKP*>A$_4`<1!qfqLH*&+vYTc?)qQ zaKCcu@i=emXaB+d4z@#-DFyrq8n_a(x)+>I2=D9ZVSf*NPuLFSo)X(J-h`EZ2`~7` zcqd?<1tych#nIN%9hS zy?ptC_C3hpMShNf{dFL0TUhrMJph>nnF{$l*jZuU81E5~0}X=29-hzZW518;yC2GJ zT~ObS!NU3;6ud5|Z)!1{_?UYw$7%xVbV4-WA9q}+?}=9}X&yfa>!=Co`9Geg zj9yQ{9c{4bh4^qjznY|v`yk98@CO|I2XTjWgtYSld^8ZoeLZBf!Q-czFxH}D936g8 zgnvHr3f2YElHAfD(f-2vq7!_ar4j#b$n_SVzSyxEcl2;~{=sr%A?N=G@&C)m(FuNU z!ABd14@}}qnb*@J)`{ZB8e+oO{{X+l+vx;($f5zYTCV zHf8y#CT{8V^xxh4%H(N%$SVH<{^s6JXZXDg{*JI~W-arnChq9<^vG?(dr*k{6Hj6Zi7vvv6dQLH-Vh z$X=hHymm>C>X5fF(@aW8^vm-Go+ zhW+P6oN3$ra-4_$&O zfp@ChGxz;@jQA&bVI61M(-j7j#RdBcudh#dC#<932RKOc>?1H#C;Yh7+Yz4Ky4l6e zY{q*tL}FB2E8*HDePaKxj+%tFHsP4;I1;!wICWdUZXE;Mc)ve!60jszHIZC~2c7!F z_v|==^P!24Lr#>Il)$;OYaGKeGt~)r^)1eIdLci&&4M00m1w@5$l49<003g-9~j3to;|iG5&`j!mVOo!L>{Jq|2lI z{$k`EDfOGR-=BEDQ?v29@fq><8Qg!c*$xr!6^L*wbr<&SdQ?8V4?FQ2l*5m*GbMO^ z<`-~SvBbf7Kd_ht^Ifl}NA-!u;pdV6P`X~7#~Ju~+m4)|Fi*SZLu}ye2sPI1#?`K|5@WQy?&ks((E9wS25~Ct_ML|uUyjd9ci?%?y z$1~#kF({aEH;E&I5^>PyfW>4maqW^mc~BVlfsdF|yjqWKcS+Q1QFQ*F8uy`PA&9>j zL@pJ%!?jEL6!Kd1M_*p*FN}8v$2i8gFa`jNiJ!c7NuT2W{~F8TOuuNeG_ReHLq+lVKhH

V`ea-f2Q9aXb%$%0^eHcdai|E-ql-3> zdd(V#isae5(KYQT;(Onr1O0h&(P^+_-%DWK6`kbZa{AQaQN3P|ye%^7b)+v}P_M-C z^@`^Kz+&R3Dv~pMUh7lc@2fEWlORLW^=dt~9VXF!`Mkj<6K7Pf(2^Y59cyg!S{d%f zS|#Ft9r21iS*>=PqjBh8$V=|?y~mbT;Dq&OQ8aKS#v!9+G05w5h{UFf z$ldgSfBHtzIP^5~E(NcGS~w2Xc)eu2I4n-^isvXcMpZ=a^`t*NCyrSP0U7x{g zbC)=Q*Toyy7`Y(ey-n^&V&P`mnbnak_QA(Xx5u73%{Vn<^rA zGKaH(K4Y7R*B_8q0bT{Qkk=Pecy1g(`Na6X1a>4wRYdOI_j>w_yTdpzX)WY6X7IYm zmzTIwIL0x?g=h0cOH5gQ^4cYR#^Yg~34Fwy=CzCQJ)AEHz8eQ5PQd{Fq*Y;8VpB!n z4%aT}Gkb<{pm=qZds=wS8eb>Lvv;Fwp1Urw>mT6pk+N^IEJ56jeXNQcPKwS0&YYB! ztM0fz0Oj5+D$Bpu15W{n@i#5umJih;o&tZ^*Ab$<|E9@KN+7BYED(=Z}?UFugXWM^! z;QlDg>sL!X+o(N{iMaQ1>WGi~)sK?(?fVjo5g*U>E$60ACx!EReO6I!17nT#eGz1> zjQVzKJrwK=&pS%IzeA2PRs|b}TsG;mp0Ri=Hwdy{R(*%Qm56(|GsAX(xTAhezMv)X zo@;Egu;Fylxn577?f%X<`Mw>pTj1OEEtXE;%3j+T$>?7@6!foaU{_)mPRAHk{-e*H z5cRKelpB!2_hr6(R{tWNr`y!;IM}(y=eIxfy)h2nzaFI9Cw9 zll==?z+pWWL&jKqa$0P@^B;Xq@2Gu0i@Z^u??fC4zVVRErHuBrLqYpq0J{>innX_L zIc?zI8@2CukatlA-&MYRR{J)1j&P1AlSV_ZZk+TGq!My>PQCpRB+QG!;D7rY`F;Yj zz!>HyuU*pTJQ?+`dB`iys_#zv*Q3r%X8$4&Qr~aDu5hd-u}Dl;xvi}!z?6&I|a$dZax2w;aWcwfXkHwVLjran5->tYC=EWZp_RYC{F|lQ?=cg+E zjaSp>uO7~8fTxOcy}FFs;Gph|55M+y%=>o5I5Q~jmcTdX_QgGMzlSNyPgT6F*VE^_ zze`G+zk#e}|AQN+!h|XNIqX3{?RB$AEN!g!N(rIc&mg`Z!^xki2GQ(6r+z9&&+i@bq1t8*KNR>kWF&k z4)_l85xx(A42A6G{rkUvVf<%92HN<^#cAHGzMxkW|3S#xcGq97|BF$M931WKNc|sy zdpjlK-;wd(%f0GbXxlenY{eevtzM9C@VzLf-nlT>ZTLZmU)pD6Q2d>6AI`qP>!d9q z(@-A&SMjYH=wgla&hK*F_WvN)?c~dIsx+vci*w!T@Vw`b_kc#JC+DF0;NF~Cwk~YooxmSn$*sQoA-UW>ALUj)Xl!ofM|RA0 z`|G;7RbH&kb*r45TV>JrxmCUidmpjE_=_RqZ2aWnUS}ThFN^B`M&zBg9Pv*bhn>zgE=pYVu>{XQ_61Ut;n`l9p0`T~A{ldSp9g|JOxzAMh$ z|0n#A`4)RL8>5-~iof&z>xLoL?A2G1@-j4hj5~aO`<6$%B8SO+Pk=bT=x-r;<&*y1uw9_yPY^@poDCZ^{qy zh&lmoNc3YH$ZAPH@aB>v`mqCKb8{&^{n=&a^yt+hKQ=|VwX){nlpm~1)~jp<#2Ee9 z9rEj>A9#aF68-245y!-*y<8^zI5qO)&nUNP)_j=q;{cQ+Cm7p(q8|rAwn_Tok4)&t z5J+F6AwC`Ewe{%7BR}>+xj$!(ODR8wq8vFn$lH;AG7R^2Px^s3nk3PW6Cp#)rT8?$ z=3yOvNzcfS!%%LoBr8l2>rl$K73&kpU!ca@Z+|~j}gc} zY&rbEI-!J|oZ;<=9~etYh9&*j#TB6+|A5$YcH`4OTqgYZI`ZQjlpE2tAMyBIa)q~3 zuwTI=&Vv0>3Fgxh;XrXtD3LjwM)akl!~UqWKl*J);eNQ}reDPK!z|~?l48j1Mu(rg zc1d4a8}>)=0~{617a@ey{-|W4GgG)f5+&plzY!uasuI>wbnbsycf0>#zrxt@IS=8mlOCq62Fvl$d?u$zLd&b z$s78LZV~>cDEDSTe=oo<#s6C?A=VEOKH6>R3Ak6D!1u#2_6gk%I1JJgvNy`z1Gyf8 zXR@W(6Sj`W=K&DRZIix^?EbgDl83Dza*Av?Ded8n>nlzUJb)k6(Q@#B`IB5gLP9$% z-30pICU`LWgwmamx0NX>zV!5J`ie&*d~(@+Iq*+LIrwJ7A-PW|jpqMw&hL4rk{S0) z&xc)!(e#nhvmEU?J!U{Shb%n}@!EZY z`ueI3BR|F<@2sqOAms=4vxbwKy&drb=P0F@CH?U0bc{nMPr#YX;V9GcKNxo+*UVSe z$81Q2x#FiPZSaNkRih&wN{}}uYd%Wxfc1c>lWE?L@PPTW^yVZF@jjvSA>_}te$Xd5 ztLF`U)oYO-4ah6WnwOG(OkM@$SSMk9A%47zd()DB?C4x2A2^$bFHHR8wM+URdq;lY ze6h44Yg`I`B*vwuoEf_=llN5n?>}hx;G^8h1@RX`BzDCy2iGp?tGnCxR52$^J{fua zB`bmRx+|WAV|y@heuhYFs+64k?Dh23eJxH8;NU#0v@IOd^$i|xlfaGUe>47kWuC7} zX=|G2bB$Q5G(HMxg`jUVPK4Z=Q!}yGp7{*qK3wk$@txKC^?(0@xF_ck&q8BLv5nx` zC4F^8PEHLlu1sDN(5*Uvp}NcQ9=T9A*`R7q{QZ`#H6&esjR!e#~ZkM?fSd zHJLV#@Ot{1k0ZQekhhoMVfHA*8|3xmIdOtdyo}-SM#7H7q$bnmNUx{=d1i!nJMs<| zyxv)OBfMVxTw404ywxo6VJ@^WnK5Sa7_X zWUT)tZv`8#;FD{e$I-00kZX)_e)8HSeeI4mPL`vuBMbV6VN4n= z+e>)wZgMpLn|>nihgqI21no{Xws}KMX5AGz_?*7>&hUQNWSrAaKE}5D!S)#@`vc}S zlNX*ZNI$s?_iy**WgsHn49H}IA=qJl*4J%f-{WREJSUnwuIqSBf5iM}e5m$*3;q<` zzsuvxfJD3VATumJeVOO=^mUg<_?QzW7j=!F;CrsOliA+PKtcS+AQH2hOy9$PU0?UM zt#9)BG-QhOBh2oF{r2H5@nm2k9^19VC^n<#0oNZF;k}7+3j`0Vt3tf=`Mo)$c;q6+ce^?F%+%D_atuOSkXnoOHvpR8{OZvv>|M4Jx zaGvTXjxkfK$#JQyhcjd6H+jF(@hq9d$GmL0Rjj+RunyBVM*okdY+Y$V~;od<3zc;gqk8^eSz$Ct$W4`kree-W4 z{Ns^-_;TQ1h;sDdOm9cx1^oR69BIyD%dqw@lbBT*b#L{0`sRPwb0G4HbA__g zlH;=Bd%Vqy_x~)9^NF$x6L>qY-yyC4 zIf2oe<@L5;UyobMK0ji-3n4P!@0Y;EnZ40_$Lk5tU*P_83EUlaazqpN zYly_C%4p+judm0s=VZkF6td97+b@BOeS^{a!s{8_^3!quodoVqz04qqa==fQzkZIoJ z<<>b>@d4yTNORC%Vc!_<9}tIdYt}U7n|n0Km`->2d=_`^_+K9~)=b%FQ;AiG8Qb4dZ6{#mGCw^yi+gKb!c*;y(2*^?HJf=K+$Z~pZr}5xtO>+CUGa@KJ}vi|DWrD>#2}Slem7K7=tkcZKMn_ zPr*4a5kpIznM|mxT= zl5x9f%JAKSeBoG?(?*Ne*W(vQxP}Yj?wrK!fDZMVyq>|W=#6_*lem6C!1nbBL}FCs zv=P1kcl(fNzF301nZ(`2<0i(j2LrAd$CBfy{J=c%UV}(%W=t**`*wZ%8)3YzV7uBl zW4w&!|4bY=USr+|7L#B`^Zp&{M&mW+s`5uN`fv0D^NBbYrQ%GE*V2U;=T{JkO_h_o zue_eVR9x@UGWd(+x1BWZA9+_-rW|)?Fx?6=aYrwcg0Pjou-B4@>@Ttl8iFh+-MIKpL88JaVj?vAK*twyuTWK zi1D#-VBEiltZRz$Q&s-ft7-hk<2vSw-Xp%Xf_**L&rk0)Aop^G|N15dG)_k=RX}uH4h>>xuPId&e55 z;`zeywbD;c81KUG&G9?|@e(g;C&U|OFbN{q!y>$QLwkoG;G{5a8$m&PuN>g*WVCl^ zF?&o-RRNc0%{VqyQ-Cq$R}k6z1p_PU8{@~AWH~l{s`4}sri%`U`rBRLd#P);DIVFb zFNU0K#2YaE;6&WpDAu$64Y328Nqh+Vb6phuZZ7;m9d*sS!MP6Q=)=VU-rTkMX00GV8w@BC)GV+Nk#WdeX~b9aUL| zyxXykVv5#pm36pJy-KeqxU+Cip6}a!2VA#MChi=F#H@@BIUA=DUED9ioq=*?0-L~X z!+m1UO5xs*dzGnp-9nkT4?`qIRY@BUdwpG8AK}hNo}B+D<9!16sh2wcuf+L(rJVnV zc->e;+z%iUqpGBh4+3t@p{Z_nddH@J35mmX}-U083No8|dQRByH@?QaetwyX&xgZDW<$iCm< zn*T2{WlP+bSdDF5yQE8Rjc~U?xwWFWhe!RA_IpBz9iAhYam>s~zjAuyd$@USI0frY z8>5;++m1W*$UXc4Iw1-0FHISVe2G<=vLn5| zo_w@jH?W?^LiTocEWWiAual;P=L@oKSX>m&gxGU4Iz(bLXQa4xNtfp=9{cArSg%Isr|HNg0<#=W)_+)6bl$%0>%qn! z%&|6RHH93vId^ipe3Y$!_OCA?V>7%!TnRqrdVRsq;sbBxdHx@VUE#oRJmqn(ugez& z{->^ja^od0ffv>lUE?|aKZPBM(QrKF(|}j8QQ&_n=Y-O*9!y1UBgo+YRd26z{_X41 z*q3zs{X-Z_9st(C_`WY>Amlj6>cP$m`^NV8GekI-I{w+CX`In4&|QdqW(<;h4nx6H_n{(Cu{t*udlQJP5q0H*>H?&mvrTw5&whW z&zA-Ko468uZ0po5zWH6lNH6+X4uik1=RlF;sekqQddh}&y^Qg1YAIwD$xGnv=F3Zc z7viz!Nn*T*K;*2SpS*TSPZ?nGSnjWozhv@nA|Ue#KMr(ecpvkPc`rAP8~L<*ys^!~ zYAQIL8l6K-sj=%;w)b|(ma)E@ZJ^2Z%qbA8X&@o-{*kDsJrjE7|5;DH3VFwyqT)lC zA2r&)tUl@AFvuZY$8GShM>+a%N`N=_Pr|(;6ZpM;9)o-I4Quu(-#}i1aLj3fOo7}H z*;o-@8P~rcSK0Wn0G5Y_l5rrlMbhv~cP2Ns+e>)WUjQ2^1 z#3+605wEAK>Oz03It%3nB|t+QtXDigH+BA?*Oz{HAMXD%p(p+AP27LdlocOd@p`&y zX;j~MFJbE3=*6OhDcj(P|2~91g!c#p|2f>dFQH`ir&F=cnEIy0r!R{Ge)W+N{wv6P zB>MlX2~!b1&eM$#^6XuV(XU02=MqY$y;pI}cJnHI`7Xk5j_|R!nfglf|40+20)7?i zl0Gc+b|ikR3#TqhDD}?u%&F?Ha9?`0qAyipUeq<4T6|{;ebtn-JKp z3j2Cj`oI4P%&H#1TO9pA)P%faS5|IxMmBK$p&zirp}3H}f8 zcCy#m1EW6$N*;zoBzDEIwdxqJuWPI9I*aY}O7K|9)kSi=t2)w`?;OvKSj0OOGTi70 z_NiW9*S=x#Sne3e!I{-=BS`M6t44V{GVZ4L)zC8aeu=To!ir;S)g@j}Pji2#gmu}9 zc-y0TBdU!f!S{t;KYN{L{{(_5#kervf&(VQY1LikJO9zs{u#}4*#A`>p27E6U%oRu z$F_NXj&VXwErZ+vdswShod6jOF%N)(trhZ(@iswZO(C&|`B6`s6Xsd)fV#-8Z|;f7 zM1pr53b>THt{sT-*hdcdQ?Ay_-IjcC^+9TI(|B76{MsbkZoaP5+w{@ZAt{|M#IirbrOZK=5JUXMmH&#?|q_3u| zZTE(-qU-hw{ks}_q^gX+3nWWI!OUF89v<2SsFvW6+oPhPvE>&^}R3x0r$%>HE} zNcXR5dE#$uW%jSbkwtvWyEaC{X?1k|UiW-x-_;iZ|D%}iC=Se%)%!qLFFl<5_~iZH zLT{&pUQhIERdpWn*2d>T$dix`$d3@L>8kI6;C-*^zd^9CuEu_-`qIem|Me^5J^-?- zF(e#B=l}J;4)ZtoK%I2WyNR;~<;cN4k#me6V@maJ6Y-mMboCJ2m$_bi8RGSH{iP8; zo>NrgKiX$3pR(&6L^|h#*@7cNw&QZh#!Mo1#+RwM_t%78&)gWS39vTg-ph<1Eb}nr zzdepbt|Y!P?&lyf*9!--XJ;`zzc4A$&pz_ye+f6V8`MM18n7p^o4tEYG@myv zvba4_ZWF8rze}DIWrl<<8T%DCN3>>D^9u0Zv;CIukA2V?KZu9^ZD4$4aK=|$yQF6x zikfF)In4jnpP_aNoeJ@?o%BFCv)q<|Onq~%RI|0gppM}J*Dh(iv$~17 zAWz%D&R5BEr9zi%!=XPrK+tx99}@l939?S6Kc@ZG?1p^d!eHXsB|U59$e+DXZjj?L} zvryTb2jR@eaiVI7d1dftcAvkJP#=}8MU7qP@Z*mnztwX+>CqsXY#WX$Ny#aJLX>Ar zH%ES>J=c!Lz0)%JFy~b@WyqI0Q8mOY^ZL4JgUFv*$Q!$S{v_JVByUf~=eIi<_fqFq zHTA#~Zp_$^YnOD>Rk_W0k-&)tTr>Z4h2us>*2hCWW>v!&7dV)lZkj1LJm0PP5OPOi z-I;ElndetEVO=BZvd;R8J;$nf9yoHAAig~x{AuoC>w|tTfYfKyYbWPfHBWgvUC)!L zbFG?128+sO4#Txey7`PSKi6VESN&7ry0qp^R~+@#)w;m`sZUdy@nMe*E|`S-XuscF z66WVx%sVx+x~`Y3b!ts||KHhsJP;nhpIXjY-&=p+8?If_bJmRJ$J}Lt38*h#rzMSnE0u1?UJ7Jb?C3~6C7ou)N6)<|>aW;m*KXH!y=3** z+LOIKsh7_B>)|NJ_IWwv9HYZeUc02{E)4w@euAT{dhxB!>?dolLwmw{0rP1{J#c*^ z?%$lLZ`RMXx1x-2p=ufXtzKQXY#Zj++VRL6zI?oJ-#2X?l)n&iqqk?)Khtn-SUWn? zAG3b0Z9u+op$uk&*VirMBYz%1x#Ye-J)&ivGu6iXe~$N^jc4|>hUgs6Y6n4ZrZtWI z=rKq$1m}IVOT2$8?hD%s&KYgps9N@o4iBeWevZbo#mF0&(QjIO`L5SF(Rq<+r!T>t z)Pbrc=g)dOy0v#0&!%yV9p7d9u#6_pziPwzLf7LNw2eRS0_P>;13y*myOBRd(RlVO z@;WlwSrlJlJX`4PbiEEpor~3e2^`@>)sp)!y&c{9Q5esrvHi@>sF!G6-{txvbv`yt z!=A*hYQIIhTrJ?v`<=zzHK$(uHn-B(FLYfmZai}qVqT`j^M6<80`}Z&8vDLBmiVb~ z?UJ5%T^QHkFSyF8pX9hU4f}tNZ5TH~!nii=54eA0roI{1ru_+JgcHTKiEEeiyl2BW zGVL$0^T2ZQ!`Lo{U~B_^Nc87Y$oiT7m~m|yo(EVi6ftq_l5X2G^5=Nu{dW2MNz~J> z&RpTVxI=WlwL^5ig>kLhv3P&}_#boKMs&yX#w{Q#<8S2QjAPm;NIPT*BwBL>l>fpv zjBC?|L8NXJ`v|UG(rw>`{xf|&)YD?gO2mDXEB=ddC)NYg&I6Xzftp6n&-8Y5`=7&l zU>f$o)BaL$zE(&nx^}{^Q@y={^*~Y?<;VlhA>b1eKY8tvZof0?H)kSmn6$H`om9WU zT7Z2A?J^{`Q=C6c`$ML_^qYSnU${^vcG=_7hHig5YNvOg-0=nHX(^Y&dB`;E1x(*b z?f<7u!u?A#{gHk%8TrD6nnujYJ{;X~aOBSvn&yIx8u zoAb13Gm$TxsAGgHTtjM1^$h)K9JS}B1;^!HZCr9<(p7?|P_OwZv{Fw8!X%8Y_ zI8k`7LE+jZJ>TueaXv5&YnEwK3eM9q{YkXr1w0tQs-%SC&h82IM(CZCB5L0u)dw%ALRyN zutiGXhIK~4`nCYq%>)>Cr|;-FP}33f^uIXRoL=x#Sl>=R0(rUgyj)<}G}we++j@Il z_aA${HocGWiAv&IAFr?PJH^%y{l*$%I-k#D*HhqyjW6NHp59Ku`ZlT0)u1g)9PH68 zCyLzT+9iG8tZ06|9(n6!)Jr&T_$6FdD`q~Nj`at)U{Z$r==uJAi^Kdp9b@qH-*;Uv zZhf2JBmMk8+OH@1fCuCO>j3y9{?NCv<~#q<_YV&9^Yp(XZ(vrvg!wt)$64M^*X`Es zo>-du(dqPQ1IVh710XoRnf?|88`Kq^h>dv}u`;RYtovwQzP~u?ub6kH_s?h-w-{aX zPx^cs@Oe|HXhaL(h=`*Xo?@*Cfo>vrN$nGfQ3=lIMe@%~&=FI+Kh z%(1ram1%p?{D1#*(RlGH${o>VyR+%MJI*PI5+9mzq`L=y@$9<0T zkJ&7&7wgu=^{dOr6aAZUAIf7*0)IlHfBWG6SDF5q^?lv%kT2XAOkBI9AACKmN9wU= ztLu9HH77G{QE@x2`;9Y)`&_?%#OHf`2lN{>{NTX@2JJU=fc+Z^EQb21W9-6_nvOPF z7v^vM&^_|I4GH^O|FV5QvC;k>27^k1wTIW&4?P}!*9^F-?stLz0*?`B!jE|W&-Ya2 zcg^BBB|bb4urZmssSES7ez<4&U9q||QErVSs*59myTA9pkl%h8{2m9p60>P@bwj;6&QDXHr@)rX_54(Ir+9t+aAm|d=7qY03iu8Yr1?I{ z+d(~~_!ceUdo=7yjLL92+Uw~@){OYBLAiY_-xk%yk%<2Sub++||BF0>@0)zghSR!h zy}o|rP#Zt_Zh_dfT>|fFU%pd3=cnPj5_WDfI{Z|1m0n*za#h6lwa6Qt;yaEY&G&e3 zC(XChGV7vx^qcxkAR2NEf8D62mA#8GrWG9fBdiYjQV~Ac7=1P)BC-?e)Nw~eJ@72D+?52%wERUJ8vo(DWSFYsNz zI`V1^-%dZ9@3$h{k_k-8V*upS*TSKekiE_fnLL|6U$vf;fT{-_f$Oknd_=+PAkT=U53pws&R<+PBj(?Ykc50X9Ze4^DCIl79T$ zi0_k-x4Plm>1Vd@`oB7L%lG?!Jp?^ILX9|QdpiswF{^rTiffnjGI)u{!3s-Vl*7rmw0{s#3OIuHk%tJf_`liP z%jkbR%rfztLO+kezG5l_=L<6~%c+JZA@d-05ct_J4uW?UX1oW%JT&9MVEe!FjrEV` z0rmFzgQ??sZ&^RtGpheZD0fmJ3kCIG>-E#|A3V5U-@$`Z`;q$RU{~ru)w7PD^!obA zi=*)ldqea=lM?km*O%`U&(uANk?*=eko_P#LAHc&-uf40Ot7=UzLD=YAQyw^mqHu{>k%`hHkJcF{^siX+u!gPgR8fXVZYQYP1KF67~IUP%!)5 zLOfU9iE*i6&7jA1Mgz_b;0qH!dF_&Z%Kbhj%OSu1)3_dzk#PtJ|Bo+@8yVEcxxbB3 zkyBi|q@Uh1{6Cw9eSotl*7tNLyR|xm`iMIikvn?`~9b{jQAc1{4d3| znD2(Iox6yW^GVFN;Ca4Hyx9LY^fWsBR1JH0ef@Mp_LUN%M_8xQ$sgfYXMd zUSB_Rbj0^9$g}TYCh*ex|G>AyOY)8VcZ1#k<5M+^j__`b_{RRfA+i5QJ9ZZBW5|Rb z>HUA;+iHQ2F|hd~WC`RA%um}vHi2MoI%62*K<~?n`NI0f+-W&h4Xo4aJ(Patlc>J2 zS8c%gLlm{=F%kDQUO(O5WnY!9Z#>hsoT~=b>78C*Kiey+Z=64%J(!fhyUmyH4A1*% z+BeQ08YUPWeyRr93-gA4_JpXu??m49ss0s3P|&~1B0snv4fSockWap`|Fw0HAEEj<67j#)Y5cOUO7o39xQ$sgkke@Y|J*x)?-^J}p*~DX z;Dz-?ns0~a{UqNru>Wtc`+t1$+9mzG`+YdJL+t+>68nEd?kr~T9W}G`d~LM=LwxN2 zZH$VX;@Tzs{OE}9T~QAE{|ME`5ywB{S5DowH}f3U>Dhghgcl z9}c_1f#G<@;a*?AaBsvv&UaBiCMEC=@#VAm7rem#d9Wif8jfe2=k@gqPXzvFl9xYZ z^6w+aG$@z5!wwlqqgFSTLuyC)eP3{ zB(JAmyu|K{*zcZ&93XiK9C;>SGUD@Ghr

m}?t8#Y8=!n&#cYsd$<9tj!b@mAay z#@Pmuxn5#!^KkmbS{o_3*t8>zaD(*Js=ceLVY`0q%;h=a^Up{m6$5eHq`M zfR5Cyd8Rw#313pb)IBG=K#aRHJAk!nh}zU2>MDmlqr%>0hO7yUa%vqR`(-z#umt&h z3nE-g8w&e%{nEf_9{mC3t`(mW{Jtdj_-`k8GN!Nq@s=1&UJ3RRelHNPmomTej{aXju!U^xIM(y0o>6b4Teq#K_)qQ?~ z{|MjvZQ|e5U{J|mHE!zl^~-gEf8c_vnE%LP#yX}k-v3AZ2QA<*zU?3qlOo5sc1gdo zUc~<);NkPW1A>0`xkKY0oqDqU89lC7WB!T%SBS){SQm}EdVT%Mks18%=<^Ht75hnk z4=@;15-d9=<66IReZ();5RK9Qce9atkJIhDv0vmznqQ-Ze8zV&L}F5n;1Jg?=~tFS z{9^8G+&qEm<4ClxAx^!3U)gU*{F-s}4UA7XBdnVTsl%A~GNcJo73{3AZ;by^h;VND zR--+e1*U%WFP4AyJFFj2|0X5kJvVrl>d!7-&y(T%p9Ygkg8fgguV4LpRNogO|KwDE zau&1t)79QiVmw2;wpz$%ymvq(M%BnVy~FG2SMQJNyBT?hnEH08K8{5E|MvRn_AdM7 zsJ;z8o)a`m%!bp(uwU1&tse3HFv^`Fwi9^8zli7kGZLcaZI zV9OByMTo?#8p&zcuj|*|3VhF84SDy9UIH(yD>}pTewui{FqkwX*k4#*(4SskKjQlt zVTSpYatwd3_cHd!d=~3p2sUiueY;XDZ+c z$Ep!^iffnj>lcOkp1BpuHQV}@dhw9Jo$Ogs?KY8tve*NQ6-|z!mr0P40AYI=xv@C;zuYwsQP?FHBqs{9#VL6F#^< zj`_#?kCp>vI6l+s>o?Dh_{aE;Hg8e_?^IttyS@c4@IMZAMi?D66CBSR=k@iQ<$?cM zSP#$ao5{bAAd~;gyuFP6XU{q8S&|v=z6Z_#$S#m=AfqAJgU%d^_0*5S)(ZK?`p5oy zrf@EGEPGPI>4okboAv(*^@Pv$rGo z_ME}uOD6Fjg-C2>FOO@N^uqU}eLm*h8TT1}4J!Rl;63Qn3g!{nuev_PV#LL|9I-Pg z!{N*3JO9ydZ5^!}enP%o!zJ*-^M!Ofc6idKXpwjyLf+to`Q)`r`mJN4dE{l}Kbqp% zST_(q~9JA#<5x3quf(A zi+Jne8g&o*A)&v`;#~Yy0iO6uyp54BF)EH#xOPdueQh+3?TK>d1-=U`TF#9!{lT+& zasd30=+9=5mDAd`2>rp>Wn-4Iw$Gr1etSunM`mG;pS3~Sj@|1MAL{{ff^s1dzc*yF zSZ{|U{}?|l2Z|ie+QqBucX~(s9|u0%nv8h+LKw50wTlw*`a!lTzzh6i%tp*iY8E)2 zH9%DHuYTvGi2u`(r?dHY5qPTT&magni1zh<~`+-L9sz5dOW`Sc|yQCMb8{VIrRfN3l zZ5HD_7s8lFy5jg`yca-@D8w@rK)mZA5~G?$j<5IndQrdd{@m;}k+)|C|8WGa0_e}b zA>`l!Z%_QW1@}f4_#=hJ{a82M_2OiuaXplJUgh{P&oA99&F{qBw7?{v<>Il`>QlpWjc3_i}# z3>V>iL3nru_glT*kilu*Uq!yeF5JEl;XfVm{sYPtMZ7P>HDeCv34-?y?%kKhi+Fz@ z`L7xbeyUmT2fX*XMZCX&yy*A;(-zINL*74wF!p!69r0rc?md&zaz)5H_U5xBRyB)d zm$}TGe(#is_oc{tCuJw*{U_v;i=|%Q;LlzO_m)79gY=-``wtv&SRdcwfj_$&@+EdP z3*6$`CH?-&VZ58Y9m+j!vk>oW_5s8U`yrv7&0Y`pmloo=@ox4;$d?!u$245Kq~G5; z8t)E7xziKvy)c4kyqnE74i11H68+f}vQmLRQikzw4Uw3o?ABggzds?ouRD7Slv}UB zjvsGkW3DDAC>Ij(dqFl$=;2K#}9wVZPMwFN*j-9r68OO_TqD5V4=c8;tu~ z6ylM8?9;l2kKF1ZuC*!>u z!udV)7K7*e-?hk>7}acYe682lAAA$>UxmB_JK^6&5c59{<;lU--k$h#6YiZ;;Exny z{C7emW;L5-@AUfm!{Z|UZ$sYI1$F}eSdSS_Zu9zrUxNELCG_@7^uKcC3kPa8IWG75 z`ooHd|JRUry3Hg1br8l};>!!(4BWe|5YO{J8~GBWnoW*pdwu=k%Mt&Jkr(})p+bw% zhKK&NL&(7lZ%_Pb!M&0KZ7D?lUxY}^YBtNh==JsDy(9h?Aa6#2oxuMa$R{TYyuRSS zg?lXty?&m5wBaU<2V8SDJ!SP7!)FlLgGa_zz*olqE=1};&1N0H>v8nrYeW4vY2>*x zA@WTh$@yEpyu`Z{_ZAe!>+63R@`YnHn{~X*>+8jHLj5;wg1o9u`k!Mk>VH@|kux=W zskbNo{D6CJ75F2C5P#EZ$d{PaY?Q^dOZuZ8q5hjzrtJbdzW$rmMm{(}xsZC`dL7*V zA)(jb*FW($K)!IG$T6;6(jT21@xLd^y=Jq(e-mvZX4nsj_qKqnT!`oRZ`vC95~Cu= zxOPc@bZ^A}fxuhb3I8sFnE#%z1rC5868+f@vQB|NQik#G0+E=d>@HqiFIg$#zcr>#5 z6dIFL&FiC{A4Hj_AmbqIkZF+O$j*xT%KEi<0C4K9cy)c+O8 z9|$?m>r4Ds;oj*9y~KG((>2JKI#5ll<7>RW{`gN({nsFGPn*a3Cs$`fuJYvt?>5{! zuMp4I|DDK}7*!MN_)f2{KR!09|2fF(Z2jRPi0i)?<;lTq-k$g~0r##d@J9-f|4N9& zteRN1((CJw7exF|M&4}&b^`xwGvs8l*B5-83p7pedWQ|!zyIJw|C@jG)*nre zdA&aSxwR{c5q~j6I8aUG_+78BKlwPEJ2bC_yqbvrPjStdQ}ch*7r6Iq8qcsVcwZxb zvB41RuLItvn}>4;_yKM*_zw}7^PZ-kQI4^P_ZuW`JdbM%^S)>~D8${oD)J>()r7LR zc1eGFO*nUGRE7(DdOXty-8wMzCj?VbPuQ;ctXU>?52Re3JK5Acv*=a7D=b`4EX!%AW5sbNch~5$|WC+=!GN8Rg9H z_BUUOd~$KN*BAUNaPJhaclh9e1N<~&`rAK{FR`m;avS|WfX`nE&y|{+k$0fAP2O*Y zFy<>#c;j&I>;gO?p7D-{NQ{be39enzU*yAcrDo1Yb2503B5>0T&zGAgLdbzUa~GTB zAI}Y%uSol2A?Xj!;cd)Pw$Zth(_gs1KT12rka1}{wgQMh7eY>oy}s~25BKiwGf#uc z&S?G+wy$qRG;E!O^pG6RfS;{VQ?&S1R_q$%Svk>xBfgQijX#NQKwQSs(fK zeL$AQwM+WT>%uy34(8-JxdJ<$|2e;b9dLqjArXHw$QlW~9b^9I{2uwjfg;Dac1eHv zRK)*K*#FRGf&V#wh9G9x4~cj^A>9k{JpcP4Ut(0`c+P%aU4P}CtI)(lY*8dQQa4x@5q-rP;*enbN=r2^;h*# z{a=r~jcp$5{|pE@KhBpIyt8p{U?HBb|MQVAF`7D_bH3NtU%BTxtp7V9TX$0bE`qrJ zFGqQDaJIK6{*1=G;|lzdLgareL}FHRSaz(}*IyqP@sGAL=j;MIf&UwkPfo^oeZjv4 z_eLl5c24mBZ{!OHY7RO6x7XKS|2yKp8F@o(9{HaLVa&Jq@`6{4dt(amJpX0Lml%cP zGOw?{cF$GF|BH}Oo$&7>i21KYd2&$f?TJ5AaqpG_f20ukZ-hw9Y7WabdVRfY+lc=< zgUbsY^B6qV9&*Rz}C5%17C6NlKw`A z_BS`j*gC0K;LTkN`Dha;7g7&guZ{cP2EBv(hR1B&f6QGM`BDdpZ4B2g>2IR<3g_;I za?$!{?r(7o&S5_!;!&b?g2gk<&){u|e2LN2@!T!Fy8b45uW&Br#X0dgi(h|+2we4Z z|1tN^5O4tekm$=ckhRnC+aipAM~K8MWq0)I`kUyz!ntgdJ<@h$_%--@ARnBdTu8*< z3$jhn!~QSqKZw6CL^x377}qZ8Z+l1m{}kk{VIyX|hd>zfUamMki8l}u&C?FgjlXk; zAYWos2F6_JjQwvWTUM9=PV|lbIv^$<;g*6{+~M(_x37?UoaW}2@r`{nX)H1 zcXIk$_dCjrYXl^k*PRz`{GEFm^2x~vuP=O@iF-p6_-^%V&b#KGi+tfg%_Ya@dVT%f z1`+>N$lERA|8iV2<}-bH!5f2nBMR|6|KpJ_F$%}yy}tg=J=Y=s&5->&;on8zIsn_l zLXiE|FBPk79kk(^+)wxA1-B9R%Cm4~C^V&s`>5BII)A|1(cf=taoHZ0KrYH^ z4~dAxF}8=NAmn7ew1A>=4N|0m8%kOxxwu3bAwmV4Xl3it23O!)J9R4+fFTvb#rU*MV?yzR?Ne3+}} zzLbTVtd|zXFS^40x89EaVVzJfEgXZJJFOQNk*^o7xeO;?d3&Z_T2{yX`5At(7YSkiTys?`POe)f3l)bHN$>2&o6IIbVMj>7)C&?Qd=j z^2TDGX5VBzgYWs^^^r3~ZS8M1mtd~6Qn z9q0CzYsI?8wM+VkW#R7{v>XfkC7JCYVl1>zthbd}gU9Pk`m;A=%R+w)DE&DQA~8x? zcP5Pf`Qvf94NW=P=?~et(2l8g^1(GfIqC1h!6)^wK4{rHspq!4hL59>FB~YgwH7(U zrxE>QW%xT3EmyKWqIkK_V9a5?A$TX@UjGa{$N#Cwmlzc}ZaLNatABho;{Rsk{kb## zT?COo=b=0~ILX@+f6l_aA%*^!Qsn;_*mz(kdq3pFZh_ZTP7v+!fJu|O%UNg8IGI0 zzW(`)i2pZH?#hV&1-NF+VO=43m`7VG3h_Muk04)SREFb6BD|7_|Bq4b=1%x`5ybpI zi}K_ktT)7;Cvh*D*HL@a7Es3j3PfU7EiC(r_a~oQE#m(La1+Opo zi*WDB1Rrh=m3i<3I?g&cq2_4B#I0{^YQL*Dd=|E0KQ%!_<^!TTEbUMR$K{I{-& ze2G!DfMZ;{l+Rrq_;39)%C&aFzl$K^zjZy7CkJ0UbNEDmZ2cAPEh_Lw3XRFB`>|H% zoNL+=W13-NsY?~Z(l zQL&C&clYY~l}?Q6pL5g4S@j=95ZC{Cumui)9}@l98xqa`R$Iz2_5&djvy?s1tLImG zG~)j(l-oHwuK54qw)Xe>IrIAw=Jy4H-oT><`Qu8?|E-w+EeEO<9OK%hyjl+vhN%4us?DynbFSjoSZol#Ay7*4uE+HkX?JTkpWV3q!mP&$s`3kS{R`$M*!h zmA8)CKj#0|%=zD0Or95+GX`>Shqov3Pr|)u{ zdPgU5k$=p6hLZ}fFZh`MTci2^uz`IJ8R&Wd@iG6m3J0o{9LrotBl(q|59{C7g~*HM ze{;5i`M)(a|F>fPZ;j@EkH-oi-Xjo+QMHoeN4&rJRn`dWUpxjt{bY?l-eRZ##{VpY z96aFdN&HXZUNrwZZBvT=ya17yRV&NB>h<%hoE_G`^Kh2j8qNRCj$8k>Vqb4KdBN+O z`5pEUW2m=-2jY#5Fat|Dn8*1fS_fdBl-T7RJ8y3u&cRz> z&BB!~YYL9RUUx^CgN^^>a3th#$p7N`3C6j3y&>W?Kh-?>B}d-Lukx{tTk>-`j*H(x zGS?*uW@TtZyO@XPE{qNJ7g7&g?}_`-y3A{{6zXH%CJ=j$PA=#D&a3CU9TCor;4kX# z7kH*0e}JH_U^gV<{0@?L`a29ic;FG(U#A)f%i-ML>MFK@dE0w4`EFl^zh61;DEPC` z<`H){2snU#NVK;-3OH@87S8wNZ}#90HMd3B|WTUO&I;I6Hr`+&+-)e<42lF%&|M4)JybXAth~ z6Z8ikHSiGp4I=lZjT9!%Ft4k~{k-G7o&2h=M*a2%9=k_=!(*xTfMHD zNAAbF%v^r8_NZPSL*7v~kGPnF@vaK>L!!O$kZZDVQ}u#pwpLfTpXJTuS6dp@%PS~% zQdYerA`11=j`HNB)Z3GK!Jc!TUth7m*f#=M40ZCtC3v2TXQu9boabN8spn@w4Ci$GCPWzvh==pWBA+{-X%2H|D+cwh<@~4%*`NDgDDd+}11YkA)nAJoJCA zb*XRKFZxhB^xEV1J)DRC?N9PC3L>0~ucJIjeyyQlpWQYR<@%=Mu#+SDf7_XmeIO&f zzSPG#xHrt};dO#&u|oU{AW{d4b&PA5@@o}G^*;f5+eP(H?!Z~wIj%T9!CTwakdXy= zq5iK$zQm|Z9bfD9^J_g9)qfSr?VeHpQ3Q$lABXbf;A(GA{J9DD&Pn@Y%P{^sAriA{ zW7#{seqQeu@qZigu1?#D_%A{}Il0a23w{ai-Q@MqdUp+rMdFu3gag$^j?2A%UXO|R ze++r2NBq~}nlYF7@`5)5_iih|3;fSUzQm~7$nk8ipVy5M|BI1#Ne2H>1PT7zQJx&k z@b<)?7ThaI`(w*6{s$ovvub162fcnizj4I>0_4p|+llx`zilHY3%tJIWBzYz@p|SZ z0^b9O|1Ly0P;KP+U9X?dj|lTmyGGuGi2u)U&6rd3e;ek>wgnk@tO2x-cDDchA*?&v zpx?0b@){m@#eHGC%OJwBYGWNQ^Kkk6_%Q#qZ-Tt4jQUS782D(41!PYly_C$T6;6%CCKK zIA?4>5O|9-_>UuS9gy+&gn$F!heUt2gRE2FkCdT5yFesnDZ7hT&#(PPIA?6{jdEKQ z*pUuM{JkK=>+SVT|7-7qd)p=S+*{4Ue?R042Z|iG_w)MsU;QEC|8(T(sJ#uuHDm7M z%M0FM-0NM4=lMSh`4Xcd$L&XX{rs zgnt)7%zrV;lY^_hJ&At;?uGf^#V>^rLkHSF*MO!iF(%qTT>q=_xP3P8?E0gfzRvdk z=ew6i^*WzXN$TZ6~aM+CM=)IeEwH3;yT0_gbtM z9f}eED~NEQ498!2{rozQ1pYfVMY)#H|3SON{JAf0@H$q;{dWrRJpUb-?`@2V9OK%h z{5n4c{yYAJa*t&6fAiDd(t>0DJJ1Hn0q{ctZyg% zu>R~=kG9ix0{{Rf7{}- zo^OC`YV(M9E`*#P@5@X7!+6}m-|30*r1zQmz60|;Fqs59n(x=&z~a%b6Cp=M^`EpT z&sgcl6%hIo{y%{^kLkeknvUa=ewg-m4em>fs)N2>HyM<1B_S*7*FNel|h) z`#z3u;>CQ=K>l6E4nI}Lj0o?ui0|8wcTFbWHUjiD`q2WRFU8)D+@FYhHzobZjmfD6 ztjk>>-$FjZZ{6(**&4EOq`#uR5_1N( zUb~dvaH_>)Io8V;g}nO+=nCRS|4{S=5)$vP3H@&qaZ9}PQA!$L=lAex`Hi&w`xq>< zDfIb!gl4=*#XoxivWV|J zpvPGMo#UJADqs2a|PZ{`Sq1yT$%q5VmZ8!R6E!Wv@!p$Wdz5p0w2;}ma4;{G@zZdZi%@eJI?s^*j1@cRwkHl!=r$gS`d3y=&&!GKgC&Qx|{fx@nb#6*M7|76-Fs?rt#j{s#@KqLePCLKN9G;tj?sd(`1+>Wv+I13juT0_9E_MIQRX>so~M!JQVxK-U;sC zf$zg&+{x)V^v`egx7w4haKRz3AAG0=f=k$bl zh{Hx8U;(~ZXnzyXZ&SIR8QjNoM!Upri0zn8DsKOn{0_*N!{O(rzK!;}fev9BO^PS-|J%`*E$ynBN>I}1GWJQTa$W-;%;0l6v8yGKy+ z-Vc1lzGqN_BXPjGVaz5u90CjdI2a^Y3-7_9v1He~Hp%-y@bUM5v>(&D$CG(D0>oSl zRC%#~H0t>KKPuNNoA;B^F0mWtcFb`qZ`YfWjJF%m7QTB*d)Vh6!IUZR zCF5-v+D~>eJeo1XRNk(?e1iLNXgjzVcOQY^eku4E``M~T{J^?l%+WbN0t<1!8YHor zG2~6Y@4xEZGZSK9kVSc9dq`%jqomj;E4Y7~= z+%eCj_V_hz)uc6!8ib7JqUB=0l8m%bM-xng((CGVerkJv9%J>mz} z4P&O}{0J(E%T8*Y^3{d2S}%;`z<{%^Dsi@3kw>{pgh_hFE8FKv!_ zhy6C$;j2rtMK33uN z_l97x8!nBwS7Pp}Ts@~J!M$>8v;zz9#X|erfz}Ojc z9|qbh$l*1`dAx_BU1B!GwDL%mw;P4uw^$AJxXxE@nc#gY&Kc`r$}i*UO4RW^zi#~? z_A+?m+F3c&$?#|@FI9QF(SQW+Bhl8s9B+*v;C(Il=*y|9NANfab%Qg0lu8wNr}gjg zPHW7y|G(aIU3m-q5{ykHvARY5wi~^YyUJ#``7Xs}g(%`8M|JXF$YS)&$Z(doO`*$lA-~`+2lK>ezWS zmCq;kE=%(L0NQTJUdutrDS})gL;Wke0?Xeza+u?4e;HY zkPf=3}Z|R@y5Jg z$ymoLzu3e4UHL}NUI3i-8bNhVMr=2#y#3Rm@p%sXFqQ9=;~gUa;Pj&zL|ob{-E-9lY`^DJ+=e*!XyoQW3eaiV*N(>oxQOuq5l26Jr6kTVZR(U zS)6U0hhjImKAE?>W0LnH;AdD1(q0b`Fo*tFXm3x@pY!&TyzhhdJ)DTx z-bcmlrYFR_!w)ld>tvjjM<97006xaPr|OaZw?FFK`vU@Ah&!+_?n6Kls~Jn)LqcQ8 zZaOK!eGuCAY$G1xa1@AG#P1h~{bNz*-uD;m@07(IbMIJ*-HZjcV^4_oH(N8o{U)?^ z@NKk*zB!gLAFKRg?_AUkO8un01osQjE^|GPX6ywjZ#V0e;C=$y4k^anMM&Rdu?be+0C9xaK{`!*8N|9ieJ*-u^w<(T&eP6|8~@0 zlG@)ni~F-^m)Ol%Vmngh?Pi}QxYwfX2;WBBUj#Ac_!xRv6;U^Dgg7&9@+S+=@G%nz7{lHZ+#( zpN~m!{}OHPy*(*@$$0xW+KI)ND(~!9v2TBr+TSIEd)05yF0q@j&{4Ib%G*Cb<#7Pc zRVDC!rfu?p^{b~EY5j|S(V*grQ${NWEUDaPMN;_$D+ z`hY&dZY=a;eGtDtsQ5!FZ~*@*lEf^$NWL$2i>?v>s!hPRR!&doPmEDWEVRD^ zXnmE#%Y`HSTvt}@29nqf`*u~Fuk99B#dUNQ?ujriq|jb>5M$mUnq$AO!u(z3-tXi3 ziP-b7JA1v*zMGQ~+r3oYZt;3tN5c&JC;RX_0Ukd+T`bNya*3WzrPsl4>}(^0pN$_*OSBiR|K!0)c?4ID?{ znvZ#I+=ZZtpw~g^eOIFL7yZb5<5_Z*U~ZVxs<>Zow>&Dj&fSByZGbTg=v55N%lJ^Htcdg3t_04gh z(f&w~#BQpH?IY3tR$UU@F%MRql;Hj>&KYyuPY`=ApzfBuy#)7{&_2@H5Zf;$_Rdal ze*}DY6pXVNfn49-0v}_4LG_3qSU*&`_X)XdiBw==+?61S)l`wUGBlR#Rt*X6@1pI6 zHsT@fH6UW~uF8vj%+*z|rE=N(mnzJkRT8_YBDQrZZ@1nc;y#Wx?n!XRoLt42!!?g$ z>}T^q@8<0#xPO6mKc70=UnKVWd3(gA4pdo;yN^I{{}FtQeZJ}uKfXm>ZO)ItQc*HB zkK$VMf%|=RGvQabXFVEp04Tjq2L50Ai1@~>3I7CZQw3jf9*W)ibEK9PXoe{hE=eY2%~&y{xK5@mlTH z=)jM^rS%a`IY)f4Fka5@OUvVR zJ&*Qw1PR85-{Hr3D0Z9ey}j*GkNb`Hwk+s(DT3Y|UiZiC4nhuKKNkAa2^7~AL0Wj| zPj`^SEWEMb*=_Fh`;*kO2Pn?dL67tR+Q)oJOu!cl<@$m;W%1CFPy6WW9s`Fl&O@== z%uDdU8hn39@IMsijJa=M$C37ifc7Z2r}&?Rc8SqpJnk%&x7)6f;D0ChHfsxi9r+^6 z_%8$zgCVL<{27M2zGeOhQ-%EI8`m0GSGe&%p8Xlm7RSeVFH!gle;lKfwSwjpJ4#Qa~2cIM;~m6!N$K;5t?$Cprt;m>v6IF5PAff>gf$NAcB`!0Gm z3&-E9puLj(--mNzenZaQ1E{;C%${8MY3~t`#AwDb$B(GI-8Ol@#keZ89axnA7(p0* zZu}vCZmsx$>XZ0KqW*@wKc0vFi~>o_W*m7(sl44TdB4QC=h5~+UXQ;3v;VygA|~-CKEoJP+f?cmoD3W*m7J`8GU% z+&+1~#JKrro1E8^;Qs;IiOGDG7yBQf&b{Z~t-JUVYVH26|9_2k!N80o#-FLY-M%7O z_h613_iBPa_S0R=@%e(YSIs!)tDoMUz)ySCE1>;rXM;zchhn#XDXx3q2e2r>KStoz zJ=GR`h#hug!Fa9ih5AL=|bxSx*p0X|;Zj`ziOhtm_>vF5DqT8z8S z_Kf>{5Mw`7{T4sYL0#NWkhlX&1%AU3>-=#?gNJ>Gu}}x%!Ee1T`@+1#2amO>rmq!h z*6uJp$@_(9L67{S z6_2KRlKN|R+B)tV!Vh3kfV)PpMdts1swb!()GuAS^yBilo&84Wl^9JmF>O>iyVFf^ z->`ZX+8$NB#cGIy{cbUceQ%b^OTJrBSEq7(Ep!B&`Ti6nF&l^JhbnJ(njZW4_|?Jp zQqs@A!a4g`i}H)TZ&5cZZ!hWRKcf9pCnL6hRC&AeN=ZNe5PXdVc*h7_KOf%?e2hIl zUvPemUk-Kd_j}y@DN?}{;vWASv`egpyf_cV?tF6W=i^tR?l$59?&H@)JFoy>EST5E zuMJvG<=ktW6?ocT7jhE2A+|UV#qRuKT*r>*{I@XTj^Ecdj2Zf4p*`x1&*_6b0iJDJ zgCs`7wJOd-u{$?=d)uRa2(J581-J)|@om^{|JMEHH!y(xSm+Pd598O)$M0F_&+Z_J zS$KC>aocg9_@0FEoxm5L>jy6+F5=%EL`*uVyyPG2x$zy;zPxrhB!Kn@g9HOZjBy@{ z?U?+2>-bC2wt9m9u{hru6rV4Mz2i|A_YKsZbF@O{Qn%lOdFTJf{`~lp;h$jaa*Xp( zY{#m&k1+lw@NHO-e~l>V0K^}2v&+HpK^>0F{~4fOW%vsd@yERFF&EwoRo?Ehb-a%s zKMZ`wm+6re6YXCPVorvsyx6}Ib$m|`=NWyyv+n@3k34t`jLUJHuk9}5<9jm3{{wts z%}INAfEe?YIeQ~e7xoQOd+Y$TcOOV%G!EnYRNn6LV|-7>_;}SsuURqCd}oBxW<7yw9k-?R2!C_n60#pb_PITmoo+6o{CNRC%%gGU^^u zIe7_mI{scqyI^1(#;>cq?et9CM;pHYe3$w*+8YaE%r7gy*sDfe*f-c=h}v`GkMT|f zNsPu}JW=Isr}?q}W7ba+%MB6#2^*vR zAHEIoa?jtz+^qc0-UQq)k8dcq7p{NY_vSr?>o3UPfAzTm=CuhVahXSh_(QROdDq7q zYB&#m4@$pp8LuRG=a=5uiUe`te1jN)LoCSOgf&p#T!xGApdU-| z>)?cL)Lo{>^@DW%J7Jw5?$_JlcWK~qcwKeq2D~m!*a{?A80H%1q1atV$92ere(-aF zG-d2<9@u}!|&2$ z;`cm^zput@9L9ZB-tIOyu0tmD2HzUMKch#6A+G}yaIem>0lrw6e|(Q`Lbo8-Ymj13 zF4{i=Bp4WCJR$i$;BF6j`>Ub80<^JLO?$_K(C45(7TP-<)H`EOuqPMoodi02u|GQB0d+>AwZ34o5!GH68R1=AA8>!*SEJGe>QZoIvZdWq3Yps(+%obCKs++Ucm1a16YVIuFZZleEFwA02Cm6!Ox zK;66`hp%bm@%|C*60>obexvgCuN@=aHMl>W@NUGrW(Axx)-ROb*{k^t>Xzi}C3x51 zdvz0jbTT{|oQGondSZh2H{g4}9Pb!`;9avCbifx-EWo>FImmyS^@DiVY>s+~(a=|% zhhqOaDdJtTCiuR{%BOhOY%4av7YnY7H61|i{ePSd(K|XN{TtVt3D@9vIIuTd^KTH= zFg5@B?_O_ec7;vB+%Ts#JFEM4k2R8f4~DNFC;9FMUSb`eGf2MoMxA^AU=nYd@1AJi z)!E?D)bvd3^@{n1AIL>{z9WJ@-}{1(zI0PPuK(BUfja)qPZ%G--Q{~A>Lo@~Lth7~ zoZaKeB;N<1jr$Rad?w$AqMbGlP{bI_nK5gJg^^9b3u^f)i^$mcKIKHcEP|njAaj>(zZ)&+&`_s^}S|rg8%(EXUsQ| z)fd`(5XA2ZhJNDg`3}!`F$dMiy*`gT55;yhasRaDHngSh|I2A~cd@*Vy#-?I4+b?j z(vR0bH|6{YEERH%;XR$hjCn&}`fsjlYARvVKQD2?=u>WDc zhYc3vc;ozRyCv^;sQCo#e6FABNpb%k?Zo1fpd3fwfGr8=P35xR>z}wX+9h^V18gV8 zdD(VL-mfqb^Keb_{WmusBIda51AEB-#6N-$zD!&-=f|q3|0M56%*VtvAhWWQ;nCnc z6x;3XI1b?-Fe|?f@=BuL^Jm<@2l0CXidXjg{1Z1uyTmHI;a(8eneH3M{yuR7@U5ED zli)sa3;6SI@N5v=#gX>62K_$B@uk$sx&nEhi22jUXo&5^?N#1(KR(Xu6FDD#8~gjj z&fo>c&>su!Vcwp&LC&6sm)F&aT|j@VknbKn61*=*+vW-0xW9L?4tBEghj^a_>XWk<{3PC(`zFfT zfk&Q)VtWir@ID-E`xoNvBk*{i2R`}|_ZI~3<58#g^?doZtfMAkF7z>quNMdNh<8qc z_XXe^+(sP48|#6Iv~hvT3*J|w?yMjuuUl5c8UOVliP=mfrq`>y?b$xAqb80*+rR|x zyKv4}uU3AscMs}x-JtdaaoYPkNMbZxE8#p8+jBs&j(QK{>G*QIRb#Rp?fUr>&_xXH z3F>fU{vQEdosZx1(4Xf(60`6=r}DPvYjGVl@hR}#lh+g1Q4{}(c4G3B%8UJ1QOEcF zbm-rgBc(^*uI`iT^R)jaNH8!C<2O~__Bt>=kD0g#e3$z+=6f87F~6$(Vs8TKo+_}% z4A36tcf`zMCIVxehhlqO6Q9RS{0wc`_Z$>Nko1Ro@Dl^S+3b`O|7jriUg2!~uATnO z14+!nJ1@9Xvc1B4ovCLwXhIut5sxJxVlrFh1&>zLP0PsbKu;8Z&W(bBaTxzg8|{4qV$7||FZRAi-RuH;9{)+0UlB8lA;vfl#qN1>#DCI`Xn!y1|7j1> z2qONIeh+?P@O@B+BXFCvChA(t{c&6scqY3%-cR!i-cvUegzN3-J@FlXT)!#@Cwi9E zN92Ffy6{ghcfL;AP>tC=r}^tIN+${OZ; zQWsTY_u9|f#aurL`I-1xQGdupBwo-j+>;X%;1&yUJPovFfnVgJKX@(xpIF4Ve(p2> z*u7qf>pS>~7z^}-H5Vo5$H5?C6rV4M9qjo}>JsJq_v_j>UKlBiLVpfbS%>|kBc%y{ zZSUohyj%mmO?(^eo(v)ehbq75I}&yMitOg{GE8M1_LI(1J+}8wNnUUbo|OLnua479 zL@_THfuES1rut-@R-kV80>8*c9EO92IT;>#9*XUKUy_%z(B|IvFW1}XMG_zJxei2( zDuNmu**|UsofiGTo3-O;p&t)}1Pe2Xm_MxYws&)UemZG9+6MVSL3_`F82gRNFZNzQ zT}8P)=PfX)JVW;OCN+Yu2K1I*s}e=a=p*CBzJtfwOk%E+eTTi*_3?6i)`Qajx72=+ zAn4(6;{tKG9K4YDPW)d3-B^Z)Fwvh%kYFynl`3!du87Y~C%p^47s~X==wv>KC3Etw z%1b`5KA7}cl*9YQv-!t;w#UG@94Ghxdsip<$2>Ucnk4_sA7ie~*=s`GyXE#={u%FL zki;k$FIIWGclf_A;9t86_?{@bJ|+>Q_wkNS6k+fFwvh+L4F@#5_!K; zdArY13I0E#t*K0p;$OQO+KI`hDlg;wE7UE9oSWnQ8`EP3)DOTIWX&XCUE5Ce*nR#J zuZy*R1>bnzhW=HH^#J`&)1Z=w4|)(&k^SWQLB6e3hr_-$+3)YuAzmMAIiJ*L@=_F; zWCs1RwgdQ)8~7Ou{XP)&eBXawnp_oVe^;&*l&`%KgzI4KF`(C?nq~Hhc&h9!>4ZDsTH)zuR<&!I?Fw>uNRo2u3``YAt0DY^IygZ7wzj_elht3wBvrJ7V?v~1FZ+Lprh2UW%q&o0&`;R3}=EzQ@c>j z+5PrP`o$EqJy#G%zF%;zV~!eCkK|_|>ZWAndlvPJf2pjgW$r&yJ$AoaW51ZZF4`XT zZR{7A|A}Gkzm#9>eug^t9^iPL5WCraF?l7GHMPk79~(qZ*O+ z3+A$xm@HL&u3t>v0d;Q{;6XOzWisX>_{74anfyEVnSbp5+r+%UPheD_CzluYD`Et_ zvCz)%K+9+4dllqm@`fsFi2dYERE^#Lyd*E2gIatW^5Xh5`*Yl9koY!19e)=nxlV}P zTwZolSwrk6cTDU)mE`46*v-BFIA&ZUih1b*UBCo+h^0NwkAcwwHOyqgo@ z(M(R}`2*HS^3oA)?tT4vFOv9(&we0|``r8wy@)mI$DT!b!F|1#HIsq;bwJ zFE^tt?A6fjQ6OT_Px&RjL8!~k%VIb2n>bvovSu={pM1XRu?O6g?2HezxxyW)m}yY;tueMteMQ*$9dZJ>zee7 zF=z{WMeG-kftZ6k)PLz0z;g0+S--_@u3!8^WzA&f{u$L{`<ix8bnC zc_?ay$NT%U_@9Ax!N3sXDd8Rv>)(OX68uM?ty6;kg*a!-r{wHig1RB) z_7s22d5D?CIE*h>d3)fB3I4dpo6@TY|0DwMj=Mfw4}M~BiRzR1uSVS|W&Q{g@xKiu zF`Fsmy-nrqfu|(+--NbH%Jj%6ApTqf5tEx#UhLnGx~n0#qvWku-(3HH2;o zQh7UQor;Xzv*iW4>Sc#oqI%yQ$os;*Yt|$7rSy<1s342koBV-;B0%Gx(QB zkm5fP{KVjS)hGT`qwfAPe}t)`WL_VQ|07#V{^#2L-}g*ByTu%Vce*V5!u(GI3Fc-B zeVwLe?VyK~{7**P^JQ_w{Le-^b23@wC4SuZPpOV_e80aAK-ymbk{p;R%<%%1w}U>2 z&*`VGj5hh6s9bOUg>zz_-v9G@^9g8jfjxEr+WP_|F`6mN@fXqFLF>oo^i$c#9xuv& z8bNYB_!0cX;1ks+@qdfD#&Ulg7yVfZl98*be|7+E=|sf0T~yp2oc#V2{6vfedUET6so0|@M$j7z?d$^DG%N2eFu8U7 zRICrYtRePOd#M^bc*P_yn0JsjDUAOB5HaYg{1RU;)a_DaHEmDi+OSI zu1Q{QMB5+Q%8N!6^KvHmiOGP(FXjb%ty4ED@QZA?PR@8+){HKu+rfJ&h`PoldY08k z=Ib1g%=J8)sTZg*JNV(aUIb3aQ9&H}enJ14qjOY`>*brdAS#D*A(c< z=jA2v5u^0}pLU)Fx%UIPb&R`??p&0YS5($aCH8Tj-X1bF$;%S7g|!;_?lL?7m7_W7hFQ(pA z;1}757xqi0`gs;dGqp+O?V-u<1H(^XRG=rH7wpkHjMDpm+Gzs0_xr}YbS%ot2jCM~ zGZom^sXHZm=*uxLbz6Y%Mc;_L)Nu|W2I+bXb|DYjS--_@l9#JXD?M^d$()2W33b%r zx>vUqXg&PDNyH<1vaCMQ-`{HthJB!J4K-#DeLv|RoxqoVKQS}%6j|*bjAbfvgZ>Z; z`$t#QPbk2LT=Zu{(C?jy^Q~?Z6}N{S5XUY21l9$5a{a^Mid;c&EVQ!;i2vuFTt9Xx z=pS|4s;prjsM}H1*u(Bk`o|%NYl&}T|6opm0pw$$-5o*h{r<6Eiru7tkZ*65HFdzg zuBWQ8ht(!|IRS0y{djRiF)#appM5Qz|CyJ5ApSo^9uJzOKL>*Lc0P!22S$Gm55HqX zzMh~R3-sjkav1oCQ9sq=uIqJ2pss5okKZfMv`|0BjmN^&0dt&(Vh^u~_XTy=qfMfA z_XTyQ;heD_5!i8L+?ey~-23-^K7u`_gZ8lBf!JA09kD*wedZr~_^5baP=|S>u2bRl zGiZz(BkUiTo9l?dnW|6x`5WqvD39N9(Vxpe60@lz?^P;qhpZd#3+f(4+nMEhTpDN} zbF{X!juyW4}fD z#qOP`yDITl?dHY>=36go9OiL8wnOep#s%h&x)TcXp_(-z^b2#c!{pJ#FZPdm(BBID zA{%k|CrH*7Jes=KRo)I+nq03&qV3KCJ^68gIoe_LPt_xKUPt}NM4rDCP?VQS@QJLc zBlhD}k3FJyl9$iXc72kU={P3_mC7%6$D{7`BD=Y~G^wnqBldAVwntnP^D=EYwB1{n zmoy@AjCtXlOibz%zmS({tDw%kC(!rPAWb&rr4`iVWOy`nAGy!`V~<#p&}szEOU$ z`y=YydwXO2VmF(YX@62#L+qz*pnB|)VVrJ{dR|v++scbZqsFBj}BVcDjK0e}7>++iz zr(LQH_Nd-IZjKB1G;O)Uagog^p@IEr*MZn4WKTepw#WGkpj8TSapPj?9i`=$ySKEw z#Xj#6jG^~o_wy@CE4(ckQ0EFhv^xg-ovo1l%}J$SFF&+ozFDJWKDw!7eww_Y-I{hA>iB>E8F{_F z2s7>A`GA*oeQ(;ss>dF+H0hT$;Om+6OU%J82kHJl^*s!_t=O*mO+GxYhiw+g{Y%mA z(K{yn0(-jCj%mAJXhfl3V2nFVUQm5*y*F(U>Q5>3OYp+n2cKBPwJd9tsCy}u=kF=x78t~5iprX4#D0eAu}8mOTF;$fTu%Qj+D0UK zX~H=%NFHpv>%|PzRTbLRw2*H);}=;ojo8Qe&>pkCw~O&Q9oOw?>Hh^JJuQvMc?LYD zuMU1|qjqg{|ej23l{-+B4EueN|F!m8Ql#%|;AUxmCmKHV1bs_EBS zAhG58!1Q(0tUYFG(m%REUrp>E(>K9+lap5gXLlXcWv-jZLw=)+cA5LNoT%#q)8l+> zk8PLq56rXEW*3iJ)f{dN*gtj#p^pH^ScvOj=t*~vv8Vd{ zkPqvT>FX5Y8v8%}=m7#o&>IWoJA<}Lacj=ICM^10QY@Liy?#$g}!ez6`M`aqJGk>Kl=1EAy zV*g@jEZO6(Nb>R_+RjPx@)pjC!L!OQc5!b#{gEQOxxCC$Su>s3W8(A09v8+buP5Jw zhPRa$jVR`29{7pLyFnd}$jgl7QFlXuUu3JmHEvZ9?HvzdY}A4HX3R?TEUS;q!vc`l z;?YcRR%7<~jgo#b9c?cb#F6h8AAyf?EKog?pJvoePvrTF5xM1$>!+WpteMW-f2Dft z@h8Q8F=KtSjg0*Q%Oo?MIrvoh#qL+AbMMXd*HN{b?H4nCqp~jdGgeeR_V{p}K%QoB zK6$0EU#RBvI*R*lGaZ3b!Fl}M0zAltyv)E@hfgd#@;nrK!iq63@Dmsn=*i{9 z?Ez4i%;BPoerybKzyIs;!7oB+TIk1SAi=^AbDW1_PdFg%2hZ3SetekZqXT#mJM_mw zdpm*FO8gD>m=4=C);JHvo^VCn51w%t>}B8U8?MMfqo#rL$c(Na?t|v2!8nPE6$8FGl1NLw~MRSu=y!U#EKPNq>y%@fk0n zZQmp>n1dY#S1P~Qy$<#6_kH|$jCNyUXcza}u+3r|_VIq)p0rZrDWZEXL)&$$jP@d-5)Ee`V$>Xur9z zUnG(Fj=_9<0Afz&sy;VfXRe02y9@In{ep9!Jhv6!K392r@Ulsy3vqFvlu&)h8WTYi7T z*$wbJySU%>vJT^!@qXN%dPFjAP61!~fA(Pp%}2yb3jI0&1WeFRVqw2Im$@nQ%k}4( z1HdDD2t1mZ2dlU}bwV6B@Dni>>d~|~KaKz&F&dzH#LmH}+cS}O<4*58g_$^Fj`XsI z*w0M9mw4LRNnRd8Ti6?7{AYoPf$RxHeaEBj;9|R(yxgR+W+t(}R{gi9CC?FNzJRt} z+ZY#kNv1{=@^U-)iOIRDPp)ULp{{$OU+#X5&qDAU+hzNavsO;@EUS;q!(E`8oBh3GFtKGuc9j&s)<^C7T^)&&;>b_H>b+ zm=@>9Oz;t-393izOh(;XiM;z|go3=xQd#4$pQn248N0^3)UOS`hg|d$KlVLl5`$UF zFLvjlj=uvO;*WN-dBOd*mo*Oict38>I5p;_9(%1bUntB=)a;iZ>F>nMO#c6GX%l`A zQGb_)7@(i3H2gQ{#y*+bxw=b_j$>XW>D3O@Jy19?5!ywtPrGB^JYYH&pVsQ)AC z+9If5Z;5mC3B(r*+8@7NzSUiJps>i`n04Rek2Q0$rEJ)D^9>p9P5e{b3MFx43D zPF(-2$NGmkfc;qLPe;%n%l&ao^rtIGViw-6DsInwE8fS~cLv`!<$7E%pxwPdzyy4; z(EdK4j!_O@mx=kO{ry0Kfg#2?55=DKs|5dZ(YAJi|6rUm=6wP?j*%#vfEJ!dn_4GB_??3yB zB>$M->bYN@i$n8|^_k1bvx(c(kNyAphoYSO@<<$k!c4w5K_Y8huHREV_UzhZUi<)j z=O(yM#5u8lQ~70nc@K5m7x(@qb~E#0eS^xHdggqZ>apjTI4?Hv`jdU`P_8+QNaU}+ z5kySldc*aHhUHQBc#&VQOB|X&4bBH1O}*Tsv%;QpQk)mzr>TFhNKbBF{1^C$QIpdt ze`p8$5%treJg@5c$J)-HPgK^_6Z(KY<3^Dx7SS#n76&}hGVl~Zw-xil_j?d|=(-q)Pqs-AD)gyKeMcv+6`J(^d zXc(%phPiJzN%h$CE=&5wZD`vd=@*!T9R@>{U+kWQ`a_HCCjFT>Tm}+ZL+l$aQa$#( zaJ|6#vf&|6=eF{q5yiY*1%6_3zUq^_T#LG11%8o@{@e(<%*lvv@q2l8*ak^nE&|_4 z1$y#%xdVK}DDHQNA0tqAew63$Q>5#h2HdxMEKCD2Pxc3f9Us@34P(%DWRj03aL(9A zNY|;dSsmRjwzjGaAOCotV6?)&>7+)Q!r>xe*rLf8T&P z5SXwShw(&}x99gs@W=era9a{@JT-V^7xBm34GdUJ19{`TY|n3r_|M{; zHoIJp;{P?;iOB~}m;9lAtP>iN`*ivJ3LOEFk8`=mng(M1AJt8U!B&CqI`1xXC}Uct-=VADM?ZRi+B+G;oX^@r|oP=6Kt@N3VEz1@^weh;|Np6?2@w?9ap^^5KORo?#X!8jkl4`3AgK|ustWc=u( zdc=>93gQkd^y65N#OnIWtRq5W$zHfZ{Jp1HxF?(So4j?2Cu2XZH^lyj1@?z*FGgtp zT;~JN#h2v1|H8ffdrruA1St7Epu8s>3K>66(Kvp>58v6SAL|A9B7V>(nX7qjFMKZX z;|#PN@iX#qvD4}Pxc$g{zu2LFwjW|nnx_0Oz3oD7dqBU-2Xe=^Zn4tNk8QG$!DDi!ac{VEkXByu&$X^1H%8h%);K$ ztRG5dwgutdW)|kKS#wL~(e*A|Izt z%w~V`|HJ6|Wqw>xOR$W7F&p>aK6b;tKRe!^+e`W-<6;o_9?yGIetn+3T2Sui#r(K% zQN-)>Y>Wr^z~X$Fy{XFEOGd>00Kb4);q{>ymyJ|Ualdp@v0u*a2>n|+86FMJL$R0q znD~M9)$Fx?h95fwH6D)-lKIO0%SpUE^FD6&o*==%%tGIr-A(0f#Zj_;P5a^OziPY0 zS)|{0L#Mx=vq2%T)lcPZ#T|ZqOh3ATI+n$mc)UgC_tR&~o`6%fv=z_AJ}!^b*+0(d z7W?Q^vyV#be;a=vZ}t;tTiN%wVAaQwiT`kwm-yZ9w&&!0cXRfKLGN)+hDS5|ES0yH zcJ{vy$M}x|_4^s|pQd`+_QQ8K=Lep9%pT_bpije9-d_4(;>TI^=+A;f9mA99*^ZkL>mG?3J|08V~{N>);HMr|duKziEY5#i|y5w0uk7oA6 ziM>uq|GO1!$v$+;-q`=<@LD)1XSJyR z#r=lDygP4w|KmDf_Q{~#K-+<^S27#lH<*ok_Sx5gus1WSxBBzTe_+3E0F861c{H<= z=Kz;ACH-zR+8!?IcWvN5IlAlmL2ev6skHy&c@TVI5uX;TyuG}8;>R?!kNz2cG^rlR zhkHIRdF-=4|B0(Z90A1RbC6)*`Z&%*v6qkZ_lM~JbFlY1+yDMirvHB&*!}gr*q-zp z*qeiOz-)=t@E#oJq1emkdVAZWp7ZkZ`M9$Y_}!Asb$CwDhGRYtQQ9-nAI_^1vtggd zc_?;xSD%OWs6PaJPn6;4;!5$Dlb`>S>p`^dZ_sFeGmv25V#awWcKFr)dO$q3g8gs) zAMn^Xs4Jg;6Mv*<(jTnRJqFGu&O@=oKZ^b=`W}4i{6F}!Q&8vqN!CZb`LBJ+a)8&X zIs1SF6W0gl^ip|y#Q?u9VgI}z_`EMYB9o79$}jz)z+SjKJ9`H@n-mh;2dcci;_A2# zf*-&tAAb@7T*>&+U-iiK`IERl@KSD{YYy&(e2lKo%{f=)>=hrDR(EIYk8gnd`XE>h zab)ZsrScMgvK|g{VR^vo^Bn9K&3OTY=WTPQfF1zdQZjRa$K2n70&`UR%Y9z4F$?kE`g* z&+y}R)l<|T-Q6PYF@=e7Vt(`(xIRATah11Mev|b7kHFWtp#MLt{B7C`{l>-pva?Ac zvHh~j+pD%p`akxo=8PzaJ4BH0|D#k-QU9lu^#2;@l^CUuSE-!6>c-gr=l&XehsgC9 z`Eyo79GU(kGRe#>JQ;w()sE7!w=B!_bcYGk9{po z_-n7eC-%R&hoSBMg8moR6K&cHd856#zk;40oDCj%9*VuXHtBy~gRiv!{}4g0|IJOF z|GV{Z_WDaH*Z<~jr7;@zvALTC^Cf#thot{q2);KIZD%#ak>Wjf4V5qIe@-s+KX?6I z0Gp?Sa4nw8>+TTH0U+#4&7BHL@Qj*&p-;rW4`?f=k4H0iPt|R&IVbiz;DX%z4E%Rg zJ#FHk{lB8L{NCG_mhZ`V9sBch@XTp0=A_0BnBxzLdfND8<}JlLDb6gJd4GWHP{^(g z!n(ilYRJFXhE!Tj91a4>Mv-80kTTe78WJ4#1m9*q1BU^sM{r2?tNp*+#1#>L-DI9oFUUJFCD?;>nD|{QRG+ z1J!==++;4+lkkB>d`ag2>;4$8L+}fj{R|v_V*ZbQ_>n*yo&?EWKaV^Q#a?$w;s@3% zbFcatemoY`_EHVFmp#o&Wj0@j`n^ zKdg2(X+&(t=koUYb&`Jg3fiA6j5|b-?T3}>cX21DD&{;3&htq@d^7|i`eq4UW^-l0FylaNd#~uy&g8k=L}`*aW5tIJ43I;XxPUaJ4O39 zZW7l+jTa%_Nz(s=)euLS7J2mV~rzJ&fYXG>3@xA+eZ7Jvl`;a#6Mi+i}LQ|LjU9Sx3L>& zbr8P4)rd7^6lN*l&^~V|$Jo8Qi;e57E9MQ)A>J$4N=GsO-|Kn&HpHz+Z=3giM z4)cHGu%Cf{e*RDPh0t3a4w?S{y7Ps`#i!R3KTb{jzsoem|F|NQ)4WG{3a;@<$8|FX|(f|QH*Bj}YFO(XkwtIFA1PK?iM=5>m%k@?Ae3&Aj7P&ffM?Vt){Q_!+n# zqk3fgC--6g)eNzVGd}FW&y(2Q*qV2)%G=w+eHh2xeZc=e<=5MJXDa_s*z>8PJ={;j zCX3ik?)z`=8}Iwz2QbOUorxfG-#0IR|DVoxgZA%>Z}DgD`{vyR{SvF|TR0EJ-u@3i z-?87l0qX469YIgQ{=>Z6g1En~B)I$U3}t~~BhWB&eXUb5eo-}h0e01fj$79_C> zwqrwM$=-2G#C`rI;JaRMS3O0zr~Cgp&vxt4z2A^N{d?}WZ}`7~dG*jIF&l?zU9@}W zR(`y(pJU${echGJ^(=kQJ&Cd;*~XlV~=?a{QY_ytcy0V z!0voJXZNu>4Cntgm@V16jL$3Zoxcm6eFZzk`Zs=mBS{FOcL$P-y&u@SOa!{UUkDyC* zio^W%f*L<>ewOALQf#LE?LdOD;aI_WDE6)qC27I+Ykoi2f1?c?TjRVrU!Dm#9p(A% zcJTiBeB-{!$Lw-CU+&>4Z||C&g2 z!g_ne1#5`;+m++(BPhpvZ`C97bp~%pv6*@gbGmuvFvWQ&cEsrk-sqe2Hwk#tYK$Wj zze}X3D38BKzXS7lpANkevzZS}=O_OMIO3%Q?|0GW_h2&ijtlM<;Z1wdPZuxN1@ljL zGCZ33GH0{Gj%Z2n#`BB$$@}j@$`ZNMbbeiRra$aK+xecY^mk zwDn7^CUNjOhk2gYI#4XEAC7+6lFH$xh;|-E(D2kgZic8A>kat8BEGz#V)pJ&68rd${rqcx+I}YgPpBRlZ*Ctn z*zexIzn?0}#p~;Q`tl>_Q_w;XzNa>SH0V*#IiO=e2LeNUapV^-v|S4l?9F`k>G5jC z-jjSUX#U4&J4)Iz@y2yUoAGK-p}kq4TBk>B&r0lF75Bm52Xa)7yCR4lpYda+>XH8L zo=azNm%P6Zy%M9D&p!RW%GrB9i2Gno7Ht(7c^$bKyGvAF;&=CM zWZu33y)naE%cV)@(LeG?^;@M-g`LC!m$R_SZX%}ILzAt z)D?692z&4IipF*{_kaJ1{p(hczpr*N->TyF{>FI!h4_(!a-0RRg7{@k;FLL>nY{W=T+?R@6kh4v?cBsN3ra2|?%;13bk1qY+;t^}t%uGK-T?0VU!fA{_Tfbl%E zJ0B#mnkHg6TjlKo2PfC(rD%JsAii||=l3GweBkX7;Kbes&L%6w_6MP{WFNR8xjxTE z`@|g1F#_jEra!f)9>FJQ*c^5XZd5t@@WePDEW}!4!NF0UtM*L1*Q#7{ zpGf|`{d@QC*LB}Ld&V0j#{CdTVl@uK`&8aO^4s|RjD^1g-*M8Gu{T2b+qCEUF4<`B zO=pv5V*5>gbj3c>E#8+dxDV|&W^v9$fIgh@9pGN(jszu+gvk2x2yu^3*179{ijBaiv<+rDHL-h;MnvUv+QX5ucK|Fd#fu}h)- zg`lbKRD5X+jV1fY`*A*oU&z(Zz(4LUNI#J0RhfRbLoh`@Fektl7V*j73*y{9+9&a& z5$(ykARAfv_cIp6^+lV0=p`L~ENtg|5kKIQxWrTV@qFS3_GK0{{tP^Ra5~(dr43=7 zl=VJ7n)bZ(2Xh2`VsXCVJQVxb8qpv4X%>9^fA7yixiULlZXT28*T_%5z6bX5mjv41 z7$g=A$Na+egZYwu>^whz(#I~a@83t2_Q!?mD!*LsvUa2k(+=il*kTcz+o+s<>}hX@ zeAq)+xLP*O;IW^^GS`8HTdE$h|7DoRDCOIz7x(HuHp6Qw&O@<}uUh(zJHb4*@G!(V zoOyFro&TA5lO)FbRr2@34E@Z6t8gBQed5h{U$w9rd3i69kK2sU zANL0q=AZxT{IP%UeRKJC_FsiviCHj>-`BTK{3pS?0elx0;Qf4XH{ZX4y&T?SpyyR5 z!=qU^M&<3u9g^$vD6~D69all4%vRZT%ffe6PY!P{#b)9?4J0udVv6%n?8rM3yz#t$ z;XTAVSdDRH@SYsR^YM4vuU`?~&Cn|`n}x)5fy&#F^%3tyze3wn1$f7GMy`Jcd(lr9 z?`P1{>}>F87Je4(J(+xu6n+4UEZ#w5A>MJFk;B_d(G2ijv>fzGjAkJ)#d#?9$x|cV zi}3t^VKwm%R%09)y#F1<^LY2~HJ||RMQdryhL|q;t;*XcUr6xAecr-`a=aJ)TKRK$ z2Yb;^7w>kkv6hqJ(Jb0dxk z5^}u<_1H6)aN6$&63opagJ|1{`40Za2`m%$`9a)|Z_W3h;(Xr> zy@I)MIlWHh?bAmm`F;U>Jqq%DmGbBEt@g6{z889Kb}~GgMfa+_efq8>-`An-qHMlZ zqaWazxJRg-T)u-8+KKnmAc@g9OrKUc`}Fq--nHO6lXwUDHt>Ez<#X}(!S8t%jIXz$ zS7J7ci0Nx8Z=VV8ky;J)jiAd4@cyUrw`DJjH=e66dfUnHXcmoEdHc*63Er=v?ddGu zX#{2Ct4j6c@D5UFC*GK&eT-%iF>O#e`^@x+_u|da_8{>N@)7USAJB&V0D^602bOm5SNt+j+adc`>i?FZed-Ta5o#aki2haA$u$ZK)l> zxS~`Vc2udf=BQG;U3Mz9>-Z^-y+E6Q)Z8-s0DKp7P8LiJ-z|glQ0()Y`#85RnGex6 zC;ZOozIzVQNWx?pq6c60zSF04lo8;fBd#d#?9`Ptr1d(`g-JGFlN2)^Pm2M+aPE_XJz3F0`? zKg>Og*Ku}Tzg^rJ=Msy^bXI=*Lg&)T?u`0&1#Ox0m-T!4wp~?D?BjXF;+-(OdW21F zv@^cFL4Lk>zU-}X_Jwf&L_e_~04$}@&VeA>+Ee+(4%Q5dcL{bplC*O$NMdnV;XD-k z!o0YyS$qxn!g~RLW6fdX+B4wowj97AWCTW2GGTxJE&%S4}l~mvzW3Eg~pQo#}`RH z|BkjBg0&={nEw~E?e8il`NXSTLhOu0-Mzt1f+zNfd@N=$F?%bq(=EXh>w?ACWbh0gZ{hmoXtdMz>nbmHUqRhS zZ#Og%&l-@#WENAlCN!4pi;pFER-^5eoZpNSbMj)gCHw!*kFls54gT&udx!Di@N7W6 z#3q;}>wy>R5=e5PVw{4(OXWJR=% z%HSD17CirjcG||or-lA30M&WBp@Dc}-Lcru$BQYOtUE>xO7Q#~Z3}XKQ!k#)FJ{~4 zK`D-`{{-|e@b}N+xx}DeVl#_@8O}qoqlQO3muw2YDZUB%mT+FBt)+n-N80%j^hvN2 z@m#{W+0XC94CkTPQI98h-U`0(d_u0@!DEN#lC{M)?8icXxZe2D+YK$ia|z~FACqyi z?L%Y9zO-`0a|z~zCBM%4o!%cTN$>wzn7+ry)6T~zYqHeUuW|6b||vf2R7O}8AF{*`l!5pIoY>e zasb*km9~t%PRcL$1&O^K^Y$t*Pko2~Q(3LlZqvgsCvmbh%eRy9#i9D zO4b7}cT4cad=EUNu%8?aVy<)Z|C0WwTYFH~eR>YuU&E!Hp&-H1ETOKU8kBwc$oRZt z$w_ECAhGix&S@*z|L6Evas;SYU-lE@oDLE!jmy<^HDO;pGRY(6(rr$L040*JHVqsqY1Zpq*X}@XS3-uC{VGKAA#lC)3 zlE1!aTcbEW*KY=(owj!l;yBXo4xm4Y-Oz8A@_Mi~i0d@037fA2;r_k(G*IlfiK1Wl zBlC*AbdRlRW^9AhhJF2mB<@4ew(U>EjXAiPvFqZ@$BlJR^9~aC4nZ~TV!rnnn`Y`B z8X8OXjlPLp%=gWGf5Pq^Xs7Mm{NH>8>JAXQVOhfKQS&(-*P!o(8wW6Zhyo7SqgJ z#QSyo=A$LKy0HIa{m{&LnpT3ptjG5oT${|jVvO}8KzDflFi;uavml8{Vt7{lvv1Dv z`kKwE(a^Qm7$Bnp<%N5(w|Bp91! z#x_T7*|#1_;{FJ2FBZq0>Bn&&AwOQ?#74WVAi>zUG0__BzP&;mFD*U6cY(BJ>?~3K zayy~_(GJ!DJ|@%57~=Q!?b{vVcxhP~ZQ=LyLVxlTTgL8}iCwO1<9Hd!@zSya^hhkG z8GQlgq1d-?kK?6fIq<#g`a_)9FfLkf&%icNEF3TY0sY|llkw8BCh8?7!x(TLiha8# z=C6f1KFZ}UOx(1)A&9nD3*tDk-qNS~{zI_I|?u>yvAx-M%1+(Qqu_JQVxx zpt$~P;q|vknlg6w4(z%0AMAu-;`;3&(A~xHnij@zh|1Y_hsX6_%c*D!|34_WipRP2 zUyIy>J0+R>zy5OH&~k#tVp^Ds6B2tZasAhVbwtZn$Vcig`y1wY*A~|ml0U2!S~w4Z zKMWHW-!RlmOvc49EZTc-{kSe@xd?pWcY|{AxqgFveP=taE5z=Zs6SflYL{gGFh~2? zjMIHpVz(l(dp-D0&GZ|^)!D5=J8chFd9iyb>dq9qVVJmh??k=CXj-WIPL;FoElTW; zL|b^ipNlusk8V@>Tz`$1b!Qjr4#do2*e6>aQ8_!hSM0B?yw>!Twv3$zmA}kRroX-i zd5OuiFoyS3&W=7S>94pSZn-{-Yq;!X>^`sZ+56o71KszLTAqQP`$0FCmM>L-UI9H- zT7J1zaa;=e9JCqe_n=ikM?`)9>rd=QlR<)|X<=WOtXl2pnaOy;I;Q1P_J=sFxc)N- z^=yml8tFgdQCB7Wnej3Y^@6EsA%^p!y)nN@`p+V?jV#93+5G_Rv>n$KVz&WxW2CjaoS2>h1GB@;ye^v`LAT0@;ZBO`Ta`k?*e%d1ogX6(>TzyfY274;ZtI&QbG(7Kbx;&OrWQ0&-?;y7vL zI^t`wqW%(-E+DjlVqrbj3awiSe>zTDyQ5xWGK>M|q1dsbV!vtK3vKHc$LIPDzPI3P zcM0M+(r#zawqjRZV*W5k``C=r-B0Cg)!K<&-2b=!#cpPt z9Eo~~(X>+ckt%1a&QI)O-frFNC+xm}cG~uP@J_(n`B)XA5SR!IAhr4H8UED=~ap?bvarB;)jL zv<=PT8?JvDeD7BI+&Go_^lPkJKL1b2e6df-eDg)ge0Och{4fpk=@d|$Yoe0)$$a%- z$$Y&92y^aAe}ycbIemXTK4WeA#Q~+|O}eI!a`6-6eGMeJG_CB5@qXQoo0427UPjv? z*?hTiITrP7dpW9g^`lVtg79nVXs;S1n3`5%Sgmrl`d3N+orJbqi}7{(F&DSe_E?pd z@j4oHqr`6JI#G{$iOsZ9cfHEl>Jt*XbJ6zpPuRs=+)CTiRbK33&!Ba**v(ugno%z? znpWy=RykWeF|qq0+9tJa_x<0YowgULyx46*-BhugxlVkAdWq4rQukLXXUA_B?Y_Sv z+U6G9&Gh5XRbIxg+n0mgK|THtao+)EMUl0A>1LQ=pbPV^VU;y!2?mUS0wRbaLCjg# zu(;;9DrQ{cx?)&!&N;_b*PImtV$MtsOk@V;f8RQlx^FY^J)eAkJAbI0q$)|-oDbGXH<*_--$W%M3-eZ^F)YaCko;$gKGy0aWVfH z8>0%=J=V!3@AeOH_eI&DeB6|uM?3lSdNVE^|5faP`ozYFeG>OJCGVc=*R_g^(5~}} z`)kEy%br=+fMdI>?ms6vo1zNZaFUZt-hI@sD-~CxY2+ls&K0nq zUaB9?L0*8)ouE3gE9Ff5ZwE zcZi;L+R?c0B42EaDp>cs0q*eu?nfwltQ%ac^A*JQafRR_R;YMNaP73Cac3i6Y>X;c z_v`@o^8gpm<||%VIBw;NC?~d$D+Cv@LdENX8?Mh4?Z_7!qYBpD?r}fZ(&JY4LD@(7 zxT*H_aYcH*8{y|W#@7`WgU-bJ7;InG&Ao=q5l(?6_5uC5vKKJL$592wBJOQUKDfb; z)5?+HyGV*cJ1b+$o|$i9XE@(hE(dw>X+$65-lpV(xBWP+{V%zRt9j1>oN zxZfUu`IdI!Ie@VxVqd_$P05EF`f*x`=L;2|qCbTCq75psuVxv@C+4pLT2c7JaaxJJ zxv?pt4Y;={`S75i|6skX?2~UF$7$sOAYzAm1?F!6T19YO)wFXM$ejOIvhHCPwvc@I zdVo6tWx@Hs)Fl7hk!sJ}^M7)u=l9BSs81A$*f(%*Q}WTeLBDwp{#_tNDV#BuJ=<^6 z^Lr)s-NvSke^j0$xZ(Ozc^C4<#;B5Y-{s_zkDmx|??>6C-Qa$Xa$?`^ zUSk7KXCHF_%YnJh`3m*jZIM{+vGc2SV(5>Z~V&nvkP>KMH9VK zc7E;T1W)gC!H@4IbT7UUuNow_McQZ8PA-{wjo(jKCE$B5$Db9BzZl0(B*d8q5?dne zvw2P~nfbckPgku3zBg0;G#aP()0J&bUgkZ$pBDSLURIT%9eubeyj@Df9?-#ztlLs zUsi3ZZ4(^$3imc8pI++wWfkXO`+EU0lB~w5ep&TrD{k!5aXb7$Zd0V^^@oAADhT_& zDxASoodo&|XfH3n#6Ho#+k?cX5!(#+HYK0d`*Be<6n1wR{q0JI@lv%52xTCjn7<8Z zOUrLoGUDw965mGjCGKrXKC|&af8_5DS}E0Eou9dmRAEij*t=M9T$w)>w2j3zD+zHA z0Eul<_W@2W`RrmJA5u)F(DZ?4!81Dfz56mTv%z=2$hq-E|NaJI z*=#2#^9#-jsy+q(#L3$a9Bn*FKjN&;*c4UKSCvjKnKjz?&uY%~&zc@WoK_IAeslbS zgE*_|3y0(SXZ4E6uhYDO8LaoSP73-b-W{m2|34@F(`jt`C+Ev*jv4CEn!#^E-p>}_ zlnuZ$ub1%u>1I8qEcCG{nf0aVpC*UvTkT-b+J&fQEnJTV?FYgdP}2*t?Vw}axfm=)~pI8pZx9=$AZ=iX3jjBgEx#Y`XzI}lY->1fj(>T?>W5Guq+$IC{ z(N45wb$^R57`na6&^8@d>+u|_@>kH8u;&)g6`*rbRtrKbUGoXb{8^t<@_+RK{fp-A^;NoLOs#>vGf56%T( zq0`uola!s;x_ZP;yH0B9uE^fupz5axkk0vCcf)(a>>{4dcW3e0={=W zYLQ<%ot)s={YY?}#Q3WQ=ikQ0h`z(UP02SUKCZ06v(4%+i~DO$Z_A$9_Yg-r75UR3 zy9?rp>p<9#)czefxUa!}v}O>>W`J>jgYN4q{^o^uCTv~Q%dDPmjU-lhb<$K6lgEQNfWS=98*X-9vakb`3s zBM#PmV@pI|;ohd?n~q?8L|j|*=hVDoHBPOMHQDvwu8-ulH52zBkYq&k8SZULzTMBS zk2QCoY!moXqlw<(d{eW(6*K+Su8*9btV4-+9>~N2+Gl4ux#Zic{rXt*82HRHmK4rk z9l!W9jiVLgxTx6&?f)|95fILwtKI=&4XJv_%P+A{wDV?=dETyVzS*HA-~QLH&oyU( z&;I^^>{Fb_%yb7kgMNF7t4Hj&>$8@UGT2`>6l1<|bRlZMJXCiC2tKG^p-^7;2>xF! z7-POR_bI9yROqwxy@fu}n~)y|Iry#)>s|fX$UheK-s^btKhXXMLDII7?mG`U*5tdj zeSA>!A^7%``4;^|+Ap;CJ||by-owLw^&iwDK8|$XdCtit-|ZjtE9{HW?{rG}^=ZeS zha(-HcEJ}l|Ixg>^4_N8yGw$0eGX+0rp75+NHorE*Eel7X8Z*0I@}Ie;?Dw!ZISlf zEGL(IR~PuT4SaWqUx8Ze*Uy}s*lX9ZQNfEw#QOy#Hbyn{-7iiq`F`DC9b14h^Q2!F^+guKZmZF3wg06s^J_r*U2T{Pxk9b-3cfglk%(4IJ1uU_#(ZIfSc<`ZH#)v zmZ%24!o5w&_s{rsq;?JPeF#4i#poN_7la@B{H=B%_{~|1j%RC4Jd2-Noj7{9{Hh`G zvClR(Mm6wVt+Mci1ix#fPwi7UeO$TtFhA67BnpF%zbic@|J zG%Q}nYFD<^nEq+|i;>c$tan3QH*X{Q4)-=C_+1jQ@{h=8oYDrrT2$ztveyn0NT>Wb zVdSVC#`@pQuH6oGiH#9`U%RD+DfTQC@*36d zKT!Es>H!+IbF0Y>R5?yK|ge^3(Eu zUr>wqr*;?k)u2-U6rQYgS~%5Tr%c{qto;=+;#~z28^w2*2Y9>s{#w@yeEUdQ3Mae% z+j+p^*#3(616WLgDQhF|lb`+`^w-N#eoo4-wkCP$1p+Dj8(4)TZKs_FjFc{+orvFR z#kNTME?ED6`Y!0N_kr(J_|>9Pf6fnBKWkYQtp7UyZsc)Yv;2ItM!Z)+vi=D6i$+P< z`}0bEU9Lr3QhRgv_G%og^I8WVN9c3I+NY6!cYx2nPkfwtLkA|&B{*;Y`HTSnMUjM{WTz2 z>%|u}jxYK7`@nw05VbEZhW{JEM;}zWdc^+UkoP9+-+qU&;d7i?oY~fj&!bw(b~w4@ zm%W4j#=}1B# z^mx_#CH!(2Uw{dIC#Y^6$cqh9*XmBK8Q|k71{0qUeof~|_`dQe)a$#K(xt5TUR^hDBi&c;b#lp^Q-b;LE0pi(<>}s( zU+;2qGH>X3#_|vHe#Ke1u~B^YhLcO?JRZbN72wM`|F6rQ|7UTi*EGoD%(Mp|toSu(3!bRg^zt-DYc*VG`9}4*j z%ZK;vQsZZ!^K<>u;1gRT`V#jxC6!ABe#V}*?yIyt;rOZd=LX_uy`R(k6L+;g1c-L6 z$JxBGIjVy%>x1VJm1AX}m8#dj*N|H;-O70g-^0$jnFJ%)@8i8?v5I^+hpb;Z<5#Pp zxC=P`oU`8Kv0~k>djIC^Vz%IKrR(NhR1aU(Z^e%~C6!B*r)MNi#x4`y;z^)OFU+hZZXs?Q0h_j3>5!a~t z-JM)gHNvl74QBx7gsfln@Jc-osGsQM1y?^05PwLgL^<0Dae}ca(mp%H$t6{H`{x1m zSA%b$kvD5*%AeW&zl#U)06|8-;GN`bi|DiZV*|YJeB4=&{dfJ)9Dg3|_{FX?jyRNd z{S$PO=H-?5HYL@Gk2`@6AEf{A;2d8*at_rKD9oCg@+M!M~S^8mcB&{uZo3DZSqa`9ka>ag<#(VXq%4JVuj3cLW^mm6^Mb}AvtYj9zgTyxR-E1e9)NC2dKb_#a+M`nc6khiHKeTta_*KUz zdtkheLBBa0bR6hV&=;ULK{zw1>i|`Oz6E^*dc^7TzyCmct3l#pX}jNCwMotKzFiy2 z!FPw0rR?t@Cl6Rmg6ZGSOKNTj+VwY-&rXk5K4_5{FbBU$^7uEsu4pMK zgq;l~s8?)@>d|(%w<*E1f<)h7yfk1BTmOn_SEGMuZ$o6o44#{xcG_hp`!9~f`vd9` z8zcIz!SCCX+HL(j*svM+zLPprIQ_cCar0mU_SL{*(wMlnDXBfu&x62+&1t_{jq~Qg zhV1^|&4ZLO5VUguNNm%-!@W&O?fZTnYB&gXcG9mJRqLO!cOxri{OZOF`Tac9fb#}p zV?^IIZ0qC_oV~btsNootl}lL)$HxT^Gjwh9JaUbwS_owf&Bt*sfUDjBg{h9qw&P z>aGsP%OxmV$F{4C_msa6w_?U#7avV<$5o6|8n8bzK8|$To#NyY%zI)n)|ZBVgUq`g zDV!4>zqD%#M}~{Wxe)SVOT<{K;X)^u)Xn#CSmPD&`OfKfH5#Ylu!i%Tyx_Vx4BWPe z_F*3i8=0a8`fP?REF|>@_&BWLN|YT$e-h2;&3Osyy)L`b$?5aV2AuadTw?uieo=;a zcZ0+>@!4%oE~&pZ7$>iT?-)}?oQFZg^6`Y=+@0A#xlI` zBCNbdxVI^3+(U4}dK-P5p!YWoZNLw{$A^|XOI+M(zqiAc3I_bzxB}$GwurvNy-i8u z^L}1!90I-{oqSP$ZCuuhnR(Tne=(jljwK#RY>eo;#x4_TR@|7>^s@L}lVi%dwrx70Y@RujgxDIqvMwtEb11U#ixG1oHRca_#69Bw1-Y9ygL_-XZ_tp|DF%RbDYM* zK(B!iA2j0o*lT2u=qpRo7=;Rnen85 zM-FSkxZ(J2u8Cte^|P05*SUx}jja)VICohmpS0Ha=d*LUR()GMf6Wc{czXO6;n~rI zdTA%tRbVpl%6prVww3+!S?B>D_~|QSL6M*5_P5m-KkI!}AjM+hWBoTaM(nG&w<&2m z)9S$h%(5`u+ShcM~ga{9VoU!pKb-Vc)D*xbZ+p)FUi;h= zQC6Pg?`;=}=N(SG13|J%3bsEVPuk}A-w%f#@I{foodwh+Ww(zbf^ikv4gP8PPS%$} zkK?;l*9GA_&Z9oK?*PeI^TsTRPqhCSkoY)ao8sQ4qW9`hCLOYcZZW zoV+-fu!AC z4Y8@{aF44;@8jp*iToK}Y9NbQ@AIHXG_UCLypv1jJr&^J55DXF2mXG>)sxfS=DWR! z|2{};j&$F7%gH4jEBb!bv<>)jzAtvJ*^^RA?;BG6*L+tNapq_&vI*uKe$*-H*fHo= zZ=wA8VmsY;PeCNruRb%i=zP2Xw0@o}h12le&X?hPopF}ZbUNrL5cU@>FM;0k@=NR! z?dKXSzLh=_!~-4o1^s$1`0jN2yMEn-=l*k97OelezttnJ#`D{L-P8y99oiy|-PFrj zmvsCb^eeA72Q5f8;IY z@%8dge4JrJ2PV;F3y(iP3GmlOd2lY^Yx46-*x#Fcd=b3AW~3004bH@4O=D2M*dB2V zH;oMRIL60gO?YNK_vPYsqshk;3&Hc@f%f}kV8~fNuThg3fjf<$F9#!cwP!DCc!*Az&Xm#qri`vg6IFn zQqfr8Q}bw3_W6IfK93(KAhZ)_-t?k(Ox|NhtHX!Cbr!J4k76(3)-~~ zWk=++>%ERY*G|{2FF^iL%`2F}^Z%~RgLdT_7Ciqq9(KQ(%NkOC_U9RbAGYgg^FWh! z;(W!}7U{MN&IP)z3)=Nf@Lk|hwf-&DyybSn0 zwe4i$Mz-r95XwM4F~1+EujkkO3iAbGJpJA4m=mI=pTUE7Nt)jR&GO<)>=W(X3bejP z(6%>k=Fn7+Lwvu2AJ7)v`&;+x?ZHPM=)lI*Mf*1a_4D@Ie%(9<`CA!$>f+aX)#J?o ze>0S=wHWvlz(*bAod8jQ_(MUPczhdoHSdLdv;J#c{Q9q=^#gpY|IM2%2L9{dqYlCP zul=$s@`ieRyZ$#HhWx#Z{nX_!RPzFq9hKwf8y$Z>4%A~DqUVu+ z?hnEb%Wsh+#|=V8t7qHI?$ue&Mdi?2W|d)LY7{ga-XUk~^PpqzL= zfo5u6!T#3Csh$`4^K<9{-*j)Uo-eAvM;*R$^$7kfQ(b0Q@^_S(>aNpz{zpZQ1i ztPb$;459ghMdP=i?>AG2Dp!x-&q3a-0G|U2_&6S*4oq4Xe_T*dCA$XrwJ86#d;HY6 z>dM@o$uGcgHLko3<8uC{vT~MCO%2`Ynhpeza26L(>54ZT#OJ|KdZOcyJ3w|#!sL3CU(9ef~sKf5A9>Jf8Jp2QpJg0*H?YKG``R4h$ z*5wE%r%HG5fqxH!9N&z69fFgz@h(710Ag~dF8!Ls`Rb^A7=hE$UpzF$u7Y1hHlNPRHV!IyeEz_+U1y$DD$0se=Z(_Vly>t9?sumw#LcosUmi{{ee1vh7CH{P?8h4l8bO!}A*X#bjykXPvDPecAGalT&4%`F&pNIw(6! z%2M_{>iA`S&fsY6*srk9Zjrq{ue`TO^^W{L5BO2b-9`TOzwr#I6#gr=8e?a;&*N`s zGZ7zqZ)023!ZGoQ6ydMxeW>5(wS0)OgN=WIs`ckM#vWXk$(eu%Gygr%+n%4{fyVm{ z`Lfp+>>ou0e^u|B{XPSFz!%-ytLL#g@KFaj6OhV?|2616k8k@^EB4hbve)M|YK=U8 zc@*IP2)<7ijo&%~eAJ=N)g$vrHS)gp_?*VLjubt|cnEyALJ!Q_t?Pl7@H*1EIxyrc zf!7H4HmUMMz5Vb@)beBZ_J{qgwV$mfZ(K=uLi=mcHkCLttHnA~y*EB%4XC(V|IV7P zApcWT^Eb$Bj`v&E#1-pcO<%}kzOAT$ynn8mFU?%^_ts58(&iDzZtEtFU6sETjO*KB zzd18Z*}0+P&l%VLxmoK_jYVd`9O~p$d9xqaz(*St`#A`YQscUH8&{9ur^dB}N7_#8 zy^U=V`)I2<3Wl`mvxgtotvGjRskZ&ppWn1%56&`>PiVW=9YG^Jza7`D2O)ogX5}?% z-Peh!K34|)Y8=Xjc5g4ob?cEJ>L6zVQW^87fOhowZd@OS{DTZWb(tFAHwXCpqHNq^ z;A6elIvnZh(c`-HFUX(b@j0%wzt2JbahjLcsMYsJ)pw5oAMs;r@cVYYCLbPY`!56^ zb?|Y9;Gc}Vzj!HzCmR1It+e8l>PtEW)tkNbPj zUv4D+_QmfJVSKl(fLM4IXe?+e(1wM$^fS;eK|M?ABgZ$+{f+OVR*d0RGluDhp}jt?(0<2U223Ww_UHd9xy8pv&;xCf_Iuz# zQ3UGQzkzxt$#X4(j6kXpF5&TsuHtkM3utv4slW#|AetXNw zOMK|wV*;*w3&`*gA8T)`*c@q}&UW%j4fXFawJreP?P6vM?{mk$Fg)*Y;#F!)3JG?l zlUHi0e~+nkHp<^C^0%{qnxyoQm_S#i_t*OUK;thhg(Bj&gTzMhX?uWg-$R7I+t@Dp z`HAzJvm=EY91x_R2S6@(kEjj%XxPpa(U)z#JZ`_luUl<;SjYqYeQaBBGH>2Lm@SEJrfqLS;70(9t z0EPQBU)AsXiS};^65r~v*tV&IQ2lQ5>t@?P==qfCAFx{ckK=bZ2xTCjn7=V-1J7^Q z&9=8~(^_%7AZRmlv=-%I4H`-1DQHSBK9zDOcZHK&#J-%Hx+a@7@CxcI2 z%+>%oYN@RQe8doKn|6;M_UpFYJbrP1lX#HhsSSJZHnBNk-)%e4$*HAo3i|bD@ORGl z8MMinfELQbasB#OjYU4eJT}02FX-0?qI^=ZoePV{+T={Yap; z5rS&zO@e;)ckpdz+sVgcZI>XQWq)^iOS_(mypue?>sMDH|2)mhYt(kRlT%9{5wz=B zC_A=$dv(9M0esZq5?7DlUxd6OtX*2+9Q;i-=om|tqS+F*~b%thx7e5 zy{|`mYdp8C>h-y;7UkyrUt`PJH$m01YxsB!dcY?|c3TT%0mXdUz8d(bOXmC^?@UK+ zUj%j&f%eV^iH%Vkb)C-woz$`yn0D`9h~|}}Y<3{Okn^gxc~(5TuZI1>dra;9P@mWu z(Uh#qmMAoC#>5qIooUkEwkn)Gd2`UL)Mwq?WDs^C<9Pdy#(^ z`W{pJA8a)_@j>t&Q#*WYY}0Lndz;j96a75eJ_h*u++X~}UJ|ZP?f!iR*+;wcIq;kJ znAo1}*uxkbBl@m=GYeNx%Uv4ybvnwT9KY%fqR15a6*zW%Y9Fbw$S9b>^Z(_Z5B$0r z%GWLOYwEq4l%3l@JFR72T_Y~0K8bEA6-hrv*gZ(=E z5VdFCH*h^fnp^C|ep&nA7*~(vW53@%&f9O-$M$oPe~Q7UF6TNqwS2H&Z^v_|_JjWi z?LE!alhdz#+|@n<^@`0A{tqE)zrx9>6;}2AdR__2Hp=PO@=QPr758g@4%U7Ps{$LhkUg=l{bIQ#q!#UTy z5g?pJ&N~PsXJbJnOW-5tl@8EcT{o{$uzagOE)&>~IHf)F{sHHeu)nkY=aqtwwsr*i z0tfZNx5j?`J`T?@z=aH z;NQ6+ZaV&&x2nb@h{ndfP3n)g`}hlbz=opsx0Z+^)MHl=bOHIqd{Swk2TN%$)@Wm6 zL|t)jlUlKt@qd5x6Y5tU$S)-Rnzz0cH}i~pp9!rs&cDwz4{MmQHKH%)ZRO-|xi-}j>+oV=J#=my~eAr&>--W$TG;c>+jj_|c zcOiD_QsVCm65FJ0_Hc4)#hL!Si+Pj5_ebkrpi+Of*`XkonJHRJGoRyBzkg)>$_bTt z9LMr3L9k`bq?lSs`RDHQ_5fe-yBq^}v3dvxF4 z+W*gik3Klx)uZQg%#ZLvU_U2x;$I7rwO(`yp8v1(X@EZ+e5Z7eAI7EgBqq>G==dSs z-z88X{(T^^S;o$tPH(mH7JgiH^ah`awNp5^IsUwHB?~=qp43=m7R)D|oLc#iU|ija z@@sSK3?}Xr{$s8l!B3AX83n|D3naEh^VmkRhErIr{AMt&UPjqDuAM}G_TP^{EPL7G z>GpmRdCvv>c3jOu{#%+?uw~6=hFT>G+7&UxyeGT2SL1vSKI-sM2LFBJy%^v#P@%nZ zK(jP2uhG1poSa(a&;TDX#JvA527W#GsKfWJ9_iQLAn*ME-}dV^$pE1Nwi^lKh13qA3 zUGu3w?zztD_qjN)nzwN*2le2bCbmZ$LmjKz!h-tKWj;RW7zMr?P1zs8hyB_-*o^vp zBHk7t{eOKHFNhDOp$un;Jew<;JO7W)_dBpQ!)7LJJML{#e|p}>C-4K>q}cD_`%LWj z9S4Kp3y@FD-w@QtwmYO)N`K>Q-uPI2<e|TeJ@g-e>BV zi2B6Vh;7-ii<48U?&bG;9j~CQx0HqRSjSk$U%aoh?*q}k{Xi2nFR#3}Nv(RJ-|qn* zz9{nVLf>cV*xOcEeXX?N?zp+i)=C4jpty<~#dmTrBZ$sl>t3TTfXT`eg2q&lK z5j=lFeV(7wsBX`*k$u1gv(FiTue%b)^Ze71 zzYJ&(&}h)sAk5hvoq_z4`pEuHYdHtdipL51#+nN0;#tP@fd51$!_!G}A7M*DS z2Ow$lNRQpOotWxB&X4QPZNWE6%2IZ|;rMgLwLiz{_)=q$SunqJa;pDn!MJ`K<(dEc zV~-8OBjEV=Q9Hut|8v6c0nkzcLOZKLVq4U~KI)&>tNz~vHl*SRK5CeTsMJO z_OsJl`t=XU`__(Ye~yFhOH3xgZgq0%&wmK|)o&>OvbbM`_HtZzmVl2sG`V^NzX5qa zczipqI}^wVE3Z*!nUhn0KF#3wNB%z`k2M$d7bp6Sdz0T5LqGK4js~xX9^a7f{1YhA zRr4Bk{?WmxKY!!>0R4cq7&vR84q$(yXG(5GSTq9~R)V zjACqDxEp-@;G z*Cn24Klb~^=Ml$n=SYXDR&O=-FNOTW;r~}m8GSJUL|cRNf87spX3)91wbR6A#F-3| zvjoAEoe3*cYXs{U@X;p0w~N`T{4QJkxfl4T!vv?Vb_w!we4jjsYE<`aUtQ^m+mQ zdEg_~8Ll4vyC0qZLf+vbqQ}i;xEGtEPRd;7_|=-Xo8RrCJr{yb%jnJg86e92!^!FM zzs_sX&pIcL-f0xRp>5*i?MHd9%6P>Z44auEt&^-xyjN>&?B56L{21ld2IAcdqAu5x z)ujHoe-!kO6rT02;5~qHv;N~6bv|H)fw#ARAFLDWf9GXs|7MI>Pmhl$!AD(!^8I{y$2E-MOXiPT&?wz*~ih2XF%76@FZ$qFVIh2pl4F{y7s2MJuk&~9O8S!;$;eP$uXeS3ehjv!~Sx6A^P=4 zhn@E!>U;t6&w$o}{I!L+S1IIA#%~v*pZ_`pbu21oqrLM$b-H@7-5>C)wbu*!TP65{ z_YYGR*|`#an7=;w=nEfT$b5oWp>t*^1x(=2?~Q!%vGx`2ZBlF7-+zW5=i|)0^Yc*N z_qQbhhAI_wS7~S^m0>Q<*G_aj1Vq4Dl@u^zpPktSm4?lM1yni@<+3s*m z6VpDd&Bi8e1MY27>x?xxw2$jhmtXG#jZ@!uKHr~bNPMfm@7!?Pnu$9YBsS?b!M#mt zornDTGk+3rn=G2>o$}`ZD^}!B`&NPYa~SZ%wunBPKg`Lgb$$)}c?HUpjGGjWU6UZD z_x--z>{EHc!Fp?K(LS5MtH)V)xxk+XfiL*KL2aRVt00BDvy;#I(|#+7;9}i1HbwN= z{C%CATKD9@pIGbXuW!*zKj64H0>rYtoSYsP^QRzhlI1tfX8U1(ZETC?)0V$FIkm2R z&dYv-J^K9MdA_Yl4@u%;J<-@lIC;Uv{(t@y%dMkyvGZc&i)~W(#ZFGGw~X1B5cfvV zL7D!V=igJDd{MiaU8jD|xd3Y=&(h{^1=NiI1cC?4y3& zR_mP@^xqbg<$SN<{25-UZ2vX8PVw*EkQbkd5ASwzYQ5Wo{`(yGg7+AurDPYD>c4k5 z`J(>oLSEX3waM5ded0+cr`GQk^xwz8cbG*B`tK{qXW3&;PWlns=mE6~2DrbW?Cpi)F5r4W z?C&zTUnB2*i)$uxwk!7A#>Qwq>uzvzYJQA*!Uiy>%zX6SFpAKt# z7c7tZ#Kveo#>9f9oSfR=9TO)m1)c? z`umiv-%T0uv923mN9-#LHgGZ{C*F5z!%-y%ki^dEQmU6?csI)5ag}v@MS;~eJ*?Y$Wn8gdoXMkZCc*IM^J=5YpdTY{SrDA_ z8xNTYTCh_1CrKXvYP-UIY!@WrWB+Pwi59R;u5of|<8eVh#$IN@Xoo8Lvmf07V%d34 zPS4K^&PLvuj$isQ_E|ly$9Om$Wh}oHgnjq|tSkR#^9JHD*vurh2kZXE7X3KaO5NzS-B}8ZCI*`AuzH5#S>}S#Zr_;J*ew>LC9U zAeFIQ=+|2vz8^>LA^!!<#%r|TO^?6H&H?_@C=0$9z|~~;m=q&U8;CmixI*&TrjI%) znYq~Cz5u;v@Ttoe0sg}Q{+lR!x_kRm{ryu{kMwuHZ;@wzEGGWXAhB7mX}GsZ4Y2Rg zVa@2me2XOhT(AJ;uUIr6Uv?$PXPL2G3$vX&Ky8*^hBN)y z)gSp{TSQxMZ<87@+s8d!Tq7$o?P=^}KkC{L1ZC;}4wA%;(x3qr3+6 zE$CzLPx9hR>=W(Y1SGzVXdCWrQUkXQ?A{b*!S@MUOYFX|Yk!o}_6@B#uC#kSP`Tyy z@om?3$nURtqb}CHos&}oZwYY6qb&G7KU))V!~WbAtpAz)l6@K}{R(Tfu~CnWF28Q8 zLH7TFIc}asJA5rVrEo?&J&VR?xG(G4%h?ol(FVUySAzxw<7O(#g8v&7`(%1f;ZDim z2IIyqgSsCdj{3x=NVm!1PEHN_mmfD>hk|cCix!NV6OhlcL!F$oBhC!E_P6}OxH%d5 zVq4TjTTXUzYS6nuJN_MIvlNa1+$UoL{2mSU=D*!Ti|CsZGE1@hk9QduX56IBy@;^?|EL>@@MKNSQL) ziS^vr7Im?2`2D)tY#SfHc72Vq%O_1Vs4jl(szyG`%$%ib=D5Op30Fon);*O)scUn!#4xj@KBGXv@Xn`PQ15CZN9bBgZf2Xb=~U` z^l$qM#Ja9!nm+2@SiQ}-*I6j%bt$o1jo$l z#MuTUw$UfNw@Gbo|KFJY+6OqD89PPeaJ`KSwzH!aZJ$|>G_I`~^Hz`LP~QyHdjRMR z&?TVjLAzO|C3vOXV?g3l_7UFOq_)_^t%q^pDCpU)`w6TSzopu9M=MtBXFFZ#_M8F? z@h#gdF8Fm@ZSj|&J)cCGocq9k?%XCWOzI9NXwSo(Eo`&6;P>fji>q9G5f@HHS@8Wy zVqsBy5f={5;0Em(#20bl1k@)s(PzB3No~;@`14ql4Yz1U?>{0BeWJj!W33pj%s(1* zl;xLcO8fI%$DnjrCaaf!ZqMa?XNik0^FNWPVCDwxEu#(SX>uh#D!atFE&cuw>mjBq&dL7 z3w+bNvG-$?6Z1u# zZ7I@TzapPyUpP6*{}g#2TmE3YR3Kk$iwm@+!pW(v&JFrcEy`Zax0BSL3JtE6qG_NBJ_5G*En$D(}HsIbSwe?B9|Mb`be6?A>7SFdmmbT(W z>!NTCeZ08 z=@-s#>_^*yPzLge`LL-6_Me;&%v+^;KInlp+W0o6FL7^^+GgpXAB{p;dA^@@{~d>N zV*7Ii-G6&*jl2yluJ6A+#v@;Bi+ix{@fNnAwmBidos6(Z8gJeDisr)S+lpMGBz;-zu~ zin3_evmj|((cOQqklOBSx1WuBpw1pMto}0Lrsn6TeC>Llq5sc-Ux2+o{*0G5k%{*% zNPMjOP7m43Q&Suj6$a%!mm{FSa7PJd69lafN>{|pk_#CJbCIW^RO|5_ZCf$tF~uN|AR_Xj5@c>4cK zE&r4u+OfoI0f~*`y9OtxhR!no_sQ|P0Q6FhUuzwIJ`NoVoG8{2X3DJ{_;3l19gh++NaT~PF@YWL;n9RRe!ku&#hng zT&aY1VNC=ElVJJvQ4RaV{eNE!T=*cz&!Vw*U`me-1cHD4c}HL;^D!^g;2B#D&Jt_z zT(G(d^cCm>++XD7m)IxTkG0wOH0Iiddz;ko&3qgeoqlO>r{tqd}Z`!ckbxPs*bA((RJ3mE7qJFc!YRn_0E{$Wq zFOYuN3p6hL8FXu_*15QS|KjQq{M7tpoXC2ypEkDXu@U+8T5aFM#1$MjShu4xkE!)% z{`sctM32YyFFFqNH_tzS#l*w=&cI|6?CJV5|ETT#_cO-OBaV(7FtE5sdwVqw)>Ey+ z`K}(l&PL}T|2U7YBS+%j2)b1BiY|VAR@>Y2JMv8joibq1BJuA8A9a|K!M_rD=XiV_ zL9*TlK{pzF>T-{hQ#;t-g(Tm#py>mGCr!StFwTgc1Rr&fGk2+s{=W@$rI*o>BH-nEl{Nm~n{2!6`iO1iZ#l)Wvs?ofnOPiBZBmD1@ z#nBw_&DwO4_;CsNs6(@>NAMew_oK((g2lj(6XeT2LF*EiIXN|=-puFJvkf$7$RhDe zc0rxc0pt_cz=lghhTaAeuDkn_Z zVgE_P$Bo}%g1!tMH_C+$)C2ozW4m5M;&q(78dY9cLEj<%iN`^Y2{!)m=gzUj1e#69 zDS3D{lpr4V=D=hUY~3LGUX2=J@W{viC0Wt;`eF;#ORcA|9@x4bS!Z-ynwHXjAFb;a ze5}>+XpzBRHR^g3FZM@1=cFCd@^&dt`FjT^U+9{JIPI6LzjxVnf9M>?m2pY}}w ziS63AxVK4-nq62~-_Y-8fmY4&`vl95cJ3C}Iv@PR#s1yc9LL!A$49t&)Q)8acL4sE z2Ya~2;CsYEPXrbft@rVvu0DxdD;DApvQeMYv`)Me-A?02oz#v;;pB>md`Ez$LJjX9~7mWkpSyhR559m@Y zBiQ#id9~v=!8n)>zTo$NLJx=qnQ<_~)w7Usu+vDMbHoRMb_ET?|7%?VLO<(;=PM;Q zgD&%RERj#N{~3_@SdTT_+oVPh3&tV#`SCUxtBoI1?frxmU&y>SC^PS2-;Xw6it)RM zaUAUXN1qk6cQwk+%4zRc7XvSBZ|wi$cMTq~WpB(3HTuDzy|Mp~pUIu~j0KtY&hG!S z^B$!1`1uX>n*D!FpZ@0bS351`{oQkClsy>uo2YsI{?W#95 zw#60})K0qw^B&Fx;umxL?#~exfoq+Q`hnZCALjdRmWwddZ)L3`@3gMCw@K~vy`Kl6H+&YhkM*;+ zH)V&+pt`Qyd2mpA9_)!V(fB5g(FQ$bjiS67v!?XZRQ-!u|5?B7KhvN)p7F%rVXmnG zeGU2m^dHbepj%Le{R(~`HI8w{8xI8a*Q)lv*3W1bAgA=kyP!gdb)7(DmyIWfTHIZk%n8JM2; zdSagsA27x2(>?uqt;RI@d9NqVm*WM+_LNX`;?<-JX6?COEP4@KFO zTz?x2((_)=<7_oNSApHxc@I+B-xr`>u`%umpZ2`K$*HmD2mY=?+0KE#iE8_8=P0r{^On|$ccR-{{HT-Kd2%q% z-Hq}Yd0Ke;QuENF*8hQio@4ye^Gy7I|0$rqfbguVbQMq^%t6?f_QbQqp8Y{MABaB! zVSb7qwQBwjSNZ{KuxX1}w|Ni`?0j7?4m-eiaZZ2u#OskeuhU-ZD&qaBF)1Y2zdCuf z^P9mqM4Zy|t^9GAJMaDE>RHG*H1i(T{hnfD+>>K1Sog=R@5f;Y*TK`mcK3Fq+Pg8p z<-9j1v(FemdBjfkI~`zuNl(-(Hpe~TQ{3C6#vOqZJf@|PzXAB(FZOqd<;GR}J0DLx zPP`SIjWNd-?rl=zt}%FsBUaoHeE-h%x3fUB;XLQ}-6hM|>Wn`6_oM>9X=%elebxqv z%`tt9dz;j_dFJ~S(C16WK%c5?J<^j>_^VrSgP)CW#!uK`wB7R(e@l?~K>N7F@7L8X zTbprD|6c<9jvW8%gImGOji)r8>F~rGsWB-a*dv|3YL_GYJOe%8i+ukZ3sUbdmJE0G zNI%feWkP>J%Cb<8y+C5C_HD^zTUb!Lyl0-9(C@o}R?gI82Qbc&O7_PbgtH{@`9wMF z<4VS4<&3k4e-ucb8Hg^2IdQdXU-Kp*`6h$H|KIoVtZhktk4s#FIE`mr!1alG+y~k% ztA{@A*7JVJg(yEti-=AaI&rn@-vT`j17G;wK#m@%e&`li(+{)p�Z$%VP&z<4knf0f+k>dBw?A;tB+|8^1FyPz_JO$8v4a0zl2^Vx*braLiU3{gAaWY?d}u%!J5c_H7hS2QqMn_cS^nmA+9XNT3d>B zu@o^!$#$TPd{s;26aBCeXcb+%_DQdG9g>Gte$yOIZqUlH*?}p6kWLI~=sHmJ#g3oxGZOSzz}b;0wP0Kd@UYz!H_x<4{+R ztPA?RhLn`pdkX3m8>Nj-adK*6gL$uk?RNucvy{9WjVas{oP7SgG$H$|+-T~j#!0#Ge>`D0{yZ_Jj^TGZx zi|*%$2aN4;FZwo!2PSm|{d_jc&Je{@c)|Lw)*KM&S_|9)ZUuaVNvKSRA@W2}ApS%80e(9he!cSA}(zn_2X~kkFX-n# zq3pBVer_#D_w#yJkLZ!@=ajN6=;x)_?;Bg=UhpmMZBo1M>-%}>I^cUJ@ViDY?&qae z8rR%@Hz?iDOR;_$+hh8+)bH2T?l<~=Ub+SNW=rLv-%GRa|7H6*@WOsxx;ii+xOK1lj`DdGTQV@#jo-X=9=Bj3+UC&S+M z(BIyUl>Hl9@rC%?ALr?DR*L<;u{owsONTjmHRY(l--n{Cx0I#uPfyapUjoK4M^cUMa=%8Dn!?N}nF>Q!rSvS+BYS;bW8B-M_BhPXE6@YJ$nD?Og4DcHdb+K~*qxnMC}mmb_scUd%PXYE03XUa^QE3o-?mVOrQ~R``y6IymA}r72D%d`u0YvTtV&GJLu=w z7o%OI-r(G@^g73%KaT;=_7C099z;F2X&GMQ(g&Tq+H>=upWleG;P-Yz%X8Qw z^U6Te&tF8nVq;uNpT6ki)SlM`{rp*!otH*+c3{6&`WogP&QZ@gdA)BheG_?)@%zz- z^IuNzcdY+HYqmG{X<~C+N}tLeo|UM*Ht_wtY%`Qyg~^kNcv$zjCqex_A)YOr1$s7% z7xZ(S`v8+kuuZIwd$re|K|ja2M(K;bpJ!{-2L;sQ7Z7X*u20nC2hf`tDa%2-8$jl~ zLi1MJLg?{A(9h?9Z&s!r+k=RY{j~Ol!~{|a@wq1J@8=KwF8gHmyRs6LH)wXPOPPZQ zerM3{s=@d5V)$V`_~?svUlGr3%F2qoy&En8D#3Ldfjx~%qoHNaCS3!dX;Yqb5M>@UEBPk`$a z^*9)$f4?vE$6(>1-2*_f*XNb@HmQBq3iMbFWvY9-!}Xv{-U-xo>3LAk!%llYCdolP zCW6EVF~?rnE>?|#+Go1ypV%*#oeMinte(Q#%JB#BWQgZx5B>iKbMZf5b2mhNdw>vM zl;Qh{+VDS4ZN8c%_lfrI2b!oM#P*k&Gku&*GC$;Y%{r^9d9f|Ul19>|akd@=&0`~L|N zpX)wVX3j=YuiE#XU>(4GSGJj72gDHJuSO8D`nOJ`r%X1e~lj0>BB&euLC_^LfM0h(H>udk3RA7g!lvN zf0_KQU@#7XbpUG^bYT*mzSp1mN9{i}(Bngt2k-A@EwldUjeSfRed6N`tw(Rp?eAu# zf^`7#LD?@Fo7cEZ)@sq?wm^^XQTAc?{z%QsHM&myC%q2nUR|^f^j;42f3Ml&GK{_6 z{hYiypv12Oy$6HuTq#T8bvXXaI$-hqI#8Hai2ELex#bz)U?0%?oI>2^co5diKD+yR zme?os!`@g|VKWo2ythdmFvzb1@B`YUXdSRd6|DokSFzQYeWzOoj0lT~zcEOB9J7z$ z-X?Xx48IQa=6dn9>py5W@5j*py*IGp23Nnwwd;iacbzwWM2foq;IrErEgep%|A9F$@35tScSAj;mxo5*#VW?skgn9!-3# z^BPOe1f(+RiM6cvrJ7yl3B(PklSyP`4d=Z&_^v{4eqcP<`(e<{8NHeRf+>4gbIKp) zW&fYnIc&GBZ)5F?cBi*G zbWG5m3&3Z62Ybp(a8FzPdj`^;bCLJC*crBGc^PD+YF=a9+oTRX+2fRBf8M)6%S(IE zH`RIVD~`17Tb_WA*b8j6xMIAOuYf$UDJBo@ZBmEM_U&1|EXqnUdehGSAeJp_#c*Xl z#$tH_{=q?e5|1Rd#k8e-4JW4#J0!4kK%gt@+XzIg{*GU8{)D`x1SjRsLC9ZM^9rU3 zU6G>>v)^+{UDg1tkmo;9-1!fC?Q&xIa|S&=%10t^WsNWX9EN+bDK4kXFsH9NtSRv4 zwkX>uqc`oudjRDu+t$g6om(Mq3-E86@#h5Oi*2#iWt@{!e>pSoC)RVPJ8`Cfh&9IX z3(k(n+e&a!{`@QQCum+?C=Gj`}6prt^5d^kmZ_Ybt^G?4f-E~n0?ITUrc3fl8zlugO_ zjeb54#Ilo}ocQ?!_^veWX~QxtdYc|G`ub(O0}+7s(^`B@rY#>XAF z7n|a8$^>!15$gv2ycK2t%;-%!9|E!L)&Ph3H-WAP|K=HgK81X-EiR`nk2*PZ#AAU! zUqYGHo%KBrBGyBWU;KGL@@^8Gls{ia{!^Nl*SP#;C#R11F7W50D7z!ipQ5<)=j-4j zmOp0@f6hc6@j8z>(Vr{(Ki@&u8?eowGnJd)MhJcD{wY*TKI< z#-H`b7u(`;>Qd$8)RFH6{%k{;)txxaAYz5*|IEkpiSoAu$N6(wp-=QfAx`#18OI6R zLi-)pW{0=rKG3i8K=m4eSKiyCj%*LwvkGM&VIP57%7AJzGe7 z_9?@?_%tqu4DM}GNA2U=vk&5n^5%@+;LkqGfKUeViTM%uyTCsr-JX3`LcZ9hb?LLb z6H`ao?>(fRtAo$#&iYmZ5o;O8ulr3O?DzXbg5%l~{_L|RXeG_dEAMSme_hu56Zo(> z&!3{W^=F^;z(=grZ8f-3Ppr9p7q&t>Hv!*j8NF%eHXxR5 z;^f564UxAV__xgXa|H6mHqm9MlT+AcCi;$g?hLZJ6K5w7v9@vig0m&^HWZwcKX*a? z2+hlD+-Dajr>1Tc_;V=A2Icuv6nFld2tH!%?CKGJ9*8`~9a|cI?t^==Degm=eH_1< zdPU&RJyEt(MsM1QwY(3@_H=S$=kCax2>yY=29^EhXpqR?8ee(Qi6sJRpe+GzHC%JmW zpBE$VK*8ty-RA<3*d#K+`+rB@hi}VdVtwa=j?d`L{3}eEIa74}(~y4#`GXBA@va4l zZE+v!@-HpHKk9Fr1^&DRWmb3M+z2Ap6^>u@x)gcS3{L1zoEHF#NigkRmpBIn{`?op zFUa+$-=GrzZV<6<(RIonw)>Nyiv?f%^AX&OO(OG%<5z!sJ@Ds);JY!SH*uZ=vFt%7 zCwAV4yt~OCY*6XXS3zQ%=n}jaaLo9?pYMS07E>p2-UJcrxeU(J$h*(rg#P>*`LAkT z!Tj3EsbkIv{P`mI9?A8m-w+ZX>uVokz2oYU{#l2-Ck4NNKGb(-S&Oy4S~rw;g8Vsq zP{Hr~k^Zd&iBCo6N{6A2`95gR-@x}~#&5K<3B=v6>ve;4~obXM+>8XWvqdMP`kOdz;j;*BYGu*!R4G zeK5`gfmfX9pH@(1ZhQL;EXGM+uDNxh2ggZYuCrpB)*bgYsbf35U;A>6=XnGDWc8=L zSpQiD@`?HVKz+#{Y*dN24oGa&y7aYcALfJO?C*V1Ppq}hR@R4gR%5N^VK^W5T?N$7 z;8?wgGZ3_n<`qoy=nOgPxX1lC0X}??>o>nqCC=s`VukBJ^~9RncO}8s{=_u_pK3oczH?k#=G&gsn`XORx?fe{0ZBv0gdd ziGwv!W9_76bq{kz-z$)}F~~pfaf)O< zMD6%p#CeB9p0Nvkw=?J)sT2NObfVoCfuv1E=Zl<}I$>bYpDqC3VVQQLomf}pSAy0wR`=BLoNj>U%Er0*>uZ z#JLl6J*(AM-rJ;3@V~nk_q`hB7v;96-zXCw>oVJ>@9nl4T-lz_fG!h!Jw6}Dz1So& zk2`*K;?99T9|7Mj8NG>vb+s?cd^{m`B39_D*Xv-TOgmo(iEX0G%K_dOfj{2|pVgf> zh!ZrHk0S&Ju|nSmsTXiUe}0Jk*LB^3`Ju--sb?@gUIyRex&HJURpNgNBG&t^9`R=* z@}3cV?avzAziea;?vFdjJ< zCFg)%06hS@8PpQUFR71gPs{~<#kX-^`a<^1L{uj=`u0q?u3O*1&ZH;qX{(PT#7@Kt zeZMev2JM;jMt+wzL}TLKCUx>^L3_>vUrla%`i(O275IP!y?ny>NI0K23O?I2`2+67 zCM|<|o7BnY`1VYe18>ia-o*Jch-LClfXFg`X^ypTxnR4osB=9HJ zbEiA&;~Y$^KU?*1W&Wz5r43H#&%wxFPxA`qU?-x|{@f0H8)x(;&R7u3wsUe~=hny@0{%hieR47p`C?nF zb&)+Yh1IF+2L9X|d{%ej>;WRy*bL5Sq z=SmQ<&UgHR!+G;WgA=yrHORkI^YR)e*El(K+A%?UPDk14x$T+Srzbank61HYJ<^_7 zrxV5pSjz-)z-coBf8GYZD>Hi2&WAxP^XCd;C)b1<$e-S)Cr=|^Y>N}> z@|e?4oxWe-&;Ovz>P{T4HN<+@@e7V#e+*9O&sV_vwC3eCPF`_x>hy~Pe?Eq?J9GV+ z+NURPfR9-JarKBlKSdtn4%n&vi8#R66l<9v4miCw@aKErdm*DY?feqNviAZU=3~4i zZ;(H|PfoC}HMYeGb*Xl8>hGrp{%l8?)t&XVfQXfO{-1n~JiaeL9P3Z?d&bR-pA(Lg z{}1ba(gEBCZ5yvK?rlKr^5C@#OX5h~O;On2!n|5vsV%Y!>!}UvT1X`c`>HWDHiF~mw zR@7yflT&Bf-`A$z<3RGhfcR|;?unIo{;#$|9^V%rPUz2Fkv~$`&1$K8w$7bTsskk3za48eS0cQ;j{J9s(#$@!S-%bXxY_9-^ z`BOlX$RF%aF%Kxt10eAOuIGVH08I(xm()l0+p|F8+gQ;Tr#Ucn);oT_Qx~Gl`i}Nc zPuhC20LRED*6W&;Qk1$m9D0#0mXb zgZ!DgHo>e3a5f73`2qM|$@OPyf2tb6N35@0J=&lBuudu+ci=%T-Ur}2Ks*D``fA;9 zHogof3gnj5NBXw|BtDI`&Osb-&J{s>wo%87-{9wdCCF!4Tc9NJRWpeD@ImSQalZul z;@gPaPG>!J^L*WKI=Q;&?mqG`NaH)SOzC(&whVES)y5ajd5?2I(M{hPvFA` zx$T+SANN~Du%MSu=y(0FPWRJs2OcEDpZ(SXiA}MV3F3fr@Av-fw>tQi$>>dcHUY8B zKS$8xqu*-C<34zhF7|>8h>BQHEGR09qM}%_tPK?uMHE?abx{|)=>DH)&a`_ITz>!0 zvOAy8$<3WPXP$GOnLF*hdBgk>5bnc!#rLPt!N`}`#24@Lhl}>~_?!$q<2&oabF8ou zpa0|iK457apHJ-hfyKmY5FKs(3okmy<8yzMjcu3D*#0y+9(u%@Z0nKn<{ad4-GMk2 zpJ(7+pT8@cGpv4i(MKMir$X=Wgx`!4=j;*7PPKN@o+lyi_+j`b7%lsZX&f;|y^PQ2 z;Zlgi7DV*Lo!f^~%>NH#yT1f6z7uCEgjk8s|0ArKqLVxva!Q2sYyWp^$1@Kt z^jOCl$O>h{EALGTFWJWZeOQEbOY~gZxOD^^1%=-)p+{dBUh({33Gu&& z=ygg&U;kK*zYmKxqU<%#-VWx_NBwDh=7{~JwHJTBK;8$w9XcFv)9BOpN>}-i z*2&t1mwchWCxZTA-4m_(H*puCK8}CzAAYn=t*IdIX`GF6>|_6DzaSsloH&oB#7p z|3^alTYKr{%->I!jkI$E<&OU08hif1byXr$}mwSHrpIrE$){4h4J19xkf=q>^EAt@Ct7{2MK;&O4u&9 zL#F$7=<&o|0=ZwQi4Tu^xZZf4b`SLQ-~Ds_;MZiIaN@iOp%1bqaQF`+?{?n`J)ZcO z@8JWJ`0|RF;AeQHKaM_*@_ROe_jjO2A6~Te2=C7$?_q`CWWN!V`0qj_<{*uI`CV%l zUb#R&Zx~0@`=RV)UB)=qLWuQ_)fXJh_i4`?9Nou>vkoG$1*#3#S-bGc58Qm6hJAS2 zEr~eAWA*(KY5zbuvDaFA!TlI{%QUVjBJOt(i78OF-eb;QaPFc#dK6kau7zqgI?Cp`z{t2P~Hda+;w-zD?ZC8DI{)hh;Xdx#=S}5)u(!VV}4H0`3>A%1S4HHrK*Jf z4uDiB+)*uqhmL4&@mAi%9|n2E)dl}L(Z)2>IM4YoA#Pa8V<{t^!&%+_f#5o6Yk}?;}a~#gpl-oZ8KS)0~ z!LRjLra{Fo_U_7uvur&Q=jq5l(&4L8;$wc*u?6Y0_0}Cz&G{1j$NoM2bZ4)~W&X7g z+Fk77u{|*FrcYG*JeU|F2NPO{xU(S=YoIv1-r9##-*)@Q^betTxEJ4C+|!roR$uz@ zeB@p1FXkE7hd~+ZazxK{xMzF4I0&pgSan1h`rF-3oiEi>2o~XNwVHZe+~Ka zdAayt_9mF`ul>O7C*V(ze)nd?y&QV<;e`bLv&dWEPw$myYMe_G(N`5j6CRF z8Cl4e*aG$;+?y0mYjE>YMgYC}*4~Yg)Fv+Gy>wte&m}z18C)O8 z{sl)VP0b_r@(zSrv4^-Wl^SwmEen;XDACf(LBen-ora)&1WK_<^=a zw703zEab`iAP9YFFxBA7e6^GGyKs z9I{Lt%=^G%5=?L2pZ-@jF9IK2B>1%+d-zxnWzdJj{GWmOKVzheQy~)nT!_RLWYAVV zLuYX~qt2ZxXZ!(WGOs)T$t%_)s_YM{M)|?~$&kYpUeoA7n%7o5FI@k0NClmCgy0OS z6V_@OA3$X6^eWi`zcSvdA;NK>+U_!o6VABBYuEdrH^SrfI@~kXi>0P&UokoApix=GhFE-C^w{-rJCOv(g_kwn>kU#CsefF$NjrZlSdcue;gf zbtTF!^x}FJ_rzLY^#$jC-Op4%o>kZtN}8XID5-0`#SC3^zb--t%m4x#>SC`Sgk|c z&mazib#jPVd4M*91UVNP6=*#K^-jB$8Q~5Vq@Z7Mk#wE&|8LmQ!|w#WU^DRRphq8y68Ic@cl7ZwArpIN zNV$%m_r0uLc*F4?eksa2Z3g~8=+Os%|4)uF?sw9k3rPP15b+uzJ8OLU(&*tY^YDA2 ztj*^F_Q{b4fHEs z$uVoCE+ftX5MqtC`hv3u@^-U0@{kedAjkxzE0_mayYR*b-RGOY2L~~pt;hN)7o5YO zM;{Kb^+^7{$lJr<>oVeF->+i}I?>kK_s{B*+CgbDF6{9;?Q87y!^QlwbXj8m-|0x? zA7=HX)rofjLWAeQ?Z?Q5(J!~ewT`Hk9B{iyM4U) zJl5&2D1Ta+2=-sCd3e)GcOC*iz)`Z@Z3J#Sc^7*0#houmyQ_Bf{2&bDeIFt*im&fG z{MiHCJeIjT^d9x>lk?c$P)_W3t-au4J<{m~WjDUr{KH)0VqQh;OhG4d`I)r~XFsgR zQI2E3Ld@EWJbwov*59nY;H*L3I}S&&OdQV5>y@rx{%GyO*&ll2HP$bk^!NPReq}s1 z0~zo$=`Ve7pC<_Z2IQ@=_yPj_%x#e`u_;^Jn-tzWSf2+V&dlM^`$!iNXB*sau=NSs z%ukmxl)J?I0FqMrqbH1apOG)}14`JQuwp_)P86uDS?}kaL zUd3x`D(G@A^6@No?g)Xsf8OBLuw{NFue~ACF1+&Ir10i7u3Zr?+92`V7>4|I?FT(_ zAS1HWMP4`thBki5Cw?PDxC}CB>#YNB8LHcr_PauAti5YT%)83YyhF#DF74`h8%jm~}5c=ZJ|HL~SvU?2A4N$~8 z7^3(83ftTN-}0$DUx6RspdFrd1d3|% zA&_wTaXo~-xN`)_zZiM44$wx>C*Kc3Bu4S|UWb2Mv*Ww-M(CZji8zS+7=+kz)-IJW ze+Gn~4>-Q-xc!a3z${I8azXI||EdB<@Uv*9@)w@_?-{~5>1M@*@>p9z{w!8e#o_+hjZuO5V5&L_oj{Pxq zW-d;p27aCjM&jAoYoAnbL{0lfv0U`~&YV9ts9auyOpvNmIOkF?{`Dw(HU0ss>&p5> z0daQT9(v^9XHyNXjQd?~PI;q7}meE0=!>i#``CF-LOxwak^Ki3MKJI3()DEu1a zmuh_a;@T~|eSwExfU_*|lMxy6w&o;V{R1C^R!j`VOE-M$+5;2=S>_Sh_2*q=IM z|E+v5a}TRy{t!qXgRe1&k7q*1Cbs){__w=#b!V(II`cijhDk&f|5@)L5SGcBK#ZB+ z0vRXzWA(pPQ0;m&@+HQA+;w)JLxpp*-8#SXoha+&@p=;OiG^{@CgL0fX>mBpF~)_t zx%1IVlULrG6wYmQ>p|dygCwuoV?!))&VtZ~lT0z&RQZU+9n(4!AG z+j<0l7V@q*eP}cOvSMhneqf3JFhpVwRNuMZ+J$%Zas8?b+xtLWMm`rqh;^^k7o5A1 zH_PGJezgSo4=Y{4Tw?9QyAJgF)&0=B&0mlCE_?m@dFauH#kL;7e++qdTYM>GoNqxS zwxBa@-RDr@T}!-vg){rkk6C-yudu)G%(7P!crPOFd8cpt)hEb*OX&*sht@8WpI%E_0KSGZ_ zd|~Sm{Lhg0uESRcVc@$9KKtwZjmC#BU7T5X_jextm(csrUk9|0-(^SW5o@EXC{=`d zaTc0+t;6r-74!M(g7*pG3zPDxOPW;(@7c%s0sp{}zaH3xANi;UzCc{U^U!5G*#GGK z=*?2%WB!5XTPO>W&D^w!2y$SF;M-^AK|=0FaA1|r)@_3SetfXOuN~7R6p#3 z_Zzz8xcGNsG4XNE4nR8Tdy+k5~toYH%&WJ?H9;8oy=GD6=F}TJ+;&h{PUn zEbnrhwGZ#z!=1-wWul%tbs6J28^V}nO&|rt!+hA~03T15HWm;2YG5)6wzuEE_at{7 z3qQb7+wtCnphkT9aVdnpoUQ7VAIxXJKGO4pC5(3}L}C@L&`7R>)MPD?ZG!cHw=8xOuJ%)&pJ6Z9DF_iTiHo z(TD48J%T?2c~g9RjQqrZ26C&$r!Q`P4DWm1!^e7{%N1?M{Wkb7Lytb(oxq=qycs?| zM*ddhfm5DA{LjXlWx#$$$4@R^wSI^5E4=uzcIYyz?Yz?_{*}-p2QS-tg#V?;o9oAq znTPzZfh^Pb^ktQ`3+G?v;lGNq#ck)CHu#@Ik3Oul^$7k7AA>ybvjXIA(D?M_S8EsE-|XS9N7<@> zkDt{Mdi3FETaV!XfV_1+K1O`vN6H5(D_?MLQh5JE9{#VeU%wgnU7!anj1w+#+{i}$ zg$BQA$WZTiS@}_da)~|Qn40D0>+pdbZ@g`Wp7%a*R!`_6X4LNz@$fEP*7iPLe7w!7 zMtO-c;Wfa$N#O%cZoGvb;KL6 z#aA~!h7a7~jko=vm+jdn#@np%C?`fg<36s8eo8t|wZ3i5L6htbTsHiS|Ak z-aQpu5NS zy(nvzFcsg^aL-sTvigFD`7rA=A1}f8btsoL1g}As?AcjKxL}<3eBt~e>#VkX>j)g* zw?L1+O!NF;f0zn6-}8gTQ*D$g@xKJs;)7m}BiF{s)ma z>-3gUWAQg5LkGtRC;sCQeNK@@P8VAH@S*eE=Qmw-+!;c8TSSVW0y67 zc+C9OkR>s@I@QlG*8-bKeE3dG@H2e4)tw*1AGDFber=!ku2>H!A2!%}g!iwIzdD9r zPyDXiBVXovUW2ag^ZD@MH6H$V(EFRee%%CqC)5ESATA+(ym}X8eHFuRQ24nhleu2` z(zS~<3l|P``0y*p`p#cJZUVm)_0fk;wjLFK*EISN!&jeQbge{wuF~Z-=-S=dg$wWW z@VlUF8-M+{3H&R*(pC2GtR#Ho1owA=U2i}=_v*UYu9$nf zGUh=#j~C({1?d&XvjYzCFb4sXNw5!7zw<}<$V~Tlf$#&Ic;mZ-?IO_QP1j?gM_-z4 zJ;M7~IU__VKQ6z77}las5BL0A;)Cy2<|o5XOFU0&fxWrpEDN z{r@49-=%DL4Z1#L?ZZU}di{S6%BHu8+eKjd|6=ITmj`S;(*N0~%{oJ@g!h+_FEIvP z>FaaWE?l(4>wlQ9yWYHsI2iwH5MnH`_QLm@$XgV*i}k;iD1S-W@EUY|$J&RF4e{Fj zIg~xL8S$@%9yxf^)+2tbL7tg+HEXf{w-MzlwIB59duty)HrMmx9h7i8cYQOU%O@oxQd8gE9DjVN5@;r_~$;eCBa)Quz2XZ#=+0yz32o z2$AqSWcPs}cGT|@@vyed?i|PS$Aj#hQ7*9t*;V-6eJ&q9{)@)LJX?y-k2>&sh}(qj zg3#WGKZ8&geZp~(P4u$?QWWz?jSJbskuR}|&+ha2@QH)mxRBihz0#O{Y+lM9t1+4^ zs(K!?n~}fU=_5urPa3;d^91}MsD9^@YUF)Ch{PUbgWK%AtbMq+hsXO_C@auqjOP#t zWA*2M@_sa=DUKK8{cx1;r|J>x!#%ulZXAXmLH2Nu^kf8j9L_!tdi3QGTaUEELC6~$ z^F!i275NgQ__7eZS$h%J2O>7*A?`iVrR`?51E-?$I4_N!~siVFA{VDX$ z(q+VZ62e%`+M7l6b2(&o9M90L@ZLoELRAm1LH3)vPOP(^y4LI851`EZzQ1^l-u#9+ zQu*?vtw;EN9Qk+0tYlx0IC8MoR?nu=!S9UYcb@&0`j!3YV~B7pTzzc8!l%CXp08EV zyEo>)ZEn@iK0`VEUuErue|$!tyi~!U%r5TSDyKj6a(sJ_aMnKr!utAKd)2>lh9j?+vKurMpIZ3Shr-_z|?6Y`Izr>hQ$0(<5})eSnuIE{$H)rb1s8l!f}v8t}e5FhtD41#XSsDrZV%`!)@6t{mu*fi{$=&mbCgRiKJw$WPm$`!xt$ayjTAQSO$uMQ z&8H_uV-MC7w z?;e1UnB%+}k2R};b1wAg!x6R~$v+f%;|;zpYegRBM$VbSJFa>E-S5T9odQhZHpr## zQ>@?NOO@{LE^;qI*`daN{m_u_YalGU$l6J~INQuUm-=cEEDcM(XF`PIK(*aptX=rh z{d&H`7?k@6q*<2{=N1UDuCe-pb0zX{?r(5Z!xCo>WTw&;Oz*t^rS~)r_5K2x5^q=Q zv1wT1W1XOUxFvyq6Y{UL_)^GvG4G;oCb4}`itsahc{lfdeC~Xd-(>BDSmHeaVcC3Z zC-HI~xr_R;*tO%(bI8}{{ffJ%tX=r>Gu}9~26~t4GUEIdLaZmOzTl`i%fm6_(Cg5Z z&k}eIa$mQ0;mcom*801<;c%QzHl2TTkms$zaH$`HLnZnaQ3EM z^GcD=vMvse^BH(VebgU1YA^GW8}TY35~FInyzbU6{Of0Ke#ztfu*Qq47wm{tYV}pS zN}E|6JHO=Zq_C(gm^)d!@YPOkegQr>h(9mJV>1k?cy@sveduND5&Syj;k;ks)Mbow z1VmyB@@U&+?ZQ`2b>n*;&erqljJ+G*^RNe3WrM7p;0-|jE>^!zl@bqoZD2A9_IUL> ze}u1Y)a^(;tReDt+KhM)h8}&8GXbfL?K%d6&;50~)~f>6I~gK-eevZ`F(LkIlRSK^ z2lD*y1vE9e-G;<@EcEEZ!L}aB=W{y7;x}0QQ;mM*L?( zk60(zdenM6k8?HtUUXFRP)vRDQHx$Zsr7K)6xc}Y0sC;?1=c=%{S0^RpEnm}a=s*S zU4?tbe6H0Oycx(lA%Q2oT=1r%T-FY}26%F|Q<9=}cpLZ)nVhr-=>#f!Sj~F*udx?J@ z@@5!2Z^uG4;y({nkEwTthurG*GtIXbf%+c%yp_;n>}D^>n#k93$h?FfEMsbw@1#t_ zvz~$XH~8I^{9g2QoXw^0A}U+-C*%7VB3z5F-ueHV`Fh{UI95RxC*m*-&vy6>!nSbh z35ov;yj2N2 z?>Wl{*T7^_*tj<-eDh83Ir|Fb{`tRdcNc*?XZhPgkG}k3s=<~1{RH_e?g#sMKKro5 z7|>VTn-nhV42jn#0j9uvW z%a*wF|NKVO@16hWW4>pssNW^xVJ^+zA%!dA*FC-T81EzqS=I<{>_!++St~-y-KM!S{bs5_iV}XiwxYZXtoWJDb z`#NRb5!`yjr{^=+i9H^pO0}m-_GN1N2X91Klan$fGJRIdWrg-Kf<@a_Qo@uRii&hBHnZeWBrrP~@sn`+}vt5^=D8%(DvPcADzM_!mIzJnro+slxcN z_XY<{K|VP(dr06f-`3;%eUzQ2^rT-shkM4lKvF`zv$Xx`Q@3){wU*t?cDkC3HL-0MozLko1Ir1e&@pZX}{}+$%jnKpY z3-Il22WR~sL5Tg9wHIFAK;F}*H#JXc8Z>^8UJ;XL%q--&nhF#r1B#2mBy^dF=m(s&6gw99QeI z{2!r5AHKHr2>yEHtupw!4EO~B@+G!_wzxMbT=A>h?_o;8cjFm*%`Ey)!9e7r54ma8 znBxjQ3U);KkNDDyQH@RZl{(^bE|ypWa#-N43s#nT{Bpj1U)Ra{@}*AH>k{*~gQP5u z<+p%7$~>bmac@$%(#(hS2kVrAK*kHWI?2|Q*xwa&gC2d*iwad4@v#mm*v?pK2-b`B zfQ~Itw%&SR<$RA{%<%;|#$NNwdUuAfEHVEVuYSaIi}$AQm_l8NZ|(s;12gD zh3{wS&ovn9F_4bBh&VV`S6Dk6bzGU>2U2cu^uR!zeIa_DXCJ`5N#Xm0+~+3+XQKT! z#&|UztNvOr3AV%@X3RA%_WK2WG_EOXO$Fs!r?!5rIJNb{7a(`1QYZfn??A3irG9V5 zI-|QKu8jLgh;SMx-;cCF;rq9_|HoBu81$MFyphinAuK!0+6mA9hdlPWrU~QsF&lH@ zVUEw;fx+JG6e;+y~Y%#!Vm87_{2J+;GBft ztalcKWwIs^W9DB5x!CB}Nj~vzhDdBd0b{w@;jJpr=j{q6GmILe9b@BbMu)+Ghk8{7tm`y}!u z#-M<8Kk4Cq;^AV>D!BbO;(Zb2#D3h`OT3RF?=IjD9x=%OzkCIlGYcffpn!eTjNw?P zd^p1O+rm7Q9i!`H9P1#&dNG0XJn|kjIJ)1qraCr#uKrhy8vpY*rh-C@w}l0ebkBZE z{mTCIIYc-O3drH-7A*YmB=5QT6=nMG7IeEB#^kyA3gwJ_owXN!*COwE9k(eWF6V0D zG$^3$kERg(zT-VN-=S=6f;aG7*a7)0`_9@4-Uj4-W%S*1Q`iyt5?fG!Sa5GrxO%kf zM}?U03qFeVqgb4UnSu>`m*~${u-jm8-E&izg?x!EVBNSkDO~OSKf=Ouq4(==;1oi>-{L+;DcqfPID551VZEauEZg1MNxZuvuOIXWPZ;X2`wGV+Ut(0; z6^^xb;m7H2-B*Zt61+s(wg&uv_-&BJu{n`gI!r<#N)_V*@VhajsYsNT?e;?0s>%PLHP_~b;ck8~w z(~!@yqY`*WAn(wjFc{usmIz8GTN*n+<>{x=}Pt@!?i z#S1_AQqL!h>s81+>%Tl8%*Pp@Dtp!1NxUy3e<}4RG&T9{x(4~eaiH36m9-1k9__X3 zM(ACy%ZP*dU16=X`hv3p`7b*h+pg=8zeefu8WgU#cH!E;xc5j3SE1~Uc)MDU{dUEC ztbB0m3c+88{1p~oK)`De=Mjl5D1P15<@-Q}(Vh%0|)&4ptMZ18>ra!vUuUAYrVMlgI;y~Inq5;t*eW$uP$QjzTa$zagcfwx7#lj9fo}2I4EM> zZl4~m8}8w*M%k#}z&!@##Qs0)xA2X1NzpjsHVqkMW^l%feLiAlQqNS;@zyR}H&3sN z==UEXtlO<8q+YBQid64b^-70hy=+Upzg8HnUcJk8z0^A%qW`Yn^dIA)8ICw_7hMFQ z4}Y}v2tL*yMMs&qbQ$ZN3XxdE_6lnke%9ZugNiPN-kHYUt%HiN9#CbMT06m;g8YlD zzC19*!+Z%$Cc$?5^YF8I?tO})D^T7VZ@+fqy&HP;!ORJ)nLNyZOtJX#;1K^oh@RJ! zFZa?wrSR`*9{w!oU9lPXk3o+<+-<7CmH2ZZGc3MzVB%xGgbz&O%d6^l{s{kml81jU z%4cl`{tD>PhsSI^g8vBe<`TcL(XK<$*9sYb-~Zvbu@d;gxtfcL+`JwBeT9yn^VFw& z&UDWvpPxV&>xx92ZzJy!9j6|~xh^gG3?keHMXS}lF$_NsG)@unIp^&c=UEs7HgVTO zi1Dd0#})n+WB*ySOmG$6_qdl>#O8aeAAWwgTL%|?1HDfY{sN~sKt9X9v37$0HS*SL zeLd|EuXr2ef2MR*47fKb{Ct&uZV_KG=J%r2n~twIL$HDG68%ZR?rV)}_Nv6~jC_er z)s1_T!Y>ASxSapJb7ftVoYu2`?7a8^&i{1bB5w;5$~t2 zzZMUG9kFT>@l_(Pz{6pmCC;9Zos_O%?rH79fAn_e48TY1@%Ws_9zN!0<--75kMO$- z@+%#_Ds9Dha1+)KA!KH3J@H>Vw=c#XTyq-~(|7MY;2+cV^U8MGAF_+{U(H0!|AQ_| z?Ej0g|1aLl)8{ipzE6f6s-ovLC_c{e6t2&3^Dg{A+iV8kXG4!Zxc3W$@5#v9$HQm; zA^wGslQlklIoHEK#lt@iWs^1o|1#*&hqG-xf`10`CVTjNrihO-dHBF2zPR)GaQzAo z|6G(Gw;A}?L61IMrs|X*Y!~iX&#?G16%qeth{PQ5*(tuk+J#^4ruShSXTOA0c>VfL z+!O0Mt1od*L*B&>M@{Movv%QEgY~|PdW#_UY(~78hm{X6*m?y2S>!Kp_-a_hID$P1&;0Fqg_^g& z#=U30#eQX6e}{ai5QK}rTeR>iv+tzddyqw&5&t*PBM1Kc&wl+0jPp#Tta*$^k2>Y&^9H+%|yPQ|CMc~DFp5ex4$k)XB~zg z?KkViJgdsmt)1#m+{cz|PyKQBV=9hQC77!bE0f|3_a=q^?5O7j@`=57@s}Q-J&{MO z0;7&A@pB=e#?fvmoLb~dECD$yskL_DKYMAMBIJ(+PGVgn9s`^8_l6Lo+S;r2VhPUi zOR@!5;q8WdiA8L7v-;sbr@8fFNq^||O!!NjVGx$}w|0Wx7kRz$^81i6aUSwet?$Ia+^n#UxB7yEvx1U?G>*^X)yS7vf)a9d zwY3YsIn(2D3ChOCc+?(i9x*SL5W}r6gvSNQJ6dp4t!nM3&YVlpe@lBnI->k%h`*k& zF8qgoA+PsAgv+3WKHq0C!f!tC+7a_~$=M0M$nT>NmbrC=@QbxV$u#KWtE+4~;(Q(N zs077>QXLylg?yXpIOLF2$8Ban{O8uX5c{R$VCW9sfO+m^*j|q7DA-?@>iGM6AUni# z+rMGFk3*zQgA%sI<5o5N*8Cr0_V=X_({_xLXMBwHQL8U;K8(EUbew)adI|Z$Wl+Mt z@{+X+zdgKDPLK5?&6w^-uc4e6ORc^1qYsd`KycObxB~YQOHe`^w_gvxea~x0 z?5RthOZdz9K8CRDZ4Za}Z$e&E`sP$ltz%2pB41((O6bd4YZrd!^N4xW`p){+Lx}aU z)fXPIekyrW{V=3nIk`Dxz zJeK|r_YzA`0vp_$6n^LP_$&0*C;UZxrJUDU_Ny_&m2vZ#{sH>dz7D^C z-#rhdn72!NB={nam;+T=UkAf>RO56#^szL+Pi#_9&iF<_Bqs62&D-G*=KucD&!Zs5 zch)x^Lae3)4%(}f>j}Y;mL$$Z$S9>Nm=mpC_`@-7|5%E3N@@QXkJe)_DT(;|L+HbJ zlZh+y_k;{G__~bv_#6OrGl{MDIlvFEyL0POobi|LY3$v(b?I@)XIbL>zjPAo!)wZ% z_|3^F@%{{v7=^p@wJ%t2|9HEOm%Pq_?5@k`|CJD89cT3=u0J4elEo2T@qF-Xw)iES zeeR0)R_?;J27+hvzxBRU={4}{&&pSc`5NnY_~YwdyPgj{@AC*7iML%=?Kd5Ir`N7;K<_AB#&%r_!o=rhBV>-c zlQ=N1^Ycv9?-KFWL6)|`b3A{6a*0iS_iE`E);!!;tMTemLHBL(eR5T?_x1U)TAPX$ z?QHLFA>?44txx@ZM(Nkcdnak8b-;TWW0RNz>f+v{aN{-l@68z353D;`kK?}#=k9oq zntCq5u8h8YjSf9_;t)&&6Pp{yoBv)ZykZRi-X+18ve~%bsPFN9=A*@_Z4bp6_3krM zse#W!a3(ki&+5QK9n7YF8{9jU8vIczH2~{@-LZ}ubR_Kln%efTd{ytJ%v?VCDTY7N zMyd~#<=Nu!*U$Cey&}dk?8(^%h}R{?UxEA|lJQG-;Cxtya{*v5DJmLk}*hE+M$kYh`b+-Gv*0O%kt4P$N zy8*}3GR&vs0(veHe-B7Q(oUTUs&zqG3(5y86Y*t?HIGuibAJa{wj1>H=k+bW#lzmv zBNuzvderk!wjc8PCH<%uCGvpz6}~X>%6pTd)S;dqV^Fr6jDx@F$Dz<8C;ORda3vo{ zK=x?F3_FsafsPvK9n-0P(TZ~6ASlH%Qg)WLkA9bz>Z0z*_Y??YJ;Iht{Z}DxzeN4I z+i^c#h4?Dgq=M=*@cS*0t05OaUia$RQooYtOChZafLGp|6#Z@w9Ut}1f=n{sPOTa| zNtrq)EV~wZF=f%Z`ZKo9?da z2X_i%y0sVn=OF(o&(6NY3O&YkFGONiV_w;v);`**%>A8f*{c{o%pQsHV2`U}HFFWo z=;va{^f;brZiRf9AkP!#pKd##Y_=|AJfA=q>oTh^d}AIjdoF=z2xt3#3VC1I@XC9W zqF`UIe=kSbi*5OK5rA;|@fC!=d}6A>mH8h*UXT01_U`t3l5{~-2g&ITl-ckqn?v{@HFO1#beZ~!Hap$?MD94!*{?;n!_A&%(#%@^icDoF6 zj&WlPUKxK5{1eVqn|5>W0YqE(_S(BY^j>ABMq<1rxChsW&n3p&6Zsnw@p|put((H6 zjl#ygNzvAaxb}u0Xp6S(?HH8y?p6am_yTc>{uM&PxF4#$`ygMx2S8uD^|5Br*3Y~4 z?pBYo^tgSjy>~@9G4zzEYGM4lLwXv!i6fc@PjKx`zK263=Aaum?bhhE*QYJtE&|Q>{?MZ@<5ZpU zgM5#M>>Bq&@qHxnB}VbpozF)d-thRwdZOFzar+qG$7l?<&XD+zNB-UkJH1>|_?Wl5 zVLgk)YtZdvaT!0OZN}?$JKN!SS{p@#8$?O-lG-`UdOA{MzjdWy34) zO^UWz==pIn$`08KKR8B^lk-e9xUxTBkKXNgKuyPL!sbfd1DpQDbCc}#C-G_mO)&iA6d}(#RHTM0)M*w0{O|uMYW6@bFz+A`G$LwqU}24q=<=r7eG?Jy&)atj2F)dF`(xX z?W!PIXs^-u4uR24BgQlh+1oNte9ZGYM#XJ+Gbdo&-_Cp=6M3J2`psDk@pgldV{H6v zBHj>4K?2V(OuT^*SxX4^Kx-Z0BNbUUQx6<>FNyEd5+SJm-hBl0=!-jF5I)q{5%)v! zJxM!?{0R=2 z6sO$}RKN2_wEa4_uIc^|%6sTC;vEfPtovGh!8-|gqY`*N-^Zd{))Kr1-H)~Q(GFca zz7Is%xY+mty8Q^ymFdT65c+botw-{YMBc=>AByh_kS{R?-RY}auSYwa;qiSY%Jz-h z$M~Lta$=n6;j+J73OOlZXZkSv5%%%jFHknT2HoAf9PO~ttta3YxY>;OuY(>raOVrs z4mTk0%!D7_x~BVllwYg;pilE{9MO)GJU_55>3+^;_^}XriH5&5-VJzMHmw#PFNX@fxZ@x>M_+VNR;PSJf0^d{&s z_B+gJ-O2qTt1s~`L*5PXcun_L{SWI6U@{4|o1dc{|LM*tx-Ulg{PuX)400r=AIl;1 z-;I#3l?|`FHz|s;z43-~_Nw;yHWA2p!+xrK`O#E^EB*TpvNrAq+q=gO$d?$E zuediUiq3Z9O^=Sy!+Ipfn~4MU_vj=T&~u6LcOeI2*Ep^Pp8&bXOW|X$t78txX^$Lh z9;Ictbxe=3(DS~Rw+GfW>Y0=oP>hI&eR7YEF+Ag?>R&zjqr6b5^BUmZq$q8W8&}{5 zxJmNuB2Wtz#*MK+`C{fC*2erYNGIP98FaDUgZ(z44^S9`H*z7Ovd+ ze3W*ZTR-&}3cW7A|L*Zp@$IQ&9BSypmHdx~aKDY`tEFkg*p>+`rh^Lqd!t-957?$X z_O|v>djC|my2JXZ$GMPn#j@~u2=2-Cc&jgXha(T0q9mSbboTF~AQGcmgW}$#D1EZV z!`i9GZzOtTE zA&0lAM;d|s3+DoAK04Lf3;u=3Kdx~S*HPreT-BULeDpWXfp9#<+D91+J^nHOqJ1P0 zZz_Z_Uug9OZyNGWZHs65pNVpbQE}X3rnQeU);j*nG4J#^Ahv!ruA8g+h)r43pIag1 zV4AH@{J9Bv7q;<7lo$ft;($829rK#%|^w z7BQ|xkh|N%b;F<1!@gMC20fm{?|;>GV}8r*r*U^i{)W_6%YSTVzsA;R6PWj$Vh-#< zZeFzYs&*-7oHw=OpYi`al}QRjd2e?6dxCFn;xyFU>gDasyom!Am1-l*J+9bR?+@n69`{0+bv6R$yesYQu8Z*ctvJO(}1w-blo zZ&+U`BvbTydHthTqJNZELr=I0*aylR9B!Apz5cO3a6i#y98c>b|{{sbA+j(=1mZD1QoN`|G-i zcN>JU%b9=_5bqAipW5Q7Rv{kdV;yTyPR_mgKKl%fw=>q?)IGYL_Gl*%-5P3LTD|~w zo1YEbr+E{}lzu`!t5<1}4N?!MX8QWy34)O^WdU zVq}#;UVemp9%DWhf$ID8qeOgxKQ1vpfc-yxKTzD73VL3LvL(2_0eK4Y0OU|ei!D8#+FM7!2B#n6AoQil)+6~?A6C@G{E&DtPwNzyz<_psGz?)$Acf>qCLJ%1R$J#oCBdRCz@(- zW&UxH1LJIBstVXZ@E!h;g2^m;Q#iy5dZ0H+qnN zkjMCEKqTfsaXQu7M}=K6|-^ASj`+mGx9wbg3teT`zky`w~F^xlyv#luG7VoOg!j)~Mo_Sn3E(I2M%l*Q5H$a5r zfNKQYn-t-@z$D%}#0x*mUv204iZQ5WG1b03BhLrJ%n(>}p|;{dg_j->4Y@`ztnS=L*0_&#mE~ zw0TegUvY0zRP>-8Z;Fr)oC=&f=>F$eV7szBLv*0mHle&?BLwfyx3TAEhV-Kg%B3w7 z_qaDHDz3+f#l&{OXWtd?{6DlyG4#<_;h#(Nw+#6k+wq5=9nv4+hBgWl_a;U79uemc z_U}Do=e=zrjGdeG>;--F72vx>f6xbdX0+oE&jaX7e~54r^dx3~YaZcy5}ZG~qb&FT zfuAAJ2S>nniT(_Sl(pkeFYOQJV$Dg=lbEBdc~r8m^QZbJl*Qij|2O=!K%X29xAm## zsOMhD+sXLTJQ1g%&Gr*k@-qn{oT#y?=f2iHDtS`xOF53UqTL_SWf;fQ+L0XWW%UK` z2;>b<;^`5WczAAs$t2iETl=WwA8sEEKfq1f_V6N5?^Ef4-XH3D8p`ngyRdK2bv)$Ze8{1Y)2zMVV?EFl@9R0cv9b3m zdR~EYiCuBq^I~fsl|Jd#M?DuqZ%a0$Cra{R4fOX6uphd@AzJkNd&-i(@tCFy;Hda9s~soeKKqdiGoD zSGM<~5aBrJNvpY?nS<&5zmYcKpigS>m49afX>M2z^a zK!o!^wdo7iJ}P_Ct4HXwYQFduFwy(mGb2+Rj2%5zS>X5{E%@M`*zgLB))zsCioe3+taPj zdagnFGckKhx58yVA;ubOFMNN^dW{`FC-fG?*zsMt z748}9*Kxec?U1)7foBK@US$WA|D ze5+?C?g!huvNOsg#(=)!-lV8|v+LiL>CnU9Bg(j>QB54g%@Yjhxm1MwLdbTs8#_V& z5vlx!Sz6(jqFiDQ$Z2J%HIMKPLXNt_JW{zI>iFi@SM6KbfPB2C-v*Dq zGTxyOiBX*$;@+gFN0Y|e8RJVP)}uGJbDq^s9J&_>|6@@&)wzFqc10zYH%eV$3hN>`@wmQ zd$R7cSq6ds)iWS}hMeKqZ>e7y|Fsa|IH)97?tDHf|H*squR_^DasTZ=%lNK`FvhDq zXW8C}ukvEC!@px{+unDeTsRLZ*`~Kx`>5hvue~wP;Mtc%y!#;JdY09f_Fjm*s}gvA zdq05kJCqHtLFEJ1KB}1Kwf8M3yEfV0egwL`AA=r!@%R7q4}0{=>*Ic?{{1xaCB~qV zzCP{nd!~7OW8GFcD{dd-`$d!!W3jcD__0o?#5um|o&4lx>;$`9SNLzETw)F?$?5CX zKI-`wk8jK~Xb(w@=K~01l{JCnvwhb>7ANq0zE`9CZKcj@P`O%6@iXfAjK}xuD0@1| zccT}9=KC|~(U%WwJ@S0Lhdg}F?Z>U+{R;UKqxkxjwTmjddwgTvRQXEWKF0U=C?|%Q zdsq$Q{|T~I?9@k13BIc^uj-hCN^n}0=HcJ%@%=0G%$g2-SLNfLvC5i2jDT0w4S8QA z@C@IWAFB>VxyJnP`!DOY1osm9r6^*)f1){ias3&xi!`mE}!JzU0rIAl+;Yu^oeNokwXkYpKOyW5Wc8vA#1m3yG!`}_EJq@0rTj8CF^5c{ZuR+zB);_A~ z;PyrEBdFRx$+xM|om;E#44^Om{-6B;d-SS9Vt%N7QPm~Lml%U8`g)0nZ@%xAy!{D+ z_W;_BgY{nxA;zDqz4SM%2dd5$JG_6`?7v>E;=d8)5_3RKt7cgHsOBFY-%p_IU|mMM zIgkq=Zhawm^N@$n|JAsy@nU?>Mfr`Y9$tg0xel*3*W-Hz$}UOr?L~m@&2?DS{Sf*x z$JQhHnD48uj`<;cKZ1OTF{q-ik662?_8hklty+LGyf4sh9K?MRLW~90UgF1kplY7A zYvDKSa7&~TpYN9;5_3>RPM^2-QC;Bi{WHqUXE4ND24SpjeIa-&k+&d@7vuXKl)tPn z1p6HiuioSPdFVaT4&NpM!}o{Kqc6*BJ;L|v$a^y8hw%L!@+HQgioSkl?V`GCJ-$Ci z+0!w5JDjL?{sra4_}JR3_^VUMTPb#Yts>UHTh$qUfFVAp1`pNGL9j-v{WHWLC%h{E zqralPtG9)J!g)}IHm%;;B1HAsuDz={SD4R$(B9SQxChsW&n1il)!E4ZI3BOx-qo4V z*;bh-Y}}g^)em#+4L{Hp$@cab)a_lJFTTJZm*^kX9#y}@{7~&(U4}A=QTd8{lcM^& zTzgkD7QDa4=gXklI9PwBU_j3$+SEX@#ja)i;1T2f350z2g-FZ+Ijwg4^{AoNtE^0>%@H3aDZD6!H=L?{~rMPLrX^P zM*za<$4Cf$+1=J7`IzskE8~7}{KlMYViaH9{yb`U%B_d0$3U+pZf_qj;&Kg1j4>WA z^r7O%S#!0-98{CjE3AFg z`zZIGQuQ+^o5&!M$oKUS#_HA=g7+Zu&W_<(x)t8ND4(io;WenfSN+Z(QSa;AdrI&F zTqOC%e61r;p3o1Bzsi^EZ9U@O4CMdW_XFkNn(rv_Z~oNS|0J%M1J%CmMbCaq{mTB0 zeY@s3s3uo#e;)PT=-yMRUWBqseE(f@EB-n6FvdlmvwXgmLLL;m@q5RcTk-z}%7ybl zwdpI?KI(Ix{#+^zI$uLB^4j}d+>`62R$totBjn+IefBTGbIq;r-beWx%7)jV`h9C3 z^_j2n$P3OTsuw5Q+eRRcu)Wtp=*zpd9%*kiAA5eVnDt`cj=GtGYWn(x`kgmFC1&B&?boB7W;niU>Y(?GZj4zDxnJYux8w(M~UDJQD)=K{+@{@@^xsyw_kJrcV%; z&>q;+1l1cne^}a@3hFR+a}O_W|3s#>E}=z0a*1YK{f| z*Iv61g)X`7{yR)obRhxZ?^u*xQh9(uLit_FhS#9xA!{G?H}8{^ zmpPE>Nxr=Z=nCUr452UX^99Mj4|)1rUt6hptmZl7ON>DceSOZupXt_#HA_%-^CsdT zF6P-9Vl1)t68~$+)AP9Wjs)K;P%beCic_~=k9H~a`2GQUH+X!n#yw+wErGWVc}x6$ zG1PVo#rGPNuTVC;1~u;U`Dm9hZe3op3}w$H`Sv0(d}AF@Ltj>Vevpq3Ao^TiTM6Ho z?@>2XP(xogSi5MK`#rwDMA>Vbh=cY21R=(k)?WDj1$pcIc5>4P8UCL%{Skhq%RPcz(?)&u-E74+Dh?VTZ}S^F`%!wH!0e6spGpAd+Hi}PGC@N9IT(* z0Rwt272zK1f!Z#9J0ed&+_ju&x$MLM6 ztti7Dv1SCWZ$U7YdZ2c^ z>F-U0_Hu6#2>$sfmzaZEv}x@ht$j4$P`B@`#TZ?SFOyPM?WO&(H?F-! z?3yiGT8H>gL4@-_^{L0KeYE>oUVmE+y+akt^875tJ-J?J^#$*BXPCv8u(LnRP z`)SDk74m?`H}>-?*0ok&;o)Op_z=T$elp%4A?uY5ue>)Y8o0#c`!kfSO!Dm_Fnrf- z4L$ne@BhgM)+M$2yk4vT1N=J9c@kqlUvY0zG^kATjd<&JgWhUgRD}EA<6gg?puKQ$ z0k4i60TX&I(XJB&=j|i-?dtly9enG%d@@CU@?a+%D30s0ta&u(SN$F~>&Lv$SW%x# ztiKHM`(*vvHP$Z}v{6{NHz^ui<=*oKF1YadZsW0f&%3T3dgQ0fRD&!1sD^Y(_+eD& z!_E+iO>}oQg{f%pmHNDe_4J0|z5O`4j)y#8o>g4*w)TQQ82Qy=XWlM~@jMdc61!^K zI=5es1{yn5!4#Jq-=L>?@g1p{IJdgJyP(D&s!)s7?g!MOS^m!kOvYnH> z$088kkB1&(Z?W}=AAdmJ;DjGWr4?n|AE3|g^aJLD{ULimc18Z?%m=2P|G!tZ`)Ls2 zI;f+sr`gJ)M!(%pLRm{94l|{&9nOKUEl#rb690L~`-9k-x13__j=5KJuiCcmB5NNt z`t5!<^mfx_#KYWKN6yc)`hs^2@~}@={ZqeH)oA==ywe~u*YnDIlcFZS-7iAfX~}kv zMIh~d6Z9DSHKrO|`J7x2!QTbO{4gr?19PE{RdjDRg{i2?=N)r=-8G4NOg!WP>jA~Z zE!JM}=OZ8QT}QIt#UK^?hWVC|zOpZE7rCg(G19OVH!@j=Vc*y(v5ON`(2}mVu_YWa2iJf`tD8~B_D3{oSI&$mn$A@^l z<1=u!izMRx0%6P_T7MPq^(o}Nk;K!yV|;1A8jok#_0#ctDI^2JdCGlW<5l<{{uO-J z6YB?6FR#2eDH`gxJLl%NlkFa3P_=vgj?e@5h}$LbUcW8!@%MvlFKcBq=tm~Xg=?jY zdy}G}Uc1+)vF=1Y-t$(Ui+a!&&~u6S1(0pUPQU$Ro1N>L`W_I8Jz(3`mss;?=&$Zv z74IUjUr0i`*VjT2GwOGVczq#h2|V5G3aJ(P)Hd!P3YGylheew9Enlf3&8U?oRC zc7f2BTIYt!uR>mK+z*A1`Ci8;zPkB28g`{SSFIlay@I&Cp0+b)5Y=U}ndXBY^hWmWqin3w4jC@}T zVXX45ofMGosSvYnFnB)SSD^d?jYsS&9Nq|@?{iRgd^>#G2sGaqAC)hc+IocVDab!9 z9=GCq7V;%V@pYE9i$?f-&xGEYar+qGb5Kr zZ~Z2dia_&?^?>q4)&$PKhmk)g?uX)=W4^=~)YI4ZJ$#?Ta0KA zZ{5(q`Ri6)#`gXOLazU2^(Ef#k%#vL*uPx7y1|L}Gepk%1^Z`fAC2_pZTNwjmdXyg+qTyS@52FG<8n8Fgu?Ez|y-CqXZ{BYBJ?l=?V;Y|LSoe?% z=($vc`_2$O-#5uyP`26G?;1F-OY8x;Z7_2M#`TfjbJoCl>?8DTCgOF6AZFC>67gyv z`aHnmdCyrx1k=PITNV z-hRlJ7{%9q)-D=#m7BL4`arL9+}_Zw>K~{v`dE8u??&X~eLL0f)OnYqTj66~*D(j= zw86|3;Cs}++~*e!n8zB@Jif={p0PG2@b*U@J}39_4BZNEBFbg1=QU`UXzioXHSY5R z_z^VpOY$uzO=ehAaUTRd`ZC_uBYf|Pyn!)4)OlCK5y+Pqg9iF~gtd!CU+q3WXgCCA zjWK&mx5DL^M2thMz3_bk^8P>K-UG_2BKsbGTIN)(qvJR#qR!~(7=Vs+&H*|HL{Tt} z5pz!1m@#6`ijgslVh$*vsF<^Y2@wpK5E%ytMg8`!Q|aE<_;-Cvep725Zr`eNYM-;K z>Q=b#J@9$Ema49y{(!5=zB6L~#$0VgYaBOdq`sc>4h-X!%}#s zA`hSEPvaTRiHEtz#%Mm{gL{{B>#5=Q)doF^&y)NR^PR3yy0|f>KNBG2K-L6OXMfyZ z134_qA1Ox+e5UgZ=705EA2boz!nyc5(a{0^KehdjaohwsH7gG31C0MJ2;zZWNVLOT zJ?I*1=Z>x7_J087(gw=3@dMsmx9u0TKjvTb4@tzE2AKenHG$+4Z#v|rY&_roGf*xu zDz@>U84=!PQTt}6#VC|igJlr4T3K2UD6$E1^#mt>&~jj^Pjs8%E1ZrLPCGcT^IRF zt(`kYiulj{E6RlfMUHXrlI}P^;=dVsZp{h)a|b{WGwKhCc)1Xjjc54p&8U3ri@BD} z!{2#$UghnMJmBVq^;M|v_x_7~7ea(%#Wu#hOS#2d{X4MngzZKQ#N1MA=MIMA z_U}QtaG-M0#<@M-UU%LQwf~7ITg#TQ{n2i@jJd<>3*KJHtI5W5<1cq#luL{%7aZf> zCEfW-#Q)hS+ct~;WCSt)heDqm?B%M%mAs9HbY%G>O630-h{P71Y^c(ysC?_X3d3(Xf zUOCsz|Mr;4^WTg2PT-Kwq=Ks;IQJ^R{-a=HJMX^y8&$Y%$f+Ez?XxuNgs^|}S z*x%=Z1K@?!ANOdlT)%FRgGAu_=RqF!(Kcp9&T;RO9=2N49>vgmH|u#|k3zHCBX0}T z1x|n;68-51QE5J`3i-hJvmA)7Z{&;~c3^0aJgi&tu>W@LYI&8o$j1&4a00!Mh(8d5 z^LArrkL42Wk&kk_|IY>IdHLR45Bu8k!TKv9jB%hZm-enf-e0ro4}9;0a*0Xhfz!O5 zyuIFOX~+7$hR&jb?-?%kRUYl-Eb z*xvg>gkzOQU-$K}dZ#f_d+&v^nsgk|_&XToY?Hmby~KYQ@^*E0a?q1#@1syIZJ;=& z@{aQMdN^lVrX1v71Fn9yjFWG2wL9c6uP=C~B5$uOywLt}V^(?8z1-XD;qLQQ{gID#Mc%3D zdLsU>LpeD~&Hs5fAn#mjho=R;$>!v&+-PG|^cD9m=@BmnzVrJrwxoT`cRtnw#DHE%{c*n?WJ7Bw zUm$3#bCeT*07PO|0R5yzBYef;4g{zE`cs%-Oj1wO1yH2TQ@{_hH~O{LL^4T zXE*L$(z~7<_O*Cd%Ai0Q&;G zL&|5L`x4?lQ{%i_9#`_QCqy_GU-$Gtde^yOU!6Y^diY#{9dGhQKD49ZmHlgf2-{?& zx0m=wBX1|)Z;V}i-2R86T-rdfjq?xn_IkIyqxQ%Am%nw?{wLs`oR9YUf;R?vBeU^* z`=5exiBYkQ^H1^idbf+C_Q$-EpP$wK@|B228-aC)&zt;nAmm_-uTT6r6M5lW!No61 zhuSZP|{1>bYy<4*Qw_n+l0qnZJ;r~nMlY`m5KJn)>M;${phC6$o&RGu%`vQz1NI*#~!`l zhAiIYt8#AIW89eQOziHgm(|gary=-%gU!?0Sve^Bf%(2bVijGP`>3J!J~-kX>xP2I zQuVlgO#GP;a*>+<3*JTE)7DNt_LCfM^H4s`IHU^5ZJ4k1-U|cog`Asijh?sjanG3D zXTDhlXkx zKX7hP@NOz@r$XL;gh;GLx6qZ*k5dBgg`DTUOw|+dUbrgC$wmAg9QC6<#8xwk3;Y`V zW~8~ApVqg1o_N$-!`muyTp0H0dY@gx|D#&i2)(zglW6Zk&UJ_#_93x8?DY%rxxj2( z+XmF8UZJ-&zoB0^$XBEHIXnD6s!d1Z_qqONeqTRsjO^;8?Jw7Vg{2U11O7rnyA)Qy z@9+BXk6OL>jvSxY)&INaabXR7l+GX=g>!km&!W&j!56shBM#R$7!P?E0zq3L?vThs z3k2&D5^4V7JB{f3n}vA)Z`(w%?Q!pt-uJ_3Tpok6m2DC6c7>4p7N?FY@kT)^(s*H9 z7Vd>|iB)l}gL{|sersDitj#J8Li^c`{A_Wk zcQWK~JM`L{M){i37(CZNCQ) zA^iXQlX3kEBHXG%`X2orz=3;Y)-n~7*V`fEod33Ang5V2lXn8*2lFRFZWjGE_nQ;M zn+g$*m1(<2z3ckG=c0D~0D8yRGS)W(Lac|pzVM3mO5sG06WaB817v&&dVpQY~_b%y! z?#{@r9y&!Bzu;XG>MPm^Laeo&I;a*}<#%4ROt`8oZS;O4X-)$fprTk@n zkuCF$2@B?L1=-T-53qGIz7mMUWMaU*OZwn@Y`ZbOO2`Jk5?=$#i5)i}aq}TtS=@mU z?hxclY*P0S2b>|x$saJ!I)Pcsi3)z$8Q!HKy0KqN+K^L@OXKIDD-dyni7S3+DL zA%BNMh!xfwg0nmFx*U$}u*5kXA~C5V#vprVg6Tt5_+81O@hEFc#%Db?`{bgtQBLfz zt`OWqkhi&mv}sV=sp?wb`kkJ z4{}I~H|AdrVa(&bomqz!U5C5_so&gHUEkE%mHHi*qKPOMj-~Bx^!EDDkL-C6+ZFG{ zG1es!?`{Zvxz6hg9_G@b@d-TlG?M4uy(ph(Y<5Zi?-LM-Q5DhGC%pgqumkNp!{@~tkn3W5`>dxrabJKC zdy2Q0eDt59J89R|)fBDwi(W>)#423A?CtbnpGM@Bit~Ovtkq*SSPqaV~%unN$&N z!+u>KerVKx=c8<9%5T<-`M-!|^IfI5G9P2GXs+nD#C-l2`4XEdB4_{gcKYxy1D}Kc zj57Bb4%9bzCEOD$tS!@W!Ti1h-WgO7#Y8)-g`$A-_r zYY8^+L!v)sU2bt*3HTh$xmsdU#&!c&n9)ZZ75E&y9_vW?&3ZS3uxveVXW}$_fwicQ zj|{gq?`$X~-qsL_O_8&~TX;Kt#6tVI06Yf<*TJuac5)`pju2vP=Jf@~>^mYHQc9db zkgbibU=H$j`p7?79O`WWNzK>6;|RYHdh}sOUytBp9Wr>6fNx4!ZzV)xQ-f(+>FxB9 zC)o86<0^w}7wpaGXFleAQf1g{wRh1AE7HAVZ9!FwWKVl>KgjDrkUdSkyz<^9 zeN?}&enWt;^Kj^qg9BVOxRU>UAq_5mTSk2B%`LYIzmLm%m-JC%!}@(N zcpAK~vk&X{!KWghcE>t1Trm#}J_8(@bv3+fts5RspQb-w03C@{+VE^|uaElJo@20m z@t%BeUDUppSwuC)c@^XWW5X-&UD8LdW$~zYHsr)Co?Qgu z2>HAfLSHU-)!@o}tVaf)8u`Iu)_WU7VpN0a>uugnAALx89v0)h=-@LV`)K+!_1}kb zV&CfR1@|W8U1IIre+f%muFE7=;qpOmr;q-^ejk-QzXKT?@jM;(#JbPx3(h3u-4t*P z%f!Jt2Utvk>E;g1pU13caj5qo0>(FnySw!k>n`NgiJcS?`+=iA@cr zt$a3)<@%VTGP3Jq`@9C3=Iw=D=Fhfeuch#?{uulM^{bospY8hR{$k`yjKbZw-cBDA zKlguz-d%y$V)8?**r(5H=~MowQKAjQEqf_1qc6E>+50#yv4>>UKQ?L z(#OX0&bQEeGuf_zu_*r4PzN}GgoOTATm$=eg5F>gZ{Wiyqn(S_gPw4$@O#?4cS#=` z%|pd&Lhr|5@8+T64PisO)cgNp&fV8Lef%HLeiMi4iMu64VpoIFrp5gnY(^iu*sj0P zkBa{e0XFIjsXy*>A?qaS4-Y8TzXN1TV_N3`X3*jK2|*ThloR z>!;cl{P$IEO-dNz<6IvcFqytk+-&~lKl*t0|I)LcaK8W9mJtv8dK0TVb7m3o4ufF6 z4|suYgEt!G9i|?^9&PI+-Z5c5fFIx{<~!8rkDBQR<|N}wI9Cw9aaK@V7x_V$UX0%Y z#PJcXBT+sLg6C@SO^~pE^$z{+e~@p?`<7$jDw_9?e>a+sj)h)h!N${2&bL#r$t$RL0la zBK+3^-zDop5A%OOjpAVZn3Ic%otpop@6fKR%g$1QI~lqXt1?_h^Z$wEc3g8@VgAS1 zl0=;85Mrg~f9a8=`F z>6aNR4&Rm$AM-!zW>UqpjpqLopAGBS;@41y`QM_7|Eza5gk`DuzZmm>G3Nh4qguPV z+U-M&c%MS-{BOAX$ohik$4LVNuO-+wgLg^9SpXr{Y_BhIVQw$R{BLmruiqm7Q===G z(K_R#;SsNRmJ}!E-{5hA*TvAI4+~QGUn1{4hi}Um=PwY6O%>Dj7jLIenjG=E6lGsJ zd;5?;yd|q6pJhwEoy5BYd5fuE-|7EH2jG>gg?u}|lRMnIq{r-N#|ipt$qvwa#}*OC zVgWBC=B)y~B@V}qCE{$1e2GPI%;DZ8J!V)m9^Z%F^~vYI_1K(Gl=QdQe{$xy5_bd0 zDi+rj5f|t8HYR0kedA>Gm`B3-M9EgHBjq>i#X7>2ZRIMpcvzp5^rt@lqd@mb7UB(s zNNk3)l6r5aPyTCI|Cj6!J$J@JoGu8la=pI9H2`^dpWtu|qrJ$(yv(&~G1|2hd(G0F zAXqDuUKH6cuRj?l<{-q%Bry;3VEW|du>U~(XoF;Xdd6H^F#Zt`a?s`Lk@(w@H^9d) zg~Z<*BHW7Y-ri21e0SJ?lb9k%!L@x1;hDeOc zwB2FePWSc;=T0RzL(i=xi8BU5tb@J2;2em&kr56XmN*wejyAf2d7-z{y>;Q-spK%| z?VaQ`cx;I!{$&vQFviy-_$MF_=j|>|Q;L3t-_bW~rHUi)84K`Jfi|f?8&(uV_RH%} z#*cLcVq+5DulHcO_n+b1tK=G#pAh^v4a;~j@0+q~yq&~*CF`Sp_i)#&hVOfjFB~h= zc6WL^JvJV%uRw2qTSlBmAjG=O>kH1U$h$J&nDNTE9)sLtba~~yOL}ZPUhYI$>iOqA zj>pRr(4!BJxN2~vUk^fV_4raq{O2JOn<}C0^WIL6jmOIjls)L}!+61bU&68(-cInI zLf#Y9ukG?%4C2j%NQ|n4+|BfM`jo$g_r@jjPjvD1oa zKfe2tSX2q-j*{rT|0!+Zy>ZEZQMPV!yokpjmAGF(h%wLmX}(`l+JiiN-hj9U@87tW zSj6VvUSFSbZ+LH9vJiT6QvL#`l>M4z3%#A-e~r8^tbX*~xKttEzVBxYxOYjPx=DDC zTCx;+?so*udnnf;h_65FRzo@MoppSrUmE3KTl|5x5baos{eOwXXzIYdOZwE41Agg- z&|A7}eoOla25>?mF4iBV8H+3D&t@H6IuQ91t76@_cS)Z*H^MDI*=oOni}P`V-Orih zN?fc*O7VWdu;k|4UgTjN&bif;{}1NXQp|UjV}<|UN#WileVY4x2ip_-vZ2|7EE_J!P-L z9_v`vSr)IGvMg-|`x(ySZ5u0&xzgzU!)gBv>!wopS~AZ*2-%JYKp5*TQRU1x>!A>* zdk&Z4{2y3Mf*GCvpZ024w*Vj9C;9b^MbF_m9QoQISiPW@(V|2v19h9w@}wIF6DMea(^itug@ z>z2|xP}URidMWOS6+YJ>VXd#kt8XY3f(4W&1s?4n@r)(xeTkk7K4yq(}pK;E@Z zzdP{yF!CivWw^V~+vzhVM!bFsz1}FUX}BlWB(EgI2J#;^y1c5=H@uxb zYYS8=M zp;^C)w*drYkdT^U zn7A+>0n6f8w+s&EN*jwJXJui(qQ`9+)`4YXf#d$)LX4B(F~$gSOCZGfi*plK`rQP{ z5$z1dg`MYCn)(6${t)sqWLjqB=^?(Tg5UX1@>&ZKEb+P4W9V^bgmq|H74$Yw@x?e> zAuOx%b`pO%@=Bmz)7aJIUdj+}7(_S~E;_uO9`{|CpUaMfp5u-@i_}E*p)q5#HYKlghZ}VVRt@OTFY_f5<-2@2O3Ez83$-B4cJ!hPxBR z1pn%@=SAb=ER;9dGS-K=*QKA zfc)Eyu3$dk?esZ6ME&y?=v|TEF?byJ&qtw0AMW+_2tL-}W!HOrDP){jqubb28EvO~ zJALkMQU9EVvb()~=$|hkpJmg$o!~u=yhovr7n||K>ON^?F+|BWJ`rN0&d{~Y> z8hDpPUcZ76>m{!*IL{;Raff3&XfN`%vU`T{xMHnQj=8ja37)ANMfS_qFo(h=6t&BJCrl_ue`m){WEW?;V7_(hsZ)Y|N%k+`FXD zyT?8sXurPHfqFt>{>rfb$>K%No$`%PCYpvj+`FXDn-!ir<%41WNrG4Fxjc8u`w0g6 zSx9J$^6g;vtl;vwQ@%Asd{@RsKEp>FeSS%J?v!J_QNDi4U&euR2UF(eFj_Kyb4Wkv zS9i&05t&cCJcz_(e8Ig-`uqvu`CVQKJ?A^?D}xX#oNEZq4#?wtO`Mp=YUJC`Ba*A~ zY6pY3W<)&hiL#sokJe+$V*|>GQR(f?^SitUdD{uDiK`v=5{oLQO>_=%!L|{PEhsBX z`OElrfv~J4!eRapNCWiiI}_`~^4*XxF)8CqwEw^0+=xfaquzJchdJ6{?UKU5{=a;P z#ff=55cv{|DkoP5dOLl=eSyactar-Y|5qUEMC-BT@lcc#V}EZiJf4rd9>Fy{j>Emg zqRMGA&g<*(e~fscE-v%1di-hOJ#G0rD0AE~PVBu+tQUKIiE}*ikMMB{GsL+S za<$PF%xJ$q{*LgT7Wm*iF&^qWEn{d&NyNVcLLXB5|MCgQ8}IO~KJg!cNNi$zzpE^x zFI*?Qr!Bt+dJ~+zZCT5KM{`qf9!i{AhHn$kQkh8}$g=Lmw&^$pJjOq>=2aaM5LN^A=M zAGN9o=jHmM7o&cK^ZxQLoqgz66`LTRWlO!^g0}>Di@m<|D?BgES?zIVodtiO1OCfC z$94V4etG@LcrgznW+oGR#bzE%UtAjc6?jnP-zNK&>ml(tuE2VL96&-sKfpQ?>q#HK z@7EPOqDA1kdfzBUY2I$IO2fqmY+pOw9VI0_y-9ld7Oin5Xq6b26(NYsO>F6;pmQ ze-8-lX$ zUE@<~{+ILEgsJ(QV?D+Z_EIZN+cdM%)R!S2!2ZMkyK||ED}g6mE5q59frrbsxBFwZ zANKYYdnf$&%O1{86%!y><3KMY+F_2aIKOi^EO~Z|i$86Y{&pwIg?nk+iQZgawlI88 zu;NANjk0CLyB|WXk3lX?;Q3}ZkKNwhwe0zVY0zAVxS( zkbaLjy5g~J;oDqNe7}owiCGy=-wOCwltp|mf!=ktjC{|9FxGhfr=MRyrYG={d}D83 z@vftRa1H6i{R2ey`o;&`yQHt~2?8)}LkX!OVVl;f(wm3eE^2X7^X#NPrUv5M^$-cDbAe>m@|+?aKEdm)?kZVlnJ zpSR0o(9bHj1>P4{zpA>eGycL9adROOt0JeBJ9vA2%^z$(W4$F1VsGoqGp2sbA(j0S z^(XpqWh=^ajg4T1^KpGmW$4Gi1qWHYdXKkZ74!ppQR7QVs1iUU)6^~WN#c*vK;;-zat^Ssj4JbBR!73=B8*IVf|3KZR~$)9Q_03j4`Y$ zGKT;CkcUqY^OtHyr9Ti){KFu^xfu(UqXYi6tB2=S<%Q@cKie|$c^rgXhxJ6p;EhGz zE(yG3d!LB%!%RJbePV=H5ViMc=#9*3Zy$kg@6(}2Uyk$jNI$^(rSc!KA1G(M=Rzb# zRY_mZ^>+H&D07*c;x*D76qX!uAUxL{86o%7hy}iEf$FTmb{2F=}+A{Ku zd9#wS%3fOvh=+A#<%3B)&p7dBLFBAouxACl>;Go)sP`=7(Ja101Z13kd<3B{VLc)F zuOsh?gdf89eB?`v;_Lhf|D3Syto#^yPbKUFHKsJm1=;e^=F_e6Ud$ z?Am~L!=~YR20y?}R(rb${PWDT8+}0o`$YdtTSk7cknwgyBu4SI+gs@ydc*UqsvUX* zBKyF$8NXE{EJnP}VEkAQR5dxf8uyI~0U`dr5Q$ll)2clq{QpLLpNX=+M|>ZGd-l<= zzL54k26^o%Hr*1C}&%qQQIAQGdhqOX%!V3NM+(unUnQFd-*pXU1^loR7lXO1iT zH`W7Hw^+NbmhAqG{ke@do;37^Zg0RiSe$tm-y!+?+t6$-ImQa_TDyTRYgv}^7i_c^#kA4o1^T3i0>u1 zXRKj;A$UuX_il`r6L9m{vSp)KCNW8CQUCSe(KU8l5|D+966}ZH` zOZt{uY=1xu)muu8h$ke*hxI_!QX5}YdrP!BGySc4N9YLWifvjQ;?lSNF=}t@%d4W# zmsb};cLP&@60ZVze~R%^?Olv=d6&SesxJ2C`qtXe-tYslX0^AAAhb8m`;9M!z8=%w z)tK+Aw~YK?G5N%L!p5ko>1&g>)3;6xjl<`ntItN+=3!h_AAx&fb$NY>uN`?c5e{iae{EVnqiQd~ z^vE^1((>A={*Awrw@2%KQSRYg$n&OZ7nE#F4*a(l~=mJQE)5k8S zrmDHleS(O%7egdgW!ms!Z?FHkA)Y`?c-B>8zN>DH;=2y_^yLDtFVCeLkmt?~+C82O zCgNc(wy~LaC%AV>|Fh2G;n`J(xu@bF`_?KtfDBb8&mqlojvU7A>B&agNyt>1|cW+czeO0ioDxthaa~bRWsE6 z&WO<>{<9F_Ksc5;oW=UKBf|d!S3MtkXWP1o_bP{cppMvUiI}z{!7SvEa``Nj$v*_-Av-^Ja4CO zS9Y8+jt?PIllJ~mM%*tT#Q4zLOZ;CWZ~YK)Fi3_j*laKNMtr!t50Uf=HiKUwtm znqeq+YcS&d3}LKaQ`IK;S+ffA%=x}yhj@-{^W3gk0p)gIi>t!DOZxUJZ2w}ra1Al9 z558>#X5_(-nzf-vUw(Gg;7b2~gqZVh=LhmpZw==*Q^A!Goliv{c_RymboBDc8+-6O) zMgo7J!LNhvUoAd;sq}XGj<+LxwxRueoqNnU2Ki>p^F9Q6^kI8nkKk{Mygw)K2XQ{D zJrca2kGZ+54)aD`52PWoUtWK*-8&$427p)IyQJ?N9K~OWvi`q;|KZSMtTJOsUF2>A zWEB^GeOJ>i;bVZN9ri|frBOFys%DgPBct!UCY+@>PC$HJt;t@OS&-I<|y*>3tK{`_N3me{tAkViN%*Do+(UBkQ_xnSJC;X7{ zhB?v3sEn^;yq*46^uD|n=L|LGoFIVuI9UH#5MrO;?WMmRi@g1bi_gAv*U3k_8P9l# z#Hz?;%{ksq|La@Z-W+R~Gw^JaM4T%i#5&9C3(o1tJ2t|hbHuqCGT!J4=GER#-{pQc zfqLga#w7by@HlGc3DBbtSNM7a|5D_g9`H>m>&4#K#-?g$dz-h@ca06}q?%h%c4@FT zPi4k?AB1JMdON|p33(Hoeof$YGV&!x;qF0ir|_ny_S?+)$CxmY+>HEg?R9dP$oQM+QU#h8(VcCF3eo>&V~IA0=f zc7$WwwN@d2vC-vK;oc=ZX``rJG5^8(D z?u7hi%PTQ=3cTK{BVHR&X8%9>_&FpVN4)L|J^B#dFPL#z+kw2Q5U1xA>m(bSs-GBC#rRSbJI&_e^`f z!*TWqq{5bw#|t6!2nFQe+BxmMMbNO5u z@6C{Lrh19}W)G$BbMFJFcN%1$tnuR*l!hh`|ALT<3w=G(&gUcVpoj++BmU}PGUqfs zk2$6xv*P1>WmcSXRc6Hx3nKfz|5WvOe?j{p;IA$xv*JVfnHAsoEVJTAe}erTeH$fm z8Q1*~X=7#D>VB`G@7p(=r`4ieYR!2I#)*kKYDdP6xw@7yPV)BB{!@^5n~l4^xo%jU z`*CjQ5q}0mIF~;4q_@}iJr&l)wVy%HbsXZo0wLE^yuRSgM4p@1EuQz3cz6d6OeVp8 z-P`N?z76k}YoA2<{i$^^LJuLJ$>|5?XyeN(z8=Yc5&4r7aZ9{&kuNc-TKYQI+v)qe z!~5M@%-6M3682_j8*So#4k5;DZ!htGg}j-xtLHh3TN#TI6-R&S>toEWt?_SALe^LNfZ)!sa#AjS}HFa3Qu z^31utv2!atQ6l~x5Q*7vTDPmW*AHzHjjyrL`>QQuoclu<>u|3xc!wcxi09j_oC4lx zl<#3~1$(r&*AF#Cd}A$8*V+f)@d}WB90j2-`}=x?Z>&e^dSX9N&UjCRNQ|nEzMkmq z^h0+>d>@N4b57uS3;l+;r$UHvthbl=&p_T`9@nh|MTz)0*RPY9RUJ8XXTvzhd^qMC z^AP&DB;s8TVXSAQ@a{&Q+3!oguq(oVcRR}EtY5Hi_xAeXnD4WpXMg|KtqXmP@$>9K z=+T$UeLceWCCEE9jvM8@7^BGNnyJo|ODlQLp>f+bYAU?A_^}espSPW8)|1jh`WI4MyA_A@nJn zBM9zdq7D^R|ZL`ac^a!TrkO0;m2j&_j&qXCc9#`Z36NYZQ!^s#Wm* z>^QX5mXHlH@)_TM;2QRG!T$ID3;m>t&-52kJtR$mdmdnZt=}5@^7+?f`_MP?^LNN* z#!zK~ddGekbW&p1u}z9%qF@K#@HOnBwJOM3F6uucaqI7tq`gvT6% z^rIa@Uus=7HXr-{`T?FN`XM~;ihPMld=33YKh_i0>GfDQ)#oPc!-I~vSP#?_!_7T} zXZ(9Znv-?|oNJ69`}cY~ui~oe_j83A{n+z%A5OiUAPv7EethoFaIm+pNBqG2QQwvH zW1v%E{TMs&g-Lum&J||#VU!J3p#w6CI9zTmumf z%owk~+}rEN$7kdz!0|sD{rPA6;3fYzLm2z1USII;MBY&;Jl6qx&6-^`g4_Sq=P>Fg z!oO>b&l3AY@4tS0ij9}NTn;%doAW(n9{~OAoHzw-; z-{GFI&r9JgMc!MX-3^{=H{yK{k$F_GzxVcf>X}jh`wV*T^u@o6K>8mZ->ROzeCO+t z{)cr&{hXv9?0*ewAzxxt_3*V}Rd1)Kei8a#gM!|?q`iLtgYSlQQ4S2~g@k_Fus-tT zb9I65sQ)!=51qA)iSec3Z{A!_+coq*_yw+hL;QnKA2iRv5z-^Oq=u*TSWc;e6+{x(El5{p-b*-oI0+=+ZB?Z!i)NU!%iq~ zHa5H}+`FWoXb=4#et?rc;`R~P{=Yl)=u5Y&23Pja4oGFv57YlgBVS?^U-$KP`ic9Z z{=XOWYLfPe{(qRo*vs2X{6`{x*OZ;>Q*6tVAft^9uc{&J%k`7nNA12Z%KDi1tJ3kG z0zGnYWXg}zk+)aM57+x>Bhw5b1K{%^QAX`kqSuc4e6srkR*P2`37U%YkwuNP$)8~iM61N~+lY&Y!OANlkHWj0oWg?pFu(;eY_vypw(uP0LR zuzs9tkPGOAME|#d$oKonLt@%9_}K5;*bTRhTX}Q+^b>X;Oy2oyT)<$Eh?fgNOsGF3 z;^8d4(a*Dj=ZR;$1rRw?;Fb3->8HO5`)>FFZnFEEkHGO-0X_PX>#D(({tbX^=K1#f z?#7|Wml(y@dT*zn=?wes#%k!v_X<64J`UF34k1Rhw>SN~u?u-63EWZcv19lijq;(! zhF8@X&AZP`3;W&1dX(AUua2L)S@9nRJ#x^M@&og4V|CIGH|#ULc+Q=P_GBF6A=g7D zK~9Do7S*%7{$xKm7GmdrTzT)3p0Q=b1Lpt6zJ{0U$*v#JceY7t{%<@5dH(#N-dPD2 z{Wu3AZD9I%;~CD4jGl2u)c>(JYuq&I{}{_i7jakK5{%f-GP>HloklU@58tBmP?cOYM4RE_lYR&S@D-7xC^ zH=^v6guS13&G=$}A;yi~UgEzGc~>Xx68--%l;2@&cvX!Ld3*irIZ?acin7aoL;Tq5 zn*MvAuSfjA{=f0Yq#wTjvmKs=*!@4Qymv`IyCCudd!xo%e}f;dK#!cH_WzC88#ns- zx2vhGE%`e@jqjmcI8cr3V{bb*GWxlWXx{q~WhX`b5BvE>#vVRjAaQ?*JipI3c)t6Y z_Wu;+?->kURpX}--pOIUhacc1J8l<&@r2J0?iJ}vy#HtZ9LOtDyyKkS#;6+U z>*5H1ZZzL5LfPxFedvCs|NVq=Vl49ZCjO=j^33P)xbCg3?UZj=i4yReR!6zStQx^- z(@Nf6Kfin6y9xW!#+L%$O`PixE9wuaKkm0dzI;#K;U)NP`isG&jlssfOZxfq1K;oi zTx9d@A~2qS*CyF8kqlKVYH)-xVr&dC$?$RHs8)ev$s z-rEcQb;uh>Uicf3Rozw5^kVt}=5cVtBwUC2TEBdlo#)sN&qDUIbrWwAgfU-d^LU}3 z4@1m;-r>28rh0qf;U(lfOuP23mZA9h z|EjK`o_gZH29el>+t<9ker0O(+`;}4V?Yw|K7=sVm%P5L$eOrktV^9buD~0Dd9}&>zF&-Ii3jgP)_c zLm`M6^@l{fR!F}rJaM!)qlV(UGx!YT|LpURLptG~aBSKb_b%zzud?y7{qY`r$jWH{ zDj)b(P z>#-w{?SXmHw8=Af7uZT{Rw~W^7TplU-WHlwCK;1 zkO}5a4I#%*dV4+7y;ozungThq4;~p8`y=Le(U5h@>O4-__GLkQ~K~{U?%emK4-EM&XI;c4Z*r>INE3U zr4X!@haVl)v%LN!AK35PHc&$tbF|-|wN=E&k0`V67y52t|1EJdKMuVc`fQ^`k@INR zq1z+x)js$b1U>jObTyPqo2Vhc#Jx*;*0|u$(2b$@`EP5VxW5jSy{@U#jGxbv(bQLm z;cEQ(BXEQhGbV@r(Yce+vlfJX($F&KT`pw_y!E`kjE`mDnFl807Y=Bo7$fdo((i0y z@i1P8VqZ4o$G+l^B9P&lN%->@R~`BvpI2Y@8NVpemm-M7Y}yX@F6nnpw&$U2*Aeh% zQD|4^1>;KKhx3Kx^8(Mz&Vi%qcdBhloDU4ey2Emy$nns62cOaJHiUKh&=XL$wv;9C zs=fZQ@eKLUW4yy4_Wa*q5A*i=-J>iX_39x-3I0$)3-j4qqlwl8s{$Nrf-d@S$zovip9j|F|^ZYH% ztU3~FnxnCfX=y_IgEDI8L-6#rh0rr2(tZ_W{Eyw4;7W30fdu3Lt z>wtrd7w71zKQY?zW+HdWF%pJ9?JO}eFyc0#QHJk553jfH4Vah=IVk`^;jz5 zJi)3`4`=7rR@(X*UyXi$cxDrG$9_PJ6Kv$f#lD_%59~u?ea}F+E|BpO!XAmtRn$-=9G2`+r>3 z&@a5Xe*a6`Kd3hg@=Ra#xTgZ_=*PDZaumP+r~Ma@StXqS-KPUj>4&A$AET5m?Rp`AX%9rmV8 z{}nlKleb`PSC7b#vH{>)Gc-Z#pU7x8)-a^sSO+!BT+gd&-ra|#XMYp51I|sFOaCA7k)M4bY>N@T z9>Liid95k?!F{v?&cv;);@D_D#Mh%g92t!p>_vx0pPO$!2fA#V1H8WA9)i5x`@~JQ z%NgEQHIw_Xz8?MIc~QG?&a7HyyZDH*+T|o)UtjaQw2QHZ9^2(2$Qj0lSKhm%Km0ao zm$4{2BrmpXZUy*FaW}?XjqJlNKCI+1s1_e)IdtpAp*)O1A$TlnV#SwDBBo zuRj_Y+P`I0=v^MQ|Btw5%1q}xOYjFrUP~%*@&3L=VpJ`xJG`gYAGbxgd!wvgUpobD@UQ-OdW3rf%6fhUH=6&KjhiQx6Za&D#Hd{{Bk) z+Aon1_gsj?s9IR}x!zuXa(9G__s%Ux{0i<_-cE4c`9a@n2+^mQv(03EWdu4{F?~e;~ZA11?!&{_RVnKApU%WJnrjb-t1$| z^oOrdE-|YX>V735;$J;~^N9cXtUFzgjf?pIhLDr_-d^w*Bk!Y>-JrmKEB2G%gh{oK z;~%`eo_}88zm@aO6SfR^t*hXkF)#M|2CtQK+Wag$>Hp~0t(6cl;Z*_OB|U$##dA3v z2l!o}mRFY94knVg9a^`7KDdA%A@#>S=kdj9zpP3x%CR5d89>X$`1>LV=Fiq?kXJ%A z%k3}p%T~Nsv2AaB#l1`V^M0Wp;HS$GTRM)=4_dL;WZOV5B*u^RM(Y+SyWFTBl%QPN zLb0t|OT4-M{Or&V+PmTBx3+TjgL()!NBtoYuL-hE7M_0&wzi;LVw677;?4Evk61jk zfBT-m`(c^wZzAxa(jT1N8V;I#ebO&Gkzbhh$Lf&(-5?UPYNhUO-d=yNlQRJ^X8T+UIVKyo*5TfUa*0v3 zvX0v#+;<~fJ_Ak_+}s%VF67hhQg0{m-jBR9vT^IE20z;mLHXM9eBrx^HvGOv8^&^5 zcpn#4_&fi}c77Nl9IIBw5awz9RY?>#pL-Wc+<9@_k0YOU_eZ{wZ_IhEmuAOZPc`CV zKW{l!t*m2)x7S}?6X8xn**$`rALG7=eAqcCULo!NnZiIz1b=(cxkau`x;=;hbK7JuK9r`^I7?k~to zuOEQxo*!)rS-ITs$vn!F0?VKHr8RcciBYw&jtXzDzj-6VEkfBg1~)%}TZ??! zh4qBs4nf{_*|=`}wzZ;MVpMIc!!8;b@4~zYw*h6c-7iSsb|Ig3L%hF&i}|~)BpcU_ z-?oELE-|V$)^U)x*9$L=aIwy4YcTN^CU6f&KJ8NTf7`Lh8eY;2%nu!#WmMM| zVSZ?N0C_h;?(z7`?+^B`6CuK}YGVv1dN}>LRlZ{kG8SMr`@sMPWV0(dFk~B z;`YxEoQYeGm8m0qPC*!SBQRU7Mw z_Wj>}7U5z)&~_Se2PJW_cQlrZ(|+N{J-e72p98z+l|D<*wo_k;bQ)8v-5v~XY6;4-ACTej3XQcs&C;Ei$g<%}W-M%{VY3HnX?T>qn{Pg+*al3Kc{s)u` z$BK2}-X;Cr;{msQE$ICOObp`$F4iW-PCGM;i}wQUnN+_9t{cbgcvjmORXgk0!rSZr z^owveM%h}x#4t|aZjF4}rOyA`w@04N#&zSkeIUvuM%B(b+*uOl#s8cf;cknvje*G{ z_-Gur7a*T@viBCJ$#W@$?+fDR7UFf|xV;kP5~DJ8R7Ua6iEsx)Z(Cqu7$-cZQOosg#YiT{hxwfw=E;yKOyA&O0O??cOdVaEWFVE zccWZlG;Q2|x3|~--8^c4%zN#7F0=hj1c~;482aSk4qu=6gY`oDm1%#h4*8!7k(gCG zb*FlJ{om6f{wJf1pMQ(TQGPfNYkvmikA&{;`YfYKMSm%jQ2x`#HiZI@rT}CFX+~pO2CET-qP2Lw~-3NX)98y5D$vy<}{}|CcCxFI`W>|6-JrlP|r! z;4eYm$0@tQz<&qU5|#ti4vul}l3wCIkA~-8*GABL%0>+SJ0R_hd5KfU70;Uv&VyfO z;Yt7J^X6*kY?j>rbRLcT)1!Kp*Pr0KV@LQW94odl?p@M9Y!ceP3+L$VuP?Lx4TEv} zcN9S%ZGiYgA|H9kUy|m-s(_Dnu9GkabxZ>XP2d^NxvrBSOG7ow_$%=_X4XS)yD)}( zM&WbKmCLY-v&lyrMB3c=ihGyz5AJs?7)J?Y<8&OM|8;buoc$uT|L@oZd3h;2%)eDc zLHxb9Wz^U~8Fl7o8FkJVnKjP+IkVFACo?POo$uUO=5?hTF3hN5J7?4-kTVx#)VVm< z+INS{8fW%q*0?C%uPv(z#y=7weL$HQMtWuaV{|Uwu@m&{#|`3jN5@{sXY9LpI~fQ2 zBQKmk_*vVm=J*n=Cp)c(KYOyuvMjqBFY9q8AHS#ViLn5Xs9 z=v>;YKg|9gOX+Am+kw5i!9LT}A^)&nV$SOb`+v`~TSs?Xg>s2enL48V|I+AO+N^oZ z{vS)}825VE6Fcrt#JvR)_WvH&t)n~8uWgK~gLT~I{nksPb7^z-WA^`8O2@d^yBoV( zyq&Z!#&<{9|9f1wj_!CE<#zwy!8)S-|4-4mG|ro_#*_Aq&%-+&M?URR`~ME?|2x9| zUvRMsG2@v1c?LvcRHhEu8`F9HQ*&MY|D3=(OspC6uuYZZor8~Zco}B+D z&ZRrB9x!$by`91BC+f@zl8`$|Y7s4BWe)qb>w883j1-x#orBXVn5zl4|`&l zrEr^(w?m3=;JWeL*^Y9FQJFfzK~c^M(fKsjN}a{TO`a2X_8_0w%_-aw$Scdnb>q1c zYbM0Zq)Z*7ynW6J(fM@eaFjO@H+fFnxwo|&;q8Ry1CZaGjqAp9=fNnK7?r8xU~iwZ zLUcaexi9pF6E}HI+<64@iG6^#6WrsFHzFI?k7ukg5i^rAb)4kwb5@Mbr_I`YU*aau zi91iRcE@=;!95H42V~>=aeOYyB}QfHIM>_ftQeh7V?Urek0x&NoVXKfK4W*5w-emU zk$+q^uA3J-??Ac4s7xJUpPZwj^Xbk@pm#cPljp>plaNpB%Tu@yBJZpeE_Mf|E8+RU zwK&)2{JarA55V_5oj>EbB75$rvgPn6pC6Axgkxo5c+}(MsH>uJd>`~KVcbaZ^J6OV z8T*6YPWXNrd6#F$?Z@$RC>M@ZC+m35+vlk0e7y5Xl-&o+)H!kI%gCqQ)80;S-$dSn z*|>fj<2j9(nUtwxmbcGYDLS9-d=2GK0ylL|-1&jEd(+zq?mXl_osH|qG4?MuMrG>w z%-iRz6rE3Z&Vk-*z)hVKcYcL@V$bt-g1ZQLZ)W5Aag04@r^KjC9gDqv&dSmGbmuqF zn*-d`IdSKY$S3w9Z)b43RzTjoY+N^vyH-ZI#Hd&Y?p?}RIXa(aU+??|xT$mEt~HQP zyA_-nuKjVJgZxF=xNaPGt&ehvQLzr(yOgtXbUxjMbB)fQftxxf?%EhOw99d37PlYr zR`9sF=A5f2oRf569=0)>vk=_7l(WjE;hd@qdr_RDNct0O${_HiD|P@ z;q!iiKR9atJy9+kD7JCeo)P{GoH;$H+24pbL8zR26> ztmeL-hG$0?<{h+;B=UbPgfYkGNsM;_q&MX!@XP=t-pvq+QFW2yn2VBC5G2Z$2=c?u#it1jw30f zS@neWUxIRSve4Tb{O%0$K2OnL4&`u$i1SPl|9cr*+Hzdq8|%+PyXMiJhANySGPP*nfN6T2@cK z2SV)oe^ZC;3MkE4b9RKgE%f;QA1OXB?Jht*vA6gBN;{V#FKeD1g;(bmw;kmYqcU~0 zd;6TVDk9v$(Bu1mr1-qF8~bl#mwNx-jX9?~y#M#{n)PI_JX^R|>Nx{)DMX$vs(ZM{ zUw(g(Z(xISCS_uX_Wx^5h~gfOa(?~*DL$|5-rL%x_W#`nAU}Nmz{l;@v)u=yTsT&y zj%feC_6iX$)&SjR|BoeYv_I=U0{O&F?f<(mpLd7-zu;m$F1I zn|7)Fe>djn?)3Tr@w$Cs_thx3`~Pm%akcS*|KzOG72#fjGPD23&M?NEfPC7e_W#|t zA}{R!eY}1g-;Q#-|L$fTw@0}5N4PhkO!nW2^V;sakx#o@y`79>oFjCH{kO;U$$bcy{~3?pY|87^RMA z|E-UX;(Y>o_Zr;9Ic+!QCWHM{3K#qD?gz4QIgWnmHRmd;4B0KS%8-Nb`xu);Fy9Qt z9@hLm)|F9R%i~WzKR$y9$I8SYdt;*I=$TR6bD;Nxi92yl+l@WAu}kg$yB8t{W{~v$pYd`a6Bq9vY>dj(v8A`qS@--1 zcN6HXP2A);Z4c`p_GaEraCbmnP9N>dflQl05Q$NlItF?BoORvjW6-`me}`;B+~hfJ z57z9)ZU=8CxMj%StPflcWa3sqBt~WGV1JX8vtDNuFW!apnDhVSIc*Ql;Ei3GGsBfU zH$%ete`sG0Wa47|ftZ<;sUuo{tapEe+k|p+{+~Rj?ZNuP*fpCv3$7dH;%7Cxx}bU z9oKmKob^XXxLkvt0o>F%ZO;wJC-xQIPH-n8Z(JX^ZXDl%a*0uyI->Uv>%Sb~a@~6= za8u{BJ(G}6?1?Gd2a$J0AGmHD z|L>XD2d*2(&!OC&|C>6V^Y%F#xbrfOrzasi|4*IM_PmOGVn6Negy%Pq7ta6l%sONs zz7W74C1ih|39;w@JPW|ROF4gR48I%GgLw&OMUv>pTnK%6!>QxS=f)?HaPIH%+&Mwd z=O~wY6wd;1?^4bmj}GSq!?-V<*~dA7uQB?e2l|6~-*E7WtIqnf0Qqlt-kr55G5#eG ziCOhfcZs*p`Qtm`oS^4FDElO<9)C_SEQ4}#BA>aJO2Ef3g}eo6JA8oL@;~hVBksH7 ztSXYW@7n0=;<~o0u30e$6a^H;2o5NS2ofeR!{i*9JRs_*=z^f4B8s|ZQPf2-VgwZ9 z8WBZZb70MB&GCDlu1@F9urGhe`}OZvbMC3oPgV6fU48n7`5(w72Z}kyxodjMqeK2P zS@+zY4C2lF3(gTU`VWnGTY&#fS3H;hOx9G1Q8C9jcTI2E66K$D=e0HG-$byNHKjj0 zgOCH@hem&P0I4qihz|0fxfe)c7G2jT)`45D3i;364SHL2=_llWf5?#&=!Hi7{-E&u zZpYt#pq==~fFuWsImWqbdaEH({yFdeYDJ8942UuJcj`D25A`&2w{$-b5I;L{P2V9k zEECsS<}cVM#2D~Cg753TG2SYW8+0n*I)K&koB<%XTHw|G3Tc{bsU-R3qh@2@%;Ti4|0i7 zWpa$?d3(KeV;KKz)RN5O);#_uf_VI|hCXv}q3=)pxg5OHyZ9qY%>M$A#H=!@yTIG) ztyf0*zYeksyYv(CzYucfk^cJDsqs5WuKj8%xekF)wh zE-@<8hwM!gTyH-r!rdEscK<)VkF&7&E-@<8$Ebk2!)6igFzCttdt!e! zYaIB*9^viex|#r9*nbbWypK7)`Jh3@MwveHy}jO{HNwq;-Y|1nCH7~tO28-f1aBv} zSeImtNWZR-XLlcApAs>%Dbq)tx7RzYig3#zm(Twv_GhzDD~(;1w-ekB@Wbc-L%i-j znhLqZs7xPIy}jOXV1$eHL6&^}Ke0cXbt?G8?(lYki@Kjx)lIzaKAH)+#HdUkGrhgu z@zMyF^J%Neb7FrqYc}}A{+qWG+_~U|&;Q$a?H5cqzBhs-MrHbl_TPK$8{u*ex1aw{ z+();7PwcsAxOajVKK~zZc^`FR4thz}#{a+SL)Ja;PjalX7{fi@f8FccC~nrR3z%_q!nSr39wyF0y|BXgx+(^b8>$+3pLo-y^|I%)*o42p7Rl}yN^--ZH&tF zA+?d6=$*HWa8duW-Xv~ve>RIXnAmCcKb!N>JKf~j-pARf|5*~FVjnnnP47H8!sWA| zssG9S*=*Ks+Bqv8d*OT&@VnH1tjcXY%trmsk{A{Hz`1LBmyH5$HtK(tt^e_Lm5po8 z*rnC~Y}EhkF7+R{wjO5pgIr=%rjLFOHl=r|i*Ql@vswSs_D8c10-xAv^*{S?@VeB0 z;PO7|O!Zj#tIQ#cC!2jA0vZlVB+mQt`@X=unLQX}*B>SZj)OG4%d=73^o#3{wEfxa zqrqqFY5V`#$AQ;n{eigceVjcSa>=nWeMI~JyY`K6nG5d!r|r*Xj|ZRFY5V`#x!{HU ze|sMT*WSn31&~XO%JdPv|G(=65pFj0xc{HFKbu_&KC#pG|Ff&X3;X{8*WSn3^^n{B zchg7o{{ODuM7R~uj6=|2^Qk`}ict?fd_xkLdmX-Le91 z&Of2Y_y42)+4y&0v*p>_fScbP{?L93ZfwTbF$H7C3?A8U=otGkO0KuEQA-gso8lfo zcC-%I{ZICNQVl+zPfs>_iQm1=j_UuK@yzakS>I(}hQ4N7JYvgUI2n5PLo6Qs!ullp zq{RL}dIWnV;=WjX<6q;)r`^QuRM`K`27??Ko3NpycmI3%f1=sXL(b1nB+wMd+_p@@pRle-{{C^o9}7u;P~UCL%H;Sp=T1uR zaY^|6YW8o?yDE`?dST*9;J@tcllU3<|7iURGLCcq%av-x{~RPakQ{&H?e(4$EI#s| zgF1+7-?Ri?SXZnG&tCKv4|xS9n_&NFUh|LMbGpT&Umt;z`{IcRnEQku-}!#P$NxwB z!d~~@3Uc(D)6?`#WyPH0+%>)D$Kn6g=ioUw`+4Ns+e@yg9OLF};LPpy?tbrD?8c5x z%XiN9=vQJkInCM1+v~l?MfqkOep_S-yzse#?($8%M80zv^Y*469u>}A(|es3@(n+b zi^TPwh#)=RIlH-Tn2#>`h98g<`(Tj7sF+inyQcSgKgxFv$HV745l15a1Dv_dcl`e% zu-%wBBuY5(M}Q<|m4lq-u)aytdylmHp1i(K1lcuM0*~u0+sypZ4W3Up@$g&>Og6zT zx5l`>_de0$Q4ec@oUZ@>FGPTZC;S-e`;mNqp18glxB0wL&S>;|BnbO7IroEZ0{tC? z{i2*rL3p2RB=&gmdFkK3F|Ia{++(IC@D_UgHR1Vm8@z`MCXEF9 zA#bnuDTwAX>>uP@+fBal4qD+b{iFt2}P zzph>~e%6M!41i*;aPFG!vq`wWCg6EE=e30YVZa&pmJ%cMLc@4Z*aozIY-hfiAv(n0 z1te#RV>%%`uj@W%MB|--{@vaZ@p^-hYxEx)@%n@Ql*CJncOS@iF(!iD$D8Xuw}0@0V=z8~Q;wk;EWnCpAO5#URV;_DIKPVe{EDBp)bZ<~aDGT%cX zC&nS(Uat3H;PHKOe|4hxxPKf<{S!bEvzmaMPT)F5n%-|#l{T3Et3zACm7{ z@Fhm^wbt9|{kM%HSi|~4@U8%lzx(gUw}0@Hc$a`qG2ICEB@y1TDBn|{SKEEQ zO$09A*FcZHM9=@`x<|dA(46qY%x9d-CSC^F7oaym&trbWy_CDL_ha3?VEi|NB*$t3 zb0vG?#MFIvjmCREWNiumLmrv`MIgpFKXRAXJ3a?6;fmPKe1b)ki2ndca;_$DOc#55 z-S?7cykCc`(aMPT2#C49!|Tgyiolzdykb!G9TiiBV0UuP=K$-LH3)@0F18^8~>@nQvYz z#8~O=CH{B7dpfqm-eEkSeGIw8tR^t0tG&JMcU8!D?naQ^Vr9(te?W}&9j`BVKY_>Z z{d+&%k1axv`TiF4v9aNi=dS5~&qn!P4cW`x=i5Z!^8Fk1=*xdxH#pKibN?j#F!;F} zKqfJ&3Gfx?uIc{$LcVj?gC5^c=q?WQkNeSJKrb|0-?>;1O!z6bb3YmhHN>C0HRKYr zVoq~6_vX6)4N<;_L+^DfBi>FpN37^SG~x{et(U}$>qqVZkZ)~F3^vYP)BWB5rK4Y) zgEr_s-~LA<>Br$9_yP)zd^1NS{NQ}H!N_H)4TfQ_bpWoD0k}2?U~M|!j#TQP*go|1 z`@UjaLqL*a$<+`Kp$`}sjrSnv@%s#Zyxos)LZ9)C05Qfv-rijAxyOSyFt&3)QVBic zXMrT=Di>p#JI34V1Kj_O!!?uJ4%*1dh*tn&u8;Tnf>#0Fpd?;myo({152*-tvA5R; zydLf^_<`JXKi>XFBI!pBh`xmP6(k>6m*nzu0zO{{NxV(qON=U)zBUE?0|!O<#`_1k z$0zI)^I7g>$ca(!?Ir%H;8nzS?#C{m$9$gwl9(l@o!(v_cvp0PT?f74R>nBb1~JyD zUSIGo1dpE^^l=^>{3PCN&>6-?uw~Dl41M5xQNBB&*VKK!O$2s6%bf>3`f_&U2mLz> z#P10PKP28O!S6J>Dwn=q>FxA@W1@UxO_4h_VISgP|JQ?vahbQ5_^}?y<>&o8F1|Du z)sNiUA-C^S3^B4BV4#Kz}bQ=hJ zDhE9u*{`dYyx!gbNsd)6bM=M?(+3?NjrXgN-I(w{Io|I>&KO_y_LBb(z~lS(K5qFb z2%|;(FF}%XmCG^x#M|qGmZ$z|&M=?lZ3@|SOfnkB`v(wn{eiH|-(EQX8T4uzo*QuB zVd+myHiIpX0_I#F^dE~yzdixI(fxQ!1n>oZaF4+F@`LF^{?I?HOLE^&`oZV3ybZzs zAj$WMqw>dDe;M_HRaAxW+=7hML2?qKLjs5=>{GSv3hX;K2zavO2OiuH*@#gyA zr=olxiGJP<`Oez|c8C@Iheo{pKpUpv#rfVF@*RzdVDIhC^}#=de8UgKzJ`3e2Ykle zA4FgF@cqa*>kGj<3A_PmcrM?ac-F%@ zlXFTQo^|qYFXVj;dL8@_w|C%of5CV=Kod>R5_^Y7(TAvLytAQq$Qs7mZ7?wJr-GP^ zGT)DkH`XP2gOho{`jF4M<})J`F|XvKM&*B)QU&K>j*ac3uA-NUdw)Ni zE%reQUXnRF((V2wdws#X3H)hkc59-iBQ$tKw0 z`CK2mQ8eCjA)mg6@pc;=9B*E?^yQk!5Av@BotyN-+~0SBFEOe-`g)hQ(}&ha`MwRZ z^ON?8d_Mp=F;IVf>xJ{BpqmnQVS|D3KLL`MRUUJ?+*|8I-;45%>oD)^DBsWHoUtzT z`jYQgz`HFCFU~if+kwd@*mwrAO&_*dl<(z`-?fH(yA1~B6>~!#eTml_B{4!Tv|i|MA5d~%K5TFh|3HxBTyab%?(fa@ z;a^ANJs$mk7{+_z;m}2{(SK;f8w%p*?!tOBJeU)25a>W-BG`kxxjtf-Fy8P3xmd$^ zyA2MG_izw>Io$VS#vAomP24N#2k)C1jE$OzoKDR5_WFpQqkNwZ*&b28YjDn3CwP6qYX*;>`wRI# z$oomWdQgeQBX+&F*GKk_@|_Ra=r!cqZ7?w3yie#$jqgYDT?t-R(hrmGlfjo5)kOMw zvbWPmo)hJJ3S|5~L3eQw_Y4p*rg(dae>!-Hefhp&gMsm5ZDM0q6PeRl-d+#t5#@Us zWaFcJ<5}0l8rBzrw+Q?x2|vRI1MzMKoo6rv`{oF*f0XZ8&^vhz`F0x&jGJ>2eVOO` zk$j`xPdp>(2j??9>#98F>0uCT`93Az$N4{-&+Z47p^p)@m>ts^rZj( zx@Fw-pD`}>_LBcc!AtDR_YE5y%>T0>$+?=yF@4h8>%o7D#`|-~PLIZW70#LKN4>t_ zy$RmpgrDx$GtGX^#8)AI*4PO4tKMD@J~SHdC!u%$8phjga4_z7LG)#n??=Yl)TX2# z=KlH!x)P(BNMAqlc6#vTQNFQ1Kk?C|eInmqLQag;-d^JW8oW1SyMEyV49GWbZG{}L zsfo<#_ugI~wRy;Q{`Qb93;E7pALoqqYp-wc@;3%=bsAo@KFiZDPiUREEVv z9`iQ^0Rt2ouaECRA9X(t5*d8tIQ#7mnuhYDp z9&%Td?@q`HllDFi_CFIuj81Pa@t*@;Vqd;r;`u)RBFH6XmCu}>@9p)_eWHBd4OwoK z?<;W5SkLkLf_FW5oe4j~2N;;|t3ekT8yUU*Kd~?0FY$bz z|03iPv&v^qpY!(m=mVmBe*;7xTdG4A%x+EI!=ODXn4dWf{FL3|O-Z5Uh9KF)W+Zh`^5 z(0YMKjKsctzr^!>L0`xvX2qNq?BmV#upv>ti-7-4l<$GiWvqL8eaZJ=@U}_#nRvc0 zI1KW>#)e0QbJz5+=8$jrfn2O1-_i4Z!BFVYmw~Pu9GUL{pxu&wn0)7fFEOeD`fA^d zft4QiQk3suknNeYPvpAM9_#4r9p9xuc z(mpZX=Rr=4GrhgUKL@;15_XCGg@V6BE-|YD=JaB3ua6xU<@*81ilTg9hjYd{$LkB; zKfpUP4KG@c7u*2(-;E8A3g@orV^5FreKBNbts&ph{zAbb=+T$!TsJuK{=&MX;JlJB^s%d>eBS}toTPms-%B7T#vR^X;(rLdeN$i}L*wWamctegWr<^&zh>cprmzM;cz7@70k1)7bE+3RZi2Jz{2*??)k9yoP*7 z&-VqNLyx|^;QNt$quv)RN&3O(pCaCqShLWs5OZr`Z_xIs4Ti^`w~xB|U0-rO`4%KO zRt3z}w;n-{_$(UluONFU>3?Fpe}SAae&y{={tHv!eH`2MPwX!g{tIrHjx(JQ42w+8>KG`wiM3pa<(AB_=@3g@or<1Pr}4L^{J z?#EjqfG@a@Fjk7bfI=gm>ylrRe(?S(+!Z7-8eehlnm+E^kncjql1kdg`8L-HFrXJ2 zZTf(=PS_>(7YYx8Tw+$tX<@&VYkFjDlVd?A^sjx;gP-{`Toym?t9bjdpQ03ntY#tekDfn z^#pIHNB$b+`yA-?SwkEgPdu9!G6%<}LL+|!s5k9Kj42o~G{<}xi{p%SfsIuaBA12O z%(6`%@7CcO{8K?T&E|Tl!8x&VQ=t(j8)WtoEDm!_oO+Pm|2LTRDcAJzU)%VohyDM; z6OK+MIJhhx5T_YLAJX>!3oF6P4soW~*zZ)3#3r^=DKJfs%1X(~l>JTyRR()=Et8MB zZDf;Ep^@JPYR(wbw;*Ha@$M6D#G3(<7$tWzQm*L}UPx_XPMFvGKyELG{apwm)|si$ z$VZJXY;!pF!X?fPAc;j4^4f^%@CiRz9A5wb0UaZ09XEVrf$Pb9gNps5h8pY(Q=yTM z=l#Odt+tbNq8{vl-)KZlD8_qr#REXthbbNl8tRnR;gNCQ1(KYK@6qQ0#^k5usfhmH z4m#gOYx73_QY(|s1g1(fGy4Aq=xJwfXMFNen~m&^RA}V? z3-q$lALG($?#s`>ml!2?pLsJq_Resh6fw8%vzF`+&-VuFW3Ml9eE|Ny98PqfpzhmP zG20gKu{J#KPLI3B7so?# z5PUxOTG+S3<_OShu&+$13wo{5EC?8HG03iqig3-~+%-M^^5}Y+2ARxG5)bOViM7C~ z=e95IM!ZlMA_UZNbN2BZMJjk|BUQae-ay_*{PHd^Y0#0146^imK zu5*d;;aT0rq>5;JiW8#U*$;7d%(*e-Cwl+M~R%IAFOU6|%K z+u5pw(<2T5$Ih_OiRq+DlRmXdEj_5vUEuIRkvb(4s5CFI18 z?<@Lq8|WH`+gEV$yVqFzn0r&MXUspPp#Q`5Pthv)CApQ@R*7pS?%$%ge}>+|{}MOq zeGy|{>Fp)o&x3ax;~qR_^w6*lD*6z7yFMx6HTs^n)A(I3nE_CDiZ_I8nw2q+UxJ7g z))Rt*bwttg9!D-pb4eSrGpR5PkU4F>xgS zGte6j-^zertiYGpj4jSx)A*eszYfB5h(4UXy#aB(6>kAPuDLK>I&&O>Tf8ykKhQ2? z#1J>%6PGnxVl_F$xobM7B+L)RCqVBtD`J1!NuTI9H1d0bQVu7~55+rzFEJTkaqgPV znHlDXVm$8_{hW6Fh{tBWE#4LV5PLgkjw5lgzfs)N;yMxI+ZQA;DPy~@6Q*>|XJLLQ z-kW`-`OSU@f+*YD+X)_@Lw0rgVSXq+419@AF&3P=rYDq!`=od6w!!W{-VexRHG&(>YP_KJ}Fa!wfl!a~3|USFA@ z!NeUu{OB=5M-CqCE+S|VAL|SotKzj%>}m<-#oT@D@0svEJsGs2y;GQ9)LuNpvH#GB z*8m!pz_S;V#jA$Az?cYjwBMgQ-r~_OtRaf+@6x+?;|Po=^aHin_)-zvFxQotXJbDs z{$$fPmBrWaoUU^h+xY@3jO|^~ge7tDoNch%*p+SMH-kzu_)}*Yqcg&MSUeMa ziB)oWrZY&3IQ#Hi zSd7|SOxac5PVg=V?^4kp?-okLy9*>Ss$%ADk+;+M{A8#zs9m^*rP2QfLBv|<^#$i9 z@Gkc_A+O88zsu+f<}z=mC*Bn0brJNgP0y=%oXG2=(4!9z`hEo8Jfk>#D`T9`f+RLo zOxtI@ozDMrl-H*qyU*E2d3^;kt`2+Om z!-u{fiE}l0FFAZG!}{#3+EkCF*QR>@Z8_+!RL?WMP4zr;KOA3;?AO&xjB5$&uH;tH zcbvPX3$_m9TJk^8TkZT0<65#gY#;-LhH)tA0r~^=M<$*tO14Bll4HfO!?|m^V0KtH zl$1lyt@YU7E+ArU?$mK4e^XEohhwLD#4$YgNe1{5n_?_DcTHpe!9Q1&41;XD{}SgY$Ojp6_LASj!RzC2ty7G13`k;ArtdM{ zOc(wX;buW^;D5o*hn(1>yuILJT~czm!?ka!5Vr^wUF7X_QGSGr`?_SHxH@$*s1Ip8-NEglulUDHMG_c@t|dQed^KId^_K0^I2p${jzZg3=i2dL8FTUlpH zRs1=n%5XnV+aELtG#XS0S}(F+S1%dYWgy9|DxvR}c`#jkd^8`;gRH~(AI(Se!KZAV zx086WE-ATy`lE)Ab?@L2Zy`u>tV%d`u9l$A6yF|=D{2?UT^jR;x?e)9`Dr-UfH&9U zgmJwG{DnqWFz@kpy7*tA&Hx`VC&$%!oETTsZsUWj34&j@gO7axiPK^*&c{F!n<}C0 zV*$V9h$yeiA-mn#M|pi7e9D%4JIU)Z@E&yf_MIi-y#kULRS9$F=5pi}es5}e!MeWW zJJ40OPv-S)5V4+5!+8e0WdX+|mN@T$q}B_jJPXrUm$={Cq#o7~C69H@tMS++miVaM z#)r4l@ZSLc8ILbQ_WKn`ViVi1yqzu`Z095P`#A{D?=mjOOJd3Y!OA}Oc9Pdm!2i(d zyH7X+uN2Sgh?&jgu2fb+JlCc7hU>MoKjcr@z<^VV_X|qcXIS5)QoT~DycxVKk7Elc zyF=@Q-Lw?nLqqOCxVB5T0pYo;^gvNrr+*o5FVGeS#l((t*L3N-;l4p0Fcw|L*L|{D zY?z1LK*$9sH1ZKw3HCY6_}Fs8=hMIpy-$mm)47$WR*y{_gICXH|0_NE}aKi|0u7x zKMYn$8crejV?BV+cFJ0zGzHmB zpi4p2Gr5WE*VRkLiyCZmtjyTCT7q${cr3bKP`gU=qj5#uFJ-KkN6s;?CWa8Fzh4$X zHs9z9<|1#WE53;Cm#d&Rr|YpkGzW%b=R4Ty&tTq-fDQsyo^x9iHMqB?`RRyr@r>nk`X z))Q$skAioP#|ih#Yv4<*7tGhZov!>Qn%}X8C|%MeukMrmV#NHt4WbXSCJ6kOz%%;{ zSWU@ui`joH{Rn)CO>933_*L1_{Qhs~ndf)fNB7Iu;8XT*Zzp-hx}@}N8?XCBKlA!C zNMcl_%-wh1PFFn_@>+(y z73;53`~5!I=QI`2eS%+Xkk_*9K=1(+8u@>K{g)2kiZCyfa2}ZE%8PveBaHZ>FT^Nu4OyZN9TVS*RuV~(l`&4#c^jM9j`nuCrZCFuNa*2n0_JLR-*_M%_SMTM z8|m!??^y7Tp+0tBqV;YW-q$aa7*!c^S2oex>6%xgye@@o@92K1#yPRV`w4=R1>Uh9 zC*-vb{9@BLkE*OL;MA%puM;7&-}`s>i}To`3r-XC=!5LJOJ|I~0%X?Pw6Yk?EAAN^ zn<}GicwX1Fr)`Y_%1Blu^4*Xr^6`hKqjf3`UjUoQ1_y6)%*ebrBF>5Rh}ReXL*U)%al(D|GWbs$UBP_W+v)mfKMVNC z3I3neK_OP(oB5Cj?6!i=>md5@qVGreE5LimSy&n4{1_y$iS24{ryHXEq_TIRx5C*+ zb>KhXQ}(X66TG*;d)@1Y`|2m~KQ_98{jImt4Npenx*B>fBVPQoW%r({?=6bATtSaM z{Kxkr_+NncmbdWtRryBX|77vuOZf)gPEXo5!v7X}tAQWAr|Wx*@i#*s@BtJW#sQBQ zs_YAI;qR;RZ6Vu8@aaqWU%i>0G&|tKFIDy}@bOQG|7-lapbz@6neWHMU#`JRd3=9g zmG2Jzwichh?C$OKr2jfsmNTdN|$K8J>p_KgJ*}$1Y>8U^32Z5OXlv_ak}6TA_SjAHN8R zUj&leifxg%(~a+j=b`d^=#BLD{&}dp27JoW_W#Rs!OJ%Kd*gUt%$PbLA&_JKc0*c;Bjgb_#oW zX?Yco&HGm6xGoI#6mKuM?ZmdYPQ>_Tf+QwoY-c)QN;kcck~^AyPY1Q9`Az;sRyN(+ z2_EWy`DsqyUfjgH1SGL3#)5O#baSR1Ki*?kfSUhHobw?k_C?MdNBV<(kn%Geu1t?6 zzt~?#tZdTv0`r=Gbn`tCE}qTHXa5&m)YWog&-eC%dkuJV9Ijp9G2X=>iBXla?@*_8 z%XR^`=6@i&;=kac&XyDV&NSTHz`Mra;%X23Ugb}MFEJ`}ZHBt7TTTt@=kgDrhe_Qu z<`4C>oLCQ~;Vc2~Hjm@$d^u_|u-JH1ICo9AEC}o8a;zQ7?f3q;e)c`NnnNq%zY3xc zD_l30|15Y*oRyU^zwd%1HnDxz+v(Onh4pj!ThM#f*@rq`{wesBz2)u153D!JUp4we z$GQLgM7(c65~DJ?`@-Al*7lIsie~6NU}cQ!7Z9;N_4;0^Qm$TS+`N1cZcY&`PZHQjz=gpajD#qn!_-vK@P zP~*D6k=K7ENY)uc$Bho_#|qp76%w=J+);6&x6>W&|7~gTpTRxxfxWZY-*gbMI=sH% zw1Ow~-r$&tg>lXVbsAkBdG4C-I5@1|fR7w>iBmjw6ASTC!;KGV^}ho5a7C-l^Jp1Z zljqC9m)OL1o`X;6j!VP(tzs_pq>cywiHF*2WOKcp#CrkwvprscnOGR_gP_ZeE|03> z9&e{7?_k$e)SCy2p7%pfQGp`IME2-j8+nf^lI_9ywr>Tm)P_`P3->dmx{;7UTT_^q7N3Be$8Che5Iq8JZD&9>3yW z;7iWUwOjF$x6_kXNA>at=$Zdc2s!(E7euTVyuR=;uT?xOc?M3Xm#e}5m(k@>Rjl@Q zddeoDUIHIENsm)Jc9*rm{}_7o;a%U4;J*dla}M9im}l(K+t^eEZNq-Op3)T6OYGZM z$n!h%B>p2_lsQ#F*_UZ}pMm$WyRO3eu5v^0B}P?&+*K-Xr>DFb<@HzSJ!2yy4(1SI zCCVy!qoDVL?SuLM3G|uA^?9z`47wW{JsuU#UDGFS81f8%kc0F*k29YFkMmsVd_v9g zjl7NNgTuEHf!x>%45^U)n_caU#CKkIcV|yNS+(PJ0Zkxr0f@U*XCAL()J8*r%$@mu49;2>=RTr z275EI+F4xaA~*11j{ zNAhQZPKj_hu8iwykUZ=2$aB~9$yrfe&xh=cE_t;cM|r&-di3E6*Nw%$47^zZ-$;pn zD@bBfm9)Lp+v$_^r$Sw=^KCkzJPuV}boy2=1c-LF~{!w1>3~pmomCT)cmc;yU z$^lVczkuv4+b8q)B#2n|rs3QT-i;BC%j?tN%dq%6F@AbEWe zycJge0Gn6L4^{c8o;PNtRCPXHuLqs4K+vs@*K^*5-}wdO#WT3gv8v?QeeW@J=fE(o zRjfyDuLt?7!t*;m7eNY*c{Tn=aoTaM+7L2%);E|qcTIN|MdSKC^giw~t~O&~T&qxz z=>sS<`ekw$@Qo00R$-sr#-@yI^nO6+@-VJdSWi@~7wp}*R`mj(var4|<64CpQMIw? zj~W^7mnve~bqRA{`*3$WODR8{@G zoj$cZ~uIW?$Ft6F5VGiHQ zI*<^1g{5J5Kjs8)IaXklo$+0qHH^bZM)7`q3_u9>%qpghjn+qb=nOIy`A7a z1>O@zAFE-TS>oYyWHv@s#oWE=?erPDh55ajbKA{U#=L$4BGzkOUvORl@2LpK&F`Os z|DMqm%+I}@K4WAwzrP8+6=`|(9^1?k|7#F^_{8@k_#cAzO29W##97VjRAMu>ICo8- zaceZcW8c2&!(i{{cdRd}DErZw;YdHe1AT4v``NsLU%eq^{z?!d`oVi&Vpmn@vw9=n zpFVRRn+Mw4KG08S7&+9z!DVvpsHv_ygMSs-D zD6dz6FEL8)F7tMJ#*iqlOQ2U3#kBzE#0u*RiEA!+Ga?+9*PFq=%Jj{ns&+L4d7V)g zsCBpp8*gGk2@Joj&V`ur8@a?Wmp;#f7?CO{}oKkhqqC zcZbJeR{6cL9!s%@P`z!JHFVE2{*Ttt)&B;*)OsEj&Rx@IRfKgB;z!QY#?@xbMlW%q zc2_e8vL=weI1jxITIS-n5FA%Lqubo7YTAb9b$!;8VO>;>=l1HioxK@V!TSw-%D!@L z<48QLOR7H^%iU@BX#_K_HF*BEF)EH7&Rx?p-RJHw57qn`dP}Sb{nc!Qb7KAG)Nv%v z&!EpOj*P0{^a9_09)X`#sp;kI^h{T`pi?^xd#=&%IR%fARpRa@81N@F`p5e9qiEwg z>N%w#wZVE{;J9b1=j7KwAK~?3pqyZ~&R$_0Yx;mBm&RwDyQXL1`Zgzwr#EP$w0x0& zu$6`Njl|EscY{9ndfiBphq`KWYI0F?sDn%CS<}P)S%Z4yb4MKH+h85+^#$iZ@b~mM zGLpnWZ3Y&bU`oyAxt?`vxIci89EAJB_Y|tM;GiBGABM3D+vwL&(1Fg%@`;}VlGs!Y zZNqr#vo{O(M-A2!HA9_!xIb!2z^5#%FT@Y56>3Hs{eFqOqOKxlHf3^GZhb+#XU~lC zih6`=P#XPj1`(^o>kCdHcw;?I$SZ1d4d+1O5L0S4&-K~v`{azj929;3&-av`SJY$U zLo>Uujebo66*?=+XTQ@x5}T@_?KEeU(&zj&%Im3+O>*{8Ue5uavar68c(GQfInn6% zPvjMK&Bmx|m^-PZ1l8w6ztd8)60&^j3;kaRB9`n4h=BZ=pp!k0t0!i!mY;d8y$6Jv zE%D{_-_Ku zbn#nRC+5U$u`bU?T|E|iQctFOJUj*TP^!m6k4N_1zvQz{k7c7#i|b*3Eo|^VsUQ9< z)$_tva6GJgqXd`n;~CwKtunrc=XHH<^gA&%Pca7Pe{@~F0zPF=MLjd#CqR!H{R0x$ z)!X1pj+MD~q?XfIpL<@oUu$`v&9Hs4zYjsgdL<3#CGei`IN^RpZLWFS=<=v)KJj+? z+dXEqbqZq4min)lyV~%)u4m7&@w%=wyMhRJ)X~REoJhatBDoouIbtLhy211`gx>GO6B`K{fBeK`9lzk|T1EWD2(c)h^e9{S^acFpf4 zoO}x2Z(e}U`r!SvI?Tm&t*M@KZUcq+!aMN0zhJx>Ajz>AJDj_w&zoVNCpfO7Ku*H^ z9S35pgB%k_@(%~~vT@3&nss393E)dE%~}uVuIcj@Ssdo55##zliE*_V!>F=<)Nq3_ z%9-Ox|4KoJ3NGLGtt|jaEMimO^)-HH*ssHC^PqQJn!m)U0#TOd?F1j|klIY>9~F%w z@oGU5llbD3mD1;*7Ui)6dd_#^w1S9Lm4;IeUXI0y^Ed^3iN)lqc8a&t=ey4vGLM&l zqTe$L9@{+Px-;Ja>G1ZF$FspN6>XEp={T2IR4r|$dwqSu#!(*6fUGsmU&ePnh_di` z0?FfP;GIJKue=- z&*>4qH&J^F^e#{Hn{nO`qU;uLCwMo5w*dNhJ{aZZZ{jTnNo>mGOy+VL>p4w!KIQ%M z4(M##Cvlzv5$pam9J8MCIAPv?7P`xgu3$#>e$FM)yuAc^w^;2+P?1X^qgO!dHYq!q^>hh;y?Sv^M5U6uX;PdTLs=qgV!&S z*U!P17$tWfc{_b!^m+a|)a%;l|LoPG_8P3PzaTj8fxpV*guMO;{^zD|9#w5r?=QSE z$}2vvRQq~bUaiN8y#59~`jA%tYf=Ae-*fmj7UZ>VL+~XwRSR33yQb%=kk>lacvH_a zi0boNhdN6cC^Y1|4)wqGH-pzd&THK^;7g2(xvL9xThBcyT(5P*p!bfAjQ#BlBGz95 z46m2EO+cp3XAsBdwGPj@z+&T3;oLPncYeq#@DX!bUaiM*Uh58l9(~x^b%P`EcLZ(X z;5Fd*^|GF|eD-vE-FD&zYN9!}5OBGl`;>!3F+EpN;x z>b;R&=j|lVSA%~A^fNLJ^eai?-3z+J=qfX2cX~TLFWS$mdl`Ds=icic!a1?RdO~n+ z0q<&$6Yi5oz`xhx5c81;XHj&Y+zHtYiShIvC+-t`e$elfg^Z~Ep@)qN4++!^KdEy!L-%d7P`k=Jja zM;|`*{Rlqlech`L-^!3z+@h-PEpx8wU>l~Nl)iMUD6c<3?;~d)@>;(k_>}#WhW9;q z-wZtlZzLRJzfEAC7wWeJ|K$jOBb-ajCYSXa`F`}Jt5bhAXSgovHwOU=6dL*K!~T1V zW2Ya^KlNLKL{o8&!MSVtvOn8?d!jAd8pCr>{jSj4Jk4L?^aWA2tG5&Uoxt0H`dIe5OftTKAc@KNQh$KA)0aiR zTT@>FJ?A@d27`#z*Xs*TAMkeaIR5&q9|!(Gqbr!>yq*60dg1y6zN+6NnMdbwe0|pA zdD!?c*!Ls&M}XhQ;aeHz^ZFN4ihCaQc($&;7BmNhdQdNG>8O)+@RE5h21#y}@x9pN z=)aeR`=h=9dPg|_qx%ET`9>D@6C_^7lOy{5;&E*OUvjL>*fm6Wuh@L^`a2)AkCky; zr-FzT_7MaJdj<7*9w&?|bJ}9;c~teM1f0wN5RGdCWX0*@Djp}s74_KoFxB@X_>;k} za`;xpyq*n`*i=1j-LoWSiOWl)yq*QwWM?1c^&;>oJ1Y&3*Tyu_?;q#&3h*UH$(__p z8tcnnj`I2d^eSwh%3J28 z6M02FHa=YM`;okwd%@vb8T(yq`X)ow({{19(^r&4c}1PBzt-7DdBwV*p0cox5In3E z>TePK1LC|s3BJUr>Y2M}U2w&!D6ii`=Jr~c*A*aQrPcrXCE(rWaY9~E8|$AmvGAzs zrDl?$ulOy>>m!gw-~abLrR}5Fe*``Hu)^m@;(QjoCC5>dSkKQ77x*CCBwYAiEwhzW>ML=qrn(as2{%&pQ93as35+%EJ0W;>B8_{v)G5 zYGgF74Xk-~T~d#+3)4_aU-?oP*9PoeW89@-TpKpVIkA56{t3>H;C@1f!xrKL{0NPH^@RP84&RE9*9O#g8=Eq=J9smFRZ+-m z!?x_h*@wI~un)?%^>!xS24ZeO{c$d?*`h+;z(8n2kQgG#%9(y4N}8-uCMMHt$$dLbuzEwF|x}3QI`$IK{U0E z{v8L}MR2+PX*dQXv53tvP8oQ0Vg1uE1bPRg`AZz^_Z!&|ZzuRzuQZstdQ>uxF1dPDl*dBoIp2vh5k#!;euCf}58hz<1)MmKsQ-wKO*J4_4N?8S`nM>Lr$H9| z)|2f?W*y>IfQV6O`jS7)V=L%5(KdOUgmYW}jm;#ludgYN@>mDGiD~{4X9|e2I&UZO zRfAVy^!;+f;GG1%#3a6)P3$7=VNaCIcBK8b#FSuud*KW0)h`6Y;4HA>sMs@$%@!@&A z0X4qiOowLuCLZdnk)_rD2GswC^D;6<@;{el*#G1}yqiH1n=&~Ibz5JzMfhA{1D=^M z_R@%R2Z&g*_a69opQ2$-ghSVeb2sQ_qb8Vl+rDsrUw3%;Tww#&FAdTDO4L)Rh{VU< zz474=-;d;V5%^aHD_58m@@xKqfN7f>K)MyjySH7QA zsuyBpeovG5M`iRq+I{83Xu*$3e}vqw3wRAr>f!D6{7+JwnKR65llFq1tb@&UGzs}? zK+a_fur|co8vL(fJU975hj^QV{%G_KHqKqs*Kcm|sE4s=_%=OmAAu|paNSMX9t2-N zp^^V**#8pwK`Hy)6(lhlUvci5zP>%oTa!%gB70v%pw9kL_lW_$&}h>Kw6(YM|6l4|h z=Q|g2Vju7A1$P8^hj}~sB{Sk;FMN{3swN?qlkDaZto03_hk1Jv<_uih(wOHHLBz^U z!^sA3M1;dMccxU!T#VC;m^*MkH~x(IV@n(tgKmoK*VRkLc`~Tk07%T?^Z9zgmZ5GS ze&jy!bE#1|2^!$bX_bb6$3>&7J1PhheM_GR8qFZe#po0G6UnRIgE=Tf82qIefTk3P)v{m6BN zah-H#WYQOM#=8h4@AdPjCP~evvA!`k!oLi%S&5%ZjXI0)?|~kDSdfN4AH2Dd3GX4| zF9R(yy5dWCe_r4CV1$o#%cRQ^KbIPH7U4e%J^FA@8vb42&5um_Tl}ZNUuN;?%hTRY z-?USNkM+l-n-f2m8g&-ouY?}4p78z1ytWFwW4wv~X&|G;JiG;x*p<15|K;uVO=pIA zv~d&YWm*}p;}1ZLd6m~Uc#XWCo`~_%=Fy)Zf6Leiwws$%DSgwzXde9+^q%f!9*uu0 z2!1sF5A^8E2azB25A}Z1%E%9jG0$+0;oj*aUYEQ!n6qrqh{%3jy+pnn@w`1ra;%su zoV%uP-ZaePjbos0uskk=!umq+cLHzIfNwyEe+Woo6WaqFd`kagvoMb~qE0vN6zttR+K4)DWMMracwFD^ z6Y1M|wDDN*4>1^mJv73*DBQ=52SP7;A0X<<-o&tDyrV$$A*?Ti&$ab_k(HfC8#BQ_ z*5cC_caNqJ?~f7wP{pvIZ2P(M<9+c z?|9yCq%XKBeIpkHoX;C04$Y5Bey@{5cO zkE-!%Z?A8O^L;*K(dY2v9{q*RyeoxptsYvmWFw=sXt^hqCEc- z=ft|t>kH0e@NSB5+`Rb)_zxRh9#!KT-cH|ob~JB32-%`;*Ps22({zFHybGca|MdL` z|8ejZ2Ye&NHQL-m*5ECOqh)=Zf0t6NXMiqHz7t~vKj2AV5S$O z$c)3c;H{4EIdAvE^UdDi<2r_2*M@vF{ROnX5%H*+!oIy;^nCCSeyhe$x?LY9{o4k5 z-$s7)L*K;N*Ai}}>7fq>d*TG2~)c+=6fkMOe$mhAHo)NxX2RHQr ze`ljAzVz{C`nITkHer9FY2$9!!AX47S%bB=??>`|FyjB&<9AsHHw}iJ#IATRHy!5f z^=&_g`qfl~e(nnQdDC#{GUkK5zTlkz-rg}@az1T34)VdqhDU{S*YxeXh57|QR8#al zz_`bFK5ZHgJ^C`-b%P`Gel+O7$ckc)dmcz)R890X&)ezSr-%C0lnvRzk$u{H+EfBL zF|xhA#9t2H31T-qqwnak8UE8Qg5LnS#H^UprfP4m?>HePt4-{eHDSKPct~SB?I6Y) zzDFo{=YnUSt1VtgIO9DFWZzfEk>{@IJ0@E^>Q#gC($@UN zrjj^r@H;W5c3@8Z2adS5?7XU4ufc1#*By29yT4>ymxCn7s)@M@&*}P(*X(_cd8xTC zWaY8{(SS3)`5?wVH}aDF3qUOiyZy~|hFS}3Ht}JBx6^kPhPnoSFeYn}chq3xgM24Y zIwL-E*>phyzpuf+2YjjZJgTPfe6H_&IKp25S@iq6iJshzMx2L1^x-Zahm8B};9cXb z58U7TgCRo)>UVELjr-{!;L6k8tezq3I>?rPd4P zOA*fKD9%TrcTYEYHXfU+TjKc_^ytG2z8~Q~2j0?vZ={S9wYN!PQ%$se&)ey{ZV&al z>21iK3-+#lH=+I;+1uVu@USjw`d6gy>NjdFFxdqAYj3CT?ibaq_aJ}ie~-8M5746z zvL=wuINqOu-iYv7zY%Zq*5FI6=TSAwj72+r_k|Ju*U)=!E%0|jAMgPb8u5PxeHP)f zZg)Ztb4lYfI6eki1^PE=254$9UuUlv|6ZW24T8x<^R6CE-yQ8AA}^{b`W@mZ5_eab zac=H|{+NTEd_Th9fjNk*?7E>Dbsj#ji7(M}{^Dr=5Po57)*}C?v(3Q5{1;j;oa4E> z>0F23uS*?k9tItW-Q2^?(dYjcFAa69`ETgw!Ek>ykA@v%j`#nGmksKhz)RGz=CP0u zGcNL|aPFF3{9&kL@Iy6sdEOtM;UX}e;QDGV0MVDxt{WW59|^MW2Z$B;9QO*4#3;TN zdpmv4aiNa1U`^0`OoO&w`I4ScEfJSv>Krtj?^;Wt4ReJ(K3le^*>|11!F zIK_2?Bl%N7wcg6tk>)wzOU#PbQuDdqPTzZRs3R?-AUh8@-+2T@T*1kv{84C+^89;PctHKj{C%b8qts;6G%1 zmDr>A0q(md)RE=~pcnmrq9_t~RY{z$LXSCkGA;hcz`H)Oa&_z-@K;!T`trKB)Aw%> z;Xe)818XtfA3={kyz2WAzgVLli||>;INo1@-m&=fBh>|krvJ;Us-(kf^*mO{qFxQ)6Y*q(f0zQNRs*g1$y-1N7oIG zyxzY9{hL<(@VS`&vM&#Q%Z5f4DdQ#ZTDT^ZT&QOB*|L#W(GQ$%??c+#KG08S%^8Lz?VG*!5--C^n>Sz z>#GIpnU-zWB3{&0okHpLQW0wfu-d`=pf`5e3HT_`pf3{l&Lblgh;Nw}{ z%vDFbZgAunjKg@F=U@Ei-;DlU_UBtBLPug(tPw5Yd0j7=5cW4(&PG3fvwbtKWgx~p zE)A~^yrU&v!3)b2bNyCAKGE3ls9Gw$y!qhg*BkaPTBdh%y`_CVr{y8&F&DQ-kjxKbGS34x4-^ys z5s>6qwJ=wYcssrHy>Pv?9uC?0@pTjBk^MglBDSmvq!aRyla^b(oqvC#1$7m%v#A!2 zrPOks>t*hDKT%6su^z{DAdUUK2_n|Bmd6A6<{FJ~T-|sFvQ@3tK*AAHm+& z4c1V~!umqu{Rli;moe*%H2=5?c&+P$|Bb;g*sUHer5`Gf>c$t)d#B6$16|^6-57fG z;g`^n$v5VQmX9KTZQW?y&GJx6BH+U>)$&D`{r|4``=THC016HH=G@fs zV}#!i;?9(sjO&B<-{e6c%w?0;1N{ZGb1+|Lub6*4-y;WXJgQdKb7}hFeWLh#LDuzs ziLUV<0zKwnU)K$ejDK&Cd0)bs*mYs+VDJw#y5h@VZ>JwVH^Sc^dcC^5FVPi$n8iBW z_haVO))C16eLnwP-j`@aUAM8Dd$`rj)wu5-{yNO#t$xtCe_GW6bErTK*X-`_JUgpUXI{qWE|i>AJd9!-o~n!%hnUU zonHQ}o!>Z*Vjjj^DvdbPLBxvd6#1>7$_U5KqpdT+?=2=C^ z9M<2hv!O>H!um$yJOjMefNwyU-^)P~n=-cZ9DGVY;{MMj{htduBiOrnv=#N!$mV)G z!Mgzb*^$0of443K-|qh#>;>LVKe~Q&A7MYBHTwU5QBVGIGWRQLvhg9TX9WKm@Xh`| zpHeWcZXUfCe7pZ|e7QHmuZ-{)Kre0o-}aQmUj{v5h4qEp$IHPh6|YBS9MEO`-TE}- z61!YOk4Jty9o@&DLeFk&ns{HtIb&Y#^#$*B@a~H7qU)dI{4(fiW5XlQUDJ<#8{Nl` zLl*rGZ``8~oY%wKAo}v6>jp>iQSV!qMOG9O{{xW3s9Ndk2i{IUmJ{8_??JXavQNK{ zKZl$c?|FNP|10ob_jbwkH}QW0NzAI1IsMk#>&K#ew`~L2l5jt@DV#Ibue`p&YugCC z_hP(czS}l{{3l~$uyO91ek{)Sx6u0_{l3N(leYeBL#?GRpwN)-HrB(>BR?obylq>6 zFEJ|migVZW<59lb&W4`(UIFJ#qDFDB{~bZZ{);omk^D_SDUa*dpKW`9FR?1-vMsC+ z^y4eSyxGS2`+i#GbOpX&xk#<>q@yMS+`n5X$X!uN2ab&%@7J>PM6WWTOna(u^wB)7`=KH7un zC-TGkw{0Y22>!cyyKN%)l#TRu67R9#9TVx>dAqF){P9LtunWDNe!{(9Out5hj_P*( zo6L6|^yq`^2}ozm_XNqXzqYrhy zABn#jya^FL*T0Ml^%Fj@@u=E5&1?SAPhK72PlBwl%jaUu&6T*`&Vn9&ILY@T_*1~E zj_~dJv+X?a&oH{;%X!{T|1+wa@C&)=cKw-*|6=G7>uleT%xjl|w~@#1vi@wl7V=K( z2kzmvE4;n_XLYDsZ7U($Cc3|G#yMlY)awi09pIfE<3;li^L`8HT8l^QTfDvg=LMl| z!4K7TUN`foL?Djv`dSR4FE{&sB=4yAZ5Ky=P)z)1K@y{Cqp#0;JN?gZL)~h_Gk)8p zk$w6+`V!>CxX;^5{I7s_hu96z=%0K)5o5_`F3vUWr-FXQIp*??-k?LHe%94X#*gQG zn{#Ex^mPxWpITzyU&K1NeJAM6wKC@UBM@`_ir1HTQK#GN^No!+3^?&V1-)Zz1p8BO zub=w2#iQQqpy+pi(=%uWoPPWOqAzLt|J;vidnvX84*G5X1Nai7YNM||2mGgxwfA{1 z=*@xbmDoNSaNxH85prVx;O$eUo}k{h+5H6@zj;5io#XrmqicL<|C6`VPd^jYGh730 zpQc~u;mUDww{I;zz>m=A7uF?h=5v4j3apiRKeHWm7Cx}?sBrF@ex`50hhNCaTHx=F zKIp^Nt{WVQ|5wlkK5zd0%yzsFU}HAdQoG!-G}h0|wfMZw{to<=wompq07R_aEsqEC zcLDu1!m;ay_JQEr{eOcw(A()}9*pAL3wqmi6KC4{OYPXhH$DvT{Rn=4@a_IT@_e+B z^7_gHNo>m4W_dgP>`tL>w-13{|1|#@S1E|HA>K~#27`A*q|ds|T7c(M?mf3*{`vng zf3(*ESDy7Hc6ra9&g*Bd40W?T3wi_BBHu00V-8Bw;x7Vka1_5?H?&U$zt-sTsM_T{ zdxQU+itsBS%UTQkY0#q&@%}%@r4dvV;oEgX`z-LMT73HA-b+FJ&qe!&@JqEvm>W#3PHc+uPG74HA8(!WPQ zcdbR-sQ>NsVTJEU@UbpxUy|@!>d5=x%X|Gis`mH2onCQOG{3$GS=#sSS&_Qr{d4Hi z2U!zHXB>|=LC<>pP)EK4Ut(76yq3NS_%Cb_>PQFg_rHhh4BK_8omiiHeTnlE@ZOAY zY#r&qvv~V=Mwds0bJz3>?*D8v&tHMw?B<$52J+s zJ6QW9Mx)cQlQ-8doFD2*$Di4Euy@aa9jLoT_GfRGV*NDh%nc)bTTfb1gIQCeb*SnX zLEj?#b@h_*qTVBBHWPaX=Xq&*<)&diM;P zmF{=Mm?x|UI{K~!elGOr!|}eKlo@}FX~&@vzO5%6#o%WeT^<$AUDGcf62*T4WL@45 zFq!n*hz6$$dc?|i-QdXkfwlT);`hhC)PY_0Pdo4oZev%xmph{UfET|E&!HU`q93>R z=eXjTyMr;ynm|B_hv)l_{1`8k6VB%yogn-CZ?HSPzxt)E!*eM7Ku(f*k0Ou>hknce z(U-L6{|-EpcT`1w5Qg}(K@y|*Iy=Ij8lFQtP~$ty=LH>V6bErH0ue*j1kwrPzXW9V z_l;eb{nL(XAn!EliaG6&J$y3sOJ79!My$aB~9s;#1YUk=&qZt|VBf7)>`^yrJM38XLjcLV66$PY@0{{YCoPhot0z`>{V zsuM%LCm#sCOCtNIe4Fe0G02G>-e*V|{@vi+;O+eWX$R`6ja79pmr~0Ku2+2>>epn> z85dfg7{@9Qu^#h&rVP$<@a~RqT>V0A1Qr{Qs>9tQz9Ty)t#H5W;|pVfid zX?$3fhQAVgv!5>}Mv8ms!~*;e9Mqmudg6CWe+1#V|CI5dp^^Q%ddczq1!UJr#`o_% zn11<`sBV4(y_ISCL%t`k4?bnzc)OIzH|l+d*^jp=V%-GZAGI=X+re7%x`0(rh5%(VO zSrys)_^Vee*xtdmx)xT&UH}p7B8bRR1w^r77wo#WgakrD2uVmtPe@Q%U6r+$wKwb? z7Yla9-mzmt{Xfr~nKN_W7k{$<&$8e7d`@oenRDhj=b5=PbMJlgCb{T`yyvI+_}$PB zW7t63$uNKWnShlezTCQ1urum5v$i}Y1>31#_LYYse73QA-t*IZ{GPC54BfOH!QT?P zE)l+4w+e9Ij~G~ZOmOZ?_SJ17eD>9!@}8gO(;Mf)C{lTC8dmQVM_x!YA z2y7(xgx7GvK=seQS{>%m0<3?y{-uzU(Gcb=pS2e~@$fvM!2Ug-$BX8B=5iQhh&AVt z=e}fLy(P?}hy$D~V;;?Uep+xW>==uDCP3O^d|2-b`YP}J?PW}Stj#V*iPf(Sm}g$w zFq%hCfL;H{KW82-I1}~6IKhXHBlAB8Vn3hH{Cnr^6AB7ZFF7aVwBUU8&%Ra@@!gKP z=>Gy2l;WJZo}>1HR|VY(K2GB0@Qr;0Fj;s^3d+?#``T?0-{+$)=YBuRK=%m+wXkC> zrP_{+^U2Vi8O6bB^4$!P9FqdZ+N^%r*Ef#%u1B4HUf@xqJlLPJA;hRxf64z+=&BSq zZ=X;w7xj{JQb0~+4QC_S*JHl1Ru!Bc?!O9fA8m6D?-K;?4(RJ+yeLlQi+uzzS$O2R zFWJ{)zOjcWXwDzsy>s>n1^2^_vE1mJ!I6Ai2bmqk!D`|^2yy$A0>*dh#CPFd zsI$)rEZ^z<4%>ekLhSops}LIKuQmupf$E~EDnZ#0B`LLug(g7%2#*Ktm) zr*m+gfbO0Mhcq)ktn0vH;gRRQWZ$?u>=S^G+?Tme=pFA93ciIMV|d*+gCp~Q1!BJ^ z$nrDP)|SW~f%lyMSNnuQtn-fBgt5z|ZKKP+xp~+p6#T>-a`;1Dh1lQNx}S3L{T}*n zBYW->Xupa0z%LZ^Ltz(4C#&KyDO_8tvv1B0>lflfA1!nLknRWUe+s^j@ZCP45NjH+ zSOinnY@TP|jJ`h__~2rh`-Buu;SR84PMfd^SD5EUz_)*oApJeg?Gp;I#vuk49+N^@ zvw5C<>-Z>7>>&#A_y4_?aY@JHt*{U57{d;1!WH6g3)v{j-|Z6$u_hx179JCv`;vX@ zkq94qh{Da5xlc&vKLB>b+RHbCV^^FXjQsCV{JecaA=WyVd%|nDP}XoZl3lbzShot# zMmvv%>l^=%Ik7n(oP&qw(DVtsf_aPCWX(WtO)Ar5e|4AOJ<35DZf z$5_VtW^g3$cxF&IAc}+49N(uw+&-m{v4+p-Wf$ER)~#~v;|lHP1nsy1YLo}t$GU2< z$LHXl1pS!){RfO3hp(Y^-_}XoVu<9LkjujG051FX11TLS(&oij3F+W4uTa+$XWjjuY>Ml#h2ii=K~P8{uk2s0ja{z?7M44yxxa8tmCQpneS5&*4?Lm!t348 zVSW(%VKQKe_dG;$ObW@}eD%w|>pypo@j7uO)cMa^5a%@rv7S6bszZ1IiFXFIGUHffgNLbP1_Otm!W$+;M>}gOj7hAa(Fk>x#c~` z!w}>>5qpfHcwLN|`mg@V{Fg$6+oX`OFI9x>d)ct=7ygL4mqYw^Is)GlSB0K+KdPVP zy9By#)Lt$a;7wcydg0ji-NZH2FZ*6|*w0Pe33iXVI^t|7SilQ~`UG}(&+qzmgpG?h z8$;HyrWO=pGZ?)4|)0g8+Zx!i5Lt_>Y<^U$qqBlzn)g!}%9th-hH z1n*|(ZczI$zds4R!GTgjnIZg5cm;!Ni**9M9{E&_8MY zc}yn07~#Ah@%jkrqW}LBwUp+S*B)bdPTLWDti==Y{$Ix1uo1SFykf1KD7hsQ>HCfP zWj{VR;&l<~@c!QWE3dym&$>nGCwOl__o}ns&CTza9}3@uejJ3n+iM6%%vt}deL_(u z;0edJ@1n~(`>~(*(XT~Y!R}s{6Z*AiZJaaLUvl#N2|D~8gXINz`t_xVZMge?V&dGF z?8o1Sc?kI6JZ~Nn#-jD5Xak7>afHISI>Y}b#g{ttYZ2CYms?_eH&?gpCr5;NsOZmZ zL;ZDqDPkL}`?LDlek~#<{;ps04eLu$cjzTY%U#iq>X-e*&%5Mg7~=iG)v>KTAjH~E z?FFYBbbkss%In_Hcel1YCPm?Mwb@U8jCkD3nhD$bUus%6`RK z?YK>B>{Asi``K|}9xR%|976nl9xSSbo^?~yPx74v-9)w5^`)oEfxKTPML;%%Xq9Btnf%d>nsXTMx2%tOTk5Z7B#zwQb@Vr`Lwvnh1z zMmTOBD((rrJUieq!MQKlFLwy@5b(i4KCcpSgx?2tjA2*b436a0j+KCKYso9td6!#K zOy9ohm;JIP%tOWdvW?*H=b_@iLeIK=)lcyDg07FV-#yGj#Ur7Y920U^JXHO%U#%Zq zFC6omM0p*7b7K8f?FDBbba)?NuNUC>d8qhk=to*x9uu7VlKpDmFkXR=obz~sQ6OJ zJh9HZ+>&DYUa5ZBuP=}K^>WlTsDJ3!8=+@ic#j}>bD;Cj<$Fih%N@{5j!7}OlV|1x z&3?0K#Op%Tl|;PG!#S~T)c6GFI_T!OxPYU)J_P+8)|SVl_#ySnelsBA^%m4!na8U{ z9A7Vw!;Ue`({=>^Ug-S$gWdzAlDuNAcDW_R^j)BS*>C1Xyv|46y*csoI(!YnI(gPD z&eT5z@z3RZyX%E`??NQUq?p{j8SuW{BI5N|)Lj$t`YFzd^_tpCUN1xUl#k1;+rXKW zf&N`E{PX+XBc!qfpEuy%)>3tPM8bMeaU`%P3Y%IYr^iM96pifqzxgcgM>o;>X1(Thm9Ub z!J{A65^r;eSSH2j%Sq9Dg6}SJ?_=q|4TNoP7@8%olh%W*?%TCji?q8v^qX5-!SG`r z*X4I}T)V{I7_!bmQljn+fx?kEyFeJjHaYlPLARd6_f>2cYqiToeEayyOm;~U{?F;8 zUa;FLCw}4`0AZaxYZqtgdq8%f{h@;n>OW$vrIL7qAd;i)(@FBooPOCQ=@9r4>i~^U^4$-*9uW?yCC+HbAZsg_qt!3Fq(1D2fDaDRgocPC{IRfO42Nht zfK4zQ?OycFDJ4KQsx?>Lv{f{&pfIf2TuOH%|Qo?=;9lwj+5KKsUj;_$tgp_+RSD>D&C@{Xg|dSgRek ziH-eYA6zE;L-c=vC$+<_z^Cl^Bi~m+SQp+SNWQJmH61W=ihr#qshu#Jvx&zK{FLO!mi)XdZe5cK`Bl5wFid&pLV5 zF3ybOLCF0h`;Qzqa)4X4W!`-iddX3^i{1Uz#P0?{43JQ$?+kxD|95#x9p<6Qf5-Z?IMcc6t4!yL=OOrPM#VRfhlBeH`;GZy z-E-VZ?E5KNcIlpB|1)_<=AiNG{lnygp=Vuqk6`#oa9d?%=1_LqvNUr&bJ zq3R#{^>5I#?qu~7yc3|qb9Marp#7oOE1oY*mK+muH(8#U(>eR=U!&`F7V7%DHknr$ zgjjZi9O=)74u22eag^6-&`-2>JSLN;IUnMj8}WJp>L%p!8iH0{t6|3&%CsHHlh@|i ziZ7Mq75faATQZrxP3o8Z^~H$SdeoJuf8g~J=vf!uBM4qCba*a5vKM*n73RU)pqCtz z$>i>)fcINl#On*FJJZ#X*ZUyEx~Hg;e!U5GO}YIVNYj3O6n5m`KHm(EdiP#pGW+iJ2=9Z?uO%7O z&2n{&A8YSqV!fjFg0m1he9qtF==Fm2)#Z{*ejC4ku6|~vbsSE2ywk(Hc-l|kl_l)8 zLxX;eqdVjH8p2pU(e_0DA#@AXO)AOn&k)H`e1BFyv(h;czdyhZ-{X_Y19&Ca4@_pA zpOfj%IKG2?ZS4p4-@U(VAb?lGHCS>@O2A>s>Ji?eaDP~`H|$=pqsF#ZvVmX$FBIah zOsoip1QUmKvesKnocm%{UL)Ke0v{aY5UUYK_?w|U#t_~oNL*c@!{7gb7wcs~h~FC` zxg{m^?d{<+X64hv{b9*gsOu8^?Z9R1eIcydO8o?{D|DNwy)57*nPf^&_zST3&;~f_ct> zNN!09eP=}YXGXkMqVA&Lue`QE&$>$W6JDo5R|fmuoacM%JYRAN^payzLhk%r4qiL; ziRO8%9pGIGA|qRlswEFG=5#bOBO)Sy7<0}`C?yEa$mm#M~@tL;OK$Ut#;nW8tgbuO4xTV1iV$t z-QP21!3*Q^dp)*?HP~V;P9^B(lF*7KN@yr+I<)$79FO#vSqL@T#8 z6)oJv{}{p;-qv;m|4r!TdnZ>%UcZM(ZsPm3`kB?TnYHX0+x-IaruP?G?Rfdk)qSCU zg7+EpAFF+LTMN7?t3mJHs}p<5%IarU^WVF}xUl~yc`y1R7Huk>@04|6#~6Oob_9PZ zbf2kH55?cs#=uh>%akqE&#d;Hn;#e__5&qf_Y4!1HkE_FD{K)1Boy#9Wi9wGRVR4^ zjq7OY1(~GmvP|dcc$QiAA><_p?vH22^G#^!zxx~W8VK3eHp^o&rJq8W)en#I-x75z zM}H-#spRB89CqYjS8d1gKV>KA)>5b4Y%TJ~93uDkpFAJvT(}fGA%`NaU;jU! z4@@})aSe3&lZ)duZnOH`QU3ig? z9b>pb+Y$V0p_{Gv=w%e*KM1+qo=GeZ+TZ!ZbRHPt-weCUmIME3*f9oNQ(8Fx-UGST z;tv_#f3WV?reGa)Ioq{+%CqWa@UYR?Gpy^STVjs!_xfz_bqKM%j)v6Z{(s6n0mtvx zrhEatTURaS7ZJ`2VZR1^aFTPG`H1ai&Eb3tJH`;6BM3hB3{##^d;!6AR(g`1BeCY= zh&|2}+IwXH3 zmT%_pZLqf+3-m+jCJ^{QLSYOq_mhPZ_X05_#T;qOpO7wT{rF~#aEZGx?6Zza4vQfbC(De&A%Io>iA7O0;^L+I)YtM~%Jrs5a=ksbKj(IJF9b-6N+Y$V6&<$67spNdI z1mof@>_ykX@0NQUG1f}QMgA-5SMrQ|b;oT|%Gks6db7@&QNJ?QaTtI)w)2}XK->r6>UI9DC5I#>J`0dbDd3=Y#JgP9 zuMha^t{d*}O0Pj(yY~HHvCYHOq)z7RuIpP)j zxYFqnuaD!LSa+zs;M@w`T*V2zJ_Y?eheOP#)X%ItH{$hf)Loy)YwBZeme+s7jxjv0 z?FjxO(B10sT^;kpdRi*EC8hM0dw3d{?3xj;3sLuo_m6me7kbt$%)xsex_?{y1BS=r z^;762$E1|peV~3OTO4>T+Zc7XM7(~3b7H-#_LA2k=$=;`<+W^8=s&f#JSI5z#bmFH zc>Mr&ujKIRB96yv*_yCp4Bz->aO8FQC1jDucXcJeyA1l1An5n99U*^);O~+CSNF$d z>jPW3O&B}QeKBT@(640%c3=AVL%)`74jw-NxGTn3UO#i#<2y@1b9TkDPP*)kU1@ z*WR#W47=pu+dlL7t`65r8P<81TT({f{ngKOSta6iAJpyW{UcrnLC?B<)KBu=6T05k zzTaT^HfwvIQFaLQl4DW^?#hO!pXqXT#Oqn8+c@HNEY68FNbLpZAn5i~oWSc*&>v!L zc}&WVQa{sWR>bQN)a{?ctBW|r>v6DS3}dw&!5;(NK_1`Lk=Iipl3P+n-&57kbXgkl zdJ5{sc>jpk^Pp$lDe5P9Cqj3evzLDkF1!{&FF7V<>6j@sydG3o@uQ}|8fRCK>cuoB~bIvzqGa!s%s&58I>Zd@? zQGBT+KK2JLH}RD4JG=3F=;gJPEPm>VG)DJ_t;A z|8H}S?*G?sjQaIv*hSwv7&1xUCzU-0J93b7|6g_wbn^V6-{78Zv(J9TT3sgGCf4`g z+COIfB~iaV13S5|r+?_zSD|O!GwLVfh+IDAqjVc0;=Kcr9FsEk-5cs>HaI!-D~2Wd zJ?hs_a89gO)n0IHzXcqYg{OcvPA>ugw8p0Sp(RKv? zL+D;oe5qufKSLxp@r~a9Z}4@*>kqK|Q2mwHshyx_-48i<-$D2Ff%shJf&C6}uV=V_ zpSm{ml4C;drph~VI-3peaQE9;=&ND(qH7a*P2B(jEJ!HSuME5IJdRB77Ke3fTT_cU zRo+cgVK!V8?(2aM4x;xnzNu)qa=w|m8H6!x5a6vI*X7ieos+L(o>)&^ZsIFzxW(V7 zfB0PH)U9CG#e=%|iMJbsbzAvHaiqR0WHWDXpQ70Led^xO?`UlWJNmrAMt8e@WL(%o zO#M^ze#SSIn{R*EF$Q@9AVCnnJEW_3a+?vhI~cOJ!)Gi9i3@(3KW!f2V-GQPo9O+F zZz>mm6zmv-ylW5meWB~_oqCF%_(wtp+f#{Uj8x&L`O}mLANzr+y`%RdzNuXN6JW;} zMrk|3{|M;%dM8H?@lS&s>F^oL$?9kR^j?IId3)+X(fbMCR4)GCV8<9v&~^m>Sm;K0 zCwV<#$NMzsPjmQ;Wt#e#jR!{fC!=mm^nBJgm5W~oJI3%gZAb9WhVEE#8se|(l1%2p zee4?5x%{%sDi5rZ>0G`9N4zU4A0PRzs9(u{8$>v_bH~(11v4988|IbrRbl6=IG*P~ zm}_{BAbHk6cec+nnpZA|zRflun3wy;GG^l!qIsnecGL3a6-!yXZ=5<8c8p<;wj=m> zRxq{3;rlA)c^gD>ORVorzA|Gr=@ZQ>cz!VT;+*)I?|l%~h35%^cMWuNy?r#VJPQ47 z7DKQfi12QR#??)*yF71R$=?s++K%Ag4c#>!Kblt-LjS14XDkcU&-}Sdg#Q5Q zZpxci^6}q<9b=fU?Fjx;(B19vqj}{6=;dCY$7Jf;>Sz9ZeuTdObr0mtEBW|~VaFKW z)OG~_HRzu5_|d$w1o{uGEsx36uhh@{`Q-@zZPYEun^*Gje}x@mSgh>`{-@Br=JCV4 zQoa)OOB_C8!MQJH)4e17uVD9f-n^2BU%n>n7{jl=85}t-e};T|;LroGVHkQqKYc!4 zz7_P6bHZ!4Jlr>%O}`HNu=0Met9EUoz49F)z=DKA{p!RDIQGgevG1n&S@q5>XJ$HI zeQBoiKR<%}0C_36udv^6U6=0yk+q&jp8H}p+a&A*kw5w%^*N!CjGx1q=WY;ku%mAV zN9u{Sy1Gaub^AhuTk+jj{mf>?uAk}O8?v4H>prj?_v#jNPxZ6k`&&K`-$!xWxZ(Kw ziUIhn&H)GFqo5;)hJAMVVE9R{3HuP|zL?Dq&TMQ?ve36cR&`a3V+@3`4D{wWcEvgF z!OQo|$Fu#+JdcJ*ZuYaaIQPYDe!j!&4x4lFS<1I{zuhChMNc-|8PCZOauDDDGoIri z1M|EElkuDZk(|Z$3?EL$Z2odacAIQx0%UAnJAwa;P)|-KsK4+r5xV2^{p<`+{K*jE zz~+o|U(6QcG8@?w@_~Es@)7?5A62j?Clh^hI5H2ctK}2&%SyL118c-ml3j%u_$iKhd)iE%u;rN<}k(H$o;2E+Zj>AGz+K7WE;Ki4+L!_^RS z(2;|89dtGMcsf3@j)DW0q?|e4r2eMs=xBT{L|yp4q15=)4E#oe@!SO=2iIwPlK*Yc zb>zh(M(hu)Yvq!2Qcl|i>TkN<9*xg?QFmQlJ7Ijjj(T!(ulfuAThQH>?`OwnNhWF9 zJCoGIw+VaErjd|dnN^N_6EY%dXGQ(W{NII0A0*}E{9Oezf7ve@j~}7#AIlz(%j^%V z!M0D{()NT8tfS@k=JU~mW{d~-)vgbca$X3JH>|GAvT*jrp3=7DJ&L(n!Pzo5Q+ zDdejZuG@seoVa-24{R121I~RhTkaPA-zDM!M>#x1nb=DN*T*!*1P&mfP`?iR7sqj+ zn)q0wU9OUgtljiATei68$83}9+tS!yE(r_5_IHNRuB+9^59&9AtOLKEr*%WStVWOr-JBhP&? zTUCb7g99I2r1*^@b`ucs2S6Buti93}^?N~f2>7;w_;}y$aueU-9v*pq=00yk|AQfW z1%Jyf^_`KFJkPFp3{s(Sthis;&)5$*juXpOSf9<-A4k_wCG5EW;pmdA z1CQjt3BnvJqi}g$wL(gRpZ}_CYeoDy5aB$T#y$<}wdr<9)Zg<^H`=vLytxo^-I{}U zBXpH1ybvexu7S+4K7xIX`kQW(qW;FdWLo$hV6N{j^XRLy8OOgMjAgF2BmI2^bWO1r z>WP0hL~=}~G1j})&vbh`;v3^&T5If|GjBbJdSb{s0cnJMKLWYY`5kyrkA8!@`?ukO zKOgmyb25#bJ`wP@8I;-3o@Jr`9Ma(Gm?zd=o9iQLFV{2frKjDVgXbA%zOO*$TOS^I z?u*&x0*6PtCm?s{U0+cKxWX96`w+$=&jh3`>Ys-^n2y8p{Sow%V=|4ge&pdZW}8>s zJPO__nDZlPe`TEQe+?n_`|2<8yaV0y&TmloUb<;qizQd#GTJ9>J2q%;7tp;E;gDnSR?!K1S!a0Uxi4nhi=uS``<7`RBY zZ;&qnzO5ww`p`>m;v4M)wtX$E6BTQ-jo|OsiHbiv%xr+;eM$xHv!}i3>^a}KTUN#G z0~^UTA%_+2krC?6c7F}?M#W)h=kqAP{b7q((0(Yy8wkm!@cbyY^YpYc}TXqK`!?9&EQD=K9E1h zJU~zUkr3fnxEiT`X1mwIyj3v_cALlkdKF3gTk9m9QAiO>Y~pjRGfix<{CaUZ*B z`xOvk$Y%ni5svpN$obX}&xJ+}un!771o83w+~u59kkeXUnK3&I%dBV5FlSc$3OOvg zzOZiET&vVx_`V$aq8KmGZS%bZ_3pX4#lA%S%??Elk8#yPN^J7mV2*2-adg;MgGz7w%5;Hs3-Q->MyugLDv@h;l_cu zSjU0QA~D>nerCrL!gEK&lT=)?9C<$pJH~LAwj=nrLw8k-k2_l8WBo!5EE3Bb>SuO* zG{V0Z_17&2{)ez*3{Pr1g8vwFvQKcmg~_BOlT`M=9E$5=dN=&OHjYaniy`Mm{wwNN zecdjU)_w!JEFS$)&8ol;s{ z$J5adxXz`J7u<_i$XKw~`1G~Z!|b%kU5~iVrgQB@pCi9enD1Yp|0K>geZ5cL)MC)b zV&U8uv-8^FdIv80D8+lspkD7BKa2$u3gg=l(kY6AwajlPh~#8r#kntL=d;80KApC! zNB%k2`*b|#w;0=bcO032Z^&P~pWY^l5!=Mt>vFc-Pv1-Z&CYMR=X&gyap3V+SI2w? zLYQlBwHG|xuTS4Dji-zg@2?P9>jnF->Th;g%i+;(FUU^$d}{_|oN~fa7&dA#sNbi(?V4S$eL5ML%{U!esp&K6g#W$MF zi*t*?II^XYvIAmVMT!OjPKdVh@FelgC2?_VR zQA7XbUzvX!L^w{SlPh^=Paw1F_^7|}++g~Nsrb|VeJSdhV^b6($H`?7KF7Ct+uOwO zD2e#jK!kJY(<{~A?7F}`r)7UX4H@U^$mfj^a($WFOMl-29q;E;chNfHC8RCCzoQJcx7XJ^*fIB8a^koLy32Cn@Fr{@YY#A3lIgU4%vWYi_v75W zO8y>#+>+CdXP!LZUfpu>kopS`3!uNp`}rGQXG8o~A(Fdr`=a`r?k_le^8OR#Vpm5z z>_etA=LKpnc%MM`P>iRunp|fX=fGqU?Dy5*^jIlcM_xqzWBI(NZh#pF_a2Nz_5{)x z^>0DuM{%%*`F;nH9FyscRqlmZYkHg*ts`HdZb9VlxuzxC$69SMzM{ev_S0_=T}L^e zMmI*luUsAVlC$NsGV#v9e=)2hm5lZ2uurdKA28S7)ZX%4$yoT@-_Iw&Q^tw6p2eh- z#m2cWre_l7HN*if^7+;b+&WT;eE?&Dgn}4kFPMtM@?E(V>Lka6vEtkp)6;)06ueb# z!Q4{*ArJcP0Kt9}cA?O3XULx-Ke>$)8|HryL~>5ZY2^XxZhF2H@qIGze~S1X23zL3 zv)T*aSnn#gNaHErC1~R!tpCrzhVjDRUXz>`>Z5j6)UV9%5XeCmKyp7s!OU*aItCul z7t8GLa3f6Ku@9&u7xDc+^|(i`qsS@&sXl8@=y2o zc+?Xk-cPf?v1hL2ItJh!4=I7ljq zd8_)H-LHz`c^q}&|Ns7RJomt!9NnbtNj&#McWKOzzRebXu#P)UWDGu}{-*a@VSHBM zc`C-Q6!yn_2syZ4?FDZEbT{SW>G;Gt>T*shnParR_uexapFg2)?y~zsGjP)**T2d) zA>?2|PCTzdcYj_yVzeFVu>Mv`&PgS0qxHA<>}Y(xjXJKsdYwxYHZR~;Wl&E}-cI9J zVI8Y{HQ&#U&l1edi)D^x{I(6|0A8!?fQi~#5x*k;s?~reeUMawbDaBP`fL@(V-@bB zD<5C}{;28#d*+n*=5WMyUbO-AZ|C!2(`7uk2X}pt5EJLVm_E}&JTq}GQu)(=5D&4@ zN5Bt-I_w9k5*ttSsRC!hcyOQZI7xU7RBfy7rq8G0xp5WOhPzxH$3rg&I6(WM5N{vI z1}QvUuDM=S^?}H<1i_YP_H4uK@u%?I7;%7`ocyB8?uMh^W7mP1FBZ}id zJ@F5MNRAS#tlfe?F+4Y}IumwV#r|QrwC#^TJ+b@e;P!>C2mGQ>8CcxIp?B{m$Ys?i z^)q`O5Z-rHRiMtldtn~OLWqUsUJLa@A$=npvdsKWfE;cudE~h-X3sOj`!3*vixj_6 z#9?1nH6C`1;aJ}cj>N})qH1Wsx3$DCg-C9R^(|FDv*&{FzN-rRiYl)29+mO4UA#xP zerKwmTvs!o-^bb8$0q*6{je*s&++VB!*;93L54xt7mr8ntf*g^cQZt|PHZ36DVW)7 zzvw!;6?TJN9rMNW6wAd7wU>Oafd0%>zUk{|4(gk&k6_PHf3w$V(REY@yVAUVRt9ZP zGmd{k7>mE>WOLNFL!!?M^cVm=^Su!wIVM$%^~MN)esmpOi@F)VlLy=9GhAX^tNxPz zUC><-{Nl$|7XKmC&#^v96*;|6{mtIJBfj57U4^S7-cu0f>gO_6b;bGfkZV(TX};&9 z{vq2Ak4e>h*Cytzy-$evz7KUbE{pH*xXSYS66_euQ`(O3{Wx^~^8)B4`zMCvn`@2a zD6zh&erE4SBfejS-Ce(v2lL1C09+GEl{^!WMwtIc5dWUuK5U5?C;nFu$vLSar=JD< zeRgr5Q^?|)V_UbnI^z8ZVXhykz2&>wK*xOpuYZr{83$f9*T%1`kHyBhFJ_-3!{;Ip z2e`@O+qWp2e8f@hWBJiHgCliIAn&K+;CwRUN%-6Z!M?q^2!i#X8vRur^AgUpPR?Qb#;H(eUy%0S1RV+4I=q_f17tT_9<0MoS%P8Mckbs!nN(o zYJbm$alUW&uufGEf&aU%Nw&W`gjn4I4Ee3z62kp}%=7ZFggARZ)+I4DT}i&>=?uD+K%Me6S^$}zO7}O10j-IQcd51>Sy+y7uG4RA=N#DzvY&B zaebj*fAy1beF${M+3Uj`XG7d0Ad+iB4yzAUf3x4NVcx1PL|s=qJ4+tNXG~^K|t|s6WE`2=+99OUt=8TfU=UI&cjcx^}Gvukb~2kM#c z`4Gu5sb;L_tDo6#UYNJ4&q3WGvA>RDX`k01G0stc$$v6*rv|_Hag@cMj(W*Cv7DBv zzuCWg#P?j-4T<>1x@mKrtoDM}2K_lHyfoj9sGn|qcucAr)!*!YOvHB?>ds#l-{EnP z9oMsA$5_ICLin)rQXB_x$oJ(C$uX&Btd~dl4@7)lin__Me-7VQqn;Q!_y5(`LDy#e z!lw#61o0n*NX|($IeoxaW=!AR!t?DJ8=|f-;v4I0HFLdA?S=1!(DDAhC;vW&pTh`r zbDriqT)rEww%0k18$kY-^YjAXJ!)f?+!tv4rmugWKwchzT%Ob4fk7dH^U50#auN0y z(%;PK>WBxzuwAU@j^m`7TrG<59}dsgXRM97>mvV{N8)}CA@&>UFSyuGR6iB_br;<4 zpnu=mN(^7BpE)4E-?OHc5<1?B_^Uy=n@+*Q5Hlze zzcQl~b@FLtdmYU<73bu7tlHc8bq40n8GEPmRi?=I84y|PdE~h-rvFzCk9J2x!sq{a zo%=Tx^4^&}PTntoFqTt&GfsaBbn)i}c%#X7iy@L@Vq+~TeG8&-b&ixe+qj)e)}^!d(5mC#yKV z=0FP4cp4}3#b@$n$Xd@M&wVimeiHFrjk@Ce>&xCU^3jOr`ya4lEN#9S92s9TWNIo7 z;rklsB}a+%8uc>+hDLl}1v`FD(DM!6G!M3aGlUpdslViZD|BUmiP|$S^7WTqK20FYf_6?F)hX4;~xKyw`Dq|l*qpZ`y-467CW|T zR#yvi(4Ao&t=Sp%H@Z6Jy8+J8=g2P<@Km!I^dH3e>eXSdvl{x!T5qv&?u$9-gRqVw z4)jg_xJ%stv#q~C5DO#}>bpQzisE1`^QB0RHddVbVg?Qh>uAl^uv;ba_kB%kwvYXQ z#gILLw88v)Lil%ketyXLTt*GnXP0wAPHV#F^~}J#!a7!SB=Y}FwhI=oKWv#RwqaU` zHyE;Y8c!K#u6XVbOcow_?u!}tQJ7Z|2e`@SJ9Q(>ym5`zFqZiKpZdO#T~l!g-`H=s z93|H9`8;#*;4rV&jD#JZH$=Q?9&DfU12IPW@Ns1R$3pmbeBLj<5oZ1qAd+)JPHRq7 ze{=9X5#N=l+d1MJ_vJR%W7S^pu-?{;Oyg;s#5)f%!TJdHdFpQtj@B{6k<^S?Cg0&k zn0aF#P{UZ_`+w^3T&{-i5klU=_f+U5$E1d_P7U~jqIImM1a-%z{KE)m`&ef!Mv3}M z{az4kU~7%m)l%x)n4$h-qw_) z@lt$WhWb|PBiNUzzxnH4(fDqFUHH3vja~-$ur4*R~V_B70k`{VQMxQDCV7_vR=zK47q`LC#7IljMy%(DPV4Y`W$ z{|CqY{Tb@`dB~{Wlt=Q~eQLtTcj{QgtpUd|cH+oR7^yS6ttF{yB7dd?NX>_@m zA?t_ddNseoPCjpG`K(mvh3{Yoq)AA(w{de6{<) z|EJhLTyDJ1YjN*wvBTdN2u~bSol}0@EiRr90GmZ(kb6;{o1xvpb9=-CPL?C@Jz>Wf za_;{*o@+Nw;rFokeW90k{X8bMeF<%g89F_}$G)U?i{-!{06Svs@4@dqh z>R0An2Pv@t!hzfiQ(=Y=ck3AKCPI!{4&K{fM-HajHsuG$MLFc8IDdJrSvv>%I%_7e zMEC#0Z;tS>FR7il9Qaqjjxpri|66{`WBi`d@7Kb1j>Bgx*GkCvX+~@i;j>SwmjnM6 z*s(9?YCAIiZ-b71m%;g67ei-5e(#4!?so32y-WSgh^NE+K671+mtS2Sd3_ARoNrTm z!Fv|ExhcGG!4VH@5HMK;`$_dTBfgF1^Se-gt>(?Y zP%qRI|4oSGnA9@XSJclOa#%EIF@M~j*Ajc7`U@^T-%$H-%1`F=#n8)V z2_%NFe=vu<5zVKs!0yTA$om`EF^2g5pK;+Hxt5%aKV_)KOw6V^NJ_k6e zEUYgxaep{-{ol!h?H>psw(JQ6oBAFQdGGJmSFA6@#d-;B7KtHx?>~CAFux%laI_qG zkA@v%I8dPNPvRc{=@G{*^ZQJ!>xh9xVmZwI&L3v9|2}rcIS|rkIqFf^%QY=x3t*4?|t}JOHn^W%v78up`!qz8M@j{?3K$ygS^& z1+P~e^TYZ%Q*uu@re|KD{^roB;r@6g))`z6Qpjr=ggKw9_JW7?aOR0=JRR}Gn+B0R zj9^bwe{<-~;r=q1NwCSz?0_+$LK zO5SjPKJ(m^f0*EjdohF<4eBrX&w;L5{00o`Km5P}BgYNJPx~oJ=Kn8<3CqA4?-H2fk)C2UlaD4+{@K{3c(nuI|ecWx;>(H zR@AS|_fd#&oba>MIQPYjxx?k#9s1Ys+ zvJ33}-W>f>w;|5K1#m(^f7Wdd{gN10XC>ibW7w=?T`VVc8>_oHJbDj+c#@ePrFn=l z(RH{E>n&q}gu?jNgRC6I!CLkM?tNXZHddVbV#Y@A0qU@}*L8~g!>nZIy*i8?ixIE? z%zrn?=H4&oeLC^64{$kKPV1t5z}VZuI#7qT3UiYb=7TlY=DM3#;z&HK?{(eMc*;2O zu&x4=MX;mwf9!i<9Y7r5CZBK3fIKmd5fH|bv;Nl|0A2S~9Ktu&RhOg08m<3F40P)+ z^B4u$E#)5=CobnxVvMr6$PfA*2N@Fi<-E_XI~Dbkb7DC?N&U?cH$;55!)_N>M?9?O zHrM0SUihwpepDJS#dkUCPqjWgCUxcNZ;p5);`=1j9kxuqB?HfQE$kRey#6yjyT+vA zu+I}3!HHdq5J!DWrt?(9TMw-Iz`F+YU;l;U4fnov!f{eZu9_9a9N9PO?|Rf7mx@2# z-?LHA9P8Cz_`ejoD(`3CMu#u7BmP{7aGun$PovKR9yvF>Pp^9db^aL>`MeH7uH)zb z9A7s=>T~g2j}s633}CVdcC^npa$$I%jyS+Yet$<9*uV3yyBBuM{l=WUv8LBuniGdN zVH^)bB-f;lwh#Ntj5%sgH=i?~d5{}(+VRYj2dwLsi+SoVyw8XJPVblVKAZS2LEL(8 zxee>JIqI5lKUeoX?Al%1#Cr?Eoag7@eF)vW7*DS)H(V^YUhzg9nU^giK!u5K~v=KoF} z%>PFSG31$mG{Syb3i;6c>DyST2Y!7g)Jx6@IgKt8bM!S~UaRj0yC>Wt2fX^Van3#J zQjOR4Z#|x=*DX%tDdWV$9srmu78~cjn4@0}^BUp+7x{c^25w%f$3B3uKtf@Bo#Fpu zDh|tcJvebWCX5y5zL;b74f9I}QX;F5>$H;C~ka{q>vlcXyZTMjcqzVzpTiyDJ>q*8 z)OB4Z->LV>nE#V{#^d^@A9$W}8gjw4S$_ef93tyU)W8b*mE#TT zz2jK8I!3X~xc#I4J_2?-q~cHa_erQ{jz_4!jQ8=-jq3fo_v`iNpk6pn>d~k5r>nm? z)_<=BuZdeA-CP~VZvli{hvy7}HwC&Q(s-%MVAN8K@@ztb&- z`*qu2jHN)^k^W|1o|N*E>kI3#%Q2~EtTWWl9P9t@8OQB($oQ0hn(r3W6JxsiOa8N< zo09hH?oHU=mqFwL=P{|j*jHxEaT|vD9C3l0<;edk*m2Cx(sm?{tD&=BC>5U5^zbH( z<9djDuWn`riX9Dmr?)HC-x)L!rwKzDVFr=w5$|7p}eV0{GpY4tb9kB#!a2X^8A z0QZPnbfZtk*^97aEKg`VqQ`TJ`dcF}Rx{tvAd+KJ&saZGKXd#&VLh#X8FhC={$cb< z``@6R7%!{8R5ZYQ(4n-<<)z8*t5D`1efGxEEv)1anJcxIc{={4f8C{2MZe zPdHC(pGMCIPS`%IFAcl~Z*lnO?}pWJPOfwA{~I_ry`0Whd%SxlnGKmK7#6!>P0h)i zFw)_972{hI?R}OW?;N?xq+8b;)|Z$NS163L6a2qP#bf)u;m@cO%Y-rG+!u4gtzn*T z*oZl%{6o*PeLM#s2JAusR}I}D*~l;F{;&b-r^`Jdw+(LTMkD6L%_82p9)IPUCSGp{ zbM&{juPu2^)n~_Gva#y?7F4=(|nI`7z5N_@*f5Le%{aC-K4&Ut>GxtOU_9H zIBf{`rRF3P?#~)(P}kM9&3ul7FxOEzcqc+PAQ#UuPQEXK9A$lYcrKWykgy>Oq{zHL!|bMm@jJ!`ld zc7Cr*Jlr>1&fO$oy@+=WWNM73SDB3SD^V}cD|t*Bu8i>Z2=;XUo*>uR9O!07aS(=l-v*H!CDz*_{Eo1mHQWrlhR8o$Wzs(O-wnjLS^Z_a&4cb5 z@27WHVnlqby)Ng(avD7kIHhwmuYC-=8aL^YZ>+sG*LgX3uRwou8c!J~-V2Z?tdC&7 zp#J8RUeUaU=M)XM<@2o>Fcik|286LJ&~`*WAG&)}aR}e}gHH~~4_k|!=v>yubu--MUlg3lNOVGx6+zX$NSrdr z7xniL*ln8fPxm+X)WjH~{xaT=hHgOGPrDTJOXJCqL#+>wN#k+qZ%#ce%;$|*n;XOD z1AC-fjPgGXcGwFw9y7}L4FGGk7iAH{(+vT?+6^g{vc z$jO=7j>J&}-O-F=+4qNy<){}9l17a2#uD{6rHtLEZ|1kQbecT&25@WXdOa6E+(Aez#^sYvXi2o2o za!xF#@;7vXKPj4T-i6(Tu5IS|6ok3v-2XQ|58doEo-z&&o8QKJoV_8>LhggysNdZj z1-^oQWxiMgku!_rK3}oS=~qSb4PtAYli%OUpj*!yUxFREcuL!m{&*a^t5Q5jf4>R6 zaGY4K=9^bxcXi4?^f>u{A3}^*Biyby{|NGYdG3ojqa)%Q&q*4?_y5@W z&E1Em?hBhb!H%)~=$pZj@hyS8pNhkd|EATU|0tyoJTktuP%j)LjmQP(zL+z9b^U?% zo7NKyv=<8aZrTv~rM`W8e-s#J`&&T7BO#|vo2a`v^W<<}*u?q$T~|lEts%%2?T13V zZ6T}Y;yK2Nwmt}Ys=GOJX1Fgz9LP0)d`B7B`$GI5Oq)A!Ltz|PkDE5kiNjkk zj=>PgRcr_Q%8WVFf4>0R=>yp|rybuzM7 z$fv=}))IeR=-obrzBu>AocBWb9=T@h7n*(!{+3+gZ45yjBoyk`fUGL^2aFu4yf*&@ zddbmp*Sx8^ne+FGc0##^6-8HO93KWW#`O_2d<6h|4XpzTrK+IsdVUSFCx>+XR2* z70<@4U(Wj9JOI4BD)s{oA3b{Hpn>6wWQjWrBDp5b;IMg6$oqosVSZ?ygu3-z9rG9i zVJrjG-p)tOSks#Or19eUp?L!8hgl!No}m8bf+NEGfH=TOF3(X010+WTuq`6i7&4ovX{Z4ZQ>I!oETQgv9OTW&69b<`Z zknA|9hpr@wgZAVb>p$9NNtzjJwEkasU)b+7Uyi!6$Um?xxYwhe81eIe@_iFzw)kNd z$mjbm)Jx8Z<@8n?3xAl4V!mI2-6U5>z8{1z*PGN{_{N&re0hwQ!#CE|=DVy9k4ba1 z-d_~+eJkp&%H>-#2z)Pq9bygVp5w1&HLBG&9y0)X!WL@!f*;xA~^X zKbLQ;v(3a_p#IVi^P#(6{0{a1`i8h%3*EZkOfF@OqO&RJ<^Go3+i^n(=S(ZX>- ztnhq6a9)FMzTybUC735(mpy+A){&MqVPoeR9DBJoSL6YCwj{uE>pyeGxi6;R7?&sc z_zLnuZvP5n(z$SB{;Na40VEXg)Y2FJuQ(O^8~cIg*E}Ci&v*>8+IKxQp_ zMx1rnhWB@!P5s7Fhx$;c2e&P&i~WJa4;$w9SuI$bUCy>ITcZ6y;l6I2ra#tR+jh?S zFZ~v^%bsN(SpU&B3y(ba#T1?r)_>q3=UiTWgpOI__kb`4B^%9AkM+OBt^f40AjHS| z?{X2}X#FpIGOYhCz1T)h{A?HNzs2n1!^W{IbXfnJpM-sX*{}9LC|VGRI}9SZ+CFa? zr2b}Nd-%KKmNU_g-y;%l41}@dtp6>?K*#kz;Drf_cw-@M{kPa-BfN*h-yI_kaFXIV zwCH!RjN^C+V;Q6E2+z1KTe$wK7wU;W0U|jjHr5I1XNtBBe|Ow+670DCs(&;=5%+8e zF-}r{;rnmU9V33+73T3>gnG$2A*U@Ds=p~}i}=P`g=@uotU>)+H~@UW(~oRq># z^Nn@2rO5j5n6yOeebIvv-xs28LN4DS13QcvM;(N*OpW58ehTF5I1bd4Z>;|=$E1a^ zM(clZw}|gX)cq~?&*A$L)Dt7;{=en#(9IA(w>u1!6aQ+6TmM_g=@lBcDV`OcE4E<1 zM}J6RK6u}6bN##83*R?G-d5P8-w*wNqN6+aZ7DCw^IG%#;?>TXJlakCTcj7*cYgNlH5PL1)$m?~nH(G&5@~{vhTqiAzb)n*!N!z%6 zALl3B+qc}DlZWqm_QM+x_C-$u^?CS4KkYg*TU z-E0>d@vv@M&KGIC((gY)|6CeRFEr-+E#zbC!z0gqF_WGR_cbkeKGCu;x8I`-c%d;4 z_8Vgf`xwzLhVG4295&z9RiKv~lNQ8^b6?Elp5eX%mmj!G`Fpl)`>kAefe|iKGy}d{ z*Ma^=@w2dgd7|xD%IP(LjG1y{4*fJt@!%C5y$<+l)+&?Cfo#n z+quLeZ^WDs;c;AJoo(G#?79DoFC(s(t>7NHvq&FKRDUz&xv)QIorC(`u8w%qA?&9M z)n2Y!tk%(6oV z>6h<1{OeIKIVYCWe+K-ry&}Hfgx$HWj(Oe&VXk36A$;ElU26(2&G((CzuvaPW72wO zgm+@Z_dikBk>Wd*f%5$z>=?^!+K%vj3v`#oaiE@jzXFjQlUBz1iu#$d$0EKTLEROx ze-7V^P*03U)L-&{7rOhzkGsbd-zAx3Rx>_(ekJCY#~}+L|KsOxt)C%2;XG+&pMI$E zo2k+Nt!i5fb#q)D`}-@7(3k4zmO_4kLU zbKm#lo-3oj1B1T5+cL0YEMb2k{f)gsE7x`P0uK7SZ8hj6M;j~7eKAv?3jN)N=L)Uw z#{TL4Zd(WSz<^yS$iK}%zf}C(?lp8d@i#%e4SY{uvDTZo^v4 zT+x0g#KXGZmgM3&%89oP#Jx`^HqL!98dm?0z_2H4{ zzL;sz=MxbJxXI<+?tdi%4s_;?_1DI7h;PQ}he5w@Dh~Txzj>_Pvq=Of$BMqS@j{Jys(Z>+Oz%<*jX7yc(f$8}t;@BIG8 zeZJ#7v3**q{-$Dl)ZdtUF&?Cl=a~?4JxT2a59@6k@8=`DRDU<1-rZN@n6x#hzo}>l z_d9K+sB`~^H#M*M419lI0z1YsQ`-?fWLg{~vQA<4wK4|0pO70mn8&rH8E?0AN`(CKN(jqLFe{I+&#wAmd$$+ z>Lpj<@HO=}_#fBn+cWSxi~WA3t0Ue=5MJ*uslDKR3EdMCpTpB(Z1Fxt{UYnbW777i z`kTsmVSR3U4Rz1t@*Fa-OfwFw%{G?!^MBOaIVp|l^;e<+2grw#-7v$(cN&X&_zYXto2 zRU*E3f!%Yij(8j59J!+XP`cuLbLhWM;idSVwXwydkHyBhFQ$5zz&GLm7ct-I3_Rbn zupeM7kWd)kdXSalI8e=ew}(iMHddVbVyf!{-?O^Gu2bxv!*_So6Qi4V$C3H(2H9Nw zMhws8dmq$G&dDrrI;)TR8~i_{FupPGVT?;*K3F$xuDf|9j>H=R>6XGv^F0vt`&b_y zlUW1R-^|!L;=2#(-1q;;Jni^)87SYQV8>X(e!|Wpvkri+dmIOF$oG*D$x&h*6X91x zeE$u0yT$%Fe4l`NVvkaP!5snJ0VzNGJ)g5qgZ@ZsD>0m`eg+>o?_$pw-x!Gd-oO86 z-e<#(F`S_72>!9qjY#3!@A;gCH4!ne@R;D-7gKXWgnu&X-2Vgkf8y7|j#&QMWozvJ zddLvPKWND4==#QU;5+t0eKU@uA!|Z5hxEv-a{G5aoE3N^zj*#WOSn&FaZHE%WmEHb zG~Pc!-7YQ`j`y1(rw{~8aGh7|`ZYOWd`3tqT*LVBs(7m0;(*X~>_5}4m zSRadxb6?ENMPVO~IKW9B?;!&YIL5J-#DaK2;dsC^`dOc);;`ebopq99!dTnaQ#VuB zKkUQX*M;2|DgQ9wh`X6!z%CT<-A=*h0BnD|XuEq0=8yFpF|hEMv~TSzGp24~_!#!A;Y}FF?ht#?+9S_>G4=lYw`jLDWWD8x18X%oX;%<5 zM=thetxH2f5`56d20rKzH1)`JH|3X+mUfO6uN!lI8e`a zG2go!lXk{>uKJmV9m9OrektnqkNv~&v*Ug;>WMv0{RQ_Z=!T~Jx@St{8Dh$&|Z|n?`iw}a_CzvCXY$` z{Be(rP_{+|LdSX+~M=nv+*4i`{6c-H{-KR@9!{|_MxUH**aoe2N+u)jiF;A%PY$2xC0cvIVve!x24{!C6BelBJl zKR`ZoaWJN6op0VhisK#Bx&H?ojsN_9!1`)A$yxt9*w1g~#L?5mia0t}LA_i5857QZ zG0m4nabW##f9H?+=vWhW-~_m#pkF%Hfj+F?g9Z+ekK|b+#<3CV-9CV0y`zh|o0jPN z4>~5mZf>{^I<~+$a!3225U&pe@BiJpZ}I$Pz;W2o6S9$YvDi5G#kBMc`yRvrPL`Rs zWWZ1`9y|7iAQng{)NcyG`~N5o`@FgR_{=KL?S$CL73Pj;9SHs_>Nn;;5F#84SN#;s zv^0l(SI2&^!{-m8`1LZhc@IH7bKFn;?fCB)4qczLpT7((|A(Vqo+U^u(YlY%Osr>H zW1RgUJ(q+3qhZHB7@iZyvC!?8j>BJuHjWcff4KGGG3hu_{Y~rSC=TpXI{Ga~9Jp8S zAScIaJHp4A&<*!-3>rH8(C9{+d0q$+4ib*>j&s%DwEFK^&O(p1s$-34{A11SVD4wC zz2ISe?>IJ%mm2?ASAoeQ*wOmmwr({3vHo|Qn4h<1;Kx7rFpMQ<{qHD(?zB`KcHh;3 zb=BpVbTHNijo-AL8;!qO)Sa2~Pme$DpNLVb{*wP}=qjAwVF!$fU)$S$$Nh7M#9{Rm`2#5dM+yI=F4`Jx-=8{D^d`1@&#r)*2UH=r6*$#5dM?o2&dypg1wk zcOmzr@sx4mVIKfY7Qqhdv%&qYyhWzne8{|I@f|(5B(EPr7|UxCg8fPT%aF%XaR}dw zp_d#b*2U^)+K-IJ_b0H!=d11fie4tF=E3&AgAl{tYq1&T{{sZ?+pQmV!$XE2aG>7F zA+On;P%k-KPNU&!+Mf#h%Gq1O?vcRv?9Mo6uCgbPpozB>@<|S!4;1yYxlSS`_~#eK zv$l3BHKXKx0PmTgQp_r-LK4g1U4 z8^eET+Fyxh`?$|07qAP3d2S2o;{5s#KXlk={jVXm-)HZLddV#zw>bC3bUc8_SuoCL z9|!zzBHnvLhn&!UD8$xJlqIi|Kqv(Y;rJG{e_n?(DinH__rtanj~SrFlT5bj%n4=(bqBNuUm zKM8h>;R0<(@c#zg2?5{M5`Q{Ga{K>?`|da^itPKhmb&J(+q7nMU9&FcfFg*JBngNZ zQE|U!U2}FZ$Hg308743RCg;q|m~%wT0VConiUBa;@0_|_Rkzw#%wfj4&2!J`Hq zI3hb=PkR7*iB&kf$J;;{4433c<({T^$S^e3sCn^3NH*eifnfL;KLZN?az#iWl41PcjzVo(#NQ{QQ;@p*}K=GaT2xHUsX} + * + * This software component is licensed by ST under Apache License, Version 2.0, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/Apache-2.0 + * + ****************************************************************************** + */ + +/** @addtogroup CMSIS + * @{ + */ + +/** @addtogroup stm32l4xx + * @{ + */ + +#ifndef __STM32L4xx_H +#define __STM32L4xx_H + +#ifdef __cplusplus + extern "C" { +#endif /* __cplusplus */ + +/** @addtogroup Library_configuration_section + * @{ + */ + +/** + * @brief STM32 Family + */ +#if !defined (STM32L4) +#define STM32L4 +#endif /* STM32L4 */ + +/* Uncomment the line below according to the target STM32L4 device used in your + application + */ + +#if !defined (STM32L412xx) && !defined (STM32L422xx) && \ + !defined (STM32L431xx) && !defined (STM32L432xx) && !defined (STM32L433xx) && !defined (STM32L442xx) && !defined (STM32L443xx) && \ + !defined (STM32L451xx) && !defined (STM32L452xx) && !defined (STM32L462xx) && \ + !defined (STM32L471xx) && !defined (STM32L475xx) && !defined (STM32L476xx) && !defined (STM32L485xx) && !defined (STM32L486xx) && \ + !defined (STM32L496xx) && !defined (STM32L4A6xx) && \ + !defined (STM32L4P5xx) && !defined (STM32L4Q5xx) && \ + !defined (STM32L4R5xx) && !defined (STM32L4R7xx) && !defined (STM32L4R9xx) && !defined (STM32L4S5xx) && !defined (STM32L4S7xx) && !defined (STM32L4S9xx) + /* #define STM32L412xx */ /*!< STM32L412xx Devices */ + /* #define STM32L422xx */ /*!< STM32L422xx Devices */ + /* #define STM32L431xx */ /*!< STM32L431xx Devices */ + /* #define STM32L432xx */ /*!< STM32L432xx Devices */ + /* #define STM32L433xx */ /*!< STM32L433xx Devices */ + /* #define STM32L442xx */ /*!< STM32L442xx Devices */ + /* #define STM32L443xx */ /*!< STM32L443xx Devices */ + /* #define STM32L451xx */ /*!< STM32L451xx Devices */ + /* #define STM32L452xx */ /*!< STM32L452xx Devices */ + /* #define STM32L462xx */ /*!< STM32L462xx Devices */ + /* #define STM32L471xx */ /*!< STM32L471xx Devices */ + /* #define STM32L475xx */ /*!< STM32L475xx Devices */ + /* #define STM32L476xx */ /*!< STM32L476xx Devices */ + /* #define STM32L485xx */ /*!< STM32L485xx Devices */ + /* #define STM32L486xx */ /*!< STM32L486xx Devices */ + /* #define STM32L496xx */ /*!< STM32L496xx Devices */ + /* #define STM32L4A6xx */ /*!< STM32L4A6xx Devices */ + /* #define STM32L4P5xx */ /*!< STM32L4Q5xx Devices */ + /* #define STM32L4R5xx */ /*!< STM32L4R5xx Devices */ + /* #define STM32L4R7xx */ /*!< STM32L4R7xx Devices */ + /* #define STM32L4R9xx */ /*!< STM32L4R9xx Devices */ + /* #define STM32L4S5xx */ /*!< STM32L4S5xx Devices */ + /* #define STM32L4S7xx */ /*!< STM32L4S7xx Devices */ + /* #define STM32L4S9xx */ /*!< STM32L4S9xx Devices */ +#endif + +/* Tip: To avoid modifying this file each time you need to switch between these + devices, you can define the device in your toolchain compiler preprocessor. + */ +#if !defined (USE_HAL_DRIVER) +/** + * @brief Comment the line below if you will not use the peripherals drivers. + In this case, these drivers will not be included and the application code will + be based on direct access to peripherals registers + */ + /*#define USE_HAL_DRIVER */ +#endif /* USE_HAL_DRIVER */ + +/** + * @brief CMSIS Device version number + */ +#define __STM32L4_CMSIS_VERSION_MAIN (0x01) /*!< [31:24] main version */ +#define __STM32L4_CMSIS_VERSION_SUB1 (0x07) /*!< [23:16] sub1 version */ +#define __STM32L4_CMSIS_VERSION_SUB2 (0x00) /*!< [15:8] sub2 version */ +#define __STM32L4_CMSIS_VERSION_RC (0x00) /*!< [7:0] release candidate */ +#define __STM32L4_CMSIS_VERSION ((__STM32L4_CMSIS_VERSION_MAIN << 24)\ + |(__STM32L4_CMSIS_VERSION_SUB1 << 16)\ + |(__STM32L4_CMSIS_VERSION_SUB2 << 8 )\ + |(__STM32L4_CMSIS_VERSION_RC)) + +/** + * @} + */ + +/** @addtogroup Device_Included + * @{ + */ + +#if defined(STM32L412xx) + #include "stm32l412xx.h" +#elif defined(STM32L422xx) + #include "stm32l422xx.h" +#elif defined(STM32L431xx) + #include "stm32l431xx.h" +#elif defined(STM32L432xx) + #include "stm32l432xx.h" +#elif defined(STM32L433xx) + #include "stm32l433xx.h" +#elif defined(STM32L442xx) + #include "stm32l442xx.h" +#elif defined(STM32L443xx) + #include "stm32l443xx.h" +#elif defined(STM32L451xx) + #include "stm32l451xx.h" +#elif defined(STM32L452xx) + #include "stm32l452xx.h" +#elif defined(STM32L462xx) + #include "stm32l462xx.h" +#elif defined(STM32L471xx) + #include "stm32l471xx.h" +#elif defined(STM32L475xx) + #include "stm32l475xx.h" +#elif defined(STM32L476xx) + #include "stm32l476xx.h" +#elif defined(STM32L485xx) + #include "stm32l485xx.h" +#elif defined(STM32L486xx) + #include "stm32l486xx.h" +#elif defined(STM32L496xx) + #include "stm32l496xx.h" +#elif defined(STM32L4A6xx) + #include "stm32l4a6xx.h" +#elif defined(STM32L4P5xx) + #include "stm32l4p5xx.h" +#elif defined(STM32L4Q5xx) + #include "stm32l4q5xx.h" +#elif defined(STM32L4R5xx) + #include "stm32l4r5xx.h" +#elif defined(STM32L4R7xx) + #include "stm32l4r7xx.h" +#elif defined(STM32L4R9xx) + #include "stm32l4r9xx.h" +#elif defined(STM32L4S5xx) + #include "stm32l4s5xx.h" +#elif defined(STM32L4S7xx) + #include "stm32l4s7xx.h" +#elif defined(STM32L4S9xx) + #include "stm32l4s9xx.h" +#else + #error "Please select first the target STM32L4xx device used in your application (in stm32l4xx.h file)" +#endif + +/** + * @} + */ + +/** @addtogroup Exported_types + * @{ + */ +typedef enum +{ + RESET = 0, + SET = !RESET +} FlagStatus, ITStatus; + +typedef enum +{ + DISABLE = 0, + ENABLE = !DISABLE +} FunctionalState; +#define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE)) + +typedef enum +{ + SUCCESS = 0, + ERROR = !SUCCESS +} ErrorStatus; + +/** + * @} + */ + + +/** @addtogroup Exported_macros + * @{ + */ +#define SET_BIT(REG, BIT) ((REG) |= (BIT)) + +#define CLEAR_BIT(REG, BIT) ((REG) &= ~(BIT)) + +#define READ_BIT(REG, BIT) ((REG) & (BIT)) + +#define CLEAR_REG(REG) ((REG) = (0x0)) + +#define WRITE_REG(REG, VAL) ((REG) = (VAL)) + +#define READ_REG(REG) ((REG)) + +#define MODIFY_REG(REG, CLEARMASK, SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) | (SETMASK))) + +#define POSITION_VAL(VAL) (__CLZ(__RBIT(VAL))) + + +/** + * @} + */ + +#if defined (USE_HAL_DRIVER) + #include "stm32l4xx_hal.h" +#endif /* USE_HAL_DRIVER */ + +#ifdef __cplusplus +} +#endif /* __cplusplus */ + +#endif /* __STM32L4xx_H */ +/** + * @} + */ + +/** + * @} + */ + + + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h b/RealOne/Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h new file mode 100644 index 0000000..00166a5 --- /dev/null +++ b/RealOne/Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h @@ -0,0 +1,107 @@ +/** + ****************************************************************************** + * @file system_stm32l4xx.h + * @author MCD Application Team + * @brief CMSIS Cortex-M4 Device System Source File for STM32L4xx devices. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Apache License, Version 2.0, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/Apache-2.0 + * + ****************************************************************************** + */ + +/** @addtogroup CMSIS + * @{ + */ + +/** @addtogroup stm32l4xx_system + * @{ + */ + +/** + * @brief Define to prevent recursive inclusion + */ +#ifndef __SYSTEM_STM32L4XX_H +#define __SYSTEM_STM32L4XX_H + +#ifdef __cplusplus + extern "C" { +#endif + +/** @addtogroup STM32L4xx_System_Includes + * @{ + */ + +/** + * @} + */ + + +/** @addtogroup STM32L4xx_System_Exported_Variables + * @{ + */ + /* The SystemCoreClock variable is updated in three ways: + 1) by calling CMSIS function SystemCoreClockUpdate() + 2) by calling HAL API function HAL_RCC_GetSysClockFreq() + 3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency + Note: If you use this function to configure the system clock; then there + is no need to call the 2 first functions listed above, since SystemCoreClock + variable is updated automatically. + */ +extern uint32_t SystemCoreClock; /*!< System Clock Frequency (Core Clock) */ + +extern const uint8_t AHBPrescTable[16]; /*!< AHB prescalers table values */ +extern const uint8_t APBPrescTable[8]; /*!< APB prescalers table values */ +extern const uint32_t MSIRangeTable[12]; /*!< MSI ranges table values */ + +/** + * @} + */ + +/** @addtogroup STM32L4xx_System_Exported_Constants + * @{ + */ + +/** + * @} + */ + +/** @addtogroup STM32L4xx_System_Exported_Macros + * @{ + */ + +/** + * @} + */ + +/** @addtogroup STM32L4xx_System_Exported_Functions + * @{ + */ + +extern void SystemInit(void); +extern void SystemCoreClockUpdate(void); +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /*__SYSTEM_STM32L4XX_H */ + +/** + * @} + */ + +/** + * @} + */ +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/CMSIS/Include/cmsis_armcc.h b/RealOne/Drivers/CMSIS/Include/cmsis_armcc.h new file mode 100644 index 0000000..59f173a --- /dev/null +++ b/RealOne/Drivers/CMSIS/Include/cmsis_armcc.h @@ -0,0 +1,894 @@ +/**************************************************************************//** + * @file cmsis_armcc.h + * @brief CMSIS compiler ARMCC (Arm Compiler 5) header file + * @version V5.1.0 + * @date 08. May 2019 + ******************************************************************************/ +/* + * Copyright (c) 2009-2019 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#ifndef __CMSIS_ARMCC_H +#define __CMSIS_ARMCC_H + + +#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 400677) + #error "Please use Arm Compiler Toolchain V4.0.677 or later!" +#endif + +/* CMSIS compiler control architecture macros */ +#if ((defined (__TARGET_ARCH_6_M ) && (__TARGET_ARCH_6_M == 1)) || \ + (defined (__TARGET_ARCH_6S_M ) && (__TARGET_ARCH_6S_M == 1)) ) + #define __ARM_ARCH_6M__ 1 +#endif + +#if (defined (__TARGET_ARCH_7_M ) && (__TARGET_ARCH_7_M == 1)) + #define __ARM_ARCH_7M__ 1 +#endif + +#if (defined (__TARGET_ARCH_7E_M) && (__TARGET_ARCH_7E_M == 1)) + #define __ARM_ARCH_7EM__ 1 +#endif + + /* __ARM_ARCH_8M_BASE__ not applicable */ + /* __ARM_ARCH_8M_MAIN__ not applicable */ + +/* CMSIS compiler control DSP macros */ +#if ((defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) + #define __ARM_FEATURE_DSP 1 +#endif + +/* CMSIS compiler specific defines */ +#ifndef __ASM + #define __ASM __asm +#endif +#ifndef __INLINE + #define __INLINE __inline +#endif +#ifndef __STATIC_INLINE + #define __STATIC_INLINE static __inline +#endif +#ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE static __forceinline +#endif +#ifndef __NO_RETURN + #define __NO_RETURN __declspec(noreturn) +#endif +#ifndef __USED + #define __USED __attribute__((used)) +#endif +#ifndef __WEAK + #define __WEAK __attribute__((weak)) +#endif +#ifndef __PACKED + #define __PACKED __attribute__((packed)) +#endif +#ifndef __PACKED_STRUCT + #define __PACKED_STRUCT __packed struct +#endif +#ifndef __PACKED_UNION + #define __PACKED_UNION __packed union +#endif +#ifndef __UNALIGNED_UINT32 /* deprecated */ + #define __UNALIGNED_UINT32(x) (*((__packed uint32_t *)(x))) +#endif +#ifndef __UNALIGNED_UINT16_WRITE + #define __UNALIGNED_UINT16_WRITE(addr, val) ((*((__packed uint16_t *)(addr))) = (val)) +#endif +#ifndef __UNALIGNED_UINT16_READ + #define __UNALIGNED_UINT16_READ(addr) (*((const __packed uint16_t *)(addr))) +#endif +#ifndef __UNALIGNED_UINT32_WRITE + #define __UNALIGNED_UINT32_WRITE(addr, val) ((*((__packed uint32_t *)(addr))) = (val)) +#endif +#ifndef __UNALIGNED_UINT32_READ + #define __UNALIGNED_UINT32_READ(addr) (*((const __packed uint32_t *)(addr))) +#endif +#ifndef __ALIGNED + #define __ALIGNED(x) __attribute__((aligned(x))) +#endif +#ifndef __RESTRICT + #define __RESTRICT __restrict +#endif +#ifndef __COMPILER_BARRIER + #define __COMPILER_BARRIER() __memory_changed() +#endif + +/* ######################### Startup and Lowlevel Init ######################## */ + +#ifndef __PROGRAM_START +#define __PROGRAM_START __main +#endif + +#ifndef __INITIAL_SP +#define __INITIAL_SP Image$$ARM_LIB_STACK$$ZI$$Limit +#endif + +#ifndef __STACK_LIMIT +#define __STACK_LIMIT Image$$ARM_LIB_STACK$$ZI$$Base +#endif + +#ifndef __VECTOR_TABLE +#define __VECTOR_TABLE __Vectors +#endif + +#ifndef __VECTOR_TABLE_ATTRIBUTE +#define __VECTOR_TABLE_ATTRIBUTE __attribute((used, section("RESET"))) +#endif + +/* ########################### Core Function Access ########################### */ +/** \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions + @{ + */ + +/** + \brief Enable IRQ Interrupts + \details Enables IRQ interrupts by clearing the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +/* intrinsic void __enable_irq(); */ + + +/** + \brief Disable IRQ Interrupts + \details Disables IRQ interrupts by setting the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +/* intrinsic void __disable_irq(); */ + +/** + \brief Get Control Register + \details Returns the content of the Control Register. + \return Control Register value + */ +__STATIC_INLINE uint32_t __get_CONTROL(void) +{ + register uint32_t __regControl __ASM("control"); + return(__regControl); +} + + +/** + \brief Set Control Register + \details Writes the given value to the Control Register. + \param [in] control Control Register value to set + */ +__STATIC_INLINE void __set_CONTROL(uint32_t control) +{ + register uint32_t __regControl __ASM("control"); + __regControl = control; +} + + +/** + \brief Get IPSR Register + \details Returns the content of the IPSR Register. + \return IPSR Register value + */ +__STATIC_INLINE uint32_t __get_IPSR(void) +{ + register uint32_t __regIPSR __ASM("ipsr"); + return(__regIPSR); +} + + +/** + \brief Get APSR Register + \details Returns the content of the APSR Register. + \return APSR Register value + */ +__STATIC_INLINE uint32_t __get_APSR(void) +{ + register uint32_t __regAPSR __ASM("apsr"); + return(__regAPSR); +} + + +/** + \brief Get xPSR Register + \details Returns the content of the xPSR Register. + \return xPSR Register value + */ +__STATIC_INLINE uint32_t __get_xPSR(void) +{ + register uint32_t __regXPSR __ASM("xpsr"); + return(__regXPSR); +} + + +/** + \brief Get Process Stack Pointer + \details Returns the current value of the Process Stack Pointer (PSP). + \return PSP Register value + */ +__STATIC_INLINE uint32_t __get_PSP(void) +{ + register uint32_t __regProcessStackPointer __ASM("psp"); + return(__regProcessStackPointer); +} + + +/** + \brief Set Process Stack Pointer + \details Assigns the given value to the Process Stack Pointer (PSP). + \param [in] topOfProcStack Process Stack Pointer value to set + */ +__STATIC_INLINE void __set_PSP(uint32_t topOfProcStack) +{ + register uint32_t __regProcessStackPointer __ASM("psp"); + __regProcessStackPointer = topOfProcStack; +} + + +/** + \brief Get Main Stack Pointer + \details Returns the current value of the Main Stack Pointer (MSP). + \return MSP Register value + */ +__STATIC_INLINE uint32_t __get_MSP(void) +{ + register uint32_t __regMainStackPointer __ASM("msp"); + return(__regMainStackPointer); +} + + +/** + \brief Set Main Stack Pointer + \details Assigns the given value to the Main Stack Pointer (MSP). + \param [in] topOfMainStack Main Stack Pointer value to set + */ +__STATIC_INLINE void __set_MSP(uint32_t topOfMainStack) +{ + register uint32_t __regMainStackPointer __ASM("msp"); + __regMainStackPointer = topOfMainStack; +} + + +/** + \brief Get Priority Mask + \details Returns the current state of the priority mask bit from the Priority Mask Register. + \return Priority Mask value + */ +__STATIC_INLINE uint32_t __get_PRIMASK(void) +{ + register uint32_t __regPriMask __ASM("primask"); + return(__regPriMask); +} + + +/** + \brief Set Priority Mask + \details Assigns the given value to the Priority Mask Register. + \param [in] priMask Priority Mask + */ +__STATIC_INLINE void __set_PRIMASK(uint32_t priMask) +{ + register uint32_t __regPriMask __ASM("primask"); + __regPriMask = (priMask); +} + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) + +/** + \brief Enable FIQ + \details Enables FIQ interrupts by clearing the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +#define __enable_fault_irq __enable_fiq + + +/** + \brief Disable FIQ + \details Disables FIQ interrupts by setting the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +#define __disable_fault_irq __disable_fiq + + +/** + \brief Get Base Priority + \details Returns the current value of the Base Priority register. + \return Base Priority register value + */ +__STATIC_INLINE uint32_t __get_BASEPRI(void) +{ + register uint32_t __regBasePri __ASM("basepri"); + return(__regBasePri); +} + + +/** + \brief Set Base Priority + \details Assigns the given value to the Base Priority register. + \param [in] basePri Base Priority value to set + */ +__STATIC_INLINE void __set_BASEPRI(uint32_t basePri) +{ + register uint32_t __regBasePri __ASM("basepri"); + __regBasePri = (basePri & 0xFFU); +} + + +/** + \brief Set Base Priority with condition + \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled, + or the new value increases the BASEPRI priority level. + \param [in] basePri Base Priority value to set + */ +__STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri) +{ + register uint32_t __regBasePriMax __ASM("basepri_max"); + __regBasePriMax = (basePri & 0xFFU); +} + + +/** + \brief Get Fault Mask + \details Returns the current value of the Fault Mask register. + \return Fault Mask register value + */ +__STATIC_INLINE uint32_t __get_FAULTMASK(void) +{ + register uint32_t __regFaultMask __ASM("faultmask"); + return(__regFaultMask); +} + + +/** + \brief Set Fault Mask + \details Assigns the given value to the Fault Mask register. + \param [in] faultMask Fault Mask value to set + */ +__STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask) +{ + register uint32_t __regFaultMask __ASM("faultmask"); + __regFaultMask = (faultMask & (uint32_t)1U); +} + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) */ + + +/** + \brief Get FPSCR + \details Returns the current value of the Floating Point Status/Control register. + \return Floating Point Status/Control register value + */ +__STATIC_INLINE uint32_t __get_FPSCR(void) +{ +#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) + register uint32_t __regfpscr __ASM("fpscr"); + return(__regfpscr); +#else + return(0U); +#endif +} + + +/** + \brief Set FPSCR + \details Assigns the given value to the Floating Point Status/Control register. + \param [in] fpscr Floating Point Status/Control value to set + */ +__STATIC_INLINE void __set_FPSCR(uint32_t fpscr) +{ +#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) + register uint32_t __regfpscr __ASM("fpscr"); + __regfpscr = (fpscr); +#else + (void)fpscr; +#endif +} + + +/*@} end of CMSIS_Core_RegAccFunctions */ + + +/* ########################## Core Instruction Access ######################### */ +/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface + Access to dedicated instructions + @{ +*/ + +/** + \brief No Operation + \details No Operation does nothing. This instruction can be used for code alignment purposes. + */ +#define __NOP __nop + + +/** + \brief Wait For Interrupt + \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs. + */ +#define __WFI __wfi + + +/** + \brief Wait For Event + \details Wait For Event is a hint instruction that permits the processor to enter + a low-power state until one of a number of events occurs. + */ +#define __WFE __wfe + + +/** + \brief Send Event + \details Send Event is a hint instruction. It causes an event to be signaled to the CPU. + */ +#define __SEV __sev + + +/** + \brief Instruction Synchronization Barrier + \details Instruction Synchronization Barrier flushes the pipeline in the processor, + so that all instructions following the ISB are fetched from cache or memory, + after the instruction has been completed. + */ +#define __ISB() do {\ + __schedule_barrier();\ + __isb(0xF);\ + __schedule_barrier();\ + } while (0U) + +/** + \brief Data Synchronization Barrier + \details Acts as a special kind of Data Memory Barrier. + It completes when all explicit memory accesses before this instruction complete. + */ +#define __DSB() do {\ + __schedule_barrier();\ + __dsb(0xF);\ + __schedule_barrier();\ + } while (0U) + +/** + \brief Data Memory Barrier + \details Ensures the apparent order of the explicit memory operations before + and after the instruction, without ensuring their completion. + */ +#define __DMB() do {\ + __schedule_barrier();\ + __dmb(0xF);\ + __schedule_barrier();\ + } while (0U) + + +/** + \brief Reverse byte order (32 bit) + \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412. + \param [in] value Value to reverse + \return Reversed value + */ +#define __REV __rev + + +/** + \brief Reverse byte order (16 bit) + \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856. + \param [in] value Value to reverse + \return Reversed value + */ +#ifndef __NO_EMBEDDED_ASM +__attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value) +{ + rev16 r0, r0 + bx lr +} +#endif + + +/** + \brief Reverse byte order (16 bit) + \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000. + \param [in] value Value to reverse + \return Reversed value + */ +#ifndef __NO_EMBEDDED_ASM +__attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int16_t __REVSH(int16_t value) +{ + revsh r0, r0 + bx lr +} +#endif + + +/** + \brief Rotate Right in unsigned value (32 bit) + \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits. + \param [in] op1 Value to rotate + \param [in] op2 Number of Bits to rotate + \return Rotated value + */ +#define __ROR __ror + + +/** + \brief Breakpoint + \details Causes the processor to enter Debug state. + Debug tools can use this to investigate system state when the instruction at a particular address is reached. + \param [in] value is ignored by the processor. + If required, a debugger can use it to store additional information about the breakpoint. + */ +#define __BKPT(value) __breakpoint(value) + + +/** + \brief Reverse bit order of value + \details Reverses the bit order of the given value. + \param [in] value Value to reverse + \return Reversed value + */ +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) + #define __RBIT __rbit +#else +__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value) +{ + uint32_t result; + uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */ + + result = value; /* r will be reversed bits of v; first get LSB of v */ + for (value >>= 1U; value != 0U; value >>= 1U) + { + result <<= 1U; + result |= value & 1U; + s--; + } + result <<= s; /* shift when v's highest bits are zero */ + return result; +} +#endif + + +/** + \brief Count leading zeros + \details Counts the number of leading zeros of a data value. + \param [in] value Value to count the leading zeros + \return number of leading zeros in value + */ +#define __CLZ __clz + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) + +/** + \brief LDR Exclusive (8 bit) + \details Executes a exclusive LDR instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020) + #define __LDREXB(ptr) ((uint8_t ) __ldrex(ptr)) +#else + #define __LDREXB(ptr) _Pragma("push") _Pragma("diag_suppress 3731") ((uint8_t ) __ldrex(ptr)) _Pragma("pop") +#endif + + +/** + \brief LDR Exclusive (16 bit) + \details Executes a exclusive LDR instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020) + #define __LDREXH(ptr) ((uint16_t) __ldrex(ptr)) +#else + #define __LDREXH(ptr) _Pragma("push") _Pragma("diag_suppress 3731") ((uint16_t) __ldrex(ptr)) _Pragma("pop") +#endif + + +/** + \brief LDR Exclusive (32 bit) + \details Executes a exclusive LDR instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020) + #define __LDREXW(ptr) ((uint32_t ) __ldrex(ptr)) +#else + #define __LDREXW(ptr) _Pragma("push") _Pragma("diag_suppress 3731") ((uint32_t ) __ldrex(ptr)) _Pragma("pop") +#endif + + +/** + \brief STR Exclusive (8 bit) + \details Executes a exclusive STR instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020) + #define __STREXB(value, ptr) __strex(value, ptr) +#else + #define __STREXB(value, ptr) _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr) _Pragma("pop") +#endif + + +/** + \brief STR Exclusive (16 bit) + \details Executes a exclusive STR instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020) + #define __STREXH(value, ptr) __strex(value, ptr) +#else + #define __STREXH(value, ptr) _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr) _Pragma("pop") +#endif + + +/** + \brief STR Exclusive (32 bit) + \details Executes a exclusive STR instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020) + #define __STREXW(value, ptr) __strex(value, ptr) +#else + #define __STREXW(value, ptr) _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr) _Pragma("pop") +#endif + + +/** + \brief Remove the exclusive lock + \details Removes the exclusive lock which is created by LDREX. + */ +#define __CLREX __clrex + + +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (1..32) + \return Saturated value + */ +#define __SSAT __ssat + + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (0..31) + \return Saturated value + */ +#define __USAT __usat + + +/** + \brief Rotate Right with Extend (32 bit) + \details Moves each bit of a bitstring right by one bit. + The carry input is shifted in at the left end of the bitstring. + \param [in] value Value to rotate + \return Rotated value + */ +#ifndef __NO_EMBEDDED_ASM +__attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint32_t value) +{ + rrx r0, r0 + bx lr +} +#endif + + +/** + \brief LDRT Unprivileged (8 bit) + \details Executes a Unprivileged LDRT instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +#define __LDRBT(ptr) ((uint8_t ) __ldrt(ptr)) + + +/** + \brief LDRT Unprivileged (16 bit) + \details Executes a Unprivileged LDRT instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +#define __LDRHT(ptr) ((uint16_t) __ldrt(ptr)) + + +/** + \brief LDRT Unprivileged (32 bit) + \details Executes a Unprivileged LDRT instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +#define __LDRT(ptr) ((uint32_t ) __ldrt(ptr)) + + +/** + \brief STRT Unprivileged (8 bit) + \details Executes a Unprivileged STRT instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +#define __STRBT(value, ptr) __strt(value, ptr) + + +/** + \brief STRT Unprivileged (16 bit) + \details Executes a Unprivileged STRT instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +#define __STRHT(value, ptr) __strt(value, ptr) + + +/** + \brief STRT Unprivileged (32 bit) + \details Executes a Unprivileged STRT instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +#define __STRT(value, ptr) __strt(value, ptr) + +#else /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) */ + +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (1..32) + \return Saturated value + */ +__attribute__((always_inline)) __STATIC_INLINE int32_t __SSAT(int32_t val, uint32_t sat) +{ + if ((sat >= 1U) && (sat <= 32U)) + { + const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U); + const int32_t min = -1 - max ; + if (val > max) + { + return max; + } + else if (val < min) + { + return min; + } + } + return val; +} + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (0..31) + \return Saturated value + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __USAT(int32_t val, uint32_t sat) +{ + if (sat <= 31U) + { + const uint32_t max = ((1U << sat) - 1U); + if (val > (int32_t)max) + { + return max; + } + else if (val < 0) + { + return 0U; + } + } + return (uint32_t)val; +} + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) */ + +/*@}*/ /* end of group CMSIS_Core_InstructionInterface */ + + +/* ################### Compiler specific Intrinsics ########################### */ +/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics + Access to dedicated SIMD instructions + @{ +*/ + +#if ((defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) + +#define __SADD8 __sadd8 +#define __QADD8 __qadd8 +#define __SHADD8 __shadd8 +#define __UADD8 __uadd8 +#define __UQADD8 __uqadd8 +#define __UHADD8 __uhadd8 +#define __SSUB8 __ssub8 +#define __QSUB8 __qsub8 +#define __SHSUB8 __shsub8 +#define __USUB8 __usub8 +#define __UQSUB8 __uqsub8 +#define __UHSUB8 __uhsub8 +#define __SADD16 __sadd16 +#define __QADD16 __qadd16 +#define __SHADD16 __shadd16 +#define __UADD16 __uadd16 +#define __UQADD16 __uqadd16 +#define __UHADD16 __uhadd16 +#define __SSUB16 __ssub16 +#define __QSUB16 __qsub16 +#define __SHSUB16 __shsub16 +#define __USUB16 __usub16 +#define __UQSUB16 __uqsub16 +#define __UHSUB16 __uhsub16 +#define __SASX __sasx +#define __QASX __qasx +#define __SHASX __shasx +#define __UASX __uasx +#define __UQASX __uqasx +#define __UHASX __uhasx +#define __SSAX __ssax +#define __QSAX __qsax +#define __SHSAX __shsax +#define __USAX __usax +#define __UQSAX __uqsax +#define __UHSAX __uhsax +#define __USAD8 __usad8 +#define __USADA8 __usada8 +#define __SSAT16 __ssat16 +#define __USAT16 __usat16 +#define __UXTB16 __uxtb16 +#define __UXTAB16 __uxtab16 +#define __SXTB16 __sxtb16 +#define __SXTAB16 __sxtab16 +#define __SMUAD __smuad +#define __SMUADX __smuadx +#define __SMLAD __smlad +#define __SMLADX __smladx +#define __SMLALD __smlald +#define __SMLALDX __smlaldx +#define __SMUSD __smusd +#define __SMUSDX __smusdx +#define __SMLSD __smlsd +#define __SMLSDX __smlsdx +#define __SMLSLD __smlsld +#define __SMLSLDX __smlsldx +#define __SEL __sel +#define __QADD __qadd +#define __QSUB __qsub + +#define __PKHBT(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0x0000FFFFUL) | \ + ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL) ) + +#define __PKHTB(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0xFFFF0000UL) | \ + ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL) ) + +#define __SMMLA(ARG1,ARG2,ARG3) ( (int32_t)((((int64_t)(ARG1) * (ARG2)) + \ + ((int64_t)(ARG3) << 32U) ) >> 32U)) + +#endif /* ((defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) */ +/*@} end of group CMSIS_SIMD_intrinsics */ + + +#endif /* __CMSIS_ARMCC_H */ diff --git a/RealOne/Drivers/CMSIS/Include/cmsis_armclang.h b/RealOne/Drivers/CMSIS/Include/cmsis_armclang.h new file mode 100644 index 0000000..e917f35 --- /dev/null +++ b/RealOne/Drivers/CMSIS/Include/cmsis_armclang.h @@ -0,0 +1,1444 @@ +/**************************************************************************//** + * @file cmsis_armclang.h + * @brief CMSIS compiler armclang (Arm Compiler 6) header file + * @version V5.2.0 + * @date 08. May 2019 + ******************************************************************************/ +/* + * Copyright (c) 2009-2019 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +/*lint -esym(9058, IRQn)*/ /* disable MISRA 2012 Rule 2.4 for IRQn */ + +#ifndef __CMSIS_ARMCLANG_H +#define __CMSIS_ARMCLANG_H + +#pragma clang system_header /* treat file as system include file */ + +#ifndef __ARM_COMPAT_H +#include /* Compatibility header for Arm Compiler 5 intrinsics */ +#endif + +/* CMSIS compiler specific defines */ +#ifndef __ASM + #define __ASM __asm +#endif +#ifndef __INLINE + #define __INLINE __inline +#endif +#ifndef __STATIC_INLINE + #define __STATIC_INLINE static __inline +#endif +#ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __attribute__((always_inline)) static __inline +#endif +#ifndef __NO_RETURN + #define __NO_RETURN __attribute__((__noreturn__)) +#endif +#ifndef __USED + #define __USED __attribute__((used)) +#endif +#ifndef __WEAK + #define __WEAK __attribute__((weak)) +#endif +#ifndef __PACKED + #define __PACKED __attribute__((packed, aligned(1))) +#endif +#ifndef __PACKED_STRUCT + #define __PACKED_STRUCT struct __attribute__((packed, aligned(1))) +#endif +#ifndef __PACKED_UNION + #define __PACKED_UNION union __attribute__((packed, aligned(1))) +#endif +#ifndef __UNALIGNED_UINT32 /* deprecated */ + #pragma clang diagnostic push + #pragma clang diagnostic ignored "-Wpacked" +/*lint -esym(9058, T_UINT32)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32 */ + struct __attribute__((packed)) T_UINT32 { uint32_t v; }; + #pragma clang diagnostic pop + #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) +#endif +#ifndef __UNALIGNED_UINT16_WRITE + #pragma clang diagnostic push + #pragma clang diagnostic ignored "-Wpacked" +/*lint -esym(9058, T_UINT16_WRITE)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT16_WRITE */ + __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; + #pragma clang diagnostic pop + #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val)) +#endif +#ifndef __UNALIGNED_UINT16_READ + #pragma clang diagnostic push + #pragma clang diagnostic ignored "-Wpacked" +/*lint -esym(9058, T_UINT16_READ)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT16_READ */ + __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; + #pragma clang diagnostic pop + #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) +#endif +#ifndef __UNALIGNED_UINT32_WRITE + #pragma clang diagnostic push + #pragma clang diagnostic ignored "-Wpacked" +/*lint -esym(9058, T_UINT32_WRITE)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32_WRITE */ + __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; + #pragma clang diagnostic pop + #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) +#endif +#ifndef __UNALIGNED_UINT32_READ + #pragma clang diagnostic push + #pragma clang diagnostic ignored "-Wpacked" +/*lint -esym(9058, T_UINT32_READ)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32_READ */ + __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; + #pragma clang diagnostic pop + #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) +#endif +#ifndef __ALIGNED + #define __ALIGNED(x) __attribute__((aligned(x))) +#endif +#ifndef __RESTRICT + #define __RESTRICT __restrict +#endif +#ifndef __COMPILER_BARRIER + #define __COMPILER_BARRIER() __ASM volatile("":::"memory") +#endif + +/* ######################### Startup and Lowlevel Init ######################## */ + +#ifndef __PROGRAM_START +#define __PROGRAM_START __main +#endif + +#ifndef __INITIAL_SP +#define __INITIAL_SP Image$$ARM_LIB_STACK$$ZI$$Limit +#endif + +#ifndef __STACK_LIMIT +#define __STACK_LIMIT Image$$ARM_LIB_STACK$$ZI$$Base +#endif + +#ifndef __VECTOR_TABLE +#define __VECTOR_TABLE __Vectors +#endif + +#ifndef __VECTOR_TABLE_ATTRIBUTE +#define __VECTOR_TABLE_ATTRIBUTE __attribute((used, section("RESET"))) +#endif + +/* ########################### Core Function Access ########################### */ +/** \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions + @{ + */ + +/** + \brief Enable IRQ Interrupts + \details Enables IRQ interrupts by clearing the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +/* intrinsic void __enable_irq(); see arm_compat.h */ + + +/** + \brief Disable IRQ Interrupts + \details Disables IRQ interrupts by setting the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +/* intrinsic void __disable_irq(); see arm_compat.h */ + + +/** + \brief Get Control Register + \details Returns the content of the Control Register. + \return Control Register value + */ +__STATIC_FORCEINLINE uint32_t __get_CONTROL(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, control" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Control Register (non-secure) + \details Returns the content of the non-secure Control Register when in secure mode. + \return non-secure Control Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, control_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Control Register + \details Writes the given value to the Control Register. + \param [in] control Control Register value to set + */ +__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control) +{ + __ASM volatile ("MSR control, %0" : : "r" (control) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Control Register (non-secure) + \details Writes the given value to the non-secure Control Register when in secure state. + \param [in] control Control Register value to set + */ +__STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control) +{ + __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory"); +} +#endif + + +/** + \brief Get IPSR Register + \details Returns the content of the IPSR Register. + \return IPSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_IPSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, ipsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get APSR Register + \details Returns the content of the APSR Register. + \return APSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_APSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, apsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get xPSR Register + \details Returns the content of the xPSR Register. + \return xPSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_xPSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, xpsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get Process Stack Pointer + \details Returns the current value of the Process Stack Pointer (PSP). + \return PSP Register value + */ +__STATIC_FORCEINLINE uint32_t __get_PSP(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, psp" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Process Stack Pointer (non-secure) + \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure state. + \return PSP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, psp_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Process Stack Pointer + \details Assigns the given value to the Process Stack Pointer (PSP). + \param [in] topOfProcStack Process Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack) +{ + __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : ); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Process Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure state. + \param [in] topOfProcStack Process Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack) +{ + __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : ); +} +#endif + + +/** + \brief Get Main Stack Pointer + \details Returns the current value of the Main Stack Pointer (MSP). + \return MSP Register value + */ +__STATIC_FORCEINLINE uint32_t __get_MSP(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, msp" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Main Stack Pointer (non-secure) + \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure state. + \return MSP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, msp_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Main Stack Pointer + \details Assigns the given value to the Main Stack Pointer (MSP). + \param [in] topOfMainStack Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack) +{ + __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : ); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Main Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state. + \param [in] topOfMainStack Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack) +{ + __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : ); +} +#endif + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Stack Pointer (non-secure) + \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state. + \return SP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, sp_ns" : "=r" (result) ); + return(result); +} + + +/** + \brief Set Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state. + \param [in] topOfStack Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack) +{ + __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : ); +} +#endif + + +/** + \brief Get Priority Mask + \details Returns the current state of the priority mask bit from the Priority Mask Register. + \return Priority Mask value + */ +__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, primask" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Priority Mask (non-secure) + \details Returns the current state of the non-secure priority mask bit from the Priority Mask Register when in secure state. + \return Priority Mask value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, primask_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Priority Mask + \details Assigns the given value to the Priority Mask Register. + \param [in] priMask Priority Mask + */ +__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask) +{ + __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Priority Mask (non-secure) + \details Assigns the given value to the non-secure Priority Mask Register when in secure state. + \param [in] priMask Priority Mask + */ +__STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask) +{ + __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory"); +} +#endif + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) +/** + \brief Enable FIQ + \details Enables FIQ interrupts by clearing the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +#define __enable_fault_irq __enable_fiq /* see arm_compat.h */ + + +/** + \brief Disable FIQ + \details Disables FIQ interrupts by setting the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +#define __disable_fault_irq __disable_fiq /* see arm_compat.h */ + + +/** + \brief Get Base Priority + \details Returns the current value of the Base Priority register. + \return Base Priority register value + */ +__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, basepri" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Base Priority (non-secure) + \details Returns the current value of the non-secure Base Priority register when in secure state. + \return Base Priority register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Base Priority + \details Assigns the given value to the Base Priority register. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri) +{ + __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Base Priority (non-secure) + \details Assigns the given value to the non-secure Base Priority register when in secure state. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri) +{ + __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory"); +} +#endif + + +/** + \brief Set Base Priority with condition + \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled, + or the new value increases the BASEPRI priority level. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri) +{ + __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory"); +} + + +/** + \brief Get Fault Mask + \details Returns the current value of the Fault Mask register. + \return Fault Mask register value + */ +__STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, faultmask" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Fault Mask (non-secure) + \details Returns the current value of the non-secure Fault Mask register when in secure state. + \return Fault Mask register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Fault Mask + \details Assigns the given value to the Fault Mask register. + \param [in] faultMask Fault Mask value to set + */ +__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask) +{ + __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Fault Mask (non-secure) + \details Assigns the given value to the non-secure Fault Mask register when in secure state. + \param [in] faultMask Fault Mask value to set + */ +__STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask) +{ + __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory"); +} +#endif + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) + +/** + \brief Get Process Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always in non-secure + mode. + + \details Returns the current value of the Process Stack Pointer Limit (PSPLIM). + \return PSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __get_PSPLIM(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, psplim" : "=r" (result) ); + return result; +#endif +} + +#if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Process Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always in non-secure + mode. + + \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state. + \return PSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, psplim_ns" : "=r" (result) ); + return result; +#endif +} +#endif + + +/** + \brief Set Process Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored in non-secure + mode. + + \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM). + \param [in] ProcStackPtrLimit Process Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + (void)ProcStackPtrLimit; +#else + __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit)); +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Process Stack Pointer (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored in non-secure + mode. + + \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state. + \param [in] ProcStackPtrLimit Process Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + (void)ProcStackPtrLimit; +#else + __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit)); +#endif +} +#endif + + +/** + \brief Get Main Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always. + + \details Returns the current value of the Main Stack Pointer Limit (MSPLIM). + \return MSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __get_MSPLIM(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, msplim" : "=r" (result) ); + return result; +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Main Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always. + + \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in secure state. + \return MSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) ); + return result; +#endif +} +#endif + + +/** + \brief Set Main Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored. + + \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM). + \param [in] MainStackPtrLimit Main Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + (void)MainStackPtrLimit; +#else + __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit)); +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Main Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored. + + \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secure state. + \param [in] MainStackPtrLimit Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + (void)MainStackPtrLimit; +#else + __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit)); +#endif +} +#endif + +#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + +/** + \brief Get FPSCR + \details Returns the current value of the Floating Point Status/Control register. + \return Floating Point Status/Control register value + */ +#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) +#define __get_FPSCR (uint32_t)__builtin_arm_get_fpscr +#else +#define __get_FPSCR() ((uint32_t)0U) +#endif + +/** + \brief Set FPSCR + \details Assigns the given value to the Floating Point Status/Control register. + \param [in] fpscr Floating Point Status/Control value to set + */ +#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) +#define __set_FPSCR __builtin_arm_set_fpscr +#else +#define __set_FPSCR(x) ((void)(x)) +#endif + + +/*@} end of CMSIS_Core_RegAccFunctions */ + + +/* ########################## Core Instruction Access ######################### */ +/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface + Access to dedicated instructions + @{ +*/ + +/* Define macros for porting to both thumb1 and thumb2. + * For thumb1, use low register (r0-r7), specified by constraint "l" + * Otherwise, use general registers, specified by constraint "r" */ +#if defined (__thumb__) && !defined (__thumb2__) +#define __CMSIS_GCC_OUT_REG(r) "=l" (r) +#define __CMSIS_GCC_RW_REG(r) "+l" (r) +#define __CMSIS_GCC_USE_REG(r) "l" (r) +#else +#define __CMSIS_GCC_OUT_REG(r) "=r" (r) +#define __CMSIS_GCC_RW_REG(r) "+r" (r) +#define __CMSIS_GCC_USE_REG(r) "r" (r) +#endif + +/** + \brief No Operation + \details No Operation does nothing. This instruction can be used for code alignment purposes. + */ +#define __NOP __builtin_arm_nop + +/** + \brief Wait For Interrupt + \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs. + */ +#define __WFI __builtin_arm_wfi + + +/** + \brief Wait For Event + \details Wait For Event is a hint instruction that permits the processor to enter + a low-power state until one of a number of events occurs. + */ +#define __WFE __builtin_arm_wfe + + +/** + \brief Send Event + \details Send Event is a hint instruction. It causes an event to be signaled to the CPU. + */ +#define __SEV __builtin_arm_sev + + +/** + \brief Instruction Synchronization Barrier + \details Instruction Synchronization Barrier flushes the pipeline in the processor, + so that all instructions following the ISB are fetched from cache or memory, + after the instruction has been completed. + */ +#define __ISB() __builtin_arm_isb(0xF) + +/** + \brief Data Synchronization Barrier + \details Acts as a special kind of Data Memory Barrier. + It completes when all explicit memory accesses before this instruction complete. + */ +#define __DSB() __builtin_arm_dsb(0xF) + + +/** + \brief Data Memory Barrier + \details Ensures the apparent order of the explicit memory operations before + and after the instruction, without ensuring their completion. + */ +#define __DMB() __builtin_arm_dmb(0xF) + + +/** + \brief Reverse byte order (32 bit) + \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412. + \param [in] value Value to reverse + \return Reversed value + */ +#define __REV(value) __builtin_bswap32(value) + + +/** + \brief Reverse byte order (16 bit) + \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856. + \param [in] value Value to reverse + \return Reversed value + */ +#define __REV16(value) __ROR(__REV(value), 16) + + +/** + \brief Reverse byte order (16 bit) + \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000. + \param [in] value Value to reverse + \return Reversed value + */ +#define __REVSH(value) (int16_t)__builtin_bswap16(value) + + +/** + \brief Rotate Right in unsigned value (32 bit) + \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits. + \param [in] op1 Value to rotate + \param [in] op2 Number of Bits to rotate + \return Rotated value + */ +__STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2) +{ + op2 %= 32U; + if (op2 == 0U) + { + return op1; + } + return (op1 >> op2) | (op1 << (32U - op2)); +} + + +/** + \brief Breakpoint + \details Causes the processor to enter Debug state. + Debug tools can use this to investigate system state when the instruction at a particular address is reached. + \param [in] value is ignored by the processor. + If required, a debugger can use it to store additional information about the breakpoint. + */ +#define __BKPT(value) __ASM volatile ("bkpt "#value) + + +/** + \brief Reverse bit order of value + \details Reverses the bit order of the given value. + \param [in] value Value to reverse + \return Reversed value + */ +#define __RBIT __builtin_arm_rbit + +/** + \brief Count leading zeros + \details Counts the number of leading zeros of a data value. + \param [in] value Value to count the leading zeros + \return number of leading zeros in value + */ +__STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value) +{ + /* Even though __builtin_clz produces a CLZ instruction on ARM, formally + __builtin_clz(0) is undefined behaviour, so handle this case specially. + This guarantees ARM-compatible results if happening to compile on a non-ARM + target, and ensures the compiler doesn't decide to activate any + optimisations using the logic "value was passed to __builtin_clz, so it + is non-zero". + ARM Compiler 6.10 and possibly earlier will optimise this test away, leaving a + single CLZ instruction. + */ + if (value == 0U) + { + return 32U; + } + return __builtin_clz(value); +} + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) +/** + \brief LDR Exclusive (8 bit) + \details Executes a exclusive LDR instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +#define __LDREXB (uint8_t)__builtin_arm_ldrex + + +/** + \brief LDR Exclusive (16 bit) + \details Executes a exclusive LDR instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +#define __LDREXH (uint16_t)__builtin_arm_ldrex + + +/** + \brief LDR Exclusive (32 bit) + \details Executes a exclusive LDR instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +#define __LDREXW (uint32_t)__builtin_arm_ldrex + + +/** + \brief STR Exclusive (8 bit) + \details Executes a exclusive STR instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STREXB (uint32_t)__builtin_arm_strex + + +/** + \brief STR Exclusive (16 bit) + \details Executes a exclusive STR instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STREXH (uint32_t)__builtin_arm_strex + + +/** + \brief STR Exclusive (32 bit) + \details Executes a exclusive STR instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STREXW (uint32_t)__builtin_arm_strex + + +/** + \brief Remove the exclusive lock + \details Removes the exclusive lock which is created by LDREX. + */ +#define __CLREX __builtin_arm_clrex + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) + +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (1..32) + \return Saturated value + */ +#define __SSAT __builtin_arm_ssat + + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (0..31) + \return Saturated value + */ +#define __USAT __builtin_arm_usat + + +/** + \brief Rotate Right with Extend (32 bit) + \details Moves each bit of a bitstring right by one bit. + The carry input is shifted in at the left end of the bitstring. + \param [in] value Value to rotate + \return Rotated value + */ +__STATIC_FORCEINLINE uint32_t __RRX(uint32_t value) +{ + uint32_t result; + + __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return(result); +} + + +/** + \brief LDRT Unprivileged (8 bit) + \details Executes a Unprivileged LDRT instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint8_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDRT Unprivileged (16 bit) + \details Executes a Unprivileged LDRT instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint16_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDRT Unprivileged (32 bit) + \details Executes a Unprivileged LDRT instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) ); + return(result); +} + + +/** + \brief STRT Unprivileged (8 bit) + \details Executes a Unprivileged STRT instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr) +{ + __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief STRT Unprivileged (16 bit) + \details Executes a Unprivileged STRT instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr) +{ + __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief STRT Unprivileged (32 bit) + \details Executes a Unprivileged STRT instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr) +{ + __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) ); +} + +#else /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (1..32) + \return Saturated value + */ +__STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat) +{ + if ((sat >= 1U) && (sat <= 32U)) + { + const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U); + const int32_t min = -1 - max ; + if (val > max) + { + return max; + } + else if (val < min) + { + return min; + } + } + return val; +} + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (0..31) + \return Saturated value + */ +__STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat) +{ + if (sat <= 31U) + { + const uint32_t max = ((1U << sat) - 1U); + if (val > (int32_t)max) + { + return max; + } + else if (val < 0) + { + return 0U; + } + } + return (uint32_t)val; +} + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) +/** + \brief Load-Acquire (8 bit) + \details Executes a LDAB instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint8_t) result); +} + + +/** + \brief Load-Acquire (16 bit) + \details Executes a LDAH instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint16_t) result); +} + + +/** + \brief Load-Acquire (32 bit) + \details Executes a LDA instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) ); + return(result); +} + + +/** + \brief Store-Release (8 bit) + \details Executes a STLB instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr) +{ + __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Store-Release (16 bit) + \details Executes a STLH instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr) +{ + __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Store-Release (32 bit) + \details Executes a STL instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr) +{ + __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Load-Acquire Exclusive (8 bit) + \details Executes a LDAB exclusive instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +#define __LDAEXB (uint8_t)__builtin_arm_ldaex + + +/** + \brief Load-Acquire Exclusive (16 bit) + \details Executes a LDAH exclusive instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +#define __LDAEXH (uint16_t)__builtin_arm_ldaex + + +/** + \brief Load-Acquire Exclusive (32 bit) + \details Executes a LDA exclusive instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +#define __LDAEX (uint32_t)__builtin_arm_ldaex + + +/** + \brief Store-Release Exclusive (8 bit) + \details Executes a STLB exclusive instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STLEXB (uint32_t)__builtin_arm_stlex + + +/** + \brief Store-Release Exclusive (16 bit) + \details Executes a STLH exclusive instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STLEXH (uint32_t)__builtin_arm_stlex + + +/** + \brief Store-Release Exclusive (32 bit) + \details Executes a STL exclusive instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STLEX (uint32_t)__builtin_arm_stlex + +#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + +/*@}*/ /* end of group CMSIS_Core_InstructionInterface */ + + +/* ################### Compiler specific Intrinsics ########################### */ +/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics + Access to dedicated SIMD instructions + @{ +*/ + +#if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1)) + +#define __SADD8 __builtin_arm_sadd8 +#define __QADD8 __builtin_arm_qadd8 +#define __SHADD8 __builtin_arm_shadd8 +#define __UADD8 __builtin_arm_uadd8 +#define __UQADD8 __builtin_arm_uqadd8 +#define __UHADD8 __builtin_arm_uhadd8 +#define __SSUB8 __builtin_arm_ssub8 +#define __QSUB8 __builtin_arm_qsub8 +#define __SHSUB8 __builtin_arm_shsub8 +#define __USUB8 __builtin_arm_usub8 +#define __UQSUB8 __builtin_arm_uqsub8 +#define __UHSUB8 __builtin_arm_uhsub8 +#define __SADD16 __builtin_arm_sadd16 +#define __QADD16 __builtin_arm_qadd16 +#define __SHADD16 __builtin_arm_shadd16 +#define __UADD16 __builtin_arm_uadd16 +#define __UQADD16 __builtin_arm_uqadd16 +#define __UHADD16 __builtin_arm_uhadd16 +#define __SSUB16 __builtin_arm_ssub16 +#define __QSUB16 __builtin_arm_qsub16 +#define __SHSUB16 __builtin_arm_shsub16 +#define __USUB16 __builtin_arm_usub16 +#define __UQSUB16 __builtin_arm_uqsub16 +#define __UHSUB16 __builtin_arm_uhsub16 +#define __SASX __builtin_arm_sasx +#define __QASX __builtin_arm_qasx +#define __SHASX __builtin_arm_shasx +#define __UASX __builtin_arm_uasx +#define __UQASX __builtin_arm_uqasx +#define __UHASX __builtin_arm_uhasx +#define __SSAX __builtin_arm_ssax +#define __QSAX __builtin_arm_qsax +#define __SHSAX __builtin_arm_shsax +#define __USAX __builtin_arm_usax +#define __UQSAX __builtin_arm_uqsax +#define __UHSAX __builtin_arm_uhsax +#define __USAD8 __builtin_arm_usad8 +#define __USADA8 __builtin_arm_usada8 +#define __SSAT16 __builtin_arm_ssat16 +#define __USAT16 __builtin_arm_usat16 +#define __UXTB16 __builtin_arm_uxtb16 +#define __UXTAB16 __builtin_arm_uxtab16 +#define __SXTB16 __builtin_arm_sxtb16 +#define __SXTAB16 __builtin_arm_sxtab16 +#define __SMUAD __builtin_arm_smuad +#define __SMUADX __builtin_arm_smuadx +#define __SMLAD __builtin_arm_smlad +#define __SMLADX __builtin_arm_smladx +#define __SMLALD __builtin_arm_smlald +#define __SMLALDX __builtin_arm_smlaldx +#define __SMUSD __builtin_arm_smusd +#define __SMUSDX __builtin_arm_smusdx +#define __SMLSD __builtin_arm_smlsd +#define __SMLSDX __builtin_arm_smlsdx +#define __SMLSLD __builtin_arm_smlsld +#define __SMLSLDX __builtin_arm_smlsldx +#define __SEL __builtin_arm_sel +#define __QADD __builtin_arm_qadd +#define __QSUB __builtin_arm_qsub + +#define __PKHBT(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0x0000FFFFUL) | \ + ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL) ) + +#define __PKHTB(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0xFFFF0000UL) | \ + ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL) ) + +__STATIC_FORCEINLINE int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3) +{ + int32_t result; + + __ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +#endif /* (__ARM_FEATURE_DSP == 1) */ +/*@} end of group CMSIS_SIMD_intrinsics */ + + +#endif /* __CMSIS_ARMCLANG_H */ diff --git a/RealOne/Drivers/CMSIS/Include/cmsis_armclang_ltm.h b/RealOne/Drivers/CMSIS/Include/cmsis_armclang_ltm.h new file mode 100644 index 0000000..feec324 --- /dev/null +++ b/RealOne/Drivers/CMSIS/Include/cmsis_armclang_ltm.h @@ -0,0 +1,1891 @@ +/**************************************************************************//** + * @file cmsis_armclang_ltm.h + * @brief CMSIS compiler armclang (Arm Compiler 6) header file + * @version V1.2.0 + * @date 08. May 2019 + ******************************************************************************/ +/* + * Copyright (c) 2018-2019 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +/*lint -esym(9058, IRQn)*/ /* disable MISRA 2012 Rule 2.4 for IRQn */ + +#ifndef __CMSIS_ARMCLANG_H +#define __CMSIS_ARMCLANG_H + +#pragma clang system_header /* treat file as system include file */ + +#ifndef __ARM_COMPAT_H +#include /* Compatibility header for Arm Compiler 5 intrinsics */ +#endif + +/* CMSIS compiler specific defines */ +#ifndef __ASM + #define __ASM __asm +#endif +#ifndef __INLINE + #define __INLINE __inline +#endif +#ifndef __STATIC_INLINE + #define __STATIC_INLINE static __inline +#endif +#ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __attribute__((always_inline)) static __inline +#endif +#ifndef __NO_RETURN + #define __NO_RETURN __attribute__((__noreturn__)) +#endif +#ifndef __USED + #define __USED __attribute__((used)) +#endif +#ifndef __WEAK + #define __WEAK __attribute__((weak)) +#endif +#ifndef __PACKED + #define __PACKED __attribute__((packed, aligned(1))) +#endif +#ifndef __PACKED_STRUCT + #define __PACKED_STRUCT struct __attribute__((packed, aligned(1))) +#endif +#ifndef __PACKED_UNION + #define __PACKED_UNION union __attribute__((packed, aligned(1))) +#endif +#ifndef __UNALIGNED_UINT32 /* deprecated */ + #pragma clang diagnostic push + #pragma clang diagnostic ignored "-Wpacked" +/*lint -esym(9058, T_UINT32)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32 */ + struct __attribute__((packed)) T_UINT32 { uint32_t v; }; + #pragma clang diagnostic pop + #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) +#endif +#ifndef __UNALIGNED_UINT16_WRITE + #pragma clang diagnostic push + #pragma clang diagnostic ignored "-Wpacked" +/*lint -esym(9058, T_UINT16_WRITE)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT16_WRITE */ + __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; + #pragma clang diagnostic pop + #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val)) +#endif +#ifndef __UNALIGNED_UINT16_READ + #pragma clang diagnostic push + #pragma clang diagnostic ignored "-Wpacked" +/*lint -esym(9058, T_UINT16_READ)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT16_READ */ + __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; + #pragma clang diagnostic pop + #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) +#endif +#ifndef __UNALIGNED_UINT32_WRITE + #pragma clang diagnostic push + #pragma clang diagnostic ignored "-Wpacked" +/*lint -esym(9058, T_UINT32_WRITE)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32_WRITE */ + __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; + #pragma clang diagnostic pop + #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) +#endif +#ifndef __UNALIGNED_UINT32_READ + #pragma clang diagnostic push + #pragma clang diagnostic ignored "-Wpacked" +/*lint -esym(9058, T_UINT32_READ)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32_READ */ + __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; + #pragma clang diagnostic pop + #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) +#endif +#ifndef __ALIGNED + #define __ALIGNED(x) __attribute__((aligned(x))) +#endif +#ifndef __RESTRICT + #define __RESTRICT __restrict +#endif +#ifndef __COMPILER_BARRIER + #define __COMPILER_BARRIER() __ASM volatile("":::"memory") +#endif + +/* ######################### Startup and Lowlevel Init ######################## */ + +#ifndef __PROGRAM_START +#define __PROGRAM_START __main +#endif + +#ifndef __INITIAL_SP +#define __INITIAL_SP Image$$ARM_LIB_STACK$$ZI$$Limit +#endif + +#ifndef __STACK_LIMIT +#define __STACK_LIMIT Image$$ARM_LIB_STACK$$ZI$$Base +#endif + +#ifndef __VECTOR_TABLE +#define __VECTOR_TABLE __Vectors +#endif + +#ifndef __VECTOR_TABLE_ATTRIBUTE +#define __VECTOR_TABLE_ATTRIBUTE __attribute((used, section("RESET"))) +#endif + + +/* ########################### Core Function Access ########################### */ +/** \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions + @{ + */ + +/** + \brief Enable IRQ Interrupts + \details Enables IRQ interrupts by clearing the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +/* intrinsic void __enable_irq(); see arm_compat.h */ + + +/** + \brief Disable IRQ Interrupts + \details Disables IRQ interrupts by setting the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +/* intrinsic void __disable_irq(); see arm_compat.h */ + + +/** + \brief Get Control Register + \details Returns the content of the Control Register. + \return Control Register value + */ +__STATIC_FORCEINLINE uint32_t __get_CONTROL(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, control" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Control Register (non-secure) + \details Returns the content of the non-secure Control Register when in secure mode. + \return non-secure Control Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, control_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Control Register + \details Writes the given value to the Control Register. + \param [in] control Control Register value to set + */ +__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control) +{ + __ASM volatile ("MSR control, %0" : : "r" (control) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Control Register (non-secure) + \details Writes the given value to the non-secure Control Register when in secure state. + \param [in] control Control Register value to set + */ +__STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control) +{ + __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory"); +} +#endif + + +/** + \brief Get IPSR Register + \details Returns the content of the IPSR Register. + \return IPSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_IPSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, ipsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get APSR Register + \details Returns the content of the APSR Register. + \return APSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_APSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, apsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get xPSR Register + \details Returns the content of the xPSR Register. + \return xPSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_xPSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, xpsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get Process Stack Pointer + \details Returns the current value of the Process Stack Pointer (PSP). + \return PSP Register value + */ +__STATIC_FORCEINLINE uint32_t __get_PSP(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, psp" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Process Stack Pointer (non-secure) + \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure state. + \return PSP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, psp_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Process Stack Pointer + \details Assigns the given value to the Process Stack Pointer (PSP). + \param [in] topOfProcStack Process Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack) +{ + __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : ); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Process Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure state. + \param [in] topOfProcStack Process Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack) +{ + __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : ); +} +#endif + + +/** + \brief Get Main Stack Pointer + \details Returns the current value of the Main Stack Pointer (MSP). + \return MSP Register value + */ +__STATIC_FORCEINLINE uint32_t __get_MSP(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, msp" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Main Stack Pointer (non-secure) + \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure state. + \return MSP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, msp_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Main Stack Pointer + \details Assigns the given value to the Main Stack Pointer (MSP). + \param [in] topOfMainStack Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack) +{ + __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : ); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Main Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state. + \param [in] topOfMainStack Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack) +{ + __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : ); +} +#endif + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Stack Pointer (non-secure) + \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state. + \return SP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, sp_ns" : "=r" (result) ); + return(result); +} + + +/** + \brief Set Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state. + \param [in] topOfStack Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack) +{ + __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : ); +} +#endif + + +/** + \brief Get Priority Mask + \details Returns the current state of the priority mask bit from the Priority Mask Register. + \return Priority Mask value + */ +__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, primask" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Priority Mask (non-secure) + \details Returns the current state of the non-secure priority mask bit from the Priority Mask Register when in secure state. + \return Priority Mask value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, primask_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Priority Mask + \details Assigns the given value to the Priority Mask Register. + \param [in] priMask Priority Mask + */ +__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask) +{ + __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Priority Mask (non-secure) + \details Assigns the given value to the non-secure Priority Mask Register when in secure state. + \param [in] priMask Priority Mask + */ +__STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask) +{ + __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory"); +} +#endif + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) +/** + \brief Enable FIQ + \details Enables FIQ interrupts by clearing the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +#define __enable_fault_irq __enable_fiq /* see arm_compat.h */ + + +/** + \brief Disable FIQ + \details Disables FIQ interrupts by setting the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +#define __disable_fault_irq __disable_fiq /* see arm_compat.h */ + + +/** + \brief Get Base Priority + \details Returns the current value of the Base Priority register. + \return Base Priority register value + */ +__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, basepri" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Base Priority (non-secure) + \details Returns the current value of the non-secure Base Priority register when in secure state. + \return Base Priority register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Base Priority + \details Assigns the given value to the Base Priority register. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri) +{ + __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Base Priority (non-secure) + \details Assigns the given value to the non-secure Base Priority register when in secure state. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri) +{ + __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory"); +} +#endif + + +/** + \brief Set Base Priority with condition + \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled, + or the new value increases the BASEPRI priority level. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri) +{ + __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory"); +} + + +/** + \brief Get Fault Mask + \details Returns the current value of the Fault Mask register. + \return Fault Mask register value + */ +__STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, faultmask" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Fault Mask (non-secure) + \details Returns the current value of the non-secure Fault Mask register when in secure state. + \return Fault Mask register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Fault Mask + \details Assigns the given value to the Fault Mask register. + \param [in] faultMask Fault Mask value to set + */ +__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask) +{ + __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Fault Mask (non-secure) + \details Assigns the given value to the non-secure Fault Mask register when in secure state. + \param [in] faultMask Fault Mask value to set + */ +__STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask) +{ + __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory"); +} +#endif + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) + +/** + \brief Get Process Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always in non-secure + mode. + + \details Returns the current value of the Process Stack Pointer Limit (PSPLIM). + \return PSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __get_PSPLIM(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, psplim" : "=r" (result) ); + return result; +#endif +} + +#if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Process Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always in non-secure + mode. + + \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state. + \return PSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, psplim_ns" : "=r" (result) ); + return result; +#endif +} +#endif + + +/** + \brief Set Process Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored in non-secure + mode. + + \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM). + \param [in] ProcStackPtrLimit Process Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + (void)ProcStackPtrLimit; +#else + __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit)); +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Process Stack Pointer (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored in non-secure + mode. + + \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state. + \param [in] ProcStackPtrLimit Process Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + (void)ProcStackPtrLimit; +#else + __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit)); +#endif +} +#endif + + +/** + \brief Get Main Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always. + + \details Returns the current value of the Main Stack Pointer Limit (MSPLIM). + \return MSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __get_MSPLIM(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, msplim" : "=r" (result) ); + return result; +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Main Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always. + + \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in secure state. + \return MSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) ); + return result; +#endif +} +#endif + + +/** + \brief Set Main Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored. + + \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM). + \param [in] MainStackPtrLimit Main Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + (void)MainStackPtrLimit; +#else + __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit)); +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Main Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored. + + \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secure state. + \param [in] MainStackPtrLimit Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + (void)MainStackPtrLimit; +#else + __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit)); +#endif +} +#endif + +#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + +/** + \brief Get FPSCR + \details Returns the current value of the Floating Point Status/Control register. + \return Floating Point Status/Control register value + */ +#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) +#define __get_FPSCR (uint32_t)__builtin_arm_get_fpscr +#else +#define __get_FPSCR() ((uint32_t)0U) +#endif + +/** + \brief Set FPSCR + \details Assigns the given value to the Floating Point Status/Control register. + \param [in] fpscr Floating Point Status/Control value to set + */ +#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) +#define __set_FPSCR __builtin_arm_set_fpscr +#else +#define __set_FPSCR(x) ((void)(x)) +#endif + + +/*@} end of CMSIS_Core_RegAccFunctions */ + + +/* ########################## Core Instruction Access ######################### */ +/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface + Access to dedicated instructions + @{ +*/ + +/* Define macros for porting to both thumb1 and thumb2. + * For thumb1, use low register (r0-r7), specified by constraint "l" + * Otherwise, use general registers, specified by constraint "r" */ +#if defined (__thumb__) && !defined (__thumb2__) +#define __CMSIS_GCC_OUT_REG(r) "=l" (r) +#define __CMSIS_GCC_USE_REG(r) "l" (r) +#else +#define __CMSIS_GCC_OUT_REG(r) "=r" (r) +#define __CMSIS_GCC_USE_REG(r) "r" (r) +#endif + +/** + \brief No Operation + \details No Operation does nothing. This instruction can be used for code alignment purposes. + */ +#define __NOP __builtin_arm_nop + +/** + \brief Wait For Interrupt + \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs. + */ +#define __WFI __builtin_arm_wfi + + +/** + \brief Wait For Event + \details Wait For Event is a hint instruction that permits the processor to enter + a low-power state until one of a number of events occurs. + */ +#define __WFE __builtin_arm_wfe + + +/** + \brief Send Event + \details Send Event is a hint instruction. It causes an event to be signaled to the CPU. + */ +#define __SEV __builtin_arm_sev + + +/** + \brief Instruction Synchronization Barrier + \details Instruction Synchronization Barrier flushes the pipeline in the processor, + so that all instructions following the ISB are fetched from cache or memory, + after the instruction has been completed. + */ +#define __ISB() __builtin_arm_isb(0xF) + +/** + \brief Data Synchronization Barrier + \details Acts as a special kind of Data Memory Barrier. + It completes when all explicit memory accesses before this instruction complete. + */ +#define __DSB() __builtin_arm_dsb(0xF) + + +/** + \brief Data Memory Barrier + \details Ensures the apparent order of the explicit memory operations before + and after the instruction, without ensuring their completion. + */ +#define __DMB() __builtin_arm_dmb(0xF) + + +/** + \brief Reverse byte order (32 bit) + \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412. + \param [in] value Value to reverse + \return Reversed value + */ +#define __REV(value) __builtin_bswap32(value) + + +/** + \brief Reverse byte order (16 bit) + \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856. + \param [in] value Value to reverse + \return Reversed value + */ +#define __REV16(value) __ROR(__REV(value), 16) + + +/** + \brief Reverse byte order (16 bit) + \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000. + \param [in] value Value to reverse + \return Reversed value + */ +#define __REVSH(value) (int16_t)__builtin_bswap16(value) + + +/** + \brief Rotate Right in unsigned value (32 bit) + \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits. + \param [in] op1 Value to rotate + \param [in] op2 Number of Bits to rotate + \return Rotated value + */ +__STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2) +{ + op2 %= 32U; + if (op2 == 0U) + { + return op1; + } + return (op1 >> op2) | (op1 << (32U - op2)); +} + + +/** + \brief Breakpoint + \details Causes the processor to enter Debug state. + Debug tools can use this to investigate system state when the instruction at a particular address is reached. + \param [in] value is ignored by the processor. + If required, a debugger can use it to store additional information about the breakpoint. + */ +#define __BKPT(value) __ASM volatile ("bkpt "#value) + + +/** + \brief Reverse bit order of value + \details Reverses the bit order of the given value. + \param [in] value Value to reverse + \return Reversed value + */ +#define __RBIT __builtin_arm_rbit + +/** + \brief Count leading zeros + \details Counts the number of leading zeros of a data value. + \param [in] value Value to count the leading zeros + \return number of leading zeros in value + */ +__STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value) +{ + /* Even though __builtin_clz produces a CLZ instruction on ARM, formally + __builtin_clz(0) is undefined behaviour, so handle this case specially. + This guarantees ARM-compatible results if happening to compile on a non-ARM + target, and ensures the compiler doesn't decide to activate any + optimisations using the logic "value was passed to __builtin_clz, so it + is non-zero". + ARM Compiler 6.10 and possibly earlier will optimise this test away, leaving a + single CLZ instruction. + */ + if (value == 0U) + { + return 32U; + } + return __builtin_clz(value); +} + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) +/** + \brief LDR Exclusive (8 bit) + \details Executes a exclusive LDR instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +#define __LDREXB (uint8_t)__builtin_arm_ldrex + + +/** + \brief LDR Exclusive (16 bit) + \details Executes a exclusive LDR instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +#define __LDREXH (uint16_t)__builtin_arm_ldrex + + +/** + \brief LDR Exclusive (32 bit) + \details Executes a exclusive LDR instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +#define __LDREXW (uint32_t)__builtin_arm_ldrex + + +/** + \brief STR Exclusive (8 bit) + \details Executes a exclusive STR instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STREXB (uint32_t)__builtin_arm_strex + + +/** + \brief STR Exclusive (16 bit) + \details Executes a exclusive STR instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STREXH (uint32_t)__builtin_arm_strex + + +/** + \brief STR Exclusive (32 bit) + \details Executes a exclusive STR instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STREXW (uint32_t)__builtin_arm_strex + + +/** + \brief Remove the exclusive lock + \details Removes the exclusive lock which is created by LDREX. + */ +#define __CLREX __builtin_arm_clrex + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) + +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (1..32) + \return Saturated value + */ +#define __SSAT __builtin_arm_ssat + + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (0..31) + \return Saturated value + */ +#define __USAT __builtin_arm_usat + + +/** + \brief Rotate Right with Extend (32 bit) + \details Moves each bit of a bitstring right by one bit. + The carry input is shifted in at the left end of the bitstring. + \param [in] value Value to rotate + \return Rotated value + */ +__STATIC_FORCEINLINE uint32_t __RRX(uint32_t value) +{ + uint32_t result; + + __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return(result); +} + + +/** + \brief LDRT Unprivileged (8 bit) + \details Executes a Unprivileged LDRT instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint8_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDRT Unprivileged (16 bit) + \details Executes a Unprivileged LDRT instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint16_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDRT Unprivileged (32 bit) + \details Executes a Unprivileged LDRT instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) ); + return(result); +} + + +/** + \brief STRT Unprivileged (8 bit) + \details Executes a Unprivileged STRT instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr) +{ + __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief STRT Unprivileged (16 bit) + \details Executes a Unprivileged STRT instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr) +{ + __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief STRT Unprivileged (32 bit) + \details Executes a Unprivileged STRT instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr) +{ + __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) ); +} + +#else /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (1..32) + \return Saturated value + */ +__STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat) +{ + if ((sat >= 1U) && (sat <= 32U)) + { + const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U); + const int32_t min = -1 - max ; + if (val > max) + { + return max; + } + else if (val < min) + { + return min; + } + } + return val; +} + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (0..31) + \return Saturated value + */ +__STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat) +{ + if (sat <= 31U) + { + const uint32_t max = ((1U << sat) - 1U); + if (val > (int32_t)max) + { + return max; + } + else if (val < 0) + { + return 0U; + } + } + return (uint32_t)val; +} + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) +/** + \brief Load-Acquire (8 bit) + \details Executes a LDAB instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint8_t) result); +} + + +/** + \brief Load-Acquire (16 bit) + \details Executes a LDAH instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint16_t) result); +} + + +/** + \brief Load-Acquire (32 bit) + \details Executes a LDA instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) ); + return(result); +} + + +/** + \brief Store-Release (8 bit) + \details Executes a STLB instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr) +{ + __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Store-Release (16 bit) + \details Executes a STLH instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr) +{ + __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Store-Release (32 bit) + \details Executes a STL instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr) +{ + __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Load-Acquire Exclusive (8 bit) + \details Executes a LDAB exclusive instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +#define __LDAEXB (uint8_t)__builtin_arm_ldaex + + +/** + \brief Load-Acquire Exclusive (16 bit) + \details Executes a LDAH exclusive instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +#define __LDAEXH (uint16_t)__builtin_arm_ldaex + + +/** + \brief Load-Acquire Exclusive (32 bit) + \details Executes a LDA exclusive instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +#define __LDAEX (uint32_t)__builtin_arm_ldaex + + +/** + \brief Store-Release Exclusive (8 bit) + \details Executes a STLB exclusive instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STLEXB (uint32_t)__builtin_arm_stlex + + +/** + \brief Store-Release Exclusive (16 bit) + \details Executes a STLH exclusive instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STLEXH (uint32_t)__builtin_arm_stlex + + +/** + \brief Store-Release Exclusive (32 bit) + \details Executes a STL exclusive instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STLEX (uint32_t)__builtin_arm_stlex + +#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + +/*@}*/ /* end of group CMSIS_Core_InstructionInterface */ + + +/* ################### Compiler specific Intrinsics ########################### */ +/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics + Access to dedicated SIMD instructions + @{ +*/ + +#if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1)) + +__STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + + +__STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + + +__STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +#define __SSAT16(ARG1,ARG2) \ +({ \ + int32_t __RES, __ARG1 = (ARG1); \ + __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + +#define __USAT16(ARG1,ARG2) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1); \ + __ASM ("usat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + +__STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1) +{ + uint32_t result; + + __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1)); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1) +{ + uint32_t result; + + __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1)); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMUAD (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint32_t __SMUSD (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint32_t __SEL (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE int32_t __QADD( int32_t op1, int32_t op2) +{ + int32_t result; + + __ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE int32_t __QSUB( int32_t op1, int32_t op2) +{ + int32_t result; + + __ASM volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +#define __PKHBT(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0x0000FFFFUL) | \ + ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL) ) + +#define __PKHTB(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0xFFFF0000UL) | \ + ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL) ) + +__STATIC_FORCEINLINE int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3) +{ + int32_t result; + + __ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +#endif /* (__ARM_FEATURE_DSP == 1) */ +/*@} end of group CMSIS_SIMD_intrinsics */ + + +#endif /* __CMSIS_ARMCLANG_H */ diff --git a/RealOne/Drivers/CMSIS/Include/cmsis_compiler.h b/RealOne/Drivers/CMSIS/Include/cmsis_compiler.h new file mode 100644 index 0000000..adbf296 --- /dev/null +++ b/RealOne/Drivers/CMSIS/Include/cmsis_compiler.h @@ -0,0 +1,283 @@ +/**************************************************************************//** + * @file cmsis_compiler.h + * @brief CMSIS compiler generic header file + * @version V5.1.0 + * @date 09. October 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#ifndef __CMSIS_COMPILER_H +#define __CMSIS_COMPILER_H + +#include + +/* + * Arm Compiler 4/5 + */ +#if defined ( __CC_ARM ) + #include "cmsis_armcc.h" + + +/* + * Arm Compiler 6.6 LTM (armclang) + */ +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) && (__ARMCC_VERSION < 6100100) + #include "cmsis_armclang_ltm.h" + + /* + * Arm Compiler above 6.10.1 (armclang) + */ +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6100100) + #include "cmsis_armclang.h" + + +/* + * GNU Compiler + */ +#elif defined ( __GNUC__ ) + #include "cmsis_gcc.h" + + +/* + * IAR Compiler + */ +#elif defined ( __ICCARM__ ) + #include + + +/* + * TI Arm Compiler + */ +#elif defined ( __TI_ARM__ ) + #include + + #ifndef __ASM + #define __ASM __asm + #endif + #ifndef __INLINE + #define __INLINE inline + #endif + #ifndef __STATIC_INLINE + #define __STATIC_INLINE static inline + #endif + #ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __STATIC_INLINE + #endif + #ifndef __NO_RETURN + #define __NO_RETURN __attribute__((noreturn)) + #endif + #ifndef __USED + #define __USED __attribute__((used)) + #endif + #ifndef __WEAK + #define __WEAK __attribute__((weak)) + #endif + #ifndef __PACKED + #define __PACKED __attribute__((packed)) + #endif + #ifndef __PACKED_STRUCT + #define __PACKED_STRUCT struct __attribute__((packed)) + #endif + #ifndef __PACKED_UNION + #define __PACKED_UNION union __attribute__((packed)) + #endif + #ifndef __UNALIGNED_UINT32 /* deprecated */ + struct __attribute__((packed)) T_UINT32 { uint32_t v; }; + #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) + #endif + #ifndef __UNALIGNED_UINT16_WRITE + __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; + #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void*)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT16_READ + __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; + #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) + #endif + #ifndef __UNALIGNED_UINT32_WRITE + __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; + #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT32_READ + __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; + #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) + #endif + #ifndef __ALIGNED + #define __ALIGNED(x) __attribute__((aligned(x))) + #endif + #ifndef __RESTRICT + #define __RESTRICT __restrict + #endif + #ifndef __COMPILER_BARRIER + #warning No compiler specific solution for __COMPILER_BARRIER. __COMPILER_BARRIER is ignored. + #define __COMPILER_BARRIER() (void)0 + #endif + + +/* + * TASKING Compiler + */ +#elif defined ( __TASKING__ ) + /* + * The CMSIS functions have been implemented as intrinsics in the compiler. + * Please use "carm -?i" to get an up to date list of all intrinsics, + * Including the CMSIS ones. + */ + + #ifndef __ASM + #define __ASM __asm + #endif + #ifndef __INLINE + #define __INLINE inline + #endif + #ifndef __STATIC_INLINE + #define __STATIC_INLINE static inline + #endif + #ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __STATIC_INLINE + #endif + #ifndef __NO_RETURN + #define __NO_RETURN __attribute__((noreturn)) + #endif + #ifndef __USED + #define __USED __attribute__((used)) + #endif + #ifndef __WEAK + #define __WEAK __attribute__((weak)) + #endif + #ifndef __PACKED + #define __PACKED __packed__ + #endif + #ifndef __PACKED_STRUCT + #define __PACKED_STRUCT struct __packed__ + #endif + #ifndef __PACKED_UNION + #define __PACKED_UNION union __packed__ + #endif + #ifndef __UNALIGNED_UINT32 /* deprecated */ + struct __packed__ T_UINT32 { uint32_t v; }; + #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) + #endif + #ifndef __UNALIGNED_UINT16_WRITE + __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; + #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT16_READ + __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; + #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) + #endif + #ifndef __UNALIGNED_UINT32_WRITE + __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; + #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT32_READ + __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; + #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) + #endif + #ifndef __ALIGNED + #define __ALIGNED(x) __align(x) + #endif + #ifndef __RESTRICT + #warning No compiler specific solution for __RESTRICT. __RESTRICT is ignored. + #define __RESTRICT + #endif + #ifndef __COMPILER_BARRIER + #warning No compiler specific solution for __COMPILER_BARRIER. __COMPILER_BARRIER is ignored. + #define __COMPILER_BARRIER() (void)0 + #endif + + +/* + * COSMIC Compiler + */ +#elif defined ( __CSMC__ ) + #include + + #ifndef __ASM + #define __ASM _asm + #endif + #ifndef __INLINE + #define __INLINE inline + #endif + #ifndef __STATIC_INLINE + #define __STATIC_INLINE static inline + #endif + #ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __STATIC_INLINE + #endif + #ifndef __NO_RETURN + // NO RETURN is automatically detected hence no warning here + #define __NO_RETURN + #endif + #ifndef __USED + #warning No compiler specific solution for __USED. __USED is ignored. + #define __USED + #endif + #ifndef __WEAK + #define __WEAK __weak + #endif + #ifndef __PACKED + #define __PACKED @packed + #endif + #ifndef __PACKED_STRUCT + #define __PACKED_STRUCT @packed struct + #endif + #ifndef __PACKED_UNION + #define __PACKED_UNION @packed union + #endif + #ifndef __UNALIGNED_UINT32 /* deprecated */ + @packed struct T_UINT32 { uint32_t v; }; + #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) + #endif + #ifndef __UNALIGNED_UINT16_WRITE + __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; + #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT16_READ + __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; + #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) + #endif + #ifndef __UNALIGNED_UINT32_WRITE + __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; + #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT32_READ + __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; + #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) + #endif + #ifndef __ALIGNED + #warning No compiler specific solution for __ALIGNED. __ALIGNED is ignored. + #define __ALIGNED(x) + #endif + #ifndef __RESTRICT + #warning No compiler specific solution for __RESTRICT. __RESTRICT is ignored. + #define __RESTRICT + #endif + #ifndef __COMPILER_BARRIER + #warning No compiler specific solution for __COMPILER_BARRIER. __COMPILER_BARRIER is ignored. + #define __COMPILER_BARRIER() (void)0 + #endif + + +#else + #error Unknown compiler. +#endif + + +#endif /* __CMSIS_COMPILER_H */ + diff --git a/RealOne/Drivers/CMSIS/Include/cmsis_gcc.h b/RealOne/Drivers/CMSIS/Include/cmsis_gcc.h new file mode 100644 index 0000000..3ddcc58 --- /dev/null +++ b/RealOne/Drivers/CMSIS/Include/cmsis_gcc.h @@ -0,0 +1,2168 @@ +/**************************************************************************//** + * @file cmsis_gcc.h + * @brief CMSIS compiler GCC header file + * @version V5.2.0 + * @date 08. May 2019 + ******************************************************************************/ +/* + * Copyright (c) 2009-2019 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#ifndef __CMSIS_GCC_H +#define __CMSIS_GCC_H + +/* ignore some GCC warnings */ +#pragma GCC diagnostic push +#pragma GCC diagnostic ignored "-Wsign-conversion" +#pragma GCC diagnostic ignored "-Wconversion" +#pragma GCC diagnostic ignored "-Wunused-parameter" + +/* Fallback for __has_builtin */ +#ifndef __has_builtin + #define __has_builtin(x) (0) +#endif + +/* CMSIS compiler specific defines */ +#ifndef __ASM + #define __ASM __asm +#endif +#ifndef __INLINE + #define __INLINE inline +#endif +#ifndef __STATIC_INLINE + #define __STATIC_INLINE static inline +#endif +#ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __attribute__((always_inline)) static inline +#endif +#ifndef __NO_RETURN + #define __NO_RETURN __attribute__((__noreturn__)) +#endif +#ifndef __USED + #define __USED __attribute__((used)) +#endif +#ifndef __WEAK + #define __WEAK __attribute__((weak)) +#endif +#ifndef __PACKED + #define __PACKED __attribute__((packed, aligned(1))) +#endif +#ifndef __PACKED_STRUCT + #define __PACKED_STRUCT struct __attribute__((packed, aligned(1))) +#endif +#ifndef __PACKED_UNION + #define __PACKED_UNION union __attribute__((packed, aligned(1))) +#endif +#ifndef __UNALIGNED_UINT32 /* deprecated */ + #pragma GCC diagnostic push + #pragma GCC diagnostic ignored "-Wpacked" + #pragma GCC diagnostic ignored "-Wattributes" + struct __attribute__((packed)) T_UINT32 { uint32_t v; }; + #pragma GCC diagnostic pop + #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) +#endif +#ifndef __UNALIGNED_UINT16_WRITE + #pragma GCC diagnostic push + #pragma GCC diagnostic ignored "-Wpacked" + #pragma GCC diagnostic ignored "-Wattributes" + __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; + #pragma GCC diagnostic pop + #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val)) +#endif +#ifndef __UNALIGNED_UINT16_READ + #pragma GCC diagnostic push + #pragma GCC diagnostic ignored "-Wpacked" + #pragma GCC diagnostic ignored "-Wattributes" + __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; + #pragma GCC diagnostic pop + #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) +#endif +#ifndef __UNALIGNED_UINT32_WRITE + #pragma GCC diagnostic push + #pragma GCC diagnostic ignored "-Wpacked" + #pragma GCC diagnostic ignored "-Wattributes" + __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; + #pragma GCC diagnostic pop + #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) +#endif +#ifndef __UNALIGNED_UINT32_READ + #pragma GCC diagnostic push + #pragma GCC diagnostic ignored "-Wpacked" + #pragma GCC diagnostic ignored "-Wattributes" + __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; + #pragma GCC diagnostic pop + #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) +#endif +#ifndef __ALIGNED + #define __ALIGNED(x) __attribute__((aligned(x))) +#endif +#ifndef __RESTRICT + #define __RESTRICT __restrict +#endif +#ifndef __COMPILER_BARRIER + #define __COMPILER_BARRIER() __ASM volatile("":::"memory") +#endif + +/* ######################### Startup and Lowlevel Init ######################## */ + +#ifndef __PROGRAM_START + +/** + \brief Initializes data and bss sections + \details This default implementations initialized all data and additional bss + sections relying on .copy.table and .zero.table specified properly + in the used linker script. + + */ +__STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void) +{ + extern void _start(void) __NO_RETURN; + + typedef struct { + uint32_t const* src; + uint32_t* dest; + uint32_t wlen; + } __copy_table_t; + + typedef struct { + uint32_t* dest; + uint32_t wlen; + } __zero_table_t; + + extern const __copy_table_t __copy_table_start__; + extern const __copy_table_t __copy_table_end__; + extern const __zero_table_t __zero_table_start__; + extern const __zero_table_t __zero_table_end__; + + for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable) { + for(uint32_t i=0u; iwlen; ++i) { + pTable->dest[i] = pTable->src[i]; + } + } + + for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable) { + for(uint32_t i=0u; iwlen; ++i) { + pTable->dest[i] = 0u; + } + } + + _start(); +} + +#define __PROGRAM_START __cmsis_start +#endif + +#ifndef __INITIAL_SP +#define __INITIAL_SP __StackTop +#endif + +#ifndef __STACK_LIMIT +#define __STACK_LIMIT __StackLimit +#endif + +#ifndef __VECTOR_TABLE +#define __VECTOR_TABLE __Vectors +#endif + +#ifndef __VECTOR_TABLE_ATTRIBUTE +#define __VECTOR_TABLE_ATTRIBUTE __attribute((used, section(".vectors"))) +#endif + +/* ########################### Core Function Access ########################### */ +/** \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions + @{ + */ + +/** + \brief Enable IRQ Interrupts + \details Enables IRQ interrupts by clearing the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__STATIC_FORCEINLINE void __enable_irq(void) +{ + __ASM volatile ("cpsie i" : : : "memory"); +} + + +/** + \brief Disable IRQ Interrupts + \details Disables IRQ interrupts by setting the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__STATIC_FORCEINLINE void __disable_irq(void) +{ + __ASM volatile ("cpsid i" : : : "memory"); +} + + +/** + \brief Get Control Register + \details Returns the content of the Control Register. + \return Control Register value + */ +__STATIC_FORCEINLINE uint32_t __get_CONTROL(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, control" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Control Register (non-secure) + \details Returns the content of the non-secure Control Register when in secure mode. + \return non-secure Control Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, control_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Control Register + \details Writes the given value to the Control Register. + \param [in] control Control Register value to set + */ +__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control) +{ + __ASM volatile ("MSR control, %0" : : "r" (control) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Control Register (non-secure) + \details Writes the given value to the non-secure Control Register when in secure state. + \param [in] control Control Register value to set + */ +__STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control) +{ + __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory"); +} +#endif + + +/** + \brief Get IPSR Register + \details Returns the content of the IPSR Register. + \return IPSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_IPSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, ipsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get APSR Register + \details Returns the content of the APSR Register. + \return APSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_APSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, apsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get xPSR Register + \details Returns the content of the xPSR Register. + \return xPSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_xPSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, xpsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get Process Stack Pointer + \details Returns the current value of the Process Stack Pointer (PSP). + \return PSP Register value + */ +__STATIC_FORCEINLINE uint32_t __get_PSP(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, psp" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Process Stack Pointer (non-secure) + \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure state. + \return PSP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, psp_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Process Stack Pointer + \details Assigns the given value to the Process Stack Pointer (PSP). + \param [in] topOfProcStack Process Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack) +{ + __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : ); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Process Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure state. + \param [in] topOfProcStack Process Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack) +{ + __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : ); +} +#endif + + +/** + \brief Get Main Stack Pointer + \details Returns the current value of the Main Stack Pointer (MSP). + \return MSP Register value + */ +__STATIC_FORCEINLINE uint32_t __get_MSP(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, msp" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Main Stack Pointer (non-secure) + \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure state. + \return MSP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, msp_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Main Stack Pointer + \details Assigns the given value to the Main Stack Pointer (MSP). + \param [in] topOfMainStack Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack) +{ + __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : ); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Main Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state. + \param [in] topOfMainStack Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack) +{ + __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : ); +} +#endif + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Stack Pointer (non-secure) + \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state. + \return SP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, sp_ns" : "=r" (result) ); + return(result); +} + + +/** + \brief Set Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state. + \param [in] topOfStack Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack) +{ + __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : ); +} +#endif + + +/** + \brief Get Priority Mask + \details Returns the current state of the priority mask bit from the Priority Mask Register. + \return Priority Mask value + */ +__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory"); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Priority Mask (non-secure) + \details Returns the current state of the non-secure priority mask bit from the Priority Mask Register when in secure state. + \return Priority Mask value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory"); + return(result); +} +#endif + + +/** + \brief Set Priority Mask + \details Assigns the given value to the Priority Mask Register. + \param [in] priMask Priority Mask + */ +__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask) +{ + __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Priority Mask (non-secure) + \details Assigns the given value to the non-secure Priority Mask Register when in secure state. + \param [in] priMask Priority Mask + */ +__STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask) +{ + __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory"); +} +#endif + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) +/** + \brief Enable FIQ + \details Enables FIQ interrupts by clearing the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__STATIC_FORCEINLINE void __enable_fault_irq(void) +{ + __ASM volatile ("cpsie f" : : : "memory"); +} + + +/** + \brief Disable FIQ + \details Disables FIQ interrupts by setting the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__STATIC_FORCEINLINE void __disable_fault_irq(void) +{ + __ASM volatile ("cpsid f" : : : "memory"); +} + + +/** + \brief Get Base Priority + \details Returns the current value of the Base Priority register. + \return Base Priority register value + */ +__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, basepri" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Base Priority (non-secure) + \details Returns the current value of the non-secure Base Priority register when in secure state. + \return Base Priority register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Base Priority + \details Assigns the given value to the Base Priority register. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri) +{ + __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Base Priority (non-secure) + \details Assigns the given value to the non-secure Base Priority register when in secure state. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri) +{ + __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory"); +} +#endif + + +/** + \brief Set Base Priority with condition + \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled, + or the new value increases the BASEPRI priority level. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri) +{ + __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory"); +} + + +/** + \brief Get Fault Mask + \details Returns the current value of the Fault Mask register. + \return Fault Mask register value + */ +__STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, faultmask" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Fault Mask (non-secure) + \details Returns the current value of the non-secure Fault Mask register when in secure state. + \return Fault Mask register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Fault Mask + \details Assigns the given value to the Fault Mask register. + \param [in] faultMask Fault Mask value to set + */ +__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask) +{ + __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Fault Mask (non-secure) + \details Assigns the given value to the non-secure Fault Mask register when in secure state. + \param [in] faultMask Fault Mask value to set + */ +__STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask) +{ + __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory"); +} +#endif + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) + +/** + \brief Get Process Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always in non-secure + mode. + + \details Returns the current value of the Process Stack Pointer Limit (PSPLIM). + \return PSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __get_PSPLIM(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, psplim" : "=r" (result) ); + return result; +#endif +} + +#if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Process Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always. + + \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state. + \return PSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, psplim_ns" : "=r" (result) ); + return result; +#endif +} +#endif + + +/** + \brief Set Process Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored in non-secure + mode. + + \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM). + \param [in] ProcStackPtrLimit Process Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + (void)ProcStackPtrLimit; +#else + __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit)); +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Process Stack Pointer (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored. + + \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state. + \param [in] ProcStackPtrLimit Process Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + (void)ProcStackPtrLimit; +#else + __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit)); +#endif +} +#endif + + +/** + \brief Get Main Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always in non-secure + mode. + + \details Returns the current value of the Main Stack Pointer Limit (MSPLIM). + \return MSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __get_MSPLIM(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, msplim" : "=r" (result) ); + return result; +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Main Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always. + + \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in secure state. + \return MSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) ); + return result; +#endif +} +#endif + + +/** + \brief Set Main Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored in non-secure + mode. + + \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM). + \param [in] MainStackPtrLimit Main Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + (void)MainStackPtrLimit; +#else + __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit)); +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Main Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored. + + \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secure state. + \param [in] MainStackPtrLimit Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + (void)MainStackPtrLimit; +#else + __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit)); +#endif +} +#endif + +#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + + +/** + \brief Get FPSCR + \details Returns the current value of the Floating Point Status/Control register. + \return Floating Point Status/Control register value + */ +__STATIC_FORCEINLINE uint32_t __get_FPSCR(void) +{ +#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) +#if __has_builtin(__builtin_arm_get_fpscr) +// Re-enable using built-in when GCC has been fixed +// || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2) + /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */ + return __builtin_arm_get_fpscr(); +#else + uint32_t result; + + __ASM volatile ("VMRS %0, fpscr" : "=r" (result) ); + return(result); +#endif +#else + return(0U); +#endif +} + + +/** + \brief Set FPSCR + \details Assigns the given value to the Floating Point Status/Control register. + \param [in] fpscr Floating Point Status/Control value to set + */ +__STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr) +{ +#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) +#if __has_builtin(__builtin_arm_set_fpscr) +// Re-enable using built-in when GCC has been fixed +// || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2) + /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */ + __builtin_arm_set_fpscr(fpscr); +#else + __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory"); +#endif +#else + (void)fpscr; +#endif +} + + +/*@} end of CMSIS_Core_RegAccFunctions */ + + +/* ########################## Core Instruction Access ######################### */ +/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface + Access to dedicated instructions + @{ +*/ + +/* Define macros for porting to both thumb1 and thumb2. + * For thumb1, use low register (r0-r7), specified by constraint "l" + * Otherwise, use general registers, specified by constraint "r" */ +#if defined (__thumb__) && !defined (__thumb2__) +#define __CMSIS_GCC_OUT_REG(r) "=l" (r) +#define __CMSIS_GCC_RW_REG(r) "+l" (r) +#define __CMSIS_GCC_USE_REG(r) "l" (r) +#else +#define __CMSIS_GCC_OUT_REG(r) "=r" (r) +#define __CMSIS_GCC_RW_REG(r) "+r" (r) +#define __CMSIS_GCC_USE_REG(r) "r" (r) +#endif + +/** + \brief No Operation + \details No Operation does nothing. This instruction can be used for code alignment purposes. + */ +#define __NOP() __ASM volatile ("nop") + +/** + \brief Wait For Interrupt + \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs. + */ +#define __WFI() __ASM volatile ("wfi") + + +/** + \brief Wait For Event + \details Wait For Event is a hint instruction that permits the processor to enter + a low-power state until one of a number of events occurs. + */ +#define __WFE() __ASM volatile ("wfe") + + +/** + \brief Send Event + \details Send Event is a hint instruction. It causes an event to be signaled to the CPU. + */ +#define __SEV() __ASM volatile ("sev") + + +/** + \brief Instruction Synchronization Barrier + \details Instruction Synchronization Barrier flushes the pipeline in the processor, + so that all instructions following the ISB are fetched from cache or memory, + after the instruction has been completed. + */ +__STATIC_FORCEINLINE void __ISB(void) +{ + __ASM volatile ("isb 0xF":::"memory"); +} + + +/** + \brief Data Synchronization Barrier + \details Acts as a special kind of Data Memory Barrier. + It completes when all explicit memory accesses before this instruction complete. + */ +__STATIC_FORCEINLINE void __DSB(void) +{ + __ASM volatile ("dsb 0xF":::"memory"); +} + + +/** + \brief Data Memory Barrier + \details Ensures the apparent order of the explicit memory operations before + and after the instruction, without ensuring their completion. + */ +__STATIC_FORCEINLINE void __DMB(void) +{ + __ASM volatile ("dmb 0xF":::"memory"); +} + + +/** + \brief Reverse byte order (32 bit) + \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412. + \param [in] value Value to reverse + \return Reversed value + */ +__STATIC_FORCEINLINE uint32_t __REV(uint32_t value) +{ +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5) + return __builtin_bswap32(value); +#else + uint32_t result; + + __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return result; +#endif +} + + +/** + \brief Reverse byte order (16 bit) + \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856. + \param [in] value Value to reverse + \return Reversed value + */ +__STATIC_FORCEINLINE uint32_t __REV16(uint32_t value) +{ + uint32_t result; + + __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return result; +} + + +/** + \brief Reverse byte order (16 bit) + \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000. + \param [in] value Value to reverse + \return Reversed value + */ +__STATIC_FORCEINLINE int16_t __REVSH(int16_t value) +{ +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + return (int16_t)__builtin_bswap16(value); +#else + int16_t result; + + __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return result; +#endif +} + + +/** + \brief Rotate Right in unsigned value (32 bit) + \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits. + \param [in] op1 Value to rotate + \param [in] op2 Number of Bits to rotate + \return Rotated value + */ +__STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2) +{ + op2 %= 32U; + if (op2 == 0U) + { + return op1; + } + return (op1 >> op2) | (op1 << (32U - op2)); +} + + +/** + \brief Breakpoint + \details Causes the processor to enter Debug state. + Debug tools can use this to investigate system state when the instruction at a particular address is reached. + \param [in] value is ignored by the processor. + If required, a debugger can use it to store additional information about the breakpoint. + */ +#define __BKPT(value) __ASM volatile ("bkpt "#value) + + +/** + \brief Reverse bit order of value + \details Reverses the bit order of the given value. + \param [in] value Value to reverse + \return Reversed value + */ +__STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value) +{ + uint32_t result; + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) + __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) ); +#else + uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */ + + result = value; /* r will be reversed bits of v; first get LSB of v */ + for (value >>= 1U; value != 0U; value >>= 1U) + { + result <<= 1U; + result |= value & 1U; + s--; + } + result <<= s; /* shift when v's highest bits are zero */ +#endif + return result; +} + + +/** + \brief Count leading zeros + \details Counts the number of leading zeros of a data value. + \param [in] value Value to count the leading zeros + \return number of leading zeros in value + */ +__STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value) +{ + /* Even though __builtin_clz produces a CLZ instruction on ARM, formally + __builtin_clz(0) is undefined behaviour, so handle this case specially. + This guarantees ARM-compatible results if happening to compile on a non-ARM + target, and ensures the compiler doesn't decide to activate any + optimisations using the logic "value was passed to __builtin_clz, so it + is non-zero". + ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a + single CLZ instruction. + */ + if (value == 0U) + { + return 32U; + } + return __builtin_clz(value); +} + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) +/** + \brief LDR Exclusive (8 bit) + \details Executes a exclusive LDR instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr) +{ + uint32_t result; + +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) ); +#else + /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not + accepted by assembler. So has to use following less efficient pattern. + */ + __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" ); +#endif + return ((uint8_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDR Exclusive (16 bit) + \details Executes a exclusive LDR instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr) +{ + uint32_t result; + +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) ); +#else + /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not + accepted by assembler. So has to use following less efficient pattern. + */ + __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" ); +#endif + return ((uint16_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDR Exclusive (32 bit) + \details Executes a exclusive LDR instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr) +{ + uint32_t result; + + __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) ); + return(result); +} + + +/** + \brief STR Exclusive (8 bit) + \details Executes a exclusive STR instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr) +{ + uint32_t result; + + __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) ); + return(result); +} + + +/** + \brief STR Exclusive (16 bit) + \details Executes a exclusive STR instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr) +{ + uint32_t result; + + __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) ); + return(result); +} + + +/** + \brief STR Exclusive (32 bit) + \details Executes a exclusive STR instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr) +{ + uint32_t result; + + __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) ); + return(result); +} + + +/** + \brief Remove the exclusive lock + \details Removes the exclusive lock which is created by LDREX. + */ +__STATIC_FORCEINLINE void __CLREX(void) +{ + __ASM volatile ("clrex" ::: "memory"); +} + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] ARG1 Value to be saturated + \param [in] ARG2 Bit position to saturate to (1..32) + \return Saturated value + */ +#define __SSAT(ARG1,ARG2) \ +__extension__ \ +({ \ + int32_t __RES, __ARG1 = (ARG1); \ + __ASM ("ssat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] ARG1 Value to be saturated + \param [in] ARG2 Bit position to saturate to (0..31) + \return Saturated value + */ +#define __USAT(ARG1,ARG2) \ + __extension__ \ +({ \ + uint32_t __RES, __ARG1 = (ARG1); \ + __ASM ("usat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + + +/** + \brief Rotate Right with Extend (32 bit) + \details Moves each bit of a bitstring right by one bit. + The carry input is shifted in at the left end of the bitstring. + \param [in] value Value to rotate + \return Rotated value + */ +__STATIC_FORCEINLINE uint32_t __RRX(uint32_t value) +{ + uint32_t result; + + __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return(result); +} + + +/** + \brief LDRT Unprivileged (8 bit) + \details Executes a Unprivileged LDRT instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr) +{ + uint32_t result; + +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) ); +#else + /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not + accepted by assembler. So has to use following less efficient pattern. + */ + __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" ); +#endif + return ((uint8_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDRT Unprivileged (16 bit) + \details Executes a Unprivileged LDRT instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr) +{ + uint32_t result; + +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) ); +#else + /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not + accepted by assembler. So has to use following less efficient pattern. + */ + __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" ); +#endif + return ((uint16_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDRT Unprivileged (32 bit) + \details Executes a Unprivileged LDRT instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) ); + return(result); +} + + +/** + \brief STRT Unprivileged (8 bit) + \details Executes a Unprivileged STRT instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr) +{ + __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief STRT Unprivileged (16 bit) + \details Executes a Unprivileged STRT instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr) +{ + __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief STRT Unprivileged (32 bit) + \details Executes a Unprivileged STRT instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr) +{ + __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) ); +} + +#else /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (1..32) + \return Saturated value + */ +__STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat) +{ + if ((sat >= 1U) && (sat <= 32U)) + { + const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U); + const int32_t min = -1 - max ; + if (val > max) + { + return max; + } + else if (val < min) + { + return min; + } + } + return val; +} + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (0..31) + \return Saturated value + */ +__STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat) +{ + if (sat <= 31U) + { + const uint32_t max = ((1U << sat) - 1U); + if (val > (int32_t)max) + { + return max; + } + else if (val < 0) + { + return 0U; + } + } + return (uint32_t)val; +} + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) +/** + \brief Load-Acquire (8 bit) + \details Executes a LDAB instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint8_t) result); +} + + +/** + \brief Load-Acquire (16 bit) + \details Executes a LDAH instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint16_t) result); +} + + +/** + \brief Load-Acquire (32 bit) + \details Executes a LDA instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) ); + return(result); +} + + +/** + \brief Store-Release (8 bit) + \details Executes a STLB instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr) +{ + __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Store-Release (16 bit) + \details Executes a STLH instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr) +{ + __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Store-Release (32 bit) + \details Executes a STL instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr) +{ + __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Load-Acquire Exclusive (8 bit) + \details Executes a LDAB exclusive instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint8_t) result); +} + + +/** + \brief Load-Acquire Exclusive (16 bit) + \details Executes a LDAH exclusive instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint16_t) result); +} + + +/** + \brief Load-Acquire Exclusive (32 bit) + \details Executes a LDA exclusive instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) ); + return(result); +} + + +/** + \brief Store-Release Exclusive (8 bit) + \details Executes a STLB exclusive instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr) +{ + uint32_t result; + + __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) ); + return(result); +} + + +/** + \brief Store-Release Exclusive (16 bit) + \details Executes a STLH exclusive instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr) +{ + uint32_t result; + + __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) ); + return(result); +} + + +/** + \brief Store-Release Exclusive (32 bit) + \details Executes a STL exclusive instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) ); + return(result); +} + +#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + +/*@}*/ /* end of group CMSIS_Core_InstructionInterface */ + + +/* ################### Compiler specific Intrinsics ########################### */ +/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics + Access to dedicated SIMD instructions + @{ +*/ + +#if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1)) + +__STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + + +__STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + + +__STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +#define __SSAT16(ARG1,ARG2) \ +({ \ + int32_t __RES, __ARG1 = (ARG1); \ + __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + +#define __USAT16(ARG1,ARG2) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1); \ + __ASM ("usat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + +__STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1) +{ + uint32_t result; + + __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1)); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1) +{ + uint32_t result; + + __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1)); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMUAD (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint32_t __SMUSD (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint32_t __SEL (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE int32_t __QADD( int32_t op1, int32_t op2) +{ + int32_t result; + + __ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE int32_t __QSUB( int32_t op1, int32_t op2) +{ + int32_t result; + + __ASM volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +#if 0 +#define __PKHBT(ARG1,ARG2,ARG3) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \ + __ASM ("pkhbt %0, %1, %2, lsl %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); \ + __RES; \ + }) + +#define __PKHTB(ARG1,ARG2,ARG3) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \ + if (ARG3 == 0) \ + __ASM ("pkhtb %0, %1, %2" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2) ); \ + else \ + __ASM ("pkhtb %0, %1, %2, asr %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); \ + __RES; \ + }) +#endif + +#define __PKHBT(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0x0000FFFFUL) | \ + ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL) ) + +#define __PKHTB(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0xFFFF0000UL) | \ + ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL) ) + +__STATIC_FORCEINLINE int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3) +{ + int32_t result; + + __ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +#endif /* (__ARM_FEATURE_DSP == 1) */ +/*@} end of group CMSIS_SIMD_intrinsics */ + + +#pragma GCC diagnostic pop + +#endif /* __CMSIS_GCC_H */ diff --git a/RealOne/Drivers/CMSIS/Include/cmsis_iccarm.h b/RealOne/Drivers/CMSIS/Include/cmsis_iccarm.h new file mode 100644 index 0000000..12d68fd --- /dev/null +++ b/RealOne/Drivers/CMSIS/Include/cmsis_iccarm.h @@ -0,0 +1,964 @@ +/**************************************************************************//** + * @file cmsis_iccarm.h + * @brief CMSIS compiler ICCARM (IAR Compiler for Arm) header file + * @version V5.1.0 + * @date 08. May 2019 + ******************************************************************************/ + +//------------------------------------------------------------------------------ +// +// Copyright (c) 2017-2019 IAR Systems +// Copyright (c) 2017-2019 Arm Limited. All rights reserved. +// +// Licensed under the Apache License, Version 2.0 (the "License") +// you may not use this file except in compliance with the License. +// You may obtain a copy of the License at +// http://www.apache.org/licenses/LICENSE-2.0 +// +// Unless required by applicable law or agreed to in writing, software +// distributed under the License is distributed on an "AS IS" BASIS, +// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. +// See the License for the specific language governing permissions and +// limitations under the License. +// +//------------------------------------------------------------------------------ + + +#ifndef __CMSIS_ICCARM_H__ +#define __CMSIS_ICCARM_H__ + +#ifndef __ICCARM__ + #error This file should only be compiled by ICCARM +#endif + +#pragma system_include + +#define __IAR_FT _Pragma("inline=forced") __intrinsic + +#if (__VER__ >= 8000000) + #define __ICCARM_V8 1 +#else + #define __ICCARM_V8 0 +#endif + +#ifndef __ALIGNED + #if __ICCARM_V8 + #define __ALIGNED(x) __attribute__((aligned(x))) + #elif (__VER__ >= 7080000) + /* Needs IAR language extensions */ + #define __ALIGNED(x) __attribute__((aligned(x))) + #else + #warning No compiler specific solution for __ALIGNED.__ALIGNED is ignored. + #define __ALIGNED(x) + #endif +#endif + + +/* Define compiler macros for CPU architecture, used in CMSIS 5. + */ +#if __ARM_ARCH_6M__ || __ARM_ARCH_7M__ || __ARM_ARCH_7EM__ || __ARM_ARCH_8M_BASE__ || __ARM_ARCH_8M_MAIN__ +/* Macros already defined */ +#else + #if defined(__ARM8M_MAINLINE__) || defined(__ARM8EM_MAINLINE__) + #define __ARM_ARCH_8M_MAIN__ 1 + #elif defined(__ARM8M_BASELINE__) + #define __ARM_ARCH_8M_BASE__ 1 + #elif defined(__ARM_ARCH_PROFILE) && __ARM_ARCH_PROFILE == 'M' + #if __ARM_ARCH == 6 + #define __ARM_ARCH_6M__ 1 + #elif __ARM_ARCH == 7 + #if __ARM_FEATURE_DSP + #define __ARM_ARCH_7EM__ 1 + #else + #define __ARM_ARCH_7M__ 1 + #endif + #endif /* __ARM_ARCH */ + #endif /* __ARM_ARCH_PROFILE == 'M' */ +#endif + +/* Alternativ core deduction for older ICCARM's */ +#if !defined(__ARM_ARCH_6M__) && !defined(__ARM_ARCH_7M__) && !defined(__ARM_ARCH_7EM__) && \ + !defined(__ARM_ARCH_8M_BASE__) && !defined(__ARM_ARCH_8M_MAIN__) + #if defined(__ARM6M__) && (__CORE__ == __ARM6M__) + #define __ARM_ARCH_6M__ 1 + #elif defined(__ARM7M__) && (__CORE__ == __ARM7M__) + #define __ARM_ARCH_7M__ 1 + #elif defined(__ARM7EM__) && (__CORE__ == __ARM7EM__) + #define __ARM_ARCH_7EM__ 1 + #elif defined(__ARM8M_BASELINE__) && (__CORE == __ARM8M_BASELINE__) + #define __ARM_ARCH_8M_BASE__ 1 + #elif defined(__ARM8M_MAINLINE__) && (__CORE == __ARM8M_MAINLINE__) + #define __ARM_ARCH_8M_MAIN__ 1 + #elif defined(__ARM8EM_MAINLINE__) && (__CORE == __ARM8EM_MAINLINE__) + #define __ARM_ARCH_8M_MAIN__ 1 + #else + #error "Unknown target." + #endif +#endif + + + +#if defined(__ARM_ARCH_6M__) && __ARM_ARCH_6M__==1 + #define __IAR_M0_FAMILY 1 +#elif defined(__ARM_ARCH_8M_BASE__) && __ARM_ARCH_8M_BASE__==1 + #define __IAR_M0_FAMILY 1 +#else + #define __IAR_M0_FAMILY 0 +#endif + + +#ifndef __ASM + #define __ASM __asm +#endif + +#ifndef __COMPILER_BARRIER + #define __COMPILER_BARRIER() __ASM volatile("":::"memory") +#endif + +#ifndef __INLINE + #define __INLINE inline +#endif + +#ifndef __NO_RETURN + #if __ICCARM_V8 + #define __NO_RETURN __attribute__((__noreturn__)) + #else + #define __NO_RETURN _Pragma("object_attribute=__noreturn") + #endif +#endif + +#ifndef __PACKED + #if __ICCARM_V8 + #define __PACKED __attribute__((packed, aligned(1))) + #else + /* Needs IAR language extensions */ + #define __PACKED __packed + #endif +#endif + +#ifndef __PACKED_STRUCT + #if __ICCARM_V8 + #define __PACKED_STRUCT struct __attribute__((packed, aligned(1))) + #else + /* Needs IAR language extensions */ + #define __PACKED_STRUCT __packed struct + #endif +#endif + +#ifndef __PACKED_UNION + #if __ICCARM_V8 + #define __PACKED_UNION union __attribute__((packed, aligned(1))) + #else + /* Needs IAR language extensions */ + #define __PACKED_UNION __packed union + #endif +#endif + +#ifndef __RESTRICT + #if __ICCARM_V8 + #define __RESTRICT __restrict + #else + /* Needs IAR language extensions */ + #define __RESTRICT restrict + #endif +#endif + +#ifndef __STATIC_INLINE + #define __STATIC_INLINE static inline +#endif + +#ifndef __FORCEINLINE + #define __FORCEINLINE _Pragma("inline=forced") +#endif + +#ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __FORCEINLINE __STATIC_INLINE +#endif + +#ifndef __UNALIGNED_UINT16_READ +#pragma language=save +#pragma language=extended +__IAR_FT uint16_t __iar_uint16_read(void const *ptr) +{ + return *(__packed uint16_t*)(ptr); +} +#pragma language=restore +#define __UNALIGNED_UINT16_READ(PTR) __iar_uint16_read(PTR) +#endif + + +#ifndef __UNALIGNED_UINT16_WRITE +#pragma language=save +#pragma language=extended +__IAR_FT void __iar_uint16_write(void const *ptr, uint16_t val) +{ + *(__packed uint16_t*)(ptr) = val;; +} +#pragma language=restore +#define __UNALIGNED_UINT16_WRITE(PTR,VAL) __iar_uint16_write(PTR,VAL) +#endif + +#ifndef __UNALIGNED_UINT32_READ +#pragma language=save +#pragma language=extended +__IAR_FT uint32_t __iar_uint32_read(void const *ptr) +{ + return *(__packed uint32_t*)(ptr); +} +#pragma language=restore +#define __UNALIGNED_UINT32_READ(PTR) __iar_uint32_read(PTR) +#endif + +#ifndef __UNALIGNED_UINT32_WRITE +#pragma language=save +#pragma language=extended +__IAR_FT void __iar_uint32_write(void const *ptr, uint32_t val) +{ + *(__packed uint32_t*)(ptr) = val;; +} +#pragma language=restore +#define __UNALIGNED_UINT32_WRITE(PTR,VAL) __iar_uint32_write(PTR,VAL) +#endif + +#ifndef __UNALIGNED_UINT32 /* deprecated */ +#pragma language=save +#pragma language=extended +__packed struct __iar_u32 { uint32_t v; }; +#pragma language=restore +#define __UNALIGNED_UINT32(PTR) (((struct __iar_u32 *)(PTR))->v) +#endif + +#ifndef __USED + #if __ICCARM_V8 + #define __USED __attribute__((used)) + #else + #define __USED _Pragma("__root") + #endif +#endif + +#ifndef __WEAK + #if __ICCARM_V8 + #define __WEAK __attribute__((weak)) + #else + #define __WEAK _Pragma("__weak") + #endif +#endif + +#ifndef __PROGRAM_START +#define __PROGRAM_START __iar_program_start +#endif + +#ifndef __INITIAL_SP +#define __INITIAL_SP CSTACK$$Limit +#endif + +#ifndef __STACK_LIMIT +#define __STACK_LIMIT CSTACK$$Base +#endif + +#ifndef __VECTOR_TABLE +#define __VECTOR_TABLE __vector_table +#endif + +#ifndef __VECTOR_TABLE_ATTRIBUTE +#define __VECTOR_TABLE_ATTRIBUTE @".intvec" +#endif + +#ifndef __ICCARM_INTRINSICS_VERSION__ + #define __ICCARM_INTRINSICS_VERSION__ 0 +#endif + +#if __ICCARM_INTRINSICS_VERSION__ == 2 + + #if defined(__CLZ) + #undef __CLZ + #endif + #if defined(__REVSH) + #undef __REVSH + #endif + #if defined(__RBIT) + #undef __RBIT + #endif + #if defined(__SSAT) + #undef __SSAT + #endif + #if defined(__USAT) + #undef __USAT + #endif + + #include "iccarm_builtin.h" + + #define __disable_fault_irq __iar_builtin_disable_fiq + #define __disable_irq __iar_builtin_disable_interrupt + #define __enable_fault_irq __iar_builtin_enable_fiq + #define __enable_irq __iar_builtin_enable_interrupt + #define __arm_rsr __iar_builtin_rsr + #define __arm_wsr __iar_builtin_wsr + + + #define __get_APSR() (__arm_rsr("APSR")) + #define __get_BASEPRI() (__arm_rsr("BASEPRI")) + #define __get_CONTROL() (__arm_rsr("CONTROL")) + #define __get_FAULTMASK() (__arm_rsr("FAULTMASK")) + + #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) + #define __get_FPSCR() (__arm_rsr("FPSCR")) + #define __set_FPSCR(VALUE) (__arm_wsr("FPSCR", (VALUE))) + #else + #define __get_FPSCR() ( 0 ) + #define __set_FPSCR(VALUE) ((void)VALUE) + #endif + + #define __get_IPSR() (__arm_rsr("IPSR")) + #define __get_MSP() (__arm_rsr("MSP")) + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + #define __get_MSPLIM() (0U) + #else + #define __get_MSPLIM() (__arm_rsr("MSPLIM")) + #endif + #define __get_PRIMASK() (__arm_rsr("PRIMASK")) + #define __get_PSP() (__arm_rsr("PSP")) + + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + #define __get_PSPLIM() (0U) + #else + #define __get_PSPLIM() (__arm_rsr("PSPLIM")) + #endif + + #define __get_xPSR() (__arm_rsr("xPSR")) + + #define __set_BASEPRI(VALUE) (__arm_wsr("BASEPRI", (VALUE))) + #define __set_BASEPRI_MAX(VALUE) (__arm_wsr("BASEPRI_MAX", (VALUE))) + #define __set_CONTROL(VALUE) (__arm_wsr("CONTROL", (VALUE))) + #define __set_FAULTMASK(VALUE) (__arm_wsr("FAULTMASK", (VALUE))) + #define __set_MSP(VALUE) (__arm_wsr("MSP", (VALUE))) + + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + #define __set_MSPLIM(VALUE) ((void)(VALUE)) + #else + #define __set_MSPLIM(VALUE) (__arm_wsr("MSPLIM", (VALUE))) + #endif + #define __set_PRIMASK(VALUE) (__arm_wsr("PRIMASK", (VALUE))) + #define __set_PSP(VALUE) (__arm_wsr("PSP", (VALUE))) + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + #define __set_PSPLIM(VALUE) ((void)(VALUE)) + #else + #define __set_PSPLIM(VALUE) (__arm_wsr("PSPLIM", (VALUE))) + #endif + + #define __TZ_get_CONTROL_NS() (__arm_rsr("CONTROL_NS")) + #define __TZ_set_CONTROL_NS(VALUE) (__arm_wsr("CONTROL_NS", (VALUE))) + #define __TZ_get_PSP_NS() (__arm_rsr("PSP_NS")) + #define __TZ_set_PSP_NS(VALUE) (__arm_wsr("PSP_NS", (VALUE))) + #define __TZ_get_MSP_NS() (__arm_rsr("MSP_NS")) + #define __TZ_set_MSP_NS(VALUE) (__arm_wsr("MSP_NS", (VALUE))) + #define __TZ_get_SP_NS() (__arm_rsr("SP_NS")) + #define __TZ_set_SP_NS(VALUE) (__arm_wsr("SP_NS", (VALUE))) + #define __TZ_get_PRIMASK_NS() (__arm_rsr("PRIMASK_NS")) + #define __TZ_set_PRIMASK_NS(VALUE) (__arm_wsr("PRIMASK_NS", (VALUE))) + #define __TZ_get_BASEPRI_NS() (__arm_rsr("BASEPRI_NS")) + #define __TZ_set_BASEPRI_NS(VALUE) (__arm_wsr("BASEPRI_NS", (VALUE))) + #define __TZ_get_FAULTMASK_NS() (__arm_rsr("FAULTMASK_NS")) + #define __TZ_set_FAULTMASK_NS(VALUE)(__arm_wsr("FAULTMASK_NS", (VALUE))) + + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + #define __TZ_get_PSPLIM_NS() (0U) + #define __TZ_set_PSPLIM_NS(VALUE) ((void)(VALUE)) + #else + #define __TZ_get_PSPLIM_NS() (__arm_rsr("PSPLIM_NS")) + #define __TZ_set_PSPLIM_NS(VALUE) (__arm_wsr("PSPLIM_NS", (VALUE))) + #endif + + #define __TZ_get_MSPLIM_NS() (__arm_rsr("MSPLIM_NS")) + #define __TZ_set_MSPLIM_NS(VALUE) (__arm_wsr("MSPLIM_NS", (VALUE))) + + #define __NOP __iar_builtin_no_operation + + #define __CLZ __iar_builtin_CLZ + #define __CLREX __iar_builtin_CLREX + + #define __DMB __iar_builtin_DMB + #define __DSB __iar_builtin_DSB + #define __ISB __iar_builtin_ISB + + #define __LDREXB __iar_builtin_LDREXB + #define __LDREXH __iar_builtin_LDREXH + #define __LDREXW __iar_builtin_LDREX + + #define __RBIT __iar_builtin_RBIT + #define __REV __iar_builtin_REV + #define __REV16 __iar_builtin_REV16 + + __IAR_FT int16_t __REVSH(int16_t val) + { + return (int16_t) __iar_builtin_REVSH(val); + } + + #define __ROR __iar_builtin_ROR + #define __RRX __iar_builtin_RRX + + #define __SEV __iar_builtin_SEV + + #if !__IAR_M0_FAMILY + #define __SSAT __iar_builtin_SSAT + #endif + + #define __STREXB __iar_builtin_STREXB + #define __STREXH __iar_builtin_STREXH + #define __STREXW __iar_builtin_STREX + + #if !__IAR_M0_FAMILY + #define __USAT __iar_builtin_USAT + #endif + + #define __WFE __iar_builtin_WFE + #define __WFI __iar_builtin_WFI + + #if __ARM_MEDIA__ + #define __SADD8 __iar_builtin_SADD8 + #define __QADD8 __iar_builtin_QADD8 + #define __SHADD8 __iar_builtin_SHADD8 + #define __UADD8 __iar_builtin_UADD8 + #define __UQADD8 __iar_builtin_UQADD8 + #define __UHADD8 __iar_builtin_UHADD8 + #define __SSUB8 __iar_builtin_SSUB8 + #define __QSUB8 __iar_builtin_QSUB8 + #define __SHSUB8 __iar_builtin_SHSUB8 + #define __USUB8 __iar_builtin_USUB8 + #define __UQSUB8 __iar_builtin_UQSUB8 + #define __UHSUB8 __iar_builtin_UHSUB8 + #define __SADD16 __iar_builtin_SADD16 + #define __QADD16 __iar_builtin_QADD16 + #define __SHADD16 __iar_builtin_SHADD16 + #define __UADD16 __iar_builtin_UADD16 + #define __UQADD16 __iar_builtin_UQADD16 + #define __UHADD16 __iar_builtin_UHADD16 + #define __SSUB16 __iar_builtin_SSUB16 + #define __QSUB16 __iar_builtin_QSUB16 + #define __SHSUB16 __iar_builtin_SHSUB16 + #define __USUB16 __iar_builtin_USUB16 + #define __UQSUB16 __iar_builtin_UQSUB16 + #define __UHSUB16 __iar_builtin_UHSUB16 + #define __SASX __iar_builtin_SASX + #define __QASX __iar_builtin_QASX + #define __SHASX __iar_builtin_SHASX + #define __UASX __iar_builtin_UASX + #define __UQASX __iar_builtin_UQASX + #define __UHASX __iar_builtin_UHASX + #define __SSAX __iar_builtin_SSAX + #define __QSAX __iar_builtin_QSAX + #define __SHSAX __iar_builtin_SHSAX + #define __USAX __iar_builtin_USAX + #define __UQSAX __iar_builtin_UQSAX + #define __UHSAX __iar_builtin_UHSAX + #define __USAD8 __iar_builtin_USAD8 + #define __USADA8 __iar_builtin_USADA8 + #define __SSAT16 __iar_builtin_SSAT16 + #define __USAT16 __iar_builtin_USAT16 + #define __UXTB16 __iar_builtin_UXTB16 + #define __UXTAB16 __iar_builtin_UXTAB16 + #define __SXTB16 __iar_builtin_SXTB16 + #define __SXTAB16 __iar_builtin_SXTAB16 + #define __SMUAD __iar_builtin_SMUAD + #define __SMUADX __iar_builtin_SMUADX + #define __SMMLA __iar_builtin_SMMLA + #define __SMLAD __iar_builtin_SMLAD + #define __SMLADX __iar_builtin_SMLADX + #define __SMLALD __iar_builtin_SMLALD + #define __SMLALDX __iar_builtin_SMLALDX + #define __SMUSD __iar_builtin_SMUSD + #define __SMUSDX __iar_builtin_SMUSDX + #define __SMLSD __iar_builtin_SMLSD + #define __SMLSDX __iar_builtin_SMLSDX + #define __SMLSLD __iar_builtin_SMLSLD + #define __SMLSLDX __iar_builtin_SMLSLDX + #define __SEL __iar_builtin_SEL + #define __QADD __iar_builtin_QADD + #define __QSUB __iar_builtin_QSUB + #define __PKHBT __iar_builtin_PKHBT + #define __PKHTB __iar_builtin_PKHTB + #endif + +#else /* __ICCARM_INTRINSICS_VERSION__ == 2 */ + + #if __IAR_M0_FAMILY + /* Avoid clash between intrinsics.h and arm_math.h when compiling for Cortex-M0. */ + #define __CLZ __cmsis_iar_clz_not_active + #define __SSAT __cmsis_iar_ssat_not_active + #define __USAT __cmsis_iar_usat_not_active + #define __RBIT __cmsis_iar_rbit_not_active + #define __get_APSR __cmsis_iar_get_APSR_not_active + #endif + + + #if (!((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) )) + #define __get_FPSCR __cmsis_iar_get_FPSR_not_active + #define __set_FPSCR __cmsis_iar_set_FPSR_not_active + #endif + + #ifdef __INTRINSICS_INCLUDED + #error intrinsics.h is already included previously! + #endif + + #include + + #if __IAR_M0_FAMILY + /* Avoid clash between intrinsics.h and arm_math.h when compiling for Cortex-M0. */ + #undef __CLZ + #undef __SSAT + #undef __USAT + #undef __RBIT + #undef __get_APSR + + __STATIC_INLINE uint8_t __CLZ(uint32_t data) + { + if (data == 0U) { return 32U; } + + uint32_t count = 0U; + uint32_t mask = 0x80000000U; + + while ((data & mask) == 0U) + { + count += 1U; + mask = mask >> 1U; + } + return count; + } + + __STATIC_INLINE uint32_t __RBIT(uint32_t v) + { + uint8_t sc = 31U; + uint32_t r = v; + for (v >>= 1U; v; v >>= 1U) + { + r <<= 1U; + r |= v & 1U; + sc--; + } + return (r << sc); + } + + __STATIC_INLINE uint32_t __get_APSR(void) + { + uint32_t res; + __asm("MRS %0,APSR" : "=r" (res)); + return res; + } + + #endif + + #if (!((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) )) + #undef __get_FPSCR + #undef __set_FPSCR + #define __get_FPSCR() (0) + #define __set_FPSCR(VALUE) ((void)VALUE) + #endif + + #pragma diag_suppress=Pe940 + #pragma diag_suppress=Pe177 + + #define __enable_irq __enable_interrupt + #define __disable_irq __disable_interrupt + #define __NOP __no_operation + + #define __get_xPSR __get_PSR + + #if (!defined(__ARM_ARCH_6M__) || __ARM_ARCH_6M__==0) + + __IAR_FT uint32_t __LDREXW(uint32_t volatile *ptr) + { + return __LDREX((unsigned long *)ptr); + } + + __IAR_FT uint32_t __STREXW(uint32_t value, uint32_t volatile *ptr) + { + return __STREX(value, (unsigned long *)ptr); + } + #endif + + + /* __CORTEX_M is defined in core_cm0.h, core_cm3.h and core_cm4.h. */ + #if (__CORTEX_M >= 0x03) + + __IAR_FT uint32_t __RRX(uint32_t value) + { + uint32_t result; + __ASM("RRX %0, %1" : "=r"(result) : "r" (value) : "cc"); + return(result); + } + + __IAR_FT void __set_BASEPRI_MAX(uint32_t value) + { + __asm volatile("MSR BASEPRI_MAX,%0"::"r" (value)); + } + + + #define __enable_fault_irq __enable_fiq + #define __disable_fault_irq __disable_fiq + + + #endif /* (__CORTEX_M >= 0x03) */ + + __IAR_FT uint32_t __ROR(uint32_t op1, uint32_t op2) + { + return (op1 >> op2) | (op1 << ((sizeof(op1)*8)-op2)); + } + + #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) + + __IAR_FT uint32_t __get_MSPLIM(void) + { + uint32_t res; + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + res = 0U; + #else + __asm volatile("MRS %0,MSPLIM" : "=r" (res)); + #endif + return res; + } + + __IAR_FT void __set_MSPLIM(uint32_t value) + { + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + (void)value; + #else + __asm volatile("MSR MSPLIM,%0" :: "r" (value)); + #endif + } + + __IAR_FT uint32_t __get_PSPLIM(void) + { + uint32_t res; + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + res = 0U; + #else + __asm volatile("MRS %0,PSPLIM" : "=r" (res)); + #endif + return res; + } + + __IAR_FT void __set_PSPLIM(uint32_t value) + { + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + (void)value; + #else + __asm volatile("MSR PSPLIM,%0" :: "r" (value)); + #endif + } + + __IAR_FT uint32_t __TZ_get_CONTROL_NS(void) + { + uint32_t res; + __asm volatile("MRS %0,CONTROL_NS" : "=r" (res)); + return res; + } + + __IAR_FT void __TZ_set_CONTROL_NS(uint32_t value) + { + __asm volatile("MSR CONTROL_NS,%0" :: "r" (value)); + } + + __IAR_FT uint32_t __TZ_get_PSP_NS(void) + { + uint32_t res; + __asm volatile("MRS %0,PSP_NS" : "=r" (res)); + return res; + } + + __IAR_FT void __TZ_set_PSP_NS(uint32_t value) + { + __asm volatile("MSR PSP_NS,%0" :: "r" (value)); + } + + __IAR_FT uint32_t __TZ_get_MSP_NS(void) + { + uint32_t res; + __asm volatile("MRS %0,MSP_NS" : "=r" (res)); + return res; + } + + __IAR_FT void __TZ_set_MSP_NS(uint32_t value) + { + __asm volatile("MSR MSP_NS,%0" :: "r" (value)); + } + + __IAR_FT uint32_t __TZ_get_SP_NS(void) + { + uint32_t res; + __asm volatile("MRS %0,SP_NS" : "=r" (res)); + return res; + } + __IAR_FT void __TZ_set_SP_NS(uint32_t value) + { + __asm volatile("MSR SP_NS,%0" :: "r" (value)); + } + + __IAR_FT uint32_t __TZ_get_PRIMASK_NS(void) + { + uint32_t res; + __asm volatile("MRS %0,PRIMASK_NS" : "=r" (res)); + return res; + } + + __IAR_FT void __TZ_set_PRIMASK_NS(uint32_t value) + { + __asm volatile("MSR PRIMASK_NS,%0" :: "r" (value)); + } + + __IAR_FT uint32_t __TZ_get_BASEPRI_NS(void) + { + uint32_t res; + __asm volatile("MRS %0,BASEPRI_NS" : "=r" (res)); + return res; + } + + __IAR_FT void __TZ_set_BASEPRI_NS(uint32_t value) + { + __asm volatile("MSR BASEPRI_NS,%0" :: "r" (value)); + } + + __IAR_FT uint32_t __TZ_get_FAULTMASK_NS(void) + { + uint32_t res; + __asm volatile("MRS %0,FAULTMASK_NS" : "=r" (res)); + return res; + } + + __IAR_FT void __TZ_set_FAULTMASK_NS(uint32_t value) + { + __asm volatile("MSR FAULTMASK_NS,%0" :: "r" (value)); + } + + __IAR_FT uint32_t __TZ_get_PSPLIM_NS(void) + { + uint32_t res; + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + res = 0U; + #else + __asm volatile("MRS %0,PSPLIM_NS" : "=r" (res)); + #endif + return res; + } + + __IAR_FT void __TZ_set_PSPLIM_NS(uint32_t value) + { + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + (void)value; + #else + __asm volatile("MSR PSPLIM_NS,%0" :: "r" (value)); + #endif + } + + __IAR_FT uint32_t __TZ_get_MSPLIM_NS(void) + { + uint32_t res; + __asm volatile("MRS %0,MSPLIM_NS" : "=r" (res)); + return res; + } + + __IAR_FT void __TZ_set_MSPLIM_NS(uint32_t value) + { + __asm volatile("MSR MSPLIM_NS,%0" :: "r" (value)); + } + + #endif /* __ARM_ARCH_8M_MAIN__ or __ARM_ARCH_8M_BASE__ */ + +#endif /* __ICCARM_INTRINSICS_VERSION__ == 2 */ + +#define __BKPT(value) __asm volatile ("BKPT %0" : : "i"(value)) + +#if __IAR_M0_FAMILY + __STATIC_INLINE int32_t __SSAT(int32_t val, uint32_t sat) + { + if ((sat >= 1U) && (sat <= 32U)) + { + const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U); + const int32_t min = -1 - max ; + if (val > max) + { + return max; + } + else if (val < min) + { + return min; + } + } + return val; + } + + __STATIC_INLINE uint32_t __USAT(int32_t val, uint32_t sat) + { + if (sat <= 31U) + { + const uint32_t max = ((1U << sat) - 1U); + if (val > (int32_t)max) + { + return max; + } + else if (val < 0) + { + return 0U; + } + } + return (uint32_t)val; + } +#endif + +#if (__CORTEX_M >= 0x03) /* __CORTEX_M is defined in core_cm0.h, core_cm3.h and core_cm4.h. */ + + __IAR_FT uint8_t __LDRBT(volatile uint8_t *addr) + { + uint32_t res; + __ASM("LDRBT %0, [%1]" : "=r" (res) : "r" (addr) : "memory"); + return ((uint8_t)res); + } + + __IAR_FT uint16_t __LDRHT(volatile uint16_t *addr) + { + uint32_t res; + __ASM("LDRHT %0, [%1]" : "=r" (res) : "r" (addr) : "memory"); + return ((uint16_t)res); + } + + __IAR_FT uint32_t __LDRT(volatile uint32_t *addr) + { + uint32_t res; + __ASM("LDRT %0, [%1]" : "=r" (res) : "r" (addr) : "memory"); + return res; + } + + __IAR_FT void __STRBT(uint8_t value, volatile uint8_t *addr) + { + __ASM("STRBT %1, [%0]" : : "r" (addr), "r" ((uint32_t)value) : "memory"); + } + + __IAR_FT void __STRHT(uint16_t value, volatile uint16_t *addr) + { + __ASM("STRHT %1, [%0]" : : "r" (addr), "r" ((uint32_t)value) : "memory"); + } + + __IAR_FT void __STRT(uint32_t value, volatile uint32_t *addr) + { + __ASM("STRT %1, [%0]" : : "r" (addr), "r" (value) : "memory"); + } + +#endif /* (__CORTEX_M >= 0x03) */ + +#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) + + + __IAR_FT uint8_t __LDAB(volatile uint8_t *ptr) + { + uint32_t res; + __ASM volatile ("LDAB %0, [%1]" : "=r" (res) : "r" (ptr) : "memory"); + return ((uint8_t)res); + } + + __IAR_FT uint16_t __LDAH(volatile uint16_t *ptr) + { + uint32_t res; + __ASM volatile ("LDAH %0, [%1]" : "=r" (res) : "r" (ptr) : "memory"); + return ((uint16_t)res); + } + + __IAR_FT uint32_t __LDA(volatile uint32_t *ptr) + { + uint32_t res; + __ASM volatile ("LDA %0, [%1]" : "=r" (res) : "r" (ptr) : "memory"); + return res; + } + + __IAR_FT void __STLB(uint8_t value, volatile uint8_t *ptr) + { + __ASM volatile ("STLB %1, [%0]" :: "r" (ptr), "r" (value) : "memory"); + } + + __IAR_FT void __STLH(uint16_t value, volatile uint16_t *ptr) + { + __ASM volatile ("STLH %1, [%0]" :: "r" (ptr), "r" (value) : "memory"); + } + + __IAR_FT void __STL(uint32_t value, volatile uint32_t *ptr) + { + __ASM volatile ("STL %1, [%0]" :: "r" (ptr), "r" (value) : "memory"); + } + + __IAR_FT uint8_t __LDAEXB(volatile uint8_t *ptr) + { + uint32_t res; + __ASM volatile ("LDAEXB %0, [%1]" : "=r" (res) : "r" (ptr) : "memory"); + return ((uint8_t)res); + } + + __IAR_FT uint16_t __LDAEXH(volatile uint16_t *ptr) + { + uint32_t res; + __ASM volatile ("LDAEXH %0, [%1]" : "=r" (res) : "r" (ptr) : "memory"); + return ((uint16_t)res); + } + + __IAR_FT uint32_t __LDAEX(volatile uint32_t *ptr) + { + uint32_t res; + __ASM volatile ("LDAEX %0, [%1]" : "=r" (res) : "r" (ptr) : "memory"); + return res; + } + + __IAR_FT uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr) + { + uint32_t res; + __ASM volatile ("STLEXB %0, %2, [%1]" : "=r" (res) : "r" (ptr), "r" (value) : "memory"); + return res; + } + + __IAR_FT uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr) + { + uint32_t res; + __ASM volatile ("STLEXH %0, %2, [%1]" : "=r" (res) : "r" (ptr), "r" (value) : "memory"); + return res; + } + + __IAR_FT uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr) + { + uint32_t res; + __ASM volatile ("STLEX %0, %2, [%1]" : "=r" (res) : "r" (ptr), "r" (value) : "memory"); + return res; + } + +#endif /* __ARM_ARCH_8M_MAIN__ or __ARM_ARCH_8M_BASE__ */ + +#undef __IAR_FT +#undef __IAR_M0_FAMILY +#undef __ICCARM_V8 + +#pragma diag_default=Pe940 +#pragma diag_default=Pe177 + +#endif /* __CMSIS_ICCARM_H__ */ diff --git a/RealOne/Drivers/CMSIS/Include/cmsis_version.h b/RealOne/Drivers/CMSIS/Include/cmsis_version.h new file mode 100644 index 0000000..f2e2746 --- /dev/null +++ b/RealOne/Drivers/CMSIS/Include/cmsis_version.h @@ -0,0 +1,39 @@ +/**************************************************************************//** + * @file cmsis_version.h + * @brief CMSIS Core(M) Version definitions + * @version V5.0.3 + * @date 24. June 2019 + ******************************************************************************/ +/* + * Copyright (c) 2009-2019 ARM Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CMSIS_VERSION_H +#define __CMSIS_VERSION_H + +/* CMSIS Version definitions */ +#define __CM_CMSIS_VERSION_MAIN ( 5U) /*!< [31:16] CMSIS Core(M) main version */ +#define __CM_CMSIS_VERSION_SUB ( 3U) /*!< [15:0] CMSIS Core(M) sub version */ +#define __CM_CMSIS_VERSION ((__CM_CMSIS_VERSION_MAIN << 16U) | \ + __CM_CMSIS_VERSION_SUB ) /*!< CMSIS Core(M) version number */ +#endif diff --git a/RealOne/Drivers/CMSIS/Include/core_armv81mml.h b/RealOne/Drivers/CMSIS/Include/core_armv81mml.h new file mode 100644 index 0000000..8441e57 --- /dev/null +++ b/RealOne/Drivers/CMSIS/Include/core_armv81mml.h @@ -0,0 +1,2968 @@ +/**************************************************************************//** + * @file core_armv81mml.h + * @brief CMSIS Armv8.1-M Mainline Core Peripheral Access Layer Header File + * @version V1.0.0 + * @date 15. March 2019 + ******************************************************************************/ +/* + * Copyright (c) 2018-2019 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_ARMV81MML_H_GENERIC +#define __CORE_ARMV81MML_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_ARMV81MML + @{ + */ + +#include "cmsis_version.h" + +#define __ARM_ARCH_8M_MAIN__ 1 // patching for now +/* CMSIS ARMV81MML definitions */ +#define __ARMv81MML_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __ARMv81MML_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __ARMv81MML_CMSIS_VERSION ((__ARMv81MML_CMSIS_VERSION_MAIN << 16U) | \ + __ARMv81MML_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (81U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions. +*/ +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined(__ARM_FEATURE_DSP) + #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_FP + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined(__ARM_FEATURE_DSP) + #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined(__ARM_FEATURE_DSP) + #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined(__ARM_FEATURE_DSP) + #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_ARMV81MML_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_ARMV81MML_H_DEPENDANT +#define __CORE_ARMV81MML_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __ARMv81MML_REV + #define __ARMv81MML_REV 0x0000U + #warning "__ARMv81MML_REV not defined in device header file; using default!" + #endif + + #ifndef __FPU_PRESENT + #define __FPU_PRESENT 0U + #warning "__FPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __SAUREGION_PRESENT + #define __SAUREGION_PRESENT 0U + #warning "__SAUREGION_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __DSP_PRESENT + #define __DSP_PRESENT 0U + #warning "__DSP_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 3U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group ARMv81MML */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + - Core SAU Register + - Core FPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + +#define APSR_Q_Pos 27U /*!< APSR: Q Position */ +#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ + +#define APSR_GE_Pos 16U /*!< APSR: GE Position */ +#define APSR_GE_Msk (0xFUL << APSR_GE_Pos) /*!< APSR: GE Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:7; /*!< bit: 9..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ +#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ + +#define xPSR_IT_Pos 25U /*!< xPSR: IT Position */ +#define xPSR_IT_Msk (3UL << xPSR_IT_Pos) /*!< xPSR: IT Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_GE_Pos 16U /*!< xPSR: GE Position */ +#define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos) /*!< xPSR: GE Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack-pointer select */ + uint32_t FPCA:1; /*!< bit: 2 Floating-point context active */ + uint32_t SFPA:1; /*!< bit: 3 Secure floating-point active */ + uint32_t _reserved1:28; /*!< bit: 4..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SFPA_Pos 3U /*!< CONTROL: SFPA Position */ +#define CONTROL_SFPA_Msk (1UL << CONTROL_SFPA_Pos) /*!< CONTROL: SFPA Mask */ + +#define CONTROL_FPCA_Pos 2U /*!< CONTROL: FPCA Position */ +#define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) /*!< CONTROL: FPCA Mask */ + +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[16U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[16U]; + __IOM uint32_t ICER[16U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[16U]; + __IOM uint32_t ISPR[16U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[16U]; + __IOM uint32_t ICPR[16U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[16U]; + __IOM uint32_t IABR[16U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[16U]; + __IOM uint32_t ITNS[16U]; /*!< Offset: 0x280 (R/W) Interrupt Non-Secure State Register */ + uint32_t RESERVED5[16U]; + __IOM uint8_t IPR[496U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED6[580U]; + __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IOM uint8_t SHPR[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __IM uint32_t ID_PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __IM uint32_t ID_DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __IM uint32_t ID_ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __IM uint32_t ID_MMFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __IM uint32_t ID_ISAR[6U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + __IM uint32_t CLIDR; /*!< Offset: 0x078 (R/ ) Cache Level ID register */ + __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ + __IM uint32_t CCSIDR; /*!< Offset: 0x080 (R/ ) Cache Size ID Register */ + __IOM uint32_t CSSELR; /*!< Offset: 0x084 (R/W) Cache Size Selection Register */ + __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ + __IOM uint32_t NSACR; /*!< Offset: 0x08C (R/W) Non-Secure Access Control Register */ + uint32_t RESERVED3[92U]; + __OM uint32_t STIR; /*!< Offset: 0x200 ( /W) Software Triggered Interrupt Register */ + uint32_t RESERVED4[15U]; + __IM uint32_t MVFR0; /*!< Offset: 0x240 (R/ ) Media and VFP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x244 (R/ ) Media and VFP Feature Register 1 */ + __IM uint32_t MVFR2; /*!< Offset: 0x248 (R/ ) Media and VFP Feature Register 2 */ + uint32_t RESERVED5[1U]; + __OM uint32_t ICIALLU; /*!< Offset: 0x250 ( /W) I-Cache Invalidate All to PoU */ + uint32_t RESERVED6[1U]; + __OM uint32_t ICIMVAU; /*!< Offset: 0x258 ( /W) I-Cache Invalidate by MVA to PoU */ + __OM uint32_t DCIMVAC; /*!< Offset: 0x25C ( /W) D-Cache Invalidate by MVA to PoC */ + __OM uint32_t DCISW; /*!< Offset: 0x260 ( /W) D-Cache Invalidate by Set-way */ + __OM uint32_t DCCMVAU; /*!< Offset: 0x264 ( /W) D-Cache Clean by MVA to PoU */ + __OM uint32_t DCCMVAC; /*!< Offset: 0x268 ( /W) D-Cache Clean by MVA to PoC */ + __OM uint32_t DCCSW; /*!< Offset: 0x26C ( /W) D-Cache Clean by Set-way */ + __OM uint32_t DCCIMVAC; /*!< Offset: 0x270 ( /W) D-Cache Clean and Invalidate by MVA to PoC */ + __OM uint32_t DCCISW; /*!< Offset: 0x274 ( /W) D-Cache Clean and Invalidate by Set-way */ + uint32_t RESERVED7[6U]; + __IOM uint32_t ITCMCR; /*!< Offset: 0x290 (R/W) Instruction Tightly-Coupled Memory Control Register */ + __IOM uint32_t DTCMCR; /*!< Offset: 0x294 (R/W) Data Tightly-Coupled Memory Control Registers */ + __IOM uint32_t AHBPCR; /*!< Offset: 0x298 (R/W) AHBP Control Register */ + __IOM uint32_t CACR; /*!< Offset: 0x29C (R/W) L1 Cache Control Register */ + __IOM uint32_t AHBSCR; /*!< Offset: 0x2A0 (R/W) AHB Slave Control Register */ + uint32_t RESERVED8[1U]; + __IOM uint32_t ABFSR; /*!< Offset: 0x2A8 (R/W) Auxiliary Bus Fault Status Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_PENDNMISET_Pos 31U /*!< SCB ICSR: PENDNMISET Position */ +#define SCB_ICSR_PENDNMISET_Msk (1UL << SCB_ICSR_PENDNMISET_Pos) /*!< SCB ICSR: PENDNMISET Mask */ + +#define SCB_ICSR_NMIPENDSET_Pos SCB_ICSR_PENDNMISET_Pos /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */ +#define SCB_ICSR_NMIPENDSET_Msk SCB_ICSR_PENDNMISET_Msk /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */ + +#define SCB_ICSR_PENDNMICLR_Pos 30U /*!< SCB ICSR: PENDNMICLR Position */ +#define SCB_ICSR_PENDNMICLR_Msk (1UL << SCB_ICSR_PENDNMICLR_Pos) /*!< SCB ICSR: PENDNMICLR Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_STTNS_Pos 24U /*!< SCB ICSR: STTNS Position (Security Extension) */ +#define SCB_ICSR_STTNS_Msk (1UL << SCB_ICSR_STTNS_Pos) /*!< SCB ICSR: STTNS Mask (Security Extension) */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIS_Pos 14U /*!< SCB AIRCR: PRIS Position */ +#define SCB_AIRCR_PRIS_Msk (1UL << SCB_AIRCR_PRIS_Pos) /*!< SCB AIRCR: PRIS Mask */ + +#define SCB_AIRCR_BFHFNMINS_Pos 13U /*!< SCB AIRCR: BFHFNMINS Position */ +#define SCB_AIRCR_BFHFNMINS_Msk (1UL << SCB_AIRCR_BFHFNMINS_Pos) /*!< SCB AIRCR: BFHFNMINS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQS_Pos 3U /*!< SCB AIRCR: SYSRESETREQS Position */ +#define SCB_AIRCR_SYSRESETREQS_Msk (1UL << SCB_AIRCR_SYSRESETREQS_Pos) /*!< SCB AIRCR: SYSRESETREQS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEPS_Pos 3U /*!< SCB SCR: SLEEPDEEPS Position */ +#define SCB_SCR_SLEEPDEEPS_Msk (1UL << SCB_SCR_SLEEPDEEPS_Pos) /*!< SCB SCR: SLEEPDEEPS Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_BP_Pos 18U /*!< SCB CCR: BP Position */ +#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos) /*!< SCB CCR: BP Mask */ + +#define SCB_CCR_IC_Pos 17U /*!< SCB CCR: IC Position */ +#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos) /*!< SCB CCR: IC Mask */ + +#define SCB_CCR_DC_Pos 16U /*!< SCB CCR: DC Position */ +#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos) /*!< SCB CCR: DC Mask */ + +#define SCB_CCR_STKOFHFNMIGN_Pos 10U /*!< SCB CCR: STKOFHFNMIGN Position */ +#define SCB_CCR_STKOFHFNMIGN_Msk (1UL << SCB_CCR_STKOFHFNMIGN_Pos) /*!< SCB CCR: STKOFHFNMIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_HARDFAULTPENDED_Pos 21U /*!< SCB SHCSR: HARDFAULTPENDED Position */ +#define SCB_SHCSR_HARDFAULTPENDED_Msk (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos) /*!< SCB SHCSR: HARDFAULTPENDED Mask */ + +#define SCB_SHCSR_SECUREFAULTPENDED_Pos 20U /*!< SCB SHCSR: SECUREFAULTPENDED Position */ +#define SCB_SHCSR_SECUREFAULTPENDED_Msk (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos) /*!< SCB SHCSR: SECUREFAULTPENDED Mask */ + +#define SCB_SHCSR_SECUREFAULTENA_Pos 19U /*!< SCB SHCSR: SECUREFAULTENA Position */ +#define SCB_SHCSR_SECUREFAULTENA_Msk (1UL << SCB_SHCSR_SECUREFAULTENA_Pos) /*!< SCB SHCSR: SECUREFAULTENA Mask */ + +#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_NMIACT_Pos 5U /*!< SCB SHCSR: NMIACT Position */ +#define SCB_SHCSR_NMIACT_Msk (1UL << SCB_SHCSR_NMIACT_Pos) /*!< SCB SHCSR: NMIACT Mask */ + +#define SCB_SHCSR_SECUREFAULTACT_Pos 4U /*!< SCB SHCSR: SECUREFAULTACT Position */ +#define SCB_SHCSR_SECUREFAULTACT_Msk (1UL << SCB_SHCSR_SECUREFAULTACT_Pos) /*!< SCB SHCSR: SECUREFAULTACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_HARDFAULTACT_Pos 2U /*!< SCB SHCSR: HARDFAULTACT Position */ +#define SCB_SHCSR_HARDFAULTACT_Msk (1UL << SCB_SHCSR_HARDFAULTACT_Pos) /*!< SCB SHCSR: HARDFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Register Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) /*!< SCB CFSR (MMFSR): MMARVALID Position */ +#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) /*!< SCB CFSR (MMFSR): MMARVALID Mask */ + +#define SCB_CFSR_MLSPERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 5U) /*!< SCB CFSR (MMFSR): MLSPERR Position */ +#define SCB_CFSR_MLSPERR_Msk (1UL << SCB_CFSR_MLSPERR_Pos) /*!< SCB CFSR (MMFSR): MLSPERR Mask */ + +#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) /*!< SCB CFSR (MMFSR): MSTKERR Position */ +#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) /*!< SCB CFSR (MMFSR): MSTKERR Mask */ + +#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) /*!< SCB CFSR (MMFSR): MUNSTKERR Position */ +#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */ + +#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) /*!< SCB CFSR (MMFSR): DACCVIOL Position */ +#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) /*!< SCB CFSR (MMFSR): DACCVIOL Mask */ + +#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) /*!< SCB CFSR (MMFSR): IACCVIOL Position */ +#define SCB_CFSR_IACCVIOL_Msk (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/) /*!< SCB CFSR (MMFSR): IACCVIOL Mask */ + +/* BusFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) /*!< SCB CFSR (BFSR): BFARVALID Position */ +#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) /*!< SCB CFSR (BFSR): BFARVALID Mask */ + +#define SCB_CFSR_LSPERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 5U) /*!< SCB CFSR (BFSR): LSPERR Position */ +#define SCB_CFSR_LSPERR_Msk (1UL << SCB_CFSR_LSPERR_Pos) /*!< SCB CFSR (BFSR): LSPERR Mask */ + +#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) /*!< SCB CFSR (BFSR): STKERR Position */ +#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) /*!< SCB CFSR (BFSR): STKERR Mask */ + +#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) /*!< SCB CFSR (BFSR): UNSTKERR Position */ +#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) /*!< SCB CFSR (BFSR): UNSTKERR Mask */ + +#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) /*!< SCB CFSR (BFSR): IMPRECISERR Position */ +#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) /*!< SCB CFSR (BFSR): IMPRECISERR Mask */ + +#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) /*!< SCB CFSR (BFSR): PRECISERR Position */ +#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) /*!< SCB CFSR (BFSR): PRECISERR Mask */ + +#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) /*!< SCB CFSR (BFSR): IBUSERR Position */ +#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) /*!< SCB CFSR (BFSR): IBUSERR Mask */ + +/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) /*!< SCB CFSR (UFSR): DIVBYZERO Position */ +#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) /*!< SCB CFSR (UFSR): DIVBYZERO Mask */ + +#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) /*!< SCB CFSR (UFSR): UNALIGNED Position */ +#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) /*!< SCB CFSR (UFSR): UNALIGNED Mask */ + +#define SCB_CFSR_STKOF_Pos (SCB_CFSR_USGFAULTSR_Pos + 4U) /*!< SCB CFSR (UFSR): STKOF Position */ +#define SCB_CFSR_STKOF_Msk (1UL << SCB_CFSR_STKOF_Pos) /*!< SCB CFSR (UFSR): STKOF Mask */ + +#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) /*!< SCB CFSR (UFSR): NOCP Position */ +#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) /*!< SCB CFSR (UFSR): NOCP Mask */ + +#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) /*!< SCB CFSR (UFSR): INVPC Position */ +#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) /*!< SCB CFSR (UFSR): INVPC Mask */ + +#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) /*!< SCB CFSR (UFSR): INVSTATE Position */ +#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) /*!< SCB CFSR (UFSR): INVSTATE Mask */ + +#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) /*!< SCB CFSR (UFSR): UNDEFINSTR Position */ +#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */ + +/* SCB Hard Fault Status Register Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ + +/* SCB Non-Secure Access Control Register Definitions */ +#define SCB_NSACR_CP11_Pos 11U /*!< SCB NSACR: CP11 Position */ +#define SCB_NSACR_CP11_Msk (1UL << SCB_NSACR_CP11_Pos) /*!< SCB NSACR: CP11 Mask */ + +#define SCB_NSACR_CP10_Pos 10U /*!< SCB NSACR: CP10 Position */ +#define SCB_NSACR_CP10_Msk (1UL << SCB_NSACR_CP10_Pos) /*!< SCB NSACR: CP10 Mask */ + +#define SCB_NSACR_CPn_Pos 0U /*!< SCB NSACR: CPn Position */ +#define SCB_NSACR_CPn_Msk (1UL /*<< SCB_NSACR_CPn_Pos*/) /*!< SCB NSACR: CPn Mask */ + +/* SCB Cache Level ID Register Definitions */ +#define SCB_CLIDR_LOUU_Pos 27U /*!< SCB CLIDR: LoUU Position */ +#define SCB_CLIDR_LOUU_Msk (7UL << SCB_CLIDR_LOUU_Pos) /*!< SCB CLIDR: LoUU Mask */ + +#define SCB_CLIDR_LOC_Pos 24U /*!< SCB CLIDR: LoC Position */ +#define SCB_CLIDR_LOC_Msk (7UL << SCB_CLIDR_LOC_Pos) /*!< SCB CLIDR: LoC Mask */ + +/* SCB Cache Type Register Definitions */ +#define SCB_CTR_FORMAT_Pos 29U /*!< SCB CTR: Format Position */ +#define SCB_CTR_FORMAT_Msk (7UL << SCB_CTR_FORMAT_Pos) /*!< SCB CTR: Format Mask */ + +#define SCB_CTR_CWG_Pos 24U /*!< SCB CTR: CWG Position */ +#define SCB_CTR_CWG_Msk (0xFUL << SCB_CTR_CWG_Pos) /*!< SCB CTR: CWG Mask */ + +#define SCB_CTR_ERG_Pos 20U /*!< SCB CTR: ERG Position */ +#define SCB_CTR_ERG_Msk (0xFUL << SCB_CTR_ERG_Pos) /*!< SCB CTR: ERG Mask */ + +#define SCB_CTR_DMINLINE_Pos 16U /*!< SCB CTR: DminLine Position */ +#define SCB_CTR_DMINLINE_Msk (0xFUL << SCB_CTR_DMINLINE_Pos) /*!< SCB CTR: DminLine Mask */ + +#define SCB_CTR_IMINLINE_Pos 0U /*!< SCB CTR: ImInLine Position */ +#define SCB_CTR_IMINLINE_Msk (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/) /*!< SCB CTR: ImInLine Mask */ + +/* SCB Cache Size ID Register Definitions */ +#define SCB_CCSIDR_WT_Pos 31U /*!< SCB CCSIDR: WT Position */ +#define SCB_CCSIDR_WT_Msk (1UL << SCB_CCSIDR_WT_Pos) /*!< SCB CCSIDR: WT Mask */ + +#define SCB_CCSIDR_WB_Pos 30U /*!< SCB CCSIDR: WB Position */ +#define SCB_CCSIDR_WB_Msk (1UL << SCB_CCSIDR_WB_Pos) /*!< SCB CCSIDR: WB Mask */ + +#define SCB_CCSIDR_RA_Pos 29U /*!< SCB CCSIDR: RA Position */ +#define SCB_CCSIDR_RA_Msk (1UL << SCB_CCSIDR_RA_Pos) /*!< SCB CCSIDR: RA Mask */ + +#define SCB_CCSIDR_WA_Pos 28U /*!< SCB CCSIDR: WA Position */ +#define SCB_CCSIDR_WA_Msk (1UL << SCB_CCSIDR_WA_Pos) /*!< SCB CCSIDR: WA Mask */ + +#define SCB_CCSIDR_NUMSETS_Pos 13U /*!< SCB CCSIDR: NumSets Position */ +#define SCB_CCSIDR_NUMSETS_Msk (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos) /*!< SCB CCSIDR: NumSets Mask */ + +#define SCB_CCSIDR_ASSOCIATIVITY_Pos 3U /*!< SCB CCSIDR: Associativity Position */ +#define SCB_CCSIDR_ASSOCIATIVITY_Msk (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos) /*!< SCB CCSIDR: Associativity Mask */ + +#define SCB_CCSIDR_LINESIZE_Pos 0U /*!< SCB CCSIDR: LineSize Position */ +#define SCB_CCSIDR_LINESIZE_Msk (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/) /*!< SCB CCSIDR: LineSize Mask */ + +/* SCB Cache Size Selection Register Definitions */ +#define SCB_CSSELR_LEVEL_Pos 1U /*!< SCB CSSELR: Level Position */ +#define SCB_CSSELR_LEVEL_Msk (7UL << SCB_CSSELR_LEVEL_Pos) /*!< SCB CSSELR: Level Mask */ + +#define SCB_CSSELR_IND_Pos 0U /*!< SCB CSSELR: InD Position */ +#define SCB_CSSELR_IND_Msk (1UL /*<< SCB_CSSELR_IND_Pos*/) /*!< SCB CSSELR: InD Mask */ + +/* SCB Software Triggered Interrupt Register Definitions */ +#define SCB_STIR_INTID_Pos 0U /*!< SCB STIR: INTID Position */ +#define SCB_STIR_INTID_Msk (0x1FFUL /*<< SCB_STIR_INTID_Pos*/) /*!< SCB STIR: INTID Mask */ + +/* SCB D-Cache Invalidate by Set-way Register Definitions */ +#define SCB_DCISW_WAY_Pos 30U /*!< SCB DCISW: Way Position */ +#define SCB_DCISW_WAY_Msk (3UL << SCB_DCISW_WAY_Pos) /*!< SCB DCISW: Way Mask */ + +#define SCB_DCISW_SET_Pos 5U /*!< SCB DCISW: Set Position */ +#define SCB_DCISW_SET_Msk (0x1FFUL << SCB_DCISW_SET_Pos) /*!< SCB DCISW: Set Mask */ + +/* SCB D-Cache Clean by Set-way Register Definitions */ +#define SCB_DCCSW_WAY_Pos 30U /*!< SCB DCCSW: Way Position */ +#define SCB_DCCSW_WAY_Msk (3UL << SCB_DCCSW_WAY_Pos) /*!< SCB DCCSW: Way Mask */ + +#define SCB_DCCSW_SET_Pos 5U /*!< SCB DCCSW: Set Position */ +#define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB DCCSW: Set Mask */ + +/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */ +#define SCB_DCCISW_WAY_Pos 30U /*!< SCB DCCISW: Way Position */ +#define SCB_DCCISW_WAY_Msk (3UL << SCB_DCCISW_WAY_Pos) /*!< SCB DCCISW: Way Mask */ + +#define SCB_DCCISW_SET_Pos 5U /*!< SCB DCCISW: Set Position */ +#define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos) /*!< SCB DCCISW: Set Mask */ + +/* Instruction Tightly-Coupled Memory Control Register Definitions */ +#define SCB_ITCMCR_SZ_Pos 3U /*!< SCB ITCMCR: SZ Position */ +#define SCB_ITCMCR_SZ_Msk (0xFUL << SCB_ITCMCR_SZ_Pos) /*!< SCB ITCMCR: SZ Mask */ + +#define SCB_ITCMCR_RETEN_Pos 2U /*!< SCB ITCMCR: RETEN Position */ +#define SCB_ITCMCR_RETEN_Msk (1UL << SCB_ITCMCR_RETEN_Pos) /*!< SCB ITCMCR: RETEN Mask */ + +#define SCB_ITCMCR_RMW_Pos 1U /*!< SCB ITCMCR: RMW Position */ +#define SCB_ITCMCR_RMW_Msk (1UL << SCB_ITCMCR_RMW_Pos) /*!< SCB ITCMCR: RMW Mask */ + +#define SCB_ITCMCR_EN_Pos 0U /*!< SCB ITCMCR: EN Position */ +#define SCB_ITCMCR_EN_Msk (1UL /*<< SCB_ITCMCR_EN_Pos*/) /*!< SCB ITCMCR: EN Mask */ + +/* Data Tightly-Coupled Memory Control Register Definitions */ +#define SCB_DTCMCR_SZ_Pos 3U /*!< SCB DTCMCR: SZ Position */ +#define SCB_DTCMCR_SZ_Msk (0xFUL << SCB_DTCMCR_SZ_Pos) /*!< SCB DTCMCR: SZ Mask */ + +#define SCB_DTCMCR_RETEN_Pos 2U /*!< SCB DTCMCR: RETEN Position */ +#define SCB_DTCMCR_RETEN_Msk (1UL << SCB_DTCMCR_RETEN_Pos) /*!< SCB DTCMCR: RETEN Mask */ + +#define SCB_DTCMCR_RMW_Pos 1U /*!< SCB DTCMCR: RMW Position */ +#define SCB_DTCMCR_RMW_Msk (1UL << SCB_DTCMCR_RMW_Pos) /*!< SCB DTCMCR: RMW Mask */ + +#define SCB_DTCMCR_EN_Pos 0U /*!< SCB DTCMCR: EN Position */ +#define SCB_DTCMCR_EN_Msk (1UL /*<< SCB_DTCMCR_EN_Pos*/) /*!< SCB DTCMCR: EN Mask */ + +/* AHBP Control Register Definitions */ +#define SCB_AHBPCR_SZ_Pos 1U /*!< SCB AHBPCR: SZ Position */ +#define SCB_AHBPCR_SZ_Msk (7UL << SCB_AHBPCR_SZ_Pos) /*!< SCB AHBPCR: SZ Mask */ + +#define SCB_AHBPCR_EN_Pos 0U /*!< SCB AHBPCR: EN Position */ +#define SCB_AHBPCR_EN_Msk (1UL /*<< SCB_AHBPCR_EN_Pos*/) /*!< SCB AHBPCR: EN Mask */ + +/* L1 Cache Control Register Definitions */ +#define SCB_CACR_FORCEWT_Pos 2U /*!< SCB CACR: FORCEWT Position */ +#define SCB_CACR_FORCEWT_Msk (1UL << SCB_CACR_FORCEWT_Pos) /*!< SCB CACR: FORCEWT Mask */ + +#define SCB_CACR_ECCEN_Pos 1U /*!< SCB CACR: ECCEN Position */ +#define SCB_CACR_ECCEN_Msk (1UL << SCB_CACR_ECCEN_Pos) /*!< SCB CACR: ECCEN Mask */ + +#define SCB_CACR_SIWT_Pos 0U /*!< SCB CACR: SIWT Position */ +#define SCB_CACR_SIWT_Msk (1UL /*<< SCB_CACR_SIWT_Pos*/) /*!< SCB CACR: SIWT Mask */ + +/* AHBS Control Register Definitions */ +#define SCB_AHBSCR_INITCOUNT_Pos 11U /*!< SCB AHBSCR: INITCOUNT Position */ +#define SCB_AHBSCR_INITCOUNT_Msk (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos) /*!< SCB AHBSCR: INITCOUNT Mask */ + +#define SCB_AHBSCR_TPRI_Pos 2U /*!< SCB AHBSCR: TPRI Position */ +#define SCB_AHBSCR_TPRI_Msk (0x1FFUL << SCB_AHBPCR_TPRI_Pos) /*!< SCB AHBSCR: TPRI Mask */ + +#define SCB_AHBSCR_CTL_Pos 0U /*!< SCB AHBSCR: CTL Position*/ +#define SCB_AHBSCR_CTL_Msk (3UL /*<< SCB_AHBPCR_CTL_Pos*/) /*!< SCB AHBSCR: CTL Mask */ + +/* Auxiliary Bus Fault Status Register Definitions */ +#define SCB_ABFSR_AXIMTYPE_Pos 8U /*!< SCB ABFSR: AXIMTYPE Position*/ +#define SCB_ABFSR_AXIMTYPE_Msk (3UL << SCB_ABFSR_AXIMTYPE_Pos) /*!< SCB ABFSR: AXIMTYPE Mask */ + +#define SCB_ABFSR_EPPB_Pos 4U /*!< SCB ABFSR: EPPB Position*/ +#define SCB_ABFSR_EPPB_Msk (1UL << SCB_ABFSR_EPPB_Pos) /*!< SCB ABFSR: EPPB Mask */ + +#define SCB_ABFSR_AXIM_Pos 3U /*!< SCB ABFSR: AXIM Position*/ +#define SCB_ABFSR_AXIM_Msk (1UL << SCB_ABFSR_AXIM_Pos) /*!< SCB ABFSR: AXIM Mask */ + +#define SCB_ABFSR_AHBP_Pos 2U /*!< SCB ABFSR: AHBP Position*/ +#define SCB_ABFSR_AHBP_Msk (1UL << SCB_ABFSR_AHBP_Pos) /*!< SCB ABFSR: AHBP Mask */ + +#define SCB_ABFSR_DTCM_Pos 1U /*!< SCB ABFSR: DTCM Position*/ +#define SCB_ABFSR_DTCM_Msk (1UL << SCB_ABFSR_DTCM_Pos) /*!< SCB ABFSR: DTCM Mask */ + +#define SCB_ABFSR_ITCM_Pos 0U /*!< SCB ABFSR: ITCM Position*/ +#define SCB_ABFSR_ITCM_Msk (1UL /*<< SCB_ABFSR_ITCM_Pos*/) /*!< SCB ABFSR: ITCM Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ + __IOM uint32_t CPPWR; /*!< Offset: 0x00C (R/W) Coprocessor Power Control Register */ +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** + \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __OM union + { + __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864U]; + __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15U]; + __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15U]; + __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[29U]; + __OM uint32_t IWR; /*!< Offset: 0xEF8 ( /W) ITM Integration Write Register */ + __IM uint32_t IRR; /*!< Offset: 0xEFC (R/ ) ITM Integration Read Register */ + __IOM uint32_t IMCR; /*!< Offset: 0xF00 (R/W) ITM Integration Mode Control Register */ + uint32_t RESERVED4[43U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[1U]; + __IM uint32_t DEVARCH; /*!< Offset: 0xFBC (R/ ) ITM Device Architecture Register */ + uint32_t RESERVED6[4U]; + __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Stimulus Port Register Definitions */ +#define ITM_STIM_DISABLED_Pos 1U /*!< ITM STIM: DISABLED Position */ +#define ITM_STIM_DISABLED_Msk (0x1UL << ITM_STIM_DISABLED_Pos) /*!< ITM STIM: DISABLED Mask */ + +#define ITM_STIM_FIFOREADY_Pos 0U /*!< ITM STIM: FIFOREADY Position */ +#define ITM_STIM_FIFOREADY_Msk (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/) /*!< ITM STIM: FIFOREADY Mask */ + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TRACEBUSID_Pos 16U /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TRACEBUSID_Msk (0x7FUL << ITM_TCR_TRACEBUSID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPRESCALE_Pos 8U /*!< ITM TCR: TSPRESCALE Position */ +#define ITM_TCR_TSPRESCALE_Msk (3UL << ITM_TCR_TSPRESCALE_Pos) /*!< ITM TCR: TSPRESCALE Mask */ + +#define ITM_TCR_STALLENA_Pos 5U /*!< ITM TCR: STALLENA Position */ +#define ITM_TCR_STALLENA_Msk (1UL << ITM_TCR_STALLENA_Pos) /*!< ITM TCR: STALLENA Mask */ + +#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Integration Write Register Definitions */ +#define ITM_IWR_ATVALIDM_Pos 0U /*!< ITM IWR: ATVALIDM Position */ +#define ITM_IWR_ATVALIDM_Msk (1UL /*<< ITM_IWR_ATVALIDM_Pos*/) /*!< ITM IWR: ATVALIDM Mask */ + +/* ITM Integration Read Register Definitions */ +#define ITM_IRR_ATREADYM_Pos 0U /*!< ITM IRR: ATREADYM Position */ +#define ITM_IRR_ATREADYM_Msk (1UL /*<< ITM_IRR_ATREADYM_Pos*/) /*!< ITM IRR: ATREADYM Mask */ + +/* ITM Integration Mode Control Register Definitions */ +#define ITM_IMCR_INTEGRATION_Pos 0U /*!< ITM IMCR: INTEGRATION Position */ +#define ITM_IMCR_INTEGRATION_Msk (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/) /*!< ITM IMCR: INTEGRATION Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + uint32_t RESERVED3[1U]; + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED4[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + uint32_t RESERVED5[1U]; + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED6[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + uint32_t RESERVED7[1U]; + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ + uint32_t RESERVED8[1U]; + __IOM uint32_t COMP4; /*!< Offset: 0x060 (R/W) Comparator Register 4 */ + uint32_t RESERVED9[1U]; + __IOM uint32_t FUNCTION4; /*!< Offset: 0x068 (R/W) Function Register 4 */ + uint32_t RESERVED10[1U]; + __IOM uint32_t COMP5; /*!< Offset: 0x070 (R/W) Comparator Register 5 */ + uint32_t RESERVED11[1U]; + __IOM uint32_t FUNCTION5; /*!< Offset: 0x078 (R/W) Function Register 5 */ + uint32_t RESERVED12[1U]; + __IOM uint32_t COMP6; /*!< Offset: 0x080 (R/W) Comparator Register 6 */ + uint32_t RESERVED13[1U]; + __IOM uint32_t FUNCTION6; /*!< Offset: 0x088 (R/W) Function Register 6 */ + uint32_t RESERVED14[1U]; + __IOM uint32_t COMP7; /*!< Offset: 0x090 (R/W) Comparator Register 7 */ + uint32_t RESERVED15[1U]; + __IOM uint32_t FUNCTION7; /*!< Offset: 0x098 (R/W) Function Register 7 */ + uint32_t RESERVED16[1U]; + __IOM uint32_t COMP8; /*!< Offset: 0x0A0 (R/W) Comparator Register 8 */ + uint32_t RESERVED17[1U]; + __IOM uint32_t FUNCTION8; /*!< Offset: 0x0A8 (R/W) Function Register 8 */ + uint32_t RESERVED18[1U]; + __IOM uint32_t COMP9; /*!< Offset: 0x0B0 (R/W) Comparator Register 9 */ + uint32_t RESERVED19[1U]; + __IOM uint32_t FUNCTION9; /*!< Offset: 0x0B8 (R/W) Function Register 9 */ + uint32_t RESERVED20[1U]; + __IOM uint32_t COMP10; /*!< Offset: 0x0C0 (R/W) Comparator Register 10 */ + uint32_t RESERVED21[1U]; + __IOM uint32_t FUNCTION10; /*!< Offset: 0x0C8 (R/W) Function Register 10 */ + uint32_t RESERVED22[1U]; + __IOM uint32_t COMP11; /*!< Offset: 0x0D0 (R/W) Comparator Register 11 */ + uint32_t RESERVED23[1U]; + __IOM uint32_t FUNCTION11; /*!< Offset: 0x0D8 (R/W) Function Register 11 */ + uint32_t RESERVED24[1U]; + __IOM uint32_t COMP12; /*!< Offset: 0x0E0 (R/W) Comparator Register 12 */ + uint32_t RESERVED25[1U]; + __IOM uint32_t FUNCTION12; /*!< Offset: 0x0E8 (R/W) Function Register 12 */ + uint32_t RESERVED26[1U]; + __IOM uint32_t COMP13; /*!< Offset: 0x0F0 (R/W) Comparator Register 13 */ + uint32_t RESERVED27[1U]; + __IOM uint32_t FUNCTION13; /*!< Offset: 0x0F8 (R/W) Function Register 13 */ + uint32_t RESERVED28[1U]; + __IOM uint32_t COMP14; /*!< Offset: 0x100 (R/W) Comparator Register 14 */ + uint32_t RESERVED29[1U]; + __IOM uint32_t FUNCTION14; /*!< Offset: 0x108 (R/W) Function Register 14 */ + uint32_t RESERVED30[1U]; + __IOM uint32_t COMP15; /*!< Offset: 0x110 (R/W) Comparator Register 15 */ + uint32_t RESERVED31[1U]; + __IOM uint32_t FUNCTION15; /*!< Offset: 0x118 (R/W) Function Register 15 */ + uint32_t RESERVED32[934U]; + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R ) Lock Status Register */ + uint32_t RESERVED33[1U]; + __IM uint32_t DEVARCH; /*!< Offset: 0xFBC (R/ ) Device Architecture Register */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCDISS_Pos 23U /*!< DWT CTRL: CYCDISS Position */ +#define DWT_CTRL_CYCDISS_Msk (0x1UL << DWT_CTRL_CYCDISS_Pos) /*!< DWT CTRL: CYCDISS Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_ID_Pos 27U /*!< DWT FUNCTION: ID Position */ +#define DWT_FUNCTION_ID_Msk (0x1FUL << DWT_FUNCTION_ID_Pos) /*!< DWT FUNCTION: ID Mask */ + +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_ACTION_Pos 4U /*!< DWT FUNCTION: ACTION Position */ +#define DWT_FUNCTION_ACTION_Msk (0x1UL << DWT_FUNCTION_ACTION_Pos) /*!< DWT FUNCTION: ACTION Mask */ + +#define DWT_FUNCTION_MATCH_Pos 0U /*!< DWT FUNCTION: MATCH Position */ +#define DWT_FUNCTION_MATCH_Msk (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/) /*!< DWT FUNCTION: MATCH Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Sizes Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Sizes Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IM uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */ + uint32_t RESERVED3[759U]; + __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER */ + __IM uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */ + __IM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */ + uint32_t RESERVED4[1U]; + __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */ + __IM uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */ + __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39U]; + __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8U]; + __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration ETM Data Register Definitions (FIFO0) */ +#define TPI_FIFO0_ITM_ATVALID_Pos 29U /*!< TPI FIFO0: ITM_ATVALID Position */ +#define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */ + +#define TPI_FIFO0_ITM_bytecount_Pos 27U /*!< TPI FIFO0: ITM_bytecount Position */ +#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */ + +#define TPI_FIFO0_ETM_ATVALID_Pos 26U /*!< TPI FIFO0: ETM_ATVALID Position */ +#define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */ + +#define TPI_FIFO0_ETM_bytecount_Pos 24U /*!< TPI FIFO0: ETM_bytecount Position */ +#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */ + +#define TPI_FIFO0_ETM2_Pos 16U /*!< TPI FIFO0: ETM2 Position */ +#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */ + +#define TPI_FIFO0_ETM1_Pos 8U /*!< TPI FIFO0: ETM1 Position */ +#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */ + +#define TPI_FIFO0_ETM0_Pos 0U /*!< TPI FIFO0: ETM0 Position */ +#define TPI_FIFO0_ETM0_Msk (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/) /*!< TPI FIFO0: ETM0 Mask */ + +/* TPI ITATBCTR2 Register Definitions */ +#define TPI_ITATBCTR2_ATREADY_Pos 0U /*!< TPI ITATBCTR2: ATREADY Position */ +#define TPI_ITATBCTR2_ATREADY_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/) /*!< TPI ITATBCTR2: ATREADY Mask */ + +/* TPI Integration ITM Data Register Definitions (FIFO1) */ +#define TPI_FIFO1_ITM_ATVALID_Pos 29U /*!< TPI FIFO1: ITM_ATVALID Position */ +#define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */ + +#define TPI_FIFO1_ITM_bytecount_Pos 27U /*!< TPI FIFO1: ITM_bytecount Position */ +#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */ + +#define TPI_FIFO1_ETM_ATVALID_Pos 26U /*!< TPI FIFO1: ETM_ATVALID Position */ +#define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */ + +#define TPI_FIFO1_ETM_bytecount_Pos 24U /*!< TPI FIFO1: ETM_bytecount Position */ +#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */ + +#define TPI_FIFO1_ITM2_Pos 16U /*!< TPI FIFO1: ITM2 Position */ +#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */ + +#define TPI_FIFO1_ITM1_Pos 8U /*!< TPI FIFO1: ITM1 Position */ +#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */ + +#define TPI_FIFO1_ITM0_Pos 0U /*!< TPI FIFO1: ITM0 Position */ +#define TPI_FIFO1_ITM0_Msk (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/) /*!< TPI FIFO1: ITM0 Mask */ + +/* TPI ITATBCTR0 Register Definitions */ +#define TPI_ITATBCTR0_ATREADY_Pos 0U /*!< TPI ITATBCTR0: ATREADY Position */ +#define TPI_ITATBCTR0_ATREADY_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/) /*!< TPI ITATBCTR0: ATREADY Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_MinBufSz_Pos 6U /*!< TPI DEVID: MinBufSz Position */ +#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */ + +#define TPI_DEVID_AsynClkIn_Pos 5U /*!< TPI DEVID: AsynClkIn Position */ +#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_MajorType_Pos 4U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +#define TPI_DEVTYPE_SubType_Pos 0U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register */ + __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Region Base Address Register Alias 1 */ + __IOM uint32_t RLAR_A1; /*!< Offset: 0x018 (R/W) MPU Region Limit Address Register Alias 1 */ + __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Region Base Address Register Alias 2 */ + __IOM uint32_t RLAR_A2; /*!< Offset: 0x020 (R/W) MPU Region Limit Address Register Alias 2 */ + __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Region Base Address Register Alias 3 */ + __IOM uint32_t RLAR_A3; /*!< Offset: 0x028 (R/W) MPU Region Limit Address Register Alias 3 */ + uint32_t RESERVED0[1]; + union { + __IOM uint32_t MAIR[2]; + struct { + __IOM uint32_t MAIR0; /*!< Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 */ + __IOM uint32_t MAIR1; /*!< Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 */ + }; + }; +} MPU_Type; + +#define MPU_TYPE_RALIASES 4U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_ADDR_Pos 5U /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_SH_Pos 3U /*!< MPU RBAR: SH Position */ +#define MPU_RBAR_SH_Msk (0x3UL << MPU_RBAR_SH_Pos) /*!< MPU RBAR: SH Mask */ + +#define MPU_RBAR_AP_Pos 1U /*!< MPU RBAR: AP Position */ +#define MPU_RBAR_AP_Msk (0x3UL << MPU_RBAR_AP_Pos) /*!< MPU RBAR: AP Mask */ + +#define MPU_RBAR_XN_Pos 0U /*!< MPU RBAR: XN Position */ +#define MPU_RBAR_XN_Msk (01UL /*<< MPU_RBAR_XN_Pos*/) /*!< MPU RBAR: XN Mask */ + +/* MPU Region Limit Address Register Definitions */ +#define MPU_RLAR_LIMIT_Pos 5U /*!< MPU RLAR: LIMIT Position */ +#define MPU_RLAR_LIMIT_Msk (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos) /*!< MPU RLAR: LIMIT Mask */ + +#define MPU_RLAR_PXN_Pos 4U /*!< MPU RLAR: PXN Position */ +#define MPU_RLAR_PXN_Msk (0x1UL << MPU_RLAR_PXN_Pos) /*!< MPU RLAR: PXN Mask */ + +#define MPU_RLAR_AttrIndx_Pos 1U /*!< MPU RLAR: AttrIndx Position */ +#define MPU_RLAR_AttrIndx_Msk (0x7UL << MPU_RLAR_AttrIndx_Pos) /*!< MPU RLAR: AttrIndx Mask */ + +#define MPU_RLAR_EN_Pos 0U /*!< MPU RLAR: Region enable bit Position */ +#define MPU_RLAR_EN_Msk (1UL /*<< MPU_RLAR_EN_Pos*/) /*!< MPU RLAR: Region enable bit Disable Mask */ + +/* MPU Memory Attribute Indirection Register 0 Definitions */ +#define MPU_MAIR0_Attr3_Pos 24U /*!< MPU MAIR0: Attr3 Position */ +#define MPU_MAIR0_Attr3_Msk (0xFFUL << MPU_MAIR0_Attr3_Pos) /*!< MPU MAIR0: Attr3 Mask */ + +#define MPU_MAIR0_Attr2_Pos 16U /*!< MPU MAIR0: Attr2 Position */ +#define MPU_MAIR0_Attr2_Msk (0xFFUL << MPU_MAIR0_Attr2_Pos) /*!< MPU MAIR0: Attr2 Mask */ + +#define MPU_MAIR0_Attr1_Pos 8U /*!< MPU MAIR0: Attr1 Position */ +#define MPU_MAIR0_Attr1_Msk (0xFFUL << MPU_MAIR0_Attr1_Pos) /*!< MPU MAIR0: Attr1 Mask */ + +#define MPU_MAIR0_Attr0_Pos 0U /*!< MPU MAIR0: Attr0 Position */ +#define MPU_MAIR0_Attr0_Msk (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/) /*!< MPU MAIR0: Attr0 Mask */ + +/* MPU Memory Attribute Indirection Register 1 Definitions */ +#define MPU_MAIR1_Attr7_Pos 24U /*!< MPU MAIR1: Attr7 Position */ +#define MPU_MAIR1_Attr7_Msk (0xFFUL << MPU_MAIR1_Attr7_Pos) /*!< MPU MAIR1: Attr7 Mask */ + +#define MPU_MAIR1_Attr6_Pos 16U /*!< MPU MAIR1: Attr6 Position */ +#define MPU_MAIR1_Attr6_Msk (0xFFUL << MPU_MAIR1_Attr6_Pos) /*!< MPU MAIR1: Attr6 Mask */ + +#define MPU_MAIR1_Attr5_Pos 8U /*!< MPU MAIR1: Attr5 Position */ +#define MPU_MAIR1_Attr5_Msk (0xFFUL << MPU_MAIR1_Attr5_Pos) /*!< MPU MAIR1: Attr5 Mask */ + +#define MPU_MAIR1_Attr4_Pos 0U /*!< MPU MAIR1: Attr4 Position */ +#define MPU_MAIR1_Attr4_Msk (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/) /*!< MPU MAIR1: Attr4 Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SAU Security Attribution Unit (SAU) + \brief Type definitions for the Security Attribution Unit (SAU) + @{ + */ + +/** + \brief Structure type to access the Security Attribution Unit (SAU). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SAU Control Register */ + __IM uint32_t TYPE; /*!< Offset: 0x004 (R/ ) SAU Type Register */ +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) SAU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) SAU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register */ +#else + uint32_t RESERVED0[3]; +#endif + __IOM uint32_t SFSR; /*!< Offset: 0x014 (R/W) Secure Fault Status Register */ + __IOM uint32_t SFAR; /*!< Offset: 0x018 (R/W) Secure Fault Address Register */ +} SAU_Type; + +/* SAU Control Register Definitions */ +#define SAU_CTRL_ALLNS_Pos 1U /*!< SAU CTRL: ALLNS Position */ +#define SAU_CTRL_ALLNS_Msk (1UL << SAU_CTRL_ALLNS_Pos) /*!< SAU CTRL: ALLNS Mask */ + +#define SAU_CTRL_ENABLE_Pos 0U /*!< SAU CTRL: ENABLE Position */ +#define SAU_CTRL_ENABLE_Msk (1UL /*<< SAU_CTRL_ENABLE_Pos*/) /*!< SAU CTRL: ENABLE Mask */ + +/* SAU Type Register Definitions */ +#define SAU_TYPE_SREGION_Pos 0U /*!< SAU TYPE: SREGION Position */ +#define SAU_TYPE_SREGION_Msk (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/) /*!< SAU TYPE: SREGION Mask */ + +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) +/* SAU Region Number Register Definitions */ +#define SAU_RNR_REGION_Pos 0U /*!< SAU RNR: REGION Position */ +#define SAU_RNR_REGION_Msk (0xFFUL /*<< SAU_RNR_REGION_Pos*/) /*!< SAU RNR: REGION Mask */ + +/* SAU Region Base Address Register Definitions */ +#define SAU_RBAR_BADDR_Pos 5U /*!< SAU RBAR: BADDR Position */ +#define SAU_RBAR_BADDR_Msk (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos) /*!< SAU RBAR: BADDR Mask */ + +/* SAU Region Limit Address Register Definitions */ +#define SAU_RLAR_LADDR_Pos 5U /*!< SAU RLAR: LADDR Position */ +#define SAU_RLAR_LADDR_Msk (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos) /*!< SAU RLAR: LADDR Mask */ + +#define SAU_RLAR_NSC_Pos 1U /*!< SAU RLAR: NSC Position */ +#define SAU_RLAR_NSC_Msk (1UL << SAU_RLAR_NSC_Pos) /*!< SAU RLAR: NSC Mask */ + +#define SAU_RLAR_ENABLE_Pos 0U /*!< SAU RLAR: ENABLE Position */ +#define SAU_RLAR_ENABLE_Msk (1UL /*<< SAU_RLAR_ENABLE_Pos*/) /*!< SAU RLAR: ENABLE Mask */ + +#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */ + +/* Secure Fault Status Register Definitions */ +#define SAU_SFSR_LSERR_Pos 7U /*!< SAU SFSR: LSERR Position */ +#define SAU_SFSR_LSERR_Msk (1UL << SAU_SFSR_LSERR_Pos) /*!< SAU SFSR: LSERR Mask */ + +#define SAU_SFSR_SFARVALID_Pos 6U /*!< SAU SFSR: SFARVALID Position */ +#define SAU_SFSR_SFARVALID_Msk (1UL << SAU_SFSR_SFARVALID_Pos) /*!< SAU SFSR: SFARVALID Mask */ + +#define SAU_SFSR_LSPERR_Pos 5U /*!< SAU SFSR: LSPERR Position */ +#define SAU_SFSR_LSPERR_Msk (1UL << SAU_SFSR_LSPERR_Pos) /*!< SAU SFSR: LSPERR Mask */ + +#define SAU_SFSR_INVTRAN_Pos 4U /*!< SAU SFSR: INVTRAN Position */ +#define SAU_SFSR_INVTRAN_Msk (1UL << SAU_SFSR_INVTRAN_Pos) /*!< SAU SFSR: INVTRAN Mask */ + +#define SAU_SFSR_AUVIOL_Pos 3U /*!< SAU SFSR: AUVIOL Position */ +#define SAU_SFSR_AUVIOL_Msk (1UL << SAU_SFSR_AUVIOL_Pos) /*!< SAU SFSR: AUVIOL Mask */ + +#define SAU_SFSR_INVER_Pos 2U /*!< SAU SFSR: INVER Position */ +#define SAU_SFSR_INVER_Msk (1UL << SAU_SFSR_INVER_Pos) /*!< SAU SFSR: INVER Mask */ + +#define SAU_SFSR_INVIS_Pos 1U /*!< SAU SFSR: INVIS Position */ +#define SAU_SFSR_INVIS_Msk (1UL << SAU_SFSR_INVIS_Pos) /*!< SAU SFSR: INVIS Mask */ + +#define SAU_SFSR_INVEP_Pos 0U /*!< SAU SFSR: INVEP Position */ +#define SAU_SFSR_INVEP_Msk (1UL /*<< SAU_SFSR_INVEP_Pos*/) /*!< SAU SFSR: INVEP Mask */ + +/*@} end of group CMSIS_SAU */ +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_FPU Floating Point Unit (FPU) + \brief Type definitions for the Floating Point Unit (FPU) + @{ + */ + +/** + \brief Structure type to access the Floating Point Unit (FPU). + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IOM uint32_t FPCCR; /*!< Offset: 0x004 (R/W) Floating-Point Context Control Register */ + __IOM uint32_t FPCAR; /*!< Offset: 0x008 (R/W) Floating-Point Context Address Register */ + __IOM uint32_t FPDSCR; /*!< Offset: 0x00C (R/W) Floating-Point Default Status Control Register */ + __IM uint32_t MVFR0; /*!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x014 (R/ ) Media and FP Feature Register 1 */ +} FPU_Type; + +/* Floating-Point Context Control Register Definitions */ +#define FPU_FPCCR_ASPEN_Pos 31U /*!< FPCCR: ASPEN bit Position */ +#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) /*!< FPCCR: ASPEN bit Mask */ + +#define FPU_FPCCR_LSPEN_Pos 30U /*!< FPCCR: LSPEN Position */ +#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */ + +#define FPU_FPCCR_LSPENS_Pos 29U /*!< FPCCR: LSPENS Position */ +#define FPU_FPCCR_LSPENS_Msk (1UL << FPU_FPCCR_LSPENS_Pos) /*!< FPCCR: LSPENS bit Mask */ + +#define FPU_FPCCR_CLRONRET_Pos 28U /*!< FPCCR: CLRONRET Position */ +#define FPU_FPCCR_CLRONRET_Msk (1UL << FPU_FPCCR_CLRONRET_Pos) /*!< FPCCR: CLRONRET bit Mask */ + +#define FPU_FPCCR_CLRONRETS_Pos 27U /*!< FPCCR: CLRONRETS Position */ +#define FPU_FPCCR_CLRONRETS_Msk (1UL << FPU_FPCCR_CLRONRETS_Pos) /*!< FPCCR: CLRONRETS bit Mask */ + +#define FPU_FPCCR_TS_Pos 26U /*!< FPCCR: TS Position */ +#define FPU_FPCCR_TS_Msk (1UL << FPU_FPCCR_TS_Pos) /*!< FPCCR: TS bit Mask */ + +#define FPU_FPCCR_UFRDY_Pos 10U /*!< FPCCR: UFRDY Position */ +#define FPU_FPCCR_UFRDY_Msk (1UL << FPU_FPCCR_UFRDY_Pos) /*!< FPCCR: UFRDY bit Mask */ + +#define FPU_FPCCR_SPLIMVIOL_Pos 9U /*!< FPCCR: SPLIMVIOL Position */ +#define FPU_FPCCR_SPLIMVIOL_Msk (1UL << FPU_FPCCR_SPLIMVIOL_Pos) /*!< FPCCR: SPLIMVIOL bit Mask */ + +#define FPU_FPCCR_MONRDY_Pos 8U /*!< FPCCR: MONRDY Position */ +#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) /*!< FPCCR: MONRDY bit Mask */ + +#define FPU_FPCCR_SFRDY_Pos 7U /*!< FPCCR: SFRDY Position */ +#define FPU_FPCCR_SFRDY_Msk (1UL << FPU_FPCCR_SFRDY_Pos) /*!< FPCCR: SFRDY bit Mask */ + +#define FPU_FPCCR_BFRDY_Pos 6U /*!< FPCCR: BFRDY Position */ +#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) /*!< FPCCR: BFRDY bit Mask */ + +#define FPU_FPCCR_MMRDY_Pos 5U /*!< FPCCR: MMRDY Position */ +#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) /*!< FPCCR: MMRDY bit Mask */ + +#define FPU_FPCCR_HFRDY_Pos 4U /*!< FPCCR: HFRDY Position */ +#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) /*!< FPCCR: HFRDY bit Mask */ + +#define FPU_FPCCR_THREAD_Pos 3U /*!< FPCCR: processor mode bit Position */ +#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) /*!< FPCCR: processor mode active bit Mask */ + +#define FPU_FPCCR_S_Pos 2U /*!< FPCCR: Security status of the FP context bit Position */ +#define FPU_FPCCR_S_Msk (1UL << FPU_FPCCR_S_Pos) /*!< FPCCR: Security status of the FP context bit Mask */ + +#define FPU_FPCCR_USER_Pos 1U /*!< FPCCR: privilege level bit Position */ +#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) /*!< FPCCR: privilege level bit Mask */ + +#define FPU_FPCCR_LSPACT_Pos 0U /*!< FPCCR: Lazy state preservation active bit Position */ +#define FPU_FPCCR_LSPACT_Msk (1UL /*<< FPU_FPCCR_LSPACT_Pos*/) /*!< FPCCR: Lazy state preservation active bit Mask */ + +/* Floating-Point Context Address Register Definitions */ +#define FPU_FPCAR_ADDRESS_Pos 3U /*!< FPCAR: ADDRESS bit Position */ +#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) /*!< FPCAR: ADDRESS bit Mask */ + +/* Floating-Point Default Status Control Register Definitions */ +#define FPU_FPDSCR_AHP_Pos 26U /*!< FPDSCR: AHP bit Position */ +#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) /*!< FPDSCR: AHP bit Mask */ + +#define FPU_FPDSCR_DN_Pos 25U /*!< FPDSCR: DN bit Position */ +#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) /*!< FPDSCR: DN bit Mask */ + +#define FPU_FPDSCR_FZ_Pos 24U /*!< FPDSCR: FZ bit Position */ +#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) /*!< FPDSCR: FZ bit Mask */ + +#define FPU_FPDSCR_RMode_Pos 22U /*!< FPDSCR: RMode bit Position */ +#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) /*!< FPDSCR: RMode bit Mask */ + +/* Media and FP Feature Register 0 Definitions */ +#define FPU_MVFR0_FP_rounding_modes_Pos 28U /*!< MVFR0: FP rounding modes bits Position */ +#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) /*!< MVFR0: FP rounding modes bits Mask */ + +#define FPU_MVFR0_Short_vectors_Pos 24U /*!< MVFR0: Short vectors bits Position */ +#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) /*!< MVFR0: Short vectors bits Mask */ + +#define FPU_MVFR0_Square_root_Pos 20U /*!< MVFR0: Square root bits Position */ +#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) /*!< MVFR0: Square root bits Mask */ + +#define FPU_MVFR0_Divide_Pos 16U /*!< MVFR0: Divide bits Position */ +#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) /*!< MVFR0: Divide bits Mask */ + +#define FPU_MVFR0_FP_excep_trapping_Pos 12U /*!< MVFR0: FP exception trapping bits Position */ +#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) /*!< MVFR0: FP exception trapping bits Mask */ + +#define FPU_MVFR0_Double_precision_Pos 8U /*!< MVFR0: Double-precision bits Position */ +#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) /*!< MVFR0: Double-precision bits Mask */ + +#define FPU_MVFR0_Single_precision_Pos 4U /*!< MVFR0: Single-precision bits Position */ +#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) /*!< MVFR0: Single-precision bits Mask */ + +#define FPU_MVFR0_A_SIMD_registers_Pos 0U /*!< MVFR0: A_SIMD registers bits Position */ +#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/) /*!< MVFR0: A_SIMD registers bits Mask */ + +/* Media and FP Feature Register 1 Definitions */ +#define FPU_MVFR1_FP_fused_MAC_Pos 28U /*!< MVFR1: FP fused MAC bits Position */ +#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) /*!< MVFR1: FP fused MAC bits Mask */ + +#define FPU_MVFR1_FP_HPFP_Pos 24U /*!< MVFR1: FP HPFP bits Position */ +#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) /*!< MVFR1: FP HPFP bits Mask */ + +#define FPU_MVFR1_D_NaN_mode_Pos 4U /*!< MVFR1: D_NaN mode bits Position */ +#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) /*!< MVFR1: D_NaN mode bits Mask */ + +#define FPU_MVFR1_FtZ_mode_Pos 0U /*!< MVFR1: FtZ mode bits Position */ +#define FPU_MVFR1_FtZ_mode_Msk (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/) /*!< MVFR1: FtZ mode bits Mask */ + +/*@} end of group CMSIS_FPU */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ + uint32_t RESERVED4[1U]; + __IOM uint32_t DAUTHCTRL; /*!< Offset: 0x014 (R/W) Debug Authentication Control Register */ + __IOM uint32_t DSCSR; /*!< Offset: 0x018 (R/W) Debug Security Control and Status Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESTART_ST_Pos 26U /*!< CoreDebug DHCSR: S_RESTART_ST Position */ +#define CoreDebug_DHCSR_S_RESTART_ST_Msk (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos) /*!< CoreDebug DHCSR: S_RESTART_ST Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register Definitions */ +#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/* Debug Authentication Control Register Definitions */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos 3U /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */ + +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos 2U /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos) /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */ + +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos 1U /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */ +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */ + +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos 0U /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */ + +/* Debug Security Control and Status Register Definitions */ +#define CoreDebug_DSCSR_CDS_Pos 16U /*!< CoreDebug DSCSR: CDS Position */ +#define CoreDebug_DSCSR_CDS_Msk (1UL << CoreDebug_DSCSR_CDS_Pos) /*!< CoreDebug DSCSR: CDS Mask */ + +#define CoreDebug_DSCSR_SBRSEL_Pos 1U /*!< CoreDebug DSCSR: SBRSEL Position */ +#define CoreDebug_DSCSR_SBRSEL_Msk (1UL << CoreDebug_DSCSR_SBRSEL_Pos) /*!< CoreDebug DSCSR: SBRSEL Mask */ + +#define CoreDebug_DSCSR_SBRSELEN_Pos 0U /*!< CoreDebug DSCSR: SBRSELEN Position */ +#define CoreDebug_DSCSR_SBRSELEN_Msk (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/) /*!< CoreDebug DSCSR: SBRSELEN Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ + #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ + #define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ + #define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ + #define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ + #define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ + #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ + #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ + #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + + #define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ + #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ + #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ + #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + #define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ + #define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ + #define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ + #define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE ) /*!< Core Debug configuration struct */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ + #endif + + #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SAU_BASE (SCS_BASE + 0x0DD0UL) /*!< Security Attribution Unit */ + #define SAU ((SAU_Type *) SAU_BASE ) /*!< Security Attribution Unit */ + #endif + + #define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */ + #define FPU ((FPU_Type *) FPU_BASE ) /*!< Floating Point Unit */ + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SCS_BASE_NS (0xE002E000UL) /*!< System Control Space Base Address (non-secure address space) */ + #define CoreDebug_BASE_NS (0xE002EDF0UL) /*!< Core Debug Base Address (non-secure address space) */ + #define SysTick_BASE_NS (SCS_BASE_NS + 0x0010UL) /*!< SysTick Base Address (non-secure address space) */ + #define NVIC_BASE_NS (SCS_BASE_NS + 0x0100UL) /*!< NVIC Base Address (non-secure address space) */ + #define SCB_BASE_NS (SCS_BASE_NS + 0x0D00UL) /*!< System Control Block Base Address (non-secure address space) */ + + #define SCnSCB_NS ((SCnSCB_Type *) SCS_BASE_NS ) /*!< System control Register not in SCB(non-secure address space) */ + #define SCB_NS ((SCB_Type *) SCB_BASE_NS ) /*!< SCB configuration struct (non-secure address space) */ + #define SysTick_NS ((SysTick_Type *) SysTick_BASE_NS ) /*!< SysTick configuration struct (non-secure address space) */ + #define NVIC_NS ((NVIC_Type *) NVIC_BASE_NS ) /*!< NVIC configuration struct (non-secure address space) */ + #define CoreDebug_NS ((CoreDebug_Type *) CoreDebug_BASE_NS) /*!< Core Debug configuration struct (non-secure address space) */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE_NS (SCS_BASE_NS + 0x0D90UL) /*!< Memory Protection Unit (non-secure address space) */ + #define MPU_NS ((MPU_Type *) MPU_BASE_NS ) /*!< Memory Protection Unit (non-secure address space) */ + #endif + + #define FPU_BASE_NS (SCS_BASE_NS + 0x0F30UL) /*!< Floating Point Unit (non-secure address space) */ + #define FPU_NS ((FPU_Type *) FPU_BASE_NS ) /*!< Floating Point Unit (non-secure address space) */ + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + + +/** + \brief Set Priority Grouping + \details Sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << 8U) ); /* Insert write key and priorty group */ + SCB->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping + \details Reads the priority grouping field from the NVIC Interrupt Controller. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) +{ + return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Get Interrupt Target State + \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + \return 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Target State + \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |= ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Clear Interrupt Target State + \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IPR[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; + __DSB(); +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Set Priority Grouping (non-secure) + \details Sets the non-secure priority grouping field when in secure state using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB_NS->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << 8U) ); /* Insert write key and priorty group */ + SCB_NS->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping (non-secure) + \details Reads the priority grouping field from the non-secure NVIC when in secure state. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void) +{ + return ((uint32_t)((SCB_NS->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt (non-secure) + \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status (non-secure) + \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt (non-secure) + \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Pending Interrupt (non-secure) + \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt (non-secure) + \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt (non-secure) + \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt (non-secure) + \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority (non-secure) + \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every non-secure processor exception. + */ +__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->IPR[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority (non-secure) + \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_NVICFunctions */ + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv8.h" + +#endif + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + uint32_t mvfr0; + + mvfr0 = FPU->MVFR0; + if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U) + { + return 2U; /* Double + Single precision FPU */ + } + else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U) + { + return 1U; /* Single precision FPU */ + } + else + { + return 0U; /* No FPU */ + } +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ########################## SAU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SAUFunctions SAU Functions + \brief Functions that configure the SAU. + @{ + */ + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + +/** + \brief Enable SAU + \details Enables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Enable(void) +{ + SAU->CTRL |= (SAU_CTRL_ENABLE_Msk); +} + + + +/** + \brief Disable SAU + \details Disables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Disable(void) +{ + SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk); +} + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_SAUFunctions */ + + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief System Tick Configuration (non-secure) + \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function TZ_SysTick_Config_NS is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + + */ +__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick_NS->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick_NS->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick_NS->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** + \brief ITM Send Character + \details Transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + \param [in] ch Character to transmit. + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ + ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0U].u32 == 0UL) + { + __NOP(); + } + ITM->PORT[0U].u8 = (uint8_t)ch; + } + return (ch); +} + + +/** + \brief ITM Receive Character + \details Inputs a character via the external variable \ref ITM_RxBuffer. + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) +{ + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) + { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** + \brief ITM Check Character + \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) +{ + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) + { + return (0); /* no character available */ + } + else + { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_ARMV81MML_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/RealOne/Drivers/CMSIS/Include/core_armv8mbl.h b/RealOne/Drivers/CMSIS/Include/core_armv8mbl.h new file mode 100644 index 0000000..344dca5 --- /dev/null +++ b/RealOne/Drivers/CMSIS/Include/core_armv8mbl.h @@ -0,0 +1,1921 @@ +/**************************************************************************//** + * @file core_armv8mbl.h + * @brief CMSIS Armv8-M Baseline Core Peripheral Access Layer Header File + * @version V5.0.8 + * @date 12. November 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_ARMV8MBL_H_GENERIC +#define __CORE_ARMV8MBL_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_ARMv8MBL + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS definitions */ +#define __ARMv8MBL_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __ARMv8MBL_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __ARMv8MBL_CMSIS_VERSION ((__ARMv8MBL_CMSIS_VERSION_MAIN << 16U) | \ + __ARMv8MBL_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M ( 2U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + This core does not support an FPU at all +*/ +#define __FPU_USED 0U + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_FP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_ARMV8MBL_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_ARMV8MBL_H_DEPENDANT +#define __CORE_ARMV8MBL_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __ARMv8MBL_REV + #define __ARMv8MBL_REV 0x0000U + #warning "__ARMv8MBL_REV not defined in device header file; using default!" + #endif + + #ifndef __FPU_PRESENT + #define __FPU_PRESENT 0U + #warning "__FPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __SAUREGION_PRESENT + #define __SAUREGION_PRESENT 0U + #warning "__SAUREGION_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __VTOR_PRESENT + #define __VTOR_PRESENT 0U + #warning "__VTOR_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 2U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif + + #ifndef __ETM_PRESENT + #define __ETM_PRESENT 0U + #warning "__ETM_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MTB_PRESENT + #define __MTB_PRESENT 0U + #warning "__MTB_PRESENT not defined in device header file; using default!" + #endif + +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group ARMv8MBL */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + - Core SAU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack-pointer select */ + uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[16U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[16U]; + __IOM uint32_t ICER[16U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[16U]; + __IOM uint32_t ISPR[16U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[16U]; + __IOM uint32_t ICPR[16U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[16U]; + __IOM uint32_t IABR[16U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[16U]; + __IOM uint32_t ITNS[16U]; /*!< Offset: 0x280 (R/W) Interrupt Non-Secure State Register */ + uint32_t RESERVED5[16U]; + __IOM uint32_t IPR[124U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ +} NVIC_Type; + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ +#else + uint32_t RESERVED0; +#endif + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + uint32_t RESERVED1; + __IOM uint32_t SHPR[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_PENDNMISET_Pos 31U /*!< SCB ICSR: PENDNMISET Position */ +#define SCB_ICSR_PENDNMISET_Msk (1UL << SCB_ICSR_PENDNMISET_Pos) /*!< SCB ICSR: PENDNMISET Mask */ + +#define SCB_ICSR_NMIPENDSET_Pos SCB_ICSR_PENDNMISET_Pos /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */ +#define SCB_ICSR_NMIPENDSET_Msk SCB_ICSR_PENDNMISET_Msk /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */ + +#define SCB_ICSR_PENDNMICLR_Pos 30U /*!< SCB ICSR: PENDNMICLR Position */ +#define SCB_ICSR_PENDNMICLR_Msk (1UL << SCB_ICSR_PENDNMICLR_Pos) /*!< SCB ICSR: PENDNMICLR Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_STTNS_Pos 24U /*!< SCB ICSR: STTNS Position (Security Extension) */ +#define SCB_ICSR_STTNS_Msk (1UL << SCB_ICSR_STTNS_Pos) /*!< SCB ICSR: STTNS Mask (Security Extension) */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ +#endif + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIS_Pos 14U /*!< SCB AIRCR: PRIS Position */ +#define SCB_AIRCR_PRIS_Msk (1UL << SCB_AIRCR_PRIS_Pos) /*!< SCB AIRCR: PRIS Mask */ + +#define SCB_AIRCR_BFHFNMINS_Pos 13U /*!< SCB AIRCR: BFHFNMINS Position */ +#define SCB_AIRCR_BFHFNMINS_Msk (1UL << SCB_AIRCR_BFHFNMINS_Pos) /*!< SCB AIRCR: BFHFNMINS Mask */ + +#define SCB_AIRCR_SYSRESETREQS_Pos 3U /*!< SCB AIRCR: SYSRESETREQS Position */ +#define SCB_AIRCR_SYSRESETREQS_Msk (1UL << SCB_AIRCR_SYSRESETREQS_Pos) /*!< SCB AIRCR: SYSRESETREQS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEPS_Pos 3U /*!< SCB SCR: SLEEPDEEPS Position */ +#define SCB_SCR_SLEEPDEEPS_Msk (1UL << SCB_SCR_SLEEPDEEPS_Pos) /*!< SCB SCR: SLEEPDEEPS Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_BP_Pos 18U /*!< SCB CCR: BP Position */ +#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos) /*!< SCB CCR: BP Mask */ + +#define SCB_CCR_IC_Pos 17U /*!< SCB CCR: IC Position */ +#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos) /*!< SCB CCR: IC Mask */ + +#define SCB_CCR_DC_Pos 16U /*!< SCB CCR: DC Position */ +#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos) /*!< SCB CCR: DC Mask */ + +#define SCB_CCR_STKOFHFNMIGN_Pos 10U /*!< SCB CCR: STKOFHFNMIGN Position */ +#define SCB_CCR_STKOFHFNMIGN_Msk (1UL << SCB_CCR_STKOFHFNMIGN_Pos) /*!< SCB CCR: STKOFHFNMIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_HARDFAULTPENDED_Pos 21U /*!< SCB SHCSR: HARDFAULTPENDED Position */ +#define SCB_SHCSR_HARDFAULTPENDED_Msk (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos) /*!< SCB SHCSR: HARDFAULTPENDED Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_NMIACT_Pos 5U /*!< SCB SHCSR: NMIACT Position */ +#define SCB_SHCSR_NMIACT_Msk (1UL << SCB_SHCSR_NMIACT_Pos) /*!< SCB SHCSR: NMIACT Mask */ + +#define SCB_SHCSR_HARDFAULTACT_Pos 2U /*!< SCB SHCSR: HARDFAULTACT Position */ +#define SCB_SHCSR_HARDFAULTACT_Msk (1UL << SCB_SHCSR_HARDFAULTACT_Pos) /*!< SCB SHCSR: HARDFAULTACT Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + uint32_t RESERVED0[6U]; + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + uint32_t RESERVED3[1U]; + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED4[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + uint32_t RESERVED5[1U]; + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED6[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + uint32_t RESERVED7[1U]; + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ + uint32_t RESERVED8[1U]; + __IOM uint32_t COMP4; /*!< Offset: 0x060 (R/W) Comparator Register 4 */ + uint32_t RESERVED9[1U]; + __IOM uint32_t FUNCTION4; /*!< Offset: 0x068 (R/W) Function Register 4 */ + uint32_t RESERVED10[1U]; + __IOM uint32_t COMP5; /*!< Offset: 0x070 (R/W) Comparator Register 5 */ + uint32_t RESERVED11[1U]; + __IOM uint32_t FUNCTION5; /*!< Offset: 0x078 (R/W) Function Register 5 */ + uint32_t RESERVED12[1U]; + __IOM uint32_t COMP6; /*!< Offset: 0x080 (R/W) Comparator Register 6 */ + uint32_t RESERVED13[1U]; + __IOM uint32_t FUNCTION6; /*!< Offset: 0x088 (R/W) Function Register 6 */ + uint32_t RESERVED14[1U]; + __IOM uint32_t COMP7; /*!< Offset: 0x090 (R/W) Comparator Register 7 */ + uint32_t RESERVED15[1U]; + __IOM uint32_t FUNCTION7; /*!< Offset: 0x098 (R/W) Function Register 7 */ + uint32_t RESERVED16[1U]; + __IOM uint32_t COMP8; /*!< Offset: 0x0A0 (R/W) Comparator Register 8 */ + uint32_t RESERVED17[1U]; + __IOM uint32_t FUNCTION8; /*!< Offset: 0x0A8 (R/W) Function Register 8 */ + uint32_t RESERVED18[1U]; + __IOM uint32_t COMP9; /*!< Offset: 0x0B0 (R/W) Comparator Register 9 */ + uint32_t RESERVED19[1U]; + __IOM uint32_t FUNCTION9; /*!< Offset: 0x0B8 (R/W) Function Register 9 */ + uint32_t RESERVED20[1U]; + __IOM uint32_t COMP10; /*!< Offset: 0x0C0 (R/W) Comparator Register 10 */ + uint32_t RESERVED21[1U]; + __IOM uint32_t FUNCTION10; /*!< Offset: 0x0C8 (R/W) Function Register 10 */ + uint32_t RESERVED22[1U]; + __IOM uint32_t COMP11; /*!< Offset: 0x0D0 (R/W) Comparator Register 11 */ + uint32_t RESERVED23[1U]; + __IOM uint32_t FUNCTION11; /*!< Offset: 0x0D8 (R/W) Function Register 11 */ + uint32_t RESERVED24[1U]; + __IOM uint32_t COMP12; /*!< Offset: 0x0E0 (R/W) Comparator Register 12 */ + uint32_t RESERVED25[1U]; + __IOM uint32_t FUNCTION12; /*!< Offset: 0x0E8 (R/W) Function Register 12 */ + uint32_t RESERVED26[1U]; + __IOM uint32_t COMP13; /*!< Offset: 0x0F0 (R/W) Comparator Register 13 */ + uint32_t RESERVED27[1U]; + __IOM uint32_t FUNCTION13; /*!< Offset: 0x0F8 (R/W) Function Register 13 */ + uint32_t RESERVED28[1U]; + __IOM uint32_t COMP14; /*!< Offset: 0x100 (R/W) Comparator Register 14 */ + uint32_t RESERVED29[1U]; + __IOM uint32_t FUNCTION14; /*!< Offset: 0x108 (R/W) Function Register 14 */ + uint32_t RESERVED30[1U]; + __IOM uint32_t COMP15; /*!< Offset: 0x110 (R/W) Comparator Register 15 */ + uint32_t RESERVED31[1U]; + __IOM uint32_t FUNCTION15; /*!< Offset: 0x118 (R/W) Function Register 15 */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_ID_Pos 27U /*!< DWT FUNCTION: ID Position */ +#define DWT_FUNCTION_ID_Msk (0x1FUL << DWT_FUNCTION_ID_Pos) /*!< DWT FUNCTION: ID Mask */ + +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_ACTION_Pos 4U /*!< DWT FUNCTION: ACTION Position */ +#define DWT_FUNCTION_ACTION_Msk (0x3UL << DWT_FUNCTION_ACTION_Pos) /*!< DWT FUNCTION: ACTION Mask */ + +#define DWT_FUNCTION_MATCH_Pos 0U /*!< DWT FUNCTION: MATCH Position */ +#define DWT_FUNCTION_MATCH_Msk (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/) /*!< DWT FUNCTION: MATCH Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Sizes Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Sizes Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IOM uint32_t PSCR; /*!< Offset: 0x308 (R/W) Periodic Synchronization Control Register */ + uint32_t RESERVED3[809U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) Software Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) Software Lock Status Register */ + uint32_t RESERVED4[4U]; + __IM uint32_t TYPE; /*!< Offset: 0xFC8 (R/ ) Device Identifier Register */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) Device Type Register */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_SWOSCALER_Pos 0U /*!< TPI ACPR: SWOSCALER Position */ +#define TPI_ACPR_SWOSCALER_Msk (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/) /*!< TPI ACPR: SWOSCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_FOnMan_Pos 6U /*!< TPI FFCR: FOnMan Position */ +#define TPI_FFCR_FOnMan_Msk (0x1UL << TPI_FFCR_FOnMan_Pos) /*!< TPI FFCR: FOnMan Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI Periodic Synchronization Control Register Definitions */ +#define TPI_PSCR_PSCount_Pos 0U /*!< TPI PSCR: PSCount Position */ +#define TPI_PSCR_PSCount_Msk (0x1FUL /*<< TPI_PSCR_PSCount_Pos*/) /*!< TPI PSCR: TPSCount Mask */ + +/* TPI Software Lock Status Register Definitions */ +#define TPI_LSR_nTT_Pos 1U /*!< TPI LSR: Not thirty-two bit. Position */ +#define TPI_LSR_nTT_Msk (0x1UL << TPI_LSR_nTT_Pos) /*!< TPI LSR: Not thirty-two bit. Mask */ + +#define TPI_LSR_SLK_Pos 1U /*!< TPI LSR: Software Lock status Position */ +#define TPI_LSR_SLK_Msk (0x1UL << TPI_LSR_SLK_Pos) /*!< TPI LSR: Software Lock status Mask */ + +#define TPI_LSR_SLI_Pos 0U /*!< TPI LSR: Software Lock implemented Position */ +#define TPI_LSR_SLI_Msk (0x1UL /*<< TPI_LSR_SLI_Pos*/) /*!< TPI LSR: Software Lock implemented Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_FIFOSZ_Pos 6U /*!< TPI DEVID: FIFO depth Position */ +#define TPI_DEVID_FIFOSZ_Msk (0x7UL << TPI_DEVID_FIFOSZ_Pos) /*!< TPI DEVID: FIFO depth Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register */ + uint32_t RESERVED0[7U]; + union { + __IOM uint32_t MAIR[2]; + struct { + __IOM uint32_t MAIR0; /*!< Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 */ + __IOM uint32_t MAIR1; /*!< Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 */ + }; + }; +} MPU_Type; + +#define MPU_TYPE_RALIASES 1U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_BASE_Pos 5U /*!< MPU RBAR: BASE Position */ +#define MPU_RBAR_BASE_Msk (0x7FFFFFFUL << MPU_RBAR_BASE_Pos) /*!< MPU RBAR: BASE Mask */ + +#define MPU_RBAR_SH_Pos 3U /*!< MPU RBAR: SH Position */ +#define MPU_RBAR_SH_Msk (0x3UL << MPU_RBAR_SH_Pos) /*!< MPU RBAR: SH Mask */ + +#define MPU_RBAR_AP_Pos 1U /*!< MPU RBAR: AP Position */ +#define MPU_RBAR_AP_Msk (0x3UL << MPU_RBAR_AP_Pos) /*!< MPU RBAR: AP Mask */ + +#define MPU_RBAR_XN_Pos 0U /*!< MPU RBAR: XN Position */ +#define MPU_RBAR_XN_Msk (01UL /*<< MPU_RBAR_XN_Pos*/) /*!< MPU RBAR: XN Mask */ + +/* MPU Region Limit Address Register Definitions */ +#define MPU_RLAR_LIMIT_Pos 5U /*!< MPU RLAR: LIMIT Position */ +#define MPU_RLAR_LIMIT_Msk (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos) /*!< MPU RLAR: LIMIT Mask */ + +#define MPU_RLAR_AttrIndx_Pos 1U /*!< MPU RLAR: AttrIndx Position */ +#define MPU_RLAR_AttrIndx_Msk (0x7UL << MPU_RLAR_AttrIndx_Pos) /*!< MPU RLAR: AttrIndx Mask */ + +#define MPU_RLAR_EN_Pos 0U /*!< MPU RLAR: EN Position */ +#define MPU_RLAR_EN_Msk (1UL /*<< MPU_RLAR_EN_Pos*/) /*!< MPU RLAR: EN Mask */ + +/* MPU Memory Attribute Indirection Register 0 Definitions */ +#define MPU_MAIR0_Attr3_Pos 24U /*!< MPU MAIR0: Attr3 Position */ +#define MPU_MAIR0_Attr3_Msk (0xFFUL << MPU_MAIR0_Attr3_Pos) /*!< MPU MAIR0: Attr3 Mask */ + +#define MPU_MAIR0_Attr2_Pos 16U /*!< MPU MAIR0: Attr2 Position */ +#define MPU_MAIR0_Attr2_Msk (0xFFUL << MPU_MAIR0_Attr2_Pos) /*!< MPU MAIR0: Attr2 Mask */ + +#define MPU_MAIR0_Attr1_Pos 8U /*!< MPU MAIR0: Attr1 Position */ +#define MPU_MAIR0_Attr1_Msk (0xFFUL << MPU_MAIR0_Attr1_Pos) /*!< MPU MAIR0: Attr1 Mask */ + +#define MPU_MAIR0_Attr0_Pos 0U /*!< MPU MAIR0: Attr0 Position */ +#define MPU_MAIR0_Attr0_Msk (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/) /*!< MPU MAIR0: Attr0 Mask */ + +/* MPU Memory Attribute Indirection Register 1 Definitions */ +#define MPU_MAIR1_Attr7_Pos 24U /*!< MPU MAIR1: Attr7 Position */ +#define MPU_MAIR1_Attr7_Msk (0xFFUL << MPU_MAIR1_Attr7_Pos) /*!< MPU MAIR1: Attr7 Mask */ + +#define MPU_MAIR1_Attr6_Pos 16U /*!< MPU MAIR1: Attr6 Position */ +#define MPU_MAIR1_Attr6_Msk (0xFFUL << MPU_MAIR1_Attr6_Pos) /*!< MPU MAIR1: Attr6 Mask */ + +#define MPU_MAIR1_Attr5_Pos 8U /*!< MPU MAIR1: Attr5 Position */ +#define MPU_MAIR1_Attr5_Msk (0xFFUL << MPU_MAIR1_Attr5_Pos) /*!< MPU MAIR1: Attr5 Mask */ + +#define MPU_MAIR1_Attr4_Pos 0U /*!< MPU MAIR1: Attr4 Position */ +#define MPU_MAIR1_Attr4_Msk (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/) /*!< MPU MAIR1: Attr4 Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SAU Security Attribution Unit (SAU) + \brief Type definitions for the Security Attribution Unit (SAU) + @{ + */ + +/** + \brief Structure type to access the Security Attribution Unit (SAU). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SAU Control Register */ + __IM uint32_t TYPE; /*!< Offset: 0x004 (R/ ) SAU Type Register */ +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) SAU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) SAU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register */ +#endif +} SAU_Type; + +/* SAU Control Register Definitions */ +#define SAU_CTRL_ALLNS_Pos 1U /*!< SAU CTRL: ALLNS Position */ +#define SAU_CTRL_ALLNS_Msk (1UL << SAU_CTRL_ALLNS_Pos) /*!< SAU CTRL: ALLNS Mask */ + +#define SAU_CTRL_ENABLE_Pos 0U /*!< SAU CTRL: ENABLE Position */ +#define SAU_CTRL_ENABLE_Msk (1UL /*<< SAU_CTRL_ENABLE_Pos*/) /*!< SAU CTRL: ENABLE Mask */ + +/* SAU Type Register Definitions */ +#define SAU_TYPE_SREGION_Pos 0U /*!< SAU TYPE: SREGION Position */ +#define SAU_TYPE_SREGION_Msk (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/) /*!< SAU TYPE: SREGION Mask */ + +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) +/* SAU Region Number Register Definitions */ +#define SAU_RNR_REGION_Pos 0U /*!< SAU RNR: REGION Position */ +#define SAU_RNR_REGION_Msk (0xFFUL /*<< SAU_RNR_REGION_Pos*/) /*!< SAU RNR: REGION Mask */ + +/* SAU Region Base Address Register Definitions */ +#define SAU_RBAR_BADDR_Pos 5U /*!< SAU RBAR: BADDR Position */ +#define SAU_RBAR_BADDR_Msk (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos) /*!< SAU RBAR: BADDR Mask */ + +/* SAU Region Limit Address Register Definitions */ +#define SAU_RLAR_LADDR_Pos 5U /*!< SAU RLAR: LADDR Position */ +#define SAU_RLAR_LADDR_Msk (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos) /*!< SAU RLAR: LADDR Mask */ + +#define SAU_RLAR_NSC_Pos 1U /*!< SAU RLAR: NSC Position */ +#define SAU_RLAR_NSC_Msk (1UL << SAU_RLAR_NSC_Pos) /*!< SAU RLAR: NSC Mask */ + +#define SAU_RLAR_ENABLE_Pos 0U /*!< SAU RLAR: ENABLE Position */ +#define SAU_RLAR_ENABLE_Msk (1UL /*<< SAU_RLAR_ENABLE_Pos*/) /*!< SAU RLAR: ENABLE Mask */ + +#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */ + +/*@} end of group CMSIS_SAU */ +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ + uint32_t RESERVED4[1U]; + __IOM uint32_t DAUTHCTRL; /*!< Offset: 0x014 (R/W) Debug Authentication Control Register */ + __IOM uint32_t DSCSR; /*!< Offset: 0x018 (R/W) Debug Security Control and Status Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESTART_ST_Pos 26U /*!< CoreDebug DHCSR: S_RESTART_ST Position */ +#define CoreDebug_DHCSR_S_RESTART_ST_Msk (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos) /*!< CoreDebug DHCSR: S_RESTART_ST Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register */ +#define CoreDebug_DEMCR_DWTENA_Pos 24U /*!< CoreDebug DEMCR: DWTENA Position */ +#define CoreDebug_DEMCR_DWTENA_Msk (1UL << CoreDebug_DEMCR_DWTENA_Pos) /*!< CoreDebug DEMCR: DWTENA Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/* Debug Authentication Control Register Definitions */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos 3U /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */ + +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos 2U /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos) /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */ + +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos 1U /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */ +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */ + +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos 0U /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */ + +/* Debug Security Control and Status Register Definitions */ +#define CoreDebug_DSCSR_CDS_Pos 16U /*!< CoreDebug DSCSR: CDS Position */ +#define CoreDebug_DSCSR_CDS_Msk (1UL << CoreDebug_DSCSR_CDS_Pos) /*!< CoreDebug DSCSR: CDS Mask */ + +#define CoreDebug_DSCSR_SBRSEL_Pos 1U /*!< CoreDebug DSCSR: SBRSEL Position */ +#define CoreDebug_DSCSR_SBRSEL_Msk (1UL << CoreDebug_DSCSR_SBRSEL_Pos) /*!< CoreDebug DSCSR: SBRSEL Mask */ + +#define CoreDebug_DSCSR_SBRSELEN_Pos 0U /*!< CoreDebug DSCSR: SBRSELEN Position */ +#define CoreDebug_DSCSR_SBRSELEN_Msk (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/) /*!< CoreDebug DSCSR: SBRSELEN Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ + #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ + #define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ + #define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ + #define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ + #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ + #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ + #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + + + #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ + #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ + #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + #define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ + #define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ + #define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE ) /*!< Core Debug configuration struct */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ + #endif + + #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SAU_BASE (SCS_BASE + 0x0DD0UL) /*!< Security Attribution Unit */ + #define SAU ((SAU_Type *) SAU_BASE ) /*!< Security Attribution Unit */ + #endif + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SCS_BASE_NS (0xE002E000UL) /*!< System Control Space Base Address (non-secure address space) */ + #define CoreDebug_BASE_NS (0xE002EDF0UL) /*!< Core Debug Base Address (non-secure address space) */ + #define SysTick_BASE_NS (SCS_BASE_NS + 0x0010UL) /*!< SysTick Base Address (non-secure address space) */ + #define NVIC_BASE_NS (SCS_BASE_NS + 0x0100UL) /*!< NVIC Base Address (non-secure address space) */ + #define SCB_BASE_NS (SCS_BASE_NS + 0x0D00UL) /*!< System Control Block Base Address (non-secure address space) */ + + #define SCB_NS ((SCB_Type *) SCB_BASE_NS ) /*!< SCB configuration struct (non-secure address space) */ + #define SysTick_NS ((SysTick_Type *) SysTick_BASE_NS ) /*!< SysTick configuration struct (non-secure address space) */ + #define NVIC_NS ((NVIC_Type *) NVIC_BASE_NS ) /*!< NVIC configuration struct (non-secure address space) */ + #define CoreDebug_NS ((CoreDebug_Type *) CoreDebug_BASE_NS) /*!< Core Debug configuration struct (non-secure address space) */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE_NS (SCS_BASE_NS + 0x0D90UL) /*!< Memory Protection Unit (non-secure address space) */ + #define MPU_NS ((MPU_Type *) MPU_BASE_NS ) /*!< Memory Protection Unit (non-secure address space) */ + #endif + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* Special LR values for Secure/Non-Secure call handling and exception handling */ + +/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS */ +#define FNC_RETURN (0xFEFFFFFFUL) /* bit [0] ignored when processing a branch */ + +/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */ +#define EXC_RETURN_PREFIX (0xFF000000UL) /* bits [31:24] set to indicate an EXC_RETURN value */ +#define EXC_RETURN_S (0x00000040UL) /* bit [6] stack used to push registers: 0=Non-secure 1=Secure */ +#define EXC_RETURN_DCRS (0x00000020UL) /* bit [5] stacking rules for called registers: 0=skipped 1=saved */ +#define EXC_RETURN_FTYPE (0x00000010UL) /* bit [4] allocate stack for floating-point context: 0=done 1=skipped */ +#define EXC_RETURN_MODE (0x00000008UL) /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode */ +#define EXC_RETURN_SPSEL (0x00000004UL) /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP */ +#define EXC_RETURN_ES (0x00000001UL) /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */ + +/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking */ +#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) /* Value for processors with floating-point extension: */ +#define EXC_INTEGRITY_SIGNATURE (0xFEFA125AUL) /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE */ +#else +#define EXC_INTEGRITY_SIGNATURE (0xFEFA125BUL) /* Value for processors without floating-point extension */ +#endif + + +/* Interrupt Priorities are WORD accessible only under Armv6-M */ +/* The following MACROS handle generation of the register offset and byte masks */ +#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) +#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) +#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) + +#define __NVIC_SetPriorityGrouping(X) (void)(X) +#define __NVIC_GetPriorityGrouping() (0U) + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Get Interrupt Target State + \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + \return 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Target State + \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |= ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Clear Interrupt Target State + \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IPR[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IPR[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } + else + { + SCB->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return((uint32_t)(((SCB->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + If VTOR is not present address 0 must be mapped to SRAM. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + uint32_t *vectors = (uint32_t *)SCB->VTOR; +#else + uint32_t *vectors = (uint32_t *)0x0U; +#endif + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; + __DSB(); +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + uint32_t *vectors = (uint32_t *)SCB->VTOR; +#else + uint32_t *vectors = (uint32_t *)0x0U; +#endif + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + SCB_AIRCR_SYSRESETREQ_Msk); + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Enable Interrupt (non-secure) + \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status (non-secure) + \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt (non-secure) + \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Pending Interrupt (non-secure) + \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt (non-secure) + \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt (non-secure) + \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt (non-secure) + \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority (non-secure) + \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every non-secure processor exception. + */ +__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->IPR[_IP_IDX(IRQn)] = ((uint32_t)(NVIC_NS->IPR[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } + else + { + SCB_NS->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB_NS->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } +} + + +/** + \brief Get Interrupt Priority (non-secure) + \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return((uint32_t)(((SCB_NS->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_NVICFunctions */ + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv8.h" + +#endif + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + return 0U; /* No FPU */ +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ########################## SAU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SAUFunctions SAU Functions + \brief Functions that configure the SAU. + @{ + */ + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + +/** + \brief Enable SAU + \details Enables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Enable(void) +{ + SAU->CTRL |= (SAU_CTRL_ENABLE_Msk); +} + + + +/** + \brief Disable SAU + \details Disables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Disable(void) +{ + SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk); +} + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_SAUFunctions */ + + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief System Tick Configuration (non-secure) + \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function TZ_SysTick_Config_NS is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + + */ +__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick_NS->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick_NS->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick_NS->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_ARMV8MBL_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/RealOne/Drivers/CMSIS/Include/core_armv8mml.h b/RealOne/Drivers/CMSIS/Include/core_armv8mml.h new file mode 100644 index 0000000..5ddb8ae --- /dev/null +++ b/RealOne/Drivers/CMSIS/Include/core_armv8mml.h @@ -0,0 +1,2835 @@ +/**************************************************************************//** + * @file core_armv8mml.h + * @brief CMSIS Armv8-M Mainline Core Peripheral Access Layer Header File + * @version V5.1.0 + * @date 12. September 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_ARMV8MML_H_GENERIC +#define __CORE_ARMV8MML_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_ARMv8MML + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS Armv8MML definitions */ +#define __ARMv8MML_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __ARMv8MML_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __ARMv8MML_CMSIS_VERSION ((__ARMv8MML_CMSIS_VERSION_MAIN << 16U) | \ + __ARMv8MML_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (81U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions. +*/ +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined(__ARM_FEATURE_DSP) + #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_FP + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined(__ARM_FEATURE_DSP) + #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined(__ARM_FEATURE_DSP) + #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined(__ARM_FEATURE_DSP) + #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_ARMV8MML_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_ARMV8MML_H_DEPENDANT +#define __CORE_ARMV8MML_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __ARMv8MML_REV + #define __ARMv8MML_REV 0x0000U + #warning "__ARMv8MML_REV not defined in device header file; using default!" + #endif + + #ifndef __FPU_PRESENT + #define __FPU_PRESENT 0U + #warning "__FPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __SAUREGION_PRESENT + #define __SAUREGION_PRESENT 0U + #warning "__SAUREGION_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __DSP_PRESENT + #define __DSP_PRESENT 0U + #warning "__DSP_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 3U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group ARMv8MML */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + - Core SAU Register + - Core FPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + +#define APSR_Q_Pos 27U /*!< APSR: Q Position */ +#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ + +#define APSR_GE_Pos 16U /*!< APSR: GE Position */ +#define APSR_GE_Msk (0xFUL << APSR_GE_Pos) /*!< APSR: GE Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:7; /*!< bit: 9..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ +#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ + +#define xPSR_IT_Pos 25U /*!< xPSR: IT Position */ +#define xPSR_IT_Msk (3UL << xPSR_IT_Pos) /*!< xPSR: IT Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_GE_Pos 16U /*!< xPSR: GE Position */ +#define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos) /*!< xPSR: GE Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack-pointer select */ + uint32_t FPCA:1; /*!< bit: 2 Floating-point context active */ + uint32_t SFPA:1; /*!< bit: 3 Secure floating-point active */ + uint32_t _reserved1:28; /*!< bit: 4..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SFPA_Pos 3U /*!< CONTROL: SFPA Position */ +#define CONTROL_SFPA_Msk (1UL << CONTROL_SFPA_Pos) /*!< CONTROL: SFPA Mask */ + +#define CONTROL_FPCA_Pos 2U /*!< CONTROL: FPCA Position */ +#define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) /*!< CONTROL: FPCA Mask */ + +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[16U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[16U]; + __IOM uint32_t ICER[16U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[16U]; + __IOM uint32_t ISPR[16U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[16U]; + __IOM uint32_t ICPR[16U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[16U]; + __IOM uint32_t IABR[16U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[16U]; + __IOM uint32_t ITNS[16U]; /*!< Offset: 0x280 (R/W) Interrupt Non-Secure State Register */ + uint32_t RESERVED5[16U]; + __IOM uint8_t IPR[496U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED6[580U]; + __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IOM uint8_t SHPR[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __IM uint32_t ID_PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __IM uint32_t ID_DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __IM uint32_t ID_ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __IM uint32_t ID_MMFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __IM uint32_t ID_ISAR[6U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + __IM uint32_t CLIDR; /*!< Offset: 0x078 (R/ ) Cache Level ID register */ + __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ + __IM uint32_t CCSIDR; /*!< Offset: 0x080 (R/ ) Cache Size ID Register */ + __IOM uint32_t CSSELR; /*!< Offset: 0x084 (R/W) Cache Size Selection Register */ + __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ + __IOM uint32_t NSACR; /*!< Offset: 0x08C (R/W) Non-Secure Access Control Register */ + uint32_t RESERVED3[92U]; + __OM uint32_t STIR; /*!< Offset: 0x200 ( /W) Software Triggered Interrupt Register */ + uint32_t RESERVED4[15U]; + __IM uint32_t MVFR0; /*!< Offset: 0x240 (R/ ) Media and VFP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x244 (R/ ) Media and VFP Feature Register 1 */ + __IM uint32_t MVFR2; /*!< Offset: 0x248 (R/ ) Media and VFP Feature Register 2 */ + uint32_t RESERVED5[1U]; + __OM uint32_t ICIALLU; /*!< Offset: 0x250 ( /W) I-Cache Invalidate All to PoU */ + uint32_t RESERVED6[1U]; + __OM uint32_t ICIMVAU; /*!< Offset: 0x258 ( /W) I-Cache Invalidate by MVA to PoU */ + __OM uint32_t DCIMVAC; /*!< Offset: 0x25C ( /W) D-Cache Invalidate by MVA to PoC */ + __OM uint32_t DCISW; /*!< Offset: 0x260 ( /W) D-Cache Invalidate by Set-way */ + __OM uint32_t DCCMVAU; /*!< Offset: 0x264 ( /W) D-Cache Clean by MVA to PoU */ + __OM uint32_t DCCMVAC; /*!< Offset: 0x268 ( /W) D-Cache Clean by MVA to PoC */ + __OM uint32_t DCCSW; /*!< Offset: 0x26C ( /W) D-Cache Clean by Set-way */ + __OM uint32_t DCCIMVAC; /*!< Offset: 0x270 ( /W) D-Cache Clean and Invalidate by MVA to PoC */ + __OM uint32_t DCCISW; /*!< Offset: 0x274 ( /W) D-Cache Clean and Invalidate by Set-way */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_PENDNMISET_Pos 31U /*!< SCB ICSR: PENDNMISET Position */ +#define SCB_ICSR_PENDNMISET_Msk (1UL << SCB_ICSR_PENDNMISET_Pos) /*!< SCB ICSR: PENDNMISET Mask */ + +#define SCB_ICSR_NMIPENDSET_Pos SCB_ICSR_PENDNMISET_Pos /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */ +#define SCB_ICSR_NMIPENDSET_Msk SCB_ICSR_PENDNMISET_Msk /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */ + +#define SCB_ICSR_PENDNMICLR_Pos 30U /*!< SCB ICSR: PENDNMICLR Position */ +#define SCB_ICSR_PENDNMICLR_Msk (1UL << SCB_ICSR_PENDNMICLR_Pos) /*!< SCB ICSR: PENDNMICLR Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_STTNS_Pos 24U /*!< SCB ICSR: STTNS Position (Security Extension) */ +#define SCB_ICSR_STTNS_Msk (1UL << SCB_ICSR_STTNS_Pos) /*!< SCB ICSR: STTNS Mask (Security Extension) */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIS_Pos 14U /*!< SCB AIRCR: PRIS Position */ +#define SCB_AIRCR_PRIS_Msk (1UL << SCB_AIRCR_PRIS_Pos) /*!< SCB AIRCR: PRIS Mask */ + +#define SCB_AIRCR_BFHFNMINS_Pos 13U /*!< SCB AIRCR: BFHFNMINS Position */ +#define SCB_AIRCR_BFHFNMINS_Msk (1UL << SCB_AIRCR_BFHFNMINS_Pos) /*!< SCB AIRCR: BFHFNMINS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQS_Pos 3U /*!< SCB AIRCR: SYSRESETREQS Position */ +#define SCB_AIRCR_SYSRESETREQS_Msk (1UL << SCB_AIRCR_SYSRESETREQS_Pos) /*!< SCB AIRCR: SYSRESETREQS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEPS_Pos 3U /*!< SCB SCR: SLEEPDEEPS Position */ +#define SCB_SCR_SLEEPDEEPS_Msk (1UL << SCB_SCR_SLEEPDEEPS_Pos) /*!< SCB SCR: SLEEPDEEPS Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_BP_Pos 18U /*!< SCB CCR: BP Position */ +#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos) /*!< SCB CCR: BP Mask */ + +#define SCB_CCR_IC_Pos 17U /*!< SCB CCR: IC Position */ +#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos) /*!< SCB CCR: IC Mask */ + +#define SCB_CCR_DC_Pos 16U /*!< SCB CCR: DC Position */ +#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos) /*!< SCB CCR: DC Mask */ + +#define SCB_CCR_STKOFHFNMIGN_Pos 10U /*!< SCB CCR: STKOFHFNMIGN Position */ +#define SCB_CCR_STKOFHFNMIGN_Msk (1UL << SCB_CCR_STKOFHFNMIGN_Pos) /*!< SCB CCR: STKOFHFNMIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_HARDFAULTPENDED_Pos 21U /*!< SCB SHCSR: HARDFAULTPENDED Position */ +#define SCB_SHCSR_HARDFAULTPENDED_Msk (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos) /*!< SCB SHCSR: HARDFAULTPENDED Mask */ + +#define SCB_SHCSR_SECUREFAULTPENDED_Pos 20U /*!< SCB SHCSR: SECUREFAULTPENDED Position */ +#define SCB_SHCSR_SECUREFAULTPENDED_Msk (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos) /*!< SCB SHCSR: SECUREFAULTPENDED Mask */ + +#define SCB_SHCSR_SECUREFAULTENA_Pos 19U /*!< SCB SHCSR: SECUREFAULTENA Position */ +#define SCB_SHCSR_SECUREFAULTENA_Msk (1UL << SCB_SHCSR_SECUREFAULTENA_Pos) /*!< SCB SHCSR: SECUREFAULTENA Mask */ + +#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_NMIACT_Pos 5U /*!< SCB SHCSR: NMIACT Position */ +#define SCB_SHCSR_NMIACT_Msk (1UL << SCB_SHCSR_NMIACT_Pos) /*!< SCB SHCSR: NMIACT Mask */ + +#define SCB_SHCSR_SECUREFAULTACT_Pos 4U /*!< SCB SHCSR: SECUREFAULTACT Position */ +#define SCB_SHCSR_SECUREFAULTACT_Msk (1UL << SCB_SHCSR_SECUREFAULTACT_Pos) /*!< SCB SHCSR: SECUREFAULTACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_HARDFAULTACT_Pos 2U /*!< SCB SHCSR: HARDFAULTACT Position */ +#define SCB_SHCSR_HARDFAULTACT_Msk (1UL << SCB_SHCSR_HARDFAULTACT_Pos) /*!< SCB SHCSR: HARDFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Register Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) /*!< SCB CFSR (MMFSR): MMARVALID Position */ +#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) /*!< SCB CFSR (MMFSR): MMARVALID Mask */ + +#define SCB_CFSR_MLSPERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 5U) /*!< SCB CFSR (MMFSR): MLSPERR Position */ +#define SCB_CFSR_MLSPERR_Msk (1UL << SCB_CFSR_MLSPERR_Pos) /*!< SCB CFSR (MMFSR): MLSPERR Mask */ + +#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) /*!< SCB CFSR (MMFSR): MSTKERR Position */ +#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) /*!< SCB CFSR (MMFSR): MSTKERR Mask */ + +#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) /*!< SCB CFSR (MMFSR): MUNSTKERR Position */ +#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */ + +#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) /*!< SCB CFSR (MMFSR): DACCVIOL Position */ +#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) /*!< SCB CFSR (MMFSR): DACCVIOL Mask */ + +#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) /*!< SCB CFSR (MMFSR): IACCVIOL Position */ +#define SCB_CFSR_IACCVIOL_Msk (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/) /*!< SCB CFSR (MMFSR): IACCVIOL Mask */ + +/* BusFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) /*!< SCB CFSR (BFSR): BFARVALID Position */ +#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) /*!< SCB CFSR (BFSR): BFARVALID Mask */ + +#define SCB_CFSR_LSPERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 5U) /*!< SCB CFSR (BFSR): LSPERR Position */ +#define SCB_CFSR_LSPERR_Msk (1UL << SCB_CFSR_LSPERR_Pos) /*!< SCB CFSR (BFSR): LSPERR Mask */ + +#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) /*!< SCB CFSR (BFSR): STKERR Position */ +#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) /*!< SCB CFSR (BFSR): STKERR Mask */ + +#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) /*!< SCB CFSR (BFSR): UNSTKERR Position */ +#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) /*!< SCB CFSR (BFSR): UNSTKERR Mask */ + +#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) /*!< SCB CFSR (BFSR): IMPRECISERR Position */ +#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) /*!< SCB CFSR (BFSR): IMPRECISERR Mask */ + +#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) /*!< SCB CFSR (BFSR): PRECISERR Position */ +#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) /*!< SCB CFSR (BFSR): PRECISERR Mask */ + +#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) /*!< SCB CFSR (BFSR): IBUSERR Position */ +#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) /*!< SCB CFSR (BFSR): IBUSERR Mask */ + +/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) /*!< SCB CFSR (UFSR): DIVBYZERO Position */ +#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) /*!< SCB CFSR (UFSR): DIVBYZERO Mask */ + +#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) /*!< SCB CFSR (UFSR): UNALIGNED Position */ +#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) /*!< SCB CFSR (UFSR): UNALIGNED Mask */ + +#define SCB_CFSR_STKOF_Pos (SCB_CFSR_USGFAULTSR_Pos + 4U) /*!< SCB CFSR (UFSR): STKOF Position */ +#define SCB_CFSR_STKOF_Msk (1UL << SCB_CFSR_STKOF_Pos) /*!< SCB CFSR (UFSR): STKOF Mask */ + +#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) /*!< SCB CFSR (UFSR): NOCP Position */ +#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) /*!< SCB CFSR (UFSR): NOCP Mask */ + +#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) /*!< SCB CFSR (UFSR): INVPC Position */ +#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) /*!< SCB CFSR (UFSR): INVPC Mask */ + +#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) /*!< SCB CFSR (UFSR): INVSTATE Position */ +#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) /*!< SCB CFSR (UFSR): INVSTATE Mask */ + +#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) /*!< SCB CFSR (UFSR): UNDEFINSTR Position */ +#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */ + +/* SCB Hard Fault Status Register Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ + +/* SCB Non-Secure Access Control Register Definitions */ +#define SCB_NSACR_CP11_Pos 11U /*!< SCB NSACR: CP11 Position */ +#define SCB_NSACR_CP11_Msk (1UL << SCB_NSACR_CP11_Pos) /*!< SCB NSACR: CP11 Mask */ + +#define SCB_NSACR_CP10_Pos 10U /*!< SCB NSACR: CP10 Position */ +#define SCB_NSACR_CP10_Msk (1UL << SCB_NSACR_CP10_Pos) /*!< SCB NSACR: CP10 Mask */ + +#define SCB_NSACR_CPn_Pos 0U /*!< SCB NSACR: CPn Position */ +#define SCB_NSACR_CPn_Msk (1UL /*<< SCB_NSACR_CPn_Pos*/) /*!< SCB NSACR: CPn Mask */ + +/* SCB Cache Level ID Register Definitions */ +#define SCB_CLIDR_LOUU_Pos 27U /*!< SCB CLIDR: LoUU Position */ +#define SCB_CLIDR_LOUU_Msk (7UL << SCB_CLIDR_LOUU_Pos) /*!< SCB CLIDR: LoUU Mask */ + +#define SCB_CLIDR_LOC_Pos 24U /*!< SCB CLIDR: LoC Position */ +#define SCB_CLIDR_LOC_Msk (7UL << SCB_CLIDR_LOC_Pos) /*!< SCB CLIDR: LoC Mask */ + +/* SCB Cache Type Register Definitions */ +#define SCB_CTR_FORMAT_Pos 29U /*!< SCB CTR: Format Position */ +#define SCB_CTR_FORMAT_Msk (7UL << SCB_CTR_FORMAT_Pos) /*!< SCB CTR: Format Mask */ + +#define SCB_CTR_CWG_Pos 24U /*!< SCB CTR: CWG Position */ +#define SCB_CTR_CWG_Msk (0xFUL << SCB_CTR_CWG_Pos) /*!< SCB CTR: CWG Mask */ + +#define SCB_CTR_ERG_Pos 20U /*!< SCB CTR: ERG Position */ +#define SCB_CTR_ERG_Msk (0xFUL << SCB_CTR_ERG_Pos) /*!< SCB CTR: ERG Mask */ + +#define SCB_CTR_DMINLINE_Pos 16U /*!< SCB CTR: DminLine Position */ +#define SCB_CTR_DMINLINE_Msk (0xFUL << SCB_CTR_DMINLINE_Pos) /*!< SCB CTR: DminLine Mask */ + +#define SCB_CTR_IMINLINE_Pos 0U /*!< SCB CTR: ImInLine Position */ +#define SCB_CTR_IMINLINE_Msk (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/) /*!< SCB CTR: ImInLine Mask */ + +/* SCB Cache Size ID Register Definitions */ +#define SCB_CCSIDR_WT_Pos 31U /*!< SCB CCSIDR: WT Position */ +#define SCB_CCSIDR_WT_Msk (1UL << SCB_CCSIDR_WT_Pos) /*!< SCB CCSIDR: WT Mask */ + +#define SCB_CCSIDR_WB_Pos 30U /*!< SCB CCSIDR: WB Position */ +#define SCB_CCSIDR_WB_Msk (1UL << SCB_CCSIDR_WB_Pos) /*!< SCB CCSIDR: WB Mask */ + +#define SCB_CCSIDR_RA_Pos 29U /*!< SCB CCSIDR: RA Position */ +#define SCB_CCSIDR_RA_Msk (1UL << SCB_CCSIDR_RA_Pos) /*!< SCB CCSIDR: RA Mask */ + +#define SCB_CCSIDR_WA_Pos 28U /*!< SCB CCSIDR: WA Position */ +#define SCB_CCSIDR_WA_Msk (1UL << SCB_CCSIDR_WA_Pos) /*!< SCB CCSIDR: WA Mask */ + +#define SCB_CCSIDR_NUMSETS_Pos 13U /*!< SCB CCSIDR: NumSets Position */ +#define SCB_CCSIDR_NUMSETS_Msk (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos) /*!< SCB CCSIDR: NumSets Mask */ + +#define SCB_CCSIDR_ASSOCIATIVITY_Pos 3U /*!< SCB CCSIDR: Associativity Position */ +#define SCB_CCSIDR_ASSOCIATIVITY_Msk (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos) /*!< SCB CCSIDR: Associativity Mask */ + +#define SCB_CCSIDR_LINESIZE_Pos 0U /*!< SCB CCSIDR: LineSize Position */ +#define SCB_CCSIDR_LINESIZE_Msk (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/) /*!< SCB CCSIDR: LineSize Mask */ + +/* SCB Cache Size Selection Register Definitions */ +#define SCB_CSSELR_LEVEL_Pos 1U /*!< SCB CSSELR: Level Position */ +#define SCB_CSSELR_LEVEL_Msk (7UL << SCB_CSSELR_LEVEL_Pos) /*!< SCB CSSELR: Level Mask */ + +#define SCB_CSSELR_IND_Pos 0U /*!< SCB CSSELR: InD Position */ +#define SCB_CSSELR_IND_Msk (1UL /*<< SCB_CSSELR_IND_Pos*/) /*!< SCB CSSELR: InD Mask */ + +/* SCB Software Triggered Interrupt Register Definitions */ +#define SCB_STIR_INTID_Pos 0U /*!< SCB STIR: INTID Position */ +#define SCB_STIR_INTID_Msk (0x1FFUL /*<< SCB_STIR_INTID_Pos*/) /*!< SCB STIR: INTID Mask */ + +/* SCB D-Cache Invalidate by Set-way Register Definitions */ +#define SCB_DCISW_WAY_Pos 30U /*!< SCB DCISW: Way Position */ +#define SCB_DCISW_WAY_Msk (3UL << SCB_DCISW_WAY_Pos) /*!< SCB DCISW: Way Mask */ + +#define SCB_DCISW_SET_Pos 5U /*!< SCB DCISW: Set Position */ +#define SCB_DCISW_SET_Msk (0x1FFUL << SCB_DCISW_SET_Pos) /*!< SCB DCISW: Set Mask */ + +/* SCB D-Cache Clean by Set-way Register Definitions */ +#define SCB_DCCSW_WAY_Pos 30U /*!< SCB DCCSW: Way Position */ +#define SCB_DCCSW_WAY_Msk (3UL << SCB_DCCSW_WAY_Pos) /*!< SCB DCCSW: Way Mask */ + +#define SCB_DCCSW_SET_Pos 5U /*!< SCB DCCSW: Set Position */ +#define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB DCCSW: Set Mask */ + +/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */ +#define SCB_DCCISW_WAY_Pos 30U /*!< SCB DCCISW: Way Position */ +#define SCB_DCCISW_WAY_Msk (3UL << SCB_DCCISW_WAY_Pos) /*!< SCB DCCISW: Way Mask */ + +#define SCB_DCCISW_SET_Pos 5U /*!< SCB DCCISW: Set Position */ +#define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos) /*!< SCB DCCISW: Set Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ + __IOM uint32_t CPPWR; /*!< Offset: 0x00C (R/W) Coprocessor Power Control Register */ +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** + \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __OM union + { + __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864U]; + __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15U]; + __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15U]; + __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[32U]; + uint32_t RESERVED4[43U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[1U]; + __IM uint32_t DEVARCH; /*!< Offset: 0xFBC (R/ ) ITM Device Architecture Register */ + uint32_t RESERVED6[4U]; + __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Stimulus Port Register Definitions */ +#define ITM_STIM_DISABLED_Pos 1U /*!< ITM STIM: DISABLED Position */ +#define ITM_STIM_DISABLED_Msk (0x1UL << ITM_STIM_DISABLED_Pos) /*!< ITM STIM: DISABLED Mask */ + +#define ITM_STIM_FIFOREADY_Pos 0U /*!< ITM STIM: FIFOREADY Position */ +#define ITM_STIM_FIFOREADY_Msk (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/) /*!< ITM STIM: FIFOREADY Mask */ + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TRACEBUSID_Pos 16U /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TRACEBUSID_Msk (0x7FUL << ITM_TCR_TRACEBUSID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPRESCALE_Pos 8U /*!< ITM TCR: TSPRESCALE Position */ +#define ITM_TCR_TSPRESCALE_Msk (3UL << ITM_TCR_TSPRESCALE_Pos) /*!< ITM TCR: TSPRESCALE Mask */ + +#define ITM_TCR_STALLENA_Pos 5U /*!< ITM TCR: STALLENA Position */ +#define ITM_TCR_STALLENA_Msk (1UL << ITM_TCR_STALLENA_Pos) /*!< ITM TCR: STALLENA Mask */ + +#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + uint32_t RESERVED3[1U]; + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED4[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + uint32_t RESERVED5[1U]; + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED6[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + uint32_t RESERVED7[1U]; + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ + uint32_t RESERVED8[1U]; + __IOM uint32_t COMP4; /*!< Offset: 0x060 (R/W) Comparator Register 4 */ + uint32_t RESERVED9[1U]; + __IOM uint32_t FUNCTION4; /*!< Offset: 0x068 (R/W) Function Register 4 */ + uint32_t RESERVED10[1U]; + __IOM uint32_t COMP5; /*!< Offset: 0x070 (R/W) Comparator Register 5 */ + uint32_t RESERVED11[1U]; + __IOM uint32_t FUNCTION5; /*!< Offset: 0x078 (R/W) Function Register 5 */ + uint32_t RESERVED12[1U]; + __IOM uint32_t COMP6; /*!< Offset: 0x080 (R/W) Comparator Register 6 */ + uint32_t RESERVED13[1U]; + __IOM uint32_t FUNCTION6; /*!< Offset: 0x088 (R/W) Function Register 6 */ + uint32_t RESERVED14[1U]; + __IOM uint32_t COMP7; /*!< Offset: 0x090 (R/W) Comparator Register 7 */ + uint32_t RESERVED15[1U]; + __IOM uint32_t FUNCTION7; /*!< Offset: 0x098 (R/W) Function Register 7 */ + uint32_t RESERVED16[1U]; + __IOM uint32_t COMP8; /*!< Offset: 0x0A0 (R/W) Comparator Register 8 */ + uint32_t RESERVED17[1U]; + __IOM uint32_t FUNCTION8; /*!< Offset: 0x0A8 (R/W) Function Register 8 */ + uint32_t RESERVED18[1U]; + __IOM uint32_t COMP9; /*!< Offset: 0x0B0 (R/W) Comparator Register 9 */ + uint32_t RESERVED19[1U]; + __IOM uint32_t FUNCTION9; /*!< Offset: 0x0B8 (R/W) Function Register 9 */ + uint32_t RESERVED20[1U]; + __IOM uint32_t COMP10; /*!< Offset: 0x0C0 (R/W) Comparator Register 10 */ + uint32_t RESERVED21[1U]; + __IOM uint32_t FUNCTION10; /*!< Offset: 0x0C8 (R/W) Function Register 10 */ + uint32_t RESERVED22[1U]; + __IOM uint32_t COMP11; /*!< Offset: 0x0D0 (R/W) Comparator Register 11 */ + uint32_t RESERVED23[1U]; + __IOM uint32_t FUNCTION11; /*!< Offset: 0x0D8 (R/W) Function Register 11 */ + uint32_t RESERVED24[1U]; + __IOM uint32_t COMP12; /*!< Offset: 0x0E0 (R/W) Comparator Register 12 */ + uint32_t RESERVED25[1U]; + __IOM uint32_t FUNCTION12; /*!< Offset: 0x0E8 (R/W) Function Register 12 */ + uint32_t RESERVED26[1U]; + __IOM uint32_t COMP13; /*!< Offset: 0x0F0 (R/W) Comparator Register 13 */ + uint32_t RESERVED27[1U]; + __IOM uint32_t FUNCTION13; /*!< Offset: 0x0F8 (R/W) Function Register 13 */ + uint32_t RESERVED28[1U]; + __IOM uint32_t COMP14; /*!< Offset: 0x100 (R/W) Comparator Register 14 */ + uint32_t RESERVED29[1U]; + __IOM uint32_t FUNCTION14; /*!< Offset: 0x108 (R/W) Function Register 14 */ + uint32_t RESERVED30[1U]; + __IOM uint32_t COMP15; /*!< Offset: 0x110 (R/W) Comparator Register 15 */ + uint32_t RESERVED31[1U]; + __IOM uint32_t FUNCTION15; /*!< Offset: 0x118 (R/W) Function Register 15 */ + uint32_t RESERVED32[934U]; + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R ) Lock Status Register */ + uint32_t RESERVED33[1U]; + __IM uint32_t DEVARCH; /*!< Offset: 0xFBC (R/ ) Device Architecture Register */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCDISS_Pos 23U /*!< DWT CTRL: CYCDISS Position */ +#define DWT_CTRL_CYCDISS_Msk (0x1UL << DWT_CTRL_CYCDISS_Pos) /*!< DWT CTRL: CYCDISS Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_ID_Pos 27U /*!< DWT FUNCTION: ID Position */ +#define DWT_FUNCTION_ID_Msk (0x1FUL << DWT_FUNCTION_ID_Pos) /*!< DWT FUNCTION: ID Mask */ + +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_ACTION_Pos 4U /*!< DWT FUNCTION: ACTION Position */ +#define DWT_FUNCTION_ACTION_Msk (0x1UL << DWT_FUNCTION_ACTION_Pos) /*!< DWT FUNCTION: ACTION Mask */ + +#define DWT_FUNCTION_MATCH_Pos 0U /*!< DWT FUNCTION: MATCH Position */ +#define DWT_FUNCTION_MATCH_Msk (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/) /*!< DWT FUNCTION: MATCH Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Sizes Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Sizes Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IOM uint32_t PSCR; /*!< Offset: 0x308 (R/W) Periodic Synchronization Control Register */ + uint32_t RESERVED3[809U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) Software Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) Software Lock Status Register */ + uint32_t RESERVED4[4U]; + __IM uint32_t TYPE; /*!< Offset: 0xFC8 (R/ ) Device Identifier Register */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) Device Type Register */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_SWOSCALER_Pos 0U /*!< TPI ACPR: SWOSCALER Position */ +#define TPI_ACPR_SWOSCALER_Msk (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/) /*!< TPI ACPR: SWOSCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_FOnMan_Pos 6U /*!< TPI FFCR: FOnMan Position */ +#define TPI_FFCR_FOnMan_Msk (0x1UL << TPI_FFCR_FOnMan_Pos) /*!< TPI FFCR: FOnMan Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI Periodic Synchronization Control Register Definitions */ +#define TPI_PSCR_PSCount_Pos 0U /*!< TPI PSCR: PSCount Position */ +#define TPI_PSCR_PSCount_Msk (0x1FUL /*<< TPI_PSCR_PSCount_Pos*/) /*!< TPI PSCR: TPSCount Mask */ + +/* TPI Software Lock Status Register Definitions */ +#define TPI_LSR_nTT_Pos 1U /*!< TPI LSR: Not thirty-two bit. Position */ +#define TPI_LSR_nTT_Msk (0x1UL << TPI_LSR_nTT_Pos) /*!< TPI LSR: Not thirty-two bit. Mask */ + +#define TPI_LSR_SLK_Pos 1U /*!< TPI LSR: Software Lock status Position */ +#define TPI_LSR_SLK_Msk (0x1UL << TPI_LSR_SLK_Pos) /*!< TPI LSR: Software Lock status Mask */ + +#define TPI_LSR_SLI_Pos 0U /*!< TPI LSR: Software Lock implemented Position */ +#define TPI_LSR_SLI_Msk (0x1UL /*<< TPI_LSR_SLI_Pos*/) /*!< TPI LSR: Software Lock implemented Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_FIFOSZ_Pos 6U /*!< TPI DEVID: FIFO depth Position */ +#define TPI_DEVID_FIFOSZ_Msk (0x7UL << TPI_DEVID_FIFOSZ_Pos) /*!< TPI DEVID: FIFO depth Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register */ + __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Region Base Address Register Alias 1 */ + __IOM uint32_t RLAR_A1; /*!< Offset: 0x018 (R/W) MPU Region Limit Address Register Alias 1 */ + __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Region Base Address Register Alias 2 */ + __IOM uint32_t RLAR_A2; /*!< Offset: 0x020 (R/W) MPU Region Limit Address Register Alias 2 */ + __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Region Base Address Register Alias 3 */ + __IOM uint32_t RLAR_A3; /*!< Offset: 0x028 (R/W) MPU Region Limit Address Register Alias 3 */ + uint32_t RESERVED0[1]; + union { + __IOM uint32_t MAIR[2]; + struct { + __IOM uint32_t MAIR0; /*!< Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 */ + __IOM uint32_t MAIR1; /*!< Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 */ + }; + }; +} MPU_Type; + +#define MPU_TYPE_RALIASES 4U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_BASE_Pos 5U /*!< MPU RBAR: BASE Position */ +#define MPU_RBAR_BASE_Msk (0x7FFFFFFUL << MPU_RBAR_BASE_Pos) /*!< MPU RBAR: BASE Mask */ + +#define MPU_RBAR_SH_Pos 3U /*!< MPU RBAR: SH Position */ +#define MPU_RBAR_SH_Msk (0x3UL << MPU_RBAR_SH_Pos) /*!< MPU RBAR: SH Mask */ + +#define MPU_RBAR_AP_Pos 1U /*!< MPU RBAR: AP Position */ +#define MPU_RBAR_AP_Msk (0x3UL << MPU_RBAR_AP_Pos) /*!< MPU RBAR: AP Mask */ + +#define MPU_RBAR_XN_Pos 0U /*!< MPU RBAR: XN Position */ +#define MPU_RBAR_XN_Msk (01UL /*<< MPU_RBAR_XN_Pos*/) /*!< MPU RBAR: XN Mask */ + +/* MPU Region Limit Address Register Definitions */ +#define MPU_RLAR_LIMIT_Pos 5U /*!< MPU RLAR: LIMIT Position */ +#define MPU_RLAR_LIMIT_Msk (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos) /*!< MPU RLAR: LIMIT Mask */ + +#define MPU_RLAR_AttrIndx_Pos 1U /*!< MPU RLAR: AttrIndx Position */ +#define MPU_RLAR_AttrIndx_Msk (0x7UL << MPU_RLAR_AttrIndx_Pos) /*!< MPU RLAR: AttrIndx Mask */ + +#define MPU_RLAR_EN_Pos 0U /*!< MPU RLAR: Region enable bit Position */ +#define MPU_RLAR_EN_Msk (1UL /*<< MPU_RLAR_EN_Pos*/) /*!< MPU RLAR: Region enable bit Disable Mask */ + +/* MPU Memory Attribute Indirection Register 0 Definitions */ +#define MPU_MAIR0_Attr3_Pos 24U /*!< MPU MAIR0: Attr3 Position */ +#define MPU_MAIR0_Attr3_Msk (0xFFUL << MPU_MAIR0_Attr3_Pos) /*!< MPU MAIR0: Attr3 Mask */ + +#define MPU_MAIR0_Attr2_Pos 16U /*!< MPU MAIR0: Attr2 Position */ +#define MPU_MAIR0_Attr2_Msk (0xFFUL << MPU_MAIR0_Attr2_Pos) /*!< MPU MAIR0: Attr2 Mask */ + +#define MPU_MAIR0_Attr1_Pos 8U /*!< MPU MAIR0: Attr1 Position */ +#define MPU_MAIR0_Attr1_Msk (0xFFUL << MPU_MAIR0_Attr1_Pos) /*!< MPU MAIR0: Attr1 Mask */ + +#define MPU_MAIR0_Attr0_Pos 0U /*!< MPU MAIR0: Attr0 Position */ +#define MPU_MAIR0_Attr0_Msk (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/) /*!< MPU MAIR0: Attr0 Mask */ + +/* MPU Memory Attribute Indirection Register 1 Definitions */ +#define MPU_MAIR1_Attr7_Pos 24U /*!< MPU MAIR1: Attr7 Position */ +#define MPU_MAIR1_Attr7_Msk (0xFFUL << MPU_MAIR1_Attr7_Pos) /*!< MPU MAIR1: Attr7 Mask */ + +#define MPU_MAIR1_Attr6_Pos 16U /*!< MPU MAIR1: Attr6 Position */ +#define MPU_MAIR1_Attr6_Msk (0xFFUL << MPU_MAIR1_Attr6_Pos) /*!< MPU MAIR1: Attr6 Mask */ + +#define MPU_MAIR1_Attr5_Pos 8U /*!< MPU MAIR1: Attr5 Position */ +#define MPU_MAIR1_Attr5_Msk (0xFFUL << MPU_MAIR1_Attr5_Pos) /*!< MPU MAIR1: Attr5 Mask */ + +#define MPU_MAIR1_Attr4_Pos 0U /*!< MPU MAIR1: Attr4 Position */ +#define MPU_MAIR1_Attr4_Msk (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/) /*!< MPU MAIR1: Attr4 Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SAU Security Attribution Unit (SAU) + \brief Type definitions for the Security Attribution Unit (SAU) + @{ + */ + +/** + \brief Structure type to access the Security Attribution Unit (SAU). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SAU Control Register */ + __IM uint32_t TYPE; /*!< Offset: 0x004 (R/ ) SAU Type Register */ +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) SAU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) SAU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register */ +#else + uint32_t RESERVED0[3]; +#endif + __IOM uint32_t SFSR; /*!< Offset: 0x014 (R/W) Secure Fault Status Register */ + __IOM uint32_t SFAR; /*!< Offset: 0x018 (R/W) Secure Fault Address Register */ +} SAU_Type; + +/* SAU Control Register Definitions */ +#define SAU_CTRL_ALLNS_Pos 1U /*!< SAU CTRL: ALLNS Position */ +#define SAU_CTRL_ALLNS_Msk (1UL << SAU_CTRL_ALLNS_Pos) /*!< SAU CTRL: ALLNS Mask */ + +#define SAU_CTRL_ENABLE_Pos 0U /*!< SAU CTRL: ENABLE Position */ +#define SAU_CTRL_ENABLE_Msk (1UL /*<< SAU_CTRL_ENABLE_Pos*/) /*!< SAU CTRL: ENABLE Mask */ + +/* SAU Type Register Definitions */ +#define SAU_TYPE_SREGION_Pos 0U /*!< SAU TYPE: SREGION Position */ +#define SAU_TYPE_SREGION_Msk (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/) /*!< SAU TYPE: SREGION Mask */ + +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) +/* SAU Region Number Register Definitions */ +#define SAU_RNR_REGION_Pos 0U /*!< SAU RNR: REGION Position */ +#define SAU_RNR_REGION_Msk (0xFFUL /*<< SAU_RNR_REGION_Pos*/) /*!< SAU RNR: REGION Mask */ + +/* SAU Region Base Address Register Definitions */ +#define SAU_RBAR_BADDR_Pos 5U /*!< SAU RBAR: BADDR Position */ +#define SAU_RBAR_BADDR_Msk (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos) /*!< SAU RBAR: BADDR Mask */ + +/* SAU Region Limit Address Register Definitions */ +#define SAU_RLAR_LADDR_Pos 5U /*!< SAU RLAR: LADDR Position */ +#define SAU_RLAR_LADDR_Msk (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos) /*!< SAU RLAR: LADDR Mask */ + +#define SAU_RLAR_NSC_Pos 1U /*!< SAU RLAR: NSC Position */ +#define SAU_RLAR_NSC_Msk (1UL << SAU_RLAR_NSC_Pos) /*!< SAU RLAR: NSC Mask */ + +#define SAU_RLAR_ENABLE_Pos 0U /*!< SAU RLAR: ENABLE Position */ +#define SAU_RLAR_ENABLE_Msk (1UL /*<< SAU_RLAR_ENABLE_Pos*/) /*!< SAU RLAR: ENABLE Mask */ + +#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */ + +/* Secure Fault Status Register Definitions */ +#define SAU_SFSR_LSERR_Pos 7U /*!< SAU SFSR: LSERR Position */ +#define SAU_SFSR_LSERR_Msk (1UL << SAU_SFSR_LSERR_Pos) /*!< SAU SFSR: LSERR Mask */ + +#define SAU_SFSR_SFARVALID_Pos 6U /*!< SAU SFSR: SFARVALID Position */ +#define SAU_SFSR_SFARVALID_Msk (1UL << SAU_SFSR_SFARVALID_Pos) /*!< SAU SFSR: SFARVALID Mask */ + +#define SAU_SFSR_LSPERR_Pos 5U /*!< SAU SFSR: LSPERR Position */ +#define SAU_SFSR_LSPERR_Msk (1UL << SAU_SFSR_LSPERR_Pos) /*!< SAU SFSR: LSPERR Mask */ + +#define SAU_SFSR_INVTRAN_Pos 4U /*!< SAU SFSR: INVTRAN Position */ +#define SAU_SFSR_INVTRAN_Msk (1UL << SAU_SFSR_INVTRAN_Pos) /*!< SAU SFSR: INVTRAN Mask */ + +#define SAU_SFSR_AUVIOL_Pos 3U /*!< SAU SFSR: AUVIOL Position */ +#define SAU_SFSR_AUVIOL_Msk (1UL << SAU_SFSR_AUVIOL_Pos) /*!< SAU SFSR: AUVIOL Mask */ + +#define SAU_SFSR_INVER_Pos 2U /*!< SAU SFSR: INVER Position */ +#define SAU_SFSR_INVER_Msk (1UL << SAU_SFSR_INVER_Pos) /*!< SAU SFSR: INVER Mask */ + +#define SAU_SFSR_INVIS_Pos 1U /*!< SAU SFSR: INVIS Position */ +#define SAU_SFSR_INVIS_Msk (1UL << SAU_SFSR_INVIS_Pos) /*!< SAU SFSR: INVIS Mask */ + +#define SAU_SFSR_INVEP_Pos 0U /*!< SAU SFSR: INVEP Position */ +#define SAU_SFSR_INVEP_Msk (1UL /*<< SAU_SFSR_INVEP_Pos*/) /*!< SAU SFSR: INVEP Mask */ + +/*@} end of group CMSIS_SAU */ +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_FPU Floating Point Unit (FPU) + \brief Type definitions for the Floating Point Unit (FPU) + @{ + */ + +/** + \brief Structure type to access the Floating Point Unit (FPU). + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IOM uint32_t FPCCR; /*!< Offset: 0x004 (R/W) Floating-Point Context Control Register */ + __IOM uint32_t FPCAR; /*!< Offset: 0x008 (R/W) Floating-Point Context Address Register */ + __IOM uint32_t FPDSCR; /*!< Offset: 0x00C (R/W) Floating-Point Default Status Control Register */ + __IM uint32_t MVFR0; /*!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x014 (R/ ) Media and FP Feature Register 1 */ +} FPU_Type; + +/* Floating-Point Context Control Register Definitions */ +#define FPU_FPCCR_ASPEN_Pos 31U /*!< FPCCR: ASPEN bit Position */ +#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) /*!< FPCCR: ASPEN bit Mask */ + +#define FPU_FPCCR_LSPEN_Pos 30U /*!< FPCCR: LSPEN Position */ +#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */ + +#define FPU_FPCCR_LSPENS_Pos 29U /*!< FPCCR: LSPENS Position */ +#define FPU_FPCCR_LSPENS_Msk (1UL << FPU_FPCCR_LSPENS_Pos) /*!< FPCCR: LSPENS bit Mask */ + +#define FPU_FPCCR_CLRONRET_Pos 28U /*!< FPCCR: CLRONRET Position */ +#define FPU_FPCCR_CLRONRET_Msk (1UL << FPU_FPCCR_CLRONRET_Pos) /*!< FPCCR: CLRONRET bit Mask */ + +#define FPU_FPCCR_CLRONRETS_Pos 27U /*!< FPCCR: CLRONRETS Position */ +#define FPU_FPCCR_CLRONRETS_Msk (1UL << FPU_FPCCR_CLRONRETS_Pos) /*!< FPCCR: CLRONRETS bit Mask */ + +#define FPU_FPCCR_TS_Pos 26U /*!< FPCCR: TS Position */ +#define FPU_FPCCR_TS_Msk (1UL << FPU_FPCCR_TS_Pos) /*!< FPCCR: TS bit Mask */ + +#define FPU_FPCCR_UFRDY_Pos 10U /*!< FPCCR: UFRDY Position */ +#define FPU_FPCCR_UFRDY_Msk (1UL << FPU_FPCCR_UFRDY_Pos) /*!< FPCCR: UFRDY bit Mask */ + +#define FPU_FPCCR_SPLIMVIOL_Pos 9U /*!< FPCCR: SPLIMVIOL Position */ +#define FPU_FPCCR_SPLIMVIOL_Msk (1UL << FPU_FPCCR_SPLIMVIOL_Pos) /*!< FPCCR: SPLIMVIOL bit Mask */ + +#define FPU_FPCCR_MONRDY_Pos 8U /*!< FPCCR: MONRDY Position */ +#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) /*!< FPCCR: MONRDY bit Mask */ + +#define FPU_FPCCR_SFRDY_Pos 7U /*!< FPCCR: SFRDY Position */ +#define FPU_FPCCR_SFRDY_Msk (1UL << FPU_FPCCR_SFRDY_Pos) /*!< FPCCR: SFRDY bit Mask */ + +#define FPU_FPCCR_BFRDY_Pos 6U /*!< FPCCR: BFRDY Position */ +#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) /*!< FPCCR: BFRDY bit Mask */ + +#define FPU_FPCCR_MMRDY_Pos 5U /*!< FPCCR: MMRDY Position */ +#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) /*!< FPCCR: MMRDY bit Mask */ + +#define FPU_FPCCR_HFRDY_Pos 4U /*!< FPCCR: HFRDY Position */ +#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) /*!< FPCCR: HFRDY bit Mask */ + +#define FPU_FPCCR_THREAD_Pos 3U /*!< FPCCR: processor mode bit Position */ +#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) /*!< FPCCR: processor mode active bit Mask */ + +#define FPU_FPCCR_S_Pos 2U /*!< FPCCR: Security status of the FP context bit Position */ +#define FPU_FPCCR_S_Msk (1UL << FPU_FPCCR_S_Pos) /*!< FPCCR: Security status of the FP context bit Mask */ + +#define FPU_FPCCR_USER_Pos 1U /*!< FPCCR: privilege level bit Position */ +#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) /*!< FPCCR: privilege level bit Mask */ + +#define FPU_FPCCR_LSPACT_Pos 0U /*!< FPCCR: Lazy state preservation active bit Position */ +#define FPU_FPCCR_LSPACT_Msk (1UL /*<< FPU_FPCCR_LSPACT_Pos*/) /*!< FPCCR: Lazy state preservation active bit Mask */ + +/* Floating-Point Context Address Register Definitions */ +#define FPU_FPCAR_ADDRESS_Pos 3U /*!< FPCAR: ADDRESS bit Position */ +#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) /*!< FPCAR: ADDRESS bit Mask */ + +/* Floating-Point Default Status Control Register Definitions */ +#define FPU_FPDSCR_AHP_Pos 26U /*!< FPDSCR: AHP bit Position */ +#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) /*!< FPDSCR: AHP bit Mask */ + +#define FPU_FPDSCR_DN_Pos 25U /*!< FPDSCR: DN bit Position */ +#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) /*!< FPDSCR: DN bit Mask */ + +#define FPU_FPDSCR_FZ_Pos 24U /*!< FPDSCR: FZ bit Position */ +#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) /*!< FPDSCR: FZ bit Mask */ + +#define FPU_FPDSCR_RMode_Pos 22U /*!< FPDSCR: RMode bit Position */ +#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) /*!< FPDSCR: RMode bit Mask */ + +/* Media and FP Feature Register 0 Definitions */ +#define FPU_MVFR0_FP_rounding_modes_Pos 28U /*!< MVFR0: FP rounding modes bits Position */ +#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) /*!< MVFR0: FP rounding modes bits Mask */ + +#define FPU_MVFR0_Short_vectors_Pos 24U /*!< MVFR0: Short vectors bits Position */ +#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) /*!< MVFR0: Short vectors bits Mask */ + +#define FPU_MVFR0_Square_root_Pos 20U /*!< MVFR0: Square root bits Position */ +#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) /*!< MVFR0: Square root bits Mask */ + +#define FPU_MVFR0_Divide_Pos 16U /*!< MVFR0: Divide bits Position */ +#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) /*!< MVFR0: Divide bits Mask */ + +#define FPU_MVFR0_FP_excep_trapping_Pos 12U /*!< MVFR0: FP exception trapping bits Position */ +#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) /*!< MVFR0: FP exception trapping bits Mask */ + +#define FPU_MVFR0_Double_precision_Pos 8U /*!< MVFR0: Double-precision bits Position */ +#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) /*!< MVFR0: Double-precision bits Mask */ + +#define FPU_MVFR0_Single_precision_Pos 4U /*!< MVFR0: Single-precision bits Position */ +#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) /*!< MVFR0: Single-precision bits Mask */ + +#define FPU_MVFR0_A_SIMD_registers_Pos 0U /*!< MVFR0: A_SIMD registers bits Position */ +#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/) /*!< MVFR0: A_SIMD registers bits Mask */ + +/* Media and FP Feature Register 1 Definitions */ +#define FPU_MVFR1_FP_fused_MAC_Pos 28U /*!< MVFR1: FP fused MAC bits Position */ +#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) /*!< MVFR1: FP fused MAC bits Mask */ + +#define FPU_MVFR1_FP_HPFP_Pos 24U /*!< MVFR1: FP HPFP bits Position */ +#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) /*!< MVFR1: FP HPFP bits Mask */ + +#define FPU_MVFR1_D_NaN_mode_Pos 4U /*!< MVFR1: D_NaN mode bits Position */ +#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) /*!< MVFR1: D_NaN mode bits Mask */ + +#define FPU_MVFR1_FtZ_mode_Pos 0U /*!< MVFR1: FtZ mode bits Position */ +#define FPU_MVFR1_FtZ_mode_Msk (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/) /*!< MVFR1: FtZ mode bits Mask */ + +/*@} end of group CMSIS_FPU */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ + uint32_t RESERVED4[1U]; + __IOM uint32_t DAUTHCTRL; /*!< Offset: 0x014 (R/W) Debug Authentication Control Register */ + __IOM uint32_t DSCSR; /*!< Offset: 0x018 (R/W) Debug Security Control and Status Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESTART_ST_Pos 26U /*!< CoreDebug DHCSR: S_RESTART_ST Position */ +#define CoreDebug_DHCSR_S_RESTART_ST_Msk (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos) /*!< CoreDebug DHCSR: S_RESTART_ST Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register Definitions */ +#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/* Debug Authentication Control Register Definitions */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos 3U /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */ + +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos 2U /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos) /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */ + +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos 1U /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */ +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */ + +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos 0U /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */ + +/* Debug Security Control and Status Register Definitions */ +#define CoreDebug_DSCSR_CDS_Pos 16U /*!< CoreDebug DSCSR: CDS Position */ +#define CoreDebug_DSCSR_CDS_Msk (1UL << CoreDebug_DSCSR_CDS_Pos) /*!< CoreDebug DSCSR: CDS Mask */ + +#define CoreDebug_DSCSR_SBRSEL_Pos 1U /*!< CoreDebug DSCSR: SBRSEL Position */ +#define CoreDebug_DSCSR_SBRSEL_Msk (1UL << CoreDebug_DSCSR_SBRSEL_Pos) /*!< CoreDebug DSCSR: SBRSEL Mask */ + +#define CoreDebug_DSCSR_SBRSELEN_Pos 0U /*!< CoreDebug DSCSR: SBRSELEN Position */ +#define CoreDebug_DSCSR_SBRSELEN_Msk (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/) /*!< CoreDebug DSCSR: SBRSELEN Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ + #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ + #define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ + #define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ + #define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ + #define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ + #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ + #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ + #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + + #define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ + #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ + #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ + #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + #define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ + #define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ + #define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ + #define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE ) /*!< Core Debug configuration struct */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ + #endif + + #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SAU_BASE (SCS_BASE + 0x0DD0UL) /*!< Security Attribution Unit */ + #define SAU ((SAU_Type *) SAU_BASE ) /*!< Security Attribution Unit */ + #endif + + #define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */ + #define FPU ((FPU_Type *) FPU_BASE ) /*!< Floating Point Unit */ + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SCS_BASE_NS (0xE002E000UL) /*!< System Control Space Base Address (non-secure address space) */ + #define CoreDebug_BASE_NS (0xE002EDF0UL) /*!< Core Debug Base Address (non-secure address space) */ + #define SysTick_BASE_NS (SCS_BASE_NS + 0x0010UL) /*!< SysTick Base Address (non-secure address space) */ + #define NVIC_BASE_NS (SCS_BASE_NS + 0x0100UL) /*!< NVIC Base Address (non-secure address space) */ + #define SCB_BASE_NS (SCS_BASE_NS + 0x0D00UL) /*!< System Control Block Base Address (non-secure address space) */ + + #define SCnSCB_NS ((SCnSCB_Type *) SCS_BASE_NS ) /*!< System control Register not in SCB(non-secure address space) */ + #define SCB_NS ((SCB_Type *) SCB_BASE_NS ) /*!< SCB configuration struct (non-secure address space) */ + #define SysTick_NS ((SysTick_Type *) SysTick_BASE_NS ) /*!< SysTick configuration struct (non-secure address space) */ + #define NVIC_NS ((NVIC_Type *) NVIC_BASE_NS ) /*!< NVIC configuration struct (non-secure address space) */ + #define CoreDebug_NS ((CoreDebug_Type *) CoreDebug_BASE_NS) /*!< Core Debug configuration struct (non-secure address space) */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE_NS (SCS_BASE_NS + 0x0D90UL) /*!< Memory Protection Unit (non-secure address space) */ + #define MPU_NS ((MPU_Type *) MPU_BASE_NS ) /*!< Memory Protection Unit (non-secure address space) */ + #endif + + #define FPU_BASE_NS (SCS_BASE_NS + 0x0F30UL) /*!< Floating Point Unit (non-secure address space) */ + #define FPU_NS ((FPU_Type *) FPU_BASE_NS ) /*!< Floating Point Unit (non-secure address space) */ + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* Special LR values for Secure/Non-Secure call handling and exception handling */ + +/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS */ +#define FNC_RETURN (0xFEFFFFFFUL) /* bit [0] ignored when processing a branch */ + +/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */ +#define EXC_RETURN_PREFIX (0xFF000000UL) /* bits [31:24] set to indicate an EXC_RETURN value */ +#define EXC_RETURN_S (0x00000040UL) /* bit [6] stack used to push registers: 0=Non-secure 1=Secure */ +#define EXC_RETURN_DCRS (0x00000020UL) /* bit [5] stacking rules for called registers: 0=skipped 1=saved */ +#define EXC_RETURN_FTYPE (0x00000010UL) /* bit [4] allocate stack for floating-point context: 0=done 1=skipped */ +#define EXC_RETURN_MODE (0x00000008UL) /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode */ +#define EXC_RETURN_SPSEL (0x00000004UL) /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP */ +#define EXC_RETURN_ES (0x00000001UL) /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */ + +/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking */ +#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) /* Value for processors with floating-point extension: */ +#define EXC_INTEGRITY_SIGNATURE (0xFEFA125AUL) /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE */ +#else +#define EXC_INTEGRITY_SIGNATURE (0xFEFA125BUL) /* Value for processors without floating-point extension */ +#endif + + +/** + \brief Set Priority Grouping + \details Sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ + SCB->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping + \details Reads the priority grouping field from the NVIC Interrupt Controller. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) +{ + return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Get Interrupt Target State + \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + \return 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Target State + \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |= ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Clear Interrupt Target State + \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IPR[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; + __DSB(); +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Set Priority Grouping (non-secure) + \details Sets the non-secure priority grouping field when in secure state using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB_NS->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ + SCB_NS->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping (non-secure) + \details Reads the priority grouping field from the non-secure NVIC when in secure state. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void) +{ + return ((uint32_t)((SCB_NS->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt (non-secure) + \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status (non-secure) + \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt (non-secure) + \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Pending Interrupt (non-secure) + \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt (non-secure) + \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt (non-secure) + \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt (non-secure) + \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority (non-secure) + \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every non-secure processor exception. + */ +__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->IPR[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority (non-secure) + \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_NVICFunctions */ + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv8.h" + +#endif + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + uint32_t mvfr0; + + mvfr0 = FPU->MVFR0; + if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U) + { + return 2U; /* Double + Single precision FPU */ + } + else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U) + { + return 1U; /* Single precision FPU */ + } + else + { + return 0U; /* No FPU */ + } +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ########################## SAU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SAUFunctions SAU Functions + \brief Functions that configure the SAU. + @{ + */ + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + +/** + \brief Enable SAU + \details Enables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Enable(void) +{ + SAU->CTRL |= (SAU_CTRL_ENABLE_Msk); +} + + + +/** + \brief Disable SAU + \details Disables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Disable(void) +{ + SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk); +} + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_SAUFunctions */ + + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief System Tick Configuration (non-secure) + \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function TZ_SysTick_Config_NS is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + + */ +__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick_NS->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick_NS->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick_NS->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** + \brief ITM Send Character + \details Transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + \param [in] ch Character to transmit. + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ + ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0U].u32 == 0UL) + { + __NOP(); + } + ITM->PORT[0U].u8 = (uint8_t)ch; + } + return (ch); +} + + +/** + \brief ITM Receive Character + \details Inputs a character via the external variable \ref ITM_RxBuffer. + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) +{ + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) + { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** + \brief ITM Check Character + \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) +{ + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) + { + return (0); /* no character available */ + } + else + { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_ARMV8MML_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/RealOne/Drivers/CMSIS/Include/core_cm0.h b/RealOne/Drivers/CMSIS/Include/core_cm0.h new file mode 100644 index 0000000..cafae5a --- /dev/null +++ b/RealOne/Drivers/CMSIS/Include/core_cm0.h @@ -0,0 +1,952 @@ +/**************************************************************************//** + * @file core_cm0.h + * @brief CMSIS Cortex-M0 Core Peripheral Access Layer Header File + * @version V5.0.6 + * @date 13. March 2019 + ******************************************************************************/ +/* + * Copyright (c) 2009-2019 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM0_H_GENERIC +#define __CORE_CM0_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_M0 + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS CM0 definitions */ +#define __CM0_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __CM0_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __CM0_CMSIS_VERSION ((__CM0_CMSIS_VERSION_MAIN << 16U) | \ + __CM0_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (0U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + This core does not support an FPU at all +*/ +#define __FPU_USED 0U + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_FP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM0_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM0_H_DEPENDANT +#define __CORE_CM0_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM0_REV + #define __CM0_REV 0x0000U + #warning "__CM0_REV not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 2U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex_M0 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t _reserved0:1; /*!< bit: 0 Reserved */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[1U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[31U]; + __IOM uint32_t ICER[1U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RESERVED1[31U]; + __IOM uint32_t ISPR[1U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[31U]; + __IOM uint32_t ICPR[1U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[31U]; + uint32_t RESERVED4[64U]; + __IOM uint32_t IP[8U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ +} NVIC_Type; + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + uint32_t RESERVED0; + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + uint32_t RESERVED1; + __IOM uint32_t SHP[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. + Therefore they are not covered by the Cortex-M0 header file. + @{ + */ +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ +/*#define NVIC_GetActive __NVIC_GetActive not available for Cortex-M0 */ + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* The following EXC_RETURN values are saved the LR on exception entry */ +#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ +#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ +#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ + + +/* Interrupt Priorities are WORD accessible only under Armv6-M */ +/* The following MACROS handle generation of the register offset and byte masks */ +#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) +#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) +#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) + +#define __NVIC_SetPriorityGrouping(X) (void)(X) +#define __NVIC_GetPriorityGrouping() (0U) + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IP[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } + else + { + SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + Address 0 must be mapped to SRAM. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t vectors = 0x0U; + (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector; + /* ARM Application Note 321 states that the M0 does not require the architectural barrier */ +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t vectors = 0x0U; + return (uint32_t)(* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)); +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + SCB_AIRCR_SYSRESETREQ_Msk); + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + return 0U; /* No FPU */ +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM0_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/RealOne/Drivers/CMSIS/Include/core_cm0plus.h b/RealOne/Drivers/CMSIS/Include/core_cm0plus.h new file mode 100644 index 0000000..d104965 --- /dev/null +++ b/RealOne/Drivers/CMSIS/Include/core_cm0plus.h @@ -0,0 +1,1085 @@ +/**************************************************************************//** + * @file core_cm0plus.h + * @brief CMSIS Cortex-M0+ Core Peripheral Access Layer Header File + * @version V5.0.7 + * @date 13. March 2019 + ******************************************************************************/ +/* + * Copyright (c) 2009-2019 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM0PLUS_H_GENERIC +#define __CORE_CM0PLUS_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex-M0+ + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS CM0+ definitions */ +#define __CM0PLUS_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __CM0PLUS_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __CM0PLUS_CMSIS_VERSION ((__CM0PLUS_CMSIS_VERSION_MAIN << 16U) | \ + __CM0PLUS_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (0U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + This core does not support an FPU at all +*/ +#define __FPU_USED 0U + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_FP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM0PLUS_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM0PLUS_H_DEPENDANT +#define __CORE_CM0PLUS_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM0PLUS_REV + #define __CM0PLUS_REV 0x0000U + #warning "__CM0PLUS_REV not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __VTOR_PRESENT + #define __VTOR_PRESENT 0U + #warning "__VTOR_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 2U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex-M0+ */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core MPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[1U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[31U]; + __IOM uint32_t ICER[1U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RESERVED1[31U]; + __IOM uint32_t ISPR[1U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[31U]; + __IOM uint32_t ICPR[1U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[31U]; + uint32_t RESERVED4[64U]; + __IOM uint32_t IP[8U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ +} NVIC_Type; + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ +#else + uint32_t RESERVED0; +#endif + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + uint32_t RESERVED1; + __IOM uint32_t SHP[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) +/* SCB Interrupt Control State Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 8U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ +#endif + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ +} MPU_Type; + +#define MPU_TYPE_RALIASES 1U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_ADDR_Pos 8U /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0xFFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ +#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ + +#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ +#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ + +/* MPU Region Attribute and Size Register Definitions */ +#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ +#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ + +#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ +#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ + +#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ +#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ + +#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ +#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ + +#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ +#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ + +#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ +#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ + +#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ +#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ + +#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ +#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ + +#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ +#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ + +#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ +#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. + Therefore they are not covered by the Cortex-M0+ header file. + @{ + */ +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ +#endif + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ +/*#define NVIC_GetActive __NVIC_GetActive not available for Cortex-M0+ */ + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* The following EXC_RETURN values are saved the LR on exception entry */ +#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ +#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ +#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ + + +/* Interrupt Priorities are WORD accessible only under Armv6-M */ +/* The following MACROS handle generation of the register offset and byte masks */ +#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) +#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) +#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) + +#define __NVIC_SetPriorityGrouping(X) (void)(X) +#define __NVIC_GetPriorityGrouping() (0U) + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IP[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } + else + { + SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + If VTOR is not present address 0 must be mapped to SRAM. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + uint32_t vectors = SCB->VTOR; +#else + uint32_t vectors = 0x0U; +#endif + (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector; + /* ARM Application Note 321 states that the M0+ does not require the architectural barrier */ +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + uint32_t vectors = SCB->VTOR; +#else + uint32_t vectors = 0x0U; +#endif + return (uint32_t)(* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)); +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + SCB_AIRCR_SYSRESETREQ_Msk); + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv7.h" + +#endif + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + return 0U; /* No FPU */ +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM0PLUS_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/RealOne/Drivers/CMSIS/Include/core_cm1.h b/RealOne/Drivers/CMSIS/Include/core_cm1.h new file mode 100644 index 0000000..76b4569 --- /dev/null +++ b/RealOne/Drivers/CMSIS/Include/core_cm1.h @@ -0,0 +1,979 @@ +/**************************************************************************//** + * @file core_cm1.h + * @brief CMSIS Cortex-M1 Core Peripheral Access Layer Header File + * @version V1.0.1 + * @date 12. November 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM1_H_GENERIC +#define __CORE_CM1_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_M1 + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS CM1 definitions */ +#define __CM1_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __CM1_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __CM1_CMSIS_VERSION ((__CM1_CMSIS_VERSION_MAIN << 16U) | \ + __CM1_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (1U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + This core does not support an FPU at all +*/ +#define __FPU_USED 0U + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_FP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM1_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM1_H_DEPENDANT +#define __CORE_CM1_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM1_REV + #define __CM1_REV 0x0100U + #warning "__CM1_REV not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 2U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex_M1 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t _reserved0:1; /*!< bit: 0 Reserved */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[1U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[31U]; + __IOM uint32_t ICER[1U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[31U]; + __IOM uint32_t ISPR[1U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[31U]; + __IOM uint32_t ICPR[1U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[31U]; + uint32_t RESERVED4[64U]; + __IOM uint32_t IP[8U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ +} NVIC_Type; + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + uint32_t RESERVED0; + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + uint32_t RESERVED1; + __IOM uint32_t SHP[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ +} SCnSCB_Type; + +/* Auxiliary Control Register Definitions */ +#define SCnSCB_ACTLR_ITCMUAEN_Pos 4U /*!< ACTLR: Instruction TCM Upper Alias Enable Position */ +#define SCnSCB_ACTLR_ITCMUAEN_Msk (1UL << SCnSCB_ACTLR_ITCMUAEN_Pos) /*!< ACTLR: Instruction TCM Upper Alias Enable Mask */ + +#define SCnSCB_ACTLR_ITCMLAEN_Pos 3U /*!< ACTLR: Instruction TCM Lower Alias Enable Position */ +#define SCnSCB_ACTLR_ITCMLAEN_Msk (1UL << SCnSCB_ACTLR_ITCMLAEN_Pos) /*!< ACTLR: Instruction TCM Lower Alias Enable Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Cortex-M1 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. + Therefore they are not covered by the Cortex-M1 header file. + @{ + */ +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ +/*#define NVIC_GetActive __NVIC_GetActive not available for Cortex-M1 */ + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* The following EXC_RETURN values are saved the LR on exception entry */ +#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ +#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ +#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ + + +/* Interrupt Priorities are WORD accessible only under Armv6-M */ +/* The following MACROS handle generation of the register offset and byte masks */ +#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) +#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) +#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) + +#define __NVIC_SetPriorityGrouping(X) (void)(X) +#define __NVIC_GetPriorityGrouping() (0U) + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IP[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } + else + { + SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + Address 0 must be mapped to SRAM. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t *vectors = (uint32_t *)0x0U; + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; + /* ARM Application Note 321 states that the M1 does not require the architectural barrier */ +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t *vectors = (uint32_t *)0x0U; + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + SCB_AIRCR_SYSRESETREQ_Msk); + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + return 0U; /* No FPU */ +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM1_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/RealOne/Drivers/CMSIS/Include/core_cm23.h b/RealOne/Drivers/CMSIS/Include/core_cm23.h new file mode 100644 index 0000000..b79c6af --- /dev/null +++ b/RealOne/Drivers/CMSIS/Include/core_cm23.h @@ -0,0 +1,1996 @@ +/**************************************************************************//** + * @file core_cm23.h + * @brief CMSIS Cortex-M23 Core Peripheral Access Layer Header File + * @version V5.0.8 + * @date 12. November 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM23_H_GENERIC +#define __CORE_CM23_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_M23 + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS definitions */ +#define __CM23_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __CM23_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __CM23_CMSIS_VERSION ((__CM23_CMSIS_VERSION_MAIN << 16U) | \ + __CM23_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (23U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + This core does not support an FPU at all +*/ +#define __FPU_USED 0U + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_FP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM23_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM23_H_DEPENDANT +#define __CORE_CM23_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM23_REV + #define __CM23_REV 0x0000U + #warning "__CM23_REV not defined in device header file; using default!" + #endif + + #ifndef __FPU_PRESENT + #define __FPU_PRESENT 0U + #warning "__FPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __SAUREGION_PRESENT + #define __SAUREGION_PRESENT 0U + #warning "__SAUREGION_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __VTOR_PRESENT + #define __VTOR_PRESENT 0U + #warning "__VTOR_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 2U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif + + #ifndef __ETM_PRESENT + #define __ETM_PRESENT 0U + #warning "__ETM_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MTB_PRESENT + #define __MTB_PRESENT 0U + #warning "__MTB_PRESENT not defined in device header file; using default!" + #endif + +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex_M23 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + - Core SAU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack-pointer select */ + uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[16U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[16U]; + __IOM uint32_t ICER[16U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[16U]; + __IOM uint32_t ISPR[16U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[16U]; + __IOM uint32_t ICPR[16U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[16U]; + __IOM uint32_t IABR[16U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[16U]; + __IOM uint32_t ITNS[16U]; /*!< Offset: 0x280 (R/W) Interrupt Non-Secure State Register */ + uint32_t RESERVED5[16U]; + __IOM uint32_t IPR[124U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ +} NVIC_Type; + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ +#else + uint32_t RESERVED0; +#endif + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + uint32_t RESERVED1; + __IOM uint32_t SHPR[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_PENDNMISET_Pos 31U /*!< SCB ICSR: PENDNMISET Position */ +#define SCB_ICSR_PENDNMISET_Msk (1UL << SCB_ICSR_PENDNMISET_Pos) /*!< SCB ICSR: PENDNMISET Mask */ + +#define SCB_ICSR_NMIPENDSET_Pos SCB_ICSR_PENDNMISET_Pos /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */ +#define SCB_ICSR_NMIPENDSET_Msk SCB_ICSR_PENDNMISET_Msk /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */ + +#define SCB_ICSR_PENDNMICLR_Pos 30U /*!< SCB ICSR: PENDNMICLR Position */ +#define SCB_ICSR_PENDNMICLR_Msk (1UL << SCB_ICSR_PENDNMICLR_Pos) /*!< SCB ICSR: PENDNMICLR Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_STTNS_Pos 24U /*!< SCB ICSR: STTNS Position (Security Extension) */ +#define SCB_ICSR_STTNS_Msk (1UL << SCB_ICSR_STTNS_Pos) /*!< SCB ICSR: STTNS Mask (Security Extension) */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ +#endif + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIS_Pos 14U /*!< SCB AIRCR: PRIS Position */ +#define SCB_AIRCR_PRIS_Msk (1UL << SCB_AIRCR_PRIS_Pos) /*!< SCB AIRCR: PRIS Mask */ + +#define SCB_AIRCR_BFHFNMINS_Pos 13U /*!< SCB AIRCR: BFHFNMINS Position */ +#define SCB_AIRCR_BFHFNMINS_Msk (1UL << SCB_AIRCR_BFHFNMINS_Pos) /*!< SCB AIRCR: BFHFNMINS Mask */ + +#define SCB_AIRCR_SYSRESETREQS_Pos 3U /*!< SCB AIRCR: SYSRESETREQS Position */ +#define SCB_AIRCR_SYSRESETREQS_Msk (1UL << SCB_AIRCR_SYSRESETREQS_Pos) /*!< SCB AIRCR: SYSRESETREQS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEPS_Pos 3U /*!< SCB SCR: SLEEPDEEPS Position */ +#define SCB_SCR_SLEEPDEEPS_Msk (1UL << SCB_SCR_SLEEPDEEPS_Pos) /*!< SCB SCR: SLEEPDEEPS Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_BP_Pos 18U /*!< SCB CCR: BP Position */ +#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos) /*!< SCB CCR: BP Mask */ + +#define SCB_CCR_IC_Pos 17U /*!< SCB CCR: IC Position */ +#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos) /*!< SCB CCR: IC Mask */ + +#define SCB_CCR_DC_Pos 16U /*!< SCB CCR: DC Position */ +#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos) /*!< SCB CCR: DC Mask */ + +#define SCB_CCR_STKOFHFNMIGN_Pos 10U /*!< SCB CCR: STKOFHFNMIGN Position */ +#define SCB_CCR_STKOFHFNMIGN_Msk (1UL << SCB_CCR_STKOFHFNMIGN_Pos) /*!< SCB CCR: STKOFHFNMIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_HARDFAULTPENDED_Pos 21U /*!< SCB SHCSR: HARDFAULTPENDED Position */ +#define SCB_SHCSR_HARDFAULTPENDED_Msk (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos) /*!< SCB SHCSR: HARDFAULTPENDED Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_NMIACT_Pos 5U /*!< SCB SHCSR: NMIACT Position */ +#define SCB_SHCSR_NMIACT_Msk (1UL << SCB_SHCSR_NMIACT_Pos) /*!< SCB SHCSR: NMIACT Mask */ + +#define SCB_SHCSR_HARDFAULTACT_Pos 2U /*!< SCB SHCSR: HARDFAULTACT Position */ +#define SCB_SHCSR_HARDFAULTACT_Msk (1UL << SCB_SHCSR_HARDFAULTACT_Pos) /*!< SCB SHCSR: HARDFAULTACT Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + uint32_t RESERVED0[6U]; + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + uint32_t RESERVED3[1U]; + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED4[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + uint32_t RESERVED5[1U]; + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED6[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + uint32_t RESERVED7[1U]; + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ + uint32_t RESERVED8[1U]; + __IOM uint32_t COMP4; /*!< Offset: 0x060 (R/W) Comparator Register 4 */ + uint32_t RESERVED9[1U]; + __IOM uint32_t FUNCTION4; /*!< Offset: 0x068 (R/W) Function Register 4 */ + uint32_t RESERVED10[1U]; + __IOM uint32_t COMP5; /*!< Offset: 0x070 (R/W) Comparator Register 5 */ + uint32_t RESERVED11[1U]; + __IOM uint32_t FUNCTION5; /*!< Offset: 0x078 (R/W) Function Register 5 */ + uint32_t RESERVED12[1U]; + __IOM uint32_t COMP6; /*!< Offset: 0x080 (R/W) Comparator Register 6 */ + uint32_t RESERVED13[1U]; + __IOM uint32_t FUNCTION6; /*!< Offset: 0x088 (R/W) Function Register 6 */ + uint32_t RESERVED14[1U]; + __IOM uint32_t COMP7; /*!< Offset: 0x090 (R/W) Comparator Register 7 */ + uint32_t RESERVED15[1U]; + __IOM uint32_t FUNCTION7; /*!< Offset: 0x098 (R/W) Function Register 7 */ + uint32_t RESERVED16[1U]; + __IOM uint32_t COMP8; /*!< Offset: 0x0A0 (R/W) Comparator Register 8 */ + uint32_t RESERVED17[1U]; + __IOM uint32_t FUNCTION8; /*!< Offset: 0x0A8 (R/W) Function Register 8 */ + uint32_t RESERVED18[1U]; + __IOM uint32_t COMP9; /*!< Offset: 0x0B0 (R/W) Comparator Register 9 */ + uint32_t RESERVED19[1U]; + __IOM uint32_t FUNCTION9; /*!< Offset: 0x0B8 (R/W) Function Register 9 */ + uint32_t RESERVED20[1U]; + __IOM uint32_t COMP10; /*!< Offset: 0x0C0 (R/W) Comparator Register 10 */ + uint32_t RESERVED21[1U]; + __IOM uint32_t FUNCTION10; /*!< Offset: 0x0C8 (R/W) Function Register 10 */ + uint32_t RESERVED22[1U]; + __IOM uint32_t COMP11; /*!< Offset: 0x0D0 (R/W) Comparator Register 11 */ + uint32_t RESERVED23[1U]; + __IOM uint32_t FUNCTION11; /*!< Offset: 0x0D8 (R/W) Function Register 11 */ + uint32_t RESERVED24[1U]; + __IOM uint32_t COMP12; /*!< Offset: 0x0E0 (R/W) Comparator Register 12 */ + uint32_t RESERVED25[1U]; + __IOM uint32_t FUNCTION12; /*!< Offset: 0x0E8 (R/W) Function Register 12 */ + uint32_t RESERVED26[1U]; + __IOM uint32_t COMP13; /*!< Offset: 0x0F0 (R/W) Comparator Register 13 */ + uint32_t RESERVED27[1U]; + __IOM uint32_t FUNCTION13; /*!< Offset: 0x0F8 (R/W) Function Register 13 */ + uint32_t RESERVED28[1U]; + __IOM uint32_t COMP14; /*!< Offset: 0x100 (R/W) Comparator Register 14 */ + uint32_t RESERVED29[1U]; + __IOM uint32_t FUNCTION14; /*!< Offset: 0x108 (R/W) Function Register 14 */ + uint32_t RESERVED30[1U]; + __IOM uint32_t COMP15; /*!< Offset: 0x110 (R/W) Comparator Register 15 */ + uint32_t RESERVED31[1U]; + __IOM uint32_t FUNCTION15; /*!< Offset: 0x118 (R/W) Function Register 15 */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_ID_Pos 27U /*!< DWT FUNCTION: ID Position */ +#define DWT_FUNCTION_ID_Msk (0x1FUL << DWT_FUNCTION_ID_Pos) /*!< DWT FUNCTION: ID Mask */ + +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_ACTION_Pos 4U /*!< DWT FUNCTION: ACTION Position */ +#define DWT_FUNCTION_ACTION_Msk (0x3UL << DWT_FUNCTION_ACTION_Pos) /*!< DWT FUNCTION: ACTION Mask */ + +#define DWT_FUNCTION_MATCH_Pos 0U /*!< DWT FUNCTION: MATCH Position */ +#define DWT_FUNCTION_MATCH_Msk (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/) /*!< DWT FUNCTION: MATCH Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IOM uint32_t PSCR; /*!< Offset: 0x308 (R/W) Periodic Synchronization Control Register */ + uint32_t RESERVED3[759U]; + __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER Register */ + __IM uint32_t ITFTTD0; /*!< Offset: 0xEEC (R/ ) Integration Test FIFO Test Data 0 Register */ + __IOM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/W) Integration Test ATB Control Register 2 */ + uint32_t RESERVED4[1U]; + __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) Integration Test ATB Control Register 0 */ + __IM uint32_t ITFTTD1; /*!< Offset: 0xEFC (R/ ) Integration Test FIFO Test Data 1 Register */ + __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39U]; + __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8U]; + __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) Device Configuration Register */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) Device Type Identifier Register */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_FOnMan_Pos 6U /*!< TPI FFCR: FOnMan Position */ +#define TPI_FFCR_FOnMan_Msk (0x1UL << TPI_FFCR_FOnMan_Pos) /*!< TPI FFCR: FOnMan Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration Test FIFO Test Data 0 Register Definitions */ +#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos 29U /*!< TPI ITFTTD0: ATB Interface 2 ATVALIDPosition */ +#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk (0x3UL << TPI_ITFTTD0_ATB_IF2_ATVALID_Pos) /*!< TPI ITFTTD0: ATB Interface 2 ATVALID Mask */ + +#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos 27U /*!< TPI ITFTTD0: ATB Interface 2 byte count Position */ +#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk (0x3UL << TPI_ITFTTD0_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 2 byte count Mask */ + +#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos 26U /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Position */ +#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk (0x3UL << TPI_ITFTTD0_ATB_IF1_ATVALID_Pos) /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Mask */ + +#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos 24U /*!< TPI ITFTTD0: ATB Interface 1 byte count Position */ +#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk (0x3UL << TPI_ITFTTD0_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 1 byte countt Mask */ + +#define TPI_ITFTTD0_ATB_IF1_data2_Pos 16U /*!< TPI ITFTTD0: ATB Interface 1 data2 Position */ +#define TPI_ITFTTD0_ATB_IF1_data2_Msk (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos) /*!< TPI ITFTTD0: ATB Interface 1 data2 Mask */ + +#define TPI_ITFTTD0_ATB_IF1_data1_Pos 8U /*!< TPI ITFTTD0: ATB Interface 1 data1 Position */ +#define TPI_ITFTTD0_ATB_IF1_data1_Msk (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos) /*!< TPI ITFTTD0: ATB Interface 1 data1 Mask */ + +#define TPI_ITFTTD0_ATB_IF1_data0_Pos 0U /*!< TPI ITFTTD0: ATB Interface 1 data0 Position */ +#define TPI_ITFTTD0_ATB_IF1_data0_Msk (0xFFUL /*<< TPI_ITFTTD0_ATB_IF1_data0_Pos*/) /*!< TPI ITFTTD0: ATB Interface 1 data0 Mask */ + +/* TPI Integration Test ATB Control Register 2 Register Definitions */ +#define TPI_ITATBCTR2_AFVALID2S_Pos 1U /*!< TPI ITATBCTR2: AFVALID2S Position */ +#define TPI_ITATBCTR2_AFVALID2S_Msk (0x1UL << TPI_ITATBCTR2_AFVALID2S_Pos) /*!< TPI ITATBCTR2: AFVALID2SS Mask */ + +#define TPI_ITATBCTR2_AFVALID1S_Pos 1U /*!< TPI ITATBCTR2: AFVALID1S Position */ +#define TPI_ITATBCTR2_AFVALID1S_Msk (0x1UL << TPI_ITATBCTR2_AFVALID1S_Pos) /*!< TPI ITATBCTR2: AFVALID1SS Mask */ + +#define TPI_ITATBCTR2_ATREADY2S_Pos 0U /*!< TPI ITATBCTR2: ATREADY2S Position */ +#define TPI_ITATBCTR2_ATREADY2S_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY2S_Pos*/) /*!< TPI ITATBCTR2: ATREADY2S Mask */ + +#define TPI_ITATBCTR2_ATREADY1S_Pos 0U /*!< TPI ITATBCTR2: ATREADY1S Position */ +#define TPI_ITATBCTR2_ATREADY1S_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY1S_Pos*/) /*!< TPI ITATBCTR2: ATREADY1S Mask */ + +/* TPI Integration Test FIFO Test Data 1 Register Definitions */ +#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos 29U /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Position */ +#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk (0x3UL << TPI_ITFTTD1_ATB_IF2_ATVALID_Pos) /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Mask */ + +#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos 27U /*!< TPI ITFTTD1: ATB Interface 2 byte count Position */ +#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk (0x3UL << TPI_ITFTTD1_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 2 byte count Mask */ + +#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos 26U /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Position */ +#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk (0x3UL << TPI_ITFTTD1_ATB_IF1_ATVALID_Pos) /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Mask */ + +#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos 24U /*!< TPI ITFTTD1: ATB Interface 1 byte count Position */ +#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk (0x3UL << TPI_ITFTTD1_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 1 byte countt Mask */ + +#define TPI_ITFTTD1_ATB_IF2_data2_Pos 16U /*!< TPI ITFTTD1: ATB Interface 2 data2 Position */ +#define TPI_ITFTTD1_ATB_IF2_data2_Msk (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos) /*!< TPI ITFTTD1: ATB Interface 2 data2 Mask */ + +#define TPI_ITFTTD1_ATB_IF2_data1_Pos 8U /*!< TPI ITFTTD1: ATB Interface 2 data1 Position */ +#define TPI_ITFTTD1_ATB_IF2_data1_Msk (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos) /*!< TPI ITFTTD1: ATB Interface 2 data1 Mask */ + +#define TPI_ITFTTD1_ATB_IF2_data0_Pos 0U /*!< TPI ITFTTD1: ATB Interface 2 data0 Position */ +#define TPI_ITFTTD1_ATB_IF2_data0_Msk (0xFFUL /*<< TPI_ITFTTD1_ATB_IF2_data0_Pos*/) /*!< TPI ITFTTD1: ATB Interface 2 data0 Mask */ + +/* TPI Integration Test ATB Control Register 0 Definitions */ +#define TPI_ITATBCTR0_AFVALID2S_Pos 1U /*!< TPI ITATBCTR0: AFVALID2S Position */ +#define TPI_ITATBCTR0_AFVALID2S_Msk (0x1UL << TPI_ITATBCTR0_AFVALID2S_Pos) /*!< TPI ITATBCTR0: AFVALID2SS Mask */ + +#define TPI_ITATBCTR0_AFVALID1S_Pos 1U /*!< TPI ITATBCTR0: AFVALID1S Position */ +#define TPI_ITATBCTR0_AFVALID1S_Msk (0x1UL << TPI_ITATBCTR0_AFVALID1S_Pos) /*!< TPI ITATBCTR0: AFVALID1SS Mask */ + +#define TPI_ITATBCTR0_ATREADY2S_Pos 0U /*!< TPI ITATBCTR0: ATREADY2S Position */ +#define TPI_ITATBCTR0_ATREADY2S_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY2S_Pos*/) /*!< TPI ITATBCTR0: ATREADY2S Mask */ + +#define TPI_ITATBCTR0_ATREADY1S_Pos 0U /*!< TPI ITATBCTR0: ATREADY1S Position */ +#define TPI_ITATBCTR0_ATREADY1S_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY1S_Pos*/) /*!< TPI ITATBCTR0: ATREADY1S Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_FIFOSZ_Pos 6U /*!< TPI DEVID: FIFOSZ Position */ +#define TPI_DEVID_FIFOSZ_Msk (0x7UL << TPI_DEVID_FIFOSZ_Pos) /*!< TPI DEVID: FIFOSZ Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x3FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register */ + uint32_t RESERVED0[7U]; + union { + __IOM uint32_t MAIR[2]; + struct { + __IOM uint32_t MAIR0; /*!< Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 */ + __IOM uint32_t MAIR1; /*!< Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 */ + }; + }; +} MPU_Type; + +#define MPU_TYPE_RALIASES 1U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_BASE_Pos 5U /*!< MPU RBAR: BASE Position */ +#define MPU_RBAR_BASE_Msk (0x7FFFFFFUL << MPU_RBAR_BASE_Pos) /*!< MPU RBAR: BASE Mask */ + +#define MPU_RBAR_SH_Pos 3U /*!< MPU RBAR: SH Position */ +#define MPU_RBAR_SH_Msk (0x3UL << MPU_RBAR_SH_Pos) /*!< MPU RBAR: SH Mask */ + +#define MPU_RBAR_AP_Pos 1U /*!< MPU RBAR: AP Position */ +#define MPU_RBAR_AP_Msk (0x3UL << MPU_RBAR_AP_Pos) /*!< MPU RBAR: AP Mask */ + +#define MPU_RBAR_XN_Pos 0U /*!< MPU RBAR: XN Position */ +#define MPU_RBAR_XN_Msk (01UL /*<< MPU_RBAR_XN_Pos*/) /*!< MPU RBAR: XN Mask */ + +/* MPU Region Limit Address Register Definitions */ +#define MPU_RLAR_LIMIT_Pos 5U /*!< MPU RLAR: LIMIT Position */ +#define MPU_RLAR_LIMIT_Msk (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos) /*!< MPU RLAR: LIMIT Mask */ + +#define MPU_RLAR_AttrIndx_Pos 1U /*!< MPU RLAR: AttrIndx Position */ +#define MPU_RLAR_AttrIndx_Msk (0x7UL << MPU_RLAR_AttrIndx_Pos) /*!< MPU RLAR: AttrIndx Mask */ + +#define MPU_RLAR_EN_Pos 0U /*!< MPU RLAR: EN Position */ +#define MPU_RLAR_EN_Msk (1UL /*<< MPU_RLAR_EN_Pos*/) /*!< MPU RLAR: EN Mask */ + +/* MPU Memory Attribute Indirection Register 0 Definitions */ +#define MPU_MAIR0_Attr3_Pos 24U /*!< MPU MAIR0: Attr3 Position */ +#define MPU_MAIR0_Attr3_Msk (0xFFUL << MPU_MAIR0_Attr3_Pos) /*!< MPU MAIR0: Attr3 Mask */ + +#define MPU_MAIR0_Attr2_Pos 16U /*!< MPU MAIR0: Attr2 Position */ +#define MPU_MAIR0_Attr2_Msk (0xFFUL << MPU_MAIR0_Attr2_Pos) /*!< MPU MAIR0: Attr2 Mask */ + +#define MPU_MAIR0_Attr1_Pos 8U /*!< MPU MAIR0: Attr1 Position */ +#define MPU_MAIR0_Attr1_Msk (0xFFUL << MPU_MAIR0_Attr1_Pos) /*!< MPU MAIR0: Attr1 Mask */ + +#define MPU_MAIR0_Attr0_Pos 0U /*!< MPU MAIR0: Attr0 Position */ +#define MPU_MAIR0_Attr0_Msk (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/) /*!< MPU MAIR0: Attr0 Mask */ + +/* MPU Memory Attribute Indirection Register 1 Definitions */ +#define MPU_MAIR1_Attr7_Pos 24U /*!< MPU MAIR1: Attr7 Position */ +#define MPU_MAIR1_Attr7_Msk (0xFFUL << MPU_MAIR1_Attr7_Pos) /*!< MPU MAIR1: Attr7 Mask */ + +#define MPU_MAIR1_Attr6_Pos 16U /*!< MPU MAIR1: Attr6 Position */ +#define MPU_MAIR1_Attr6_Msk (0xFFUL << MPU_MAIR1_Attr6_Pos) /*!< MPU MAIR1: Attr6 Mask */ + +#define MPU_MAIR1_Attr5_Pos 8U /*!< MPU MAIR1: Attr5 Position */ +#define MPU_MAIR1_Attr5_Msk (0xFFUL << MPU_MAIR1_Attr5_Pos) /*!< MPU MAIR1: Attr5 Mask */ + +#define MPU_MAIR1_Attr4_Pos 0U /*!< MPU MAIR1: Attr4 Position */ +#define MPU_MAIR1_Attr4_Msk (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/) /*!< MPU MAIR1: Attr4 Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SAU Security Attribution Unit (SAU) + \brief Type definitions for the Security Attribution Unit (SAU) + @{ + */ + +/** + \brief Structure type to access the Security Attribution Unit (SAU). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SAU Control Register */ + __IM uint32_t TYPE; /*!< Offset: 0x004 (R/ ) SAU Type Register */ +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) SAU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) SAU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register */ +#endif +} SAU_Type; + +/* SAU Control Register Definitions */ +#define SAU_CTRL_ALLNS_Pos 1U /*!< SAU CTRL: ALLNS Position */ +#define SAU_CTRL_ALLNS_Msk (1UL << SAU_CTRL_ALLNS_Pos) /*!< SAU CTRL: ALLNS Mask */ + +#define SAU_CTRL_ENABLE_Pos 0U /*!< SAU CTRL: ENABLE Position */ +#define SAU_CTRL_ENABLE_Msk (1UL /*<< SAU_CTRL_ENABLE_Pos*/) /*!< SAU CTRL: ENABLE Mask */ + +/* SAU Type Register Definitions */ +#define SAU_TYPE_SREGION_Pos 0U /*!< SAU TYPE: SREGION Position */ +#define SAU_TYPE_SREGION_Msk (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/) /*!< SAU TYPE: SREGION Mask */ + +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) +/* SAU Region Number Register Definitions */ +#define SAU_RNR_REGION_Pos 0U /*!< SAU RNR: REGION Position */ +#define SAU_RNR_REGION_Msk (0xFFUL /*<< SAU_RNR_REGION_Pos*/) /*!< SAU RNR: REGION Mask */ + +/* SAU Region Base Address Register Definitions */ +#define SAU_RBAR_BADDR_Pos 5U /*!< SAU RBAR: BADDR Position */ +#define SAU_RBAR_BADDR_Msk (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos) /*!< SAU RBAR: BADDR Mask */ + +/* SAU Region Limit Address Register Definitions */ +#define SAU_RLAR_LADDR_Pos 5U /*!< SAU RLAR: LADDR Position */ +#define SAU_RLAR_LADDR_Msk (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos) /*!< SAU RLAR: LADDR Mask */ + +#define SAU_RLAR_NSC_Pos 1U /*!< SAU RLAR: NSC Position */ +#define SAU_RLAR_NSC_Msk (1UL << SAU_RLAR_NSC_Pos) /*!< SAU RLAR: NSC Mask */ + +#define SAU_RLAR_ENABLE_Pos 0U /*!< SAU RLAR: ENABLE Position */ +#define SAU_RLAR_ENABLE_Msk (1UL /*<< SAU_RLAR_ENABLE_Pos*/) /*!< SAU RLAR: ENABLE Mask */ + +#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */ + +/*@} end of group CMSIS_SAU */ +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ + uint32_t RESERVED4[1U]; + __IOM uint32_t DAUTHCTRL; /*!< Offset: 0x014 (R/W) Debug Authentication Control Register */ + __IOM uint32_t DSCSR; /*!< Offset: 0x018 (R/W) Debug Security Control and Status Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESTART_ST_Pos 26U /*!< CoreDebug DHCSR: S_RESTART_ST Position */ +#define CoreDebug_DHCSR_S_RESTART_ST_Msk (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos) /*!< CoreDebug DHCSR: S_RESTART_ST Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register */ +#define CoreDebug_DEMCR_DWTENA_Pos 24U /*!< CoreDebug DEMCR: DWTENA Position */ +#define CoreDebug_DEMCR_DWTENA_Msk (1UL << CoreDebug_DEMCR_DWTENA_Pos) /*!< CoreDebug DEMCR: DWTENA Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/* Debug Authentication Control Register Definitions */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos 3U /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */ + +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos 2U /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos) /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */ + +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos 1U /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */ +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */ + +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos 0U /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */ + +/* Debug Security Control and Status Register Definitions */ +#define CoreDebug_DSCSR_CDS_Pos 16U /*!< CoreDebug DSCSR: CDS Position */ +#define CoreDebug_DSCSR_CDS_Msk (1UL << CoreDebug_DSCSR_CDS_Pos) /*!< CoreDebug DSCSR: CDS Mask */ + +#define CoreDebug_DSCSR_SBRSEL_Pos 1U /*!< CoreDebug DSCSR: SBRSEL Position */ +#define CoreDebug_DSCSR_SBRSEL_Msk (1UL << CoreDebug_DSCSR_SBRSEL_Pos) /*!< CoreDebug DSCSR: SBRSEL Mask */ + +#define CoreDebug_DSCSR_SBRSELEN_Pos 0U /*!< CoreDebug DSCSR: SBRSELEN Position */ +#define CoreDebug_DSCSR_SBRSELEN_Msk (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/) /*!< CoreDebug DSCSR: SBRSELEN Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ + #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ + #define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ + #define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ + #define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ + #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ + #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ + #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + + + #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ + #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ + #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + #define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ + #define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ + #define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE ) /*!< Core Debug configuration struct */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ + #endif + + #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SAU_BASE (SCS_BASE + 0x0DD0UL) /*!< Security Attribution Unit */ + #define SAU ((SAU_Type *) SAU_BASE ) /*!< Security Attribution Unit */ + #endif + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SCS_BASE_NS (0xE002E000UL) /*!< System Control Space Base Address (non-secure address space) */ + #define CoreDebug_BASE_NS (0xE002EDF0UL) /*!< Core Debug Base Address (non-secure address space) */ + #define SysTick_BASE_NS (SCS_BASE_NS + 0x0010UL) /*!< SysTick Base Address (non-secure address space) */ + #define NVIC_BASE_NS (SCS_BASE_NS + 0x0100UL) /*!< NVIC Base Address (non-secure address space) */ + #define SCB_BASE_NS (SCS_BASE_NS + 0x0D00UL) /*!< System Control Block Base Address (non-secure address space) */ + + #define SCB_NS ((SCB_Type *) SCB_BASE_NS ) /*!< SCB configuration struct (non-secure address space) */ + #define SysTick_NS ((SysTick_Type *) SysTick_BASE_NS ) /*!< SysTick configuration struct (non-secure address space) */ + #define NVIC_NS ((NVIC_Type *) NVIC_BASE_NS ) /*!< NVIC configuration struct (non-secure address space) */ + #define CoreDebug_NS ((CoreDebug_Type *) CoreDebug_BASE_NS) /*!< Core Debug configuration struct (non-secure address space) */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE_NS (SCS_BASE_NS + 0x0D90UL) /*!< Memory Protection Unit (non-secure address space) */ + #define MPU_NS ((MPU_Type *) MPU_BASE_NS ) /*!< Memory Protection Unit (non-secure address space) */ + #endif + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else +/*#define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping not available for Cortex-M23 */ +/*#define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping not available for Cortex-M23 */ + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* Special LR values for Secure/Non-Secure call handling and exception handling */ + +/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS */ +#define FNC_RETURN (0xFEFFFFFFUL) /* bit [0] ignored when processing a branch */ + +/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */ +#define EXC_RETURN_PREFIX (0xFF000000UL) /* bits [31:24] set to indicate an EXC_RETURN value */ +#define EXC_RETURN_S (0x00000040UL) /* bit [6] stack used to push registers: 0=Non-secure 1=Secure */ +#define EXC_RETURN_DCRS (0x00000020UL) /* bit [5] stacking rules for called registers: 0=skipped 1=saved */ +#define EXC_RETURN_FTYPE (0x00000010UL) /* bit [4] allocate stack for floating-point context: 0=done 1=skipped */ +#define EXC_RETURN_MODE (0x00000008UL) /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode */ +#define EXC_RETURN_SPSEL (0x00000004UL) /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP */ +#define EXC_RETURN_ES (0x00000001UL) /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */ + +/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking */ +#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) /* Value for processors with floating-point extension: */ +#define EXC_INTEGRITY_SIGNATURE (0xFEFA125AUL) /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE */ +#else +#define EXC_INTEGRITY_SIGNATURE (0xFEFA125BUL) /* Value for processors without floating-point extension */ +#endif + + +/* Interrupt Priorities are WORD accessible only under Armv6-M */ +/* The following MACROS handle generation of the register offset and byte masks */ +#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) +#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) +#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) + +#define __NVIC_SetPriorityGrouping(X) (void)(X) +#define __NVIC_GetPriorityGrouping() (0U) + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Get Interrupt Target State + \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + \return 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Target State + \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |= ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Clear Interrupt Target State + \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IPR[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IPR[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } + else + { + SCB->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return((uint32_t)(((SCB->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + If VTOR is not present address 0 must be mapped to SRAM. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + uint32_t *vectors = (uint32_t *)SCB->VTOR; +#else + uint32_t *vectors = (uint32_t *)0x0U; +#endif + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; + __DSB(); +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + uint32_t *vectors = (uint32_t *)SCB->VTOR; +#else + uint32_t *vectors = (uint32_t *)0x0U; +#endif + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + SCB_AIRCR_SYSRESETREQ_Msk); + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Enable Interrupt (non-secure) + \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status (non-secure) + \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt (non-secure) + \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Pending Interrupt (non-secure) + \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt (non-secure) + \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt (non-secure) + \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt (non-secure) + \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority (non-secure) + \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every non-secure processor exception. + */ +__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->IPR[_IP_IDX(IRQn)] = ((uint32_t)(NVIC_NS->IPR[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } + else + { + SCB_NS->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB_NS->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } +} + + +/** + \brief Get Interrupt Priority (non-secure) + \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return((uint32_t)(((SCB_NS->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_NVICFunctions */ + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv8.h" + +#endif + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + return 0U; /* No FPU */ +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ########################## SAU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SAUFunctions SAU Functions + \brief Functions that configure the SAU. + @{ + */ + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + +/** + \brief Enable SAU + \details Enables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Enable(void) +{ + SAU->CTRL |= (SAU_CTRL_ENABLE_Msk); +} + + + +/** + \brief Disable SAU + \details Disables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Disable(void) +{ + SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk); +} + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_SAUFunctions */ + + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief System Tick Configuration (non-secure) + \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function TZ_SysTick_Config_NS is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + + */ +__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick_NS->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick_NS->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick_NS->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM23_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/RealOne/Drivers/CMSIS/Include/core_cm3.h b/RealOne/Drivers/CMSIS/Include/core_cm3.h new file mode 100644 index 0000000..8157ca7 --- /dev/null +++ b/RealOne/Drivers/CMSIS/Include/core_cm3.h @@ -0,0 +1,1937 @@ +/**************************************************************************//** + * @file core_cm3.h + * @brief CMSIS Cortex-M3 Core Peripheral Access Layer Header File + * @version V5.1.0 + * @date 13. March 2019 + ******************************************************************************/ +/* + * Copyright (c) 2009-2019 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM3_H_GENERIC +#define __CORE_CM3_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_M3 + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS CM3 definitions */ +#define __CM3_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __CM3_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __CM3_CMSIS_VERSION ((__CM3_CMSIS_VERSION_MAIN << 16U) | \ + __CM3_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (3U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + This core does not support an FPU at all +*/ +#define __FPU_USED 0U + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_FP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM3_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM3_H_DEPENDANT +#define __CORE_CM3_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM3_REV + #define __CM3_REV 0x0200U + #warning "__CM3_REV not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 3U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex_M3 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:27; /*!< bit: 0..26 Reserved */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + +#define APSR_Q_Pos 27U /*!< APSR: Q Position */ +#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:1; /*!< bit: 9 Reserved */ + uint32_t ICI_IT_1:6; /*!< bit: 10..15 ICI/IT part 1 */ + uint32_t _reserved1:8; /*!< bit: 16..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit */ + uint32_t ICI_IT_2:2; /*!< bit: 25..26 ICI/IT part 2 */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ +#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ + +#define xPSR_ICI_IT_2_Pos 25U /*!< xPSR: ICI/IT part 2 Position */ +#define xPSR_ICI_IT_2_Msk (3UL << xPSR_ICI_IT_2_Pos) /*!< xPSR: ICI/IT part 2 Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_ICI_IT_1_Pos 10U /*!< xPSR: ICI/IT part 1 Position */ +#define xPSR_ICI_IT_1_Msk (0x3FUL << xPSR_ICI_IT_1_Pos) /*!< xPSR: ICI/IT part 1 Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[8U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[24U]; + __IOM uint32_t ICER[8U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RESERVED1[24U]; + __IOM uint32_t ISPR[8U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[24U]; + __IOM uint32_t ICPR[8U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[24U]; + __IOM uint32_t IABR[8U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[56U]; + __IOM uint8_t IP[240U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED5[644U]; + __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IOM uint8_t SHP[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __IM uint32_t PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __IM uint32_t DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __IM uint32_t ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __IM uint32_t MMFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __IM uint32_t ISAR[5U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + uint32_t RESERVED0[5U]; + __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#if defined (__CM3_REV) && (__CM3_REV < 0x0201U) /* core r2p1 */ +#define SCB_VTOR_TBLBASE_Pos 29U /*!< SCB VTOR: TBLBASE Position */ +#define SCB_VTOR_TBLBASE_Msk (1UL << SCB_VTOR_TBLBASE_Pos) /*!< SCB VTOR: TBLBASE Mask */ + +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ +#else +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ +#endif + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +#define SCB_AIRCR_VECTRESET_Pos 0U /*!< SCB AIRCR: VECTRESET Position */ +#define SCB_AIRCR_VECTRESET_Msk (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/) /*!< SCB AIRCR: VECTRESET Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +#define SCB_CCR_NONBASETHRDENA_Pos 0U /*!< SCB CCR: NONBASETHRDENA Position */ +#define SCB_CCR_NONBASETHRDENA_Msk (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/) /*!< SCB CCR: NONBASETHRDENA Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Register Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) /*!< SCB CFSR (MMFSR): MMARVALID Position */ +#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) /*!< SCB CFSR (MMFSR): MMARVALID Mask */ + +#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) /*!< SCB CFSR (MMFSR): MSTKERR Position */ +#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) /*!< SCB CFSR (MMFSR): MSTKERR Mask */ + +#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) /*!< SCB CFSR (MMFSR): MUNSTKERR Position */ +#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */ + +#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) /*!< SCB CFSR (MMFSR): DACCVIOL Position */ +#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) /*!< SCB CFSR (MMFSR): DACCVIOL Mask */ + +#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) /*!< SCB CFSR (MMFSR): IACCVIOL Position */ +#define SCB_CFSR_IACCVIOL_Msk (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/) /*!< SCB CFSR (MMFSR): IACCVIOL Mask */ + +/* BusFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) /*!< SCB CFSR (BFSR): BFARVALID Position */ +#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) /*!< SCB CFSR (BFSR): BFARVALID Mask */ + +#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) /*!< SCB CFSR (BFSR): STKERR Position */ +#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) /*!< SCB CFSR (BFSR): STKERR Mask */ + +#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) /*!< SCB CFSR (BFSR): UNSTKERR Position */ +#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) /*!< SCB CFSR (BFSR): UNSTKERR Mask */ + +#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) /*!< SCB CFSR (BFSR): IMPRECISERR Position */ +#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) /*!< SCB CFSR (BFSR): IMPRECISERR Mask */ + +#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) /*!< SCB CFSR (BFSR): PRECISERR Position */ +#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) /*!< SCB CFSR (BFSR): PRECISERR Mask */ + +#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) /*!< SCB CFSR (BFSR): IBUSERR Position */ +#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) /*!< SCB CFSR (BFSR): IBUSERR Mask */ + +/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) /*!< SCB CFSR (UFSR): DIVBYZERO Position */ +#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) /*!< SCB CFSR (UFSR): DIVBYZERO Mask */ + +#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) /*!< SCB CFSR (UFSR): UNALIGNED Position */ +#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) /*!< SCB CFSR (UFSR): UNALIGNED Mask */ + +#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) /*!< SCB CFSR (UFSR): NOCP Position */ +#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) /*!< SCB CFSR (UFSR): NOCP Mask */ + +#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) /*!< SCB CFSR (UFSR): INVPC Position */ +#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) /*!< SCB CFSR (UFSR): INVPC Mask */ + +#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) /*!< SCB CFSR (UFSR): INVSTATE Position */ +#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) /*!< SCB CFSR (UFSR): INVSTATE Mask */ + +#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) /*!< SCB CFSR (UFSR): UNDEFINSTR Position */ +#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */ + +/* SCB Hard Fault Status Register Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ +#if defined (__CM3_REV) && (__CM3_REV >= 0x200U) + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ +#else + uint32_t RESERVED1[1U]; +#endif +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ + +/* Auxiliary Control Register Definitions */ +#if defined (__CM3_REV) && (__CM3_REV >= 0x200U) +#define SCnSCB_ACTLR_DISOOFP_Pos 9U /*!< ACTLR: DISOOFP Position */ +#define SCnSCB_ACTLR_DISOOFP_Msk (1UL << SCnSCB_ACTLR_DISOOFP_Pos) /*!< ACTLR: DISOOFP Mask */ + +#define SCnSCB_ACTLR_DISFPCA_Pos 8U /*!< ACTLR: DISFPCA Position */ +#define SCnSCB_ACTLR_DISFPCA_Msk (1UL << SCnSCB_ACTLR_DISFPCA_Pos) /*!< ACTLR: DISFPCA Mask */ + +#define SCnSCB_ACTLR_DISFOLD_Pos 2U /*!< ACTLR: DISFOLD Position */ +#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) /*!< ACTLR: DISFOLD Mask */ + +#define SCnSCB_ACTLR_DISDEFWBUF_Pos 1U /*!< ACTLR: DISDEFWBUF Position */ +#define SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos) /*!< ACTLR: DISDEFWBUF Mask */ + +#define SCnSCB_ACTLR_DISMCYCINT_Pos 0U /*!< ACTLR: DISMCYCINT Position */ +#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/) /*!< ACTLR: DISMCYCINT Mask */ +#endif + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** + \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __OM union + { + __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864U]; + __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15U]; + __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15U]; + __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[32U]; + uint32_t RESERVED4[43U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[6U]; + __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TraceBusID_Pos 16U /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPrescale_Pos 8U /*!< ITM TCR: TSPrescale Position */ +#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /*!< ITM TCR: TSPrescale Mask */ + +#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + __IOM uint32_t MASK0; /*!< Offset: 0x024 (R/W) Mask Register 0 */ + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED0[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + __IOM uint32_t MASK1; /*!< Offset: 0x034 (R/W) Mask Register 1 */ + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + __IOM uint32_t MASK2; /*!< Offset: 0x044 (R/W) Mask Register 2 */ + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + __IOM uint32_t MASK3; /*!< Offset: 0x054 (R/W) Mask Register 3 */ + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Mask Register Definitions */ +#define DWT_MASK_MASK_Pos 0U /*!< DWT MASK: MASK Position */ +#define DWT_MASK_MASK_Msk (0x1FUL /*<< DWT_MASK_MASK_Pos*/) /*!< DWT MASK: MASK Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVADDR1_Pos 16U /*!< DWT FUNCTION: DATAVADDR1 Position */ +#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /*!< DWT FUNCTION: DATAVADDR1 Mask */ + +#define DWT_FUNCTION_DATAVADDR0_Pos 12U /*!< DWT FUNCTION: DATAVADDR0 Position */ +#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /*!< DWT FUNCTION: DATAVADDR0 Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_LNK1ENA_Pos 9U /*!< DWT FUNCTION: LNK1ENA Position */ +#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /*!< DWT FUNCTION: LNK1ENA Mask */ + +#define DWT_FUNCTION_DATAVMATCH_Pos 8U /*!< DWT FUNCTION: DATAVMATCH Position */ +#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */ + +#define DWT_FUNCTION_CYCMATCH_Pos 7U /*!< DWT FUNCTION: CYCMATCH Position */ +#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /*!< DWT FUNCTION: CYCMATCH Mask */ + +#define DWT_FUNCTION_EMITRANGE_Pos 5U /*!< DWT FUNCTION: EMITRANGE Position */ +#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /*!< DWT FUNCTION: EMITRANGE Mask */ + +#define DWT_FUNCTION_FUNCTION_Pos 0U /*!< DWT FUNCTION: FUNCTION Position */ +#define DWT_FUNCTION_FUNCTION_Msk (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/) /*!< DWT FUNCTION: FUNCTION Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IM uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */ + uint32_t RESERVED3[759U]; + __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER Register */ + __IM uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */ + __IM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */ + uint32_t RESERVED4[1U]; + __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */ + __IM uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */ + __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39U]; + __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8U]; + __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration ETM Data Register Definitions (FIFO0) */ +#define TPI_FIFO0_ITM_ATVALID_Pos 29U /*!< TPI FIFO0: ITM_ATVALID Position */ +#define TPI_FIFO0_ITM_ATVALID_Msk (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */ + +#define TPI_FIFO0_ITM_bytecount_Pos 27U /*!< TPI FIFO0: ITM_bytecount Position */ +#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */ + +#define TPI_FIFO0_ETM_ATVALID_Pos 26U /*!< TPI FIFO0: ETM_ATVALID Position */ +#define TPI_FIFO0_ETM_ATVALID_Msk (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */ + +#define TPI_FIFO0_ETM_bytecount_Pos 24U /*!< TPI FIFO0: ETM_bytecount Position */ +#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */ + +#define TPI_FIFO0_ETM2_Pos 16U /*!< TPI FIFO0: ETM2 Position */ +#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */ + +#define TPI_FIFO0_ETM1_Pos 8U /*!< TPI FIFO0: ETM1 Position */ +#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */ + +#define TPI_FIFO0_ETM0_Pos 0U /*!< TPI FIFO0: ETM0 Position */ +#define TPI_FIFO0_ETM0_Msk (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/) /*!< TPI FIFO0: ETM0 Mask */ + +/* TPI ITATBCTR2 Register Definitions */ +#define TPI_ITATBCTR2_ATREADY2_Pos 0U /*!< TPI ITATBCTR2: ATREADY2 Position */ +#define TPI_ITATBCTR2_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/) /*!< TPI ITATBCTR2: ATREADY2 Mask */ + +#define TPI_ITATBCTR2_ATREADY1_Pos 0U /*!< TPI ITATBCTR2: ATREADY1 Position */ +#define TPI_ITATBCTR2_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/) /*!< TPI ITATBCTR2: ATREADY1 Mask */ + +/* TPI Integration ITM Data Register Definitions (FIFO1) */ +#define TPI_FIFO1_ITM_ATVALID_Pos 29U /*!< TPI FIFO1: ITM_ATVALID Position */ +#define TPI_FIFO1_ITM_ATVALID_Msk (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */ + +#define TPI_FIFO1_ITM_bytecount_Pos 27U /*!< TPI FIFO1: ITM_bytecount Position */ +#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */ + +#define TPI_FIFO1_ETM_ATVALID_Pos 26U /*!< TPI FIFO1: ETM_ATVALID Position */ +#define TPI_FIFO1_ETM_ATVALID_Msk (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */ + +#define TPI_FIFO1_ETM_bytecount_Pos 24U /*!< TPI FIFO1: ETM_bytecount Position */ +#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */ + +#define TPI_FIFO1_ITM2_Pos 16U /*!< TPI FIFO1: ITM2 Position */ +#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */ + +#define TPI_FIFO1_ITM1_Pos 8U /*!< TPI FIFO1: ITM1 Position */ +#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */ + +#define TPI_FIFO1_ITM0_Pos 0U /*!< TPI FIFO1: ITM0 Position */ +#define TPI_FIFO1_ITM0_Msk (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/) /*!< TPI FIFO1: ITM0 Mask */ + +/* TPI ITATBCTR0 Register Definitions */ +#define TPI_ITATBCTR0_ATREADY2_Pos 0U /*!< TPI ITATBCTR0: ATREADY2 Position */ +#define TPI_ITATBCTR0_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/) /*!< TPI ITATBCTR0: ATREADY2 Mask */ + +#define TPI_ITATBCTR0_ATREADY1_Pos 0U /*!< TPI ITATBCTR0: ATREADY1 Position */ +#define TPI_ITATBCTR0_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/) /*!< TPI ITATBCTR0: ATREADY1 Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_MinBufSz_Pos 6U /*!< TPI DEVID: MinBufSz Position */ +#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */ + +#define TPI_DEVID_AsynClkIn_Pos 5U /*!< TPI DEVID: AsynClkIn Position */ +#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ + __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register */ + __IOM uint32_t RASR_A1; /*!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register */ + __IOM uint32_t RASR_A2; /*!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register */ + __IOM uint32_t RASR_A3; /*!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register */ +} MPU_Type; + +#define MPU_TYPE_RALIASES 4U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_ADDR_Pos 5U /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ +#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ + +#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ +#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ + +/* MPU Region Attribute and Size Register Definitions */ +#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ +#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ + +#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ +#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ + +#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ +#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ + +#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ +#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ + +#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ +#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ + +#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ +#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ + +#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ +#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ + +#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ +#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ + +#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ +#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ + +#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ +#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register Definitions */ +#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ +#define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ +#define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ +#define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ +#define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ +#define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ +#define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ +#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) /*!< Core Debug configuration struct */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ +#endif + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* The following EXC_RETURN values are saved the LR on exception entry */ +#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ +#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ +#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ + + +/** + \brief Set Priority Grouping + \details Sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ + SCB->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping + \details Reads the priority grouping field from the NVIC Interrupt Controller. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) +{ + return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IP[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC->IP[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t vectors = (uint32_t )SCB->VTOR; + (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector; + /* ARM Application Note 321 states that the M3 does not require the architectural barrier */ +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t vectors = (uint32_t )SCB->VTOR; + return (uint32_t)(* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)); +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv7.h" + +#endif + + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + return 0U; /* No FPU */ +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** + \brief ITM Send Character + \details Transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + \param [in] ch Character to transmit. + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ + ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0U].u32 == 0UL) + { + __NOP(); + } + ITM->PORT[0U].u8 = (uint8_t)ch; + } + return (ch); +} + + +/** + \brief ITM Receive Character + \details Inputs a character via the external variable \ref ITM_RxBuffer. + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) +{ + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) + { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** + \brief ITM Check Character + \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) +{ + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) + { + return (0); /* no character available */ + } + else + { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM3_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/RealOne/Drivers/CMSIS/Include/core_cm33.h b/RealOne/Drivers/CMSIS/Include/core_cm33.h new file mode 100644 index 0000000..7fed59a --- /dev/null +++ b/RealOne/Drivers/CMSIS/Include/core_cm33.h @@ -0,0 +1,2910 @@ +/**************************************************************************//** + * @file core_cm33.h + * @brief CMSIS Cortex-M33 Core Peripheral Access Layer Header File + * @version V5.1.0 + * @date 12. November 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM33_H_GENERIC +#define __CORE_CM33_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_M33 + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS CM33 definitions */ +#define __CM33_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __CM33_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __CM33_CMSIS_VERSION ((__CM33_CMSIS_VERSION_MAIN << 16U) | \ + __CM33_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (33U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions. +*/ +#if defined ( __CC_ARM ) + #if defined (__TARGET_FPU_VFP) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U) + #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined (__ARM_FP) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U) + #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U) + #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __ICCARM__ ) + #if defined (__ARMVFP__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U) + #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __TI_ARM__ ) + #if defined (__TI_VFP_SUPPORT__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __TASKING__ ) + #if defined (__FPU_VFP__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM33_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM33_H_DEPENDANT +#define __CORE_CM33_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM33_REV + #define __CM33_REV 0x0000U + #warning "__CM33_REV not defined in device header file; using default!" + #endif + + #ifndef __FPU_PRESENT + #define __FPU_PRESENT 0U + #warning "__FPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __SAUREGION_PRESENT + #define __SAUREGION_PRESENT 0U + #warning "__SAUREGION_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __DSP_PRESENT + #define __DSP_PRESENT 0U + #warning "__DSP_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 3U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex_M33 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + - Core SAU Register + - Core FPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + +#define APSR_Q_Pos 27U /*!< APSR: Q Position */ +#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ + +#define APSR_GE_Pos 16U /*!< APSR: GE Position */ +#define APSR_GE_Msk (0xFUL << APSR_GE_Pos) /*!< APSR: GE Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:7; /*!< bit: 9..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ +#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ + +#define xPSR_IT_Pos 25U /*!< xPSR: IT Position */ +#define xPSR_IT_Msk (3UL << xPSR_IT_Pos) /*!< xPSR: IT Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_GE_Pos 16U /*!< xPSR: GE Position */ +#define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos) /*!< xPSR: GE Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack-pointer select */ + uint32_t FPCA:1; /*!< bit: 2 Floating-point context active */ + uint32_t SFPA:1; /*!< bit: 3 Secure floating-point active */ + uint32_t _reserved1:28; /*!< bit: 4..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SFPA_Pos 3U /*!< CONTROL: SFPA Position */ +#define CONTROL_SFPA_Msk (1UL << CONTROL_SFPA_Pos) /*!< CONTROL: SFPA Mask */ + +#define CONTROL_FPCA_Pos 2U /*!< CONTROL: FPCA Position */ +#define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) /*!< CONTROL: FPCA Mask */ + +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[16U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[16U]; + __IOM uint32_t ICER[16U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[16U]; + __IOM uint32_t ISPR[16U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[16U]; + __IOM uint32_t ICPR[16U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[16U]; + __IOM uint32_t IABR[16U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[16U]; + __IOM uint32_t ITNS[16U]; /*!< Offset: 0x280 (R/W) Interrupt Non-Secure State Register */ + uint32_t RESERVED5[16U]; + __IOM uint8_t IPR[496U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED6[580U]; + __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IOM uint8_t SHPR[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __IM uint32_t ID_PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __IM uint32_t ID_DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __IM uint32_t ID_ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __IM uint32_t ID_MMFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __IM uint32_t ID_ISAR[6U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + __IM uint32_t CLIDR; /*!< Offset: 0x078 (R/ ) Cache Level ID register */ + __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ + __IM uint32_t CCSIDR; /*!< Offset: 0x080 (R/ ) Cache Size ID Register */ + __IOM uint32_t CSSELR; /*!< Offset: 0x084 (R/W) Cache Size Selection Register */ + __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ + __IOM uint32_t NSACR; /*!< Offset: 0x08C (R/W) Non-Secure Access Control Register */ + uint32_t RESERVED3[92U]; + __OM uint32_t STIR; /*!< Offset: 0x200 ( /W) Software Triggered Interrupt Register */ + uint32_t RESERVED4[15U]; + __IM uint32_t MVFR0; /*!< Offset: 0x240 (R/ ) Media and VFP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x244 (R/ ) Media and VFP Feature Register 1 */ + __IM uint32_t MVFR2; /*!< Offset: 0x248 (R/ ) Media and VFP Feature Register 2 */ + uint32_t RESERVED5[1U]; + __OM uint32_t ICIALLU; /*!< Offset: 0x250 ( /W) I-Cache Invalidate All to PoU */ + uint32_t RESERVED6[1U]; + __OM uint32_t ICIMVAU; /*!< Offset: 0x258 ( /W) I-Cache Invalidate by MVA to PoU */ + __OM uint32_t DCIMVAC; /*!< Offset: 0x25C ( /W) D-Cache Invalidate by MVA to PoC */ + __OM uint32_t DCISW; /*!< Offset: 0x260 ( /W) D-Cache Invalidate by Set-way */ + __OM uint32_t DCCMVAU; /*!< Offset: 0x264 ( /W) D-Cache Clean by MVA to PoU */ + __OM uint32_t DCCMVAC; /*!< Offset: 0x268 ( /W) D-Cache Clean by MVA to PoC */ + __OM uint32_t DCCSW; /*!< Offset: 0x26C ( /W) D-Cache Clean by Set-way */ + __OM uint32_t DCCIMVAC; /*!< Offset: 0x270 ( /W) D-Cache Clean and Invalidate by MVA to PoC */ + __OM uint32_t DCCISW; /*!< Offset: 0x274 ( /W) D-Cache Clean and Invalidate by Set-way */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_PENDNMISET_Pos 31U /*!< SCB ICSR: PENDNMISET Position */ +#define SCB_ICSR_PENDNMISET_Msk (1UL << SCB_ICSR_PENDNMISET_Pos) /*!< SCB ICSR: PENDNMISET Mask */ + +#define SCB_ICSR_NMIPENDSET_Pos SCB_ICSR_PENDNMISET_Pos /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */ +#define SCB_ICSR_NMIPENDSET_Msk SCB_ICSR_PENDNMISET_Msk /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */ + +#define SCB_ICSR_PENDNMICLR_Pos 30U /*!< SCB ICSR: PENDNMICLR Position */ +#define SCB_ICSR_PENDNMICLR_Msk (1UL << SCB_ICSR_PENDNMICLR_Pos) /*!< SCB ICSR: PENDNMICLR Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_STTNS_Pos 24U /*!< SCB ICSR: STTNS Position (Security Extension) */ +#define SCB_ICSR_STTNS_Msk (1UL << SCB_ICSR_STTNS_Pos) /*!< SCB ICSR: STTNS Mask (Security Extension) */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIS_Pos 14U /*!< SCB AIRCR: PRIS Position */ +#define SCB_AIRCR_PRIS_Msk (1UL << SCB_AIRCR_PRIS_Pos) /*!< SCB AIRCR: PRIS Mask */ + +#define SCB_AIRCR_BFHFNMINS_Pos 13U /*!< SCB AIRCR: BFHFNMINS Position */ +#define SCB_AIRCR_BFHFNMINS_Msk (1UL << SCB_AIRCR_BFHFNMINS_Pos) /*!< SCB AIRCR: BFHFNMINS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQS_Pos 3U /*!< SCB AIRCR: SYSRESETREQS Position */ +#define SCB_AIRCR_SYSRESETREQS_Msk (1UL << SCB_AIRCR_SYSRESETREQS_Pos) /*!< SCB AIRCR: SYSRESETREQS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEPS_Pos 3U /*!< SCB SCR: SLEEPDEEPS Position */ +#define SCB_SCR_SLEEPDEEPS_Msk (1UL << SCB_SCR_SLEEPDEEPS_Pos) /*!< SCB SCR: SLEEPDEEPS Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_BP_Pos 18U /*!< SCB CCR: BP Position */ +#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos) /*!< SCB CCR: BP Mask */ + +#define SCB_CCR_IC_Pos 17U /*!< SCB CCR: IC Position */ +#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos) /*!< SCB CCR: IC Mask */ + +#define SCB_CCR_DC_Pos 16U /*!< SCB CCR: DC Position */ +#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos) /*!< SCB CCR: DC Mask */ + +#define SCB_CCR_STKOFHFNMIGN_Pos 10U /*!< SCB CCR: STKOFHFNMIGN Position */ +#define SCB_CCR_STKOFHFNMIGN_Msk (1UL << SCB_CCR_STKOFHFNMIGN_Pos) /*!< SCB CCR: STKOFHFNMIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_HARDFAULTPENDED_Pos 21U /*!< SCB SHCSR: HARDFAULTPENDED Position */ +#define SCB_SHCSR_HARDFAULTPENDED_Msk (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos) /*!< SCB SHCSR: HARDFAULTPENDED Mask */ + +#define SCB_SHCSR_SECUREFAULTPENDED_Pos 20U /*!< SCB SHCSR: SECUREFAULTPENDED Position */ +#define SCB_SHCSR_SECUREFAULTPENDED_Msk (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos) /*!< SCB SHCSR: SECUREFAULTPENDED Mask */ + +#define SCB_SHCSR_SECUREFAULTENA_Pos 19U /*!< SCB SHCSR: SECUREFAULTENA Position */ +#define SCB_SHCSR_SECUREFAULTENA_Msk (1UL << SCB_SHCSR_SECUREFAULTENA_Pos) /*!< SCB SHCSR: SECUREFAULTENA Mask */ + +#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_NMIACT_Pos 5U /*!< SCB SHCSR: NMIACT Position */ +#define SCB_SHCSR_NMIACT_Msk (1UL << SCB_SHCSR_NMIACT_Pos) /*!< SCB SHCSR: NMIACT Mask */ + +#define SCB_SHCSR_SECUREFAULTACT_Pos 4U /*!< SCB SHCSR: SECUREFAULTACT Position */ +#define SCB_SHCSR_SECUREFAULTACT_Msk (1UL << SCB_SHCSR_SECUREFAULTACT_Pos) /*!< SCB SHCSR: SECUREFAULTACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_HARDFAULTACT_Pos 2U /*!< SCB SHCSR: HARDFAULTACT Position */ +#define SCB_SHCSR_HARDFAULTACT_Msk (1UL << SCB_SHCSR_HARDFAULTACT_Pos) /*!< SCB SHCSR: HARDFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Register Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) /*!< SCB CFSR (MMFSR): MMARVALID Position */ +#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) /*!< SCB CFSR (MMFSR): MMARVALID Mask */ + +#define SCB_CFSR_MLSPERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 5U) /*!< SCB CFSR (MMFSR): MLSPERR Position */ +#define SCB_CFSR_MLSPERR_Msk (1UL << SCB_CFSR_MLSPERR_Pos) /*!< SCB CFSR (MMFSR): MLSPERR Mask */ + +#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) /*!< SCB CFSR (MMFSR): MSTKERR Position */ +#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) /*!< SCB CFSR (MMFSR): MSTKERR Mask */ + +#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) /*!< SCB CFSR (MMFSR): MUNSTKERR Position */ +#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */ + +#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) /*!< SCB CFSR (MMFSR): DACCVIOL Position */ +#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) /*!< SCB CFSR (MMFSR): DACCVIOL Mask */ + +#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) /*!< SCB CFSR (MMFSR): IACCVIOL Position */ +#define SCB_CFSR_IACCVIOL_Msk (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/) /*!< SCB CFSR (MMFSR): IACCVIOL Mask */ + +/* BusFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) /*!< SCB CFSR (BFSR): BFARVALID Position */ +#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) /*!< SCB CFSR (BFSR): BFARVALID Mask */ + +#define SCB_CFSR_LSPERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 5U) /*!< SCB CFSR (BFSR): LSPERR Position */ +#define SCB_CFSR_LSPERR_Msk (1UL << SCB_CFSR_LSPERR_Pos) /*!< SCB CFSR (BFSR): LSPERR Mask */ + +#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) /*!< SCB CFSR (BFSR): STKERR Position */ +#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) /*!< SCB CFSR (BFSR): STKERR Mask */ + +#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) /*!< SCB CFSR (BFSR): UNSTKERR Position */ +#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) /*!< SCB CFSR (BFSR): UNSTKERR Mask */ + +#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) /*!< SCB CFSR (BFSR): IMPRECISERR Position */ +#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) /*!< SCB CFSR (BFSR): IMPRECISERR Mask */ + +#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) /*!< SCB CFSR (BFSR): PRECISERR Position */ +#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) /*!< SCB CFSR (BFSR): PRECISERR Mask */ + +#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) /*!< SCB CFSR (BFSR): IBUSERR Position */ +#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) /*!< SCB CFSR (BFSR): IBUSERR Mask */ + +/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) /*!< SCB CFSR (UFSR): DIVBYZERO Position */ +#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) /*!< SCB CFSR (UFSR): DIVBYZERO Mask */ + +#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) /*!< SCB CFSR (UFSR): UNALIGNED Position */ +#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) /*!< SCB CFSR (UFSR): UNALIGNED Mask */ + +#define SCB_CFSR_STKOF_Pos (SCB_CFSR_USGFAULTSR_Pos + 4U) /*!< SCB CFSR (UFSR): STKOF Position */ +#define SCB_CFSR_STKOF_Msk (1UL << SCB_CFSR_STKOF_Pos) /*!< SCB CFSR (UFSR): STKOF Mask */ + +#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) /*!< SCB CFSR (UFSR): NOCP Position */ +#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) /*!< SCB CFSR (UFSR): NOCP Mask */ + +#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) /*!< SCB CFSR (UFSR): INVPC Position */ +#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) /*!< SCB CFSR (UFSR): INVPC Mask */ + +#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) /*!< SCB CFSR (UFSR): INVSTATE Position */ +#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) /*!< SCB CFSR (UFSR): INVSTATE Mask */ + +#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) /*!< SCB CFSR (UFSR): UNDEFINSTR Position */ +#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */ + +/* SCB Hard Fault Status Register Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ + +/* SCB Non-Secure Access Control Register Definitions */ +#define SCB_NSACR_CP11_Pos 11U /*!< SCB NSACR: CP11 Position */ +#define SCB_NSACR_CP11_Msk (1UL << SCB_NSACR_CP11_Pos) /*!< SCB NSACR: CP11 Mask */ + +#define SCB_NSACR_CP10_Pos 10U /*!< SCB NSACR: CP10 Position */ +#define SCB_NSACR_CP10_Msk (1UL << SCB_NSACR_CP10_Pos) /*!< SCB NSACR: CP10 Mask */ + +#define SCB_NSACR_CPn_Pos 0U /*!< SCB NSACR: CPn Position */ +#define SCB_NSACR_CPn_Msk (1UL /*<< SCB_NSACR_CPn_Pos*/) /*!< SCB NSACR: CPn Mask */ + +/* SCB Cache Level ID Register Definitions */ +#define SCB_CLIDR_LOUU_Pos 27U /*!< SCB CLIDR: LoUU Position */ +#define SCB_CLIDR_LOUU_Msk (7UL << SCB_CLIDR_LOUU_Pos) /*!< SCB CLIDR: LoUU Mask */ + +#define SCB_CLIDR_LOC_Pos 24U /*!< SCB CLIDR: LoC Position */ +#define SCB_CLIDR_LOC_Msk (7UL << SCB_CLIDR_LOC_Pos) /*!< SCB CLIDR: LoC Mask */ + +/* SCB Cache Type Register Definitions */ +#define SCB_CTR_FORMAT_Pos 29U /*!< SCB CTR: Format Position */ +#define SCB_CTR_FORMAT_Msk (7UL << SCB_CTR_FORMAT_Pos) /*!< SCB CTR: Format Mask */ + +#define SCB_CTR_CWG_Pos 24U /*!< SCB CTR: CWG Position */ +#define SCB_CTR_CWG_Msk (0xFUL << SCB_CTR_CWG_Pos) /*!< SCB CTR: CWG Mask */ + +#define SCB_CTR_ERG_Pos 20U /*!< SCB CTR: ERG Position */ +#define SCB_CTR_ERG_Msk (0xFUL << SCB_CTR_ERG_Pos) /*!< SCB CTR: ERG Mask */ + +#define SCB_CTR_DMINLINE_Pos 16U /*!< SCB CTR: DminLine Position */ +#define SCB_CTR_DMINLINE_Msk (0xFUL << SCB_CTR_DMINLINE_Pos) /*!< SCB CTR: DminLine Mask */ + +#define SCB_CTR_IMINLINE_Pos 0U /*!< SCB CTR: ImInLine Position */ +#define SCB_CTR_IMINLINE_Msk (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/) /*!< SCB CTR: ImInLine Mask */ + +/* SCB Cache Size ID Register Definitions */ +#define SCB_CCSIDR_WT_Pos 31U /*!< SCB CCSIDR: WT Position */ +#define SCB_CCSIDR_WT_Msk (1UL << SCB_CCSIDR_WT_Pos) /*!< SCB CCSIDR: WT Mask */ + +#define SCB_CCSIDR_WB_Pos 30U /*!< SCB CCSIDR: WB Position */ +#define SCB_CCSIDR_WB_Msk (1UL << SCB_CCSIDR_WB_Pos) /*!< SCB CCSIDR: WB Mask */ + +#define SCB_CCSIDR_RA_Pos 29U /*!< SCB CCSIDR: RA Position */ +#define SCB_CCSIDR_RA_Msk (1UL << SCB_CCSIDR_RA_Pos) /*!< SCB CCSIDR: RA Mask */ + +#define SCB_CCSIDR_WA_Pos 28U /*!< SCB CCSIDR: WA Position */ +#define SCB_CCSIDR_WA_Msk (1UL << SCB_CCSIDR_WA_Pos) /*!< SCB CCSIDR: WA Mask */ + +#define SCB_CCSIDR_NUMSETS_Pos 13U /*!< SCB CCSIDR: NumSets Position */ +#define SCB_CCSIDR_NUMSETS_Msk (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos) /*!< SCB CCSIDR: NumSets Mask */ + +#define SCB_CCSIDR_ASSOCIATIVITY_Pos 3U /*!< SCB CCSIDR: Associativity Position */ +#define SCB_CCSIDR_ASSOCIATIVITY_Msk (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos) /*!< SCB CCSIDR: Associativity Mask */ + +#define SCB_CCSIDR_LINESIZE_Pos 0U /*!< SCB CCSIDR: LineSize Position */ +#define SCB_CCSIDR_LINESIZE_Msk (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/) /*!< SCB CCSIDR: LineSize Mask */ + +/* SCB Cache Size Selection Register Definitions */ +#define SCB_CSSELR_LEVEL_Pos 1U /*!< SCB CSSELR: Level Position */ +#define SCB_CSSELR_LEVEL_Msk (7UL << SCB_CSSELR_LEVEL_Pos) /*!< SCB CSSELR: Level Mask */ + +#define SCB_CSSELR_IND_Pos 0U /*!< SCB CSSELR: InD Position */ +#define SCB_CSSELR_IND_Msk (1UL /*<< SCB_CSSELR_IND_Pos*/) /*!< SCB CSSELR: InD Mask */ + +/* SCB Software Triggered Interrupt Register Definitions */ +#define SCB_STIR_INTID_Pos 0U /*!< SCB STIR: INTID Position */ +#define SCB_STIR_INTID_Msk (0x1FFUL /*<< SCB_STIR_INTID_Pos*/) /*!< SCB STIR: INTID Mask */ + +/* SCB D-Cache Invalidate by Set-way Register Definitions */ +#define SCB_DCISW_WAY_Pos 30U /*!< SCB DCISW: Way Position */ +#define SCB_DCISW_WAY_Msk (3UL << SCB_DCISW_WAY_Pos) /*!< SCB DCISW: Way Mask */ + +#define SCB_DCISW_SET_Pos 5U /*!< SCB DCISW: Set Position */ +#define SCB_DCISW_SET_Msk (0x1FFUL << SCB_DCISW_SET_Pos) /*!< SCB DCISW: Set Mask */ + +/* SCB D-Cache Clean by Set-way Register Definitions */ +#define SCB_DCCSW_WAY_Pos 30U /*!< SCB DCCSW: Way Position */ +#define SCB_DCCSW_WAY_Msk (3UL << SCB_DCCSW_WAY_Pos) /*!< SCB DCCSW: Way Mask */ + +#define SCB_DCCSW_SET_Pos 5U /*!< SCB DCCSW: Set Position */ +#define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB DCCSW: Set Mask */ + +/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */ +#define SCB_DCCISW_WAY_Pos 30U /*!< SCB DCCISW: Way Position */ +#define SCB_DCCISW_WAY_Msk (3UL << SCB_DCCISW_WAY_Pos) /*!< SCB DCCISW: Way Mask */ + +#define SCB_DCCISW_SET_Pos 5U /*!< SCB DCCISW: Set Position */ +#define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos) /*!< SCB DCCISW: Set Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ + __IOM uint32_t CPPWR; /*!< Offset: 0x00C (R/W) Coprocessor Power Control Register */ +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** + \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __OM union + { + __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864U]; + __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15U]; + __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15U]; + __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[32U]; + uint32_t RESERVED4[43U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[1U]; + __IM uint32_t DEVARCH; /*!< Offset: 0xFBC (R/ ) ITM Device Architecture Register */ + uint32_t RESERVED6[4U]; + __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Stimulus Port Register Definitions */ +#define ITM_STIM_DISABLED_Pos 1U /*!< ITM STIM: DISABLED Position */ +#define ITM_STIM_DISABLED_Msk (0x1UL << ITM_STIM_DISABLED_Pos) /*!< ITM STIM: DISABLED Mask */ + +#define ITM_STIM_FIFOREADY_Pos 0U /*!< ITM STIM: FIFOREADY Position */ +#define ITM_STIM_FIFOREADY_Msk (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/) /*!< ITM STIM: FIFOREADY Mask */ + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TRACEBUSID_Pos 16U /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TRACEBUSID_Msk (0x7FUL << ITM_TCR_TRACEBUSID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPRESCALE_Pos 8U /*!< ITM TCR: TSPRESCALE Position */ +#define ITM_TCR_TSPRESCALE_Msk (3UL << ITM_TCR_TSPRESCALE_Pos) /*!< ITM TCR: TSPRESCALE Mask */ + +#define ITM_TCR_STALLENA_Pos 5U /*!< ITM TCR: STALLENA Position */ +#define ITM_TCR_STALLENA_Msk (1UL << ITM_TCR_STALLENA_Pos) /*!< ITM TCR: STALLENA Mask */ + +#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + uint32_t RESERVED3[1U]; + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED4[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + uint32_t RESERVED5[1U]; + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED6[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + uint32_t RESERVED7[1U]; + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ + uint32_t RESERVED8[1U]; + __IOM uint32_t COMP4; /*!< Offset: 0x060 (R/W) Comparator Register 4 */ + uint32_t RESERVED9[1U]; + __IOM uint32_t FUNCTION4; /*!< Offset: 0x068 (R/W) Function Register 4 */ + uint32_t RESERVED10[1U]; + __IOM uint32_t COMP5; /*!< Offset: 0x070 (R/W) Comparator Register 5 */ + uint32_t RESERVED11[1U]; + __IOM uint32_t FUNCTION5; /*!< Offset: 0x078 (R/W) Function Register 5 */ + uint32_t RESERVED12[1U]; + __IOM uint32_t COMP6; /*!< Offset: 0x080 (R/W) Comparator Register 6 */ + uint32_t RESERVED13[1U]; + __IOM uint32_t FUNCTION6; /*!< Offset: 0x088 (R/W) Function Register 6 */ + uint32_t RESERVED14[1U]; + __IOM uint32_t COMP7; /*!< Offset: 0x090 (R/W) Comparator Register 7 */ + uint32_t RESERVED15[1U]; + __IOM uint32_t FUNCTION7; /*!< Offset: 0x098 (R/W) Function Register 7 */ + uint32_t RESERVED16[1U]; + __IOM uint32_t COMP8; /*!< Offset: 0x0A0 (R/W) Comparator Register 8 */ + uint32_t RESERVED17[1U]; + __IOM uint32_t FUNCTION8; /*!< Offset: 0x0A8 (R/W) Function Register 8 */ + uint32_t RESERVED18[1U]; + __IOM uint32_t COMP9; /*!< Offset: 0x0B0 (R/W) Comparator Register 9 */ + uint32_t RESERVED19[1U]; + __IOM uint32_t FUNCTION9; /*!< Offset: 0x0B8 (R/W) Function Register 9 */ + uint32_t RESERVED20[1U]; + __IOM uint32_t COMP10; /*!< Offset: 0x0C0 (R/W) Comparator Register 10 */ + uint32_t RESERVED21[1U]; + __IOM uint32_t FUNCTION10; /*!< Offset: 0x0C8 (R/W) Function Register 10 */ + uint32_t RESERVED22[1U]; + __IOM uint32_t COMP11; /*!< Offset: 0x0D0 (R/W) Comparator Register 11 */ + uint32_t RESERVED23[1U]; + __IOM uint32_t FUNCTION11; /*!< Offset: 0x0D8 (R/W) Function Register 11 */ + uint32_t RESERVED24[1U]; + __IOM uint32_t COMP12; /*!< Offset: 0x0E0 (R/W) Comparator Register 12 */ + uint32_t RESERVED25[1U]; + __IOM uint32_t FUNCTION12; /*!< Offset: 0x0E8 (R/W) Function Register 12 */ + uint32_t RESERVED26[1U]; + __IOM uint32_t COMP13; /*!< Offset: 0x0F0 (R/W) Comparator Register 13 */ + uint32_t RESERVED27[1U]; + __IOM uint32_t FUNCTION13; /*!< Offset: 0x0F8 (R/W) Function Register 13 */ + uint32_t RESERVED28[1U]; + __IOM uint32_t COMP14; /*!< Offset: 0x100 (R/W) Comparator Register 14 */ + uint32_t RESERVED29[1U]; + __IOM uint32_t FUNCTION14; /*!< Offset: 0x108 (R/W) Function Register 14 */ + uint32_t RESERVED30[1U]; + __IOM uint32_t COMP15; /*!< Offset: 0x110 (R/W) Comparator Register 15 */ + uint32_t RESERVED31[1U]; + __IOM uint32_t FUNCTION15; /*!< Offset: 0x118 (R/W) Function Register 15 */ + uint32_t RESERVED32[934U]; + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R ) Lock Status Register */ + uint32_t RESERVED33[1U]; + __IM uint32_t DEVARCH; /*!< Offset: 0xFBC (R/ ) Device Architecture Register */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCDISS_Pos 23U /*!< DWT CTRL: CYCDISS Position */ +#define DWT_CTRL_CYCDISS_Msk (0x1UL << DWT_CTRL_CYCDISS_Pos) /*!< DWT CTRL: CYCDISS Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_ID_Pos 27U /*!< DWT FUNCTION: ID Position */ +#define DWT_FUNCTION_ID_Msk (0x1FUL << DWT_FUNCTION_ID_Pos) /*!< DWT FUNCTION: ID Mask */ + +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_ACTION_Pos 4U /*!< DWT FUNCTION: ACTION Position */ +#define DWT_FUNCTION_ACTION_Msk (0x1UL << DWT_FUNCTION_ACTION_Pos) /*!< DWT FUNCTION: ACTION Mask */ + +#define DWT_FUNCTION_MATCH_Pos 0U /*!< DWT FUNCTION: MATCH Position */ +#define DWT_FUNCTION_MATCH_Msk (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/) /*!< DWT FUNCTION: MATCH Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IOM uint32_t PSCR; /*!< Offset: 0x308 (R/W) Periodic Synchronization Control Register */ + uint32_t RESERVED3[759U]; + __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER Register */ + __IM uint32_t ITFTTD0; /*!< Offset: 0xEEC (R/ ) Integration Test FIFO Test Data 0 Register */ + __IOM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/W) Integration Test ATB Control Register 2 */ + uint32_t RESERVED4[1U]; + __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) Integration Test ATB Control Register 0 */ + __IM uint32_t ITFTTD1; /*!< Offset: 0xEFC (R/ ) Integration Test FIFO Test Data 1 Register */ + __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39U]; + __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8U]; + __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) Device Configuration Register */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) Device Type Identifier Register */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_FOnMan_Pos 6U /*!< TPI FFCR: FOnMan Position */ +#define TPI_FFCR_FOnMan_Msk (0x1UL << TPI_FFCR_FOnMan_Pos) /*!< TPI FFCR: FOnMan Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration Test FIFO Test Data 0 Register Definitions */ +#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos 29U /*!< TPI ITFTTD0: ATB Interface 2 ATVALIDPosition */ +#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk (0x3UL << TPI_ITFTTD0_ATB_IF2_ATVALID_Pos) /*!< TPI ITFTTD0: ATB Interface 2 ATVALID Mask */ + +#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos 27U /*!< TPI ITFTTD0: ATB Interface 2 byte count Position */ +#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk (0x3UL << TPI_ITFTTD0_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 2 byte count Mask */ + +#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos 26U /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Position */ +#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk (0x3UL << TPI_ITFTTD0_ATB_IF1_ATVALID_Pos) /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Mask */ + +#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos 24U /*!< TPI ITFTTD0: ATB Interface 1 byte count Position */ +#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk (0x3UL << TPI_ITFTTD0_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 1 byte countt Mask */ + +#define TPI_ITFTTD0_ATB_IF1_data2_Pos 16U /*!< TPI ITFTTD0: ATB Interface 1 data2 Position */ +#define TPI_ITFTTD0_ATB_IF1_data2_Msk (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos) /*!< TPI ITFTTD0: ATB Interface 1 data2 Mask */ + +#define TPI_ITFTTD0_ATB_IF1_data1_Pos 8U /*!< TPI ITFTTD0: ATB Interface 1 data1 Position */ +#define TPI_ITFTTD0_ATB_IF1_data1_Msk (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos) /*!< TPI ITFTTD0: ATB Interface 1 data1 Mask */ + +#define TPI_ITFTTD0_ATB_IF1_data0_Pos 0U /*!< TPI ITFTTD0: ATB Interface 1 data0 Position */ +#define TPI_ITFTTD0_ATB_IF1_data0_Msk (0xFFUL /*<< TPI_ITFTTD0_ATB_IF1_data0_Pos*/) /*!< TPI ITFTTD0: ATB Interface 1 data0 Mask */ + +/* TPI Integration Test ATB Control Register 2 Register Definitions */ +#define TPI_ITATBCTR2_AFVALID2S_Pos 1U /*!< TPI ITATBCTR2: AFVALID2S Position */ +#define TPI_ITATBCTR2_AFVALID2S_Msk (0x1UL << TPI_ITATBCTR2_AFVALID2S_Pos) /*!< TPI ITATBCTR2: AFVALID2SS Mask */ + +#define TPI_ITATBCTR2_AFVALID1S_Pos 1U /*!< TPI ITATBCTR2: AFVALID1S Position */ +#define TPI_ITATBCTR2_AFVALID1S_Msk (0x1UL << TPI_ITATBCTR2_AFVALID1S_Pos) /*!< TPI ITATBCTR2: AFVALID1SS Mask */ + +#define TPI_ITATBCTR2_ATREADY2S_Pos 0U /*!< TPI ITATBCTR2: ATREADY2S Position */ +#define TPI_ITATBCTR2_ATREADY2S_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY2S_Pos*/) /*!< TPI ITATBCTR2: ATREADY2S Mask */ + +#define TPI_ITATBCTR2_ATREADY1S_Pos 0U /*!< TPI ITATBCTR2: ATREADY1S Position */ +#define TPI_ITATBCTR2_ATREADY1S_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY1S_Pos*/) /*!< TPI ITATBCTR2: ATREADY1S Mask */ + +/* TPI Integration Test FIFO Test Data 1 Register Definitions */ +#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos 29U /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Position */ +#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk (0x3UL << TPI_ITFTTD1_ATB_IF2_ATVALID_Pos) /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Mask */ + +#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos 27U /*!< TPI ITFTTD1: ATB Interface 2 byte count Position */ +#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk (0x3UL << TPI_ITFTTD1_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 2 byte count Mask */ + +#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos 26U /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Position */ +#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk (0x3UL << TPI_ITFTTD1_ATB_IF1_ATVALID_Pos) /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Mask */ + +#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos 24U /*!< TPI ITFTTD1: ATB Interface 1 byte count Position */ +#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk (0x3UL << TPI_ITFTTD1_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 1 byte countt Mask */ + +#define TPI_ITFTTD1_ATB_IF2_data2_Pos 16U /*!< TPI ITFTTD1: ATB Interface 2 data2 Position */ +#define TPI_ITFTTD1_ATB_IF2_data2_Msk (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos) /*!< TPI ITFTTD1: ATB Interface 2 data2 Mask */ + +#define TPI_ITFTTD1_ATB_IF2_data1_Pos 8U /*!< TPI ITFTTD1: ATB Interface 2 data1 Position */ +#define TPI_ITFTTD1_ATB_IF2_data1_Msk (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos) /*!< TPI ITFTTD1: ATB Interface 2 data1 Mask */ + +#define TPI_ITFTTD1_ATB_IF2_data0_Pos 0U /*!< TPI ITFTTD1: ATB Interface 2 data0 Position */ +#define TPI_ITFTTD1_ATB_IF2_data0_Msk (0xFFUL /*<< TPI_ITFTTD1_ATB_IF2_data0_Pos*/) /*!< TPI ITFTTD1: ATB Interface 2 data0 Mask */ + +/* TPI Integration Test ATB Control Register 0 Definitions */ +#define TPI_ITATBCTR0_AFVALID2S_Pos 1U /*!< TPI ITATBCTR0: AFVALID2S Position */ +#define TPI_ITATBCTR0_AFVALID2S_Msk (0x1UL << TPI_ITATBCTR0_AFVALID2S_Pos) /*!< TPI ITATBCTR0: AFVALID2SS Mask */ + +#define TPI_ITATBCTR0_AFVALID1S_Pos 1U /*!< TPI ITATBCTR0: AFVALID1S Position */ +#define TPI_ITATBCTR0_AFVALID1S_Msk (0x1UL << TPI_ITATBCTR0_AFVALID1S_Pos) /*!< TPI ITATBCTR0: AFVALID1SS Mask */ + +#define TPI_ITATBCTR0_ATREADY2S_Pos 0U /*!< TPI ITATBCTR0: ATREADY2S Position */ +#define TPI_ITATBCTR0_ATREADY2S_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY2S_Pos*/) /*!< TPI ITATBCTR0: ATREADY2S Mask */ + +#define TPI_ITATBCTR0_ATREADY1S_Pos 0U /*!< TPI ITATBCTR0: ATREADY1S Position */ +#define TPI_ITATBCTR0_ATREADY1S_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY1S_Pos*/) /*!< TPI ITATBCTR0: ATREADY1S Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_FIFOSZ_Pos 6U /*!< TPI DEVID: FIFOSZ Position */ +#define TPI_DEVID_FIFOSZ_Msk (0x7UL << TPI_DEVID_FIFOSZ_Pos) /*!< TPI DEVID: FIFOSZ Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x3FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register */ + __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Region Base Address Register Alias 1 */ + __IOM uint32_t RLAR_A1; /*!< Offset: 0x018 (R/W) MPU Region Limit Address Register Alias 1 */ + __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Region Base Address Register Alias 2 */ + __IOM uint32_t RLAR_A2; /*!< Offset: 0x020 (R/W) MPU Region Limit Address Register Alias 2 */ + __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Region Base Address Register Alias 3 */ + __IOM uint32_t RLAR_A3; /*!< Offset: 0x028 (R/W) MPU Region Limit Address Register Alias 3 */ + uint32_t RESERVED0[1]; + union { + __IOM uint32_t MAIR[2]; + struct { + __IOM uint32_t MAIR0; /*!< Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 */ + __IOM uint32_t MAIR1; /*!< Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 */ + }; + }; +} MPU_Type; + +#define MPU_TYPE_RALIASES 4U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_BASE_Pos 5U /*!< MPU RBAR: BASE Position */ +#define MPU_RBAR_BASE_Msk (0x7FFFFFFUL << MPU_RBAR_BASE_Pos) /*!< MPU RBAR: BASE Mask */ + +#define MPU_RBAR_SH_Pos 3U /*!< MPU RBAR: SH Position */ +#define MPU_RBAR_SH_Msk (0x3UL << MPU_RBAR_SH_Pos) /*!< MPU RBAR: SH Mask */ + +#define MPU_RBAR_AP_Pos 1U /*!< MPU RBAR: AP Position */ +#define MPU_RBAR_AP_Msk (0x3UL << MPU_RBAR_AP_Pos) /*!< MPU RBAR: AP Mask */ + +#define MPU_RBAR_XN_Pos 0U /*!< MPU RBAR: XN Position */ +#define MPU_RBAR_XN_Msk (01UL /*<< MPU_RBAR_XN_Pos*/) /*!< MPU RBAR: XN Mask */ + +/* MPU Region Limit Address Register Definitions */ +#define MPU_RLAR_LIMIT_Pos 5U /*!< MPU RLAR: LIMIT Position */ +#define MPU_RLAR_LIMIT_Msk (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos) /*!< MPU RLAR: LIMIT Mask */ + +#define MPU_RLAR_AttrIndx_Pos 1U /*!< MPU RLAR: AttrIndx Position */ +#define MPU_RLAR_AttrIndx_Msk (0x7UL << MPU_RLAR_AttrIndx_Pos) /*!< MPU RLAR: AttrIndx Mask */ + +#define MPU_RLAR_EN_Pos 0U /*!< MPU RLAR: Region enable bit Position */ +#define MPU_RLAR_EN_Msk (1UL /*<< MPU_RLAR_EN_Pos*/) /*!< MPU RLAR: Region enable bit Disable Mask */ + +/* MPU Memory Attribute Indirection Register 0 Definitions */ +#define MPU_MAIR0_Attr3_Pos 24U /*!< MPU MAIR0: Attr3 Position */ +#define MPU_MAIR0_Attr3_Msk (0xFFUL << MPU_MAIR0_Attr3_Pos) /*!< MPU MAIR0: Attr3 Mask */ + +#define MPU_MAIR0_Attr2_Pos 16U /*!< MPU MAIR0: Attr2 Position */ +#define MPU_MAIR0_Attr2_Msk (0xFFUL << MPU_MAIR0_Attr2_Pos) /*!< MPU MAIR0: Attr2 Mask */ + +#define MPU_MAIR0_Attr1_Pos 8U /*!< MPU MAIR0: Attr1 Position */ +#define MPU_MAIR0_Attr1_Msk (0xFFUL << MPU_MAIR0_Attr1_Pos) /*!< MPU MAIR0: Attr1 Mask */ + +#define MPU_MAIR0_Attr0_Pos 0U /*!< MPU MAIR0: Attr0 Position */ +#define MPU_MAIR0_Attr0_Msk (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/) /*!< MPU MAIR0: Attr0 Mask */ + +/* MPU Memory Attribute Indirection Register 1 Definitions */ +#define MPU_MAIR1_Attr7_Pos 24U /*!< MPU MAIR1: Attr7 Position */ +#define MPU_MAIR1_Attr7_Msk (0xFFUL << MPU_MAIR1_Attr7_Pos) /*!< MPU MAIR1: Attr7 Mask */ + +#define MPU_MAIR1_Attr6_Pos 16U /*!< MPU MAIR1: Attr6 Position */ +#define MPU_MAIR1_Attr6_Msk (0xFFUL << MPU_MAIR1_Attr6_Pos) /*!< MPU MAIR1: Attr6 Mask */ + +#define MPU_MAIR1_Attr5_Pos 8U /*!< MPU MAIR1: Attr5 Position */ +#define MPU_MAIR1_Attr5_Msk (0xFFUL << MPU_MAIR1_Attr5_Pos) /*!< MPU MAIR1: Attr5 Mask */ + +#define MPU_MAIR1_Attr4_Pos 0U /*!< MPU MAIR1: Attr4 Position */ +#define MPU_MAIR1_Attr4_Msk (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/) /*!< MPU MAIR1: Attr4 Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SAU Security Attribution Unit (SAU) + \brief Type definitions for the Security Attribution Unit (SAU) + @{ + */ + +/** + \brief Structure type to access the Security Attribution Unit (SAU). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SAU Control Register */ + __IM uint32_t TYPE; /*!< Offset: 0x004 (R/ ) SAU Type Register */ +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) SAU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) SAU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register */ +#else + uint32_t RESERVED0[3]; +#endif + __IOM uint32_t SFSR; /*!< Offset: 0x014 (R/W) Secure Fault Status Register */ + __IOM uint32_t SFAR; /*!< Offset: 0x018 (R/W) Secure Fault Address Register */ +} SAU_Type; + +/* SAU Control Register Definitions */ +#define SAU_CTRL_ALLNS_Pos 1U /*!< SAU CTRL: ALLNS Position */ +#define SAU_CTRL_ALLNS_Msk (1UL << SAU_CTRL_ALLNS_Pos) /*!< SAU CTRL: ALLNS Mask */ + +#define SAU_CTRL_ENABLE_Pos 0U /*!< SAU CTRL: ENABLE Position */ +#define SAU_CTRL_ENABLE_Msk (1UL /*<< SAU_CTRL_ENABLE_Pos*/) /*!< SAU CTRL: ENABLE Mask */ + +/* SAU Type Register Definitions */ +#define SAU_TYPE_SREGION_Pos 0U /*!< SAU TYPE: SREGION Position */ +#define SAU_TYPE_SREGION_Msk (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/) /*!< SAU TYPE: SREGION Mask */ + +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) +/* SAU Region Number Register Definitions */ +#define SAU_RNR_REGION_Pos 0U /*!< SAU RNR: REGION Position */ +#define SAU_RNR_REGION_Msk (0xFFUL /*<< SAU_RNR_REGION_Pos*/) /*!< SAU RNR: REGION Mask */ + +/* SAU Region Base Address Register Definitions */ +#define SAU_RBAR_BADDR_Pos 5U /*!< SAU RBAR: BADDR Position */ +#define SAU_RBAR_BADDR_Msk (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos) /*!< SAU RBAR: BADDR Mask */ + +/* SAU Region Limit Address Register Definitions */ +#define SAU_RLAR_LADDR_Pos 5U /*!< SAU RLAR: LADDR Position */ +#define SAU_RLAR_LADDR_Msk (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos) /*!< SAU RLAR: LADDR Mask */ + +#define SAU_RLAR_NSC_Pos 1U /*!< SAU RLAR: NSC Position */ +#define SAU_RLAR_NSC_Msk (1UL << SAU_RLAR_NSC_Pos) /*!< SAU RLAR: NSC Mask */ + +#define SAU_RLAR_ENABLE_Pos 0U /*!< SAU RLAR: ENABLE Position */ +#define SAU_RLAR_ENABLE_Msk (1UL /*<< SAU_RLAR_ENABLE_Pos*/) /*!< SAU RLAR: ENABLE Mask */ + +#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */ + +/* Secure Fault Status Register Definitions */ +#define SAU_SFSR_LSERR_Pos 7U /*!< SAU SFSR: LSERR Position */ +#define SAU_SFSR_LSERR_Msk (1UL << SAU_SFSR_LSERR_Pos) /*!< SAU SFSR: LSERR Mask */ + +#define SAU_SFSR_SFARVALID_Pos 6U /*!< SAU SFSR: SFARVALID Position */ +#define SAU_SFSR_SFARVALID_Msk (1UL << SAU_SFSR_SFARVALID_Pos) /*!< SAU SFSR: SFARVALID Mask */ + +#define SAU_SFSR_LSPERR_Pos 5U /*!< SAU SFSR: LSPERR Position */ +#define SAU_SFSR_LSPERR_Msk (1UL << SAU_SFSR_LSPERR_Pos) /*!< SAU SFSR: LSPERR Mask */ + +#define SAU_SFSR_INVTRAN_Pos 4U /*!< SAU SFSR: INVTRAN Position */ +#define SAU_SFSR_INVTRAN_Msk (1UL << SAU_SFSR_INVTRAN_Pos) /*!< SAU SFSR: INVTRAN Mask */ + +#define SAU_SFSR_AUVIOL_Pos 3U /*!< SAU SFSR: AUVIOL Position */ +#define SAU_SFSR_AUVIOL_Msk (1UL << SAU_SFSR_AUVIOL_Pos) /*!< SAU SFSR: AUVIOL Mask */ + +#define SAU_SFSR_INVER_Pos 2U /*!< SAU SFSR: INVER Position */ +#define SAU_SFSR_INVER_Msk (1UL << SAU_SFSR_INVER_Pos) /*!< SAU SFSR: INVER Mask */ + +#define SAU_SFSR_INVIS_Pos 1U /*!< SAU SFSR: INVIS Position */ +#define SAU_SFSR_INVIS_Msk (1UL << SAU_SFSR_INVIS_Pos) /*!< SAU SFSR: INVIS Mask */ + +#define SAU_SFSR_INVEP_Pos 0U /*!< SAU SFSR: INVEP Position */ +#define SAU_SFSR_INVEP_Msk (1UL /*<< SAU_SFSR_INVEP_Pos*/) /*!< SAU SFSR: INVEP Mask */ + +/*@} end of group CMSIS_SAU */ +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_FPU Floating Point Unit (FPU) + \brief Type definitions for the Floating Point Unit (FPU) + @{ + */ + +/** + \brief Structure type to access the Floating Point Unit (FPU). + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IOM uint32_t FPCCR; /*!< Offset: 0x004 (R/W) Floating-Point Context Control Register */ + __IOM uint32_t FPCAR; /*!< Offset: 0x008 (R/W) Floating-Point Context Address Register */ + __IOM uint32_t FPDSCR; /*!< Offset: 0x00C (R/W) Floating-Point Default Status Control Register */ + __IM uint32_t MVFR0; /*!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x014 (R/ ) Media and FP Feature Register 1 */ +} FPU_Type; + +/* Floating-Point Context Control Register Definitions */ +#define FPU_FPCCR_ASPEN_Pos 31U /*!< FPCCR: ASPEN bit Position */ +#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) /*!< FPCCR: ASPEN bit Mask */ + +#define FPU_FPCCR_LSPEN_Pos 30U /*!< FPCCR: LSPEN Position */ +#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */ + +#define FPU_FPCCR_LSPENS_Pos 29U /*!< FPCCR: LSPENS Position */ +#define FPU_FPCCR_LSPENS_Msk (1UL << FPU_FPCCR_LSPENS_Pos) /*!< FPCCR: LSPENS bit Mask */ + +#define FPU_FPCCR_CLRONRET_Pos 28U /*!< FPCCR: CLRONRET Position */ +#define FPU_FPCCR_CLRONRET_Msk (1UL << FPU_FPCCR_CLRONRET_Pos) /*!< FPCCR: CLRONRET bit Mask */ + +#define FPU_FPCCR_CLRONRETS_Pos 27U /*!< FPCCR: CLRONRETS Position */ +#define FPU_FPCCR_CLRONRETS_Msk (1UL << FPU_FPCCR_CLRONRETS_Pos) /*!< FPCCR: CLRONRETS bit Mask */ + +#define FPU_FPCCR_TS_Pos 26U /*!< FPCCR: TS Position */ +#define FPU_FPCCR_TS_Msk (1UL << FPU_FPCCR_TS_Pos) /*!< FPCCR: TS bit Mask */ + +#define FPU_FPCCR_UFRDY_Pos 10U /*!< FPCCR: UFRDY Position */ +#define FPU_FPCCR_UFRDY_Msk (1UL << FPU_FPCCR_UFRDY_Pos) /*!< FPCCR: UFRDY bit Mask */ + +#define FPU_FPCCR_SPLIMVIOL_Pos 9U /*!< FPCCR: SPLIMVIOL Position */ +#define FPU_FPCCR_SPLIMVIOL_Msk (1UL << FPU_FPCCR_SPLIMVIOL_Pos) /*!< FPCCR: SPLIMVIOL bit Mask */ + +#define FPU_FPCCR_MONRDY_Pos 8U /*!< FPCCR: MONRDY Position */ +#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) /*!< FPCCR: MONRDY bit Mask */ + +#define FPU_FPCCR_SFRDY_Pos 7U /*!< FPCCR: SFRDY Position */ +#define FPU_FPCCR_SFRDY_Msk (1UL << FPU_FPCCR_SFRDY_Pos) /*!< FPCCR: SFRDY bit Mask */ + +#define FPU_FPCCR_BFRDY_Pos 6U /*!< FPCCR: BFRDY Position */ +#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) /*!< FPCCR: BFRDY bit Mask */ + +#define FPU_FPCCR_MMRDY_Pos 5U /*!< FPCCR: MMRDY Position */ +#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) /*!< FPCCR: MMRDY bit Mask */ + +#define FPU_FPCCR_HFRDY_Pos 4U /*!< FPCCR: HFRDY Position */ +#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) /*!< FPCCR: HFRDY bit Mask */ + +#define FPU_FPCCR_THREAD_Pos 3U /*!< FPCCR: processor mode bit Position */ +#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) /*!< FPCCR: processor mode active bit Mask */ + +#define FPU_FPCCR_S_Pos 2U /*!< FPCCR: Security status of the FP context bit Position */ +#define FPU_FPCCR_S_Msk (1UL << FPU_FPCCR_S_Pos) /*!< FPCCR: Security status of the FP context bit Mask */ + +#define FPU_FPCCR_USER_Pos 1U /*!< FPCCR: privilege level bit Position */ +#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) /*!< FPCCR: privilege level bit Mask */ + +#define FPU_FPCCR_LSPACT_Pos 0U /*!< FPCCR: Lazy state preservation active bit Position */ +#define FPU_FPCCR_LSPACT_Msk (1UL /*<< FPU_FPCCR_LSPACT_Pos*/) /*!< FPCCR: Lazy state preservation active bit Mask */ + +/* Floating-Point Context Address Register Definitions */ +#define FPU_FPCAR_ADDRESS_Pos 3U /*!< FPCAR: ADDRESS bit Position */ +#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) /*!< FPCAR: ADDRESS bit Mask */ + +/* Floating-Point Default Status Control Register Definitions */ +#define FPU_FPDSCR_AHP_Pos 26U /*!< FPDSCR: AHP bit Position */ +#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) /*!< FPDSCR: AHP bit Mask */ + +#define FPU_FPDSCR_DN_Pos 25U /*!< FPDSCR: DN bit Position */ +#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) /*!< FPDSCR: DN bit Mask */ + +#define FPU_FPDSCR_FZ_Pos 24U /*!< FPDSCR: FZ bit Position */ +#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) /*!< FPDSCR: FZ bit Mask */ + +#define FPU_FPDSCR_RMode_Pos 22U /*!< FPDSCR: RMode bit Position */ +#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) /*!< FPDSCR: RMode bit Mask */ + +/* Media and FP Feature Register 0 Definitions */ +#define FPU_MVFR0_FP_rounding_modes_Pos 28U /*!< MVFR0: FP rounding modes bits Position */ +#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) /*!< MVFR0: FP rounding modes bits Mask */ + +#define FPU_MVFR0_Short_vectors_Pos 24U /*!< MVFR0: Short vectors bits Position */ +#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) /*!< MVFR0: Short vectors bits Mask */ + +#define FPU_MVFR0_Square_root_Pos 20U /*!< MVFR0: Square root bits Position */ +#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) /*!< MVFR0: Square root bits Mask */ + +#define FPU_MVFR0_Divide_Pos 16U /*!< MVFR0: Divide bits Position */ +#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) /*!< MVFR0: Divide bits Mask */ + +#define FPU_MVFR0_FP_excep_trapping_Pos 12U /*!< MVFR0: FP exception trapping bits Position */ +#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) /*!< MVFR0: FP exception trapping bits Mask */ + +#define FPU_MVFR0_Double_precision_Pos 8U /*!< MVFR0: Double-precision bits Position */ +#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) /*!< MVFR0: Double-precision bits Mask */ + +#define FPU_MVFR0_Single_precision_Pos 4U /*!< MVFR0: Single-precision bits Position */ +#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) /*!< MVFR0: Single-precision bits Mask */ + +#define FPU_MVFR0_A_SIMD_registers_Pos 0U /*!< MVFR0: A_SIMD registers bits Position */ +#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/) /*!< MVFR0: A_SIMD registers bits Mask */ + +/* Media and FP Feature Register 1 Definitions */ +#define FPU_MVFR1_FP_fused_MAC_Pos 28U /*!< MVFR1: FP fused MAC bits Position */ +#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) /*!< MVFR1: FP fused MAC bits Mask */ + +#define FPU_MVFR1_FP_HPFP_Pos 24U /*!< MVFR1: FP HPFP bits Position */ +#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) /*!< MVFR1: FP HPFP bits Mask */ + +#define FPU_MVFR1_D_NaN_mode_Pos 4U /*!< MVFR1: D_NaN mode bits Position */ +#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) /*!< MVFR1: D_NaN mode bits Mask */ + +#define FPU_MVFR1_FtZ_mode_Pos 0U /*!< MVFR1: FtZ mode bits Position */ +#define FPU_MVFR1_FtZ_mode_Msk (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/) /*!< MVFR1: FtZ mode bits Mask */ + +/*@} end of group CMSIS_FPU */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ + uint32_t RESERVED4[1U]; + __IOM uint32_t DAUTHCTRL; /*!< Offset: 0x014 (R/W) Debug Authentication Control Register */ + __IOM uint32_t DSCSR; /*!< Offset: 0x018 (R/W) Debug Security Control and Status Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESTART_ST_Pos 26U /*!< CoreDebug DHCSR: S_RESTART_ST Position */ +#define CoreDebug_DHCSR_S_RESTART_ST_Msk (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos) /*!< CoreDebug DHCSR: S_RESTART_ST Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register Definitions */ +#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/* Debug Authentication Control Register Definitions */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos 3U /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */ + +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos 2U /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos) /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */ + +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos 1U /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */ +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */ + +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos 0U /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */ + +/* Debug Security Control and Status Register Definitions */ +#define CoreDebug_DSCSR_CDS_Pos 16U /*!< CoreDebug DSCSR: CDS Position */ +#define CoreDebug_DSCSR_CDS_Msk (1UL << CoreDebug_DSCSR_CDS_Pos) /*!< CoreDebug DSCSR: CDS Mask */ + +#define CoreDebug_DSCSR_SBRSEL_Pos 1U /*!< CoreDebug DSCSR: SBRSEL Position */ +#define CoreDebug_DSCSR_SBRSEL_Msk (1UL << CoreDebug_DSCSR_SBRSEL_Pos) /*!< CoreDebug DSCSR: SBRSEL Mask */ + +#define CoreDebug_DSCSR_SBRSELEN_Pos 0U /*!< CoreDebug DSCSR: SBRSELEN Position */ +#define CoreDebug_DSCSR_SBRSELEN_Msk (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/) /*!< CoreDebug DSCSR: SBRSELEN Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ + #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ + #define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ + #define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ + #define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ + #define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ + #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ + #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ + #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + + #define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ + #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ + #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ + #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + #define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ + #define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ + #define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ + #define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE ) /*!< Core Debug configuration struct */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ + #endif + + #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SAU_BASE (SCS_BASE + 0x0DD0UL) /*!< Security Attribution Unit */ + #define SAU ((SAU_Type *) SAU_BASE ) /*!< Security Attribution Unit */ + #endif + + #define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */ + #define FPU ((FPU_Type *) FPU_BASE ) /*!< Floating Point Unit */ + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SCS_BASE_NS (0xE002E000UL) /*!< System Control Space Base Address (non-secure address space) */ + #define CoreDebug_BASE_NS (0xE002EDF0UL) /*!< Core Debug Base Address (non-secure address space) */ + #define SysTick_BASE_NS (SCS_BASE_NS + 0x0010UL) /*!< SysTick Base Address (non-secure address space) */ + #define NVIC_BASE_NS (SCS_BASE_NS + 0x0100UL) /*!< NVIC Base Address (non-secure address space) */ + #define SCB_BASE_NS (SCS_BASE_NS + 0x0D00UL) /*!< System Control Block Base Address (non-secure address space) */ + + #define SCnSCB_NS ((SCnSCB_Type *) SCS_BASE_NS ) /*!< System control Register not in SCB(non-secure address space) */ + #define SCB_NS ((SCB_Type *) SCB_BASE_NS ) /*!< SCB configuration struct (non-secure address space) */ + #define SysTick_NS ((SysTick_Type *) SysTick_BASE_NS ) /*!< SysTick configuration struct (non-secure address space) */ + #define NVIC_NS ((NVIC_Type *) NVIC_BASE_NS ) /*!< NVIC configuration struct (non-secure address space) */ + #define CoreDebug_NS ((CoreDebug_Type *) CoreDebug_BASE_NS) /*!< Core Debug configuration struct (non-secure address space) */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE_NS (SCS_BASE_NS + 0x0D90UL) /*!< Memory Protection Unit (non-secure address space) */ + #define MPU_NS ((MPU_Type *) MPU_BASE_NS ) /*!< Memory Protection Unit (non-secure address space) */ + #endif + + #define FPU_BASE_NS (SCS_BASE_NS + 0x0F30UL) /*!< Floating Point Unit (non-secure address space) */ + #define FPU_NS ((FPU_Type *) FPU_BASE_NS ) /*!< Floating Point Unit (non-secure address space) */ + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* Special LR values for Secure/Non-Secure call handling and exception handling */ + +/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS */ +#define FNC_RETURN (0xFEFFFFFFUL) /* bit [0] ignored when processing a branch */ + +/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */ +#define EXC_RETURN_PREFIX (0xFF000000UL) /* bits [31:24] set to indicate an EXC_RETURN value */ +#define EXC_RETURN_S (0x00000040UL) /* bit [6] stack used to push registers: 0=Non-secure 1=Secure */ +#define EXC_RETURN_DCRS (0x00000020UL) /* bit [5] stacking rules for called registers: 0=skipped 1=saved */ +#define EXC_RETURN_FTYPE (0x00000010UL) /* bit [4] allocate stack for floating-point context: 0=done 1=skipped */ +#define EXC_RETURN_MODE (0x00000008UL) /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode */ +#define EXC_RETURN_SPSEL (0x00000004UL) /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP */ +#define EXC_RETURN_ES (0x00000001UL) /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */ + +/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking */ +#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) /* Value for processors with floating-point extension: */ +#define EXC_INTEGRITY_SIGNATURE (0xFEFA125AUL) /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE */ +#else +#define EXC_INTEGRITY_SIGNATURE (0xFEFA125BUL) /* Value for processors without floating-point extension */ +#endif + + +/** + \brief Set Priority Grouping + \details Sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ + SCB->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping + \details Reads the priority grouping field from the NVIC Interrupt Controller. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) +{ + return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Get Interrupt Target State + \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + \return 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Target State + \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |= ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Clear Interrupt Target State + \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IPR[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; + __DSB(); +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Set Priority Grouping (non-secure) + \details Sets the non-secure priority grouping field when in secure state using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB_NS->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ + SCB_NS->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping (non-secure) + \details Reads the priority grouping field from the non-secure NVIC when in secure state. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void) +{ + return ((uint32_t)((SCB_NS->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt (non-secure) + \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status (non-secure) + \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt (non-secure) + \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Pending Interrupt (non-secure) + \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt (non-secure) + \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt (non-secure) + \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt (non-secure) + \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority (non-secure) + \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every non-secure processor exception. + */ +__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->IPR[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority (non-secure) + \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_NVICFunctions */ + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv8.h" + +#endif + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + uint32_t mvfr0; + + mvfr0 = FPU->MVFR0; + if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U) + { + return 2U; /* Double + Single precision FPU */ + } + else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U) + { + return 1U; /* Single precision FPU */ + } + else + { + return 0U; /* No FPU */ + } +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ########################## SAU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SAUFunctions SAU Functions + \brief Functions that configure the SAU. + @{ + */ + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + +/** + \brief Enable SAU + \details Enables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Enable(void) +{ + SAU->CTRL |= (SAU_CTRL_ENABLE_Msk); +} + + + +/** + \brief Disable SAU + \details Disables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Disable(void) +{ + SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk); +} + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_SAUFunctions */ + + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief System Tick Configuration (non-secure) + \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function TZ_SysTick_Config_NS is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + + */ +__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick_NS->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick_NS->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick_NS->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** + \brief ITM Send Character + \details Transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + \param [in] ch Character to transmit. + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ + ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0U].u32 == 0UL) + { + __NOP(); + } + ITM->PORT[0U].u8 = (uint8_t)ch; + } + return (ch); +} + + +/** + \brief ITM Receive Character + \details Inputs a character via the external variable \ref ITM_RxBuffer. + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) +{ + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) + { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** + \brief ITM Check Character + \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) +{ + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) + { + return (0); /* no character available */ + } + else + { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM33_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/RealOne/Drivers/CMSIS/Include/core_cm35p.h b/RealOne/Drivers/CMSIS/Include/core_cm35p.h new file mode 100644 index 0000000..5579c82 --- /dev/null +++ b/RealOne/Drivers/CMSIS/Include/core_cm35p.h @@ -0,0 +1,2910 @@ +/**************************************************************************//** + * @file core_cm35p.h + * @brief CMSIS Cortex-M35P Core Peripheral Access Layer Header File + * @version V1.0.0 + * @date 12. November 2018 + ******************************************************************************/ +/* + * Copyright (c) 2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM35P_H_GENERIC +#define __CORE_CM35P_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_M35P + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS CM35P definitions */ +#define __CM35P_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __CM35P_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __CM35P_CMSIS_VERSION ((__CM35P_CMSIS_VERSION_MAIN << 16U) | \ + __CM35P_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (35U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions. +*/ +#if defined ( __CC_ARM ) + #if defined (__TARGET_FPU_VFP) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U) + #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined (__ARM_FP) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U) + #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U) + #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __ICCARM__ ) + #if defined (__ARMVFP__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U) + #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __TI_ARM__ ) + #if defined (__TI_VFP_SUPPORT__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __TASKING__ ) + #if defined (__FPU_VFP__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM35P_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM35P_H_DEPENDANT +#define __CORE_CM35P_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM35P_REV + #define __CM35P_REV 0x0000U + #warning "__CM35P_REV not defined in device header file; using default!" + #endif + + #ifndef __FPU_PRESENT + #define __FPU_PRESENT 0U + #warning "__FPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __SAUREGION_PRESENT + #define __SAUREGION_PRESENT 0U + #warning "__SAUREGION_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __DSP_PRESENT + #define __DSP_PRESENT 0U + #warning "__DSP_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 3U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex_M35P */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + - Core SAU Register + - Core FPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + +#define APSR_Q_Pos 27U /*!< APSR: Q Position */ +#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ + +#define APSR_GE_Pos 16U /*!< APSR: GE Position */ +#define APSR_GE_Msk (0xFUL << APSR_GE_Pos) /*!< APSR: GE Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:7; /*!< bit: 9..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ +#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ + +#define xPSR_IT_Pos 25U /*!< xPSR: IT Position */ +#define xPSR_IT_Msk (3UL << xPSR_IT_Pos) /*!< xPSR: IT Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_GE_Pos 16U /*!< xPSR: GE Position */ +#define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos) /*!< xPSR: GE Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack-pointer select */ + uint32_t FPCA:1; /*!< bit: 2 Floating-point context active */ + uint32_t SFPA:1; /*!< bit: 3 Secure floating-point active */ + uint32_t _reserved1:28; /*!< bit: 4..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SFPA_Pos 3U /*!< CONTROL: SFPA Position */ +#define CONTROL_SFPA_Msk (1UL << CONTROL_SFPA_Pos) /*!< CONTROL: SFPA Mask */ + +#define CONTROL_FPCA_Pos 2U /*!< CONTROL: FPCA Position */ +#define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) /*!< CONTROL: FPCA Mask */ + +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[16U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[16U]; + __IOM uint32_t ICER[16U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[16U]; + __IOM uint32_t ISPR[16U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[16U]; + __IOM uint32_t ICPR[16U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[16U]; + __IOM uint32_t IABR[16U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[16U]; + __IOM uint32_t ITNS[16U]; /*!< Offset: 0x280 (R/W) Interrupt Non-Secure State Register */ + uint32_t RESERVED5[16U]; + __IOM uint8_t IPR[496U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED6[580U]; + __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IOM uint8_t SHPR[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __IM uint32_t ID_PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __IM uint32_t ID_DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __IM uint32_t ID_ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __IM uint32_t ID_MMFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __IM uint32_t ID_ISAR[6U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + __IM uint32_t CLIDR; /*!< Offset: 0x078 (R/ ) Cache Level ID register */ + __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ + __IM uint32_t CCSIDR; /*!< Offset: 0x080 (R/ ) Cache Size ID Register */ + __IOM uint32_t CSSELR; /*!< Offset: 0x084 (R/W) Cache Size Selection Register */ + __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ + __IOM uint32_t NSACR; /*!< Offset: 0x08C (R/W) Non-Secure Access Control Register */ + uint32_t RESERVED3[92U]; + __OM uint32_t STIR; /*!< Offset: 0x200 ( /W) Software Triggered Interrupt Register */ + uint32_t RESERVED4[15U]; + __IM uint32_t MVFR0; /*!< Offset: 0x240 (R/ ) Media and VFP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x244 (R/ ) Media and VFP Feature Register 1 */ + __IM uint32_t MVFR2; /*!< Offset: 0x248 (R/ ) Media and VFP Feature Register 2 */ + uint32_t RESERVED5[1U]; + __OM uint32_t ICIALLU; /*!< Offset: 0x250 ( /W) I-Cache Invalidate All to PoU */ + uint32_t RESERVED6[1U]; + __OM uint32_t ICIMVAU; /*!< Offset: 0x258 ( /W) I-Cache Invalidate by MVA to PoU */ + __OM uint32_t DCIMVAC; /*!< Offset: 0x25C ( /W) D-Cache Invalidate by MVA to PoC */ + __OM uint32_t DCISW; /*!< Offset: 0x260 ( /W) D-Cache Invalidate by Set-way */ + __OM uint32_t DCCMVAU; /*!< Offset: 0x264 ( /W) D-Cache Clean by MVA to PoU */ + __OM uint32_t DCCMVAC; /*!< Offset: 0x268 ( /W) D-Cache Clean by MVA to PoC */ + __OM uint32_t DCCSW; /*!< Offset: 0x26C ( /W) D-Cache Clean by Set-way */ + __OM uint32_t DCCIMVAC; /*!< Offset: 0x270 ( /W) D-Cache Clean and Invalidate by MVA to PoC */ + __OM uint32_t DCCISW; /*!< Offset: 0x274 ( /W) D-Cache Clean and Invalidate by Set-way */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_PENDNMISET_Pos 31U /*!< SCB ICSR: PENDNMISET Position */ +#define SCB_ICSR_PENDNMISET_Msk (1UL << SCB_ICSR_PENDNMISET_Pos) /*!< SCB ICSR: PENDNMISET Mask */ + +#define SCB_ICSR_NMIPENDSET_Pos SCB_ICSR_PENDNMISET_Pos /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */ +#define SCB_ICSR_NMIPENDSET_Msk SCB_ICSR_PENDNMISET_Msk /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */ + +#define SCB_ICSR_PENDNMICLR_Pos 30U /*!< SCB ICSR: PENDNMICLR Position */ +#define SCB_ICSR_PENDNMICLR_Msk (1UL << SCB_ICSR_PENDNMICLR_Pos) /*!< SCB ICSR: PENDNMICLR Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_STTNS_Pos 24U /*!< SCB ICSR: STTNS Position (Security Extension) */ +#define SCB_ICSR_STTNS_Msk (1UL << SCB_ICSR_STTNS_Pos) /*!< SCB ICSR: STTNS Mask (Security Extension) */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIS_Pos 14U /*!< SCB AIRCR: PRIS Position */ +#define SCB_AIRCR_PRIS_Msk (1UL << SCB_AIRCR_PRIS_Pos) /*!< SCB AIRCR: PRIS Mask */ + +#define SCB_AIRCR_BFHFNMINS_Pos 13U /*!< SCB AIRCR: BFHFNMINS Position */ +#define SCB_AIRCR_BFHFNMINS_Msk (1UL << SCB_AIRCR_BFHFNMINS_Pos) /*!< SCB AIRCR: BFHFNMINS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQS_Pos 3U /*!< SCB AIRCR: SYSRESETREQS Position */ +#define SCB_AIRCR_SYSRESETREQS_Msk (1UL << SCB_AIRCR_SYSRESETREQS_Pos) /*!< SCB AIRCR: SYSRESETREQS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEPS_Pos 3U /*!< SCB SCR: SLEEPDEEPS Position */ +#define SCB_SCR_SLEEPDEEPS_Msk (1UL << SCB_SCR_SLEEPDEEPS_Pos) /*!< SCB SCR: SLEEPDEEPS Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_BP_Pos 18U /*!< SCB CCR: BP Position */ +#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos) /*!< SCB CCR: BP Mask */ + +#define SCB_CCR_IC_Pos 17U /*!< SCB CCR: IC Position */ +#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos) /*!< SCB CCR: IC Mask */ + +#define SCB_CCR_DC_Pos 16U /*!< SCB CCR: DC Position */ +#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos) /*!< SCB CCR: DC Mask */ + +#define SCB_CCR_STKOFHFNMIGN_Pos 10U /*!< SCB CCR: STKOFHFNMIGN Position */ +#define SCB_CCR_STKOFHFNMIGN_Msk (1UL << SCB_CCR_STKOFHFNMIGN_Pos) /*!< SCB CCR: STKOFHFNMIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_HARDFAULTPENDED_Pos 21U /*!< SCB SHCSR: HARDFAULTPENDED Position */ +#define SCB_SHCSR_HARDFAULTPENDED_Msk (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos) /*!< SCB SHCSR: HARDFAULTPENDED Mask */ + +#define SCB_SHCSR_SECUREFAULTPENDED_Pos 20U /*!< SCB SHCSR: SECUREFAULTPENDED Position */ +#define SCB_SHCSR_SECUREFAULTPENDED_Msk (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos) /*!< SCB SHCSR: SECUREFAULTPENDED Mask */ + +#define SCB_SHCSR_SECUREFAULTENA_Pos 19U /*!< SCB SHCSR: SECUREFAULTENA Position */ +#define SCB_SHCSR_SECUREFAULTENA_Msk (1UL << SCB_SHCSR_SECUREFAULTENA_Pos) /*!< SCB SHCSR: SECUREFAULTENA Mask */ + +#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_NMIACT_Pos 5U /*!< SCB SHCSR: NMIACT Position */ +#define SCB_SHCSR_NMIACT_Msk (1UL << SCB_SHCSR_NMIACT_Pos) /*!< SCB SHCSR: NMIACT Mask */ + +#define SCB_SHCSR_SECUREFAULTACT_Pos 4U /*!< SCB SHCSR: SECUREFAULTACT Position */ +#define SCB_SHCSR_SECUREFAULTACT_Msk (1UL << SCB_SHCSR_SECUREFAULTACT_Pos) /*!< SCB SHCSR: SECUREFAULTACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_HARDFAULTACT_Pos 2U /*!< SCB SHCSR: HARDFAULTACT Position */ +#define SCB_SHCSR_HARDFAULTACT_Msk (1UL << SCB_SHCSR_HARDFAULTACT_Pos) /*!< SCB SHCSR: HARDFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Register Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) /*!< SCB CFSR (MMFSR): MMARVALID Position */ +#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) /*!< SCB CFSR (MMFSR): MMARVALID Mask */ + +#define SCB_CFSR_MLSPERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 5U) /*!< SCB CFSR (MMFSR): MLSPERR Position */ +#define SCB_CFSR_MLSPERR_Msk (1UL << SCB_CFSR_MLSPERR_Pos) /*!< SCB CFSR (MMFSR): MLSPERR Mask */ + +#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) /*!< SCB CFSR (MMFSR): MSTKERR Position */ +#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) /*!< SCB CFSR (MMFSR): MSTKERR Mask */ + +#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) /*!< SCB CFSR (MMFSR): MUNSTKERR Position */ +#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */ + +#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) /*!< SCB CFSR (MMFSR): DACCVIOL Position */ +#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) /*!< SCB CFSR (MMFSR): DACCVIOL Mask */ + +#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) /*!< SCB CFSR (MMFSR): IACCVIOL Position */ +#define SCB_CFSR_IACCVIOL_Msk (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/) /*!< SCB CFSR (MMFSR): IACCVIOL Mask */ + +/* BusFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) /*!< SCB CFSR (BFSR): BFARVALID Position */ +#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) /*!< SCB CFSR (BFSR): BFARVALID Mask */ + +#define SCB_CFSR_LSPERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 5U) /*!< SCB CFSR (BFSR): LSPERR Position */ +#define SCB_CFSR_LSPERR_Msk (1UL << SCB_CFSR_LSPERR_Pos) /*!< SCB CFSR (BFSR): LSPERR Mask */ + +#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) /*!< SCB CFSR (BFSR): STKERR Position */ +#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) /*!< SCB CFSR (BFSR): STKERR Mask */ + +#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) /*!< SCB CFSR (BFSR): UNSTKERR Position */ +#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) /*!< SCB CFSR (BFSR): UNSTKERR Mask */ + +#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) /*!< SCB CFSR (BFSR): IMPRECISERR Position */ +#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) /*!< SCB CFSR (BFSR): IMPRECISERR Mask */ + +#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) /*!< SCB CFSR (BFSR): PRECISERR Position */ +#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) /*!< SCB CFSR (BFSR): PRECISERR Mask */ + +#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) /*!< SCB CFSR (BFSR): IBUSERR Position */ +#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) /*!< SCB CFSR (BFSR): IBUSERR Mask */ + +/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) /*!< SCB CFSR (UFSR): DIVBYZERO Position */ +#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) /*!< SCB CFSR (UFSR): DIVBYZERO Mask */ + +#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) /*!< SCB CFSR (UFSR): UNALIGNED Position */ +#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) /*!< SCB CFSR (UFSR): UNALIGNED Mask */ + +#define SCB_CFSR_STKOF_Pos (SCB_CFSR_USGFAULTSR_Pos + 4U) /*!< SCB CFSR (UFSR): STKOF Position */ +#define SCB_CFSR_STKOF_Msk (1UL << SCB_CFSR_STKOF_Pos) /*!< SCB CFSR (UFSR): STKOF Mask */ + +#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) /*!< SCB CFSR (UFSR): NOCP Position */ +#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) /*!< SCB CFSR (UFSR): NOCP Mask */ + +#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) /*!< SCB CFSR (UFSR): INVPC Position */ +#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) /*!< SCB CFSR (UFSR): INVPC Mask */ + +#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) /*!< SCB CFSR (UFSR): INVSTATE Position */ +#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) /*!< SCB CFSR (UFSR): INVSTATE Mask */ + +#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) /*!< SCB CFSR (UFSR): UNDEFINSTR Position */ +#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */ + +/* SCB Hard Fault Status Register Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ + +/* SCB Non-Secure Access Control Register Definitions */ +#define SCB_NSACR_CP11_Pos 11U /*!< SCB NSACR: CP11 Position */ +#define SCB_NSACR_CP11_Msk (1UL << SCB_NSACR_CP11_Pos) /*!< SCB NSACR: CP11 Mask */ + +#define SCB_NSACR_CP10_Pos 10U /*!< SCB NSACR: CP10 Position */ +#define SCB_NSACR_CP10_Msk (1UL << SCB_NSACR_CP10_Pos) /*!< SCB NSACR: CP10 Mask */ + +#define SCB_NSACR_CPn_Pos 0U /*!< SCB NSACR: CPn Position */ +#define SCB_NSACR_CPn_Msk (1UL /*<< SCB_NSACR_CPn_Pos*/) /*!< SCB NSACR: CPn Mask */ + +/* SCB Cache Level ID Register Definitions */ +#define SCB_CLIDR_LOUU_Pos 27U /*!< SCB CLIDR: LoUU Position */ +#define SCB_CLIDR_LOUU_Msk (7UL << SCB_CLIDR_LOUU_Pos) /*!< SCB CLIDR: LoUU Mask */ + +#define SCB_CLIDR_LOC_Pos 24U /*!< SCB CLIDR: LoC Position */ +#define SCB_CLIDR_LOC_Msk (7UL << SCB_CLIDR_LOC_Pos) /*!< SCB CLIDR: LoC Mask */ + +/* SCB Cache Type Register Definitions */ +#define SCB_CTR_FORMAT_Pos 29U /*!< SCB CTR: Format Position */ +#define SCB_CTR_FORMAT_Msk (7UL << SCB_CTR_FORMAT_Pos) /*!< SCB CTR: Format Mask */ + +#define SCB_CTR_CWG_Pos 24U /*!< SCB CTR: CWG Position */ +#define SCB_CTR_CWG_Msk (0xFUL << SCB_CTR_CWG_Pos) /*!< SCB CTR: CWG Mask */ + +#define SCB_CTR_ERG_Pos 20U /*!< SCB CTR: ERG Position */ +#define SCB_CTR_ERG_Msk (0xFUL << SCB_CTR_ERG_Pos) /*!< SCB CTR: ERG Mask */ + +#define SCB_CTR_DMINLINE_Pos 16U /*!< SCB CTR: DminLine Position */ +#define SCB_CTR_DMINLINE_Msk (0xFUL << SCB_CTR_DMINLINE_Pos) /*!< SCB CTR: DminLine Mask */ + +#define SCB_CTR_IMINLINE_Pos 0U /*!< SCB CTR: ImInLine Position */ +#define SCB_CTR_IMINLINE_Msk (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/) /*!< SCB CTR: ImInLine Mask */ + +/* SCB Cache Size ID Register Definitions */ +#define SCB_CCSIDR_WT_Pos 31U /*!< SCB CCSIDR: WT Position */ +#define SCB_CCSIDR_WT_Msk (1UL << SCB_CCSIDR_WT_Pos) /*!< SCB CCSIDR: WT Mask */ + +#define SCB_CCSIDR_WB_Pos 30U /*!< SCB CCSIDR: WB Position */ +#define SCB_CCSIDR_WB_Msk (1UL << SCB_CCSIDR_WB_Pos) /*!< SCB CCSIDR: WB Mask */ + +#define SCB_CCSIDR_RA_Pos 29U /*!< SCB CCSIDR: RA Position */ +#define SCB_CCSIDR_RA_Msk (1UL << SCB_CCSIDR_RA_Pos) /*!< SCB CCSIDR: RA Mask */ + +#define SCB_CCSIDR_WA_Pos 28U /*!< SCB CCSIDR: WA Position */ +#define SCB_CCSIDR_WA_Msk (1UL << SCB_CCSIDR_WA_Pos) /*!< SCB CCSIDR: WA Mask */ + +#define SCB_CCSIDR_NUMSETS_Pos 13U /*!< SCB CCSIDR: NumSets Position */ +#define SCB_CCSIDR_NUMSETS_Msk (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos) /*!< SCB CCSIDR: NumSets Mask */ + +#define SCB_CCSIDR_ASSOCIATIVITY_Pos 3U /*!< SCB CCSIDR: Associativity Position */ +#define SCB_CCSIDR_ASSOCIATIVITY_Msk (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos) /*!< SCB CCSIDR: Associativity Mask */ + +#define SCB_CCSIDR_LINESIZE_Pos 0U /*!< SCB CCSIDR: LineSize Position */ +#define SCB_CCSIDR_LINESIZE_Msk (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/) /*!< SCB CCSIDR: LineSize Mask */ + +/* SCB Cache Size Selection Register Definitions */ +#define SCB_CSSELR_LEVEL_Pos 1U /*!< SCB CSSELR: Level Position */ +#define SCB_CSSELR_LEVEL_Msk (7UL << SCB_CSSELR_LEVEL_Pos) /*!< SCB CSSELR: Level Mask */ + +#define SCB_CSSELR_IND_Pos 0U /*!< SCB CSSELR: InD Position */ +#define SCB_CSSELR_IND_Msk (1UL /*<< SCB_CSSELR_IND_Pos*/) /*!< SCB CSSELR: InD Mask */ + +/* SCB Software Triggered Interrupt Register Definitions */ +#define SCB_STIR_INTID_Pos 0U /*!< SCB STIR: INTID Position */ +#define SCB_STIR_INTID_Msk (0x1FFUL /*<< SCB_STIR_INTID_Pos*/) /*!< SCB STIR: INTID Mask */ + +/* SCB D-Cache Invalidate by Set-way Register Definitions */ +#define SCB_DCISW_WAY_Pos 30U /*!< SCB DCISW: Way Position */ +#define SCB_DCISW_WAY_Msk (3UL << SCB_DCISW_WAY_Pos) /*!< SCB DCISW: Way Mask */ + +#define SCB_DCISW_SET_Pos 5U /*!< SCB DCISW: Set Position */ +#define SCB_DCISW_SET_Msk (0x1FFUL << SCB_DCISW_SET_Pos) /*!< SCB DCISW: Set Mask */ + +/* SCB D-Cache Clean by Set-way Register Definitions */ +#define SCB_DCCSW_WAY_Pos 30U /*!< SCB DCCSW: Way Position */ +#define SCB_DCCSW_WAY_Msk (3UL << SCB_DCCSW_WAY_Pos) /*!< SCB DCCSW: Way Mask */ + +#define SCB_DCCSW_SET_Pos 5U /*!< SCB DCCSW: Set Position */ +#define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB DCCSW: Set Mask */ + +/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */ +#define SCB_DCCISW_WAY_Pos 30U /*!< SCB DCCISW: Way Position */ +#define SCB_DCCISW_WAY_Msk (3UL << SCB_DCCISW_WAY_Pos) /*!< SCB DCCISW: Way Mask */ + +#define SCB_DCCISW_SET_Pos 5U /*!< SCB DCCISW: Set Position */ +#define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos) /*!< SCB DCCISW: Set Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ + __IOM uint32_t CPPWR; /*!< Offset: 0x00C (R/W) Coprocessor Power Control Register */ +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** + \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __OM union + { + __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864U]; + __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15U]; + __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15U]; + __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[32U]; + uint32_t RESERVED4[43U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[1U]; + __IM uint32_t DEVARCH; /*!< Offset: 0xFBC (R/ ) ITM Device Architecture Register */ + uint32_t RESERVED6[4U]; + __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Stimulus Port Register Definitions */ +#define ITM_STIM_DISABLED_Pos 1U /*!< ITM STIM: DISABLED Position */ +#define ITM_STIM_DISABLED_Msk (0x1UL << ITM_STIM_DISABLED_Pos) /*!< ITM STIM: DISABLED Mask */ + +#define ITM_STIM_FIFOREADY_Pos 0U /*!< ITM STIM: FIFOREADY Position */ +#define ITM_STIM_FIFOREADY_Msk (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/) /*!< ITM STIM: FIFOREADY Mask */ + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TRACEBUSID_Pos 16U /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TRACEBUSID_Msk (0x7FUL << ITM_TCR_TRACEBUSID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPRESCALE_Pos 8U /*!< ITM TCR: TSPRESCALE Position */ +#define ITM_TCR_TSPRESCALE_Msk (3UL << ITM_TCR_TSPRESCALE_Pos) /*!< ITM TCR: TSPRESCALE Mask */ + +#define ITM_TCR_STALLENA_Pos 5U /*!< ITM TCR: STALLENA Position */ +#define ITM_TCR_STALLENA_Msk (1UL << ITM_TCR_STALLENA_Pos) /*!< ITM TCR: STALLENA Mask */ + +#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + uint32_t RESERVED3[1U]; + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED4[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + uint32_t RESERVED5[1U]; + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED6[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + uint32_t RESERVED7[1U]; + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ + uint32_t RESERVED8[1U]; + __IOM uint32_t COMP4; /*!< Offset: 0x060 (R/W) Comparator Register 4 */ + uint32_t RESERVED9[1U]; + __IOM uint32_t FUNCTION4; /*!< Offset: 0x068 (R/W) Function Register 4 */ + uint32_t RESERVED10[1U]; + __IOM uint32_t COMP5; /*!< Offset: 0x070 (R/W) Comparator Register 5 */ + uint32_t RESERVED11[1U]; + __IOM uint32_t FUNCTION5; /*!< Offset: 0x078 (R/W) Function Register 5 */ + uint32_t RESERVED12[1U]; + __IOM uint32_t COMP6; /*!< Offset: 0x080 (R/W) Comparator Register 6 */ + uint32_t RESERVED13[1U]; + __IOM uint32_t FUNCTION6; /*!< Offset: 0x088 (R/W) Function Register 6 */ + uint32_t RESERVED14[1U]; + __IOM uint32_t COMP7; /*!< Offset: 0x090 (R/W) Comparator Register 7 */ + uint32_t RESERVED15[1U]; + __IOM uint32_t FUNCTION7; /*!< Offset: 0x098 (R/W) Function Register 7 */ + uint32_t RESERVED16[1U]; + __IOM uint32_t COMP8; /*!< Offset: 0x0A0 (R/W) Comparator Register 8 */ + uint32_t RESERVED17[1U]; + __IOM uint32_t FUNCTION8; /*!< Offset: 0x0A8 (R/W) Function Register 8 */ + uint32_t RESERVED18[1U]; + __IOM uint32_t COMP9; /*!< Offset: 0x0B0 (R/W) Comparator Register 9 */ + uint32_t RESERVED19[1U]; + __IOM uint32_t FUNCTION9; /*!< Offset: 0x0B8 (R/W) Function Register 9 */ + uint32_t RESERVED20[1U]; + __IOM uint32_t COMP10; /*!< Offset: 0x0C0 (R/W) Comparator Register 10 */ + uint32_t RESERVED21[1U]; + __IOM uint32_t FUNCTION10; /*!< Offset: 0x0C8 (R/W) Function Register 10 */ + uint32_t RESERVED22[1U]; + __IOM uint32_t COMP11; /*!< Offset: 0x0D0 (R/W) Comparator Register 11 */ + uint32_t RESERVED23[1U]; + __IOM uint32_t FUNCTION11; /*!< Offset: 0x0D8 (R/W) Function Register 11 */ + uint32_t RESERVED24[1U]; + __IOM uint32_t COMP12; /*!< Offset: 0x0E0 (R/W) Comparator Register 12 */ + uint32_t RESERVED25[1U]; + __IOM uint32_t FUNCTION12; /*!< Offset: 0x0E8 (R/W) Function Register 12 */ + uint32_t RESERVED26[1U]; + __IOM uint32_t COMP13; /*!< Offset: 0x0F0 (R/W) Comparator Register 13 */ + uint32_t RESERVED27[1U]; + __IOM uint32_t FUNCTION13; /*!< Offset: 0x0F8 (R/W) Function Register 13 */ + uint32_t RESERVED28[1U]; + __IOM uint32_t COMP14; /*!< Offset: 0x100 (R/W) Comparator Register 14 */ + uint32_t RESERVED29[1U]; + __IOM uint32_t FUNCTION14; /*!< Offset: 0x108 (R/W) Function Register 14 */ + uint32_t RESERVED30[1U]; + __IOM uint32_t COMP15; /*!< Offset: 0x110 (R/W) Comparator Register 15 */ + uint32_t RESERVED31[1U]; + __IOM uint32_t FUNCTION15; /*!< Offset: 0x118 (R/W) Function Register 15 */ + uint32_t RESERVED32[934U]; + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R ) Lock Status Register */ + uint32_t RESERVED33[1U]; + __IM uint32_t DEVARCH; /*!< Offset: 0xFBC (R/ ) Device Architecture Register */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCDISS_Pos 23U /*!< DWT CTRL: CYCDISS Position */ +#define DWT_CTRL_CYCDISS_Msk (0x1UL << DWT_CTRL_CYCDISS_Pos) /*!< DWT CTRL: CYCDISS Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_ID_Pos 27U /*!< DWT FUNCTION: ID Position */ +#define DWT_FUNCTION_ID_Msk (0x1FUL << DWT_FUNCTION_ID_Pos) /*!< DWT FUNCTION: ID Mask */ + +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_ACTION_Pos 4U /*!< DWT FUNCTION: ACTION Position */ +#define DWT_FUNCTION_ACTION_Msk (0x1UL << DWT_FUNCTION_ACTION_Pos) /*!< DWT FUNCTION: ACTION Mask */ + +#define DWT_FUNCTION_MATCH_Pos 0U /*!< DWT FUNCTION: MATCH Position */ +#define DWT_FUNCTION_MATCH_Msk (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/) /*!< DWT FUNCTION: MATCH Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IOM uint32_t PSCR; /*!< Offset: 0x308 (R/W) Periodic Synchronization Control Register */ + uint32_t RESERVED3[759U]; + __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER Register */ + __IM uint32_t ITFTTD0; /*!< Offset: 0xEEC (R/ ) Integration Test FIFO Test Data 0 Register */ + __IOM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/W) Integration Test ATB Control Register 2 */ + uint32_t RESERVED4[1U]; + __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) Integration Test ATB Control Register 0 */ + __IM uint32_t ITFTTD1; /*!< Offset: 0xEFC (R/ ) Integration Test FIFO Test Data 1 Register */ + __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39U]; + __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8U]; + __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) Device Configuration Register */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) Device Type Identifier Register */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_FOnMan_Pos 6U /*!< TPI FFCR: FOnMan Position */ +#define TPI_FFCR_FOnMan_Msk (0x1UL << TPI_FFCR_FOnMan_Pos) /*!< TPI FFCR: FOnMan Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration Test FIFO Test Data 0 Register Definitions */ +#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos 29U /*!< TPI ITFTTD0: ATB Interface 2 ATVALIDPosition */ +#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk (0x3UL << TPI_ITFTTD0_ATB_IF2_ATVALID_Pos) /*!< TPI ITFTTD0: ATB Interface 2 ATVALID Mask */ + +#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos 27U /*!< TPI ITFTTD0: ATB Interface 2 byte count Position */ +#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk (0x3UL << TPI_ITFTTD0_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 2 byte count Mask */ + +#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos 26U /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Position */ +#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk (0x3UL << TPI_ITFTTD0_ATB_IF1_ATVALID_Pos) /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Mask */ + +#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos 24U /*!< TPI ITFTTD0: ATB Interface 1 byte count Position */ +#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk (0x3UL << TPI_ITFTTD0_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 1 byte countt Mask */ + +#define TPI_ITFTTD0_ATB_IF1_data2_Pos 16U /*!< TPI ITFTTD0: ATB Interface 1 data2 Position */ +#define TPI_ITFTTD0_ATB_IF1_data2_Msk (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos) /*!< TPI ITFTTD0: ATB Interface 1 data2 Mask */ + +#define TPI_ITFTTD0_ATB_IF1_data1_Pos 8U /*!< TPI ITFTTD0: ATB Interface 1 data1 Position */ +#define TPI_ITFTTD0_ATB_IF1_data1_Msk (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos) /*!< TPI ITFTTD0: ATB Interface 1 data1 Mask */ + +#define TPI_ITFTTD0_ATB_IF1_data0_Pos 0U /*!< TPI ITFTTD0: ATB Interface 1 data0 Position */ +#define TPI_ITFTTD0_ATB_IF1_data0_Msk (0xFFUL /*<< TPI_ITFTTD0_ATB_IF1_data0_Pos*/) /*!< TPI ITFTTD0: ATB Interface 1 data0 Mask */ + +/* TPI Integration Test ATB Control Register 2 Register Definitions */ +#define TPI_ITATBCTR2_AFVALID2S_Pos 1U /*!< TPI ITATBCTR2: AFVALID2S Position */ +#define TPI_ITATBCTR2_AFVALID2S_Msk (0x1UL << TPI_ITATBCTR2_AFVALID2S_Pos) /*!< TPI ITATBCTR2: AFVALID2SS Mask */ + +#define TPI_ITATBCTR2_AFVALID1S_Pos 1U /*!< TPI ITATBCTR2: AFVALID1S Position */ +#define TPI_ITATBCTR2_AFVALID1S_Msk (0x1UL << TPI_ITATBCTR2_AFVALID1S_Pos) /*!< TPI ITATBCTR2: AFVALID1SS Mask */ + +#define TPI_ITATBCTR2_ATREADY2S_Pos 0U /*!< TPI ITATBCTR2: ATREADY2S Position */ +#define TPI_ITATBCTR2_ATREADY2S_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY2S_Pos*/) /*!< TPI ITATBCTR2: ATREADY2S Mask */ + +#define TPI_ITATBCTR2_ATREADY1S_Pos 0U /*!< TPI ITATBCTR2: ATREADY1S Position */ +#define TPI_ITATBCTR2_ATREADY1S_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY1S_Pos*/) /*!< TPI ITATBCTR2: ATREADY1S Mask */ + +/* TPI Integration Test FIFO Test Data 1 Register Definitions */ +#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos 29U /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Position */ +#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk (0x3UL << TPI_ITFTTD1_ATB_IF2_ATVALID_Pos) /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Mask */ + +#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos 27U /*!< TPI ITFTTD1: ATB Interface 2 byte count Position */ +#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk (0x3UL << TPI_ITFTTD1_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 2 byte count Mask */ + +#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos 26U /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Position */ +#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk (0x3UL << TPI_ITFTTD1_ATB_IF1_ATVALID_Pos) /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Mask */ + +#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos 24U /*!< TPI ITFTTD1: ATB Interface 1 byte count Position */ +#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk (0x3UL << TPI_ITFTTD1_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 1 byte countt Mask */ + +#define TPI_ITFTTD1_ATB_IF2_data2_Pos 16U /*!< TPI ITFTTD1: ATB Interface 2 data2 Position */ +#define TPI_ITFTTD1_ATB_IF2_data2_Msk (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos) /*!< TPI ITFTTD1: ATB Interface 2 data2 Mask */ + +#define TPI_ITFTTD1_ATB_IF2_data1_Pos 8U /*!< TPI ITFTTD1: ATB Interface 2 data1 Position */ +#define TPI_ITFTTD1_ATB_IF2_data1_Msk (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos) /*!< TPI ITFTTD1: ATB Interface 2 data1 Mask */ + +#define TPI_ITFTTD1_ATB_IF2_data0_Pos 0U /*!< TPI ITFTTD1: ATB Interface 2 data0 Position */ +#define TPI_ITFTTD1_ATB_IF2_data0_Msk (0xFFUL /*<< TPI_ITFTTD1_ATB_IF2_data0_Pos*/) /*!< TPI ITFTTD1: ATB Interface 2 data0 Mask */ + +/* TPI Integration Test ATB Control Register 0 Definitions */ +#define TPI_ITATBCTR0_AFVALID2S_Pos 1U /*!< TPI ITATBCTR0: AFVALID2S Position */ +#define TPI_ITATBCTR0_AFVALID2S_Msk (0x1UL << TPI_ITATBCTR0_AFVALID2S_Pos) /*!< TPI ITATBCTR0: AFVALID2SS Mask */ + +#define TPI_ITATBCTR0_AFVALID1S_Pos 1U /*!< TPI ITATBCTR0: AFVALID1S Position */ +#define TPI_ITATBCTR0_AFVALID1S_Msk (0x1UL << TPI_ITATBCTR0_AFVALID1S_Pos) /*!< TPI ITATBCTR0: AFVALID1SS Mask */ + +#define TPI_ITATBCTR0_ATREADY2S_Pos 0U /*!< TPI ITATBCTR0: ATREADY2S Position */ +#define TPI_ITATBCTR0_ATREADY2S_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY2S_Pos*/) /*!< TPI ITATBCTR0: ATREADY2S Mask */ + +#define TPI_ITATBCTR0_ATREADY1S_Pos 0U /*!< TPI ITATBCTR0: ATREADY1S Position */ +#define TPI_ITATBCTR0_ATREADY1S_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY1S_Pos*/) /*!< TPI ITATBCTR0: ATREADY1S Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_FIFOSZ_Pos 6U /*!< TPI DEVID: FIFOSZ Position */ +#define TPI_DEVID_FIFOSZ_Msk (0x7UL << TPI_DEVID_FIFOSZ_Pos) /*!< TPI DEVID: FIFOSZ Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x3FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register */ + __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Region Base Address Register Alias 1 */ + __IOM uint32_t RLAR_A1; /*!< Offset: 0x018 (R/W) MPU Region Limit Address Register Alias 1 */ + __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Region Base Address Register Alias 2 */ + __IOM uint32_t RLAR_A2; /*!< Offset: 0x020 (R/W) MPU Region Limit Address Register Alias 2 */ + __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Region Base Address Register Alias 3 */ + __IOM uint32_t RLAR_A3; /*!< Offset: 0x028 (R/W) MPU Region Limit Address Register Alias 3 */ + uint32_t RESERVED0[1]; + union { + __IOM uint32_t MAIR[2]; + struct { + __IOM uint32_t MAIR0; /*!< Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 */ + __IOM uint32_t MAIR1; /*!< Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 */ + }; + }; +} MPU_Type; + +#define MPU_TYPE_RALIASES 4U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_BASE_Pos 5U /*!< MPU RBAR: BASE Position */ +#define MPU_RBAR_BASE_Msk (0x7FFFFFFUL << MPU_RBAR_BASE_Pos) /*!< MPU RBAR: BASE Mask */ + +#define MPU_RBAR_SH_Pos 3U /*!< MPU RBAR: SH Position */ +#define MPU_RBAR_SH_Msk (0x3UL << MPU_RBAR_SH_Pos) /*!< MPU RBAR: SH Mask */ + +#define MPU_RBAR_AP_Pos 1U /*!< MPU RBAR: AP Position */ +#define MPU_RBAR_AP_Msk (0x3UL << MPU_RBAR_AP_Pos) /*!< MPU RBAR: AP Mask */ + +#define MPU_RBAR_XN_Pos 0U /*!< MPU RBAR: XN Position */ +#define MPU_RBAR_XN_Msk (01UL /*<< MPU_RBAR_XN_Pos*/) /*!< MPU RBAR: XN Mask */ + +/* MPU Region Limit Address Register Definitions */ +#define MPU_RLAR_LIMIT_Pos 5U /*!< MPU RLAR: LIMIT Position */ +#define MPU_RLAR_LIMIT_Msk (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos) /*!< MPU RLAR: LIMIT Mask */ + +#define MPU_RLAR_AttrIndx_Pos 1U /*!< MPU RLAR: AttrIndx Position */ +#define MPU_RLAR_AttrIndx_Msk (0x7UL << MPU_RLAR_AttrIndx_Pos) /*!< MPU RLAR: AttrIndx Mask */ + +#define MPU_RLAR_EN_Pos 0U /*!< MPU RLAR: Region enable bit Position */ +#define MPU_RLAR_EN_Msk (1UL /*<< MPU_RLAR_EN_Pos*/) /*!< MPU RLAR: Region enable bit Disable Mask */ + +/* MPU Memory Attribute Indirection Register 0 Definitions */ +#define MPU_MAIR0_Attr3_Pos 24U /*!< MPU MAIR0: Attr3 Position */ +#define MPU_MAIR0_Attr3_Msk (0xFFUL << MPU_MAIR0_Attr3_Pos) /*!< MPU MAIR0: Attr3 Mask */ + +#define MPU_MAIR0_Attr2_Pos 16U /*!< MPU MAIR0: Attr2 Position */ +#define MPU_MAIR0_Attr2_Msk (0xFFUL << MPU_MAIR0_Attr2_Pos) /*!< MPU MAIR0: Attr2 Mask */ + +#define MPU_MAIR0_Attr1_Pos 8U /*!< MPU MAIR0: Attr1 Position */ +#define MPU_MAIR0_Attr1_Msk (0xFFUL << MPU_MAIR0_Attr1_Pos) /*!< MPU MAIR0: Attr1 Mask */ + +#define MPU_MAIR0_Attr0_Pos 0U /*!< MPU MAIR0: Attr0 Position */ +#define MPU_MAIR0_Attr0_Msk (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/) /*!< MPU MAIR0: Attr0 Mask */ + +/* MPU Memory Attribute Indirection Register 1 Definitions */ +#define MPU_MAIR1_Attr7_Pos 24U /*!< MPU MAIR1: Attr7 Position */ +#define MPU_MAIR1_Attr7_Msk (0xFFUL << MPU_MAIR1_Attr7_Pos) /*!< MPU MAIR1: Attr7 Mask */ + +#define MPU_MAIR1_Attr6_Pos 16U /*!< MPU MAIR1: Attr6 Position */ +#define MPU_MAIR1_Attr6_Msk (0xFFUL << MPU_MAIR1_Attr6_Pos) /*!< MPU MAIR1: Attr6 Mask */ + +#define MPU_MAIR1_Attr5_Pos 8U /*!< MPU MAIR1: Attr5 Position */ +#define MPU_MAIR1_Attr5_Msk (0xFFUL << MPU_MAIR1_Attr5_Pos) /*!< MPU MAIR1: Attr5 Mask */ + +#define MPU_MAIR1_Attr4_Pos 0U /*!< MPU MAIR1: Attr4 Position */ +#define MPU_MAIR1_Attr4_Msk (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/) /*!< MPU MAIR1: Attr4 Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SAU Security Attribution Unit (SAU) + \brief Type definitions for the Security Attribution Unit (SAU) + @{ + */ + +/** + \brief Structure type to access the Security Attribution Unit (SAU). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SAU Control Register */ + __IM uint32_t TYPE; /*!< Offset: 0x004 (R/ ) SAU Type Register */ +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) SAU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) SAU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register */ +#else + uint32_t RESERVED0[3]; +#endif + __IOM uint32_t SFSR; /*!< Offset: 0x014 (R/W) Secure Fault Status Register */ + __IOM uint32_t SFAR; /*!< Offset: 0x018 (R/W) Secure Fault Address Register */ +} SAU_Type; + +/* SAU Control Register Definitions */ +#define SAU_CTRL_ALLNS_Pos 1U /*!< SAU CTRL: ALLNS Position */ +#define SAU_CTRL_ALLNS_Msk (1UL << SAU_CTRL_ALLNS_Pos) /*!< SAU CTRL: ALLNS Mask */ + +#define SAU_CTRL_ENABLE_Pos 0U /*!< SAU CTRL: ENABLE Position */ +#define SAU_CTRL_ENABLE_Msk (1UL /*<< SAU_CTRL_ENABLE_Pos*/) /*!< SAU CTRL: ENABLE Mask */ + +/* SAU Type Register Definitions */ +#define SAU_TYPE_SREGION_Pos 0U /*!< SAU TYPE: SREGION Position */ +#define SAU_TYPE_SREGION_Msk (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/) /*!< SAU TYPE: SREGION Mask */ + +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) +/* SAU Region Number Register Definitions */ +#define SAU_RNR_REGION_Pos 0U /*!< SAU RNR: REGION Position */ +#define SAU_RNR_REGION_Msk (0xFFUL /*<< SAU_RNR_REGION_Pos*/) /*!< SAU RNR: REGION Mask */ + +/* SAU Region Base Address Register Definitions */ +#define SAU_RBAR_BADDR_Pos 5U /*!< SAU RBAR: BADDR Position */ +#define SAU_RBAR_BADDR_Msk (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos) /*!< SAU RBAR: BADDR Mask */ + +/* SAU Region Limit Address Register Definitions */ +#define SAU_RLAR_LADDR_Pos 5U /*!< SAU RLAR: LADDR Position */ +#define SAU_RLAR_LADDR_Msk (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos) /*!< SAU RLAR: LADDR Mask */ + +#define SAU_RLAR_NSC_Pos 1U /*!< SAU RLAR: NSC Position */ +#define SAU_RLAR_NSC_Msk (1UL << SAU_RLAR_NSC_Pos) /*!< SAU RLAR: NSC Mask */ + +#define SAU_RLAR_ENABLE_Pos 0U /*!< SAU RLAR: ENABLE Position */ +#define SAU_RLAR_ENABLE_Msk (1UL /*<< SAU_RLAR_ENABLE_Pos*/) /*!< SAU RLAR: ENABLE Mask */ + +#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */ + +/* Secure Fault Status Register Definitions */ +#define SAU_SFSR_LSERR_Pos 7U /*!< SAU SFSR: LSERR Position */ +#define SAU_SFSR_LSERR_Msk (1UL << SAU_SFSR_LSERR_Pos) /*!< SAU SFSR: LSERR Mask */ + +#define SAU_SFSR_SFARVALID_Pos 6U /*!< SAU SFSR: SFARVALID Position */ +#define SAU_SFSR_SFARVALID_Msk (1UL << SAU_SFSR_SFARVALID_Pos) /*!< SAU SFSR: SFARVALID Mask */ + +#define SAU_SFSR_LSPERR_Pos 5U /*!< SAU SFSR: LSPERR Position */ +#define SAU_SFSR_LSPERR_Msk (1UL << SAU_SFSR_LSPERR_Pos) /*!< SAU SFSR: LSPERR Mask */ + +#define SAU_SFSR_INVTRAN_Pos 4U /*!< SAU SFSR: INVTRAN Position */ +#define SAU_SFSR_INVTRAN_Msk (1UL << SAU_SFSR_INVTRAN_Pos) /*!< SAU SFSR: INVTRAN Mask */ + +#define SAU_SFSR_AUVIOL_Pos 3U /*!< SAU SFSR: AUVIOL Position */ +#define SAU_SFSR_AUVIOL_Msk (1UL << SAU_SFSR_AUVIOL_Pos) /*!< SAU SFSR: AUVIOL Mask */ + +#define SAU_SFSR_INVER_Pos 2U /*!< SAU SFSR: INVER Position */ +#define SAU_SFSR_INVER_Msk (1UL << SAU_SFSR_INVER_Pos) /*!< SAU SFSR: INVER Mask */ + +#define SAU_SFSR_INVIS_Pos 1U /*!< SAU SFSR: INVIS Position */ +#define SAU_SFSR_INVIS_Msk (1UL << SAU_SFSR_INVIS_Pos) /*!< SAU SFSR: INVIS Mask */ + +#define SAU_SFSR_INVEP_Pos 0U /*!< SAU SFSR: INVEP Position */ +#define SAU_SFSR_INVEP_Msk (1UL /*<< SAU_SFSR_INVEP_Pos*/) /*!< SAU SFSR: INVEP Mask */ + +/*@} end of group CMSIS_SAU */ +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_FPU Floating Point Unit (FPU) + \brief Type definitions for the Floating Point Unit (FPU) + @{ + */ + +/** + \brief Structure type to access the Floating Point Unit (FPU). + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IOM uint32_t FPCCR; /*!< Offset: 0x004 (R/W) Floating-Point Context Control Register */ + __IOM uint32_t FPCAR; /*!< Offset: 0x008 (R/W) Floating-Point Context Address Register */ + __IOM uint32_t FPDSCR; /*!< Offset: 0x00C (R/W) Floating-Point Default Status Control Register */ + __IM uint32_t MVFR0; /*!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x014 (R/ ) Media and FP Feature Register 1 */ +} FPU_Type; + +/* Floating-Point Context Control Register Definitions */ +#define FPU_FPCCR_ASPEN_Pos 31U /*!< FPCCR: ASPEN bit Position */ +#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) /*!< FPCCR: ASPEN bit Mask */ + +#define FPU_FPCCR_LSPEN_Pos 30U /*!< FPCCR: LSPEN Position */ +#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */ + +#define FPU_FPCCR_LSPENS_Pos 29U /*!< FPCCR: LSPENS Position */ +#define FPU_FPCCR_LSPENS_Msk (1UL << FPU_FPCCR_LSPENS_Pos) /*!< FPCCR: LSPENS bit Mask */ + +#define FPU_FPCCR_CLRONRET_Pos 28U /*!< FPCCR: CLRONRET Position */ +#define FPU_FPCCR_CLRONRET_Msk (1UL << FPU_FPCCR_CLRONRET_Pos) /*!< FPCCR: CLRONRET bit Mask */ + +#define FPU_FPCCR_CLRONRETS_Pos 27U /*!< FPCCR: CLRONRETS Position */ +#define FPU_FPCCR_CLRONRETS_Msk (1UL << FPU_FPCCR_CLRONRETS_Pos) /*!< FPCCR: CLRONRETS bit Mask */ + +#define FPU_FPCCR_TS_Pos 26U /*!< FPCCR: TS Position */ +#define FPU_FPCCR_TS_Msk (1UL << FPU_FPCCR_TS_Pos) /*!< FPCCR: TS bit Mask */ + +#define FPU_FPCCR_UFRDY_Pos 10U /*!< FPCCR: UFRDY Position */ +#define FPU_FPCCR_UFRDY_Msk (1UL << FPU_FPCCR_UFRDY_Pos) /*!< FPCCR: UFRDY bit Mask */ + +#define FPU_FPCCR_SPLIMVIOL_Pos 9U /*!< FPCCR: SPLIMVIOL Position */ +#define FPU_FPCCR_SPLIMVIOL_Msk (1UL << FPU_FPCCR_SPLIMVIOL_Pos) /*!< FPCCR: SPLIMVIOL bit Mask */ + +#define FPU_FPCCR_MONRDY_Pos 8U /*!< FPCCR: MONRDY Position */ +#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) /*!< FPCCR: MONRDY bit Mask */ + +#define FPU_FPCCR_SFRDY_Pos 7U /*!< FPCCR: SFRDY Position */ +#define FPU_FPCCR_SFRDY_Msk (1UL << FPU_FPCCR_SFRDY_Pos) /*!< FPCCR: SFRDY bit Mask */ + +#define FPU_FPCCR_BFRDY_Pos 6U /*!< FPCCR: BFRDY Position */ +#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) /*!< FPCCR: BFRDY bit Mask */ + +#define FPU_FPCCR_MMRDY_Pos 5U /*!< FPCCR: MMRDY Position */ +#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) /*!< FPCCR: MMRDY bit Mask */ + +#define FPU_FPCCR_HFRDY_Pos 4U /*!< FPCCR: HFRDY Position */ +#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) /*!< FPCCR: HFRDY bit Mask */ + +#define FPU_FPCCR_THREAD_Pos 3U /*!< FPCCR: processor mode bit Position */ +#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) /*!< FPCCR: processor mode active bit Mask */ + +#define FPU_FPCCR_S_Pos 2U /*!< FPCCR: Security status of the FP context bit Position */ +#define FPU_FPCCR_S_Msk (1UL << FPU_FPCCR_S_Pos) /*!< FPCCR: Security status of the FP context bit Mask */ + +#define FPU_FPCCR_USER_Pos 1U /*!< FPCCR: privilege level bit Position */ +#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) /*!< FPCCR: privilege level bit Mask */ + +#define FPU_FPCCR_LSPACT_Pos 0U /*!< FPCCR: Lazy state preservation active bit Position */ +#define FPU_FPCCR_LSPACT_Msk (1UL /*<< FPU_FPCCR_LSPACT_Pos*/) /*!< FPCCR: Lazy state preservation active bit Mask */ + +/* Floating-Point Context Address Register Definitions */ +#define FPU_FPCAR_ADDRESS_Pos 3U /*!< FPCAR: ADDRESS bit Position */ +#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) /*!< FPCAR: ADDRESS bit Mask */ + +/* Floating-Point Default Status Control Register Definitions */ +#define FPU_FPDSCR_AHP_Pos 26U /*!< FPDSCR: AHP bit Position */ +#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) /*!< FPDSCR: AHP bit Mask */ + +#define FPU_FPDSCR_DN_Pos 25U /*!< FPDSCR: DN bit Position */ +#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) /*!< FPDSCR: DN bit Mask */ + +#define FPU_FPDSCR_FZ_Pos 24U /*!< FPDSCR: FZ bit Position */ +#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) /*!< FPDSCR: FZ bit Mask */ + +#define FPU_FPDSCR_RMode_Pos 22U /*!< FPDSCR: RMode bit Position */ +#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) /*!< FPDSCR: RMode bit Mask */ + +/* Media and FP Feature Register 0 Definitions */ +#define FPU_MVFR0_FP_rounding_modes_Pos 28U /*!< MVFR0: FP rounding modes bits Position */ +#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) /*!< MVFR0: FP rounding modes bits Mask */ + +#define FPU_MVFR0_Short_vectors_Pos 24U /*!< MVFR0: Short vectors bits Position */ +#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) /*!< MVFR0: Short vectors bits Mask */ + +#define FPU_MVFR0_Square_root_Pos 20U /*!< MVFR0: Square root bits Position */ +#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) /*!< MVFR0: Square root bits Mask */ + +#define FPU_MVFR0_Divide_Pos 16U /*!< MVFR0: Divide bits Position */ +#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) /*!< MVFR0: Divide bits Mask */ + +#define FPU_MVFR0_FP_excep_trapping_Pos 12U /*!< MVFR0: FP exception trapping bits Position */ +#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) /*!< MVFR0: FP exception trapping bits Mask */ + +#define FPU_MVFR0_Double_precision_Pos 8U /*!< MVFR0: Double-precision bits Position */ +#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) /*!< MVFR0: Double-precision bits Mask */ + +#define FPU_MVFR0_Single_precision_Pos 4U /*!< MVFR0: Single-precision bits Position */ +#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) /*!< MVFR0: Single-precision bits Mask */ + +#define FPU_MVFR0_A_SIMD_registers_Pos 0U /*!< MVFR0: A_SIMD registers bits Position */ +#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/) /*!< MVFR0: A_SIMD registers bits Mask */ + +/* Media and FP Feature Register 1 Definitions */ +#define FPU_MVFR1_FP_fused_MAC_Pos 28U /*!< MVFR1: FP fused MAC bits Position */ +#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) /*!< MVFR1: FP fused MAC bits Mask */ + +#define FPU_MVFR1_FP_HPFP_Pos 24U /*!< MVFR1: FP HPFP bits Position */ +#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) /*!< MVFR1: FP HPFP bits Mask */ + +#define FPU_MVFR1_D_NaN_mode_Pos 4U /*!< MVFR1: D_NaN mode bits Position */ +#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) /*!< MVFR1: D_NaN mode bits Mask */ + +#define FPU_MVFR1_FtZ_mode_Pos 0U /*!< MVFR1: FtZ mode bits Position */ +#define FPU_MVFR1_FtZ_mode_Msk (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/) /*!< MVFR1: FtZ mode bits Mask */ + +/*@} end of group CMSIS_FPU */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ + uint32_t RESERVED4[1U]; + __IOM uint32_t DAUTHCTRL; /*!< Offset: 0x014 (R/W) Debug Authentication Control Register */ + __IOM uint32_t DSCSR; /*!< Offset: 0x018 (R/W) Debug Security Control and Status Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESTART_ST_Pos 26U /*!< CoreDebug DHCSR: S_RESTART_ST Position */ +#define CoreDebug_DHCSR_S_RESTART_ST_Msk (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos) /*!< CoreDebug DHCSR: S_RESTART_ST Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register Definitions */ +#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/* Debug Authentication Control Register Definitions */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos 3U /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */ + +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos 2U /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos) /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */ + +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos 1U /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */ +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */ + +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos 0U /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */ + +/* Debug Security Control and Status Register Definitions */ +#define CoreDebug_DSCSR_CDS_Pos 16U /*!< CoreDebug DSCSR: CDS Position */ +#define CoreDebug_DSCSR_CDS_Msk (1UL << CoreDebug_DSCSR_CDS_Pos) /*!< CoreDebug DSCSR: CDS Mask */ + +#define CoreDebug_DSCSR_SBRSEL_Pos 1U /*!< CoreDebug DSCSR: SBRSEL Position */ +#define CoreDebug_DSCSR_SBRSEL_Msk (1UL << CoreDebug_DSCSR_SBRSEL_Pos) /*!< CoreDebug DSCSR: SBRSEL Mask */ + +#define CoreDebug_DSCSR_SBRSELEN_Pos 0U /*!< CoreDebug DSCSR: SBRSELEN Position */ +#define CoreDebug_DSCSR_SBRSELEN_Msk (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/) /*!< CoreDebug DSCSR: SBRSELEN Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ + #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ + #define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ + #define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ + #define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ + #define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ + #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ + #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ + #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + + #define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ + #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ + #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ + #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + #define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ + #define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ + #define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ + #define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE ) /*!< Core Debug configuration struct */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ + #endif + + #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SAU_BASE (SCS_BASE + 0x0DD0UL) /*!< Security Attribution Unit */ + #define SAU ((SAU_Type *) SAU_BASE ) /*!< Security Attribution Unit */ + #endif + + #define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */ + #define FPU ((FPU_Type *) FPU_BASE ) /*!< Floating Point Unit */ + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SCS_BASE_NS (0xE002E000UL) /*!< System Control Space Base Address (non-secure address space) */ + #define CoreDebug_BASE_NS (0xE002EDF0UL) /*!< Core Debug Base Address (non-secure address space) */ + #define SysTick_BASE_NS (SCS_BASE_NS + 0x0010UL) /*!< SysTick Base Address (non-secure address space) */ + #define NVIC_BASE_NS (SCS_BASE_NS + 0x0100UL) /*!< NVIC Base Address (non-secure address space) */ + #define SCB_BASE_NS (SCS_BASE_NS + 0x0D00UL) /*!< System Control Block Base Address (non-secure address space) */ + + #define SCnSCB_NS ((SCnSCB_Type *) SCS_BASE_NS ) /*!< System control Register not in SCB(non-secure address space) */ + #define SCB_NS ((SCB_Type *) SCB_BASE_NS ) /*!< SCB configuration struct (non-secure address space) */ + #define SysTick_NS ((SysTick_Type *) SysTick_BASE_NS ) /*!< SysTick configuration struct (non-secure address space) */ + #define NVIC_NS ((NVIC_Type *) NVIC_BASE_NS ) /*!< NVIC configuration struct (non-secure address space) */ + #define CoreDebug_NS ((CoreDebug_Type *) CoreDebug_BASE_NS) /*!< Core Debug configuration struct (non-secure address space) */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE_NS (SCS_BASE_NS + 0x0D90UL) /*!< Memory Protection Unit (non-secure address space) */ + #define MPU_NS ((MPU_Type *) MPU_BASE_NS ) /*!< Memory Protection Unit (non-secure address space) */ + #endif + + #define FPU_BASE_NS (SCS_BASE_NS + 0x0F30UL) /*!< Floating Point Unit (non-secure address space) */ + #define FPU_NS ((FPU_Type *) FPU_BASE_NS ) /*!< Floating Point Unit (non-secure address space) */ + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* Special LR values for Secure/Non-Secure call handling and exception handling */ + +/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS */ +#define FNC_RETURN (0xFEFFFFFFUL) /* bit [0] ignored when processing a branch */ + +/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */ +#define EXC_RETURN_PREFIX (0xFF000000UL) /* bits [31:24] set to indicate an EXC_RETURN value */ +#define EXC_RETURN_S (0x00000040UL) /* bit [6] stack used to push registers: 0=Non-secure 1=Secure */ +#define EXC_RETURN_DCRS (0x00000020UL) /* bit [5] stacking rules for called registers: 0=skipped 1=saved */ +#define EXC_RETURN_FTYPE (0x00000010UL) /* bit [4] allocate stack for floating-point context: 0=done 1=skipped */ +#define EXC_RETURN_MODE (0x00000008UL) /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode */ +#define EXC_RETURN_SPSEL (0x00000004UL) /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP */ +#define EXC_RETURN_ES (0x00000001UL) /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */ + +/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking */ +#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) /* Value for processors with floating-point extension: */ +#define EXC_INTEGRITY_SIGNATURE (0xFEFA125AUL) /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE */ +#else +#define EXC_INTEGRITY_SIGNATURE (0xFEFA125BUL) /* Value for processors without floating-point extension */ +#endif + + +/** + \brief Set Priority Grouping + \details Sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ + SCB->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping + \details Reads the priority grouping field from the NVIC Interrupt Controller. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) +{ + return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Get Interrupt Target State + \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + \return 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Target State + \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |= ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Clear Interrupt Target State + \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IPR[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; + __DSB(); +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Set Priority Grouping (non-secure) + \details Sets the non-secure priority grouping field when in secure state using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB_NS->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ + SCB_NS->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping (non-secure) + \details Reads the priority grouping field from the non-secure NVIC when in secure state. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void) +{ + return ((uint32_t)((SCB_NS->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt (non-secure) + \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status (non-secure) + \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt (non-secure) + \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Pending Interrupt (non-secure) + \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt (non-secure) + \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt (non-secure) + \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt (non-secure) + \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority (non-secure) + \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every non-secure processor exception. + */ +__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->IPR[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority (non-secure) + \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_NVICFunctions */ + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv8.h" + +#endif + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + uint32_t mvfr0; + + mvfr0 = FPU->MVFR0; + if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U) + { + return 2U; /* Double + Single precision FPU */ + } + else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U) + { + return 1U; /* Single precision FPU */ + } + else + { + return 0U; /* No FPU */ + } +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ########################## SAU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SAUFunctions SAU Functions + \brief Functions that configure the SAU. + @{ + */ + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + +/** + \brief Enable SAU + \details Enables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Enable(void) +{ + SAU->CTRL |= (SAU_CTRL_ENABLE_Msk); +} + + + +/** + \brief Disable SAU + \details Disables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Disable(void) +{ + SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk); +} + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_SAUFunctions */ + + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief System Tick Configuration (non-secure) + \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function TZ_SysTick_Config_NS is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + + */ +__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick_NS->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick_NS->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick_NS->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** + \brief ITM Send Character + \details Transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + \param [in] ch Character to transmit. + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ + ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0U].u32 == 0UL) + { + __NOP(); + } + ITM->PORT[0U].u8 = (uint8_t)ch; + } + return (ch); +} + + +/** + \brief ITM Receive Character + \details Inputs a character via the external variable \ref ITM_RxBuffer. + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) +{ + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) + { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** + \brief ITM Check Character + \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) +{ + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) + { + return (0); /* no character available */ + } + else + { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM35P_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/RealOne/Drivers/CMSIS/Include/core_cm4.h b/RealOne/Drivers/CMSIS/Include/core_cm4.h new file mode 100644 index 0000000..12c023b --- /dev/null +++ b/RealOne/Drivers/CMSIS/Include/core_cm4.h @@ -0,0 +1,2124 @@ +/**************************************************************************//** + * @file core_cm4.h + * @brief CMSIS Cortex-M4 Core Peripheral Access Layer Header File + * @version V5.1.0 + * @date 13. March 2019 + ******************************************************************************/ +/* + * Copyright (c) 2009-2019 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM4_H_GENERIC +#define __CORE_CM4_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_M4 + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS CM4 definitions */ +#define __CM4_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __CM4_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __CM4_CMSIS_VERSION ((__CM4_CMSIS_VERSION_MAIN << 16U) | \ + __CM4_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (4U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions. +*/ +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_FP + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM4_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM4_H_DEPENDANT +#define __CORE_CM4_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM4_REV + #define __CM4_REV 0x0000U + #warning "__CM4_REV not defined in device header file; using default!" + #endif + + #ifndef __FPU_PRESENT + #define __FPU_PRESENT 0U + #warning "__FPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 3U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex_M4 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + - Core FPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + +#define APSR_Q_Pos 27U /*!< APSR: Q Position */ +#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ + +#define APSR_GE_Pos 16U /*!< APSR: GE Position */ +#define APSR_GE_Msk (0xFUL << APSR_GE_Pos) /*!< APSR: GE Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:1; /*!< bit: 9 Reserved */ + uint32_t ICI_IT_1:6; /*!< bit: 10..15 ICI/IT part 1 */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit */ + uint32_t ICI_IT_2:2; /*!< bit: 25..26 ICI/IT part 2 */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ +#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ + +#define xPSR_ICI_IT_2_Pos 25U /*!< xPSR: ICI/IT part 2 Position */ +#define xPSR_ICI_IT_2_Msk (3UL << xPSR_ICI_IT_2_Pos) /*!< xPSR: ICI/IT part 2 Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_GE_Pos 16U /*!< xPSR: GE Position */ +#define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos) /*!< xPSR: GE Mask */ + +#define xPSR_ICI_IT_1_Pos 10U /*!< xPSR: ICI/IT part 1 Position */ +#define xPSR_ICI_IT_1_Msk (0x3FUL << xPSR_ICI_IT_1_Pos) /*!< xPSR: ICI/IT part 1 Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t FPCA:1; /*!< bit: 2 FP extension active flag */ + uint32_t _reserved0:29; /*!< bit: 3..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_FPCA_Pos 2U /*!< CONTROL: FPCA Position */ +#define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) /*!< CONTROL: FPCA Mask */ + +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[8U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[24U]; + __IOM uint32_t ICER[8U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RESERVED1[24U]; + __IOM uint32_t ISPR[8U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[24U]; + __IOM uint32_t ICPR[8U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[24U]; + __IOM uint32_t IABR[8U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[56U]; + __IOM uint8_t IP[240U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED5[644U]; + __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IOM uint8_t SHP[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __IM uint32_t PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __IM uint32_t DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __IM uint32_t ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __IM uint32_t MMFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __IM uint32_t ISAR[5U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + uint32_t RESERVED0[5U]; + __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +#define SCB_AIRCR_VECTRESET_Pos 0U /*!< SCB AIRCR: VECTRESET Position */ +#define SCB_AIRCR_VECTRESET_Msk (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/) /*!< SCB AIRCR: VECTRESET Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +#define SCB_CCR_NONBASETHRDENA_Pos 0U /*!< SCB CCR: NONBASETHRDENA Position */ +#define SCB_CCR_NONBASETHRDENA_Msk (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/) /*!< SCB CCR: NONBASETHRDENA Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Register Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) /*!< SCB CFSR (MMFSR): MMARVALID Position */ +#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) /*!< SCB CFSR (MMFSR): MMARVALID Mask */ + +#define SCB_CFSR_MLSPERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 5U) /*!< SCB CFSR (MMFSR): MLSPERR Position */ +#define SCB_CFSR_MLSPERR_Msk (1UL << SCB_CFSR_MLSPERR_Pos) /*!< SCB CFSR (MMFSR): MLSPERR Mask */ + +#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) /*!< SCB CFSR (MMFSR): MSTKERR Position */ +#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) /*!< SCB CFSR (MMFSR): MSTKERR Mask */ + +#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) /*!< SCB CFSR (MMFSR): MUNSTKERR Position */ +#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */ + +#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) /*!< SCB CFSR (MMFSR): DACCVIOL Position */ +#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) /*!< SCB CFSR (MMFSR): DACCVIOL Mask */ + +#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) /*!< SCB CFSR (MMFSR): IACCVIOL Position */ +#define SCB_CFSR_IACCVIOL_Msk (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/) /*!< SCB CFSR (MMFSR): IACCVIOL Mask */ + +/* BusFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) /*!< SCB CFSR (BFSR): BFARVALID Position */ +#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) /*!< SCB CFSR (BFSR): BFARVALID Mask */ + +#define SCB_CFSR_LSPERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 5U) /*!< SCB CFSR (BFSR): LSPERR Position */ +#define SCB_CFSR_LSPERR_Msk (1UL << SCB_CFSR_LSPERR_Pos) /*!< SCB CFSR (BFSR): LSPERR Mask */ + +#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) /*!< SCB CFSR (BFSR): STKERR Position */ +#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) /*!< SCB CFSR (BFSR): STKERR Mask */ + +#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) /*!< SCB CFSR (BFSR): UNSTKERR Position */ +#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) /*!< SCB CFSR (BFSR): UNSTKERR Mask */ + +#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) /*!< SCB CFSR (BFSR): IMPRECISERR Position */ +#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) /*!< SCB CFSR (BFSR): IMPRECISERR Mask */ + +#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) /*!< SCB CFSR (BFSR): PRECISERR Position */ +#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) /*!< SCB CFSR (BFSR): PRECISERR Mask */ + +#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) /*!< SCB CFSR (BFSR): IBUSERR Position */ +#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) /*!< SCB CFSR (BFSR): IBUSERR Mask */ + +/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) /*!< SCB CFSR (UFSR): DIVBYZERO Position */ +#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) /*!< SCB CFSR (UFSR): DIVBYZERO Mask */ + +#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) /*!< SCB CFSR (UFSR): UNALIGNED Position */ +#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) /*!< SCB CFSR (UFSR): UNALIGNED Mask */ + +#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) /*!< SCB CFSR (UFSR): NOCP Position */ +#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) /*!< SCB CFSR (UFSR): NOCP Mask */ + +#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) /*!< SCB CFSR (UFSR): INVPC Position */ +#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) /*!< SCB CFSR (UFSR): INVPC Mask */ + +#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) /*!< SCB CFSR (UFSR): INVSTATE Position */ +#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) /*!< SCB CFSR (UFSR): INVSTATE Mask */ + +#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) /*!< SCB CFSR (UFSR): UNDEFINSTR Position */ +#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */ + +/* SCB Hard Fault Status Register Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ + +/* Auxiliary Control Register Definitions */ +#define SCnSCB_ACTLR_DISOOFP_Pos 9U /*!< ACTLR: DISOOFP Position */ +#define SCnSCB_ACTLR_DISOOFP_Msk (1UL << SCnSCB_ACTLR_DISOOFP_Pos) /*!< ACTLR: DISOOFP Mask */ + +#define SCnSCB_ACTLR_DISFPCA_Pos 8U /*!< ACTLR: DISFPCA Position */ +#define SCnSCB_ACTLR_DISFPCA_Msk (1UL << SCnSCB_ACTLR_DISFPCA_Pos) /*!< ACTLR: DISFPCA Mask */ + +#define SCnSCB_ACTLR_DISFOLD_Pos 2U /*!< ACTLR: DISFOLD Position */ +#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) /*!< ACTLR: DISFOLD Mask */ + +#define SCnSCB_ACTLR_DISDEFWBUF_Pos 1U /*!< ACTLR: DISDEFWBUF Position */ +#define SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos) /*!< ACTLR: DISDEFWBUF Mask */ + +#define SCnSCB_ACTLR_DISMCYCINT_Pos 0U /*!< ACTLR: DISMCYCINT Position */ +#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/) /*!< ACTLR: DISMCYCINT Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** + \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __OM union + { + __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864U]; + __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15U]; + __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15U]; + __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[32U]; + uint32_t RESERVED4[43U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[6U]; + __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TraceBusID_Pos 16U /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPrescale_Pos 8U /*!< ITM TCR: TSPrescale Position */ +#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /*!< ITM TCR: TSPrescale Mask */ + +#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + __IOM uint32_t MASK0; /*!< Offset: 0x024 (R/W) Mask Register 0 */ + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED0[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + __IOM uint32_t MASK1; /*!< Offset: 0x034 (R/W) Mask Register 1 */ + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + __IOM uint32_t MASK2; /*!< Offset: 0x044 (R/W) Mask Register 2 */ + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + __IOM uint32_t MASK3; /*!< Offset: 0x054 (R/W) Mask Register 3 */ + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Mask Register Definitions */ +#define DWT_MASK_MASK_Pos 0U /*!< DWT MASK: MASK Position */ +#define DWT_MASK_MASK_Msk (0x1FUL /*<< DWT_MASK_MASK_Pos*/) /*!< DWT MASK: MASK Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVADDR1_Pos 16U /*!< DWT FUNCTION: DATAVADDR1 Position */ +#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /*!< DWT FUNCTION: DATAVADDR1 Mask */ + +#define DWT_FUNCTION_DATAVADDR0_Pos 12U /*!< DWT FUNCTION: DATAVADDR0 Position */ +#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /*!< DWT FUNCTION: DATAVADDR0 Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_LNK1ENA_Pos 9U /*!< DWT FUNCTION: LNK1ENA Position */ +#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /*!< DWT FUNCTION: LNK1ENA Mask */ + +#define DWT_FUNCTION_DATAVMATCH_Pos 8U /*!< DWT FUNCTION: DATAVMATCH Position */ +#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */ + +#define DWT_FUNCTION_CYCMATCH_Pos 7U /*!< DWT FUNCTION: CYCMATCH Position */ +#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /*!< DWT FUNCTION: CYCMATCH Mask */ + +#define DWT_FUNCTION_EMITRANGE_Pos 5U /*!< DWT FUNCTION: EMITRANGE Position */ +#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /*!< DWT FUNCTION: EMITRANGE Mask */ + +#define DWT_FUNCTION_FUNCTION_Pos 0U /*!< DWT FUNCTION: FUNCTION Position */ +#define DWT_FUNCTION_FUNCTION_Msk (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/) /*!< DWT FUNCTION: FUNCTION Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IM uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */ + uint32_t RESERVED3[759U]; + __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER Register */ + __IM uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */ + __IM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */ + uint32_t RESERVED4[1U]; + __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */ + __IM uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */ + __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39U]; + __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8U]; + __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration ETM Data Register Definitions (FIFO0) */ +#define TPI_FIFO0_ITM_ATVALID_Pos 29U /*!< TPI FIFO0: ITM_ATVALID Position */ +#define TPI_FIFO0_ITM_ATVALID_Msk (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */ + +#define TPI_FIFO0_ITM_bytecount_Pos 27U /*!< TPI FIFO0: ITM_bytecount Position */ +#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */ + +#define TPI_FIFO0_ETM_ATVALID_Pos 26U /*!< TPI FIFO0: ETM_ATVALID Position */ +#define TPI_FIFO0_ETM_ATVALID_Msk (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */ + +#define TPI_FIFO0_ETM_bytecount_Pos 24U /*!< TPI FIFO0: ETM_bytecount Position */ +#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */ + +#define TPI_FIFO0_ETM2_Pos 16U /*!< TPI FIFO0: ETM2 Position */ +#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */ + +#define TPI_FIFO0_ETM1_Pos 8U /*!< TPI FIFO0: ETM1 Position */ +#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */ + +#define TPI_FIFO0_ETM0_Pos 0U /*!< TPI FIFO0: ETM0 Position */ +#define TPI_FIFO0_ETM0_Msk (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/) /*!< TPI FIFO0: ETM0 Mask */ + +/* TPI ITATBCTR2 Register Definitions */ +#define TPI_ITATBCTR2_ATREADY2_Pos 0U /*!< TPI ITATBCTR2: ATREADY2 Position */ +#define TPI_ITATBCTR2_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/) /*!< TPI ITATBCTR2: ATREADY2 Mask */ + +#define TPI_ITATBCTR2_ATREADY1_Pos 0U /*!< TPI ITATBCTR2: ATREADY1 Position */ +#define TPI_ITATBCTR2_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/) /*!< TPI ITATBCTR2: ATREADY1 Mask */ + +/* TPI Integration ITM Data Register Definitions (FIFO1) */ +#define TPI_FIFO1_ITM_ATVALID_Pos 29U /*!< TPI FIFO1: ITM_ATVALID Position */ +#define TPI_FIFO1_ITM_ATVALID_Msk (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */ + +#define TPI_FIFO1_ITM_bytecount_Pos 27U /*!< TPI FIFO1: ITM_bytecount Position */ +#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */ + +#define TPI_FIFO1_ETM_ATVALID_Pos 26U /*!< TPI FIFO1: ETM_ATVALID Position */ +#define TPI_FIFO1_ETM_ATVALID_Msk (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */ + +#define TPI_FIFO1_ETM_bytecount_Pos 24U /*!< TPI FIFO1: ETM_bytecount Position */ +#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */ + +#define TPI_FIFO1_ITM2_Pos 16U /*!< TPI FIFO1: ITM2 Position */ +#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */ + +#define TPI_FIFO1_ITM1_Pos 8U /*!< TPI FIFO1: ITM1 Position */ +#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */ + +#define TPI_FIFO1_ITM0_Pos 0U /*!< TPI FIFO1: ITM0 Position */ +#define TPI_FIFO1_ITM0_Msk (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/) /*!< TPI FIFO1: ITM0 Mask */ + +/* TPI ITATBCTR0 Register Definitions */ +#define TPI_ITATBCTR0_ATREADY2_Pos 0U /*!< TPI ITATBCTR0: ATREADY2 Position */ +#define TPI_ITATBCTR0_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/) /*!< TPI ITATBCTR0: ATREADY2 Mask */ + +#define TPI_ITATBCTR0_ATREADY1_Pos 0U /*!< TPI ITATBCTR0: ATREADY1 Position */ +#define TPI_ITATBCTR0_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/) /*!< TPI ITATBCTR0: ATREADY1 Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_MinBufSz_Pos 6U /*!< TPI DEVID: MinBufSz Position */ +#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */ + +#define TPI_DEVID_AsynClkIn_Pos 5U /*!< TPI DEVID: AsynClkIn Position */ +#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ + __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register */ + __IOM uint32_t RASR_A1; /*!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register */ + __IOM uint32_t RASR_A2; /*!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register */ + __IOM uint32_t RASR_A3; /*!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register */ +} MPU_Type; + +#define MPU_TYPE_RALIASES 4U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_ADDR_Pos 5U /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ +#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ + +#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ +#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ + +/* MPU Region Attribute and Size Register Definitions */ +#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ +#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ + +#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ +#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ + +#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ +#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ + +#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ +#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ + +#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ +#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ + +#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ +#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ + +#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ +#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ + +#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ +#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ + +#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ +#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ + +#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ +#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ + +/*@} end of group CMSIS_MPU */ +#endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_FPU Floating Point Unit (FPU) + \brief Type definitions for the Floating Point Unit (FPU) + @{ + */ + +/** + \brief Structure type to access the Floating Point Unit (FPU). + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IOM uint32_t FPCCR; /*!< Offset: 0x004 (R/W) Floating-Point Context Control Register */ + __IOM uint32_t FPCAR; /*!< Offset: 0x008 (R/W) Floating-Point Context Address Register */ + __IOM uint32_t FPDSCR; /*!< Offset: 0x00C (R/W) Floating-Point Default Status Control Register */ + __IM uint32_t MVFR0; /*!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x014 (R/ ) Media and FP Feature Register 1 */ + __IM uint32_t MVFR2; /*!< Offset: 0x018 (R/ ) Media and FP Feature Register 2 */ +} FPU_Type; + +/* Floating-Point Context Control Register Definitions */ +#define FPU_FPCCR_ASPEN_Pos 31U /*!< FPCCR: ASPEN bit Position */ +#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) /*!< FPCCR: ASPEN bit Mask */ + +#define FPU_FPCCR_LSPEN_Pos 30U /*!< FPCCR: LSPEN Position */ +#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */ + +#define FPU_FPCCR_MONRDY_Pos 8U /*!< FPCCR: MONRDY Position */ +#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) /*!< FPCCR: MONRDY bit Mask */ + +#define FPU_FPCCR_BFRDY_Pos 6U /*!< FPCCR: BFRDY Position */ +#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) /*!< FPCCR: BFRDY bit Mask */ + +#define FPU_FPCCR_MMRDY_Pos 5U /*!< FPCCR: MMRDY Position */ +#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) /*!< FPCCR: MMRDY bit Mask */ + +#define FPU_FPCCR_HFRDY_Pos 4U /*!< FPCCR: HFRDY Position */ +#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) /*!< FPCCR: HFRDY bit Mask */ + +#define FPU_FPCCR_THREAD_Pos 3U /*!< FPCCR: processor mode bit Position */ +#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) /*!< FPCCR: processor mode active bit Mask */ + +#define FPU_FPCCR_USER_Pos 1U /*!< FPCCR: privilege level bit Position */ +#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) /*!< FPCCR: privilege level bit Mask */ + +#define FPU_FPCCR_LSPACT_Pos 0U /*!< FPCCR: Lazy state preservation active bit Position */ +#define FPU_FPCCR_LSPACT_Msk (1UL /*<< FPU_FPCCR_LSPACT_Pos*/) /*!< FPCCR: Lazy state preservation active bit Mask */ + +/* Floating-Point Context Address Register Definitions */ +#define FPU_FPCAR_ADDRESS_Pos 3U /*!< FPCAR: ADDRESS bit Position */ +#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) /*!< FPCAR: ADDRESS bit Mask */ + +/* Floating-Point Default Status Control Register Definitions */ +#define FPU_FPDSCR_AHP_Pos 26U /*!< FPDSCR: AHP bit Position */ +#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) /*!< FPDSCR: AHP bit Mask */ + +#define FPU_FPDSCR_DN_Pos 25U /*!< FPDSCR: DN bit Position */ +#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) /*!< FPDSCR: DN bit Mask */ + +#define FPU_FPDSCR_FZ_Pos 24U /*!< FPDSCR: FZ bit Position */ +#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) /*!< FPDSCR: FZ bit Mask */ + +#define FPU_FPDSCR_RMode_Pos 22U /*!< FPDSCR: RMode bit Position */ +#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) /*!< FPDSCR: RMode bit Mask */ + +/* Media and FP Feature Register 0 Definitions */ +#define FPU_MVFR0_FP_rounding_modes_Pos 28U /*!< MVFR0: FP rounding modes bits Position */ +#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) /*!< MVFR0: FP rounding modes bits Mask */ + +#define FPU_MVFR0_Short_vectors_Pos 24U /*!< MVFR0: Short vectors bits Position */ +#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) /*!< MVFR0: Short vectors bits Mask */ + +#define FPU_MVFR0_Square_root_Pos 20U /*!< MVFR0: Square root bits Position */ +#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) /*!< MVFR0: Square root bits Mask */ + +#define FPU_MVFR0_Divide_Pos 16U /*!< MVFR0: Divide bits Position */ +#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) /*!< MVFR0: Divide bits Mask */ + +#define FPU_MVFR0_FP_excep_trapping_Pos 12U /*!< MVFR0: FP exception trapping bits Position */ +#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) /*!< MVFR0: FP exception trapping bits Mask */ + +#define FPU_MVFR0_Double_precision_Pos 8U /*!< MVFR0: Double-precision bits Position */ +#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) /*!< MVFR0: Double-precision bits Mask */ + +#define FPU_MVFR0_Single_precision_Pos 4U /*!< MVFR0: Single-precision bits Position */ +#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) /*!< MVFR0: Single-precision bits Mask */ + +#define FPU_MVFR0_A_SIMD_registers_Pos 0U /*!< MVFR0: A_SIMD registers bits Position */ +#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/) /*!< MVFR0: A_SIMD registers bits Mask */ + +/* Media and FP Feature Register 1 Definitions */ +#define FPU_MVFR1_FP_fused_MAC_Pos 28U /*!< MVFR1: FP fused MAC bits Position */ +#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) /*!< MVFR1: FP fused MAC bits Mask */ + +#define FPU_MVFR1_FP_HPFP_Pos 24U /*!< MVFR1: FP HPFP bits Position */ +#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) /*!< MVFR1: FP HPFP bits Mask */ + +#define FPU_MVFR1_D_NaN_mode_Pos 4U /*!< MVFR1: D_NaN mode bits Position */ +#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) /*!< MVFR1: D_NaN mode bits Mask */ + +#define FPU_MVFR1_FtZ_mode_Pos 0U /*!< MVFR1: FtZ mode bits Position */ +#define FPU_MVFR1_FtZ_mode_Msk (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/) /*!< MVFR1: FtZ mode bits Mask */ + +/* Media and FP Feature Register 2 Definitions */ + +#define FPU_MVFR2_VFP_Misc_Pos 4U /*!< MVFR2: VFP Misc bits Position */ +#define FPU_MVFR2_VFP_Misc_Msk (0xFUL << FPU_MVFR2_VFP_Misc_Pos) /*!< MVFR2: VFP Misc bits Mask */ + +/*@} end of group CMSIS_FPU */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register Definitions */ +#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ +#define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ +#define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ +#define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ +#define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ +#define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ +#define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ +#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) /*!< Core Debug configuration struct */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ +#endif + +#define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */ +#define FPU ((FPU_Type *) FPU_BASE ) /*!< Floating Point Unit */ + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* The following EXC_RETURN values are saved the LR on exception entry */ +#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ +#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ +#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ +#define EXC_RETURN_HANDLER_FPU (0xFFFFFFE1UL) /* return to Handler mode, uses MSP after return, restore floating-point state */ +#define EXC_RETURN_THREAD_MSP_FPU (0xFFFFFFE9UL) /* return to Thread mode, uses MSP after return, restore floating-point state */ +#define EXC_RETURN_THREAD_PSP_FPU (0xFFFFFFEDUL) /* return to Thread mode, uses PSP after return, restore floating-point state */ + + +/** + \brief Set Priority Grouping + \details Sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ + SCB->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping + \details Reads the priority grouping field from the NVIC Interrupt Controller. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) +{ + return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IP[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC->IP[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t vectors = (uint32_t )SCB->VTOR; + (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector; + /* ARM Application Note 321 states that the M4 does not require the architectural barrier */ +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t vectors = (uint32_t )SCB->VTOR; + return (uint32_t)(* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)); +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv7.h" + +#endif + + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + uint32_t mvfr0; + + mvfr0 = FPU->MVFR0; + if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U) + { + return 1U; /* Single precision FPU */ + } + else + { + return 0U; /* No FPU */ + } +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** + \brief ITM Send Character + \details Transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + \param [in] ch Character to transmit. + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ + ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0U].u32 == 0UL) + { + __NOP(); + } + ITM->PORT[0U].u8 = (uint8_t)ch; + } + return (ch); +} + + +/** + \brief ITM Receive Character + \details Inputs a character via the external variable \ref ITM_RxBuffer. + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) +{ + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) + { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** + \brief ITM Check Character + \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) +{ + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) + { + return (0); /* no character available */ + } + else + { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM4_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/RealOne/Drivers/CMSIS/Include/core_cm7.h b/RealOne/Drivers/CMSIS/Include/core_cm7.h new file mode 100644 index 0000000..c4515d8 --- /dev/null +++ b/RealOne/Drivers/CMSIS/Include/core_cm7.h @@ -0,0 +1,2725 @@ +/**************************************************************************//** + * @file core_cm7.h + * @brief CMSIS Cortex-M7 Core Peripheral Access Layer Header File + * @version V5.1.1 + * @date 28. March 2019 + ******************************************************************************/ +/* + * Copyright (c) 2009-2019 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM7_H_GENERIC +#define __CORE_CM7_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_M7 + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS CM7 definitions */ +#define __CM7_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __CM7_CMSIS_VERSION_SUB ( __CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __CM7_CMSIS_VERSION ((__CM7_CMSIS_VERSION_MAIN << 16U) | \ + __CM7_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (7U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions. +*/ +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_FP + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM7_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM7_H_DEPENDANT +#define __CORE_CM7_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM7_REV + #define __CM7_REV 0x0000U + #warning "__CM7_REV not defined in device header file; using default!" + #endif + + #ifndef __FPU_PRESENT + #define __FPU_PRESENT 0U + #warning "__FPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __ICACHE_PRESENT + #define __ICACHE_PRESENT 0U + #warning "__ICACHE_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __DCACHE_PRESENT + #define __DCACHE_PRESENT 0U + #warning "__DCACHE_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __DTCM_PRESENT + #define __DTCM_PRESENT 0U + #warning "__DTCM_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 3U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex_M7 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + - Core FPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + +#define APSR_Q_Pos 27U /*!< APSR: Q Position */ +#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ + +#define APSR_GE_Pos 16U /*!< APSR: GE Position */ +#define APSR_GE_Msk (0xFUL << APSR_GE_Pos) /*!< APSR: GE Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:1; /*!< bit: 9 Reserved */ + uint32_t ICI_IT_1:6; /*!< bit: 10..15 ICI/IT part 1 */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit */ + uint32_t ICI_IT_2:2; /*!< bit: 25..26 ICI/IT part 2 */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ +#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ + +#define xPSR_ICI_IT_2_Pos 25U /*!< xPSR: ICI/IT part 2 Position */ +#define xPSR_ICI_IT_2_Msk (3UL << xPSR_ICI_IT_2_Pos) /*!< xPSR: ICI/IT part 2 Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_GE_Pos 16U /*!< xPSR: GE Position */ +#define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos) /*!< xPSR: GE Mask */ + +#define xPSR_ICI_IT_1_Pos 10U /*!< xPSR: ICI/IT part 1 Position */ +#define xPSR_ICI_IT_1_Msk (0x3FUL << xPSR_ICI_IT_1_Pos) /*!< xPSR: ICI/IT part 1 Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t FPCA:1; /*!< bit: 2 FP extension active flag */ + uint32_t _reserved0:29; /*!< bit: 3..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_FPCA_Pos 2U /*!< CONTROL: FPCA Position */ +#define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) /*!< CONTROL: FPCA Mask */ + +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[8U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[24U]; + __IOM uint32_t ICER[8U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RESERVED1[24U]; + __IOM uint32_t ISPR[8U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[24U]; + __IOM uint32_t ICPR[8U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[24U]; + __IOM uint32_t IABR[8U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[56U]; + __IOM uint8_t IP[240U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED5[644U]; + __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IOM uint8_t SHPR[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __IM uint32_t ID_PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __IM uint32_t ID_DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __IM uint32_t ID_AFR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __IM uint32_t ID_MFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __IM uint32_t ID_ISAR[5U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + uint32_t RESERVED0[1U]; + __IM uint32_t CLIDR; /*!< Offset: 0x078 (R/ ) Cache Level ID register */ + __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ + __IM uint32_t CCSIDR; /*!< Offset: 0x080 (R/ ) Cache Size ID Register */ + __IOM uint32_t CSSELR; /*!< Offset: 0x084 (R/W) Cache Size Selection Register */ + __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ + uint32_t RESERVED3[93U]; + __OM uint32_t STIR; /*!< Offset: 0x200 ( /W) Software Triggered Interrupt Register */ + uint32_t RESERVED4[15U]; + __IM uint32_t MVFR0; /*!< Offset: 0x240 (R/ ) Media and VFP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x244 (R/ ) Media and VFP Feature Register 1 */ + __IM uint32_t MVFR2; /*!< Offset: 0x248 (R/ ) Media and VFP Feature Register 2 */ + uint32_t RESERVED5[1U]; + __OM uint32_t ICIALLU; /*!< Offset: 0x250 ( /W) I-Cache Invalidate All to PoU */ + uint32_t RESERVED6[1U]; + __OM uint32_t ICIMVAU; /*!< Offset: 0x258 ( /W) I-Cache Invalidate by MVA to PoU */ + __OM uint32_t DCIMVAC; /*!< Offset: 0x25C ( /W) D-Cache Invalidate by MVA to PoC */ + __OM uint32_t DCISW; /*!< Offset: 0x260 ( /W) D-Cache Invalidate by Set-way */ + __OM uint32_t DCCMVAU; /*!< Offset: 0x264 ( /W) D-Cache Clean by MVA to PoU */ + __OM uint32_t DCCMVAC; /*!< Offset: 0x268 ( /W) D-Cache Clean by MVA to PoC */ + __OM uint32_t DCCSW; /*!< Offset: 0x26C ( /W) D-Cache Clean by Set-way */ + __OM uint32_t DCCIMVAC; /*!< Offset: 0x270 ( /W) D-Cache Clean and Invalidate by MVA to PoC */ + __OM uint32_t DCCISW; /*!< Offset: 0x274 ( /W) D-Cache Clean and Invalidate by Set-way */ + uint32_t RESERVED7[6U]; + __IOM uint32_t ITCMCR; /*!< Offset: 0x290 (R/W) Instruction Tightly-Coupled Memory Control Register */ + __IOM uint32_t DTCMCR; /*!< Offset: 0x294 (R/W) Data Tightly-Coupled Memory Control Registers */ + __IOM uint32_t AHBPCR; /*!< Offset: 0x298 (R/W) AHBP Control Register */ + __IOM uint32_t CACR; /*!< Offset: 0x29C (R/W) L1 Cache Control Register */ + __IOM uint32_t AHBSCR; /*!< Offset: 0x2A0 (R/W) AHB Slave Control Register */ + uint32_t RESERVED8[1U]; + __IOM uint32_t ABFSR; /*!< Offset: 0x2A8 (R/W) Auxiliary Bus Fault Status Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +#define SCB_AIRCR_VECTRESET_Pos 0U /*!< SCB AIRCR: VECTRESET Position */ +#define SCB_AIRCR_VECTRESET_Msk (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/) /*!< SCB AIRCR: VECTRESET Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_BP_Pos 18U /*!< SCB CCR: Branch prediction enable bit Position */ +#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos) /*!< SCB CCR: Branch prediction enable bit Mask */ + +#define SCB_CCR_IC_Pos 17U /*!< SCB CCR: Instruction cache enable bit Position */ +#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos) /*!< SCB CCR: Instruction cache enable bit Mask */ + +#define SCB_CCR_DC_Pos 16U /*!< SCB CCR: Cache enable bit Position */ +#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos) /*!< SCB CCR: Cache enable bit Mask */ + +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +#define SCB_CCR_NONBASETHRDENA_Pos 0U /*!< SCB CCR: NONBASETHRDENA Position */ +#define SCB_CCR_NONBASETHRDENA_Msk (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/) /*!< SCB CCR: NONBASETHRDENA Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Register Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) /*!< SCB CFSR (MMFSR): MMARVALID Position */ +#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) /*!< SCB CFSR (MMFSR): MMARVALID Mask */ + +#define SCB_CFSR_MLSPERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 5U) /*!< SCB CFSR (MMFSR): MLSPERR Position */ +#define SCB_CFSR_MLSPERR_Msk (1UL << SCB_CFSR_MLSPERR_Pos) /*!< SCB CFSR (MMFSR): MLSPERR Mask */ + +#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) /*!< SCB CFSR (MMFSR): MSTKERR Position */ +#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) /*!< SCB CFSR (MMFSR): MSTKERR Mask */ + +#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) /*!< SCB CFSR (MMFSR): MUNSTKERR Position */ +#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */ + +#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) /*!< SCB CFSR (MMFSR): DACCVIOL Position */ +#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) /*!< SCB CFSR (MMFSR): DACCVIOL Mask */ + +#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) /*!< SCB CFSR (MMFSR): IACCVIOL Position */ +#define SCB_CFSR_IACCVIOL_Msk (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/) /*!< SCB CFSR (MMFSR): IACCVIOL Mask */ + +/* BusFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) /*!< SCB CFSR (BFSR): BFARVALID Position */ +#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) /*!< SCB CFSR (BFSR): BFARVALID Mask */ + +#define SCB_CFSR_LSPERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 5U) /*!< SCB CFSR (BFSR): LSPERR Position */ +#define SCB_CFSR_LSPERR_Msk (1UL << SCB_CFSR_LSPERR_Pos) /*!< SCB CFSR (BFSR): LSPERR Mask */ + +#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) /*!< SCB CFSR (BFSR): STKERR Position */ +#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) /*!< SCB CFSR (BFSR): STKERR Mask */ + +#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) /*!< SCB CFSR (BFSR): UNSTKERR Position */ +#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) /*!< SCB CFSR (BFSR): UNSTKERR Mask */ + +#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) /*!< SCB CFSR (BFSR): IMPRECISERR Position */ +#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) /*!< SCB CFSR (BFSR): IMPRECISERR Mask */ + +#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) /*!< SCB CFSR (BFSR): PRECISERR Position */ +#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) /*!< SCB CFSR (BFSR): PRECISERR Mask */ + +#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) /*!< SCB CFSR (BFSR): IBUSERR Position */ +#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) /*!< SCB CFSR (BFSR): IBUSERR Mask */ + +/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) /*!< SCB CFSR (UFSR): DIVBYZERO Position */ +#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) /*!< SCB CFSR (UFSR): DIVBYZERO Mask */ + +#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) /*!< SCB CFSR (UFSR): UNALIGNED Position */ +#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) /*!< SCB CFSR (UFSR): UNALIGNED Mask */ + +#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) /*!< SCB CFSR (UFSR): NOCP Position */ +#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) /*!< SCB CFSR (UFSR): NOCP Mask */ + +#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) /*!< SCB CFSR (UFSR): INVPC Position */ +#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) /*!< SCB CFSR (UFSR): INVPC Mask */ + +#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) /*!< SCB CFSR (UFSR): INVSTATE Position */ +#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) /*!< SCB CFSR (UFSR): INVSTATE Mask */ + +#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) /*!< SCB CFSR (UFSR): UNDEFINSTR Position */ +#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */ + +/* SCB Hard Fault Status Register Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ + +/* SCB Cache Level ID Register Definitions */ +#define SCB_CLIDR_LOUU_Pos 27U /*!< SCB CLIDR: LoUU Position */ +#define SCB_CLIDR_LOUU_Msk (7UL << SCB_CLIDR_LOUU_Pos) /*!< SCB CLIDR: LoUU Mask */ + +#define SCB_CLIDR_LOC_Pos 24U /*!< SCB CLIDR: LoC Position */ +#define SCB_CLIDR_LOC_Msk (7UL << SCB_CLIDR_LOC_Pos) /*!< SCB CLIDR: LoC Mask */ + +/* SCB Cache Type Register Definitions */ +#define SCB_CTR_FORMAT_Pos 29U /*!< SCB CTR: Format Position */ +#define SCB_CTR_FORMAT_Msk (7UL << SCB_CTR_FORMAT_Pos) /*!< SCB CTR: Format Mask */ + +#define SCB_CTR_CWG_Pos 24U /*!< SCB CTR: CWG Position */ +#define SCB_CTR_CWG_Msk (0xFUL << SCB_CTR_CWG_Pos) /*!< SCB CTR: CWG Mask */ + +#define SCB_CTR_ERG_Pos 20U /*!< SCB CTR: ERG Position */ +#define SCB_CTR_ERG_Msk (0xFUL << SCB_CTR_ERG_Pos) /*!< SCB CTR: ERG Mask */ + +#define SCB_CTR_DMINLINE_Pos 16U /*!< SCB CTR: DminLine Position */ +#define SCB_CTR_DMINLINE_Msk (0xFUL << SCB_CTR_DMINLINE_Pos) /*!< SCB CTR: DminLine Mask */ + +#define SCB_CTR_IMINLINE_Pos 0U /*!< SCB CTR: ImInLine Position */ +#define SCB_CTR_IMINLINE_Msk (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/) /*!< SCB CTR: ImInLine Mask */ + +/* SCB Cache Size ID Register Definitions */ +#define SCB_CCSIDR_WT_Pos 31U /*!< SCB CCSIDR: WT Position */ +#define SCB_CCSIDR_WT_Msk (1UL << SCB_CCSIDR_WT_Pos) /*!< SCB CCSIDR: WT Mask */ + +#define SCB_CCSIDR_WB_Pos 30U /*!< SCB CCSIDR: WB Position */ +#define SCB_CCSIDR_WB_Msk (1UL << SCB_CCSIDR_WB_Pos) /*!< SCB CCSIDR: WB Mask */ + +#define SCB_CCSIDR_RA_Pos 29U /*!< SCB CCSIDR: RA Position */ +#define SCB_CCSIDR_RA_Msk (1UL << SCB_CCSIDR_RA_Pos) /*!< SCB CCSIDR: RA Mask */ + +#define SCB_CCSIDR_WA_Pos 28U /*!< SCB CCSIDR: WA Position */ +#define SCB_CCSIDR_WA_Msk (1UL << SCB_CCSIDR_WA_Pos) /*!< SCB CCSIDR: WA Mask */ + +#define SCB_CCSIDR_NUMSETS_Pos 13U /*!< SCB CCSIDR: NumSets Position */ +#define SCB_CCSIDR_NUMSETS_Msk (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos) /*!< SCB CCSIDR: NumSets Mask */ + +#define SCB_CCSIDR_ASSOCIATIVITY_Pos 3U /*!< SCB CCSIDR: Associativity Position */ +#define SCB_CCSIDR_ASSOCIATIVITY_Msk (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos) /*!< SCB CCSIDR: Associativity Mask */ + +#define SCB_CCSIDR_LINESIZE_Pos 0U /*!< SCB CCSIDR: LineSize Position */ +#define SCB_CCSIDR_LINESIZE_Msk (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/) /*!< SCB CCSIDR: LineSize Mask */ + +/* SCB Cache Size Selection Register Definitions */ +#define SCB_CSSELR_LEVEL_Pos 1U /*!< SCB CSSELR: Level Position */ +#define SCB_CSSELR_LEVEL_Msk (7UL << SCB_CSSELR_LEVEL_Pos) /*!< SCB CSSELR: Level Mask */ + +#define SCB_CSSELR_IND_Pos 0U /*!< SCB CSSELR: InD Position */ +#define SCB_CSSELR_IND_Msk (1UL /*<< SCB_CSSELR_IND_Pos*/) /*!< SCB CSSELR: InD Mask */ + +/* SCB Software Triggered Interrupt Register Definitions */ +#define SCB_STIR_INTID_Pos 0U /*!< SCB STIR: INTID Position */ +#define SCB_STIR_INTID_Msk (0x1FFUL /*<< SCB_STIR_INTID_Pos*/) /*!< SCB STIR: INTID Mask */ + +/* SCB D-Cache Invalidate by Set-way Register Definitions */ +#define SCB_DCISW_WAY_Pos 30U /*!< SCB DCISW: Way Position */ +#define SCB_DCISW_WAY_Msk (3UL << SCB_DCISW_WAY_Pos) /*!< SCB DCISW: Way Mask */ + +#define SCB_DCISW_SET_Pos 5U /*!< SCB DCISW: Set Position */ +#define SCB_DCISW_SET_Msk (0x1FFUL << SCB_DCISW_SET_Pos) /*!< SCB DCISW: Set Mask */ + +/* SCB D-Cache Clean by Set-way Register Definitions */ +#define SCB_DCCSW_WAY_Pos 30U /*!< SCB DCCSW: Way Position */ +#define SCB_DCCSW_WAY_Msk (3UL << SCB_DCCSW_WAY_Pos) /*!< SCB DCCSW: Way Mask */ + +#define SCB_DCCSW_SET_Pos 5U /*!< SCB DCCSW: Set Position */ +#define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB DCCSW: Set Mask */ + +/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */ +#define SCB_DCCISW_WAY_Pos 30U /*!< SCB DCCISW: Way Position */ +#define SCB_DCCISW_WAY_Msk (3UL << SCB_DCCISW_WAY_Pos) /*!< SCB DCCISW: Way Mask */ + +#define SCB_DCCISW_SET_Pos 5U /*!< SCB DCCISW: Set Position */ +#define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos) /*!< SCB DCCISW: Set Mask */ + +/* Instruction Tightly-Coupled Memory Control Register Definitions */ +#define SCB_ITCMCR_SZ_Pos 3U /*!< SCB ITCMCR: SZ Position */ +#define SCB_ITCMCR_SZ_Msk (0xFUL << SCB_ITCMCR_SZ_Pos) /*!< SCB ITCMCR: SZ Mask */ + +#define SCB_ITCMCR_RETEN_Pos 2U /*!< SCB ITCMCR: RETEN Position */ +#define SCB_ITCMCR_RETEN_Msk (1UL << SCB_ITCMCR_RETEN_Pos) /*!< SCB ITCMCR: RETEN Mask */ + +#define SCB_ITCMCR_RMW_Pos 1U /*!< SCB ITCMCR: RMW Position */ +#define SCB_ITCMCR_RMW_Msk (1UL << SCB_ITCMCR_RMW_Pos) /*!< SCB ITCMCR: RMW Mask */ + +#define SCB_ITCMCR_EN_Pos 0U /*!< SCB ITCMCR: EN Position */ +#define SCB_ITCMCR_EN_Msk (1UL /*<< SCB_ITCMCR_EN_Pos*/) /*!< SCB ITCMCR: EN Mask */ + +/* Data Tightly-Coupled Memory Control Register Definitions */ +#define SCB_DTCMCR_SZ_Pos 3U /*!< SCB DTCMCR: SZ Position */ +#define SCB_DTCMCR_SZ_Msk (0xFUL << SCB_DTCMCR_SZ_Pos) /*!< SCB DTCMCR: SZ Mask */ + +#define SCB_DTCMCR_RETEN_Pos 2U /*!< SCB DTCMCR: RETEN Position */ +#define SCB_DTCMCR_RETEN_Msk (1UL << SCB_DTCMCR_RETEN_Pos) /*!< SCB DTCMCR: RETEN Mask */ + +#define SCB_DTCMCR_RMW_Pos 1U /*!< SCB DTCMCR: RMW Position */ +#define SCB_DTCMCR_RMW_Msk (1UL << SCB_DTCMCR_RMW_Pos) /*!< SCB DTCMCR: RMW Mask */ + +#define SCB_DTCMCR_EN_Pos 0U /*!< SCB DTCMCR: EN Position */ +#define SCB_DTCMCR_EN_Msk (1UL /*<< SCB_DTCMCR_EN_Pos*/) /*!< SCB DTCMCR: EN Mask */ + +/* AHBP Control Register Definitions */ +#define SCB_AHBPCR_SZ_Pos 1U /*!< SCB AHBPCR: SZ Position */ +#define SCB_AHBPCR_SZ_Msk (7UL << SCB_AHBPCR_SZ_Pos) /*!< SCB AHBPCR: SZ Mask */ + +#define SCB_AHBPCR_EN_Pos 0U /*!< SCB AHBPCR: EN Position */ +#define SCB_AHBPCR_EN_Msk (1UL /*<< SCB_AHBPCR_EN_Pos*/) /*!< SCB AHBPCR: EN Mask */ + +/* L1 Cache Control Register Definitions */ +#define SCB_CACR_FORCEWT_Pos 2U /*!< SCB CACR: FORCEWT Position */ +#define SCB_CACR_FORCEWT_Msk (1UL << SCB_CACR_FORCEWT_Pos) /*!< SCB CACR: FORCEWT Mask */ + +#define SCB_CACR_ECCEN_Pos 1U /*!< SCB CACR: ECCEN Position */ +#define SCB_CACR_ECCEN_Msk (1UL << SCB_CACR_ECCEN_Pos) /*!< SCB CACR: ECCEN Mask */ + +#define SCB_CACR_SIWT_Pos 0U /*!< SCB CACR: SIWT Position */ +#define SCB_CACR_SIWT_Msk (1UL /*<< SCB_CACR_SIWT_Pos*/) /*!< SCB CACR: SIWT Mask */ + +/* AHBS Control Register Definitions */ +#define SCB_AHBSCR_INITCOUNT_Pos 11U /*!< SCB AHBSCR: INITCOUNT Position */ +#define SCB_AHBSCR_INITCOUNT_Msk (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos) /*!< SCB AHBSCR: INITCOUNT Mask */ + +#define SCB_AHBSCR_TPRI_Pos 2U /*!< SCB AHBSCR: TPRI Position */ +#define SCB_AHBSCR_TPRI_Msk (0x1FFUL << SCB_AHBPCR_TPRI_Pos) /*!< SCB AHBSCR: TPRI Mask */ + +#define SCB_AHBSCR_CTL_Pos 0U /*!< SCB AHBSCR: CTL Position*/ +#define SCB_AHBSCR_CTL_Msk (3UL /*<< SCB_AHBPCR_CTL_Pos*/) /*!< SCB AHBSCR: CTL Mask */ + +/* Auxiliary Bus Fault Status Register Definitions */ +#define SCB_ABFSR_AXIMTYPE_Pos 8U /*!< SCB ABFSR: AXIMTYPE Position*/ +#define SCB_ABFSR_AXIMTYPE_Msk (3UL << SCB_ABFSR_AXIMTYPE_Pos) /*!< SCB ABFSR: AXIMTYPE Mask */ + +#define SCB_ABFSR_EPPB_Pos 4U /*!< SCB ABFSR: EPPB Position*/ +#define SCB_ABFSR_EPPB_Msk (1UL << SCB_ABFSR_EPPB_Pos) /*!< SCB ABFSR: EPPB Mask */ + +#define SCB_ABFSR_AXIM_Pos 3U /*!< SCB ABFSR: AXIM Position*/ +#define SCB_ABFSR_AXIM_Msk (1UL << SCB_ABFSR_AXIM_Pos) /*!< SCB ABFSR: AXIM Mask */ + +#define SCB_ABFSR_AHBP_Pos 2U /*!< SCB ABFSR: AHBP Position*/ +#define SCB_ABFSR_AHBP_Msk (1UL << SCB_ABFSR_AHBP_Pos) /*!< SCB ABFSR: AHBP Mask */ + +#define SCB_ABFSR_DTCM_Pos 1U /*!< SCB ABFSR: DTCM Position*/ +#define SCB_ABFSR_DTCM_Msk (1UL << SCB_ABFSR_DTCM_Pos) /*!< SCB ABFSR: DTCM Mask */ + +#define SCB_ABFSR_ITCM_Pos 0U /*!< SCB ABFSR: ITCM Position*/ +#define SCB_ABFSR_ITCM_Msk (1UL /*<< SCB_ABFSR_ITCM_Pos*/) /*!< SCB ABFSR: ITCM Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ + +/* Auxiliary Control Register Definitions */ +#define SCnSCB_ACTLR_DISDYNADD_Pos 26U /*!< ACTLR: DISDYNADD Position */ +#define SCnSCB_ACTLR_DISDYNADD_Msk (1UL << SCnSCB_ACTLR_DISDYNADD_Pos) /*!< ACTLR: DISDYNADD Mask */ + +#define SCnSCB_ACTLR_DISISSCH1_Pos 21U /*!< ACTLR: DISISSCH1 Position */ +#define SCnSCB_ACTLR_DISISSCH1_Msk (0x1FUL << SCnSCB_ACTLR_DISISSCH1_Pos) /*!< ACTLR: DISISSCH1 Mask */ + +#define SCnSCB_ACTLR_DISDI_Pos 16U /*!< ACTLR: DISDI Position */ +#define SCnSCB_ACTLR_DISDI_Msk (0x1FUL << SCnSCB_ACTLR_DISDI_Pos) /*!< ACTLR: DISDI Mask */ + +#define SCnSCB_ACTLR_DISCRITAXIRUR_Pos 15U /*!< ACTLR: DISCRITAXIRUR Position */ +#define SCnSCB_ACTLR_DISCRITAXIRUR_Msk (1UL << SCnSCB_ACTLR_DISCRITAXIRUR_Pos) /*!< ACTLR: DISCRITAXIRUR Mask */ + +#define SCnSCB_ACTLR_DISBTACALLOC_Pos 14U /*!< ACTLR: DISBTACALLOC Position */ +#define SCnSCB_ACTLR_DISBTACALLOC_Msk (1UL << SCnSCB_ACTLR_DISBTACALLOC_Pos) /*!< ACTLR: DISBTACALLOC Mask */ + +#define SCnSCB_ACTLR_DISBTACREAD_Pos 13U /*!< ACTLR: DISBTACREAD Position */ +#define SCnSCB_ACTLR_DISBTACREAD_Msk (1UL << SCnSCB_ACTLR_DISBTACREAD_Pos) /*!< ACTLR: DISBTACREAD Mask */ + +#define SCnSCB_ACTLR_DISITMATBFLUSH_Pos 12U /*!< ACTLR: DISITMATBFLUSH Position */ +#define SCnSCB_ACTLR_DISITMATBFLUSH_Msk (1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos) /*!< ACTLR: DISITMATBFLUSH Mask */ + +#define SCnSCB_ACTLR_DISRAMODE_Pos 11U /*!< ACTLR: DISRAMODE Position */ +#define SCnSCB_ACTLR_DISRAMODE_Msk (1UL << SCnSCB_ACTLR_DISRAMODE_Pos) /*!< ACTLR: DISRAMODE Mask */ + +#define SCnSCB_ACTLR_FPEXCODIS_Pos 10U /*!< ACTLR: FPEXCODIS Position */ +#define SCnSCB_ACTLR_FPEXCODIS_Msk (1UL << SCnSCB_ACTLR_FPEXCODIS_Pos) /*!< ACTLR: FPEXCODIS Mask */ + +#define SCnSCB_ACTLR_DISFOLD_Pos 2U /*!< ACTLR: DISFOLD Position */ +#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) /*!< ACTLR: DISFOLD Mask */ + +#define SCnSCB_ACTLR_DISMCYCINT_Pos 0U /*!< ACTLR: DISMCYCINT Position */ +#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/) /*!< ACTLR: DISMCYCINT Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** + \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __OM union + { + __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864U]; + __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15U]; + __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15U]; + __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[32U]; + uint32_t RESERVED4[43U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[6U]; + __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TraceBusID_Pos 16U /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPrescale_Pos 8U /*!< ITM TCR: TSPrescale Position */ +#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /*!< ITM TCR: TSPrescale Mask */ + +#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + __IOM uint32_t MASK0; /*!< Offset: 0x024 (R/W) Mask Register 0 */ + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED0[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + __IOM uint32_t MASK1; /*!< Offset: 0x034 (R/W) Mask Register 1 */ + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + __IOM uint32_t MASK2; /*!< Offset: 0x044 (R/W) Mask Register 2 */ + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + __IOM uint32_t MASK3; /*!< Offset: 0x054 (R/W) Mask Register 3 */ + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ + uint32_t RESERVED3[981U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( W) Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R ) Lock Status Register */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Mask Register Definitions */ +#define DWT_MASK_MASK_Pos 0U /*!< DWT MASK: MASK Position */ +#define DWT_MASK_MASK_Msk (0x1FUL /*<< DWT_MASK_MASK_Pos*/) /*!< DWT MASK: MASK Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVADDR1_Pos 16U /*!< DWT FUNCTION: DATAVADDR1 Position */ +#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /*!< DWT FUNCTION: DATAVADDR1 Mask */ + +#define DWT_FUNCTION_DATAVADDR0_Pos 12U /*!< DWT FUNCTION: DATAVADDR0 Position */ +#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /*!< DWT FUNCTION: DATAVADDR0 Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_LNK1ENA_Pos 9U /*!< DWT FUNCTION: LNK1ENA Position */ +#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /*!< DWT FUNCTION: LNK1ENA Mask */ + +#define DWT_FUNCTION_DATAVMATCH_Pos 8U /*!< DWT FUNCTION: DATAVMATCH Position */ +#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */ + +#define DWT_FUNCTION_CYCMATCH_Pos 7U /*!< DWT FUNCTION: CYCMATCH Position */ +#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /*!< DWT FUNCTION: CYCMATCH Mask */ + +#define DWT_FUNCTION_EMITRANGE_Pos 5U /*!< DWT FUNCTION: EMITRANGE Position */ +#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /*!< DWT FUNCTION: EMITRANGE Mask */ + +#define DWT_FUNCTION_FUNCTION_Pos 0U /*!< DWT FUNCTION: FUNCTION Position */ +#define DWT_FUNCTION_FUNCTION_Msk (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/) /*!< DWT FUNCTION: FUNCTION Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IM uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */ + uint32_t RESERVED3[759U]; + __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER Register */ + __IM uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */ + __IM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */ + uint32_t RESERVED4[1U]; + __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */ + __IM uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */ + __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39U]; + __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8U]; + __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration ETM Data Register Definitions (FIFO0) */ +#define TPI_FIFO0_ITM_ATVALID_Pos 29U /*!< TPI FIFO0: ITM_ATVALID Position */ +#define TPI_FIFO0_ITM_ATVALID_Msk (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */ + +#define TPI_FIFO0_ITM_bytecount_Pos 27U /*!< TPI FIFO0: ITM_bytecount Position */ +#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */ + +#define TPI_FIFO0_ETM_ATVALID_Pos 26U /*!< TPI FIFO0: ETM_ATVALID Position */ +#define TPI_FIFO0_ETM_ATVALID_Msk (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */ + +#define TPI_FIFO0_ETM_bytecount_Pos 24U /*!< TPI FIFO0: ETM_bytecount Position */ +#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */ + +#define TPI_FIFO0_ETM2_Pos 16U /*!< TPI FIFO0: ETM2 Position */ +#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */ + +#define TPI_FIFO0_ETM1_Pos 8U /*!< TPI FIFO0: ETM1 Position */ +#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */ + +#define TPI_FIFO0_ETM0_Pos 0U /*!< TPI FIFO0: ETM0 Position */ +#define TPI_FIFO0_ETM0_Msk (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/) /*!< TPI FIFO0: ETM0 Mask */ + +/* TPI ITATBCTR2 Register Definitions */ +#define TPI_ITATBCTR2_ATREADY2_Pos 0U /*!< TPI ITATBCTR2: ATREADY2 Position */ +#define TPI_ITATBCTR2_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/) /*!< TPI ITATBCTR2: ATREADY2 Mask */ + +#define TPI_ITATBCTR2_ATREADY1_Pos 0U /*!< TPI ITATBCTR2: ATREADY1 Position */ +#define TPI_ITATBCTR2_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/) /*!< TPI ITATBCTR2: ATREADY1 Mask */ + +/* TPI Integration ITM Data Register Definitions (FIFO1) */ +#define TPI_FIFO1_ITM_ATVALID_Pos 29U /*!< TPI FIFO1: ITM_ATVALID Position */ +#define TPI_FIFO1_ITM_ATVALID_Msk (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */ + +#define TPI_FIFO1_ITM_bytecount_Pos 27U /*!< TPI FIFO1: ITM_bytecount Position */ +#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */ + +#define TPI_FIFO1_ETM_ATVALID_Pos 26U /*!< TPI FIFO1: ETM_ATVALID Position */ +#define TPI_FIFO1_ETM_ATVALID_Msk (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */ + +#define TPI_FIFO1_ETM_bytecount_Pos 24U /*!< TPI FIFO1: ETM_bytecount Position */ +#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */ + +#define TPI_FIFO1_ITM2_Pos 16U /*!< TPI FIFO1: ITM2 Position */ +#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */ + +#define TPI_FIFO1_ITM1_Pos 8U /*!< TPI FIFO1: ITM1 Position */ +#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */ + +#define TPI_FIFO1_ITM0_Pos 0U /*!< TPI FIFO1: ITM0 Position */ +#define TPI_FIFO1_ITM0_Msk (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/) /*!< TPI FIFO1: ITM0 Mask */ + +/* TPI ITATBCTR0 Register Definitions */ +#define TPI_ITATBCTR0_ATREADY2_Pos 0U /*!< TPI ITATBCTR0: ATREADY2 Position */ +#define TPI_ITATBCTR0_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/) /*!< TPI ITATBCTR0: ATREADY2 Mask */ + +#define TPI_ITATBCTR0_ATREADY1_Pos 0U /*!< TPI ITATBCTR0: ATREADY1 Position */ +#define TPI_ITATBCTR0_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/) /*!< TPI ITATBCTR0: ATREADY1 Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_MinBufSz_Pos 6U /*!< TPI DEVID: MinBufSz Position */ +#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */ + +#define TPI_DEVID_AsynClkIn_Pos 5U /*!< TPI DEVID: AsynClkIn Position */ +#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ + __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register */ + __IOM uint32_t RASR_A1; /*!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register */ + __IOM uint32_t RASR_A2; /*!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register */ + __IOM uint32_t RASR_A3; /*!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register */ +} MPU_Type; + +#define MPU_TYPE_RALIASES 4U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_ADDR_Pos 5U /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ +#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ + +#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ +#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ + +/* MPU Region Attribute and Size Register Definitions */ +#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ +#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ + +#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ +#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ + +#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ +#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ + +#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ +#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ + +#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ +#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ + +#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ +#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ + +#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ +#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ + +#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ +#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ + +#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ +#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ + +#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ +#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ + +/*@} end of group CMSIS_MPU */ +#endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_FPU Floating Point Unit (FPU) + \brief Type definitions for the Floating Point Unit (FPU) + @{ + */ + +/** + \brief Structure type to access the Floating Point Unit (FPU). + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IOM uint32_t FPCCR; /*!< Offset: 0x004 (R/W) Floating-Point Context Control Register */ + __IOM uint32_t FPCAR; /*!< Offset: 0x008 (R/W) Floating-Point Context Address Register */ + __IOM uint32_t FPDSCR; /*!< Offset: 0x00C (R/W) Floating-Point Default Status Control Register */ + __IM uint32_t MVFR0; /*!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x014 (R/ ) Media and FP Feature Register 1 */ + __IM uint32_t MVFR2; /*!< Offset: 0x018 (R/ ) Media and FP Feature Register 2 */ +} FPU_Type; + +/* Floating-Point Context Control Register Definitions */ +#define FPU_FPCCR_ASPEN_Pos 31U /*!< FPCCR: ASPEN bit Position */ +#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) /*!< FPCCR: ASPEN bit Mask */ + +#define FPU_FPCCR_LSPEN_Pos 30U /*!< FPCCR: LSPEN Position */ +#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */ + +#define FPU_FPCCR_MONRDY_Pos 8U /*!< FPCCR: MONRDY Position */ +#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) /*!< FPCCR: MONRDY bit Mask */ + +#define FPU_FPCCR_BFRDY_Pos 6U /*!< FPCCR: BFRDY Position */ +#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) /*!< FPCCR: BFRDY bit Mask */ + +#define FPU_FPCCR_MMRDY_Pos 5U /*!< FPCCR: MMRDY Position */ +#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) /*!< FPCCR: MMRDY bit Mask */ + +#define FPU_FPCCR_HFRDY_Pos 4U /*!< FPCCR: HFRDY Position */ +#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) /*!< FPCCR: HFRDY bit Mask */ + +#define FPU_FPCCR_THREAD_Pos 3U /*!< FPCCR: processor mode bit Position */ +#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) /*!< FPCCR: processor mode active bit Mask */ + +#define FPU_FPCCR_USER_Pos 1U /*!< FPCCR: privilege level bit Position */ +#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) /*!< FPCCR: privilege level bit Mask */ + +#define FPU_FPCCR_LSPACT_Pos 0U /*!< FPCCR: Lazy state preservation active bit Position */ +#define FPU_FPCCR_LSPACT_Msk (1UL /*<< FPU_FPCCR_LSPACT_Pos*/) /*!< FPCCR: Lazy state preservation active bit Mask */ + +/* Floating-Point Context Address Register Definitions */ +#define FPU_FPCAR_ADDRESS_Pos 3U /*!< FPCAR: ADDRESS bit Position */ +#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) /*!< FPCAR: ADDRESS bit Mask */ + +/* Floating-Point Default Status Control Register Definitions */ +#define FPU_FPDSCR_AHP_Pos 26U /*!< FPDSCR: AHP bit Position */ +#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) /*!< FPDSCR: AHP bit Mask */ + +#define FPU_FPDSCR_DN_Pos 25U /*!< FPDSCR: DN bit Position */ +#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) /*!< FPDSCR: DN bit Mask */ + +#define FPU_FPDSCR_FZ_Pos 24U /*!< FPDSCR: FZ bit Position */ +#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) /*!< FPDSCR: FZ bit Mask */ + +#define FPU_FPDSCR_RMode_Pos 22U /*!< FPDSCR: RMode bit Position */ +#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) /*!< FPDSCR: RMode bit Mask */ + +/* Media and FP Feature Register 0 Definitions */ +#define FPU_MVFR0_FP_rounding_modes_Pos 28U /*!< MVFR0: FP rounding modes bits Position */ +#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) /*!< MVFR0: FP rounding modes bits Mask */ + +#define FPU_MVFR0_Short_vectors_Pos 24U /*!< MVFR0: Short vectors bits Position */ +#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) /*!< MVFR0: Short vectors bits Mask */ + +#define FPU_MVFR0_Square_root_Pos 20U /*!< MVFR0: Square root bits Position */ +#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) /*!< MVFR0: Square root bits Mask */ + +#define FPU_MVFR0_Divide_Pos 16U /*!< MVFR0: Divide bits Position */ +#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) /*!< MVFR0: Divide bits Mask */ + +#define FPU_MVFR0_FP_excep_trapping_Pos 12U /*!< MVFR0: FP exception trapping bits Position */ +#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) /*!< MVFR0: FP exception trapping bits Mask */ + +#define FPU_MVFR0_Double_precision_Pos 8U /*!< MVFR0: Double-precision bits Position */ +#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) /*!< MVFR0: Double-precision bits Mask */ + +#define FPU_MVFR0_Single_precision_Pos 4U /*!< MVFR0: Single-precision bits Position */ +#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) /*!< MVFR0: Single-precision bits Mask */ + +#define FPU_MVFR0_A_SIMD_registers_Pos 0U /*!< MVFR0: A_SIMD registers bits Position */ +#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/) /*!< MVFR0: A_SIMD registers bits Mask */ + +/* Media and FP Feature Register 1 Definitions */ +#define FPU_MVFR1_FP_fused_MAC_Pos 28U /*!< MVFR1: FP fused MAC bits Position */ +#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) /*!< MVFR1: FP fused MAC bits Mask */ + +#define FPU_MVFR1_FP_HPFP_Pos 24U /*!< MVFR1: FP HPFP bits Position */ +#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) /*!< MVFR1: FP HPFP bits Mask */ + +#define FPU_MVFR1_D_NaN_mode_Pos 4U /*!< MVFR1: D_NaN mode bits Position */ +#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) /*!< MVFR1: D_NaN mode bits Mask */ + +#define FPU_MVFR1_FtZ_mode_Pos 0U /*!< MVFR1: FtZ mode bits Position */ +#define FPU_MVFR1_FtZ_mode_Msk (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/) /*!< MVFR1: FtZ mode bits Mask */ + +/* Media and FP Feature Register 2 Definitions */ + +#define FPU_MVFR2_VFP_Misc_Pos 4U /*!< MVFR2: VFP Misc bits Position */ +#define FPU_MVFR2_VFP_Misc_Msk (0xFUL << FPU_MVFR2_VFP_Misc_Pos) /*!< MVFR2: VFP Misc bits Mask */ + +/*@} end of group CMSIS_FPU */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register Definitions */ +#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ +#define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ +#define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ +#define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ +#define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ +#define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ +#define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ +#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) /*!< Core Debug configuration struct */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ +#endif + +#define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */ +#define FPU ((FPU_Type *) FPU_BASE ) /*!< Floating Point Unit */ + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* The following EXC_RETURN values are saved the LR on exception entry */ +#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ +#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ +#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ +#define EXC_RETURN_HANDLER_FPU (0xFFFFFFE1UL) /* return to Handler mode, uses MSP after return, restore floating-point state */ +#define EXC_RETURN_THREAD_MSP_FPU (0xFFFFFFE9UL) /* return to Thread mode, uses MSP after return, restore floating-point state */ +#define EXC_RETURN_THREAD_PSP_FPU (0xFFFFFFEDUL) /* return to Thread mode, uses PSP after return, restore floating-point state */ + + +/** + \brief Set Priority Grouping + \details Sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ + SCB->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping + \details Reads the priority grouping field from the NVIC Interrupt Controller. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) +{ + return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IP[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC->IP[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t vectors = (uint32_t )SCB->VTOR; + (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector; + __DSB(); +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t vectors = (uint32_t )SCB->VTOR; + return (uint32_t)(* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)); +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv7.h" + +#endif + + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + uint32_t mvfr0; + + mvfr0 = SCB->MVFR0; + if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U) + { + return 2U; /* Double + Single precision FPU */ + } + else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U) + { + return 1U; /* Single precision FPU */ + } + else + { + return 0U; /* No FPU */ + } +} + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ########################## Cache functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_CacheFunctions Cache Functions + \brief Functions that configure Instruction and Data cache. + @{ + */ + +/* Cache Size ID Register Macros */ +#define CCSIDR_WAYS(x) (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Pos) +#define CCSIDR_SETS(x) (((x) & SCB_CCSIDR_NUMSETS_Msk ) >> SCB_CCSIDR_NUMSETS_Pos ) + +#define __SCB_DCACHE_LINE_SIZE 32U /*!< Cortex-M7 cache line size is fixed to 32 bytes (8 words). See also register SCB_CCSIDR */ +#define __SCB_ICACHE_LINE_SIZE 32U /*!< Cortex-M7 cache line size is fixed to 32 bytes (8 words). See also register SCB_CCSIDR */ + +/** + \brief Enable I-Cache + \details Turns on I-Cache + */ +__STATIC_FORCEINLINE void SCB_EnableICache (void) +{ + #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U) + if (SCB->CCR & SCB_CCR_IC_Msk) return; /* return if ICache is already enabled */ + + __DSB(); + __ISB(); + SCB->ICIALLU = 0UL; /* invalidate I-Cache */ + __DSB(); + __ISB(); + SCB->CCR |= (uint32_t)SCB_CCR_IC_Msk; /* enable I-Cache */ + __DSB(); + __ISB(); + #endif +} + + +/** + \brief Disable I-Cache + \details Turns off I-Cache + */ +__STATIC_FORCEINLINE void SCB_DisableICache (void) +{ + #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U) + __DSB(); + __ISB(); + SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk; /* disable I-Cache */ + SCB->ICIALLU = 0UL; /* invalidate I-Cache */ + __DSB(); + __ISB(); + #endif +} + + +/** + \brief Invalidate I-Cache + \details Invalidates I-Cache + */ +__STATIC_FORCEINLINE void SCB_InvalidateICache (void) +{ + #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U) + __DSB(); + __ISB(); + SCB->ICIALLU = 0UL; + __DSB(); + __ISB(); + #endif +} + + +/** + \brief I-Cache Invalidate by address + \details Invalidates I-Cache for the given address. + I-Cache is invalidated starting from a 32 byte aligned address in 32 byte granularity. + I-Cache memory blocks which are part of given address + given size are invalidated. + \param[in] addr address + \param[in] isize size of memory block (in number of bytes) +*/ +__STATIC_FORCEINLINE void SCB_InvalidateICache_by_Addr (void *addr, int32_t isize) +{ + #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U) + if ( isize > 0 ) { + int32_t op_size = isize + (((uint32_t)addr) & (__SCB_ICACHE_LINE_SIZE - 1U)); + uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_ICACHE_LINE_SIZE - 1U) */; + + __DSB(); + + do { + SCB->ICIMVAU = op_addr; /* register accepts only 32byte aligned values, only bits 31..5 are valid */ + op_addr += __SCB_ICACHE_LINE_SIZE; + op_size -= __SCB_ICACHE_LINE_SIZE; + } while ( op_size > 0 ); + + __DSB(); + __ISB(); + } + #endif +} + + +/** + \brief Enable D-Cache + \details Turns on D-Cache + */ +__STATIC_FORCEINLINE void SCB_EnableDCache (void) +{ + #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) + uint32_t ccsidr; + uint32_t sets; + uint32_t ways; + + if (SCB->CCR & SCB_CCR_DC_Msk) return; /* return if DCache is already enabled */ + + SCB->CSSELR = 0U; /* select Level 1 data cache */ + __DSB(); + + ccsidr = SCB->CCSIDR; + + /* invalidate D-Cache */ + sets = (uint32_t)(CCSIDR_SETS(ccsidr)); + do { + ways = (uint32_t)(CCSIDR_WAYS(ccsidr)); + do { + SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) | + ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk) ); + #if defined ( __CC_ARM ) + __schedule_barrier(); + #endif + } while (ways-- != 0U); + } while(sets-- != 0U); + __DSB(); + + SCB->CCR |= (uint32_t)SCB_CCR_DC_Msk; /* enable D-Cache */ + + __DSB(); + __ISB(); + #endif +} + + +/** + \brief Disable D-Cache + \details Turns off D-Cache + */ +__STATIC_FORCEINLINE void SCB_DisableDCache (void) +{ + #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) + uint32_t ccsidr; + uint32_t sets; + uint32_t ways; + + SCB->CSSELR = 0U; /* select Level 1 data cache */ + __DSB(); + + SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk; /* disable D-Cache */ + __DSB(); + + ccsidr = SCB->CCSIDR; + + /* clean & invalidate D-Cache */ + sets = (uint32_t)(CCSIDR_SETS(ccsidr)); + do { + ways = (uint32_t)(CCSIDR_WAYS(ccsidr)); + do { + SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) | + ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk) ); + #if defined ( __CC_ARM ) + __schedule_barrier(); + #endif + } while (ways-- != 0U); + } while(sets-- != 0U); + + __DSB(); + __ISB(); + #endif +} + + +/** + \brief Invalidate D-Cache + \details Invalidates D-Cache + */ +__STATIC_FORCEINLINE void SCB_InvalidateDCache (void) +{ + #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) + uint32_t ccsidr; + uint32_t sets; + uint32_t ways; + + SCB->CSSELR = 0U; /* select Level 1 data cache */ + __DSB(); + + ccsidr = SCB->CCSIDR; + + /* invalidate D-Cache */ + sets = (uint32_t)(CCSIDR_SETS(ccsidr)); + do { + ways = (uint32_t)(CCSIDR_WAYS(ccsidr)); + do { + SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) | + ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk) ); + #if defined ( __CC_ARM ) + __schedule_barrier(); + #endif + } while (ways-- != 0U); + } while(sets-- != 0U); + + __DSB(); + __ISB(); + #endif +} + + +/** + \brief Clean D-Cache + \details Cleans D-Cache + */ +__STATIC_FORCEINLINE void SCB_CleanDCache (void) +{ + #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) + uint32_t ccsidr; + uint32_t sets; + uint32_t ways; + + SCB->CSSELR = 0U; /* select Level 1 data cache */ + __DSB(); + + ccsidr = SCB->CCSIDR; + + /* clean D-Cache */ + sets = (uint32_t)(CCSIDR_SETS(ccsidr)); + do { + ways = (uint32_t)(CCSIDR_WAYS(ccsidr)); + do { + SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) | + ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk) ); + #if defined ( __CC_ARM ) + __schedule_barrier(); + #endif + } while (ways-- != 0U); + } while(sets-- != 0U); + + __DSB(); + __ISB(); + #endif +} + + +/** + \brief Clean & Invalidate D-Cache + \details Cleans and Invalidates D-Cache + */ +__STATIC_FORCEINLINE void SCB_CleanInvalidateDCache (void) +{ + #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) + uint32_t ccsidr; + uint32_t sets; + uint32_t ways; + + SCB->CSSELR = 0U; /* select Level 1 data cache */ + __DSB(); + + ccsidr = SCB->CCSIDR; + + /* clean & invalidate D-Cache */ + sets = (uint32_t)(CCSIDR_SETS(ccsidr)); + do { + ways = (uint32_t)(CCSIDR_WAYS(ccsidr)); + do { + SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) | + ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk) ); + #if defined ( __CC_ARM ) + __schedule_barrier(); + #endif + } while (ways-- != 0U); + } while(sets-- != 0U); + + __DSB(); + __ISB(); + #endif +} + + +/** + \brief D-Cache Invalidate by address + \details Invalidates D-Cache for the given address. + D-Cache is invalidated starting from a 32 byte aligned address in 32 byte granularity. + D-Cache memory blocks which are part of given address + given size are invalidated. + \param[in] addr address + \param[in] dsize size of memory block (in number of bytes) +*/ +__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (void *addr, int32_t dsize) +{ + #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) + if ( dsize > 0 ) { + int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U)); + uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */; + + __DSB(); + + do { + SCB->DCIMVAC = op_addr; /* register accepts only 32byte aligned values, only bits 31..5 are valid */ + op_addr += __SCB_DCACHE_LINE_SIZE; + op_size -= __SCB_DCACHE_LINE_SIZE; + } while ( op_size > 0 ); + + __DSB(); + __ISB(); + } + #endif +} + + +/** + \brief D-Cache Clean by address + \details Cleans D-Cache for the given address + D-Cache is cleaned starting from a 32 byte aligned address in 32 byte granularity. + D-Cache memory blocks which are part of given address + given size are cleaned. + \param[in] addr address + \param[in] dsize size of memory block (in number of bytes) +*/ +__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize) +{ + #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) + if ( dsize > 0 ) { + int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U)); + uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */; + + __DSB(); + + do { + SCB->DCCMVAC = op_addr; /* register accepts only 32byte aligned values, only bits 31..5 are valid */ + op_addr += __SCB_DCACHE_LINE_SIZE; + op_size -= __SCB_DCACHE_LINE_SIZE; + } while ( op_size > 0 ); + + __DSB(); + __ISB(); + } + #endif +} + + +/** + \brief D-Cache Clean and Invalidate by address + \details Cleans and invalidates D_Cache for the given address + D-Cache is cleaned and invalidated starting from a 32 byte aligned address in 32 byte granularity. + D-Cache memory blocks which are part of given address + given size are cleaned and invalidated. + \param[in] addr address (aligned to 32-byte boundary) + \param[in] dsize size of memory block (in number of bytes) +*/ +__STATIC_FORCEINLINE void SCB_CleanInvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize) +{ + #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) + if ( dsize > 0 ) { + int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U)); + uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */; + + __DSB(); + + do { + SCB->DCCIMVAC = op_addr; /* register accepts only 32byte aligned values, only bits 31..5 are valid */ + op_addr += __SCB_DCACHE_LINE_SIZE; + op_size -= __SCB_DCACHE_LINE_SIZE; + } while ( op_size > 0 ); + + __DSB(); + __ISB(); + } + #endif +} + +/*@} end of CMSIS_Core_CacheFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** + \brief ITM Send Character + \details Transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + \param [in] ch Character to transmit. + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ + ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0U].u32 == 0UL) + { + __NOP(); + } + ITM->PORT[0U].u8 = (uint8_t)ch; + } + return (ch); +} + + +/** + \brief ITM Receive Character + \details Inputs a character via the external variable \ref ITM_RxBuffer. + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) +{ + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) + { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** + \brief ITM Check Character + \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) +{ + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) + { + return (0); /* no character available */ + } + else + { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM7_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/RealOne/Drivers/CMSIS/Include/core_sc000.h b/RealOne/Drivers/CMSIS/Include/core_sc000.h new file mode 100644 index 0000000..cf92577 --- /dev/null +++ b/RealOne/Drivers/CMSIS/Include/core_sc000.h @@ -0,0 +1,1025 @@ +/**************************************************************************//** + * @file core_sc000.h + * @brief CMSIS SC000 Core Peripheral Access Layer Header File + * @version V5.0.6 + * @date 12. November 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_SC000_H_GENERIC +#define __CORE_SC000_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup SC000 + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS SC000 definitions */ +#define __SC000_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __SC000_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __SC000_CMSIS_VERSION ((__SC000_CMSIS_VERSION_MAIN << 16U) | \ + __SC000_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_SC (000U) /*!< Cortex secure core */ + +/** __FPU_USED indicates whether an FPU is used or not. + This core does not support an FPU at all +*/ +#define __FPU_USED 0U + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_FP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_SC000_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_SC000_H_DEPENDANT +#define __CORE_SC000_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __SC000_REV + #define __SC000_REV 0x0000U + #warning "__SC000_REV not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 2U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group SC000 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core MPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t _reserved0:1; /*!< bit: 0 Reserved */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[1U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[31U]; + __IOM uint32_t ICER[1U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[31U]; + __IOM uint32_t ISPR[1U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[31U]; + __IOM uint32_t ICPR[1U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[31U]; + uint32_t RESERVED4[64U]; + __IOM uint32_t IP[8U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ +} NVIC_Type; + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + uint32_t RESERVED0[1U]; + __IOM uint32_t SHP[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + uint32_t RESERVED1[154U]; + __IOM uint32_t SFCR; /*!< Offset: 0x290 (R/W) Security Features Control Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ +} SCnSCB_Type; + +/* Auxiliary Control Register Definitions */ +#define SCnSCB_ACTLR_DISMCYCINT_Pos 0U /*!< ACTLR: DISMCYCINT Position */ +#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/) /*!< ACTLR: DISMCYCINT Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ +} MPU_Type; + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_ADDR_Pos 8U /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0xFFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ +#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ + +#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ +#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ + +/* MPU Region Attribute and Size Register Definitions */ +#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ +#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ + +#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ +#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ + +#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ +#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ + +#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ +#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ + +#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ +#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ + +#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ +#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ + +#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ +#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ + +#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ +#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ + +#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ +#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ + +#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ +#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief SC000 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. + Therefore they are not covered by the SC000 header file. + @{ + */ +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ +#endif + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else +/*#define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping not available for SC000 */ +/*#define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping not available for SC000 */ + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ +/*#define NVIC_GetActive __NVIC_GetActive not available for SC000 */ + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* The following EXC_RETURN values are saved the LR on exception entry */ +#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ +#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ +#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ + + +/* Interrupt Priorities are WORD accessible only under Armv6-M */ +/* The following MACROS handle generation of the register offset and byte masks */ +#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) +#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) +#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) + + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IP[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } + else + { + SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; + /* ARM Application Note 321 states that the M0 and M0+ do not require the architectural barrier - assume SC000 is the same */ +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + SCB_AIRCR_SYSRESETREQ_Msk); + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + return 0U; /* No FPU */ +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_SC000_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/RealOne/Drivers/CMSIS/Include/core_sc300.h b/RealOne/Drivers/CMSIS/Include/core_sc300.h new file mode 100644 index 0000000..40f3af8 --- /dev/null +++ b/RealOne/Drivers/CMSIS/Include/core_sc300.h @@ -0,0 +1,1912 @@ +/**************************************************************************//** + * @file core_sc300.h + * @brief CMSIS SC300 Core Peripheral Access Layer Header File + * @version V5.0.8 + * @date 31. May 2019 + ******************************************************************************/ +/* + * Copyright (c) 2009-2019 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_SC300_H_GENERIC +#define __CORE_SC300_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup SC3000 + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS SC300 definitions */ +#define __SC300_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __SC300_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __SC300_CMSIS_VERSION ((__SC300_CMSIS_VERSION_MAIN << 16U) | \ + __SC300_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_SC (300U) /*!< Cortex secure core */ + +/** __FPU_USED indicates whether an FPU is used or not. + This core does not support an FPU at all +*/ +#define __FPU_USED 0U + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_FP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_SC300_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_SC300_H_DEPENDANT +#define __CORE_SC300_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __SC300_REV + #define __SC300_REV 0x0000U + #warning "__SC300_REV not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 3U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group SC300 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:27; /*!< bit: 0..26 Reserved */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + +#define APSR_Q_Pos 27U /*!< APSR: Q Position */ +#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:1; /*!< bit: 9 Reserved */ + uint32_t ICI_IT_1:6; /*!< bit: 10..15 ICI/IT part 1 */ + uint32_t _reserved1:8; /*!< bit: 16..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit */ + uint32_t ICI_IT_2:2; /*!< bit: 25..26 ICI/IT part 2 */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ +#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ + +#define xPSR_ICI_IT_2_Pos 25U /*!< xPSR: ICI/IT part 2 Position */ +#define xPSR_ICI_IT_2_Msk (3UL << xPSR_ICI_IT_2_Pos) /*!< xPSR: ICI/IT part 2 Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_ICI_IT_1_Pos 10U /*!< xPSR: ICI/IT part 1 Position */ +#define xPSR_ICI_IT_1_Msk (0x3FUL << xPSR_ICI_IT_1_Pos) /*!< xPSR: ICI/IT part 1 Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[8U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[24U]; + __IOM uint32_t ICER[8U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RESERVED1[24U]; + __IOM uint32_t ISPR[8U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[24U]; + __IOM uint32_t ICPR[8U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[24U]; + __IOM uint32_t IABR[8U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[56U]; + __IOM uint8_t IP[240U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED5[644U]; + __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IOM uint8_t SHP[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __IM uint32_t PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __IM uint32_t DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __IM uint32_t ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __IM uint32_t MMFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __IM uint32_t ISAR[5U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + uint32_t RESERVED0[5U]; + __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ + uint32_t RESERVED1[129U]; + __IOM uint32_t SFCR; /*!< Offset: 0x290 (R/W) Security Features Control Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLBASE_Pos 29U /*!< SCB VTOR: TBLBASE Position */ +#define SCB_VTOR_TBLBASE_Msk (1UL << SCB_VTOR_TBLBASE_Pos) /*!< SCB VTOR: TBLBASE Mask */ + +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +#define SCB_AIRCR_VECTRESET_Pos 0U /*!< SCB AIRCR: VECTRESET Position */ +#define SCB_AIRCR_VECTRESET_Msk (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/) /*!< SCB AIRCR: VECTRESET Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +#define SCB_CCR_NONBASETHRDENA_Pos 0U /*!< SCB CCR: NONBASETHRDENA Position */ +#define SCB_CCR_NONBASETHRDENA_Msk (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/) /*!< SCB CCR: NONBASETHRDENA Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Register Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) /*!< SCB CFSR (MMFSR): MMARVALID Position */ +#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) /*!< SCB CFSR (MMFSR): MMARVALID Mask */ + +#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) /*!< SCB CFSR (MMFSR): MSTKERR Position */ +#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) /*!< SCB CFSR (MMFSR): MSTKERR Mask */ + +#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) /*!< SCB CFSR (MMFSR): MUNSTKERR Position */ +#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */ + +#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) /*!< SCB CFSR (MMFSR): DACCVIOL Position */ +#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) /*!< SCB CFSR (MMFSR): DACCVIOL Mask */ + +#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) /*!< SCB CFSR (MMFSR): IACCVIOL Position */ +#define SCB_CFSR_IACCVIOL_Msk (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/) /*!< SCB CFSR (MMFSR): IACCVIOL Mask */ + +/* BusFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) /*!< SCB CFSR (BFSR): BFARVALID Position */ +#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) /*!< SCB CFSR (BFSR): BFARVALID Mask */ + +#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) /*!< SCB CFSR (BFSR): STKERR Position */ +#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) /*!< SCB CFSR (BFSR): STKERR Mask */ + +#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) /*!< SCB CFSR (BFSR): UNSTKERR Position */ +#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) /*!< SCB CFSR (BFSR): UNSTKERR Mask */ + +#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) /*!< SCB CFSR (BFSR): IMPRECISERR Position */ +#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) /*!< SCB CFSR (BFSR): IMPRECISERR Mask */ + +#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) /*!< SCB CFSR (BFSR): PRECISERR Position */ +#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) /*!< SCB CFSR (BFSR): PRECISERR Mask */ + +#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) /*!< SCB CFSR (BFSR): IBUSERR Position */ +#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) /*!< SCB CFSR (BFSR): IBUSERR Mask */ + +/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) /*!< SCB CFSR (UFSR): DIVBYZERO Position */ +#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) /*!< SCB CFSR (UFSR): DIVBYZERO Mask */ + +#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) /*!< SCB CFSR (UFSR): UNALIGNED Position */ +#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) /*!< SCB CFSR (UFSR): UNALIGNED Mask */ + +#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) /*!< SCB CFSR (UFSR): NOCP Position */ +#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) /*!< SCB CFSR (UFSR): NOCP Mask */ + +#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) /*!< SCB CFSR (UFSR): INVPC Position */ +#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) /*!< SCB CFSR (UFSR): INVPC Mask */ + +#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) /*!< SCB CFSR (UFSR): INVSTATE Position */ +#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) /*!< SCB CFSR (UFSR): INVSTATE Mask */ + +#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) /*!< SCB CFSR (UFSR): UNDEFINSTR Position */ +#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */ + +/* SCB Hard Fault Status Register Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ + +/* Auxiliary Control Register Definitions */ +#define SCnSCB_ACTLR_DISFOLD_Pos 2U /*!< ACTLR: DISFOLD Position */ +#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) /*!< ACTLR: DISFOLD Mask */ + +#define SCnSCB_ACTLR_DISDEFWBUF_Pos 1U /*!< ACTLR: DISDEFWBUF Position */ +#define SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos) /*!< ACTLR: DISDEFWBUF Mask */ + +#define SCnSCB_ACTLR_DISMCYCINT_Pos 0U /*!< ACTLR: DISMCYCINT Position */ +#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/) /*!< ACTLR: DISMCYCINT Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** + \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __OM union + { + __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864U]; + __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15U]; + __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15U]; + __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[32U]; + uint32_t RESERVED4[43U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[6U]; + __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TraceBusID_Pos 16U /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPrescale_Pos 8U /*!< ITM TCR: TSPrescale Position */ +#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /*!< ITM TCR: TSPrescale Mask */ + +#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + __IOM uint32_t MASK0; /*!< Offset: 0x024 (R/W) Mask Register 0 */ + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED0[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + __IOM uint32_t MASK1; /*!< Offset: 0x034 (R/W) Mask Register 1 */ + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + __IOM uint32_t MASK2; /*!< Offset: 0x044 (R/W) Mask Register 2 */ + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + __IOM uint32_t MASK3; /*!< Offset: 0x054 (R/W) Mask Register 3 */ + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Mask Register Definitions */ +#define DWT_MASK_MASK_Pos 0U /*!< DWT MASK: MASK Position */ +#define DWT_MASK_MASK_Msk (0x1FUL /*<< DWT_MASK_MASK_Pos*/) /*!< DWT MASK: MASK Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVADDR1_Pos 16U /*!< DWT FUNCTION: DATAVADDR1 Position */ +#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /*!< DWT FUNCTION: DATAVADDR1 Mask */ + +#define DWT_FUNCTION_DATAVADDR0_Pos 12U /*!< DWT FUNCTION: DATAVADDR0 Position */ +#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /*!< DWT FUNCTION: DATAVADDR0 Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_LNK1ENA_Pos 9U /*!< DWT FUNCTION: LNK1ENA Position */ +#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /*!< DWT FUNCTION: LNK1ENA Mask */ + +#define DWT_FUNCTION_DATAVMATCH_Pos 8U /*!< DWT FUNCTION: DATAVMATCH Position */ +#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */ + +#define DWT_FUNCTION_CYCMATCH_Pos 7U /*!< DWT FUNCTION: CYCMATCH Position */ +#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /*!< DWT FUNCTION: CYCMATCH Mask */ + +#define DWT_FUNCTION_EMITRANGE_Pos 5U /*!< DWT FUNCTION: EMITRANGE Position */ +#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /*!< DWT FUNCTION: EMITRANGE Mask */ + +#define DWT_FUNCTION_FUNCTION_Pos 0U /*!< DWT FUNCTION: FUNCTION Position */ +#define DWT_FUNCTION_FUNCTION_Msk (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/) /*!< DWT FUNCTION: FUNCTION Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IM uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */ + uint32_t RESERVED3[759U]; + __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER Register */ + __IM uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */ + __IM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */ + uint32_t RESERVED4[1U]; + __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */ + __IM uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */ + __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39U]; + __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8U]; + __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration ETM Data Register Definitions (FIFO0) */ +#define TPI_FIFO0_ITM_ATVALID_Pos 29U /*!< TPI FIFO0: ITM_ATVALID Position */ +#define TPI_FIFO0_ITM_ATVALID_Msk (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */ + +#define TPI_FIFO0_ITM_bytecount_Pos 27U /*!< TPI FIFO0: ITM_bytecount Position */ +#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */ + +#define TPI_FIFO0_ETM_ATVALID_Pos 26U /*!< TPI FIFO0: ETM_ATVALID Position */ +#define TPI_FIFO0_ETM_ATVALID_Msk (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */ + +#define TPI_FIFO0_ETM_bytecount_Pos 24U /*!< TPI FIFO0: ETM_bytecount Position */ +#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */ + +#define TPI_FIFO0_ETM2_Pos 16U /*!< TPI FIFO0: ETM2 Position */ +#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */ + +#define TPI_FIFO0_ETM1_Pos 8U /*!< TPI FIFO0: ETM1 Position */ +#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */ + +#define TPI_FIFO0_ETM0_Pos 0U /*!< TPI FIFO0: ETM0 Position */ +#define TPI_FIFO0_ETM0_Msk (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/) /*!< TPI FIFO0: ETM0 Mask */ + +/* TPI ITATBCTR2 Register Definitions */ +#define TPI_ITATBCTR2_ATREADY2_Pos 0U /*!< TPI ITATBCTR2: ATREADY2 Position */ +#define TPI_ITATBCTR2_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/) /*!< TPI ITATBCTR2: ATREADY2 Mask */ + +#define TPI_ITATBCTR2_ATREADY1_Pos 0U /*!< TPI ITATBCTR2: ATREADY1 Position */ +#define TPI_ITATBCTR2_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/) /*!< TPI ITATBCTR2: ATREADY1 Mask */ + +/* TPI Integration ITM Data Register Definitions (FIFO1) */ +#define TPI_FIFO1_ITM_ATVALID_Pos 29U /*!< TPI FIFO1: ITM_ATVALID Position */ +#define TPI_FIFO1_ITM_ATVALID_Msk (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */ + +#define TPI_FIFO1_ITM_bytecount_Pos 27U /*!< TPI FIFO1: ITM_bytecount Position */ +#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */ + +#define TPI_FIFO1_ETM_ATVALID_Pos 26U /*!< TPI FIFO1: ETM_ATVALID Position */ +#define TPI_FIFO1_ETM_ATVALID_Msk (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */ + +#define TPI_FIFO1_ETM_bytecount_Pos 24U /*!< TPI FIFO1: ETM_bytecount Position */ +#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */ + +#define TPI_FIFO1_ITM2_Pos 16U /*!< TPI FIFO1: ITM2 Position */ +#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */ + +#define TPI_FIFO1_ITM1_Pos 8U /*!< TPI FIFO1: ITM1 Position */ +#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */ + +#define TPI_FIFO1_ITM0_Pos 0U /*!< TPI FIFO1: ITM0 Position */ +#define TPI_FIFO1_ITM0_Msk (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/) /*!< TPI FIFO1: ITM0 Mask */ + +/* TPI ITATBCTR0 Register Definitions */ +#define TPI_ITATBCTR0_ATREADY2_Pos 0U /*!< TPI ITATBCTR0: ATREADY2 Position */ +#define TPI_ITATBCTR0_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/) /*!< TPI ITATBCTR0: ATREADY2 Mask */ + +#define TPI_ITATBCTR0_ATREADY1_Pos 0U /*!< TPI ITATBCTR0: ATREADY1 Position */ +#define TPI_ITATBCTR0_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/) /*!< TPI ITATBCTR0: ATREADY1 Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_MinBufSz_Pos 6U /*!< TPI DEVID: MinBufSz Position */ +#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */ + +#define TPI_DEVID_AsynClkIn_Pos 5U /*!< TPI DEVID: AsynClkIn Position */ +#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ + __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register */ + __IOM uint32_t RASR_A1; /*!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register */ + __IOM uint32_t RASR_A2; /*!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register */ + __IOM uint32_t RASR_A3; /*!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register */ +} MPU_Type; + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_ADDR_Pos 5U /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ +#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ + +#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ +#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ + +/* MPU Region Attribute and Size Register Definitions */ +#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ +#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ + +#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ +#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ + +#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ +#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ + +#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ +#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ + +#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ +#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ + +#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ +#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ + +#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ +#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ + +#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ +#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ + +#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ +#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ + +#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ +#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register Definitions */ +#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ +#define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ +#define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ +#define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ +#define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ +#define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ +#define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ +#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) /*!< Core Debug configuration struct */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ +#endif + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* The following EXC_RETURN values are saved the LR on exception entry */ +#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ +#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ +#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ + + +/** + \brief Set Priority Grouping + \details Sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ + SCB->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping + \details Reads the priority grouping field from the NVIC Interrupt Controller. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) +{ + return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IP[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC->IP[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t vectors = (uint32_t )SCB->VTOR; + (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector; + /* ARM Application Note 321 states that the M3 does not require the architectural barrier */ +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t vectors = (uint32_t )SCB->VTOR; + return (uint32_t)(* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)); +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + return 0U; /* No FPU */ +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** + \brief ITM Send Character + \details Transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + \param [in] ch Character to transmit. + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ + ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0U].u32 == 0UL) + { + __NOP(); + } + ITM->PORT[0U].u8 = (uint8_t)ch; + } + return (ch); +} + + +/** + \brief ITM Receive Character + \details Inputs a character via the external variable \ref ITM_RxBuffer. + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) +{ + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) + { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** + \brief ITM Check Character + \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) +{ + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) + { + return (0); /* no character available */ + } + else + { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_SC300_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/RealOne/Drivers/CMSIS/Include/mpu_armv7.h b/RealOne/Drivers/CMSIS/Include/mpu_armv7.h new file mode 100644 index 0000000..66ef59b --- /dev/null +++ b/RealOne/Drivers/CMSIS/Include/mpu_armv7.h @@ -0,0 +1,272 @@ +/****************************************************************************** + * @file mpu_armv7.h + * @brief CMSIS MPU API for Armv7-M MPU + * @version V5.1.0 + * @date 08. March 2019 + ******************************************************************************/ +/* + * Copyright (c) 2017-2019 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef ARM_MPU_ARMV7_H +#define ARM_MPU_ARMV7_H + +#define ARM_MPU_REGION_SIZE_32B ((uint8_t)0x04U) ///!< MPU Region Size 32 Bytes +#define ARM_MPU_REGION_SIZE_64B ((uint8_t)0x05U) ///!< MPU Region Size 64 Bytes +#define ARM_MPU_REGION_SIZE_128B ((uint8_t)0x06U) ///!< MPU Region Size 128 Bytes +#define ARM_MPU_REGION_SIZE_256B ((uint8_t)0x07U) ///!< MPU Region Size 256 Bytes +#define ARM_MPU_REGION_SIZE_512B ((uint8_t)0x08U) ///!< MPU Region Size 512 Bytes +#define ARM_MPU_REGION_SIZE_1KB ((uint8_t)0x09U) ///!< MPU Region Size 1 KByte +#define ARM_MPU_REGION_SIZE_2KB ((uint8_t)0x0AU) ///!< MPU Region Size 2 KBytes +#define ARM_MPU_REGION_SIZE_4KB ((uint8_t)0x0BU) ///!< MPU Region Size 4 KBytes +#define ARM_MPU_REGION_SIZE_8KB ((uint8_t)0x0CU) ///!< MPU Region Size 8 KBytes +#define ARM_MPU_REGION_SIZE_16KB ((uint8_t)0x0DU) ///!< MPU Region Size 16 KBytes +#define ARM_MPU_REGION_SIZE_32KB ((uint8_t)0x0EU) ///!< MPU Region Size 32 KBytes +#define ARM_MPU_REGION_SIZE_64KB ((uint8_t)0x0FU) ///!< MPU Region Size 64 KBytes +#define ARM_MPU_REGION_SIZE_128KB ((uint8_t)0x10U) ///!< MPU Region Size 128 KBytes +#define ARM_MPU_REGION_SIZE_256KB ((uint8_t)0x11U) ///!< MPU Region Size 256 KBytes +#define ARM_MPU_REGION_SIZE_512KB ((uint8_t)0x12U) ///!< MPU Region Size 512 KBytes +#define ARM_MPU_REGION_SIZE_1MB ((uint8_t)0x13U) ///!< MPU Region Size 1 MByte +#define ARM_MPU_REGION_SIZE_2MB ((uint8_t)0x14U) ///!< MPU Region Size 2 MBytes +#define ARM_MPU_REGION_SIZE_4MB ((uint8_t)0x15U) ///!< MPU Region Size 4 MBytes +#define ARM_MPU_REGION_SIZE_8MB ((uint8_t)0x16U) ///!< MPU Region Size 8 MBytes +#define ARM_MPU_REGION_SIZE_16MB ((uint8_t)0x17U) ///!< MPU Region Size 16 MBytes +#define ARM_MPU_REGION_SIZE_32MB ((uint8_t)0x18U) ///!< MPU Region Size 32 MBytes +#define ARM_MPU_REGION_SIZE_64MB ((uint8_t)0x19U) ///!< MPU Region Size 64 MBytes +#define ARM_MPU_REGION_SIZE_128MB ((uint8_t)0x1AU) ///!< MPU Region Size 128 MBytes +#define ARM_MPU_REGION_SIZE_256MB ((uint8_t)0x1BU) ///!< MPU Region Size 256 MBytes +#define ARM_MPU_REGION_SIZE_512MB ((uint8_t)0x1CU) ///!< MPU Region Size 512 MBytes +#define ARM_MPU_REGION_SIZE_1GB ((uint8_t)0x1DU) ///!< MPU Region Size 1 GByte +#define ARM_MPU_REGION_SIZE_2GB ((uint8_t)0x1EU) ///!< MPU Region Size 2 GBytes +#define ARM_MPU_REGION_SIZE_4GB ((uint8_t)0x1FU) ///!< MPU Region Size 4 GBytes + +#define ARM_MPU_AP_NONE 0U ///!< MPU Access Permission no access +#define ARM_MPU_AP_PRIV 1U ///!< MPU Access Permission privileged access only +#define ARM_MPU_AP_URO 2U ///!< MPU Access Permission unprivileged access read-only +#define ARM_MPU_AP_FULL 3U ///!< MPU Access Permission full access +#define ARM_MPU_AP_PRO 5U ///!< MPU Access Permission privileged access read-only +#define ARM_MPU_AP_RO 6U ///!< MPU Access Permission read-only access + +/** MPU Region Base Address Register Value +* +* \param Region The region to be configured, number 0 to 15. +* \param BaseAddress The base address for the region. +*/ +#define ARM_MPU_RBAR(Region, BaseAddress) \ + (((BaseAddress) & MPU_RBAR_ADDR_Msk) | \ + ((Region) & MPU_RBAR_REGION_Msk) | \ + (MPU_RBAR_VALID_Msk)) + +/** +* MPU Memory Access Attributes +* +* \param TypeExtField Type extension field, allows you to configure memory access type, for example strongly ordered, peripheral. +* \param IsShareable Region is shareable between multiple bus masters. +* \param IsCacheable Region is cacheable, i.e. its value may be kept in cache. +* \param IsBufferable Region is bufferable, i.e. using write-back caching. Cacheable but non-bufferable regions use write-through policy. +*/ +#define ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable) \ + ((((TypeExtField) << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) | \ + (((IsShareable) << MPU_RASR_S_Pos) & MPU_RASR_S_Msk) | \ + (((IsCacheable) << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | \ + (((IsBufferable) << MPU_RASR_B_Pos) & MPU_RASR_B_Msk)) + +/** +* MPU Region Attribute and Size Register Value +* +* \param DisableExec Instruction access disable bit, 1= disable instruction fetches. +* \param AccessPermission Data access permissions, allows you to configure read/write access for User and Privileged mode. +* \param AccessAttributes Memory access attribution, see \ref ARM_MPU_ACCESS_. +* \param SubRegionDisable Sub-region disable field. +* \param Size Region size of the region to be configured, for example 4K, 8K. +*/ +#define ARM_MPU_RASR_EX(DisableExec, AccessPermission, AccessAttributes, SubRegionDisable, Size) \ + ((((DisableExec) << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk) | \ + (((AccessPermission) << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) | \ + (((AccessAttributes) & (MPU_RASR_TEX_Msk | MPU_RASR_S_Msk | MPU_RASR_C_Msk | MPU_RASR_B_Msk))) | \ + (((SubRegionDisable) << MPU_RASR_SRD_Pos) & MPU_RASR_SRD_Msk) | \ + (((Size) << MPU_RASR_SIZE_Pos) & MPU_RASR_SIZE_Msk) | \ + (((MPU_RASR_ENABLE_Msk)))) + +/** +* MPU Region Attribute and Size Register Value +* +* \param DisableExec Instruction access disable bit, 1= disable instruction fetches. +* \param AccessPermission Data access permissions, allows you to configure read/write access for User and Privileged mode. +* \param TypeExtField Type extension field, allows you to configure memory access type, for example strongly ordered, peripheral. +* \param IsShareable Region is shareable between multiple bus masters. +* \param IsCacheable Region is cacheable, i.e. its value may be kept in cache. +* \param IsBufferable Region is bufferable, i.e. using write-back caching. Cacheable but non-bufferable regions use write-through policy. +* \param SubRegionDisable Sub-region disable field. +* \param Size Region size of the region to be configured, for example 4K, 8K. +*/ +#define ARM_MPU_RASR(DisableExec, AccessPermission, TypeExtField, IsShareable, IsCacheable, IsBufferable, SubRegionDisable, Size) \ + ARM_MPU_RASR_EX(DisableExec, AccessPermission, ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable), SubRegionDisable, Size) + +/** +* MPU Memory Access Attribute for strongly ordered memory. +* - TEX: 000b +* - Shareable +* - Non-cacheable +* - Non-bufferable +*/ +#define ARM_MPU_ACCESS_ORDERED ARM_MPU_ACCESS_(0U, 1U, 0U, 0U) + +/** +* MPU Memory Access Attribute for device memory. +* - TEX: 000b (if shareable) or 010b (if non-shareable) +* - Shareable or non-shareable +* - Non-cacheable +* - Bufferable (if shareable) or non-bufferable (if non-shareable) +* +* \param IsShareable Configures the device memory as shareable or non-shareable. +*/ +#define ARM_MPU_ACCESS_DEVICE(IsShareable) ((IsShareable) ? ARM_MPU_ACCESS_(0U, 1U, 0U, 1U) : ARM_MPU_ACCESS_(2U, 0U, 0U, 0U)) + +/** +* MPU Memory Access Attribute for normal memory. +* - TEX: 1BBb (reflecting outer cacheability rules) +* - Shareable or non-shareable +* - Cacheable or non-cacheable (reflecting inner cacheability rules) +* - Bufferable or non-bufferable (reflecting inner cacheability rules) +* +* \param OuterCp Configures the outer cache policy. +* \param InnerCp Configures the inner cache policy. +* \param IsShareable Configures the memory as shareable or non-shareable. +*/ +#define ARM_MPU_ACCESS_NORMAL(OuterCp, InnerCp, IsShareable) ARM_MPU_ACCESS_((4U | (OuterCp)), IsShareable, ((InnerCp) & 2U), ((InnerCp) & 1U)) + +/** +* MPU Memory Access Attribute non-cacheable policy. +*/ +#define ARM_MPU_CACHEP_NOCACHE 0U + +/** +* MPU Memory Access Attribute write-back, write and read allocate policy. +*/ +#define ARM_MPU_CACHEP_WB_WRA 1U + +/** +* MPU Memory Access Attribute write-through, no write allocate policy. +*/ +#define ARM_MPU_CACHEP_WT_NWA 2U + +/** +* MPU Memory Access Attribute write-back, no write allocate policy. +*/ +#define ARM_MPU_CACHEP_WB_NWA 3U + + +/** +* Struct for a single MPU Region +*/ +typedef struct { + uint32_t RBAR; //!< The region base address register value (RBAR) + uint32_t RASR; //!< The region attribute and size register value (RASR) \ref MPU_RASR +} ARM_MPU_Region_t; + +/** Enable the MPU. +* \param MPU_Control Default access permissions for unconfigured regions. +*/ +__STATIC_INLINE void ARM_MPU_Enable(uint32_t MPU_Control) +{ + MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk; +#ifdef SCB_SHCSR_MEMFAULTENA_Msk + SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk; +#endif + __DSB(); + __ISB(); +} + +/** Disable the MPU. +*/ +__STATIC_INLINE void ARM_MPU_Disable(void) +{ + __DMB(); +#ifdef SCB_SHCSR_MEMFAULTENA_Msk + SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk; +#endif + MPU->CTRL &= ~MPU_CTRL_ENABLE_Msk; +} + +/** Clear and disable the given MPU region. +* \param rnr Region number to be cleared. +*/ +__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr) +{ + MPU->RNR = rnr; + MPU->RASR = 0U; +} + +/** Configure an MPU region. +* \param rbar Value for RBAR register. +* \param rsar Value for RSAR register. +*/ +__STATIC_INLINE void ARM_MPU_SetRegion(uint32_t rbar, uint32_t rasr) +{ + MPU->RBAR = rbar; + MPU->RASR = rasr; +} + +/** Configure the given MPU region. +* \param rnr Region number to be configured. +* \param rbar Value for RBAR register. +* \param rsar Value for RSAR register. +*/ +__STATIC_INLINE void ARM_MPU_SetRegionEx(uint32_t rnr, uint32_t rbar, uint32_t rasr) +{ + MPU->RNR = rnr; + MPU->RBAR = rbar; + MPU->RASR = rasr; +} + +/** Memcopy with strictly ordered memory access, e.g. for register targets. +* \param dst Destination data is copied to. +* \param src Source data is copied from. +* \param len Amount of data words to be copied. +*/ +__STATIC_INLINE void ARM_MPU_OrderedMemcpy(volatile uint32_t* dst, const uint32_t* __RESTRICT src, uint32_t len) +{ + uint32_t i; + for (i = 0U; i < len; ++i) + { + dst[i] = src[i]; + } +} + +/** Load the given number of MPU regions from a table. +* \param table Pointer to the MPU configuration table. +* \param cnt Amount of regions to be configured. +*/ +__STATIC_INLINE void ARM_MPU_Load(ARM_MPU_Region_t const* table, uint32_t cnt) +{ + const uint32_t rowWordSize = sizeof(ARM_MPU_Region_t)/4U; + while (cnt > MPU_TYPE_RALIASES) { + ARM_MPU_OrderedMemcpy(&(MPU->RBAR), &(table->RBAR), MPU_TYPE_RALIASES*rowWordSize); + table += MPU_TYPE_RALIASES; + cnt -= MPU_TYPE_RALIASES; + } + ARM_MPU_OrderedMemcpy(&(MPU->RBAR), &(table->RBAR), cnt*rowWordSize); +} + +#endif diff --git a/RealOne/Drivers/CMSIS/Include/mpu_armv8.h b/RealOne/Drivers/CMSIS/Include/mpu_armv8.h new file mode 100644 index 0000000..0041d4d --- /dev/null +++ b/RealOne/Drivers/CMSIS/Include/mpu_armv8.h @@ -0,0 +1,346 @@ +/****************************************************************************** + * @file mpu_armv8.h + * @brief CMSIS MPU API for Armv8-M and Armv8.1-M MPU + * @version V5.1.0 + * @date 08. March 2019 + ******************************************************************************/ +/* + * Copyright (c) 2017-2019 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef ARM_MPU_ARMV8_H +#define ARM_MPU_ARMV8_H + +/** \brief Attribute for device memory (outer only) */ +#define ARM_MPU_ATTR_DEVICE ( 0U ) + +/** \brief Attribute for non-cacheable, normal memory */ +#define ARM_MPU_ATTR_NON_CACHEABLE ( 4U ) + +/** \brief Attribute for normal memory (outer and inner) +* \param NT Non-Transient: Set to 1 for non-transient data. +* \param WB Write-Back: Set to 1 to use write-back update policy. +* \param RA Read Allocation: Set to 1 to use cache allocation on read miss. +* \param WA Write Allocation: Set to 1 to use cache allocation on write miss. +*/ +#define ARM_MPU_ATTR_MEMORY_(NT, WB, RA, WA) \ + (((NT & 1U) << 3U) | ((WB & 1U) << 2U) | ((RA & 1U) << 1U) | (WA & 1U)) + +/** \brief Device memory type non Gathering, non Re-ordering, non Early Write Acknowledgement */ +#define ARM_MPU_ATTR_DEVICE_nGnRnE (0U) + +/** \brief Device memory type non Gathering, non Re-ordering, Early Write Acknowledgement */ +#define ARM_MPU_ATTR_DEVICE_nGnRE (1U) + +/** \brief Device memory type non Gathering, Re-ordering, Early Write Acknowledgement */ +#define ARM_MPU_ATTR_DEVICE_nGRE (2U) + +/** \brief Device memory type Gathering, Re-ordering, Early Write Acknowledgement */ +#define ARM_MPU_ATTR_DEVICE_GRE (3U) + +/** \brief Memory Attribute +* \param O Outer memory attributes +* \param I O == ARM_MPU_ATTR_DEVICE: Device memory attributes, else: Inner memory attributes +*/ +#define ARM_MPU_ATTR(O, I) (((O & 0xFU) << 4U) | (((O & 0xFU) != 0U) ? (I & 0xFU) : ((I & 0x3U) << 2U))) + +/** \brief Normal memory non-shareable */ +#define ARM_MPU_SH_NON (0U) + +/** \brief Normal memory outer shareable */ +#define ARM_MPU_SH_OUTER (2U) + +/** \brief Normal memory inner shareable */ +#define ARM_MPU_SH_INNER (3U) + +/** \brief Memory access permissions +* \param RO Read-Only: Set to 1 for read-only memory. +* \param NP Non-Privileged: Set to 1 for non-privileged memory. +*/ +#define ARM_MPU_AP_(RO, NP) (((RO & 1U) << 1U) | (NP & 1U)) + +/** \brief Region Base Address Register value +* \param BASE The base address bits [31:5] of a memory region. The value is zero extended. Effective address gets 32 byte aligned. +* \param SH Defines the Shareability domain for this memory region. +* \param RO Read-Only: Set to 1 for a read-only memory region. +* \param NP Non-Privileged: Set to 1 for a non-privileged memory region. +* \oaram XN eXecute Never: Set to 1 for a non-executable memory region. +*/ +#define ARM_MPU_RBAR(BASE, SH, RO, NP, XN) \ + ((BASE & MPU_RBAR_BASE_Msk) | \ + ((SH << MPU_RBAR_SH_Pos) & MPU_RBAR_SH_Msk) | \ + ((ARM_MPU_AP_(RO, NP) << MPU_RBAR_AP_Pos) & MPU_RBAR_AP_Msk) | \ + ((XN << MPU_RBAR_XN_Pos) & MPU_RBAR_XN_Msk)) + +/** \brief Region Limit Address Register value +* \param LIMIT The limit address bits [31:5] for this memory region. The value is one extended. +* \param IDX The attribute index to be associated with this memory region. +*/ +#define ARM_MPU_RLAR(LIMIT, IDX) \ + ((LIMIT & MPU_RLAR_LIMIT_Msk) | \ + ((IDX << MPU_RLAR_AttrIndx_Pos) & MPU_RLAR_AttrIndx_Msk) | \ + (MPU_RLAR_EN_Msk)) + +#if defined(MPU_RLAR_PXN_Pos) + +/** \brief Region Limit Address Register with PXN value +* \param LIMIT The limit address bits [31:5] for this memory region. The value is one extended. +* \param PXN Privileged execute never. Defines whether code can be executed from this privileged region. +* \param IDX The attribute index to be associated with this memory region. +*/ +#define ARM_MPU_RLAR_PXN(LIMIT, PXN, IDX) \ + ((LIMIT & MPU_RLAR_LIMIT_Msk) | \ + ((PXN << MPU_RLAR_PXN_Pos) & MPU_RLAR_PXN_Msk) | \ + ((IDX << MPU_RLAR_AttrIndx_Pos) & MPU_RLAR_AttrIndx_Msk) | \ + (MPU_RLAR_EN_Msk)) + +#endif + +/** +* Struct for a single MPU Region +*/ +typedef struct { + uint32_t RBAR; /*!< Region Base Address Register value */ + uint32_t RLAR; /*!< Region Limit Address Register value */ +} ARM_MPU_Region_t; + +/** Enable the MPU. +* \param MPU_Control Default access permissions for unconfigured regions. +*/ +__STATIC_INLINE void ARM_MPU_Enable(uint32_t MPU_Control) +{ + MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk; +#ifdef SCB_SHCSR_MEMFAULTENA_Msk + SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk; +#endif + __DSB(); + __ISB(); +} + +/** Disable the MPU. +*/ +__STATIC_INLINE void ARM_MPU_Disable(void) +{ + __DMB(); +#ifdef SCB_SHCSR_MEMFAULTENA_Msk + SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk; +#endif + MPU->CTRL &= ~MPU_CTRL_ENABLE_Msk; +} + +#ifdef MPU_NS +/** Enable the Non-secure MPU. +* \param MPU_Control Default access permissions for unconfigured regions. +*/ +__STATIC_INLINE void ARM_MPU_Enable_NS(uint32_t MPU_Control) +{ + MPU_NS->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk; +#ifdef SCB_SHCSR_MEMFAULTENA_Msk + SCB_NS->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk; +#endif + __DSB(); + __ISB(); +} + +/** Disable the Non-secure MPU. +*/ +__STATIC_INLINE void ARM_MPU_Disable_NS(void) +{ + __DMB(); +#ifdef SCB_SHCSR_MEMFAULTENA_Msk + SCB_NS->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk; +#endif + MPU_NS->CTRL &= ~MPU_CTRL_ENABLE_Msk; +} +#endif + +/** Set the memory attribute encoding to the given MPU. +* \param mpu Pointer to the MPU to be configured. +* \param idx The attribute index to be set [0-7] +* \param attr The attribute value to be set. +*/ +__STATIC_INLINE void ARM_MPU_SetMemAttrEx(MPU_Type* mpu, uint8_t idx, uint8_t attr) +{ + const uint8_t reg = idx / 4U; + const uint32_t pos = ((idx % 4U) * 8U); + const uint32_t mask = 0xFFU << pos; + + if (reg >= (sizeof(mpu->MAIR) / sizeof(mpu->MAIR[0]))) { + return; // invalid index + } + + mpu->MAIR[reg] = ((mpu->MAIR[reg] & ~mask) | ((attr << pos) & mask)); +} + +/** Set the memory attribute encoding. +* \param idx The attribute index to be set [0-7] +* \param attr The attribute value to be set. +*/ +__STATIC_INLINE void ARM_MPU_SetMemAttr(uint8_t idx, uint8_t attr) +{ + ARM_MPU_SetMemAttrEx(MPU, idx, attr); +} + +#ifdef MPU_NS +/** Set the memory attribute encoding to the Non-secure MPU. +* \param idx The attribute index to be set [0-7] +* \param attr The attribute value to be set. +*/ +__STATIC_INLINE void ARM_MPU_SetMemAttr_NS(uint8_t idx, uint8_t attr) +{ + ARM_MPU_SetMemAttrEx(MPU_NS, idx, attr); +} +#endif + +/** Clear and disable the given MPU region of the given MPU. +* \param mpu Pointer to MPU to be used. +* \param rnr Region number to be cleared. +*/ +__STATIC_INLINE void ARM_MPU_ClrRegionEx(MPU_Type* mpu, uint32_t rnr) +{ + mpu->RNR = rnr; + mpu->RLAR = 0U; +} + +/** Clear and disable the given MPU region. +* \param rnr Region number to be cleared. +*/ +__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr) +{ + ARM_MPU_ClrRegionEx(MPU, rnr); +} + +#ifdef MPU_NS +/** Clear and disable the given Non-secure MPU region. +* \param rnr Region number to be cleared. +*/ +__STATIC_INLINE void ARM_MPU_ClrRegion_NS(uint32_t rnr) +{ + ARM_MPU_ClrRegionEx(MPU_NS, rnr); +} +#endif + +/** Configure the given MPU region of the given MPU. +* \param mpu Pointer to MPU to be used. +* \param rnr Region number to be configured. +* \param rbar Value for RBAR register. +* \param rlar Value for RLAR register. +*/ +__STATIC_INLINE void ARM_MPU_SetRegionEx(MPU_Type* mpu, uint32_t rnr, uint32_t rbar, uint32_t rlar) +{ + mpu->RNR = rnr; + mpu->RBAR = rbar; + mpu->RLAR = rlar; +} + +/** Configure the given MPU region. +* \param rnr Region number to be configured. +* \param rbar Value for RBAR register. +* \param rlar Value for RLAR register. +*/ +__STATIC_INLINE void ARM_MPU_SetRegion(uint32_t rnr, uint32_t rbar, uint32_t rlar) +{ + ARM_MPU_SetRegionEx(MPU, rnr, rbar, rlar); +} + +#ifdef MPU_NS +/** Configure the given Non-secure MPU region. +* \param rnr Region number to be configured. +* \param rbar Value for RBAR register. +* \param rlar Value for RLAR register. +*/ +__STATIC_INLINE void ARM_MPU_SetRegion_NS(uint32_t rnr, uint32_t rbar, uint32_t rlar) +{ + ARM_MPU_SetRegionEx(MPU_NS, rnr, rbar, rlar); +} +#endif + +/** Memcopy with strictly ordered memory access, e.g. for register targets. +* \param dst Destination data is copied to. +* \param src Source data is copied from. +* \param len Amount of data words to be copied. +*/ +__STATIC_INLINE void ARM_MPU_OrderedMemcpy(volatile uint32_t* dst, const uint32_t* __RESTRICT src, uint32_t len) +{ + uint32_t i; + for (i = 0U; i < len; ++i) + { + dst[i] = src[i]; + } +} + +/** Load the given number of MPU regions from a table to the given MPU. +* \param mpu Pointer to the MPU registers to be used. +* \param rnr First region number to be configured. +* \param table Pointer to the MPU configuration table. +* \param cnt Amount of regions to be configured. +*/ +__STATIC_INLINE void ARM_MPU_LoadEx(MPU_Type* mpu, uint32_t rnr, ARM_MPU_Region_t const* table, uint32_t cnt) +{ + const uint32_t rowWordSize = sizeof(ARM_MPU_Region_t)/4U; + if (cnt == 1U) { + mpu->RNR = rnr; + ARM_MPU_OrderedMemcpy(&(mpu->RBAR), &(table->RBAR), rowWordSize); + } else { + uint32_t rnrBase = rnr & ~(MPU_TYPE_RALIASES-1U); + uint32_t rnrOffset = rnr % MPU_TYPE_RALIASES; + + mpu->RNR = rnrBase; + while ((rnrOffset + cnt) > MPU_TYPE_RALIASES) { + uint32_t c = MPU_TYPE_RALIASES - rnrOffset; + ARM_MPU_OrderedMemcpy(&(mpu->RBAR)+(rnrOffset*2U), &(table->RBAR), c*rowWordSize); + table += c; + cnt -= c; + rnrOffset = 0U; + rnrBase += MPU_TYPE_RALIASES; + mpu->RNR = rnrBase; + } + + ARM_MPU_OrderedMemcpy(&(mpu->RBAR)+(rnrOffset*2U), &(table->RBAR), cnt*rowWordSize); + } +} + +/** Load the given number of MPU regions from a table. +* \param rnr First region number to be configured. +* \param table Pointer to the MPU configuration table. +* \param cnt Amount of regions to be configured. +*/ +__STATIC_INLINE void ARM_MPU_Load(uint32_t rnr, ARM_MPU_Region_t const* table, uint32_t cnt) +{ + ARM_MPU_LoadEx(MPU, rnr, table, cnt); +} + +#ifdef MPU_NS +/** Load the given number of MPU regions from a table to the Non-secure MPU. +* \param rnr First region number to be configured. +* \param table Pointer to the MPU configuration table. +* \param cnt Amount of regions to be configured. +*/ +__STATIC_INLINE void ARM_MPU_Load_NS(uint32_t rnr, ARM_MPU_Region_t const* table, uint32_t cnt) +{ + ARM_MPU_LoadEx(MPU_NS, rnr, table, cnt); +} +#endif + +#endif + diff --git a/RealOne/Drivers/CMSIS/Include/tz_context.h b/RealOne/Drivers/CMSIS/Include/tz_context.h new file mode 100644 index 0000000..0d09749 --- /dev/null +++ b/RealOne/Drivers/CMSIS/Include/tz_context.h @@ -0,0 +1,70 @@ +/****************************************************************************** + * @file tz_context.h + * @brief Context Management for Armv8-M TrustZone + * @version V1.0.1 + * @date 10. January 2018 + ******************************************************************************/ +/* + * Copyright (c) 2017-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef TZ_CONTEXT_H +#define TZ_CONTEXT_H + +#include + +#ifndef TZ_MODULEID_T +#define TZ_MODULEID_T +/// \details Data type that identifies secure software modules called by a process. +typedef uint32_t TZ_ModuleId_t; +#endif + +/// \details TZ Memory ID identifies an allocated memory slot. +typedef uint32_t TZ_MemoryId_t; + +/// Initialize secure context memory system +/// \return execution status (1: success, 0: error) +uint32_t TZ_InitContextSystem_S (void); + +/// Allocate context memory for calling secure software modules in TrustZone +/// \param[in] module identifies software modules called from non-secure mode +/// \return value != 0 id TrustZone memory slot identifier +/// \return value 0 no memory available or internal error +TZ_MemoryId_t TZ_AllocModuleContext_S (TZ_ModuleId_t module); + +/// Free context memory that was previously allocated with \ref TZ_AllocModuleContext_S +/// \param[in] id TrustZone memory slot identifier +/// \return execution status (1: success, 0: error) +uint32_t TZ_FreeModuleContext_S (TZ_MemoryId_t id); + +/// Load secure context (called on RTOS thread context switch) +/// \param[in] id TrustZone memory slot identifier +/// \return execution status (1: success, 0: error) +uint32_t TZ_LoadContext_S (TZ_MemoryId_t id); + +/// Store secure context (called on RTOS thread context switch) +/// \param[in] id TrustZone memory slot identifier +/// \return execution status (1: success, 0: error) +uint32_t TZ_StoreContext_S (TZ_MemoryId_t id); + +#endif // TZ_CONTEXT_H diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h new file mode 100644 index 0000000..e57e823 --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h @@ -0,0 +1,3784 @@ +/** + ****************************************************************************** + * @file stm32_hal_legacy.h + * @author MCD Application Team + * @brief This file contains aliases definition for the STM32Cube HAL constants + * macros and functions maintained for legacy purpose. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32_HAL_LEGACY +#define STM32_HAL_LEGACY + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup HAL_AES_Aliased_Defines HAL CRYP Aliased Defines maintained for legacy purpose + * @{ + */ +#define AES_FLAG_RDERR CRYP_FLAG_RDERR +#define AES_FLAG_WRERR CRYP_FLAG_WRERR +#define AES_CLEARFLAG_CCF CRYP_CLEARFLAG_CCF +#define AES_CLEARFLAG_RDERR CRYP_CLEARFLAG_RDERR +#define AES_CLEARFLAG_WRERR CRYP_CLEARFLAG_WRERR + +/** + * @} + */ + +/** @defgroup HAL_ADC_Aliased_Defines HAL ADC Aliased Defines maintained for legacy purpose + * @{ + */ +#define ADC_RESOLUTION12b ADC_RESOLUTION_12B +#define ADC_RESOLUTION10b ADC_RESOLUTION_10B +#define ADC_RESOLUTION8b ADC_RESOLUTION_8B +#define ADC_RESOLUTION6b ADC_RESOLUTION_6B +#define OVR_DATA_OVERWRITTEN ADC_OVR_DATA_OVERWRITTEN +#define OVR_DATA_PRESERVED ADC_OVR_DATA_PRESERVED +#define EOC_SINGLE_CONV ADC_EOC_SINGLE_CONV +#define EOC_SEQ_CONV ADC_EOC_SEQ_CONV +#define EOC_SINGLE_SEQ_CONV ADC_EOC_SINGLE_SEQ_CONV +#define REGULAR_GROUP ADC_REGULAR_GROUP +#define INJECTED_GROUP ADC_INJECTED_GROUP +#define REGULAR_INJECTED_GROUP ADC_REGULAR_INJECTED_GROUP +#define AWD_EVENT ADC_AWD_EVENT +#define AWD1_EVENT ADC_AWD1_EVENT +#define AWD2_EVENT ADC_AWD2_EVENT +#define AWD3_EVENT ADC_AWD3_EVENT +#define OVR_EVENT ADC_OVR_EVENT +#define JQOVF_EVENT ADC_JQOVF_EVENT +#define ALL_CHANNELS ADC_ALL_CHANNELS +#define REGULAR_CHANNELS ADC_REGULAR_CHANNELS +#define INJECTED_CHANNELS ADC_INJECTED_CHANNELS +#define SYSCFG_FLAG_SENSOR_ADC ADC_FLAG_SENSOR +#define SYSCFG_FLAG_VREF_ADC ADC_FLAG_VREFINT +#define ADC_CLOCKPRESCALER_PCLK_DIV1 ADC_CLOCK_SYNC_PCLK_DIV1 +#define ADC_CLOCKPRESCALER_PCLK_DIV2 ADC_CLOCK_SYNC_PCLK_DIV2 +#define ADC_CLOCKPRESCALER_PCLK_DIV4 ADC_CLOCK_SYNC_PCLK_DIV4 +#define ADC_CLOCKPRESCALER_PCLK_DIV6 ADC_CLOCK_SYNC_PCLK_DIV6 +#define ADC_CLOCKPRESCALER_PCLK_DIV8 ADC_CLOCK_SYNC_PCLK_DIV8 +#define ADC_EXTERNALTRIG0_T6_TRGO ADC_EXTERNALTRIGCONV_T6_TRGO +#define ADC_EXTERNALTRIG1_T21_CC2 ADC_EXTERNALTRIGCONV_T21_CC2 +#define ADC_EXTERNALTRIG2_T2_TRGO ADC_EXTERNALTRIGCONV_T2_TRGO +#define ADC_EXTERNALTRIG3_T2_CC4 ADC_EXTERNALTRIGCONV_T2_CC4 +#define ADC_EXTERNALTRIG4_T22_TRGO ADC_EXTERNALTRIGCONV_T22_TRGO +#define ADC_EXTERNALTRIG7_EXT_IT11 ADC_EXTERNALTRIGCONV_EXT_IT11 +#define ADC_CLOCK_ASYNC ADC_CLOCK_ASYNC_DIV1 +#define ADC_EXTERNALTRIG_EDGE_NONE ADC_EXTERNALTRIGCONVEDGE_NONE +#define ADC_EXTERNALTRIG_EDGE_RISING ADC_EXTERNALTRIGCONVEDGE_RISING +#define ADC_EXTERNALTRIG_EDGE_FALLING ADC_EXTERNALTRIGCONVEDGE_FALLING +#define ADC_EXTERNALTRIG_EDGE_RISINGFALLING ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING +#define ADC_SAMPLETIME_2CYCLE_5 ADC_SAMPLETIME_2CYCLES_5 + +#define HAL_ADC_STATE_BUSY_REG HAL_ADC_STATE_REG_BUSY +#define HAL_ADC_STATE_BUSY_INJ HAL_ADC_STATE_INJ_BUSY +#define HAL_ADC_STATE_EOC_REG HAL_ADC_STATE_REG_EOC +#define HAL_ADC_STATE_EOC_INJ HAL_ADC_STATE_INJ_EOC +#define HAL_ADC_STATE_ERROR HAL_ADC_STATE_ERROR_INTERNAL +#define HAL_ADC_STATE_BUSY HAL_ADC_STATE_BUSY_INTERNAL +#define HAL_ADC_STATE_AWD HAL_ADC_STATE_AWD1 + +#if defined(STM32H7) +#define ADC_CHANNEL_VBAT_DIV4 ADC_CHANNEL_VBAT +#endif /* STM32H7 */ +/** + * @} + */ + +/** @defgroup HAL_CEC_Aliased_Defines HAL CEC Aliased Defines maintained for legacy purpose + * @{ + */ + +#define __HAL_CEC_GET_IT __HAL_CEC_GET_FLAG + +/** + * @} + */ + +/** @defgroup HAL_COMP_Aliased_Defines HAL COMP Aliased Defines maintained for legacy purpose + * @{ + */ +#define COMP_WINDOWMODE_DISABLED COMP_WINDOWMODE_DISABLE +#define COMP_WINDOWMODE_ENABLED COMP_WINDOWMODE_ENABLE +#define COMP_EXTI_LINE_COMP1_EVENT COMP_EXTI_LINE_COMP1 +#define COMP_EXTI_LINE_COMP2_EVENT COMP_EXTI_LINE_COMP2 +#define COMP_EXTI_LINE_COMP3_EVENT COMP_EXTI_LINE_COMP3 +#define COMP_EXTI_LINE_COMP4_EVENT COMP_EXTI_LINE_COMP4 +#define COMP_EXTI_LINE_COMP5_EVENT COMP_EXTI_LINE_COMP5 +#define COMP_EXTI_LINE_COMP6_EVENT COMP_EXTI_LINE_COMP6 +#define COMP_EXTI_LINE_COMP7_EVENT COMP_EXTI_LINE_COMP7 +#if defined(STM32L0) +#define COMP_LPTIMCONNECTION_ENABLED ((uint32_t)0x00000003U) /*!< COMPX output generic naming: connected to LPTIM input 1 for COMP1, LPTIM input 2 for COMP2 */ +#endif +#define COMP_OUTPUT_COMP6TIM2OCREFCLR COMP_OUTPUT_COMP6_TIM2OCREFCLR +#if defined(STM32F373xC) || defined(STM32F378xx) +#define COMP_OUTPUT_TIM3IC1 COMP_OUTPUT_COMP1_TIM3IC1 +#define COMP_OUTPUT_TIM3OCREFCLR COMP_OUTPUT_COMP1_TIM3OCREFCLR +#endif /* STM32F373xC || STM32F378xx */ + +#if defined(STM32L0) || defined(STM32L4) +#define COMP_WINDOWMODE_ENABLE COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON + +#define COMP_NONINVERTINGINPUT_IO1 COMP_INPUT_PLUS_IO1 +#define COMP_NONINVERTINGINPUT_IO2 COMP_INPUT_PLUS_IO2 +#define COMP_NONINVERTINGINPUT_IO3 COMP_INPUT_PLUS_IO3 +#define COMP_NONINVERTINGINPUT_IO4 COMP_INPUT_PLUS_IO4 +#define COMP_NONINVERTINGINPUT_IO5 COMP_INPUT_PLUS_IO5 +#define COMP_NONINVERTINGINPUT_IO6 COMP_INPUT_PLUS_IO6 + +#define COMP_INVERTINGINPUT_1_4VREFINT COMP_INPUT_MINUS_1_4VREFINT +#define COMP_INVERTINGINPUT_1_2VREFINT COMP_INPUT_MINUS_1_2VREFINT +#define COMP_INVERTINGINPUT_3_4VREFINT COMP_INPUT_MINUS_3_4VREFINT +#define COMP_INVERTINGINPUT_VREFINT COMP_INPUT_MINUS_VREFINT +#define COMP_INVERTINGINPUT_DAC1_CH1 COMP_INPUT_MINUS_DAC1_CH1 +#define COMP_INVERTINGINPUT_DAC1_CH2 COMP_INPUT_MINUS_DAC1_CH2 +#define COMP_INVERTINGINPUT_DAC1 COMP_INPUT_MINUS_DAC1_CH1 +#define COMP_INVERTINGINPUT_DAC2 COMP_INPUT_MINUS_DAC1_CH2 +#define COMP_INVERTINGINPUT_IO1 COMP_INPUT_MINUS_IO1 +#if defined(STM32L0) +/* Issue fixed on STM32L0 COMP driver: only 2 dedicated IO (IO1 and IO2), */ +/* IO2 was wrongly assigned to IO shared with DAC and IO3 was corresponding */ +/* to the second dedicated IO (only for COMP2). */ +#define COMP_INVERTINGINPUT_IO2 COMP_INPUT_MINUS_DAC1_CH2 +#define COMP_INVERTINGINPUT_IO3 COMP_INPUT_MINUS_IO2 +#else +#define COMP_INVERTINGINPUT_IO2 COMP_INPUT_MINUS_IO2 +#define COMP_INVERTINGINPUT_IO3 COMP_INPUT_MINUS_IO3 +#endif +#define COMP_INVERTINGINPUT_IO4 COMP_INPUT_MINUS_IO4 +#define COMP_INVERTINGINPUT_IO5 COMP_INPUT_MINUS_IO5 + +#define COMP_OUTPUTLEVEL_LOW COMP_OUTPUT_LEVEL_LOW +#define COMP_OUTPUTLEVEL_HIGH COMP_OUTPUT_LEVEL_HIGH + +/* Note: Literal "COMP_FLAG_LOCK" kept for legacy purpose. */ +/* To check COMP lock state, use macro "__HAL_COMP_IS_LOCKED()". */ +#if defined(COMP_CSR_LOCK) +#define COMP_FLAG_LOCK COMP_CSR_LOCK +#elif defined(COMP_CSR_COMP1LOCK) +#define COMP_FLAG_LOCK COMP_CSR_COMP1LOCK +#elif defined(COMP_CSR_COMPxLOCK) +#define COMP_FLAG_LOCK COMP_CSR_COMPxLOCK +#endif + +#if defined(STM32L4) +#define COMP_BLANKINGSRCE_TIM1OC5 COMP_BLANKINGSRC_TIM1_OC5_COMP1 +#define COMP_BLANKINGSRCE_TIM2OC3 COMP_BLANKINGSRC_TIM2_OC3_COMP1 +#define COMP_BLANKINGSRCE_TIM3OC3 COMP_BLANKINGSRC_TIM3_OC3_COMP1 +#define COMP_BLANKINGSRCE_TIM3OC4 COMP_BLANKINGSRC_TIM3_OC4_COMP2 +#define COMP_BLANKINGSRCE_TIM8OC5 COMP_BLANKINGSRC_TIM8_OC5_COMP2 +#define COMP_BLANKINGSRCE_TIM15OC1 COMP_BLANKINGSRC_TIM15_OC1_COMP2 +#define COMP_BLANKINGSRCE_NONE COMP_BLANKINGSRC_NONE +#endif + +#if defined(STM32L0) +#define COMP_MODE_HIGHSPEED COMP_POWERMODE_MEDIUMSPEED +#define COMP_MODE_LOWSPEED COMP_POWERMODE_ULTRALOWPOWER +#else +#define COMP_MODE_HIGHSPEED COMP_POWERMODE_HIGHSPEED +#define COMP_MODE_MEDIUMSPEED COMP_POWERMODE_MEDIUMSPEED +#define COMP_MODE_LOWPOWER COMP_POWERMODE_LOWPOWER +#define COMP_MODE_ULTRALOWPOWER COMP_POWERMODE_ULTRALOWPOWER +#endif + +#endif +/** + * @} + */ + +/** @defgroup HAL_CORTEX_Aliased_Defines HAL CORTEX Aliased Defines maintained for legacy purpose + * @{ + */ +#define __HAL_CORTEX_SYSTICKCLK_CONFIG HAL_SYSTICK_CLKSourceConfig +/** + * @} + */ + +/** @defgroup HAL_CRC_Aliased_Defines HAL CRC Aliased Defines maintained for legacy purpose + * @{ + */ + +#define CRC_OUTPUTDATA_INVERSION_DISABLED CRC_OUTPUTDATA_INVERSION_DISABLE +#define CRC_OUTPUTDATA_INVERSION_ENABLED CRC_OUTPUTDATA_INVERSION_ENABLE + +/** + * @} + */ + +/** @defgroup HAL_DAC_Aliased_Defines HAL DAC Aliased Defines maintained for legacy purpose + * @{ + */ + +#define DAC1_CHANNEL_1 DAC_CHANNEL_1 +#define DAC1_CHANNEL_2 DAC_CHANNEL_2 +#define DAC2_CHANNEL_1 DAC_CHANNEL_1 +#define DAC_WAVE_NONE 0x00000000U +#define DAC_WAVE_NOISE DAC_CR_WAVE1_0 +#define DAC_WAVE_TRIANGLE DAC_CR_WAVE1_1 +#define DAC_WAVEGENERATION_NONE DAC_WAVE_NONE +#define DAC_WAVEGENERATION_NOISE DAC_WAVE_NOISE +#define DAC_WAVEGENERATION_TRIANGLE DAC_WAVE_TRIANGLE + +#if defined(STM32G4) || defined(STM32H7) +#define DAC_CHIPCONNECT_DISABLE DAC_CHIPCONNECT_EXTERNAL +#define DAC_CHIPCONNECT_ENABLE DAC_CHIPCONNECT_INTERNAL +#endif + +#if defined(STM32L1) || defined(STM32L4) || defined(STM32G0) || defined(STM32L5) || defined(STM32H7) || defined(STM32F4) || defined(STM32G4) +#define HAL_DAC_MSP_INIT_CB_ID HAL_DAC_MSPINIT_CB_ID +#define HAL_DAC_MSP_DEINIT_CB_ID HAL_DAC_MSPDEINIT_CB_ID +#endif + +/** + * @} + */ + +/** @defgroup HAL_DMA_Aliased_Defines HAL DMA Aliased Defines maintained for legacy purpose + * @{ + */ +#define HAL_REMAPDMA_ADC_DMA_CH2 DMA_REMAP_ADC_DMA_CH2 +#define HAL_REMAPDMA_USART1_TX_DMA_CH4 DMA_REMAP_USART1_TX_DMA_CH4 +#define HAL_REMAPDMA_USART1_RX_DMA_CH5 DMA_REMAP_USART1_RX_DMA_CH5 +#define HAL_REMAPDMA_TIM16_DMA_CH4 DMA_REMAP_TIM16_DMA_CH4 +#define HAL_REMAPDMA_TIM17_DMA_CH2 DMA_REMAP_TIM17_DMA_CH2 +#define HAL_REMAPDMA_USART3_DMA_CH32 DMA_REMAP_USART3_DMA_CH32 +#define HAL_REMAPDMA_TIM16_DMA_CH6 DMA_REMAP_TIM16_DMA_CH6 +#define HAL_REMAPDMA_TIM17_DMA_CH7 DMA_REMAP_TIM17_DMA_CH7 +#define HAL_REMAPDMA_SPI2_DMA_CH67 DMA_REMAP_SPI2_DMA_CH67 +#define HAL_REMAPDMA_USART2_DMA_CH67 DMA_REMAP_USART2_DMA_CH67 +#define HAL_REMAPDMA_I2C1_DMA_CH76 DMA_REMAP_I2C1_DMA_CH76 +#define HAL_REMAPDMA_TIM1_DMA_CH6 DMA_REMAP_TIM1_DMA_CH6 +#define HAL_REMAPDMA_TIM2_DMA_CH7 DMA_REMAP_TIM2_DMA_CH7 +#define HAL_REMAPDMA_TIM3_DMA_CH6 DMA_REMAP_TIM3_DMA_CH6 + +#define IS_HAL_REMAPDMA IS_DMA_REMAP +#define __HAL_REMAPDMA_CHANNEL_ENABLE __HAL_DMA_REMAP_CHANNEL_ENABLE +#define __HAL_REMAPDMA_CHANNEL_DISABLE __HAL_DMA_REMAP_CHANNEL_DISABLE + +#if defined(STM32L4) + +#define HAL_DMAMUX1_REQUEST_GEN_EXTI0 HAL_DMAMUX1_REQ_GEN_EXTI0 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI1 HAL_DMAMUX1_REQ_GEN_EXTI1 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI2 HAL_DMAMUX1_REQ_GEN_EXTI2 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI3 HAL_DMAMUX1_REQ_GEN_EXTI3 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI4 HAL_DMAMUX1_REQ_GEN_EXTI4 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI5 HAL_DMAMUX1_REQ_GEN_EXTI5 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI6 HAL_DMAMUX1_REQ_GEN_EXTI6 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI7 HAL_DMAMUX1_REQ_GEN_EXTI7 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI8 HAL_DMAMUX1_REQ_GEN_EXTI8 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI9 HAL_DMAMUX1_REQ_GEN_EXTI9 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI10 HAL_DMAMUX1_REQ_GEN_EXTI10 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI11 HAL_DMAMUX1_REQ_GEN_EXTI11 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI12 HAL_DMAMUX1_REQ_GEN_EXTI12 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI13 HAL_DMAMUX1_REQ_GEN_EXTI13 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI14 HAL_DMAMUX1_REQ_GEN_EXTI14 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI15 HAL_DMAMUX1_REQ_GEN_EXTI15 +#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH0_EVT HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT +#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH1_EVT HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT +#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH2_EVT HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH2_EVT +#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH3_EVT HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH3_EVT +#define HAL_DMAMUX1_REQUEST_GEN_LPTIM1_OUT HAL_DMAMUX1_REQ_GEN_LPTIM1_OUT +#define HAL_DMAMUX1_REQUEST_GEN_LPTIM2_OUT HAL_DMAMUX1_REQ_GEN_LPTIM2_OUT +#define HAL_DMAMUX1_REQUEST_GEN_DSI_TE HAL_DMAMUX1_REQ_GEN_DSI_TE +#define HAL_DMAMUX1_REQUEST_GEN_DSI_EOT HAL_DMAMUX1_REQ_GEN_DSI_EOT +#define HAL_DMAMUX1_REQUEST_GEN_DMA2D_EOT HAL_DMAMUX1_REQ_GEN_DMA2D_EOT +#define HAL_DMAMUX1_REQUEST_GEN_LTDC_IT HAL_DMAMUX1_REQ_GEN_LTDC_IT + +#define HAL_DMAMUX_REQUEST_GEN_NO_EVENT HAL_DMAMUX_REQ_GEN_NO_EVENT +#define HAL_DMAMUX_REQUEST_GEN_RISING HAL_DMAMUX_REQ_GEN_RISING +#define HAL_DMAMUX_REQUEST_GEN_FALLING HAL_DMAMUX_REQ_GEN_FALLING +#define HAL_DMAMUX_REQUEST_GEN_RISING_FALLING HAL_DMAMUX_REQ_GEN_RISING_FALLING + +#if defined(STM32L4R5xx) || defined(STM32L4R9xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) +#define DMA_REQUEST_DCMI_PSSI DMA_REQUEST_DCMI +#endif + +#endif /* STM32L4 */ + +#if defined(STM32G0) +#define DMA_REQUEST_DAC1_CHANNEL1 DMA_REQUEST_DAC1_CH1 +#define DMA_REQUEST_DAC1_CHANNEL2 DMA_REQUEST_DAC1_CH2 +#define DMA_REQUEST_TIM16_TRIG_COM DMA_REQUEST_TIM16_COM +#define DMA_REQUEST_TIM17_TRIG_COM DMA_REQUEST_TIM17_COM + +#define LL_DMAMUX_REQ_TIM16_TRIG_COM LL_DMAMUX_REQ_TIM16_COM +#define LL_DMAMUX_REQ_TIM17_TRIG_COM LL_DMAMUX_REQ_TIM17_COM +#endif + +#if defined(STM32H7) + +#define DMA_REQUEST_DAC1 DMA_REQUEST_DAC1_CH1 +#define DMA_REQUEST_DAC2 DMA_REQUEST_DAC1_CH2 + +#define BDMA_REQUEST_LP_UART1_RX BDMA_REQUEST_LPUART1_RX +#define BDMA_REQUEST_LP_UART1_TX BDMA_REQUEST_LPUART1_TX + +#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH0_EVT HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT +#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH1_EVT HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT +#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH2_EVT HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH2_EVT +#define HAL_DMAMUX1_REQUEST_GEN_LPTIM1_OUT HAL_DMAMUX1_REQ_GEN_LPTIM1_OUT +#define HAL_DMAMUX1_REQUEST_GEN_LPTIM2_OUT HAL_DMAMUX1_REQ_GEN_LPTIM2_OUT +#define HAL_DMAMUX1_REQUEST_GEN_LPTIM3_OUT HAL_DMAMUX1_REQ_GEN_LPTIM3_OUT +#define HAL_DMAMUX1_REQUEST_GEN_EXTI0 HAL_DMAMUX1_REQ_GEN_EXTI0 +#define HAL_DMAMUX1_REQUEST_GEN_TIM12_TRGO HAL_DMAMUX1_REQ_GEN_TIM12_TRGO + +#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH0_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH0_EVT +#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH1_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH1_EVT +#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH2_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH2_EVT +#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH3_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH3_EVT +#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH4_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH4_EVT +#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH5_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH5_EVT +#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH6_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH6_EVT +#define HAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_WKUP HAL_DMAMUX2_REQ_GEN_LPUART1_RX_WKUP +#define HAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_WKUP HAL_DMAMUX2_REQ_GEN_LPUART1_TX_WKUP +#define HAL_DMAMUX2_REQUEST_GEN_LPTIM2_WKUP HAL_DMAMUX2_REQ_GEN_LPTIM2_WKUP +#define HAL_DMAMUX2_REQUEST_GEN_LPTIM2_OUT HAL_DMAMUX2_REQ_GEN_LPTIM2_OUT +#define HAL_DMAMUX2_REQUEST_GEN_LPTIM3_WKUP HAL_DMAMUX2_REQ_GEN_LPTIM3_WKUP +#define HAL_DMAMUX2_REQUEST_GEN_LPTIM3_OUT HAL_DMAMUX2_REQ_GEN_LPTIM3_OUT +#define HAL_DMAMUX2_REQUEST_GEN_LPTIM4_WKUP HAL_DMAMUX2_REQ_GEN_LPTIM4_WKUP +#define HAL_DMAMUX2_REQUEST_GEN_LPTIM5_WKUP HAL_DMAMUX2_REQ_GEN_LPTIM5_WKUP +#define HAL_DMAMUX2_REQUEST_GEN_I2C4_WKUP HAL_DMAMUX2_REQ_GEN_I2C4_WKUP +#define HAL_DMAMUX2_REQUEST_GEN_SPI6_WKUP HAL_DMAMUX2_REQ_GEN_SPI6_WKUP +#define HAL_DMAMUX2_REQUEST_GEN_COMP1_OUT HAL_DMAMUX2_REQ_GEN_COMP1_OUT +#define HAL_DMAMUX2_REQUEST_GEN_COMP2_OUT HAL_DMAMUX2_REQ_GEN_COMP2_OUT +#define HAL_DMAMUX2_REQUEST_GEN_RTC_WKUP HAL_DMAMUX2_REQ_GEN_RTC_WKUP +#define HAL_DMAMUX2_REQUEST_GEN_EXTI0 HAL_DMAMUX2_REQ_GEN_EXTI0 +#define HAL_DMAMUX2_REQUEST_GEN_EXTI2 HAL_DMAMUX2_REQ_GEN_EXTI2 +#define HAL_DMAMUX2_REQUEST_GEN_I2C4_IT_EVT HAL_DMAMUX2_REQ_GEN_I2C4_IT_EVT +#define HAL_DMAMUX2_REQUEST_GEN_SPI6_IT HAL_DMAMUX2_REQ_GEN_SPI6_IT +#define HAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_IT HAL_DMAMUX2_REQ_GEN_LPUART1_TX_IT +#define HAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_IT HAL_DMAMUX2_REQ_GEN_LPUART1_RX_IT +#define HAL_DMAMUX2_REQUEST_GEN_ADC3_IT HAL_DMAMUX2_REQ_GEN_ADC3_IT +#define HAL_DMAMUX2_REQUEST_GEN_ADC3_AWD1_OUT HAL_DMAMUX2_REQ_GEN_ADC3_AWD1_OUT +#define HAL_DMAMUX2_REQUEST_GEN_BDMA_CH0_IT HAL_DMAMUX2_REQ_GEN_BDMA_CH0_IT +#define HAL_DMAMUX2_REQUEST_GEN_BDMA_CH1_IT HAL_DMAMUX2_REQ_GEN_BDMA_CH1_IT + +#define HAL_DMAMUX_REQUEST_GEN_NO_EVENT HAL_DMAMUX_REQ_GEN_NO_EVENT +#define HAL_DMAMUX_REQUEST_GEN_RISING HAL_DMAMUX_REQ_GEN_RISING +#define HAL_DMAMUX_REQUEST_GEN_FALLING HAL_DMAMUX_REQ_GEN_FALLING +#define HAL_DMAMUX_REQUEST_GEN_RISING_FALLING HAL_DMAMUX_REQ_GEN_RISING_FALLING + +#define DFSDM_FILTER_EXT_TRIG_LPTIM1 DFSDM_FILTER_EXT_TRIG_LPTIM1_OUT +#define DFSDM_FILTER_EXT_TRIG_LPTIM2 DFSDM_FILTER_EXT_TRIG_LPTIM2_OUT +#define DFSDM_FILTER_EXT_TRIG_LPTIM3 DFSDM_FILTER_EXT_TRIG_LPTIM3_OUT + +#define DAC_TRIGGER_LP1_OUT DAC_TRIGGER_LPTIM1_OUT +#define DAC_TRIGGER_LP2_OUT DAC_TRIGGER_LPTIM2_OUT + +#endif /* STM32H7 */ + +/** + * @} + */ + +/** @defgroup HAL_FLASH_Aliased_Defines HAL FLASH Aliased Defines maintained for legacy purpose + * @{ + */ + +#define TYPEPROGRAM_BYTE FLASH_TYPEPROGRAM_BYTE +#define TYPEPROGRAM_HALFWORD FLASH_TYPEPROGRAM_HALFWORD +#define TYPEPROGRAM_WORD FLASH_TYPEPROGRAM_WORD +#define TYPEPROGRAM_DOUBLEWORD FLASH_TYPEPROGRAM_DOUBLEWORD +#define TYPEERASE_SECTORS FLASH_TYPEERASE_SECTORS +#define TYPEERASE_PAGES FLASH_TYPEERASE_PAGES +#define TYPEERASE_PAGEERASE FLASH_TYPEERASE_PAGES +#define TYPEERASE_MASSERASE FLASH_TYPEERASE_MASSERASE +#define WRPSTATE_DISABLE OB_WRPSTATE_DISABLE +#define WRPSTATE_ENABLE OB_WRPSTATE_ENABLE +#define HAL_FLASH_TIMEOUT_VALUE FLASH_TIMEOUT_VALUE +#define OBEX_PCROP OPTIONBYTE_PCROP +#define OBEX_BOOTCONFIG OPTIONBYTE_BOOTCONFIG +#define PCROPSTATE_DISABLE OB_PCROP_STATE_DISABLE +#define PCROPSTATE_ENABLE OB_PCROP_STATE_ENABLE +#define TYPEERASEDATA_BYTE FLASH_TYPEERASEDATA_BYTE +#define TYPEERASEDATA_HALFWORD FLASH_TYPEERASEDATA_HALFWORD +#define TYPEERASEDATA_WORD FLASH_TYPEERASEDATA_WORD +#define TYPEPROGRAMDATA_BYTE FLASH_TYPEPROGRAMDATA_BYTE +#define TYPEPROGRAMDATA_HALFWORD FLASH_TYPEPROGRAMDATA_HALFWORD +#define TYPEPROGRAMDATA_WORD FLASH_TYPEPROGRAMDATA_WORD +#define TYPEPROGRAMDATA_FASTBYTE FLASH_TYPEPROGRAMDATA_FASTBYTE +#define TYPEPROGRAMDATA_FASTHALFWORD FLASH_TYPEPROGRAMDATA_FASTHALFWORD +#define TYPEPROGRAMDATA_FASTWORD FLASH_TYPEPROGRAMDATA_FASTWORD +#define PAGESIZE FLASH_PAGE_SIZE +#define TYPEPROGRAM_FASTBYTE FLASH_TYPEPROGRAM_BYTE +#define TYPEPROGRAM_FASTHALFWORD FLASH_TYPEPROGRAM_HALFWORD +#define TYPEPROGRAM_FASTWORD FLASH_TYPEPROGRAM_WORD +#define VOLTAGE_RANGE_1 FLASH_VOLTAGE_RANGE_1 +#define VOLTAGE_RANGE_2 FLASH_VOLTAGE_RANGE_2 +#define VOLTAGE_RANGE_3 FLASH_VOLTAGE_RANGE_3 +#define VOLTAGE_RANGE_4 FLASH_VOLTAGE_RANGE_4 +#define TYPEPROGRAM_FAST FLASH_TYPEPROGRAM_FAST +#define TYPEPROGRAM_FAST_AND_LAST FLASH_TYPEPROGRAM_FAST_AND_LAST +#define WRPAREA_BANK1_AREAA OB_WRPAREA_BANK1_AREAA +#define WRPAREA_BANK1_AREAB OB_WRPAREA_BANK1_AREAB +#define WRPAREA_BANK2_AREAA OB_WRPAREA_BANK2_AREAA +#define WRPAREA_BANK2_AREAB OB_WRPAREA_BANK2_AREAB +#define IWDG_STDBY_FREEZE OB_IWDG_STDBY_FREEZE +#define IWDG_STDBY_ACTIVE OB_IWDG_STDBY_RUN +#define IWDG_STOP_FREEZE OB_IWDG_STOP_FREEZE +#define IWDG_STOP_ACTIVE OB_IWDG_STOP_RUN +#define FLASH_ERROR_NONE HAL_FLASH_ERROR_NONE +#define FLASH_ERROR_RD HAL_FLASH_ERROR_RD +#define FLASH_ERROR_PG HAL_FLASH_ERROR_PROG +#define FLASH_ERROR_PGP HAL_FLASH_ERROR_PGS +#define FLASH_ERROR_WRP HAL_FLASH_ERROR_WRP +#define FLASH_ERROR_OPTV HAL_FLASH_ERROR_OPTV +#define FLASH_ERROR_OPTVUSR HAL_FLASH_ERROR_OPTVUSR +#define FLASH_ERROR_PROG HAL_FLASH_ERROR_PROG +#define FLASH_ERROR_OP HAL_FLASH_ERROR_OPERATION +#define FLASH_ERROR_PGA HAL_FLASH_ERROR_PGA +#define FLASH_ERROR_SIZE HAL_FLASH_ERROR_SIZE +#define FLASH_ERROR_SIZ HAL_FLASH_ERROR_SIZE +#define FLASH_ERROR_PGS HAL_FLASH_ERROR_PGS +#define FLASH_ERROR_MIS HAL_FLASH_ERROR_MIS +#define FLASH_ERROR_FAST HAL_FLASH_ERROR_FAST +#define FLASH_ERROR_FWWERR HAL_FLASH_ERROR_FWWERR +#define FLASH_ERROR_NOTZERO HAL_FLASH_ERROR_NOTZERO +#define FLASH_ERROR_OPERATION HAL_FLASH_ERROR_OPERATION +#define FLASH_ERROR_ERS HAL_FLASH_ERROR_ERS +#define OB_WDG_SW OB_IWDG_SW +#define OB_WDG_HW OB_IWDG_HW +#define OB_SDADC12_VDD_MONITOR_SET OB_SDACD_VDD_MONITOR_SET +#define OB_SDADC12_VDD_MONITOR_RESET OB_SDACD_VDD_MONITOR_RESET +#define OB_RAM_PARITY_CHECK_SET OB_SRAM_PARITY_SET +#define OB_RAM_PARITY_CHECK_RESET OB_SRAM_PARITY_RESET +#define IS_OB_SDADC12_VDD_MONITOR IS_OB_SDACD_VDD_MONITOR +#define OB_RDP_LEVEL0 OB_RDP_LEVEL_0 +#define OB_RDP_LEVEL1 OB_RDP_LEVEL_1 +#define OB_RDP_LEVEL2 OB_RDP_LEVEL_2 +#if defined(STM32G0) +#define OB_BOOT_LOCK_DISABLE OB_BOOT_ENTRY_FORCED_NONE +#define OB_BOOT_LOCK_ENABLE OB_BOOT_ENTRY_FORCED_FLASH +#else +#define OB_BOOT_ENTRY_FORCED_NONE OB_BOOT_LOCK_DISABLE +#define OB_BOOT_ENTRY_FORCED_FLASH OB_BOOT_LOCK_ENABLE +#endif +#if defined(STM32H7) +#define FLASH_FLAG_SNECCE_BANK1RR FLASH_FLAG_SNECCERR_BANK1 +#define FLASH_FLAG_DBECCE_BANK1RR FLASH_FLAG_DBECCERR_BANK1 +#define FLASH_FLAG_STRBER_BANK1R FLASH_FLAG_STRBERR_BANK1 +#define FLASH_FLAG_SNECCE_BANK2RR FLASH_FLAG_SNECCERR_BANK2 +#define FLASH_FLAG_DBECCE_BANK2RR FLASH_FLAG_DBECCERR_BANK2 +#define FLASH_FLAG_STRBER_BANK2R FLASH_FLAG_STRBERR_BANK2 +#define FLASH_FLAG_WDW FLASH_FLAG_WBNE +#define OB_WRP_SECTOR_All OB_WRP_SECTOR_ALL +#endif /* STM32H7 */ + +/** + * @} + */ + +/** @defgroup HAL_JPEG_Aliased_Macros HAL JPEG Aliased Macros maintained for legacy purpose + * @{ + */ + +#if defined(STM32H7) +#define __HAL_RCC_JPEG_CLK_ENABLE __HAL_RCC_JPGDECEN_CLK_ENABLE +#define __HAL_RCC_JPEG_CLK_DISABLE __HAL_RCC_JPGDECEN_CLK_DISABLE +#define __HAL_RCC_JPEG_FORCE_RESET __HAL_RCC_JPGDECRST_FORCE_RESET +#define __HAL_RCC_JPEG_RELEASE_RESET __HAL_RCC_JPGDECRST_RELEASE_RESET +#define __HAL_RCC_JPEG_CLK_SLEEP_ENABLE __HAL_RCC_JPGDEC_CLK_SLEEP_ENABLE +#define __HAL_RCC_JPEG_CLK_SLEEP_DISABLE __HAL_RCC_JPGDEC_CLK_SLEEP_DISABLE +#endif /* STM32H7 */ + +/** + * @} + */ + +/** @defgroup HAL_SYSCFG_Aliased_Defines HAL SYSCFG Aliased Defines maintained for legacy purpose + * @{ + */ + +#define HAL_SYSCFG_FASTMODEPLUS_I2C_PA9 I2C_FASTMODEPLUS_PA9 +#define HAL_SYSCFG_FASTMODEPLUS_I2C_PA10 I2C_FASTMODEPLUS_PA10 +#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB6 I2C_FASTMODEPLUS_PB6 +#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB7 I2C_FASTMODEPLUS_PB7 +#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB8 I2C_FASTMODEPLUS_PB8 +#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB9 I2C_FASTMODEPLUS_PB9 +#define HAL_SYSCFG_FASTMODEPLUS_I2C1 I2C_FASTMODEPLUS_I2C1 +#define HAL_SYSCFG_FASTMODEPLUS_I2C2 I2C_FASTMODEPLUS_I2C2 +#define HAL_SYSCFG_FASTMODEPLUS_I2C3 I2C_FASTMODEPLUS_I2C3 +#if defined(STM32G4) + +#define HAL_SYSCFG_EnableIOAnalogSwitchBooster HAL_SYSCFG_EnableIOSwitchBooster +#define HAL_SYSCFG_DisableIOAnalogSwitchBooster HAL_SYSCFG_DisableIOSwitchBooster +#define HAL_SYSCFG_EnableIOAnalogSwitchVDD HAL_SYSCFG_EnableIOSwitchVDD +#define HAL_SYSCFG_DisableIOAnalogSwitchVDD HAL_SYSCFG_DisableIOSwitchVDD +#endif /* STM32G4 */ +/** + * @} + */ + + +/** @defgroup LL_FMC_Aliased_Defines LL FMC Aliased Defines maintained for compatibility purpose + * @{ + */ +#if defined(STM32L4) || defined(STM32F7) || defined(STM32H7) || defined(STM32G4) +#define FMC_NAND_PCC_WAIT_FEATURE_DISABLE FMC_NAND_WAIT_FEATURE_DISABLE +#define FMC_NAND_PCC_WAIT_FEATURE_ENABLE FMC_NAND_WAIT_FEATURE_ENABLE +#define FMC_NAND_PCC_MEM_BUS_WIDTH_8 FMC_NAND_MEM_BUS_WIDTH_8 +#define FMC_NAND_PCC_MEM_BUS_WIDTH_16 FMC_NAND_MEM_BUS_WIDTH_16 +#elif defined(STM32F1) || defined(STM32F2) || defined(STM32F3) || defined(STM32F4) +#define FMC_NAND_WAIT_FEATURE_DISABLE FMC_NAND_PCC_WAIT_FEATURE_DISABLE +#define FMC_NAND_WAIT_FEATURE_ENABLE FMC_NAND_PCC_WAIT_FEATURE_ENABLE +#define FMC_NAND_MEM_BUS_WIDTH_8 FMC_NAND_PCC_MEM_BUS_WIDTH_8 +#define FMC_NAND_MEM_BUS_WIDTH_16 FMC_NAND_PCC_MEM_BUS_WIDTH_16 +#endif +/** + * @} + */ + +/** @defgroup LL_FSMC_Aliased_Defines LL FSMC Aliased Defines maintained for legacy purpose + * @{ + */ + +#define FSMC_NORSRAM_TYPEDEF FSMC_NORSRAM_TypeDef +#define FSMC_NORSRAM_EXTENDED_TYPEDEF FSMC_NORSRAM_EXTENDED_TypeDef +/** + * @} + */ + +/** @defgroup HAL_GPIO_Aliased_Macros HAL GPIO Aliased Macros maintained for legacy purpose + * @{ + */ +#define GET_GPIO_SOURCE GPIO_GET_INDEX +#define GET_GPIO_INDEX GPIO_GET_INDEX + +#if defined(STM32F4) +#define GPIO_AF12_SDMMC GPIO_AF12_SDIO +#define GPIO_AF12_SDMMC1 GPIO_AF12_SDIO +#endif + +#if defined(STM32F7) +#define GPIO_AF12_SDIO GPIO_AF12_SDMMC1 +#define GPIO_AF12_SDMMC GPIO_AF12_SDMMC1 +#endif + +#if defined(STM32L4) +#define GPIO_AF12_SDIO GPIO_AF12_SDMMC1 +#define GPIO_AF12_SDMMC GPIO_AF12_SDMMC1 +#endif + +#if defined(STM32H7) +#define GPIO_AF7_SDIO1 GPIO_AF7_SDMMC1 +#define GPIO_AF8_SDIO1 GPIO_AF8_SDMMC1 +#define GPIO_AF12_SDIO1 GPIO_AF12_SDMMC1 +#define GPIO_AF9_SDIO2 GPIO_AF9_SDMMC2 +#define GPIO_AF10_SDIO2 GPIO_AF10_SDMMC2 +#define GPIO_AF11_SDIO2 GPIO_AF11_SDMMC2 + +#if defined (STM32H743xx) || defined (STM32H753xx) || defined (STM32H750xx) || defined (STM32H742xx) || \ + defined (STM32H745xx) || defined (STM32H755xx) || defined (STM32H747xx) || defined (STM32H757xx) +#define GPIO_AF10_OTG2_HS GPIO_AF10_OTG2_FS +#define GPIO_AF10_OTG1_FS GPIO_AF10_OTG1_HS +#define GPIO_AF12_OTG2_FS GPIO_AF12_OTG1_FS +#endif /*STM32H743xx || STM32H753xx || STM32H750xx || STM32H742xx || STM32H745xx || STM32H755xx || STM32H747xx || STM32H757xx */ +#endif /* STM32H7 */ + +#define GPIO_AF0_LPTIM GPIO_AF0_LPTIM1 +#define GPIO_AF1_LPTIM GPIO_AF1_LPTIM1 +#define GPIO_AF2_LPTIM GPIO_AF2_LPTIM1 + +#if defined(STM32L0) || defined(STM32L4) || defined(STM32F4) || defined(STM32F2) || defined(STM32F7) || defined(STM32G4) || defined(STM32H7) +#define GPIO_SPEED_LOW GPIO_SPEED_FREQ_LOW +#define GPIO_SPEED_MEDIUM GPIO_SPEED_FREQ_MEDIUM +#define GPIO_SPEED_FAST GPIO_SPEED_FREQ_HIGH +#define GPIO_SPEED_HIGH GPIO_SPEED_FREQ_VERY_HIGH +#endif /* STM32L0 || STM32L4 || STM32F4 || STM32F2 || STM32F7 || STM32G4 || STM32H7*/ + +#if defined(STM32L1) + #define GPIO_SPEED_VERY_LOW GPIO_SPEED_FREQ_LOW + #define GPIO_SPEED_LOW GPIO_SPEED_FREQ_MEDIUM + #define GPIO_SPEED_MEDIUM GPIO_SPEED_FREQ_HIGH + #define GPIO_SPEED_HIGH GPIO_SPEED_FREQ_VERY_HIGH +#endif /* STM32L1 */ + +#if defined(STM32F0) || defined(STM32F3) || defined(STM32F1) + #define GPIO_SPEED_LOW GPIO_SPEED_FREQ_LOW + #define GPIO_SPEED_MEDIUM GPIO_SPEED_FREQ_MEDIUM + #define GPIO_SPEED_HIGH GPIO_SPEED_FREQ_HIGH +#endif /* STM32F0 || STM32F3 || STM32F1 */ + +#define GPIO_AF6_DFSDM GPIO_AF6_DFSDM1 +/** + * @} + */ + +/** @defgroup HAL_HRTIM_Aliased_Macros HAL HRTIM Aliased Macros maintained for legacy purpose + * @{ + */ +#define HRTIM_TIMDELAYEDPROTECTION_DISABLED HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED +#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_EEV6 +#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_EEV6 +#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV6 +#define HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6 +#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_DEEV7 +#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_DEEV7 +#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV7 +#define HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7 + +#define __HAL_HRTIM_SetCounter __HAL_HRTIM_SETCOUNTER +#define __HAL_HRTIM_GetCounter __HAL_HRTIM_GETCOUNTER +#define __HAL_HRTIM_SetPeriod __HAL_HRTIM_SETPERIOD +#define __HAL_HRTIM_GetPeriod __HAL_HRTIM_GETPERIOD +#define __HAL_HRTIM_SetClockPrescaler __HAL_HRTIM_SETCLOCKPRESCALER +#define __HAL_HRTIM_GetClockPrescaler __HAL_HRTIM_GETCLOCKPRESCALER +#define __HAL_HRTIM_SetCompare __HAL_HRTIM_SETCOMPARE +#define __HAL_HRTIM_GetCompare __HAL_HRTIM_GETCOMPARE + +#if defined(STM32G4) +#define HAL_HRTIM_ExternalEventCounterConfig HAL_HRTIM_ExtEventCounterConfig +#define HAL_HRTIM_ExternalEventCounterEnable HAL_HRTIM_ExtEventCounterEnable +#define HAL_HRTIM_ExternalEventCounterDisable HAL_HRTIM_ExtEventCounterDisable +#define HAL_HRTIM_ExternalEventCounterReset HAL_HRTIM_ExtEventCounterReset +#define HRTIM_TIMEEVENT_A HRTIM_EVENTCOUNTER_A +#define HRTIM_TIMEEVENT_B HRTIM_EVENTCOUNTER_B +#define HRTIM_TIMEEVENTRESETMODE_UNCONDITIONAL HRTIM_EVENTCOUNTER_RSTMODE_UNCONDITIONAL +#define HRTIM_TIMEEVENTRESETMODE_CONDITIONAL HRTIM_EVENTCOUNTER_RSTMODE_CONDITIONAL +#endif /* STM32G4 */ + +#if defined(STM32H7) +#define HRTIM_OUTPUTSET_TIMAEV1_TIMBCMP1 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTSET_TIMAEV2_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTSET_TIMAEV3_TIMCCMP2 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTSET_TIMAEV4_TIMCCMP3 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTSET_TIMAEV5_TIMDCMP1 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTSET_TIMAEV6_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTSET_TIMAEV7_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTSET_TIMAEV8_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTSET_TIMAEV9_TIMFCMP4 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTSET_TIMBEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTSET_TIMBEV2_TIMACMP2 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTSET_TIMBEV3_TIMCCMP3 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTSET_TIMBEV4_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTSET_TIMBEV5_TIMDCMP3 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTSET_TIMBEV6_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTSET_TIMBEV7_TIMECMP1 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTSET_TIMBEV8_TIMECMP2 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTSET_TIMBEV9_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTSET_TIMCEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTSET_TIMCEV2_TIMACMP2 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTSET_TIMCEV3_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTSET_TIMCEV4_TIMBCMP3 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTSET_TIMCEV5_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTSET_TIMCEV6_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTSET_TIMCEV7_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTSET_TIMCEV8_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTSET_TIMCEV9_TIMFCMP2 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTSET_TIMDEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTSET_TIMDEV2_TIMACMP4 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTSET_TIMDEV3_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTSET_TIMDEV4_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTSET_TIMDEV5_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTSET_TIMDEV6_TIMECMP1 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTSET_TIMDEV7_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTSET_TIMDEV8_TIMFCMP1 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTSET_TIMDEV9_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTSET_TIMEEV1_TIMACMP4 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTSET_TIMEEV2_TIMBCMP3 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTSET_TIMEEV3_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTSET_TIMEEV4_TIMCCMP1 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTSET_TIMEEV5_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTSET_TIMEEV6_TIMDCMP1 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTSET_TIMEEV7_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTSET_TIMEEV8_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTSET_TIMEEV9_TIMFCMP4 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTSET_TIMFEV1_TIMACMP3 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTSET_TIMFEV2_TIMBCMP1 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTSET_TIMFEV3_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTSET_TIMFEV4_TIMCCMP1 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTSET_TIMFEV5_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTSET_TIMFEV6_TIMDCMP3 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTSET_TIMFEV7_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTSET_TIMFEV8_TIMECMP2 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTSET_TIMFEV9_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_9 + +#define HRTIM_OUTPUTRESET_TIMAEV1_TIMBCMP1 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTRESET_TIMAEV2_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTRESET_TIMAEV3_TIMCCMP2 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTRESET_TIMAEV4_TIMCCMP3 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTRESET_TIMAEV5_TIMDCMP1 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTRESET_TIMAEV6_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTRESET_TIMAEV7_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTRESET_TIMAEV8_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTRESET_TIMAEV9_TIMFCMP4 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTRESET_TIMBEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTRESET_TIMBEV2_TIMACMP2 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTRESET_TIMBEV3_TIMCCMP3 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTRESET_TIMBEV4_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTRESET_TIMBEV5_TIMDCMP3 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTRESET_TIMBEV6_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTRESET_TIMBEV7_TIMECMP1 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTRESET_TIMBEV8_TIMECMP2 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTRESET_TIMBEV9_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTRESET_TIMCEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTRESET_TIMCEV2_TIMACMP2 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTRESET_TIMCEV3_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTRESET_TIMCEV4_TIMBCMP3 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTRESET_TIMCEV5_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTRESET_TIMCEV6_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTRESET_TIMCEV7_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTRESET_TIMCEV8_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTRESET_TIMCEV9_TIMFCMP2 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTRESET_TIMDEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTRESET_TIMDEV2_TIMACMP4 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTRESET_TIMDEV3_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTRESET_TIMDEV4_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTRESET_TIMDEV5_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTRESET_TIMDEV6_TIMECMP1 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTRESET_TIMDEV7_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTRESET_TIMDEV8_TIMFCMP1 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTRESET_TIMDEV9_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTRESET_TIMEEV1_TIMACMP4 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTRESET_TIMEEV2_TIMBCMP3 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTRESET_TIMEEV3_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTRESET_TIMEEV4_TIMCCMP1 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTRESET_TIMEEV5_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTRESET_TIMEEV6_TIMDCMP1 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTRESET_TIMEEV7_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTRESET_TIMEEV8_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTRESET_TIMEEV9_TIMFCMP4 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTRESET_TIMFEV1_TIMACMP3 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTRESET_TIMFEV2_TIMBCMP1 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTRESET_TIMFEV3_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTRESET_TIMFEV4_TIMCCMP1 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTRESET_TIMFEV5_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTRESET_TIMFEV6_TIMDCMP3 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTRESET_TIMFEV7_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTRESET_TIMFEV8_TIMECMP2 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTRESET_TIMFEV9_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_9 +#endif /* STM32H7 */ + +#if defined(STM32F3) +/** @brief Constants defining available sources associated to external events. + */ +#define HRTIM_EVENTSRC_1 (0x00000000U) +#define HRTIM_EVENTSRC_2 (HRTIM_EECR1_EE1SRC_0) +#define HRTIM_EVENTSRC_3 (HRTIM_EECR1_EE1SRC_1) +#define HRTIM_EVENTSRC_4 (HRTIM_EECR1_EE1SRC_1 | HRTIM_EECR1_EE1SRC_0) + +/** @brief Constants defining the events that can be selected to configure the + * set/reset crossbar of a timer output + */ +#define HRTIM_OUTPUTSET_TIMEV_1 (HRTIM_SET1R_TIMEVNT1) +#define HRTIM_OUTPUTSET_TIMEV_2 (HRTIM_SET1R_TIMEVNT2) +#define HRTIM_OUTPUTSET_TIMEV_3 (HRTIM_SET1R_TIMEVNT3) +#define HRTIM_OUTPUTSET_TIMEV_4 (HRTIM_SET1R_TIMEVNT4) +#define HRTIM_OUTPUTSET_TIMEV_5 (HRTIM_SET1R_TIMEVNT5) +#define HRTIM_OUTPUTSET_TIMEV_6 (HRTIM_SET1R_TIMEVNT6) +#define HRTIM_OUTPUTSET_TIMEV_7 (HRTIM_SET1R_TIMEVNT7) +#define HRTIM_OUTPUTSET_TIMEV_8 (HRTIM_SET1R_TIMEVNT8) +#define HRTIM_OUTPUTSET_TIMEV_9 (HRTIM_SET1R_TIMEVNT9) + +#define HRTIM_OUTPUTRESET_TIMEV_1 (HRTIM_RST1R_TIMEVNT1) +#define HRTIM_OUTPUTRESET_TIMEV_2 (HRTIM_RST1R_TIMEVNT2) +#define HRTIM_OUTPUTRESET_TIMEV_3 (HRTIM_RST1R_TIMEVNT3) +#define HRTIM_OUTPUTRESET_TIMEV_4 (HRTIM_RST1R_TIMEVNT4) +#define HRTIM_OUTPUTRESET_TIMEV_5 (HRTIM_RST1R_TIMEVNT5) +#define HRTIM_OUTPUTRESET_TIMEV_6 (HRTIM_RST1R_TIMEVNT6) +#define HRTIM_OUTPUTRESET_TIMEV_7 (HRTIM_RST1R_TIMEVNT7) +#define HRTIM_OUTPUTRESET_TIMEV_8 (HRTIM_RST1R_TIMEVNT8) +#define HRTIM_OUTPUTRESET_TIMEV_9 (HRTIM_RST1R_TIMEVNT9) + +/** @brief Constants defining the event filtering applied to external events + * by a timer + */ +#define HRTIM_TIMEVENTFILTER_NONE (0x00000000U) +#define HRTIM_TIMEVENTFILTER_BLANKINGCMP1 (HRTIM_EEFR1_EE1FLTR_0) +#define HRTIM_TIMEVENTFILTER_BLANKINGCMP2 (HRTIM_EEFR1_EE1FLTR_1) +#define HRTIM_TIMEVENTFILTER_BLANKINGCMP3 (HRTIM_EEFR1_EE1FLTR_1 | HRTIM_EEFR1_EE1FLTR_0) +#define HRTIM_TIMEVENTFILTER_BLANKINGCMP4 (HRTIM_EEFR1_EE1FLTR_2) +#define HRTIM_TIMEVENTFILTER_BLANKINGFLTR1 (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLTR_0) +#define HRTIM_TIMEVENTFILTER_BLANKINGFLTR2 (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLTR_1) +#define HRTIM_TIMEVENTFILTER_BLANKINGFLTR3 (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLTR_1 | HRTIM_EEFR1_EE1FLTR_0) +#define HRTIM_TIMEVENTFILTER_BLANKINGFLTR4 (HRTIM_EEFR1_EE1FLTR_3) +#define HRTIM_TIMEVENTFILTER_BLANKINGFLTR5 (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLTR_0) +#define HRTIM_TIMEVENTFILTER_BLANKINGFLTR6 (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLTR_1) +#define HRTIM_TIMEVENTFILTER_BLANKINGFLTR7 (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLTR_1 | HRTIM_EEFR1_EE1FLTR_0) +#define HRTIM_TIMEVENTFILTER_BLANKINGFLTR8 (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLTR_2) +#define HRTIM_TIMEVENTFILTER_WINDOWINGCMP2 (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLTR_0) +#define HRTIM_TIMEVENTFILTER_WINDOWINGCMP3 (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLTR_1) +#define HRTIM_TIMEVENTFILTER_WINDOWINGTIM (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLTR_1 | HRTIM_EEFR1_EE1FLTR_0) + +/** @brief Constants defining the DLL calibration periods (in micro seconds) + */ +#define HRTIM_CALIBRATIONRATE_7300 0x00000000U +#define HRTIM_CALIBRATIONRATE_910 (HRTIM_DLLCR_CALRTE_0) +#define HRTIM_CALIBRATIONRATE_114 (HRTIM_DLLCR_CALRTE_1) +#define HRTIM_CALIBRATIONRATE_14 (HRTIM_DLLCR_CALRTE_1 | HRTIM_DLLCR_CALRTE_0) + +#endif /* STM32F3 */ +/** + * @} + */ + +/** @defgroup HAL_I2C_Aliased_Defines HAL I2C Aliased Defines maintained for legacy purpose + * @{ + */ +#define I2C_DUALADDRESS_DISABLED I2C_DUALADDRESS_DISABLE +#define I2C_DUALADDRESS_ENABLED I2C_DUALADDRESS_ENABLE +#define I2C_GENERALCALL_DISABLED I2C_GENERALCALL_DISABLE +#define I2C_GENERALCALL_ENABLED I2C_GENERALCALL_ENABLE +#define I2C_NOSTRETCH_DISABLED I2C_NOSTRETCH_DISABLE +#define I2C_NOSTRETCH_ENABLED I2C_NOSTRETCH_ENABLE +#define I2C_ANALOGFILTER_ENABLED I2C_ANALOGFILTER_ENABLE +#define I2C_ANALOGFILTER_DISABLED I2C_ANALOGFILTER_DISABLE +#if defined(STM32F0) || defined(STM32F1) || defined(STM32F3) || defined(STM32G0) || defined(STM32L4) || defined(STM32L1) || defined(STM32F7) +#define HAL_I2C_STATE_MEM_BUSY_TX HAL_I2C_STATE_BUSY_TX +#define HAL_I2C_STATE_MEM_BUSY_RX HAL_I2C_STATE_BUSY_RX +#define HAL_I2C_STATE_MASTER_BUSY_TX HAL_I2C_STATE_BUSY_TX +#define HAL_I2C_STATE_MASTER_BUSY_RX HAL_I2C_STATE_BUSY_RX +#define HAL_I2C_STATE_SLAVE_BUSY_TX HAL_I2C_STATE_BUSY_TX +#define HAL_I2C_STATE_SLAVE_BUSY_RX HAL_I2C_STATE_BUSY_RX +#endif +/** + * @} + */ + +/** @defgroup HAL_IRDA_Aliased_Defines HAL IRDA Aliased Defines maintained for legacy purpose + * @{ + */ +#define IRDA_ONE_BIT_SAMPLE_DISABLED IRDA_ONE_BIT_SAMPLE_DISABLE +#define IRDA_ONE_BIT_SAMPLE_ENABLED IRDA_ONE_BIT_SAMPLE_ENABLE + +/** + * @} + */ + +/** @defgroup HAL_IWDG_Aliased_Defines HAL IWDG Aliased Defines maintained for legacy purpose + * @{ + */ +#define KR_KEY_RELOAD IWDG_KEY_RELOAD +#define KR_KEY_ENABLE IWDG_KEY_ENABLE +#define KR_KEY_EWA IWDG_KEY_WRITE_ACCESS_ENABLE +#define KR_KEY_DWA IWDG_KEY_WRITE_ACCESS_DISABLE +/** + * @} + */ + +/** @defgroup HAL_LPTIM_Aliased_Defines HAL LPTIM Aliased Defines maintained for legacy purpose + * @{ + */ + +#define LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION +#define LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS LPTIM_CLOCKSAMPLETIME_2TRANSITIONS +#define LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS LPTIM_CLOCKSAMPLETIME_4TRANSITIONS +#define LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS LPTIM_CLOCKSAMPLETIME_8TRANSITIONS + +#define LPTIM_CLOCKPOLARITY_RISINGEDGE LPTIM_CLOCKPOLARITY_RISING +#define LPTIM_CLOCKPOLARITY_FALLINGEDGE LPTIM_CLOCKPOLARITY_FALLING +#define LPTIM_CLOCKPOLARITY_BOTHEDGES LPTIM_CLOCKPOLARITY_RISING_FALLING + +#define LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION +#define LPTIM_TRIGSAMPLETIME_2TRANSISTIONS LPTIM_TRIGSAMPLETIME_2TRANSITIONS +#define LPTIM_TRIGSAMPLETIME_4TRANSISTIONS LPTIM_TRIGSAMPLETIME_4TRANSITIONS +#define LPTIM_TRIGSAMPLETIME_8TRANSISTIONS LPTIM_TRIGSAMPLETIME_8TRANSITIONS + +/* The following 3 definition have also been present in a temporary version of lptim.h */ +/* They need to be renamed also to the right name, just in case */ +#define LPTIM_TRIGSAMPLETIME_2TRANSITION LPTIM_TRIGSAMPLETIME_2TRANSITIONS +#define LPTIM_TRIGSAMPLETIME_4TRANSITION LPTIM_TRIGSAMPLETIME_4TRANSITIONS +#define LPTIM_TRIGSAMPLETIME_8TRANSITION LPTIM_TRIGSAMPLETIME_8TRANSITIONS + +/** + * @} + */ + +/** @defgroup HAL_NAND_Aliased_Defines HAL NAND Aliased Defines maintained for legacy purpose + * @{ + */ +#define HAL_NAND_Read_Page HAL_NAND_Read_Page_8b +#define HAL_NAND_Write_Page HAL_NAND_Write_Page_8b +#define HAL_NAND_Read_SpareArea HAL_NAND_Read_SpareArea_8b +#define HAL_NAND_Write_SpareArea HAL_NAND_Write_SpareArea_8b + +#define NAND_AddressTypedef NAND_AddressTypeDef + +#define __ARRAY_ADDRESS ARRAY_ADDRESS +#define __ADDR_1st_CYCLE ADDR_1ST_CYCLE +#define __ADDR_2nd_CYCLE ADDR_2ND_CYCLE +#define __ADDR_3rd_CYCLE ADDR_3RD_CYCLE +#define __ADDR_4th_CYCLE ADDR_4TH_CYCLE +/** + * @} + */ + +/** @defgroup HAL_NOR_Aliased_Defines HAL NOR Aliased Defines maintained for legacy purpose + * @{ + */ +#define NOR_StatusTypedef HAL_NOR_StatusTypeDef +#define NOR_SUCCESS HAL_NOR_STATUS_SUCCESS +#define NOR_ONGOING HAL_NOR_STATUS_ONGOING +#define NOR_ERROR HAL_NOR_STATUS_ERROR +#define NOR_TIMEOUT HAL_NOR_STATUS_TIMEOUT + +#define __NOR_WRITE NOR_WRITE +#define __NOR_ADDR_SHIFT NOR_ADDR_SHIFT +/** + * @} + */ + +/** @defgroup HAL_OPAMP_Aliased_Defines HAL OPAMP Aliased Defines maintained for legacy purpose + * @{ + */ + +#define OPAMP_NONINVERTINGINPUT_VP0 OPAMP_NONINVERTINGINPUT_IO0 +#define OPAMP_NONINVERTINGINPUT_VP1 OPAMP_NONINVERTINGINPUT_IO1 +#define OPAMP_NONINVERTINGINPUT_VP2 OPAMP_NONINVERTINGINPUT_IO2 +#define OPAMP_NONINVERTINGINPUT_VP3 OPAMP_NONINVERTINGINPUT_IO3 + +#define OPAMP_SEC_NONINVERTINGINPUT_VP0 OPAMP_SEC_NONINVERTINGINPUT_IO0 +#define OPAMP_SEC_NONINVERTINGINPUT_VP1 OPAMP_SEC_NONINVERTINGINPUT_IO1 +#define OPAMP_SEC_NONINVERTINGINPUT_VP2 OPAMP_SEC_NONINVERTINGINPUT_IO2 +#define OPAMP_SEC_NONINVERTINGINPUT_VP3 OPAMP_SEC_NONINVERTINGINPUT_IO3 + +#define OPAMP_INVERTINGINPUT_VM0 OPAMP_INVERTINGINPUT_IO0 +#define OPAMP_INVERTINGINPUT_VM1 OPAMP_INVERTINGINPUT_IO1 + +#define IOPAMP_INVERTINGINPUT_VM0 OPAMP_INVERTINGINPUT_IO0 +#define IOPAMP_INVERTINGINPUT_VM1 OPAMP_INVERTINGINPUT_IO1 + +#define OPAMP_SEC_INVERTINGINPUT_VM0 OPAMP_SEC_INVERTINGINPUT_IO0 +#define OPAMP_SEC_INVERTINGINPUT_VM1 OPAMP_SEC_INVERTINGINPUT_IO1 + +#define OPAMP_INVERTINGINPUT_VINM OPAMP_SEC_INVERTINGINPUT_IO1 + +#define OPAMP_PGACONNECT_NO OPAMP_PGA_CONNECT_INVERTINGINPUT_NO +#define OPAMP_PGACONNECT_VM0 OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0 +#define OPAMP_PGACONNECT_VM1 OPAMP_PGA_CONNECT_INVERTINGINPUT_IO1 + +#if defined(STM32L1) || defined(STM32L4) || defined(STM32L5) || defined(STM32H7) || defined(STM32G4) +#define HAL_OPAMP_MSP_INIT_CB_ID HAL_OPAMP_MSPINIT_CB_ID +#define HAL_OPAMP_MSP_DEINIT_CB_ID HAL_OPAMP_MSPDEINIT_CB_ID +#endif + + +/** + * @} + */ + +/** @defgroup HAL_I2S_Aliased_Defines HAL I2S Aliased Defines maintained for legacy purpose + * @{ + */ +#define I2S_STANDARD_PHILLIPS I2S_STANDARD_PHILIPS + +#if defined(STM32H7) + #define I2S_IT_TXE I2S_IT_TXP + #define I2S_IT_RXNE I2S_IT_RXP + + #define I2S_FLAG_TXE I2S_FLAG_TXP + #define I2S_FLAG_RXNE I2S_FLAG_RXP +#endif + +#if defined(STM32F7) + #define I2S_CLOCK_SYSCLK I2S_CLOCK_PLL +#endif +/** + * @} + */ + +/** @defgroup HAL_PCCARD_Aliased_Defines HAL PCCARD Aliased Defines maintained for legacy purpose + * @{ + */ + +/* Compact Flash-ATA registers description */ +#define CF_DATA ATA_DATA +#define CF_SECTOR_COUNT ATA_SECTOR_COUNT +#define CF_SECTOR_NUMBER ATA_SECTOR_NUMBER +#define CF_CYLINDER_LOW ATA_CYLINDER_LOW +#define CF_CYLINDER_HIGH ATA_CYLINDER_HIGH +#define CF_CARD_HEAD ATA_CARD_HEAD +#define CF_STATUS_CMD ATA_STATUS_CMD +#define CF_STATUS_CMD_ALTERNATE ATA_STATUS_CMD_ALTERNATE +#define CF_COMMON_DATA_AREA ATA_COMMON_DATA_AREA + +/* Compact Flash-ATA commands */ +#define CF_READ_SECTOR_CMD ATA_READ_SECTOR_CMD +#define CF_WRITE_SECTOR_CMD ATA_WRITE_SECTOR_CMD +#define CF_ERASE_SECTOR_CMD ATA_ERASE_SECTOR_CMD +#define CF_IDENTIFY_CMD ATA_IDENTIFY_CMD + +#define PCCARD_StatusTypedef HAL_PCCARD_StatusTypeDef +#define PCCARD_SUCCESS HAL_PCCARD_STATUS_SUCCESS +#define PCCARD_ONGOING HAL_PCCARD_STATUS_ONGOING +#define PCCARD_ERROR HAL_PCCARD_STATUS_ERROR +#define PCCARD_TIMEOUT HAL_PCCARD_STATUS_TIMEOUT +/** + * @} + */ + +/** @defgroup HAL_RTC_Aliased_Defines HAL RTC Aliased Defines maintained for legacy purpose + * @{ + */ + +#define FORMAT_BIN RTC_FORMAT_BIN +#define FORMAT_BCD RTC_FORMAT_BCD + +#define RTC_ALARMSUBSECONDMASK_None RTC_ALARMSUBSECONDMASK_NONE +#define RTC_TAMPERERASEBACKUP_DISABLED RTC_TAMPER_ERASE_BACKUP_DISABLE +#define RTC_TAMPERMASK_FLAG_DISABLED RTC_TAMPERMASK_FLAG_DISABLE +#define RTC_TAMPERMASK_FLAG_ENABLED RTC_TAMPERMASK_FLAG_ENABLE + +#define RTC_MASKTAMPERFLAG_DISABLED RTC_TAMPERMASK_FLAG_DISABLE +#define RTC_MASKTAMPERFLAG_ENABLED RTC_TAMPERMASK_FLAG_ENABLE +#define RTC_TAMPERERASEBACKUP_ENABLED RTC_TAMPER_ERASE_BACKUP_ENABLE +#define RTC_TAMPER1_2_INTERRUPT RTC_ALL_TAMPER_INTERRUPT +#define RTC_TAMPER1_2_3_INTERRUPT RTC_ALL_TAMPER_INTERRUPT + +#define RTC_TIMESTAMPPIN_PC13 RTC_TIMESTAMPPIN_DEFAULT +#define RTC_TIMESTAMPPIN_PA0 RTC_TIMESTAMPPIN_POS1 +#define RTC_TIMESTAMPPIN_PI8 RTC_TIMESTAMPPIN_POS1 +#define RTC_TIMESTAMPPIN_PC1 RTC_TIMESTAMPPIN_POS2 + +#define RTC_OUTPUT_REMAP_PC13 RTC_OUTPUT_REMAP_NONE +#define RTC_OUTPUT_REMAP_PB14 RTC_OUTPUT_REMAP_POS1 +#define RTC_OUTPUT_REMAP_PB2 RTC_OUTPUT_REMAP_POS1 + +#define RTC_TAMPERPIN_PC13 RTC_TAMPERPIN_DEFAULT +#define RTC_TAMPERPIN_PA0 RTC_TAMPERPIN_POS1 +#define RTC_TAMPERPIN_PI8 RTC_TAMPERPIN_POS1 + +#if defined(STM32H7) +#define RTC_TAMPCR_TAMPXE RTC_TAMPER_X +#define RTC_TAMPCR_TAMPXIE RTC_TAMPER_X_INTERRUPT + +#define RTC_TAMPER1_INTERRUPT RTC_IT_TAMP1 +#define RTC_TAMPER2_INTERRUPT RTC_IT_TAMP2 +#define RTC_TAMPER3_INTERRUPT RTC_IT_TAMP3 +#define RTC_ALL_TAMPER_INTERRUPT RTC_IT_TAMPALL +#endif /* STM32H7 */ + +/** + * @} + */ + + +/** @defgroup HAL_SMARTCARD_Aliased_Defines HAL SMARTCARD Aliased Defines maintained for legacy purpose + * @{ + */ +#define SMARTCARD_NACK_ENABLED SMARTCARD_NACK_ENABLE +#define SMARTCARD_NACK_DISABLED SMARTCARD_NACK_DISABLE + +#define SMARTCARD_ONEBIT_SAMPLING_DISABLED SMARTCARD_ONE_BIT_SAMPLE_DISABLE +#define SMARTCARD_ONEBIT_SAMPLING_ENABLED SMARTCARD_ONE_BIT_SAMPLE_ENABLE +#define SMARTCARD_ONEBIT_SAMPLING_DISABLE SMARTCARD_ONE_BIT_SAMPLE_DISABLE +#define SMARTCARD_ONEBIT_SAMPLING_ENABLE SMARTCARD_ONE_BIT_SAMPLE_ENABLE + +#define SMARTCARD_TIMEOUT_DISABLED SMARTCARD_TIMEOUT_DISABLE +#define SMARTCARD_TIMEOUT_ENABLED SMARTCARD_TIMEOUT_ENABLE + +#define SMARTCARD_LASTBIT_DISABLED SMARTCARD_LASTBIT_DISABLE +#define SMARTCARD_LASTBIT_ENABLED SMARTCARD_LASTBIT_ENABLE +/** + * @} + */ + + +/** @defgroup HAL_SMBUS_Aliased_Defines HAL SMBUS Aliased Defines maintained for legacy purpose + * @{ + */ +#define SMBUS_DUALADDRESS_DISABLED SMBUS_DUALADDRESS_DISABLE +#define SMBUS_DUALADDRESS_ENABLED SMBUS_DUALADDRESS_ENABLE +#define SMBUS_GENERALCALL_DISABLED SMBUS_GENERALCALL_DISABLE +#define SMBUS_GENERALCALL_ENABLED SMBUS_GENERALCALL_ENABLE +#define SMBUS_NOSTRETCH_DISABLED SMBUS_NOSTRETCH_DISABLE +#define SMBUS_NOSTRETCH_ENABLED SMBUS_NOSTRETCH_ENABLE +#define SMBUS_ANALOGFILTER_ENABLED SMBUS_ANALOGFILTER_ENABLE +#define SMBUS_ANALOGFILTER_DISABLED SMBUS_ANALOGFILTER_DISABLE +#define SMBUS_PEC_DISABLED SMBUS_PEC_DISABLE +#define SMBUS_PEC_ENABLED SMBUS_PEC_ENABLE +#define HAL_SMBUS_STATE_SLAVE_LISTEN HAL_SMBUS_STATE_LISTEN +/** + * @} + */ + +/** @defgroup HAL_SPI_Aliased_Defines HAL SPI Aliased Defines maintained for legacy purpose + * @{ + */ +#define SPI_TIMODE_DISABLED SPI_TIMODE_DISABLE +#define SPI_TIMODE_ENABLED SPI_TIMODE_ENABLE + +#define SPI_CRCCALCULATION_DISABLED SPI_CRCCALCULATION_DISABLE +#define SPI_CRCCALCULATION_ENABLED SPI_CRCCALCULATION_ENABLE + +#define SPI_NSS_PULSE_DISABLED SPI_NSS_PULSE_DISABLE +#define SPI_NSS_PULSE_ENABLED SPI_NSS_PULSE_ENABLE + +#if defined(STM32H7) + + #define SPI_FLAG_TXE SPI_FLAG_TXP + #define SPI_FLAG_RXNE SPI_FLAG_RXP + + #define SPI_IT_TXE SPI_IT_TXP + #define SPI_IT_RXNE SPI_IT_RXP + + #define SPI_FRLVL_EMPTY SPI_RX_FIFO_0PACKET + #define SPI_FRLVL_QUARTER_FULL SPI_RX_FIFO_1PACKET + #define SPI_FRLVL_HALF_FULL SPI_RX_FIFO_2PACKET + #define SPI_FRLVL_FULL SPI_RX_FIFO_3PACKET + +#endif /* STM32H7 */ + +/** + * @} + */ + +/** @defgroup HAL_TIM_Aliased_Defines HAL TIM Aliased Defines maintained for legacy purpose + * @{ + */ +#define CCER_CCxE_MASK TIM_CCER_CCxE_MASK +#define CCER_CCxNE_MASK TIM_CCER_CCxNE_MASK + +#define TIM_DMABase_CR1 TIM_DMABASE_CR1 +#define TIM_DMABase_CR2 TIM_DMABASE_CR2 +#define TIM_DMABase_SMCR TIM_DMABASE_SMCR +#define TIM_DMABase_DIER TIM_DMABASE_DIER +#define TIM_DMABase_SR TIM_DMABASE_SR +#define TIM_DMABase_EGR TIM_DMABASE_EGR +#define TIM_DMABase_CCMR1 TIM_DMABASE_CCMR1 +#define TIM_DMABase_CCMR2 TIM_DMABASE_CCMR2 +#define TIM_DMABase_CCER TIM_DMABASE_CCER +#define TIM_DMABase_CNT TIM_DMABASE_CNT +#define TIM_DMABase_PSC TIM_DMABASE_PSC +#define TIM_DMABase_ARR TIM_DMABASE_ARR +#define TIM_DMABase_RCR TIM_DMABASE_RCR +#define TIM_DMABase_CCR1 TIM_DMABASE_CCR1 +#define TIM_DMABase_CCR2 TIM_DMABASE_CCR2 +#define TIM_DMABase_CCR3 TIM_DMABASE_CCR3 +#define TIM_DMABase_CCR4 TIM_DMABASE_CCR4 +#define TIM_DMABase_BDTR TIM_DMABASE_BDTR +#define TIM_DMABase_DCR TIM_DMABASE_DCR +#define TIM_DMABase_DMAR TIM_DMABASE_DMAR +#define TIM_DMABase_OR1 TIM_DMABASE_OR1 +#define TIM_DMABase_CCMR3 TIM_DMABASE_CCMR3 +#define TIM_DMABase_CCR5 TIM_DMABASE_CCR5 +#define TIM_DMABase_CCR6 TIM_DMABASE_CCR6 +#define TIM_DMABase_OR2 TIM_DMABASE_OR2 +#define TIM_DMABase_OR3 TIM_DMABASE_OR3 +#define TIM_DMABase_OR TIM_DMABASE_OR + +#define TIM_EventSource_Update TIM_EVENTSOURCE_UPDATE +#define TIM_EventSource_CC1 TIM_EVENTSOURCE_CC1 +#define TIM_EventSource_CC2 TIM_EVENTSOURCE_CC2 +#define TIM_EventSource_CC3 TIM_EVENTSOURCE_CC3 +#define TIM_EventSource_CC4 TIM_EVENTSOURCE_CC4 +#define TIM_EventSource_COM TIM_EVENTSOURCE_COM +#define TIM_EventSource_Trigger TIM_EVENTSOURCE_TRIGGER +#define TIM_EventSource_Break TIM_EVENTSOURCE_BREAK +#define TIM_EventSource_Break2 TIM_EVENTSOURCE_BREAK2 + +#define TIM_DMABurstLength_1Transfer TIM_DMABURSTLENGTH_1TRANSFER +#define TIM_DMABurstLength_2Transfers TIM_DMABURSTLENGTH_2TRANSFERS +#define TIM_DMABurstLength_3Transfers TIM_DMABURSTLENGTH_3TRANSFERS +#define TIM_DMABurstLength_4Transfers TIM_DMABURSTLENGTH_4TRANSFERS +#define TIM_DMABurstLength_5Transfers TIM_DMABURSTLENGTH_5TRANSFERS +#define TIM_DMABurstLength_6Transfers TIM_DMABURSTLENGTH_6TRANSFERS +#define TIM_DMABurstLength_7Transfers TIM_DMABURSTLENGTH_7TRANSFERS +#define TIM_DMABurstLength_8Transfers TIM_DMABURSTLENGTH_8TRANSFERS +#define TIM_DMABurstLength_9Transfers TIM_DMABURSTLENGTH_9TRANSFERS +#define TIM_DMABurstLength_10Transfers TIM_DMABURSTLENGTH_10TRANSFERS +#define TIM_DMABurstLength_11Transfers TIM_DMABURSTLENGTH_11TRANSFERS +#define TIM_DMABurstLength_12Transfers TIM_DMABURSTLENGTH_12TRANSFERS +#define TIM_DMABurstLength_13Transfers TIM_DMABURSTLENGTH_13TRANSFERS +#define TIM_DMABurstLength_14Transfers TIM_DMABURSTLENGTH_14TRANSFERS +#define TIM_DMABurstLength_15Transfers TIM_DMABURSTLENGTH_15TRANSFERS +#define TIM_DMABurstLength_16Transfers TIM_DMABURSTLENGTH_16TRANSFERS +#define TIM_DMABurstLength_17Transfers TIM_DMABURSTLENGTH_17TRANSFERS +#define TIM_DMABurstLength_18Transfers TIM_DMABURSTLENGTH_18TRANSFERS + +#if defined(STM32L0) +#define TIM22_TI1_GPIO1 TIM22_TI1_GPIO +#define TIM22_TI1_GPIO2 TIM22_TI1_GPIO +#endif + +#if defined(STM32F3) +#define IS_TIM_HALL_INTERFACE_INSTANCE IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE +#endif + +#if defined(STM32H7) +#define TIM_TIM1_ETR_COMP1_OUT TIM_TIM1_ETR_COMP1 +#define TIM_TIM1_ETR_COMP2_OUT TIM_TIM1_ETR_COMP2 +#define TIM_TIM8_ETR_COMP1_OUT TIM_TIM8_ETR_COMP1 +#define TIM_TIM8_ETR_COMP2_OUT TIM_TIM8_ETR_COMP2 +#define TIM_TIM2_ETR_COMP1_OUT TIM_TIM2_ETR_COMP1 +#define TIM_TIM2_ETR_COMP2_OUT TIM_TIM2_ETR_COMP2 +#define TIM_TIM3_ETR_COMP1_OUT TIM_TIM3_ETR_COMP1 +#define TIM_TIM1_TI1_COMP1_OUT TIM_TIM1_TI1_COMP1 +#define TIM_TIM8_TI1_COMP2_OUT TIM_TIM8_TI1_COMP2 +#define TIM_TIM2_TI4_COMP1_OUT TIM_TIM2_TI4_COMP1 +#define TIM_TIM2_TI4_COMP2_OUT TIM_TIM2_TI4_COMP2 +#define TIM_TIM2_TI4_COMP1COMP2_OUT TIM_TIM2_TI4_COMP1_COMP2 +#define TIM_TIM3_TI1_COMP1_OUT TIM_TIM3_TI1_COMP1 +#define TIM_TIM3_TI1_COMP2_OUT TIM_TIM3_TI1_COMP2 +#define TIM_TIM3_TI1_COMP1COMP2_OUT TIM_TIM3_TI1_COMP1_COMP2 +#endif + +/** + * @} + */ + +/** @defgroup HAL_TSC_Aliased_Defines HAL TSC Aliased Defines maintained for legacy purpose + * @{ + */ +#define TSC_SYNC_POL_FALL TSC_SYNC_POLARITY_FALLING +#define TSC_SYNC_POL_RISE_HIGH TSC_SYNC_POLARITY_RISING +/** + * @} + */ + +/** @defgroup HAL_UART_Aliased_Defines HAL UART Aliased Defines maintained for legacy purpose + * @{ + */ +#define UART_ONEBIT_SAMPLING_DISABLED UART_ONE_BIT_SAMPLE_DISABLE +#define UART_ONEBIT_SAMPLING_ENABLED UART_ONE_BIT_SAMPLE_ENABLE +#define UART_ONE_BIT_SAMPLE_DISABLED UART_ONE_BIT_SAMPLE_DISABLE +#define UART_ONE_BIT_SAMPLE_ENABLED UART_ONE_BIT_SAMPLE_ENABLE + +#define __HAL_UART_ONEBIT_ENABLE __HAL_UART_ONE_BIT_SAMPLE_ENABLE +#define __HAL_UART_ONEBIT_DISABLE __HAL_UART_ONE_BIT_SAMPLE_DISABLE + +#define __DIV_SAMPLING16 UART_DIV_SAMPLING16 +#define __DIVMANT_SAMPLING16 UART_DIVMANT_SAMPLING16 +#define __DIVFRAQ_SAMPLING16 UART_DIVFRAQ_SAMPLING16 +#define __UART_BRR_SAMPLING16 UART_BRR_SAMPLING16 + +#define __DIV_SAMPLING8 UART_DIV_SAMPLING8 +#define __DIVMANT_SAMPLING8 UART_DIVMANT_SAMPLING8 +#define __DIVFRAQ_SAMPLING8 UART_DIVFRAQ_SAMPLING8 +#define __UART_BRR_SAMPLING8 UART_BRR_SAMPLING8 + +#define __DIV_LPUART UART_DIV_LPUART + +#define UART_WAKEUPMETHODE_IDLELINE UART_WAKEUPMETHOD_IDLELINE +#define UART_WAKEUPMETHODE_ADDRESSMARK UART_WAKEUPMETHOD_ADDRESSMARK + +/** + * @} + */ + + +/** @defgroup HAL_USART_Aliased_Defines HAL USART Aliased Defines maintained for legacy purpose + * @{ + */ + +#define USART_CLOCK_DISABLED USART_CLOCK_DISABLE +#define USART_CLOCK_ENABLED USART_CLOCK_ENABLE + +#define USARTNACK_ENABLED USART_NACK_ENABLE +#define USARTNACK_DISABLED USART_NACK_DISABLE +/** + * @} + */ + +/** @defgroup HAL_WWDG_Aliased_Defines HAL WWDG Aliased Defines maintained for legacy purpose + * @{ + */ +#define CFR_BASE WWDG_CFR_BASE + +/** + * @} + */ + +/** @defgroup HAL_CAN_Aliased_Defines HAL CAN Aliased Defines maintained for legacy purpose + * @{ + */ +#define CAN_FilterFIFO0 CAN_FILTER_FIFO0 +#define CAN_FilterFIFO1 CAN_FILTER_FIFO1 +#define CAN_IT_RQCP0 CAN_IT_TME +#define CAN_IT_RQCP1 CAN_IT_TME +#define CAN_IT_RQCP2 CAN_IT_TME +#define INAK_TIMEOUT CAN_TIMEOUT_VALUE +#define SLAK_TIMEOUT CAN_TIMEOUT_VALUE +#define CAN_TXSTATUS_FAILED ((uint8_t)0x00U) +#define CAN_TXSTATUS_OK ((uint8_t)0x01U) +#define CAN_TXSTATUS_PENDING ((uint8_t)0x02U) + +/** + * @} + */ + +/** @defgroup HAL_ETH_Aliased_Defines HAL ETH Aliased Defines maintained for legacy purpose + * @{ + */ + +#define VLAN_TAG ETH_VLAN_TAG +#define MIN_ETH_PAYLOAD ETH_MIN_ETH_PAYLOAD +#define MAX_ETH_PAYLOAD ETH_MAX_ETH_PAYLOAD +#define JUMBO_FRAME_PAYLOAD ETH_JUMBO_FRAME_PAYLOAD +#define MACMIIAR_CR_MASK ETH_MACMIIAR_CR_MASK +#define MACCR_CLEAR_MASK ETH_MACCR_CLEAR_MASK +#define MACFCR_CLEAR_MASK ETH_MACFCR_CLEAR_MASK +#define DMAOMR_CLEAR_MASK ETH_DMAOMR_CLEAR_MASK + +#define ETH_MMCCR 0x00000100U +#define ETH_MMCRIR 0x00000104U +#define ETH_MMCTIR 0x00000108U +#define ETH_MMCRIMR 0x0000010CU +#define ETH_MMCTIMR 0x00000110U +#define ETH_MMCTGFSCCR 0x0000014CU +#define ETH_MMCTGFMSCCR 0x00000150U +#define ETH_MMCTGFCR 0x00000168U +#define ETH_MMCRFCECR 0x00000194U +#define ETH_MMCRFAECR 0x00000198U +#define ETH_MMCRGUFCR 0x000001C4U + +#define ETH_MAC_TXFIFO_FULL 0x02000000U /* Tx FIFO full */ +#define ETH_MAC_TXFIFONOT_EMPTY 0x01000000U /* Tx FIFO not empty */ +#define ETH_MAC_TXFIFO_WRITE_ACTIVE 0x00400000U /* Tx FIFO write active */ +#define ETH_MAC_TXFIFO_IDLE 0x00000000U /* Tx FIFO read status: Idle */ +#define ETH_MAC_TXFIFO_READ 0x00100000U /* Tx FIFO read status: Read (transferring data to the MAC transmitter) */ +#define ETH_MAC_TXFIFO_WAITING 0x00200000U /* Tx FIFO read status: Waiting for TxStatus from MAC transmitter */ +#define ETH_MAC_TXFIFO_WRITING 0x00300000U /* Tx FIFO read status: Writing the received TxStatus or flushing the TxFIFO */ +#define ETH_MAC_TRANSMISSION_PAUSE 0x00080000U /* MAC transmitter in pause */ +#define ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE 0x00000000U /* MAC transmit frame controller: Idle */ +#define ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING 0x00020000U /* MAC transmit frame controller: Waiting for Status of previous frame or IFG/backoff period to be over */ +#define ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF 0x00040000U /* MAC transmit frame controller: Generating and transmitting a Pause control frame (in full duplex mode) */ +#define ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING 0x00060000U /* MAC transmit frame controller: Transferring input frame for transmission */ +#define ETH_MAC_MII_TRANSMIT_ACTIVE 0x00010000U /* MAC MII transmit engine active */ +#define ETH_MAC_RXFIFO_EMPTY 0x00000000U /* Rx FIFO fill level: empty */ +#define ETH_MAC_RXFIFO_BELOW_THRESHOLD 0x00000100U /* Rx FIFO fill level: fill-level below flow-control de-activate threshold */ +#define ETH_MAC_RXFIFO_ABOVE_THRESHOLD 0x00000200U /* Rx FIFO fill level: fill-level above flow-control activate threshold */ +#define ETH_MAC_RXFIFO_FULL 0x00000300U /* Rx FIFO fill level: full */ +#if defined(STM32F1) +#else +#define ETH_MAC_READCONTROLLER_IDLE 0x00000000U /* Rx FIFO read controller IDLE state */ +#define ETH_MAC_READCONTROLLER_READING_DATA 0x00000020U /* Rx FIFO read controller Reading frame data */ +#define ETH_MAC_READCONTROLLER_READING_STATUS 0x00000040U /* Rx FIFO read controller Reading frame status (or time-stamp) */ +#endif +#define ETH_MAC_READCONTROLLER_FLUSHING 0x00000060U /* Rx FIFO read controller Flushing the frame data and status */ +#define ETH_MAC_RXFIFO_WRITE_ACTIVE 0x00000010U /* Rx FIFO write controller active */ +#define ETH_MAC_SMALL_FIFO_NOTACTIVE 0x00000000U /* MAC small FIFO read / write controllers not active */ +#define ETH_MAC_SMALL_FIFO_READ_ACTIVE 0x00000002U /* MAC small FIFO read controller active */ +#define ETH_MAC_SMALL_FIFO_WRITE_ACTIVE 0x00000004U /* MAC small FIFO write controller active */ +#define ETH_MAC_SMALL_FIFO_RW_ACTIVE 0x00000006U /* MAC small FIFO read / write controllers active */ +#define ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE 0x00000001U /* MAC MII receive protocol engine active */ + +/** + * @} + */ + +/** @defgroup HAL_DCMI_Aliased_Defines HAL DCMI Aliased Defines maintained for legacy purpose + * @{ + */ +#define HAL_DCMI_ERROR_OVF HAL_DCMI_ERROR_OVR +#define DCMI_IT_OVF DCMI_IT_OVR +#define DCMI_FLAG_OVFRI DCMI_FLAG_OVRRI +#define DCMI_FLAG_OVFMI DCMI_FLAG_OVRMI + +#define HAL_DCMI_ConfigCROP HAL_DCMI_ConfigCrop +#define HAL_DCMI_EnableCROP HAL_DCMI_EnableCrop +#define HAL_DCMI_DisableCROP HAL_DCMI_DisableCrop + +/** + * @} + */ + +#if defined(STM32L4) || defined(STM32F7) || defined(STM32F427xx) || defined(STM32F437xx) \ + || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx) \ + || defined(STM32H7) +/** @defgroup HAL_DMA2D_Aliased_Defines HAL DMA2D Aliased Defines maintained for legacy purpose + * @{ + */ +#define DMA2D_ARGB8888 DMA2D_OUTPUT_ARGB8888 +#define DMA2D_RGB888 DMA2D_OUTPUT_RGB888 +#define DMA2D_RGB565 DMA2D_OUTPUT_RGB565 +#define DMA2D_ARGB1555 DMA2D_OUTPUT_ARGB1555 +#define DMA2D_ARGB4444 DMA2D_OUTPUT_ARGB4444 + +#define CM_ARGB8888 DMA2D_INPUT_ARGB8888 +#define CM_RGB888 DMA2D_INPUT_RGB888 +#define CM_RGB565 DMA2D_INPUT_RGB565 +#define CM_ARGB1555 DMA2D_INPUT_ARGB1555 +#define CM_ARGB4444 DMA2D_INPUT_ARGB4444 +#define CM_L8 DMA2D_INPUT_L8 +#define CM_AL44 DMA2D_INPUT_AL44 +#define CM_AL88 DMA2D_INPUT_AL88 +#define CM_L4 DMA2D_INPUT_L4 +#define CM_A8 DMA2D_INPUT_A8 +#define CM_A4 DMA2D_INPUT_A4 +/** + * @} + */ +#endif /* STM32L4 || STM32F7 || STM32F4 || STM32H7 */ + +/** @defgroup HAL_PPP_Aliased_Defines HAL PPP Aliased Defines maintained for legacy purpose + * @{ + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup HAL_CRYP_Aliased_Functions HAL CRYP Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_CRYP_ComputationCpltCallback HAL_CRYPEx_ComputationCpltCallback +/** + * @} + */ + +/** @defgroup HAL_HASH_Aliased_Functions HAL HASH Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_HASH_STATETypeDef HAL_HASH_StateTypeDef +#define HAL_HASHPhaseTypeDef HAL_HASH_PhaseTypeDef +#define HAL_HMAC_MD5_Finish HAL_HASH_MD5_Finish +#define HAL_HMAC_SHA1_Finish HAL_HASH_SHA1_Finish +#define HAL_HMAC_SHA224_Finish HAL_HASH_SHA224_Finish +#define HAL_HMAC_SHA256_Finish HAL_HASH_SHA256_Finish + +/*HASH Algorithm Selection*/ + +#define HASH_AlgoSelection_SHA1 HASH_ALGOSELECTION_SHA1 +#define HASH_AlgoSelection_SHA224 HASH_ALGOSELECTION_SHA224 +#define HASH_AlgoSelection_SHA256 HASH_ALGOSELECTION_SHA256 +#define HASH_AlgoSelection_MD5 HASH_ALGOSELECTION_MD5 + +#define HASH_AlgoMode_HASH HASH_ALGOMODE_HASH +#define HASH_AlgoMode_HMAC HASH_ALGOMODE_HMAC + +#define HASH_HMACKeyType_ShortKey HASH_HMAC_KEYTYPE_SHORTKEY +#define HASH_HMACKeyType_LongKey HASH_HMAC_KEYTYPE_LONGKEY + +#if defined(STM32L4) || defined(STM32L5) || defined(STM32F4) || defined(STM32F7) || defined(STM32H7) + +#define HAL_HASH_MD5_Accumulate HAL_HASH_MD5_Accmlt +#define HAL_HASH_MD5_Accumulate_End HAL_HASH_MD5_Accmlt_End +#define HAL_HASH_MD5_Accumulate_IT HAL_HASH_MD5_Accmlt_IT +#define HAL_HASH_MD5_Accumulate_End_IT HAL_HASH_MD5_Accmlt_End_IT + +#define HAL_HASH_SHA1_Accumulate HAL_HASH_SHA1_Accmlt +#define HAL_HASH_SHA1_Accumulate_End HAL_HASH_SHA1_Accmlt_End +#define HAL_HASH_SHA1_Accumulate_IT HAL_HASH_SHA1_Accmlt_IT +#define HAL_HASH_SHA1_Accumulate_End_IT HAL_HASH_SHA1_Accmlt_End_IT + +#define HAL_HASHEx_SHA224_Accumulate HAL_HASHEx_SHA224_Accmlt +#define HAL_HASHEx_SHA224_Accumulate_End HAL_HASHEx_SHA224_Accmlt_End +#define HAL_HASHEx_SHA224_Accumulate_IT HAL_HASHEx_SHA224_Accmlt_IT +#define HAL_HASHEx_SHA224_Accumulate_End_IT HAL_HASHEx_SHA224_Accmlt_End_IT + +#define HAL_HASHEx_SHA256_Accumulate HAL_HASHEx_SHA256_Accmlt +#define HAL_HASHEx_SHA256_Accumulate_End HAL_HASHEx_SHA256_Accmlt_End +#define HAL_HASHEx_SHA256_Accumulate_IT HAL_HASHEx_SHA256_Accmlt_IT +#define HAL_HASHEx_SHA256_Accumulate_End_IT HAL_HASHEx_SHA256_Accmlt_End_IT + +#endif /* STM32L4 || STM32L5 || STM32F4 || STM32F7 || STM32H7 */ +/** + * @} + */ + +/** @defgroup HAL_Aliased_Functions HAL Generic Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_EnableDBGSleepMode HAL_DBGMCU_EnableDBGSleepMode +#define HAL_DisableDBGSleepMode HAL_DBGMCU_DisableDBGSleepMode +#define HAL_EnableDBGStopMode HAL_DBGMCU_EnableDBGStopMode +#define HAL_DisableDBGStopMode HAL_DBGMCU_DisableDBGStopMode +#define HAL_EnableDBGStandbyMode HAL_DBGMCU_EnableDBGStandbyMode +#define HAL_DisableDBGStandbyMode HAL_DBGMCU_DisableDBGStandbyMode +#define HAL_DBG_LowPowerConfig(Periph, cmd) (((cmd)==ENABLE)? HAL_DBGMCU_DBG_EnableLowPowerConfig(Periph) : HAL_DBGMCU_DBG_DisableLowPowerConfig(Periph)) +#define HAL_VREFINT_OutputSelect HAL_SYSCFG_VREFINT_OutputSelect +#define HAL_Lock_Cmd(cmd) (((cmd)==ENABLE) ? HAL_SYSCFG_Enable_Lock_VREFINT() : HAL_SYSCFG_Disable_Lock_VREFINT()) +#if defined(STM32L0) +#else +#define HAL_VREFINT_Cmd(cmd) (((cmd)==ENABLE)? HAL_SYSCFG_EnableVREFINT() : HAL_SYSCFG_DisableVREFINT()) +#endif +#define HAL_ADC_EnableBuffer_Cmd(cmd) (((cmd)==ENABLE) ? HAL_ADCEx_EnableVREFINT() : HAL_ADCEx_DisableVREFINT()) +#define HAL_ADC_EnableBufferSensor_Cmd(cmd) (((cmd)==ENABLE) ? HAL_ADCEx_EnableVREFINTTempSensor() : HAL_ADCEx_DisableVREFINTTempSensor()) +#if defined(STM32H7A3xx) || defined(STM32H7B3xx) || defined(STM32H7B0xx) || defined(STM32H7A3xxQ) || defined(STM32H7B3xxQ) || defined(STM32H7B0xxQ) +#define HAL_EnableSRDomainDBGStopMode HAL_EnableDomain3DBGStopMode +#define HAL_DisableSRDomainDBGStopMode HAL_DisableDomain3DBGStopMode +#define HAL_EnableSRDomainDBGStandbyMode HAL_EnableDomain3DBGStandbyMode +#define HAL_DisableSRDomainDBGStandbyMode HAL_DisableDomain3DBGStandbyMode +#endif /* STM32H7A3xx || STM32H7B3xx || STM32H7B0xx || STM32H7A3xxQ || STM32H7B3xxQ || STM32H7B0xxQ */ + +/** + * @} + */ + +/** @defgroup HAL_FLASH_Aliased_Functions HAL FLASH Aliased Functions maintained for legacy purpose + * @{ + */ +#define FLASH_HalfPageProgram HAL_FLASHEx_HalfPageProgram +#define FLASH_EnableRunPowerDown HAL_FLASHEx_EnableRunPowerDown +#define FLASH_DisableRunPowerDown HAL_FLASHEx_DisableRunPowerDown +#define HAL_DATA_EEPROMEx_Unlock HAL_FLASHEx_DATAEEPROM_Unlock +#define HAL_DATA_EEPROMEx_Lock HAL_FLASHEx_DATAEEPROM_Lock +#define HAL_DATA_EEPROMEx_Erase HAL_FLASHEx_DATAEEPROM_Erase +#define HAL_DATA_EEPROMEx_Program HAL_FLASHEx_DATAEEPROM_Program + + /** + * @} + */ + +/** @defgroup HAL_I2C_Aliased_Functions HAL I2C Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_I2CEx_AnalogFilter_Config HAL_I2CEx_ConfigAnalogFilter +#define HAL_I2CEx_DigitalFilter_Config HAL_I2CEx_ConfigDigitalFilter +#define HAL_FMPI2CEx_AnalogFilter_Config HAL_FMPI2CEx_ConfigAnalogFilter +#define HAL_FMPI2CEx_DigitalFilter_Config HAL_FMPI2CEx_ConfigDigitalFilter + +#define HAL_I2CFastModePlusConfig(SYSCFG_I2CFastModePlus, cmd) (((cmd)==ENABLE)? HAL_I2CEx_EnableFastModePlus(SYSCFG_I2CFastModePlus): HAL_I2CEx_DisableFastModePlus(SYSCFG_I2CFastModePlus)) + +#if defined(STM32H7) || defined(STM32WB) || defined(STM32G0) || defined(STM32F0) || defined(STM32F1) || defined(STM32F2) || defined(STM32F3) || defined(STM32F4) || defined(STM32F7) || defined(STM32L0) || defined(STM32L4) || defined(STM32L5) || defined(STM32G4) || defined(STM32L1) +#define HAL_I2C_Master_Sequential_Transmit_IT HAL_I2C_Master_Seq_Transmit_IT +#define HAL_I2C_Master_Sequential_Receive_IT HAL_I2C_Master_Seq_Receive_IT +#define HAL_I2C_Slave_Sequential_Transmit_IT HAL_I2C_Slave_Seq_Transmit_IT +#define HAL_I2C_Slave_Sequential_Receive_IT HAL_I2C_Slave_Seq_Receive_IT +#endif /* STM32H7 || STM32WB || STM32G0 || STM32F0 || STM32F1 || STM32F2 || STM32F3 || STM32F4 || STM32F7 || STM32L0 || STM32L4 || STM32L5 || STM32G4 || STM32L1 */ +#if defined(STM32H7) || defined(STM32WB) || defined(STM32G0) || defined(STM32F4) || defined(STM32F7) || defined(STM32L0) || defined(STM32L4) || defined(STM32L5) || defined(STM32G4)|| defined(STM32L1) +#define HAL_I2C_Master_Sequential_Transmit_DMA HAL_I2C_Master_Seq_Transmit_DMA +#define HAL_I2C_Master_Sequential_Receive_DMA HAL_I2C_Master_Seq_Receive_DMA +#define HAL_I2C_Slave_Sequential_Transmit_DMA HAL_I2C_Slave_Seq_Transmit_DMA +#define HAL_I2C_Slave_Sequential_Receive_DMA HAL_I2C_Slave_Seq_Receive_DMA +#endif /* STM32H7 || STM32WB || STM32G0 || STM32F4 || STM32F7 || STM32L0 || STM32L4 || STM32L5 || STM32G4 || STM32L1 */ + +#if defined(STM32F4) +#define HAL_FMPI2C_Master_Sequential_Transmit_IT HAL_FMPI2C_Master_Seq_Transmit_IT +#define HAL_FMPI2C_Master_Sequential_Receive_IT HAL_FMPI2C_Master_Seq_Receive_IT +#define HAL_FMPI2C_Slave_Sequential_Transmit_IT HAL_FMPI2C_Slave_Seq_Transmit_IT +#define HAL_FMPI2C_Slave_Sequential_Receive_IT HAL_FMPI2C_Slave_Seq_Receive_IT +#define HAL_FMPI2C_Master_Sequential_Transmit_DMA HAL_FMPI2C_Master_Seq_Transmit_DMA +#define HAL_FMPI2C_Master_Sequential_Receive_DMA HAL_FMPI2C_Master_Seq_Receive_DMA +#define HAL_FMPI2C_Slave_Sequential_Transmit_DMA HAL_FMPI2C_Slave_Seq_Transmit_DMA +#define HAL_FMPI2C_Slave_Sequential_Receive_DMA HAL_FMPI2C_Slave_Seq_Receive_DMA +#endif /* STM32F4 */ + /** + * @} + */ + +/** @defgroup HAL_PWR_Aliased HAL PWR Aliased maintained for legacy purpose + * @{ + */ + +#if defined(STM32G0) +#define HAL_PWR_ConfigPVD HAL_PWREx_ConfigPVD +#define HAL_PWR_EnablePVD HAL_PWREx_EnablePVD +#define HAL_PWR_DisablePVD HAL_PWREx_DisablePVD +#define HAL_PWR_PVD_IRQHandler HAL_PWREx_PVD_IRQHandler +#endif +#define HAL_PWR_PVDConfig HAL_PWR_ConfigPVD +#define HAL_PWR_DisableBkUpReg HAL_PWREx_DisableBkUpReg +#define HAL_PWR_DisableFlashPowerDown HAL_PWREx_DisableFlashPowerDown +#define HAL_PWR_DisableVddio2Monitor HAL_PWREx_DisableVddio2Monitor +#define HAL_PWR_EnableBkUpReg HAL_PWREx_EnableBkUpReg +#define HAL_PWR_EnableFlashPowerDown HAL_PWREx_EnableFlashPowerDown +#define HAL_PWR_EnableVddio2Monitor HAL_PWREx_EnableVddio2Monitor +#define HAL_PWR_PVD_PVM_IRQHandler HAL_PWREx_PVD_PVM_IRQHandler +#define HAL_PWR_PVDLevelConfig HAL_PWR_ConfigPVD +#define HAL_PWR_Vddio2Monitor_IRQHandler HAL_PWREx_Vddio2Monitor_IRQHandler +#define HAL_PWR_Vddio2MonitorCallback HAL_PWREx_Vddio2MonitorCallback +#define HAL_PWREx_ActivateOverDrive HAL_PWREx_EnableOverDrive +#define HAL_PWREx_DeactivateOverDrive HAL_PWREx_DisableOverDrive +#define HAL_PWREx_DisableSDADCAnalog HAL_PWREx_DisableSDADC +#define HAL_PWREx_EnableSDADCAnalog HAL_PWREx_EnableSDADC +#define HAL_PWREx_PVMConfig HAL_PWREx_ConfigPVM + +#define PWR_MODE_NORMAL PWR_PVD_MODE_NORMAL +#define PWR_MODE_IT_RISING PWR_PVD_MODE_IT_RISING +#define PWR_MODE_IT_FALLING PWR_PVD_MODE_IT_FALLING +#define PWR_MODE_IT_RISING_FALLING PWR_PVD_MODE_IT_RISING_FALLING +#define PWR_MODE_EVENT_RISING PWR_PVD_MODE_EVENT_RISING +#define PWR_MODE_EVENT_FALLING PWR_PVD_MODE_EVENT_FALLING +#define PWR_MODE_EVENT_RISING_FALLING PWR_PVD_MODE_EVENT_RISING_FALLING + +#define CR_OFFSET_BB PWR_CR_OFFSET_BB +#define CSR_OFFSET_BB PWR_CSR_OFFSET_BB +#define PMODE_BIT_NUMBER VOS_BIT_NUMBER +#define CR_PMODE_BB CR_VOS_BB + +#define DBP_BitNumber DBP_BIT_NUMBER +#define PVDE_BitNumber PVDE_BIT_NUMBER +#define PMODE_BitNumber PMODE_BIT_NUMBER +#define EWUP_BitNumber EWUP_BIT_NUMBER +#define FPDS_BitNumber FPDS_BIT_NUMBER +#define ODEN_BitNumber ODEN_BIT_NUMBER +#define ODSWEN_BitNumber ODSWEN_BIT_NUMBER +#define MRLVDS_BitNumber MRLVDS_BIT_NUMBER +#define LPLVDS_BitNumber LPLVDS_BIT_NUMBER +#define BRE_BitNumber BRE_BIT_NUMBER + +#define PWR_MODE_EVT PWR_PVD_MODE_NORMAL + + /** + * @} + */ + +/** @defgroup HAL_SMBUS_Aliased_Functions HAL SMBUS Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_SMBUS_Slave_Listen_IT HAL_SMBUS_EnableListen_IT +#define HAL_SMBUS_SlaveAddrCallback HAL_SMBUS_AddrCallback +#define HAL_SMBUS_SlaveListenCpltCallback HAL_SMBUS_ListenCpltCallback +/** + * @} + */ + +/** @defgroup HAL_SPI_Aliased_Functions HAL SPI Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_SPI_FlushRxFifo HAL_SPIEx_FlushRxFifo +/** + * @} + */ + +/** @defgroup HAL_TIM_Aliased_Functions HAL TIM Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_TIM_DMADelayPulseCplt TIM_DMADelayPulseCplt +#define HAL_TIM_DMAError TIM_DMAError +#define HAL_TIM_DMACaptureCplt TIM_DMACaptureCplt +#define HAL_TIMEx_DMACommutationCplt TIMEx_DMACommutationCplt +#if defined(STM32H7) || defined(STM32G0) || defined(STM32F0) || defined(STM32F1) || defined(STM32F2) || defined(STM32F3) || defined(STM32F4) || defined(STM32F7) || defined(STM32L0) || defined(STM32L4) +#define HAL_TIM_SlaveConfigSynchronization HAL_TIM_SlaveConfigSynchro +#define HAL_TIM_SlaveConfigSynchronization_IT HAL_TIM_SlaveConfigSynchro_IT +#define HAL_TIMEx_CommutationCallback HAL_TIMEx_CommutCallback +#define HAL_TIMEx_ConfigCommutationEvent HAL_TIMEx_ConfigCommutEvent +#define HAL_TIMEx_ConfigCommutationEvent_IT HAL_TIMEx_ConfigCommutEvent_IT +#define HAL_TIMEx_ConfigCommutationEvent_DMA HAL_TIMEx_ConfigCommutEvent_DMA +#endif /* STM32H7 || STM32G0 || STM32F0 || STM32F1 || STM32F2 || STM32F3 || STM32F4 || STM32F7 || STM32L0 */ +/** + * @} + */ + +/** @defgroup HAL_UART_Aliased_Functions HAL UART Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_UART_WakeupCallback HAL_UARTEx_WakeupCallback +/** + * @} + */ + +/** @defgroup HAL_LTDC_Aliased_Functions HAL LTDC Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_LTDC_LineEvenCallback HAL_LTDC_LineEventCallback +#define HAL_LTDC_Relaod HAL_LTDC_Reload +#define HAL_LTDC_StructInitFromVideoConfig HAL_LTDCEx_StructInitFromVideoConfig +#define HAL_LTDC_StructInitFromAdaptedCommandConfig HAL_LTDCEx_StructInitFromAdaptedCommandConfig +/** + * @} + */ + + +/** @defgroup HAL_PPP_Aliased_Functions HAL PPP Aliased Functions maintained for legacy purpose + * @{ + */ + +/** + * @} + */ + +/* Exported macros ------------------------------------------------------------*/ + +/** @defgroup HAL_AES_Aliased_Macros HAL CRYP Aliased Macros maintained for legacy purpose + * @{ + */ +#define AES_IT_CC CRYP_IT_CC +#define AES_IT_ERR CRYP_IT_ERR +#define AES_FLAG_CCF CRYP_FLAG_CCF +/** + * @} + */ + +/** @defgroup HAL_Aliased_Macros HAL Generic Aliased Macros maintained for legacy purpose + * @{ + */ +#define __HAL_GET_BOOT_MODE __HAL_SYSCFG_GET_BOOT_MODE +#define __HAL_REMAPMEMORY_FLASH __HAL_SYSCFG_REMAPMEMORY_FLASH +#define __HAL_REMAPMEMORY_SYSTEMFLASH __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH +#define __HAL_REMAPMEMORY_SRAM __HAL_SYSCFG_REMAPMEMORY_SRAM +#define __HAL_REMAPMEMORY_FMC __HAL_SYSCFG_REMAPMEMORY_FMC +#define __HAL_REMAPMEMORY_FMC_SDRAM __HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM +#define __HAL_REMAPMEMORY_FSMC __HAL_SYSCFG_REMAPMEMORY_FSMC +#define __HAL_REMAPMEMORY_QUADSPI __HAL_SYSCFG_REMAPMEMORY_QUADSPI +#define __HAL_FMC_BANK __HAL_SYSCFG_FMC_BANK +#define __HAL_GET_FLAG __HAL_SYSCFG_GET_FLAG +#define __HAL_CLEAR_FLAG __HAL_SYSCFG_CLEAR_FLAG +#define __HAL_VREFINT_OUT_ENABLE __HAL_SYSCFG_VREFINT_OUT_ENABLE +#define __HAL_VREFINT_OUT_DISABLE __HAL_SYSCFG_VREFINT_OUT_DISABLE +#define __HAL_SYSCFG_SRAM2_WRP_ENABLE __HAL_SYSCFG_SRAM2_WRP_0_31_ENABLE + +#define SYSCFG_FLAG_VREF_READY SYSCFG_FLAG_VREFINT_READY +#define SYSCFG_FLAG_RC48 RCC_FLAG_HSI48 +#define IS_SYSCFG_FASTMODEPLUS_CONFIG IS_I2C_FASTMODEPLUS +#define UFB_MODE_BitNumber UFB_MODE_BIT_NUMBER +#define CMP_PD_BitNumber CMP_PD_BIT_NUMBER + +/** + * @} + */ + + +/** @defgroup HAL_ADC_Aliased_Macros HAL ADC Aliased Macros maintained for legacy purpose + * @{ + */ +#define __ADC_ENABLE __HAL_ADC_ENABLE +#define __ADC_DISABLE __HAL_ADC_DISABLE +#define __HAL_ADC_ENABLING_CONDITIONS ADC_ENABLING_CONDITIONS +#define __HAL_ADC_DISABLING_CONDITIONS ADC_DISABLING_CONDITIONS +#define __HAL_ADC_IS_ENABLED ADC_IS_ENABLE +#define __ADC_IS_ENABLED ADC_IS_ENABLE +#define __HAL_ADC_IS_SOFTWARE_START_REGULAR ADC_IS_SOFTWARE_START_REGULAR +#define __HAL_ADC_IS_SOFTWARE_START_INJECTED ADC_IS_SOFTWARE_START_INJECTED +#define __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED +#define __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR ADC_IS_CONVERSION_ONGOING_REGULAR +#define __HAL_ADC_IS_CONVERSION_ONGOING_INJECTED ADC_IS_CONVERSION_ONGOING_INJECTED +#define __HAL_ADC_IS_CONVERSION_ONGOING ADC_IS_CONVERSION_ONGOING +#define __HAL_ADC_CLEAR_ERRORCODE ADC_CLEAR_ERRORCODE + +#define __HAL_ADC_GET_RESOLUTION ADC_GET_RESOLUTION +#define __HAL_ADC_JSQR_RK ADC_JSQR_RK +#define __HAL_ADC_CFGR_AWD1CH ADC_CFGR_AWD1CH_SHIFT +#define __HAL_ADC_CFGR_AWD23CR ADC_CFGR_AWD23CR +#define __HAL_ADC_CFGR_INJECT_AUTO_CONVERSION ADC_CFGR_INJECT_AUTO_CONVERSION +#define __HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE ADC_CFGR_INJECT_CONTEXT_QUEUE +#define __HAL_ADC_CFGR_INJECT_DISCCONTINUOUS ADC_CFGR_INJECT_DISCCONTINUOUS +#define __HAL_ADC_CFGR_REG_DISCCONTINUOUS ADC_CFGR_REG_DISCCONTINUOUS +#define __HAL_ADC_CFGR_DISCONTINUOUS_NUM ADC_CFGR_DISCONTINUOUS_NUM +#define __HAL_ADC_CFGR_AUTOWAIT ADC_CFGR_AUTOWAIT +#define __HAL_ADC_CFGR_CONTINUOUS ADC_CFGR_CONTINUOUS +#define __HAL_ADC_CFGR_OVERRUN ADC_CFGR_OVERRUN +#define __HAL_ADC_CFGR_DMACONTREQ ADC_CFGR_DMACONTREQ +#define __HAL_ADC_CFGR_EXTSEL ADC_CFGR_EXTSEL_SET +#define __HAL_ADC_JSQR_JEXTSEL ADC_JSQR_JEXTSEL_SET +#define __HAL_ADC_OFR_CHANNEL ADC_OFR_CHANNEL +#define __HAL_ADC_DIFSEL_CHANNEL ADC_DIFSEL_CHANNEL +#define __HAL_ADC_CALFACT_DIFF_SET ADC_CALFACT_DIFF_SET +#define __HAL_ADC_CALFACT_DIFF_GET ADC_CALFACT_DIFF_GET +#define __HAL_ADC_TRX_HIGHTHRESHOLD ADC_TRX_HIGHTHRESHOLD + +#define __HAL_ADC_OFFSET_SHIFT_RESOLUTION ADC_OFFSET_SHIFT_RESOLUTION +#define __HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION ADC_AWD1THRESHOLD_SHIFT_RESOLUTION +#define __HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION ADC_AWD23THRESHOLD_SHIFT_RESOLUTION +#define __HAL_ADC_COMMON_REGISTER ADC_COMMON_REGISTER +#define __HAL_ADC_COMMON_CCR_MULTI ADC_COMMON_CCR_MULTI +#define __HAL_ADC_MULTIMODE_IS_ENABLED ADC_MULTIMODE_IS_ENABLE +#define __ADC_MULTIMODE_IS_ENABLED ADC_MULTIMODE_IS_ENABLE +#define __HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER ADC_NONMULTIMODE_OR_MULTIMODEMASTER +#define __HAL_ADC_COMMON_ADC_OTHER ADC_COMMON_ADC_OTHER +#define __HAL_ADC_MULTI_SLAVE ADC_MULTI_SLAVE + +#define __HAL_ADC_SQR1_L ADC_SQR1_L_SHIFT +#define __HAL_ADC_JSQR_JL ADC_JSQR_JL_SHIFT +#define __HAL_ADC_JSQR_RK_JL ADC_JSQR_RK_JL +#define __HAL_ADC_CR1_DISCONTINUOUS_NUM ADC_CR1_DISCONTINUOUS_NUM +#define __HAL_ADC_CR1_SCAN ADC_CR1_SCAN_SET +#define __HAL_ADC_CONVCYCLES_MAX_RANGE ADC_CONVCYCLES_MAX_RANGE +#define __HAL_ADC_CLOCK_PRESCALER_RANGE ADC_CLOCK_PRESCALER_RANGE +#define __HAL_ADC_GET_CLOCK_PRESCALER ADC_GET_CLOCK_PRESCALER + +#define __HAL_ADC_SQR1 ADC_SQR1 +#define __HAL_ADC_SMPR1 ADC_SMPR1 +#define __HAL_ADC_SMPR2 ADC_SMPR2 +#define __HAL_ADC_SQR3_RK ADC_SQR3_RK +#define __HAL_ADC_SQR2_RK ADC_SQR2_RK +#define __HAL_ADC_SQR1_RK ADC_SQR1_RK +#define __HAL_ADC_CR2_CONTINUOUS ADC_CR2_CONTINUOUS +#define __HAL_ADC_CR1_DISCONTINUOUS ADC_CR1_DISCONTINUOUS +#define __HAL_ADC_CR1_SCANCONV ADC_CR1_SCANCONV +#define __HAL_ADC_CR2_EOCSelection ADC_CR2_EOCSelection +#define __HAL_ADC_CR2_DMAContReq ADC_CR2_DMAContReq +#define __HAL_ADC_JSQR ADC_JSQR + +#define __HAL_ADC_CHSELR_CHANNEL ADC_CHSELR_CHANNEL +#define __HAL_ADC_CFGR1_REG_DISCCONTINUOUS ADC_CFGR1_REG_DISCCONTINUOUS +#define __HAL_ADC_CFGR1_AUTOOFF ADC_CFGR1_AUTOOFF +#define __HAL_ADC_CFGR1_AUTOWAIT ADC_CFGR1_AUTOWAIT +#define __HAL_ADC_CFGR1_CONTINUOUS ADC_CFGR1_CONTINUOUS +#define __HAL_ADC_CFGR1_OVERRUN ADC_CFGR1_OVERRUN +#define __HAL_ADC_CFGR1_SCANDIR ADC_CFGR1_SCANDIR +#define __HAL_ADC_CFGR1_DMACONTREQ ADC_CFGR1_DMACONTREQ + +/** + * @} + */ + +/** @defgroup HAL_DAC_Aliased_Macros HAL DAC Aliased Macros maintained for legacy purpose + * @{ + */ +#define __HAL_DHR12R1_ALIGNEMENT DAC_DHR12R1_ALIGNMENT +#define __HAL_DHR12R2_ALIGNEMENT DAC_DHR12R2_ALIGNMENT +#define __HAL_DHR12RD_ALIGNEMENT DAC_DHR12RD_ALIGNMENT +#define IS_DAC_GENERATE_WAVE IS_DAC_WAVE + +/** + * @} + */ + +/** @defgroup HAL_DBGMCU_Aliased_Macros HAL DBGMCU Aliased Macros maintained for legacy purpose + * @{ + */ +#define __HAL_FREEZE_TIM1_DBGMCU __HAL_DBGMCU_FREEZE_TIM1 +#define __HAL_UNFREEZE_TIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM1 +#define __HAL_FREEZE_TIM2_DBGMCU __HAL_DBGMCU_FREEZE_TIM2 +#define __HAL_UNFREEZE_TIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM2 +#define __HAL_FREEZE_TIM3_DBGMCU __HAL_DBGMCU_FREEZE_TIM3 +#define __HAL_UNFREEZE_TIM3_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM3 +#define __HAL_FREEZE_TIM4_DBGMCU __HAL_DBGMCU_FREEZE_TIM4 +#define __HAL_UNFREEZE_TIM4_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM4 +#define __HAL_FREEZE_TIM5_DBGMCU __HAL_DBGMCU_FREEZE_TIM5 +#define __HAL_UNFREEZE_TIM5_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM5 +#define __HAL_FREEZE_TIM6_DBGMCU __HAL_DBGMCU_FREEZE_TIM6 +#define __HAL_UNFREEZE_TIM6_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM6 +#define __HAL_FREEZE_TIM7_DBGMCU __HAL_DBGMCU_FREEZE_TIM7 +#define __HAL_UNFREEZE_TIM7_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM7 +#define __HAL_FREEZE_TIM8_DBGMCU __HAL_DBGMCU_FREEZE_TIM8 +#define __HAL_UNFREEZE_TIM8_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM8 + +#define __HAL_FREEZE_TIM9_DBGMCU __HAL_DBGMCU_FREEZE_TIM9 +#define __HAL_UNFREEZE_TIM9_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM9 +#define __HAL_FREEZE_TIM10_DBGMCU __HAL_DBGMCU_FREEZE_TIM10 +#define __HAL_UNFREEZE_TIM10_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM10 +#define __HAL_FREEZE_TIM11_DBGMCU __HAL_DBGMCU_FREEZE_TIM11 +#define __HAL_UNFREEZE_TIM11_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM11 +#define __HAL_FREEZE_TIM12_DBGMCU __HAL_DBGMCU_FREEZE_TIM12 +#define __HAL_UNFREEZE_TIM12_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM12 +#define __HAL_FREEZE_TIM13_DBGMCU __HAL_DBGMCU_FREEZE_TIM13 +#define __HAL_UNFREEZE_TIM13_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM13 +#define __HAL_FREEZE_TIM14_DBGMCU __HAL_DBGMCU_FREEZE_TIM14 +#define __HAL_UNFREEZE_TIM14_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM14 +#define __HAL_FREEZE_CAN2_DBGMCU __HAL_DBGMCU_FREEZE_CAN2 +#define __HAL_UNFREEZE_CAN2_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN2 + + +#define __HAL_FREEZE_TIM15_DBGMCU __HAL_DBGMCU_FREEZE_TIM15 +#define __HAL_UNFREEZE_TIM15_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM15 +#define __HAL_FREEZE_TIM16_DBGMCU __HAL_DBGMCU_FREEZE_TIM16 +#define __HAL_UNFREEZE_TIM16_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM16 +#define __HAL_FREEZE_TIM17_DBGMCU __HAL_DBGMCU_FREEZE_TIM17 +#define __HAL_UNFREEZE_TIM17_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM17 +#define __HAL_FREEZE_RTC_DBGMCU __HAL_DBGMCU_FREEZE_RTC +#define __HAL_UNFREEZE_RTC_DBGMCU __HAL_DBGMCU_UNFREEZE_RTC +#if defined(STM32H7) + #define __HAL_FREEZE_WWDG_DBGMCU __HAL_DBGMCU_FREEZE_WWDG1 + #define __HAL_UNFREEZE_WWDG_DBGMCU __HAL_DBGMCU_UnFreeze_WWDG1 + #define __HAL_FREEZE_IWDG_DBGMCU __HAL_DBGMCU_FREEZE_IWDG1 + #define __HAL_UNFREEZE_IWDG_DBGMCU __HAL_DBGMCU_UnFreeze_IWDG1 +#else + #define __HAL_FREEZE_WWDG_DBGMCU __HAL_DBGMCU_FREEZE_WWDG + #define __HAL_UNFREEZE_WWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_WWDG + #define __HAL_FREEZE_IWDG_DBGMCU __HAL_DBGMCU_FREEZE_IWDG + #define __HAL_UNFREEZE_IWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_IWDG +#endif /* STM32H7 */ +#define __HAL_FREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT +#define __HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT +#define __HAL_FREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT +#define __HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT +#define __HAL_FREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C3_TIMEOUT +#define __HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT +#define __HAL_FREEZE_CAN1_DBGMCU __HAL_DBGMCU_FREEZE_CAN1 +#define __HAL_UNFREEZE_CAN1_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN1 +#define __HAL_FREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM1 +#define __HAL_UNFREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM1 +#define __HAL_FREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM2 +#define __HAL_UNFREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM2 + +/** + * @} + */ + +/** @defgroup HAL_COMP_Aliased_Macros HAL COMP Aliased Macros maintained for legacy purpose + * @{ + */ +#if defined(STM32F3) +#define COMP_START __HAL_COMP_ENABLE +#define COMP_STOP __HAL_COMP_DISABLE +#define COMP_LOCK __HAL_COMP_LOCK + +#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx) || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx) +#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() : \ + __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() : \ + __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() : \ + __HAL_COMP_COMP6_EXTI_ENABLE_IT()) +#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() : \ + __HAL_COMP_COMP6_EXTI_DISABLE_IT()) +#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() : \ + __HAL_COMP_COMP6_EXTI_GET_FLAG()) +#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() : \ + __HAL_COMP_COMP6_EXTI_CLEAR_FLAG()) +# endif +# if defined(STM32F302xE) || defined(STM32F302xC) +#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() : \ + __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() : \ + __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() : \ + __HAL_COMP_COMP6_EXTI_ENABLE_IT()) +#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() : \ + __HAL_COMP_COMP6_EXTI_DISABLE_IT()) +#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() : \ + __HAL_COMP_COMP6_EXTI_GET_FLAG()) +#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() : \ + __HAL_COMP_COMP6_EXTI_CLEAR_FLAG()) +# endif +# if defined(STM32F303xE) || defined(STM32F398xx) || defined(STM32F303xC) || defined(STM32F358xx) +#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE() : \ + __HAL_COMP_COMP7_EXTI_ENABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE() : \ + __HAL_COMP_COMP7_EXTI_DISABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP7_EXTI_ENABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP7_EXTI_DISABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_IT() : \ + __HAL_COMP_COMP7_EXTI_ENABLE_IT()) +#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_IT() : \ + __HAL_COMP_COMP7_EXTI_DISABLE_IT()) +#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_GET_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_GET_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_GET_FLAG() : \ + __HAL_COMP_COMP7_EXTI_GET_FLAG()) +#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_CLEAR_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_CLEAR_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_CLEAR_FLAG() : \ + __HAL_COMP_COMP7_EXTI_CLEAR_FLAG()) +# endif +# if defined(STM32F373xC) ||defined(STM32F378xx) +#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \ + __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \ + __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \ + __HAL_COMP_COMP2_EXTI_ENABLE_IT()) +#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \ + __HAL_COMP_COMP2_EXTI_DISABLE_IT()) +#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \ + __HAL_COMP_COMP2_EXTI_GET_FLAG()) +#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \ + __HAL_COMP_COMP2_EXTI_CLEAR_FLAG()) +# endif +#else +#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \ + __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \ + __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \ + __HAL_COMP_COMP2_EXTI_ENABLE_IT()) +#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \ + __HAL_COMP_COMP2_EXTI_DISABLE_IT()) +#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \ + __HAL_COMP_COMP2_EXTI_GET_FLAG()) +#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \ + __HAL_COMP_COMP2_EXTI_CLEAR_FLAG()) +#endif + +#define __HAL_COMP_GET_EXTI_LINE COMP_GET_EXTI_LINE + +#if defined(STM32L0) || defined(STM32L4) +/* Note: On these STM32 families, the only argument of this macro */ +/* is COMP_FLAG_LOCK. */ +/* This macro is replaced by __HAL_COMP_IS_LOCKED with only HAL handle */ +/* argument. */ +#define __HAL_COMP_GET_FLAG(__HANDLE__, __FLAG__) (__HAL_COMP_IS_LOCKED(__HANDLE__)) +#endif +/** + * @} + */ + +#if defined(STM32L0) || defined(STM32L4) +/** @defgroup HAL_COMP_Aliased_Functions HAL COMP Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_COMP_Start_IT HAL_COMP_Start /* Function considered as legacy as EXTI event or IT configuration is done into HAL_COMP_Init() */ +#define HAL_COMP_Stop_IT HAL_COMP_Stop /* Function considered as legacy as EXTI event or IT configuration is done into HAL_COMP_Init() */ +/** + * @} + */ +#endif + +/** @defgroup HAL_DAC_Aliased_Macros HAL DAC Aliased Macros maintained for legacy purpose + * @{ + */ + +#define IS_DAC_WAVE(WAVE) (((WAVE) == DAC_WAVE_NONE) || \ + ((WAVE) == DAC_WAVE_NOISE)|| \ + ((WAVE) == DAC_WAVE_TRIANGLE)) + +/** + * @} + */ + +/** @defgroup HAL_FLASH_Aliased_Macros HAL FLASH Aliased Macros maintained for legacy purpose + * @{ + */ + +#define IS_WRPAREA IS_OB_WRPAREA +#define IS_TYPEPROGRAM IS_FLASH_TYPEPROGRAM +#define IS_TYPEPROGRAMFLASH IS_FLASH_TYPEPROGRAM +#define IS_TYPEERASE IS_FLASH_TYPEERASE +#define IS_NBSECTORS IS_FLASH_NBSECTORS +#define IS_OB_WDG_SOURCE IS_OB_IWDG_SOURCE + +/** + * @} + */ + +/** @defgroup HAL_I2C_Aliased_Macros HAL I2C Aliased Macros maintained for legacy purpose + * @{ + */ + +#define __HAL_I2C_RESET_CR2 I2C_RESET_CR2 +#define __HAL_I2C_GENERATE_START I2C_GENERATE_START +#if defined(STM32F1) +#define __HAL_I2C_FREQ_RANGE I2C_FREQRANGE +#else +#define __HAL_I2C_FREQ_RANGE I2C_FREQ_RANGE +#endif /* STM32F1 */ +#define __HAL_I2C_RISE_TIME I2C_RISE_TIME +#define __HAL_I2C_SPEED_STANDARD I2C_SPEED_STANDARD +#define __HAL_I2C_SPEED_FAST I2C_SPEED_FAST +#define __HAL_I2C_SPEED I2C_SPEED +#define __HAL_I2C_7BIT_ADD_WRITE I2C_7BIT_ADD_WRITE +#define __HAL_I2C_7BIT_ADD_READ I2C_7BIT_ADD_READ +#define __HAL_I2C_10BIT_ADDRESS I2C_10BIT_ADDRESS +#define __HAL_I2C_10BIT_HEADER_WRITE I2C_10BIT_HEADER_WRITE +#define __HAL_I2C_10BIT_HEADER_READ I2C_10BIT_HEADER_READ +#define __HAL_I2C_MEM_ADD_MSB I2C_MEM_ADD_MSB +#define __HAL_I2C_MEM_ADD_LSB I2C_MEM_ADD_LSB +#define __HAL_I2C_FREQRANGE I2C_FREQRANGE +/** + * @} + */ + +/** @defgroup HAL_I2S_Aliased_Macros HAL I2S Aliased Macros maintained for legacy purpose + * @{ + */ + +#define IS_I2S_INSTANCE IS_I2S_ALL_INSTANCE +#define IS_I2S_INSTANCE_EXT IS_I2S_ALL_INSTANCE_EXT + +#if defined(STM32H7) + #define __HAL_I2S_CLEAR_FREFLAG __HAL_I2S_CLEAR_TIFREFLAG +#endif + +/** + * @} + */ + +/** @defgroup HAL_IRDA_Aliased_Macros HAL IRDA Aliased Macros maintained for legacy purpose + * @{ + */ + +#define __IRDA_DISABLE __HAL_IRDA_DISABLE +#define __IRDA_ENABLE __HAL_IRDA_ENABLE + +#define __HAL_IRDA_GETCLOCKSOURCE IRDA_GETCLOCKSOURCE +#define __HAL_IRDA_MASK_COMPUTATION IRDA_MASK_COMPUTATION +#define __IRDA_GETCLOCKSOURCE IRDA_GETCLOCKSOURCE +#define __IRDA_MASK_COMPUTATION IRDA_MASK_COMPUTATION + +#define IS_IRDA_ONEBIT_SAMPLE IS_IRDA_ONE_BIT_SAMPLE + + +/** + * @} + */ + + +/** @defgroup HAL_IWDG_Aliased_Macros HAL IWDG Aliased Macros maintained for legacy purpose + * @{ + */ +#define __HAL_IWDG_ENABLE_WRITE_ACCESS IWDG_ENABLE_WRITE_ACCESS +#define __HAL_IWDG_DISABLE_WRITE_ACCESS IWDG_DISABLE_WRITE_ACCESS +/** + * @} + */ + + +/** @defgroup HAL_LPTIM_Aliased_Macros HAL LPTIM Aliased Macros maintained for legacy purpose + * @{ + */ + +#define __HAL_LPTIM_ENABLE_INTERRUPT __HAL_LPTIM_ENABLE_IT +#define __HAL_LPTIM_DISABLE_INTERRUPT __HAL_LPTIM_DISABLE_IT +#define __HAL_LPTIM_GET_ITSTATUS __HAL_LPTIM_GET_IT_SOURCE + +/** + * @} + */ + + +/** @defgroup HAL_OPAMP_Aliased_Macros HAL OPAMP Aliased Macros maintained for legacy purpose + * @{ + */ +#define __OPAMP_CSR_OPAXPD OPAMP_CSR_OPAXPD +#define __OPAMP_CSR_S3SELX OPAMP_CSR_S3SELX +#define __OPAMP_CSR_S4SELX OPAMP_CSR_S4SELX +#define __OPAMP_CSR_S5SELX OPAMP_CSR_S5SELX +#define __OPAMP_CSR_S6SELX OPAMP_CSR_S6SELX +#define __OPAMP_CSR_OPAXCAL_L OPAMP_CSR_OPAXCAL_L +#define __OPAMP_CSR_OPAXCAL_H OPAMP_CSR_OPAXCAL_H +#define __OPAMP_CSR_OPAXLPM OPAMP_CSR_OPAXLPM +#define __OPAMP_CSR_ALL_SWITCHES OPAMP_CSR_ALL_SWITCHES +#define __OPAMP_CSR_ANAWSELX OPAMP_CSR_ANAWSELX +#define __OPAMP_CSR_OPAXCALOUT OPAMP_CSR_OPAXCALOUT +#define __OPAMP_OFFSET_TRIM_BITSPOSITION OPAMP_OFFSET_TRIM_BITSPOSITION +#define __OPAMP_OFFSET_TRIM_SET OPAMP_OFFSET_TRIM_SET + +/** + * @} + */ + + +/** @defgroup HAL_PWR_Aliased_Macros HAL PWR Aliased Macros maintained for legacy purpose + * @{ + */ +#define __HAL_PVD_EVENT_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_EVENT +#define __HAL_PVD_EVENT_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_EVENT +#define __HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE +#define __HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE +#define __HAL_PVD_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE +#define __HAL_PVD_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE +#define __HAL_PVM_EVENT_DISABLE __HAL_PWR_PVM_EVENT_DISABLE +#define __HAL_PVM_EVENT_ENABLE __HAL_PWR_PVM_EVENT_ENABLE +#define __HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_DISABLE +#define __HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_ENABLE +#define __HAL_PVM_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVM_EXTI_RISINGTRIGGER_DISABLE +#define __HAL_PVM_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVM_EXTI_RISINGTRIGGER_ENABLE +#define __HAL_PWR_INTERNALWAKEUP_DISABLE HAL_PWREx_DisableInternalWakeUpLine +#define __HAL_PWR_INTERNALWAKEUP_ENABLE HAL_PWREx_EnableInternalWakeUpLine +#define __HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE HAL_PWREx_DisablePullUpPullDownConfig +#define __HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE HAL_PWREx_EnablePullUpPullDownConfig +#define __HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER() do { __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); } while(0) +#define __HAL_PWR_PVD_EXTI_EVENT_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_EVENT +#define __HAL_PWR_PVD_EXTI_EVENT_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_EVENT +#define __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE +#define __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE +#define __HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE +#define __HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE +#define __HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE +#define __HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE +#define __HAL_PWR_PVM_DISABLE() do { HAL_PWREx_DisablePVM1();HAL_PWREx_DisablePVM2();HAL_PWREx_DisablePVM3();HAL_PWREx_DisablePVM4(); } while(0) +#define __HAL_PWR_PVM_ENABLE() do { HAL_PWREx_EnablePVM1();HAL_PWREx_EnablePVM2();HAL_PWREx_EnablePVM3();HAL_PWREx_EnablePVM4(); } while(0) +#define __HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE HAL_PWREx_DisableSRAM2ContentRetention +#define __HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE HAL_PWREx_EnableSRAM2ContentRetention +#define __HAL_PWR_VDDIO2_DISABLE HAL_PWREx_DisableVddIO2 +#define __HAL_PWR_VDDIO2_ENABLE HAL_PWREx_EnableVddIO2 +#define __HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER __HAL_PWR_VDDIO2_EXTI_DISABLE_FALLING_EDGE +#define __HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_PWR_VDDIO2_EXTI_ENABLE_FALLING_EDGE +#define __HAL_PWR_VDDUSB_DISABLE HAL_PWREx_DisableVddUSB +#define __HAL_PWR_VDDUSB_ENABLE HAL_PWREx_EnableVddUSB + +#if defined (STM32F4) +#define __HAL_PVD_EXTI_ENABLE_IT(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_ENABLE_IT() +#define __HAL_PVD_EXTI_DISABLE_IT(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_DISABLE_IT() +#define __HAL_PVD_EXTI_GET_FLAG(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_GET_FLAG() +#define __HAL_PVD_EXTI_CLEAR_FLAG(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_CLEAR_FLAG() +#define __HAL_PVD_EXTI_GENERATE_SWIT(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_GENERATE_SWIT() +#else +#define __HAL_PVD_EXTI_CLEAR_FLAG __HAL_PWR_PVD_EXTI_CLEAR_FLAG +#define __HAL_PVD_EXTI_DISABLE_IT __HAL_PWR_PVD_EXTI_DISABLE_IT +#define __HAL_PVD_EXTI_ENABLE_IT __HAL_PWR_PVD_EXTI_ENABLE_IT +#define __HAL_PVD_EXTI_GENERATE_SWIT __HAL_PWR_PVD_EXTI_GENERATE_SWIT +#define __HAL_PVD_EXTI_GET_FLAG __HAL_PWR_PVD_EXTI_GET_FLAG +#endif /* STM32F4 */ +/** + * @} + */ + + +/** @defgroup HAL_RCC_Aliased HAL RCC Aliased maintained for legacy purpose + * @{ + */ + +#define RCC_StopWakeUpClock_MSI RCC_STOP_WAKEUPCLOCK_MSI +#define RCC_StopWakeUpClock_HSI RCC_STOP_WAKEUPCLOCK_HSI + +#define HAL_RCC_CCSCallback HAL_RCC_CSSCallback +#define HAL_RC48_EnableBuffer_Cmd(cmd) (((cmd)==ENABLE) ? HAL_RCCEx_EnableHSI48_VREFINT() : HAL_RCCEx_DisableHSI48_VREFINT()) + +#define __ADC_CLK_DISABLE __HAL_RCC_ADC_CLK_DISABLE +#define __ADC_CLK_ENABLE __HAL_RCC_ADC_CLK_ENABLE +#define __ADC_CLK_SLEEP_DISABLE __HAL_RCC_ADC_CLK_SLEEP_DISABLE +#define __ADC_CLK_SLEEP_ENABLE __HAL_RCC_ADC_CLK_SLEEP_ENABLE +#define __ADC_FORCE_RESET __HAL_RCC_ADC_FORCE_RESET +#define __ADC_RELEASE_RESET __HAL_RCC_ADC_RELEASE_RESET +#define __ADC1_CLK_DISABLE __HAL_RCC_ADC1_CLK_DISABLE +#define __ADC1_CLK_ENABLE __HAL_RCC_ADC1_CLK_ENABLE +#define __ADC1_FORCE_RESET __HAL_RCC_ADC1_FORCE_RESET +#define __ADC1_RELEASE_RESET __HAL_RCC_ADC1_RELEASE_RESET +#define __ADC1_CLK_SLEEP_ENABLE __HAL_RCC_ADC1_CLK_SLEEP_ENABLE +#define __ADC1_CLK_SLEEP_DISABLE __HAL_RCC_ADC1_CLK_SLEEP_DISABLE +#define __ADC2_CLK_DISABLE __HAL_RCC_ADC2_CLK_DISABLE +#define __ADC2_CLK_ENABLE __HAL_RCC_ADC2_CLK_ENABLE +#define __ADC2_FORCE_RESET __HAL_RCC_ADC2_FORCE_RESET +#define __ADC2_RELEASE_RESET __HAL_RCC_ADC2_RELEASE_RESET +#define __ADC3_CLK_DISABLE __HAL_RCC_ADC3_CLK_DISABLE +#define __ADC3_CLK_ENABLE __HAL_RCC_ADC3_CLK_ENABLE +#define __ADC3_FORCE_RESET __HAL_RCC_ADC3_FORCE_RESET +#define __ADC3_RELEASE_RESET __HAL_RCC_ADC3_RELEASE_RESET +#define __AES_CLK_DISABLE __HAL_RCC_AES_CLK_DISABLE +#define __AES_CLK_ENABLE __HAL_RCC_AES_CLK_ENABLE +#define __AES_CLK_SLEEP_DISABLE __HAL_RCC_AES_CLK_SLEEP_DISABLE +#define __AES_CLK_SLEEP_ENABLE __HAL_RCC_AES_CLK_SLEEP_ENABLE +#define __AES_FORCE_RESET __HAL_RCC_AES_FORCE_RESET +#define __AES_RELEASE_RESET __HAL_RCC_AES_RELEASE_RESET +#define __CRYP_CLK_SLEEP_ENABLE __HAL_RCC_CRYP_CLK_SLEEP_ENABLE +#define __CRYP_CLK_SLEEP_DISABLE __HAL_RCC_CRYP_CLK_SLEEP_DISABLE +#define __CRYP_CLK_ENABLE __HAL_RCC_CRYP_CLK_ENABLE +#define __CRYP_CLK_DISABLE __HAL_RCC_CRYP_CLK_DISABLE +#define __CRYP_FORCE_RESET __HAL_RCC_CRYP_FORCE_RESET +#define __CRYP_RELEASE_RESET __HAL_RCC_CRYP_RELEASE_RESET +#define __AFIO_CLK_DISABLE __HAL_RCC_AFIO_CLK_DISABLE +#define __AFIO_CLK_ENABLE __HAL_RCC_AFIO_CLK_ENABLE +#define __AFIO_FORCE_RESET __HAL_RCC_AFIO_FORCE_RESET +#define __AFIO_RELEASE_RESET __HAL_RCC_AFIO_RELEASE_RESET +#define __AHB_FORCE_RESET __HAL_RCC_AHB_FORCE_RESET +#define __AHB_RELEASE_RESET __HAL_RCC_AHB_RELEASE_RESET +#define __AHB1_FORCE_RESET __HAL_RCC_AHB1_FORCE_RESET +#define __AHB1_RELEASE_RESET __HAL_RCC_AHB1_RELEASE_RESET +#define __AHB2_FORCE_RESET __HAL_RCC_AHB2_FORCE_RESET +#define __AHB2_RELEASE_RESET __HAL_RCC_AHB2_RELEASE_RESET +#define __AHB3_FORCE_RESET __HAL_RCC_AHB3_FORCE_RESET +#define __AHB3_RELEASE_RESET __HAL_RCC_AHB3_RELEASE_RESET +#define __APB1_FORCE_RESET __HAL_RCC_APB1_FORCE_RESET +#define __APB1_RELEASE_RESET __HAL_RCC_APB1_RELEASE_RESET +#define __APB2_FORCE_RESET __HAL_RCC_APB2_FORCE_RESET +#define __APB2_RELEASE_RESET __HAL_RCC_APB2_RELEASE_RESET +#define __BKP_CLK_DISABLE __HAL_RCC_BKP_CLK_DISABLE +#define __BKP_CLK_ENABLE __HAL_RCC_BKP_CLK_ENABLE +#define __BKP_FORCE_RESET __HAL_RCC_BKP_FORCE_RESET +#define __BKP_RELEASE_RESET __HAL_RCC_BKP_RELEASE_RESET +#define __CAN1_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLE +#define __CAN1_CLK_ENABLE __HAL_RCC_CAN1_CLK_ENABLE +#define __CAN1_CLK_SLEEP_DISABLE __HAL_RCC_CAN1_CLK_SLEEP_DISABLE +#define __CAN1_CLK_SLEEP_ENABLE __HAL_RCC_CAN1_CLK_SLEEP_ENABLE +#define __CAN1_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESET +#define __CAN1_RELEASE_RESET __HAL_RCC_CAN1_RELEASE_RESET +#define __CAN_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLE +#define __CAN_CLK_ENABLE __HAL_RCC_CAN1_CLK_ENABLE +#define __CAN_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESET +#define __CAN_RELEASE_RESET __HAL_RCC_CAN1_RELEASE_RESET +#define __CAN2_CLK_DISABLE __HAL_RCC_CAN2_CLK_DISABLE +#define __CAN2_CLK_ENABLE __HAL_RCC_CAN2_CLK_ENABLE +#define __CAN2_FORCE_RESET __HAL_RCC_CAN2_FORCE_RESET +#define __CAN2_RELEASE_RESET __HAL_RCC_CAN2_RELEASE_RESET +#define __CEC_CLK_DISABLE __HAL_RCC_CEC_CLK_DISABLE +#define __CEC_CLK_ENABLE __HAL_RCC_CEC_CLK_ENABLE +#define __COMP_CLK_DISABLE __HAL_RCC_COMP_CLK_DISABLE +#define __COMP_CLK_ENABLE __HAL_RCC_COMP_CLK_ENABLE +#define __COMP_FORCE_RESET __HAL_RCC_COMP_FORCE_RESET +#define __COMP_RELEASE_RESET __HAL_RCC_COMP_RELEASE_RESET +#define __COMP_CLK_SLEEP_ENABLE __HAL_RCC_COMP_CLK_SLEEP_ENABLE +#define __COMP_CLK_SLEEP_DISABLE __HAL_RCC_COMP_CLK_SLEEP_DISABLE +#define __CEC_FORCE_RESET __HAL_RCC_CEC_FORCE_RESET +#define __CEC_RELEASE_RESET __HAL_RCC_CEC_RELEASE_RESET +#define __CRC_CLK_DISABLE __HAL_RCC_CRC_CLK_DISABLE +#define __CRC_CLK_ENABLE __HAL_RCC_CRC_CLK_ENABLE +#define __CRC_CLK_SLEEP_DISABLE __HAL_RCC_CRC_CLK_SLEEP_DISABLE +#define __CRC_CLK_SLEEP_ENABLE __HAL_RCC_CRC_CLK_SLEEP_ENABLE +#define __CRC_FORCE_RESET __HAL_RCC_CRC_FORCE_RESET +#define __CRC_RELEASE_RESET __HAL_RCC_CRC_RELEASE_RESET +#define __DAC_CLK_DISABLE __HAL_RCC_DAC_CLK_DISABLE +#define __DAC_CLK_ENABLE __HAL_RCC_DAC_CLK_ENABLE +#define __DAC_FORCE_RESET __HAL_RCC_DAC_FORCE_RESET +#define __DAC_RELEASE_RESET __HAL_RCC_DAC_RELEASE_RESET +#define __DAC1_CLK_DISABLE __HAL_RCC_DAC1_CLK_DISABLE +#define __DAC1_CLK_ENABLE __HAL_RCC_DAC1_CLK_ENABLE +#define __DAC1_CLK_SLEEP_DISABLE __HAL_RCC_DAC1_CLK_SLEEP_DISABLE +#define __DAC1_CLK_SLEEP_ENABLE __HAL_RCC_DAC1_CLK_SLEEP_ENABLE +#define __DAC1_FORCE_RESET __HAL_RCC_DAC1_FORCE_RESET +#define __DAC1_RELEASE_RESET __HAL_RCC_DAC1_RELEASE_RESET +#define __DBGMCU_CLK_ENABLE __HAL_RCC_DBGMCU_CLK_ENABLE +#define __DBGMCU_CLK_DISABLE __HAL_RCC_DBGMCU_CLK_DISABLE +#define __DBGMCU_FORCE_RESET __HAL_RCC_DBGMCU_FORCE_RESET +#define __DBGMCU_RELEASE_RESET __HAL_RCC_DBGMCU_RELEASE_RESET +#define __DFSDM_CLK_DISABLE __HAL_RCC_DFSDM_CLK_DISABLE +#define __DFSDM_CLK_ENABLE __HAL_RCC_DFSDM_CLK_ENABLE +#define __DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE +#define __DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE +#define __DFSDM_FORCE_RESET __HAL_RCC_DFSDM_FORCE_RESET +#define __DFSDM_RELEASE_RESET __HAL_RCC_DFSDM_RELEASE_RESET +#define __DMA1_CLK_DISABLE __HAL_RCC_DMA1_CLK_DISABLE +#define __DMA1_CLK_ENABLE __HAL_RCC_DMA1_CLK_ENABLE +#define __DMA1_CLK_SLEEP_DISABLE __HAL_RCC_DMA1_CLK_SLEEP_DISABLE +#define __DMA1_CLK_SLEEP_ENABLE __HAL_RCC_DMA1_CLK_SLEEP_ENABLE +#define __DMA1_FORCE_RESET __HAL_RCC_DMA1_FORCE_RESET +#define __DMA1_RELEASE_RESET __HAL_RCC_DMA1_RELEASE_RESET +#define __DMA2_CLK_DISABLE __HAL_RCC_DMA2_CLK_DISABLE +#define __DMA2_CLK_ENABLE __HAL_RCC_DMA2_CLK_ENABLE +#define __DMA2_CLK_SLEEP_DISABLE __HAL_RCC_DMA2_CLK_SLEEP_DISABLE +#define __DMA2_CLK_SLEEP_ENABLE __HAL_RCC_DMA2_CLK_SLEEP_ENABLE +#define __DMA2_FORCE_RESET __HAL_RCC_DMA2_FORCE_RESET +#define __DMA2_RELEASE_RESET __HAL_RCC_DMA2_RELEASE_RESET +#define __ETHMAC_CLK_DISABLE __HAL_RCC_ETHMAC_CLK_DISABLE +#define __ETHMAC_CLK_ENABLE __HAL_RCC_ETHMAC_CLK_ENABLE +#define __ETHMAC_FORCE_RESET __HAL_RCC_ETHMAC_FORCE_RESET +#define __ETHMAC_RELEASE_RESET __HAL_RCC_ETHMAC_RELEASE_RESET +#define __ETHMACRX_CLK_DISABLE __HAL_RCC_ETHMACRX_CLK_DISABLE +#define __ETHMACRX_CLK_ENABLE __HAL_RCC_ETHMACRX_CLK_ENABLE +#define __ETHMACTX_CLK_DISABLE __HAL_RCC_ETHMACTX_CLK_DISABLE +#define __ETHMACTX_CLK_ENABLE __HAL_RCC_ETHMACTX_CLK_ENABLE +#define __FIREWALL_CLK_DISABLE __HAL_RCC_FIREWALL_CLK_DISABLE +#define __FIREWALL_CLK_ENABLE __HAL_RCC_FIREWALL_CLK_ENABLE +#define __FLASH_CLK_DISABLE __HAL_RCC_FLASH_CLK_DISABLE +#define __FLASH_CLK_ENABLE __HAL_RCC_FLASH_CLK_ENABLE +#define __FLASH_CLK_SLEEP_DISABLE __HAL_RCC_FLASH_CLK_SLEEP_DISABLE +#define __FLASH_CLK_SLEEP_ENABLE __HAL_RCC_FLASH_CLK_SLEEP_ENABLE +#define __FLASH_FORCE_RESET __HAL_RCC_FLASH_FORCE_RESET +#define __FLASH_RELEASE_RESET __HAL_RCC_FLASH_RELEASE_RESET +#define __FLITF_CLK_DISABLE __HAL_RCC_FLITF_CLK_DISABLE +#define __FLITF_CLK_ENABLE __HAL_RCC_FLITF_CLK_ENABLE +#define __FLITF_FORCE_RESET __HAL_RCC_FLITF_FORCE_RESET +#define __FLITF_RELEASE_RESET __HAL_RCC_FLITF_RELEASE_RESET +#define __FLITF_CLK_SLEEP_ENABLE __HAL_RCC_FLITF_CLK_SLEEP_ENABLE +#define __FLITF_CLK_SLEEP_DISABLE __HAL_RCC_FLITF_CLK_SLEEP_DISABLE +#define __FMC_CLK_DISABLE __HAL_RCC_FMC_CLK_DISABLE +#define __FMC_CLK_ENABLE __HAL_RCC_FMC_CLK_ENABLE +#define __FMC_CLK_SLEEP_DISABLE __HAL_RCC_FMC_CLK_SLEEP_DISABLE +#define __FMC_CLK_SLEEP_ENABLE __HAL_RCC_FMC_CLK_SLEEP_ENABLE +#define __FMC_FORCE_RESET __HAL_RCC_FMC_FORCE_RESET +#define __FMC_RELEASE_RESET __HAL_RCC_FMC_RELEASE_RESET +#define __FSMC_CLK_DISABLE __HAL_RCC_FSMC_CLK_DISABLE +#define __FSMC_CLK_ENABLE __HAL_RCC_FSMC_CLK_ENABLE +#define __GPIOA_CLK_DISABLE __HAL_RCC_GPIOA_CLK_DISABLE +#define __GPIOA_CLK_ENABLE __HAL_RCC_GPIOA_CLK_ENABLE +#define __GPIOA_CLK_SLEEP_DISABLE __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE +#define __GPIOA_CLK_SLEEP_ENABLE __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE +#define __GPIOA_FORCE_RESET __HAL_RCC_GPIOA_FORCE_RESET +#define __GPIOA_RELEASE_RESET __HAL_RCC_GPIOA_RELEASE_RESET +#define __GPIOB_CLK_DISABLE __HAL_RCC_GPIOB_CLK_DISABLE +#define __GPIOB_CLK_ENABLE __HAL_RCC_GPIOB_CLK_ENABLE +#define __GPIOB_CLK_SLEEP_DISABLE __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE +#define __GPIOB_CLK_SLEEP_ENABLE __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE +#define __GPIOB_FORCE_RESET __HAL_RCC_GPIOB_FORCE_RESET +#define __GPIOB_RELEASE_RESET __HAL_RCC_GPIOB_RELEASE_RESET +#define __GPIOC_CLK_DISABLE __HAL_RCC_GPIOC_CLK_DISABLE +#define __GPIOC_CLK_ENABLE __HAL_RCC_GPIOC_CLK_ENABLE +#define __GPIOC_CLK_SLEEP_DISABLE __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE +#define __GPIOC_CLK_SLEEP_ENABLE __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE +#define __GPIOC_FORCE_RESET __HAL_RCC_GPIOC_FORCE_RESET +#define __GPIOC_RELEASE_RESET __HAL_RCC_GPIOC_RELEASE_RESET +#define __GPIOD_CLK_DISABLE __HAL_RCC_GPIOD_CLK_DISABLE +#define __GPIOD_CLK_ENABLE __HAL_RCC_GPIOD_CLK_ENABLE +#define __GPIOD_CLK_SLEEP_DISABLE __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE +#define __GPIOD_CLK_SLEEP_ENABLE __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE +#define __GPIOD_FORCE_RESET __HAL_RCC_GPIOD_FORCE_RESET +#define __GPIOD_RELEASE_RESET __HAL_RCC_GPIOD_RELEASE_RESET +#define __GPIOE_CLK_DISABLE __HAL_RCC_GPIOE_CLK_DISABLE +#define __GPIOE_CLK_ENABLE __HAL_RCC_GPIOE_CLK_ENABLE +#define __GPIOE_CLK_SLEEP_DISABLE __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE +#define __GPIOE_CLK_SLEEP_ENABLE __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE +#define __GPIOE_FORCE_RESET __HAL_RCC_GPIOE_FORCE_RESET +#define __GPIOE_RELEASE_RESET __HAL_RCC_GPIOE_RELEASE_RESET +#define __GPIOF_CLK_DISABLE __HAL_RCC_GPIOF_CLK_DISABLE +#define __GPIOF_CLK_ENABLE __HAL_RCC_GPIOF_CLK_ENABLE +#define __GPIOF_CLK_SLEEP_DISABLE __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE +#define __GPIOF_CLK_SLEEP_ENABLE __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE +#define __GPIOF_FORCE_RESET __HAL_RCC_GPIOF_FORCE_RESET +#define __GPIOF_RELEASE_RESET __HAL_RCC_GPIOF_RELEASE_RESET +#define __GPIOG_CLK_DISABLE __HAL_RCC_GPIOG_CLK_DISABLE +#define __GPIOG_CLK_ENABLE __HAL_RCC_GPIOG_CLK_ENABLE +#define __GPIOG_CLK_SLEEP_DISABLE __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE +#define __GPIOG_CLK_SLEEP_ENABLE __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE +#define __GPIOG_FORCE_RESET __HAL_RCC_GPIOG_FORCE_RESET +#define __GPIOG_RELEASE_RESET __HAL_RCC_GPIOG_RELEASE_RESET +#define __GPIOH_CLK_DISABLE __HAL_RCC_GPIOH_CLK_DISABLE +#define __GPIOH_CLK_ENABLE __HAL_RCC_GPIOH_CLK_ENABLE +#define __GPIOH_CLK_SLEEP_DISABLE __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE +#define __GPIOH_CLK_SLEEP_ENABLE __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE +#define __GPIOH_FORCE_RESET __HAL_RCC_GPIOH_FORCE_RESET +#define __GPIOH_RELEASE_RESET __HAL_RCC_GPIOH_RELEASE_RESET +#define __I2C1_CLK_DISABLE __HAL_RCC_I2C1_CLK_DISABLE +#define __I2C1_CLK_ENABLE __HAL_RCC_I2C1_CLK_ENABLE +#define __I2C1_CLK_SLEEP_DISABLE __HAL_RCC_I2C1_CLK_SLEEP_DISABLE +#define __I2C1_CLK_SLEEP_ENABLE __HAL_RCC_I2C1_CLK_SLEEP_ENABLE +#define __I2C1_FORCE_RESET __HAL_RCC_I2C1_FORCE_RESET +#define __I2C1_RELEASE_RESET __HAL_RCC_I2C1_RELEASE_RESET +#define __I2C2_CLK_DISABLE __HAL_RCC_I2C2_CLK_DISABLE +#define __I2C2_CLK_ENABLE __HAL_RCC_I2C2_CLK_ENABLE +#define __I2C2_CLK_SLEEP_DISABLE __HAL_RCC_I2C2_CLK_SLEEP_DISABLE +#define __I2C2_CLK_SLEEP_ENABLE __HAL_RCC_I2C2_CLK_SLEEP_ENABLE +#define __I2C2_FORCE_RESET __HAL_RCC_I2C2_FORCE_RESET +#define __I2C2_RELEASE_RESET __HAL_RCC_I2C2_RELEASE_RESET +#define __I2C3_CLK_DISABLE __HAL_RCC_I2C3_CLK_DISABLE +#define __I2C3_CLK_ENABLE __HAL_RCC_I2C3_CLK_ENABLE +#define __I2C3_CLK_SLEEP_DISABLE __HAL_RCC_I2C3_CLK_SLEEP_DISABLE +#define __I2C3_CLK_SLEEP_ENABLE __HAL_RCC_I2C3_CLK_SLEEP_ENABLE +#define __I2C3_FORCE_RESET __HAL_RCC_I2C3_FORCE_RESET +#define __I2C3_RELEASE_RESET __HAL_RCC_I2C3_RELEASE_RESET +#define __LCD_CLK_DISABLE __HAL_RCC_LCD_CLK_DISABLE +#define __LCD_CLK_ENABLE __HAL_RCC_LCD_CLK_ENABLE +#define __LCD_CLK_SLEEP_DISABLE __HAL_RCC_LCD_CLK_SLEEP_DISABLE +#define __LCD_CLK_SLEEP_ENABLE __HAL_RCC_LCD_CLK_SLEEP_ENABLE +#define __LCD_FORCE_RESET __HAL_RCC_LCD_FORCE_RESET +#define __LCD_RELEASE_RESET __HAL_RCC_LCD_RELEASE_RESET +#define __LPTIM1_CLK_DISABLE __HAL_RCC_LPTIM1_CLK_DISABLE +#define __LPTIM1_CLK_ENABLE __HAL_RCC_LPTIM1_CLK_ENABLE +#define __LPTIM1_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE +#define __LPTIM1_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE +#define __LPTIM1_FORCE_RESET __HAL_RCC_LPTIM1_FORCE_RESET +#define __LPTIM1_RELEASE_RESET __HAL_RCC_LPTIM1_RELEASE_RESET +#define __LPTIM2_CLK_DISABLE __HAL_RCC_LPTIM2_CLK_DISABLE +#define __LPTIM2_CLK_ENABLE __HAL_RCC_LPTIM2_CLK_ENABLE +#define __LPTIM2_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE +#define __LPTIM2_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE +#define __LPTIM2_FORCE_RESET __HAL_RCC_LPTIM2_FORCE_RESET +#define __LPTIM2_RELEASE_RESET __HAL_RCC_LPTIM2_RELEASE_RESET +#define __LPUART1_CLK_DISABLE __HAL_RCC_LPUART1_CLK_DISABLE +#define __LPUART1_CLK_ENABLE __HAL_RCC_LPUART1_CLK_ENABLE +#define __LPUART1_CLK_SLEEP_DISABLE __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE +#define __LPUART1_CLK_SLEEP_ENABLE __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE +#define __LPUART1_FORCE_RESET __HAL_RCC_LPUART1_FORCE_RESET +#define __LPUART1_RELEASE_RESET __HAL_RCC_LPUART1_RELEASE_RESET +#define __OPAMP_CLK_DISABLE __HAL_RCC_OPAMP_CLK_DISABLE +#define __OPAMP_CLK_ENABLE __HAL_RCC_OPAMP_CLK_ENABLE +#define __OPAMP_CLK_SLEEP_DISABLE __HAL_RCC_OPAMP_CLK_SLEEP_DISABLE +#define __OPAMP_CLK_SLEEP_ENABLE __HAL_RCC_OPAMP_CLK_SLEEP_ENABLE +#define __OPAMP_FORCE_RESET __HAL_RCC_OPAMP_FORCE_RESET +#define __OPAMP_RELEASE_RESET __HAL_RCC_OPAMP_RELEASE_RESET +#define __OTGFS_CLK_DISABLE __HAL_RCC_OTGFS_CLK_DISABLE +#define __OTGFS_CLK_ENABLE __HAL_RCC_OTGFS_CLK_ENABLE +#define __OTGFS_CLK_SLEEP_DISABLE __HAL_RCC_OTGFS_CLK_SLEEP_DISABLE +#define __OTGFS_CLK_SLEEP_ENABLE __HAL_RCC_OTGFS_CLK_SLEEP_ENABLE +#define __OTGFS_FORCE_RESET __HAL_RCC_OTGFS_FORCE_RESET +#define __OTGFS_RELEASE_RESET __HAL_RCC_OTGFS_RELEASE_RESET +#define __PWR_CLK_DISABLE __HAL_RCC_PWR_CLK_DISABLE +#define __PWR_CLK_ENABLE __HAL_RCC_PWR_CLK_ENABLE +#define __PWR_CLK_SLEEP_DISABLE __HAL_RCC_PWR_CLK_SLEEP_DISABLE +#define __PWR_CLK_SLEEP_ENABLE __HAL_RCC_PWR_CLK_SLEEP_ENABLE +#define __PWR_FORCE_RESET __HAL_RCC_PWR_FORCE_RESET +#define __PWR_RELEASE_RESET __HAL_RCC_PWR_RELEASE_RESET +#define __QSPI_CLK_DISABLE __HAL_RCC_QSPI_CLK_DISABLE +#define __QSPI_CLK_ENABLE __HAL_RCC_QSPI_CLK_ENABLE +#define __QSPI_CLK_SLEEP_DISABLE __HAL_RCC_QSPI_CLK_SLEEP_DISABLE +#define __QSPI_CLK_SLEEP_ENABLE __HAL_RCC_QSPI_CLK_SLEEP_ENABLE +#define __QSPI_FORCE_RESET __HAL_RCC_QSPI_FORCE_RESET +#define __QSPI_RELEASE_RESET __HAL_RCC_QSPI_RELEASE_RESET + +#if defined(STM32WB) +#define __HAL_RCC_QSPI_CLK_DISABLE __HAL_RCC_QUADSPI_CLK_DISABLE +#define __HAL_RCC_QSPI_CLK_ENABLE __HAL_RCC_QUADSPI_CLK_ENABLE +#define __HAL_RCC_QSPI_CLK_SLEEP_DISABLE __HAL_RCC_QUADSPI_CLK_SLEEP_DISABLE +#define __HAL_RCC_QSPI_CLK_SLEEP_ENABLE __HAL_RCC_QUADSPI_CLK_SLEEP_ENABLE +#define __HAL_RCC_QSPI_FORCE_RESET __HAL_RCC_QUADSPI_FORCE_RESET +#define __HAL_RCC_QSPI_RELEASE_RESET __HAL_RCC_QUADSPI_RELEASE_RESET +#define __HAL_RCC_QSPI_IS_CLK_ENABLED __HAL_RCC_QUADSPI_IS_CLK_ENABLED +#define __HAL_RCC_QSPI_IS_CLK_DISABLED __HAL_RCC_QUADSPI_IS_CLK_DISABLED +#define __HAL_RCC_QSPI_IS_CLK_SLEEP_ENABLED __HAL_RCC_QUADSPI_IS_CLK_SLEEP_ENABLED +#define __HAL_RCC_QSPI_IS_CLK_SLEEP_DISABLED __HAL_RCC_QUADSPI_IS_CLK_SLEEP_DISABLED +#define QSPI_IRQHandler QUADSPI_IRQHandler +#endif /* __HAL_RCC_QUADSPI_CLK_ENABLE */ + +#define __RNG_CLK_DISABLE __HAL_RCC_RNG_CLK_DISABLE +#define __RNG_CLK_ENABLE __HAL_RCC_RNG_CLK_ENABLE +#define __RNG_CLK_SLEEP_DISABLE __HAL_RCC_RNG_CLK_SLEEP_DISABLE +#define __RNG_CLK_SLEEP_ENABLE __HAL_RCC_RNG_CLK_SLEEP_ENABLE +#define __RNG_FORCE_RESET __HAL_RCC_RNG_FORCE_RESET +#define __RNG_RELEASE_RESET __HAL_RCC_RNG_RELEASE_RESET +#define __SAI1_CLK_DISABLE __HAL_RCC_SAI1_CLK_DISABLE +#define __SAI1_CLK_ENABLE __HAL_RCC_SAI1_CLK_ENABLE +#define __SAI1_CLK_SLEEP_DISABLE __HAL_RCC_SAI1_CLK_SLEEP_DISABLE +#define __SAI1_CLK_SLEEP_ENABLE __HAL_RCC_SAI1_CLK_SLEEP_ENABLE +#define __SAI1_FORCE_RESET __HAL_RCC_SAI1_FORCE_RESET +#define __SAI1_RELEASE_RESET __HAL_RCC_SAI1_RELEASE_RESET +#define __SAI2_CLK_DISABLE __HAL_RCC_SAI2_CLK_DISABLE +#define __SAI2_CLK_ENABLE __HAL_RCC_SAI2_CLK_ENABLE +#define __SAI2_CLK_SLEEP_DISABLE __HAL_RCC_SAI2_CLK_SLEEP_DISABLE +#define __SAI2_CLK_SLEEP_ENABLE __HAL_RCC_SAI2_CLK_SLEEP_ENABLE +#define __SAI2_FORCE_RESET __HAL_RCC_SAI2_FORCE_RESET +#define __SAI2_RELEASE_RESET __HAL_RCC_SAI2_RELEASE_RESET +#define __SDIO_CLK_DISABLE __HAL_RCC_SDIO_CLK_DISABLE +#define __SDIO_CLK_ENABLE __HAL_RCC_SDIO_CLK_ENABLE +#define __SDMMC_CLK_DISABLE __HAL_RCC_SDMMC_CLK_DISABLE +#define __SDMMC_CLK_ENABLE __HAL_RCC_SDMMC_CLK_ENABLE +#define __SDMMC_CLK_SLEEP_DISABLE __HAL_RCC_SDMMC_CLK_SLEEP_DISABLE +#define __SDMMC_CLK_SLEEP_ENABLE __HAL_RCC_SDMMC_CLK_SLEEP_ENABLE +#define __SDMMC_FORCE_RESET __HAL_RCC_SDMMC_FORCE_RESET +#define __SDMMC_RELEASE_RESET __HAL_RCC_SDMMC_RELEASE_RESET +#define __SPI1_CLK_DISABLE __HAL_RCC_SPI1_CLK_DISABLE +#define __SPI1_CLK_ENABLE __HAL_RCC_SPI1_CLK_ENABLE +#define __SPI1_CLK_SLEEP_DISABLE __HAL_RCC_SPI1_CLK_SLEEP_DISABLE +#define __SPI1_CLK_SLEEP_ENABLE __HAL_RCC_SPI1_CLK_SLEEP_ENABLE +#define __SPI1_FORCE_RESET __HAL_RCC_SPI1_FORCE_RESET +#define __SPI1_RELEASE_RESET __HAL_RCC_SPI1_RELEASE_RESET +#define __SPI2_CLK_DISABLE __HAL_RCC_SPI2_CLK_DISABLE +#define __SPI2_CLK_ENABLE __HAL_RCC_SPI2_CLK_ENABLE +#define __SPI2_CLK_SLEEP_DISABLE __HAL_RCC_SPI2_CLK_SLEEP_DISABLE +#define __SPI2_CLK_SLEEP_ENABLE __HAL_RCC_SPI2_CLK_SLEEP_ENABLE +#define __SPI2_FORCE_RESET __HAL_RCC_SPI2_FORCE_RESET +#define __SPI2_RELEASE_RESET __HAL_RCC_SPI2_RELEASE_RESET +#define __SPI3_CLK_DISABLE __HAL_RCC_SPI3_CLK_DISABLE +#define __SPI3_CLK_ENABLE __HAL_RCC_SPI3_CLK_ENABLE +#define __SPI3_CLK_SLEEP_DISABLE __HAL_RCC_SPI3_CLK_SLEEP_DISABLE +#define __SPI3_CLK_SLEEP_ENABLE __HAL_RCC_SPI3_CLK_SLEEP_ENABLE +#define __SPI3_FORCE_RESET __HAL_RCC_SPI3_FORCE_RESET +#define __SPI3_RELEASE_RESET __HAL_RCC_SPI3_RELEASE_RESET +#define __SRAM_CLK_DISABLE __HAL_RCC_SRAM_CLK_DISABLE +#define __SRAM_CLK_ENABLE __HAL_RCC_SRAM_CLK_ENABLE +#define __SRAM1_CLK_SLEEP_DISABLE __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE +#define __SRAM1_CLK_SLEEP_ENABLE __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE +#define __SRAM2_CLK_SLEEP_DISABLE __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE +#define __SRAM2_CLK_SLEEP_ENABLE __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE +#define __SWPMI1_CLK_DISABLE __HAL_RCC_SWPMI1_CLK_DISABLE +#define __SWPMI1_CLK_ENABLE __HAL_RCC_SWPMI1_CLK_ENABLE +#define __SWPMI1_CLK_SLEEP_DISABLE __HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE +#define __SWPMI1_CLK_SLEEP_ENABLE __HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE +#define __SWPMI1_FORCE_RESET __HAL_RCC_SWPMI1_FORCE_RESET +#define __SWPMI1_RELEASE_RESET __HAL_RCC_SWPMI1_RELEASE_RESET +#define __SYSCFG_CLK_DISABLE __HAL_RCC_SYSCFG_CLK_DISABLE +#define __SYSCFG_CLK_ENABLE __HAL_RCC_SYSCFG_CLK_ENABLE +#define __SYSCFG_CLK_SLEEP_DISABLE __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE +#define __SYSCFG_CLK_SLEEP_ENABLE __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE +#define __SYSCFG_FORCE_RESET __HAL_RCC_SYSCFG_FORCE_RESET +#define __SYSCFG_RELEASE_RESET __HAL_RCC_SYSCFG_RELEASE_RESET +#define __TIM1_CLK_DISABLE __HAL_RCC_TIM1_CLK_DISABLE +#define __TIM1_CLK_ENABLE __HAL_RCC_TIM1_CLK_ENABLE +#define __TIM1_CLK_SLEEP_DISABLE __HAL_RCC_TIM1_CLK_SLEEP_DISABLE +#define __TIM1_CLK_SLEEP_ENABLE __HAL_RCC_TIM1_CLK_SLEEP_ENABLE +#define __TIM1_FORCE_RESET __HAL_RCC_TIM1_FORCE_RESET +#define __TIM1_RELEASE_RESET __HAL_RCC_TIM1_RELEASE_RESET +#define __TIM10_CLK_DISABLE __HAL_RCC_TIM10_CLK_DISABLE +#define __TIM10_CLK_ENABLE __HAL_RCC_TIM10_CLK_ENABLE +#define __TIM10_FORCE_RESET __HAL_RCC_TIM10_FORCE_RESET +#define __TIM10_RELEASE_RESET __HAL_RCC_TIM10_RELEASE_RESET +#define __TIM11_CLK_DISABLE __HAL_RCC_TIM11_CLK_DISABLE +#define __TIM11_CLK_ENABLE __HAL_RCC_TIM11_CLK_ENABLE +#define __TIM11_FORCE_RESET __HAL_RCC_TIM11_FORCE_RESET +#define __TIM11_RELEASE_RESET __HAL_RCC_TIM11_RELEASE_RESET +#define __TIM12_CLK_DISABLE __HAL_RCC_TIM12_CLK_DISABLE +#define __TIM12_CLK_ENABLE __HAL_RCC_TIM12_CLK_ENABLE +#define __TIM12_FORCE_RESET __HAL_RCC_TIM12_FORCE_RESET +#define __TIM12_RELEASE_RESET __HAL_RCC_TIM12_RELEASE_RESET +#define __TIM13_CLK_DISABLE __HAL_RCC_TIM13_CLK_DISABLE +#define __TIM13_CLK_ENABLE __HAL_RCC_TIM13_CLK_ENABLE +#define __TIM13_FORCE_RESET __HAL_RCC_TIM13_FORCE_RESET +#define __TIM13_RELEASE_RESET __HAL_RCC_TIM13_RELEASE_RESET +#define __TIM14_CLK_DISABLE __HAL_RCC_TIM14_CLK_DISABLE +#define __TIM14_CLK_ENABLE __HAL_RCC_TIM14_CLK_ENABLE +#define __TIM14_FORCE_RESET __HAL_RCC_TIM14_FORCE_RESET +#define __TIM14_RELEASE_RESET __HAL_RCC_TIM14_RELEASE_RESET +#define __TIM15_CLK_DISABLE __HAL_RCC_TIM15_CLK_DISABLE +#define __TIM15_CLK_ENABLE __HAL_RCC_TIM15_CLK_ENABLE +#define __TIM15_CLK_SLEEP_DISABLE __HAL_RCC_TIM15_CLK_SLEEP_DISABLE +#define __TIM15_CLK_SLEEP_ENABLE __HAL_RCC_TIM15_CLK_SLEEP_ENABLE +#define __TIM15_FORCE_RESET __HAL_RCC_TIM15_FORCE_RESET +#define __TIM15_RELEASE_RESET __HAL_RCC_TIM15_RELEASE_RESET +#define __TIM16_CLK_DISABLE __HAL_RCC_TIM16_CLK_DISABLE +#define __TIM16_CLK_ENABLE __HAL_RCC_TIM16_CLK_ENABLE +#define __TIM16_CLK_SLEEP_DISABLE __HAL_RCC_TIM16_CLK_SLEEP_DISABLE +#define __TIM16_CLK_SLEEP_ENABLE __HAL_RCC_TIM16_CLK_SLEEP_ENABLE +#define __TIM16_FORCE_RESET __HAL_RCC_TIM16_FORCE_RESET +#define __TIM16_RELEASE_RESET __HAL_RCC_TIM16_RELEASE_RESET +#define __TIM17_CLK_DISABLE __HAL_RCC_TIM17_CLK_DISABLE +#define __TIM17_CLK_ENABLE __HAL_RCC_TIM17_CLK_ENABLE +#define __TIM17_CLK_SLEEP_DISABLE __HAL_RCC_TIM17_CLK_SLEEP_DISABLE +#define __TIM17_CLK_SLEEP_ENABLE __HAL_RCC_TIM17_CLK_SLEEP_ENABLE +#define __TIM17_FORCE_RESET __HAL_RCC_TIM17_FORCE_RESET +#define __TIM17_RELEASE_RESET __HAL_RCC_TIM17_RELEASE_RESET +#define __TIM2_CLK_DISABLE __HAL_RCC_TIM2_CLK_DISABLE +#define __TIM2_CLK_ENABLE __HAL_RCC_TIM2_CLK_ENABLE +#define __TIM2_CLK_SLEEP_DISABLE __HAL_RCC_TIM2_CLK_SLEEP_DISABLE +#define __TIM2_CLK_SLEEP_ENABLE __HAL_RCC_TIM2_CLK_SLEEP_ENABLE +#define __TIM2_FORCE_RESET __HAL_RCC_TIM2_FORCE_RESET +#define __TIM2_RELEASE_RESET __HAL_RCC_TIM2_RELEASE_RESET +#define __TIM3_CLK_DISABLE __HAL_RCC_TIM3_CLK_DISABLE +#define __TIM3_CLK_ENABLE __HAL_RCC_TIM3_CLK_ENABLE +#define __TIM3_CLK_SLEEP_DISABLE __HAL_RCC_TIM3_CLK_SLEEP_DISABLE +#define __TIM3_CLK_SLEEP_ENABLE __HAL_RCC_TIM3_CLK_SLEEP_ENABLE +#define __TIM3_FORCE_RESET __HAL_RCC_TIM3_FORCE_RESET +#define __TIM3_RELEASE_RESET __HAL_RCC_TIM3_RELEASE_RESET +#define __TIM4_CLK_DISABLE __HAL_RCC_TIM4_CLK_DISABLE +#define __TIM4_CLK_ENABLE __HAL_RCC_TIM4_CLK_ENABLE +#define __TIM4_CLK_SLEEP_DISABLE __HAL_RCC_TIM4_CLK_SLEEP_DISABLE +#define __TIM4_CLK_SLEEP_ENABLE __HAL_RCC_TIM4_CLK_SLEEP_ENABLE +#define __TIM4_FORCE_RESET __HAL_RCC_TIM4_FORCE_RESET +#define __TIM4_RELEASE_RESET __HAL_RCC_TIM4_RELEASE_RESET +#define __TIM5_CLK_DISABLE __HAL_RCC_TIM5_CLK_DISABLE +#define __TIM5_CLK_ENABLE __HAL_RCC_TIM5_CLK_ENABLE +#define __TIM5_CLK_SLEEP_DISABLE __HAL_RCC_TIM5_CLK_SLEEP_DISABLE +#define __TIM5_CLK_SLEEP_ENABLE __HAL_RCC_TIM5_CLK_SLEEP_ENABLE +#define __TIM5_FORCE_RESET __HAL_RCC_TIM5_FORCE_RESET +#define __TIM5_RELEASE_RESET __HAL_RCC_TIM5_RELEASE_RESET +#define __TIM6_CLK_DISABLE __HAL_RCC_TIM6_CLK_DISABLE +#define __TIM6_CLK_ENABLE __HAL_RCC_TIM6_CLK_ENABLE +#define __TIM6_CLK_SLEEP_DISABLE __HAL_RCC_TIM6_CLK_SLEEP_DISABLE +#define __TIM6_CLK_SLEEP_ENABLE __HAL_RCC_TIM6_CLK_SLEEP_ENABLE +#define __TIM6_FORCE_RESET __HAL_RCC_TIM6_FORCE_RESET +#define __TIM6_RELEASE_RESET __HAL_RCC_TIM6_RELEASE_RESET +#define __TIM7_CLK_DISABLE __HAL_RCC_TIM7_CLK_DISABLE +#define __TIM7_CLK_ENABLE __HAL_RCC_TIM7_CLK_ENABLE +#define __TIM7_CLK_SLEEP_DISABLE __HAL_RCC_TIM7_CLK_SLEEP_DISABLE +#define __TIM7_CLK_SLEEP_ENABLE __HAL_RCC_TIM7_CLK_SLEEP_ENABLE +#define __TIM7_FORCE_RESET __HAL_RCC_TIM7_FORCE_RESET +#define __TIM7_RELEASE_RESET __HAL_RCC_TIM7_RELEASE_RESET +#define __TIM8_CLK_DISABLE __HAL_RCC_TIM8_CLK_DISABLE +#define __TIM8_CLK_ENABLE __HAL_RCC_TIM8_CLK_ENABLE +#define __TIM8_CLK_SLEEP_DISABLE __HAL_RCC_TIM8_CLK_SLEEP_DISABLE +#define __TIM8_CLK_SLEEP_ENABLE __HAL_RCC_TIM8_CLK_SLEEP_ENABLE +#define __TIM8_FORCE_RESET __HAL_RCC_TIM8_FORCE_RESET +#define __TIM8_RELEASE_RESET __HAL_RCC_TIM8_RELEASE_RESET +#define __TIM9_CLK_DISABLE __HAL_RCC_TIM9_CLK_DISABLE +#define __TIM9_CLK_ENABLE __HAL_RCC_TIM9_CLK_ENABLE +#define __TIM9_FORCE_RESET __HAL_RCC_TIM9_FORCE_RESET +#define __TIM9_RELEASE_RESET __HAL_RCC_TIM9_RELEASE_RESET +#define __TSC_CLK_DISABLE __HAL_RCC_TSC_CLK_DISABLE +#define __TSC_CLK_ENABLE __HAL_RCC_TSC_CLK_ENABLE +#define __TSC_CLK_SLEEP_DISABLE __HAL_RCC_TSC_CLK_SLEEP_DISABLE +#define __TSC_CLK_SLEEP_ENABLE __HAL_RCC_TSC_CLK_SLEEP_ENABLE +#define __TSC_FORCE_RESET __HAL_RCC_TSC_FORCE_RESET +#define __TSC_RELEASE_RESET __HAL_RCC_TSC_RELEASE_RESET +#define __UART4_CLK_DISABLE __HAL_RCC_UART4_CLK_DISABLE +#define __UART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLE +#define __UART4_CLK_SLEEP_DISABLE __HAL_RCC_UART4_CLK_SLEEP_DISABLE +#define __UART4_CLK_SLEEP_ENABLE __HAL_RCC_UART4_CLK_SLEEP_ENABLE +#define __UART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESET +#define __UART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESET +#define __UART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLE +#define __UART5_CLK_ENABLE __HAL_RCC_UART5_CLK_ENABLE +#define __UART5_CLK_SLEEP_DISABLE __HAL_RCC_UART5_CLK_SLEEP_DISABLE +#define __UART5_CLK_SLEEP_ENABLE __HAL_RCC_UART5_CLK_SLEEP_ENABLE +#define __UART5_FORCE_RESET __HAL_RCC_UART5_FORCE_RESET +#define __UART5_RELEASE_RESET __HAL_RCC_UART5_RELEASE_RESET +#define __USART1_CLK_DISABLE __HAL_RCC_USART1_CLK_DISABLE +#define __USART1_CLK_ENABLE __HAL_RCC_USART1_CLK_ENABLE +#define __USART1_CLK_SLEEP_DISABLE __HAL_RCC_USART1_CLK_SLEEP_DISABLE +#define __USART1_CLK_SLEEP_ENABLE __HAL_RCC_USART1_CLK_SLEEP_ENABLE +#define __USART1_FORCE_RESET __HAL_RCC_USART1_FORCE_RESET +#define __USART1_RELEASE_RESET __HAL_RCC_USART1_RELEASE_RESET +#define __USART2_CLK_DISABLE __HAL_RCC_USART2_CLK_DISABLE +#define __USART2_CLK_ENABLE __HAL_RCC_USART2_CLK_ENABLE +#define __USART2_CLK_SLEEP_DISABLE __HAL_RCC_USART2_CLK_SLEEP_DISABLE +#define __USART2_CLK_SLEEP_ENABLE __HAL_RCC_USART2_CLK_SLEEP_ENABLE +#define __USART2_FORCE_RESET __HAL_RCC_USART2_FORCE_RESET +#define __USART2_RELEASE_RESET __HAL_RCC_USART2_RELEASE_RESET +#define __USART3_CLK_DISABLE __HAL_RCC_USART3_CLK_DISABLE +#define __USART3_CLK_ENABLE __HAL_RCC_USART3_CLK_ENABLE +#define __USART3_CLK_SLEEP_DISABLE __HAL_RCC_USART3_CLK_SLEEP_DISABLE +#define __USART3_CLK_SLEEP_ENABLE __HAL_RCC_USART3_CLK_SLEEP_ENABLE +#define __USART3_FORCE_RESET __HAL_RCC_USART3_FORCE_RESET +#define __USART3_RELEASE_RESET __HAL_RCC_USART3_RELEASE_RESET +#define __USART4_CLK_DISABLE __HAL_RCC_UART4_CLK_DISABLE +#define __USART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLE +#define __USART4_CLK_SLEEP_ENABLE __HAL_RCC_UART4_CLK_SLEEP_ENABLE +#define __USART4_CLK_SLEEP_DISABLE __HAL_RCC_UART4_CLK_SLEEP_DISABLE +#define __USART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESET +#define __USART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESET +#define __USART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLE +#define __USART5_CLK_ENABLE __HAL_RCC_UART5_CLK_ENABLE +#define __USART5_CLK_SLEEP_ENABLE __HAL_RCC_UART5_CLK_SLEEP_ENABLE +#define __USART5_CLK_SLEEP_DISABLE __HAL_RCC_UART5_CLK_SLEEP_DISABLE +#define __USART5_FORCE_RESET __HAL_RCC_UART5_FORCE_RESET +#define __USART5_RELEASE_RESET __HAL_RCC_UART5_RELEASE_RESET +#define __USART7_CLK_DISABLE __HAL_RCC_UART7_CLK_DISABLE +#define __USART7_CLK_ENABLE __HAL_RCC_UART7_CLK_ENABLE +#define __USART7_FORCE_RESET __HAL_RCC_UART7_FORCE_RESET +#define __USART7_RELEASE_RESET __HAL_RCC_UART7_RELEASE_RESET +#define __USART8_CLK_DISABLE __HAL_RCC_UART8_CLK_DISABLE +#define __USART8_CLK_ENABLE __HAL_RCC_UART8_CLK_ENABLE +#define __USART8_FORCE_RESET __HAL_RCC_UART8_FORCE_RESET +#define __USART8_RELEASE_RESET __HAL_RCC_UART8_RELEASE_RESET +#define __USB_CLK_DISABLE __HAL_RCC_USB_CLK_DISABLE +#define __USB_CLK_ENABLE __HAL_RCC_USB_CLK_ENABLE +#define __USB_FORCE_RESET __HAL_RCC_USB_FORCE_RESET +#define __USB_CLK_SLEEP_ENABLE __HAL_RCC_USB_CLK_SLEEP_ENABLE +#define __USB_CLK_SLEEP_DISABLE __HAL_RCC_USB_CLK_SLEEP_DISABLE +#define __USB_OTG_FS_CLK_DISABLE __HAL_RCC_USB_OTG_FS_CLK_DISABLE +#define __USB_OTG_FS_CLK_ENABLE __HAL_RCC_USB_OTG_FS_CLK_ENABLE +#define __USB_RELEASE_RESET __HAL_RCC_USB_RELEASE_RESET + +#if defined(STM32H7) +#define __HAL_RCC_WWDG_CLK_DISABLE __HAL_RCC_WWDG1_CLK_DISABLE +#define __HAL_RCC_WWDG_CLK_ENABLE __HAL_RCC_WWDG1_CLK_ENABLE +#define __HAL_RCC_WWDG_CLK_SLEEP_DISABLE __HAL_RCC_WWDG1_CLK_SLEEP_DISABLE +#define __HAL_RCC_WWDG_CLK_SLEEP_ENABLE __HAL_RCC_WWDG1_CLK_SLEEP_ENABLE + +#define __HAL_RCC_WWDG_FORCE_RESET ((void)0U) /* Not available on the STM32H7*/ +#define __HAL_RCC_WWDG_RELEASE_RESET ((void)0U) /* Not available on the STM32H7*/ + + +#define __HAL_RCC_WWDG_IS_CLK_ENABLED __HAL_RCC_WWDG1_IS_CLK_ENABLED +#define __HAL_RCC_WWDG_IS_CLK_DISABLED __HAL_RCC_WWDG1_IS_CLK_DISABLED +#endif + +#define __WWDG_CLK_DISABLE __HAL_RCC_WWDG_CLK_DISABLE +#define __WWDG_CLK_ENABLE __HAL_RCC_WWDG_CLK_ENABLE +#define __WWDG_CLK_SLEEP_DISABLE __HAL_RCC_WWDG_CLK_SLEEP_DISABLE +#define __WWDG_CLK_SLEEP_ENABLE __HAL_RCC_WWDG_CLK_SLEEP_ENABLE +#define __WWDG_FORCE_RESET __HAL_RCC_WWDG_FORCE_RESET +#define __WWDG_RELEASE_RESET __HAL_RCC_WWDG_RELEASE_RESET + +#define __TIM21_CLK_ENABLE __HAL_RCC_TIM21_CLK_ENABLE +#define __TIM21_CLK_DISABLE __HAL_RCC_TIM21_CLK_DISABLE +#define __TIM21_FORCE_RESET __HAL_RCC_TIM21_FORCE_RESET +#define __TIM21_RELEASE_RESET __HAL_RCC_TIM21_RELEASE_RESET +#define __TIM21_CLK_SLEEP_ENABLE __HAL_RCC_TIM21_CLK_SLEEP_ENABLE +#define __TIM21_CLK_SLEEP_DISABLE __HAL_RCC_TIM21_CLK_SLEEP_DISABLE +#define __TIM22_CLK_ENABLE __HAL_RCC_TIM22_CLK_ENABLE +#define __TIM22_CLK_DISABLE __HAL_RCC_TIM22_CLK_DISABLE +#define __TIM22_FORCE_RESET __HAL_RCC_TIM22_FORCE_RESET +#define __TIM22_RELEASE_RESET __HAL_RCC_TIM22_RELEASE_RESET +#define __TIM22_CLK_SLEEP_ENABLE __HAL_RCC_TIM22_CLK_SLEEP_ENABLE +#define __TIM22_CLK_SLEEP_DISABLE __HAL_RCC_TIM22_CLK_SLEEP_DISABLE +#define __CRS_CLK_DISABLE __HAL_RCC_CRS_CLK_DISABLE +#define __CRS_CLK_ENABLE __HAL_RCC_CRS_CLK_ENABLE +#define __CRS_CLK_SLEEP_DISABLE __HAL_RCC_CRS_CLK_SLEEP_DISABLE +#define __CRS_CLK_SLEEP_ENABLE __HAL_RCC_CRS_CLK_SLEEP_ENABLE +#define __CRS_FORCE_RESET __HAL_RCC_CRS_FORCE_RESET +#define __CRS_RELEASE_RESET __HAL_RCC_CRS_RELEASE_RESET +#define __RCC_BACKUPRESET_FORCE __HAL_RCC_BACKUPRESET_FORCE +#define __RCC_BACKUPRESET_RELEASE __HAL_RCC_BACKUPRESET_RELEASE + +#define __USB_OTG_FS_FORCE_RESET __HAL_RCC_USB_OTG_FS_FORCE_RESET +#define __USB_OTG_FS_RELEASE_RESET __HAL_RCC_USB_OTG_FS_RELEASE_RESET +#define __USB_OTG_FS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE +#define __USB_OTG_FS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE +#define __USB_OTG_HS_CLK_DISABLE __HAL_RCC_USB_OTG_HS_CLK_DISABLE +#define __USB_OTG_HS_CLK_ENABLE __HAL_RCC_USB_OTG_HS_CLK_ENABLE +#define __USB_OTG_HS_ULPI_CLK_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE +#define __USB_OTG_HS_ULPI_CLK_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE +#define __TIM9_CLK_SLEEP_ENABLE __HAL_RCC_TIM9_CLK_SLEEP_ENABLE +#define __TIM9_CLK_SLEEP_DISABLE __HAL_RCC_TIM9_CLK_SLEEP_DISABLE +#define __TIM10_CLK_SLEEP_ENABLE __HAL_RCC_TIM10_CLK_SLEEP_ENABLE +#define __TIM10_CLK_SLEEP_DISABLE __HAL_RCC_TIM10_CLK_SLEEP_DISABLE +#define __TIM11_CLK_SLEEP_ENABLE __HAL_RCC_TIM11_CLK_SLEEP_ENABLE +#define __TIM11_CLK_SLEEP_DISABLE __HAL_RCC_TIM11_CLK_SLEEP_DISABLE +#define __ETHMACPTP_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE +#define __ETHMACPTP_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE +#define __ETHMACPTP_CLK_ENABLE __HAL_RCC_ETHMACPTP_CLK_ENABLE +#define __ETHMACPTP_CLK_DISABLE __HAL_RCC_ETHMACPTP_CLK_DISABLE +#define __HASH_CLK_ENABLE __HAL_RCC_HASH_CLK_ENABLE +#define __HASH_FORCE_RESET __HAL_RCC_HASH_FORCE_RESET +#define __HASH_RELEASE_RESET __HAL_RCC_HASH_RELEASE_RESET +#define __HASH_CLK_SLEEP_ENABLE __HAL_RCC_HASH_CLK_SLEEP_ENABLE +#define __HASH_CLK_SLEEP_DISABLE __HAL_RCC_HASH_CLK_SLEEP_DISABLE +#define __HASH_CLK_DISABLE __HAL_RCC_HASH_CLK_DISABLE +#define __SPI5_CLK_ENABLE __HAL_RCC_SPI5_CLK_ENABLE +#define __SPI5_CLK_DISABLE __HAL_RCC_SPI5_CLK_DISABLE +#define __SPI5_FORCE_RESET __HAL_RCC_SPI5_FORCE_RESET +#define __SPI5_RELEASE_RESET __HAL_RCC_SPI5_RELEASE_RESET +#define __SPI5_CLK_SLEEP_ENABLE __HAL_RCC_SPI5_CLK_SLEEP_ENABLE +#define __SPI5_CLK_SLEEP_DISABLE __HAL_RCC_SPI5_CLK_SLEEP_DISABLE +#define __SPI6_CLK_ENABLE __HAL_RCC_SPI6_CLK_ENABLE +#define __SPI6_CLK_DISABLE __HAL_RCC_SPI6_CLK_DISABLE +#define __SPI6_FORCE_RESET __HAL_RCC_SPI6_FORCE_RESET +#define __SPI6_RELEASE_RESET __HAL_RCC_SPI6_RELEASE_RESET +#define __SPI6_CLK_SLEEP_ENABLE __HAL_RCC_SPI6_CLK_SLEEP_ENABLE +#define __SPI6_CLK_SLEEP_DISABLE __HAL_RCC_SPI6_CLK_SLEEP_DISABLE +#define __LTDC_CLK_ENABLE __HAL_RCC_LTDC_CLK_ENABLE +#define __LTDC_CLK_DISABLE __HAL_RCC_LTDC_CLK_DISABLE +#define __LTDC_FORCE_RESET __HAL_RCC_LTDC_FORCE_RESET +#define __LTDC_RELEASE_RESET __HAL_RCC_LTDC_RELEASE_RESET +#define __LTDC_CLK_SLEEP_ENABLE __HAL_RCC_LTDC_CLK_SLEEP_ENABLE +#define __ETHMAC_CLK_SLEEP_ENABLE __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE +#define __ETHMAC_CLK_SLEEP_DISABLE __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE +#define __ETHMACTX_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE +#define __ETHMACTX_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE +#define __ETHMACRX_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE +#define __ETHMACRX_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE +#define __TIM12_CLK_SLEEP_ENABLE __HAL_RCC_TIM12_CLK_SLEEP_ENABLE +#define __TIM12_CLK_SLEEP_DISABLE __HAL_RCC_TIM12_CLK_SLEEP_DISABLE +#define __TIM13_CLK_SLEEP_ENABLE __HAL_RCC_TIM13_CLK_SLEEP_ENABLE +#define __TIM13_CLK_SLEEP_DISABLE __HAL_RCC_TIM13_CLK_SLEEP_DISABLE +#define __TIM14_CLK_SLEEP_ENABLE __HAL_RCC_TIM14_CLK_SLEEP_ENABLE +#define __TIM14_CLK_SLEEP_DISABLE __HAL_RCC_TIM14_CLK_SLEEP_DISABLE +#define __BKPSRAM_CLK_ENABLE __HAL_RCC_BKPSRAM_CLK_ENABLE +#define __BKPSRAM_CLK_DISABLE __HAL_RCC_BKPSRAM_CLK_DISABLE +#define __BKPSRAM_CLK_SLEEP_ENABLE __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE +#define __BKPSRAM_CLK_SLEEP_DISABLE __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE +#define __CCMDATARAMEN_CLK_ENABLE __HAL_RCC_CCMDATARAMEN_CLK_ENABLE +#define __CCMDATARAMEN_CLK_DISABLE __HAL_RCC_CCMDATARAMEN_CLK_DISABLE +#define __USART6_CLK_ENABLE __HAL_RCC_USART6_CLK_ENABLE +#define __USART6_CLK_DISABLE __HAL_RCC_USART6_CLK_DISABLE +#define __USART6_FORCE_RESET __HAL_RCC_USART6_FORCE_RESET +#define __USART6_RELEASE_RESET __HAL_RCC_USART6_RELEASE_RESET +#define __USART6_CLK_SLEEP_ENABLE __HAL_RCC_USART6_CLK_SLEEP_ENABLE +#define __USART6_CLK_SLEEP_DISABLE __HAL_RCC_USART6_CLK_SLEEP_DISABLE +#define __SPI4_CLK_ENABLE __HAL_RCC_SPI4_CLK_ENABLE +#define __SPI4_CLK_DISABLE __HAL_RCC_SPI4_CLK_DISABLE +#define __SPI4_FORCE_RESET __HAL_RCC_SPI4_FORCE_RESET +#define __SPI4_RELEASE_RESET __HAL_RCC_SPI4_RELEASE_RESET +#define __SPI4_CLK_SLEEP_ENABLE __HAL_RCC_SPI4_CLK_SLEEP_ENABLE +#define __SPI4_CLK_SLEEP_DISABLE __HAL_RCC_SPI4_CLK_SLEEP_DISABLE +#define __GPIOI_CLK_ENABLE __HAL_RCC_GPIOI_CLK_ENABLE +#define __GPIOI_CLK_DISABLE __HAL_RCC_GPIOI_CLK_DISABLE +#define __GPIOI_FORCE_RESET __HAL_RCC_GPIOI_FORCE_RESET +#define __GPIOI_RELEASE_RESET __HAL_RCC_GPIOI_RELEASE_RESET +#define __GPIOI_CLK_SLEEP_ENABLE __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE +#define __GPIOI_CLK_SLEEP_DISABLE __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE +#define __GPIOJ_CLK_ENABLE __HAL_RCC_GPIOJ_CLK_ENABLE +#define __GPIOJ_CLK_DISABLE __HAL_RCC_GPIOJ_CLK_DISABLE +#define __GPIOJ_FORCE_RESET __HAL_RCC_GPIOJ_FORCE_RESET +#define __GPIOJ_RELEASE_RESET __HAL_RCC_GPIOJ_RELEASE_RESET +#define __GPIOJ_CLK_SLEEP_ENABLE __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE +#define __GPIOJ_CLK_SLEEP_DISABLE __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE +#define __GPIOK_CLK_ENABLE __HAL_RCC_GPIOK_CLK_ENABLE +#define __GPIOK_CLK_DISABLE __HAL_RCC_GPIOK_CLK_DISABLE +#define __GPIOK_RELEASE_RESET __HAL_RCC_GPIOK_RELEASE_RESET +#define __GPIOK_CLK_SLEEP_ENABLE __HAL_RCC_GPIOK_CLK_SLEEP_ENABLE +#define __GPIOK_CLK_SLEEP_DISABLE __HAL_RCC_GPIOK_CLK_SLEEP_DISABLE +#define __ETH_CLK_ENABLE __HAL_RCC_ETH_CLK_ENABLE +#define __ETH_CLK_DISABLE __HAL_RCC_ETH_CLK_DISABLE +#define __DCMI_CLK_ENABLE __HAL_RCC_DCMI_CLK_ENABLE +#define __DCMI_CLK_DISABLE __HAL_RCC_DCMI_CLK_DISABLE +#define __DCMI_FORCE_RESET __HAL_RCC_DCMI_FORCE_RESET +#define __DCMI_RELEASE_RESET __HAL_RCC_DCMI_RELEASE_RESET +#define __DCMI_CLK_SLEEP_ENABLE __HAL_RCC_DCMI_CLK_SLEEP_ENABLE +#define __DCMI_CLK_SLEEP_DISABLE __HAL_RCC_DCMI_CLK_SLEEP_DISABLE +#define __UART7_CLK_ENABLE __HAL_RCC_UART7_CLK_ENABLE +#define __UART7_CLK_DISABLE __HAL_RCC_UART7_CLK_DISABLE +#define __UART7_RELEASE_RESET __HAL_RCC_UART7_RELEASE_RESET +#define __UART7_FORCE_RESET __HAL_RCC_UART7_FORCE_RESET +#define __UART7_CLK_SLEEP_ENABLE __HAL_RCC_UART7_CLK_SLEEP_ENABLE +#define __UART7_CLK_SLEEP_DISABLE __HAL_RCC_UART7_CLK_SLEEP_DISABLE +#define __UART8_CLK_ENABLE __HAL_RCC_UART8_CLK_ENABLE +#define __UART8_CLK_DISABLE __HAL_RCC_UART8_CLK_DISABLE +#define __UART8_FORCE_RESET __HAL_RCC_UART8_FORCE_RESET +#define __UART8_RELEASE_RESET __HAL_RCC_UART8_RELEASE_RESET +#define __UART8_CLK_SLEEP_ENABLE __HAL_RCC_UART8_CLK_SLEEP_ENABLE +#define __UART8_CLK_SLEEP_DISABLE __HAL_RCC_UART8_CLK_SLEEP_DISABLE +#define __OTGHS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE +#define __OTGHS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE +#define __OTGHS_FORCE_RESET __HAL_RCC_USB_OTG_HS_FORCE_RESET +#define __OTGHS_RELEASE_RESET __HAL_RCC_USB_OTG_HS_RELEASE_RESET +#define __OTGHSULPI_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE +#define __OTGHSULPI_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE +#define __HAL_RCC_OTGHS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE +#define __HAL_RCC_OTGHS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE +#define __HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED +#define __HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED +#define __HAL_RCC_OTGHS_FORCE_RESET __HAL_RCC_USB_OTG_HS_FORCE_RESET +#define __HAL_RCC_OTGHS_RELEASE_RESET __HAL_RCC_USB_OTG_HS_RELEASE_RESET +#define __HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE +#define __HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE +#define __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED +#define __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED +#define __SRAM3_CLK_SLEEP_ENABLE __HAL_RCC_SRAM3_CLK_SLEEP_ENABLE +#define __CAN2_CLK_SLEEP_ENABLE __HAL_RCC_CAN2_CLK_SLEEP_ENABLE +#define __CAN2_CLK_SLEEP_DISABLE __HAL_RCC_CAN2_CLK_SLEEP_DISABLE +#define __DAC_CLK_SLEEP_ENABLE __HAL_RCC_DAC_CLK_SLEEP_ENABLE +#define __DAC_CLK_SLEEP_DISABLE __HAL_RCC_DAC_CLK_SLEEP_DISABLE +#define __ADC2_CLK_SLEEP_ENABLE __HAL_RCC_ADC2_CLK_SLEEP_ENABLE +#define __ADC2_CLK_SLEEP_DISABLE __HAL_RCC_ADC2_CLK_SLEEP_DISABLE +#define __ADC3_CLK_SLEEP_ENABLE __HAL_RCC_ADC3_CLK_SLEEP_ENABLE +#define __ADC3_CLK_SLEEP_DISABLE __HAL_RCC_ADC3_CLK_SLEEP_DISABLE +#define __FSMC_FORCE_RESET __HAL_RCC_FSMC_FORCE_RESET +#define __FSMC_RELEASE_RESET __HAL_RCC_FSMC_RELEASE_RESET +#define __FSMC_CLK_SLEEP_ENABLE __HAL_RCC_FSMC_CLK_SLEEP_ENABLE +#define __FSMC_CLK_SLEEP_DISABLE __HAL_RCC_FSMC_CLK_SLEEP_DISABLE +#define __SDIO_FORCE_RESET __HAL_RCC_SDIO_FORCE_RESET +#define __SDIO_RELEASE_RESET __HAL_RCC_SDIO_RELEASE_RESET +#define __SDIO_CLK_SLEEP_DISABLE __HAL_RCC_SDIO_CLK_SLEEP_DISABLE +#define __SDIO_CLK_SLEEP_ENABLE __HAL_RCC_SDIO_CLK_SLEEP_ENABLE +#define __DMA2D_CLK_ENABLE __HAL_RCC_DMA2D_CLK_ENABLE +#define __DMA2D_CLK_DISABLE __HAL_RCC_DMA2D_CLK_DISABLE +#define __DMA2D_FORCE_RESET __HAL_RCC_DMA2D_FORCE_RESET +#define __DMA2D_RELEASE_RESET __HAL_RCC_DMA2D_RELEASE_RESET +#define __DMA2D_CLK_SLEEP_ENABLE __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE +#define __DMA2D_CLK_SLEEP_DISABLE __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE + +/* alias define maintained for legacy */ +#define __HAL_RCC_OTGFS_FORCE_RESET __HAL_RCC_USB_OTG_FS_FORCE_RESET +#define __HAL_RCC_OTGFS_RELEASE_RESET __HAL_RCC_USB_OTG_FS_RELEASE_RESET + +#define __ADC12_CLK_ENABLE __HAL_RCC_ADC12_CLK_ENABLE +#define __ADC12_CLK_DISABLE __HAL_RCC_ADC12_CLK_DISABLE +#define __ADC34_CLK_ENABLE __HAL_RCC_ADC34_CLK_ENABLE +#define __ADC34_CLK_DISABLE __HAL_RCC_ADC34_CLK_DISABLE +#define __DAC2_CLK_ENABLE __HAL_RCC_DAC2_CLK_ENABLE +#define __DAC2_CLK_DISABLE __HAL_RCC_DAC2_CLK_DISABLE +#define __TIM18_CLK_ENABLE __HAL_RCC_TIM18_CLK_ENABLE +#define __TIM18_CLK_DISABLE __HAL_RCC_TIM18_CLK_DISABLE +#define __TIM19_CLK_ENABLE __HAL_RCC_TIM19_CLK_ENABLE +#define __TIM19_CLK_DISABLE __HAL_RCC_TIM19_CLK_DISABLE +#define __TIM20_CLK_ENABLE __HAL_RCC_TIM20_CLK_ENABLE +#define __TIM20_CLK_DISABLE __HAL_RCC_TIM20_CLK_DISABLE +#define __HRTIM1_CLK_ENABLE __HAL_RCC_HRTIM1_CLK_ENABLE +#define __HRTIM1_CLK_DISABLE __HAL_RCC_HRTIM1_CLK_DISABLE +#define __SDADC1_CLK_ENABLE __HAL_RCC_SDADC1_CLK_ENABLE +#define __SDADC2_CLK_ENABLE __HAL_RCC_SDADC2_CLK_ENABLE +#define __SDADC3_CLK_ENABLE __HAL_RCC_SDADC3_CLK_ENABLE +#define __SDADC1_CLK_DISABLE __HAL_RCC_SDADC1_CLK_DISABLE +#define __SDADC2_CLK_DISABLE __HAL_RCC_SDADC2_CLK_DISABLE +#define __SDADC3_CLK_DISABLE __HAL_RCC_SDADC3_CLK_DISABLE + +#define __ADC12_FORCE_RESET __HAL_RCC_ADC12_FORCE_RESET +#define __ADC12_RELEASE_RESET __HAL_RCC_ADC12_RELEASE_RESET +#define __ADC34_FORCE_RESET __HAL_RCC_ADC34_FORCE_RESET +#define __ADC34_RELEASE_RESET __HAL_RCC_ADC34_RELEASE_RESET +#define __DAC2_FORCE_RESET __HAL_RCC_DAC2_FORCE_RESET +#define __DAC2_RELEASE_RESET __HAL_RCC_DAC2_RELEASE_RESET +#define __TIM18_FORCE_RESET __HAL_RCC_TIM18_FORCE_RESET +#define __TIM18_RELEASE_RESET __HAL_RCC_TIM18_RELEASE_RESET +#define __TIM19_FORCE_RESET __HAL_RCC_TIM19_FORCE_RESET +#define __TIM19_RELEASE_RESET __HAL_RCC_TIM19_RELEASE_RESET +#define __TIM20_FORCE_RESET __HAL_RCC_TIM20_FORCE_RESET +#define __TIM20_RELEASE_RESET __HAL_RCC_TIM20_RELEASE_RESET +#define __HRTIM1_FORCE_RESET __HAL_RCC_HRTIM1_FORCE_RESET +#define __HRTIM1_RELEASE_RESET __HAL_RCC_HRTIM1_RELEASE_RESET +#define __SDADC1_FORCE_RESET __HAL_RCC_SDADC1_FORCE_RESET +#define __SDADC2_FORCE_RESET __HAL_RCC_SDADC2_FORCE_RESET +#define __SDADC3_FORCE_RESET __HAL_RCC_SDADC3_FORCE_RESET +#define __SDADC1_RELEASE_RESET __HAL_RCC_SDADC1_RELEASE_RESET +#define __SDADC2_RELEASE_RESET __HAL_RCC_SDADC2_RELEASE_RESET +#define __SDADC3_RELEASE_RESET __HAL_RCC_SDADC3_RELEASE_RESET + +#define __ADC1_IS_CLK_ENABLED __HAL_RCC_ADC1_IS_CLK_ENABLED +#define __ADC1_IS_CLK_DISABLED __HAL_RCC_ADC1_IS_CLK_DISABLED +#define __ADC12_IS_CLK_ENABLED __HAL_RCC_ADC12_IS_CLK_ENABLED +#define __ADC12_IS_CLK_DISABLED __HAL_RCC_ADC12_IS_CLK_DISABLED +#define __ADC34_IS_CLK_ENABLED __HAL_RCC_ADC34_IS_CLK_ENABLED +#define __ADC34_IS_CLK_DISABLED __HAL_RCC_ADC34_IS_CLK_DISABLED +#define __CEC_IS_CLK_ENABLED __HAL_RCC_CEC_IS_CLK_ENABLED +#define __CEC_IS_CLK_DISABLED __HAL_RCC_CEC_IS_CLK_DISABLED +#define __CRC_IS_CLK_ENABLED __HAL_RCC_CRC_IS_CLK_ENABLED +#define __CRC_IS_CLK_DISABLED __HAL_RCC_CRC_IS_CLK_DISABLED +#define __DAC1_IS_CLK_ENABLED __HAL_RCC_DAC1_IS_CLK_ENABLED +#define __DAC1_IS_CLK_DISABLED __HAL_RCC_DAC1_IS_CLK_DISABLED +#define __DAC2_IS_CLK_ENABLED __HAL_RCC_DAC2_IS_CLK_ENABLED +#define __DAC2_IS_CLK_DISABLED __HAL_RCC_DAC2_IS_CLK_DISABLED +#define __DMA1_IS_CLK_ENABLED __HAL_RCC_DMA1_IS_CLK_ENABLED +#define __DMA1_IS_CLK_DISABLED __HAL_RCC_DMA1_IS_CLK_DISABLED +#define __DMA2_IS_CLK_ENABLED __HAL_RCC_DMA2_IS_CLK_ENABLED +#define __DMA2_IS_CLK_DISABLED __HAL_RCC_DMA2_IS_CLK_DISABLED +#define __FLITF_IS_CLK_ENABLED __HAL_RCC_FLITF_IS_CLK_ENABLED +#define __FLITF_IS_CLK_DISABLED __HAL_RCC_FLITF_IS_CLK_DISABLED +#define __FMC_IS_CLK_ENABLED __HAL_RCC_FMC_IS_CLK_ENABLED +#define __FMC_IS_CLK_DISABLED __HAL_RCC_FMC_IS_CLK_DISABLED +#define __GPIOA_IS_CLK_ENABLED __HAL_RCC_GPIOA_IS_CLK_ENABLED +#define __GPIOA_IS_CLK_DISABLED __HAL_RCC_GPIOA_IS_CLK_DISABLED +#define __GPIOB_IS_CLK_ENABLED __HAL_RCC_GPIOB_IS_CLK_ENABLED +#define __GPIOB_IS_CLK_DISABLED __HAL_RCC_GPIOB_IS_CLK_DISABLED +#define __GPIOC_IS_CLK_ENABLED __HAL_RCC_GPIOC_IS_CLK_ENABLED +#define __GPIOC_IS_CLK_DISABLED __HAL_RCC_GPIOC_IS_CLK_DISABLED +#define __GPIOD_IS_CLK_ENABLED __HAL_RCC_GPIOD_IS_CLK_ENABLED +#define __GPIOD_IS_CLK_DISABLED __HAL_RCC_GPIOD_IS_CLK_DISABLED +#define __GPIOE_IS_CLK_ENABLED __HAL_RCC_GPIOE_IS_CLK_ENABLED +#define __GPIOE_IS_CLK_DISABLED __HAL_RCC_GPIOE_IS_CLK_DISABLED +#define __GPIOF_IS_CLK_ENABLED __HAL_RCC_GPIOF_IS_CLK_ENABLED +#define __GPIOF_IS_CLK_DISABLED __HAL_RCC_GPIOF_IS_CLK_DISABLED +#define __GPIOG_IS_CLK_ENABLED __HAL_RCC_GPIOG_IS_CLK_ENABLED +#define __GPIOG_IS_CLK_DISABLED __HAL_RCC_GPIOG_IS_CLK_DISABLED +#define __GPIOH_IS_CLK_ENABLED __HAL_RCC_GPIOH_IS_CLK_ENABLED +#define __GPIOH_IS_CLK_DISABLED __HAL_RCC_GPIOH_IS_CLK_DISABLED +#define __HRTIM1_IS_CLK_ENABLED __HAL_RCC_HRTIM1_IS_CLK_ENABLED +#define __HRTIM1_IS_CLK_DISABLED __HAL_RCC_HRTIM1_IS_CLK_DISABLED +#define __I2C1_IS_CLK_ENABLED __HAL_RCC_I2C1_IS_CLK_ENABLED +#define __I2C1_IS_CLK_DISABLED __HAL_RCC_I2C1_IS_CLK_DISABLED +#define __I2C2_IS_CLK_ENABLED __HAL_RCC_I2C2_IS_CLK_ENABLED +#define __I2C2_IS_CLK_DISABLED __HAL_RCC_I2C2_IS_CLK_DISABLED +#define __I2C3_IS_CLK_ENABLED __HAL_RCC_I2C3_IS_CLK_ENABLED +#define __I2C3_IS_CLK_DISABLED __HAL_RCC_I2C3_IS_CLK_DISABLED +#define __PWR_IS_CLK_ENABLED __HAL_RCC_PWR_IS_CLK_ENABLED +#define __PWR_IS_CLK_DISABLED __HAL_RCC_PWR_IS_CLK_DISABLED +#define __SYSCFG_IS_CLK_ENABLED __HAL_RCC_SYSCFG_IS_CLK_ENABLED +#define __SYSCFG_IS_CLK_DISABLED __HAL_RCC_SYSCFG_IS_CLK_DISABLED +#define __SPI1_IS_CLK_ENABLED __HAL_RCC_SPI1_IS_CLK_ENABLED +#define __SPI1_IS_CLK_DISABLED __HAL_RCC_SPI1_IS_CLK_DISABLED +#define __SPI2_IS_CLK_ENABLED __HAL_RCC_SPI2_IS_CLK_ENABLED +#define __SPI2_IS_CLK_DISABLED __HAL_RCC_SPI2_IS_CLK_DISABLED +#define __SPI3_IS_CLK_ENABLED __HAL_RCC_SPI3_IS_CLK_ENABLED +#define __SPI3_IS_CLK_DISABLED __HAL_RCC_SPI3_IS_CLK_DISABLED +#define __SPI4_IS_CLK_ENABLED __HAL_RCC_SPI4_IS_CLK_ENABLED +#define __SPI4_IS_CLK_DISABLED __HAL_RCC_SPI4_IS_CLK_DISABLED +#define __SDADC1_IS_CLK_ENABLED __HAL_RCC_SDADC1_IS_CLK_ENABLED +#define __SDADC1_IS_CLK_DISABLED __HAL_RCC_SDADC1_IS_CLK_DISABLED +#define __SDADC2_IS_CLK_ENABLED __HAL_RCC_SDADC2_IS_CLK_ENABLED +#define __SDADC2_IS_CLK_DISABLED __HAL_RCC_SDADC2_IS_CLK_DISABLED +#define __SDADC3_IS_CLK_ENABLED __HAL_RCC_SDADC3_IS_CLK_ENABLED +#define __SDADC3_IS_CLK_DISABLED __HAL_RCC_SDADC3_IS_CLK_DISABLED +#define __SRAM_IS_CLK_ENABLED __HAL_RCC_SRAM_IS_CLK_ENABLED +#define __SRAM_IS_CLK_DISABLED __HAL_RCC_SRAM_IS_CLK_DISABLED +#define __TIM1_IS_CLK_ENABLED __HAL_RCC_TIM1_IS_CLK_ENABLED +#define __TIM1_IS_CLK_DISABLED __HAL_RCC_TIM1_IS_CLK_DISABLED +#define __TIM2_IS_CLK_ENABLED __HAL_RCC_TIM2_IS_CLK_ENABLED +#define __TIM2_IS_CLK_DISABLED __HAL_RCC_TIM2_IS_CLK_DISABLED +#define __TIM3_IS_CLK_ENABLED __HAL_RCC_TIM3_IS_CLK_ENABLED +#define __TIM3_IS_CLK_DISABLED __HAL_RCC_TIM3_IS_CLK_DISABLED +#define __TIM4_IS_CLK_ENABLED __HAL_RCC_TIM4_IS_CLK_ENABLED +#define __TIM4_IS_CLK_DISABLED __HAL_RCC_TIM4_IS_CLK_DISABLED +#define __TIM5_IS_CLK_ENABLED __HAL_RCC_TIM5_IS_CLK_ENABLED +#define __TIM5_IS_CLK_DISABLED __HAL_RCC_TIM5_IS_CLK_DISABLED +#define __TIM6_IS_CLK_ENABLED __HAL_RCC_TIM6_IS_CLK_ENABLED +#define __TIM6_IS_CLK_DISABLED __HAL_RCC_TIM6_IS_CLK_DISABLED +#define __TIM7_IS_CLK_ENABLED __HAL_RCC_TIM7_IS_CLK_ENABLED +#define __TIM7_IS_CLK_DISABLED __HAL_RCC_TIM7_IS_CLK_DISABLED +#define __TIM8_IS_CLK_ENABLED __HAL_RCC_TIM8_IS_CLK_ENABLED +#define __TIM8_IS_CLK_DISABLED __HAL_RCC_TIM8_IS_CLK_DISABLED +#define __TIM12_IS_CLK_ENABLED __HAL_RCC_TIM12_IS_CLK_ENABLED +#define __TIM12_IS_CLK_DISABLED __HAL_RCC_TIM12_IS_CLK_DISABLED +#define __TIM13_IS_CLK_ENABLED __HAL_RCC_TIM13_IS_CLK_ENABLED +#define __TIM13_IS_CLK_DISABLED __HAL_RCC_TIM13_IS_CLK_DISABLED +#define __TIM14_IS_CLK_ENABLED __HAL_RCC_TIM14_IS_CLK_ENABLED +#define __TIM14_IS_CLK_DISABLED __HAL_RCC_TIM14_IS_CLK_DISABLED +#define __TIM15_IS_CLK_ENABLED __HAL_RCC_TIM15_IS_CLK_ENABLED +#define __TIM15_IS_CLK_DISABLED __HAL_RCC_TIM15_IS_CLK_DISABLED +#define __TIM16_IS_CLK_ENABLED __HAL_RCC_TIM16_IS_CLK_ENABLED +#define __TIM16_IS_CLK_DISABLED __HAL_RCC_TIM16_IS_CLK_DISABLED +#define __TIM17_IS_CLK_ENABLED __HAL_RCC_TIM17_IS_CLK_ENABLED +#define __TIM17_IS_CLK_DISABLED __HAL_RCC_TIM17_IS_CLK_DISABLED +#define __TIM18_IS_CLK_ENABLED __HAL_RCC_TIM18_IS_CLK_ENABLED +#define __TIM18_IS_CLK_DISABLED __HAL_RCC_TIM18_IS_CLK_DISABLED +#define __TIM19_IS_CLK_ENABLED __HAL_RCC_TIM19_IS_CLK_ENABLED +#define __TIM19_IS_CLK_DISABLED __HAL_RCC_TIM19_IS_CLK_DISABLED +#define __TIM20_IS_CLK_ENABLED __HAL_RCC_TIM20_IS_CLK_ENABLED +#define __TIM20_IS_CLK_DISABLED __HAL_RCC_TIM20_IS_CLK_DISABLED +#define __TSC_IS_CLK_ENABLED __HAL_RCC_TSC_IS_CLK_ENABLED +#define __TSC_IS_CLK_DISABLED __HAL_RCC_TSC_IS_CLK_DISABLED +#define __UART4_IS_CLK_ENABLED __HAL_RCC_UART4_IS_CLK_ENABLED +#define __UART4_IS_CLK_DISABLED __HAL_RCC_UART4_IS_CLK_DISABLED +#define __UART5_IS_CLK_ENABLED __HAL_RCC_UART5_IS_CLK_ENABLED +#define __UART5_IS_CLK_DISABLED __HAL_RCC_UART5_IS_CLK_DISABLED +#define __USART1_IS_CLK_ENABLED __HAL_RCC_USART1_IS_CLK_ENABLED +#define __USART1_IS_CLK_DISABLED __HAL_RCC_USART1_IS_CLK_DISABLED +#define __USART2_IS_CLK_ENABLED __HAL_RCC_USART2_IS_CLK_ENABLED +#define __USART2_IS_CLK_DISABLED __HAL_RCC_USART2_IS_CLK_DISABLED +#define __USART3_IS_CLK_ENABLED __HAL_RCC_USART3_IS_CLK_ENABLED +#define __USART3_IS_CLK_DISABLED __HAL_RCC_USART3_IS_CLK_DISABLED +#define __USB_IS_CLK_ENABLED __HAL_RCC_USB_IS_CLK_ENABLED +#define __USB_IS_CLK_DISABLED __HAL_RCC_USB_IS_CLK_DISABLED +#define __WWDG_IS_CLK_ENABLED __HAL_RCC_WWDG_IS_CLK_ENABLED +#define __WWDG_IS_CLK_DISABLED __HAL_RCC_WWDG_IS_CLK_DISABLED + +#if defined(STM32L1) +#define __HAL_RCC_CRYP_CLK_DISABLE __HAL_RCC_AES_CLK_DISABLE +#define __HAL_RCC_CRYP_CLK_ENABLE __HAL_RCC_AES_CLK_ENABLE +#define __HAL_RCC_CRYP_CLK_SLEEP_DISABLE __HAL_RCC_AES_CLK_SLEEP_DISABLE +#define __HAL_RCC_CRYP_CLK_SLEEP_ENABLE __HAL_RCC_AES_CLK_SLEEP_ENABLE +#define __HAL_RCC_CRYP_FORCE_RESET __HAL_RCC_AES_FORCE_RESET +#define __HAL_RCC_CRYP_RELEASE_RESET __HAL_RCC_AES_RELEASE_RESET +#endif /* STM32L1 */ + +#if defined(STM32F4) +#define __HAL_RCC_SDMMC1_FORCE_RESET __HAL_RCC_SDIO_FORCE_RESET +#define __HAL_RCC_SDMMC1_RELEASE_RESET __HAL_RCC_SDIO_RELEASE_RESET +#define __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE __HAL_RCC_SDIO_CLK_SLEEP_ENABLE +#define __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE __HAL_RCC_SDIO_CLK_SLEEP_DISABLE +#define __HAL_RCC_SDMMC1_CLK_ENABLE __HAL_RCC_SDIO_CLK_ENABLE +#define __HAL_RCC_SDMMC1_CLK_DISABLE __HAL_RCC_SDIO_CLK_DISABLE +#define __HAL_RCC_SDMMC1_IS_CLK_ENABLED __HAL_RCC_SDIO_IS_CLK_ENABLED +#define __HAL_RCC_SDMMC1_IS_CLK_DISABLED __HAL_RCC_SDIO_IS_CLK_DISABLED +#define Sdmmc1ClockSelection SdioClockSelection +#define RCC_PERIPHCLK_SDMMC1 RCC_PERIPHCLK_SDIO +#define RCC_SDMMC1CLKSOURCE_CLK48 RCC_SDIOCLKSOURCE_CK48 +#define RCC_SDMMC1CLKSOURCE_SYSCLK RCC_SDIOCLKSOURCE_SYSCLK +#define __HAL_RCC_SDMMC1_CONFIG __HAL_RCC_SDIO_CONFIG +#define __HAL_RCC_GET_SDMMC1_SOURCE __HAL_RCC_GET_SDIO_SOURCE +#endif + +#if defined(STM32F7) || defined(STM32L4) +#define __HAL_RCC_SDIO_FORCE_RESET __HAL_RCC_SDMMC1_FORCE_RESET +#define __HAL_RCC_SDIO_RELEASE_RESET __HAL_RCC_SDMMC1_RELEASE_RESET +#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE +#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE +#define __HAL_RCC_SDIO_CLK_ENABLE __HAL_RCC_SDMMC1_CLK_ENABLE +#define __HAL_RCC_SDIO_CLK_DISABLE __HAL_RCC_SDMMC1_CLK_DISABLE +#define __HAL_RCC_SDIO_IS_CLK_ENABLED __HAL_RCC_SDMMC1_IS_CLK_ENABLED +#define __HAL_RCC_SDIO_IS_CLK_DISABLED __HAL_RCC_SDMMC1_IS_CLK_DISABLED +#define SdioClockSelection Sdmmc1ClockSelection +#define RCC_PERIPHCLK_SDIO RCC_PERIPHCLK_SDMMC1 +#define __HAL_RCC_SDIO_CONFIG __HAL_RCC_SDMMC1_CONFIG +#define __HAL_RCC_GET_SDIO_SOURCE __HAL_RCC_GET_SDMMC1_SOURCE +#endif + +#if defined(STM32F7) +#define RCC_SDIOCLKSOURCE_CLK48 RCC_SDMMC1CLKSOURCE_CLK48 +#define RCC_SDIOCLKSOURCE_SYSCLK RCC_SDMMC1CLKSOURCE_SYSCLK +#endif + +#if defined(STM32H7) +#define __HAL_RCC_USB_OTG_HS_CLK_ENABLE() __HAL_RCC_USB1_OTG_HS_CLK_ENABLE() +#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE() __HAL_RCC_USB1_OTG_HS_ULPI_CLK_ENABLE() +#define __HAL_RCC_USB_OTG_HS_CLK_DISABLE() __HAL_RCC_USB1_OTG_HS_CLK_DISABLE() +#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE() __HAL_RCC_USB1_OTG_HS_ULPI_CLK_DISABLE() +#define __HAL_RCC_USB_OTG_HS_FORCE_RESET() __HAL_RCC_USB1_OTG_HS_FORCE_RESET() +#define __HAL_RCC_USB_OTG_HS_RELEASE_RESET() __HAL_RCC_USB1_OTG_HS_RELEASE_RESET() +#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE() __HAL_RCC_USB1_OTG_HS_CLK_SLEEP_ENABLE() +#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE() __HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_ENABLE() +#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE() __HAL_RCC_USB1_OTG_HS_CLK_SLEEP_DISABLE() +#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE() __HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_DISABLE() + +#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE() __HAL_RCC_USB2_OTG_FS_CLK_ENABLE() +#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_ENABLE() __HAL_RCC_USB2_OTG_FS_ULPI_CLK_ENABLE() +#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() __HAL_RCC_USB2_OTG_FS_CLK_DISABLE() +#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_DISABLE() __HAL_RCC_USB2_OTG_FS_ULPI_CLK_DISABLE() +#define __HAL_RCC_USB_OTG_FS_FORCE_RESET() __HAL_RCC_USB2_OTG_FS_FORCE_RESET() +#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() __HAL_RCC_USB2_OTG_FS_RELEASE_RESET() +#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE() __HAL_RCC_USB2_OTG_FS_CLK_SLEEP_ENABLE() +#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_ENABLE() __HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_ENABLE() +#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE() __HAL_RCC_USB2_OTG_FS_CLK_SLEEP_DISABLE() +#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_DISABLE() __HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_DISABLE() +#endif + +#define __HAL_RCC_I2SCLK __HAL_RCC_I2S_CONFIG +#define __HAL_RCC_I2SCLK_CONFIG __HAL_RCC_I2S_CONFIG + +#define __RCC_PLLSRC RCC_GET_PLL_OSCSOURCE + +#define IS_RCC_MSIRANGE IS_RCC_MSI_CLOCK_RANGE +#define IS_RCC_RTCCLK_SOURCE IS_RCC_RTCCLKSOURCE +#define IS_RCC_SYSCLK_DIV IS_RCC_HCLK +#define IS_RCC_HCLK_DIV IS_RCC_PCLK +#define IS_RCC_PERIPHCLK IS_RCC_PERIPHCLOCK + +#define RCC_IT_HSI14 RCC_IT_HSI14RDY + +#define RCC_IT_CSSLSE RCC_IT_LSECSS +#define RCC_IT_CSSHSE RCC_IT_CSS + +#define RCC_PLLMUL_3 RCC_PLL_MUL3 +#define RCC_PLLMUL_4 RCC_PLL_MUL4 +#define RCC_PLLMUL_6 RCC_PLL_MUL6 +#define RCC_PLLMUL_8 RCC_PLL_MUL8 +#define RCC_PLLMUL_12 RCC_PLL_MUL12 +#define RCC_PLLMUL_16 RCC_PLL_MUL16 +#define RCC_PLLMUL_24 RCC_PLL_MUL24 +#define RCC_PLLMUL_32 RCC_PLL_MUL32 +#define RCC_PLLMUL_48 RCC_PLL_MUL48 + +#define RCC_PLLDIV_2 RCC_PLL_DIV2 +#define RCC_PLLDIV_3 RCC_PLL_DIV3 +#define RCC_PLLDIV_4 RCC_PLL_DIV4 + +#define IS_RCC_MCOSOURCE IS_RCC_MCO1SOURCE +#define __HAL_RCC_MCO_CONFIG __HAL_RCC_MCO1_CONFIG +#define RCC_MCO_NODIV RCC_MCODIV_1 +#define RCC_MCO_DIV1 RCC_MCODIV_1 +#define RCC_MCO_DIV2 RCC_MCODIV_2 +#define RCC_MCO_DIV4 RCC_MCODIV_4 +#define RCC_MCO_DIV8 RCC_MCODIV_8 +#define RCC_MCO_DIV16 RCC_MCODIV_16 +#define RCC_MCO_DIV32 RCC_MCODIV_32 +#define RCC_MCO_DIV64 RCC_MCODIV_64 +#define RCC_MCO_DIV128 RCC_MCODIV_128 +#define RCC_MCOSOURCE_NONE RCC_MCO1SOURCE_NOCLOCK +#define RCC_MCOSOURCE_LSI RCC_MCO1SOURCE_LSI +#define RCC_MCOSOURCE_LSE RCC_MCO1SOURCE_LSE +#define RCC_MCOSOURCE_SYSCLK RCC_MCO1SOURCE_SYSCLK +#define RCC_MCOSOURCE_HSI RCC_MCO1SOURCE_HSI +#define RCC_MCOSOURCE_HSI14 RCC_MCO1SOURCE_HSI14 +#define RCC_MCOSOURCE_HSI48 RCC_MCO1SOURCE_HSI48 +#define RCC_MCOSOURCE_HSE RCC_MCO1SOURCE_HSE +#define RCC_MCOSOURCE_PLLCLK_DIV1 RCC_MCO1SOURCE_PLLCLK +#define RCC_MCOSOURCE_PLLCLK_NODIV RCC_MCO1SOURCE_PLLCLK +#define RCC_MCOSOURCE_PLLCLK_DIV2 RCC_MCO1SOURCE_PLLCLK_DIV2 + +#if defined(STM32L4) || defined(STM32WB) || defined(STM32G0) || defined(STM32G4) || defined(STM32L5) +#define RCC_RTCCLKSOURCE_NO_CLK RCC_RTCCLKSOURCE_NONE +#else +#define RCC_RTCCLKSOURCE_NONE RCC_RTCCLKSOURCE_NO_CLK +#endif + +#define RCC_USBCLK_PLLSAI1 RCC_USBCLKSOURCE_PLLSAI1 +#define RCC_USBCLK_PLL RCC_USBCLKSOURCE_PLL +#define RCC_USBCLK_MSI RCC_USBCLKSOURCE_MSI +#define RCC_USBCLKSOURCE_PLLCLK RCC_USBCLKSOURCE_PLL +#define RCC_USBPLLCLK_DIV1 RCC_USBCLKSOURCE_PLL +#define RCC_USBPLLCLK_DIV1_5 RCC_USBCLKSOURCE_PLL_DIV1_5 +#define RCC_USBPLLCLK_DIV2 RCC_USBCLKSOURCE_PLL_DIV2 +#define RCC_USBPLLCLK_DIV3 RCC_USBCLKSOURCE_PLL_DIV3 + +#define HSION_BitNumber RCC_HSION_BIT_NUMBER +#define HSION_BITNUMBER RCC_HSION_BIT_NUMBER +#define HSEON_BitNumber RCC_HSEON_BIT_NUMBER +#define HSEON_BITNUMBER RCC_HSEON_BIT_NUMBER +#define MSION_BITNUMBER RCC_MSION_BIT_NUMBER +#define CSSON_BitNumber RCC_CSSON_BIT_NUMBER +#define CSSON_BITNUMBER RCC_CSSON_BIT_NUMBER +#define PLLON_BitNumber RCC_PLLON_BIT_NUMBER +#define PLLON_BITNUMBER RCC_PLLON_BIT_NUMBER +#define PLLI2SON_BitNumber RCC_PLLI2SON_BIT_NUMBER +#define I2SSRC_BitNumber RCC_I2SSRC_BIT_NUMBER +#define RTCEN_BitNumber RCC_RTCEN_BIT_NUMBER +#define RTCEN_BITNUMBER RCC_RTCEN_BIT_NUMBER +#define BDRST_BitNumber RCC_BDRST_BIT_NUMBER +#define BDRST_BITNUMBER RCC_BDRST_BIT_NUMBER +#define RTCRST_BITNUMBER RCC_RTCRST_BIT_NUMBER +#define LSION_BitNumber RCC_LSION_BIT_NUMBER +#define LSION_BITNUMBER RCC_LSION_BIT_NUMBER +#define LSEON_BitNumber RCC_LSEON_BIT_NUMBER +#define LSEON_BITNUMBER RCC_LSEON_BIT_NUMBER +#define LSEBYP_BITNUMBER RCC_LSEBYP_BIT_NUMBER +#define PLLSAION_BitNumber RCC_PLLSAION_BIT_NUMBER +#define TIMPRE_BitNumber RCC_TIMPRE_BIT_NUMBER +#define RMVF_BitNumber RCC_RMVF_BIT_NUMBER +#define RMVF_BITNUMBER RCC_RMVF_BIT_NUMBER +#define RCC_CR2_HSI14TRIM_BitNumber RCC_HSI14TRIM_BIT_NUMBER +#define CR_BYTE2_ADDRESS RCC_CR_BYTE2_ADDRESS +#define CIR_BYTE1_ADDRESS RCC_CIR_BYTE1_ADDRESS +#define CIR_BYTE2_ADDRESS RCC_CIR_BYTE2_ADDRESS +#define BDCR_BYTE0_ADDRESS RCC_BDCR_BYTE0_ADDRESS +#define DBP_TIMEOUT_VALUE RCC_DBP_TIMEOUT_VALUE +#define LSE_TIMEOUT_VALUE RCC_LSE_TIMEOUT_VALUE + +#define CR_HSION_BB RCC_CR_HSION_BB +#define CR_CSSON_BB RCC_CR_CSSON_BB +#define CR_PLLON_BB RCC_CR_PLLON_BB +#define CR_PLLI2SON_BB RCC_CR_PLLI2SON_BB +#define CR_MSION_BB RCC_CR_MSION_BB +#define CSR_LSION_BB RCC_CSR_LSION_BB +#define CSR_LSEON_BB RCC_CSR_LSEON_BB +#define CSR_LSEBYP_BB RCC_CSR_LSEBYP_BB +#define CSR_RTCEN_BB RCC_CSR_RTCEN_BB +#define CSR_RTCRST_BB RCC_CSR_RTCRST_BB +#define CFGR_I2SSRC_BB RCC_CFGR_I2SSRC_BB +#define BDCR_RTCEN_BB RCC_BDCR_RTCEN_BB +#define BDCR_BDRST_BB RCC_BDCR_BDRST_BB +#define CR_HSEON_BB RCC_CR_HSEON_BB +#define CSR_RMVF_BB RCC_CSR_RMVF_BB +#define CR_PLLSAION_BB RCC_CR_PLLSAION_BB +#define DCKCFGR_TIMPRE_BB RCC_DCKCFGR_TIMPRE_BB + +#define __HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER __HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE +#define __HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER __HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE +#define __HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB __HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE +#define __HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB __HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE +#define __HAL_RCC_CRS_CALCULATE_RELOADVALUE __HAL_RCC_CRS_RELOADVALUE_CALCULATE + +#define __HAL_RCC_GET_IT_SOURCE __HAL_RCC_GET_IT + +#define RCC_CRS_SYNCWARM RCC_CRS_SYNCWARN +#define RCC_CRS_TRIMOV RCC_CRS_TRIMOVF + +#define RCC_PERIPHCLK_CK48 RCC_PERIPHCLK_CLK48 +#define RCC_CK48CLKSOURCE_PLLQ RCC_CLK48CLKSOURCE_PLLQ +#define RCC_CK48CLKSOURCE_PLLSAIP RCC_CLK48CLKSOURCE_PLLSAIP +#define RCC_CK48CLKSOURCE_PLLI2SQ RCC_CLK48CLKSOURCE_PLLI2SQ +#define IS_RCC_CK48CLKSOURCE IS_RCC_CLK48CLKSOURCE +#define RCC_SDIOCLKSOURCE_CK48 RCC_SDIOCLKSOURCE_CLK48 + +#define __HAL_RCC_DFSDM_CLK_ENABLE __HAL_RCC_DFSDM1_CLK_ENABLE +#define __HAL_RCC_DFSDM_CLK_DISABLE __HAL_RCC_DFSDM1_CLK_DISABLE +#define __HAL_RCC_DFSDM_IS_CLK_ENABLED __HAL_RCC_DFSDM1_IS_CLK_ENABLED +#define __HAL_RCC_DFSDM_IS_CLK_DISABLED __HAL_RCC_DFSDM1_IS_CLK_DISABLED +#define __HAL_RCC_DFSDM_FORCE_RESET __HAL_RCC_DFSDM1_FORCE_RESET +#define __HAL_RCC_DFSDM_RELEASE_RESET __HAL_RCC_DFSDM1_RELEASE_RESET +#define __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE +#define __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE +#define __HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED __HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED +#define __HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED __HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED +#define DfsdmClockSelection Dfsdm1ClockSelection +#define RCC_PERIPHCLK_DFSDM RCC_PERIPHCLK_DFSDM1 +#define RCC_DFSDMCLKSOURCE_PCLK RCC_DFSDM1CLKSOURCE_PCLK2 +#define RCC_DFSDMCLKSOURCE_SYSCLK RCC_DFSDM1CLKSOURCE_SYSCLK +#define __HAL_RCC_DFSDM_CONFIG __HAL_RCC_DFSDM1_CONFIG +#define __HAL_RCC_GET_DFSDM_SOURCE __HAL_RCC_GET_DFSDM1_SOURCE +#define RCC_DFSDM1CLKSOURCE_PCLK RCC_DFSDM1CLKSOURCE_PCLK2 +#define RCC_SWPMI1CLKSOURCE_PCLK RCC_SWPMI1CLKSOURCE_PCLK1 +#define RCC_LPTIM1CLKSOURCE_PCLK RCC_LPTIM1CLKSOURCE_PCLK1 +#define RCC_LPTIM2CLKSOURCE_PCLK RCC_LPTIM2CLKSOURCE_PCLK1 + +#define RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1 RCC_DFSDM1AUDIOCLKSOURCE_I2S1 +#define RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2 RCC_DFSDM1AUDIOCLKSOURCE_I2S2 +#define RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1 RCC_DFSDM2AUDIOCLKSOURCE_I2S1 +#define RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2 RCC_DFSDM2AUDIOCLKSOURCE_I2S2 +#define RCC_DFSDM1CLKSOURCE_APB2 RCC_DFSDM1CLKSOURCE_PCLK2 +#define RCC_DFSDM2CLKSOURCE_APB2 RCC_DFSDM2CLKSOURCE_PCLK2 +#define RCC_FMPI2C1CLKSOURCE_APB RCC_FMPI2C1CLKSOURCE_PCLK1 + +/** + * @} + */ + +/** @defgroup HAL_RNG_Aliased_Macros HAL RNG Aliased Macros maintained for legacy purpose + * @{ + */ +#define HAL_RNG_ReadyCallback(__HANDLE__) HAL_RNG_ReadyDataCallback((__HANDLE__), uint32_t random32bit) + +/** + * @} + */ + +/** @defgroup HAL_RTC_Aliased_Macros HAL RTC Aliased Macros maintained for legacy purpose + * @{ + */ +#if defined (STM32G0) || defined (STM32L5) || defined (STM32L412xx) || defined (STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32G4) +#else +#define __HAL_RTC_CLEAR_FLAG __HAL_RTC_EXTI_CLEAR_FLAG +#endif +#define __HAL_RTC_DISABLE_IT __HAL_RTC_EXTI_DISABLE_IT +#define __HAL_RTC_ENABLE_IT __HAL_RTC_EXTI_ENABLE_IT + +#if defined (STM32F1) +#define __HAL_RTC_EXTI_CLEAR_FLAG(RTC_EXTI_LINE_ALARM_EVENT) __HAL_RTC_ALARM_EXTI_CLEAR_FLAG() + +#define __HAL_RTC_EXTI_ENABLE_IT(RTC_EXTI_LINE_ALARM_EVENT) __HAL_RTC_ALARM_EXTI_ENABLE_IT() + +#define __HAL_RTC_EXTI_DISABLE_IT(RTC_EXTI_LINE_ALARM_EVENT) __HAL_RTC_ALARM_EXTI_DISABLE_IT() + +#define __HAL_RTC_EXTI_GET_FLAG(RTC_EXTI_LINE_ALARM_EVENT) __HAL_RTC_ALARM_EXTI_GET_FLAG() + +#define __HAL_RTC_EXTI_GENERATE_SWIT(RTC_EXTI_LINE_ALARM_EVENT) __HAL_RTC_ALARM_EXTI_GENERATE_SWIT() +#else +#define __HAL_RTC_EXTI_CLEAR_FLAG(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_CLEAR_FLAG() : \ + (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG() : \ + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG())) +#define __HAL_RTC_EXTI_ENABLE_IT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_ENABLE_IT() : \ + (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT() : \ + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT())) +#define __HAL_RTC_EXTI_DISABLE_IT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_DISABLE_IT() : \ + (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT() : \ + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT())) +#define __HAL_RTC_EXTI_GET_FLAG(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GET_FLAG() : \ + (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG() : \ + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG())) +#define __HAL_RTC_EXTI_GENERATE_SWIT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GENERATE_SWIT() : \ + (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT() : \ + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT())) +#endif /* STM32F1 */ + +#define IS_ALARM IS_RTC_ALARM +#define IS_ALARM_MASK IS_RTC_ALARM_MASK +#define IS_TAMPER IS_RTC_TAMPER +#define IS_TAMPER_ERASE_MODE IS_RTC_TAMPER_ERASE_MODE +#define IS_TAMPER_FILTER IS_RTC_TAMPER_FILTER +#define IS_TAMPER_INTERRUPT IS_RTC_TAMPER_INTERRUPT +#define IS_TAMPER_MASKFLAG_STATE IS_RTC_TAMPER_MASKFLAG_STATE +#define IS_TAMPER_PRECHARGE_DURATION IS_RTC_TAMPER_PRECHARGE_DURATION +#define IS_TAMPER_PULLUP_STATE IS_RTC_TAMPER_PULLUP_STATE +#define IS_TAMPER_SAMPLING_FREQ IS_RTC_TAMPER_SAMPLING_FREQ +#define IS_TAMPER_TIMESTAMPONTAMPER_DETECTION IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION +#define IS_TAMPER_TRIGGER IS_RTC_TAMPER_TRIGGER +#define IS_WAKEUP_CLOCK IS_RTC_WAKEUP_CLOCK +#define IS_WAKEUP_COUNTER IS_RTC_WAKEUP_COUNTER + +#define __RTC_WRITEPROTECTION_ENABLE __HAL_RTC_WRITEPROTECTION_ENABLE +#define __RTC_WRITEPROTECTION_DISABLE __HAL_RTC_WRITEPROTECTION_DISABLE + +/** + * @} + */ + +/** @defgroup HAL_SD_Aliased_Macros HAL SD Aliased Macros maintained for legacy purpose + * @{ + */ + +#define SD_OCR_CID_CSD_OVERWRIETE SD_OCR_CID_CSD_OVERWRITE +#define SD_CMD_SD_APP_STAUS SD_CMD_SD_APP_STATUS + +#if defined(STM32F4) || defined(STM32F2) +#define SD_SDMMC_DISABLED SD_SDIO_DISABLED +#define SD_SDMMC_FUNCTION_BUSY SD_SDIO_FUNCTION_BUSY +#define SD_SDMMC_FUNCTION_FAILED SD_SDIO_FUNCTION_FAILED +#define SD_SDMMC_UNKNOWN_FUNCTION SD_SDIO_UNKNOWN_FUNCTION +#define SD_CMD_SDMMC_SEN_OP_COND SD_CMD_SDIO_SEN_OP_COND +#define SD_CMD_SDMMC_RW_DIRECT SD_CMD_SDIO_RW_DIRECT +#define SD_CMD_SDMMC_RW_EXTENDED SD_CMD_SDIO_RW_EXTENDED +#define __HAL_SD_SDMMC_ENABLE __HAL_SD_SDIO_ENABLE +#define __HAL_SD_SDMMC_DISABLE __HAL_SD_SDIO_DISABLE +#define __HAL_SD_SDMMC_DMA_ENABLE __HAL_SD_SDIO_DMA_ENABLE +#define __HAL_SD_SDMMC_DMA_DISABLE __HAL_SD_SDIO_DMA_DISABL +#define __HAL_SD_SDMMC_ENABLE_IT __HAL_SD_SDIO_ENABLE_IT +#define __HAL_SD_SDMMC_DISABLE_IT __HAL_SD_SDIO_DISABLE_IT +#define __HAL_SD_SDMMC_GET_FLAG __HAL_SD_SDIO_GET_FLAG +#define __HAL_SD_SDMMC_CLEAR_FLAG __HAL_SD_SDIO_CLEAR_FLAG +#define __HAL_SD_SDMMC_GET_IT __HAL_SD_SDIO_GET_IT +#define __HAL_SD_SDMMC_CLEAR_IT __HAL_SD_SDIO_CLEAR_IT +#define SDMMC_STATIC_FLAGS SDIO_STATIC_FLAGS +#define SDMMC_CMD0TIMEOUT SDIO_CMD0TIMEOUT +#define SD_SDMMC_SEND_IF_COND SD_SDIO_SEND_IF_COND +/* alias CMSIS */ +#define SDMMC1_IRQn SDIO_IRQn +#define SDMMC1_IRQHandler SDIO_IRQHandler +#endif + +#if defined(STM32F7) || defined(STM32L4) +#define SD_SDIO_DISABLED SD_SDMMC_DISABLED +#define SD_SDIO_FUNCTION_BUSY SD_SDMMC_FUNCTION_BUSY +#define SD_SDIO_FUNCTION_FAILED SD_SDMMC_FUNCTION_FAILED +#define SD_SDIO_UNKNOWN_FUNCTION SD_SDMMC_UNKNOWN_FUNCTION +#define SD_CMD_SDIO_SEN_OP_COND SD_CMD_SDMMC_SEN_OP_COND +#define SD_CMD_SDIO_RW_DIRECT SD_CMD_SDMMC_RW_DIRECT +#define SD_CMD_SDIO_RW_EXTENDED SD_CMD_SDMMC_RW_EXTENDED +#define __HAL_SD_SDIO_ENABLE __HAL_SD_SDMMC_ENABLE +#define __HAL_SD_SDIO_DISABLE __HAL_SD_SDMMC_DISABLE +#define __HAL_SD_SDIO_DMA_ENABLE __HAL_SD_SDMMC_DMA_ENABLE +#define __HAL_SD_SDIO_DMA_DISABL __HAL_SD_SDMMC_DMA_DISABLE +#define __HAL_SD_SDIO_ENABLE_IT __HAL_SD_SDMMC_ENABLE_IT +#define __HAL_SD_SDIO_DISABLE_IT __HAL_SD_SDMMC_DISABLE_IT +#define __HAL_SD_SDIO_GET_FLAG __HAL_SD_SDMMC_GET_FLAG +#define __HAL_SD_SDIO_CLEAR_FLAG __HAL_SD_SDMMC_CLEAR_FLAG +#define __HAL_SD_SDIO_GET_IT __HAL_SD_SDMMC_GET_IT +#define __HAL_SD_SDIO_CLEAR_IT __HAL_SD_SDMMC_CLEAR_IT +#define SDIO_STATIC_FLAGS SDMMC_STATIC_FLAGS +#define SDIO_CMD0TIMEOUT SDMMC_CMD0TIMEOUT +#define SD_SDIO_SEND_IF_COND SD_SDMMC_SEND_IF_COND +/* alias CMSIS for compatibilities */ +#define SDIO_IRQn SDMMC1_IRQn +#define SDIO_IRQHandler SDMMC1_IRQHandler +#endif + +#if defined(STM32F7) || defined(STM32F4) || defined(STM32F2) || defined(STM32L4) || defined(STM32H7) +#define HAL_SD_CardCIDTypedef HAL_SD_CardCIDTypeDef +#define HAL_SD_CardCSDTypedef HAL_SD_CardCSDTypeDef +#define HAL_SD_CardStatusTypedef HAL_SD_CardStatusTypeDef +#define HAL_SD_CardStateTypedef HAL_SD_CardStateTypeDef +#endif + +#if defined(STM32H7) || defined(STM32L5) +#define HAL_MMCEx_Read_DMADoubleBuffer0CpltCallback HAL_MMCEx_Read_DMADoubleBuf0CpltCallback +#define HAL_MMCEx_Read_DMADoubleBuffer1CpltCallback HAL_MMCEx_Read_DMADoubleBuf1CpltCallback +#define HAL_MMCEx_Write_DMADoubleBuffer0CpltCallback HAL_MMCEx_Write_DMADoubleBuf0CpltCallback +#define HAL_MMCEx_Write_DMADoubleBuffer1CpltCallback HAL_MMCEx_Write_DMADoubleBuf1CpltCallback +#define HAL_SDEx_Read_DMADoubleBuffer0CpltCallback HAL_SDEx_Read_DMADoubleBuf0CpltCallback +#define HAL_SDEx_Read_DMADoubleBuffer1CpltCallback HAL_SDEx_Read_DMADoubleBuf1CpltCallback +#define HAL_SDEx_Write_DMADoubleBuffer0CpltCallback HAL_SDEx_Write_DMADoubleBuf0CpltCallback +#define HAL_SDEx_Write_DMADoubleBuffer1CpltCallback HAL_SDEx_Write_DMADoubleBuf1CpltCallback +#define HAL_SD_DriveTransciver_1_8V_Callback HAL_SD_DriveTransceiver_1_8V_Callback +#endif +/** + * @} + */ + +/** @defgroup HAL_SMARTCARD_Aliased_Macros HAL SMARTCARD Aliased Macros maintained for legacy purpose + * @{ + */ + +#define __SMARTCARD_ENABLE_IT __HAL_SMARTCARD_ENABLE_IT +#define __SMARTCARD_DISABLE_IT __HAL_SMARTCARD_DISABLE_IT +#define __SMARTCARD_ENABLE __HAL_SMARTCARD_ENABLE +#define __SMARTCARD_DISABLE __HAL_SMARTCARD_DISABLE +#define __SMARTCARD_DMA_REQUEST_ENABLE __HAL_SMARTCARD_DMA_REQUEST_ENABLE +#define __SMARTCARD_DMA_REQUEST_DISABLE __HAL_SMARTCARD_DMA_REQUEST_DISABLE + +#define __HAL_SMARTCARD_GETCLOCKSOURCE SMARTCARD_GETCLOCKSOURCE +#define __SMARTCARD_GETCLOCKSOURCE SMARTCARD_GETCLOCKSOURCE + +#define IS_SMARTCARD_ONEBIT_SAMPLING IS_SMARTCARD_ONE_BIT_SAMPLE + +/** + * @} + */ + +/** @defgroup HAL_SMBUS_Aliased_Macros HAL SMBUS Aliased Macros maintained for legacy purpose + * @{ + */ +#define __HAL_SMBUS_RESET_CR1 SMBUS_RESET_CR1 +#define __HAL_SMBUS_RESET_CR2 SMBUS_RESET_CR2 +#define __HAL_SMBUS_GENERATE_START SMBUS_GENERATE_START +#define __HAL_SMBUS_GET_ADDR_MATCH SMBUS_GET_ADDR_MATCH +#define __HAL_SMBUS_GET_DIR SMBUS_GET_DIR +#define __HAL_SMBUS_GET_STOP_MODE SMBUS_GET_STOP_MODE +#define __HAL_SMBUS_GET_PEC_MODE SMBUS_GET_PEC_MODE +#define __HAL_SMBUS_GET_ALERT_ENABLED SMBUS_GET_ALERT_ENABLED +/** + * @} + */ + +/** @defgroup HAL_SPI_Aliased_Macros HAL SPI Aliased Macros maintained for legacy purpose + * @{ + */ + +#define __HAL_SPI_1LINE_TX SPI_1LINE_TX +#define __HAL_SPI_1LINE_RX SPI_1LINE_RX +#define __HAL_SPI_RESET_CRC SPI_RESET_CRC + +/** + * @} + */ + +/** @defgroup HAL_UART_Aliased_Macros HAL UART Aliased Macros maintained for legacy purpose + * @{ + */ + +#define __HAL_UART_GETCLOCKSOURCE UART_GETCLOCKSOURCE +#define __HAL_UART_MASK_COMPUTATION UART_MASK_COMPUTATION +#define __UART_GETCLOCKSOURCE UART_GETCLOCKSOURCE +#define __UART_MASK_COMPUTATION UART_MASK_COMPUTATION + +#define IS_UART_WAKEUPMETHODE IS_UART_WAKEUPMETHOD + +#define IS_UART_ONEBIT_SAMPLE IS_UART_ONE_BIT_SAMPLE +#define IS_UART_ONEBIT_SAMPLING IS_UART_ONE_BIT_SAMPLE + +/** + * @} + */ + + +/** @defgroup HAL_USART_Aliased_Macros HAL USART Aliased Macros maintained for legacy purpose + * @{ + */ + +#define __USART_ENABLE_IT __HAL_USART_ENABLE_IT +#define __USART_DISABLE_IT __HAL_USART_DISABLE_IT +#define __USART_ENABLE __HAL_USART_ENABLE +#define __USART_DISABLE __HAL_USART_DISABLE + +#define __HAL_USART_GETCLOCKSOURCE USART_GETCLOCKSOURCE +#define __USART_GETCLOCKSOURCE USART_GETCLOCKSOURCE + +/** + * @} + */ + +/** @defgroup HAL_USB_Aliased_Macros HAL USB Aliased Macros maintained for legacy purpose + * @{ + */ +#define USB_EXTI_LINE_WAKEUP USB_WAKEUP_EXTI_LINE + +#define USB_FS_EXTI_TRIGGER_RISING_EDGE USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE +#define USB_FS_EXTI_TRIGGER_FALLING_EDGE USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE +#define USB_FS_EXTI_TRIGGER_BOTH_EDGE USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE +#define USB_FS_EXTI_LINE_WAKEUP USB_OTG_FS_WAKEUP_EXTI_LINE + +#define USB_HS_EXTI_TRIGGER_RISING_EDGE USB_OTG_HS_WAKEUP_EXTI_RISING_EDGE +#define USB_HS_EXTI_TRIGGER_FALLING_EDGE USB_OTG_HS_WAKEUP_EXTI_FALLING_EDGE +#define USB_HS_EXTI_TRIGGER_BOTH_EDGE USB_OTG_HS_WAKEUP_EXTI_RISING_FALLING_EDGE +#define USB_HS_EXTI_LINE_WAKEUP USB_OTG_HS_WAKEUP_EXTI_LINE + +#define __HAL_USB_EXTI_ENABLE_IT __HAL_USB_WAKEUP_EXTI_ENABLE_IT +#define __HAL_USB_EXTI_DISABLE_IT __HAL_USB_WAKEUP_EXTI_DISABLE_IT +#define __HAL_USB_EXTI_GET_FLAG __HAL_USB_WAKEUP_EXTI_GET_FLAG +#define __HAL_USB_EXTI_CLEAR_FLAG __HAL_USB_WAKEUP_EXTI_CLEAR_FLAG +#define __HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGE +#define __HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE +#define __HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE + +#define __HAL_USB_FS_EXTI_ENABLE_IT __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT +#define __HAL_USB_FS_EXTI_DISABLE_IT __HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT +#define __HAL_USB_FS_EXTI_GET_FLAG __HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG +#define __HAL_USB_FS_EXTI_CLEAR_FLAG __HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG +#define __HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE +#define __HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE +#define __HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE +#define __HAL_USB_FS_EXTI_GENERATE_SWIT __HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT + +#define __HAL_USB_HS_EXTI_ENABLE_IT __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_IT +#define __HAL_USB_HS_EXTI_DISABLE_IT __HAL_USB_OTG_HS_WAKEUP_EXTI_DISABLE_IT +#define __HAL_USB_HS_EXTI_GET_FLAG __HAL_USB_OTG_HS_WAKEUP_EXTI_GET_FLAG +#define __HAL_USB_HS_EXTI_CLEAR_FLAG __HAL_USB_OTG_HS_WAKEUP_EXTI_CLEAR_FLAG +#define __HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_EDGE +#define __HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_FALLING_EDGE +#define __HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE +#define __HAL_USB_HS_EXTI_GENERATE_SWIT __HAL_USB_OTG_HS_WAKEUP_EXTI_GENERATE_SWIT + +#define HAL_PCD_ActiveRemoteWakeup HAL_PCD_ActivateRemoteWakeup +#define HAL_PCD_DeActiveRemoteWakeup HAL_PCD_DeActivateRemoteWakeup + +#define HAL_PCD_SetTxFiFo HAL_PCDEx_SetTxFiFo +#define HAL_PCD_SetRxFiFo HAL_PCDEx_SetRxFiFo +/** + * @} + */ + +/** @defgroup HAL_TIM_Aliased_Macros HAL TIM Aliased Macros maintained for legacy purpose + * @{ + */ +#define __HAL_TIM_SetICPrescalerValue TIM_SET_ICPRESCALERVALUE +#define __HAL_TIM_ResetICPrescalerValue TIM_RESET_ICPRESCALERVALUE + +#define TIM_GET_ITSTATUS __HAL_TIM_GET_IT_SOURCE +#define TIM_GET_CLEAR_IT __HAL_TIM_CLEAR_IT + +#define __HAL_TIM_GET_ITSTATUS __HAL_TIM_GET_IT_SOURCE + +#define __HAL_TIM_DIRECTION_STATUS __HAL_TIM_IS_TIM_COUNTING_DOWN +#define __HAL_TIM_PRESCALER __HAL_TIM_SET_PRESCALER +#define __HAL_TIM_SetCounter __HAL_TIM_SET_COUNTER +#define __HAL_TIM_GetCounter __HAL_TIM_GET_COUNTER +#define __HAL_TIM_SetAutoreload __HAL_TIM_SET_AUTORELOAD +#define __HAL_TIM_GetAutoreload __HAL_TIM_GET_AUTORELOAD +#define __HAL_TIM_SetClockDivision __HAL_TIM_SET_CLOCKDIVISION +#define __HAL_TIM_GetClockDivision __HAL_TIM_GET_CLOCKDIVISION +#define __HAL_TIM_SetICPrescaler __HAL_TIM_SET_ICPRESCALER +#define __HAL_TIM_GetICPrescaler __HAL_TIM_GET_ICPRESCALER +#define __HAL_TIM_SetCompare __HAL_TIM_SET_COMPARE +#define __HAL_TIM_GetCompare __HAL_TIM_GET_COMPARE + +#define TIM_BREAKINPUTSOURCE_DFSDM TIM_BREAKINPUTSOURCE_DFSDM1 +/** + * @} + */ + +/** @defgroup HAL_ETH_Aliased_Macros HAL ETH Aliased Macros maintained for legacy purpose + * @{ + */ + +#define __HAL_ETH_EXTI_ENABLE_IT __HAL_ETH_WAKEUP_EXTI_ENABLE_IT +#define __HAL_ETH_EXTI_DISABLE_IT __HAL_ETH_WAKEUP_EXTI_DISABLE_IT +#define __HAL_ETH_EXTI_GET_FLAG __HAL_ETH_WAKEUP_EXTI_GET_FLAG +#define __HAL_ETH_EXTI_CLEAR_FLAG __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG +#define __HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER +#define __HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER +#define __HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER + +#define ETH_PROMISCIOUSMODE_ENABLE ETH_PROMISCUOUS_MODE_ENABLE +#define ETH_PROMISCIOUSMODE_DISABLE ETH_PROMISCUOUS_MODE_DISABLE +#define IS_ETH_PROMISCIOUS_MODE IS_ETH_PROMISCUOUS_MODE +/** + * @} + */ + +/** @defgroup HAL_LTDC_Aliased_Macros HAL LTDC Aliased Macros maintained for legacy purpose + * @{ + */ +#define __HAL_LTDC_LAYER LTDC_LAYER +#define __HAL_LTDC_RELOAD_CONFIG __HAL_LTDC_RELOAD_IMMEDIATE_CONFIG +/** + * @} + */ + +/** @defgroup HAL_SAI_Aliased_Macros HAL SAI Aliased Macros maintained for legacy purpose + * @{ + */ +#define SAI_OUTPUTDRIVE_DISABLED SAI_OUTPUTDRIVE_DISABLE +#define SAI_OUTPUTDRIVE_ENABLED SAI_OUTPUTDRIVE_ENABLE +#define SAI_MASTERDIVIDER_ENABLED SAI_MASTERDIVIDER_ENABLE +#define SAI_MASTERDIVIDER_DISABLED SAI_MASTERDIVIDER_DISABLE +#define SAI_STREOMODE SAI_STEREOMODE +#define SAI_FIFOStatus_Empty SAI_FIFOSTATUS_EMPTY +#define SAI_FIFOStatus_Less1QuarterFull SAI_FIFOSTATUS_LESS1QUARTERFULL +#define SAI_FIFOStatus_1QuarterFull SAI_FIFOSTATUS_1QUARTERFULL +#define SAI_FIFOStatus_HalfFull SAI_FIFOSTATUS_HALFFULL +#define SAI_FIFOStatus_3QuartersFull SAI_FIFOSTATUS_3QUARTERFULL +#define SAI_FIFOStatus_Full SAI_FIFOSTATUS_FULL +#define IS_SAI_BLOCK_MONO_STREO_MODE IS_SAI_BLOCK_MONO_STEREO_MODE +#define SAI_SYNCHRONOUS_EXT SAI_SYNCHRONOUS_EXT_SAI1 +#define SAI_SYNCEXT_IN_ENABLE SAI_SYNCEXT_OUTBLOCKA_ENABLE +/** + * @} + */ + +/** @defgroup HAL_SPDIFRX_Aliased_Macros HAL SPDIFRX Aliased Macros maintained for legacy purpose + * @{ + */ +#if defined(STM32H7) +#define HAL_SPDIFRX_ReceiveControlFlow HAL_SPDIFRX_ReceiveCtrlFlow +#define HAL_SPDIFRX_ReceiveControlFlow_IT HAL_SPDIFRX_ReceiveCtrlFlow_IT +#define HAL_SPDIFRX_ReceiveControlFlow_DMA HAL_SPDIFRX_ReceiveCtrlFlow_DMA +#endif +/** + * @} + */ + +/** @defgroup HAL_HRTIM_Aliased_Functions HAL HRTIM Aliased Functions maintained for legacy purpose + * @{ + */ +#if defined (STM32H7) || defined (STM32G4) || defined (STM32F3) +#define HAL_HRTIM_WaveformCounterStart_IT HAL_HRTIM_WaveformCountStart_IT +#define HAL_HRTIM_WaveformCounterStart_DMA HAL_HRTIM_WaveformCountStart_DMA +#define HAL_HRTIM_WaveformCounterStart HAL_HRTIM_WaveformCountStart +#define HAL_HRTIM_WaveformCounterStop_IT HAL_HRTIM_WaveformCountStop_IT +#define HAL_HRTIM_WaveformCounterStop_DMA HAL_HRTIM_WaveformCountStop_DMA +#define HAL_HRTIM_WaveformCounterStop HAL_HRTIM_WaveformCountStop +#endif +/** + * @} + */ + +/** @defgroup HAL_QSPI_Aliased_Macros HAL QSPI Aliased Macros maintained for legacy purpose + * @{ + */ +#if defined (STM32L4) || defined (STM32F4) || defined (STM32F7) || defined(STM32H7) +#define HAL_QPSI_TIMEOUT_DEFAULT_VALUE HAL_QSPI_TIMEOUT_DEFAULT_VALUE +#endif /* STM32L4 || STM32F4 || STM32F7 */ +/** + * @} + */ + +/** @defgroup HAL_PPP_Aliased_Macros HAL PPP Aliased Macros maintained for legacy purpose + * @{ + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32_HAL_LEGACY */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ + diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h new file mode 100644 index 0000000..c1ba9cf --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h @@ -0,0 +1,729 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal.h + * @author MCD Application Team + * @brief This file contains all the functions prototypes for the HAL + * module driver. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32L4xx_HAL_H +#define STM32L4xx_HAL_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal_conf.h" + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + +/** @addtogroup HAL + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup HAL_Exported_Types HAL Exported Types + * @{ + */ + +/** @defgroup HAL_TICK_FREQ Tick Frequency + * @{ + */ +typedef enum +{ + HAL_TICK_FREQ_10HZ = 100U, + HAL_TICK_FREQ_100HZ = 10U, + HAL_TICK_FREQ_1KHZ = 1U, + HAL_TICK_FREQ_DEFAULT = HAL_TICK_FREQ_1KHZ +} HAL_TickFreqTypeDef; +/** + * @} + */ + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup HAL_Exported_Constants HAL Exported Constants + * @{ + */ + +/** @defgroup SYSCFG_Exported_Constants SYSCFG Exported Constants + * @{ + */ + +/** @defgroup SYSCFG_BootMode Boot Mode + * @{ + */ +#define SYSCFG_BOOT_MAINFLASH 0U +#define SYSCFG_BOOT_SYSTEMFLASH SYSCFG_MEMRMP_MEM_MODE_0 + +#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \ + defined (STM32L496xx) || defined (STM32L4A6xx) || \ + defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \ + defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) +#define SYSCFG_BOOT_FMC SYSCFG_MEMRMP_MEM_MODE_1 +#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || */ + /* STM32L496xx || STM32L4A6xx || */ + /* STM32L4P5xx || STM32L4Q5xx || */ + /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ + +#define SYSCFG_BOOT_SRAM (SYSCFG_MEMRMP_MEM_MODE_1 | SYSCFG_MEMRMP_MEM_MODE_0) + +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) +#define SYSCFG_BOOT_OCTOPSPI1 (SYSCFG_MEMRMP_MEM_MODE_2) +#define SYSCFG_BOOT_OCTOPSPI2 (SYSCFG_MEMRMP_MEM_MODE_2 | SYSCFG_MEMRMP_MEM_MODE_0) +#else +#define SYSCFG_BOOT_QUADSPI (SYSCFG_MEMRMP_MEM_MODE_2 | SYSCFG_MEMRMP_MEM_MODE_1) +#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ + +/** + * @} + */ + +/** @defgroup SYSCFG_FPU_Interrupts FPU Interrupts + * @{ + */ +#define SYSCFG_IT_FPU_IOC SYSCFG_CFGR1_FPU_IE_0 /*!< Floating Point Unit Invalid operation Interrupt */ +#define SYSCFG_IT_FPU_DZC SYSCFG_CFGR1_FPU_IE_1 /*!< Floating Point Unit Divide-by-zero Interrupt */ +#define SYSCFG_IT_FPU_UFC SYSCFG_CFGR1_FPU_IE_2 /*!< Floating Point Unit Underflow Interrupt */ +#define SYSCFG_IT_FPU_OFC SYSCFG_CFGR1_FPU_IE_3 /*!< Floating Point Unit Overflow Interrupt */ +#define SYSCFG_IT_FPU_IDC SYSCFG_CFGR1_FPU_IE_4 /*!< Floating Point Unit Input denormal Interrupt */ +#define SYSCFG_IT_FPU_IXC SYSCFG_CFGR1_FPU_IE_5 /*!< Floating Point Unit Inexact Interrupt */ + +/** + * @} + */ + +/** @defgroup SYSCFG_SRAM2WRP SRAM2 Page Write protection (0 to 31) + * @{ + */ +#define SYSCFG_SRAM2WRP_PAGE0 SYSCFG_SWPR_PAGE0 /*!< SRAM2 Write protection page 0 */ +#define SYSCFG_SRAM2WRP_PAGE1 SYSCFG_SWPR_PAGE1 /*!< SRAM2 Write protection page 1 */ +#define SYSCFG_SRAM2WRP_PAGE2 SYSCFG_SWPR_PAGE2 /*!< SRAM2 Write protection page 2 */ +#define SYSCFG_SRAM2WRP_PAGE3 SYSCFG_SWPR_PAGE3 /*!< SRAM2 Write protection page 3 */ +#define SYSCFG_SRAM2WRP_PAGE4 SYSCFG_SWPR_PAGE4 /*!< SRAM2 Write protection page 4 */ +#define SYSCFG_SRAM2WRP_PAGE5 SYSCFG_SWPR_PAGE5 /*!< SRAM2 Write protection page 5 */ +#define SYSCFG_SRAM2WRP_PAGE6 SYSCFG_SWPR_PAGE6 /*!< SRAM2 Write protection page 6 */ +#define SYSCFG_SRAM2WRP_PAGE7 SYSCFG_SWPR_PAGE7 /*!< SRAM2 Write protection page 7 */ +#define SYSCFG_SRAM2WRP_PAGE8 SYSCFG_SWPR_PAGE8 /*!< SRAM2 Write protection page 8 */ +#define SYSCFG_SRAM2WRP_PAGE9 SYSCFG_SWPR_PAGE9 /*!< SRAM2 Write protection page 9 */ +#define SYSCFG_SRAM2WRP_PAGE10 SYSCFG_SWPR_PAGE10 /*!< SRAM2 Write protection page 10 */ +#define SYSCFG_SRAM2WRP_PAGE11 SYSCFG_SWPR_PAGE11 /*!< SRAM2 Write protection page 11 */ +#define SYSCFG_SRAM2WRP_PAGE12 SYSCFG_SWPR_PAGE12 /*!< SRAM2 Write protection page 12 */ +#define SYSCFG_SRAM2WRP_PAGE13 SYSCFG_SWPR_PAGE13 /*!< SRAM2 Write protection page 13 */ +#define SYSCFG_SRAM2WRP_PAGE14 SYSCFG_SWPR_PAGE14 /*!< SRAM2 Write protection page 14 */ +#define SYSCFG_SRAM2WRP_PAGE15 SYSCFG_SWPR_PAGE15 /*!< SRAM2 Write protection page 15 */ +#if defined(SYSCFG_SWPR_PAGE31) +#define SYSCFG_SRAM2WRP_PAGE16 SYSCFG_SWPR_PAGE16 /*!< SRAM2 Write protection page 16 */ +#define SYSCFG_SRAM2WRP_PAGE17 SYSCFG_SWPR_PAGE17 /*!< SRAM2 Write protection page 17 */ +#define SYSCFG_SRAM2WRP_PAGE18 SYSCFG_SWPR_PAGE18 /*!< SRAM2 Write protection page 18 */ +#define SYSCFG_SRAM2WRP_PAGE19 SYSCFG_SWPR_PAGE19 /*!< SRAM2 Write protection page 19 */ +#define SYSCFG_SRAM2WRP_PAGE20 SYSCFG_SWPR_PAGE20 /*!< SRAM2 Write protection page 20 */ +#define SYSCFG_SRAM2WRP_PAGE21 SYSCFG_SWPR_PAGE21 /*!< SRAM2 Write protection page 21 */ +#define SYSCFG_SRAM2WRP_PAGE22 SYSCFG_SWPR_PAGE22 /*!< SRAM2 Write protection page 22 */ +#define SYSCFG_SRAM2WRP_PAGE23 SYSCFG_SWPR_PAGE23 /*!< SRAM2 Write protection page 23 */ +#define SYSCFG_SRAM2WRP_PAGE24 SYSCFG_SWPR_PAGE24 /*!< SRAM2 Write protection page 24 */ +#define SYSCFG_SRAM2WRP_PAGE25 SYSCFG_SWPR_PAGE25 /*!< SRAM2 Write protection page 25 */ +#define SYSCFG_SRAM2WRP_PAGE26 SYSCFG_SWPR_PAGE26 /*!< SRAM2 Write protection page 26 */ +#define SYSCFG_SRAM2WRP_PAGE27 SYSCFG_SWPR_PAGE27 /*!< SRAM2 Write protection page 27 */ +#define SYSCFG_SRAM2WRP_PAGE28 SYSCFG_SWPR_PAGE28 /*!< SRAM2 Write protection page 28 */ +#define SYSCFG_SRAM2WRP_PAGE29 SYSCFG_SWPR_PAGE29 /*!< SRAM2 Write protection page 29 */ +#define SYSCFG_SRAM2WRP_PAGE30 SYSCFG_SWPR_PAGE30 /*!< SRAM2 Write protection page 30 */ +#define SYSCFG_SRAM2WRP_PAGE31 SYSCFG_SWPR_PAGE31 /*!< SRAM2 Write protection page 31 */ +#endif /* SYSCFG_SWPR_PAGE31 */ + +/** + * @} + */ + +#if defined(SYSCFG_SWPR2_PAGE63) +/** @defgroup SYSCFG_SRAM2WRP_32_63 SRAM2 Page Write protection (32 to 63) + * @{ + */ +#define SYSCFG_SRAM2WRP_PAGE32 SYSCFG_SWPR2_PAGE32 /*!< SRAM2 Write protection page 32 */ +#define SYSCFG_SRAM2WRP_PAGE33 SYSCFG_SWPR2_PAGE33 /*!< SRAM2 Write protection page 33 */ +#define SYSCFG_SRAM2WRP_PAGE34 SYSCFG_SWPR2_PAGE34 /*!< SRAM2 Write protection page 34 */ +#define SYSCFG_SRAM2WRP_PAGE35 SYSCFG_SWPR2_PAGE35 /*!< SRAM2 Write protection page 35 */ +#define SYSCFG_SRAM2WRP_PAGE36 SYSCFG_SWPR2_PAGE36 /*!< SRAM2 Write protection page 36 */ +#define SYSCFG_SRAM2WRP_PAGE37 SYSCFG_SWPR2_PAGE37 /*!< SRAM2 Write protection page 37 */ +#define SYSCFG_SRAM2WRP_PAGE38 SYSCFG_SWPR2_PAGE38 /*!< SRAM2 Write protection page 38 */ +#define SYSCFG_SRAM2WRP_PAGE39 SYSCFG_SWPR2_PAGE39 /*!< SRAM2 Write protection page 39 */ +#define SYSCFG_SRAM2WRP_PAGE40 SYSCFG_SWPR2_PAGE40 /*!< SRAM2 Write protection page 40 */ +#define SYSCFG_SRAM2WRP_PAGE41 SYSCFG_SWPR2_PAGE41 /*!< SRAM2 Write protection page 41 */ +#define SYSCFG_SRAM2WRP_PAGE42 SYSCFG_SWPR2_PAGE42 /*!< SRAM2 Write protection page 42 */ +#define SYSCFG_SRAM2WRP_PAGE43 SYSCFG_SWPR2_PAGE43 /*!< SRAM2 Write protection page 43 */ +#define SYSCFG_SRAM2WRP_PAGE44 SYSCFG_SWPR2_PAGE44 /*!< SRAM2 Write protection page 44 */ +#define SYSCFG_SRAM2WRP_PAGE45 SYSCFG_SWPR2_PAGE45 /*!< SRAM2 Write protection page 45 */ +#define SYSCFG_SRAM2WRP_PAGE46 SYSCFG_SWPR2_PAGE46 /*!< SRAM2 Write protection page 46 */ +#define SYSCFG_SRAM2WRP_PAGE47 SYSCFG_SWPR2_PAGE47 /*!< SRAM2 Write protection page 47 */ +#define SYSCFG_SRAM2WRP_PAGE48 SYSCFG_SWPR2_PAGE48 /*!< SRAM2 Write protection page 48 */ +#define SYSCFG_SRAM2WRP_PAGE49 SYSCFG_SWPR2_PAGE49 /*!< SRAM2 Write protection page 49 */ +#define SYSCFG_SRAM2WRP_PAGE50 SYSCFG_SWPR2_PAGE50 /*!< SRAM2 Write protection page 50 */ +#define SYSCFG_SRAM2WRP_PAGE51 SYSCFG_SWPR2_PAGE51 /*!< SRAM2 Write protection page 51 */ +#define SYSCFG_SRAM2WRP_PAGE52 SYSCFG_SWPR2_PAGE52 /*!< SRAM2 Write protection page 52 */ +#define SYSCFG_SRAM2WRP_PAGE53 SYSCFG_SWPR2_PAGE53 /*!< SRAM2 Write protection page 53 */ +#define SYSCFG_SRAM2WRP_PAGE54 SYSCFG_SWPR2_PAGE54 /*!< SRAM2 Write protection page 54 */ +#define SYSCFG_SRAM2WRP_PAGE55 SYSCFG_SWPR2_PAGE55 /*!< SRAM2 Write protection page 55 */ +#define SYSCFG_SRAM2WRP_PAGE56 SYSCFG_SWPR2_PAGE56 /*!< SRAM2 Write protection page 56 */ +#define SYSCFG_SRAM2WRP_PAGE57 SYSCFG_SWPR2_PAGE57 /*!< SRAM2 Write protection page 57 */ +#define SYSCFG_SRAM2WRP_PAGE58 SYSCFG_SWPR2_PAGE58 /*!< SRAM2 Write protection page 58 */ +#define SYSCFG_SRAM2WRP_PAGE59 SYSCFG_SWPR2_PAGE59 /*!< SRAM2 Write protection page 59 */ +#define SYSCFG_SRAM2WRP_PAGE60 SYSCFG_SWPR2_PAGE60 /*!< SRAM2 Write protection page 60 */ +#define SYSCFG_SRAM2WRP_PAGE61 SYSCFG_SWPR2_PAGE61 /*!< SRAM2 Write protection page 61 */ +#define SYSCFG_SRAM2WRP_PAGE62 SYSCFG_SWPR2_PAGE62 /*!< SRAM2 Write protection page 62 */ +#define SYSCFG_SRAM2WRP_PAGE63 SYSCFG_SWPR2_PAGE63 /*!< SRAM2 Write protection page 63 */ + +/** + * @} + */ +#endif /* SYSCFG_SWPR2_PAGE63 */ + +#if defined(VREFBUF) +/** @defgroup SYSCFG_VREFBUF_VoltageScale VREFBUF Voltage Scale + * @{ + */ +#define SYSCFG_VREFBUF_VOLTAGE_SCALE0 0U /*!< Voltage reference scale 0 (VREF_OUT1) */ +#define SYSCFG_VREFBUF_VOLTAGE_SCALE1 VREFBUF_CSR_VRS /*!< Voltage reference scale 1 (VREF_OUT2) */ + +/** + * @} + */ + +/** @defgroup SYSCFG_VREFBUF_HighImpedance VREFBUF High Impedance + * @{ + */ +#define SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE 0U /*!< VREF_plus pin is internally connected to Voltage reference buffer output */ +#define SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE VREFBUF_CSR_HIZ /*!< VREF_plus pin is high impedance */ + +/** + * @} + */ +#endif /* VREFBUF */ + +/** @defgroup SYSCFG_flags_definition Flags + * @{ + */ + +#define SYSCFG_FLAG_SRAM2_PE SYSCFG_CFGR2_SPF /*!< SRAM2 parity error */ +#define SYSCFG_FLAG_SRAM2_BUSY SYSCFG_SCSR_SRAM2BSY /*!< SRAM2 busy by erase operation */ + +/** + * @} + */ + +/** @defgroup SYSCFG_FastModePlus_GPIO Fast-mode Plus on GPIO + * @{ + */ + +/** @brief Fast-mode Plus driving capability on a specific GPIO + */ +#define SYSCFG_FASTMODEPLUS_PB6 SYSCFG_CFGR1_I2C_PB6_FMP /*!< Enable Fast-mode Plus on PB6 */ +#define SYSCFG_FASTMODEPLUS_PB7 SYSCFG_CFGR1_I2C_PB7_FMP /*!< Enable Fast-mode Plus on PB7 */ +#if defined(SYSCFG_CFGR1_I2C_PB8_FMP) +#define SYSCFG_FASTMODEPLUS_PB8 SYSCFG_CFGR1_I2C_PB8_FMP /*!< Enable Fast-mode Plus on PB8 */ +#endif /* SYSCFG_CFGR1_I2C_PB8_FMP */ +#if defined(SYSCFG_CFGR1_I2C_PB9_FMP) +#define SYSCFG_FASTMODEPLUS_PB9 SYSCFG_CFGR1_I2C_PB9_FMP /*!< Enable Fast-mode Plus on PB9 */ +#endif /* SYSCFG_CFGR1_I2C_PB9_FMP */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup HAL_Exported_Macros HAL Exported Macros + * @{ + */ + +/** @defgroup DBGMCU_Exported_Macros DBGMCU Exported Macros + * @{ + */ + +/** @brief Freeze/Unfreeze Peripherals in Debug mode + */ +#if defined(DBGMCU_APB1FZR1_DBG_TIM2_STOP) +#define __HAL_DBGMCU_FREEZE_TIM2() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_TIM2_STOP) +#define __HAL_DBGMCU_UNFREEZE_TIM2() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_TIM2_STOP) +#endif + +#if defined(DBGMCU_APB1FZR1_DBG_TIM3_STOP) +#define __HAL_DBGMCU_FREEZE_TIM3() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_TIM3_STOP) +#define __HAL_DBGMCU_UNFREEZE_TIM3() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_TIM3_STOP) +#endif + +#if defined(DBGMCU_APB1FZR1_DBG_TIM4_STOP) +#define __HAL_DBGMCU_FREEZE_TIM4() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_TIM4_STOP) +#define __HAL_DBGMCU_UNFREEZE_TIM4() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_TIM4_STOP) +#endif + +#if defined(DBGMCU_APB1FZR1_DBG_TIM5_STOP) +#define __HAL_DBGMCU_FREEZE_TIM5() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_TIM5_STOP) +#define __HAL_DBGMCU_UNFREEZE_TIM5() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_TIM5_STOP) +#endif + +#if defined(DBGMCU_APB1FZR1_DBG_TIM6_STOP) +#define __HAL_DBGMCU_FREEZE_TIM6() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_TIM6_STOP) +#define __HAL_DBGMCU_UNFREEZE_TIM6() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_TIM6_STOP) +#endif + +#if defined(DBGMCU_APB1FZR1_DBG_TIM7_STOP) +#define __HAL_DBGMCU_FREEZE_TIM7() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_TIM7_STOP) +#define __HAL_DBGMCU_UNFREEZE_TIM7() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_TIM7_STOP) +#endif + +#if defined(DBGMCU_APB1FZR1_DBG_RTC_STOP) +#define __HAL_DBGMCU_FREEZE_RTC() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_RTC_STOP) +#define __HAL_DBGMCU_UNFREEZE_RTC() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_RTC_STOP) +#endif + +#if defined(DBGMCU_APB1FZR1_DBG_WWDG_STOP) +#define __HAL_DBGMCU_FREEZE_WWDG() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_WWDG_STOP) +#define __HAL_DBGMCU_UNFREEZE_WWDG() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_WWDG_STOP) +#endif + +#if defined(DBGMCU_APB1FZR1_DBG_IWDG_STOP) +#define __HAL_DBGMCU_FREEZE_IWDG() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_IWDG_STOP) +#define __HAL_DBGMCU_UNFREEZE_IWDG() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_IWDG_STOP) +#endif + +#if defined(DBGMCU_APB1FZR1_DBG_I2C1_STOP) +#define __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_I2C1_STOP) +#define __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_I2C1_STOP) +#endif + +#if defined(DBGMCU_APB1FZR1_DBG_I2C2_STOP) +#define __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_I2C2_STOP) +#define __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_I2C2_STOP) +#endif + +#if defined(DBGMCU_APB1FZR1_DBG_I2C3_STOP) +#define __HAL_DBGMCU_FREEZE_I2C3_TIMEOUT() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_I2C3_STOP) +#define __HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_I2C3_STOP) +#endif + +#if defined(DBGMCU_APB1FZR2_DBG_I2C4_STOP) +#define __HAL_DBGMCU_FREEZE_I2C4_TIMEOUT() SET_BIT(DBGMCU->APB1FZR2, DBGMCU_APB1FZR2_DBG_I2C4_STOP) +#define __HAL_DBGMCU_UNFREEZE_I2C4_TIMEOUT() CLEAR_BIT(DBGMCU->APB1FZR2, DBGMCU_APB1FZR2_DBG_I2C4_STOP) +#endif + +#if defined(DBGMCU_APB1FZR1_DBG_CAN_STOP) +#define __HAL_DBGMCU_FREEZE_CAN1() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_CAN_STOP) +#define __HAL_DBGMCU_UNFREEZE_CAN1() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_CAN_STOP) +#endif + +#if defined(DBGMCU_APB1FZR1_DBG_CAN2_STOP) +#define __HAL_DBGMCU_FREEZE_CAN2() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_CAN2_STOP) +#define __HAL_DBGMCU_UNFREEZE_CAN2() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_CAN2_STOP) +#endif + +#if defined(DBGMCU_APB1FZR1_DBG_LPTIM1_STOP) +#define __HAL_DBGMCU_FREEZE_LPTIM1() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_LPTIM1_STOP) +#define __HAL_DBGMCU_UNFREEZE_LPTIM1() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_LPTIM1_STOP) +#endif + +#if defined(DBGMCU_APB1FZR2_DBG_LPTIM2_STOP) +#define __HAL_DBGMCU_FREEZE_LPTIM2() SET_BIT(DBGMCU->APB1FZR2, DBGMCU_APB1FZR2_DBG_LPTIM2_STOP) +#define __HAL_DBGMCU_UNFREEZE_LPTIM2() CLEAR_BIT(DBGMCU->APB1FZR2, DBGMCU_APB1FZR2_DBG_LPTIM2_STOP) +#endif + +#if defined(DBGMCU_APB2FZ_DBG_TIM1_STOP) +#define __HAL_DBGMCU_FREEZE_TIM1() SET_BIT(DBGMCU->APB2FZ, DBGMCU_APB2FZ_DBG_TIM1_STOP) +#define __HAL_DBGMCU_UNFREEZE_TIM1() CLEAR_BIT(DBGMCU->APB2FZ, DBGMCU_APB2FZ_DBG_TIM1_STOP) +#endif + +#if defined(DBGMCU_APB2FZ_DBG_TIM8_STOP) +#define __HAL_DBGMCU_FREEZE_TIM8() SET_BIT(DBGMCU->APB2FZ, DBGMCU_APB2FZ_DBG_TIM8_STOP) +#define __HAL_DBGMCU_UNFREEZE_TIM8() CLEAR_BIT(DBGMCU->APB2FZ, DBGMCU_APB2FZ_DBG_TIM8_STOP) +#endif + +#if defined(DBGMCU_APB2FZ_DBG_TIM15_STOP) +#define __HAL_DBGMCU_FREEZE_TIM15() SET_BIT(DBGMCU->APB2FZ, DBGMCU_APB2FZ_DBG_TIM15_STOP) +#define __HAL_DBGMCU_UNFREEZE_TIM15() CLEAR_BIT(DBGMCU->APB2FZ, DBGMCU_APB2FZ_DBG_TIM15_STOP) +#endif + +#if defined(DBGMCU_APB2FZ_DBG_TIM16_STOP) +#define __HAL_DBGMCU_FREEZE_TIM16() SET_BIT(DBGMCU->APB2FZ, DBGMCU_APB2FZ_DBG_TIM16_STOP) +#define __HAL_DBGMCU_UNFREEZE_TIM16() CLEAR_BIT(DBGMCU->APB2FZ, DBGMCU_APB2FZ_DBG_TIM16_STOP) +#endif + +#if defined(DBGMCU_APB2FZ_DBG_TIM17_STOP) +#define __HAL_DBGMCU_FREEZE_TIM17() SET_BIT(DBGMCU->APB2FZ, DBGMCU_APB2FZ_DBG_TIM17_STOP) +#define __HAL_DBGMCU_UNFREEZE_TIM17() CLEAR_BIT(DBGMCU->APB2FZ, DBGMCU_APB2FZ_DBG_TIM17_STOP) +#endif + +/** + * @} + */ + +/** @defgroup SYSCFG_Exported_Macros SYSCFG Exported Macros + * @{ + */ + +/** @brief Main Flash memory mapped at 0x00000000. + */ +#define __HAL_SYSCFG_REMAPMEMORY_FLASH() CLEAR_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE) + +/** @brief System Flash memory mapped at 0x00000000. + */ +#define __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH() MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE, SYSCFG_MEMRMP_MEM_MODE_0) + +/** @brief Embedded SRAM mapped at 0x00000000. + */ +#define __HAL_SYSCFG_REMAPMEMORY_SRAM() MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE, (SYSCFG_MEMRMP_MEM_MODE_1|SYSCFG_MEMRMP_MEM_MODE_0)) + +#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \ + defined (STM32L496xx) || defined (STM32L4A6xx) || \ + defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \ + defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) + +/** @brief FMC Bank1 (NOR/PSRAM 1 and 2) mapped at 0x00000000. + */ +#define __HAL_SYSCFG_REMAPMEMORY_FMC() MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE, SYSCFG_MEMRMP_MEM_MODE_1) + +#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || */ + /* STM32L496xx || STM32L4A6xx || */ + /* STM32L4P5xx || STM32L4Q5xx || */ + /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ + +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) + +/** @brief OCTOSPI mapped at 0x00000000. + */ +#define __HAL_SYSCFG_REMAPMEMORY_OCTOSPI1() MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE, (SYSCFG_MEMRMP_MEM_MODE_2)) +#define __HAL_SYSCFG_REMAPMEMORY_OCTOSPI2() MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE, (SYSCFG_MEMRMP_MEM_MODE_2|SYSCFG_MEMRMP_MEM_MODE_0)) + +#else + +/** @brief QUADSPI mapped at 0x00000000. + */ +#define __HAL_SYSCFG_REMAPMEMORY_QUADSPI() MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE, (SYSCFG_MEMRMP_MEM_MODE_2|SYSCFG_MEMRMP_MEM_MODE_1)) + +#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ + +/** + * @brief Return the boot mode as configured by user. + * @retval The boot mode as configured by user. The returned value can be one + * of the following values: + * @arg @ref SYSCFG_BOOT_MAINFLASH + * @arg @ref SYSCFG_BOOT_SYSTEMFLASH + @if STM32L486xx + * @arg @ref SYSCFG_BOOT_FMC + @endif + * @arg @ref SYSCFG_BOOT_SRAM + @if STM32L422xx + * @arg @ref SYSCFG_BOOT_QUADSPI + @endif + @if STM32L443xx + * @arg @ref SYSCFG_BOOT_QUADSPI + @endif + @if STM32L462xx + * @arg @ref SYSCFG_BOOT_QUADSPI + @endif + @if STM32L486xx + * @arg @ref SYSCFG_BOOT_QUADSPI + @endif + */ +#define __HAL_SYSCFG_GET_BOOT_MODE() READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE) + +/** @brief SRAM2 page 0 to 31 write protection enable macro + * @param __SRAM2WRP__ This parameter can be a combination of values of @ref SYSCFG_SRAM2WRP + * @note Write protection can only be disabled by a system reset + */ +#define __HAL_SYSCFG_SRAM2_WRP_1_31_ENABLE(__SRAM2WRP__) do {assert_param(IS_SYSCFG_SRAM2WRP_PAGE((__SRAM2WRP__)));\ + SET_BIT(SYSCFG->SWPR, (__SRAM2WRP__));\ + }while(0) + +#if defined(SYSCFG_SWPR2_PAGE63) +/** @brief SRAM2 page 32 to 63 write protection enable macro + * @param __SRAM2WRP__ This parameter can be a combination of values of @ref SYSCFG_SRAM2WRP_32_63 + * @note Write protection can only be disabled by a system reset + */ +#define __HAL_SYSCFG_SRAM2_WRP_32_63_ENABLE(__SRAM2WRP__) do {assert_param(IS_SYSCFG_SRAM2WRP_PAGE((__SRAM2WRP__)));\ + SET_BIT(SYSCFG->SWPR2, (__SRAM2WRP__));\ + }while(0) +#endif /* SYSCFG_SWPR2_PAGE63 */ + +/** @brief SRAM2 page write protection unlock prior to erase + * @note Writing a wrong key reactivates the write protection + */ +#define __HAL_SYSCFG_SRAM2_WRP_UNLOCK() do {SYSCFG->SKR = 0xCA;\ + SYSCFG->SKR = 0x53;\ + }while(0) + +/** @brief SRAM2 erase + * @note __SYSCFG_GET_FLAG(SYSCFG_FLAG_SRAM2_BUSY) may be used to check end of erase + */ +#define __HAL_SYSCFG_SRAM2_ERASE() SET_BIT(SYSCFG->SCSR, SYSCFG_SCSR_SRAM2ER) + +/** @brief Floating Point Unit interrupt enable/disable macros + * @param __INTERRUPT__ This parameter can be a value of @ref SYSCFG_FPU_Interrupts + */ +#define __HAL_SYSCFG_FPU_INTERRUPT_ENABLE(__INTERRUPT__) do {assert_param(IS_SYSCFG_FPU_INTERRUPT((__INTERRUPT__)));\ + SET_BIT(SYSCFG->CFGR1, (__INTERRUPT__));\ + }while(0) + +#define __HAL_SYSCFG_FPU_INTERRUPT_DISABLE(__INTERRUPT__) do {assert_param(IS_SYSCFG_FPU_INTERRUPT((__INTERRUPT__)));\ + CLEAR_BIT(SYSCFG->CFGR1, (__INTERRUPT__));\ + }while(0) + +/** @brief SYSCFG Break ECC lock. + * Enable and lock the connection of Flash ECC error connection to TIM1/8/15/16/17 Break input. + * @note The selected configuration is locked and can be unlocked only by system reset. + */ +#define __HAL_SYSCFG_BREAK_ECC_LOCK() SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_ECCL) + +/** @brief SYSCFG Break Cortex-M4 Lockup lock. + * Enable and lock the connection of Cortex-M4 LOCKUP (Hardfault) output to TIM1/8/15/16/17 Break input. + * @note The selected configuration is locked and can be unlocked only by system reset. + */ +#define __HAL_SYSCFG_BREAK_LOCKUP_LOCK() SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL) + +/** @brief SYSCFG Break PVD lock. + * Enable and lock the PVD connection to Timer1/8/15/16/17 Break input, as well as the PVDE and PLS[2:0] in the PWR_CR2 register. + * @note The selected configuration is locked and can be unlocked only by system reset. + */ +#define __HAL_SYSCFG_BREAK_PVD_LOCK() SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_PVDL) + +/** @brief SYSCFG Break SRAM2 parity lock. + * Enable and lock the SRAM2 parity error signal connection to TIM1/8/15/16/17 Break input. + * @note The selected configuration is locked and can be unlocked by system reset. + */ +#define __HAL_SYSCFG_BREAK_SRAM2PARITY_LOCK() SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPL) + +/** @brief Check SYSCFG flag is set or not. + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values: + * @arg @ref SYSCFG_FLAG_SRAM2_PE SRAM2 Parity Error Flag + * @arg @ref SYSCFG_FLAG_SRAM2_BUSY SRAM2 Erase Ongoing + * @retval The new state of __FLAG__ (TRUE or FALSE). + */ +#define __HAL_SYSCFG_GET_FLAG(__FLAG__) ((((((__FLAG__) == SYSCFG_SCSR_SRAM2BSY)? SYSCFG->SCSR : SYSCFG->CFGR2) & (__FLAG__))!= 0U) ? 1U : 0U) + +/** @brief Set the SPF bit to clear the SRAM Parity Error Flag. + */ +#define __HAL_SYSCFG_CLEAR_FLAG() SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPF) + +/** @brief Fast-mode Plus driving capability enable/disable macros + * @param __FASTMODEPLUS__ This parameter can be a value of : + * @arg @ref SYSCFG_FASTMODEPLUS_PB6 Fast-mode Plus driving capability activation on PB6 + * @arg @ref SYSCFG_FASTMODEPLUS_PB7 Fast-mode Plus driving capability activation on PB7 + * @arg @ref SYSCFG_FASTMODEPLUS_PB8 Fast-mode Plus driving capability activation on PB8 + * @arg @ref SYSCFG_FASTMODEPLUS_PB9 Fast-mode Plus driving capability activation on PB9 + */ +#define __HAL_SYSCFG_FASTMODEPLUS_ENABLE(__FASTMODEPLUS__) do {assert_param(IS_SYSCFG_FASTMODEPLUS((__FASTMODEPLUS__)));\ + SET_BIT(SYSCFG->CFGR1, (__FASTMODEPLUS__));\ + }while(0) + +#define __HAL_SYSCFG_FASTMODEPLUS_DISABLE(__FASTMODEPLUS__) do {assert_param(IS_SYSCFG_FASTMODEPLUS((__FASTMODEPLUS__)));\ + CLEAR_BIT(SYSCFG->CFGR1, (__FASTMODEPLUS__));\ + }while(0) + +/** + * @} + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup HAL_Private_Macros HAL Private Macros + * @{ + */ + +/** @defgroup SYSCFG_Private_Macros SYSCFG Private Macros + * @{ + */ + +#define IS_SYSCFG_FPU_INTERRUPT(__INTERRUPT__) ((((__INTERRUPT__) & SYSCFG_IT_FPU_IOC) == SYSCFG_IT_FPU_IOC) || \ + (((__INTERRUPT__) & SYSCFG_IT_FPU_DZC) == SYSCFG_IT_FPU_DZC) || \ + (((__INTERRUPT__) & SYSCFG_IT_FPU_UFC) == SYSCFG_IT_FPU_UFC) || \ + (((__INTERRUPT__) & SYSCFG_IT_FPU_OFC) == SYSCFG_IT_FPU_OFC) || \ + (((__INTERRUPT__) & SYSCFG_IT_FPU_IDC) == SYSCFG_IT_FPU_IDC) || \ + (((__INTERRUPT__) & SYSCFG_IT_FPU_IXC) == SYSCFG_IT_FPU_IXC)) + +#define IS_SYSCFG_BREAK_CONFIG(__CONFIG__) (((__CONFIG__) == SYSCFG_BREAK_ECC) || \ + ((__CONFIG__) == SYSCFG_BREAK_PVD) || \ + ((__CONFIG__) == SYSCFG_BREAK_SRAM2_PARITY) || \ + ((__CONFIG__) == SYSCFG_BREAK_LOCKUP)) + +#define IS_SYSCFG_SRAM2WRP_PAGE(__PAGE__) (((__PAGE__) > 0U) && ((__PAGE__) <= 0xFFFFFFFFUL)) + +#if defined(VREFBUF) +#define IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(__SCALE__) (((__SCALE__) == SYSCFG_VREFBUF_VOLTAGE_SCALE0) || \ + ((__SCALE__) == SYSCFG_VREFBUF_VOLTAGE_SCALE1)) + +#define IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(__VALUE__) (((__VALUE__) == SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE) || \ + ((__VALUE__) == SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE)) + +#define IS_SYSCFG_VREFBUF_TRIMMING(__VALUE__) (((__VALUE__) > 0U) && ((__VALUE__) <= VREFBUF_CCR_TRIM)) +#endif /* VREFBUF */ + +#if defined(SYSCFG_FASTMODEPLUS_PB8) && defined(SYSCFG_FASTMODEPLUS_PB9) +#define IS_SYSCFG_FASTMODEPLUS(__PIN__) ((((__PIN__) & SYSCFG_FASTMODEPLUS_PB6) == SYSCFG_FASTMODEPLUS_PB6) || \ + (((__PIN__) & SYSCFG_FASTMODEPLUS_PB7) == SYSCFG_FASTMODEPLUS_PB7) || \ + (((__PIN__) & SYSCFG_FASTMODEPLUS_PB8) == SYSCFG_FASTMODEPLUS_PB8) || \ + (((__PIN__) & SYSCFG_FASTMODEPLUS_PB9) == SYSCFG_FASTMODEPLUS_PB9)) +#elif defined(SYSCFG_FASTMODEPLUS_PB8) +#define IS_SYSCFG_FASTMODEPLUS(__PIN__) ((((__PIN__) & SYSCFG_FASTMODEPLUS_PB6) == SYSCFG_FASTMODEPLUS_PB6) || \ + (((__PIN__) & SYSCFG_FASTMODEPLUS_PB7) == SYSCFG_FASTMODEPLUS_PB7) || \ + (((__PIN__) & SYSCFG_FASTMODEPLUS_PB8) == SYSCFG_FASTMODEPLUS_PB8)) +#elif defined(SYSCFG_FASTMODEPLUS_PB9) +#define IS_SYSCFG_FASTMODEPLUS(__PIN__) ((((__PIN__) & SYSCFG_FASTMODEPLUS_PB6) == SYSCFG_FASTMODEPLUS_PB6) || \ + (((__PIN__) & SYSCFG_FASTMODEPLUS_PB7) == SYSCFG_FASTMODEPLUS_PB7) || \ + (((__PIN__) & SYSCFG_FASTMODEPLUS_PB9) == SYSCFG_FASTMODEPLUS_PB9)) +#else +#define IS_SYSCFG_FASTMODEPLUS(__PIN__) ((((__PIN__) & SYSCFG_FASTMODEPLUS_PB6) == SYSCFG_FASTMODEPLUS_PB6) || \ + (((__PIN__) & SYSCFG_FASTMODEPLUS_PB7) == SYSCFG_FASTMODEPLUS_PB7)) +#endif +/** + * @} + */ + +/** + * @} + */ + +/* Exported variables --------------------------------------------------------*/ + +/** @addtogroup HAL_Exported_Variables + * @{ + */ +extern __IO uint32_t uwTick; +extern uint32_t uwTickPrio; +extern HAL_TickFreqTypeDef uwTickFreq; +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ + +/** @addtogroup HAL_Exported_Functions + * @{ + */ + +/** @addtogroup HAL_Exported_Functions_Group1 + * @{ + */ + +/* Initialization and de-initialization functions ******************************/ +HAL_StatusTypeDef HAL_Init(void); +HAL_StatusTypeDef HAL_DeInit(void); +void HAL_MspInit(void); +void HAL_MspDeInit(void); +HAL_StatusTypeDef HAL_InitTick (uint32_t TickPriority); + +/** + * @} + */ + +/** @addtogroup HAL_Exported_Functions_Group2 + * @{ + */ + +/* Peripheral Control functions ************************************************/ +void HAL_IncTick(void); +void HAL_Delay(uint32_t Delay); +uint32_t HAL_GetTick(void); +uint32_t HAL_GetTickPrio(void); +HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq); +HAL_TickFreqTypeDef HAL_GetTickFreq(void); +void HAL_SuspendTick(void); +void HAL_ResumeTick(void); +uint32_t HAL_GetHalVersion(void); +uint32_t HAL_GetREVID(void); +uint32_t HAL_GetDEVID(void); +uint32_t HAL_GetUIDw0(void); +uint32_t HAL_GetUIDw1(void); +uint32_t HAL_GetUIDw2(void); + +/** + * @} + */ + +/** @addtogroup HAL_Exported_Functions_Group3 + * @{ + */ + +/* DBGMCU Peripheral Control functions *****************************************/ +void HAL_DBGMCU_EnableDBGSleepMode(void); +void HAL_DBGMCU_DisableDBGSleepMode(void); +void HAL_DBGMCU_EnableDBGStopMode(void); +void HAL_DBGMCU_DisableDBGStopMode(void); +void HAL_DBGMCU_EnableDBGStandbyMode(void); +void HAL_DBGMCU_DisableDBGStandbyMode(void); + +/** + * @} + */ + +/** @addtogroup HAL_Exported_Functions_Group4 + * @{ + */ + +/* SYSCFG Control functions ****************************************************/ +void HAL_SYSCFG_SRAM2Erase(void); +void HAL_SYSCFG_EnableMemorySwappingBank(void); +void HAL_SYSCFG_DisableMemorySwappingBank(void); + +#if defined(VREFBUF) +void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling); +void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode); +void HAL_SYSCFG_VREFBUF_TrimmingConfig(uint32_t TrimmingValue); +HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void); +void HAL_SYSCFG_DisableVREFBUF(void); +#endif /* VREFBUF */ + +void HAL_SYSCFG_EnableIOAnalogSwitchBooster(void); +void HAL_SYSCFG_DisableIOAnalogSwitchBooster(void); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32L4xx_HAL_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h new file mode 100644 index 0000000..64f140b --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h @@ -0,0 +1,422 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_cortex.h + * @author MCD Application Team + * @brief Header file of CORTEX HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32L4xx_HAL_CORTEX_H +#define STM32L4xx_HAL_CORTEX_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal_def.h" + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + +/** @defgroup CORTEX CORTEX + * @brief CORTEX HAL module driver + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup CORTEX_Exported_Types CORTEX Exported Types + * @{ + */ + +#if (__MPU_PRESENT == 1) +/** @defgroup CORTEX_MPU_Region_Initialization_Structure_definition MPU Region Initialization Structure Definition + * @brief MPU Region initialization structure + * @{ + */ +typedef struct +{ + uint8_t Enable; /*!< Specifies the status of the region. + This parameter can be a value of @ref CORTEX_MPU_Region_Enable */ + uint8_t Number; /*!< Specifies the number of the region to protect. + This parameter can be a value of @ref CORTEX_MPU_Region_Number */ + uint32_t BaseAddress; /*!< Specifies the base address of the region to protect. */ + uint8_t Size; /*!< Specifies the size of the region to protect. + This parameter can be a value of @ref CORTEX_MPU_Region_Size */ + uint8_t SubRegionDisable; /*!< Specifies the number of the subregion protection to disable. + This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF */ + uint8_t TypeExtField; /*!< Specifies the TEX field level. + This parameter can be a value of @ref CORTEX_MPU_TEX_Levels */ + uint8_t AccessPermission; /*!< Specifies the region access permission type. + This parameter can be a value of @ref CORTEX_MPU_Region_Permission_Attributes */ + uint8_t DisableExec; /*!< Specifies the instruction access status. + This parameter can be a value of @ref CORTEX_MPU_Instruction_Access */ + uint8_t IsShareable; /*!< Specifies the shareability status of the protected region. + This parameter can be a value of @ref CORTEX_MPU_Access_Shareable */ + uint8_t IsCacheable; /*!< Specifies the cacheable status of the region protected. + This parameter can be a value of @ref CORTEX_MPU_Access_Cacheable */ + uint8_t IsBufferable; /*!< Specifies the bufferable status of the protected region. + This parameter can be a value of @ref CORTEX_MPU_Access_Bufferable */ +}MPU_Region_InitTypeDef; +/** + * @} + */ +#endif /* __MPU_PRESENT */ + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup CORTEX_Exported_Constants CORTEX Exported Constants + * @{ + */ + +/** @defgroup CORTEX_Preemption_Priority_Group CORTEX Preemption Priority Group + * @{ + */ +#define NVIC_PRIORITYGROUP_0 ((uint32_t)0x00000007) /*!< 0 bit for pre-emption priority, + 4 bits for subpriority */ +#define NVIC_PRIORITYGROUP_1 ((uint32_t)0x00000006) /*!< 1 bit for pre-emption priority, + 3 bits for subpriority */ +#define NVIC_PRIORITYGROUP_2 ((uint32_t)0x00000005) /*!< 2 bits for pre-emption priority, + 2 bits for subpriority */ +#define NVIC_PRIORITYGROUP_3 ((uint32_t)0x00000004) /*!< 3 bits for pre-emption priority, + 1 bit for subpriority */ +#define NVIC_PRIORITYGROUP_4 ((uint32_t)0x00000003) /*!< 4 bits for pre-emption priority, + 0 bit for subpriority */ +/** + * @} + */ + +/** @defgroup CORTEX_SysTick_clock_source CORTEX SysTick clock source + * @{ + */ +#define SYSTICK_CLKSOURCE_HCLK_DIV8 0x00000000U +#define SYSTICK_CLKSOURCE_HCLK 0x00000004U + +/** + * @} + */ + +#if (__MPU_PRESENT == 1) +/** @defgroup CORTEX_MPU_HFNMI_PRIVDEF_Control CORTEX MPU HFNMI and PRIVILEGED Access control + * @{ + */ +#define MPU_HFNMI_PRIVDEF_NONE 0x00000000U +#define MPU_HARDFAULT_NMI (MPU_CTRL_HFNMIENA_Msk) +#define MPU_PRIVILEGED_DEFAULT (MPU_CTRL_PRIVDEFENA_Msk) +#define MPU_HFNMI_PRIVDEF (MPU_CTRL_HFNMIENA_Msk | MPU_CTRL_PRIVDEFENA_Msk) +/** + * @} + */ + +/** @defgroup CORTEX_MPU_Region_Enable CORTEX MPU Region Enable + * @{ + */ +#define MPU_REGION_ENABLE ((uint8_t)0x01) +#define MPU_REGION_DISABLE ((uint8_t)0x00) +/** + * @} + */ + +/** @defgroup CORTEX_MPU_Instruction_Access CORTEX MPU Instruction Access + * @{ + */ +#define MPU_INSTRUCTION_ACCESS_ENABLE ((uint8_t)0x00) +#define MPU_INSTRUCTION_ACCESS_DISABLE ((uint8_t)0x01) +/** + * @} + */ + +/** @defgroup CORTEX_MPU_Access_Shareable CORTEX MPU Instruction Access Shareable + * @{ + */ +#define MPU_ACCESS_SHAREABLE ((uint8_t)0x01) +#define MPU_ACCESS_NOT_SHAREABLE ((uint8_t)0x00) +/** + * @} + */ + +/** @defgroup CORTEX_MPU_Access_Cacheable CORTEX MPU Instruction Access Cacheable + * @{ + */ +#define MPU_ACCESS_CACHEABLE ((uint8_t)0x01) +#define MPU_ACCESS_NOT_CACHEABLE ((uint8_t)0x00) +/** + * @} + */ + +/** @defgroup CORTEX_MPU_Access_Bufferable CORTEX MPU Instruction Access Bufferable + * @{ + */ +#define MPU_ACCESS_BUFFERABLE ((uint8_t)0x01) +#define MPU_ACCESS_NOT_BUFFERABLE ((uint8_t)0x00) +/** + * @} + */ + +/** @defgroup CORTEX_MPU_TEX_Levels CORTEX MPU TEX Levels + * @{ + */ +#define MPU_TEX_LEVEL0 ((uint8_t)0x00) +#define MPU_TEX_LEVEL1 ((uint8_t)0x01) +#define MPU_TEX_LEVEL2 ((uint8_t)0x02) +#define MPU_TEX_LEVEL4 ((uint8_t)0x04) +/** + * @} + */ + +/** @defgroup CORTEX_MPU_Region_Size CORTEX MPU Region Size + * @{ + */ +#define MPU_REGION_SIZE_32B ((uint8_t)0x04) +#define MPU_REGION_SIZE_64B ((uint8_t)0x05) +#define MPU_REGION_SIZE_128B ((uint8_t)0x06) +#define MPU_REGION_SIZE_256B ((uint8_t)0x07) +#define MPU_REGION_SIZE_512B ((uint8_t)0x08) +#define MPU_REGION_SIZE_1KB ((uint8_t)0x09) +#define MPU_REGION_SIZE_2KB ((uint8_t)0x0A) +#define MPU_REGION_SIZE_4KB ((uint8_t)0x0B) +#define MPU_REGION_SIZE_8KB ((uint8_t)0x0C) +#define MPU_REGION_SIZE_16KB ((uint8_t)0x0D) +#define MPU_REGION_SIZE_32KB ((uint8_t)0x0E) +#define MPU_REGION_SIZE_64KB ((uint8_t)0x0F) +#define MPU_REGION_SIZE_128KB ((uint8_t)0x10) +#define MPU_REGION_SIZE_256KB ((uint8_t)0x11) +#define MPU_REGION_SIZE_512KB ((uint8_t)0x12) +#define MPU_REGION_SIZE_1MB ((uint8_t)0x13) +#define MPU_REGION_SIZE_2MB ((uint8_t)0x14) +#define MPU_REGION_SIZE_4MB ((uint8_t)0x15) +#define MPU_REGION_SIZE_8MB ((uint8_t)0x16) +#define MPU_REGION_SIZE_16MB ((uint8_t)0x17) +#define MPU_REGION_SIZE_32MB ((uint8_t)0x18) +#define MPU_REGION_SIZE_64MB ((uint8_t)0x19) +#define MPU_REGION_SIZE_128MB ((uint8_t)0x1A) +#define MPU_REGION_SIZE_256MB ((uint8_t)0x1B) +#define MPU_REGION_SIZE_512MB ((uint8_t)0x1C) +#define MPU_REGION_SIZE_1GB ((uint8_t)0x1D) +#define MPU_REGION_SIZE_2GB ((uint8_t)0x1E) +#define MPU_REGION_SIZE_4GB ((uint8_t)0x1F) +/** + * @} + */ + +/** @defgroup CORTEX_MPU_Region_Permission_Attributes CORTEX MPU Region Permission Attributes + * @{ + */ +#define MPU_REGION_NO_ACCESS ((uint8_t)0x00) +#define MPU_REGION_PRIV_RW ((uint8_t)0x01) +#define MPU_REGION_PRIV_RW_URO ((uint8_t)0x02) +#define MPU_REGION_FULL_ACCESS ((uint8_t)0x03) +#define MPU_REGION_PRIV_RO ((uint8_t)0x05) +#define MPU_REGION_PRIV_RO_URO ((uint8_t)0x06) +/** + * @} + */ + +/** @defgroup CORTEX_MPU_Region_Number CORTEX MPU Region Number + * @{ + */ +#define MPU_REGION_NUMBER0 ((uint8_t)0x00) +#define MPU_REGION_NUMBER1 ((uint8_t)0x01) +#define MPU_REGION_NUMBER2 ((uint8_t)0x02) +#define MPU_REGION_NUMBER3 ((uint8_t)0x03) +#define MPU_REGION_NUMBER4 ((uint8_t)0x04) +#define MPU_REGION_NUMBER5 ((uint8_t)0x05) +#define MPU_REGION_NUMBER6 ((uint8_t)0x06) +#define MPU_REGION_NUMBER7 ((uint8_t)0x07) +/** + * @} + */ +#endif /* __MPU_PRESENT */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup CORTEX_Exported_Macros CORTEX Exported Macros + * @{ + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup CORTEX_Exported_Functions CORTEX Exported Functions + * @{ + */ + +/** @defgroup CORTEX_Exported_Functions_Group1 Initialization and Configuration functions + * @brief Initialization and Configuration functions + * @{ + */ +/* Initialization and Configuration functions *****************************/ +void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup); +void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority); +void HAL_NVIC_EnableIRQ(IRQn_Type IRQn); +void HAL_NVIC_DisableIRQ(IRQn_Type IRQn); +void HAL_NVIC_SystemReset(void); +uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb); + +/** + * @} + */ + +/** @defgroup CORTEX_Exported_Functions_Group2 Peripheral Control functions + * @brief Cortex control functions + * @{ + */ +/* Peripheral Control functions ***********************************************/ +uint32_t HAL_NVIC_GetPriorityGrouping(void); +void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority); +uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn); +void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn); +void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn); +uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn); +void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource); +void HAL_SYSTICK_IRQHandler(void); +void HAL_SYSTICK_Callback(void); + +#if (__MPU_PRESENT == 1) +void HAL_MPU_Enable(uint32_t MPU_Control); +void HAL_MPU_Disable(void); +void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init); +#endif /* __MPU_PRESENT */ +/** + * @} + */ + +/** + * @} + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/** @defgroup CORTEX_Private_Macros CORTEX Private Macros + * @{ + */ +#define IS_NVIC_PRIORITY_GROUP(GROUP) (((GROUP) == NVIC_PRIORITYGROUP_0) || \ + ((GROUP) == NVIC_PRIORITYGROUP_1) || \ + ((GROUP) == NVIC_PRIORITYGROUP_2) || \ + ((GROUP) == NVIC_PRIORITYGROUP_3) || \ + ((GROUP) == NVIC_PRIORITYGROUP_4)) + +#define IS_NVIC_PREEMPTION_PRIORITY(PRIORITY) ((PRIORITY) < 0x10) + +#define IS_NVIC_SUB_PRIORITY(PRIORITY) ((PRIORITY) < 0x10) + +#define IS_NVIC_DEVICE_IRQ(IRQ) ((IRQ) >= 0x00) + +#define IS_SYSTICK_CLK_SOURCE(SOURCE) (((SOURCE) == SYSTICK_CLKSOURCE_HCLK) || \ + ((SOURCE) == SYSTICK_CLKSOURCE_HCLK_DIV8)) + +#if (__MPU_PRESENT == 1) +#define IS_MPU_REGION_ENABLE(STATE) (((STATE) == MPU_REGION_ENABLE) || \ + ((STATE) == MPU_REGION_DISABLE)) + +#define IS_MPU_INSTRUCTION_ACCESS(STATE) (((STATE) == MPU_INSTRUCTION_ACCESS_ENABLE) || \ + ((STATE) == MPU_INSTRUCTION_ACCESS_DISABLE)) + +#define IS_MPU_ACCESS_SHAREABLE(STATE) (((STATE) == MPU_ACCESS_SHAREABLE) || \ + ((STATE) == MPU_ACCESS_NOT_SHAREABLE)) + +#define IS_MPU_ACCESS_CACHEABLE(STATE) (((STATE) == MPU_ACCESS_CACHEABLE) || \ + ((STATE) == MPU_ACCESS_NOT_CACHEABLE)) + +#define IS_MPU_ACCESS_BUFFERABLE(STATE) (((STATE) == MPU_ACCESS_BUFFERABLE) || \ + ((STATE) == MPU_ACCESS_NOT_BUFFERABLE)) + +#define IS_MPU_TEX_LEVEL(TYPE) (((TYPE) == MPU_TEX_LEVEL0) || \ + ((TYPE) == MPU_TEX_LEVEL1) || \ + ((TYPE) == MPU_TEX_LEVEL2) || \ + ((TYPE) == MPU_TEX_LEVEL4)) + +#define IS_MPU_REGION_PERMISSION_ATTRIBUTE(TYPE) (((TYPE) == MPU_REGION_NO_ACCESS) || \ + ((TYPE) == MPU_REGION_PRIV_RW) || \ + ((TYPE) == MPU_REGION_PRIV_RW_URO) || \ + ((TYPE) == MPU_REGION_FULL_ACCESS) || \ + ((TYPE) == MPU_REGION_PRIV_RO) || \ + ((TYPE) == MPU_REGION_PRIV_RO_URO)) + +#define IS_MPU_REGION_NUMBER(NUMBER) (((NUMBER) == MPU_REGION_NUMBER0) || \ + ((NUMBER) == MPU_REGION_NUMBER1) || \ + ((NUMBER) == MPU_REGION_NUMBER2) || \ + ((NUMBER) == MPU_REGION_NUMBER3) || \ + ((NUMBER) == MPU_REGION_NUMBER4) || \ + ((NUMBER) == MPU_REGION_NUMBER5) || \ + ((NUMBER) == MPU_REGION_NUMBER6) || \ + ((NUMBER) == MPU_REGION_NUMBER7)) + +#define IS_MPU_REGION_SIZE(SIZE) (((SIZE) == MPU_REGION_SIZE_32B) || \ + ((SIZE) == MPU_REGION_SIZE_64B) || \ + ((SIZE) == MPU_REGION_SIZE_128B) || \ + ((SIZE) == MPU_REGION_SIZE_256B) || \ + ((SIZE) == MPU_REGION_SIZE_512B) || \ + ((SIZE) == MPU_REGION_SIZE_1KB) || \ + ((SIZE) == MPU_REGION_SIZE_2KB) || \ + ((SIZE) == MPU_REGION_SIZE_4KB) || \ + ((SIZE) == MPU_REGION_SIZE_8KB) || \ + ((SIZE) == MPU_REGION_SIZE_16KB) || \ + ((SIZE) == MPU_REGION_SIZE_32KB) || \ + ((SIZE) == MPU_REGION_SIZE_64KB) || \ + ((SIZE) == MPU_REGION_SIZE_128KB) || \ + ((SIZE) == MPU_REGION_SIZE_256KB) || \ + ((SIZE) == MPU_REGION_SIZE_512KB) || \ + ((SIZE) == MPU_REGION_SIZE_1MB) || \ + ((SIZE) == MPU_REGION_SIZE_2MB) || \ + ((SIZE) == MPU_REGION_SIZE_4MB) || \ + ((SIZE) == MPU_REGION_SIZE_8MB) || \ + ((SIZE) == MPU_REGION_SIZE_16MB) || \ + ((SIZE) == MPU_REGION_SIZE_32MB) || \ + ((SIZE) == MPU_REGION_SIZE_64MB) || \ + ((SIZE) == MPU_REGION_SIZE_128MB) || \ + ((SIZE) == MPU_REGION_SIZE_256MB) || \ + ((SIZE) == MPU_REGION_SIZE_512MB) || \ + ((SIZE) == MPU_REGION_SIZE_1GB) || \ + ((SIZE) == MPU_REGION_SIZE_2GB) || \ + ((SIZE) == MPU_REGION_SIZE_4GB)) + +#define IS_MPU_SUB_REGION_DISABLE(SUBREGION) ((SUBREGION) < (uint16_t)0x00FF) +#endif /* __MPU_PRESENT */ + +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32L4xx_HAL_CORTEX_H */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h new file mode 100644 index 0000000..055b1f1 --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h @@ -0,0 +1,212 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_def.h + * @author MCD Application Team + * @brief This file contains HAL common defines, enumeration, macros and + * structures definitions. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32L4xx_HAL_DEF_H +#define STM32L4xx_HAL_DEF_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx.h" +#include "Legacy/stm32_hal_legacy.h" /* Aliases file for old names compatibility */ +#include + +/* Exported types ------------------------------------------------------------*/ + +/** + * @brief HAL Status structures definition + */ +typedef enum +{ + HAL_OK = 0x00, + HAL_ERROR = 0x01, + HAL_BUSY = 0x02, + HAL_TIMEOUT = 0x03 +} HAL_StatusTypeDef; + +/** + * @brief HAL Lock structures definition + */ +typedef enum +{ + HAL_UNLOCKED = 0x00, + HAL_LOCKED = 0x01 +} HAL_LockTypeDef; + +/* Exported macros -----------------------------------------------------------*/ + +#define UNUSED(X) (void)X /* To avoid gcc/g++ warnings */ + +#define HAL_MAX_DELAY 0xFFFFFFFFU + +#define HAL_IS_BIT_SET(REG, BIT) (((REG) & (BIT)) == (BIT)) +#define HAL_IS_BIT_CLR(REG, BIT) (((REG) & (BIT)) == 0U) + +#define __HAL_LINKDMA(__HANDLE__, __PPP_DMA_FIELD__, __DMA_HANDLE__) \ + do{ \ + (__HANDLE__)->__PPP_DMA_FIELD__ = &(__DMA_HANDLE__); \ + (__DMA_HANDLE__).Parent = (__HANDLE__); \ + } while(0) + +/** @brief Reset the Handle's State field. + * @param __HANDLE__: specifies the Peripheral Handle. + * @note This macro can be used for the following purpose: + * - When the Handle is declared as local variable; before passing it as parameter + * to HAL_PPP_Init() for the first time, it is mandatory to use this macro + * to set to 0 the Handle's "State" field. + * Otherwise, "State" field may have any random value and the first time the function + * HAL_PPP_Init() is called, the low level hardware initialization will be missed + * (i.e. HAL_PPP_MspInit() will not be executed). + * - When there is a need to reconfigure the low level hardware: instead of calling + * HAL_PPP_DeInit() then HAL_PPP_Init(), user can make a call to this macro then HAL_PPP_Init(). + * In this later function, when the Handle's "State" field is set to 0, it will execute the function + * HAL_PPP_MspInit() which will reconfigure the low level hardware. + * @retval None + */ +#define __HAL_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = 0) + +#if (USE_RTOS == 1) + /* Reserved for future use */ + #error " USE_RTOS should be 0 in the current HAL release " +#else + #define __HAL_LOCK(__HANDLE__) \ + do{ \ + if((__HANDLE__)->Lock == HAL_LOCKED) \ + { \ + return HAL_BUSY; \ + } \ + else \ + { \ + (__HANDLE__)->Lock = HAL_LOCKED; \ + } \ + }while (0) + + #define __HAL_UNLOCK(__HANDLE__) \ + do{ \ + (__HANDLE__)->Lock = HAL_UNLOCKED; \ + }while (0) +#endif /* USE_RTOS */ + + +#if defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) /* ARM Compiler V6 */ + #ifndef __weak + #define __weak __attribute__((weak)) + #endif + #ifndef __packed + #define __packed __attribute__((packed)) + #endif +#elif defined ( __GNUC__ ) && !defined (__CC_ARM) /* GNU Compiler */ + #ifndef __weak + #define __weak __attribute__((weak)) + #endif /* __weak */ + #ifndef __packed + #define __packed __attribute__((__packed__)) + #endif /* __packed */ +#endif /* __GNUC__ */ + + +/* Macro to get variable aligned on 4-bytes, for __ICCARM__ the directive "#pragma data_alignment=4" must be used instead */ +#if defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) /* ARM Compiler V6 */ + #ifndef __ALIGN_BEGIN + #define __ALIGN_BEGIN + #endif + #ifndef __ALIGN_END + #define __ALIGN_END __attribute__ ((aligned (4))) + #endif +#elif defined ( __GNUC__ ) && !defined (__CC_ARM) /* GNU Compiler */ + #ifndef __ALIGN_END + #define __ALIGN_END __attribute__ ((aligned (4))) + #endif /* __ALIGN_END */ + #ifndef __ALIGN_BEGIN + #define __ALIGN_BEGIN + #endif /* __ALIGN_BEGIN */ +#else + #ifndef __ALIGN_END + #define __ALIGN_END + #endif /* __ALIGN_END */ + #ifndef __ALIGN_BEGIN + #if defined (__CC_ARM) /* ARM Compiler V5 */ + #define __ALIGN_BEGIN __align(4) + #elif defined (__ICCARM__) /* IAR Compiler */ + #define __ALIGN_BEGIN + #endif /* __CC_ARM */ + #endif /* __ALIGN_BEGIN */ +#endif /* __GNUC__ */ + +/** + * @brief __RAM_FUNC definition + */ +#if defined ( __CC_ARM ) || (defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)) +/* ARM Compiler V4/V5 and V6 + -------------------------- + RAM functions are defined using the toolchain options. + Functions that are executed in RAM should reside in a separate source module. + Using the 'Options for File' dialog you can simply change the 'Code / Const' + area of a module to a memory space in physical RAM. + Available memory areas are declared in the 'Target' tab of the 'Options for Target' + dialog. +*/ +#define __RAM_FUNC + +#elif defined ( __ICCARM__ ) +/* ICCARM Compiler + --------------- + RAM functions are defined using a specific toolchain keyword "__ramfunc". +*/ +#define __RAM_FUNC __ramfunc + +#elif defined ( __GNUC__ ) +/* GNU Compiler + ------------ + RAM functions are defined using a specific toolchain attribute + "__attribute__((section(".RamFunc")))". +*/ +#define __RAM_FUNC __attribute__((section(".RamFunc"))) + +#endif + +/** + * @brief __NOINLINE definition + */ +#if defined ( __CC_ARM ) || (defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)) || defined ( __GNUC__ ) +/* ARM V4/V5 and V6 & GNU Compiler + ------------------------------- +*/ +#define __NOINLINE __attribute__ ( (noinline) ) + +#elif defined ( __ICCARM__ ) +/* ICCARM Compiler + --------------- +*/ +#define __NOINLINE _Pragma("optimize = no_inline") + +#endif + + +#ifdef __cplusplus +} +#endif + +#endif /* STM32L4xx_HAL_DEF_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h new file mode 100644 index 0000000..9fc7226 --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h @@ -0,0 +1,864 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_dma.h + * @author MCD Application Team + * @brief Header file of DMA HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32L4xx_HAL_DMA_H +#define STM32L4xx_HAL_DMA_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal_def.h" + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + +/** @addtogroup DMA + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup DMA_Exported_Types DMA Exported Types + * @{ + */ + +/** + * @brief DMA Configuration Structure definition + */ +typedef struct +{ + uint32_t Request; /*!< Specifies the request selected for the specified channel. + This parameter can be a value of @ref DMA_request */ + + uint32_t Direction; /*!< Specifies if the data will be transferred from memory to peripheral, + from memory to memory or from peripheral to memory. + This parameter can be a value of @ref DMA_Data_transfer_direction */ + + uint32_t PeriphInc; /*!< Specifies whether the Peripheral address register should be incremented or not. + This parameter can be a value of @ref DMA_Peripheral_incremented_mode */ + + uint32_t MemInc; /*!< Specifies whether the memory address register should be incremented or not. + This parameter can be a value of @ref DMA_Memory_incremented_mode */ + + uint32_t PeriphDataAlignment; /*!< Specifies the Peripheral data width. + This parameter can be a value of @ref DMA_Peripheral_data_size */ + + uint32_t MemDataAlignment; /*!< Specifies the Memory data width. + This parameter can be a value of @ref DMA_Memory_data_size */ + + uint32_t Mode; /*!< Specifies the operation mode of the DMAy Channelx. + This parameter can be a value of @ref DMA_mode + @note The circular buffer mode cannot be used if the memory-to-memory + data transfer is configured on the selected Channel */ + + uint32_t Priority; /*!< Specifies the software priority for the DMAy Channelx. + This parameter can be a value of @ref DMA_Priority_level */ +} DMA_InitTypeDef; + +/** + * @brief HAL DMA State structures definition + */ +typedef enum +{ + HAL_DMA_STATE_RESET = 0x00U, /*!< DMA not yet initialized or disabled */ + HAL_DMA_STATE_READY = 0x01U, /*!< DMA initialized and ready for use */ + HAL_DMA_STATE_BUSY = 0x02U, /*!< DMA process is ongoing */ + HAL_DMA_STATE_TIMEOUT = 0x03U, /*!< DMA timeout state */ +}HAL_DMA_StateTypeDef; + +/** + * @brief HAL DMA Error Code structure definition + */ +typedef enum +{ + HAL_DMA_FULL_TRANSFER = 0x00U, /*!< Full transfer */ + HAL_DMA_HALF_TRANSFER = 0x01U /*!< Half Transfer */ +}HAL_DMA_LevelCompleteTypeDef; + + +/** + * @brief HAL DMA Callback ID structure definition + */ +typedef enum +{ + HAL_DMA_XFER_CPLT_CB_ID = 0x00U, /*!< Full transfer */ + HAL_DMA_XFER_HALFCPLT_CB_ID = 0x01U, /*!< Half transfer */ + HAL_DMA_XFER_ERROR_CB_ID = 0x02U, /*!< Error */ + HAL_DMA_XFER_ABORT_CB_ID = 0x03U, /*!< Abort */ + HAL_DMA_XFER_ALL_CB_ID = 0x04U /*!< All */ +}HAL_DMA_CallbackIDTypeDef; + +/** + * @brief DMA handle Structure definition + */ +typedef struct __DMA_HandleTypeDef +{ + DMA_Channel_TypeDef *Instance; /*!< Register base address */ + + DMA_InitTypeDef Init; /*!< DMA communication parameters */ + + HAL_LockTypeDef Lock; /*!< DMA locking object */ + + __IO HAL_DMA_StateTypeDef State; /*!< DMA transfer state */ + + void *Parent; /*!< Parent object state */ + + void (* XferCpltCallback)(struct __DMA_HandleTypeDef * hdma); /*!< DMA transfer complete callback */ + + void (* XferHalfCpltCallback)(struct __DMA_HandleTypeDef * hdma); /*!< DMA Half transfer complete callback */ + + void (* XferErrorCallback)(struct __DMA_HandleTypeDef * hdma); /*!< DMA transfer error callback */ + + void (* XferAbortCallback)(struct __DMA_HandleTypeDef * hdma); /*!< DMA transfer abort callback */ + + __IO uint32_t ErrorCode; /*!< DMA Error code */ + + DMA_TypeDef *DmaBaseAddress; /*!< DMA Channel Base Address */ + + uint32_t ChannelIndex; /*!< DMA Channel Index */ + +#if defined(DMAMUX1) + DMAMUX_Channel_TypeDef *DMAmuxChannel; /*!< Register base address */ + + DMAMUX_ChannelStatus_TypeDef *DMAmuxChannelStatus; /*!< DMAMUX Channels Status Base Address */ + + uint32_t DMAmuxChannelStatusMask; /*!< DMAMUX Channel Status Mask */ + + DMAMUX_RequestGen_TypeDef *DMAmuxRequestGen; /*!< DMAMUX request generator Base Address */ + + DMAMUX_RequestGenStatus_TypeDef *DMAmuxRequestGenStatus; /*!< DMAMUX request generator Address */ + + uint32_t DMAmuxRequestGenStatusMask; /*!< DMAMUX request generator Status mask */ + +#endif /* DMAMUX1 */ + +}DMA_HandleTypeDef; +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup DMA_Exported_Constants DMA Exported Constants + * @{ + */ + +/** @defgroup DMA_Error_Code DMA Error Code + * @{ + */ +#define HAL_DMA_ERROR_NONE 0x00000000U /*!< No error */ +#define HAL_DMA_ERROR_TE 0x00000001U /*!< Transfer error */ +#define HAL_DMA_ERROR_NO_XFER 0x00000004U /*!< Abort requested with no Xfer ongoing */ +#define HAL_DMA_ERROR_TIMEOUT 0x00000020U /*!< Timeout error */ +#define HAL_DMA_ERROR_NOT_SUPPORTED 0x00000100U /*!< Not supported mode */ +#define HAL_DMA_ERROR_SYNC 0x00000200U /*!< DMAMUX sync overrun error */ +#define HAL_DMA_ERROR_REQGEN 0x00000400U /*!< DMAMUX request generator overrun error */ + +/** + * @} + */ + +/** @defgroup DMA_request DMA request + * @{ + */ +#if !defined (DMAMUX1) + +#define DMA_REQUEST_0 0U +#define DMA_REQUEST_1 1U +#define DMA_REQUEST_2 2U +#define DMA_REQUEST_3 3U +#define DMA_REQUEST_4 4U +#define DMA_REQUEST_5 5U +#define DMA_REQUEST_6 6U +#define DMA_REQUEST_7 7U + +#endif + +#if defined(DMAMUX1) + +#define DMA_REQUEST_MEM2MEM 0U /*!< memory to memory transfer */ + +#define DMA_REQUEST_GENERATOR0 1U /*!< DMAMUX1 request generator 0 */ +#define DMA_REQUEST_GENERATOR1 2U /*!< DMAMUX1 request generator 1 */ +#define DMA_REQUEST_GENERATOR2 3U /*!< DMAMUX1 request generator 2 */ +#define DMA_REQUEST_GENERATOR3 4U /*!< DMAMUX1 request generator 3 */ + +#define DMA_REQUEST_ADC1 5U /*!< DMAMUX1 ADC1 request */ + +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) + +#define DMA_REQUEST_ADC2 6U /*!< DMAMUX1 ADC1 request */ + +#define DMA_REQUEST_DAC1_CH1 7U /*!< DMAMUX1 DAC1 CH1 request */ +#define DMA_REQUEST_DAC1_CH2 8U /*!< DMAMUX1 DAC1 CH2 request */ + +#define DMA_REQUEST_TIM6_UP 9U /*!< DMAMUX1 TIM6 UP request */ +#define DMA_REQUEST_TIM7_UP 10U /*!< DMAMUX1 TIM7 UP request */ + +#define DMA_REQUEST_SPI1_RX 11U /*!< DMAMUX1 SPI1 RX request */ +#define DMA_REQUEST_SPI1_TX 12U /*!< DMAMUX1 SPI1 TX request */ +#define DMA_REQUEST_SPI2_RX 13U /*!< DMAMUX1 SPI2 RX request */ +#define DMA_REQUEST_SPI2_TX 14U /*!< DMAMUX1 SPI2 TX request */ +#define DMA_REQUEST_SPI3_RX 15U /*!< DMAMUX1 SPI3 RX request */ +#define DMA_REQUEST_SPI3_TX 16U /*!< DMAMUX1 SPI3 TX request */ + +#define DMA_REQUEST_I2C1_RX 17U /*!< DMAMUX1 I2C1 RX request */ +#define DMA_REQUEST_I2C1_TX 18U /*!< DMAMUX1 I2C1 TX request */ +#define DMA_REQUEST_I2C2_RX 19U /*!< DMAMUX1 I2C2 RX request */ +#define DMA_REQUEST_I2C2_TX 20U /*!< DMAMUX1 I2C2 TX request */ +#define DMA_REQUEST_I2C3_RX 21U /*!< DMAMUX1 I2C3 RX request */ +#define DMA_REQUEST_I2C3_TX 22U /*!< DMAMUX1 I2C3 TX request */ +#define DMA_REQUEST_I2C4_RX 23U /*!< DMAMUX1 I2C4 RX request */ +#define DMA_REQUEST_I2C4_TX 24U /*!< DMAMUX1 I2C4 TX request */ + +#define DMA_REQUEST_USART1_RX 25U /*!< DMAMUX1 USART1 RX request */ +#define DMA_REQUEST_USART1_TX 26U /*!< DMAMUX1 USART1 TX request */ +#define DMA_REQUEST_USART2_RX 27U /*!< DMAMUX1 USART2 RX request */ +#define DMA_REQUEST_USART2_TX 28U /*!< DMAMUX1 USART2 TX request */ +#define DMA_REQUEST_USART3_RX 29U /*!< DMAMUX1 USART3 RX request */ +#define DMA_REQUEST_USART3_TX 30U /*!< DMAMUX1 USART3 TX request */ + +#define DMA_REQUEST_UART4_RX 31U /*!< DMAMUX1 UART4 RX request */ +#define DMA_REQUEST_UART4_TX 32U /*!< DMAMUX1 UART4 TX request */ +#define DMA_REQUEST_UART5_RX 33U /*!< DMAMUX1 UART5 RX request */ +#define DMA_REQUEST_UART5_TX 34U /*!< DMAMUX1 UART5 TX request */ + +#define DMA_REQUEST_LPUART1_RX 35U /*!< DMAMUX1 LP_UART1_RX request */ +#define DMA_REQUEST_LPUART1_TX 36U /*!< DMAMUX1 LP_UART1_RX request */ + +#define DMA_REQUEST_SAI1_A 37U /*!< DMAMUX1 SAI1 A request */ +#define DMA_REQUEST_SAI1_B 38U /*!< DMAMUX1 SAI1 B request */ +#define DMA_REQUEST_SAI2_A 39U /*!< DMAMUX1 SAI2 A request */ +#define DMA_REQUEST_SAI2_B 40U /*!< DMAMUX1 SAI2 B request */ + +#define DMA_REQUEST_OCTOSPI1 41U /*!< DMAMUX1 OCTOSPI1 request */ +#define DMA_REQUEST_OCTOSPI2 42U /*!< DMAMUX1 OCTOSPI2 request */ + +#define DMA_REQUEST_TIM1_CH1 43U /*!< DMAMUX1 TIM1 CH1 request */ +#define DMA_REQUEST_TIM1_CH2 44U /*!< DMAMUX1 TIM1 CH2 request */ +#define DMA_REQUEST_TIM1_CH3 45U /*!< DMAMUX1 TIM1 CH3 request */ +#define DMA_REQUEST_TIM1_CH4 46U /*!< DMAMUX1 TIM1 CH4 request */ +#define DMA_REQUEST_TIM1_UP 47U /*!< DMAMUX1 TIM1 UP request */ +#define DMA_REQUEST_TIM1_TRIG 48U /*!< DMAMUX1 TIM1 TRIG request */ +#define DMA_REQUEST_TIM1_COM 49U /*!< DMAMUX1 TIM1 COM request */ + +#define DMA_REQUEST_TIM8_CH1 50U /*!< DMAMUX1 TIM8 CH1 request */ +#define DMA_REQUEST_TIM8_CH2 51U /*!< DMAMUX1 TIM8 CH2 request */ +#define DMA_REQUEST_TIM8_CH3 52U /*!< DMAMUX1 TIM8 CH3 request */ +#define DMA_REQUEST_TIM8_CH4 53U /*!< DMAMUX1 TIM8 CH4 request */ +#define DMA_REQUEST_TIM8_UP 54U /*!< DMAMUX1 TIM8 UP request */ +#define DMA_REQUEST_TIM8_TRIG 55U /*!< DMAMUX1 TIM8 TRIG request */ +#define DMA_REQUEST_TIM8_COM 56U /*!< DMAMUX1 TIM8 COM request */ + +#define DMA_REQUEST_TIM2_CH1 57U /*!< DMAMUX1 TIM2 CH1 request */ +#define DMA_REQUEST_TIM2_CH2 58U /*!< DMAMUX1 TIM2 CH2 request */ +#define DMA_REQUEST_TIM2_CH3 59U /*!< DMAMUX1 TIM2 CH3 request */ +#define DMA_REQUEST_TIM2_CH4 60U /*!< DMAMUX1 TIM2 CH4 request */ +#define DMA_REQUEST_TIM2_UP 61U /*!< DMAMUX1 TIM2 UP request */ + +#define DMA_REQUEST_TIM3_CH1 62U /*!< DMAMUX1 TIM3 CH1 request */ +#define DMA_REQUEST_TIM3_CH2 63U /*!< DMAMUX1 TIM3 CH2 request */ +#define DMA_REQUEST_TIM3_CH3 64U /*!< DMAMUX1 TIM3 CH3 request */ +#define DMA_REQUEST_TIM3_CH4 65U /*!< DMAMUX1 TIM3 CH4 request */ +#define DMA_REQUEST_TIM3_UP 66U /*!< DMAMUX1 TIM3 UP request */ +#define DMA_REQUEST_TIM3_TRIG 67U /*!< DMAMUX1 TIM3 TRIG request */ + +#define DMA_REQUEST_TIM4_CH1 68U /*!< DMAMUX1 TIM4 CH1 request */ +#define DMA_REQUEST_TIM4_CH2 69U /*!< DMAMUX1 TIM4 CH2 request */ +#define DMA_REQUEST_TIM4_CH3 70U /*!< DMAMUX1 TIM4 CH3 request */ +#define DMA_REQUEST_TIM4_CH4 71U /*!< DMAMUX1 TIM4 CH4 request */ +#define DMA_REQUEST_TIM4_UP 72U /*!< DMAMUX1 TIM4 UP request */ + +#define DMA_REQUEST_TIM5_CH1 73U /*!< DMAMUX1 TIM5 CH1 request */ +#define DMA_REQUEST_TIM5_CH2 74U /*!< DMAMUX1 TIM5 CH2 request */ +#define DMA_REQUEST_TIM5_CH3 75U /*!< DMAMUX1 TIM5 CH3 request */ +#define DMA_REQUEST_TIM5_CH4 76U /*!< DMAMUX1 TIM5 CH4 request */ +#define DMA_REQUEST_TIM5_UP 77U /*!< DMAMUX1 TIM5 UP request */ +#define DMA_REQUEST_TIM5_TRIG 78U /*!< DMAMUX1 TIM5 TRIG request */ + +#define DMA_REQUEST_TIM15_CH1 79U /*!< DMAMUX1 TIM15 CH1 request */ +#define DMA_REQUEST_TIM15_UP 80U /*!< DMAMUX1 TIM15 UP request */ +#define DMA_REQUEST_TIM15_TRIG 81U /*!< DMAMUX1 TIM15 TRIG request */ +#define DMA_REQUEST_TIM15_COM 82U /*!< DMAMUX1 TIM15 COM request */ + +#define DMA_REQUEST_TIM16_CH1 83U /*!< DMAMUX1 TIM16 CH1 request */ +#define DMA_REQUEST_TIM16_UP 84U /*!< DMAMUX1 TIM16 UP request */ +#define DMA_REQUEST_TIM17_CH1 85U /*!< DMAMUX1 TIM17 CH1 request */ +#define DMA_REQUEST_TIM17_UP 86U /*!< DMAMUX1 TIM17 UP request */ + +#define DMA_REQUEST_DFSDM1_FLT0 87U /*!< DMAMUX1 DFSDM1 Filter0 request */ +#define DMA_REQUEST_DFSDM1_FLT1 88U /*!< DMAMUX1 DFSDM1 Filter1 request */ + +#define DMA_REQUEST_DCMI 91U /*!< DMAMUX1 DCMI request */ +#define DMA_REQUEST_DCMI_PSSI 91U /*!< DMAMUX1 DCMI/PSSI request */ + +#define DMA_REQUEST_AES_IN 92U /*!< DMAMUX1 AES IN request */ +#define DMA_REQUEST_AES_OUT 93U /*!< DMAMUX1 AES OUT request */ + +#define DMA_REQUEST_HASH_IN 94U /*!< DMAMUX1 HASH IN request */ + +#else + +#define DMA_REQUEST_DAC1_CH1 6U /*!< DMAMUX1 DAC1 CH1 request */ +#define DMA_REQUEST_DAC1_CH2 7U /*!< DMAMUX1 DAC1 CH2 request */ + +#define DMA_REQUEST_TIM6_UP 8U /*!< DMAMUX1 TIM6 UP request */ +#define DMA_REQUEST_TIM7_UP 9U /*!< DMAMUX1 TIM7 UP request */ + +#define DMA_REQUEST_SPI1_RX 10U /*!< DMAMUX1 SPI1 RX request */ +#define DMA_REQUEST_SPI1_TX 11U /*!< DMAMUX1 SPI1 TX request */ +#define DMA_REQUEST_SPI2_RX 12U /*!< DMAMUX1 SPI2 RX request */ +#define DMA_REQUEST_SPI2_TX 13U /*!< DMAMUX1 SPI2 TX request */ +#define DMA_REQUEST_SPI3_RX 14U /*!< DMAMUX1 SPI3 RX request */ +#define DMA_REQUEST_SPI3_TX 15U /*!< DMAMUX1 SPI3 TX request */ + +#define DMA_REQUEST_I2C1_RX 16U /*!< DMAMUX1 I2C1 RX request */ +#define DMA_REQUEST_I2C1_TX 17U /*!< DMAMUX1 I2C1 TX request */ +#define DMA_REQUEST_I2C2_RX 18U /*!< DMAMUX1 I2C2 RX request */ +#define DMA_REQUEST_I2C2_TX 19U /*!< DMAMUX1 I2C2 TX request */ +#define DMA_REQUEST_I2C3_RX 20U /*!< DMAMUX1 I2C3 RX request */ +#define DMA_REQUEST_I2C3_TX 21U /*!< DMAMUX1 I2C3 TX request */ +#define DMA_REQUEST_I2C4_RX 22U /*!< DMAMUX1 I2C4 RX request */ +#define DMA_REQUEST_I2C4_TX 23U /*!< DMAMUX1 I2C4 TX request */ + +#define DMA_REQUEST_USART1_RX 24U /*!< DMAMUX1 USART1 RX request */ +#define DMA_REQUEST_USART1_TX 25U /*!< DMAMUX1 USART1 TX request */ +#define DMA_REQUEST_USART2_RX 26U /*!< DMAMUX1 USART2 RX request */ +#define DMA_REQUEST_USART2_TX 27U /*!< DMAMUX1 USART2 TX request */ +#define DMA_REQUEST_USART3_RX 28U /*!< DMAMUX1 USART3 RX request */ +#define DMA_REQUEST_USART3_TX 29U /*!< DMAMUX1 USART3 TX request */ + +#define DMA_REQUEST_UART4_RX 30U /*!< DMAMUX1 UART4 RX request */ +#define DMA_REQUEST_UART4_TX 31U /*!< DMAMUX1 UART4 TX request */ +#define DMA_REQUEST_UART5_RX 32U /*!< DMAMUX1 UART5 RX request */ +#define DMA_REQUEST_UART5_TX 33U /*!< DMAMUX1 UART5 TX request */ + +#define DMA_REQUEST_LPUART1_RX 34U /*!< DMAMUX1 LP_UART1_RX request */ +#define DMA_REQUEST_LPUART1_TX 35U /*!< DMAMUX1 LP_UART1_RX request */ + +#define DMA_REQUEST_SAI1_A 36U /*!< DMAMUX1 SAI1 A request */ +#define DMA_REQUEST_SAI1_B 37U /*!< DMAMUX1 SAI1 B request */ +#define DMA_REQUEST_SAI2_A 38U /*!< DMAMUX1 SAI2 A request */ +#define DMA_REQUEST_SAI2_B 39U /*!< DMAMUX1 SAI2 B request */ + +#define DMA_REQUEST_OCTOSPI1 40U /*!< DMAMUX1 OCTOSPI1 request */ +#define DMA_REQUEST_OCTOSPI2 41U /*!< DMAMUX1 OCTOSPI2 request */ + +#define DMA_REQUEST_TIM1_CH1 42U /*!< DMAMUX1 TIM1 CH1 request */ +#define DMA_REQUEST_TIM1_CH2 43U /*!< DMAMUX1 TIM1 CH2 request */ +#define DMA_REQUEST_TIM1_CH3 44U /*!< DMAMUX1 TIM1 CH3 request */ +#define DMA_REQUEST_TIM1_CH4 45U /*!< DMAMUX1 TIM1 CH4 request */ +#define DMA_REQUEST_TIM1_UP 46U /*!< DMAMUX1 TIM1 UP request */ +#define DMA_REQUEST_TIM1_TRIG 47U /*!< DMAMUX1 TIM1 TRIG request */ +#define DMA_REQUEST_TIM1_COM 48U /*!< DMAMUX1 TIM1 COM request */ + +#define DMA_REQUEST_TIM8_CH1 49U /*!< DMAMUX1 TIM8 CH1 request */ +#define DMA_REQUEST_TIM8_CH2 50U /*!< DMAMUX1 TIM8 CH2 request */ +#define DMA_REQUEST_TIM8_CH3 51U /*!< DMAMUX1 TIM8 CH3 request */ +#define DMA_REQUEST_TIM8_CH4 52U /*!< DMAMUX1 TIM8 CH4 request */ +#define DMA_REQUEST_TIM8_UP 53U /*!< DMAMUX1 TIM8 UP request */ +#define DMA_REQUEST_TIM8_TRIG 54U /*!< DMAMUX1 TIM8 TRIG request */ +#define DMA_REQUEST_TIM8_COM 55U /*!< DMAMUX1 TIM8 COM request */ + +#define DMA_REQUEST_TIM2_CH1 56U /*!< DMAMUX1 TIM2 CH1 request */ +#define DMA_REQUEST_TIM2_CH2 57U /*!< DMAMUX1 TIM2 CH2 request */ +#define DMA_REQUEST_TIM2_CH3 58U /*!< DMAMUX1 TIM2 CH3 request */ +#define DMA_REQUEST_TIM2_CH4 59U /*!< DMAMUX1 TIM2 CH4 request */ +#define DMA_REQUEST_TIM2_UP 60U /*!< DMAMUX1 TIM2 UP request */ + +#define DMA_REQUEST_TIM3_CH1 61U /*!< DMAMUX1 TIM3 CH1 request */ +#define DMA_REQUEST_TIM3_CH2 62U /*!< DMAMUX1 TIM3 CH2 request */ +#define DMA_REQUEST_TIM3_CH3 63U /*!< DMAMUX1 TIM3 CH3 request */ +#define DMA_REQUEST_TIM3_CH4 64U /*!< DMAMUX1 TIM3 CH4 request */ +#define DMA_REQUEST_TIM3_UP 65U /*!< DMAMUX1 TIM3 UP request */ +#define DMA_REQUEST_TIM3_TRIG 66U /*!< DMAMUX1 TIM3 TRIG request */ + +#define DMA_REQUEST_TIM4_CH1 67U /*!< DMAMUX1 TIM4 CH1 request */ +#define DMA_REQUEST_TIM4_CH2 68U /*!< DMAMUX1 TIM4 CH2 request */ +#define DMA_REQUEST_TIM4_CH3 69U /*!< DMAMUX1 TIM4 CH3 request */ +#define DMA_REQUEST_TIM4_CH4 70U /*!< DMAMUX1 TIM4 CH4 request */ +#define DMA_REQUEST_TIM4_UP 71U /*!< DMAMUX1 TIM4 UP request */ + +#define DMA_REQUEST_TIM5_CH1 72U /*!< DMAMUX1 TIM5 CH1 request */ +#define DMA_REQUEST_TIM5_CH2 73U /*!< DMAMUX1 TIM5 CH2 request */ +#define DMA_REQUEST_TIM5_CH3 74U /*!< DMAMUX1 TIM5 CH3 request */ +#define DMA_REQUEST_TIM5_CH4 75U /*!< DMAMUX1 TIM5 CH4 request */ +#define DMA_REQUEST_TIM5_UP 76U /*!< DMAMUX1 TIM5 UP request */ +#define DMA_REQUEST_TIM5_TRIG 77U /*!< DMAMUX1 TIM5 TRIG request */ + +#define DMA_REQUEST_TIM15_CH1 78U /*!< DMAMUX1 TIM15 CH1 request */ +#define DMA_REQUEST_TIM15_UP 79U /*!< DMAMUX1 TIM15 UP request */ +#define DMA_REQUEST_TIM15_TRIG 80U /*!< DMAMUX1 TIM15 TRIG request */ +#define DMA_REQUEST_TIM15_COM 81U /*!< DMAMUX1 TIM15 COM request */ + +#define DMA_REQUEST_TIM16_CH1 82U /*!< DMAMUX1 TIM16 CH1 request */ +#define DMA_REQUEST_TIM16_UP 83U /*!< DMAMUX1 TIM16 UP request */ +#define DMA_REQUEST_TIM17_CH1 84U /*!< DMAMUX1 TIM17 CH1 request */ +#define DMA_REQUEST_TIM17_UP 85U /*!< DMAMUX1 TIM17 UP request */ + +#define DMA_REQUEST_DFSDM1_FLT0 86U /*!< DMAMUX1 DFSDM1 Filter0 request */ +#define DMA_REQUEST_DFSDM1_FLT1 87U /*!< DMAMUX1 DFSDM1 Filter1 request */ +#define DMA_REQUEST_DFSDM1_FLT2 88U /*!< DMAMUX1 DFSDM1 Filter2 request */ +#define DMA_REQUEST_DFSDM1_FLT3 89U /*!< DMAMUX1 DFSDM1 Filter3 request */ + +#define DMA_REQUEST_DCMI 90U /*!< DMAMUX1 DCMI request */ + +#define DMA_REQUEST_AES_IN 91U /*!< DMAMUX1 AES IN request */ +#define DMA_REQUEST_AES_OUT 92U /*!< DMAMUX1 AES OUT request */ + +#define DMA_REQUEST_HASH_IN 93U /*!< DMAMUX1 HASH IN request */ +#endif /* STM32L4P5xx || STM32L4Q5xx */ + +#endif /* DMAMUX1 */ + +/** + * @} + */ + +/** @defgroup DMA_Data_transfer_direction DMA Data transfer direction + * @{ + */ +#define DMA_PERIPH_TO_MEMORY 0x00000000U /*!< Peripheral to memory direction */ +#define DMA_MEMORY_TO_PERIPH DMA_CCR_DIR /*!< Memory to peripheral direction */ +#define DMA_MEMORY_TO_MEMORY DMA_CCR_MEM2MEM /*!< Memory to memory direction */ +/** + * @} + */ + +/** @defgroup DMA_Peripheral_incremented_mode DMA Peripheral incremented mode + * @{ + */ +#define DMA_PINC_ENABLE DMA_CCR_PINC /*!< Peripheral increment mode Enable */ +#define DMA_PINC_DISABLE 0x00000000U /*!< Peripheral increment mode Disable */ +/** + * @} + */ + +/** @defgroup DMA_Memory_incremented_mode DMA Memory incremented mode + * @{ + */ +#define DMA_MINC_ENABLE DMA_CCR_MINC /*!< Memory increment mode Enable */ +#define DMA_MINC_DISABLE 0x00000000U /*!< Memory increment mode Disable */ +/** + * @} + */ + +/** @defgroup DMA_Peripheral_data_size DMA Peripheral data size + * @{ + */ +#define DMA_PDATAALIGN_BYTE 0x00000000U /*!< Peripheral data alignment : Byte */ +#define DMA_PDATAALIGN_HALFWORD DMA_CCR_PSIZE_0 /*!< Peripheral data alignment : HalfWord */ +#define DMA_PDATAALIGN_WORD DMA_CCR_PSIZE_1 /*!< Peripheral data alignment : Word */ +/** + * @} + */ + +/** @defgroup DMA_Memory_data_size DMA Memory data size + * @{ + */ +#define DMA_MDATAALIGN_BYTE 0x00000000U /*!< Memory data alignment : Byte */ +#define DMA_MDATAALIGN_HALFWORD DMA_CCR_MSIZE_0 /*!< Memory data alignment : HalfWord */ +#define DMA_MDATAALIGN_WORD DMA_CCR_MSIZE_1 /*!< Memory data alignment : Word */ +/** + * @} + */ + +/** @defgroup DMA_mode DMA mode + * @{ + */ +#define DMA_NORMAL 0x00000000U /*!< Normal mode */ +#define DMA_CIRCULAR DMA_CCR_CIRC /*!< Circular mode */ +/** + * @} + */ + +/** @defgroup DMA_Priority_level DMA Priority level + * @{ + */ +#define DMA_PRIORITY_LOW 0x00000000U /*!< Priority level : Low */ +#define DMA_PRIORITY_MEDIUM DMA_CCR_PL_0 /*!< Priority level : Medium */ +#define DMA_PRIORITY_HIGH DMA_CCR_PL_1 /*!< Priority level : High */ +#define DMA_PRIORITY_VERY_HIGH DMA_CCR_PL /*!< Priority level : Very_High */ +/** + * @} + */ + + +/** @defgroup DMA_interrupt_enable_definitions DMA interrupt enable definitions + * @{ + */ +#define DMA_IT_TC DMA_CCR_TCIE +#define DMA_IT_HT DMA_CCR_HTIE +#define DMA_IT_TE DMA_CCR_TEIE +/** + * @} + */ + +/** @defgroup DMA_flag_definitions DMA flag definitions + * @{ + */ +#define DMA_FLAG_GL1 DMA_ISR_GIF1 +#define DMA_FLAG_TC1 DMA_ISR_TCIF1 +#define DMA_FLAG_HT1 DMA_ISR_HTIF1 +#define DMA_FLAG_TE1 DMA_ISR_TEIF1 +#define DMA_FLAG_GL2 DMA_ISR_GIF2 +#define DMA_FLAG_TC2 DMA_ISR_TCIF2 +#define DMA_FLAG_HT2 DMA_ISR_HTIF2 +#define DMA_FLAG_TE2 DMA_ISR_TEIF2 +#define DMA_FLAG_GL3 DMA_ISR_GIF3 +#define DMA_FLAG_TC3 DMA_ISR_TCIF3 +#define DMA_FLAG_HT3 DMA_ISR_HTIF3 +#define DMA_FLAG_TE3 DMA_ISR_TEIF3 +#define DMA_FLAG_GL4 DMA_ISR_GIF4 +#define DMA_FLAG_TC4 DMA_ISR_TCIF4 +#define DMA_FLAG_HT4 DMA_ISR_HTIF4 +#define DMA_FLAG_TE4 DMA_ISR_TEIF4 +#define DMA_FLAG_GL5 DMA_ISR_GIF5 +#define DMA_FLAG_TC5 DMA_ISR_TCIF5 +#define DMA_FLAG_HT5 DMA_ISR_HTIF5 +#define DMA_FLAG_TE5 DMA_ISR_TEIF5 +#define DMA_FLAG_GL6 DMA_ISR_GIF6 +#define DMA_FLAG_TC6 DMA_ISR_TCIF6 +#define DMA_FLAG_HT6 DMA_ISR_HTIF6 +#define DMA_FLAG_TE6 DMA_ISR_TEIF6 +#define DMA_FLAG_GL7 DMA_ISR_GIF7 +#define DMA_FLAG_TC7 DMA_ISR_TCIF7 +#define DMA_FLAG_HT7 DMA_ISR_HTIF7 +#define DMA_FLAG_TE7 DMA_ISR_TEIF7 +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup DMA_Exported_Macros DMA Exported Macros + * @{ + */ + +/** @brief Reset DMA handle state. + * @param __HANDLE__ DMA handle + * @retval None + */ +#define __HAL_DMA_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DMA_STATE_RESET) + +/** + * @brief Enable the specified DMA Channel. + * @param __HANDLE__ DMA handle + * @retval None + */ +#define __HAL_DMA_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CCR |= DMA_CCR_EN) + +/** + * @brief Disable the specified DMA Channel. + * @param __HANDLE__ DMA handle + * @retval None + */ +#define __HAL_DMA_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CCR &= ~DMA_CCR_EN) + + +/* Interrupt & Flag management */ + +/** + * @brief Return the current DMA Channel transfer complete flag. + * @param __HANDLE__ DMA handle + * @retval The specified transfer complete flag index. + */ + +#define __HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__) \ +(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TC1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel1))? DMA_FLAG_TC1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TC2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel2))? DMA_FLAG_TC2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TC3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel3))? DMA_FLAG_TC3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TC4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel4))? DMA_FLAG_TC4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_TC5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel5))? DMA_FLAG_TC5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_TC6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel6))? DMA_FLAG_TC6 :\ + DMA_FLAG_TC7) + +/** + * @brief Return the current DMA Channel half transfer complete flag. + * @param __HANDLE__ DMA handle + * @retval The specified half transfer complete flag index. + */ +#define __HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__)\ +(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_HT1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel1))? DMA_FLAG_HT1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_HT2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel2))? DMA_FLAG_HT2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_HT3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel3))? DMA_FLAG_HT3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_HT4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel4))? DMA_FLAG_HT4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_HT5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel5))? DMA_FLAG_HT5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_HT6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel6))? DMA_FLAG_HT6 :\ + DMA_FLAG_HT7) + +/** + * @brief Return the current DMA Channel transfer error flag. + * @param __HANDLE__ DMA handle + * @retval The specified transfer error flag index. + */ +#define __HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__)\ +(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TE1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel1))? DMA_FLAG_TE1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TE2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel2))? DMA_FLAG_TE2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TE3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel3))? DMA_FLAG_TE3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TE4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel4))? DMA_FLAG_TE4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_TE5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel5))? DMA_FLAG_TE5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_TE6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel6))? DMA_FLAG_TE6 :\ + DMA_FLAG_TE7) + +/** + * @brief Return the current DMA Channel Global interrupt flag. + * @param __HANDLE__ DMA handle + * @retval The specified transfer error flag index. + */ +#define __HAL_DMA_GET_GI_FLAG_INDEX(__HANDLE__)\ +(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_ISR_GIF1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel1))? DMA_ISR_GIF1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_ISR_GIF2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel2))? DMA_ISR_GIF2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_ISR_GIF3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel3))? DMA_ISR_GIF3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_ISR_GIF4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel4))? DMA_ISR_GIF4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_ISR_GIF5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel5))? DMA_ISR_GIF5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_ISR_GIF6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel6))? DMA_ISR_GIF6 :\ + DMA_ISR_GIF7) + +/** + * @brief Get the DMA Channel pending flags. + * @param __HANDLE__ DMA handle + * @param __FLAG__ Get the specified flag. + * This parameter can be any combination of the following values: + * @arg DMA_FLAG_TCx: Transfer complete flag + * @arg DMA_FLAG_HTx: Half transfer complete flag + * @arg DMA_FLAG_TEx: Transfer error flag + * @arg DMA_FLAG_GLx: Global interrupt flag + * Where x can be from 1 to 7 to select the DMA Channel x flag. + * @retval The state of FLAG (SET or RESET). + */ +#define __HAL_DMA_GET_FLAG(__HANDLE__, __FLAG__) (((uint32_t)((__HANDLE__)->Instance) > ((uint32_t)DMA1_Channel7))? \ + (DMA2->ISR & (__FLAG__)) : (DMA1->ISR & (__FLAG__))) + +/** + * @brief Clear the DMA Channel pending flags. + * @param __HANDLE__ DMA handle + * @param __FLAG__ specifies the flag to clear. + * This parameter can be any combination of the following values: + * @arg DMA_FLAG_TCx: Transfer complete flag + * @arg DMA_FLAG_HTx: Half transfer complete flag + * @arg DMA_FLAG_TEx: Transfer error flag + * @arg DMA_FLAG_GLx: Global interrupt flag + * Where x can be from 1 to 7 to select the DMA Channel x flag. + * @retval None + */ +#define __HAL_DMA_CLEAR_FLAG(__HANDLE__, __FLAG__) (((uint32_t)((__HANDLE__)->Instance) > ((uint32_t)DMA1_Channel7))? \ + (DMA2->IFCR = (__FLAG__)) : (DMA1->IFCR = (__FLAG__))) + +/** + * @brief Enable the specified DMA Channel interrupts. + * @param __HANDLE__ DMA handle + * @param __INTERRUPT__ specifies the DMA interrupt sources to be enabled or disabled. + * This parameter can be any combination of the following values: + * @arg DMA_IT_TC: Transfer complete interrupt mask + * @arg DMA_IT_HT: Half transfer complete interrupt mask + * @arg DMA_IT_TE: Transfer error interrupt mask + * @retval None + */ +#define __HAL_DMA_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CCR |= (__INTERRUPT__)) + +/** + * @brief Disable the specified DMA Channel interrupts. + * @param __HANDLE__ DMA handle + * @param __INTERRUPT__ specifies the DMA interrupt sources to be enabled or disabled. + * This parameter can be any combination of the following values: + * @arg DMA_IT_TC: Transfer complete interrupt mask + * @arg DMA_IT_HT: Half transfer complete interrupt mask + * @arg DMA_IT_TE: Transfer error interrupt mask + * @retval None + */ +#define __HAL_DMA_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CCR &= ~(__INTERRUPT__)) + +/** + * @brief Check whether the specified DMA Channel interrupt is enabled or not. + * @param __HANDLE__ DMA handle + * @param __INTERRUPT__ specifies the DMA interrupt source to check. + * This parameter can be one of the following values: + * @arg DMA_IT_TC: Transfer complete interrupt mask + * @arg DMA_IT_HT: Half transfer complete interrupt mask + * @arg DMA_IT_TE: Transfer error interrupt mask + * @retval The state of DMA_IT (SET or RESET). + */ +#define __HAL_DMA_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->CCR & (__INTERRUPT__))) + +/** + * @brief Return the number of remaining data units in the current DMA Channel transfer. + * @param __HANDLE__ DMA handle + * @retval The number of remaining data units in the current DMA Channel transfer. + */ +#define __HAL_DMA_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->CNDTR) + +/** + * @} + */ + +#if defined(DMAMUX1) +/* Include DMA HAL Extension module */ +#include "stm32l4xx_hal_dma_ex.h" +#endif /* DMAMUX1 */ + +/* Exported functions --------------------------------------------------------*/ + +/** @addtogroup DMA_Exported_Functions + * @{ + */ + +/** @addtogroup DMA_Exported_Functions_Group1 + * @{ + */ +/* Initialization and de-initialization functions *****************************/ +HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma); +HAL_StatusTypeDef HAL_DMA_DeInit (DMA_HandleTypeDef *hdma); +/** + * @} + */ + +/** @addtogroup DMA_Exported_Functions_Group2 + * @{ + */ +/* IO operation functions *****************************************************/ +HAL_StatusTypeDef HAL_DMA_Start (DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength); +HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength); +HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma); +HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma); +HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout); +void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma); +HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)( DMA_HandleTypeDef * _hdma)); +HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID); + +/** + * @} + */ + +/** @addtogroup DMA_Exported_Functions_Group3 + * @{ + */ +/* Peripheral State and Error functions ***************************************/ +HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma); +uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma); +/** + * @} + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup DMA_Private_Macros DMA Private Macros + * @{ + */ + +#define IS_DMA_DIRECTION(DIRECTION) (((DIRECTION) == DMA_PERIPH_TO_MEMORY ) || \ + ((DIRECTION) == DMA_MEMORY_TO_PERIPH) || \ + ((DIRECTION) == DMA_MEMORY_TO_MEMORY)) + +#define IS_DMA_BUFFER_SIZE(SIZE) (((SIZE) >= 0x1U) && ((SIZE) < 0x10000U)) + +#define IS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PINC_ENABLE) || \ + ((STATE) == DMA_PINC_DISABLE)) + +#define IS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MINC_ENABLE) || \ + ((STATE) == DMA_MINC_DISABLE)) + +#if !defined (DMAMUX1) + +#define IS_DMA_ALL_REQUEST(REQUEST) (((REQUEST) == DMA_REQUEST_0) || \ + ((REQUEST) == DMA_REQUEST_1) || \ + ((REQUEST) == DMA_REQUEST_2) || \ + ((REQUEST) == DMA_REQUEST_3) || \ + ((REQUEST) == DMA_REQUEST_4) || \ + ((REQUEST) == DMA_REQUEST_5) || \ + ((REQUEST) == DMA_REQUEST_6) || \ + ((REQUEST) == DMA_REQUEST_7)) +#endif + +#if defined(DMAMUX1) + +#define IS_DMA_ALL_REQUEST(REQUEST)((REQUEST) <= DMA_REQUEST_HASH_IN) + +#endif /* DMAMUX1 */ + +#define IS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PDATAALIGN_BYTE) || \ + ((SIZE) == DMA_PDATAALIGN_HALFWORD) || \ + ((SIZE) == DMA_PDATAALIGN_WORD)) + +#define IS_DMA_MEMORY_DATA_SIZE(SIZE) (((SIZE) == DMA_MDATAALIGN_BYTE) || \ + ((SIZE) == DMA_MDATAALIGN_HALFWORD) || \ + ((SIZE) == DMA_MDATAALIGN_WORD )) + +#define IS_DMA_MODE(MODE) (((MODE) == DMA_NORMAL ) || \ + ((MODE) == DMA_CIRCULAR)) + +#define IS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_PRIORITY_LOW ) || \ + ((PRIORITY) == DMA_PRIORITY_MEDIUM) || \ + ((PRIORITY) == DMA_PRIORITY_HIGH) || \ + ((PRIORITY) == DMA_PRIORITY_VERY_HIGH)) + +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32L4xx_HAL_DMA_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma_ex.h b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma_ex.h new file mode 100644 index 0000000..8e4c2ba --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma_ex.h @@ -0,0 +1,287 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_dma_ex.h + * @author MCD Application Team + * @brief Header file of DMA HAL extension module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32L4xx_HAL_DMA_EX_H +#define STM32L4xx_HAL_DMA_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +#if defined(DMAMUX1) + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal_def.h" + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + +/** @addtogroup DMAEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup DMAEx_Exported_Types DMAEx Exported Types + * @{ + */ + +/** + * @brief HAL DMA Synchro definition + */ + + +/** + * @brief HAL DMAMUX Synchronization configuration structure definition + */ +typedef struct +{ + uint32_t SyncSignalID; /*!< Specifies the synchronization signal gating the DMA request in periodic mode. + This parameter can be a value of @ref DMAEx_DMAMUX_SyncSignalID_selection */ + + uint32_t SyncPolarity; /*!< Specifies the polarity of the signal on which the DMA request is synchronized. + This parameter can be a value of @ref DMAEx_DMAMUX_SyncPolarity_selection */ + + FunctionalState SyncEnable; /*!< Specifies if the synchronization shall be enabled or disabled + This parameter can take the value ENABLE or DISABLE*/ + + + FunctionalState EventEnable; /*!< Specifies if an event shall be generated once the RequestNumber is reached. + This parameter can take the value ENABLE or DISABLE */ + + uint32_t RequestNumber; /*!< Specifies the number of DMA request that will be authorized after a sync event + This parameter must be a number between Min_Data = 1 and Max_Data = 32 */ + + +}HAL_DMA_MuxSyncConfigTypeDef; + + +/** + * @brief HAL DMAMUX request generator parameters structure definition + */ +typedef struct +{ + uint32_t SignalID; /*!< Specifies the ID of the signal used for DMAMUX request generator + This parameter can be a value of @ref DMAEx_DMAMUX_SignalGeneratorID_selection */ + + uint32_t Polarity; /*!< Specifies the polarity of the signal on which the request is generated. + This parameter can be a value of @ref DMAEx_DMAMUX_RequestGeneneratorPolarity_selection */ + + uint32_t RequestNumber; /*!< Specifies the number of DMA request that will be generated after a signal event + This parameter must be a number between Min_Data = 1 and Max_Data = 32 */ + +}HAL_DMA_MuxRequestGeneratorConfigTypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup DMAEx_Exported_Constants DMAEx Exported Constants + * @{ + */ + +/** @defgroup DMAEx_DMAMUX_SyncSignalID_selection DMAMUX SyncSignalID selection + * @{ + */ +#define HAL_DMAMUX1_SYNC_EXTI0 0U /*!< Synchronization Signal is EXTI0 IT */ +#define HAL_DMAMUX1_SYNC_EXTI1 1U /*!< Synchronization Signal is EXTI1 IT */ +#define HAL_DMAMUX1_SYNC_EXTI2 2U /*!< Synchronization Signal is EXTI2 IT */ +#define HAL_DMAMUX1_SYNC_EXTI3 3U /*!< Synchronization Signal is EXTI3 IT */ +#define HAL_DMAMUX1_SYNC_EXTI4 4U /*!< Synchronization Signal is EXTI4 IT */ +#define HAL_DMAMUX1_SYNC_EXTI5 5U /*!< Synchronization Signal is EXTI5 IT */ +#define HAL_DMAMUX1_SYNC_EXTI6 6U /*!< Synchronization Signal is EXTI6 IT */ +#define HAL_DMAMUX1_SYNC_EXTI7 7U /*!< Synchronization Signal is EXTI7 IT */ +#define HAL_DMAMUX1_SYNC_EXTI8 8U /*!< Synchronization Signal is EXTI8 IT */ +#define HAL_DMAMUX1_SYNC_EXTI9 9U /*!< Synchronization Signal is EXTI9 IT */ +#define HAL_DMAMUX1_SYNC_EXTI10 10U /*!< Synchronization Signal is EXTI10 IT */ +#define HAL_DMAMUX1_SYNC_EXTI11 11U /*!< Synchronization Signal is EXTI11 IT */ +#define HAL_DMAMUX1_SYNC_EXTI12 12U /*!< Synchronization Signal is EXTI12 IT */ +#define HAL_DMAMUX1_SYNC_EXTI13 13U /*!< Synchronization Signal is EXTI13 IT */ +#define HAL_DMAMUX1_SYNC_EXTI14 14U /*!< Synchronization Signal is EXTI14 IT */ +#define HAL_DMAMUX1_SYNC_EXTI15 15U /*!< Synchronization Signal is EXTI15 IT */ +#define HAL_DMAMUX1_SYNC_DMAMUX1_CH0_EVT 16U /*!< Synchronization Signal is DMAMUX1 Channel0 Event */ +#define HAL_DMAMUX1_SYNC_DMAMUX1_CH1_EVT 17U /*!< Synchronization Signal is DMAMUX1 Channel1 Event */ +#define HAL_DMAMUX1_SYNC_DMAMUX1_CH2_EVT 18U /*!< Synchronization Signal is DMAMUX1 Channel2 Event */ +#define HAL_DMAMUX1_SYNC_DMAMUX1_CH3_EVT 19U /*!< Synchronization Signal is DMAMUX1 Channel3 Event */ +#define HAL_DMAMUX1_SYNC_LPTIM1_OUT 20U /*!< Synchronization Signal is LPTIM1 OUT */ +#define HAL_DMAMUX1_SYNC_LPTIM2_OUT 21U /*!< Synchronization Signal is LPTIM2 OUT */ +#if defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) +#define HAL_DMAMUX1_SYNC_DSI_TE 22U /*!< Synchronization Signal is DSI Tearing Effect */ +#define HAL_DMAMUX1_SYNC_DSI_EOT 23U /*!< Synchronization Signal is DSI End of refresh */ +#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ +#define HAL_DMAMUX1_SYNC_DMA2D_EOT 24U /*!< Synchronization Signal is DMA2D End of Transfer */ +#define HAL_DMAMUX1_SYNC_LDTC_IT 25U /*!< Synchronization Signal is LDTC IT */ + +/** + * @} + */ + +/** @defgroup DMAEx_DMAMUX_SyncPolarity_selection DMAMUX SyncPolarity selection + * @{ + */ +#define HAL_DMAMUX_SYNC_NO_EVENT 0U /*!< block synchronization events */ +#define HAL_DMAMUX_SYNC_RISING DMAMUX_CxCR_SPOL_0 /*!< synchronize with rising edge events */ +#define HAL_DMAMUX_SYNC_FALLING DMAMUX_CxCR_SPOL_1 /*!< synchronize with falling edge events */ +#define HAL_DMAMUX_SYNC_RISING_FALLING DMAMUX_CxCR_SPOL /*!< synchronize with rising and falling edge events */ + +/** + * @} + */ + +/** @defgroup DMAEx_DMAMUX_SignalGeneratorID_selection DMAMUX SignalGeneratorID selection + * @{ + */ + +#define HAL_DMAMUX1_REQ_GEN_EXTI0 0U /*!< Request generator Signal is EXTI0 IT */ +#define HAL_DMAMUX1_REQ_GEN_EXTI1 1U /*!< Request generator Signal is EXTI1 IT */ +#define HAL_DMAMUX1_REQ_GEN_EXTI2 2U /*!< Request generator Signal is EXTI2 IT */ +#define HAL_DMAMUX1_REQ_GEN_EXTI3 3U /*!< Request generator Signal is EXTI3 IT */ +#define HAL_DMAMUX1_REQ_GEN_EXTI4 4U /*!< Request generator Signal is EXTI4 IT */ +#define HAL_DMAMUX1_REQ_GEN_EXTI5 5U /*!< Request generator Signal is EXTI5 IT */ +#define HAL_DMAMUX1_REQ_GEN_EXTI6 6U /*!< Request generator Signal is EXTI6 IT */ +#define HAL_DMAMUX1_REQ_GEN_EXTI7 7U /*!< Request generator Signal is EXTI7 IT */ +#define HAL_DMAMUX1_REQ_GEN_EXTI8 8U /*!< Request generator Signal is EXTI8 IT */ +#define HAL_DMAMUX1_REQ_GEN_EXTI9 9U /*!< Request generator Signal is EXTI9 IT */ +#define HAL_DMAMUX1_REQ_GEN_EXTI10 10U /*!< Request generator Signal is EXTI10 IT */ +#define HAL_DMAMUX1_REQ_GEN_EXTI11 11U /*!< Request generator Signal is EXTI11 IT */ +#define HAL_DMAMUX1_REQ_GEN_EXTI12 12U /*!< Request generator Signal is EXTI12 IT */ +#define HAL_DMAMUX1_REQ_GEN_EXTI13 13U /*!< Request generator Signal is EXTI13 IT */ +#define HAL_DMAMUX1_REQ_GEN_EXTI14 14U /*!< Request generator Signal is EXTI14 IT */ +#define HAL_DMAMUX1_REQ_GEN_EXTI15 15U /*!< Request generator Signal is EXTI15 IT */ +#define HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT 16U /*!< Request generator Signal is DMAMUX1 Channel0 Event */ +#define HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT 17U /*!< Request generator Signal is DMAMUX1 Channel1 Event */ +#define HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH2_EVT 18U /*!< Request generator Signal is DMAMUX1 Channel2 Event */ +#define HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH3_EVT 19U /*!< Request generator Signal is DMAMUX1 Channel3 Event */ +#define HAL_DMAMUX1_REQ_GEN_LPTIM1_OUT 20U /*!< Request generator Signal is LPTIM1 OUT */ +#define HAL_DMAMUX1_REQ_GEN_LPTIM2_OUT 21U /*!< Request generator Signal is LPTIM2 OUT */ +#if defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) +#define HAL_DMAMUX1_REQ_GEN_DSI_TE 22U /*!< Request generator Signal is DSI Tearing Effect */ +#define HAL_DMAMUX1_REQ_GEN_DSI_EOT 23U /*!< Request generator Signal is DSI End of refresh */ +#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ +#define HAL_DMAMUX1_REQ_GEN_DMA2D_EOT 24U /*!< Request generator Signal is DMA2D End of Transfer */ +#define HAL_DMAMUX1_REQ_GEN_LTDC_IT 25U /*!< Request generator Signal is LTDC IT */ + +/** + * @} + */ + +/** @defgroup DMAEx_DMAMUX_RequestGeneneratorPolarity_selection DMAMUX RequestGeneneratorPolarity selection + * @{ + */ +#define HAL_DMAMUX_REQ_GEN_NO_EVENT 0U /*!< block request generator events */ +#define HAL_DMAMUX_REQ_GEN_RISING DMAMUX_RGxCR_GPOL_0 /*!< generate request on rising edge events */ +#define HAL_DMAMUX_REQ_GEN_FALLING DMAMUX_RGxCR_GPOL_1 /*!< generate request on falling edge events */ +#define HAL_DMAMUX_REQ_GEN_RISING_FALLING DMAMUX_RGxCR_GPOL /*!< generate request on rising and falling edge events */ + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup DMAEx_Exported_Functions + * @{ + */ + +/* IO operation functions *****************************************************/ +/** @addtogroup DMAEx_Exported_Functions_Group1 + * @{ + */ + +/* ------------------------- REQUEST -----------------------------------------*/ +HAL_StatusTypeDef HAL_DMAEx_ConfigMuxRequestGenerator (DMA_HandleTypeDef *hdma, + HAL_DMA_MuxRequestGeneratorConfigTypeDef *pRequestGeneratorConfig); +HAL_StatusTypeDef HAL_DMAEx_EnableMuxRequestGenerator (DMA_HandleTypeDef *hdma); +HAL_StatusTypeDef HAL_DMAEx_DisableMuxRequestGenerator (DMA_HandleTypeDef *hdma); +/* -------------------------------------------------------------------------- */ + +/* ------------------------- SYNCHRO -----------------------------------------*/ +HAL_StatusTypeDef HAL_DMAEx_ConfigMuxSync(DMA_HandleTypeDef *hdma, HAL_DMA_MuxSyncConfigTypeDef *pSyncConfig); +/* -------------------------------------------------------------------------- */ + +void HAL_DMAEx_MUX_IRQHandler(DMA_HandleTypeDef *hdma); + +/** + * @} + */ + +/** + * @} + */ + + +/* Private defines -----------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/** @defgroup DMAEx_Private_Macros DMAEx Private Macros + * @brief DMAEx private macros + * @{ + */ + +#define IS_DMAMUX_SYNC_SIGNAL_ID(SIGNAL_ID) ((SIGNAL_ID) <= HAL_DMAMUX1_SYNC_LDTC_IT) + +#define IS_DMAMUX_SYNC_REQUEST_NUMBER(REQUEST_NUMBER) (((REQUEST_NUMBER) > 0U) && ((REQUEST_NUMBER) <= 32U)) + +#define IS_DMAMUX_SYNC_POLARITY(POLARITY) (((POLARITY) == HAL_DMAMUX_SYNC_NO_EVENT) || \ + ((POLARITY) == HAL_DMAMUX_SYNC_RISING) || \ + ((POLARITY) == HAL_DMAMUX_SYNC_FALLING) || \ + ((POLARITY) == HAL_DMAMUX_SYNC_RISING_FALLING)) + +#define IS_DMAMUX_SYNC_STATE(SYNC) (((SYNC) == DISABLE) || ((SYNC) == ENABLE)) + +#define IS_DMAMUX_SYNC_EVENT(EVENT) (((EVENT) == DISABLE) || \ + ((EVENT) == ENABLE)) + +#define IS_DMAMUX_REQUEST_GEN_SIGNAL_ID(SIGNAL_ID) ((SIGNAL_ID) <= HAL_DMAMUX1_REQ_GEN_LTDC_IT) + +#define IS_DMAMUX_REQUEST_GEN_REQUEST_NUMBER(REQUEST_NUMBER) (((REQUEST_NUMBER) > 0U) && ((REQUEST_NUMBER) <= 32U)) + +#define IS_DMAMUX_REQUEST_GEN_POLARITY(POLARITY) (((POLARITY) == HAL_DMAMUX_REQ_GEN_NO_EVENT) || \ + ((POLARITY) == HAL_DMAMUX_REQ_GEN_RISING) || \ + ((POLARITY) == HAL_DMAMUX_REQ_GEN_FALLING) || \ + ((POLARITY) == HAL_DMAMUX_REQ_GEN_RISING_FALLING)) + +/** + * @} + */ + + +/** + * @} + */ + +/** + * @} + */ + +#endif /* DMAMUX1 */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32L4xx_HAL_DMA_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_exti.h b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_exti.h new file mode 100644 index 0000000..470d71c --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_exti.h @@ -0,0 +1,860 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_exti.h + * @author MCD Application Team + * @brief Header file of EXTI HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2018 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32L4xx_HAL_EXTI_H +#define STM32L4xx_HAL_EXTI_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal_def.h" + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + +/** @defgroup EXTI EXTI + * @brief EXTI HAL module driver + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** @defgroup EXTI_Exported_Types EXTI Exported Types + * @{ + */ +typedef enum +{ + HAL_EXTI_COMMON_CB_ID = 0x00U, + HAL_EXTI_RISING_CB_ID = 0x01U, + HAL_EXTI_FALLING_CB_ID = 0x02U, +} EXTI_CallbackIDTypeDef; + + +/** + * @brief EXTI Handle structure definition + */ +typedef struct +{ + uint32_t Line; /*!< Exti line number */ + void (* PendingCallback)(void); /*!< Exti pending callback */ +} EXTI_HandleTypeDef; + +/** + * @brief EXTI Configuration structure definition + */ +typedef struct +{ + uint32_t Line; /*!< The Exti line to be configured. This parameter + can be a value of @ref EXTI_Line */ + uint32_t Mode; /*!< The Exit Mode to be configured for a core. + This parameter can be a combination of @ref EXTI_Mode */ + uint32_t Trigger; /*!< The Exti Trigger to be configured. This parameter + can be a value of @ref EXTI_Trigger */ + uint32_t GPIOSel; /*!< The Exti GPIO multiplexer selection to be configured. + This parameter is only possible for line 0 to 15. It + can be a value of @ref EXTI_GPIOSel */ +} EXTI_ConfigTypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup EXTI_Exported_Constants EXTI Exported Constants + * @{ + */ + +/** @defgroup EXTI_Line EXTI Line + * @{ + */ +#if defined(STM32L412xx) || defined(STM32L422xx) + +#define EXTI_LINE_0 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x00u) +#define EXTI_LINE_1 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x01u) +#define EXTI_LINE_2 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x02u) +#define EXTI_LINE_3 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x03u) +#define EXTI_LINE_4 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x04u) +#define EXTI_LINE_5 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x05u) +#define EXTI_LINE_6 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x06u) +#define EXTI_LINE_7 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x07u) +#define EXTI_LINE_8 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x08u) +#define EXTI_LINE_9 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x09u) +#define EXTI_LINE_10 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Au) +#define EXTI_LINE_11 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Bu) +#define EXTI_LINE_12 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Cu) +#define EXTI_LINE_13 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Du) +#define EXTI_LINE_14 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Eu) +#define EXTI_LINE_15 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Fu) +#define EXTI_LINE_16 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x10u) +#define EXTI_LINE_17 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x11u) +#define EXTI_LINE_18 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x12u) +#define EXTI_LINE_19 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x13u) +#define EXTI_LINE_20 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x14u) +#define EXTI_LINE_21 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x15u) +#define EXTI_LINE_22 (EXTI_RESERVED | EXTI_REG1 | 0x16u) +#define EXTI_LINE_23 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x17u) +#define EXTI_LINE_24 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x18u) +#define EXTI_LINE_25 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x19u) +#define EXTI_LINE_26 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Au) +#define EXTI_LINE_27 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Bu) +#define EXTI_LINE_28 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Cu) +#define EXTI_LINE_29 (EXTI_RESERVED | EXTI_REG1 | 0x1Du) +#define EXTI_LINE_30 (EXTI_RESERVED | EXTI_REG1 | 0x1Eu) +#define EXTI_LINE_31 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Fu) +#define EXTI_LINE_32 (EXTI_DIRECT | EXTI_REG2 | EXTI_EVENT | 0x00u) +#define EXTI_LINE_33 (EXTI_DIRECT | EXTI_REG2 | EXTI_EVENT | 0x01u) +#define EXTI_LINE_34 (EXTI_RESERVED | EXTI_REG2 | 0x02u) +#define EXTI_LINE_35 (EXTI_CONFIG | EXTI_REG2 | EXTI_EVENT | 0x03u) +#define EXTI_LINE_36 (EXTI_RESERVED | EXTI_REG2 | 0x04u) +#define EXTI_LINE_37 (EXTI_CONFIG | EXTI_REG2 | EXTI_EVENT | 0x05u) +#define EXTI_LINE_38 (EXTI_CONFIG | EXTI_REG2 | EXTI_EVENT | 0x06u) +#define EXTI_LINE_39 (EXTI_RESERVED | EXTI_REG2 | 0x07u) +#define EXTI_LINE_40 (EXTI_RESERVED | EXTI_REG2 | 0x08u) + +#endif /* STM32L412xx || STM32L422xx */ + +#if defined(STM32L431xx) + +#define EXTI_LINE_0 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x00u) +#define EXTI_LINE_1 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x01u) +#define EXTI_LINE_2 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x02u) +#define EXTI_LINE_3 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x03u) +#define EXTI_LINE_4 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x04u) +#define EXTI_LINE_5 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x05u) +#define EXTI_LINE_6 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x06u) +#define EXTI_LINE_7 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x07u) +#define EXTI_LINE_8 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x08u) +#define EXTI_LINE_9 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x09u) +#define EXTI_LINE_10 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Au) +#define EXTI_LINE_11 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Bu) +#define EXTI_LINE_12 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Cu) +#define EXTI_LINE_13 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Du) +#define EXTI_LINE_14 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Eu) +#define EXTI_LINE_15 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Fu) +#define EXTI_LINE_16 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x10u) +#define EXTI_LINE_17 (EXTI_RESERVED | EXTI_REG1 | 0x11u) +#define EXTI_LINE_18 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x12u) +#define EXTI_LINE_19 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x13u) +#define EXTI_LINE_20 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x14u) +#define EXTI_LINE_21 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x15u) +#define EXTI_LINE_22 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x16u) +#define EXTI_LINE_23 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x17u) +#define EXTI_LINE_24 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x18u) +#define EXTI_LINE_25 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x19u) +#define EXTI_LINE_26 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Au) +#define EXTI_LINE_27 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Bu) +#define EXTI_LINE_28 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Cu) +#define EXTI_LINE_29 (EXTI_RESERVED | EXTI_REG1 | 0x1Du) +#define EXTI_LINE_30 (EXTI_RESERVED | EXTI_REG1 | 0x1Eu) +#define EXTI_LINE_31 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Fu) +#define EXTI_LINE_32 (EXTI_DIRECT | EXTI_REG2 | EXTI_EVENT | 0x00u) +#define EXTI_LINE_33 (EXTI_DIRECT | EXTI_REG2 | EXTI_EVENT | 0x01u) +#define EXTI_LINE_34 (EXTI_DIRECT | EXTI_REG2 | EXTI_EVENT | 0x02u) +#define EXTI_LINE_35 (EXTI_RESERVED | EXTI_REG2 | 0x03u) +#define EXTI_LINE_36 (EXTI_RESERVED | EXTI_REG2 | 0x04u) +#define EXTI_LINE_37 (EXTI_CONFIG | EXTI_REG2 | EXTI_EVENT | 0x05u) +#define EXTI_LINE_38 (EXTI_CONFIG | EXTI_REG2 | EXTI_EVENT | 0x06u) +#define EXTI_LINE_39 (EXTI_RESERVED | EXTI_REG2 | 0x07u) +#define EXTI_LINE_40 (EXTI_RESERVED | EXTI_REG2 | 0x08u) + +#endif /* STM32L431xx */ + +#if defined(STM32L432xx) || defined(STM32L442xx) + +#define EXTI_LINE_0 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x00u) +#define EXTI_LINE_1 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x01u) +#define EXTI_LINE_2 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x02u) +#define EXTI_LINE_3 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x03u) +#define EXTI_LINE_4 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x04u) +#define EXTI_LINE_5 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x05u) +#define EXTI_LINE_6 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x06u) +#define EXTI_LINE_7 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x07u) +#define EXTI_LINE_8 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x08u) +#define EXTI_LINE_9 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x09u) +#define EXTI_LINE_10 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Au) +#define EXTI_LINE_11 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Bu) +#define EXTI_LINE_12 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Cu) +#define EXTI_LINE_13 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Du) +#define EXTI_LINE_14 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Eu) +#define EXTI_LINE_15 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Fu) +#define EXTI_LINE_16 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x10u) +#define EXTI_LINE_17 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x11u) +#define EXTI_LINE_18 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x12u) +#define EXTI_LINE_19 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x13u) +#define EXTI_LINE_20 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x14u) +#define EXTI_LINE_21 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x15u) +#define EXTI_LINE_22 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x16u) +#define EXTI_LINE_23 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x17u) +#define EXTI_LINE_24 (EXTI_RESERVED | EXTI_REG1 | 0x18u) +#define EXTI_LINE_25 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x19u) +#define EXTI_LINE_26 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Au) +#define EXTI_LINE_27 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Bu) +#define EXTI_LINE_28 (EXTI_RESERVED | EXTI_REG1 | 0x1Cu) +#define EXTI_LINE_29 (EXTI_RESERVED | EXTI_REG1 | 0x1Du) +#define EXTI_LINE_30 (EXTI_RESERVED | EXTI_REG1 | 0x1Eu) +#define EXTI_LINE_31 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Fu) +#define EXTI_LINE_32 (EXTI_DIRECT | EXTI_REG2 | EXTI_EVENT | 0x00u) +#define EXTI_LINE_33 (EXTI_DIRECT | EXTI_REG2 | EXTI_EVENT | 0x01u) +#define EXTI_LINE_34 (EXTI_DIRECT | EXTI_REG2 | EXTI_EVENT | 0x02u) +#define EXTI_LINE_35 (EXTI_CONFIG | EXTI_REG2 | EXTI_EVENT | 0x03u) +#define EXTI_LINE_36 (EXTI_RESERVED | EXTI_REG2 | 0x04u) +#define EXTI_LINE_37 (EXTI_CONFIG | EXTI_REG2 | EXTI_EVENT | 0x05u) +#define EXTI_LINE_38 (EXTI_CONFIG | EXTI_REG2 | EXTI_EVENT | 0x06u) +#define EXTI_LINE_39 (EXTI_DIRECT | EXTI_REG2 | EXTI_EVENT | 0x07u) +#define EXTI_LINE_40 (EXTI_RESERVED | EXTI_REG2 | 0x08u) + +#endif /* STM32L432xx || STM32L442xx */ + +#if defined(STM32L433xx) || defined(STM32L443xx) + +#define EXTI_LINE_0 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x00u) +#define EXTI_LINE_1 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x01u) +#define EXTI_LINE_2 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x02u) +#define EXTI_LINE_3 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x03u) +#define EXTI_LINE_4 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x04u) +#define EXTI_LINE_5 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x05u) +#define EXTI_LINE_6 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x06u) +#define EXTI_LINE_7 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x07u) +#define EXTI_LINE_8 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x08u) +#define EXTI_LINE_9 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x09u) +#define EXTI_LINE_10 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Au) +#define EXTI_LINE_11 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Bu) +#define EXTI_LINE_12 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Cu) +#define EXTI_LINE_13 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Du) +#define EXTI_LINE_14 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Eu) +#define EXTI_LINE_15 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Fu) +#define EXTI_LINE_16 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x10u) +#define EXTI_LINE_17 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x11u) +#define EXTI_LINE_18 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x12u) +#define EXTI_LINE_19 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x13u) +#define EXTI_LINE_20 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x14u) +#define EXTI_LINE_21 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x15u) +#define EXTI_LINE_22 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x16u) +#define EXTI_LINE_23 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x17u) +#define EXTI_LINE_24 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x18u) +#define EXTI_LINE_25 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x19u) +#define EXTI_LINE_26 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Au) +#define EXTI_LINE_27 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Bu) +#define EXTI_LINE_28 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Cu) +#define EXTI_LINE_29 (EXTI_RESERVED | EXTI_REG1 | 0x1Du) +#define EXTI_LINE_30 (EXTI_RESERVED | EXTI_REG1 | 0x1Eu) +#define EXTI_LINE_31 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Fu) +#define EXTI_LINE_32 (EXTI_DIRECT | EXTI_REG2 | EXTI_EVENT | 0x00u) +#define EXTI_LINE_33 (EXTI_DIRECT | EXTI_REG2 | EXTI_EVENT | 0x01u) +#define EXTI_LINE_34 (EXTI_DIRECT | EXTI_REG2 | EXTI_EVENT | 0x02u) +#define EXTI_LINE_35 (EXTI_CONFIG | EXTI_REG2 | EXTI_EVENT | 0x03u) +#define EXTI_LINE_36 (EXTI_RESERVED | EXTI_REG2 | 0x04u) +#define EXTI_LINE_37 (EXTI_CONFIG | EXTI_REG2 | EXTI_EVENT | 0x05u) +#define EXTI_LINE_38 (EXTI_CONFIG | EXTI_REG2 | EXTI_EVENT | 0x06u) +#define EXTI_LINE_39 (EXTI_DIRECT | EXTI_REG2 | EXTI_EVENT | 0x07u) +#define EXTI_LINE_40 (EXTI_RESERVED | EXTI_REG2 | 0x08u) + +#endif /* STM32L433xx || STM32L443xx */ + +#if defined(STM32L451xx) + +#define EXTI_LINE_0 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x00u) +#define EXTI_LINE_1 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x01u) +#define EXTI_LINE_2 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x02u) +#define EXTI_LINE_3 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x03u) +#define EXTI_LINE_4 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x04u) +#define EXTI_LINE_5 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x05u) +#define EXTI_LINE_6 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x06u) +#define EXTI_LINE_7 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x07u) +#define EXTI_LINE_8 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x08u) +#define EXTI_LINE_9 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x09u) +#define EXTI_LINE_10 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Au) +#define EXTI_LINE_11 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Bu) +#define EXTI_LINE_12 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Cu) +#define EXTI_LINE_13 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Du) +#define EXTI_LINE_14 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Eu) +#define EXTI_LINE_15 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Fu) +#define EXTI_LINE_16 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x10u) +#define EXTI_LINE_17 (EXTI_RESERVED | EXTI_REG1 | 0x11u) +#define EXTI_LINE_18 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x12u) +#define EXTI_LINE_19 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x13u) +#define EXTI_LINE_20 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x14u) +#define EXTI_LINE_21 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x15u) +#define EXTI_LINE_22 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x16u) +#define EXTI_LINE_23 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x17u) +#define EXTI_LINE_24 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x18u) +#define EXTI_LINE_25 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x19u) +#define EXTI_LINE_26 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Au) +#define EXTI_LINE_27 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Bu) +#define EXTI_LINE_28 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Cu) +#define EXTI_LINE_29 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Du) +#define EXTI_LINE_30 (EXTI_RESERVED | EXTI_REG1 | 0x1Eu) +#define EXTI_LINE_31 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Fu) +#define EXTI_LINE_32 (EXTI_DIRECT | EXTI_REG2 | EXTI_EVENT | 0x00u) +#define EXTI_LINE_33 (EXTI_DIRECT | EXTI_REG2 | EXTI_EVENT | 0x01u) +#define EXTI_LINE_34 (EXTI_RESERVED | EXTI_REG2 | 0x02u) +#define EXTI_LINE_35 (EXTI_RESERVED | EXTI_REG2 | 0x03u) +#define EXTI_LINE_36 (EXTI_RESERVED | EXTI_REG2 | 0x04u) +#define EXTI_LINE_37 (EXTI_CONFIG | EXTI_REG2 | EXTI_EVENT | 0x05u) +#define EXTI_LINE_38 (EXTI_CONFIG | EXTI_REG2 | EXTI_EVENT | 0x06u) +#define EXTI_LINE_39 (EXTI_RESERVED | EXTI_REG2 | 0x07u) +#define EXTI_LINE_40 (EXTI_DIRECT | EXTI_REG2 | EXTI_EVENT | 0x08u) + +#endif /* STM32L451xx */ + +#if defined(STM32L452xx) || defined(STM32L462xx) + +#define EXTI_LINE_0 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x00u) +#define EXTI_LINE_1 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x01u) +#define EXTI_LINE_2 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x02u) +#define EXTI_LINE_3 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x03u) +#define EXTI_LINE_4 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x04u) +#define EXTI_LINE_5 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x05u) +#define EXTI_LINE_6 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x06u) +#define EXTI_LINE_7 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x07u) +#define EXTI_LINE_8 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x08u) +#define EXTI_LINE_9 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x09u) +#define EXTI_LINE_10 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Au) +#define EXTI_LINE_11 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Bu) +#define EXTI_LINE_12 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Cu) +#define EXTI_LINE_13 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Du) +#define EXTI_LINE_14 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Eu) +#define EXTI_LINE_15 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Fu) +#define EXTI_LINE_16 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x10u) +#define EXTI_LINE_17 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x11u) +#define EXTI_LINE_18 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x12u) +#define EXTI_LINE_19 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x13u) +#define EXTI_LINE_20 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x14u) +#define EXTI_LINE_21 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x15u) +#define EXTI_LINE_22 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x16u) +#define EXTI_LINE_23 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x17u) +#define EXTI_LINE_24 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x18u) +#define EXTI_LINE_25 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x19u) +#define EXTI_LINE_26 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Au) +#define EXTI_LINE_27 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Bu) +#define EXTI_LINE_28 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Cu) +#define EXTI_LINE_29 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Du) +#define EXTI_LINE_30 (EXTI_RESERVED | EXTI_REG1 | 0x1Eu) +#define EXTI_LINE_31 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Fu) +#define EXTI_LINE_32 (EXTI_DIRECT | EXTI_REG2 | EXTI_EVENT | 0x00u) +#define EXTI_LINE_33 (EXTI_DIRECT | EXTI_REG2 | EXTI_EVENT | 0x01u) +#define EXTI_LINE_34 (EXTI_RESERVED | EXTI_REG2 | 0x02u) +#define EXTI_LINE_35 (EXTI_CONFIG | EXTI_REG2 | EXTI_EVENT | 0x03u) +#define EXTI_LINE_36 (EXTI_RESERVED | EXTI_REG2 | 0x04u) +#define EXTI_LINE_37 (EXTI_CONFIG | EXTI_REG2 | EXTI_EVENT | 0x05u) +#define EXTI_LINE_38 (EXTI_CONFIG | EXTI_REG2 | EXTI_EVENT | 0x06u) +#define EXTI_LINE_39 (EXTI_RESERVED | EXTI_REG2 | 0x07u) +#define EXTI_LINE_40 (EXTI_DIRECT | EXTI_REG2 | EXTI_EVENT | 0x08u) + +#endif /* STM32L452xx || STM32L462xx */ + +#if defined(STM32L471xx) + +#define EXTI_LINE_0 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x00u) +#define EXTI_LINE_1 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x01u) +#define EXTI_LINE_2 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x02u) +#define EXTI_LINE_3 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x03u) +#define EXTI_LINE_4 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x04u) +#define EXTI_LINE_5 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x05u) +#define EXTI_LINE_6 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x06u) +#define EXTI_LINE_7 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x07u) +#define EXTI_LINE_8 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x08u) +#define EXTI_LINE_9 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x09u) +#define EXTI_LINE_10 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Au) +#define EXTI_LINE_11 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Bu) +#define EXTI_LINE_12 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Cu) +#define EXTI_LINE_13 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Du) +#define EXTI_LINE_14 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Eu) +#define EXTI_LINE_15 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Fu) +#define EXTI_LINE_16 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x10u) +#define EXTI_LINE_17 (EXTI_RESERVED | EXTI_REG1 | 0x11u) +#define EXTI_LINE_18 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x12u) +#define EXTI_LINE_19 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x13u) +#define EXTI_LINE_20 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x14u) +#define EXTI_LINE_21 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x15u) +#define EXTI_LINE_22 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x16u) +#define EXTI_LINE_23 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x17u) +#define EXTI_LINE_24 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x18u) +#define EXTI_LINE_25 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x19u) +#define EXTI_LINE_26 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Au) +#define EXTI_LINE_27 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Bu) +#define EXTI_LINE_28 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Cu) +#define EXTI_LINE_29 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Du) +#define EXTI_LINE_30 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Eu) +#define EXTI_LINE_31 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Fu) +#define EXTI_LINE_32 (EXTI_DIRECT | EXTI_REG2 | EXTI_EVENT | 0x00u) +#define EXTI_LINE_33 (EXTI_DIRECT | EXTI_REG2 | EXTI_EVENT | 0x01u) +#define EXTI_LINE_34 (EXTI_CONFIG | EXTI_REG2 | EXTI_EVENT | 0x02u) +#define EXTI_LINE_35 (EXTI_RESERVED | EXTI_REG2 | 0x03u) +#define EXTI_LINE_36 (EXTI_CONFIG | EXTI_REG2 | EXTI_EVENT | 0x04u) +#define EXTI_LINE_37 (EXTI_CONFIG | EXTI_REG2 | EXTI_EVENT | 0x05u) +#define EXTI_LINE_38 (EXTI_CONFIG | EXTI_REG2 | EXTI_EVENT | 0x06u) +#define EXTI_LINE_39 (EXTI_RESERVED | EXTI_REG2 | 0x07u) +#define EXTI_LINE_40 (EXTI_RESERVED | EXTI_REG2 | 0x08u) + +#endif /* STM32L471xx */ + +#if defined(STM32L475xx) || defined(STM32L485xx) + +#define EXTI_LINE_0 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x00u) +#define EXTI_LINE_1 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x01u) +#define EXTI_LINE_2 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x02u) +#define EXTI_LINE_3 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x03u) +#define EXTI_LINE_4 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x04u) +#define EXTI_LINE_5 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x05u) +#define EXTI_LINE_6 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x06u) +#define EXTI_LINE_7 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x07u) +#define EXTI_LINE_8 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x08u) +#define EXTI_LINE_9 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x09u) +#define EXTI_LINE_10 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Au) +#define EXTI_LINE_11 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Bu) +#define EXTI_LINE_12 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Cu) +#define EXTI_LINE_13 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Du) +#define EXTI_LINE_14 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Eu) +#define EXTI_LINE_15 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Fu) +#define EXTI_LINE_16 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x10u) +#define EXTI_LINE_17 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x11u) +#define EXTI_LINE_18 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x12u) +#define EXTI_LINE_19 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x13u) +#define EXTI_LINE_20 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x14u) +#define EXTI_LINE_21 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x15u) +#define EXTI_LINE_22 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x16u) +#define EXTI_LINE_23 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x17u) +#define EXTI_LINE_24 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x18u) +#define EXTI_LINE_25 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x19u) +#define EXTI_LINE_26 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Au) +#define EXTI_LINE_27 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Bu) +#define EXTI_LINE_28 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Cu) +#define EXTI_LINE_29 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Du) +#define EXTI_LINE_30 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Eu) +#define EXTI_LINE_31 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Fu) +#define EXTI_LINE_32 (EXTI_DIRECT | EXTI_REG2 | EXTI_EVENT | 0x00u) +#define EXTI_LINE_33 (EXTI_DIRECT | EXTI_REG2 | EXTI_EVENT | 0x01u) +#define EXTI_LINE_34 (EXTI_CONFIG | EXTI_REG2 | EXTI_EVENT | 0x02u) +#define EXTI_LINE_35 (EXTI_CONFIG | EXTI_REG2 | EXTI_EVENT | 0x03u) +#define EXTI_LINE_36 (EXTI_CONFIG | EXTI_REG2 | EXTI_EVENT | 0x04u) +#define EXTI_LINE_37 (EXTI_CONFIG | EXTI_REG2 | EXTI_EVENT | 0x05u) +#define EXTI_LINE_38 (EXTI_CONFIG | EXTI_REG2 | EXTI_EVENT | 0x06u) +#define EXTI_LINE_39 (EXTI_RESERVED | EXTI_REG2 | 0x07u) +#define EXTI_LINE_40 (EXTI_RESERVED | EXTI_REG2 | 0x08u) + +#endif /* STM32L475xx || STM32L485xx */ + +#if defined(STM32L476xx) || defined(STM32L486xx) + +#define EXTI_LINE_0 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x00u) +#define EXTI_LINE_1 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x01u) +#define EXTI_LINE_2 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x02u) +#define EXTI_LINE_3 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x03u) +#define EXTI_LINE_4 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x04u) +#define EXTI_LINE_5 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x05u) +#define EXTI_LINE_6 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x06u) +#define EXTI_LINE_7 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x07u) +#define EXTI_LINE_8 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x08u) +#define EXTI_LINE_9 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x09u) +#define EXTI_LINE_10 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Au) +#define EXTI_LINE_11 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Bu) +#define EXTI_LINE_12 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Cu) +#define EXTI_LINE_13 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Du) +#define EXTI_LINE_14 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Eu) +#define EXTI_LINE_15 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Fu) +#define EXTI_LINE_16 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x10u) +#define EXTI_LINE_17 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x11u) +#define EXTI_LINE_18 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x12u) +#define EXTI_LINE_19 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x13u) +#define EXTI_LINE_20 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x14u) +#define EXTI_LINE_21 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x15u) +#define EXTI_LINE_22 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x16u) +#define EXTI_LINE_23 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x17u) +#define EXTI_LINE_24 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x18u) +#define EXTI_LINE_25 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x19u) +#define EXTI_LINE_26 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Au) +#define EXTI_LINE_27 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Bu) +#define EXTI_LINE_28 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Cu) +#define EXTI_LINE_29 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Du) +#define EXTI_LINE_30 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Eu) +#define EXTI_LINE_31 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Fu) +#define EXTI_LINE_32 (EXTI_DIRECT | EXTI_REG2 | EXTI_EVENT | 0x00u) +#define EXTI_LINE_33 (EXTI_DIRECT | EXTI_REG2 | EXTI_EVENT | 0x01u) +#define EXTI_LINE_34 (EXTI_CONFIG | EXTI_REG2 | EXTI_EVENT | 0x02u) +#define EXTI_LINE_35 (EXTI_CONFIG | EXTI_REG2 | EXTI_EVENT | 0x03u) +#define EXTI_LINE_36 (EXTI_CONFIG | EXTI_REG2 | EXTI_EVENT | 0x04u) +#define EXTI_LINE_37 (EXTI_CONFIG | EXTI_REG2 | EXTI_EVENT | 0x05u) +#define EXTI_LINE_38 (EXTI_CONFIG | EXTI_REG2 | EXTI_EVENT | 0x06u) +#define EXTI_LINE_39 (EXTI_DIRECT | EXTI_REG2 | EXTI_EVENT | 0x07u) +#define EXTI_LINE_40 (EXTI_RESERVED | EXTI_REG2 | 0x08u) + +#endif /* STM32L476xx || STM32L486xx */ + +#if defined(STM32L496xx) || defined(STM32L4A6xx) + +#define EXTI_LINE_0 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x00u) +#define EXTI_LINE_1 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x01u) +#define EXTI_LINE_2 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x02u) +#define EXTI_LINE_3 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x03u) +#define EXTI_LINE_4 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x04u) +#define EXTI_LINE_5 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x05u) +#define EXTI_LINE_6 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x06u) +#define EXTI_LINE_7 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x07u) +#define EXTI_LINE_8 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x08u) +#define EXTI_LINE_9 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x09u) +#define EXTI_LINE_10 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Au) +#define EXTI_LINE_11 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Bu) +#define EXTI_LINE_12 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Cu) +#define EXTI_LINE_13 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Du) +#define EXTI_LINE_14 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Eu) +#define EXTI_LINE_15 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Fu) +#define EXTI_LINE_16 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x10u) +#define EXTI_LINE_17 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x11u) +#define EXTI_LINE_18 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x12u) +#define EXTI_LINE_19 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x13u) +#define EXTI_LINE_20 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x14u) +#define EXTI_LINE_21 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x15u) +#define EXTI_LINE_22 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x16u) +#define EXTI_LINE_23 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x17u) +#define EXTI_LINE_24 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x18u) +#define EXTI_LINE_25 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x19u) +#define EXTI_LINE_26 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Au) +#define EXTI_LINE_27 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Bu) +#define EXTI_LINE_28 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Cu) +#define EXTI_LINE_29 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Du) +#define EXTI_LINE_30 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Eu) +#define EXTI_LINE_31 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Fu) +#define EXTI_LINE_32 (EXTI_DIRECT | EXTI_REG2 | EXTI_EVENT | 0x00u) +#define EXTI_LINE_33 (EXTI_DIRECT | EXTI_REG2 | EXTI_EVENT | 0x01u) +#define EXTI_LINE_34 (EXTI_DIRECT | EXTI_REG2 | EXTI_EVENT | 0x02u) +#define EXTI_LINE_35 (EXTI_CONFIG | EXTI_REG2 | EXTI_EVENT | 0x03u) +#define EXTI_LINE_36 (EXTI_CONFIG | EXTI_REG2 | EXTI_EVENT | 0x04u) +#define EXTI_LINE_37 (EXTI_CONFIG | EXTI_REG2 | EXTI_EVENT | 0x05u) +#define EXTI_LINE_38 (EXTI_CONFIG | EXTI_REG2 | EXTI_EVENT | 0x06u) +#define EXTI_LINE_39 (EXTI_DIRECT | EXTI_REG2 | EXTI_EVENT | 0x07u) +#define EXTI_LINE_40 (EXTI_DIRECT | EXTI_REG2 | EXTI_EVENT | 0x08u) + +#endif /* STM32L496xx || STM32L4A6xx */ + +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) + +#define EXTI_LINE_0 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x00u) +#define EXTI_LINE_1 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x01u) +#define EXTI_LINE_2 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x02u) +#define EXTI_LINE_3 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x03u) +#define EXTI_LINE_4 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x04u) +#define EXTI_LINE_5 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x05u) +#define EXTI_LINE_6 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x06u) +#define EXTI_LINE_7 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x07u) +#define EXTI_LINE_8 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x08u) +#define EXTI_LINE_9 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x09u) +#define EXTI_LINE_10 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Au) +#define EXTI_LINE_11 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Bu) +#define EXTI_LINE_12 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Cu) +#define EXTI_LINE_13 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Du) +#define EXTI_LINE_14 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Eu) +#define EXTI_LINE_15 (EXTI_GPIO | EXTI_REG1 | EXTI_EVENT | 0x0Fu) +#define EXTI_LINE_16 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x10u) +#define EXTI_LINE_17 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x11u) +#define EXTI_LINE_18 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x12u) +#define EXTI_LINE_19 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x13u) +#define EXTI_LINE_20 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x14u) +#define EXTI_LINE_21 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x15u) +#define EXTI_LINE_22 (EXTI_CONFIG | EXTI_REG1 | EXTI_EVENT | 0x16u) +#define EXTI_LINE_23 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x17u) +#define EXTI_LINE_24 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x18u) +#define EXTI_LINE_25 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x19u) +#define EXTI_LINE_26 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Au) +#define EXTI_LINE_27 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Bu) +#define EXTI_LINE_28 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Cu) +#define EXTI_LINE_29 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Du) +#define EXTI_LINE_30 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Eu) +#define EXTI_LINE_31 (EXTI_DIRECT | EXTI_REG1 | EXTI_EVENT | 0x1Fu) +#define EXTI_LINE_32 (EXTI_DIRECT | EXTI_REG2 | EXTI_EVENT | 0x00u) +#define EXTI_LINE_33 (EXTI_DIRECT | EXTI_REG2 | EXTI_EVENT | 0x01u) +#define EXTI_LINE_34 (EXTI_RESERVED | EXTI_REG2 | 0x02u) +#define EXTI_LINE_35 (EXTI_CONFIG | EXTI_REG2 | EXTI_EVENT | 0x03u) +#define EXTI_LINE_36 (EXTI_CONFIG | EXTI_REG2 | EXTI_EVENT | 0x04u) +#define EXTI_LINE_37 (EXTI_CONFIG | EXTI_REG2 | EXTI_EVENT | 0x05u) +#define EXTI_LINE_38 (EXTI_CONFIG | EXTI_REG2 | EXTI_EVENT | 0x06u) +#define EXTI_LINE_39 (EXTI_RESERVED | EXTI_REG2 | 0x07u) +#define EXTI_LINE_40 (EXTI_DIRECT | EXTI_REG2 | EXTI_EVENT | 0x08u) + +#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ + +/** + * @} + */ + +/** @defgroup EXTI_Mode EXTI Mode + * @{ + */ +#define EXTI_MODE_NONE 0x00000000u +#define EXTI_MODE_INTERRUPT 0x00000001u +#define EXTI_MODE_EVENT 0x00000002u +/** + * @} + */ + +/** @defgroup EXTI_Trigger EXTI Trigger + * @{ + */ +#define EXTI_TRIGGER_NONE 0x00000000u +#define EXTI_TRIGGER_RISING 0x00000001u +#define EXTI_TRIGGER_FALLING 0x00000002u +#define EXTI_TRIGGER_RISING_FALLING (EXTI_TRIGGER_RISING | EXTI_TRIGGER_FALLING) +/** + * @} + */ + +/** @defgroup EXTI_GPIOSel EXTI GPIOSel + * @brief + * @{ + */ +#define EXTI_GPIOA 0x00000000u +#define EXTI_GPIOB 0x00000001u +#define EXTI_GPIOC 0x00000002u +#define EXTI_GPIOD 0x00000003u +#define EXTI_GPIOE 0x00000004u +#define EXTI_GPIOF 0x00000005u +#define EXTI_GPIOG 0x00000005u +#define EXTI_GPIOH 0x00000007u +#define EXTI_GPIOI 0x00000008u +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup EXTI_Exported_Macros EXTI Exported Macros + * @{ + */ + +/** + * @} + */ + +/* Private constants --------------------------------------------------------*/ +/** @defgroup EXTI_Private_Constants EXTI Private Constants + * @{ + */ +/** + * @brief EXTI Line property definition + */ +#define EXTI_PROPERTY_SHIFT 24u +#define EXTI_DIRECT (0x01uL << EXTI_PROPERTY_SHIFT) +#define EXTI_CONFIG (0x02uL << EXTI_PROPERTY_SHIFT) +#define EXTI_GPIO ((0x04uL << EXTI_PROPERTY_SHIFT) | EXTI_CONFIG) +#define EXTI_RESERVED (0x08uL << EXTI_PROPERTY_SHIFT) +#define EXTI_PROPERTY_MASK (EXTI_DIRECT | EXTI_CONFIG | EXTI_GPIO) + +/** + * @brief EXTI Event presence definition + */ +#define EXTI_EVENT_PRESENCE_SHIFT 28u +#define EXTI_EVENT (0x01uL << EXTI_EVENT_PRESENCE_SHIFT) +#define EXTI_EVENT_PRESENCE_MASK (EXTI_EVENT) + +/** + * @brief EXTI Register and bit usage + */ +#define EXTI_REG_SHIFT 16u +#define EXTI_REG1 (0x00uL << EXTI_REG_SHIFT) +#define EXTI_REG2 (0x01uL << EXTI_REG_SHIFT) +#define EXTI_REG_MASK (EXTI_REG1 | EXTI_REG2) +#define EXTI_PIN_MASK 0x0000001Fu + +/** + * @brief EXTI Mask for interrupt & event mode + */ +#define EXTI_MODE_MASK (EXTI_MODE_EVENT | EXTI_MODE_INTERRUPT) + +/** + * @brief EXTI Mask for trigger possibilities + */ +#define EXTI_TRIGGER_MASK (EXTI_TRIGGER_RISING | EXTI_TRIGGER_FALLING) + +/** + * @brief EXTI Line number + */ +#define EXTI_LINE_NB 41u + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup EXTI_Private_Macros EXTI Private Macros + * @{ + */ +#define IS_EXTI_LINE(__LINE__) ((((__LINE__) & ~(EXTI_PROPERTY_MASK | EXTI_EVENT_PRESENCE_MASK | EXTI_REG_MASK | EXTI_PIN_MASK)) == 0x00u) && \ + ((((__LINE__) & EXTI_PROPERTY_MASK) == EXTI_DIRECT) || \ + (((__LINE__) & EXTI_PROPERTY_MASK) == EXTI_CONFIG) || \ + (((__LINE__) & EXTI_PROPERTY_MASK) == EXTI_GPIO)) && \ + (((__LINE__) & (EXTI_REG_MASK | EXTI_PIN_MASK)) < \ + (((EXTI_LINE_NB / 32u) << EXTI_REG_SHIFT) | (EXTI_LINE_NB % 32u)))) + +#define IS_EXTI_MODE(__LINE__) ((((__LINE__) & EXTI_MODE_MASK) != 0x00u) && \ + (((__LINE__) & ~EXTI_MODE_MASK) == 0x00u)) + +#define IS_EXTI_TRIGGER(__LINE__) (((__LINE__) & ~EXTI_TRIGGER_MASK) == 0x00u) + +#define IS_EXTI_PENDING_EDGE(__LINE__) ((__LINE__) == EXTI_TRIGGER_RISING_FALLING) + +#define IS_EXTI_CONFIG_LINE(__LINE__) (((__LINE__) & EXTI_CONFIG) != 0x00u) + +#if defined(STM32L412xx) || defined(STM32L422xx) + +#define IS_EXTI_GPIO_PORT(__PORT__) (((__PORT__) == EXTI_GPIOA) || \ + ((__PORT__) == EXTI_GPIOB) || \ + ((__PORT__) == EXTI_GPIOC) || \ + ((__PORT__) == EXTI_GPIOD) || \ + ((__PORT__) == EXTI_GPIOH)) + +#endif /* STM32L412xx || STM32L422xx */ + +#if defined(STM32L431xx) || defined(STM32L433xx) || defined(STM32L443xx) + +#define IS_EXTI_GPIO_PORT(__PORT__) (((__PORT__) == EXTI_GPIOA) || \ + ((__PORT__) == EXTI_GPIOB) || \ + ((__PORT__) == EXTI_GPIOC) || \ + ((__PORT__) == EXTI_GPIOD) || \ + ((__PORT__) == EXTI_GPIOE) || \ + ((__PORT__) == EXTI_GPIOH)) + +#endif /* STM32L431xx || STM32L433xx || STM32L443xx */ + +#if defined(STM32L432xx) || defined(STM32L442xx) + +#define IS_EXTI_GPIO_PORT(__PORT__) (((__PORT__) == EXTI_GPIOA) || \ + ((__PORT__) == EXTI_GPIOB) || \ + ((__PORT__) == EXTI_GPIOC) || \ + ((__PORT__) == EXTI_GPIOH)) + +#endif /* STM32L432xx || STM32L442xx */ + +#if defined(STM32L451xx) || defined(STM32L452xx) || defined(STM32L462xx) + +#define IS_EXTI_GPIO_PORT(__PORT__) (((__PORT__) == EXTI_GPIOA) || \ + ((__PORT__) == EXTI_GPIOB) || \ + ((__PORT__) == EXTI_GPIOC) || \ + ((__PORT__) == EXTI_GPIOD) || \ + ((__PORT__) == EXTI_GPIOE) || \ + ((__PORT__) == EXTI_GPIOH)) + +#endif /* STM32L451xx || STM32L452xx || STM32L462xx */ + +#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) + +#define IS_EXTI_GPIO_PORT(__PORT__) (((__PORT__) == EXTI_GPIOA) || \ + ((__PORT__) == EXTI_GPIOB) || \ + ((__PORT__) == EXTI_GPIOC) || \ + ((__PORT__) == EXTI_GPIOD) || \ + ((__PORT__) == EXTI_GPIOE) || \ + ((__PORT__) == EXTI_GPIOF) || \ + ((__PORT__) == EXTI_GPIOG) || \ + ((__PORT__) == EXTI_GPIOH)) + +#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */ + +#if defined(STM32L496xx) || defined(STM32L4A6xx) + +#define IS_EXTI_GPIO_PORT(__PORT__) (((__PORT__) == EXTI_GPIOA) || \ + ((__PORT__) == EXTI_GPIOB) || \ + ((__PORT__) == EXTI_GPIOC) || \ + ((__PORT__) == EXTI_GPIOD) || \ + ((__PORT__) == EXTI_GPIOE) || \ + ((__PORT__) == EXTI_GPIOF) || \ + ((__PORT__) == EXTI_GPIOG) || \ + ((__PORT__) == EXTI_GPIOH) || \ + ((__PORT__) == EXTI_GPIOI)) + +#endif /* STM32L496xx || STM32L4A6xx */ + +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) + +#define IS_EXTI_GPIO_PORT(__PORT__) (((__PORT__) == EXTI_GPIOA) || \ + ((__PORT__) == EXTI_GPIOB) || \ + ((__PORT__) == EXTI_GPIOC) || \ + ((__PORT__) == EXTI_GPIOD) || \ + ((__PORT__) == EXTI_GPIOE) || \ + ((__PORT__) == EXTI_GPIOF) || \ + ((__PORT__) == EXTI_GPIOG) || \ + ((__PORT__) == EXTI_GPIOH) || \ + ((__PORT__) == EXTI_GPIOI)) + +#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ + +#define IS_EXTI_GPIO_PIN(__PIN__) ((__PIN__) < 16u) +/** + * @} + */ + + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup EXTI_Exported_Functions EXTI Exported Functions + * @brief EXTI Exported Functions + * @{ + */ + +/** @defgroup EXTI_Exported_Functions_Group1 Configuration functions + * @brief Configuration functions + * @{ + */ +/* Configuration functions ****************************************************/ +HAL_StatusTypeDef HAL_EXTI_SetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig); +HAL_StatusTypeDef HAL_EXTI_GetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig); +HAL_StatusTypeDef HAL_EXTI_ClearConfigLine(EXTI_HandleTypeDef *hexti); +HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void)); +HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine); +/** + * @} + */ + +/** @defgroup EXTI_Exported_Functions_Group2 IO operation functions + * @brief IO operation functions + * @{ + */ +/* IO operation functions *****************************************************/ +void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti); +uint32_t HAL_EXTI_GetPending(EXTI_HandleTypeDef *hexti, uint32_t Edge); +void HAL_EXTI_ClearPending(EXTI_HandleTypeDef *hexti, uint32_t Edge); +void HAL_EXTI_GenerateSWI(EXTI_HandleTypeDef *hexti); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32L4xx_HAL_EXTI_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h new file mode 100644 index 0000000..b96ba8c --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h @@ -0,0 +1,1030 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_flash.h + * @author MCD Application Team + * @brief Header file of FLASH HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32L4xx_HAL_FLASH_H +#define STM32L4xx_HAL_FLASH_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal_def.h" + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + +/** @addtogroup FLASH + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup FLASH_Exported_Types FLASH Exported Types + * @{ + */ + +/** + * @brief FLASH Erase structure definition + */ +typedef struct +{ + uint32_t TypeErase; /*!< Mass erase or page erase. + This parameter can be a value of @ref FLASH_Type_Erase */ + uint32_t Banks; /*!< Select bank to erase. + This parameter must be a value of @ref FLASH_Banks + (FLASH_BANK_BOTH should be used only for mass erase) */ + uint32_t Page; /*!< Initial Flash page to erase when page erase is disabled + This parameter must be a value between 0 and (max number of pages in the bank - 1) + (eg : 255 for 1MB dual bank) */ + uint32_t NbPages; /*!< Number of pages to be erased. + This parameter must be a value between 1 and (max number of pages in the bank - value of initial page)*/ +} FLASH_EraseInitTypeDef; + +/** + * @brief FLASH Option Bytes Program structure definition + */ +typedef struct +{ + uint32_t OptionType; /*!< Option byte to be configured. + This parameter can be a combination of the values of @ref FLASH_OB_Type */ + uint32_t WRPArea; /*!< Write protection area to be programmed (used for OPTIONBYTE_WRP). + Only one WRP area could be programmed at the same time. + This parameter can be value of @ref FLASH_OB_WRP_Area */ + uint32_t WRPStartOffset; /*!< Write protection start offset (used for OPTIONBYTE_WRP). + This parameter must be a value between 0 and (max number of pages in the bank - 1) + (eg : 25 for 1MB dual bank) */ + uint32_t WRPEndOffset; /*!< Write protection end offset (used for OPTIONBYTE_WRP). + This parameter must be a value between WRPStartOffset and (max number of pages in the bank - 1) */ + uint32_t RDPLevel; /*!< Set the read protection level.. (used for OPTIONBYTE_RDP). + This parameter can be a value of @ref FLASH_OB_Read_Protection */ + uint32_t USERType; /*!< User option byte(s) to be configured (used for OPTIONBYTE_USER). + This parameter can be a combination of @ref FLASH_OB_USER_Type */ + uint32_t USERConfig; /*!< Value of the user option byte (used for OPTIONBYTE_USER). + This parameter can be a combination of @ref FLASH_OB_USER_BOR_LEVEL, + @ref FLASH_OB_USER_nRST_STOP, @ref FLASH_OB_USER_nRST_STANDBY, + @ref FLASH_OB_USER_nRST_SHUTDOWN, @ref FLASH_OB_USER_IWDG_SW, + @ref FLASH_OB_USER_IWDG_STOP, @ref FLASH_OB_USER_IWDG_STANDBY, + @ref FLASH_OB_USER_WWDG_SW, @ref FLASH_OB_USER_BFB2, + @ref FLASH_OB_USER_DUALBANK, @ref FLASH_OB_USER_nBOOT1, + @ref FLASH_OB_USER_SRAM2_PE and @ref FLASH_OB_USER_SRAM2_RST */ + uint32_t PCROPConfig; /*!< Configuration of the PCROP (used for OPTIONBYTE_PCROP). + This parameter must be a combination of @ref FLASH_Banks (except FLASH_BANK_BOTH) + and @ref FLASH_OB_PCROP_RDP */ + uint32_t PCROPStartAddr; /*!< PCROP Start address (used for OPTIONBYTE_PCROP). + This parameter must be a value between begin and end of bank + => Be careful of the bank swapping for the address */ + uint32_t PCROPEndAddr; /*!< PCROP End address (used for OPTIONBYTE_PCROP). + This parameter must be a value between PCROP Start address and end of bank */ +} FLASH_OBProgramInitTypeDef; + +/** + * @brief FLASH Procedure structure definition + */ +typedef enum +{ + FLASH_PROC_NONE = 0, + FLASH_PROC_PAGE_ERASE, + FLASH_PROC_MASS_ERASE, + FLASH_PROC_PROGRAM, + FLASH_PROC_PROGRAM_LAST +} FLASH_ProcedureTypeDef; + +/** + * @brief FLASH Cache structure definition + */ +typedef enum +{ + FLASH_CACHE_DISABLED = 0, + FLASH_CACHE_ICACHE_ENABLED, + FLASH_CACHE_DCACHE_ENABLED, + FLASH_CACHE_ICACHE_DCACHE_ENABLED +} FLASH_CacheTypeDef; + +/** + * @brief FLASH handle Structure definition + */ +typedef struct +{ + HAL_LockTypeDef Lock; /* FLASH locking object */ + __IO uint32_t ErrorCode; /* FLASH error code */ + __IO FLASH_ProcedureTypeDef ProcedureOnGoing; /* Internal variable to indicate which procedure is ongoing or not in IT context */ + __IO uint32_t Address; /* Internal variable to save address selected for program in IT context */ + __IO uint32_t Bank; /* Internal variable to save current bank selected during erase in IT context */ + __IO uint32_t Page; /* Internal variable to define the current page which is erasing in IT context */ + __IO uint32_t NbPagesToErase; /* Internal variable to save the remaining pages to erase in IT context */ + __IO FLASH_CacheTypeDef CacheToReactivate; /* Internal variable to indicate which caches should be reactivated */ +}FLASH_ProcessTypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup FLASH_Exported_Constants FLASH Exported Constants + * @{ + */ + +/** @defgroup FLASH_Error FLASH Error + * @{ + */ +#define HAL_FLASH_ERROR_NONE 0x00000000U +#define HAL_FLASH_ERROR_OP FLASH_FLAG_OPERR +#define HAL_FLASH_ERROR_PROG FLASH_FLAG_PROGERR +#define HAL_FLASH_ERROR_WRP FLASH_FLAG_WRPERR +#define HAL_FLASH_ERROR_PGA FLASH_FLAG_PGAERR +#define HAL_FLASH_ERROR_SIZ FLASH_FLAG_SIZERR +#define HAL_FLASH_ERROR_PGS FLASH_FLAG_PGSERR +#define HAL_FLASH_ERROR_MIS FLASH_FLAG_MISERR +#define HAL_FLASH_ERROR_FAST FLASH_FLAG_FASTERR +#define HAL_FLASH_ERROR_RD FLASH_FLAG_RDERR +#define HAL_FLASH_ERROR_OPTV FLASH_FLAG_OPTVERR +#define HAL_FLASH_ERROR_ECCC FLASH_FLAG_ECCC +#define HAL_FLASH_ERROR_ECCD FLASH_FLAG_ECCD +#if defined (STM32L412xx) || defined (STM32L422xx) || defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || \ + defined (STM32L443xx) || defined (STM32L451xx) || defined (STM32L452xx) || defined (STM32L462xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \ + defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || \ + defined (STM32L4S7xx) || defined (STM32L4S9xx) +#define HAL_FLASH_ERROR_PEMPTY FLASH_FLAG_PEMPTY +#endif +/** + * @} + */ + +/** @defgroup FLASH_Type_Erase FLASH Erase Type + * @{ + */ +#define FLASH_TYPEERASE_PAGES ((uint32_t)0x00) /*!> 24) /*!< ECC Correction Interrupt source */ +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup FLASH_Exported_Macros FLASH Exported Macros + * @brief macros to control FLASH features + * @{ + */ + +/** + * @brief Set the FLASH Latency. + * @param __LATENCY__ FLASH Latency + * This parameter can be one of the following values : + * @arg FLASH_LATENCY_0: FLASH Zero wait state + * @arg FLASH_LATENCY_1: FLASH One wait state + * @arg FLASH_LATENCY_2: FLASH Two wait states + * @arg FLASH_LATENCY_3: FLASH Three wait states + * @arg FLASH_LATENCY_4: FLASH Four wait states + * @retval None + */ +#define __HAL_FLASH_SET_LATENCY(__LATENCY__) (MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (__LATENCY__))) + +/** + * @brief Get the FLASH Latency. + * @retval FLASH Latency + * This parameter can be one of the following values : + * @arg FLASH_LATENCY_0: FLASH Zero wait state + * @arg FLASH_LATENCY_1: FLASH One wait state + * @arg FLASH_LATENCY_2: FLASH Two wait states + * @arg FLASH_LATENCY_3: FLASH Three wait states + * @arg FLASH_LATENCY_4: FLASH Four wait states + */ +#define __HAL_FLASH_GET_LATENCY() READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) + +/** + * @brief Enable the FLASH prefetch buffer. + * @retval None + */ +#define __HAL_FLASH_PREFETCH_BUFFER_ENABLE() SET_BIT(FLASH->ACR, FLASH_ACR_PRFTEN) + +/** + * @brief Disable the FLASH prefetch buffer. + * @retval None + */ +#define __HAL_FLASH_PREFETCH_BUFFER_DISABLE() CLEAR_BIT(FLASH->ACR, FLASH_ACR_PRFTEN) + +/** + * @brief Enable the FLASH instruction cache. + * @retval none + */ +#define __HAL_FLASH_INSTRUCTION_CACHE_ENABLE() SET_BIT(FLASH->ACR, FLASH_ACR_ICEN) + +/** + * @brief Disable the FLASH instruction cache. + * @retval none + */ +#define __HAL_FLASH_INSTRUCTION_CACHE_DISABLE() CLEAR_BIT(FLASH->ACR, FLASH_ACR_ICEN) + +/** + * @brief Enable the FLASH data cache. + * @retval none + */ +#define __HAL_FLASH_DATA_CACHE_ENABLE() SET_BIT(FLASH->ACR, FLASH_ACR_DCEN) + +/** + * @brief Disable the FLASH data cache. + * @retval none + */ +#define __HAL_FLASH_DATA_CACHE_DISABLE() CLEAR_BIT(FLASH->ACR, FLASH_ACR_DCEN) + +/** + * @brief Reset the FLASH instruction Cache. + * @note This function must be used only when the Instruction Cache is disabled. + * @retval None + */ +#define __HAL_FLASH_INSTRUCTION_CACHE_RESET() do { SET_BIT(FLASH->ACR, FLASH_ACR_ICRST); \ + CLEAR_BIT(FLASH->ACR, FLASH_ACR_ICRST); \ + } while (0) + +/** + * @brief Reset the FLASH data Cache. + * @note This function must be used only when the data Cache is disabled. + * @retval None + */ +#define __HAL_FLASH_DATA_CACHE_RESET() do { SET_BIT(FLASH->ACR, FLASH_ACR_DCRST); \ + CLEAR_BIT(FLASH->ACR, FLASH_ACR_DCRST); \ + } while (0) + +/** + * @brief Enable the FLASH power down during Low-power run mode. + * @note Writing this bit to 0 this bit, automatically the keys are + * loss and a new unlock sequence is necessary to re-write it to 1. + */ +#define __HAL_FLASH_POWER_DOWN_ENABLE() do { WRITE_REG(FLASH->PDKEYR, FLASH_PDKEY1); \ + WRITE_REG(FLASH->PDKEYR, FLASH_PDKEY2); \ + SET_BIT(FLASH->ACR, FLASH_ACR_RUN_PD); \ + } while (0) + +/** + * @brief Disable the FLASH power down during Low-power run mode. + * @note Writing this bit to 0 this bit, automatically the keys are + * loss and a new unlock sequence is necessary to re-write it to 1. + */ +#define __HAL_FLASH_POWER_DOWN_DISABLE() do { WRITE_REG(FLASH->PDKEYR, FLASH_PDKEY1); \ + WRITE_REG(FLASH->PDKEYR, FLASH_PDKEY2); \ + CLEAR_BIT(FLASH->ACR, FLASH_ACR_RUN_PD); \ + } while (0) + +/** + * @brief Enable the FLASH power down during Low-Power sleep mode + * @retval none + */ +#define __HAL_FLASH_SLEEP_POWERDOWN_ENABLE() SET_BIT(FLASH->ACR, FLASH_ACR_SLEEP_PD) + +/** + * @brief Disable the FLASH power down during Low-Power sleep mode + * @retval none + */ +#define __HAL_FLASH_SLEEP_POWERDOWN_DISABLE() CLEAR_BIT(FLASH->ACR, FLASH_ACR_SLEEP_PD) + +/** + * @} + */ + +/** @defgroup FLASH_Interrupt FLASH Interrupts Macros + * @brief macros to handle FLASH interrupts + * @{ + */ + +/** + * @brief Enable the specified FLASH interrupt. + * @param __INTERRUPT__ FLASH interrupt + * This parameter can be any combination of the following values: + * @arg FLASH_IT_EOP: End of FLASH Operation Interrupt + * @arg FLASH_IT_OPERR: Error Interrupt + * @arg FLASH_IT_RDERR: PCROP Read Error Interrupt + * @arg FLASH_IT_ECCC: ECC Correction Interrupt + * @retval none + */ +#define __HAL_FLASH_ENABLE_IT(__INTERRUPT__) do { if(((__INTERRUPT__) & FLASH_IT_ECCC) != 0U) { SET_BIT(FLASH->ECCR, FLASH_ECCR_ECCIE); }\ + if(((__INTERRUPT__) & (~FLASH_IT_ECCC)) != 0U) { SET_BIT(FLASH->CR, ((__INTERRUPT__) & (~FLASH_IT_ECCC))); }\ + } while(0) + +/** + * @brief Disable the specified FLASH interrupt. + * @param __INTERRUPT__ FLASH interrupt + * This parameter can be any combination of the following values: + * @arg FLASH_IT_EOP: End of FLASH Operation Interrupt + * @arg FLASH_IT_OPERR: Error Interrupt + * @arg FLASH_IT_RDERR: PCROP Read Error Interrupt + * @arg FLASH_IT_ECCC: ECC Correction Interrupt + * @retval none + */ +#define __HAL_FLASH_DISABLE_IT(__INTERRUPT__) do { if(((__INTERRUPT__) & FLASH_IT_ECCC) != 0U) { CLEAR_BIT(FLASH->ECCR, FLASH_ECCR_ECCIE); }\ + if(((__INTERRUPT__) & (~FLASH_IT_ECCC)) != 0U) { CLEAR_BIT(FLASH->CR, ((__INTERRUPT__) & (~FLASH_IT_ECCC))); }\ + } while(0) + +/** + * @brief Check whether the specified FLASH flag is set or not. + * @param __FLAG__ specifies the FLASH flag to check. + * This parameter can be one of the following values: + * @arg FLASH_FLAG_EOP: FLASH End of Operation flag + * @arg FLASH_FLAG_OPERR: FLASH Operation error flag + * @arg FLASH_FLAG_PROGERR: FLASH Programming error flag + * @arg FLASH_FLAG_WRPERR: FLASH Write protection error flag + * @arg FLASH_FLAG_PGAERR: FLASH Programming alignment error flag + * @arg FLASH_FLAG_SIZERR: FLASH Size error flag + * @arg FLASH_FLAG_PGSERR: FLASH Programming sequence error flag + * @arg FLASH_FLAG_MISERR: FLASH Fast programming data miss error flag + * @arg FLASH_FLAG_FASTERR: FLASH Fast programming error flag + * @arg FLASH_FLAG_RDERR: FLASH PCROP read error flag + * @arg FLASH_FLAG_OPTVERR: FLASH Option validity error flag + * @arg FLASH_FLAG_BSY: FLASH write/erase operations in progress flag + * @arg FLASH_FLAG_PEMPTY : FLASH Boot from not programmed flash (apply only for STM32L43x/STM32L44x devices) + * @arg FLASH_FLAG_ECCC: FLASH one ECC error has been detected and corrected + * @arg FLASH_FLAG_ECCD: FLASH two ECC errors have been detected + * @retval The new state of FLASH_FLAG (SET or RESET). + */ +#define __HAL_FLASH_GET_FLAG(__FLAG__) ((((__FLAG__) & FLASH_FLAG_ECCR_ERRORS) != 0U) ? \ + (READ_BIT(FLASH->ECCR, (__FLAG__)) != 0U) : \ + (READ_BIT(FLASH->SR, (__FLAG__)) != 0U)) + +/** + * @brief Clear the FLASH's pending flags. + * @param __FLAG__ specifies the FLASH flags to clear. + * This parameter can be any combination of the following values: + * @arg FLASH_FLAG_EOP: FLASH End of Operation flag + * @arg FLASH_FLAG_OPERR: FLASH Operation error flag + * @arg FLASH_FLAG_PROGERR: FLASH Programming error flag + * @arg FLASH_FLAG_WRPERR: FLASH Write protection error flag + * @arg FLASH_FLAG_PGAERR: FLASH Programming alignment error flag + * @arg FLASH_FLAG_SIZERR: FLASH Size error flag + * @arg FLASH_FLAG_PGSERR: FLASH Programming sequence error flag + * @arg FLASH_FLAG_MISERR: FLASH Fast programming data miss error flag + * @arg FLASH_FLAG_FASTERR: FLASH Fast programming error flag + * @arg FLASH_FLAG_RDERR: FLASH PCROP read error flag + * @arg FLASH_FLAG_OPTVERR: FLASH Option validity error flag + * @arg FLASH_FLAG_ECCC: FLASH one ECC error has been detected and corrected + * @arg FLASH_FLAG_ECCD: FLASH two ECC errors have been detected + * @arg FLASH_FLAG_ALL_ERRORS: FLASH All errors flags + * @retval None + */ +#define __HAL_FLASH_CLEAR_FLAG(__FLAG__) do { if(((__FLAG__) & FLASH_FLAG_ECCR_ERRORS) != 0U) { SET_BIT(FLASH->ECCR, ((__FLAG__) & FLASH_FLAG_ECCR_ERRORS)); }\ + if(((__FLAG__) & ~(FLASH_FLAG_ECCR_ERRORS)) != 0U) { WRITE_REG(FLASH->SR, ((__FLAG__) & ~(FLASH_FLAG_ECCR_ERRORS))); }\ + } while(0) +/** + * @} + */ + +/* Include FLASH HAL Extended module */ +#include "stm32l4xx_hal_flash_ex.h" +#include "stm32l4xx_hal_flash_ramfunc.h" + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup FLASH_Exported_Functions + * @{ + */ + +/* Program operation functions ***********************************************/ +/** @addtogroup FLASH_Exported_Functions_Group1 + * @{ + */ +HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data); +HAL_StatusTypeDef HAL_FLASH_Program_IT(uint32_t TypeProgram, uint32_t Address, uint64_t Data); +/* FLASH IRQ handler method */ +void HAL_FLASH_IRQHandler(void); +/* Callbacks in non blocking modes */ +void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue); +void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue); +/** + * @} + */ + +/* Peripheral Control functions **********************************************/ +/** @addtogroup FLASH_Exported_Functions_Group2 + * @{ + */ +HAL_StatusTypeDef HAL_FLASH_Unlock(void); +HAL_StatusTypeDef HAL_FLASH_Lock(void); +/* Option bytes control */ +HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void); +HAL_StatusTypeDef HAL_FLASH_OB_Lock(void); +HAL_StatusTypeDef HAL_FLASH_OB_Launch(void); +/** + * @} + */ + +/* Peripheral State functions ************************************************/ +/** @addtogroup FLASH_Exported_Functions_Group3 + * @{ + */ +uint32_t HAL_FLASH_GetError(void); +/** + * @} + */ + +/** + * @} + */ + +/* Private variables ---------------------------------------------------------*/ +/** @addtogroup FLASH_Private_Variables FLASH Private Variables + * @{ + */ +extern FLASH_ProcessTypeDef pFlash; +/** + * @} + */ + +/* Private function ----------------------------------------------------------*/ +/** @addtogroup FLASH_Private_Functions FLASH Private Functions + * @{ + */ +HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout); +/** + * @} + */ + +/* Private constants --------------------------------------------------------*/ +/** @defgroup FLASH_Private_Constants FLASH Private Constants + * @{ + */ +#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \ + defined (STM32L496xx) || defined (STM32L4A6xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || \ + defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) +#define FLASH_BANK_SIZE (FLASH_SIZE >> 1U) +#else +#define FLASH_BANK_SIZE (FLASH_SIZE) +#endif + +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) +#define FLASH_PAGE_SIZE ((uint32_t)0x1000) +#define FLASH_PAGE_SIZE_128_BITS ((uint32_t)0x2000) +#else +#define FLASH_PAGE_SIZE ((uint32_t)0x800) +#endif + +#define FLASH_TIMEOUT_VALUE ((uint32_t)50000)/* 50 s */ +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup FLASH_Private_Macros FLASH Private Macros + * @{ + */ + +#define IS_FLASH_TYPEERASE(VALUE) (((VALUE) == FLASH_TYPEERASE_PAGES) || \ + ((VALUE) == FLASH_TYPEERASE_MASSERASE)) + +#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \ + defined (STM32L496xx) || defined (STM32L4A6xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || \ + defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) +#define IS_FLASH_BANK(BANK) (((BANK) == FLASH_BANK_1) || \ + ((BANK) == FLASH_BANK_2) || \ + ((BANK) == FLASH_BANK_BOTH)) + +#define IS_FLASH_BANK_EXCLUSIVE(BANK) (((BANK) == FLASH_BANK_1) || \ + ((BANK) == FLASH_BANK_2)) +#else +#define IS_FLASH_BANK(BANK) ((BANK) == FLASH_BANK_1) + +#define IS_FLASH_BANK_EXCLUSIVE(BANK) ((BANK) == FLASH_BANK_1) +#endif + +#define IS_FLASH_TYPEPROGRAM(VALUE) (((VALUE) == FLASH_TYPEPROGRAM_DOUBLEWORD) || \ + ((VALUE) == FLASH_TYPEPROGRAM_FAST) || \ + ((VALUE) == FLASH_TYPEPROGRAM_FAST_AND_LAST)) + +#if defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) +#define IS_FLASH_MAIN_MEM_ADDRESS(ADDRESS) (((ADDRESS) >= (FLASH_BASE)) && ((ADDRESS) <= (FLASH_BASE+0x1FFFFFU))) +#else +#define IS_FLASH_MAIN_MEM_ADDRESS(ADDRESS) (((ADDRESS) >= (FLASH_BASE)) && ((((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) & (0x0FFFU)) == 0x400U) ? \ + ((ADDRESS) <= (FLASH_BASE+0xFFFFFU)) : ((((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) & (0x0FFFU)) == 0x200U) ? \ + ((ADDRESS) <= (FLASH_BASE+0x7FFFFU)) : ((((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) & (0x0FFFU)) == 0x100U) ? \ + ((ADDRESS) <= (FLASH_BASE+0x3FFFFU)) : ((((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) & (0x0FFFU)) == 0x80U) ? \ + ((ADDRESS) <= (FLASH_BASE+0x1FFFFU)) : ((ADDRESS) <= (FLASH_BASE+0xFFFFFU))))))) +#endif + +#define IS_FLASH_OTP_ADDRESS(ADDRESS) (((ADDRESS) >= 0x1FFF7000U) && ((ADDRESS) <= 0x1FFF73FFU)) + +#define IS_FLASH_PROGRAM_ADDRESS(ADDRESS) ((IS_FLASH_MAIN_MEM_ADDRESS(ADDRESS)) || (IS_FLASH_OTP_ADDRESS(ADDRESS))) + +#if defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) +#define IS_FLASH_PAGE(PAGE) ((PAGE) < 256U) +#elif defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define IS_FLASH_PAGE(PAGE) (((((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) & (0x0FFFU)) == 0x400U) ? ((PAGE) < 256U) : \ + ((((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) & (0x0FFFU)) == 0x200U) ? ((PAGE) < 128U) : \ + ((((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) & (0x0FFFU)) == 0x100U) ? ((PAGE) < 64U) : \ + ((PAGE) < 256U))))) +#elif defined (STM32L451xx) || defined (STM32L452xx) || defined (STM32L462xx) +#define IS_FLASH_PAGE(PAGE) (((((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) & (0x0FFFU)) == 0x200U) ? ((PAGE) < 256U) : \ + ((((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) & (0x0FFFU)) == 0x100U) ? ((PAGE) < 128U) : \ + ((PAGE) < 256U)))) +#else +#define IS_FLASH_PAGE(PAGE) (((((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) & (0x0FFFU)) == 0x100U) ? ((PAGE) < 128U) : \ + ((((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) & (0x0FFFU)) == 0x80U) ? ((PAGE) < 64U) : \ + ((PAGE) < 128U)))) +#endif + +#define IS_OPTIONBYTE(VALUE) (((VALUE) <= (OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER | OPTIONBYTE_PCROP))) + +#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \ + defined (STM32L496xx) || defined (STM32L4A6xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || \ + defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) +#define IS_OB_WRPAREA(VALUE) (((VALUE) == OB_WRPAREA_BANK1_AREAA) || ((VALUE) == OB_WRPAREA_BANK1_AREAB) || \ + ((VALUE) == OB_WRPAREA_BANK2_AREAA) || ((VALUE) == OB_WRPAREA_BANK2_AREAB)) +#else +#define IS_OB_WRPAREA(VALUE) (((VALUE) == OB_WRPAREA_BANK1_AREAA) || ((VALUE) == OB_WRPAREA_BANK1_AREAB)) +#endif + +#define IS_OB_RDP_LEVEL(LEVEL) (((LEVEL) == OB_RDP_LEVEL_0) ||\ + ((LEVEL) == OB_RDP_LEVEL_1)/* ||\ + ((LEVEL) == OB_RDP_LEVEL_2)*/) + +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) +#define IS_OB_USER_TYPE(TYPE) (((TYPE) <= (uint32_t)0xFFFFU) && ((TYPE) != 0U)) +#elif defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx) +#define IS_OB_USER_TYPE(TYPE) (((TYPE) <= (uint32_t)0x1FFFU) && ((TYPE) != 0U)) +#else +#define IS_OB_USER_TYPE(TYPE) (((TYPE) <= (uint32_t)0x7E7FU) && ((TYPE) != 0U) && (((TYPE)&0x0180U) == 0U)) +#endif + +#define IS_OB_USER_BOR_LEVEL(LEVEL) (((LEVEL) == OB_BOR_LEVEL_0) || ((LEVEL) == OB_BOR_LEVEL_1) || \ + ((LEVEL) == OB_BOR_LEVEL_2) || ((LEVEL) == OB_BOR_LEVEL_3) || \ + ((LEVEL) == OB_BOR_LEVEL_4)) + +#define IS_OB_USER_STOP(VALUE) (((VALUE) == OB_STOP_RST) || ((VALUE) == OB_STOP_NORST)) + +#define IS_OB_USER_STANDBY(VALUE) (((VALUE) == OB_STANDBY_RST) || ((VALUE) == OB_STANDBY_NORST)) + +#define IS_OB_USER_SHUTDOWN(VALUE) (((VALUE) == OB_SHUTDOWN_RST) || ((VALUE) == OB_SHUTDOWN_NORST)) + +#define IS_OB_USER_IWDG(VALUE) (((VALUE) == OB_IWDG_HW) || ((VALUE) == OB_IWDG_SW)) + +#define IS_OB_USER_IWDG_STOP(VALUE) (((VALUE) == OB_IWDG_STOP_FREEZE) || ((VALUE) == OB_IWDG_STOP_RUN)) + +#define IS_OB_USER_IWDG_STDBY(VALUE) (((VALUE) == OB_IWDG_STDBY_FREEZE) || ((VALUE) == OB_IWDG_STDBY_RUN)) + +#define IS_OB_USER_WWDG(VALUE) (((VALUE) == OB_WWDG_HW) || ((VALUE) == OB_WWDG_SW)) + +#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \ + defined (STM32L496xx) || defined (STM32L4A6xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || \ + defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) +#define IS_OB_USER_BFB2(VALUE) (((VALUE) == OB_BFB2_DISABLE) || ((VALUE) == OB_BFB2_ENABLE)) + +#define IS_OB_USER_DUALBANK(VALUE) (((VALUE) == OB_DUALBANK_SINGLE) || ((VALUE) == OB_DUALBANK_DUAL)) +#endif + +#if defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) +#define IS_OB_USER_DBANK(VALUE) (((VALUE) == OB_DBANK_128_BITS) || ((VALUE) == OB_DBANK_64_BITS)) +#endif + +#define IS_OB_USER_BOOT1(VALUE) (((VALUE) == OB_BOOT1_SRAM) || ((VALUE) == OB_BOOT1_SYSTEM)) + +#define IS_OB_USER_SRAM2_PARITY(VALUE) (((VALUE) == OB_SRAM2_PARITY_ENABLE) || ((VALUE) == OB_SRAM2_PARITY_DISABLE)) + +#define IS_OB_USER_SRAM2_RST(VALUE) (((VALUE) == OB_SRAM2_RST_ERASE) || ((VALUE) == OB_SRAM2_RST_NOT_ERASE)) + +#if defined (STM32L412xx) || defined (STM32L422xx) || defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || \ + defined (STM32L442xx) || defined (STM32L443xx) || defined (STM32L451xx) || defined (STM32L452xx) || defined (STM32L462xx) || \ + defined (STM32L496xx) || defined (STM32L4A6xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || \ + defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) +#define IS_OB_USER_SWBOOT0(VALUE) (((VALUE) == OB_BOOT0_FROM_OB) || ((VALUE) == OB_BOOT0_FROM_PIN)) + +#define IS_OB_USER_BOOT0(VALUE) (((VALUE) == OB_BOOT0_RESET) || ((VALUE) == OB_BOOT0_SET)) +#endif + +#define IS_OB_PCROP_RDP(VALUE) (((VALUE) == OB_PCROP_RDP_NOT_ERASE) || ((VALUE) == OB_PCROP_RDP_ERASE)) + +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) +#define IS_FLASH_LATENCY(LATENCY) (((LATENCY) == FLASH_LATENCY_0) || ((LATENCY) == FLASH_LATENCY_1) || \ + ((LATENCY) == FLASH_LATENCY_2) || ((LATENCY) == FLASH_LATENCY_3) || \ + ((LATENCY) == FLASH_LATENCY_4) || ((LATENCY) == FLASH_LATENCY_5) || \ + ((LATENCY) == FLASH_LATENCY_6) || ((LATENCY) == FLASH_LATENCY_7) || \ + ((LATENCY) == FLASH_LATENCY_8) || ((LATENCY) == FLASH_LATENCY_9) || \ + ((LATENCY) == FLASH_LATENCY_10) || ((LATENCY) == FLASH_LATENCY_11) || \ + ((LATENCY) == FLASH_LATENCY_12) || ((LATENCY) == FLASH_LATENCY_13) || \ + ((LATENCY) == FLASH_LATENCY_14) || ((LATENCY) == FLASH_LATENCY_15)) +#else +#define IS_FLASH_LATENCY(LATENCY) (((LATENCY) == FLASH_LATENCY_0) || \ + ((LATENCY) == FLASH_LATENCY_1) || \ + ((LATENCY) == FLASH_LATENCY_2) || \ + ((LATENCY) == FLASH_LATENCY_3) || \ + ((LATENCY) == FLASH_LATENCY_4)) +#endif +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32L4xx_HAL_FLASH_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ex.h b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ex.h new file mode 100644 index 0000000..7eec0e9 --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ex.h @@ -0,0 +1,128 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_flash_ex.h + * @author MCD Application Team + * @brief Header file of FLASH HAL Extended module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32L4xx_HAL_FLASH_EX_H +#define STM32L4xx_HAL_FLASH_EX_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal_def.h" + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + +/** @addtogroup FLASHEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/* Exported constants --------------------------------------------------------*/ +#if defined (FLASH_CFGR_LVEN) +/** @addtogroup FLASHEx_Exported_Constants + * @{ + */ +/** @defgroup FLASHEx_LVE_PIN_CFG FLASHEx LVE pin configuration + * @{ + */ +#define FLASH_LVE_PIN_CTRL 0x00000000U /*!< LVE FLASH pin controlled by power controller */ +#define FLASH_LVE_PIN_FORCED FLASH_CFGR_LVEN /*!< LVE FLASH pin enforced to low (external SMPS used) */ +/** + * @} + */ + +/** + * @} + */ +#endif /* FLASH_CFGR_LVEN */ + +/* Exported macro ------------------------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup FLASHEx_Exported_Functions + * @{ + */ + +/* Extended Program operation functions *************************************/ +/** @addtogroup FLASHEx_Exported_Functions_Group1 + * @{ + */ +HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError); +HAL_StatusTypeDef HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *pEraseInit); +HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit); +void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit); +/** + * @} + */ + +#if defined (FLASH_CFGR_LVEN) +/** @addtogroup FLASHEx_Exported_Functions_Group2 + * @{ + */ +HAL_StatusTypeDef HAL_FLASHEx_ConfigLVEPin(uint32_t ConfigLVE); +/** + * @} + */ +#endif /* FLASH_CFGR_LVEN */ + +/** + * @} + */ + +/* Private function ----------------------------------------------------------*/ +/** @addtogroup FLASHEx_Private_Functions FLASHEx Private Functions + * @{ + */ +void FLASH_PageErase(uint32_t Page, uint32_t Banks); +void FLASH_FlushCaches(void); +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** + @cond 0 + */ +#if defined (FLASH_CFGR_LVEN) +#define IS_FLASH_LVE_PIN(CFG) (((CFG) == FLASH_LVE_PIN_CTRL) || ((CFG) == FLASH_LVE_PIN_FORCED)) +#endif /* FLASH_CFGR_LVEN */ +/** + @endcond + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32L4xx_HAL_FLASH_EX_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ramfunc.h b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ramfunc.h new file mode 100644 index 0000000..9360335 --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ramfunc.h @@ -0,0 +1,77 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_flash_ramfunc.h + * @author MCD Application Team + * @brief Header file of FLASH RAMFUNC driver. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32L4xx_FLASH_RAMFUNC_H +#define STM32L4xx_FLASH_RAMFUNC_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal_def.h" + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + +/** @addtogroup FLASH_RAMFUNC + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup FLASH_RAMFUNC_Exported_Functions + * @{ + */ + +/** @addtogroup FLASH_RAMFUNC_Exported_Functions_Group1 + * @{ + */ +/* Peripheral Control functions ************************************************/ +__RAM_FUNC HAL_StatusTypeDef HAL_FLASHEx_EnableRunPowerDown(void); +__RAM_FUNC HAL_StatusTypeDef HAL_FLASHEx_DisableRunPowerDown(void); +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) +__RAM_FUNC HAL_StatusTypeDef HAL_FLASHEx_OB_DBankConfig(uint32_t DBankConfig); +#endif +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32L4xx_FLASH_RAMFUNC_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h new file mode 100644 index 0000000..074a268 --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h @@ -0,0 +1,300 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_gpio.h + * @author MCD Application Team + * @brief Header file of GPIO HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32L4xx_HAL_GPIO_H +#define STM32L4xx_HAL_GPIO_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal_def.h" + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + +/** @addtogroup GPIO + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** @defgroup GPIO_Exported_Types GPIO Exported Types + * @{ + */ +/** + * @brief GPIO Init structure definition + */ +typedef struct +{ + uint32_t Pin; /*!< Specifies the GPIO pins to be configured. + This parameter can be any value of @ref GPIO_pins */ + + uint32_t Mode; /*!< Specifies the operating mode for the selected pins. + This parameter can be a value of @ref GPIO_mode */ + + uint32_t Pull; /*!< Specifies the Pull-up or Pull-Down activation for the selected pins. + This parameter can be a value of @ref GPIO_pull */ + + uint32_t Speed; /*!< Specifies the speed for the selected pins. + This parameter can be a value of @ref GPIO_speed */ + + uint32_t Alternate; /*!< Peripheral to be connected to the selected pins + This parameter can be a value of @ref GPIOEx_Alternate_function_selection */ +}GPIO_InitTypeDef; + +/** + * @brief GPIO Bit SET and Bit RESET enumeration + */ +typedef enum +{ + GPIO_PIN_RESET = 0U, + GPIO_PIN_SET +}GPIO_PinState; +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup GPIO_Exported_Constants GPIO Exported Constants + * @{ + */ +/** @defgroup GPIO_pins GPIO pins + * @{ + */ +#define GPIO_PIN_0 ((uint16_t)0x0001) /* Pin 0 selected */ +#define GPIO_PIN_1 ((uint16_t)0x0002) /* Pin 1 selected */ +#define GPIO_PIN_2 ((uint16_t)0x0004) /* Pin 2 selected */ +#define GPIO_PIN_3 ((uint16_t)0x0008) /* Pin 3 selected */ +#define GPIO_PIN_4 ((uint16_t)0x0010) /* Pin 4 selected */ +#define GPIO_PIN_5 ((uint16_t)0x0020) /* Pin 5 selected */ +#define GPIO_PIN_6 ((uint16_t)0x0040) /* Pin 6 selected */ +#define GPIO_PIN_7 ((uint16_t)0x0080) /* Pin 7 selected */ +#define GPIO_PIN_8 ((uint16_t)0x0100) /* Pin 8 selected */ +#define GPIO_PIN_9 ((uint16_t)0x0200) /* Pin 9 selected */ +#define GPIO_PIN_10 ((uint16_t)0x0400) /* Pin 10 selected */ +#define GPIO_PIN_11 ((uint16_t)0x0800) /* Pin 11 selected */ +#define GPIO_PIN_12 ((uint16_t)0x1000) /* Pin 12 selected */ +#define GPIO_PIN_13 ((uint16_t)0x2000) /* Pin 13 selected */ +#define GPIO_PIN_14 ((uint16_t)0x4000) /* Pin 14 selected */ +#define GPIO_PIN_15 ((uint16_t)0x8000) /* Pin 15 selected */ +#define GPIO_PIN_All ((uint16_t)0xFFFF) /* All pins selected */ + +#define GPIO_PIN_MASK (0x0000FFFFu) /* PIN mask for assert test */ +/** + * @} + */ + +/** @defgroup GPIO_mode GPIO mode + * @brief GPIO Configuration Mode + * Elements values convention: 0xX0yz00YZ + * - X : GPIO mode or EXTI Mode + * - y : External IT or Event trigger detection + * - z : IO configuration on External IT or Event + * - Y : Output type (Push Pull or Open Drain) + * - Z : IO Direction mode (Input, Output, Alternate or Analog) + * @{ + */ +#define GPIO_MODE_INPUT (0x00000000u) /*!< Input Floating Mode */ +#define GPIO_MODE_OUTPUT_PP (0x00000001u) /*!< Output Push Pull Mode */ +#define GPIO_MODE_OUTPUT_OD (0x00000011u) /*!< Output Open Drain Mode */ +#define GPIO_MODE_AF_PP (0x00000002u) /*!< Alternate Function Push Pull Mode */ +#define GPIO_MODE_AF_OD (0x00000012u) /*!< Alternate Function Open Drain Mode */ +#define GPIO_MODE_ANALOG (0x00000003u) /*!< Analog Mode */ +#define GPIO_MODE_ANALOG_ADC_CONTROL (0x0000000Bu) /*!< Analog Mode for ADC conversion */ +#define GPIO_MODE_IT_RISING (0x10110000u) /*!< External Interrupt Mode with Rising edge trigger detection */ +#define GPIO_MODE_IT_FALLING (0x10210000u) /*!< External Interrupt Mode with Falling edge trigger detection */ +#define GPIO_MODE_IT_RISING_FALLING (0x10310000u) /*!< External Interrupt Mode with Rising/Falling edge trigger detection */ +#define GPIO_MODE_EVT_RISING (0x10120000u) /*!< External Event Mode with Rising edge trigger detection */ +#define GPIO_MODE_EVT_FALLING (0x10220000u) /*!< External Event Mode with Falling edge trigger detection */ +#define GPIO_MODE_EVT_RISING_FALLING (0x10320000u) /*!< External Event Mode with Rising/Falling edge trigger detection */ +/** + * @} + */ + +/** @defgroup GPIO_speed GPIO speed + * @brief GPIO Output Maximum frequency + * @{ + */ +#define GPIO_SPEED_FREQ_LOW (0x00000000u) /*!< range up to 5 MHz, please refer to the product datasheet */ +#define GPIO_SPEED_FREQ_MEDIUM (0x00000001u) /*!< range 5 MHz to 25 MHz, please refer to the product datasheet */ +#define GPIO_SPEED_FREQ_HIGH (0x00000002u) /*!< range 25 MHz to 50 MHz, please refer to the product datasheet */ +#define GPIO_SPEED_FREQ_VERY_HIGH (0x00000003u) /*!< range 50 MHz to 80 MHz, please refer to the product datasheet */ +/** + * @} + */ + + /** @defgroup GPIO_pull GPIO pull + * @brief GPIO Pull-Up or Pull-Down Activation + * @{ + */ +#define GPIO_NOPULL (0x00000000u) /*!< No Pull-up or Pull-down activation */ +#define GPIO_PULLUP (0x00000001u) /*!< Pull-up activation */ +#define GPIO_PULLDOWN (0x00000002u) /*!< Pull-down activation */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup GPIO_Exported_Macros GPIO Exported Macros + * @{ + */ + +/** + * @brief Check whether the specified EXTI line flag is set or not. + * @param __EXTI_LINE__ specifies the EXTI line flag to check. + * This parameter can be GPIO_PIN_x where x can be(0..15) + * @retval The new state of __EXTI_LINE__ (SET or RESET). + */ +#define __HAL_GPIO_EXTI_GET_FLAG(__EXTI_LINE__) (EXTI->PR1 & (__EXTI_LINE__)) + +/** + * @brief Clear the EXTI's line pending flags. + * @param __EXTI_LINE__ specifies the EXTI lines flags to clear. + * This parameter can be any combination of GPIO_PIN_x where x can be (0..15) + * @retval None + */ +#define __HAL_GPIO_EXTI_CLEAR_FLAG(__EXTI_LINE__) (EXTI->PR1 = (__EXTI_LINE__)) + +/** + * @brief Check whether the specified EXTI line is asserted or not. + * @param __EXTI_LINE__ specifies the EXTI line to check. + * This parameter can be GPIO_PIN_x where x can be(0..15) + * @retval The new state of __EXTI_LINE__ (SET or RESET). + */ +#define __HAL_GPIO_EXTI_GET_IT(__EXTI_LINE__) (EXTI->PR1 & (__EXTI_LINE__)) + +/** + * @brief Clear the EXTI's line pending bits. + * @param __EXTI_LINE__ specifies the EXTI lines to clear. + * This parameter can be any combination of GPIO_PIN_x where x can be (0..15) + * @retval None + */ +#define __HAL_GPIO_EXTI_CLEAR_IT(__EXTI_LINE__) (EXTI->PR1 = (__EXTI_LINE__)) + +/** + * @brief Generate a Software interrupt on selected EXTI line. + * @param __EXTI_LINE__ specifies the EXTI line to check. + * This parameter can be GPIO_PIN_x where x can be(0..15) + * @retval None + */ +#define __HAL_GPIO_EXTI_GENERATE_SWIT(__EXTI_LINE__) (EXTI->SWIER1 |= (__EXTI_LINE__)) + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @addtogroup GPIO_Private_Macros GPIO Private Macros + * @{ + */ +#define IS_GPIO_PIN_ACTION(ACTION) (((ACTION) == GPIO_PIN_RESET) || ((ACTION) == GPIO_PIN_SET)) + +#define IS_GPIO_PIN(__PIN__) ((((uint32_t)(__PIN__) & GPIO_PIN_MASK) != 0x00U) &&\ + (((uint32_t)(__PIN__) & ~GPIO_PIN_MASK) == 0x00U)) + +#define IS_GPIO_MODE(__MODE__) (((__MODE__) == GPIO_MODE_INPUT) ||\ + ((__MODE__) == GPIO_MODE_OUTPUT_PP) ||\ + ((__MODE__) == GPIO_MODE_OUTPUT_OD) ||\ + ((__MODE__) == GPIO_MODE_AF_PP) ||\ + ((__MODE__) == GPIO_MODE_AF_OD) ||\ + ((__MODE__) == GPIO_MODE_IT_RISING) ||\ + ((__MODE__) == GPIO_MODE_IT_FALLING) ||\ + ((__MODE__) == GPIO_MODE_IT_RISING_FALLING) ||\ + ((__MODE__) == GPIO_MODE_EVT_RISING) ||\ + ((__MODE__) == GPIO_MODE_EVT_FALLING) ||\ + ((__MODE__) == GPIO_MODE_EVT_RISING_FALLING) ||\ + ((__MODE__) == GPIO_MODE_ANALOG) ||\ + ((__MODE__) == GPIO_MODE_ANALOG_ADC_CONTROL)) + +#define IS_GPIO_SPEED(__SPEED__) (((__SPEED__) == GPIO_SPEED_FREQ_LOW) ||\ + ((__SPEED__) == GPIO_SPEED_FREQ_MEDIUM) ||\ + ((__SPEED__) == GPIO_SPEED_FREQ_HIGH) ||\ + ((__SPEED__) == GPIO_SPEED_FREQ_VERY_HIGH)) + +#define IS_GPIO_PULL(__PULL__) (((__PULL__) == GPIO_NOPULL) ||\ + ((__PULL__) == GPIO_PULLUP) || \ + ((__PULL__) == GPIO_PULLDOWN)) +/** + * @} + */ + +/* Include GPIO HAL Extended module */ +#include "stm32l4xx_hal_gpio_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup GPIO_Exported_Functions GPIO Exported Functions + * @{ + */ + +/** @addtogroup GPIO_Exported_Functions_Group1 Initialization/de-initialization functions + * @brief Initialization and Configuration functions + * @{ + */ + +/* Initialization and de-initialization functions *****************************/ +void HAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_Init); +void HAL_GPIO_DeInit(GPIO_TypeDef *GPIOx, uint32_t GPIO_Pin); + +/** + * @} + */ + +/** @addtogroup GPIO_Exported_Functions_Group2 IO operation functions + * @{ + */ + +/* IO operation functions *****************************************************/ +GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin); +void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState); +void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin); +HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin); +void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin); +void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32L4xx_HAL_GPIO_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio_ex.h b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio_ex.h new file mode 100644 index 0000000..e705fa8 --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio_ex.h @@ -0,0 +1,1059 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_gpio_ex.h + * @author MCD Application Team + * @brief Header file of GPIO HAL Extended module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32L4xx_HAL_GPIO_EX_H +#define STM32L4xx_HAL_GPIO_EX_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal_def.h" + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + +/** @defgroup GPIOEx GPIOEx + * @brief GPIO Extended HAL module driver + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup GPIOEx_Exported_Constants GPIOEx Exported Constants + * @{ + */ + +/** @defgroup GPIOEx_Alternate_function_selection GPIOEx Alternate function selection + * @{ + */ + +#if defined(STM32L412xx) || defined(STM32L422xx) +/*--------------STM32L412xx/STM32L422xx---*/ +/** + * @brief AF 0 selection + */ +#define GPIO_AF0_RTC_50Hz ((uint8_t)0x00) /* RTC_50Hz Alternate Function mapping */ +#define GPIO_AF0_MCO ((uint8_t)0x00) /* MCO (MCO1 and MCO2) Alternate Function mapping */ +#define GPIO_AF0_SWJ ((uint8_t)0x00) /* SWJ (SWD and JTAG) Alternate Function mapping */ +#define GPIO_AF0_TRACE ((uint8_t)0x00) /* TRACE Alternate Function mapping */ + +/** + * @brief AF 1 selection + */ +#define GPIO_AF1_TIM1 ((uint8_t)0x01) /* TIM1 Alternate Function mapping */ +#define GPIO_AF1_TIM2 ((uint8_t)0x01) /* TIM2 Alternate Function mapping */ +#define GPIO_AF1_LPTIM1 ((uint8_t)0x01) /* LPTIM1 Alternate Function mapping */ +#define GPIO_AF1_IR ((uint8_t)0x01) /* IR Alternate Function mapping */ + +/** + * @brief AF 2 selection + */ +#define GPIO_AF2_TIM1 ((uint8_t)0x02) /* TIM1 Alternate Function mapping */ +#define GPIO_AF2_TIM2 ((uint8_t)0x02) /* TIM2 Alternate Function mapping */ + +/** + * @brief AF 3 selection + */ +#define GPIO_AF3_USART2 ((uint8_t)0x03) /* USART1 Alternate Function mapping */ +#define GPIO_AF3_TIM1_COMP1 ((uint8_t)0x03) /* TIM1/COMP1 Break in Alternate Function mapping */ + +/** + * @brief AF 4 selection + */ +#define GPIO_AF4_I2C1 ((uint8_t)0x04) /* I2C1 Alternate Function mapping */ +#define GPIO_AF4_I2C2 ((uint8_t)0x04) /* I2C2 Alternate Function mapping */ +#define GPIO_AF4_I2C3 ((uint8_t)0x04) /* I2C3 Alternate Function mapping */ + +/** + * @brief AF 5 selection + */ +#define GPIO_AF5_SPI1 ((uint8_t)0x05) /* SPI1 Alternate Function mapping */ +#define GPIO_AF5_SPI2 ((uint8_t)0x05) /* SPI2 Alternate Function mapping */ + +/** + * @brief AF 6 selection + */ +#define GPIO_AF6_COMP1 ((uint8_t)0x06) /* COMP1 Alternate Function mapping */ + +/** + * @brief AF 7 selection + */ +#define GPIO_AF7_USART1 ((uint8_t)0x07) /* USART1 Alternate Function mapping */ +#define GPIO_AF7_USART2 ((uint8_t)0x07) /* USART2 Alternate Function mapping */ +#define GPIO_AF7_USART3 ((uint8_t)0x07) /* USART3 Alternate Function mapping */ + +/** + * @brief AF 8 selection + */ +#define GPIO_AF8_LPUART1 ((uint8_t)0x08) /* LPUART1 Alternate Function mapping */ + +/** + * @brief AF 9 selection + */ +#define GPIO_AF9_TSC ((uint8_t)0x09) /* TSC Alternate Function mapping */ + +/** + * @brief AF 10 selection + */ +#define GPIO_AF10_USB_FS ((uint8_t)0x0A) /* USB_FS Alternate Function mapping */ +#define GPIO_AF10_QUADSPI ((uint8_t)0x0A) /* QUADSPI Alternate Function mapping */ + +/** + * @brief AF 12 selection + */ +#define GPIO_AF12_COMP1 ((uint8_t)0x0C) /* COMP1 Alternate Function mapping */ + + +/** + * @brief AF 14 selection + */ +#define GPIO_AF14_TIM2 ((uint8_t)0x0E) /* TIM2 Alternate Function mapping */ +#define GPIO_AF14_TIM15 ((uint8_t)0x0E) /* TIM15 Alternate Function mapping */ +#define GPIO_AF14_TIM16 ((uint8_t)0x0E) /* TIM16 Alternate Function mapping */ +#define GPIO_AF14_LPTIM2 ((uint8_t)0x0E) /* LPTIM2 Alternate Function mapping */ + +/** + * @brief AF 15 selection + */ +#define GPIO_AF15_EVENTOUT ((uint8_t)0x0F) /* EVENTOUT Alternate Function mapping */ + +#define IS_GPIO_AF(AF) ((AF) <= (uint8_t)0x0F) + +#endif /* STM32L412xx || STM32L422xx */ + +#if defined(STM32L431xx) || defined(STM32L432xx) || defined(STM32L433xx) || defined(STM32L442xx) || defined(STM32L443xx) +/*--------------STM32L431xx/STM32L432xx/STM32L433xx/STM32L442xx/STM32L443xx---*/ +/** + * @brief AF 0 selection + */ +#define GPIO_AF0_RTC_50Hz ((uint8_t)0x00) /* RTC_50Hz Alternate Function mapping */ +#define GPIO_AF0_MCO ((uint8_t)0x00) /* MCO (MCO1 and MCO2) Alternate Function mapping */ +#define GPIO_AF0_SWJ ((uint8_t)0x00) /* SWJ (SWD and JTAG) Alternate Function mapping */ +#if defined(STM32L433xx) || defined(STM32L443xx) +#define GPIO_AF0_LCDBIAS ((uint8_t)0x00) /* LCDBIAS Alternate Function mapping */ +#endif /* STM32L433xx || STM32L443xx */ +#define GPIO_AF0_TRACE ((uint8_t)0x00) /* TRACE Alternate Function mapping */ + +/** + * @brief AF 1 selection + */ +#define GPIO_AF1_TIM1 ((uint8_t)0x01) /* TIM1 Alternate Function mapping */ +#define GPIO_AF1_TIM2 ((uint8_t)0x01) /* TIM2 Alternate Function mapping */ +#define GPIO_AF1_LPTIM1 ((uint8_t)0x01) /* LPTIM1 Alternate Function mapping */ +#define GPIO_AF1_IR ((uint8_t)0x01) /* IR Alternate Function mapping */ + +/** + * @brief AF 2 selection + */ +#define GPIO_AF2_TIM1 ((uint8_t)0x02) /* TIM1 Alternate Function mapping */ +#define GPIO_AF2_TIM2 ((uint8_t)0x02) /* TIM2 Alternate Function mapping */ + +/** + * @brief AF 3 selection + */ +#define GPIO_AF3_USART2 ((uint8_t)0x03) /* USART1 Alternate Function mapping */ +#define GPIO_AF3_TIM1_COMP2 ((uint8_t)0x03) /* TIM1/COMP2 Break in Alternate Function mapping */ +#define GPIO_AF3_TIM1_COMP1 ((uint8_t)0x03) /* TIM1/COMP1 Break in Alternate Function mapping */ + +/** + * @brief AF 4 selection + */ +#define GPIO_AF4_I2C1 ((uint8_t)0x04) /* I2C1 Alternate Function mapping */ +#define GPIO_AF4_I2C2 ((uint8_t)0x04) /* I2C2 Alternate Function mapping */ +#define GPIO_AF4_I2C3 ((uint8_t)0x04) /* I2C3 Alternate Function mapping */ + +/** + * @brief AF 5 selection + */ +#define GPIO_AF5_SPI1 ((uint8_t)0x05) /* SPI1 Alternate Function mapping */ +#define GPIO_AF5_SPI2 ((uint8_t)0x05) /* SPI2 Alternate Function mapping */ + +/** + * @brief AF 6 selection + */ +#define GPIO_AF6_SPI3 ((uint8_t)0x06) /* SPI3 Alternate Function mapping */ +#define GPIO_AF6_COMP1 ((uint8_t)0x06) /* COMP1 Alternate Function mapping */ + +/** + * @brief AF 7 selection + */ +#define GPIO_AF7_USART1 ((uint8_t)0x07) /* USART1 Alternate Function mapping */ +#define GPIO_AF7_USART2 ((uint8_t)0x07) /* USART2 Alternate Function mapping */ +#define GPIO_AF7_USART3 ((uint8_t)0x07) /* USART3 Alternate Function mapping */ + +/** + * @brief AF 8 selection + */ +#define GPIO_AF8_LPUART1 ((uint8_t)0x08) /* LPUART1 Alternate Function mapping */ + +/** + * @brief AF 9 selection + */ +#define GPIO_AF9_CAN1 ((uint8_t)0x09) /* CAN1 Alternate Function mapping */ +#define GPIO_AF9_TSC ((uint8_t)0x09) /* TSC Alternate Function mapping */ + +/** + * @brief AF 10 selection + */ +#if defined(STM32L432xx) || defined(STM32L433xx) || defined(STM32L442xx) || defined(STM32L443xx) +#define GPIO_AF10_USB_FS ((uint8_t)0x0A) /* USB_FS Alternate Function mapping */ +#endif /* STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */ +#define GPIO_AF10_QUADSPI ((uint8_t)0x0A) /* QUADSPI Alternate Function mapping */ + +#if defined(STM32L433xx) || defined(STM32L443xx) +/** + * @brief AF 11 selection + */ +#define GPIO_AF11_LCD ((uint8_t)0x0B) /* LCD Alternate Function mapping */ +#endif /* STM32L433xx || STM32L443xx */ + +/** + * @brief AF 12 selection + */ +#define GPIO_AF12_SWPMI1 ((uint8_t)0x0C) /* SWPMI1 Alternate Function mapping */ +#define GPIO_AF12_COMP1 ((uint8_t)0x0C) /* COMP1 Alternate Function mapping */ +#define GPIO_AF12_COMP2 ((uint8_t)0x0C) /* COMP2 Alternate Function mapping */ +#define GPIO_AF12_SDMMC1 ((uint8_t)0x0C) /* SDMMC1 Alternate Function mapping */ + +/** + * @brief AF 13 selection + */ +#define GPIO_AF13_SAI1 ((uint8_t)0x0D) /* SAI1 Alternate Function mapping */ + +/** + * @brief AF 14 selection + */ +#define GPIO_AF14_TIM2 ((uint8_t)0x0E) /* TIM2 Alternate Function mapping */ +#define GPIO_AF14_TIM15 ((uint8_t)0x0E) /* TIM15 Alternate Function mapping */ +#define GPIO_AF14_TIM16 ((uint8_t)0x0E) /* TIM16 Alternate Function mapping */ +#define GPIO_AF14_LPTIM2 ((uint8_t)0x0E) /* LPTIM2 Alternate Function mapping */ + +/** + * @brief AF 15 selection + */ +#define GPIO_AF15_EVENTOUT ((uint8_t)0x0F) /* EVENTOUT Alternate Function mapping */ + +#define IS_GPIO_AF(AF) ((AF) <= (uint8_t)0x0F) + +#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */ + +#if defined(STM32L451xx) || defined(STM32L452xx) || defined(STM32L462xx) +/*--------------STM32L451xx/STM32L452xx/STM32L462xx---------------------------*/ +/** + * @brief AF 0 selection + */ +#define GPIO_AF0_RTC_50Hz ((uint8_t)0x00) /* RTC_50Hz Alternate Function mapping */ +#define GPIO_AF0_MCO ((uint8_t)0x00) /* MCO (MCO1 and MCO2) Alternate Function mapping */ +#define GPIO_AF0_SWJ ((uint8_t)0x00) /* SWJ (SWD and JTAG) Alternate Function mapping */ +#define GPIO_AF0_TRACE ((uint8_t)0x00) /* TRACE Alternate Function mapping */ + +/** + * @brief AF 1 selection + */ +#define GPIO_AF1_TIM1 ((uint8_t)0x01) /* TIM1 Alternate Function mapping */ +#define GPIO_AF1_TIM2 ((uint8_t)0x01) /* TIM2 Alternate Function mapping */ +#define GPIO_AF1_LPTIM1 ((uint8_t)0x01) /* LPTIM1 Alternate Function mapping */ +#define GPIO_AF1_IR ((uint8_t)0x01) /* IR Alternate Function mapping */ + +/** + * @brief AF 2 selection + */ +#define GPIO_AF2_TIM1 ((uint8_t)0x02) /* TIM1 Alternate Function mapping */ +#define GPIO_AF2_TIM2 ((uint8_t)0x02) /* TIM2 Alternate Function mapping */ +#define GPIO_AF2_TIM3 ((uint8_t)0x02) /* TIM3 Alternate Function mapping */ +#define GPIO_AF2_I2C4 ((uint8_t)0x02) /* I2C4 Alternate Function mapping */ + +/** + * @brief AF 3 selection + */ +#define GPIO_AF3_TIM1_COMP2 ((uint8_t)0x03) /* TIM1/COMP2 Break in Alternate Function mapping */ +#define GPIO_AF3_TIM1_COMP1 ((uint8_t)0x03) /* TIM1/COMP1 Break in Alternate Function mapping */ +#define GPIO_AF3_USART2 ((uint8_t)0x03) /* USART2 Alternate Function mapping */ +#define GPIO_AF3_CAN1 ((uint8_t)0x03) /* CAN1 Alternate Function mapping */ +#define GPIO_AF3_I2C4 ((uint8_t)0x03) /* I2C4 Alternate Function mapping */ + +/** + * @brief AF 4 selection + */ +#define GPIO_AF4_I2C1 ((uint8_t)0x04) /* I2C1 Alternate Function mapping */ +#define GPIO_AF4_I2C2 ((uint8_t)0x04) /* I2C2 Alternate Function mapping */ +#define GPIO_AF4_I2C3 ((uint8_t)0x04) /* I2C3 Alternate Function mapping */ +#define GPIO_AF4_I2C4 ((uint8_t)0x04) /* I2C4 Alternate Function mapping */ + +/** + * @brief AF 5 selection + */ +#define GPIO_AF5_SPI1 ((uint8_t)0x05) /* SPI1 Alternate Function mapping */ +#define GPIO_AF5_SPI2 ((uint8_t)0x05) /* SPI2 Alternate Function mapping */ +#define GPIO_AF5_I2C4 ((uint8_t)0x05) /* I2C4 Alternate Function mapping */ + +/** + * @brief AF 6 selection + */ +#define GPIO_AF6_SPI3 ((uint8_t)0x06) /* SPI3 Alternate Function mapping */ +#define GPIO_AF6_DFSDM1 ((uint8_t)0x06) /* DFSDM1 Alternate Function mapping */ +#define GPIO_AF6_COMP1 ((uint8_t)0x06) /* COMP1 Alternate Function mapping */ + +/** + * @brief AF 7 selection + */ +#define GPIO_AF7_USART1 ((uint8_t)0x07) /* USART1 Alternate Function mapping */ +#define GPIO_AF7_USART2 ((uint8_t)0x07) /* USART2 Alternate Function mapping */ +#define GPIO_AF7_USART3 ((uint8_t)0x07) /* USART3 Alternate Function mapping */ + +/** + * @brief AF 8 selection + */ +#define GPIO_AF8_UART4 ((uint8_t)0x08) /* UART4 Alternate Function mapping */ +#define GPIO_AF8_LPUART1 ((uint8_t)0x08) /* LPUART1 Alternate Function mapping */ +#define GPIO_AF8_CAN1 ((uint8_t)0x08) /* CAN1 Alternate Function mapping */ + + +/** + * @brief AF 9 selection + */ +#define GPIO_AF9_CAN1 ((uint8_t)0x09) /* CAN1 Alternate Function mapping */ +#define GPIO_AF9_TSC ((uint8_t)0x09) /* TSC Alternate Function mapping */ + +/** + * @brief AF 10 selection + */ +#if defined(STM32L452xx) || defined(STM32L462xx) +#define GPIO_AF10_USB_FS ((uint8_t)0x0A) /* USB_FS Alternate Function mapping */ +#endif /* STM32L452xx || STM32L462xx */ +#define GPIO_AF10_QUADSPI ((uint8_t)0x0A) /* QUADSPI Alternate Function mapping */ +#define GPIO_AF10_CAN1 ((uint8_t)0x0A) /* CAN1 Alternate Function mapping */ + +/** + * @brief AF 11 selection + */ + +/** + * @brief AF 12 selection + */ +#define GPIO_AF12_COMP1 ((uint8_t)0x0C) /* COMP1 Alternate Function mapping */ +#define GPIO_AF12_COMP2 ((uint8_t)0x0C) /* COMP2 Alternate Function mapping */ +#define GPIO_AF12_SDMMC1 ((uint8_t)0x0C) /* SDMMC1 Alternate Function mapping */ + +/** + * @brief AF 13 selection + */ +#define GPIO_AF13_SAI1 ((uint8_t)0x0D) /* SAI1 Alternate Function mapping */ + +/** + * @brief AF 14 selection + */ +#define GPIO_AF14_TIM2 ((uint8_t)0x0E) /* TIM2 Alternate Function mapping */ +#define GPIO_AF14_TIM15 ((uint8_t)0x0E) /* TIM15 Alternate Function mapping */ +#define GPIO_AF14_TIM16 ((uint8_t)0x0E) /* TIM16 Alternate Function mapping */ +#define GPIO_AF14_TIM17 ((uint8_t)0x0E) /* TIM17 Alternate Function mapping */ +#define GPIO_AF14_LPTIM2 ((uint8_t)0x0E) /* LPTIM2 Alternate Function mapping */ + +/** + * @brief AF 15 selection + */ +#define GPIO_AF15_EVENTOUT ((uint8_t)0x0F) /* EVENTOUT Alternate Function mapping */ + +#define IS_GPIO_AF(AF) ((AF) <= (uint8_t)0x0F) + +#endif /* STM32L451xx || STM32L452xx || STM32L462xx */ + +#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) +/*--------------STM32L471xx/STM32L475xx/STM32L476xx/STM32L485xx/STM32L486xx---*/ +/** + * @brief AF 0 selection + */ +#define GPIO_AF0_RTC_50Hz ((uint8_t)0x00) /* RTC_50Hz Alternate Function mapping */ +#define GPIO_AF0_MCO ((uint8_t)0x00) /* MCO (MCO1 and MCO2) Alternate Function mapping */ +#define GPIO_AF0_SWJ ((uint8_t)0x00) /* SWJ (SWD and JTAG) Alternate Function mapping */ +#if defined(STM32L476xx) || defined(STM32L486xx) +#define GPIO_AF0_LCDBIAS ((uint8_t)0x00) /* LCDBIAS Alternate Function mapping */ +#endif /* STM32L476xx || STM32L486xx */ +#define GPIO_AF0_TRACE ((uint8_t)0x00) /* TRACE Alternate Function mapping */ + +/** + * @brief AF 1 selection + */ +#define GPIO_AF1_TIM1 ((uint8_t)0x01) /* TIM1 Alternate Function mapping */ +#define GPIO_AF1_TIM2 ((uint8_t)0x01) /* TIM2 Alternate Function mapping */ +#define GPIO_AF1_TIM5 ((uint8_t)0x01) /* TIM5 Alternate Function mapping */ +#define GPIO_AF1_TIM8 ((uint8_t)0x01) /* TIM8 Alternate Function mapping */ +#define GPIO_AF1_LPTIM1 ((uint8_t)0x01) /* LPTIM1 Alternate Function mapping */ +#define GPIO_AF1_IR ((uint8_t)0x01) /* IR Alternate Function mapping */ + +/** + * @brief AF 2 selection + */ +#define GPIO_AF2_TIM1 ((uint8_t)0x02) /* TIM1 Alternate Function mapping */ +#define GPIO_AF2_TIM2 ((uint8_t)0x02) /* TIM2 Alternate Function mapping */ +#define GPIO_AF2_TIM3 ((uint8_t)0x02) /* TIM3 Alternate Function mapping */ +#define GPIO_AF2_TIM4 ((uint8_t)0x02) /* TIM4 Alternate Function mapping */ +#define GPIO_AF2_TIM5 ((uint8_t)0x02) /* TIM5 Alternate Function mapping */ + +/** + * @brief AF 3 selection + */ +#define GPIO_AF3_TIM8 ((uint8_t)0x03) /* TIM8 Alternate Function mapping */ +#define GPIO_AF3_TIM1_COMP2 ((uint8_t)0x03) /* TIM1/COMP2 Break in Alternate Function mapping */ +#define GPIO_AF3_TIM1_COMP1 ((uint8_t)0x03) /* TIM1/COMP1 Break in Alternate Function mapping */ + +/** + * @brief AF 4 selection + */ +#define GPIO_AF4_I2C1 ((uint8_t)0x04) /* I2C1 Alternate Function mapping */ +#define GPIO_AF4_I2C2 ((uint8_t)0x04) /* I2C2 Alternate Function mapping */ +#define GPIO_AF4_I2C3 ((uint8_t)0x04) /* I2C3 Alternate Function mapping */ + +/** + * @brief AF 5 selection + */ +#define GPIO_AF5_SPI1 ((uint8_t)0x05) /* SPI1 Alternate Function mapping */ +#define GPIO_AF5_SPI2 ((uint8_t)0x05) /* SPI2 Alternate Function mapping */ + +/** + * @brief AF 6 selection + */ +#define GPIO_AF6_SPI3 ((uint8_t)0x06) /* SPI3 Alternate Function mapping */ +#define GPIO_AF6_DFSDM1 ((uint8_t)0x06) /* DFSDM1 Alternate Function mapping */ + +/** + * @brief AF 7 selection + */ +#define GPIO_AF7_USART1 ((uint8_t)0x07) /* USART1 Alternate Function mapping */ +#define GPIO_AF7_USART2 ((uint8_t)0x07) /* USART2 Alternate Function mapping */ +#define GPIO_AF7_USART3 ((uint8_t)0x07) /* USART3 Alternate Function mapping */ + +/** + * @brief AF 8 selection + */ +#define GPIO_AF8_UART4 ((uint8_t)0x08) /* UART4 Alternate Function mapping */ +#define GPIO_AF8_UART5 ((uint8_t)0x08) /* UART5 Alternate Function mapping */ +#define GPIO_AF8_LPUART1 ((uint8_t)0x08) /* LPUART1 Alternate Function mapping */ + + +/** + * @brief AF 9 selection + */ +#define GPIO_AF9_CAN1 ((uint8_t)0x09) /* CAN1 Alternate Function mapping */ +#define GPIO_AF9_TSC ((uint8_t)0x09) /* TSC Alternate Function mapping */ + +/** + * @brief AF 10 selection + */ +#if defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) +#define GPIO_AF10_OTG_FS ((uint8_t)0x0A) /* OTG_FS Alternate Function mapping */ +#endif /* STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */ +#define GPIO_AF10_QUADSPI ((uint8_t)0x0A) /* QUADSPI Alternate Function mapping */ + +#if defined(STM32L476xx) || defined(STM32L486xx) +/** + * @brief AF 11 selection + */ +#define GPIO_AF11_LCD ((uint8_t)0x0B) /* LCD Alternate Function mapping */ +#endif /* STM32L476xx || STM32L486xx */ + +/** + * @brief AF 12 selection + */ +#define GPIO_AF12_FMC ((uint8_t)0x0C) /* FMC Alternate Function mapping */ +#define GPIO_AF12_SWPMI1 ((uint8_t)0x0C) /* SWPMI1 Alternate Function mapping */ +#define GPIO_AF12_COMP1 ((uint8_t)0x0C) /* COMP1 Alternate Function mapping */ +#define GPIO_AF12_COMP2 ((uint8_t)0x0C) /* COMP2 Alternate Function mapping */ +#define GPIO_AF12_SDMMC1 ((uint8_t)0x0C) /* SDMMC1 Alternate Function mapping */ + +/** + * @brief AF 13 selection + */ +#define GPIO_AF13_SAI1 ((uint8_t)0x0D) /* SAI1 Alternate Function mapping */ +#define GPIO_AF13_SAI2 ((uint8_t)0x0D) /* SAI2 Alternate Function mapping */ +#define GPIO_AF13_TIM8_COMP2 ((uint8_t)0x0D) /* TIM8/COMP2 Break in Alternate Function mapping */ +#define GPIO_AF13_TIM8_COMP1 ((uint8_t)0x0D) /* TIM8/COMP1 Break in Alternate Function mapping */ + +/** + * @brief AF 14 selection + */ +#define GPIO_AF14_TIM2 ((uint8_t)0x0E) /* TIM2 Alternate Function mapping */ +#define GPIO_AF14_TIM15 ((uint8_t)0x0E) /* TIM15 Alternate Function mapping */ +#define GPIO_AF14_TIM16 ((uint8_t)0x0E) /* TIM16 Alternate Function mapping */ +#define GPIO_AF14_TIM17 ((uint8_t)0x0E) /* TIM17 Alternate Function mapping */ +#define GPIO_AF14_LPTIM2 ((uint8_t)0x0E) /* LPTIM2 Alternate Function mapping */ +#define GPIO_AF14_TIM8_COMP1 ((uint8_t)0x0E) /* TIM8/COMP1 Break in Alternate Function mapping */ + +/** + * @brief AF 15 selection + */ +#define GPIO_AF15_EVENTOUT ((uint8_t)0x0F) /* EVENTOUT Alternate Function mapping */ + +#define IS_GPIO_AF(AF) ((AF) <= (uint8_t)0x0F) + +#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */ + +#if defined(STM32L496xx) || defined(STM32L4A6xx) +/*--------------------------------STM32L496xx/STM32L4A6xx---------------------*/ +/** + * @brief AF 0 selection + */ +#define GPIO_AF0_RTC_50Hz ((uint8_t)0x00) /* RTC_50Hz Alternate Function mapping */ +#define GPIO_AF0_MCO ((uint8_t)0x00) /* MCO (MCO1 and MCO2) Alternate Function mapping */ +#define GPIO_AF0_SWJ ((uint8_t)0x00) /* SWJ (SWD and JTAG) Alternate Function mapping */ +#define GPIO_AF0_TRACE ((uint8_t)0x00) /* TRACE Alternate Function mapping */ + +/** + * @brief AF 1 selection + */ +#define GPIO_AF1_TIM1 ((uint8_t)0x01) /* TIM1 Alternate Function mapping */ +#define GPIO_AF1_TIM2 ((uint8_t)0x01) /* TIM2 Alternate Function mapping */ +#define GPIO_AF1_TIM5 ((uint8_t)0x01) /* TIM5 Alternate Function mapping */ +#define GPIO_AF1_TIM8 ((uint8_t)0x01) /* TIM8 Alternate Function mapping */ +#define GPIO_AF1_LPTIM1 ((uint8_t)0x01) /* LPTIM1 Alternate Function mapping */ +#define GPIO_AF1_IR ((uint8_t)0x01) /* IR Alternate Function mapping */ + +/** + * @brief AF 2 selection + */ +#define GPIO_AF2_TIM1 ((uint8_t)0x02) /* TIM1 Alternate Function mapping */ +#define GPIO_AF2_TIM2 ((uint8_t)0x02) /* TIM2 Alternate Function mapping */ +#define GPIO_AF2_TIM3 ((uint8_t)0x02) /* TIM3 Alternate Function mapping */ +#define GPIO_AF2_TIM4 ((uint8_t)0x02) /* TIM4 Alternate Function mapping */ +#define GPIO_AF2_TIM5 ((uint8_t)0x02) /* TIM5 Alternate Function mapping */ +#define GPIO_AF2_I2C4 ((uint8_t)0x02) /* I2C4 Alternate Function mapping */ + +/** + * @brief AF 3 selection + */ +#define GPIO_AF3_TIM8 ((uint8_t)0x03) /* TIM8 Alternate Function mapping */ +#define GPIO_AF3_TIM1_COMP2 ((uint8_t)0x03) /* TIM1/COMP2 Break in Alternate Function mapping */ +#define GPIO_AF3_TIM1_COMP1 ((uint8_t)0x03) /* TIM1/COMP1 Break in Alternate Function mapping */ +#define GPIO_AF3_CAN2 ((uint8_t)0x03) /* CAN2 Alternate Function mapping */ +#define GPIO_AF3_I2C4 ((uint8_t)0x03) /* I2C4 Alternate Function mapping */ +#define GPIO_AF3_QUADSPI ((uint8_t)0x03) /* QUADSPI Alternate Function mapping */ +#define GPIO_AF3_SPI2 ((uint8_t)0x03) /* SPI2 Alternate Function mapping */ +#define GPIO_AF3_USART2 ((uint8_t)0x03) /* USART2 Alternate Function mapping */ + +/** + * @brief AF 4 selection + */ +#define GPIO_AF4_I2C1 ((uint8_t)0x04) /* I2C1 Alternate Function mapping */ +#define GPIO_AF4_I2C2 ((uint8_t)0x04) /* I2C2 Alternate Function mapping */ +#define GPIO_AF4_I2C3 ((uint8_t)0x04) /* I2C3 Alternate Function mapping */ +#define GPIO_AF4_I2C4 ((uint8_t)0x04) /* I2C4 Alternate Function mapping */ +#define GPIO_AF4_DCMI ((uint8_t)0x04) /* DCMI Alternate Function mapping */ + +/** + * @brief AF 5 selection + */ +#define GPIO_AF5_SPI1 ((uint8_t)0x05) /* SPI1 Alternate Function mapping */ +#define GPIO_AF5_SPI2 ((uint8_t)0x05) /* SPI2 Alternate Function mapping */ +#define GPIO_AF5_DCMI ((uint8_t)0x05) /* DCMI Alternate Function mapping */ +#define GPIO_AF5_I2C4 ((uint8_t)0x05) /* I2C4 Alternate Function mapping */ +#define GPIO_AF5_QUADSPI ((uint8_t)0x05) /* QUADSPI Alternate Function mapping */ + +/** + * @brief AF 6 selection + */ +#define GPIO_AF6_SPI3 ((uint8_t)0x06) /* SPI3 Alternate Function mapping */ +#define GPIO_AF6_DFSDM1 ((uint8_t)0x06) /* DFSDM1 Alternate Function mapping */ +#define GPIO_AF6_I2C3 ((uint8_t)0x06) /* I2C3 Alternate Function mapping */ + +/** + * @brief AF 7 selection + */ +#define GPIO_AF7_USART1 ((uint8_t)0x07) /* USART1 Alternate Function mapping */ +#define GPIO_AF7_USART2 ((uint8_t)0x07) /* USART2 Alternate Function mapping */ +#define GPIO_AF7_USART3 ((uint8_t)0x07) /* USART3 Alternate Function mapping */ + +/** + * @brief AF 8 selection + */ +#define GPIO_AF8_UART4 ((uint8_t)0x08) /* UART4 Alternate Function mapping */ +#define GPIO_AF8_UART5 ((uint8_t)0x08) /* UART5 Alternate Function mapping */ +#define GPIO_AF8_LPUART1 ((uint8_t)0x08) /* LPUART1 Alternate Function mapping */ +#define GPIO_AF8_CAN2 ((uint8_t)0x08) /* CAN2 Alternate Function mapping */ + +/** + * @brief AF 9 selection + */ +#define GPIO_AF9_CAN1 ((uint8_t)0x09) /* CAN1 Alternate Function mapping */ +#define GPIO_AF9_TSC ((uint8_t)0x09) /* TSC Alternate Function mapping */ + +/** + * @brief AF 10 selection + */ +#define GPIO_AF10_OTG_FS ((uint8_t)0x0A) /* OTG_FS Alternate Function mapping */ +#define GPIO_AF10_QUADSPI ((uint8_t)0x0A) /* QUADSPI Alternate Function mapping */ +#define GPIO_AF10_CAN2 ((uint8_t)0x0A) /* CAN2 Alternate Function mapping */ +#define GPIO_AF10_DCMI ((uint8_t)0x0A) /* DCMI Alternate Function mapping */ + +/** + * @brief AF 11 selection + */ +#define GPIO_AF11_LCD ((uint8_t)0x0B) /* LCD Alternate Function mapping */ + +/** + * @brief AF 12 selection + */ +#define GPIO_AF12_FMC ((uint8_t)0x0C) /* FMC Alternate Function mapping */ +#define GPIO_AF12_SWPMI1 ((uint8_t)0x0C) /* SWPMI1 Alternate Function mapping */ +#define GPIO_AF12_COMP1 ((uint8_t)0x0C) /* COMP1 Alternate Function mapping */ +#define GPIO_AF12_COMP2 ((uint8_t)0x0C) /* COMP2 Alternate Function mapping */ +#define GPIO_AF12_SDMMC1 ((uint8_t)0x0C) /* SDMMC1 Alternate Function mapping */ +#define GPIO_AF12_TIM1_COMP2 ((uint8_t)0x0C) /* TIM1/COMP2 Break in Alternate Function mapping */ +#define GPIO_AF12_TIM1_COMP1 ((uint8_t)0x0C) /* TIM1/COMP1 Break in Alternate Function mapping */ +#define GPIO_AF12_TIM8_COMP2 ((uint8_t)0x0C) /* TIM8/COMP2 Break in Alternate Function mapping */ + +/** + * @brief AF 13 selection + */ +#define GPIO_AF13_SAI1 ((uint8_t)0x0D) /* SAI1 Alternate Function mapping */ +#define GPIO_AF13_SAI2 ((uint8_t)0x0D) /* SAI2 Alternate Function mapping */ +#define GPIO_AF13_TIM8_COMP2 ((uint8_t)0x0D) /* TIM8/COMP2 Break in Alternate Function mapping */ +#define GPIO_AF13_TIM8_COMP1 ((uint8_t)0x0D) /* TIM8/COMP1 Break in Alternate Function mapping */ + +/** + * @brief AF 14 selection + */ +#define GPIO_AF14_TIM2 ((uint8_t)0x0E) /* TIM2 Alternate Function mapping */ +#define GPIO_AF14_TIM15 ((uint8_t)0x0E) /* TIM15 Alternate Function mapping */ +#define GPIO_AF14_TIM16 ((uint8_t)0x0E) /* TIM16 Alternate Function mapping */ +#define GPIO_AF14_TIM17 ((uint8_t)0x0E) /* TIM17 Alternate Function mapping */ +#define GPIO_AF14_LPTIM2 ((uint8_t)0x0E) /* LPTIM2 Alternate Function mapping */ +#define GPIO_AF14_TIM8_COMP1 ((uint8_t)0x0E) /* TIM8/COMP1 Break in Alternate Function mapping */ + +/** + * @brief AF 15 selection + */ +#define GPIO_AF15_EVENTOUT ((uint8_t)0x0F) /* EVENTOUT Alternate Function mapping */ + +#define IS_GPIO_AF(AF) ((AF) <= (uint8_t)0x0F) + +#endif /* STM32L496xx || STM32L4A6xx */ + +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) +/*---STM32L4P5xx/STM32L4Q5xx--*/ +/** + * @brief AF 0 selection + */ +#define GPIO_AF0_RTC_50Hz ((uint8_t)0x00) /* RTC_50Hz Alternate Function mapping */ +#define GPIO_AF0_MCO ((uint8_t)0x00) /* MCO (MCO1 and MCO2) Alternate Function mapping */ +#define GPIO_AF0_SWJ ((uint8_t)0x00) /* SWJ (SWD and JTAG) Alternate Function mapping */ +#define GPIO_AF0_TRACE ((uint8_t)0x00) /* TRACE Alternate Function mapping */ + +/** + * @brief AF 1 selection + */ +#define GPIO_AF1_TIM1 ((uint8_t)0x01) /* TIM1 Alternate Function mapping */ +#define GPIO_AF1_TIM2 ((uint8_t)0x01) /* TIM2 Alternate Function mapping */ +#define GPIO_AF1_TIM5 ((uint8_t)0x01) /* TIM5 Alternate Function mapping */ +#define GPIO_AF1_TIM8 ((uint8_t)0x01) /* TIM8 Alternate Function mapping */ +#define GPIO_AF1_LPTIM1 ((uint8_t)0x01) /* LPTIM1 Alternate Function mapping */ +#define GPIO_AF1_IR ((uint8_t)0x01) /* IR Alternate Function mapping */ + +/** + * @brief AF 2 selection + */ +#define GPIO_AF2_TIM1 ((uint8_t)0x02) /* TIM1 Alternate Function mapping */ +#define GPIO_AF2_TIM2 ((uint8_t)0x02) /* TIM2 Alternate Function mapping */ +#define GPIO_AF2_TIM3 ((uint8_t)0x02) /* TIM3 Alternate Function mapping */ +#define GPIO_AF2_TIM4 ((uint8_t)0x02) /* TIM4 Alternate Function mapping */ +#define GPIO_AF2_TIM5 ((uint8_t)0x02) /* TIM5 Alternate Function mapping */ + +/** + * @brief AF 3 selection + */ +#define GPIO_AF3_I2C4 ((uint8_t)0x03) /* I2C4 Alternate Function mapping */ +#define GPIO_AF3_OCTOSPIM_P1 ((uint8_t)0x03) /* OctoSPI Manager Port 1 Alternate Function mapping */ +#define GPIO_AF3_SAI1 ((uint8_t)0x03) /* SAI1 Alternate Function mapping */ +#define GPIO_AF3_SPI2 ((uint8_t)0x03) /* SPI2 Alternate Function mapping */ +#define GPIO_AF3_TIM1_COMP1 ((uint8_t)0x03) /* TIM1/COMP1 Break in Alternate Function mapping */ +#define GPIO_AF3_TIM1_COMP2 ((uint8_t)0x03) /* TIM1/COMP2 Break in Alternate Function mapping */ +#define GPIO_AF3_TIM8 ((uint8_t)0x03) /* TIM8 Alternate Function mapping */ +#define GPIO_AF3_TIM8_COMP1 ((uint8_t)0x03) /* TIM8/COMP1 Break in Alternate Function mapping */ +#define GPIO_AF3_TIM8_COMP2 ((uint8_t)0x03) /* TIM8/COMP2 Break in Alternate Function mapping */ +#define GPIO_AF3_USART2 ((uint8_t)0x03) /* USART2 Alternate Function mapping */ + +/** + * @brief AF 4 selection + */ +#define GPIO_AF4_I2C1 ((uint8_t)0x04) /* I2C1 Alternate Function mapping */ +#define GPIO_AF4_I2C2 ((uint8_t)0x04) /* I2C2 Alternate Function mapping */ +#define GPIO_AF4_I2C3 ((uint8_t)0x04) /* I2C3 Alternate Function mapping */ +#define GPIO_AF4_I2C4 ((uint8_t)0x04) /* I2C4 Alternate Function mapping */ +#define GPIO_AF4_DCMI ((uint8_t)0x04) /* DCMI Alternate Function mapping */ +#define GPIO_AF4_PSSI ((uint8_t)0x04) /* PSSI Alternate Function mapping */ + +/** + * @brief AF 5 selection + */ +#define GPIO_AF5_DCMI ((uint8_t)0x05) /* DCMI Alternate Function mapping */ +#define GPIO_AF5_PSSI ((uint8_t)0x05) /* PSSI Alternate Function mapping */ +#define GPIO_AF5_DFSDM1 ((uint8_t)0x05) /* DFSDM1 Alternate Function mapping */ +#define GPIO_AF5_I2C4 ((uint8_t)0x05) /* I2C4 Alternate Function mapping */ +#define GPIO_AF5_OCTOSPIM_P1 ((uint8_t)0x05) /* OctoSPI Manager Port 1 Alternate Function mapping */ +#define GPIO_AF5_OCTOSPIM_P2 ((uint8_t)0x05) /* OctoSPI Manager Port 2 Alternate Function mapping */ +#define GPIO_AF5_SPI1 ((uint8_t)0x05) /* SPI1 Alternate Function mapping */ +#define GPIO_AF5_SPI2 ((uint8_t)0x05) /* SPI2 Alternate Function mapping */ +#define GPIO_AF5_SPI3 ((uint8_t)0x05) /* SPI2 Alternate Function mapping */ + +/** + * @brief AF 6 selection + */ +#define GPIO_AF6_DFSDM1 ((uint8_t)0x06) /* DFSDM1 Alternate Function mapping */ +#define GPIO_AF6_I2C3 ((uint8_t)0x06) /* I2C3 Alternate Function mapping */ +#define GPIO_AF6_SPI3 ((uint8_t)0x06) /* SPI3 Alternate Function mapping */ + +/** + * @brief AF 7 selection + */ +#define GPIO_AF7_USART1 ((uint8_t)0x07) /* USART1 Alternate Function mapping */ +#define GPIO_AF7_USART2 ((uint8_t)0x07) /* USART2 Alternate Function mapping */ +#define GPIO_AF7_USART3 ((uint8_t)0x07) /* USART3 Alternate Function mapping */ +#define GPIO_AF7_SDMMC2 ((uint8_t)0x07) /* SDMMC2 Alternate Function mapping */ + +/** + * @brief AF 8 selection + */ +#define GPIO_AF8_LPUART1 ((uint8_t)0x08) /* LPUART1 Alternate Function mapping */ +#define GPIO_AF8_SDMMC1 ((uint8_t)0x08) /* SDMMC1 Alternate Function mapping */ +#define GPIO_AF8_SDMMC2 ((uint8_t)0x08) /* SDMMC1 Alternate Function mapping */ +#define GPIO_AF8_UART4 ((uint8_t)0x08) /* UART4 Alternate Function mapping */ +#define GPIO_AF8_UART5 ((uint8_t)0x08) /* UART5 Alternate Function mapping */ + +/** + * @brief AF 9 selection + */ +#define GPIO_AF9_CAN1 ((uint8_t)0x09) /* CAN1 Alternate Function mapping */ +#define GPIO_AF9_LTDC ((uint8_t)0x09) /* LTDC Alternate Function mapping */ +#define GPIO_AF9_TSC ((uint8_t)0x09) /* TSC Alternate Function mapping */ + +/** + * @brief AF 10 selection + */ +#define GPIO_AF10_DCMI ((uint8_t)0x0A) /* DCMI Alternate Function mapping */ +#define GPIO_AF10_PSSI ((uint8_t)0x0A) /* PSSI Alternate Function mapping */ +#define GPIO_AF10_OCTOSPIM_P1 ((uint8_t)0x0A) /* OctoSPI Manager Port 1 Alternate Function mapping */ +#define GPIO_AF10_OCTOSPIM_P2 ((uint8_t)0x0A) /* OctoSPI Manager Port 2 Alternate Function mapping */ +#define GPIO_AF10_OTG_FS ((uint8_t)0x0A) /* OTG_FS Alternate Function mapping */ + +/** + * @brief AF 11 selection + */ +#define GPIO_AF11_LTDC ((uint8_t)0x0B) /* LTDC Alternate Function mapping */ +#define GPIO_AF11_SDMMC2 ((uint8_t)0x0B) /* SDMMC2 Alternate Function mapping */ + +/** + * @brief AF 12 selection + */ +#define GPIO_AF12_COMP1 ((uint8_t)0x0C) /* COMP1 Alternate Function mapping */ +#define GPIO_AF12_COMP2 ((uint8_t)0x0C) /* COMP2 Alternate Function mapping */ +#define GPIO_AF12_FMC ((uint8_t)0x0C) /* FMC Alternate Function mapping */ +#define GPIO_AF12_SDMMC1 ((uint8_t)0x0C) /* SDMMC1 Alternate Function mapping */ +#define GPIO_AF12_SDMMC2 ((uint8_t)0x0C) /* SDMMC2 Alternate Function mapping */ +#define GPIO_AF12_TIM1_COMP1 ((uint8_t)0x0C) /* TIM1/COMP1 Break in Alternate Function mapping */ +#define GPIO_AF12_TIM1_COMP2 ((uint8_t)0x0C) /* TIM1/COMP2 Break in Alternate Function mapping */ +#define GPIO_AF12_TIM8_COMP2 ((uint8_t)0x0C) /* TIM8/COMP2 Break in Alternate Function mapping */ + +/** + * @brief AF 13 selection + */ +#define GPIO_AF13_SAI1 ((uint8_t)0x0D) /* SAI1 Alternate Function mapping */ +#define GPIO_AF13_SAI2 ((uint8_t)0x0D) /* SAI2 Alternate Function mapping */ +#define GPIO_AF13_TIM8_COMP1 ((uint8_t)0x0D) /* TIM8/COMP1 Break in Alternate Function mapping */ + +/** + * @brief AF 14 selection + */ +#define GPIO_AF14_TIM15 ((uint8_t)0x0E) /* TIM15 Alternate Function mapping */ +#define GPIO_AF14_TIM16 ((uint8_t)0x0E) /* TIM16 Alternate Function mapping */ +#define GPIO_AF14_TIM17 ((uint8_t)0x0E) /* TIM17 Alternate Function mapping */ +#define GPIO_AF14_LPTIM2 ((uint8_t)0x0E) /* LPTIM2 Alternate Function mapping */ +#define GPIO_AF14_TIM8_COMP2 ((uint8_t)0x0E) /* TIM8/COMP2 Break in Alternate Function mapping */ + +/** + * @brief AF 15 selection + */ +#define GPIO_AF15_EVENTOUT ((uint8_t)0x0F) /* EVENTOUT Alternate Function mapping */ + +#define IS_GPIO_AF(AF) ((AF) <= (uint8_t)0x0F) + +#endif /* STM32L4P5xx || STM32L4Q5xx */ + +#if defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) +/*---STM32L4R5xx/STM32L4R7xx/STM32L4R9xx/STM32L4S5xx/STM32L4S7xx/STM32L4S9xx--*/ +/** + * @brief AF 0 selection + */ +#define GPIO_AF0_RTC_50Hz ((uint8_t)0x00) /* RTC_50Hz Alternate Function mapping */ +#define GPIO_AF0_MCO ((uint8_t)0x00) /* MCO (MCO1 and MCO2) Alternate Function mapping */ +#define GPIO_AF0_SWJ ((uint8_t)0x00) /* SWJ (SWD and JTAG) Alternate Function mapping */ +#define GPIO_AF0_TRACE ((uint8_t)0x00) /* TRACE Alternate Function mapping */ + +/** + * @brief AF 1 selection + */ +#define GPIO_AF1_TIM1 ((uint8_t)0x01) /* TIM1 Alternate Function mapping */ +#define GPIO_AF1_TIM2 ((uint8_t)0x01) /* TIM2 Alternate Function mapping */ +#define GPIO_AF1_TIM5 ((uint8_t)0x01) /* TIM5 Alternate Function mapping */ +#define GPIO_AF1_TIM8 ((uint8_t)0x01) /* TIM8 Alternate Function mapping */ +#define GPIO_AF1_LPTIM1 ((uint8_t)0x01) /* LPTIM1 Alternate Function mapping */ +#define GPIO_AF1_IR ((uint8_t)0x01) /* IR Alternate Function mapping */ + +/** + * @brief AF 2 selection + */ +#define GPIO_AF2_TIM1 ((uint8_t)0x02) /* TIM1 Alternate Function mapping */ +#define GPIO_AF2_TIM2 ((uint8_t)0x02) /* TIM2 Alternate Function mapping */ +#define GPIO_AF2_TIM3 ((uint8_t)0x02) /* TIM3 Alternate Function mapping */ +#define GPIO_AF2_TIM4 ((uint8_t)0x02) /* TIM4 Alternate Function mapping */ +#define GPIO_AF2_TIM5 ((uint8_t)0x02) /* TIM5 Alternate Function mapping */ + +/** + * @brief AF 3 selection + */ +#define GPIO_AF3_I2C4 ((uint8_t)0x03) /* I2C4 Alternate Function mapping */ +#define GPIO_AF3_OCTOSPIM_P1 ((uint8_t)0x03) /* OctoSPI Manager Port 1 Alternate Function mapping */ +#define GPIO_AF3_SAI1 ((uint8_t)0x03) /* SAI1 Alternate Function mapping */ +#define GPIO_AF3_SPI2 ((uint8_t)0x03) /* SPI2 Alternate Function mapping */ +#define GPIO_AF3_TIM1_COMP1 ((uint8_t)0x03) /* TIM1/COMP1 Break in Alternate Function mapping */ +#define GPIO_AF3_TIM1_COMP2 ((uint8_t)0x03) /* TIM1/COMP2 Break in Alternate Function mapping */ +#define GPIO_AF3_TIM8 ((uint8_t)0x03) /* TIM8 Alternate Function mapping */ +#define GPIO_AF3_TIM8_COMP1 ((uint8_t)0x03) /* TIM8/COMP1 Break in Alternate Function mapping */ +#define GPIO_AF3_TIM8_COMP2 ((uint8_t)0x03) /* TIM8/COMP2 Break in Alternate Function mapping */ +#define GPIO_AF3_USART2 ((uint8_t)0x03) /* USART2 Alternate Function mapping */ + +/** + * @brief AF 4 selection + */ +#define GPIO_AF4_I2C1 ((uint8_t)0x04) /* I2C1 Alternate Function mapping */ +#define GPIO_AF4_I2C2 ((uint8_t)0x04) /* I2C2 Alternate Function mapping */ +#define GPIO_AF4_I2C3 ((uint8_t)0x04) /* I2C3 Alternate Function mapping */ +#define GPIO_AF4_I2C4 ((uint8_t)0x04) /* I2C4 Alternate Function mapping */ +#define GPIO_AF4_DCMI ((uint8_t)0x04) /* DCMI Alternate Function mapping */ + +/** + * @brief AF 5 selection + */ +#define GPIO_AF5_DCMI ((uint8_t)0x05) /* DCMI Alternate Function mapping */ +#define GPIO_AF5_DFSDM1 ((uint8_t)0x05) /* DFSDM1 Alternate Function mapping */ +#define GPIO_AF5_I2C4 ((uint8_t)0x05) /* I2C4 Alternate Function mapping */ +#define GPIO_AF5_OCTOSPIM_P1 ((uint8_t)0x05) /* OctoSPI Manager Port 1 Alternate Function mapping */ +#define GPIO_AF5_OCTOSPIM_P2 ((uint8_t)0x05) /* OctoSPI Manager Port 2 Alternate Function mapping */ +#define GPIO_AF5_SPI1 ((uint8_t)0x05) /* SPI1 Alternate Function mapping */ +#define GPIO_AF5_SPI2 ((uint8_t)0x05) /* SPI2 Alternate Function mapping */ +#define GPIO_AF5_SPI3 ((uint8_t)0x05) /* SPI2 Alternate Function mapping */ + +/** + * @brief AF 6 selection + */ +#define GPIO_AF6_DFSDM1 ((uint8_t)0x06) /* DFSDM1 Alternate Function mapping */ +#define GPIO_AF6_I2C3 ((uint8_t)0x06) /* I2C3 Alternate Function mapping */ +#define GPIO_AF6_SPI3 ((uint8_t)0x06) /* SPI3 Alternate Function mapping */ + +/** + * @brief AF 7 selection + */ +#define GPIO_AF7_USART1 ((uint8_t)0x07) /* USART1 Alternate Function mapping */ +#define GPIO_AF7_USART2 ((uint8_t)0x07) /* USART2 Alternate Function mapping */ +#define GPIO_AF7_USART3 ((uint8_t)0x07) /* USART3 Alternate Function mapping */ + +/** + * @brief AF 8 selection + */ +#define GPIO_AF8_LPUART1 ((uint8_t)0x08) /* LPUART1 Alternate Function mapping */ +#define GPIO_AF8_SDMMC1 ((uint8_t)0x08) /* SDMMC1 Alternate Function mapping */ +#define GPIO_AF8_UART4 ((uint8_t)0x08) /* UART4 Alternate Function mapping */ +#define GPIO_AF8_UART5 ((uint8_t)0x08) /* UART5 Alternate Function mapping */ + +/** + * @brief AF 9 selection + */ +#define GPIO_AF9_CAN1 ((uint8_t)0x09) /* CAN1 Alternate Function mapping */ +#define GPIO_AF9_LTDC ((uint8_t)0x09) /* LTDC Alternate Function mapping */ +#define GPIO_AF9_TSC ((uint8_t)0x09) /* TSC Alternate Function mapping */ + +/** + * @brief AF 10 selection + */ +#define GPIO_AF10_DCMI ((uint8_t)0x0A) /* DCMI Alternate Function mapping */ +#define GPIO_AF10_OCTOSPIM_P1 ((uint8_t)0x0A) /* OctoSPI Manager Port 1 Alternate Function mapping */ +#define GPIO_AF10_OCTOSPIM_P2 ((uint8_t)0x0A) /* OctoSPI Manager Port 2 Alternate Function mapping */ +#define GPIO_AF10_OTG_FS ((uint8_t)0x0A) /* OTG_FS Alternate Function mapping */ + +/** + * @brief AF 11 selection + */ +#define GPIO_AF11_DSI ((uint8_t)0x0B) /* DSI Alternate Function mapping */ +#define GPIO_AF11_LTDC ((uint8_t)0x0B) /* LTDC Alternate Function mapping */ + +/** + * @brief AF 12 selection + */ +#define GPIO_AF12_COMP1 ((uint8_t)0x0C) /* COMP1 Alternate Function mapping */ +#define GPIO_AF12_COMP2 ((uint8_t)0x0C) /* COMP2 Alternate Function mapping */ +#define GPIO_AF12_DSI ((uint8_t)0x0C) /* DSI Alternate Function mapping */ +#define GPIO_AF12_FMC ((uint8_t)0x0C) /* FMC Alternate Function mapping */ +#define GPIO_AF12_SDMMC1 ((uint8_t)0x0C) /* SDMMC1 Alternate Function mapping */ +#define GPIO_AF12_TIM1_COMP1 ((uint8_t)0x0C) /* TIM1/COMP1 Break in Alternate Function mapping */ +#define GPIO_AF12_TIM1_COMP2 ((uint8_t)0x0C) /* TIM1/COMP2 Break in Alternate Function mapping */ +#define GPIO_AF12_TIM8_COMP2 ((uint8_t)0x0C) /* TIM8/COMP2 Break in Alternate Function mapping */ + +/** + * @brief AF 13 selection + */ +#define GPIO_AF13_SAI1 ((uint8_t)0x0D) /* SAI1 Alternate Function mapping */ +#define GPIO_AF13_SAI2 ((uint8_t)0x0D) /* SAI2 Alternate Function mapping */ +#define GPIO_AF13_TIM8_COMP1 ((uint8_t)0x0D) /* TIM8/COMP1 Break in Alternate Function mapping */ + +/** + * @brief AF 14 selection + */ +#define GPIO_AF14_TIM2 ((uint8_t)0x0E) /* TIM2 Alternate Function mapping */ +#define GPIO_AF14_TIM15 ((uint8_t)0x0E) /* TIM15 Alternate Function mapping */ +#define GPIO_AF14_TIM16 ((uint8_t)0x0E) /* TIM16 Alternate Function mapping */ +#define GPIO_AF14_TIM17 ((uint8_t)0x0E) /* TIM17 Alternate Function mapping */ +#define GPIO_AF14_LPTIM2 ((uint8_t)0x0E) /* LPTIM2 Alternate Function mapping */ +#define GPIO_AF14_TIM8_COMP2 ((uint8_t)0x0E) /* TIM8/COMP2 Break in Alternate Function mapping */ + +/** + * @brief AF 15 selection + */ +#define GPIO_AF15_EVENTOUT ((uint8_t)0x0F) /* EVENTOUT Alternate Function mapping */ + +#define IS_GPIO_AF(AF) ((AF) <= (uint8_t)0x0F) + +#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup GPIOEx_Exported_Macros GPIOEx Exported Macros + * @{ + */ + +/** @defgroup GPIOEx_Get_Port_Index GPIOEx_Get Port Index +* @{ + */ +#if defined(STM32L412xx) || defined(STM32L422xx) + +#define GPIO_GET_INDEX(__GPIOx__) (((__GPIOx__) == (GPIOA))? 0uL :\ + ((__GPIOx__) == (GPIOB))? 1uL :\ + ((__GPIOx__) == (GPIOC))? 2uL :\ + ((__GPIOx__) == (GPIOD))? 3uL : 7uL) + +#endif /* STM32L412xx || STM32L422xx */ + +#if defined(STM32L431xx) || defined(STM32L433xx) || defined(STM32L443xx) + +#define GPIO_GET_INDEX(__GPIOx__) (((__GPIOx__) == (GPIOA))? 0uL :\ + ((__GPIOx__) == (GPIOB))? 1uL :\ + ((__GPIOx__) == (GPIOC))? 2uL :\ + ((__GPIOx__) == (GPIOD))? 3uL :\ + ((__GPIOx__) == (GPIOE))? 4uL : 7uL) + +#endif /* STM32L431xx || STM32L433xx || STM32L443xx */ + +#if defined(STM32L432xx) || defined(STM32L442xx) + +#define GPIO_GET_INDEX(__GPIOx__) (((__GPIOx__) == (GPIOA))? 0uL :\ + ((__GPIOx__) == (GPIOB))? 1uL :\ + ((__GPIOx__) == (GPIOC))? 2uL : 7uL) + +#endif /* STM32L432xx || STM32L442xx */ + +#if defined(STM32L451xx) || defined(STM32L452xx) || defined(STM32L462xx) + +#define GPIO_GET_INDEX(__GPIOx__) (((__GPIOx__) == (GPIOA))? 0uL :\ + ((__GPIOx__) == (GPIOB))? 1uL :\ + ((__GPIOx__) == (GPIOC))? 2uL :\ + ((__GPIOx__) == (GPIOD))? 3uL :\ + ((__GPIOx__) == (GPIOE))? 4uL : 7uL) + +#endif /* STM32L451xx || STM32L452xx || STM32L462xx */ + +#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) + +#define GPIO_GET_INDEX(__GPIOx__) (((__GPIOx__) == (GPIOA))? 0uL :\ + ((__GPIOx__) == (GPIOB))? 1uL :\ + ((__GPIOx__) == (GPIOC))? 2uL :\ + ((__GPIOx__) == (GPIOD))? 3uL :\ + ((__GPIOx__) == (GPIOE))? 4uL :\ + ((__GPIOx__) == (GPIOF))? 5uL :\ + ((__GPIOx__) == (GPIOG))? 6uL : 7uL) + +#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */ + +#if defined(STM32L496xx) || defined(STM32L4A6xx) + +#define GPIO_GET_INDEX(__GPIOx__) (((__GPIOx__) == (GPIOA))? 0uL :\ + ((__GPIOx__) == (GPIOB))? 1uL :\ + ((__GPIOx__) == (GPIOC))? 2uL :\ + ((__GPIOx__) == (GPIOD))? 3uL :\ + ((__GPIOx__) == (GPIOE))? 4uL :\ + ((__GPIOx__) == (GPIOF))? 5uL :\ + ((__GPIOx__) == (GPIOG))? 6uL :\ + ((__GPIOx__) == (GPIOH))? 7uL : 8uL) + +#endif /* STM32L496xx || STM32L4A6xx */ + +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) + +#define GPIO_GET_INDEX(__GPIOx__) (((__GPIOx__) == (GPIOA))? 0uL :\ + ((__GPIOx__) == (GPIOB))? 1uL :\ + ((__GPIOx__) == (GPIOC))? 2uL :\ + ((__GPIOx__) == (GPIOD))? 3uL :\ + ((__GPIOx__) == (GPIOE))? 4uL :\ + ((__GPIOx__) == (GPIOF))? 5uL :\ + ((__GPIOx__) == (GPIOG))? 6uL :\ + ((__GPIOx__) == (GPIOH))? 7uL : 8uL) + +#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ + +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32L4xx_HAL_GPIO_EX_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h new file mode 100644 index 0000000..128a11b --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h @@ -0,0 +1,809 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_i2c.h + * @author MCD Application Team + * @brief Header file of I2C HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32L4xx_HAL_I2C_H +#define STM32L4xx_HAL_I2C_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal_def.h" + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + +/** @addtogroup I2C + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup I2C_Exported_Types I2C Exported Types + * @{ + */ + +/** @defgroup I2C_Configuration_Structure_definition I2C Configuration Structure definition + * @brief I2C Configuration Structure definition + * @{ + */ +typedef struct +{ + uint32_t Timing; /*!< Specifies the I2C_TIMINGR_register value. + This parameter calculated by referring to I2C initialization + section in Reference manual */ + + uint32_t OwnAddress1; /*!< Specifies the first device own address. + This parameter can be a 7-bit or 10-bit address. */ + + uint32_t AddressingMode; /*!< Specifies if 7-bit or 10-bit addressing mode is selected. + This parameter can be a value of @ref I2C_ADDRESSING_MODE */ + + uint32_t DualAddressMode; /*!< Specifies if dual addressing mode is selected. + This parameter can be a value of @ref I2C_DUAL_ADDRESSING_MODE */ + + uint32_t OwnAddress2; /*!< Specifies the second device own address if dual addressing mode is selected + This parameter can be a 7-bit address. */ + + uint32_t OwnAddress2Masks; /*!< Specifies the acknowledge mask address second device own address if dual addressing mode is selected + This parameter can be a value of @ref I2C_OWN_ADDRESS2_MASKS */ + + uint32_t GeneralCallMode; /*!< Specifies if general call mode is selected. + This parameter can be a value of @ref I2C_GENERAL_CALL_ADDRESSING_MODE */ + + uint32_t NoStretchMode; /*!< Specifies if nostretch mode is selected. + This parameter can be a value of @ref I2C_NOSTRETCH_MODE */ + +} I2C_InitTypeDef; + +/** + * @} + */ + +/** @defgroup HAL_state_structure_definition HAL state structure definition + * @brief HAL State structure definition + * @note HAL I2C State value coding follow below described bitmap :\n + * b7-b6 Error information\n + * 00 : No Error\n + * 01 : Abort (Abort user request on going)\n + * 10 : Timeout\n + * 11 : Error\n + * b5 Peripheral initialization status\n + * 0 : Reset (peripheral not initialized)\n + * 1 : Init done (peripheral initialized and ready to use. HAL I2C Init function called)\n + * b4 (not used)\n + * x : Should be set to 0\n + * b3\n + * 0 : Ready or Busy (No Listen mode ongoing)\n + * 1 : Listen (peripheral in Address Listen Mode)\n + * b2 Intrinsic process state\n + * 0 : Ready\n + * 1 : Busy (peripheral busy with some configuration or internal operations)\n + * b1 Rx state\n + * 0 : Ready (no Rx operation ongoing)\n + * 1 : Busy (Rx operation ongoing)\n + * b0 Tx state\n + * 0 : Ready (no Tx operation ongoing)\n + * 1 : Busy (Tx operation ongoing) + * @{ + */ +typedef enum +{ + HAL_I2C_STATE_RESET = 0x00U, /*!< Peripheral is not yet Initialized */ + HAL_I2C_STATE_READY = 0x20U, /*!< Peripheral Initialized and ready for use */ + HAL_I2C_STATE_BUSY = 0x24U, /*!< An internal process is ongoing */ + HAL_I2C_STATE_BUSY_TX = 0x21U, /*!< Data Transmission process is ongoing */ + HAL_I2C_STATE_BUSY_RX = 0x22U, /*!< Data Reception process is ongoing */ + HAL_I2C_STATE_LISTEN = 0x28U, /*!< Address Listen Mode is ongoing */ + HAL_I2C_STATE_BUSY_TX_LISTEN = 0x29U, /*!< Address Listen Mode and Data Transmission + process is ongoing */ + HAL_I2C_STATE_BUSY_RX_LISTEN = 0x2AU, /*!< Address Listen Mode and Data Reception + process is ongoing */ + HAL_I2C_STATE_ABORT = 0x60U, /*!< Abort user request ongoing */ + HAL_I2C_STATE_TIMEOUT = 0xA0U, /*!< Timeout state */ + HAL_I2C_STATE_ERROR = 0xE0U /*!< Error */ + +} HAL_I2C_StateTypeDef; + +/** + * @} + */ + +/** @defgroup HAL_mode_structure_definition HAL mode structure definition + * @brief HAL Mode structure definition + * @note HAL I2C Mode value coding follow below described bitmap :\n + * b7 (not used)\n + * x : Should be set to 0\n + * b6\n + * 0 : None\n + * 1 : Memory (HAL I2C communication is in Memory Mode)\n + * b5\n + * 0 : None\n + * 1 : Slave (HAL I2C communication is in Slave Mode)\n + * b4\n + * 0 : None\n + * 1 : Master (HAL I2C communication is in Master Mode)\n + * b3-b2-b1-b0 (not used)\n + * xxxx : Should be set to 0000 + * @{ + */ +typedef enum +{ + HAL_I2C_MODE_NONE = 0x00U, /*!< No I2C communication on going */ + HAL_I2C_MODE_MASTER = 0x10U, /*!< I2C communication is in Master Mode */ + HAL_I2C_MODE_SLAVE = 0x20U, /*!< I2C communication is in Slave Mode */ + HAL_I2C_MODE_MEM = 0x40U /*!< I2C communication is in Memory Mode */ + +} HAL_I2C_ModeTypeDef; + +/** + * @} + */ + +/** @defgroup I2C_Error_Code_definition I2C Error Code definition + * @brief I2C Error Code definition + * @{ + */ +#define HAL_I2C_ERROR_NONE (0x00000000U) /*!< No error */ +#define HAL_I2C_ERROR_BERR (0x00000001U) /*!< BERR error */ +#define HAL_I2C_ERROR_ARLO (0x00000002U) /*!< ARLO error */ +#define HAL_I2C_ERROR_AF (0x00000004U) /*!< ACKF error */ +#define HAL_I2C_ERROR_OVR (0x00000008U) /*!< OVR error */ +#define HAL_I2C_ERROR_DMA (0x00000010U) /*!< DMA transfer error */ +#define HAL_I2C_ERROR_TIMEOUT (0x00000020U) /*!< Timeout error */ +#define HAL_I2C_ERROR_SIZE (0x00000040U) /*!< Size Management error */ +#define HAL_I2C_ERROR_DMA_PARAM (0x00000080U) /*!< DMA Parameter Error */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) +#define HAL_I2C_ERROR_INVALID_CALLBACK (0x00000100U) /*!< Invalid Callback error */ +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ +#define HAL_I2C_ERROR_INVALID_PARAM (0x00000200U) /*!< Invalid Parameters error */ +/** + * @} + */ + +/** @defgroup I2C_handle_Structure_definition I2C handle Structure definition + * @brief I2C handle Structure definition + * @{ + */ +typedef struct __I2C_HandleTypeDef +{ + I2C_TypeDef *Instance; /*!< I2C registers base address */ + + I2C_InitTypeDef Init; /*!< I2C communication parameters */ + + uint8_t *pBuffPtr; /*!< Pointer to I2C transfer buffer */ + + uint16_t XferSize; /*!< I2C transfer size */ + + __IO uint16_t XferCount; /*!< I2C transfer counter */ + + __IO uint32_t XferOptions; /*!< I2C sequantial transfer options, this parameter can + be a value of @ref I2C_XFEROPTIONS */ + + __IO uint32_t PreviousState; /*!< I2C communication Previous state */ + + HAL_StatusTypeDef(*XferISR)(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources); /*!< I2C transfer IRQ handler function pointer */ + + DMA_HandleTypeDef *hdmatx; /*!< I2C Tx DMA handle parameters */ + + DMA_HandleTypeDef *hdmarx; /*!< I2C Rx DMA handle parameters */ + + HAL_LockTypeDef Lock; /*!< I2C locking object */ + + __IO HAL_I2C_StateTypeDef State; /*!< I2C communication state */ + + __IO HAL_I2C_ModeTypeDef Mode; /*!< I2C communication mode */ + + __IO uint32_t ErrorCode; /*!< I2C Error code */ + + __IO uint32_t AddrEventCount; /*!< I2C Address Event counter */ + +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + void (* MasterTxCpltCallback)(struct __I2C_HandleTypeDef *hi2c); /*!< I2C Master Tx Transfer completed callback */ + void (* MasterRxCpltCallback)(struct __I2C_HandleTypeDef *hi2c); /*!< I2C Master Rx Transfer completed callback */ + void (* SlaveTxCpltCallback)(struct __I2C_HandleTypeDef *hi2c); /*!< I2C Slave Tx Transfer completed callback */ + void (* SlaveRxCpltCallback)(struct __I2C_HandleTypeDef *hi2c); /*!< I2C Slave Rx Transfer completed callback */ + void (* ListenCpltCallback)(struct __I2C_HandleTypeDef *hi2c); /*!< I2C Listen Complete callback */ + void (* MemTxCpltCallback)(struct __I2C_HandleTypeDef *hi2c); /*!< I2C Memory Tx Transfer completed callback */ + void (* MemRxCpltCallback)(struct __I2C_HandleTypeDef *hi2c); /*!< I2C Memory Rx Transfer completed callback */ + void (* ErrorCallback)(struct __I2C_HandleTypeDef *hi2c); /*!< I2C Error callback */ + void (* AbortCpltCallback)(struct __I2C_HandleTypeDef *hi2c); /*!< I2C Abort callback */ + + void (* AddrCallback)(struct __I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode); /*!< I2C Slave Address Match callback */ + + void (* MspInitCallback)(struct __I2C_HandleTypeDef *hi2c); /*!< I2C Msp Init callback */ + void (* MspDeInitCallback)(struct __I2C_HandleTypeDef *hi2c); /*!< I2C Msp DeInit callback */ + +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ +} I2C_HandleTypeDef; + +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) +/** + * @brief HAL I2C Callback ID enumeration definition + */ +typedef enum +{ + HAL_I2C_MASTER_TX_COMPLETE_CB_ID = 0x00U, /*!< I2C Master Tx Transfer completed callback ID */ + HAL_I2C_MASTER_RX_COMPLETE_CB_ID = 0x01U, /*!< I2C Master Rx Transfer completed callback ID */ + HAL_I2C_SLAVE_TX_COMPLETE_CB_ID = 0x02U, /*!< I2C Slave Tx Transfer completed callback ID */ + HAL_I2C_SLAVE_RX_COMPLETE_CB_ID = 0x03U, /*!< I2C Slave Rx Transfer completed callback ID */ + HAL_I2C_LISTEN_COMPLETE_CB_ID = 0x04U, /*!< I2C Listen Complete callback ID */ + HAL_I2C_MEM_TX_COMPLETE_CB_ID = 0x05U, /*!< I2C Memory Tx Transfer callback ID */ + HAL_I2C_MEM_RX_COMPLETE_CB_ID = 0x06U, /*!< I2C Memory Rx Transfer completed callback ID */ + HAL_I2C_ERROR_CB_ID = 0x07U, /*!< I2C Error callback ID */ + HAL_I2C_ABORT_CB_ID = 0x08U, /*!< I2C Abort callback ID */ + + HAL_I2C_MSPINIT_CB_ID = 0x09U, /*!< I2C Msp Init callback ID */ + HAL_I2C_MSPDEINIT_CB_ID = 0x0AU /*!< I2C Msp DeInit callback ID */ + +} HAL_I2C_CallbackIDTypeDef; + +/** + * @brief HAL I2C Callback pointer definition + */ +typedef void (*pI2C_CallbackTypeDef)(I2C_HandleTypeDef *hi2c); /*!< pointer to an I2C callback function */ +typedef void (*pI2C_AddrCallbackTypeDef)(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode); /*!< pointer to an I2C Address Match callback function */ + +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** + * @} + */ +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup I2C_Exported_Constants I2C Exported Constants + * @{ + */ + +/** @defgroup I2C_XFEROPTIONS I2C Sequential Transfer Options + * @{ + */ +#define I2C_FIRST_FRAME ((uint32_t)I2C_SOFTEND_MODE) +#define I2C_FIRST_AND_NEXT_FRAME ((uint32_t)(I2C_RELOAD_MODE | I2C_SOFTEND_MODE)) +#define I2C_NEXT_FRAME ((uint32_t)(I2C_RELOAD_MODE | I2C_SOFTEND_MODE)) +#define I2C_FIRST_AND_LAST_FRAME ((uint32_t)I2C_AUTOEND_MODE) +#define I2C_LAST_FRAME ((uint32_t)I2C_AUTOEND_MODE) +#define I2C_LAST_FRAME_NO_STOP ((uint32_t)I2C_SOFTEND_MODE) + +/* List of XferOptions in usage of : + * 1- Restart condition in all use cases (direction change or not) + */ +#define I2C_OTHER_FRAME (0x000000AAU) +#define I2C_OTHER_AND_LAST_FRAME (0x0000AA00U) +/** + * @} + */ + +/** @defgroup I2C_ADDRESSING_MODE I2C Addressing Mode + * @{ + */ +#define I2C_ADDRESSINGMODE_7BIT (0x00000001U) +#define I2C_ADDRESSINGMODE_10BIT (0x00000002U) +/** + * @} + */ + +/** @defgroup I2C_DUAL_ADDRESSING_MODE I2C Dual Addressing Mode + * @{ + */ +#define I2C_DUALADDRESS_DISABLE (0x00000000U) +#define I2C_DUALADDRESS_ENABLE I2C_OAR2_OA2EN +/** + * @} + */ + +/** @defgroup I2C_OWN_ADDRESS2_MASKS I2C Own Address2 Masks + * @{ + */ +#define I2C_OA2_NOMASK ((uint8_t)0x00U) +#define I2C_OA2_MASK01 ((uint8_t)0x01U) +#define I2C_OA2_MASK02 ((uint8_t)0x02U) +#define I2C_OA2_MASK03 ((uint8_t)0x03U) +#define I2C_OA2_MASK04 ((uint8_t)0x04U) +#define I2C_OA2_MASK05 ((uint8_t)0x05U) +#define I2C_OA2_MASK06 ((uint8_t)0x06U) +#define I2C_OA2_MASK07 ((uint8_t)0x07U) +/** + * @} + */ + +/** @defgroup I2C_GENERAL_CALL_ADDRESSING_MODE I2C General Call Addressing Mode + * @{ + */ +#define I2C_GENERALCALL_DISABLE (0x00000000U) +#define I2C_GENERALCALL_ENABLE I2C_CR1_GCEN +/** + * @} + */ + +/** @defgroup I2C_NOSTRETCH_MODE I2C No-Stretch Mode + * @{ + */ +#define I2C_NOSTRETCH_DISABLE (0x00000000U) +#define I2C_NOSTRETCH_ENABLE I2C_CR1_NOSTRETCH +/** + * @} + */ + +/** @defgroup I2C_MEMORY_ADDRESS_SIZE I2C Memory Address Size + * @{ + */ +#define I2C_MEMADD_SIZE_8BIT (0x00000001U) +#define I2C_MEMADD_SIZE_16BIT (0x00000002U) +/** + * @} + */ + +/** @defgroup I2C_XFERDIRECTION I2C Transfer Direction Master Point of View + * @{ + */ +#define I2C_DIRECTION_TRANSMIT (0x00000000U) +#define I2C_DIRECTION_RECEIVE (0x00000001U) +/** + * @} + */ + +/** @defgroup I2C_RELOAD_END_MODE I2C Reload End Mode + * @{ + */ +#define I2C_RELOAD_MODE I2C_CR2_RELOAD +#define I2C_AUTOEND_MODE I2C_CR2_AUTOEND +#define I2C_SOFTEND_MODE (0x00000000U) +/** + * @} + */ + +/** @defgroup I2C_START_STOP_MODE I2C Start or Stop Mode + * @{ + */ +#define I2C_NO_STARTSTOP (0x00000000U) +#define I2C_GENERATE_STOP (uint32_t)(0x80000000U | I2C_CR2_STOP) +#define I2C_GENERATE_START_READ (uint32_t)(0x80000000U | I2C_CR2_START | I2C_CR2_RD_WRN) +#define I2C_GENERATE_START_WRITE (uint32_t)(0x80000000U | I2C_CR2_START) +/** + * @} + */ + +/** @defgroup I2C_Interrupt_configuration_definition I2C Interrupt configuration definition + * @brief I2C Interrupt definition + * Elements values convention: 0xXXXXXXXX + * - XXXXXXXX : Interrupt control mask + * @{ + */ +#define I2C_IT_ERRI I2C_CR1_ERRIE +#define I2C_IT_TCI I2C_CR1_TCIE +#define I2C_IT_STOPI I2C_CR1_STOPIE +#define I2C_IT_NACKI I2C_CR1_NACKIE +#define I2C_IT_ADDRI I2C_CR1_ADDRIE +#define I2C_IT_RXI I2C_CR1_RXIE +#define I2C_IT_TXI I2C_CR1_TXIE +/** + * @} + */ + +/** @defgroup I2C_Flag_definition I2C Flag definition + * @{ + */ +#define I2C_FLAG_TXE I2C_ISR_TXE +#define I2C_FLAG_TXIS I2C_ISR_TXIS +#define I2C_FLAG_RXNE I2C_ISR_RXNE +#define I2C_FLAG_ADDR I2C_ISR_ADDR +#define I2C_FLAG_AF I2C_ISR_NACKF +#define I2C_FLAG_STOPF I2C_ISR_STOPF +#define I2C_FLAG_TC I2C_ISR_TC +#define I2C_FLAG_TCR I2C_ISR_TCR +#define I2C_FLAG_BERR I2C_ISR_BERR +#define I2C_FLAG_ARLO I2C_ISR_ARLO +#define I2C_FLAG_OVR I2C_ISR_OVR +#define I2C_FLAG_PECERR I2C_ISR_PECERR +#define I2C_FLAG_TIMEOUT I2C_ISR_TIMEOUT +#define I2C_FLAG_ALERT I2C_ISR_ALERT +#define I2C_FLAG_BUSY I2C_ISR_BUSY +#define I2C_FLAG_DIR I2C_ISR_DIR +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ + +/** @defgroup I2C_Exported_Macros I2C Exported Macros + * @{ + */ + +/** @brief Reset I2C handle state. + * @param __HANDLE__ specifies the I2C Handle. + * @retval None + */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) +#define __HAL_I2C_RESET_HANDLE_STATE(__HANDLE__) do{ \ + (__HANDLE__)->State = HAL_I2C_STATE_RESET; \ + (__HANDLE__)->MspInitCallback = NULL; \ + (__HANDLE__)->MspDeInitCallback = NULL; \ + } while(0) +#else +#define __HAL_I2C_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_I2C_STATE_RESET) +#endif + +/** @brief Enable the specified I2C interrupt. + * @param __HANDLE__ specifies the I2C Handle. + * @param __INTERRUPT__ specifies the interrupt source to enable. + * This parameter can be one of the following values: + * @arg @ref I2C_IT_ERRI Errors interrupt enable + * @arg @ref I2C_IT_TCI Transfer complete interrupt enable + * @arg @ref I2C_IT_STOPI STOP detection interrupt enable + * @arg @ref I2C_IT_NACKI NACK received interrupt enable + * @arg @ref I2C_IT_ADDRI Address match interrupt enable + * @arg @ref I2C_IT_RXI RX interrupt enable + * @arg @ref I2C_IT_TXI TX interrupt enable + * + * @retval None + */ +#define __HAL_I2C_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR1 |= (__INTERRUPT__)) + +/** @brief Disable the specified I2C interrupt. + * @param __HANDLE__ specifies the I2C Handle. + * @param __INTERRUPT__ specifies the interrupt source to disable. + * This parameter can be one of the following values: + * @arg @ref I2C_IT_ERRI Errors interrupt enable + * @arg @ref I2C_IT_TCI Transfer complete interrupt enable + * @arg @ref I2C_IT_STOPI STOP detection interrupt enable + * @arg @ref I2C_IT_NACKI NACK received interrupt enable + * @arg @ref I2C_IT_ADDRI Address match interrupt enable + * @arg @ref I2C_IT_RXI RX interrupt enable + * @arg @ref I2C_IT_TXI TX interrupt enable + * + * @retval None + */ +#define __HAL_I2C_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR1 &= (~(__INTERRUPT__))) + +/** @brief Check whether the specified I2C interrupt source is enabled or not. + * @param __HANDLE__ specifies the I2C Handle. + * @param __INTERRUPT__ specifies the I2C interrupt source to check. + * This parameter can be one of the following values: + * @arg @ref I2C_IT_ERRI Errors interrupt enable + * @arg @ref I2C_IT_TCI Transfer complete interrupt enable + * @arg @ref I2C_IT_STOPI STOP detection interrupt enable + * @arg @ref I2C_IT_NACKI NACK received interrupt enable + * @arg @ref I2C_IT_ADDRI Address match interrupt enable + * @arg @ref I2C_IT_RXI RX interrupt enable + * @arg @ref I2C_IT_TXI TX interrupt enable + * + * @retval The new state of __INTERRUPT__ (SET or RESET). + */ +#define __HAL_I2C_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->CR1 & \ + (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) + +/** @brief Check whether the specified I2C flag is set or not. + * @param __HANDLE__ specifies the I2C Handle. + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values: + * @arg @ref I2C_FLAG_TXE Transmit data register empty + * @arg @ref I2C_FLAG_TXIS Transmit interrupt status + * @arg @ref I2C_FLAG_RXNE Receive data register not empty + * @arg @ref I2C_FLAG_ADDR Address matched (slave mode) + * @arg @ref I2C_FLAG_AF Acknowledge failure received flag + * @arg @ref I2C_FLAG_STOPF STOP detection flag + * @arg @ref I2C_FLAG_TC Transfer complete (master mode) + * @arg @ref I2C_FLAG_TCR Transfer complete reload + * @arg @ref I2C_FLAG_BERR Bus error + * @arg @ref I2C_FLAG_ARLO Arbitration lost + * @arg @ref I2C_FLAG_OVR Overrun/Underrun + * @arg @ref I2C_FLAG_PECERR PEC error in reception + * @arg @ref I2C_FLAG_TIMEOUT Timeout or Tlow detection flag + * @arg @ref I2C_FLAG_ALERT SMBus alert + * @arg @ref I2C_FLAG_BUSY Bus busy + * @arg @ref I2C_FLAG_DIR Transfer direction (slave mode) + * + * @retval The new state of __FLAG__ (SET or RESET). + */ +#define I2C_FLAG_MASK (0x0001FFFFU) +#define __HAL_I2C_GET_FLAG(__HANDLE__, __FLAG__) (((((__HANDLE__)->Instance->ISR) & \ + (__FLAG__)) == (__FLAG__)) ? SET : RESET) + +/** @brief Clear the I2C pending flags which are cleared by writing 1 in a specific bit. + * @param __HANDLE__ specifies the I2C Handle. + * @param __FLAG__ specifies the flag to clear. + * This parameter can be any combination of the following values: + * @arg @ref I2C_FLAG_TXE Transmit data register empty + * @arg @ref I2C_FLAG_ADDR Address matched (slave mode) + * @arg @ref I2C_FLAG_AF Acknowledge failure received flag + * @arg @ref I2C_FLAG_STOPF STOP detection flag + * @arg @ref I2C_FLAG_BERR Bus error + * @arg @ref I2C_FLAG_ARLO Arbitration lost + * @arg @ref I2C_FLAG_OVR Overrun/Underrun + * @arg @ref I2C_FLAG_PECERR PEC error in reception + * @arg @ref I2C_FLAG_TIMEOUT Timeout or Tlow detection flag + * @arg @ref I2C_FLAG_ALERT SMBus alert + * + * @retval None + */ +#define __HAL_I2C_CLEAR_FLAG(__HANDLE__, __FLAG__) (((__FLAG__) == I2C_FLAG_TXE) ? ((__HANDLE__)->Instance->ISR |= (__FLAG__)) \ + : ((__HANDLE__)->Instance->ICR = (__FLAG__))) + +/** @brief Enable the specified I2C peripheral. + * @param __HANDLE__ specifies the I2C Handle. + * @retval None + */ +#define __HAL_I2C_ENABLE(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE)) + +/** @brief Disable the specified I2C peripheral. + * @param __HANDLE__ specifies the I2C Handle. + * @retval None + */ +#define __HAL_I2C_DISABLE(__HANDLE__) (CLEAR_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE)) + +/** @brief Generate a Non-Acknowledge I2C peripheral in Slave mode. + * @param __HANDLE__ specifies the I2C Handle. + * @retval None + */ +#define __HAL_I2C_GENERATE_NACK(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->CR2, I2C_CR2_NACK)) +/** + * @} + */ + +/* Include I2C HAL Extended module */ +#include "stm32l4xx_hal_i2c_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup I2C_Exported_Functions + * @{ + */ + +/** @addtogroup I2C_Exported_Functions_Group1 Initialization and de-initialization functions + * @{ + */ +/* Initialization and de-initialization functions******************************/ +HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c); +HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c); +void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c); +void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c); + +/* Callbacks Register/UnRegister functions ***********************************/ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) +HAL_StatusTypeDef HAL_I2C_RegisterCallback(I2C_HandleTypeDef *hi2c, HAL_I2C_CallbackIDTypeDef CallbackID, + pI2C_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_I2C_UnRegisterCallback(I2C_HandleTypeDef *hi2c, HAL_I2C_CallbackIDTypeDef CallbackID); + +HAL_StatusTypeDef HAL_I2C_RegisterAddrCallback(I2C_HandleTypeDef *hi2c, pI2C_AddrCallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_I2C_UnRegisterAddrCallback(I2C_HandleTypeDef *hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** @addtogroup I2C_Exported_Functions_Group2 Input and Output operation functions + * @{ + */ +/* IO operation functions ****************************************************/ +/******* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, + uint32_t Timeout); +HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, + uint32_t Timeout); +HAL_StatusTypeDef HAL_I2C_Slave_Transmit(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_I2C_Slave_Receive(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, + uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, + uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, + uint32_t Timeout); + +/******* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Slave_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Slave_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, + uint16_t MemAddSize, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, + uint16_t MemAddSize, uint8_t *pData, uint16_t Size); + +HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size, uint32_t XferOptions); +HAL_StatusTypeDef HAL_I2C_Master_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size, uint32_t XferOptions); +HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, + uint32_t XferOptions); +HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, + uint32_t XferOptions); +HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c); +HAL_StatusTypeDef HAL_I2C_DisableListen_IT(I2C_HandleTypeDef *hi2c); +HAL_StatusTypeDef HAL_I2C_Master_Abort_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress); + +/******* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Slave_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Slave_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, + uint16_t MemAddSize, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, + uint16_t MemAddSize, uint8_t *pData, uint16_t Size); + +HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size, uint32_t XferOptions); +HAL_StatusTypeDef HAL_I2C_Master_Seq_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size, uint32_t XferOptions); +HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, + uint32_t XferOptions); +HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, + uint32_t XferOptions); +/** + * @} + */ + +/** @addtogroup I2C_IRQ_Handler_and_Callbacks IRQ Handler and Callbacks + * @{ + */ +/******* I2C IRQHandler and Callbacks used in non blocking modes (Interrupt and DMA) */ +void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c); +void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c); +void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c); +void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c); +void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c); +void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c); +void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode); +void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c); +void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c); +void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c); +void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c); +void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c); +/** + * @} + */ + +/** @addtogroup I2C_Exported_Functions_Group3 Peripheral State, Mode and Error functions + * @{ + */ +/* Peripheral State, Mode and Error functions *********************************/ +HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c); +HAL_I2C_ModeTypeDef HAL_I2C_GetMode(I2C_HandleTypeDef *hi2c); +uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c); + +/** + * @} + */ + +/** + * @} + */ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup I2C_Private_Constants I2C Private Constants + * @{ + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup I2C_Private_Macro I2C Private Macros + * @{ + */ + +#define IS_I2C_ADDRESSING_MODE(MODE) (((MODE) == I2C_ADDRESSINGMODE_7BIT) || \ + ((MODE) == I2C_ADDRESSINGMODE_10BIT)) + +#define IS_I2C_DUAL_ADDRESS(ADDRESS) (((ADDRESS) == I2C_DUALADDRESS_DISABLE) || \ + ((ADDRESS) == I2C_DUALADDRESS_ENABLE)) + +#define IS_I2C_OWN_ADDRESS2_MASK(MASK) (((MASK) == I2C_OA2_NOMASK) || \ + ((MASK) == I2C_OA2_MASK01) || \ + ((MASK) == I2C_OA2_MASK02) || \ + ((MASK) == I2C_OA2_MASK03) || \ + ((MASK) == I2C_OA2_MASK04) || \ + ((MASK) == I2C_OA2_MASK05) || \ + ((MASK) == I2C_OA2_MASK06) || \ + ((MASK) == I2C_OA2_MASK07)) + +#define IS_I2C_GENERAL_CALL(CALL) (((CALL) == I2C_GENERALCALL_DISABLE) || \ + ((CALL) == I2C_GENERALCALL_ENABLE)) + +#define IS_I2C_NO_STRETCH(STRETCH) (((STRETCH) == I2C_NOSTRETCH_DISABLE) || \ + ((STRETCH) == I2C_NOSTRETCH_ENABLE)) + +#define IS_I2C_MEMADD_SIZE(SIZE) (((SIZE) == I2C_MEMADD_SIZE_8BIT) || \ + ((SIZE) == I2C_MEMADD_SIZE_16BIT)) + +#define IS_TRANSFER_MODE(MODE) (((MODE) == I2C_RELOAD_MODE) || \ + ((MODE) == I2C_AUTOEND_MODE) || \ + ((MODE) == I2C_SOFTEND_MODE)) + +#define IS_TRANSFER_REQUEST(REQUEST) (((REQUEST) == I2C_GENERATE_STOP) || \ + ((REQUEST) == I2C_GENERATE_START_READ) || \ + ((REQUEST) == I2C_GENERATE_START_WRITE) || \ + ((REQUEST) == I2C_NO_STARTSTOP)) + +#define IS_I2C_TRANSFER_OPTIONS_REQUEST(REQUEST) (((REQUEST) == I2C_FIRST_FRAME) || \ + ((REQUEST) == I2C_FIRST_AND_NEXT_FRAME) || \ + ((REQUEST) == I2C_NEXT_FRAME) || \ + ((REQUEST) == I2C_FIRST_AND_LAST_FRAME) || \ + ((REQUEST) == I2C_LAST_FRAME) || \ + ((REQUEST) == I2C_LAST_FRAME_NO_STOP) || \ + IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(REQUEST)) + +#define IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(REQUEST) (((REQUEST) == I2C_OTHER_FRAME) || \ + ((REQUEST) == I2C_OTHER_AND_LAST_FRAME)) + +#define I2C_RESET_CR2(__HANDLE__) ((__HANDLE__)->Instance->CR2 &= \ + (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_HEAD10R | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_RD_WRN))) + +#define I2C_GET_ADDR_MATCH(__HANDLE__) ((uint16_t)(((__HANDLE__)->Instance->ISR & I2C_ISR_ADDCODE) >> 16U)) +#define I2C_GET_DIR(__HANDLE__) ((uint8_t)(((__HANDLE__)->Instance->ISR & I2C_ISR_DIR) >> 16U)) +#define I2C_GET_STOP_MODE(__HANDLE__) ((__HANDLE__)->Instance->CR2 & I2C_CR2_AUTOEND) +#define I2C_GET_OWN_ADDRESS1(__HANDLE__) ((uint16_t)((__HANDLE__)->Instance->OAR1 & I2C_OAR1_OA1)) +#define I2C_GET_OWN_ADDRESS2(__HANDLE__) ((uint16_t)((__HANDLE__)->Instance->OAR2 & I2C_OAR2_OA2)) + +#define IS_I2C_OWN_ADDRESS1(ADDRESS1) ((ADDRESS1) <= 0x000003FFU) +#define IS_I2C_OWN_ADDRESS2(ADDRESS2) ((ADDRESS2) <= (uint16_t)0x00FFU) + +#define I2C_MEM_ADD_MSB(__ADDRESS__) ((uint8_t)((uint16_t)(((uint16_t)((__ADDRESS__) & \ + (uint16_t)(0xFF00U))) >> 8U))) +#define I2C_MEM_ADD_LSB(__ADDRESS__) ((uint8_t)((uint16_t)((__ADDRESS__) & (uint16_t)(0x00FFU)))) + +#define I2C_GENERATE_START(__ADDMODE__,__ADDRESS__) (((__ADDMODE__) == I2C_ADDRESSINGMODE_7BIT) ? (uint32_t)((((uint32_t)(__ADDRESS__) & (I2C_CR2_SADD)) | (I2C_CR2_START) | (I2C_CR2_AUTOEND)) & (~I2C_CR2_RD_WRN)) : \ + (uint32_t)((((uint32_t)(__ADDRESS__) & (I2C_CR2_SADD)) | (I2C_CR2_ADD10) | (I2C_CR2_START)) & (~I2C_CR2_RD_WRN))) + +#define I2C_CHECK_FLAG(__ISR__, __FLAG__) ((((__ISR__) & ((__FLAG__) & I2C_FLAG_MASK)) == \ + ((__FLAG__) & I2C_FLAG_MASK)) ? SET : RESET) +#define I2C_CHECK_IT_SOURCE(__CR1__, __IT__) ((((__CR1__) & (__IT__)) == (__IT__)) ? SET : RESET) +/** + * @} + */ + +/* Private Functions ---------------------------------------------------------*/ +/** @defgroup I2C_Private_Functions I2C Private Functions + * @{ + */ +/* Private functions are defined in stm32l4xx_hal_i2c.c file */ +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + + +#endif /* STM32L4xx_HAL_I2C_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h new file mode 100644 index 0000000..14b4381 --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h @@ -0,0 +1,188 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_i2c_ex.h + * @author MCD Application Team + * @brief Header file of I2C HAL Extended module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32L4xx_HAL_I2C_EX_H +#define STM32L4xx_HAL_I2C_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal_def.h" + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + +/** @addtogroup I2CEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup I2CEx_Exported_Constants I2C Extended Exported Constants + * @{ + */ + +/** @defgroup I2CEx_Analog_Filter I2C Extended Analog Filter + * @{ + */ +#define I2C_ANALOGFILTER_ENABLE 0x00000000U +#define I2C_ANALOGFILTER_DISABLE I2C_CR1_ANFOFF +/** + * @} + */ + +/** @defgroup I2CEx_FastModePlus I2C Extended Fast Mode Plus + * @{ + */ +#define I2C_FMP_NOT_SUPPORTED 0xAAAA0000U /*!< Fast Mode Plus not supported */ +#define I2C_FASTMODEPLUS_PB6 SYSCFG_CFGR1_I2C_PB6_FMP /*!< Enable Fast Mode Plus on PB6 */ +#define I2C_FASTMODEPLUS_PB7 SYSCFG_CFGR1_I2C_PB7_FMP /*!< Enable Fast Mode Plus on PB7 */ +#if defined(SYSCFG_CFGR1_I2C_PB8_FMP) +#define I2C_FASTMODEPLUS_PB8 SYSCFG_CFGR1_I2C_PB8_FMP /*!< Enable Fast Mode Plus on PB8 */ +#define I2C_FASTMODEPLUS_PB9 SYSCFG_CFGR1_I2C_PB9_FMP /*!< Enable Fast Mode Plus on PB9 */ +#else +#define I2C_FASTMODEPLUS_PB8 (uint32_t)(0x00000010U | I2C_FMP_NOT_SUPPORTED) /*!< Fast Mode Plus PB8 not supported */ +#define I2C_FASTMODEPLUS_PB9 (uint32_t)(0x00000012U | I2C_FMP_NOT_SUPPORTED) /*!< Fast Mode Plus PB9 not supported */ +#endif +#define I2C_FASTMODEPLUS_I2C1 SYSCFG_CFGR1_I2C1_FMP /*!< Enable Fast Mode Plus on I2C1 pins */ +#if defined(SYSCFG_CFGR1_I2C2_FMP) +#define I2C_FASTMODEPLUS_I2C2 SYSCFG_CFGR1_I2C2_FMP /*!< Enable Fast Mode Plus on I2C2 pins */ +#else +#define I2C_FASTMODEPLUS_I2C2 (uint32_t)(0x00000200U | I2C_FMP_NOT_SUPPORTED) /*!< Fast Mode Plus I2C2 not supported */ +#endif +#define I2C_FASTMODEPLUS_I2C3 SYSCFG_CFGR1_I2C3_FMP /*!< Enable Fast Mode Plus on I2C3 pins */ +#if defined(SYSCFG_CFGR1_I2C4_FMP) +#define I2C_FASTMODEPLUS_I2C4 SYSCFG_CFGR1_I2C4_FMP /*!< Enable Fast Mode Plus on I2C4 pins */ +#else +#define I2C_FASTMODEPLUS_I2C4 (uint32_t)(0x00000800U | I2C_FMP_NOT_SUPPORTED) /*!< Fast Mode Plus I2C4 not supported */ +#endif +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup I2CEx_Exported_Macros I2C Extended Exported Macros + * @{ + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup I2CEx_Exported_Functions I2C Extended Exported Functions + * @{ + */ + +/** @addtogroup I2CEx_Exported_Functions_Group1 I2C Extended Filter Mode Functions + * @{ + */ +/* Peripheral Control functions ************************************************/ +HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter); +HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter); +/** + * @} + */ + +/** @addtogroup I2CEx_Exported_Functions_Group2 I2C Extended WakeUp Mode Functions + * @{ + */ +HAL_StatusTypeDef HAL_I2CEx_EnableWakeUp(I2C_HandleTypeDef *hi2c); +HAL_StatusTypeDef HAL_I2CEx_DisableWakeUp(I2C_HandleTypeDef *hi2c); +/** + * @} + */ + +/** @addtogroup I2CEx_Exported_Functions_Group3 I2C Extended FastModePlus Functions + * @{ + */ +void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus); +void HAL_I2CEx_DisableFastModePlus(uint32_t ConfigFastModePlus); +/** + * @} + */ + + +/** + * @} + */ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup I2CEx_Private_Constants I2C Extended Private Constants + * @{ + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup I2CEx_Private_Macro I2C Extended Private Macros + * @{ + */ +#define IS_I2C_ANALOG_FILTER(FILTER) (((FILTER) == I2C_ANALOGFILTER_ENABLE) || \ + ((FILTER) == I2C_ANALOGFILTER_DISABLE)) + +#define IS_I2C_DIGITAL_FILTER(FILTER) ((FILTER) <= 0x0000000FU) + +#define IS_I2C_FASTMODEPLUS(__CONFIG__) ((((__CONFIG__) & I2C_FMP_NOT_SUPPORTED) != I2C_FMP_NOT_SUPPORTED) && \ + ((((__CONFIG__) & (I2C_FASTMODEPLUS_PB6)) == I2C_FASTMODEPLUS_PB6) || \ + (((__CONFIG__) & (I2C_FASTMODEPLUS_PB7)) == I2C_FASTMODEPLUS_PB7) || \ + (((__CONFIG__) & (I2C_FASTMODEPLUS_PB8)) == I2C_FASTMODEPLUS_PB8) || \ + (((__CONFIG__) & (I2C_FASTMODEPLUS_PB9)) == I2C_FASTMODEPLUS_PB9) || \ + (((__CONFIG__) & (I2C_FASTMODEPLUS_I2C1)) == I2C_FASTMODEPLUS_I2C1) || \ + (((__CONFIG__) & (I2C_FASTMODEPLUS_I2C2)) == I2C_FASTMODEPLUS_I2C2) || \ + (((__CONFIG__) & (I2C_FASTMODEPLUS_I2C3)) == I2C_FASTMODEPLUS_I2C3) || \ + (((__CONFIG__) & (I2C_FASTMODEPLUS_I2C4)) == I2C_FASTMODEPLUS_I2C4))) +/** + * @} + */ + +/* Private Functions ---------------------------------------------------------*/ +/** @defgroup I2CEx_Private_Functions I2C Extended Private Functions + * @{ + */ +/* Private functions are defined in stm32l4xx_hal_i2c_ex.c file */ +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32L4xx_HAL_I2C_EX_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h new file mode 100644 index 0000000..c006a0d --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h @@ -0,0 +1,414 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_pwr.h + * @author MCD Application Team + * @brief Header file of PWR HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32L4xx_HAL_PWR_H +#define STM32L4xx_HAL_PWR_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal_def.h" + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + +/** @addtogroup PWR + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** @defgroup PWR_Exported_Types PWR Exported Types + * @{ + */ + +/** + * @brief PWR PVD configuration structure definition + */ +typedef struct +{ + uint32_t PVDLevel; /*!< PVDLevel: Specifies the PVD detection level. + This parameter can be a value of @ref PWR_PVD_detection_level. */ + + uint32_t Mode; /*!< Mode: Specifies the operating mode for the selected pins. + This parameter can be a value of @ref PWR_PVD_Mode. */ +}PWR_PVDTypeDef; + + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup PWR_Exported_Constants PWR Exported Constants + * @{ + */ + + +/** @defgroup PWR_PVD_detection_level Programmable Voltage Detection levels + * @{ + */ +#define PWR_PVDLEVEL_0 PWR_CR2_PLS_LEV0 /*!< PVD threshold around 2.0 V */ +#define PWR_PVDLEVEL_1 PWR_CR2_PLS_LEV1 /*!< PVD threshold around 2.2 V */ +#define PWR_PVDLEVEL_2 PWR_CR2_PLS_LEV2 /*!< PVD threshold around 2.4 V */ +#define PWR_PVDLEVEL_3 PWR_CR2_PLS_LEV3 /*!< PVD threshold around 2.5 V */ +#define PWR_PVDLEVEL_4 PWR_CR2_PLS_LEV4 /*!< PVD threshold around 2.6 V */ +#define PWR_PVDLEVEL_5 PWR_CR2_PLS_LEV5 /*!< PVD threshold around 2.8 V */ +#define PWR_PVDLEVEL_6 PWR_CR2_PLS_LEV6 /*!< PVD threshold around 2.9 V */ +#define PWR_PVDLEVEL_7 PWR_CR2_PLS_LEV7 /*!< External input analog voltage (compared internally to VREFINT) */ +/** + * @} + */ + +/** @defgroup PWR_PVD_Mode PWR PVD interrupt and event mode + * @{ + */ +#define PWR_PVD_MODE_NORMAL ((uint32_t)0x00000000) /*!< Basic mode is used */ +#define PWR_PVD_MODE_IT_RISING ((uint32_t)0x00010001) /*!< External Interrupt Mode with Rising edge trigger detection */ +#define PWR_PVD_MODE_IT_FALLING ((uint32_t)0x00010002) /*!< External Interrupt Mode with Falling edge trigger detection */ +#define PWR_PVD_MODE_IT_RISING_FALLING ((uint32_t)0x00010003) /*!< External Interrupt Mode with Rising/Falling edge trigger detection */ +#define PWR_PVD_MODE_EVENT_RISING ((uint32_t)0x00020001) /*!< Event Mode with Rising edge trigger detection */ +#define PWR_PVD_MODE_EVENT_FALLING ((uint32_t)0x00020002) /*!< Event Mode with Falling edge trigger detection */ +#define PWR_PVD_MODE_EVENT_RISING_FALLING ((uint32_t)0x00020003) /*!< Event Mode with Rising/Falling edge trigger detection */ +/** + * @} + */ + + + + +/** @defgroup PWR_Regulator_state_in_SLEEP_STOP_mode PWR regulator mode + * @{ + */ +#define PWR_MAINREGULATOR_ON ((uint32_t)0x00000000) /*!< Regulator in main mode */ +#define PWR_LOWPOWERREGULATOR_ON PWR_CR1_LPR /*!< Regulator in low-power mode */ +/** + * @} + */ + +/** @defgroup PWR_SLEEP_mode_entry PWR SLEEP mode entry + * @{ + */ +#define PWR_SLEEPENTRY_WFI ((uint8_t)0x01) /*!< Wait For Interruption instruction to enter Sleep mode */ +#define PWR_SLEEPENTRY_WFE ((uint8_t)0x02) /*!< Wait For Event instruction to enter Sleep mode */ +/** + * @} + */ + +/** @defgroup PWR_STOP_mode_entry PWR STOP mode entry + * @{ + */ +#define PWR_STOPENTRY_WFI ((uint8_t)0x01) /*!< Wait For Interruption instruction to enter Stop mode */ +#define PWR_STOPENTRY_WFE ((uint8_t)0x02) /*!< Wait For Event instruction to enter Stop mode */ +/** + * @} + */ + + +/** @defgroup PWR_PVD_EXTI_LINE PWR PVD external interrupt line + * @{ + */ +#define PWR_EXTI_LINE_PVD ((uint32_t)0x00010000) /*!< External interrupt line 16 Connected to the PVD EXTI Line */ +/** + * @} + */ + +/** @defgroup PWR_PVD_EVENT_LINE PWR PVD event line + * @{ + */ +#define PWR_EVENT_LINE_PVD ((uint32_t)0x00010000) /*!< Event line 16 Connected to the PVD Event Line */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup PWR_Exported_Macros PWR Exported Macros + * @{ + */ + +/** @brief Check whether or not a specific PWR flag is set. + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values: + * @arg @ref PWR_FLAG_WUF1 Wake Up Flag 1. Indicates that a wakeup event + * was received from the WKUP pin 1. + * @arg @ref PWR_FLAG_WUF2 Wake Up Flag 2. Indicates that a wakeup event + * was received from the WKUP pin 2. + * @arg @ref PWR_FLAG_WUF3 Wake Up Flag 3. Indicates that a wakeup event + * was received from the WKUP pin 3. + * @arg @ref PWR_FLAG_WUF4 Wake Up Flag 4. Indicates that a wakeup event + * was received from the WKUP pin 4. + * @arg @ref PWR_FLAG_WUF5 Wake Up Flag 5. Indicates that a wakeup event + * was received from the WKUP pin 5. + * @arg @ref PWR_FLAG_SB StandBy Flag. Indicates that the system + * entered StandBy mode. + * @arg @ref PWR_FLAG_EXT_SMPS External SMPS Ready Flag. When available on device, indicates + * that external switch can be closed to connect to the external SMPS, when the Range 2 + * of internal regulator is ready. + * @arg @ref PWR_FLAG_WUFI Wake-Up Flag Internal. Set when a wakeup is detected on + * the internal wakeup line. + * @arg @ref PWR_FLAG_REGLPS Low Power Regulator Started. Indicates whether or not the + * low-power regulator is ready. + * @arg @ref PWR_FLAG_REGLPF Low Power Regulator Flag. Indicates whether the + * regulator is ready in main mode or is in low-power mode. + * @arg @ref PWR_FLAG_VOSF Voltage Scaling Flag. Indicates whether the regulator is ready + * in the selected voltage range or is still changing to the required voltage level. + * @arg @ref PWR_FLAG_PVDO Power Voltage Detector Output. Indicates whether VDD voltage is + * below or above the selected PVD threshold. + * @arg @ref PWR_FLAG_PVMO1 Peripheral Voltage Monitoring Output 1. Indicates whether VDDUSB voltage is + * is below or above PVM1 threshold (applicable when USB feature is supported). + @if STM32L486xx + * @arg @ref PWR_FLAG_PVMO2 Peripheral Voltage Monitoring Output 2. Indicates whether VDDIO2 voltage is + * is below or above PVM2 threshold (applicable when VDDIO2 is present on device). + @endif + * @arg @ref PWR_FLAG_PVMO3 Peripheral Voltage Monitoring Output 3. Indicates whether VDDA voltage is + * is below or above PVM3 threshold. + * @arg @ref PWR_FLAG_PVMO4 Peripheral Voltage Monitoring Output 4. Indicates whether VDDA voltage is + * is below or above PVM4 threshold. + * + * @retval The new state of __FLAG__ (TRUE or FALSE). + */ +#define __HAL_PWR_GET_FLAG(__FLAG__) ( ((((uint8_t)(__FLAG__)) >> 5U) == 1) ?\ + (PWR->SR1 & (1U << ((__FLAG__) & 31U))) :\ + (PWR->SR2 & (1U << ((__FLAG__) & 31U))) ) + +/** @brief Clear a specific PWR flag. + * @param __FLAG__ specifies the flag to clear. + * This parameter can be one of the following values: + * @arg @ref PWR_FLAG_WUF1 Wake Up Flag 1. Indicates that a wakeup event + * was received from the WKUP pin 1. + * @arg @ref PWR_FLAG_WUF2 Wake Up Flag 2. Indicates that a wakeup event + * was received from the WKUP pin 2. + * @arg @ref PWR_FLAG_WUF3 Wake Up Flag 3. Indicates that a wakeup event + * was received from the WKUP pin 3. + * @arg @ref PWR_FLAG_WUF4 Wake Up Flag 4. Indicates that a wakeup event + * was received from the WKUP pin 4. + * @arg @ref PWR_FLAG_WUF5 Wake Up Flag 5. Indicates that a wakeup event + * was received from the WKUP pin 5. + * @arg @ref PWR_FLAG_WU Encompasses all five Wake Up Flags. + * @arg @ref PWR_FLAG_SB Standby Flag. Indicates that the system + * entered Standby mode. + * @retval None + */ +#define __HAL_PWR_CLEAR_FLAG(__FLAG__) ( (((uint8_t)(__FLAG__)) == PWR_FLAG_WU) ?\ + (PWR->SCR = (__FLAG__)) :\ + (PWR->SCR = (1U << ((__FLAG__) & 31U))) ) +/** + * @brief Enable the PVD Extended Interrupt Line. + * @retval None + */ +#define __HAL_PWR_PVD_EXTI_ENABLE_IT() SET_BIT(EXTI->IMR1, PWR_EXTI_LINE_PVD) + +/** + * @brief Disable the PVD Extended Interrupt Line. + * @retval None + */ +#define __HAL_PWR_PVD_EXTI_DISABLE_IT() CLEAR_BIT(EXTI->IMR1, PWR_EXTI_LINE_PVD) + +/** + * @brief Enable the PVD Event Line. + * @retval None + */ +#define __HAL_PWR_PVD_EXTI_ENABLE_EVENT() SET_BIT(EXTI->EMR1, PWR_EVENT_LINE_PVD) + +/** + * @brief Disable the PVD Event Line. + * @retval None + */ +#define __HAL_PWR_PVD_EXTI_DISABLE_EVENT() CLEAR_BIT(EXTI->EMR1, PWR_EVENT_LINE_PVD) + +/** + * @brief Enable the PVD Extended Interrupt Rising Trigger. + * @retval None + */ +#define __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE() SET_BIT(EXTI->RTSR1, PWR_EXTI_LINE_PVD) + +/** + * @brief Disable the PVD Extended Interrupt Rising Trigger. + * @retval None + */ +#define __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE() CLEAR_BIT(EXTI->RTSR1, PWR_EXTI_LINE_PVD) + +/** + * @brief Enable the PVD Extended Interrupt Falling Trigger. + * @retval None + */ +#define __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE() SET_BIT(EXTI->FTSR1, PWR_EXTI_LINE_PVD) + + +/** + * @brief Disable the PVD Extended Interrupt Falling Trigger. + * @retval None + */ +#define __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE() CLEAR_BIT(EXTI->FTSR1, PWR_EXTI_LINE_PVD) + + +/** + * @brief Enable the PVD Extended Interrupt Rising & Falling Trigger. + * @retval None + */ +#define __HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE() \ + do { \ + __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE(); \ + __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE(); \ + } while(0) + +/** + * @brief Disable the PVD Extended Interrupt Rising & Falling Trigger. + * @retval None + */ +#define __HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE() \ + do { \ + __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE(); \ + __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); \ + } while(0) + +/** + * @brief Generate a Software interrupt on selected EXTI line. + * @retval None + */ +#define __HAL_PWR_PVD_EXTI_GENERATE_SWIT() SET_BIT(EXTI->SWIER1, PWR_EXTI_LINE_PVD) + +/** + * @brief Check whether or not the PVD EXTI interrupt flag is set. + * @retval EXTI PVD Line Status. + */ +#define __HAL_PWR_PVD_EXTI_GET_FLAG() (EXTI->PR1 & PWR_EXTI_LINE_PVD) + +/** + * @brief Clear the PVD EXTI interrupt flag. + * @retval None + */ +#define __HAL_PWR_PVD_EXTI_CLEAR_FLAG() WRITE_REG(EXTI->PR1, PWR_EXTI_LINE_PVD) + +/** + * @} + */ + + +/* Private macros --------------------------------------------------------*/ +/** @addtogroup PWR_Private_Macros PWR Private Macros + * @{ + */ + +#define IS_PWR_PVD_LEVEL(LEVEL) (((LEVEL) == PWR_PVDLEVEL_0) || ((LEVEL) == PWR_PVDLEVEL_1)|| \ + ((LEVEL) == PWR_PVDLEVEL_2) || ((LEVEL) == PWR_PVDLEVEL_3)|| \ + ((LEVEL) == PWR_PVDLEVEL_4) || ((LEVEL) == PWR_PVDLEVEL_5)|| \ + ((LEVEL) == PWR_PVDLEVEL_6) || ((LEVEL) == PWR_PVDLEVEL_7)) + +#define IS_PWR_PVD_MODE(MODE) (((MODE) == PWR_PVD_MODE_NORMAL) ||\ + ((MODE) == PWR_PVD_MODE_IT_RISING) ||\ + ((MODE) == PWR_PVD_MODE_IT_FALLING) ||\ + ((MODE) == PWR_PVD_MODE_IT_RISING_FALLING) ||\ + ((MODE) == PWR_PVD_MODE_EVENT_RISING) ||\ + ((MODE) == PWR_PVD_MODE_EVENT_FALLING) ||\ + ((MODE) == PWR_PVD_MODE_EVENT_RISING_FALLING)) + +#define IS_PWR_REGULATOR(REGULATOR) (((REGULATOR) == PWR_MAINREGULATOR_ON) || \ + ((REGULATOR) == PWR_LOWPOWERREGULATOR_ON)) + +#define IS_PWR_SLEEP_ENTRY(ENTRY) (((ENTRY) == PWR_SLEEPENTRY_WFI) || ((ENTRY) == PWR_SLEEPENTRY_WFE)) + +#define IS_PWR_STOP_ENTRY(ENTRY) (((ENTRY) == PWR_STOPENTRY_WFI) || ((ENTRY) == PWR_STOPENTRY_WFE) ) + +/** + * @} + */ + +/* Include PWR HAL Extended module */ +#include "stm32l4xx_hal_pwr_ex.h" + +/* Exported functions --------------------------------------------------------*/ + +/** @addtogroup PWR_Exported_Functions PWR Exported Functions + * @{ + */ + +/** @addtogroup PWR_Exported_Functions_Group1 Initialization and de-initialization functions + * @{ + */ + +/* Initialization and de-initialization functions *******************************/ +void HAL_PWR_DeInit(void); +void HAL_PWR_EnableBkUpAccess(void); +void HAL_PWR_DisableBkUpAccess(void); + +/** + * @} + */ + +/** @addtogroup PWR_Exported_Functions_Group2 Peripheral Control functions + * @{ + */ + +/* Peripheral Control functions ************************************************/ +HAL_StatusTypeDef HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD); +void HAL_PWR_EnablePVD(void); +void HAL_PWR_DisablePVD(void); + + +/* WakeUp pins configuration functions ****************************************/ +void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinPolarity); +void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx); + +/* Low Power modes configuration functions ************************************/ +void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry); +void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry); +void HAL_PWR_EnterSTANDBYMode(void); + +void HAL_PWR_EnableSleepOnExit(void); +void HAL_PWR_DisableSleepOnExit(void); +void HAL_PWR_EnableSEVOnPend(void); +void HAL_PWR_DisableSEVOnPend(void); + +void HAL_PWR_PVDCallback(void); + + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + + +#endif /* STM32L4xx_HAL_PWR_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h new file mode 100644 index 0000000..0b4d703 --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h @@ -0,0 +1,932 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_pwr_ex.h + * @author MCD Application Team + * @brief Header file of PWR HAL Extended module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32L4xx_HAL_PWR_EX_H +#define STM32L4xx_HAL_PWR_EX_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal_def.h" + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + +/** @addtogroup PWREx + * @{ + */ + + +/* Exported types ------------------------------------------------------------*/ + +/** @defgroup PWREx_Exported_Types PWR Extended Exported Types + * @{ + */ + + +/** + * @brief PWR PVM configuration structure definition + */ +typedef struct +{ + uint32_t PVMType; /*!< PVMType: Specifies which voltage is monitored and against which threshold. + This parameter can be a value of @ref PWREx_PVM_Type. + @arg @ref PWR_PVM_1 Peripheral Voltage Monitoring 1 enable: VDDUSB versus 1.2 V (applicable when USB feature is supported). +@if STM32L486xx + @arg @ref PWR_PVM_2 Peripheral Voltage Monitoring 2 enable: VDDIO2 versus 0.9 V (applicable when VDDIO2 is present on device). +@endif + @arg @ref PWR_PVM_3 Peripheral Voltage Monitoring 3 enable: VDDA versus 1.62 V. + @arg @ref PWR_PVM_4 Peripheral Voltage Monitoring 4 enable: VDDA versus 2.2 V. */ + + uint32_t Mode; /*!< Mode: Specifies the operating mode for the selected pins. + This parameter can be a value of @ref PWREx_PVM_Mode. */ +}PWR_PVMTypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup PWREx_Exported_Constants PWR Extended Exported Constants + * @{ + */ + +/** @defgroup PWREx_WUP_Polarity Shift to apply to retrieve polarity information from PWR_WAKEUP_PINy_xxx constants + * @{ + */ +#define PWR_WUP_POLARITY_SHIFT 0x05 /*!< Internal constant used to retrieve wakeup pin polariry */ +/** + * @} + */ + + +/** @defgroup PWREx_WakeUp_Pins PWR wake-up pins + * @{ + */ +#define PWR_WAKEUP_PIN1 PWR_CR3_EWUP1 /*!< Wakeup pin 1 (with high level polarity) */ +#define PWR_WAKEUP_PIN2 PWR_CR3_EWUP2 /*!< Wakeup pin 2 (with high level polarity) */ +#define PWR_WAKEUP_PIN3 PWR_CR3_EWUP3 /*!< Wakeup pin 3 (with high level polarity) */ +#define PWR_WAKEUP_PIN4 PWR_CR3_EWUP4 /*!< Wakeup pin 4 (with high level polarity) */ +#define PWR_WAKEUP_PIN5 PWR_CR3_EWUP5 /*!< Wakeup pin 5 (with high level polarity) */ +#define PWR_WAKEUP_PIN1_HIGH PWR_CR3_EWUP1 /*!< Wakeup pin 1 (with high level polarity) */ +#define PWR_WAKEUP_PIN2_HIGH PWR_CR3_EWUP2 /*!< Wakeup pin 2 (with high level polarity) */ +#define PWR_WAKEUP_PIN3_HIGH PWR_CR3_EWUP3 /*!< Wakeup pin 3 (with high level polarity) */ +#define PWR_WAKEUP_PIN4_HIGH PWR_CR3_EWUP4 /*!< Wakeup pin 4 (with high level polarity) */ +#define PWR_WAKEUP_PIN5_HIGH PWR_CR3_EWUP5 /*!< Wakeup pin 5 (with high level polarity) */ +#define PWR_WAKEUP_PIN1_LOW (uint32_t)((PWR_CR4_WP1<IMR2, PWR_EXTI_LINE_PVM1) + +/** + * @brief Disable the PVM1 Extended Interrupt Line. + * @retval None + */ +#define __HAL_PWR_PVM1_EXTI_DISABLE_IT() CLEAR_BIT(EXTI->IMR2, PWR_EXTI_LINE_PVM1) + +/** + * @brief Enable the PVM1 Event Line. + * @retval None + */ +#define __HAL_PWR_PVM1_EXTI_ENABLE_EVENT() SET_BIT(EXTI->EMR2, PWR_EVENT_LINE_PVM1) + +/** + * @brief Disable the PVM1 Event Line. + * @retval None + */ +#define __HAL_PWR_PVM1_EXTI_DISABLE_EVENT() CLEAR_BIT(EXTI->EMR2, PWR_EVENT_LINE_PVM1) + +/** + * @brief Enable the PVM1 Extended Interrupt Rising Trigger. + * @retval None + */ +#define __HAL_PWR_PVM1_EXTI_ENABLE_RISING_EDGE() SET_BIT(EXTI->RTSR2, PWR_EXTI_LINE_PVM1) + +/** + * @brief Disable the PVM1 Extended Interrupt Rising Trigger. + * @retval None + */ +#define __HAL_PWR_PVM1_EXTI_DISABLE_RISING_EDGE() CLEAR_BIT(EXTI->RTSR2, PWR_EXTI_LINE_PVM1) + +/** + * @brief Enable the PVM1 Extended Interrupt Falling Trigger. + * @retval None + */ +#define __HAL_PWR_PVM1_EXTI_ENABLE_FALLING_EDGE() SET_BIT(EXTI->FTSR2, PWR_EXTI_LINE_PVM1) + + +/** + * @brief Disable the PVM1 Extended Interrupt Falling Trigger. + * @retval None + */ +#define __HAL_PWR_PVM1_EXTI_DISABLE_FALLING_EDGE() CLEAR_BIT(EXTI->FTSR2, PWR_EXTI_LINE_PVM1) + + +/** + * @brief PVM1 EXTI line configuration: set rising & falling edge trigger. + * @retval None + */ +#define __HAL_PWR_PVM1_EXTI_ENABLE_RISING_FALLING_EDGE() \ + do { \ + __HAL_PWR_PVM1_EXTI_ENABLE_RISING_EDGE(); \ + __HAL_PWR_PVM1_EXTI_ENABLE_FALLING_EDGE(); \ + } while(0) + +/** + * @brief Disable the PVM1 Extended Interrupt Rising & Falling Trigger. + * @retval None + */ +#define __HAL_PWR_PVM1_EXTI_DISABLE_RISING_FALLING_EDGE() \ + do { \ + __HAL_PWR_PVM1_EXTI_DISABLE_RISING_EDGE(); \ + __HAL_PWR_PVM1_EXTI_DISABLE_FALLING_EDGE(); \ + } while(0) + +/** + * @brief Generate a Software interrupt on selected EXTI line. + * @retval None + */ +#define __HAL_PWR_PVM1_EXTI_GENERATE_SWIT() SET_BIT(EXTI->SWIER2, PWR_EXTI_LINE_PVM1) + +/** + * @brief Check whether the specified PVM1 EXTI interrupt flag is set or not. + * @retval EXTI PVM1 Line Status. + */ +#define __HAL_PWR_PVM1_EXTI_GET_FLAG() (EXTI->PR2 & PWR_EXTI_LINE_PVM1) + +/** + * @brief Clear the PVM1 EXTI flag. + * @retval None + */ +#define __HAL_PWR_PVM1_EXTI_CLEAR_FLAG() WRITE_REG(EXTI->PR2, PWR_EXTI_LINE_PVM1) + +#endif /* PWR_CR2_PVME1 */ + + +#if defined(PWR_CR2_PVME2) +/** + * @brief Enable the PVM2 Extended Interrupt Line. + * @retval None + */ +#define __HAL_PWR_PVM2_EXTI_ENABLE_IT() SET_BIT(EXTI->IMR2, PWR_EXTI_LINE_PVM2) + +/** + * @brief Disable the PVM2 Extended Interrupt Line. + * @retval None + */ +#define __HAL_PWR_PVM2_EXTI_DISABLE_IT() CLEAR_BIT(EXTI->IMR2, PWR_EXTI_LINE_PVM2) + +/** + * @brief Enable the PVM2 Event Line. + * @retval None + */ +#define __HAL_PWR_PVM2_EXTI_ENABLE_EVENT() SET_BIT(EXTI->EMR2, PWR_EVENT_LINE_PVM2) + +/** + * @brief Disable the PVM2 Event Line. + * @retval None + */ +#define __HAL_PWR_PVM2_EXTI_DISABLE_EVENT() CLEAR_BIT(EXTI->EMR2, PWR_EVENT_LINE_PVM2) + +/** + * @brief Enable the PVM2 Extended Interrupt Rising Trigger. + * @retval None + */ +#define __HAL_PWR_PVM2_EXTI_ENABLE_RISING_EDGE() SET_BIT(EXTI->RTSR2, PWR_EXTI_LINE_PVM2) + +/** + * @brief Disable the PVM2 Extended Interrupt Rising Trigger. + * @retval None + */ +#define __HAL_PWR_PVM2_EXTI_DISABLE_RISING_EDGE() CLEAR_BIT(EXTI->RTSR2, PWR_EXTI_LINE_PVM2) + +/** + * @brief Enable the PVM2 Extended Interrupt Falling Trigger. + * @retval None + */ +#define __HAL_PWR_PVM2_EXTI_ENABLE_FALLING_EDGE() SET_BIT(EXTI->FTSR2, PWR_EXTI_LINE_PVM2) + + +/** + * @brief Disable the PVM2 Extended Interrupt Falling Trigger. + * @retval None + */ +#define __HAL_PWR_PVM2_EXTI_DISABLE_FALLING_EDGE() CLEAR_BIT(EXTI->FTSR2, PWR_EXTI_LINE_PVM2) + + +/** + * @brief PVM2 EXTI line configuration: set rising & falling edge trigger. + * @retval None + */ +#define __HAL_PWR_PVM2_EXTI_ENABLE_RISING_FALLING_EDGE() \ + do { \ + __HAL_PWR_PVM2_EXTI_ENABLE_RISING_EDGE(); \ + __HAL_PWR_PVM2_EXTI_ENABLE_FALLING_EDGE(); \ + } while(0) + +/** + * @brief Disable the PVM2 Extended Interrupt Rising & Falling Trigger. + * @retval None + */ +#define __HAL_PWR_PVM2_EXTI_DISABLE_RISING_FALLING_EDGE() \ + do { \ + __HAL_PWR_PVM2_EXTI_DISABLE_RISING_EDGE(); \ + __HAL_PWR_PVM2_EXTI_DISABLE_FALLING_EDGE(); \ + } while(0) + +/** + * @brief Generate a Software interrupt on selected EXTI line. + * @retval None + */ +#define __HAL_PWR_PVM2_EXTI_GENERATE_SWIT() SET_BIT(EXTI->SWIER2, PWR_EXTI_LINE_PVM2) + +/** + * @brief Check whether the specified PVM2 EXTI interrupt flag is set or not. + * @retval EXTI PVM2 Line Status. + */ +#define __HAL_PWR_PVM2_EXTI_GET_FLAG() (EXTI->PR2 & PWR_EXTI_LINE_PVM2) + +/** + * @brief Clear the PVM2 EXTI flag. + * @retval None + */ +#define __HAL_PWR_PVM2_EXTI_CLEAR_FLAG() WRITE_REG(EXTI->PR2, PWR_EXTI_LINE_PVM2) + +#endif /* PWR_CR2_PVME2 */ + + +/** + * @brief Enable the PVM3 Extended Interrupt Line. + * @retval None + */ +#define __HAL_PWR_PVM3_EXTI_ENABLE_IT() SET_BIT(EXTI->IMR2, PWR_EXTI_LINE_PVM3) + +/** + * @brief Disable the PVM3 Extended Interrupt Line. + * @retval None + */ +#define __HAL_PWR_PVM3_EXTI_DISABLE_IT() CLEAR_BIT(EXTI->IMR2, PWR_EXTI_LINE_PVM3) + +/** + * @brief Enable the PVM3 Event Line. + * @retval None + */ +#define __HAL_PWR_PVM3_EXTI_ENABLE_EVENT() SET_BIT(EXTI->EMR2, PWR_EVENT_LINE_PVM3) + +/** + * @brief Disable the PVM3 Event Line. + * @retval None + */ +#define __HAL_PWR_PVM3_EXTI_DISABLE_EVENT() CLEAR_BIT(EXTI->EMR2, PWR_EVENT_LINE_PVM3) + +/** + * @brief Enable the PVM3 Extended Interrupt Rising Trigger. + * @retval None + */ +#define __HAL_PWR_PVM3_EXTI_ENABLE_RISING_EDGE() SET_BIT(EXTI->RTSR2, PWR_EXTI_LINE_PVM3) + +/** + * @brief Disable the PVM3 Extended Interrupt Rising Trigger. + * @retval None + */ +#define __HAL_PWR_PVM3_EXTI_DISABLE_RISING_EDGE() CLEAR_BIT(EXTI->RTSR2, PWR_EXTI_LINE_PVM3) + +/** + * @brief Enable the PVM3 Extended Interrupt Falling Trigger. + * @retval None + */ +#define __HAL_PWR_PVM3_EXTI_ENABLE_FALLING_EDGE() SET_BIT(EXTI->FTSR2, PWR_EXTI_LINE_PVM3) + + +/** + * @brief Disable the PVM3 Extended Interrupt Falling Trigger. + * @retval None + */ +#define __HAL_PWR_PVM3_EXTI_DISABLE_FALLING_EDGE() CLEAR_BIT(EXTI->FTSR2, PWR_EXTI_LINE_PVM3) + + +/** + * @brief PVM3 EXTI line configuration: set rising & falling edge trigger. + * @retval None + */ +#define __HAL_PWR_PVM3_EXTI_ENABLE_RISING_FALLING_EDGE() \ + do { \ + __HAL_PWR_PVM3_EXTI_ENABLE_RISING_EDGE(); \ + __HAL_PWR_PVM3_EXTI_ENABLE_FALLING_EDGE(); \ + } while(0) + +/** + * @brief Disable the PVM3 Extended Interrupt Rising & Falling Trigger. + * @retval None + */ +#define __HAL_PWR_PVM3_EXTI_DISABLE_RISING_FALLING_EDGE() \ + do { \ + __HAL_PWR_PVM3_EXTI_DISABLE_RISING_EDGE(); \ + __HAL_PWR_PVM3_EXTI_DISABLE_FALLING_EDGE(); \ + } while(0) + +/** + * @brief Generate a Software interrupt on selected EXTI line. + * @retval None + */ +#define __HAL_PWR_PVM3_EXTI_GENERATE_SWIT() SET_BIT(EXTI->SWIER2, PWR_EXTI_LINE_PVM3) + +/** + * @brief Check whether the specified PVM3 EXTI interrupt flag is set or not. + * @retval EXTI PVM3 Line Status. + */ +#define __HAL_PWR_PVM3_EXTI_GET_FLAG() (EXTI->PR2 & PWR_EXTI_LINE_PVM3) + +/** + * @brief Clear the PVM3 EXTI flag. + * @retval None + */ +#define __HAL_PWR_PVM3_EXTI_CLEAR_FLAG() WRITE_REG(EXTI->PR2, PWR_EXTI_LINE_PVM3) + + + + +/** + * @brief Enable the PVM4 Extended Interrupt Line. + * @retval None + */ +#define __HAL_PWR_PVM4_EXTI_ENABLE_IT() SET_BIT(EXTI->IMR2, PWR_EXTI_LINE_PVM4) + +/** + * @brief Disable the PVM4 Extended Interrupt Line. + * @retval None + */ +#define __HAL_PWR_PVM4_EXTI_DISABLE_IT() CLEAR_BIT(EXTI->IMR2, PWR_EXTI_LINE_PVM4) + +/** + * @brief Enable the PVM4 Event Line. + * @retval None + */ +#define __HAL_PWR_PVM4_EXTI_ENABLE_EVENT() SET_BIT(EXTI->EMR2, PWR_EVENT_LINE_PVM4) + +/** + * @brief Disable the PVM4 Event Line. + * @retval None + */ +#define __HAL_PWR_PVM4_EXTI_DISABLE_EVENT() CLEAR_BIT(EXTI->EMR2, PWR_EVENT_LINE_PVM4) + +/** + * @brief Enable the PVM4 Extended Interrupt Rising Trigger. + * @retval None + */ +#define __HAL_PWR_PVM4_EXTI_ENABLE_RISING_EDGE() SET_BIT(EXTI->RTSR2, PWR_EXTI_LINE_PVM4) + +/** + * @brief Disable the PVM4 Extended Interrupt Rising Trigger. + * @retval None + */ +#define __HAL_PWR_PVM4_EXTI_DISABLE_RISING_EDGE() CLEAR_BIT(EXTI->RTSR2, PWR_EXTI_LINE_PVM4) + +/** + * @brief Enable the PVM4 Extended Interrupt Falling Trigger. + * @retval None + */ +#define __HAL_PWR_PVM4_EXTI_ENABLE_FALLING_EDGE() SET_BIT(EXTI->FTSR2, PWR_EXTI_LINE_PVM4) + + +/** + * @brief Disable the PVM4 Extended Interrupt Falling Trigger. + * @retval None + */ +#define __HAL_PWR_PVM4_EXTI_DISABLE_FALLING_EDGE() CLEAR_BIT(EXTI->FTSR2, PWR_EXTI_LINE_PVM4) + + +/** + * @brief PVM4 EXTI line configuration: set rising & falling edge trigger. + * @retval None + */ +#define __HAL_PWR_PVM4_EXTI_ENABLE_RISING_FALLING_EDGE() \ + do { \ + __HAL_PWR_PVM4_EXTI_ENABLE_RISING_EDGE(); \ + __HAL_PWR_PVM4_EXTI_ENABLE_FALLING_EDGE(); \ + } while(0) + +/** + * @brief Disable the PVM4 Extended Interrupt Rising & Falling Trigger. + * @retval None + */ +#define __HAL_PWR_PVM4_EXTI_DISABLE_RISING_FALLING_EDGE() \ + do { \ + __HAL_PWR_PVM4_EXTI_DISABLE_RISING_EDGE(); \ + __HAL_PWR_PVM4_EXTI_DISABLE_FALLING_EDGE(); \ + } while(0) + +/** + * @brief Generate a Software interrupt on selected EXTI line. + * @retval None + */ +#define __HAL_PWR_PVM4_EXTI_GENERATE_SWIT() SET_BIT(EXTI->SWIER2, PWR_EXTI_LINE_PVM4) + +/** + * @brief Check whether or not the specified PVM4 EXTI interrupt flag is set. + * @retval EXTI PVM4 Line Status. + */ +#define __HAL_PWR_PVM4_EXTI_GET_FLAG() (EXTI->PR2 & PWR_EXTI_LINE_PVM4) + +/** + * @brief Clear the PVM4 EXTI flag. + * @retval None + */ +#define __HAL_PWR_PVM4_EXTI_CLEAR_FLAG() WRITE_REG(EXTI->PR2, PWR_EXTI_LINE_PVM4) + + +/** + * @brief Configure the main internal regulator output voltage. + * @param __REGULATOR__ specifies the regulator output voltage to achieve + * a tradeoff between performance and power consumption. + * This parameter can be one of the following values: + * @arg @ref PWR_REGULATOR_VOLTAGE_SCALE1 Regulator voltage output range 1 mode, + * typical output voltage at 1.2 V, + * system frequency up to 80 MHz. + * @arg @ref PWR_REGULATOR_VOLTAGE_SCALE2 Regulator voltage output range 2 mode, + * typical output voltage at 1.0 V, + * system frequency up to 26 MHz. + * @note This macro is similar to HAL_PWREx_ControlVoltageScaling() API but doesn't check + * whether or not VOSF flag is cleared when moving from range 2 to range 1. User + * may resort to __HAL_PWR_GET_FLAG() macro to check VOSF bit resetting. + * @retval None + */ +#define __HAL_PWR_VOLTAGESCALING_CONFIG(__REGULATOR__) do { \ + __IO uint32_t tmpreg; \ + MODIFY_REG(PWR->CR1, PWR_CR1_VOS, (__REGULATOR__)); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(PWR->CR1, PWR_CR1_VOS); \ + UNUSED(tmpreg); \ + } while(0) + +/** + * @} + */ + +/* Private macros --------------------------------------------------------*/ +/** @addtogroup PWREx_Private_Macros PWR Extended Private Macros + * @{ + */ + +#define IS_PWR_WAKEUP_PIN(PIN) (((PIN) == PWR_WAKEUP_PIN1) || \ + ((PIN) == PWR_WAKEUP_PIN2) || \ + ((PIN) == PWR_WAKEUP_PIN3) || \ + ((PIN) == PWR_WAKEUP_PIN4) || \ + ((PIN) == PWR_WAKEUP_PIN5) || \ + ((PIN) == PWR_WAKEUP_PIN1_HIGH) || \ + ((PIN) == PWR_WAKEUP_PIN2_HIGH) || \ + ((PIN) == PWR_WAKEUP_PIN3_HIGH) || \ + ((PIN) == PWR_WAKEUP_PIN4_HIGH) || \ + ((PIN) == PWR_WAKEUP_PIN5_HIGH) || \ + ((PIN) == PWR_WAKEUP_PIN1_LOW) || \ + ((PIN) == PWR_WAKEUP_PIN2_LOW) || \ + ((PIN) == PWR_WAKEUP_PIN3_LOW) || \ + ((PIN) == PWR_WAKEUP_PIN4_LOW) || \ + ((PIN) == PWR_WAKEUP_PIN5_LOW)) + +#if defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \ + defined (STM32L496xx) || defined (STM32L4A6xx) || \ + defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \ + defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) +#define IS_PWR_PVM_TYPE(TYPE) (((TYPE) == PWR_PVM_1) ||\ + ((TYPE) == PWR_PVM_2) ||\ + ((TYPE) == PWR_PVM_3) ||\ + ((TYPE) == PWR_PVM_4)) +#elif defined (STM32L471xx) +#define IS_PWR_PVM_TYPE(TYPE) (((TYPE) == PWR_PVM_2) ||\ + ((TYPE) == PWR_PVM_3) ||\ + ((TYPE) == PWR_PVM_4)) +#endif + +#if defined (STM32L412xx) || defined (STM32L422xx) || defined (STM32L433xx) || defined (STM32L443xx) || defined (STM32L452xx) || defined (STM32L462xx) +#define IS_PWR_PVM_TYPE(TYPE) (((TYPE) == PWR_PVM_1) ||\ + ((TYPE) == PWR_PVM_3) ||\ + ((TYPE) == PWR_PVM_4)) +#elif defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L442xx) || defined (STM32L451xx) +#define IS_PWR_PVM_TYPE(TYPE) (((TYPE) == PWR_PVM_3) ||\ + ((TYPE) == PWR_PVM_4)) +#endif + +#define IS_PWR_PVM_MODE(MODE) (((MODE) == PWR_PVM_MODE_NORMAL) ||\ + ((MODE) == PWR_PVM_MODE_IT_RISING) ||\ + ((MODE) == PWR_PVM_MODE_IT_FALLING) ||\ + ((MODE) == PWR_PVM_MODE_IT_RISING_FALLING) ||\ + ((MODE) == PWR_PVM_MODE_EVENT_RISING) ||\ + ((MODE) == PWR_PVM_MODE_EVENT_FALLING) ||\ + ((MODE) == PWR_PVM_MODE_EVENT_RISING_FALLING)) + +#if defined(PWR_CR5_R1MODE) +#define IS_PWR_VOLTAGE_SCALING_RANGE(RANGE) (((RANGE) == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) || \ + ((RANGE) == PWR_REGULATOR_VOLTAGE_SCALE1) || \ + ((RANGE) == PWR_REGULATOR_VOLTAGE_SCALE2)) +#else +#define IS_PWR_VOLTAGE_SCALING_RANGE(RANGE) (((RANGE) == PWR_REGULATOR_VOLTAGE_SCALE1) || \ + ((RANGE) == PWR_REGULATOR_VOLTAGE_SCALE2)) +#endif + + +#define IS_PWR_BATTERY_RESISTOR_SELECT(RESISTOR) (((RESISTOR) == PWR_BATTERY_CHARGING_RESISTOR_5) ||\ + ((RESISTOR) == PWR_BATTERY_CHARGING_RESISTOR_1_5)) + +#define IS_PWR_BATTERY_CHARGING(CHARGING) (((CHARGING) == PWR_BATTERY_CHARGING_DISABLE) ||\ + ((CHARGING) == PWR_BATTERY_CHARGING_ENABLE)) + +#define IS_PWR_GPIO_BIT_NUMBER(BIT_NUMBER) (((BIT_NUMBER) & GPIO_PIN_MASK) != (uint32_t)0x00) + + +#if defined (STM32L412xx) || defined (STM32L422xx) +#define IS_PWR_GPIO(GPIO) (((GPIO) == PWR_GPIO_A) ||\ + ((GPIO) == PWR_GPIO_B) ||\ + ((GPIO) == PWR_GPIO_C) ||\ + ((GPIO) == PWR_GPIO_D) ||\ + ((GPIO) == PWR_GPIO_H)) +#elif defined (STM32L431xx) || defined (STM32L433xx) || defined (STM32L443xx) || \ + defined (STM32L451xx) || defined (STM32L452xx) || defined (STM32L462xx) +#define IS_PWR_GPIO(GPIO) (((GPIO) == PWR_GPIO_A) ||\ + ((GPIO) == PWR_GPIO_B) ||\ + ((GPIO) == PWR_GPIO_C) ||\ + ((GPIO) == PWR_GPIO_D) ||\ + ((GPIO) == PWR_GPIO_E) ||\ + ((GPIO) == PWR_GPIO_H)) +#elif defined (STM32L432xx) || defined (STM32L442xx) +#define IS_PWR_GPIO(GPIO) (((GPIO) == PWR_GPIO_A) ||\ + ((GPIO) == PWR_GPIO_B) ||\ + ((GPIO) == PWR_GPIO_C) ||\ + ((GPIO) == PWR_GPIO_H)) +#elif defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) +#define IS_PWR_GPIO(GPIO) (((GPIO) == PWR_GPIO_A) ||\ + ((GPIO) == PWR_GPIO_B) ||\ + ((GPIO) == PWR_GPIO_C) ||\ + ((GPIO) == PWR_GPIO_D) ||\ + ((GPIO) == PWR_GPIO_E) ||\ + ((GPIO) == PWR_GPIO_F) ||\ + ((GPIO) == PWR_GPIO_G) ||\ + ((GPIO) == PWR_GPIO_H)) +#elif defined (STM32L496xx) || defined (STM32L4A6xx) || \ + defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \ + defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) +#define IS_PWR_GPIO(GPIO) (((GPIO) == PWR_GPIO_A) ||\ + ((GPIO) == PWR_GPIO_B) ||\ + ((GPIO) == PWR_GPIO_C) ||\ + ((GPIO) == PWR_GPIO_D) ||\ + ((GPIO) == PWR_GPIO_E) ||\ + ((GPIO) == PWR_GPIO_F) ||\ + ((GPIO) == PWR_GPIO_G) ||\ + ((GPIO) == PWR_GPIO_H) ||\ + ((GPIO) == PWR_GPIO_I)) +#endif + +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define IS_PWR_SRAM2_RETENTION(SRAM2) (((SRAM2) == PWR_NO_SRAM2_RETENTION) ||\ + ((SRAM2) == PWR_FULL_SRAM2_RETENTION) ||\ + ((SRAM2) == PWR_4KBYTES_SRAM2_RETENTION)) +#else +#define IS_PWR_SRAM2_RETENTION(SRAM2) (((SRAM2) == PWR_NO_SRAM2_RETENTION) ||\ + ((SRAM2) == PWR_FULL_SRAM2_RETENTION)) +#endif + +/** + * @} + */ + + +/** @addtogroup PWREx_Exported_Functions PWR Extended Exported Functions + * @{ + */ + +/** @addtogroup PWREx_Exported_Functions_Group1 Extended Peripheral Control functions + * @{ + */ + + +/* Peripheral Control functions **********************************************/ +uint32_t HAL_PWREx_GetVoltageRange(void); +HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling); +void HAL_PWREx_EnableBatteryCharging(uint32_t ResistorSelection); +void HAL_PWREx_DisableBatteryCharging(void); +#if defined(PWR_CR2_USV) +void HAL_PWREx_EnableVddUSB(void); +void HAL_PWREx_DisableVddUSB(void); +#endif /* PWR_CR2_USV */ +#if defined(PWR_CR2_IOSV) +void HAL_PWREx_EnableVddIO2(void); +void HAL_PWREx_DisableVddIO2(void); +#endif /* PWR_CR2_IOSV */ +void HAL_PWREx_EnableInternalWakeUpLine(void); +void HAL_PWREx_DisableInternalWakeUpLine(void); +HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber); +HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber); +HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber); +HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber); +void HAL_PWREx_EnablePullUpPullDownConfig(void); +void HAL_PWREx_DisablePullUpPullDownConfig(void); +void HAL_PWREx_EnableSRAM2ContentRetention(void); +void HAL_PWREx_DisableSRAM2ContentRetention(void); +HAL_StatusTypeDef HAL_PWREx_SetSRAM2ContentRetention(uint32_t SRAM2Size); +#if defined(PWR_CR1_RRSTP) +void HAL_PWREx_EnableSRAM3ContentRetention(void); +void HAL_PWREx_DisableSRAM3ContentRetention(void); +#endif /* PWR_CR1_RRSTP */ +#if defined(PWR_CR3_DSIPDEN) +void HAL_PWREx_EnableDSIPinsPDActivation(void); +void HAL_PWREx_DisableDSIPinsPDActivation(void); +#endif /* PWR_CR3_DSIPDEN */ +#if defined(PWR_CR2_PVME1) +void HAL_PWREx_EnablePVM1(void); +void HAL_PWREx_DisablePVM1(void); +#endif /* PWR_CR2_PVME1 */ +#if defined(PWR_CR2_PVME2) +void HAL_PWREx_EnablePVM2(void); +void HAL_PWREx_DisablePVM2(void); +#endif /* PWR_CR2_PVME2 */ +void HAL_PWREx_EnablePVM3(void); +void HAL_PWREx_DisablePVM3(void); +void HAL_PWREx_EnablePVM4(void); +void HAL_PWREx_DisablePVM4(void); +HAL_StatusTypeDef HAL_PWREx_ConfigPVM(PWR_PVMTypeDef *sConfigPVM); +#if defined(PWR_CR3_ENULP) +void HAL_PWREx_EnableBORPVD_ULP(void); +void HAL_PWREx_DisableBORPVD_ULP(void); +#endif /* PWR_CR3_ENULP */ +#if defined(PWR_CR4_EXT_SMPS_ON) +void HAL_PWREx_EnableExtSMPS_0V95(void); +void HAL_PWREx_DisableExtSMPS_0V95(void); +#endif /* PWR_CR4_EXT_SMPS_ON */ + + +/* Low Power modes configuration functions ************************************/ +void HAL_PWREx_EnableLowPowerRunMode(void); +HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void); +void HAL_PWREx_EnterSTOP0Mode(uint8_t STOPEntry); +void HAL_PWREx_EnterSTOP1Mode(uint8_t STOPEntry); +void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry); +void HAL_PWREx_EnterSHUTDOWNMode(void); + +void HAL_PWREx_PVD_PVM_IRQHandler(void); +#if defined(PWR_CR2_PVME1) +void HAL_PWREx_PVM1Callback(void); +#endif /* PWR_CR2_PVME1 */ +#if defined(PWR_CR2_PVME2) +void HAL_PWREx_PVM2Callback(void); +#endif /* PWR_CR2_PVME2 */ +void HAL_PWREx_PVM3Callback(void); +void HAL_PWREx_PVM4Callback(void); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + + +#endif /* STM32L4xx_HAL_PWR_EX_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h new file mode 100644 index 0000000..5f18ff1 --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h @@ -0,0 +1,4872 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_rcc.h + * @author MCD Application Team + * @brief Header file of RCC HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32L4xx_HAL_RCC_H +#define STM32L4xx_HAL_RCC_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal_def.h" + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + +/** @addtogroup RCC + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup RCC_Exported_Types RCC Exported Types + * @{ + */ + +/** + * @brief RCC PLL configuration structure definition + */ +typedef struct +{ + uint32_t PLLState; /*!< The new state of the PLL. + This parameter can be a value of @ref RCC_PLL_Config */ + + uint32_t PLLSource; /*!< RCC_PLLSource: PLL entry clock source. + This parameter must be a value of @ref RCC_PLL_Clock_Source */ + + uint32_t PLLM; /*!< PLLM: Division factor for PLL VCO input clock. + This parameter must be a number between Min_Data = 1 and Max_Data = 16 on STM32L4Rx/STM32L4Sx devices. + This parameter must be a number between Min_Data = 1 and Max_Data = 8 on the other devices */ + + uint32_t PLLN; /*!< PLLN: Multiplication factor for PLL VCO output clock. + This parameter must be a number between Min_Data = 8 and Max_Data = 86 */ + +#if defined(RCC_PLLP_SUPPORT) + uint32_t PLLP; /*!< PLLP: Division factor for SAI clock. + This parameter must be a value of @ref RCC_PLLP_Clock_Divider */ +#endif /* RCC_PLLP_SUPPORT */ + + uint32_t PLLQ; /*!< PLLQ: Division factor for SDMMC1, RNG and USB clocks. + This parameter must be a value of @ref RCC_PLLQ_Clock_Divider */ + + uint32_t PLLR; /*!< PLLR: Division for the main system clock. + User have to set the PLLR parameter correctly to not exceed max frequency 120MHZ + on STM32L4Rx/STM32L4Sx devices else 80MHz on the other devices. + This parameter must be a value of @ref RCC_PLLR_Clock_Divider */ + +}RCC_PLLInitTypeDef; + +/** + * @brief RCC Internal/External Oscillator (HSE, HSI, MSI, LSE and LSI) configuration structure definition + */ +typedef struct +{ + uint32_t OscillatorType; /*!< The oscillators to be configured. + This parameter can be a value of @ref RCC_Oscillator_Type */ + + uint32_t HSEState; /*!< The new state of the HSE. + This parameter can be a value of @ref RCC_HSE_Config */ + + uint32_t LSEState; /*!< The new state of the LSE. + This parameter can be a value of @ref RCC_LSE_Config */ + + uint32_t HSIState; /*!< The new state of the HSI. + This parameter can be a value of @ref RCC_HSI_Config */ + + uint32_t HSICalibrationValue; /*!< The calibration trimming value (default is RCC_HSICALIBRATION_DEFAULT). + This parameter must be a number between Min_Data = 0 and Max_Data = 31 on STM32L47x/STM32L48x devices. + This parameter must be a number between Min_Data = 0 and Max_Data = 127 on the other devices */ + + uint32_t LSIState; /*!< The new state of the LSI. + This parameter can be a value of @ref RCC_LSI_Config */ +#if defined(RCC_CSR_LSIPREDIV) + + uint32_t LSIDiv; /*!< The division factor of the LSI. + This parameter can be a value of @ref RCC_LSI_Div */ +#endif /* RCC_CSR_LSIPREDIV */ + + uint32_t MSIState; /*!< The new state of the MSI. + This parameter can be a value of @ref RCC_MSI_Config */ + + uint32_t MSICalibrationValue; /*!< The calibration trimming value (default is RCC_MSICALIBRATION_DEFAULT). + This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF */ + + uint32_t MSIClockRange; /*!< The MSI frequency range. + This parameter can be a value of @ref RCC_MSI_Clock_Range */ + + uint32_t HSI48State; /*!< The new state of the HSI48 (only applicable to STM32L43x/STM32L44x/STM32L49x/STM32L4Ax devices). + This parameter can be a value of @ref RCC_HSI48_Config */ + + RCC_PLLInitTypeDef PLL; /*!< Main PLL structure parameters */ + +}RCC_OscInitTypeDef; + +/** + * @brief RCC System, AHB and APB busses clock configuration structure definition + */ +typedef struct +{ + uint32_t ClockType; /*!< The clock to be configured. + This parameter can be a value of @ref RCC_System_Clock_Type */ + + uint32_t SYSCLKSource; /*!< The clock source used as system clock (SYSCLK). + This parameter can be a value of @ref RCC_System_Clock_Source */ + + uint32_t AHBCLKDivider; /*!< The AHB clock (HCLK) divider. This clock is derived from the system clock (SYSCLK). + This parameter can be a value of @ref RCC_AHB_Clock_Source */ + + uint32_t APB1CLKDivider; /*!< The APB1 clock (PCLK1) divider. This clock is derived from the AHB clock (HCLK). + This parameter can be a value of @ref RCC_APB1_APB2_Clock_Source */ + + uint32_t APB2CLKDivider; /*!< The APB2 clock (PCLK2) divider. This clock is derived from the AHB clock (HCLK). + This parameter can be a value of @ref RCC_APB1_APB2_Clock_Source */ + +}RCC_ClkInitTypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup RCC_Exported_Constants RCC Exported Constants + * @{ + */ + +/** @defgroup RCC_Timeout_Value Timeout Values + * @{ + */ +#define RCC_DBP_TIMEOUT_VALUE 2U /* 2 ms (minimum Tick + 1) */ +#define RCC_LSE_TIMEOUT_VALUE LSE_STARTUP_TIMEOUT +/** + * @} + */ + +/** @defgroup RCC_Oscillator_Type Oscillator Type + * @{ + */ +#define RCC_OSCILLATORTYPE_NONE 0x00000000U /*!< Oscillator configuration unchanged */ +#define RCC_OSCILLATORTYPE_HSE 0x00000001U /*!< HSE to configure */ +#define RCC_OSCILLATORTYPE_HSI 0x00000002U /*!< HSI to configure */ +#define RCC_OSCILLATORTYPE_LSE 0x00000004U /*!< LSE to configure */ +#define RCC_OSCILLATORTYPE_LSI 0x00000008U /*!< LSI to configure */ +#define RCC_OSCILLATORTYPE_MSI 0x00000010U /*!< MSI to configure */ +#if defined(RCC_HSI48_SUPPORT) +#define RCC_OSCILLATORTYPE_HSI48 0x00000020U /*!< HSI48 to configure */ +#endif /* RCC_HSI48_SUPPORT */ +/** + * @} + */ + +/** @defgroup RCC_HSE_Config HSE Config + * @{ + */ +#define RCC_HSE_OFF 0x00000000U /*!< HSE clock deactivation */ +#define RCC_HSE_ON RCC_CR_HSEON /*!< HSE clock activation */ +#define RCC_HSE_BYPASS (RCC_CR_HSEBYP | RCC_CR_HSEON) /*!< External clock source for HSE clock */ +/** + * @} + */ + +/** @defgroup RCC_LSE_Config LSE Config + * @{ + */ +#define RCC_LSE_OFF 0x00000000U /*!< LSE clock deactivation */ +#define RCC_LSE_ON RCC_BDCR_LSEON /*!< LSE clock activation */ +#define RCC_LSE_BYPASS (RCC_BDCR_LSEBYP | RCC_BDCR_LSEON) /*!< External clock source for LSE clock */ +#if defined(RCC_BDCR_LSESYSDIS) +#define RCC_LSE_ON_RTC_ONLY (RCC_BDCR_LSESYSDIS | RCC_BDCR_LSEON) /*!< LSE clock activation without propagation to system */ +#define RCC_LSE_BYPASS_RTC_ONLY (RCC_BDCR_LSEBYP | RCC_BDCR_LSESYSDIS | RCC_BDCR_LSEON) /*!< External clock source for LSE clock without propagation to system */ +#endif /* RCC_BDCR_LSESYSDIS */ +/** + * @} + */ + +/** @defgroup RCC_HSI_Config HSI Config + * @{ + */ +#define RCC_HSI_OFF 0x00000000U /*!< HSI clock deactivation */ +#define RCC_HSI_ON RCC_CR_HSION /*!< HSI clock activation */ + +#if defined(RCC_ICSCR_HSITRIM_6) +#define RCC_HSICALIBRATION_DEFAULT 0x40U /*!< Default HSI calibration trimming value 64 on devices other than STM32L47x/STM32L48x */ +#else +#define RCC_HSICALIBRATION_DEFAULT 0x10U /*!< Default HSI calibration trimming value 16 on STM32L47x/STM32L48x devices */ +#endif /* RCC_ICSCR_HSITRIM_6 */ +/** + * @} + */ + +/** @defgroup RCC_LSI_Config LSI Config + * @{ + */ +#define RCC_LSI_OFF 0x00000000U /*!< LSI clock deactivation */ +#define RCC_LSI_ON RCC_CSR_LSION /*!< LSI clock activation */ +/** + * @} + */ +#if defined(RCC_CSR_LSIPREDIV) + +/** @defgroup RCC_LSI_Div LSI Div + * @{ + */ +#define RCC_LSI_DIV1 0x00000000U /*!< LSI clock not divided */ +#define RCC_LSI_DIV128 RCC_CSR_LSIPREDIV /*!< LSI clock divided by 128 */ +/** + * @} + */ +#endif /* RCC_CSR_LSIPREDIV */ + +/** @defgroup RCC_MSI_Config MSI Config + * @{ + */ +#define RCC_MSI_OFF 0x00000000U /*!< MSI clock deactivation */ +#define RCC_MSI_ON RCC_CR_MSION /*!< MSI clock activation */ + +#define RCC_MSICALIBRATION_DEFAULT 0U /*!< Default MSI calibration trimming value */ +/** + * @} + */ + +#if defined(RCC_HSI48_SUPPORT) +/** @defgroup RCC_HSI48_Config HSI48 Config + * @{ + */ +#define RCC_HSI48_OFF 0x00000000U /*!< HSI48 clock deactivation */ +#define RCC_HSI48_ON RCC_CRRCR_HSI48ON /*!< HSI48 clock activation */ +/** + * @} + */ +#else +/** @defgroup RCC_HSI48_Config HSI48 Config + * @{ + */ +#define RCC_HSI48_OFF 0x00000000U /*!< HSI48 clock deactivation */ +/** + * @} + */ +#endif /* RCC_HSI48_SUPPORT */ + +/** @defgroup RCC_PLL_Config PLL Config + * @{ + */ +#define RCC_PLL_NONE 0x00000000U /*!< PLL configuration unchanged */ +#define RCC_PLL_OFF 0x00000001U /*!< PLL deactivation */ +#define RCC_PLL_ON 0x00000002U /*!< PLL activation */ +/** + * @} + */ + +#if defined(RCC_PLLP_SUPPORT) +/** @defgroup RCC_PLLP_Clock_Divider PLLP Clock Divider + * @{ + */ +#if defined(RCC_PLLP_DIV_2_31_SUPPORT) +#define RCC_PLLP_DIV2 0x00000002U /*!< PLLP division factor = 2 */ +#define RCC_PLLP_DIV3 0x00000003U /*!< PLLP division factor = 3 */ +#define RCC_PLLP_DIV4 0x00000004U /*!< PLLP division factor = 4 */ +#define RCC_PLLP_DIV5 0x00000005U /*!< PLLP division factor = 5 */ +#define RCC_PLLP_DIV6 0x00000006U /*!< PLLP division factor = 6 */ +#define RCC_PLLP_DIV7 0x00000007U /*!< PLLP division factor = 7 */ +#define RCC_PLLP_DIV8 0x00000008U /*!< PLLP division factor = 8 */ +#define RCC_PLLP_DIV9 0x00000009U /*!< PLLP division factor = 9 */ +#define RCC_PLLP_DIV10 0x0000000AU /*!< PLLP division factor = 10 */ +#define RCC_PLLP_DIV11 0x0000000BU /*!< PLLP division factor = 11 */ +#define RCC_PLLP_DIV12 0x0000000CU /*!< PLLP division factor = 12 */ +#define RCC_PLLP_DIV13 0x0000000DU /*!< PLLP division factor = 13 */ +#define RCC_PLLP_DIV14 0x0000000EU /*!< PLLP division factor = 14 */ +#define RCC_PLLP_DIV15 0x0000000FU /*!< PLLP division factor = 15 */ +#define RCC_PLLP_DIV16 0x00000010U /*!< PLLP division factor = 16 */ +#define RCC_PLLP_DIV17 0x00000011U /*!< PLLP division factor = 17 */ +#define RCC_PLLP_DIV18 0x00000012U /*!< PLLP division factor = 18 */ +#define RCC_PLLP_DIV19 0x00000013U /*!< PLLP division factor = 19 */ +#define RCC_PLLP_DIV20 0x00000014U /*!< PLLP division factor = 20 */ +#define RCC_PLLP_DIV21 0x00000015U /*!< PLLP division factor = 21 */ +#define RCC_PLLP_DIV22 0x00000016U /*!< PLLP division factor = 22 */ +#define RCC_PLLP_DIV23 0x00000017U /*!< PLLP division factor = 23 */ +#define RCC_PLLP_DIV24 0x00000018U /*!< PLLP division factor = 24 */ +#define RCC_PLLP_DIV25 0x00000019U /*!< PLLP division factor = 25 */ +#define RCC_PLLP_DIV26 0x0000001AU /*!< PLLP division factor = 26 */ +#define RCC_PLLP_DIV27 0x0000001BU /*!< PLLP division factor = 27 */ +#define RCC_PLLP_DIV28 0x0000001CU /*!< PLLP division factor = 28 */ +#define RCC_PLLP_DIV29 0x0000001DU /*!< PLLP division factor = 29 */ +#define RCC_PLLP_DIV30 0x0000001EU /*!< PLLP division factor = 30 */ +#define RCC_PLLP_DIV31 0x0000001FU /*!< PLLP division factor = 31 */ +#else +#define RCC_PLLP_DIV7 0x00000007U /*!< PLLP division factor = 7 */ +#define RCC_PLLP_DIV17 0x00000011U /*!< PLLP division factor = 17 */ +#endif /* RCC_PLLP_DIV_2_31_SUPPORT */ +/** + * @} + */ +#endif /* RCC_PLLP_SUPPORT */ + +/** @defgroup RCC_PLLQ_Clock_Divider PLLQ Clock Divider + * @{ + */ +#define RCC_PLLQ_DIV2 0x00000002U /*!< PLLQ division factor = 2 */ +#define RCC_PLLQ_DIV4 0x00000004U /*!< PLLQ division factor = 4 */ +#define RCC_PLLQ_DIV6 0x00000006U /*!< PLLQ division factor = 6 */ +#define RCC_PLLQ_DIV8 0x00000008U /*!< PLLQ division factor = 8 */ +/** + * @} + */ + +/** @defgroup RCC_PLLR_Clock_Divider PLLR Clock Divider + * @{ + */ +#define RCC_PLLR_DIV2 0x00000002U /*!< PLLR division factor = 2 */ +#define RCC_PLLR_DIV4 0x00000004U /*!< PLLR division factor = 4 */ +#define RCC_PLLR_DIV6 0x00000006U /*!< PLLR division factor = 6 */ +#define RCC_PLLR_DIV8 0x00000008U /*!< PLLR division factor = 8 */ +/** + * @} + */ + +/** @defgroup RCC_PLL_Clock_Source PLL Clock Source + * @{ + */ +#define RCC_PLLSOURCE_NONE 0x00000000U /*!< No clock selected as PLL entry clock source */ +#define RCC_PLLSOURCE_MSI RCC_PLLCFGR_PLLSRC_MSI /*!< MSI clock selected as PLL entry clock source */ +#define RCC_PLLSOURCE_HSI RCC_PLLCFGR_PLLSRC_HSI /*!< HSI clock selected as PLL entry clock source */ +#define RCC_PLLSOURCE_HSE RCC_PLLCFGR_PLLSRC_HSE /*!< HSE clock selected as PLL entry clock source */ +/** + * @} + */ + +/** @defgroup RCC_PLL_Clock_Output PLL Clock Output + * @{ + */ +#if defined(RCC_PLLSAI2_SUPPORT) +#define RCC_PLL_SAI3CLK RCC_PLLCFGR_PLLPEN /*!< PLLSAI3CLK selection from main PLL (for devices with PLLSAI2) */ +#elif defined(RCC_PLLSAI1_SUPPORT) +#define RCC_PLL_SAI2CLK RCC_PLLCFGR_PLLPEN /*!< PLLSAI2CLK selection from main PLL (for devices without PLLSAI2) */ +#endif /* RCC_PLLSAI2_SUPPORT */ +#define RCC_PLL_48M1CLK RCC_PLLCFGR_PLLQEN /*!< PLL48M1CLK selection from main PLL */ +#define RCC_PLL_SYSCLK RCC_PLLCFGR_PLLREN /*!< PLLCLK selection from main PLL */ +/** + * @} + */ +#if defined(RCC_PLLSAI1_SUPPORT) + +/** @defgroup RCC_PLLSAI1_Clock_Output PLLSAI1 Clock Output + * @{ + */ +#define RCC_PLLSAI1_SAI1CLK RCC_PLLSAI1CFGR_PLLSAI1PEN /*!< PLLSAI1CLK selection from PLLSAI1 */ +#define RCC_PLLSAI1_48M2CLK RCC_PLLSAI1CFGR_PLLSAI1QEN /*!< PLL48M2CLK selection from PLLSAI1 */ +#define RCC_PLLSAI1_ADC1CLK RCC_PLLSAI1CFGR_PLLSAI1REN /*!< PLLADC1CLK selection from PLLSAI1 */ +/** + * @} + */ +#endif /* RCC_PLLSAI1_SUPPORT */ + +#if defined(RCC_PLLSAI2_SUPPORT) + +/** @defgroup RCC_PLLSAI2_Clock_Output PLLSAI2 Clock Output + * @{ + */ +#define RCC_PLLSAI2_SAI2CLK RCC_PLLSAI2CFGR_PLLSAI2PEN /*!< PLLSAI2CLK selection from PLLSAI2 */ +#if defined(RCC_PLLSAI2Q_DIV_SUPPORT) +#define RCC_PLLSAI2_DSICLK RCC_PLLSAI2CFGR_PLLSAI2QEN /*!< PLLDSICLK selection from PLLSAI2 */ +#endif /* RCC_PLLSAI2Q_DIV_SUPPORT */ +#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx) +#define RCC_PLLSAI2_ADC2CLK RCC_PLLSAI2CFGR_PLLSAI2REN /*!< PLLADC2CLK selection from PLLSAI2 */ +#else +#define RCC_PLLSAI2_LTDCCLK RCC_PLLSAI2CFGR_PLLSAI2REN /*!< PLLLTDCCLK selection from PLLSAI2 */ +#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx */ +/** + * @} + */ + +#endif /* RCC_PLLSAI2_SUPPORT */ + +/** @defgroup RCC_MSI_Clock_Range MSI Clock Range + * @{ + */ +#define RCC_MSIRANGE_0 RCC_CR_MSIRANGE_0 /*!< MSI = 100 KHz */ +#define RCC_MSIRANGE_1 RCC_CR_MSIRANGE_1 /*!< MSI = 200 KHz */ +#define RCC_MSIRANGE_2 RCC_CR_MSIRANGE_2 /*!< MSI = 400 KHz */ +#define RCC_MSIRANGE_3 RCC_CR_MSIRANGE_3 /*!< MSI = 800 KHz */ +#define RCC_MSIRANGE_4 RCC_CR_MSIRANGE_4 /*!< MSI = 1 MHz */ +#define RCC_MSIRANGE_5 RCC_CR_MSIRANGE_5 /*!< MSI = 2 MHz */ +#define RCC_MSIRANGE_6 RCC_CR_MSIRANGE_6 /*!< MSI = 4 MHz */ +#define RCC_MSIRANGE_7 RCC_CR_MSIRANGE_7 /*!< MSI = 8 MHz */ +#define RCC_MSIRANGE_8 RCC_CR_MSIRANGE_8 /*!< MSI = 16 MHz */ +#define RCC_MSIRANGE_9 RCC_CR_MSIRANGE_9 /*!< MSI = 24 MHz */ +#define RCC_MSIRANGE_10 RCC_CR_MSIRANGE_10 /*!< MSI = 32 MHz */ +#define RCC_MSIRANGE_11 RCC_CR_MSIRANGE_11 /*!< MSI = 48 MHz */ +/** + * @} + */ + +/** @defgroup RCC_System_Clock_Type System Clock Type + * @{ + */ +#define RCC_CLOCKTYPE_SYSCLK 0x00000001U /*!< SYSCLK to configure */ +#define RCC_CLOCKTYPE_HCLK 0x00000002U /*!< HCLK to configure */ +#define RCC_CLOCKTYPE_PCLK1 0x00000004U /*!< PCLK1 to configure */ +#define RCC_CLOCKTYPE_PCLK2 0x00000008U /*!< PCLK2 to configure */ +/** + * @} + */ + +/** @defgroup RCC_System_Clock_Source System Clock Source + * @{ + */ +#define RCC_SYSCLKSOURCE_MSI RCC_CFGR_SW_MSI /*!< MSI selection as system clock */ +#define RCC_SYSCLKSOURCE_HSI RCC_CFGR_SW_HSI /*!< HSI selection as system clock */ +#define RCC_SYSCLKSOURCE_HSE RCC_CFGR_SW_HSE /*!< HSE selection as system clock */ +#define RCC_SYSCLKSOURCE_PLLCLK RCC_CFGR_SW_PLL /*!< PLL selection as system clock */ +/** + * @} + */ + +/** @defgroup RCC_System_Clock_Source_Status System Clock Source Status + * @{ + */ +#define RCC_SYSCLKSOURCE_STATUS_MSI RCC_CFGR_SWS_MSI /*!< MSI used as system clock */ +#define RCC_SYSCLKSOURCE_STATUS_HSI RCC_CFGR_SWS_HSI /*!< HSI used as system clock */ +#define RCC_SYSCLKSOURCE_STATUS_HSE RCC_CFGR_SWS_HSE /*!< HSE used as system clock */ +#define RCC_SYSCLKSOURCE_STATUS_PLLCLK RCC_CFGR_SWS_PLL /*!< PLL used as system clock */ +/** + * @} + */ + +/** @defgroup RCC_AHB_Clock_Source AHB Clock Source + * @{ + */ +#define RCC_SYSCLK_DIV1 RCC_CFGR_HPRE_DIV1 /*!< SYSCLK not divided */ +#define RCC_SYSCLK_DIV2 RCC_CFGR_HPRE_DIV2 /*!< SYSCLK divided by 2 */ +#define RCC_SYSCLK_DIV4 RCC_CFGR_HPRE_DIV4 /*!< SYSCLK divided by 4 */ +#define RCC_SYSCLK_DIV8 RCC_CFGR_HPRE_DIV8 /*!< SYSCLK divided by 8 */ +#define RCC_SYSCLK_DIV16 RCC_CFGR_HPRE_DIV16 /*!< SYSCLK divided by 16 */ +#define RCC_SYSCLK_DIV64 RCC_CFGR_HPRE_DIV64 /*!< SYSCLK divided by 64 */ +#define RCC_SYSCLK_DIV128 RCC_CFGR_HPRE_DIV128 /*!< SYSCLK divided by 128 */ +#define RCC_SYSCLK_DIV256 RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */ +#define RCC_SYSCLK_DIV512 RCC_CFGR_HPRE_DIV512 /*!< SYSCLK divided by 512 */ +/** + * @} + */ + +/** @defgroup RCC_APB1_APB2_Clock_Source APB1 APB2 Clock Source + * @{ + */ +#define RCC_HCLK_DIV1 RCC_CFGR_PPRE1_DIV1 /*!< HCLK not divided */ +#define RCC_HCLK_DIV2 RCC_CFGR_PPRE1_DIV2 /*!< HCLK divided by 2 */ +#define RCC_HCLK_DIV4 RCC_CFGR_PPRE1_DIV4 /*!< HCLK divided by 4 */ +#define RCC_HCLK_DIV8 RCC_CFGR_PPRE1_DIV8 /*!< HCLK divided by 8 */ +#define RCC_HCLK_DIV16 RCC_CFGR_PPRE1_DIV16 /*!< HCLK divided by 16 */ +/** + * @} + */ + +/** @defgroup RCC_RTC_Clock_Source RTC Clock Source + * @{ + */ +#define RCC_RTCCLKSOURCE_NONE 0x00000000U /*!< No clock used as RTC clock */ +#define RCC_RTCCLKSOURCE_LSE RCC_BDCR_RTCSEL_0 /*!< LSE oscillator clock used as RTC clock */ +#define RCC_RTCCLKSOURCE_LSI RCC_BDCR_RTCSEL_1 /*!< LSI oscillator clock used as RTC clock */ +#define RCC_RTCCLKSOURCE_HSE_DIV32 RCC_BDCR_RTCSEL /*!< HSE oscillator clock divided by 32 used as RTC clock */ +/** + * @} + */ + +/** @defgroup RCC_MCO_Index MCO Index + * @{ + */ +#define RCC_MCO1 0x00000000U +#define RCC_MCO RCC_MCO1 /*!< MCO1 to be compliant with other families with 2 MCOs*/ +/** + * @} + */ + +/** @defgroup RCC_MCO1_Clock_Source MCO1 Clock Source + * @{ + */ +#define RCC_MCO1SOURCE_NOCLOCK 0x00000000U /*!< MCO1 output disabled, no clock on MCO1 */ +#define RCC_MCO1SOURCE_SYSCLK RCC_CFGR_MCOSEL_0 /*!< SYSCLK selection as MCO1 source */ +#define RCC_MCO1SOURCE_MSI RCC_CFGR_MCOSEL_1 /*!< MSI selection as MCO1 source */ +#define RCC_MCO1SOURCE_HSI (RCC_CFGR_MCOSEL_0| RCC_CFGR_MCOSEL_1) /*!< HSI selection as MCO1 source */ +#define RCC_MCO1SOURCE_HSE RCC_CFGR_MCOSEL_2 /*!< HSE selection as MCO1 source */ +#define RCC_MCO1SOURCE_PLLCLK (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_2) /*!< PLLCLK selection as MCO1 source */ +#define RCC_MCO1SOURCE_LSI (RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2) /*!< LSI selection as MCO1 source */ +#define RCC_MCO1SOURCE_LSE (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2) /*!< LSE selection as MCO1 source */ +#if defined(RCC_HSI48_SUPPORT) +#define RCC_MCO1SOURCE_HSI48 RCC_CFGR_MCOSEL_3 /*!< HSI48 selection as MCO1 source (STM32L43x/STM32L44x devices) */ +#endif /* RCC_HSI48_SUPPORT */ +/** + * @} + */ + +/** @defgroup RCC_MCOx_Clock_Prescaler MCO1 Clock Prescaler + * @{ + */ +#define RCC_MCODIV_1 RCC_CFGR_MCOPRE_DIV1 /*!< MCO not divided */ +#define RCC_MCODIV_2 RCC_CFGR_MCOPRE_DIV2 /*!< MCO divided by 2 */ +#define RCC_MCODIV_4 RCC_CFGR_MCOPRE_DIV4 /*!< MCO divided by 4 */ +#define RCC_MCODIV_8 RCC_CFGR_MCOPRE_DIV8 /*!< MCO divided by 8 */ +#define RCC_MCODIV_16 RCC_CFGR_MCOPRE_DIV16 /*!< MCO divided by 16 */ +/** + * @} + */ + +/** @defgroup RCC_Interrupt Interrupts + * @{ + */ +#define RCC_IT_LSIRDY RCC_CIFR_LSIRDYF /*!< LSI Ready Interrupt flag */ +#define RCC_IT_LSERDY RCC_CIFR_LSERDYF /*!< LSE Ready Interrupt flag */ +#define RCC_IT_MSIRDY RCC_CIFR_MSIRDYF /*!< MSI Ready Interrupt flag */ +#define RCC_IT_HSIRDY RCC_CIFR_HSIRDYF /*!< HSI16 Ready Interrupt flag */ +#define RCC_IT_HSERDY RCC_CIFR_HSERDYF /*!< HSE Ready Interrupt flag */ +#define RCC_IT_PLLRDY RCC_CIFR_PLLRDYF /*!< PLL Ready Interrupt flag */ +#if defined(RCC_PLLSAI1_SUPPORT) +#define RCC_IT_PLLSAI1RDY RCC_CIFR_PLLSAI1RDYF /*!< PLLSAI1 Ready Interrupt flag */ +#endif /* RCC_PLLSAI1_SUPPORT */ +#if defined(RCC_PLLSAI2_SUPPORT) +#define RCC_IT_PLLSAI2RDY RCC_CIFR_PLLSAI2RDYF /*!< PLLSAI2 Ready Interrupt flag */ +#endif /* RCC_PLLSAI2_SUPPORT */ +#define RCC_IT_CSS RCC_CIFR_CSSF /*!< Clock Security System Interrupt flag */ +#define RCC_IT_LSECSS RCC_CIFR_LSECSSF /*!< LSE Clock Security System Interrupt flag */ +#if defined(RCC_HSI48_SUPPORT) +#define RCC_IT_HSI48RDY RCC_CIFR_HSI48RDYF /*!< HSI48 Ready Interrupt flag */ +#endif /* RCC_HSI48_SUPPORT */ +/** + * @} + */ + +/** @defgroup RCC_Flag Flags + * Elements values convention: XXXYYYYYb + * - YYYYY : Flag position in the register + * - XXX : Register index + * - 001: CR register + * - 010: BDCR register + * - 011: CSR register + * - 100: CRRCR register + * @{ + */ +/* Flags in the CR register */ +#define RCC_FLAG_MSIRDY ((CR_REG_INDEX << 5U) | RCC_CR_MSIRDY_Pos) /*!< MSI Ready flag */ +#define RCC_FLAG_HSIRDY ((CR_REG_INDEX << 5U) | RCC_CR_HSIRDY_Pos) /*!< HSI Ready flag */ +#define RCC_FLAG_HSERDY ((CR_REG_INDEX << 5U) | RCC_CR_HSERDY_Pos) /*!< HSE Ready flag */ +#define RCC_FLAG_PLLRDY ((CR_REG_INDEX << 5U) | RCC_CR_PLLRDY_Pos) /*!< PLL Ready flag */ +#if defined(RCC_PLLSAI1_SUPPORT) +#define RCC_FLAG_PLLSAI1RDY ((CR_REG_INDEX << 5U) | RCC_CR_PLLSAI1RDY_Pos) /*!< PLLSAI1 Ready flag */ +#endif /* RCC_PLLSAI1_SUPPORT */ +#if defined(RCC_PLLSAI2_SUPPORT) +#define RCC_FLAG_PLLSAI2RDY ((CR_REG_INDEX << 5U) | RCC_CR_PLLSAI2RDY_Pos) /*!< PLLSAI2 Ready flag */ +#endif /* RCC_PLLSAI2_SUPPORT */ + +/* Flags in the BDCR register */ +#define RCC_FLAG_LSERDY ((BDCR_REG_INDEX << 5U) | RCC_BDCR_LSERDY_Pos) /*!< LSE Ready flag */ +#define RCC_FLAG_LSECSSD ((BDCR_REG_INDEX << 5U) | RCC_BDCR_LSECSSD_Pos) /*!< LSE Clock Security System Interrupt flag */ + +/* Flags in the CSR register */ +#define RCC_FLAG_LSIRDY ((CSR_REG_INDEX << 5U) | RCC_CSR_LSIRDY_Pos) /*!< LSI Ready flag */ +#define RCC_FLAG_FWRST ((CSR_REG_INDEX << 5U) | RCC_CSR_FWRSTF_Pos) /*!< Firewall reset flag */ +#define RCC_FLAG_OBLRST ((CSR_REG_INDEX << 5U) | RCC_CSR_OBLRSTF_Pos) /*!< Option Byte Loader reset flag */ +#define RCC_FLAG_PINRST ((CSR_REG_INDEX << 5U) | RCC_CSR_PINRSTF_Pos) /*!< PIN reset flag */ +#define RCC_FLAG_BORRST ((CSR_REG_INDEX << 5U) | RCC_CSR_BORRSTF_Pos) /*!< BOR reset flag */ +#define RCC_FLAG_SFTRST ((CSR_REG_INDEX << 5U) | RCC_CSR_SFTRSTF_Pos) /*!< Software Reset flag */ +#define RCC_FLAG_IWDGRST ((CSR_REG_INDEX << 5U) | RCC_CSR_IWDGRSTF_Pos) /*!< Independent Watchdog reset flag */ +#define RCC_FLAG_WWDGRST ((CSR_REG_INDEX << 5U) | RCC_CSR_WWDGRSTF_Pos) /*!< Window watchdog reset flag */ +#define RCC_FLAG_LPWRRST ((CSR_REG_INDEX << 5U) | RCC_CSR_LPWRRSTF_Pos) /*!< Low-Power reset flag */ + +#if defined(RCC_HSI48_SUPPORT) +/* Flags in the CRRCR register */ +#define RCC_FLAG_HSI48RDY ((CRRCR_REG_INDEX << 5U) | RCC_CRRCR_HSI48RDY_Pos) /*!< HSI48 Ready flag */ +#endif /* RCC_HSI48_SUPPORT */ +/** + * @} + */ + +/** @defgroup RCC_LSEDrive_Config LSE Drive Config + * @{ + */ +#define RCC_LSEDRIVE_LOW 0x00000000U /*!< LSE low drive capability */ +#define RCC_LSEDRIVE_MEDIUMLOW RCC_BDCR_LSEDRV_0 /*!< LSE medium low drive capability */ +#define RCC_LSEDRIVE_MEDIUMHIGH RCC_BDCR_LSEDRV_1 /*!< LSE medium high drive capability */ +#define RCC_LSEDRIVE_HIGH RCC_BDCR_LSEDRV /*!< LSE high drive capability */ +/** + * @} + */ + +/** @defgroup RCC_Stop_WakeUpClock Wake-Up from STOP Clock + * @{ + */ +#define RCC_STOP_WAKEUPCLOCK_MSI 0x00000000U /*!< MSI selection after wake-up from STOP */ +#define RCC_STOP_WAKEUPCLOCK_HSI RCC_CFGR_STOPWUCK /*!< HSI selection after wake-up from STOP */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ + +/** @defgroup RCC_Exported_Macros RCC Exported Macros + * @{ + */ + +/** @defgroup RCC_AHB1_Peripheral_Clock_Enable_Disable AHB1 Peripheral Clock Enable Disable + * @brief Enable or disable the AHB1 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ + +#define __HAL_RCC_DMA1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA1EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA1EN); \ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_DMA2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2EN); \ + UNUSED(tmpreg); \ + } while(0) + +#if defined(DMAMUX1) +#define __HAL_RCC_DMAMUX1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMAMUX1EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMAMUX1EN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* DMAMUX1 */ + +#define __HAL_RCC_FLASH_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_FLASHEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_FLASHEN); \ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_CRC_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN); \ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_TSC_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN); \ + UNUSED(tmpreg); \ + } while(0) + +#if defined(DMA2D) +#define __HAL_RCC_DMA2D_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2DEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2DEN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* DMA2D */ + +#if defined(GFXMMU) +#define __HAL_RCC_GFXMMU_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GFXMMUEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GFXMMUEN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* GFXMMU */ + + +#define __HAL_RCC_DMA1_CLK_DISABLE() CLEAR_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA1EN) + +#define __HAL_RCC_DMA2_CLK_DISABLE() CLEAR_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2EN) + +#if defined(DMAMUX1) +#define __HAL_RCC_DMAMUX1_CLK_DISABLE() CLEAR_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMAMUX1EN) +#endif /* DMAMUX1 */ + +#define __HAL_RCC_FLASH_CLK_DISABLE() CLEAR_BIT(RCC->AHB1ENR, RCC_AHB1ENR_FLASHEN) + +#define __HAL_RCC_CRC_CLK_DISABLE() CLEAR_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN) + +#define __HAL_RCC_TSC_CLK_DISABLE() CLEAR_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN) + +#if defined(DMA2D) +#define __HAL_RCC_DMA2D_CLK_DISABLE() CLEAR_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2DEN) +#endif /* DMA2D */ + +#if defined(GFXMMU) +#define __HAL_RCC_GFXMMU_CLK_DISABLE() CLEAR_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GFXMMUEN) +#endif /* GFXMMU */ + +/** + * @} + */ + +/** @defgroup RCC_AHB2_Peripheral_Clock_Enable_Disable AHB2 Peripheral Clock Enable Disable + * @brief Enable or disable the AHB2 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ + +#define __HAL_RCC_GPIOA_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOAEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOAEN); \ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_GPIOB_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOBEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOBEN); \ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_GPIOC_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOCEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOCEN); \ + UNUSED(tmpreg); \ + } while(0) + +#if defined(GPIOD) +#define __HAL_RCC_GPIOD_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIODEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIODEN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* GPIOD */ + +#if defined(GPIOE) +#define __HAL_RCC_GPIOE_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOEEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOEEN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* GPIOE */ + +#if defined(GPIOF) +#define __HAL_RCC_GPIOF_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOFEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOFEN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* GPIOF */ + +#if defined(GPIOG) +#define __HAL_RCC_GPIOG_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOGEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOGEN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* GPIOG */ + +#define __HAL_RCC_GPIOH_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOHEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOHEN); \ + UNUSED(tmpreg); \ + } while(0) + +#if defined(GPIOI) +#define __HAL_RCC_GPIOI_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOIEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOIEN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* GPIOI */ + +#if defined(USB_OTG_FS) +#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_OTGFSEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_OTGFSEN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* USB_OTG_FS */ + +#define __HAL_RCC_ADC_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_ADCEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_ADCEN); \ + UNUSED(tmpreg); \ + } while(0) + +#if defined(DCMI) +#define __HAL_RCC_DCMI_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* DCMI */ + +#if defined(PKA) +#define __HAL_RCC_PKA_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_PKAEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_PKAEN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* PKA */ + +#if defined(AES) +#define __HAL_RCC_AES_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_AESEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_AESEN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* AES */ + +#if defined(HASH) +#define __HAL_RCC_HASH_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_HASHEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_HASHEN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* HASH */ + +#define __HAL_RCC_RNG_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN); \ + UNUSED(tmpreg); \ + } while(0) + +#if defined(OCTOSPIM) +#define __HAL_RCC_OSPIM_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_OSPIMEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_OSPIMEN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* OCTOSPIM */ + +#if defined(SDMMC1) && defined(RCC_AHB2ENR_SDMMC1EN) +#define __HAL_RCC_SDMMC1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_SDMMC1EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_SDMMC1EN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* SDMMC1 && RCC_AHB2ENR_SDMMC1EN */ + +#if defined(SDMMC2) +#define __HAL_RCC_SDMMC2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_SDMMC2EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_SDMMC2EN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* SDMMC2 */ + + +#define __HAL_RCC_GPIOA_CLK_DISABLE() CLEAR_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOAEN) + +#define __HAL_RCC_GPIOB_CLK_DISABLE() CLEAR_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOBEN) + +#define __HAL_RCC_GPIOC_CLK_DISABLE() CLEAR_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOCEN) + +#if defined(GPIOD) +#define __HAL_RCC_GPIOD_CLK_DISABLE() CLEAR_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIODEN) +#endif /* GPIOD */ + +#if defined(GPIOE) +#define __HAL_RCC_GPIOE_CLK_DISABLE() CLEAR_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOEEN) +#endif /* GPIOE */ + +#if defined(GPIOF) +#define __HAL_RCC_GPIOF_CLK_DISABLE() CLEAR_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOFEN) +#endif /* GPIOF */ + +#if defined(GPIOG) +#define __HAL_RCC_GPIOG_CLK_DISABLE() CLEAR_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOGEN) +#endif /* GPIOG */ + +#define __HAL_RCC_GPIOH_CLK_DISABLE() CLEAR_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOHEN) + +#if defined(GPIOI) +#define __HAL_RCC_GPIOI_CLK_DISABLE() CLEAR_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOIEN) +#endif /* GPIOI */ + +#if defined(USB_OTG_FS) +#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() CLEAR_BIT(RCC->AHB2ENR, RCC_AHB2ENR_OTGFSEN); +#endif /* USB_OTG_FS */ + +#define __HAL_RCC_ADC_CLK_DISABLE() CLEAR_BIT(RCC->AHB2ENR, RCC_AHB2ENR_ADCEN) + +#if defined(DCMI) +#define __HAL_RCC_DCMI_CLK_DISABLE() CLEAR_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN) +#endif /* DCMI */ + +#if defined(PKA) +#define __HAL_RCC_PKA_CLK_DISABLE() CLEAR_BIT(RCC->AHB2ENR, RCC_AHB2ENR_PKAEN) +#endif /* PKA */ + +#if defined(AES) +#define __HAL_RCC_AES_CLK_DISABLE() CLEAR_BIT(RCC->AHB2ENR, RCC_AHB2ENR_AESEN); +#endif /* AES */ + +#if defined(HASH) +#define __HAL_RCC_HASH_CLK_DISABLE() CLEAR_BIT(RCC->AHB2ENR, RCC_AHB2ENR_HASHEN) +#endif /* HASH */ + +#define __HAL_RCC_RNG_CLK_DISABLE() CLEAR_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN) + +#if defined(OCTOSPIM) +#define __HAL_RCC_OSPIM_CLK_DISABLE() CLEAR_BIT(RCC->AHB2ENR, RCC_AHB2ENR_OSPIMEN) +#endif /* OCTOSPIM */ + +#if defined(SDMMC1) && defined(RCC_AHB2ENR_SDMMC1EN) +#define __HAL_RCC_SDMMC1_CLK_DISABLE() CLEAR_BIT(RCC->AHB2ENR, RCC_AHB2ENR_SDMMC1EN) +#endif /* SDMMC1 && RCC_AHB2ENR_SDMMC1EN */ + +#if defined(SDMMC2) +#define __HAL_RCC_SDMMC2_CLK_DISABLE() CLEAR_BIT(RCC->AHB2ENR, RCC_AHB2ENR_SDMMC2EN) +#endif /* SDMMC2 */ + +/** + * @} + */ + +/** @defgroup RCC_AHB3_Clock_Enable_Disable AHB3 Peripheral Clock Enable Disable + * @brief Enable or disable the AHB3 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ + +#if defined(FMC_BANK1) +#define __HAL_RCC_FMC_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* FMC_BANK1 */ + +#if defined(QUADSPI) +#define __HAL_RCC_QSPI_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* QUADSPI */ + +#if defined(OCTOSPI1) +#define __HAL_RCC_OSPI1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_OSPI1EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_OSPI1EN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* OCTOSPI1 */ + +#if defined(OCTOSPI2) +#define __HAL_RCC_OSPI2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_OSPI2EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_OSPI2EN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* OCTOSPI2 */ + +#if defined(FMC_BANK1) +#define __HAL_RCC_FMC_CLK_DISABLE() CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) +#endif /* FMC_BANK1 */ + +#if defined(QUADSPI) +#define __HAL_RCC_QSPI_CLK_DISABLE() CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN) +#endif /* QUADSPI */ + +#if defined(OCTOSPI1) +#define __HAL_RCC_OSPI1_CLK_DISABLE() CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_OSPI1EN) +#endif /* OCTOSPI1 */ + +#if defined(OCTOSPI2) +#define __HAL_RCC_OSPI2_CLK_DISABLE() CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_OSPI2EN) +#endif /* OCTOSPI2 */ + +/** + * @} + */ + +/** @defgroup RCC_APB1_Clock_Enable_Disable APB1 Peripheral Clock Enable Disable + * @brief Enable or disable the APB1 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ + +#define __HAL_RCC_TIM2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM2EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM2EN); \ + UNUSED(tmpreg); \ + } while(0) + +#if defined(TIM3) +#define __HAL_RCC_TIM3_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM3EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM3EN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* TIM3 */ + +#if defined(TIM4) +#define __HAL_RCC_TIM4_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM4EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM4EN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* TIM4 */ + +#if defined(TIM5) +#define __HAL_RCC_TIM5_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM5EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM5EN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* TIM5 */ + +#define __HAL_RCC_TIM6_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM6EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM6EN); \ + UNUSED(tmpreg); \ + } while(0) + +#if defined(TIM7) +#define __HAL_RCC_TIM7_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM7EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM7EN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* TIM7 */ + +#if defined(LCD) +#define __HAL_RCC_LCD_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1ENR1, RCC_APB1ENR1_LCDEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_LCDEN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* LCD */ + +#if defined(RCC_APB1ENR1_RTCAPBEN) +#define __HAL_RCC_RTCAPB_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1ENR1, RCC_APB1ENR1_RTCAPBEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_RTCAPBEN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* RCC_APB1ENR1_RTCAPBEN */ + +#define __HAL_RCC_WWDG_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1ENR1, RCC_APB1ENR1_WWDGEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_WWDGEN); \ + UNUSED(tmpreg); \ + } while(0) + +#if defined(SPI2) +#define __HAL_RCC_SPI2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1ENR1, RCC_APB1ENR1_SPI2EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_SPI2EN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* SPI2 */ + +#if defined(SPI3) +#define __HAL_RCC_SPI3_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1ENR1, RCC_APB1ENR1_SPI3EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_SPI3EN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* SPI3 */ + +#define __HAL_RCC_USART2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1ENR1, RCC_APB1ENR1_USART2EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_USART2EN); \ + UNUSED(tmpreg); \ + } while(0) + +#if defined(USART3) +#define __HAL_RCC_USART3_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1ENR1, RCC_APB1ENR1_USART3EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_USART3EN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* USART3 */ + +#if defined(UART4) +#define __HAL_RCC_UART4_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1ENR1, RCC_APB1ENR1_UART4EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_UART4EN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* UART4 */ + +#if defined(UART5) +#define __HAL_RCC_UART5_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1ENR1, RCC_APB1ENR1_UART5EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_UART5EN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* UART5 */ + +#define __HAL_RCC_I2C1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1ENR1, RCC_APB1ENR1_I2C1EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_I2C1EN); \ + UNUSED(tmpreg); \ + } while(0) + +#if defined(I2C2) +#define __HAL_RCC_I2C2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1ENR1, RCC_APB1ENR1_I2C2EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_I2C2EN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* I2C2 */ + +#define __HAL_RCC_I2C3_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1ENR1, RCC_APB1ENR1_I2C3EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_I2C3EN); \ + UNUSED(tmpreg); \ + } while(0) + +#if defined(I2C4) +#define __HAL_RCC_I2C4_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1ENR2, RCC_APB1ENR2_I2C4EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1ENR2, RCC_APB1ENR2_I2C4EN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* I2C4 */ + +#if defined(CRS) +#define __HAL_RCC_CRS_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1ENR1, RCC_APB1ENR1_CRSEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_CRSEN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* CRS */ + +#if defined(CAN1) +#define __HAL_RCC_CAN1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1ENR1, RCC_APB1ENR1_CAN1EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_CAN1EN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* CAN1 */ + +#if defined(CAN2) +#define __HAL_RCC_CAN2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1ENR1, RCC_APB1ENR1_CAN2EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_CAN2EN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* CAN2 */ + +#if defined(USB) +#define __HAL_RCC_USB_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1ENR1, RCC_APB1ENR1_USBFSEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_USBFSEN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* USB */ + +#define __HAL_RCC_PWR_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1ENR1, RCC_APB1ENR1_PWREN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_PWREN); \ + UNUSED(tmpreg); \ + } while(0) + +#if defined(DAC1) +#define __HAL_RCC_DAC1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1ENR1, RCC_APB1ENR1_DAC1EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_DAC1EN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* DAC1 */ + +#define __HAL_RCC_OPAMP_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1ENR1, RCC_APB1ENR1_OPAMPEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_OPAMPEN); \ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_LPTIM1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1ENR1, RCC_APB1ENR1_LPTIM1EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_LPTIM1EN); \ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_LPUART1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1ENR2, RCC_APB1ENR2_LPUART1EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1ENR2, RCC_APB1ENR2_LPUART1EN); \ + UNUSED(tmpreg); \ + } while(0) + +#if defined(SWPMI1) +#define __HAL_RCC_SWPMI1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1ENR2, RCC_APB1ENR2_SWPMI1EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1ENR2, RCC_APB1ENR2_SWPMI1EN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* SWPMI1 */ + +#define __HAL_RCC_LPTIM2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1ENR2, RCC_APB1ENR2_LPTIM2EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1ENR2, RCC_APB1ENR2_LPTIM2EN); \ + UNUSED(tmpreg); \ + } while(0) + + +#define __HAL_RCC_TIM2_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM2EN) + +#if defined(TIM3) +#define __HAL_RCC_TIM3_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM3EN) +#endif /* TIM3 */ + +#if defined(TIM4) +#define __HAL_RCC_TIM4_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM4EN) +#endif /* TIM4 */ + +#if defined(TIM5) +#define __HAL_RCC_TIM5_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM5EN) +#endif /* TIM5 */ + +#define __HAL_RCC_TIM6_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM6EN) + +#if defined(TIM7) +#define __HAL_RCC_TIM7_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM7EN) +#endif /* TIM7 */ + +#if defined(LCD) +#define __HAL_RCC_LCD_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR1, RCC_APB1ENR1_LCDEN); +#endif /* LCD */ + +#if defined(RCC_APB1ENR1_RTCAPBEN) +#define __HAL_RCC_RTCAPB_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR1, RCC_APB1ENR1_RTCAPBEN); +#endif /* RCC_APB1ENR1_RTCAPBEN */ + +#if defined(SPI2) +#define __HAL_RCC_SPI2_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR1, RCC_APB1ENR1_SPI2EN) +#endif /* SPI2 */ + +#if defined(SPI3) +#define __HAL_RCC_SPI3_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR1, RCC_APB1ENR1_SPI3EN) +#endif /* SPI3 */ + +#define __HAL_RCC_USART2_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR1, RCC_APB1ENR1_USART2EN) + +#if defined(USART3) +#define __HAL_RCC_USART3_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR1, RCC_APB1ENR1_USART3EN) +#endif /* USART3 */ + +#if defined(UART4) +#define __HAL_RCC_UART4_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR1, RCC_APB1ENR1_UART4EN) +#endif /* UART4 */ + +#if defined(UART5) +#define __HAL_RCC_UART5_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR1, RCC_APB1ENR1_UART5EN) +#endif /* UART5 */ + +#define __HAL_RCC_I2C1_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR1, RCC_APB1ENR1_I2C1EN) + +#if defined(I2C2) +#define __HAL_RCC_I2C2_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR1, RCC_APB1ENR1_I2C2EN) +#endif /* I2C2 */ + +#define __HAL_RCC_I2C3_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR1, RCC_APB1ENR1_I2C3EN) + +#if defined(I2C4) +#define __HAL_RCC_I2C4_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR2, RCC_APB1ENR2_I2C4EN) +#endif /* I2C4 */ + +#if defined(CRS) +#define __HAL_RCC_CRS_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR1, RCC_APB1ENR1_CRSEN); +#endif /* CRS */ + +#if defined(CAN1) +#define __HAL_RCC_CAN1_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR1, RCC_APB1ENR1_CAN1EN) +#endif /* CAN1 */ + +#if defined(CAN2) +#define __HAL_RCC_CAN2_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR1, RCC_APB1ENR1_CAN2EN) +#endif /* CAN2 */ + +#if defined(USB) +#define __HAL_RCC_USB_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR1, RCC_APB1ENR1_USBFSEN); +#endif /* USB */ + +#define __HAL_RCC_PWR_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR1, RCC_APB1ENR1_PWREN) + +#if defined(DAC1) +#define __HAL_RCC_DAC1_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR1, RCC_APB1ENR1_DAC1EN) +#endif /* DAC1 */ + +#define __HAL_RCC_OPAMP_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR1, RCC_APB1ENR1_OPAMPEN) + +#define __HAL_RCC_LPTIM1_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR1, RCC_APB1ENR1_LPTIM1EN) + +#define __HAL_RCC_LPUART1_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR2, RCC_APB1ENR2_LPUART1EN) + +#if defined(SWPMI1) +#define __HAL_RCC_SWPMI1_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR2, RCC_APB1ENR2_SWPMI1EN) +#endif /* SWPMI1 */ + +#define __HAL_RCC_LPTIM2_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR2, RCC_APB1ENR2_LPTIM2EN) + +/** + * @} + */ + +/** @defgroup RCC_APB2_Clock_Enable_Disable APB2 Peripheral Clock Enable Disable + * @brief Enable or disable the APB2 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ + +#define __HAL_RCC_SYSCFG_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN); \ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_FIREWALL_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB2ENR, RCC_APB2ENR_FWEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_FWEN); \ + UNUSED(tmpreg); \ + } while(0) + +#if defined(SDMMC1) && defined(RCC_APB2ENR_SDMMC1EN) +#define __HAL_RCC_SDMMC1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SDMMC1EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SDMMC1EN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* SDMMC1 && RCC_APB2ENR_SDMMC1EN */ + +#define __HAL_RCC_TIM1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN); \ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_SPI1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN); \ + UNUSED(tmpreg); \ + } while(0) + +#if defined(TIM8) +#define __HAL_RCC_TIM8_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* TIM8 */ + +#define __HAL_RCC_USART1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); \ + UNUSED(tmpreg); \ + } while(0) + + +#define __HAL_RCC_TIM15_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM15EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM15EN); \ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_TIM16_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM16EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM16EN); \ + UNUSED(tmpreg); \ + } while(0) + +#if defined(TIM17) +#define __HAL_RCC_TIM17_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM17EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM17EN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* TIM17 */ + +#if defined(SAI1) +#define __HAL_RCC_SAI1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* SAI1 */ + +#if defined(SAI2) +#define __HAL_RCC_SAI2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI2EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI2EN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* SAI2 */ + +#if defined(DFSDM1_Filter0) +#define __HAL_RCC_DFSDM1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB2ENR, RCC_APB2ENR_DFSDM1EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_DFSDM1EN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* DFSDM1_Filter0 */ + +#if defined(LTDC) +#define __HAL_RCC_LTDC_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB2ENR, RCC_APB2ENR_LTDCEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_LTDCEN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* LTDC */ + +#if defined(DSI) +#define __HAL_RCC_DSI_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB2ENR, RCC_APB2ENR_DSIEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_DSIEN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* DSI */ + + +#define __HAL_RCC_SYSCFG_CLK_DISABLE() CLEAR_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN) + +#if defined(SDMMC1) && defined(RCC_APB2ENR_SDMMC1EN) +#define __HAL_RCC_SDMMC1_CLK_DISABLE() CLEAR_BIT(RCC->APB2ENR, RCC_APB2ENR_SDMMC1EN) +#endif /* SDMMC1 && RCC_APB2ENR_SDMMC1EN */ + +#define __HAL_RCC_TIM1_CLK_DISABLE() CLEAR_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN) + +#define __HAL_RCC_SPI1_CLK_DISABLE() CLEAR_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN) + +#if defined(TIM8) +#define __HAL_RCC_TIM8_CLK_DISABLE() CLEAR_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN) +#endif /* TIM8 */ + +#define __HAL_RCC_USART1_CLK_DISABLE() CLEAR_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN) + +#define __HAL_RCC_TIM15_CLK_DISABLE() CLEAR_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM15EN) + +#define __HAL_RCC_TIM16_CLK_DISABLE() CLEAR_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM16EN) + +#if defined(TIM17) +#define __HAL_RCC_TIM17_CLK_DISABLE() CLEAR_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM17EN) +#endif /* TIM17 */ + +#if defined(SAI1) +#define __HAL_RCC_SAI1_CLK_DISABLE() CLEAR_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN) +#endif /* SAI1 */ + +#if defined(SAI2) +#define __HAL_RCC_SAI2_CLK_DISABLE() CLEAR_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI2EN) +#endif /* SAI2 */ + +#if defined(DFSDM1_Filter0) +#define __HAL_RCC_DFSDM1_CLK_DISABLE() CLEAR_BIT(RCC->APB2ENR, RCC_APB2ENR_DFSDM1EN) +#endif /* DFSDM1_Filter0 */ + +#if defined(LTDC) +#define __HAL_RCC_LTDC_CLK_DISABLE() CLEAR_BIT(RCC->APB2ENR, RCC_APB2ENR_LTDCEN) +#endif /* LTDC */ + +#if defined(DSI) +#define __HAL_RCC_DSI_CLK_DISABLE() CLEAR_BIT(RCC->APB2ENR, RCC_APB2ENR_DSIEN) +#endif /* DSI */ + +/** + * @} + */ + +/** @defgroup RCC_AHB1_Peripheral_Clock_Enable_Disable_Status AHB1 Peripheral Clock Enabled or Disabled Status + * @brief Check whether the AHB1 peripheral clock is enabled or not. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ + +#define __HAL_RCC_DMA1_IS_CLK_ENABLED() (READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA1EN) != 0U) + +#define __HAL_RCC_DMA2_IS_CLK_ENABLED() (READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2EN) != 0U) + +#if defined(DMAMUX1) +#define __HAL_RCC_DMAMUX1_IS_CLK_ENABLED() (READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMAMUX1EN) != 0U) +#endif /* DMAMUX1 */ + +#define __HAL_RCC_FLASH_IS_CLK_ENABLED() (READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_FLASHEN) != 0U) + +#define __HAL_RCC_CRC_IS_CLK_ENABLED() (READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN) != 0U) + +#define __HAL_RCC_TSC_IS_CLK_ENABLED() (READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN) != 0U) + +#if defined(DMA2D) +#define __HAL_RCC_DMA2D_IS_CLK_ENABLED() (READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2DEN) != 0U) +#endif /* DMA2D */ + +#if defined(GFXMMU) +#define __HAL_RCC_GFXMMU_IS_CLK_ENABLED() (READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GFXMMUEN) != 0U) +#endif /* GFXMMU */ + + +#define __HAL_RCC_DMA1_IS_CLK_DISABLED() (READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA1EN) == 0U) + +#define __HAL_RCC_DMA2_IS_CLK_DISABLED() (READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2EN) == 0U) + +#if defined(DMAMUX1) +#define __HAL_RCC_DMAMUX1_IS_CLK_DISABLED() (READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMAMUX1EN) == 0U) +#endif /* DMAMUX1 */ + +#define __HAL_RCC_FLASH_IS_CLK_DISABLED() (READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_FLASHEN) == 0U) + +#define __HAL_RCC_CRC_IS_CLK_DISABLED() (READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN) == 0U) + +#define __HAL_RCC_TSC_IS_CLK_DISABLED() (READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN) == 0U) + +#if defined(DMA2D) +#define __HAL_RCC_DMA2D_IS_CLK_DISABLED() (READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2DEN) == 0U) +#endif /* DMA2D */ + +#if defined(GFXMMU) +#define __HAL_RCC_GFXMMU_IS_CLK_DISABLED() (READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GFXMMUEN) == 0U) +#endif /* GFXMMU */ + +/** + * @} + */ + +/** @defgroup RCC_AHB2_Clock_Enable_Disable_Status AHB2 Peripheral Clock Enabled or Disabled Status + * @brief Check whether the AHB2 peripheral clock is enabled or not. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ + +#define __HAL_RCC_GPIOA_IS_CLK_ENABLED() (READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOAEN) != 0U) + +#define __HAL_RCC_GPIOB_IS_CLK_ENABLED() (READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOBEN) != 0U) + +#define __HAL_RCC_GPIOC_IS_CLK_ENABLED() (READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOCEN) != 0U) + +#if defined(GPIOD) +#define __HAL_RCC_GPIOD_IS_CLK_ENABLED() (READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIODEN) != 0U) +#endif /* GPIOD */ + +#if defined(GPIOE) +#define __HAL_RCC_GPIOE_IS_CLK_ENABLED() (READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOEEN) != 0U) +#endif /* GPIOE */ + +#if defined(GPIOF) +#define __HAL_RCC_GPIOF_IS_CLK_ENABLED() (READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOFEN) != 0U) +#endif /* GPIOF */ + +#if defined(GPIOG) +#define __HAL_RCC_GPIOG_IS_CLK_ENABLED() (READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOGEN) != 0U) +#endif /* GPIOG */ + +#define __HAL_RCC_GPIOH_IS_CLK_ENABLED() (READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOHEN) != 0U) + +#if defined(GPIOI) +#define __HAL_RCC_GPIOI_IS_CLK_ENABLED() (READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOIEN) != 0U) +#endif /* GPIOI */ + +#if defined(USB_OTG_FS) +#define __HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED() (READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_OTGFSEN) != 0U) +#endif /* USB_OTG_FS */ + +#define __HAL_RCC_ADC_IS_CLK_ENABLED() (READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_ADCEN) != 0U) + +#if defined(DCMI) +#define __HAL_RCC_DCMI_IS_CLK_ENABLED() (READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN) != 0U) +#endif /* DCMI */ + +#if defined(PKA) +#define __HAL_RCC_PKA_IS_CLK_ENABLED() (READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_PKAEN) != 0U) +#endif /* PKA */ + +#if defined(AES) +#define __HAL_RCC_AES_IS_CLK_ENABLED() (READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_AESEN) != 0U) +#endif /* AES */ + +#if defined(HASH) +#define __HAL_RCC_HASH_IS_CLK_ENABLED() (READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_HASHEN) != 0U) +#endif /* HASH */ + +#define __HAL_RCC_RNG_IS_CLK_ENABLED() (READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN) != 0U) + +#if defined(OCTOSPIM) +#define __HAL_RCC_OSPIM_IS_CLK_ENABLED() (READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_OSPIMEN) != 0U) +#endif /* OCTOSPIM */ + +#if defined(SDMMC1) && defined(RCC_AHB2ENR_SDMMC1EN) +#define __HAL_RCC_SDMMC1_IS_CLK_ENABLED() (READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_SDMMC1EN) != 0U) +#endif /* SDMMC1 && RCC_AHB2ENR_SDMMC1EN */ + +#if defined(SDMMC2) +#define __HAL_RCC_SDMMC2_IS_CLK_ENABLED() (READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_SDMMC2EN) != 0U) +#endif /* SDMMC2 */ + + +#define __HAL_RCC_GPIOA_IS_CLK_DISABLED() (READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOAEN) == 0U) + +#define __HAL_RCC_GPIOB_IS_CLK_DISABLED() (READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOBEN) == 0U) + +#define __HAL_RCC_GPIOC_IS_CLK_DISABLED() (READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOCEN) == 0U) + +#if defined(GPIOD) +#define __HAL_RCC_GPIOD_IS_CLK_DISABLED() (READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIODEN) == 0U) +#endif /* GPIOD */ + +#if defined(GPIOE) +#define __HAL_RCC_GPIOE_IS_CLK_DISABLED() (READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOEEN) == 0U) +#endif /* GPIOE */ + +#if defined(GPIOF) +#define __HAL_RCC_GPIOF_IS_CLK_DISABLED() (READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOFEN) == 0U) +#endif /* GPIOF */ + +#if defined(GPIOG) +#define __HAL_RCC_GPIOG_IS_CLK_DISABLED() (READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOGEN) == 0U) +#endif /* GPIOG */ + +#define __HAL_RCC_GPIOH_IS_CLK_DISABLED() (READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOHEN) == 0U) + +#if defined(GPIOI) +#define __HAL_RCC_GPIOI_IS_CLK_DISABLED() (READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOIEN) == 0U) +#endif /* GPIOI */ + +#if defined(USB_OTG_FS) +#define __HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED() (READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_OTGFSEN) == 0U) +#endif /* USB_OTG_FS */ + +#define __HAL_RCC_ADC_IS_CLK_DISABLED() (READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_ADCEN) == 0U) + +#if defined(DCMI) +#define __HAL_RCC_DCMI_IS_CLK_DISABLED() (READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN) == 0U) +#endif /* DCMI */ + +#if defined(PKA) +#define __HAL_RCC_PKA_IS_CLK_DISABLED() (READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_PKAEN) == 0U) +#endif /* PKA */ + +#if defined(AES) +#define __HAL_RCC_AES_IS_CLK_DISABLED() (READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_AESEN) == 0U) +#endif /* AES */ + +#if defined(HASH) +#define __HAL_RCC_HASH_IS_CLK_DISABLED() (READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_HASHEN) == 0U) +#endif /* HASH */ + +#define __HAL_RCC_RNG_IS_CLK_DISABLED() (READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN) == 0U) + +#if defined(OCTOSPIM) +#define __HAL_RCC_OSPIM_IS_CLK_DISABLED() (READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_OSPIMEN) == 0U) +#endif /* OCTOSPIM */ + +#if defined(SDMMC1) && defined(RCC_AHB2ENR_SDMMC1EN) +#define __HAL_RCC_SDMMC1_IS_CLK_DISABLED() (READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_SDMMC1EN) == 0U) +#endif /* SDMMC1 && RCC_AHB2ENR_SDMMC1EN */ + +#if defined(SDMMC2) +#define __HAL_RCC_SDMMC2_IS_CLK_DISABLED() (READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_SDMMC2EN) == 0U) +#endif /* SDMMC2 */ + +/** + * @} + */ + +/** @defgroup RCC_AHB3_Clock_Enable_Disable_Status AHB3 Peripheral Clock Enabled or Disabled Status + * @brief Check whether the AHB3 peripheral clock is enabled or not. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ + +#if defined(FMC_BANK1) +#define __HAL_RCC_FMC_IS_CLK_ENABLED() (READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) != 0U) +#endif /* FMC_BANK1 */ + +#if defined(QUADSPI) +#define __HAL_RCC_QSPI_IS_CLK_ENABLED() (READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN) != 0U) +#endif /* QUADSPI */ + +#if defined(OCTOSPI1) +#define __HAL_RCC_OSPI1_IS_CLK_ENABLED() (READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_OSPI1EN) != 0U) +#endif /* OCTOSPI1 */ + +#if defined(OCTOSPI2) +#define __HAL_RCC_OSPI2_IS_CLK_ENABLED() (READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_OSPI2EN) != 0U) +#endif /* OCTOSPI2 */ + +#if defined(FMC_BANK1) +#define __HAL_RCC_FMC_IS_CLK_DISABLED() (READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U) +#endif /* FMC_BANK1 */ + +#if defined(QUADSPI) +#define __HAL_RCC_QSPI_IS_CLK_DISABLED() (READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN) == 0U) +#endif /* QUADSPI */ + +#if defined(OCTOSPI1) +#define __HAL_RCC_OSPI1_IS_CLK_DISABLED() (READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_OSPI1EN) == 0U) +#endif /* OCTOSPI1 */ + +#if defined(OCTOSPI2) +#define __HAL_RCC_OSPI2_IS_CLK_DISABLED() (READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_OSPI2EN) == 0U) +#endif /* OCTOSPI2 */ + +/** + * @} + */ + +/** @defgroup RCC_APB1_Clock_Enable_Disable_Status APB1 Peripheral Clock Enabled or Disabled Status + * @brief Check whether the APB1 peripheral clock is enabled or not. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ + +#define __HAL_RCC_TIM2_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM2EN) != 0U) + +#if defined(TIM3) +#define __HAL_RCC_TIM3_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM3EN) != 0U) +#endif /* TIM3 */ + +#if defined(TIM4) +#define __HAL_RCC_TIM4_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM4EN) != 0U) +#endif /* TIM4 */ + +#if defined(TIM5) +#define __HAL_RCC_TIM5_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM5EN) != 0U) +#endif /* TIM5 */ + +#define __HAL_RCC_TIM6_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM6EN) != 0U) + +#if defined(TIM7) +#define __HAL_RCC_TIM7_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM7EN) != 0U) +#endif /* TIM7 */ + +#if defined(LCD) +#define __HAL_RCC_LCD_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_LCDEN) != 0U) +#endif /* LCD */ + +#if defined(RCC_APB1ENR1_RTCAPBEN) +#define __HAL_RCC_RTCAPB_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_RTCAPBEN) != 0U) +#endif /* RCC_APB1ENR1_RTCAPBEN */ + +#define __HAL_RCC_WWDG_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_WWDGEN) != 0U) + +#if defined(SPI2) +#define __HAL_RCC_SPI2_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_SPI2EN) != 0U) +#endif /* SPI2 */ + +#if defined(SPI3) +#define __HAL_RCC_SPI3_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_SPI3EN) != 0U) +#endif /* SPI3 */ + +#define __HAL_RCC_USART2_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_USART2EN) != 0U) + +#if defined(USART3) +#define __HAL_RCC_USART3_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_USART3EN) != 0U) +#endif /* USART3 */ + +#if defined(UART4) +#define __HAL_RCC_UART4_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_UART4EN) != 0U) +#endif /* UART4 */ + +#if defined(UART5) +#define __HAL_RCC_UART5_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_UART5EN) != 0U) +#endif /* UART5 */ + +#define __HAL_RCC_I2C1_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_I2C1EN) != 0U) + +#if defined(I2C2) +#define __HAL_RCC_I2C2_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_I2C2EN) != 0U) +#endif /* I2C2 */ + +#define __HAL_RCC_I2C3_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_I2C3EN) != 0U) + +#if defined(I2C4) +#define __HAL_RCC_I2C4_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR2, RCC_APB1ENR2_I2C4EN) != 0U) +#endif /* I2C4 */ + +#if defined(CRS) +#define __HAL_RCC_CRS_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_CRSEN) != 0U) +#endif /* CRS */ + +#if defined(CAN1) +#define __HAL_RCC_CAN1_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_CAN1EN) != 0U) +#endif /* CAN1 */ + +#if defined(CAN2) +#define __HAL_RCC_CAN2_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_CAN2EN) != 0U) +#endif /* CAN2 */ + +#if defined(USB) +#define __HAL_RCC_USB_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_USBFSEN) != 0U) +#endif /* USB */ + +#define __HAL_RCC_PWR_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_PWREN) != 0U) + +#if defined(DAC1) +#define __HAL_RCC_DAC1_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_DAC1EN) != 0U) +#endif /* DAC1 */ + +#define __HAL_RCC_OPAMP_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_OPAMPEN) != 0U) + +#define __HAL_RCC_LPTIM1_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_LPTIM1EN) != 0U) + +#define __HAL_RCC_LPUART1_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR2, RCC_APB1ENR2_LPUART1EN) != 0U) + +#if defined(SWPMI1) +#define __HAL_RCC_SWPMI1_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR2, RCC_APB1ENR2_SWPMI1EN) != 0U) +#endif /* SWPMI1 */ + +#define __HAL_RCC_LPTIM2_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR2, RCC_APB1ENR2_LPTIM2EN) != 0U) + + +#define __HAL_RCC_TIM2_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM2EN) == 0U) + +#if defined(TIM3) +#define __HAL_RCC_TIM3_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM3EN) == 0U) +#endif /* TIM3 */ + +#if defined(TIM4) +#define __HAL_RCC_TIM4_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM4EN) == 0U) +#endif /* TIM4 */ + +#if defined(TIM5) +#define __HAL_RCC_TIM5_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM5EN) == 0U) +#endif /* TIM5 */ + +#define __HAL_RCC_TIM6_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM6EN) == 0U) + +#if defined(TIM7) +#define __HAL_RCC_TIM7_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM7EN) == 0U) +#endif /* TIM7 */ + +#if defined(LCD) +#define __HAL_RCC_LCD_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_LCDEN) == 0U) +#endif /* LCD */ + +#if defined(RCC_APB1ENR1_RTCAPBEN) +#define __HAL_RCC_RTCAPB_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_RTCAPBEN) == 0U) +#endif /* RCC_APB1ENR1_RTCAPBEN */ + +#define __HAL_RCC_WWDG_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_WWDGEN) == 0U) + +#if defined(SPI2) +#define __HAL_RCC_SPI2_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_SPI2EN) == 0U) +#endif /* SPI2 */ + +#if defined(SPI3) +#define __HAL_RCC_SPI3_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_SPI3EN) == 0U) +#endif /* SPI3 */ + +#define __HAL_RCC_USART2_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_USART2EN) == 0U) + +#if defined(USART3) +#define __HAL_RCC_USART3_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_USART3EN) == 0U) +#endif /* USART3 */ + +#if defined(UART4) +#define __HAL_RCC_UART4_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_UART4EN) == 0U) +#endif /* UART4 */ + +#if defined(UART5) +#define __HAL_RCC_UART5_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_UART5EN) == 0U) +#endif /* UART5 */ + +#define __HAL_RCC_I2C1_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_I2C1EN) == 0U) + +#if defined(I2C2) +#define __HAL_RCC_I2C2_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_I2C2EN) == 0U) +#endif /* I2C2 */ + +#define __HAL_RCC_I2C3_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_I2C3EN) == 0U) + +#if defined(I2C4) +#define __HAL_RCC_I2C4_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR2, RCC_APB1ENR2_I2C4EN) == 0U) +#endif /* I2C4 */ + +#if defined(CRS) +#define __HAL_RCC_CRS_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_CRSEN) == 0U) +#endif /* CRS */ + +#if defined(CAN1) +#define __HAL_RCC_CAN1_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_CAN1EN) == 0U) +#endif /* CAN1 */ + +#if defined(CAN2) +#define __HAL_RCC_CAN2_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_CAN2EN) == 0U) +#endif /* CAN2 */ + +#if defined(USB) +#define __HAL_RCC_USB_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_USBFSEN) == 0U) +#endif /* USB */ + +#define __HAL_RCC_PWR_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_PWREN) == 0U) + +#if defined(DAC1) +#define __HAL_RCC_DAC1_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_DAC1EN) == 0U) +#endif /* DAC1 */ + +#define __HAL_RCC_OPAMP_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_OPAMPEN) == 0U) + +#define __HAL_RCC_LPTIM1_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_LPTIM1EN) == 0U) + +#define __HAL_RCC_LPUART1_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR2, RCC_APB1ENR2_LPUART1EN) == 0U) + +#if defined(SWPMI1) +#define __HAL_RCC_SWPMI1_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR2, RCC_APB1ENR2_SWPMI1EN) == 0U) +#endif /* SWPMI1 */ + +#define __HAL_RCC_LPTIM2_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR2, RCC_APB1ENR2_LPTIM2EN) == 0U) + +/** + * @} + */ + +/** @defgroup RCC_APB2_Clock_Enable_Disable_Status APB2 Peripheral Clock Enabled or Disabled Status + * @brief Check whether the APB2 peripheral clock is enabled or not. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ + +#define __HAL_RCC_SYSCFG_IS_CLK_ENABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN) != 0U) + +#define __HAL_RCC_FIREWALL_IS_CLK_ENABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_FWEN) != 0U) + +#if defined(SDMMC1) && defined(RCC_APB2ENR_SDMMC1EN) +#define __HAL_RCC_SDMMC1_IS_CLK_ENABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SDMMC1EN) != 0U) +#endif /* SDMMC1 && RCC_APB2ENR_SDMMC1EN */ + +#define __HAL_RCC_TIM1_IS_CLK_ENABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN) != 0U) + +#define __HAL_RCC_SPI1_IS_CLK_ENABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN) != 0U) + +#if defined(TIM8) +#define __HAL_RCC_TIM8_IS_CLK_ENABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN) != 0U) +#endif /* TIM8 */ + +#define __HAL_RCC_USART1_IS_CLK_ENABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN) != 0U) + +#define __HAL_RCC_TIM15_IS_CLK_ENABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM15EN) != 0U) + +#define __HAL_RCC_TIM16_IS_CLK_ENABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM16EN) != 0U) + +#if defined(TIM17) +#define __HAL_RCC_TIM17_IS_CLK_ENABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM17EN) != 0U) +#endif /* TIM17 */ + +#if defined(SAI1) +#define __HAL_RCC_SAI1_IS_CLK_ENABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN) != 0U) +#endif /* SAI1 */ + +#if defined(SAI2) +#define __HAL_RCC_SAI2_IS_CLK_ENABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI2EN) != 0U) +#endif /* SAI2 */ + +#if defined(DFSDM1_Filter0) +#define __HAL_RCC_DFSDM1_IS_CLK_ENABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_DFSDM1EN) != 0U) +#endif /* DFSDM1_Filter0 */ + +#if defined(LTDC) +#define __HAL_RCC_LTDC_IS_CLK_ENABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_LTDCEN) != 0U) +#endif /* LTDC */ + +#if defined(DSI) +#define __HAL_RCC_DSI_IS_CLK_ENABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_DSIEN) != 0U) +#endif /* DSI */ + + +#define __HAL_RCC_SYSCFG_IS_CLK_DISABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN) == 0U) + +#if defined(SDMMC1) && defined(RCC_APB2ENR_SDMMC1EN) +#define __HAL_RCC_SDMMC1_IS_CLK_DISABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SDMMC1EN) == 0U) +#endif /* SDMMC1 && RCC_APB2ENR_SDMMC1EN */ + +#define __HAL_RCC_TIM1_IS_CLK_DISABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN) == 0U) + +#define __HAL_RCC_SPI1_IS_CLK_DISABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN) == 0U) + +#if defined(TIM8) +#define __HAL_RCC_TIM8_IS_CLK_DISABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN) == 0U) +#endif /* TIM8 */ + +#define __HAL_RCC_USART1_IS_CLK_DISABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN) == 0U) + +#define __HAL_RCC_TIM15_IS_CLK_DISABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM15EN) == 0U) + +#define __HAL_RCC_TIM16_IS_CLK_DISABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM16EN) == 0U) + +#if defined(TIM17) +#define __HAL_RCC_TIM17_IS_CLK_DISABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM17EN) == 0U) +#endif /* TIM17 */ + +#if defined(SAI1) +#define __HAL_RCC_SAI1_IS_CLK_DISABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN) == 0U) +#endif /* SAI1 */ + +#if defined(SAI2) +#define __HAL_RCC_SAI2_IS_CLK_DISABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI2EN) == 0U) +#endif /* SAI2 */ + +#if defined(DFSDM1_Filter0) +#define __HAL_RCC_DFSDM1_IS_CLK_DISABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_DFSDM1EN) == 0U) +#endif /* DFSDM1_Filter0 */ + +#if defined(LTDC) +#define __HAL_RCC_LTDC_IS_CLK_DISABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_LTDCEN) == 0U) +#endif /* LTDC */ + +#if defined(DSI) +#define __HAL_RCC_DSI_IS_CLK_DISABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_DSIEN) == 0U) +#endif /* DSI */ + +/** + * @} + */ + +/** @defgroup RCC_AHB1_Force_Release_Reset AHB1 Peripheral Force Release Reset + * @brief Force or release AHB1 peripheral reset. + * @{ + */ +#define __HAL_RCC_AHB1_FORCE_RESET() WRITE_REG(RCC->AHB1RSTR, 0xFFFFFFFFUL) + +#define __HAL_RCC_DMA1_FORCE_RESET() SET_BIT(RCC->AHB1RSTR, RCC_AHB1RSTR_DMA1RST) + +#define __HAL_RCC_DMA2_FORCE_RESET() SET_BIT(RCC->AHB1RSTR, RCC_AHB1RSTR_DMA2RST) + +#if defined(DMAMUX1) +#define __HAL_RCC_DMAMUX1_FORCE_RESET() SET_BIT(RCC->AHB1RSTR, RCC_AHB1RSTR_DMAMUX1RST) +#endif /* DMAMUX1 */ + +#define __HAL_RCC_FLASH_FORCE_RESET() SET_BIT(RCC->AHB1RSTR, RCC_AHB1RSTR_FLASHRST) + +#define __HAL_RCC_CRC_FORCE_RESET() SET_BIT(RCC->AHB1RSTR, RCC_AHB1RSTR_CRCRST) + +#define __HAL_RCC_TSC_FORCE_RESET() SET_BIT(RCC->AHB1RSTR, RCC_AHB1RSTR_TSCRST) + +#if defined(DMA2D) +#define __HAL_RCC_DMA2D_FORCE_RESET() SET_BIT(RCC->AHB1RSTR, RCC_AHB1RSTR_DMA2DRST) +#endif /* DMA2D */ + +#if defined(GFXMMU) +#define __HAL_RCC_GFXMMU_FORCE_RESET() SET_BIT(RCC->AHB1RSTR, RCC_AHB1RSTR_GFXMMURST) +#endif /* GFXMMU */ + + +#define __HAL_RCC_AHB1_RELEASE_RESET() WRITE_REG(RCC->AHB1RSTR, 0x00000000UL) + +#define __HAL_RCC_DMA1_RELEASE_RESET() CLEAR_BIT(RCC->AHB1RSTR, RCC_AHB1RSTR_DMA1RST) + +#define __HAL_RCC_DMA2_RELEASE_RESET() CLEAR_BIT(RCC->AHB1RSTR, RCC_AHB1RSTR_DMA2RST) + +#if defined(DMAMUX1) +#define __HAL_RCC_DMAMUX1_RELEASE_RESET() CLEAR_BIT(RCC->AHB1RSTR, RCC_AHB1RSTR_DMAMUX1RST) +#endif /* DMAMUX1 */ + +#define __HAL_RCC_FLASH_RELEASE_RESET() CLEAR_BIT(RCC->AHB1RSTR, RCC_AHB1RSTR_FLASHRST) + +#define __HAL_RCC_CRC_RELEASE_RESET() CLEAR_BIT(RCC->AHB1RSTR, RCC_AHB1RSTR_CRCRST) + +#define __HAL_RCC_TSC_RELEASE_RESET() CLEAR_BIT(RCC->AHB1RSTR, RCC_AHB1RSTR_TSCRST) + +#if defined(DMA2D) +#define __HAL_RCC_DMA2D_RELEASE_RESET() CLEAR_BIT(RCC->AHB1RSTR, RCC_AHB1RSTR_DMA2DRST) +#endif /* DMA2D */ + +#if defined(GFXMMU) +#define __HAL_RCC_GFXMMU_RELEASE_RESET() CLEAR_BIT(RCC->AHB1RSTR, RCC_AHB1RSTR_GFXMMURST) +#endif /* GFXMMU */ + +/** + * @} + */ + +/** @defgroup RCC_AHB2_Force_Release_Reset AHB2 Peripheral Force Release Reset + * @brief Force or release AHB2 peripheral reset. + * @{ + */ +#define __HAL_RCC_AHB2_FORCE_RESET() WRITE_REG(RCC->AHB2RSTR, 0xFFFFFFFFUL) + +#define __HAL_RCC_GPIOA_FORCE_RESET() SET_BIT(RCC->AHB2RSTR, RCC_AHB2RSTR_GPIOARST) + +#define __HAL_RCC_GPIOB_FORCE_RESET() SET_BIT(RCC->AHB2RSTR, RCC_AHB2RSTR_GPIOBRST) + +#define __HAL_RCC_GPIOC_FORCE_RESET() SET_BIT(RCC->AHB2RSTR, RCC_AHB2RSTR_GPIOCRST) + +#if defined(GPIOD) +#define __HAL_RCC_GPIOD_FORCE_RESET() SET_BIT(RCC->AHB2RSTR, RCC_AHB2RSTR_GPIODRST) +#endif /* GPIOD */ + +#if defined(GPIOE) +#define __HAL_RCC_GPIOE_FORCE_RESET() SET_BIT(RCC->AHB2RSTR, RCC_AHB2RSTR_GPIOERST) +#endif /* GPIOE */ + +#if defined(GPIOF) +#define __HAL_RCC_GPIOF_FORCE_RESET() SET_BIT(RCC->AHB2RSTR, RCC_AHB2RSTR_GPIOFRST) +#endif /* GPIOF */ + +#if defined(GPIOG) +#define __HAL_RCC_GPIOG_FORCE_RESET() SET_BIT(RCC->AHB2RSTR, RCC_AHB2RSTR_GPIOGRST) +#endif /* GPIOG */ + +#define __HAL_RCC_GPIOH_FORCE_RESET() SET_BIT(RCC->AHB2RSTR, RCC_AHB2RSTR_GPIOHRST) + +#if defined(GPIOI) +#define __HAL_RCC_GPIOI_FORCE_RESET() SET_BIT(RCC->AHB2RSTR, RCC_AHB2RSTR_GPIOIRST) +#endif /* GPIOI */ + +#if defined(USB_OTG_FS) +#define __HAL_RCC_USB_OTG_FS_FORCE_RESET() SET_BIT(RCC->AHB2RSTR, RCC_AHB2RSTR_OTGFSRST) +#endif /* USB_OTG_FS */ + +#define __HAL_RCC_ADC_FORCE_RESET() SET_BIT(RCC->AHB2RSTR, RCC_AHB2RSTR_ADCRST) + +#if defined(DCMI) +#define __HAL_RCC_DCMI_FORCE_RESET() SET_BIT(RCC->AHB2RSTR, RCC_AHB2RSTR_DCMIRST) +#endif /* DCMI */ + +#if defined(PKA) +#define __HAL_RCC_PKA_FORCE_RESET() SET_BIT(RCC->AHB2RSTR, RCC_AHB2RSTR_PKARST) +#endif /* PKA */ + +#if defined(AES) +#define __HAL_RCC_AES_FORCE_RESET() SET_BIT(RCC->AHB2RSTR, RCC_AHB2RSTR_AESRST) +#endif /* AES */ + +#if defined(HASH) +#define __HAL_RCC_HASH_FORCE_RESET() SET_BIT(RCC->AHB2RSTR, RCC_AHB2RSTR_HASHRST) +#endif /* HASH */ + +#define __HAL_RCC_RNG_FORCE_RESET() SET_BIT(RCC->AHB2RSTR, RCC_AHB2RSTR_RNGRST) + +#if defined(OCTOSPIM) +#define __HAL_RCC_OSPIM_FORCE_RESET() SET_BIT(RCC->AHB2RSTR, RCC_AHB2RSTR_OSPIMRST) +#endif /* OCTOSPIM */ + +#if defined(SDMMC1) && defined(RCC_AHB2RSTR_SDMMC1RST) +#define __HAL_RCC_SDMMC1_FORCE_RESET() SET_BIT(RCC->AHB2RSTR, RCC_AHB2RSTR_SDMMC1RST) +#endif /* SDMMC1 && RCC_AHB2RSTR_SDMMC1RST */ + +#if defined(SDMMC2) +#define __HAL_RCC_SDMMC2_FORCE_RESET() SET_BIT(RCC->AHB2RSTR, RCC_AHB2RSTR_SDMMC2RST) +#endif /* SDMMC2 */ + + +#define __HAL_RCC_AHB2_RELEASE_RESET() WRITE_REG(RCC->AHB2RSTR, 0x00000000UL) + +#define __HAL_RCC_GPIOA_RELEASE_RESET() CLEAR_BIT(RCC->AHB2RSTR, RCC_AHB2RSTR_GPIOARST) + +#define __HAL_RCC_GPIOB_RELEASE_RESET() CLEAR_BIT(RCC->AHB2RSTR, RCC_AHB2RSTR_GPIOBRST) + +#define __HAL_RCC_GPIOC_RELEASE_RESET() CLEAR_BIT(RCC->AHB2RSTR, RCC_AHB2RSTR_GPIOCRST) + +#if defined(GPIOD) +#define __HAL_RCC_GPIOD_RELEASE_RESET() CLEAR_BIT(RCC->AHB2RSTR, RCC_AHB2RSTR_GPIODRST) +#endif /* GPIOD */ + +#if defined(GPIOE) +#define __HAL_RCC_GPIOE_RELEASE_RESET() CLEAR_BIT(RCC->AHB2RSTR, RCC_AHB2RSTR_GPIOERST) +#endif /* GPIOE */ + +#if defined(GPIOF) +#define __HAL_RCC_GPIOF_RELEASE_RESET() CLEAR_BIT(RCC->AHB2RSTR, RCC_AHB2RSTR_GPIOFRST) +#endif /* GPIOF */ + +#if defined(GPIOG) +#define __HAL_RCC_GPIOG_RELEASE_RESET() CLEAR_BIT(RCC->AHB2RSTR, RCC_AHB2RSTR_GPIOGRST) +#endif /* GPIOG */ + +#define __HAL_RCC_GPIOH_RELEASE_RESET() CLEAR_BIT(RCC->AHB2RSTR, RCC_AHB2RSTR_GPIOHRST) + +#if defined(GPIOI) +#define __HAL_RCC_GPIOI_RELEASE_RESET() CLEAR_BIT(RCC->AHB2RSTR, RCC_AHB2RSTR_GPIOIRST) +#endif /* GPIOI */ + +#if defined(USB_OTG_FS) +#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() CLEAR_BIT(RCC->AHB2RSTR, RCC_AHB2RSTR_OTGFSRST) +#endif /* USB_OTG_FS */ + +#define __HAL_RCC_ADC_RELEASE_RESET() CLEAR_BIT(RCC->AHB2RSTR, RCC_AHB2RSTR_ADCRST) + +#if defined(DCMI) +#define __HAL_RCC_DCMI_RELEASE_RESET() CLEAR_BIT(RCC->AHB2RSTR, RCC_AHB2RSTR_DCMIRST) +#endif /* DCMI */ + +#if defined(PKA) +#define __HAL_RCC_PKA_RELEASE_RESET() CLEAR_BIT(RCC->AHB2RSTR, RCC_AHB2RSTR_PKARST) +#endif /* PKA */ + +#if defined(AES) +#define __HAL_RCC_AES_RELEASE_RESET() CLEAR_BIT(RCC->AHB2RSTR, RCC_AHB2RSTR_AESRST) +#endif /* AES */ + +#if defined(HASH) +#define __HAL_RCC_HASH_RELEASE_RESET() CLEAR_BIT(RCC->AHB2RSTR, RCC_AHB2RSTR_HASHRST) +#endif /* HASH */ + +#define __HAL_RCC_RNG_RELEASE_RESET() CLEAR_BIT(RCC->AHB2RSTR, RCC_AHB2RSTR_RNGRST) + +#if defined(OCTOSPIM) +#define __HAL_RCC_OSPIM_RELEASE_RESET() CLEAR_BIT(RCC->AHB2RSTR, RCC_AHB2RSTR_OSPIMRST) +#endif /* OCTOSPIM */ + +#if defined(SDMMC1) && defined(RCC_AHB2RSTR_SDMMC1RST) +#define __HAL_RCC_SDMMC1_RELEASE_RESET() CLEAR_BIT(RCC->AHB2RSTR, RCC_AHB2RSTR_SDMMC1RST) +#endif /* SDMMC1 && RCC_AHB2RSTR_SDMMC1RST */ + +#if defined(SDMMC2) +#define __HAL_RCC_SDMMC2_RELEASE_RESET() CLEAR_BIT(RCC->AHB2RSTR, RCC_AHB2RSTR_SDMMC2RST) +#endif /* SDMMC2 */ + +/** + * @} + */ + +/** @defgroup RCC_AHB3_Force_Release_Reset AHB3 Peripheral Force Release Reset + * @brief Force or release AHB3 peripheral reset. + * @{ + */ +#define __HAL_RCC_AHB3_FORCE_RESET() WRITE_REG(RCC->AHB3RSTR, 0xFFFFFFFFUL) + +#if defined(FMC_BANK1) +#define __HAL_RCC_FMC_FORCE_RESET() SET_BIT(RCC->AHB3RSTR, RCC_AHB3RSTR_FMCRST) +#endif /* FMC_BANK1 */ + +#if defined(QUADSPI) +#define __HAL_RCC_QSPI_FORCE_RESET() SET_BIT(RCC->AHB3RSTR, RCC_AHB3RSTR_QSPIRST) +#endif /* QUADSPI */ + +#if defined(OCTOSPI1) +#define __HAL_RCC_OSPI1_FORCE_RESET() SET_BIT(RCC->AHB3RSTR, RCC_AHB3RSTR_OSPI1RST) +#endif /* OCTOSPI1 */ + +#if defined(OCTOSPI2) +#define __HAL_RCC_OSPI2_FORCE_RESET() SET_BIT(RCC->AHB3RSTR, RCC_AHB3RSTR_OSPI2RST) +#endif /* OCTOSPI2 */ + +#define __HAL_RCC_AHB3_RELEASE_RESET() WRITE_REG(RCC->AHB3RSTR, 0x00000000UL) + +#if defined(FMC_BANK1) +#define __HAL_RCC_FMC_RELEASE_RESET() CLEAR_BIT(RCC->AHB3RSTR, RCC_AHB3RSTR_FMCRST) +#endif /* FMC_BANK1 */ + +#if defined(QUADSPI) +#define __HAL_RCC_QSPI_RELEASE_RESET() CLEAR_BIT(RCC->AHB3RSTR, RCC_AHB3RSTR_QSPIRST) +#endif /* QUADSPI */ + +#if defined(OCTOSPI1) +#define __HAL_RCC_OSPI1_RELEASE_RESET() CLEAR_BIT(RCC->AHB3RSTR, RCC_AHB3RSTR_OSPI1RST) +#endif /* OCTOSPI1 */ + +#if defined(OCTOSPI2) +#define __HAL_RCC_OSPI2_RELEASE_RESET() CLEAR_BIT(RCC->AHB3RSTR, RCC_AHB3RSTR_OSPI2RST) +#endif /* OCTOSPI2 */ + +/** + * @} + */ + +/** @defgroup RCC_APB1_Force_Release_Reset APB1 Peripheral Force Release Reset + * @brief Force or release APB1 peripheral reset. + * @{ + */ +#define __HAL_RCC_APB1_FORCE_RESET() do { \ + WRITE_REG(RCC->APB1RSTR1, 0xFFFFFFFFUL); \ + WRITE_REG(RCC->APB1RSTR2, 0xFFFFFFFFUL); \ + } while(0) + +#define __HAL_RCC_TIM2_FORCE_RESET() SET_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_TIM2RST) + +#if defined(TIM3) +#define __HAL_RCC_TIM3_FORCE_RESET() SET_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_TIM3RST) +#endif /* TIM3 */ + +#if defined(TIM4) +#define __HAL_RCC_TIM4_FORCE_RESET() SET_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_TIM4RST) +#endif /* TIM4 */ + +#if defined(TIM5) +#define __HAL_RCC_TIM5_FORCE_RESET() SET_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_TIM5RST) +#endif /* TIM5 */ + +#define __HAL_RCC_TIM6_FORCE_RESET() SET_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_TIM6RST) + +#if defined(TIM7) +#define __HAL_RCC_TIM7_FORCE_RESET() SET_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_TIM7RST) +#endif /* TIM7 */ + +#if defined(LCD) +#define __HAL_RCC_LCD_FORCE_RESET() SET_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_LCDRST) +#endif /* LCD */ + +#if defined(SPI2) +#define __HAL_RCC_SPI2_FORCE_RESET() SET_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_SPI2RST) +#endif /* SPI2 */ + +#if defined(SPI3) +#define __HAL_RCC_SPI3_FORCE_RESET() SET_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_SPI3RST) +#endif /* SPI3 */ + +#define __HAL_RCC_USART2_FORCE_RESET() SET_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_USART2RST) + +#if defined(USART3) +#define __HAL_RCC_USART3_FORCE_RESET() SET_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_USART3RST) +#endif /* USART3 */ + +#if defined(UART4) +#define __HAL_RCC_UART4_FORCE_RESET() SET_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_UART4RST) +#endif /* UART4 */ + +#if defined(UART5) +#define __HAL_RCC_UART5_FORCE_RESET() SET_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_UART5RST) +#endif /* UART5 */ + +#define __HAL_RCC_I2C1_FORCE_RESET() SET_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_I2C1RST) + +#if defined(I2C2) +#define __HAL_RCC_I2C2_FORCE_RESET() SET_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_I2C2RST) +#endif /* I2C2 */ + +#define __HAL_RCC_I2C3_FORCE_RESET() SET_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_I2C3RST) + +#if defined(I2C4) +#define __HAL_RCC_I2C4_FORCE_RESET() SET_BIT(RCC->APB1RSTR2, RCC_APB1RSTR2_I2C4RST) +#endif /* I2C4 */ + +#if defined(CRS) +#define __HAL_RCC_CRS_FORCE_RESET() SET_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_CRSRST) +#endif /* CRS */ + +#if defined(CAN1) +#define __HAL_RCC_CAN1_FORCE_RESET() SET_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_CAN1RST) +#endif /* CAN1 */ + +#if defined(CAN2) +#define __HAL_RCC_CAN2_FORCE_RESET() SET_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_CAN2RST) +#endif /* CAN2 */ + +#if defined(USB) +#define __HAL_RCC_USB_FORCE_RESET() SET_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_USBFSRST) +#endif /* USB */ + +#define __HAL_RCC_PWR_FORCE_RESET() SET_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_PWRRST) + +#if defined(DAC1) +#define __HAL_RCC_DAC1_FORCE_RESET() SET_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_DAC1RST) +#endif /* DAC1 */ + +#define __HAL_RCC_OPAMP_FORCE_RESET() SET_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_OPAMPRST) + +#define __HAL_RCC_LPTIM1_FORCE_RESET() SET_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_LPTIM1RST) + +#define __HAL_RCC_LPUART1_FORCE_RESET() SET_BIT(RCC->APB1RSTR2, RCC_APB1RSTR2_LPUART1RST) + +#if defined(SWPMI1) +#define __HAL_RCC_SWPMI1_FORCE_RESET() SET_BIT(RCC->APB1RSTR2, RCC_APB1RSTR2_SWPMI1RST) +#endif /* SWPMI1 */ + +#define __HAL_RCC_LPTIM2_FORCE_RESET() SET_BIT(RCC->APB1RSTR2, RCC_APB1RSTR2_LPTIM2RST) + + +#define __HAL_RCC_APB1_RELEASE_RESET() do { \ + WRITE_REG(RCC->APB1RSTR1, 0x00000000UL); \ + WRITE_REG(RCC->APB1RSTR2, 0x00000000UL); \ + } while(0) + +#define __HAL_RCC_TIM2_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_TIM2RST) + +#if defined(TIM3) +#define __HAL_RCC_TIM3_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_TIM3RST) +#endif /* TIM3 */ + +#if defined(TIM4) +#define __HAL_RCC_TIM4_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_TIM4RST) +#endif /* TIM4 */ + +#if defined(TIM5) +#define __HAL_RCC_TIM5_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_TIM5RST) +#endif /* TIM5 */ + +#define __HAL_RCC_TIM6_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_TIM6RST) + +#if defined(TIM7) +#define __HAL_RCC_TIM7_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_TIM7RST) +#endif /* TIM7 */ + +#if defined(LCD) +#define __HAL_RCC_LCD_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_LCDRST) +#endif /* LCD */ + +#if defined(SPI2) +#define __HAL_RCC_SPI2_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_SPI2RST) +#endif /* SPI2 */ + +#if defined(SPI3) +#define __HAL_RCC_SPI3_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_SPI3RST) +#endif /* SPI3 */ + +#define __HAL_RCC_USART2_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_USART2RST) + +#if defined(USART3) +#define __HAL_RCC_USART3_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_USART3RST) +#endif /* USART3 */ + +#if defined(UART4) +#define __HAL_RCC_UART4_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_UART4RST) +#endif /* UART4 */ + +#if defined(UART5) +#define __HAL_RCC_UART5_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_UART5RST) +#endif /* UART5 */ + +#define __HAL_RCC_I2C1_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_I2C1RST) + +#if defined(I2C2) +#define __HAL_RCC_I2C2_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_I2C2RST) +#endif /* I2C2 */ + +#define __HAL_RCC_I2C3_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_I2C3RST) + +#if defined(I2C4) +#define __HAL_RCC_I2C4_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR2, RCC_APB1RSTR2_I2C4RST) +#endif /* I2C4 */ + +#if defined(CRS) +#define __HAL_RCC_CRS_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_CRSRST) +#endif /* CRS */ + +#if defined(CAN1) +#define __HAL_RCC_CAN1_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_CAN1RST) +#endif /* CAN1 */ + +#if defined(CAN2) +#define __HAL_RCC_CAN2_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_CAN2RST) +#endif /* CAN2 */ + +#if defined(USB) +#define __HAL_RCC_USB_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_USBFSRST) +#endif /* USB */ + +#define __HAL_RCC_PWR_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_PWRRST) + +#if defined(DAC1) +#define __HAL_RCC_DAC1_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_DAC1RST) +#endif /* DAC1 */ + +#define __HAL_RCC_OPAMP_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_OPAMPRST) + +#define __HAL_RCC_LPTIM1_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR1, RCC_APB1RSTR1_LPTIM1RST) + +#define __HAL_RCC_LPUART1_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR2, RCC_APB1RSTR2_LPUART1RST) + +#if defined(SWPMI1) +#define __HAL_RCC_SWPMI1_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR2, RCC_APB1RSTR2_SWPMI1RST) +#endif /* SWPMI1 */ + +#define __HAL_RCC_LPTIM2_RELEASE_RESET() CLEAR_BIT(RCC->APB1RSTR2, RCC_APB1RSTR2_LPTIM2RST) + +/** + * @} + */ + +/** @defgroup RCC_APB2_Force_Release_Reset APB2 Peripheral Force Release Reset + * @brief Force or release APB2 peripheral reset. + * @{ + */ +#define __HAL_RCC_APB2_FORCE_RESET() WRITE_REG(RCC->APB2RSTR, 0xFFFFFFFFUL) + +#define __HAL_RCC_SYSCFG_FORCE_RESET() SET_BIT(RCC->APB2RSTR, RCC_APB2RSTR_SYSCFGRST) + +#if defined(SDMMC1) && defined(RCC_APB2RSTR_SDMMC1RST) +#define __HAL_RCC_SDMMC1_FORCE_RESET() SET_BIT(RCC->APB2RSTR, RCC_APB2RSTR_SDMMC1RST) +#endif /* SDMMC1 && RCC_APB2RSTR_SDMMC1RST */ + +#define __HAL_RCC_TIM1_FORCE_RESET() SET_BIT(RCC->APB2RSTR, RCC_APB2RSTR_TIM1RST) + +#define __HAL_RCC_SPI1_FORCE_RESET() SET_BIT(RCC->APB2RSTR, RCC_APB2RSTR_SPI1RST) + +#if defined(TIM8) +#define __HAL_RCC_TIM8_FORCE_RESET() SET_BIT(RCC->APB2RSTR, RCC_APB2RSTR_TIM8RST) +#endif /* TIM8 */ + +#define __HAL_RCC_USART1_FORCE_RESET() SET_BIT(RCC->APB2RSTR, RCC_APB2RSTR_USART1RST) + +#define __HAL_RCC_TIM15_FORCE_RESET() SET_BIT(RCC->APB2RSTR, RCC_APB2RSTR_TIM15RST) + +#define __HAL_RCC_TIM16_FORCE_RESET() SET_BIT(RCC->APB2RSTR, RCC_APB2RSTR_TIM16RST) + +#if defined(TIM17) +#define __HAL_RCC_TIM17_FORCE_RESET() SET_BIT(RCC->APB2RSTR, RCC_APB2RSTR_TIM17RST) +#endif /* TIM17 */ + +#if defined(SAI1) +#define __HAL_RCC_SAI1_FORCE_RESET() SET_BIT(RCC->APB2RSTR, RCC_APB2RSTR_SAI1RST) +#endif /* SAI1 */ + +#if defined(SAI2) +#define __HAL_RCC_SAI2_FORCE_RESET() SET_BIT(RCC->APB2RSTR, RCC_APB2RSTR_SAI2RST) +#endif /* SAI2 */ + +#if defined(DFSDM1_Filter0) +#define __HAL_RCC_DFSDM1_FORCE_RESET() SET_BIT(RCC->APB2RSTR, RCC_APB2RSTR_DFSDM1RST) +#endif /* DFSDM1_Filter0 */ + +#if defined(LTDC) +#define __HAL_RCC_LTDC_FORCE_RESET() SET_BIT(RCC->APB2RSTR, RCC_APB2RSTR_LTDCRST) +#endif /* LTDC */ + +#if defined(DSI) +#define __HAL_RCC_DSI_FORCE_RESET() SET_BIT(RCC->APB2RSTR, RCC_APB2RSTR_DSIRST) +#endif /* DSI */ + + +#define __HAL_RCC_APB2_RELEASE_RESET() WRITE_REG(RCC->APB2RSTR, 0x00000000UL) + +#define __HAL_RCC_SYSCFG_RELEASE_RESET() CLEAR_BIT(RCC->APB2RSTR, RCC_APB2RSTR_SYSCFGRST) + +#if defined(SDMMC1) && defined(RCC_APB2RSTR_SDMMC1RST) +#define __HAL_RCC_SDMMC1_RELEASE_RESET() CLEAR_BIT(RCC->APB2RSTR, RCC_APB2RSTR_SDMMC1RST) +#endif /* SDMMC1 && RCC_APB2RSTR_SDMMC1RST */ + +#define __HAL_RCC_TIM1_RELEASE_RESET() CLEAR_BIT(RCC->APB2RSTR, RCC_APB2RSTR_TIM1RST) + +#define __HAL_RCC_SPI1_RELEASE_RESET() CLEAR_BIT(RCC->APB2RSTR, RCC_APB2RSTR_SPI1RST) + +#if defined(TIM8) +#define __HAL_RCC_TIM8_RELEASE_RESET() CLEAR_BIT(RCC->APB2RSTR, RCC_APB2RSTR_TIM8RST) +#endif /* TIM8 */ + +#define __HAL_RCC_USART1_RELEASE_RESET() CLEAR_BIT(RCC->APB2RSTR, RCC_APB2RSTR_USART1RST) + +#define __HAL_RCC_TIM15_RELEASE_RESET() CLEAR_BIT(RCC->APB2RSTR, RCC_APB2RSTR_TIM15RST) + +#define __HAL_RCC_TIM16_RELEASE_RESET() CLEAR_BIT(RCC->APB2RSTR, RCC_APB2RSTR_TIM16RST) + +#if defined(TIM17) +#define __HAL_RCC_TIM17_RELEASE_RESET() CLEAR_BIT(RCC->APB2RSTR, RCC_APB2RSTR_TIM17RST) +#endif /* TIM17 */ + +#if defined(SAI1) +#define __HAL_RCC_SAI1_RELEASE_RESET() CLEAR_BIT(RCC->APB2RSTR, RCC_APB2RSTR_SAI1RST) +#endif /* SAI1 */ + +#if defined(SAI2) +#define __HAL_RCC_SAI2_RELEASE_RESET() CLEAR_BIT(RCC->APB2RSTR, RCC_APB2RSTR_SAI2RST) +#endif /* SAI2 */ + +#if defined(DFSDM1_Filter0) +#define __HAL_RCC_DFSDM1_RELEASE_RESET() CLEAR_BIT(RCC->APB2RSTR, RCC_APB2RSTR_DFSDM1RST) +#endif /* DFSDM1_Filter0 */ + +#if defined(LTDC) +#define __HAL_RCC_LTDC_RELEASE_RESET() CLEAR_BIT(RCC->APB2RSTR, RCC_APB2RSTR_LTDCRST) +#endif /* LTDC */ + +#if defined(DSI) +#define __HAL_RCC_DSI_RELEASE_RESET() CLEAR_BIT(RCC->APB2RSTR, RCC_APB2RSTR_DSIRST) +#endif /* DSI */ + +/** + * @} + */ + +/** @defgroup RCC_AHB1_Clock_Sleep_Enable_Disable AHB1 Peripheral Clock Sleep Enable Disable + * @brief Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + * @{ + */ + +#define __HAL_RCC_DMA1_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_DMA1SMEN) + +#define __HAL_RCC_DMA2_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_DMA2SMEN) + +#if defined(DMAMUX1) +#define __HAL_RCC_DMAMUX1_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_DMAMUX1SMEN) +#endif /* DMAMUX1 */ + +#define __HAL_RCC_FLASH_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_FLASHSMEN) + +#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_SRAM1SMEN) + +#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_CRCSMEN) + +#define __HAL_RCC_TSC_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_TSCSMEN) + +#if defined(DMA2D) +#define __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_DMA2DSMEN) +#endif /* DMA2D */ + +#if defined(GFXMMU) +#define __HAL_RCC_GFXMMU_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_GFXMMUSMEN) +#endif /* GFXMMU */ + + +#define __HAL_RCC_DMA1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_DMA1SMEN) + +#define __HAL_RCC_DMA2_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_DMA2SMEN) + +#if defined(DMAMUX1) +#define __HAL_RCC_DMAMUX1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_DMAMUX1SMEN) +#endif /* DMAMUX1 */ + +#define __HAL_RCC_FLASH_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_FLASHSMEN) + +#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_SRAM1SMEN) + +#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_CRCSMEN) + +#define __HAL_RCC_TSC_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_TSCSMEN) + +#if defined(DMA2D) +#define __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_DMA2DSMEN) +#endif /* DMA2D */ + +#if defined(GFXMMU) +#define __HAL_RCC_GFXMMU_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_GFXMMUSMEN) +#endif /* GFXMMU */ + +/** + * @} + */ + +/** @defgroup RCC_AHB2_Clock_Sleep_Enable_Disable AHB2 Peripheral Clock Sleep Enable Disable + * @brief Enable or disable the AHB2 peripheral clock during Low Power (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + * @{ + */ + +#define __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOASMEN) + +#define __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOBSMEN) + +#define __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOCSMEN) + +#if defined(GPIOD) +#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIODSMEN) +#endif /* GPIOD */ + +#if defined(GPIOE) +#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOESMEN) +#endif /* GPIOE */ + +#if defined(GPIOF) +#define __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOFSMEN) +#endif /* GPIOF */ + +#if defined(GPIOG) +#define __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOGSMEN) +#endif /* GPIOG */ + +#define __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOHSMEN) + +#if defined(GPIOI) +#define __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOISMEN) +#endif /* GPIOI */ + +#define __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_SRAM2SMEN) + +#if defined(SRAM3) +#define __HAL_RCC_SRAM3_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_SRAM3SMEN) +#endif /* SRAM3 */ + +#if defined(USB_OTG_FS) +#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_OTGFSSMEN) +#endif /* USB_OTG_FS */ + +#define __HAL_RCC_ADC_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_ADCSMEN) + +#if defined(DCMI) +#define __HAL_RCC_DCMI_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_DCMISMEN) +#endif /* DCMI */ + +#if defined(PKA) +#define __HAL_RCC_PKA_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_PKASMEN) +#endif /* PKA */ + +#if defined(AES) +#define __HAL_RCC_AES_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_AESSMEN) +#endif /* AES */ + +#if defined(HASH) +#define __HAL_RCC_HASH_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_HASHSMEN) +#endif /* HASH */ + +#define __HAL_RCC_RNG_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_RNGSMEN) + +#if defined(OCTOSPIM) +#define __HAL_RCC_OSPIM_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_OSPIMSMEN) +#endif /* OCTOSPIM */ + +#if defined(SDMMC1) && defined(RCC_AHB2SMENR_SDMMC1SMEN) +#define __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_SDMMC1SMEN) +#endif /* SDMMC1 && RCC_AHB2SMENR_SDMMC1SMEN */ + +#if defined(SDMMC2) +#define __HAL_RCC_SDMMC2_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_SDMMC2SMEN) +#endif /* SDMMC2 */ + + +#define __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOASMEN) + +#define __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOBSMEN) + +#define __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOCSMEN) + +#if defined(GPIOD) +#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIODSMEN) +#endif /* GPIOD */ + +#if defined(GPIOE) +#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOESMEN) +#endif /* GPIOE */ + +#if defined(GPIOF) +#define __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOFSMEN) +#endif /* GPIOF */ + +#if defined(GPIOG) +#define __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOGSMEN) +#endif /* GPIOG */ + +#define __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOHSMEN) + +#if defined(GPIOI) +#define __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOISMEN) +#endif /* GPIOI */ + +#define __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_SRAM2SMEN) + +#if defined(SRAM3) +#define __HAL_RCC_SRAM3_IS_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_SRAM3SMEN) +#endif /* SRAM3 */ + +#if defined(USB_OTG_FS) +#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_OTGFSSMEN) +#endif /* USB_OTG_FS */ + +#define __HAL_RCC_ADC_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_ADCSMEN) + +#if defined(DCMI) +#define __HAL_RCC_DCMI_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_DCMISMEN) +#endif /* DCMI */ + +#if defined(PKA) +#define __HAL_RCC_PKA_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_PKASMEN) +#endif /* PKA */ + +#if defined(AES) +#define __HAL_RCC_AES_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_AESSMEN) +#endif /* AES */ + +#if defined(HASH) +#define __HAL_RCC_HASH_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_HASHSMEN) +#endif /* HASH */ + +#define __HAL_RCC_RNG_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_RNGSMEN) + +#if defined(OCTOSPIM) +#define __HAL_RCC_OSPIM_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_OSPIMSMEN) +#endif /* OCTOSPIM */ + +#if defined(SDMMC1) && defined(RCC_AHB2SMENR_SDMMC1SMEN) +#define __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_SDMMC1SMEN) +#endif /* SDMMC1 && RCC_AHB2SMENR_SDMMC1SMEN */ + +#if defined(SDMMC2) +#define __HAL_RCC_SDMMC2_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_SDMMC2SMEN) +#endif /* SDMMC2 */ + +/** + * @} + */ + +/** @defgroup RCC_AHB3_Clock_Sleep_Enable_Disable AHB3 Peripheral Clock Sleep Enable Disable + * @brief Enable or disable the AHB3 peripheral clock during Low Power (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + * @{ + */ + +#if defined(QUADSPI) +#define __HAL_RCC_QSPI_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB3SMENR, RCC_AHB3SMENR_QSPISMEN) +#endif /* QUADSPI */ + +#if defined(OCTOSPI1) +#define __HAL_RCC_OSPI1_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB3SMENR, RCC_AHB3SMENR_OSPI1SMEN) +#endif /* OCTOSPI1 */ + +#if defined(OCTOSPI2) +#define __HAL_RCC_OSPI2_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB3SMENR, RCC_AHB3SMENR_OSPI2SMEN) +#endif /* OCTOSPI2 */ + +#if defined(FMC_BANK1) +#define __HAL_RCC_FMC_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB3SMENR, RCC_AHB3SMENR_FMCSMEN) +#endif /* FMC_BANK1 */ + +#if defined(QUADSPI) +#define __HAL_RCC_QSPI_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB3SMENR, RCC_AHB3SMENR_QSPISMEN) +#endif /* QUADSPI */ + +#if defined(OCTOSPI1) +#define __HAL_RCC_OSPI1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB3SMENR, RCC_AHB3SMENR_OSPI1SMEN) +#endif /* OCTOSPI1 */ + +#if defined(OCTOSPI2) +#define __HAL_RCC_OSPI2_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB3SMENR, RCC_AHB3SMENR_OSPI2SMEN) +#endif /* OCTOSPI2 */ + +#if defined(FMC_BANK1) +#define __HAL_RCC_FMC_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB3SMENR, RCC_AHB3SMENR_FMCSMEN) +#endif /* FMC_BANK1 */ + +/** + * @} + */ + +/** @defgroup RCC_APB1_Clock_Sleep_Enable_Disable APB1 Peripheral Clock Sleep Enable Disable + * @brief Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + * @{ + */ + +#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_TIM2SMEN) + +#if defined(TIM3) +#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_TIM3SMEN) +#endif /* TIM3 */ + +#if defined(TIM4) +#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_TIM4SMEN) +#endif /* TIM4 */ + +#if defined(TIM5) +#define __HAL_RCC_TIM5_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_TIM5SMEN) +#endif /* TIM5 */ + +#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_TIM6SMEN) + +#if defined(TIM7) +#define __HAL_RCC_TIM7_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_TIM7SMEN) +#endif /* TIM7 */ + +#if defined(LCD) +#define __HAL_RCC_LCD_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_LCDSMEN) +#endif /* LCD */ + +#if defined(RCC_APB1SMENR1_RTCAPBSMEN) +#define __HAL_RCC_RTCAPB_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_RTCAPBSMEN) +#endif /* RCC_APB1SMENR1_RTCAPBSMEN */ + +#define __HAL_RCC_WWDG_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_WWDGSMEN) + +#if defined(SPI2) +#define __HAL_RCC_SPI2_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_SPI2SMEN) +#endif /* SPI2 */ + +#if defined(SPI3) +#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_SPI3SMEN) +#endif /* SPI3 */ + +#define __HAL_RCC_USART2_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_USART2SMEN) + +#if defined(USART3) +#define __HAL_RCC_USART3_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_USART3SMEN) +#endif /* USART3 */ + +#if defined(UART4) +#define __HAL_RCC_UART4_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_UART4SMEN) +#endif /* UART4 */ + +#if defined(UART5) +#define __HAL_RCC_UART5_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_UART5SMEN) +#endif /* UART5 */ + +#define __HAL_RCC_I2C1_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_I2C1SMEN) + +#if defined(I2C2) +#define __HAL_RCC_I2C2_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_I2C2SMEN) +#endif /* I2C2 */ + +#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_I2C3SMEN) + +#if defined(I2C4) +#define __HAL_RCC_I2C4_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR2, RCC_APB1SMENR2_I2C4SMEN) +#endif /* I2C4 */ + +#if defined(CRS) +#define __HAL_RCC_CRS_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_CRSSMEN) +#endif /* CRS */ + +#if defined(CAN1) +#define __HAL_RCC_CAN1_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_CAN1SMEN) +#endif /* CAN1 */ + +#if defined(CAN2) +#define __HAL_RCC_CAN2_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_CAN2SMEN) +#endif /* CAN2 */ + +#if defined(USB) +#define __HAL_RCC_USB_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_USBFSSMEN) +#endif /* USB */ + +#define __HAL_RCC_PWR_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_PWRSMEN) + +#if defined(DAC1) +#define __HAL_RCC_DAC1_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_DAC1SMEN) +#endif /* DAC1 */ + +#define __HAL_RCC_OPAMP_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_OPAMPSMEN) + +#define __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_LPTIM1SMEN) + +#define __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR2, RCC_APB1SMENR2_LPUART1SMEN) + +#if defined(SWPMI1) +#define __HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR2, RCC_APB1SMENR2_SWPMI1SMEN) +#endif /* SWPMI1 */ + +#define __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1SMENR2, RCC_APB1SMENR2_LPTIM2SMEN) + + +#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_TIM2SMEN) + +#if defined(TIM3) +#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_TIM3SMEN) +#endif /* TIM3 */ + +#if defined(TIM4) +#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_TIM4SMEN) +#endif /* TIM4 */ + +#if defined(TIM5) +#define __HAL_RCC_TIM5_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_TIM5SMEN) +#endif /* TIM5 */ + +#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_TIM6SMEN) + +#if defined(TIM7) +#define __HAL_RCC_TIM7_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_TIM7SMEN) +#endif /* TIM7 */ + +#if defined(LCD) +#define __HAL_RCC_LCD_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_LCDSMEN) +#endif /* LCD */ + +#if defined(RCC_APB1SMENR1_RTCAPBSMEN) +#define __HAL_RCC_RTCAPB_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_RTCAPBSMEN) +#endif /* RCC_APB1SMENR1_RTCAPBSMEN */ + +#define __HAL_RCC_WWDG_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_WWDGSMEN) + +#if defined(SPI2) +#define __HAL_RCC_SPI2_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_SPI2SMEN) +#endif /* SPI2 */ + +#if defined(SPI3) +#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_SPI3SMEN) +#endif /* SPI3 */ + +#define __HAL_RCC_USART2_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_USART2SMEN) + +#if defined(USART3) +#define __HAL_RCC_USART3_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_USART3SMEN) +#endif /* USART3 */ + +#if defined(UART4) +#define __HAL_RCC_UART4_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_UART4SMEN) +#endif /* UART4 */ + +#if defined(UART5) +#define __HAL_RCC_UART5_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_UART5SMEN) +#endif /* UART5 */ + +#define __HAL_RCC_I2C1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_I2C1SMEN) + +#if defined(I2C2) +#define __HAL_RCC_I2C2_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_I2C2SMEN) +#endif /* I2C2 */ + +#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_I2C3SMEN) + +#if defined(I2C4) +#define __HAL_RCC_I2C4_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR2, RCC_APB1SMENR2_I2C4SMEN) +#endif /* I2C4 */ + +#if defined(CRS) +#define __HAL_RCC_CRS_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_CRSSMEN) +#endif /* CRS */ + +#if defined(CAN1) +#define __HAL_RCC_CAN1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_CAN1SMEN) +#endif /* CAN1 */ + +#if defined(CAN2) +#define __HAL_RCC_CAN2_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_CAN2SMEN) +#endif /* CAN2 */ + +#if defined(USB) +#define __HAL_RCC_USB_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_USBFSSMEN) +#endif /* USB */ + +#define __HAL_RCC_PWR_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_PWRSMEN) + +#if defined(DAC1) +#define __HAL_RCC_DAC1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_DAC1SMEN) +#endif /* DAC1 */ + +#define __HAL_RCC_OPAMP_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_OPAMPSMEN) + +#define __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_LPTIM1SMEN) + +#define __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR2, RCC_APB1SMENR2_LPUART1SMEN) + +#if defined(SWPMI1) +#define __HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR2, RCC_APB1SMENR2_SWPMI1SMEN) +#endif /* SWPMI1 */ + +#define __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1SMENR2, RCC_APB1SMENR2_LPTIM2SMEN) + +/** + * @} + */ + +/** @defgroup RCC_APB2_Clock_Sleep_Enable_Disable APB2 Peripheral Clock Sleep Enable Disable + * @brief Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + * @{ + */ + +#define __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB2SMENR, RCC_APB2SMENR_SYSCFGSMEN) + +#if defined(SDMMC1) && defined(RCC_APB2SMENR_SDMMC1SMEN) +#define __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB2SMENR, RCC_APB2SMENR_SDMMC1SMEN) +#endif /* SDMMC1 && RCC_APB2SMENR_SDMMC1SMEN */ + +#define __HAL_RCC_TIM1_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB2SMENR, RCC_APB2SMENR_TIM1SMEN) + +#define __HAL_RCC_SPI1_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB2SMENR, RCC_APB2SMENR_SPI1SMEN) + +#if defined(TIM8) +#define __HAL_RCC_TIM8_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB2SMENR, RCC_APB2SMENR_TIM8SMEN) +#endif /* TIM8 */ + +#define __HAL_RCC_USART1_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB2SMENR, RCC_APB2SMENR_USART1SMEN) + +#define __HAL_RCC_TIM15_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB2SMENR, RCC_APB2SMENR_TIM15SMEN) + +#define __HAL_RCC_TIM16_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB2SMENR, RCC_APB2SMENR_TIM16SMEN) + +#if defined(TIM17) +#define __HAL_RCC_TIM17_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB2SMENR, RCC_APB2SMENR_TIM17SMEN) +#endif /* TIM17 */ + +#if defined(SAI1) +#define __HAL_RCC_SAI1_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB2SMENR, RCC_APB2SMENR_SAI1SMEN) +#endif /* SAI1 */ + +#if defined(SAI2) +#define __HAL_RCC_SAI2_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB2SMENR, RCC_APB2SMENR_SAI2SMEN) +#endif /* SAI2 */ + +#if defined(DFSDM1_Filter0) +#define __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB2SMENR, RCC_APB2SMENR_DFSDM1SMEN) +#endif /* DFSDM1_Filter0 */ + +#if defined(LTDC) +#define __HAL_RCC_LTDC_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB2SMENR, RCC_APB2SMENR_LTDCSMEN) +#endif /* LTDC */ + +#if defined(DSI) +#define __HAL_RCC_DSI_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB2SMENR, RCC_APB2SMENR_DSISMEN) +#endif /* DSI */ + + +#define __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB2SMENR, RCC_APB2SMENR_SYSCFGSMEN) + +#if defined(SDMMC1) && defined(RCC_APB2SMENR_SDMMC1SMEN) +#define __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB2SMENR, RCC_APB2SMENR_SDMMC1SMEN) +#endif /* SDMMC1 && RCC_APB2SMENR_SDMMC1SMEN */ + +#define __HAL_RCC_TIM1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB2SMENR, RCC_APB2SMENR_TIM1SMEN) + +#define __HAL_RCC_SPI1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB2SMENR, RCC_APB2SMENR_SPI1SMEN) + +#if defined(TIM8) +#define __HAL_RCC_TIM8_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB2SMENR, RCC_APB2SMENR_TIM8SMEN) +#endif /* TIM8 */ + +#define __HAL_RCC_USART1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB2SMENR, RCC_APB2SMENR_USART1SMEN) + +#define __HAL_RCC_TIM15_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB2SMENR, RCC_APB2SMENR_TIM15SMEN) + +#define __HAL_RCC_TIM16_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB2SMENR, RCC_APB2SMENR_TIM16SMEN) + +#if defined(TIM17) +#define __HAL_RCC_TIM17_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB2SMENR, RCC_APB2SMENR_TIM17SMEN) +#endif /* TIM17 */ + +#if defined(SAI1) +#define __HAL_RCC_SAI1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB2SMENR, RCC_APB2SMENR_SAI1SMEN) +#endif /* SAI1 */ + +#if defined(SAI2) +#define __HAL_RCC_SAI2_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB2SMENR, RCC_APB2SMENR_SAI2SMEN) +#endif /* SAI2 */ + +#if defined(DFSDM1_Filter0) +#define __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB2SMENR, RCC_APB2SMENR_DFSDM1SMEN) +#endif /* DFSDM1_Filter0 */ + +#if defined(LTDC) +#define __HAL_RCC_LTDC_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB2SMENR, RCC_APB2SMENR_LTDCSMEN) +#endif /* LTDC */ + +#if defined(DSI) +#define __HAL_RCC_DSI_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB2SMENR, RCC_APB2SMENR_DSISMEN) +#endif /* DSI */ + +/** + * @} + */ + +/** @defgroup RCC_AHB1_Clock_Sleep_Enable_Disable_Status AHB1 Peripheral Clock Sleep Enabled or Disabled Status + * @brief Check whether the AHB1 peripheral clock during Low Power (Sleep) mode is enabled or not. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + * @{ + */ + +#define __HAL_RCC_DMA1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_DMA1SMEN) != 0U) + +#define __HAL_RCC_DMA2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_DMA2SMEN) != 0U) + +#if defined(DMAMUX1) +#define __HAL_RCC_DMAMUX1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_DMAMUX1SMEN) != 0U) +#endif /* DMAMUX1 */ + +#define __HAL_RCC_FLASH_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_FLASHSMEN) != 0U) + +#define __HAL_RCC_SRAM1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_SRAM1SMEN) != 0U) + +#define __HAL_RCC_CRC_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_CRCSMEN) != 0U) + +#define __HAL_RCC_TSC_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_TSCSMEN) != 0U) + +#if defined(DMA2D) +#define __HAL_RCC_DMA2D_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_DMA2DSMEN) != 0U) +#endif /* DMA2D */ + +#if defined(GFXMMU) +#define __HAL_RCC_GFXMMU_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_GFXMMUSMEN) != 0U) +#endif /* GFXMMU */ + + +#define __HAL_RCC_DMA1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_DMA1SMEN) == 0U) + +#define __HAL_RCC_DMA2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_DMA2SMEN) == 0U) + +#if defined(DMAMUX1) +#define __HAL_RCC_DMAMUX1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_DMAMUX1SMEN) == 0U) +#endif /* DMAMUX1 */ + +#define __HAL_RCC_FLASH_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_FLASHSMEN) == 0U) + +#define __HAL_RCC_SRAM1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_SRAM1SMEN) == 0U) + +#define __HAL_RCC_CRC_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_CRCSMEN) == 0U) + +#define __HAL_RCC_TSC_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_TSCSMEN) == 0U) + +#if defined(DMA2D) +#define __HAL_RCC_DMA2D_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_DMA2DSMEN) == 0U) +#endif /* DMA2D */ + +#if defined(GFXMMU) +#define __HAL_RCC_GFXMMU_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_GFXMMUSMEN) == 0U) +#endif /* GFXMMU */ + +/** + * @} + */ + +/** @defgroup RCC_AHB2_Clock_Sleep_Enable_Disable_Status AHB2 Peripheral Clock Sleep Enabled or Disabled Status + * @brief Check whether the AHB2 peripheral clock during Low Power (Sleep) mode is enabled or not. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + * @{ + */ + +#define __HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOASMEN) != 0U) + +#define __HAL_RCC_GPIOB_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOBSMEN) != 0U) + +#define __HAL_RCC_GPIOC_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOCSMEN) != 0U) + +#if defined(GPIOD) +#define __HAL_RCC_GPIOD_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIODSMEN) != 0U) +#endif /* GPIOD */ + +#if defined(GPIOE) +#define __HAL_RCC_GPIOE_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOESMEN) != 0U) +#endif /* GPIOE */ + +#if defined(GPIOF) +#define __HAL_RCC_GPIOF_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOFSMEN) != 0U) +#endif /* GPIOF */ + +#if defined(GPIOG) +#define __HAL_RCC_GPIOG_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOGSMEN) != 0U) +#endif /* GPIOG */ + +#define __HAL_RCC_GPIOH_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOHSMEN) != 0U) + +#if defined(GPIOI) +#define __HAL_RCC_GPIOI_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOISMEN) != 0U) +#endif /* GPIOI */ + +#define __HAL_RCC_SRAM2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_SRAM2SMEN) != 0U) + +#if defined(SRAM3) +#define __HAL_RCC_SRAM3_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_SRAM3SMEN) != 0U) +#endif /* SRAM3 */ + +#if defined(USB_OTG_FS) +#define __HAL_RCC_USB_OTG_FS_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_OTGFSSMEN) != 0U) +#endif /* USB_OTG_FS */ + +#define __HAL_RCC_ADC_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_ADCSMEN) != 0U) + +#if defined(DCMI) +#define __HAL_RCC_DCMI_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_DCMISMEN) != 0U) +#endif /* DCMI */ + +#if defined(PKA) +#define __HAL_RCC_PKA_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_PKASMEN) != 0U) +#endif /* PKA */ + +#if defined(AES) +#define __HAL_RCC_AES_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_AESSMEN) != 0U) +#endif /* AES */ + +#if defined(HASH) +#define __HAL_RCC_HASH_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_HASHSMEN) != 0U) +#endif /* HASH */ + +#define __HAL_RCC_RNG_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_RNGSMEN) != 0U) + +#if defined(OCTOSPIM) +#define __HAL_RCC_OSPIM_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_OSPIMSMEN) != 0U) +#endif /* OCTOSPIM */ + +#if defined(SDMMC1) && defined(RCC_AHB2SMENR_SDMMC1SMEN) +#define __HAL_RCC_SDMMC1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_SDMMC1SMEN) != 0U) +#endif /* SDMMC1 && RCC_AHB2SMENR_SDMMC1SMEN */ + +#if defined(SDMMC2) +#define __HAL_RCC_SDMMC2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_SDMMC2SMEN) != 0U) +#endif /* SDMMC2 */ + + +#define __HAL_RCC_GPIOA_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOASMEN) == 0U) + +#define __HAL_RCC_GPIOB_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOBSMEN) == 0U) + +#define __HAL_RCC_GPIOC_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOCSMEN) == 0U) + +#if defined(GPIOD) +#define __HAL_RCC_GPIOD_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIODSMEN) == 0U) +#endif /* GPIOD */ + +#if defined(GPIOE) +#define __HAL_RCC_GPIOE_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOESMEN) == 0U) +#endif /* GPIOE */ + +#if defined(GPIOF) +#define __HAL_RCC_GPIOF_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOFSMEN) == 0U) +#endif /* GPIOF */ + +#if defined(GPIOG) +#define __HAL_RCC_GPIOG_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOGSMEN) == 0U) +#endif /* GPIOG */ + +#define __HAL_RCC_GPIOH_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOHSMEN) == 0U) + +#if defined(GPIOI) +#define __HAL_RCC_GPIOI_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOISMEN) == 0U) +#endif /* GPIOI */ + +#define __HAL_RCC_SRAM2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_SRAM2SMEN) == 0U) + +#if defined(SRAM3) +#define __HAL_RCC_SRAM3_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_SRAM3SMEN) == 0U) +#endif /* SRAM3 */ + +#if defined(USB_OTG_FS) +#define __HAL_RCC_USB_OTG_FS_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_OTGFSSMEN) == 0U) +#endif /* USB_OTG_FS */ + +#define __HAL_RCC_ADC_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_ADCSMEN) == 0U) + +#if defined(DCMI) +#define __HAL_RCC_DCMI_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_DCMISMEN) == 0U) +#endif /* DCMI */ + +#if defined(PKA) +#define __HAL_RCC_PKA_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_PKASMEN) == 0U) +#endif /* PKA */ + +#if defined(AES) +#define __HAL_RCC_AES_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_AESSMEN) == 0U) +#endif /* AES */ + +#if defined(HASH) +#define __HAL_RCC_HASH_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_HASHSMEN) == 0U) +#endif /* HASH */ + +#define __HAL_RCC_RNG_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_RNGSMEN) == 0U) + +#if defined(OCTOSPIM) +#define __HAL_RCC_OSPIM_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_OSPIMSMEN) == 0U) +#endif /* OCTOSPIM */ + +#if defined(SDMMC1) && defined(RCC_AHB2SMENR_SDMMC1SMEN) +#define __HAL_RCC_SDMMC1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_SDMMC1SMEN) == 0U) +#endif /* SDMMC1 && RCC_AHB2SMENR_SDMMC1SMEN */ + +#if defined(SDMMC2) +#define __HAL_RCC_SDMMC2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_SDMMC2SMEN) == 0U) +#endif /* SDMMC2 */ + +/** + * @} + */ + +/** @defgroup RCC_AHB3_Clock_Sleep_Enable_Disable_Status AHB3 Peripheral Clock Sleep Enabled or Disabled Status + * @brief Check whether the AHB3 peripheral clock during Low Power (Sleep) mode is enabled or not. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + * @{ + */ + +#if defined(QUADSPI) +#define __HAL_RCC_QSPI_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB3SMENR, RCC_AHB3SMENR_QSPISMEN) != 0U) +#endif /* QUADSPI */ + +#if defined(OCTOSPI1) +#define __HAL_RCC_OSPI1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB3SMENR, RCC_AHB3SMENR_OSPI1SMEN) != 0U) +#endif /* OCTOSPI1 */ + +#if defined(OCTOSPI2) +#define __HAL_RCC_OSPI2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB3SMENR, RCC_AHB3SMENR_OSPI2SMEN) != 0U) +#endif /* OCTOSPI2 */ + +#if defined(FMC_BANK1) +#define __HAL_RCC_FMC_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB3SMENR, RCC_AHB3SMENR_FMCSMEN) != 0U) +#endif /* FMC_BANK1 */ + + +#if defined(QUADSPI) +#define __HAL_RCC_QSPI_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB3SMENR, RCC_AHB3SMENR_QSPISMEN) == 0U) +#endif /* QUADSPI */ + +#if defined(OCTOSPI1) +#define __HAL_RCC_OSPI1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB3SMENR, RCC_AHB3SMENR_OSPI1SMEN) == 0U) +#endif /* OCTOSPI1 */ + +#if defined(OCTOSPI2) +#define __HAL_RCC_OSPI2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB3SMENR, RCC_AHB3SMENR_OSPI2SMEN) == 0U) +#endif /* OCTOSPI2 */ + +#if defined(FMC_BANK1) +#define __HAL_RCC_FMC_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB3SMENR, RCC_AHB3SMENR_FMCSMEN) == 0U) +#endif /* FMC_BANK1 */ + +/** + * @} + */ + +/** @defgroup RCC_APB1_Clock_Sleep_Enable_Disable_Status APB1 Peripheral Clock Sleep Enabled or Disabled Status + * @brief Check whether the APB1 peripheral clock during Low Power (Sleep) mode is enabled or not. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + * @{ + */ + +#define __HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_TIM2SMEN) != 0U) + +#if defined(TIM3) +#define __HAL_RCC_TIM3_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_TIM3SMEN) != 0U) +#endif /* TIM3 */ + +#if defined(TIM4) +#define __HAL_RCC_TIM4_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_TIM4SMEN) != 0U) +#endif /* TIM4 */ + +#if defined(TIM5) +#define __HAL_RCC_TIM5_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_TIM5SMEN) != 0U) +#endif /* TIM5 */ + +#define __HAL_RCC_TIM6_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_TIM6SMEN) != 0U) + +#if defined(TIM7) +#define __HAL_RCC_TIM7_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_TIM7SMEN) != 0U) +#endif /* TIM7 */ + +#if defined(LCD) +#define __HAL_RCC_LCD_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_LCDSMEN) != 0U) +#endif /* LCD */ + +#if defined(RCC_APB1SMENR1_RTCAPBSMEN) +#define __HAL_RCC_RTCAPB_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_RTCAPBSMEN) != 0U) +#endif /* RCC_APB1SMENR1_RTCAPBSMEN */ + +#define __HAL_RCC_WWDG_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_WWDGSMEN) != 0U) + +#if defined(SPI2) +#define __HAL_RCC_SPI2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_SPI2SMEN) != 0U) +#endif /* SPI2 */ + +#if defined(SPI3) +#define __HAL_RCC_SPI3_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_SPI3SMEN) != 0U) +#endif /* SPI3 */ + +#define __HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_USART2SMEN) != 0U) + +#if defined(USART3) +#define __HAL_RCC_USART3_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_USART3SMEN) != 0U) +#endif /* USART3 */ + +#if defined(UART4) +#define __HAL_RCC_UART4_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_UART4SMEN) != 0U) +#endif /* UART4 */ + +#if defined(UART5) +#define __HAL_RCC_UART5_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_UART5SMEN) != 0U) +#endif /* UART5 */ + +#define __HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_I2C1SMEN) != 0U) + +#if defined(I2C2) +#define __HAL_RCC_I2C2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_I2C2SMEN) != 0U) +#endif /* I2C2 */ + +#define __HAL_RCC_I2C3_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_I2C3SMEN) != 0U) + +#if defined(I2C4) +#define __HAL_RCC_I2C4_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR2, RCC_APB1SMENR2_I2C4SMEN) != 0U) +#endif /* I2C4 */ + +#if defined(CRS) +#define __HAL_RCC_CRS_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_CRSSMEN) != 0U) +#endif /* CRS */ + +#if defined(CAN1) +#define __HAL_RCC_CAN1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_CAN1SMEN) != 0U) +#endif /* CAN1 */ + +#if defined(CAN2) +#define __HAL_RCC_CAN2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_CAN2SMEN) != 0U) +#endif /* CAN2 */ + +#if defined(USB) +#define __HAL_RCC_USB_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_USBFSSMEN) != 0U) +#endif /* USB */ + +#define __HAL_RCC_PWR_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_PWRSMEN) != 0U) + +#if defined(DAC1) +#define __HAL_RCC_DAC1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_DAC1SMEN) != 0U) +#endif /* DAC1 */ + +#define __HAL_RCC_OPAMP_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_OPAMPSMEN) != 0U) + +#define __HAL_RCC_LPTIM1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_LPTIM1SMEN) != 0U) + +#define __HAL_RCC_LPUART1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR2, RCC_APB1SMENR2_LPUART1SMEN) != 0U) + +#if defined(SWPMI1) +#define __HAL_RCC_SWPMI1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR2, RCC_APB1SMENR2_SWPMI1SMEN) != 0U) +#endif /* SWPMI1 */ + +#define __HAL_RCC_LPTIM2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR2, RCC_APB1SMENR2_LPTIM2SMEN) != 0U) + + +#define __HAL_RCC_TIM2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_TIM2SMEN) == 0U) + +#if defined(TIM3) +#define __HAL_RCC_TIM3_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_TIM3SMEN) == 0U) +#endif /* TIM3 */ + +#if defined(TIM4) +#define __HAL_RCC_TIM4_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_TIM4SMEN) == 0U) +#endif /* TIM4 */ + +#if defined(TIM5) +#define __HAL_RCC_TIM5_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_TIM5SMEN) == 0U) +#endif /* TIM5 */ + +#define __HAL_RCC_TIM6_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_TIM6SMEN) == 0U) + +#if defined(TIM7) +#define __HAL_RCC_TIM7_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_TIM7SMEN) == 0U) +#endif /* TIM7 */ + +#if defined(LCD) +#define __HAL_RCC_LCD_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_LCDSMEN) == 0U) +#endif /* LCD */ + +#if defined(RCC_APB1SMENR1_RTCAPBSMEN) +#define __HAL_RCC_RTCAPB_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_RTCAPBSMEN) == 0U) +#endif /* RCC_APB1SMENR1_RTCAPBSMEN */ + +#define __HAL_RCC_WWDG_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_WWDGSMEN) == 0U) + +#if defined(SPI2) +#define __HAL_RCC_SPI2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_SPI2SMEN) == 0U) +#endif /* SPI2 */ + +#if defined(SPI3) +#define __HAL_RCC_SPI3_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_SPI3SMEN) == 0U) +#endif /* SPI3 */ + +#define __HAL_RCC_USART2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_USART2SMEN) == 0U) + +#if defined(USART3) +#define __HAL_RCC_USART3_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_USART3SMEN) == 0U) +#endif /* USART3 */ + +#if defined(UART4) +#define __HAL_RCC_UART4_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_UART4SMEN) == 0U) +#endif /* UART4 */ + +#if defined(UART5) +#define __HAL_RCC_UART5_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_UART5SMEN) == 0U) +#endif /* UART5 */ + +#define __HAL_RCC_I2C1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_I2C1SMEN) == 0U) + +#if defined(I2C2) +#define __HAL_RCC_I2C2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_I2C2SMEN) == 0U) +#endif /* I2C2 */ + +#define __HAL_RCC_I2C3_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_I2C3SMEN) == 0U) + +#if defined(I2C4) +#define __HAL_RCC_I2C4_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR2, RCC_APB1SMENR2_I2C4SMEN) == 0U) +#endif /* I2C4 */ + +#if defined(CRS) +#define __HAL_RCC_CRS_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_CRSSMEN) == 0U) +#endif /* CRS */ + +#if defined(CAN1) +#define __HAL_RCC_CAN1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_CAN1SMEN) == 0U) +#endif /* CAN1 */ + +#if defined(CAN2) +#define __HAL_RCC_CAN2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_CAN2SMEN) == 0U) +#endif /* CAN2 */ + +#if defined(USB) +#define __HAL_RCC_USB_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_USBFSSMEN) == 0U) +#endif /* USB */ + +#define __HAL_RCC_PWR_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_PWRSMEN) == 0U) + +#if defined(DAC1) +#define __HAL_RCC_DAC1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_DAC1SMEN) == 0U) +#endif /* DAC1 */ + +#define __HAL_RCC_OPAMP_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_OPAMPSMEN) == 0U) + +#define __HAL_RCC_LPTIM1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_LPTIM1SMEN) == 0U) + +#define __HAL_RCC_LPUART1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR2, RCC_APB1SMENR2_LPUART1SMEN) == 0U) + +#if defined(SWPMI1) +#define __HAL_RCC_SWPMI1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR2, RCC_APB1SMENR2_SWPMI1SMEN) == 0U) +#endif /* SWPMI1 */ + +#define __HAL_RCC_LPTIM2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR2, RCC_APB1SMENR2_LPTIM2SMEN) == 0U) + +/** + * @} + */ + +/** @defgroup RCC_APB2_Clock_Sleep_Enable_Disable_Status APB2 Peripheral Clock Sleep Enabled or Disabled Status + * @brief Check whether the APB2 peripheral clock during Low Power (Sleep) mode is enabled or not. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + * @{ + */ + +#define __HAL_RCC_SYSCFG_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_SYSCFGSMEN) != 0U) + +#if defined(SDMMC1) && defined(RCC_APB2SMENR_SDMMC1SMEN) +#define __HAL_RCC_SDMMC1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_SDMMC1SMEN) != 0U) +#endif /* SDMMC1 && RCC_APB2SMENR_SDMMC1SMEN */ + +#define __HAL_RCC_TIM1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_TIM1SMEN) != 0U) + +#define __HAL_RCC_SPI1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_SPI1SMEN) != 0U) + +#if defined(TIM8) +#define __HAL_RCC_TIM8_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_TIM8SMEN) != 0U) +#endif /* TIM8 */ + +#define __HAL_RCC_USART1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_USART1SMEN) != 0U) + +#define __HAL_RCC_TIM15_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_TIM15SMEN) != 0U) + +#define __HAL_RCC_TIM16_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_TIM16SMEN) != 0U) + +#if defined(TIM17) +#define __HAL_RCC_TIM17_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_TIM17SMEN) != 0U) +#endif /* TIM17 */ + +#if defined(SAI1) +#define __HAL_RCC_SAI1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_SAI1SMEN) != 0U) +#endif /* SAI1 */ + +#if defined(SAI2) +#define __HAL_RCC_SAI2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_SAI2SMEN) != 0U) +#endif /* SAI2 */ + +#if defined(DFSDM1_Filter0) +#define __HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_DFSDM1SMEN) != 0U) +#endif /* DFSDM1_Filter0 */ + +#if defined(LTDC) +#define __HAL_RCC_LTDC_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_LTDCSMEN) != 0U) +#endif /* LTDC */ + +#if defined(DSI) +#define __HAL_RCC_DSI_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_DSISMEN) != 0U) +#endif /* DSI */ + + +#define __HAL_RCC_SYSCFG_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_SYSCFGSMEN) == 0U) + +#if defined(SDMMC1) && defined(RCC_APB2SMENR_SDMMC1SMEN) +#define __HAL_RCC_SDMMC1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_SDMMC1SMEN) == 0U) +#endif /* SDMMC1 && RCC_APB2SMENR_SDMMC1SMEN */ + +#define __HAL_RCC_TIM1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_TIM1SMEN) == 0U) + +#define __HAL_RCC_SPI1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_SPI1SMEN) == 0U) + +#if defined(TIM8) +#define __HAL_RCC_TIM8_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_TIM8SMEN) == 0U) +#endif /* TIM8 */ + +#define __HAL_RCC_USART1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_USART1SMEN) == 0U) + +#define __HAL_RCC_TIM15_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_TIM15SMEN) == 0U) + +#define __HAL_RCC_TIM16_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_TIM16SMEN) == 0U) + +#if defined(TIM17) +#define __HAL_RCC_TIM17_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_TIM17SMEN) == 0U) +#endif /* TIM17 */ + +#if defined(SAI1) +#define __HAL_RCC_SAI1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_SAI1SMEN) == 0U) +#endif /* SAI1 */ + +#if defined(SAI2) +#define __HAL_RCC_SAI2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_SAI2SMEN) == 0U) +#endif /* SAI2 */ + +#if defined(DFSDM1_Filter0) +#define __HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_DFSDM1SMEN) == 0U) +#endif /* DFSDM1_Filter0 */ + +#if defined(LTDC) +#define __HAL_RCC_LTDC_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_LTDCSMEN) == 0U) +#endif /* LTDC */ + +#if defined(DSI) +#define __HAL_RCC_DSI_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_DSISMEN) == 0U) +#endif /* DSI */ + +/** + * @} + */ + +/** @defgroup RCC_Backup_Domain_Reset RCC Backup Domain Reset + * @{ + */ + +/** @brief Macros to force or release the Backup domain reset. + * @note This function resets the RTC peripheral (including the backup registers) + * and the RTC clock source selection in RCC_CSR register. + * @note The BKPSRAM is not affected by this reset. + * @retval None + */ +#define __HAL_RCC_BACKUPRESET_FORCE() SET_BIT(RCC->BDCR, RCC_BDCR_BDRST) + +#define __HAL_RCC_BACKUPRESET_RELEASE() CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST) + +/** + * @} + */ + +/** @defgroup RCC_RTC_Clock_Configuration RCC RTC Clock Configuration + * @{ + */ + +/** @brief Macros to enable or disable the RTC clock. + * @note As the RTC is in the Backup domain and write access is denied to + * this domain after reset, you have to enable write access using + * HAL_PWR_EnableBkUpAccess() function before to configure the RTC + * (to be done once after reset). + * @note These macros must be used after the RTC clock source was selected. + * @retval None + */ +#define __HAL_RCC_RTC_ENABLE() SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN) + +#define __HAL_RCC_RTC_DISABLE() CLEAR_BIT(RCC->BDCR, RCC_BDCR_RTCEN) + +/** + * @} + */ + +/** @brief Macros to enable or disable the Internal High Speed 16MHz oscillator (HSI). + * @note The HSI is stopped by hardware when entering STOP and STANDBY modes. + * It is used (enabled by hardware) as system clock source after startup + * from Reset, wakeup from STOP and STANDBY mode, or in case of failure + * of the HSE used directly or indirectly as system clock (if the Clock + * Security System CSS is enabled). + * @note HSI can not be stopped if it is used as system clock source. In this case, + * you have to select another source of the system clock then stop the HSI. + * @note After enabling the HSI, the application software should wait on HSIRDY + * flag to be set indicating that HSI clock is stable and can be used as + * system clock source. + * This parameter can be: ENABLE or DISABLE. + * @note When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator + * clock cycles. + * @retval None + */ +#define __HAL_RCC_HSI_ENABLE() SET_BIT(RCC->CR, RCC_CR_HSION) + +#define __HAL_RCC_HSI_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_HSION) + +/** @brief Macro to adjust the Internal High Speed 16MHz oscillator (HSI) calibration value. + * @note The calibration is used to compensate for the variations in voltage + * and temperature that influence the frequency of the internal HSI RC. + * @param __HSICALIBRATIONVALUE__ specifies the calibration trimming value + * (default is RCC_HSICALIBRATION_DEFAULT). + * This parameter must be a number between 0 and 31 on STM32L47x/STM32L48x or + * between 0 and 127 on other devices. + * @retval None + */ +#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(__HSICALIBRATIONVALUE__) \ + MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, (__HSICALIBRATIONVALUE__) << RCC_ICSCR_HSITRIM_Pos) + +/** + * @brief Macros to enable or disable the wakeup the Internal High Speed oscillator (HSI) + * in parallel to the Internal Multi Speed oscillator (MSI) used at system wakeup. + * @note The enable of this function has not effect on the HSION bit. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +#define __HAL_RCC_HSIAUTOMATIC_START_ENABLE() SET_BIT(RCC->CR, RCC_CR_HSIASFS) + +#define __HAL_RCC_HSIAUTOMATIC_START_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_HSIASFS) + +/** + * @brief Macros to enable or disable the force of the Internal High Speed oscillator (HSI) + * in STOP mode to be quickly available as kernel clock for USARTs and I2Cs. + * @note Keeping the HSI ON in STOP mode allows to avoid slowing down the communication + * speed because of the HSI startup time. + * @note The enable of this function has not effect on the HSION bit. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +#define __HAL_RCC_HSISTOP_ENABLE() SET_BIT(RCC->CR, RCC_CR_HSIKERON) + +#define __HAL_RCC_HSISTOP_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_HSIKERON) + +/** + * @brief Macros to enable or disable the Internal Multi Speed oscillator (MSI). + * @note The MSI is stopped by hardware when entering STOP and STANDBY modes. + * It is used (enabled by hardware) as system clock source after + * startup from Reset, wakeup from STOP and STANDBY mode, or in case + * of failure of the HSE used directly or indirectly as system clock + * (if the Clock Security System CSS is enabled). + * @note MSI can not be stopped if it is used as system clock source. + * In this case, you have to select another source of the system + * clock then stop the MSI. + * @note After enabling the MSI, the application software should wait on + * MSIRDY flag to be set indicating that MSI clock is stable and can + * be used as system clock source. + * @note When the MSI is stopped, MSIRDY flag goes low after 6 MSI oscillator + * clock cycles. + * @retval None + */ +#define __HAL_RCC_MSI_ENABLE() SET_BIT(RCC->CR, RCC_CR_MSION) + +#define __HAL_RCC_MSI_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_MSION) + +/** @brief Macro Adjusts the Internal Multi Speed oscillator (MSI) calibration value. + * @note The calibration is used to compensate for the variations in voltage + * and temperature that influence the frequency of the internal MSI RC. + * Refer to the Application Note AN3300 for more details on how to + * calibrate the MSI. + * @param __MSICALIBRATIONVALUE__ specifies the calibration trimming value + * (default is RCC_MSICALIBRATION_DEFAULT). + * This parameter must be a number between 0 and 255. + * @retval None + */ +#define __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(__MSICALIBRATIONVALUE__) \ + MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, (__MSICALIBRATIONVALUE__) << RCC_ICSCR_MSITRIM_Pos) + +/** + * @brief Macro configures the Internal Multi Speed oscillator (MSI) clock range in run mode + * @note After restart from Reset , the MSI clock is around 4 MHz. + * After stop the startup clock can be MSI (at any of its possible + * frequencies, the one that was used before entering stop mode) or HSI. + * After Standby its frequency can be selected between 4 possible values + * (1, 2, 4 or 8 MHz). + * @note MSIRANGE can be modified when MSI is OFF (MSION=0) or when MSI is ready + * (MSIRDY=1). + * @note The MSI clock range after reset can be modified on the fly. + * @param __MSIRANGEVALUE__ specifies the MSI clock range. + * This parameter must be one of the following values: + * @arg @ref RCC_MSIRANGE_0 MSI clock is around 100 KHz + * @arg @ref RCC_MSIRANGE_1 MSI clock is around 200 KHz + * @arg @ref RCC_MSIRANGE_2 MSI clock is around 400 KHz + * @arg @ref RCC_MSIRANGE_3 MSI clock is around 800 KHz + * @arg @ref RCC_MSIRANGE_4 MSI clock is around 1 MHz + * @arg @ref RCC_MSIRANGE_5 MSI clock is around 2 MHz + * @arg @ref RCC_MSIRANGE_6 MSI clock is around 4 MHz (default after Reset) + * @arg @ref RCC_MSIRANGE_7 MSI clock is around 8 MHz + * @arg @ref RCC_MSIRANGE_8 MSI clock is around 16 MHz + * @arg @ref RCC_MSIRANGE_9 MSI clock is around 24 MHz + * @arg @ref RCC_MSIRANGE_10 MSI clock is around 32 MHz + * @arg @ref RCC_MSIRANGE_11 MSI clock is around 48 MHz + * @retval None + */ +#define __HAL_RCC_MSI_RANGE_CONFIG(__MSIRANGEVALUE__) \ + do { \ + SET_BIT(RCC->CR, RCC_CR_MSIRGSEL); \ + MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, (__MSIRANGEVALUE__)); \ + } while(0) + +/** + * @brief Macro configures the Internal Multi Speed oscillator (MSI) clock range after Standby mode + * After Standby its frequency can be selected between 4 possible values (1, 2, 4 or 8 MHz). + * @param __MSIRANGEVALUE__ specifies the MSI clock range. + * This parameter must be one of the following values: + * @arg @ref RCC_MSIRANGE_4 MSI clock is around 1 MHz + * @arg @ref RCC_MSIRANGE_5 MSI clock is around 2 MHz + * @arg @ref RCC_MSIRANGE_6 MSI clock is around 4 MHz (default after Reset) + * @arg @ref RCC_MSIRANGE_7 MSI clock is around 8 MHz + * @retval None + */ +#define __HAL_RCC_MSI_STANDBY_RANGE_CONFIG(__MSIRANGEVALUE__) \ + MODIFY_REG(RCC->CSR, RCC_CSR_MSISRANGE, (__MSIRANGEVALUE__) << 4U) + +/** @brief Macro to get the Internal Multi Speed oscillator (MSI) clock range in run mode + * @retval MSI clock range. + * This parameter must be one of the following values: + * @arg @ref RCC_MSIRANGE_0 MSI clock is around 100 KHz + * @arg @ref RCC_MSIRANGE_1 MSI clock is around 200 KHz + * @arg @ref RCC_MSIRANGE_2 MSI clock is around 400 KHz + * @arg @ref RCC_MSIRANGE_3 MSI clock is around 800 KHz + * @arg @ref RCC_MSIRANGE_4 MSI clock is around 1 MHz + * @arg @ref RCC_MSIRANGE_5 MSI clock is around 2 MHz + * @arg @ref RCC_MSIRANGE_6 MSI clock is around 4 MHz (default after Reset) + * @arg @ref RCC_MSIRANGE_7 MSI clock is around 8 MHz + * @arg @ref RCC_MSIRANGE_8 MSI clock is around 16 MHz + * @arg @ref RCC_MSIRANGE_9 MSI clock is around 24 MHz + * @arg @ref RCC_MSIRANGE_10 MSI clock is around 32 MHz + * @arg @ref RCC_MSIRANGE_11 MSI clock is around 48 MHz + */ +#define __HAL_RCC_GET_MSI_RANGE() \ + ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) != 0U) ? \ + READ_BIT(RCC->CR, RCC_CR_MSIRANGE) : \ + (READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> 4U)) + +/** @brief Macros to enable or disable the Internal Low Speed oscillator (LSI). + * @note After enabling the LSI, the application software should wait on + * LSIRDY flag to be set indicating that LSI clock is stable and can + * be used to clock the IWDG and/or the RTC. + * @note LSI can not be disabled if the IWDG is running. + * @note When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator + * clock cycles. + * @retval None + */ +#define __HAL_RCC_LSI_ENABLE() SET_BIT(RCC->CSR, RCC_CSR_LSION) + +#define __HAL_RCC_LSI_DISABLE() CLEAR_BIT(RCC->CSR, RCC_CSR_LSION) + +/** + * @brief Macro to configure the External High Speed oscillator (HSE). + * @note Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not + * supported by this macro. User should request a transition to HSE Off + * first and then HSE On or HSE Bypass. + * @note After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application + * software should wait on HSERDY flag to be set indicating that HSE clock + * is stable and can be used to clock the PLL and/or system clock. + * @note HSE state can not be changed if it is used directly or through the + * PLL as system clock. In this case, you have to select another source + * of the system clock then change the HSE state (ex. disable it). + * @note The HSE is stopped by hardware when entering STOP and STANDBY modes. + * @note This function reset the CSSON bit, so if the clock security system(CSS) + * was previously enabled you have to enable it again after calling this + * function. + * @param __STATE__ specifies the new state of the HSE. + * This parameter can be one of the following values: + * @arg @ref RCC_HSE_OFF Turn OFF the HSE oscillator, HSERDY flag goes low after + * 6 HSE oscillator clock cycles. + * @arg @ref RCC_HSE_ON Turn ON the HSE oscillator. + * @arg @ref RCC_HSE_BYPASS HSE oscillator bypassed with external clock. + * @retval None + */ +#define __HAL_RCC_HSE_CONFIG(__STATE__) \ + do { \ + if((__STATE__) == RCC_HSE_ON) \ + { \ + SET_BIT(RCC->CR, RCC_CR_HSEON); \ + } \ + else if((__STATE__) == RCC_HSE_BYPASS) \ + { \ + SET_BIT(RCC->CR, RCC_CR_HSEBYP); \ + SET_BIT(RCC->CR, RCC_CR_HSEON); \ + } \ + else \ + { \ + CLEAR_BIT(RCC->CR, RCC_CR_HSEON); \ + CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); \ + } \ + } while(0) + +/** + * @brief Macro to configure the External Low Speed oscillator (LSE). + * @note Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not + * supported by this macro. User should request a transition to LSE Off + * first and then LSE On or LSE Bypass. + * @note As the LSE is in the Backup domain and write access is denied to + * this domain after reset, you have to enable write access using + * HAL_PWR_EnableBkUpAccess() function before to configure the LSE + * (to be done once after reset). + * @note After enabling the LSE (RCC_LSE_ON or RCC_LSE_BYPASS), the application + * software should wait on LSERDY flag to be set indicating that LSE clock + * is stable and can be used to clock the RTC. + * @param __STATE__ specifies the new state of the LSE. + * This parameter can be one of the following values: + * @arg @ref RCC_LSE_OFF Turn OFF the LSE oscillator, LSERDY flag goes low after + * 6 LSE oscillator clock cycles. + * @arg @ref RCC_LSE_ON Turn ON the LSE oscillator. + * @arg @ref RCC_LSE_BYPASS LSE oscillator bypassed with external clock. + * @retval None + */ +#define __HAL_RCC_LSE_CONFIG(__STATE__) \ + do { \ + if((__STATE__) == RCC_LSE_ON) \ + { \ + SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); \ + } \ + else if((__STATE__) == RCC_LSE_BYPASS) \ + { \ + SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); \ + SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); \ + } \ + else \ + { \ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON); \ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); \ + } \ + } while(0) + +#if defined(RCC_HSI48_SUPPORT) + +/** @brief Macros to enable or disable the Internal High Speed 48MHz oscillator (HSI48). + * @note The HSI48 is stopped by hardware when entering STOP and STANDBY modes. + * @note After enabling the HSI48, the application software should wait on HSI48RDY + * flag to be set indicating that HSI48 clock is stable. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +#define __HAL_RCC_HSI48_ENABLE() SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON) + +#define __HAL_RCC_HSI48_DISABLE() CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON) + +#endif /* RCC_HSI48_SUPPORT */ + +/** @brief Macros to configure the RTC clock (RTCCLK). + * @note As the RTC clock configuration bits are in the Backup domain and write + * access is denied to this domain after reset, you have to enable write + * access using the Power Backup Access macro before to configure + * the RTC clock source (to be done once after reset). + * @note Once the RTC clock is configured it cannot be changed unless the + * Backup domain is reset using __HAL_RCC_BACKUPRESET_FORCE() macro, or by + * a Power On Reset (POR). + * + * @param __RTC_CLKSOURCE__ specifies the RTC clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_RTCCLKSOURCE_NONE No clock selected as RTC clock. + * @arg @ref RCC_RTCCLKSOURCE_LSE LSE selected as RTC clock. + * @arg @ref RCC_RTCCLKSOURCE_LSI LSI selected as RTC clock. + * @arg @ref RCC_RTCCLKSOURCE_HSE_DIV32 HSE clock divided by 32 selected + * + * @note If the LSE or LSI is used as RTC clock source, the RTC continues to + * work in STOP and STANDBY modes, and can be used as wakeup source. + * However, when the HSE clock is used as RTC clock source, the RTC + * cannot be used in STOP and STANDBY modes. + * @note The maximum input clock frequency for RTC is 1MHz (when using HSE as + * RTC clock source). + * @retval None + */ +#define __HAL_RCC_RTC_CONFIG(__RTC_CLKSOURCE__) \ + MODIFY_REG( RCC->BDCR, RCC_BDCR_RTCSEL, (__RTC_CLKSOURCE__)) + + +/** @brief Macro to get the RTC clock source. + * @retval The returned value can be one of the following: + * @arg @ref RCC_RTCCLKSOURCE_NONE No clock selected as RTC clock. + * @arg @ref RCC_RTCCLKSOURCE_LSE LSE selected as RTC clock. + * @arg @ref RCC_RTCCLKSOURCE_LSI LSI selected as RTC clock. + * @arg @ref RCC_RTCCLKSOURCE_HSE_DIV32 HSE clock divided by 32 selected + */ +#define __HAL_RCC_GET_RTC_SOURCE() (READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL)) + +/** @brief Macros to enable or disable the main PLL. + * @note After enabling the main PLL, the application software should wait on + * PLLRDY flag to be set indicating that PLL clock is stable and can + * be used as system clock source. + * @note The main PLL can not be disabled if it is used as system clock source + * @note The main PLL is disabled by hardware when entering STOP and STANDBY modes. + * @retval None + */ +#define __HAL_RCC_PLL_ENABLE() SET_BIT(RCC->CR, RCC_CR_PLLON) + +#define __HAL_RCC_PLL_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_PLLON) + +/** @brief Macro to configure the PLL clock source. + * @note This function must be used only when the main PLL is disabled. + * @param __PLLSOURCE__ specifies the PLL entry clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_PLLSOURCE_NONE No clock selected as PLL clock entry + * @arg @ref RCC_PLLSOURCE_MSI MSI oscillator clock selected as PLL clock entry + * @arg @ref RCC_PLLSOURCE_HSI HSI oscillator clock selected as PLL clock entry + * @arg @ref RCC_PLLSOURCE_HSE HSE oscillator clock selected as PLL clock entry + * @note This clock source is common for the main PLL and audio PLL (PLLSAI1 and PLLSAI2). + * @retval None + * + */ +#define __HAL_RCC_PLL_PLLSOURCE_CONFIG(__PLLSOURCE__) \ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, (__PLLSOURCE__)) + +/** @brief Macro to configure the PLL source division factor M. + * @note This function must be used only when the main PLL is disabled. + * @param __PLLM__ specifies the division factor for PLL VCO input clock + * This parameter must be a number between Min_Data = 1 and Max_Data = 16 on STM32L4Rx/STM32L4Sx devices. + * This parameter must be a number between Min_Data = 1 and Max_Data = 8 on other devices. + * @note You have to set the PLLM parameter correctly to ensure that the VCO input + * frequency ranges from 4 to 16 MHz. It is recommended to select a frequency + * of 16 MHz to limit PLL jitter. + * @retval None + * + */ +#define __HAL_RCC_PLL_PLLM_CONFIG(__PLLM__) \ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLM, ((__PLLM__) - 1) << 4U) + +/** + * @brief Macro to configure the main PLL clock source, multiplication and division factors. + * @note This function must be used only when the main PLL is disabled. + * + * @param __PLLSOURCE__ specifies the PLL entry clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_PLLSOURCE_NONE No clock selected as PLL clock entry + * @arg @ref RCC_PLLSOURCE_MSI MSI oscillator clock selected as PLL clock entry + * @arg @ref RCC_PLLSOURCE_HSI HSI oscillator clock selected as PLL clock entry + * @arg @ref RCC_PLLSOURCE_HSE HSE oscillator clock selected as PLL clock entry + * @note This clock source is common for the main PLL and audio PLL (PLLSAI1 and PLLSAI2). + * + * @param __PLLM__ specifies the division factor for PLL VCO input clock. + * This parameter must be a number between Min_Data = 1 and Max_Data = 16 on STM32L4Rx/STM32L4Sx devices. + * This parameter must be a number between Min_Data = 1 and Max_Data = 8 on other devices. + * @note You have to set the PLLM parameter correctly to ensure that the VCO input + * frequency ranges from 4 to 16 MHz. It is recommended to select a frequency + * of 16 MHz to limit PLL jitter. + * + * @param __PLLN__ specifies the multiplication factor for PLL VCO output clock. + * This parameter must be a number between 8 and 86. + * @note You have to set the PLLN parameter correctly to ensure that the VCO + * output frequency is between 64 and 344 MHz. + * + * @param __PLLP__ specifies the division factor for SAI clock when SAI available on device. + * This parameter must be a number in the range (7 or 17) for STM32L47x/STM32L48x + * else (2 to 31). + * + * @param __PLLQ__ specifies the division factor for OTG FS, SDMMC1 and RNG clocks. + * This parameter must be in the range (2, 4, 6 or 8). + * @note If the USB OTG FS is used in your application, you have to set the + * PLLQ parameter correctly to have 48 MHz clock for the USB. However, + * the SDMMC1 and RNG need a frequency lower than or equal to 48 MHz to work + * correctly. + * @param __PLLR__ specifies the division factor for the main system clock. + * @note You have to set the PLLR parameter correctly to not exceed 80MHZ. + * This parameter must be in the range (2, 4, 6 or 8). + * @retval None + */ +#if defined(RCC_PLLP_DIV_2_31_SUPPORT) + +#define __HAL_RCC_PLL_CONFIG(__PLLSOURCE__, __PLLM__, __PLLN__, __PLLP__, __PLLQ__,__PLLR__ ) \ + MODIFY_REG(RCC->PLLCFGR, \ + (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | \ + RCC_PLLCFGR_PLLQ | RCC_PLLCFGR_PLLR | RCC_PLLCFGR_PLLP | RCC_PLLCFGR_PLLPDIV), \ + ((__PLLSOURCE__) | \ + (((__PLLM__) - 1U) << RCC_PLLCFGR_PLLM_Pos) | \ + ((__PLLN__) << RCC_PLLCFGR_PLLN_Pos) | \ + ((((__PLLQ__) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos) | \ + ((((__PLLR__) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos) | \ + ((uint32_t)(__PLLP__) << RCC_PLLCFGR_PLLPDIV_Pos))) + +#elif defined(RCC_PLLP_SUPPORT) + +#define __HAL_RCC_PLL_CONFIG(__PLLSOURCE__, __PLLM__, __PLLN__, __PLLP__, __PLLQ__,__PLLR__ ) \ + MODIFY_REG(RCC->PLLCFGR, \ + (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | \ + RCC_PLLCFGR_PLLQ | RCC_PLLCFGR_PLLR | RCC_PLLCFGR_PLLP), \ + ((__PLLSOURCE__) | \ + (((__PLLM__) - 1U) << RCC_PLLCFGR_PLLM_Pos) | \ + ((__PLLN__) << RCC_PLLCFGR_PLLN_Pos) | \ + ((((__PLLQ__) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos) | \ + ((((__PLLR__) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos) | \ + (((__PLLP__) >> 4U) << RCC_PLLCFGR_PLLP_Pos))) + +#else + +#define __HAL_RCC_PLL_CONFIG(__PLLSOURCE__, __PLLM__, __PLLN__, __PLLQ__,__PLLR__ ) \ + MODIFY_REG(RCC->PLLCFGR, \ + (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | \ + RCC_PLLCFGR_PLLQ | RCC_PLLCFGR_PLLR), \ + ((__PLLSOURCE__) | \ + (((__PLLM__) - 1U) << RCC_PLLCFGR_PLLM_Pos) | \ + ((__PLLN__) << RCC_PLLCFGR_PLLN_Pos) | \ + ((((__PLLQ__) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos) | \ + ((((__PLLR__) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos))) + +#endif /* RCC_PLLP_DIV_2_31_SUPPORT */ + +/** @brief Macro to get the oscillator used as PLL clock source. + * @retval The oscillator used as PLL clock source. The returned value can be one + * of the following: + * - RCC_PLLSOURCE_NONE: No oscillator is used as PLL clock source. + * - RCC_PLLSOURCE_MSI: MSI oscillator is used as PLL clock source. + * - RCC_PLLSOURCE_HSI: HSI oscillator is used as PLL clock source. + * - RCC_PLLSOURCE_HSE: HSE oscillator is used as PLL clock source. + */ +#define __HAL_RCC_GET_PLL_OSCSOURCE() (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC)) + +/** + * @brief Enable or disable each clock output (RCC_PLL_SYSCLK, RCC_PLL_48M1CLK, RCC_PLL_SAI3CLK) + * @note Enabling/disabling clock outputs RCC_PLL_SAI3CLK and RCC_PLL_48M1CLK can be done at anytime + * without the need to stop the PLL in order to save power. But RCC_PLL_SYSCLK cannot + * be stopped if used as System Clock. + * @param __PLLCLOCKOUT__ specifies the PLL clock to be output. + * This parameter can be one or a combination of the following values: + * @arg @ref RCC_PLL_SAI3CLK This clock is used to generate an accurate clock to achieve + * high-quality audio performance on SAI interface in case. + * @arg @ref RCC_PLL_48M1CLK This Clock is used to generate the clock for the USB OTG FS (48 MHz), + * the random analog generator (<=48 MHz) and the SDMMC1 (<= 48 MHz). + * @arg @ref RCC_PLL_SYSCLK This Clock is used to generate the high speed system clock (up to 80MHz) + * @retval None + */ +#define __HAL_RCC_PLLCLKOUT_ENABLE(__PLLCLOCKOUT__) SET_BIT(RCC->PLLCFGR, (__PLLCLOCKOUT__)) + +#define __HAL_RCC_PLLCLKOUT_DISABLE(__PLLCLOCKOUT__) CLEAR_BIT(RCC->PLLCFGR, (__PLLCLOCKOUT__)) + +/** + * @brief Get clock output enable status (RCC_PLL_SYSCLK, RCC_PLL_48M1CLK, RCC_PLL_SAI3CLK) + * @param __PLLCLOCKOUT__ specifies the output PLL clock to be checked. + * This parameter can be one of the following values: + * @arg @ref RCC_PLL_SAI3CLK This clock is used to generate an accurate clock to achieve + * high-quality audio performance on SAI interface in case. + * @arg @ref RCC_PLL_48M1CLK This Clock is used to generate the clock for the USB OTG FS (48 MHz), + * the random analog generator (<=48 MHz) and the SDMMC1 (<= 48 MHz). + * @arg @ref RCC_PLL_SYSCLK This Clock is used to generate the high speed system clock (up to 80MHz) + * @retval SET / RESET + */ +#define __HAL_RCC_GET_PLLCLKOUT_CONFIG(__PLLCLOCKOUT__) READ_BIT(RCC->PLLCFGR, (__PLLCLOCKOUT__)) + +/** + * @brief Macro to configure the system clock source. + * @param __SYSCLKSOURCE__ specifies the system clock source. + * This parameter can be one of the following values: + * - RCC_SYSCLKSOURCE_MSI: MSI oscillator is used as system clock source. + * - RCC_SYSCLKSOURCE_HSI: HSI oscillator is used as system clock source. + * - RCC_SYSCLKSOURCE_HSE: HSE oscillator is used as system clock source. + * - RCC_SYSCLKSOURCE_PLLCLK: PLL output is used as system clock source. + * @retval None + */ +#define __HAL_RCC_SYSCLK_CONFIG(__SYSCLKSOURCE__) \ + MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, (__SYSCLKSOURCE__)) + +/** @brief Macro to get the clock source used as system clock. + * @retval The clock source used as system clock. The returned value can be one + * of the following: + * - RCC_SYSCLKSOURCE_STATUS_MSI: MSI used as system clock. + * - RCC_SYSCLKSOURCE_STATUS_HSI: HSI used as system clock. + * - RCC_SYSCLKSOURCE_STATUS_HSE: HSE used as system clock. + * - RCC_SYSCLKSOURCE_STATUS_PLLCLK: PLL used as system clock. + */ +#define __HAL_RCC_GET_SYSCLK_SOURCE() (READ_BIT(RCC->CFGR, RCC_CFGR_SWS)) + +/** + * @brief Macro to configure the External Low Speed oscillator (LSE) drive capability. + * @note As the LSE is in the Backup domain and write access is denied to + * this domain after reset, you have to enable write access using + * HAL_PWR_EnableBkUpAccess() function before to configure the LSE + * (to be done once after reset). + * @param __LSEDRIVE__ specifies the new state of the LSE drive capability. + * This parameter can be one of the following values: + * @arg @ref RCC_LSEDRIVE_LOW LSE oscillator low drive capability. + * @arg @ref RCC_LSEDRIVE_MEDIUMLOW LSE oscillator medium low drive capability. + * @arg @ref RCC_LSEDRIVE_MEDIUMHIGH LSE oscillator medium high drive capability. + * @arg @ref RCC_LSEDRIVE_HIGH LSE oscillator high drive capability. + * @retval None + */ +#define __HAL_RCC_LSEDRIVE_CONFIG(__LSEDRIVE__) \ + MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, (__LSEDRIVE__)) + +/** + * @brief Macro to configure the wake up from stop clock. + * @param __STOPWUCLK__ specifies the clock source used after wake up from stop. + * This parameter can be one of the following values: + * @arg @ref RCC_STOP_WAKEUPCLOCK_MSI MSI selected as system clock source + * @arg @ref RCC_STOP_WAKEUPCLOCK_HSI HSI selected as system clock source + * @retval None + */ +#define __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(__STOPWUCLK__) \ + MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, (__STOPWUCLK__)) + + +/** @brief Macro to configure the MCO clock. + * @param __MCOCLKSOURCE__ specifies the MCO clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_MCO1SOURCE_NOCLOCK MCO output disabled + * @arg @ref RCC_MCO1SOURCE_SYSCLK System clock selected as MCO source + * @arg @ref RCC_MCO1SOURCE_MSI MSI clock selected as MCO source + * @arg @ref RCC_MCO1SOURCE_HSI HSI clock selected as MCO source + * @arg @ref RCC_MCO1SOURCE_HSE HSE clock selected as MCO sourcee + * @arg @ref RCC_MCO1SOURCE_PLLCLK Main PLL clock selected as MCO source + * @arg @ref RCC_MCO1SOURCE_LSI LSI clock selected as MCO source + * @arg @ref RCC_MCO1SOURCE_LSE LSE clock selected as MCO source + @if STM32L443xx + * @arg @ref RCC_MCO1SOURCE_HSI48 HSI48 clock selected as MCO source for devices with HSI48 + @endif + @if STM32L4A6xx + * @arg @ref RCC_MCO1SOURCE_HSI48 HSI48 clock selected as MCO source for devices with HSI48 + @endif + * @param __MCODIV__ specifies the MCO clock prescaler. + * This parameter can be one of the following values: + * @arg @ref RCC_MCODIV_1 MCO clock source is divided by 1 + * @arg @ref RCC_MCODIV_2 MCO clock source is divided by 2 + * @arg @ref RCC_MCODIV_4 MCO clock source is divided by 4 + * @arg @ref RCC_MCODIV_8 MCO clock source is divided by 8 + * @arg @ref RCC_MCODIV_16 MCO clock source is divided by 16 + */ +#define __HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__, __MCODIV__) \ + MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), ((__MCOCLKSOURCE__) | (__MCODIV__))) + +/** @defgroup RCC_Flags_Interrupts_Management Flags Interrupts Management + * @brief macros to manage the specified RCC Flags and interrupts. + * @{ + */ + +/** @brief Enable RCC interrupt(s). + * @param __INTERRUPT__ specifies the RCC interrupt source(s) to be enabled. + * This parameter can be any combination of the following values: + * @arg @ref RCC_IT_LSIRDY LSI ready interrupt + * @arg @ref RCC_IT_LSERDY LSE ready interrupt + * @arg @ref RCC_IT_MSIRDY HSI ready interrupt + * @arg @ref RCC_IT_HSIRDY HSI ready interrupt + * @arg @ref RCC_IT_HSERDY HSE ready interrupt + * @arg @ref RCC_IT_PLLRDY Main PLL ready interrupt + * @arg @ref RCC_IT_PLLSAI1RDY PLLSAI1 ready interrupt for devices with PLLSAI1 + * @arg @ref RCC_IT_PLLSAI2RDY PLLSAI2 ready interrupt for devices with PLLSAI2 + * @arg @ref RCC_IT_LSECSS LSE Clock security system interrupt + @if STM32L443xx + * @arg @ref RCC_IT_HSI48RDY HSI48 ready interrupt for devices with HSI48 + @endif + @if STM32L4A6xx + * @arg @ref RCC_IT_HSI48RDY HSI48 ready interrupt for devices with HSI48 + @endif + * @retval None + */ +#define __HAL_RCC_ENABLE_IT(__INTERRUPT__) SET_BIT(RCC->CIER, (__INTERRUPT__)) + +/** @brief Disable RCC interrupt(s). + * @param __INTERRUPT__ specifies the RCC interrupt source(s) to be disabled. + * This parameter can be any combination of the following values: + * @arg @ref RCC_IT_LSIRDY LSI ready interrupt + * @arg @ref RCC_IT_LSERDY LSE ready interrupt + * @arg @ref RCC_IT_MSIRDY HSI ready interrupt + * @arg @ref RCC_IT_HSIRDY HSI ready interrupt + * @arg @ref RCC_IT_HSERDY HSE ready interrupt + * @arg @ref RCC_IT_PLLRDY Main PLL ready interrupt + * @arg @ref RCC_IT_PLLSAI1RDY PLLSAI1 ready interrupt for devices with PLLSAI1 + * @arg @ref RCC_IT_PLLSAI2RDY PLLSAI2 ready interrupt for devices with PLLSAI2 + * @arg @ref RCC_IT_LSECSS LSE Clock security system interrupt + @if STM32L443xx + * @arg @ref RCC_IT_HSI48RDY HSI48 ready interrupt for devices with HSI48 + @endif + @if STM32L4A6xx + * @arg @ref RCC_IT_HSI48RDY HSI48 ready interrupt for devices with HSI48 + @endif + * @retval None + */ +#define __HAL_RCC_DISABLE_IT(__INTERRUPT__) CLEAR_BIT(RCC->CIER, (__INTERRUPT__)) + +/** @brief Clear the RCC's interrupt pending bits. + * @param __INTERRUPT__ specifies the interrupt pending bit to clear. + * This parameter can be any combination of the following values: + * @arg @ref RCC_IT_LSIRDY LSI ready interrupt + * @arg @ref RCC_IT_LSERDY LSE ready interrupt + * @arg @ref RCC_IT_MSIRDY MSI ready interrupt + * @arg @ref RCC_IT_HSIRDY HSI ready interrupt + * @arg @ref RCC_IT_HSERDY HSE ready interrupt + * @arg @ref RCC_IT_PLLRDY Main PLL ready interrupt + * @arg @ref RCC_IT_PLLSAI1RDY PLLSAI1 ready interrupt for devices with PLLSAI1 + * @arg @ref RCC_IT_PLLSAI2RDY PLLSAI2 ready interrupt for devices with PLLSAI2 + * @arg @ref RCC_IT_CSS HSE Clock security system interrupt + * @arg @ref RCC_IT_LSECSS LSE Clock security system interrupt + @if STM32L443xx + * @arg @ref RCC_IT_HSI48RDY HSI48 ready interrupt for devices with HSI48 + @endif + @if STM32L4A6xx + * @arg @ref RCC_IT_HSI48RDY HSI48 ready interrupt for devices with HSI48 + @endif + * @retval None + */ +#define __HAL_RCC_CLEAR_IT(__INTERRUPT__) WRITE_REG(RCC->CICR, (__INTERRUPT__)) + +/** @brief Check whether the RCC interrupt has occurred or not. + * @param __INTERRUPT__ specifies the RCC interrupt source to check. + * This parameter can be one of the following values: + * @arg @ref RCC_IT_LSIRDY LSI ready interrupt + * @arg @ref RCC_IT_LSERDY LSE ready interrupt + * @arg @ref RCC_IT_MSIRDY MSI ready interrupt + * @arg @ref RCC_IT_HSIRDY HSI ready interrupt + * @arg @ref RCC_IT_HSERDY HSE ready interrupt + * @arg @ref RCC_IT_PLLRDY Main PLL ready interrupt + * @arg @ref RCC_IT_PLLSAI1RDY PLLSAI1 ready interrupt for devices with PLLSAI1 + * @arg @ref RCC_IT_PLLSAI2RDY PLLSAI2 ready interrupt for devices with PLLSAI2 + * @arg @ref RCC_IT_CSS HSE Clock security system interrupt + * @arg @ref RCC_IT_LSECSS LSE Clock security system interrupt + @if STM32L443xx + * @arg @ref RCC_IT_HSI48RDY HSI48 ready interrupt for devices with HSI48 + @endif + @if STM32L4A6xx + * @arg @ref RCC_IT_HSI48RDY HSI48 ready interrupt for devices with HSI48 + @endif + * @retval The new state of __INTERRUPT__ (TRUE or FALSE). + */ +#define __HAL_RCC_GET_IT(__INTERRUPT__) (READ_BIT(RCC->CIFR, (__INTERRUPT__)) == (__INTERRUPT__)) + +/** @brief Set RMVF bit to clear the reset flags. + * The reset flags are: RCC_FLAG_FWRRST, RCC_FLAG_OBLRST, RCC_FLAG_PINRST, RCC_FLAG_BORRST, + * RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST and RCC_FLAG_LPWRRST. + * @retval None + */ +#define __HAL_RCC_CLEAR_RESET_FLAGS() SET_BIT(RCC->CSR, RCC_CSR_RMVF) + +/** @brief Check whether the selected RCC flag is set or not. + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values: + * @arg @ref RCC_FLAG_MSIRDY MSI oscillator clock ready + * @arg @ref RCC_FLAG_HSIRDY HSI oscillator clock ready + * @arg @ref RCC_FLAG_HSERDY HSE oscillator clock ready + * @arg @ref RCC_FLAG_PLLRDY Main PLL clock ready + * @arg @ref RCC_FLAG_PLLSAI1RDY PLLSAI1 clock ready for devices with PLLSAI1 + * @arg @ref RCC_FLAG_PLLSAI2RDY PLLSAI2 clock ready for devices with PLLSAI2 + @if STM32L443xx + * @arg @ref RCC_FLAG_HSI48RDY HSI48 clock ready for devices with HSI48 + @endif + @if STM32L4A6xx + * @arg @ref RCC_FLAG_HSI48RDY HSI48 clock ready for devices with HSI48 + @endif + * @arg @ref RCC_FLAG_LSERDY LSE oscillator clock ready + * @arg @ref RCC_FLAG_LSECSSD Clock security system failure on LSE oscillator detection + * @arg @ref RCC_FLAG_LSIRDY LSI oscillator clock ready + * @arg @ref RCC_FLAG_BORRST BOR reset + * @arg @ref RCC_FLAG_OBLRST OBLRST reset + * @arg @ref RCC_FLAG_PINRST Pin reset + * @arg @ref RCC_FLAG_FWRST FIREWALL reset + * @arg @ref RCC_FLAG_SFTRST Software reset + * @arg @ref RCC_FLAG_IWDGRST Independent Watchdog reset + * @arg @ref RCC_FLAG_WWDGRST Window Watchdog reset + * @arg @ref RCC_FLAG_LPWRRST Low Power reset + * @retval The new state of __FLAG__ (TRUE or FALSE). + */ +#if defined(RCC_HSI48_SUPPORT) +#define __HAL_RCC_GET_FLAG(__FLAG__) (((((((__FLAG__) >> 5U) == 1U) ? RCC->CR : \ + ((((__FLAG__) >> 5U) == 4U) ? RCC->CRRCR : \ + ((((__FLAG__) >> 5U) == 2U) ? RCC->BDCR : \ + ((((__FLAG__) >> 5U) == 3U) ? RCC->CSR : RCC->CIFR)))) & \ + (1U << ((__FLAG__) & RCC_FLAG_MASK))) != 0U) ? 1U : 0U) +#else +#define __HAL_RCC_GET_FLAG(__FLAG__) (((((((__FLAG__) >> 5U) == 1U) ? RCC->CR : \ + ((((__FLAG__) >> 5U) == 2U) ? RCC->BDCR : \ + ((((__FLAG__) >> 5U) == 3U) ? RCC->CSR : RCC->CIFR))) & \ + (1U << ((__FLAG__) & RCC_FLAG_MASK))) != 0U) ? 1U : 0U) +#endif /* RCC_HSI48_SUPPORT */ + +/** + * @} + */ + +/** + * @} + */ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup RCC_Private_Constants RCC Private Constants + * @{ + */ +/* Defines used for Flags */ +#define CR_REG_INDEX 1U +#define BDCR_REG_INDEX 2U +#define CSR_REG_INDEX 3U +#if defined(RCC_HSI48_SUPPORT) +#define CRRCR_REG_INDEX 4U +#endif /* RCC_HSI48_SUPPORT */ + +#define RCC_FLAG_MASK 0x1FU +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @addtogroup RCC_Private_Macros + * @{ + */ + +#if defined(RCC_HSI48_SUPPORT) +#define IS_RCC_OSCILLATORTYPE(__OSCILLATOR__) (((__OSCILLATOR__) == RCC_OSCILLATORTYPE_NONE) || \ + (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE) || \ + (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI) || \ + (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48) || \ + (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI) || \ + (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI) || \ + (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)) +#else +#define IS_RCC_OSCILLATORTYPE(__OSCILLATOR__) (((__OSCILLATOR__) == RCC_OSCILLATORTYPE_NONE) || \ + (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE) || \ + (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI) || \ + (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI) || \ + (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI) || \ + (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)) +#endif /* RCC_HSI48_SUPPORT */ + +#define IS_RCC_HSE(__HSE__) (((__HSE__) == RCC_HSE_OFF) || ((__HSE__) == RCC_HSE_ON) || \ + ((__HSE__) == RCC_HSE_BYPASS)) + +#if defined(RCC_BDCR_LSESYSDIS) +#define IS_RCC_LSE(__LSE__) (((__LSE__) == RCC_LSE_OFF) || ((__LSE__) == RCC_LSE_ON) || ((__LSE__) == RCC_LSE_BYPASS_RTC_ONLY) || \ + ((__LSE__) == RCC_LSE_ON_RTC_ONLY) || ((__LSE__) == RCC_LSE_BYPASS)) +#else +#define IS_RCC_LSE(__LSE__) (((__LSE__) == RCC_LSE_OFF) || ((__LSE__) == RCC_LSE_ON) || \ + ((__LSE__) == RCC_LSE_BYPASS)) +#endif /* RCC_BDCR_LSESYSDIS */ + +#define IS_RCC_HSI(__HSI__) (((__HSI__) == RCC_HSI_OFF) || ((__HSI__) == RCC_HSI_ON)) + +#define IS_RCC_HSI_CALIBRATION_VALUE(__VALUE__) ((__VALUE__) <= (RCC_ICSCR_HSITRIM >> RCC_ICSCR_HSITRIM_Pos)) + +#define IS_RCC_LSI(__LSI__) (((__LSI__) == RCC_LSI_OFF) || ((__LSI__) == RCC_LSI_ON)) + +#if defined(RCC_CSR_LSIPREDIV) +#define IS_RCC_LSIDIV(__LSIDIV__) (((__LSIDIV__) == RCC_LSI_DIV1) || ((__LSIDIV__) == RCC_LSI_DIV128)) +#endif /* RCC_CSR_LSIPREDIV */ + +#define IS_RCC_MSI(__MSI__) (((__MSI__) == RCC_MSI_OFF) || ((__MSI__) == RCC_MSI_ON)) + +#define IS_RCC_MSICALIBRATION_VALUE(__VALUE__) ((__VALUE__) <= 255U) + +#if defined(RCC_HSI48_SUPPORT) +#define IS_RCC_HSI48(__HSI48__) (((__HSI48__) == RCC_HSI48_OFF) || ((__HSI48__) == RCC_HSI48_ON)) +#endif /* RCC_HSI48_SUPPORT */ + +#define IS_RCC_PLL(__PLL__) (((__PLL__) == RCC_PLL_NONE) ||((__PLL__) == RCC_PLL_OFF) || \ + ((__PLL__) == RCC_PLL_ON)) + +#define IS_RCC_PLLSOURCE(__SOURCE__) (((__SOURCE__) == RCC_PLLSOURCE_NONE) || \ + ((__SOURCE__) == RCC_PLLSOURCE_MSI) || \ + ((__SOURCE__) == RCC_PLLSOURCE_HSI) || \ + ((__SOURCE__) == RCC_PLLSOURCE_HSE)) + +#if defined(RCC_PLLM_DIV_1_16_SUPPORT) +#define IS_RCC_PLLM_VALUE(__VALUE__) ((1U <= (__VALUE__)) && ((__VALUE__) <= 16U)) +#else +#define IS_RCC_PLLM_VALUE(__VALUE__) ((1U <= (__VALUE__)) && ((__VALUE__) <= 8U)) +#endif /*RCC_PLLM_DIV_1_16_SUPPORT */ + +#define IS_RCC_PLLN_VALUE(__VALUE__) ((8U <= (__VALUE__)) && ((__VALUE__) <= 86U)) + +#if defined(RCC_PLLP_DIV_2_31_SUPPORT) +#define IS_RCC_PLLP_VALUE(__VALUE__) (((__VALUE__) >= 2U) && ((__VALUE__) <= 31U)) +#else +#define IS_RCC_PLLP_VALUE(__VALUE__) (((__VALUE__) == 7U) || ((__VALUE__) == 17U)) +#endif /*RCC_PLLP_DIV_2_31_SUPPORT */ + +#define IS_RCC_PLLQ_VALUE(__VALUE__) (((__VALUE__) == 2U) || ((__VALUE__) == 4U) || \ + ((__VALUE__) == 6U) || ((__VALUE__) == 8U)) + +#define IS_RCC_PLLR_VALUE(__VALUE__) (((__VALUE__) == 2U) || ((__VALUE__) == 4U) || \ + ((__VALUE__) == 6U) || ((__VALUE__) == 8U)) + +#if defined(RCC_PLLSAI1_SUPPORT) +#define IS_RCC_PLLSAI1CLOCKOUT_VALUE(__VALUE__) (((((__VALUE__) & RCC_PLLSAI1_SAI1CLK) == RCC_PLLSAI1_SAI1CLK) || \ + (((__VALUE__) & RCC_PLLSAI1_48M2CLK) == RCC_PLLSAI1_48M2CLK) || \ + (((__VALUE__) & RCC_PLLSAI1_ADC1CLK) == RCC_PLLSAI1_ADC1CLK)) && \ + (((__VALUE__) & ~(RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK)) == 0U)) +#endif /* RCC_PLLSAI1_SUPPORT */ + +#if defined(RCC_PLLSAI2_SUPPORT) +#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx) +#define IS_RCC_PLLSAI2CLOCKOUT_VALUE(__VALUE__) (((((__VALUE__) & RCC_PLLSAI2_SAI2CLK) == RCC_PLLSAI2_SAI2CLK) || \ + (((__VALUE__) & RCC_PLLSAI2_ADC2CLK) == RCC_PLLSAI2_ADC2CLK)) && \ + (((__VALUE__) & ~(RCC_PLLSAI2_SAI2CLK|RCC_PLLSAI2_ADC2CLK)) == 0U)) +#elif defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) +#define IS_RCC_PLLSAI2CLOCKOUT_VALUE(__VALUE__) (((((__VALUE__) & RCC_PLLSAI2_SAI2CLK) == RCC_PLLSAI2_SAI2CLK) || \ + (((__VALUE__) & RCC_PLLSAI2_DSICLK) == RCC_PLLSAI2_DSICLK) || \ + (((__VALUE__) & RCC_PLLSAI2_LTDCCLK) == RCC_PLLSAI2_LTDCCLK)) && \ + (((__VALUE__) & ~(RCC_PLLSAI2_SAI2CLK|RCC_PLLSAI2_DSICLK|RCC_PLLSAI2_LTDCCLK)) == 0U)) +#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx */ +#endif /* RCC_PLLSAI2_SUPPORT */ + +#define IS_RCC_MSI_CLOCK_RANGE(__RANGE__) (((__RANGE__) == RCC_MSIRANGE_0) || \ + ((__RANGE__) == RCC_MSIRANGE_1) || \ + ((__RANGE__) == RCC_MSIRANGE_2) || \ + ((__RANGE__) == RCC_MSIRANGE_3) || \ + ((__RANGE__) == RCC_MSIRANGE_4) || \ + ((__RANGE__) == RCC_MSIRANGE_5) || \ + ((__RANGE__) == RCC_MSIRANGE_6) || \ + ((__RANGE__) == RCC_MSIRANGE_7) || \ + ((__RANGE__) == RCC_MSIRANGE_8) || \ + ((__RANGE__) == RCC_MSIRANGE_9) || \ + ((__RANGE__) == RCC_MSIRANGE_10) || \ + ((__RANGE__) == RCC_MSIRANGE_11)) + +#define IS_RCC_MSI_STANDBY_CLOCK_RANGE(__RANGE__) (((__RANGE__) == RCC_MSIRANGE_4) || \ + ((__RANGE__) == RCC_MSIRANGE_5) || \ + ((__RANGE__) == RCC_MSIRANGE_6) || \ + ((__RANGE__) == RCC_MSIRANGE_7)) + +#define IS_RCC_CLOCKTYPE(__CLK__) ((1U <= (__CLK__)) && ((__CLK__) <= 15U)) + +#define IS_RCC_SYSCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_SYSCLKSOURCE_MSI) || \ + ((__SOURCE__) == RCC_SYSCLKSOURCE_HSI) || \ + ((__SOURCE__) == RCC_SYSCLKSOURCE_HSE) || \ + ((__SOURCE__) == RCC_SYSCLKSOURCE_PLLCLK)) + +#define IS_RCC_HCLK(__HCLK__) (((__HCLK__) == RCC_SYSCLK_DIV1) || ((__HCLK__) == RCC_SYSCLK_DIV2) || \ + ((__HCLK__) == RCC_SYSCLK_DIV4) || ((__HCLK__) == RCC_SYSCLK_DIV8) || \ + ((__HCLK__) == RCC_SYSCLK_DIV16) || ((__HCLK__) == RCC_SYSCLK_DIV64) || \ + ((__HCLK__) == RCC_SYSCLK_DIV128) || ((__HCLK__) == RCC_SYSCLK_DIV256) || \ + ((__HCLK__) == RCC_SYSCLK_DIV512)) + +#define IS_RCC_PCLK(__PCLK__) (((__PCLK__) == RCC_HCLK_DIV1) || ((__PCLK__) == RCC_HCLK_DIV2) || \ + ((__PCLK__) == RCC_HCLK_DIV4) || ((__PCLK__) == RCC_HCLK_DIV8) || \ + ((__PCLK__) == RCC_HCLK_DIV16)) + +#define IS_RCC_RTCCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_RTCCLKSOURCE_NONE) || \ + ((__SOURCE__) == RCC_RTCCLKSOURCE_LSE) || \ + ((__SOURCE__) == RCC_RTCCLKSOURCE_LSI) || \ + ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV32)) + +#define IS_RCC_MCO(__MCOX__) ((__MCOX__) == RCC_MCO1) + +#if defined(RCC_HSI48_SUPPORT) +#define IS_RCC_MCO1SOURCE(__SOURCE__) (((__SOURCE__) == RCC_MCO1SOURCE_NOCLOCK) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_SYSCLK) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_MSI) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_HSI) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_HSE) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_PLLCLK) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_LSI) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_LSE) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_HSI48)) +#else +#define IS_RCC_MCO1SOURCE(__SOURCE__) (((__SOURCE__) == RCC_MCO1SOURCE_NOCLOCK) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_SYSCLK) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_MSI) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_HSI) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_HSE) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_PLLCLK) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_LSI) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_LSE)) +#endif /* RCC_HSI48_SUPPORT */ + +#define IS_RCC_MCODIV(__DIV__) (((__DIV__) == RCC_MCODIV_1) || ((__DIV__) == RCC_MCODIV_2) || \ + ((__DIV__) == RCC_MCODIV_4) || ((__DIV__) == RCC_MCODIV_8) || \ + ((__DIV__) == RCC_MCODIV_16)) + +#define IS_RCC_LSE_DRIVE(__DRIVE__) (((__DRIVE__) == RCC_LSEDRIVE_LOW) || \ + ((__DRIVE__) == RCC_LSEDRIVE_MEDIUMLOW) || \ + ((__DRIVE__) == RCC_LSEDRIVE_MEDIUMHIGH) || \ + ((__DRIVE__) == RCC_LSEDRIVE_HIGH)) + +#define IS_RCC_STOP_WAKEUPCLOCK(__SOURCE__) (((__SOURCE__) == RCC_STOP_WAKEUPCLOCK_MSI) || \ + ((__SOURCE__) == RCC_STOP_WAKEUPCLOCK_HSI)) +/** + * @} + */ + +/* Include RCC HAL Extended module */ +#include "stm32l4xx_hal_rcc_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup RCC_Exported_Functions + * @{ + */ + + +/** @addtogroup RCC_Exported_Functions_Group1 + * @{ + */ + +/* Initialization and de-initialization functions ******************************/ +HAL_StatusTypeDef HAL_RCC_DeInit(void); +HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct); +HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency); + +/** + * @} + */ + +/** @addtogroup RCC_Exported_Functions_Group2 + * @{ + */ + +/* Peripheral Control functions ************************************************/ +void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv); +void HAL_RCC_EnableCSS(void); +uint32_t HAL_RCC_GetSysClockFreq(void); +uint32_t HAL_RCC_GetHCLKFreq(void); +uint32_t HAL_RCC_GetPCLK1Freq(void); +uint32_t HAL_RCC_GetPCLK2Freq(void); +void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct); +void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t *pFLatency); +/* CSS NMI IRQ handler */ +void HAL_RCC_NMI_IRQHandler(void); +/* User Callbacks in non blocking mode (IT mode) */ +void HAL_RCC_CSSCallback(void); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32L4xx_HAL_RCC_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h new file mode 100644 index 0000000..1bef85d --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h @@ -0,0 +1,3199 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_rcc_ex.h + * @author MCD Application Team + * @brief Header file of RCC HAL Extended module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32L4xx_HAL_RCC_EX_H +#define STM32L4xx_HAL_RCC_EX_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal_def.h" + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + +/** @addtogroup RCCEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** @defgroup RCCEx_Exported_Types RCCEx Exported Types + * @{ + */ + +#if defined(RCC_PLLSAI1_SUPPORT) +/** + * @brief PLLSAI1 Clock structure definition + */ +typedef struct +{ + + uint32_t PLLSAI1Source; /*!< PLLSAI1Source: PLLSAI1 entry clock source. + This parameter must be a value of @ref RCC_PLL_Clock_Source */ + +#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) + uint32_t PLLSAI1M; /*!< PLLSAI1M: specifies the division factor for PLLSAI1 input clock. + This parameter must be a number between Min_Data = 1 and Max_Data = 16 */ +#else + uint32_t PLLSAI1M; /*!< PLLSAI1M: specifies the division factor for PLLSAI1 input clock. + This parameter must be a number between Min_Data = 1 and Max_Data = 8 */ +#endif + + uint32_t PLLSAI1N; /*!< PLLSAI1N: specifies the multiplication factor for PLLSAI1 VCO output clock. + This parameter must be a number between 8 and 86 or 127 depending on devices. */ + + uint32_t PLLSAI1P; /*!< PLLSAI1P: specifies the division factor for SAI clock. + This parameter must be a value of @ref RCC_PLLP_Clock_Divider */ + + uint32_t PLLSAI1Q; /*!< PLLSAI1Q: specifies the division factor for USB/RNG/SDMMC1 clock. + This parameter must be a value of @ref RCC_PLLQ_Clock_Divider */ + + uint32_t PLLSAI1R; /*!< PLLSAI1R: specifies the division factor for ADC clock. + This parameter must be a value of @ref RCC_PLLR_Clock_Divider */ + + uint32_t PLLSAI1ClockOut; /*!< PLLSAIClockOut: specifies PLLSAI1 output clock to be enabled. + This parameter must be a value of @ref RCC_PLLSAI1_Clock_Output */ +}RCC_PLLSAI1InitTypeDef; +#endif /* RCC_PLLSAI1_SUPPORT */ + +#if defined(RCC_PLLSAI2_SUPPORT) +/** + * @brief PLLSAI2 Clock structure definition + */ +typedef struct +{ + + uint32_t PLLSAI2Source; /*!< PLLSAI2Source: PLLSAI2 entry clock source. + This parameter must be a value of @ref RCC_PLL_Clock_Source */ + +#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT) + uint32_t PLLSAI2M; /*!< PLLSAI2M: specifies the division factor for PLLSAI2 input clock. + This parameter must be a number between Min_Data = 1 and Max_Data = 16 */ +#else + uint32_t PLLSAI2M; /*!< PLLSAI2M: specifies the division factor for PLLSAI2 input clock. + This parameter must be a number between Min_Data = 1 and Max_Data = 8 */ +#endif + + uint32_t PLLSAI2N; /*!< PLLSAI2N: specifies the multiplication factor for PLLSAI2 VCO output clock. + This parameter must be a number between 8 and 86 or 127 depending on devices. */ + + uint32_t PLLSAI2P; /*!< PLLSAI2P: specifies the division factor for SAI clock. + This parameter must be a value of @ref RCC_PLLP_Clock_Divider */ + +#if defined(RCC_PLLSAI2Q_DIV_SUPPORT) + uint32_t PLLSAI2Q; /*!< PLLSAI2Q: specifies the division factor for DSI clock. + This parameter must be a value of @ref RCC_PLLQ_Clock_Divider */ +#endif + + uint32_t PLLSAI2R; /*!< PLLSAI2R: specifies the division factor for ADC clock. + This parameter must be a value of @ref RCC_PLLR_Clock_Divider */ + + uint32_t PLLSAI2ClockOut; /*!< PLLSAIClockOut: specifies PLLSAI2 output clock to be enabled. + This parameter must be a value of @ref RCC_PLLSAI2_Clock_Output */ +}RCC_PLLSAI2InitTypeDef; + +#endif /* RCC_PLLSAI2_SUPPORT */ + +/** + * @brief RCC extended clocks structure definition + */ +typedef struct +{ + uint32_t PeriphClockSelection; /*!< The Extended Clock to be configured. + This parameter can be a value of @ref RCCEx_Periph_Clock_Selection */ +#if defined(RCC_PLLSAI1_SUPPORT) + + RCC_PLLSAI1InitTypeDef PLLSAI1; /*!< PLLSAI1 structure parameters. + This parameter will be used only when PLLSAI1 is selected as Clock Source for SAI1, USB/RNG/SDMMC1 or ADC */ +#endif /* RCC_PLLSAI1_SUPPORT */ +#if defined(RCC_PLLSAI2_SUPPORT) + + RCC_PLLSAI2InitTypeDef PLLSAI2; /*!< PLLSAI2 structure parameters. + This parameter will be used only when PLLSAI2 is selected as Clock Source for SAI2 or ADC */ + +#endif /* RCC_PLLSAI2_SUPPORT */ + + uint32_t Usart1ClockSelection; /*!< Specifies USART1 clock source. + This parameter can be a value of @ref RCCEx_USART1_Clock_Source */ + + uint32_t Usart2ClockSelection; /*!< Specifies USART2 clock source. + This parameter can be a value of @ref RCCEx_USART2_Clock_Source */ + +#if defined(USART3) + + uint32_t Usart3ClockSelection; /*!< Specifies USART3 clock source. + This parameter can be a value of @ref RCCEx_USART3_Clock_Source */ + +#endif /* USART3 */ + +#if defined(UART4) + + uint32_t Uart4ClockSelection; /*!< Specifies UART4 clock source. + This parameter can be a value of @ref RCCEx_UART4_Clock_Source */ + +#endif /* UART4 */ + +#if defined(UART5) + + uint32_t Uart5ClockSelection; /*!< Specifies UART5 clock source. + This parameter can be a value of @ref RCCEx_UART5_Clock_Source */ + +#endif /* UART5 */ + + uint32_t Lpuart1ClockSelection; /*!< Specifies LPUART1 clock source. + This parameter can be a value of @ref RCCEx_LPUART1_Clock_Source */ + + uint32_t I2c1ClockSelection; /*!< Specifies I2C1 clock source. + This parameter can be a value of @ref RCCEx_I2C1_Clock_Source */ + +#if defined(I2C2) + + uint32_t I2c2ClockSelection; /*!< Specifies I2C2 clock source. + This parameter can be a value of @ref RCCEx_I2C2_Clock_Source */ + +#endif /* I2C2 */ + + uint32_t I2c3ClockSelection; /*!< Specifies I2C3 clock source. + This parameter can be a value of @ref RCCEx_I2C3_Clock_Source */ + +#if defined(I2C4) + + uint32_t I2c4ClockSelection; /*!< Specifies I2C4 clock source. + This parameter can be a value of @ref RCCEx_I2C4_Clock_Source */ + +#endif /* I2C4 */ + + uint32_t Lptim1ClockSelection; /*!< Specifies LPTIM1 clock source. + This parameter can be a value of @ref RCCEx_LPTIM1_Clock_Source */ + + uint32_t Lptim2ClockSelection; /*!< Specifies LPTIM2 clock source. + This parameter can be a value of @ref RCCEx_LPTIM2_Clock_Source */ +#if defined(SAI1) + + uint32_t Sai1ClockSelection; /*!< Specifies SAI1 clock source. + This parameter can be a value of @ref RCCEx_SAI1_Clock_Source */ +#endif /* SAI1 */ + +#if defined(SAI2) + + uint32_t Sai2ClockSelection; /*!< Specifies SAI2 clock source. + This parameter can be a value of @ref RCCEx_SAI2_Clock_Source */ + +#endif /* SAI2 */ + +#if defined(USB_OTG_FS) || defined(USB) + + uint32_t UsbClockSelection; /*!< Specifies USB clock source (warning: same source for SDMMC1 and RNG). + This parameter can be a value of @ref RCCEx_USB_Clock_Source */ + +#endif /* USB_OTG_FS || USB */ + +#if defined(SDMMC1) + + uint32_t Sdmmc1ClockSelection; /*!< Specifies SDMMC1 clock source (warning: same source for USB and RNG). + This parameter can be a value of @ref RCCEx_SDMMC1_Clock_Source */ + +#endif /* SDMMC1 */ + + uint32_t RngClockSelection; /*!< Specifies RNG clock source (warning: same source for USB and SDMMC1). + This parameter can be a value of @ref RCCEx_RNG_Clock_Source */ + +#if !defined(STM32L412xx) && !defined(STM32L422xx) + uint32_t AdcClockSelection; /*!< Specifies ADC interface clock source. + This parameter can be a value of @ref RCCEx_ADC_Clock_Source */ +#endif /* !STM32L412xx && !STM32L422xx */ + +#if defined(SWPMI1) + + uint32_t Swpmi1ClockSelection; /*!< Specifies SWPMI1 clock source. + This parameter can be a value of @ref RCCEx_SWPMI1_Clock_Source */ + +#endif /* SWPMI1 */ + +#if defined(DFSDM1_Filter0) + + uint32_t Dfsdm1ClockSelection; /*!< Specifies DFSDM1 clock source. + This parameter can be a value of @ref RCCEx_DFSDM1_Clock_Source */ + +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) + uint32_t Dfsdm1AudioClockSelection; /*!< Specifies DFSDM1 audio clock source. + This parameter can be a value of @ref RCCEx_DFSDM1_Audio_Clock_Source */ + +#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ + +#endif /* DFSDM1_Filter0 */ + +#if defined(LTDC) + + uint32_t LtdcClockSelection; /*!< Specifies LTDC clock source. + This parameter can be a value of @ref RCCEx_LTDC_Clock_Source */ + +#endif /* LTDC */ + +#if defined(DSI) + + uint32_t DsiClockSelection; /*!< Specifies DSI clock source. + This parameter can be a value of @ref RCCEx_DSI_Clock_Source */ + +#endif /* DSI */ + +#if defined(OCTOSPI1) || defined(OCTOSPI2) + + uint32_t OspiClockSelection; /*!< Specifies OctoSPI clock source. + This parameter can be a value of @ref RCCEx_OSPI_Clock_Source */ + +#endif + + uint32_t RTCClockSelection; /*!< Specifies RTC clock source. + This parameter can be a value of @ref RCC_RTC_Clock_Source */ +}RCC_PeriphCLKInitTypeDef; + +#if defined(CRS) + +/** + * @brief RCC_CRS Init structure definition + */ +typedef struct +{ + uint32_t Prescaler; /*!< Specifies the division factor of the SYNC signal. + This parameter can be a value of @ref RCCEx_CRS_SynchroDivider */ + + uint32_t Source; /*!< Specifies the SYNC signal source. + This parameter can be a value of @ref RCCEx_CRS_SynchroSource */ + + uint32_t Polarity; /*!< Specifies the input polarity for the SYNC signal source. + This parameter can be a value of @ref RCCEx_CRS_SynchroPolarity */ + + uint32_t ReloadValue; /*!< Specifies the value to be loaded in the frequency error counter with each SYNC event. + It can be calculated in using macro __HAL_RCC_CRS_RELOADVALUE_CALCULATE(__FTARGET__, __FSYNC__) + This parameter must be a number between 0 and 0xFFFF or a value of @ref RCCEx_CRS_ReloadValueDefault .*/ + + uint32_t ErrorLimitValue; /*!< Specifies the value to be used to evaluate the captured frequency error value. + This parameter must be a number between 0 and 0xFF or a value of @ref RCCEx_CRS_ErrorLimitDefault */ + + uint32_t HSI48CalibrationValue; /*!< Specifies a user-programmable trimming value to the HSI48 oscillator. + This parameter must be a number between 0 and 0x7F for STM32L412xx/L422xx, between 0 and 0x3F otherwise, + or a value of @ref RCCEx_CRS_HSI48CalibrationDefault */ + +}RCC_CRSInitTypeDef; + +/** + * @brief RCC_CRS Synchronization structure definition + */ +typedef struct +{ + uint32_t ReloadValue; /*!< Specifies the value loaded in the Counter reload value. + This parameter must be a number between 0 and 0xFFFF */ + + uint32_t HSI48CalibrationValue; /*!< Specifies value loaded in HSI48 oscillator smooth trimming. + This parameter must be a number between 0 and 0x7F for STM32L412xx/L422xx, between 0 and 0x3F otherwise */ + + uint32_t FreqErrorCapture; /*!< Specifies the value loaded in the .FECAP, the frequency error counter + value latched in the time of the last SYNC event. + This parameter must be a number between 0 and 0xFFFF */ + + uint32_t FreqErrorDirection; /*!< Specifies the value loaded in the .FEDIR, the counting direction of the + frequency error counter latched in the time of the last SYNC event. + It shows whether the actual frequency is below or above the target. + This parameter must be a value of @ref RCCEx_CRS_FreqErrorDirection*/ + +}RCC_CRSSynchroInfoTypeDef; + +#endif /* CRS */ +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup RCCEx_Exported_Constants RCCEx Exported Constants + * @{ + */ + +/** @defgroup RCCEx_LSCO_Clock_Source Low Speed Clock Source + * @{ + */ +#define RCC_LSCOSOURCE_LSI 0x00000000U /*!< LSI selection for low speed clock output */ +#define RCC_LSCOSOURCE_LSE RCC_BDCR_LSCOSEL /*!< LSE selection for low speed clock output */ +/** + * @} + */ + +/** @defgroup RCCEx_Periph_Clock_Selection Periph Clock Selection + * @{ + */ +#define RCC_PERIPHCLK_USART1 0x00000001U +#define RCC_PERIPHCLK_USART2 0x00000002U +#if defined(USART3) +#define RCC_PERIPHCLK_USART3 0x00000004U +#endif +#if defined(UART4) +#define RCC_PERIPHCLK_UART4 0x00000008U +#endif +#if defined(UART5) +#define RCC_PERIPHCLK_UART5 0x00000010U +#endif +#define RCC_PERIPHCLK_LPUART1 0x00000020U +#define RCC_PERIPHCLK_I2C1 0x00000040U +#if defined(I2C2) +#define RCC_PERIPHCLK_I2C2 0x00000080U +#endif +#define RCC_PERIPHCLK_I2C3 0x00000100U +#define RCC_PERIPHCLK_LPTIM1 0x00000200U +#define RCC_PERIPHCLK_LPTIM2 0x00000400U +#if defined(SAI1) +#define RCC_PERIPHCLK_SAI1 0x00000800U +#endif +#if defined(SAI2) +#define RCC_PERIPHCLK_SAI2 0x00001000U +#endif +#if defined(USB_OTG_FS) || defined(USB) +#define RCC_PERIPHCLK_USB 0x00002000U +#endif +#define RCC_PERIPHCLK_ADC 0x00004000U +#if defined(SWPMI1) +#define RCC_PERIPHCLK_SWPMI1 0x00008000U +#endif +#if defined(DFSDM1_Filter0) +#define RCC_PERIPHCLK_DFSDM1 0x00010000U +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) +#define RCC_PERIPHCLK_DFSDM1AUDIO 0x00200000U +#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ +#endif +#define RCC_PERIPHCLK_RTC 0x00020000U +#define RCC_PERIPHCLK_RNG 0x00040000U +#if defined(SDMMC1) +#define RCC_PERIPHCLK_SDMMC1 0x00080000U +#endif +#if defined(I2C4) +#define RCC_PERIPHCLK_I2C4 0x00100000U +#endif +#if defined(LTDC) +#define RCC_PERIPHCLK_LTDC 0x00400000U +#endif +#if defined(DSI) +#define RCC_PERIPHCLK_DSI 0x00800000U +#endif +#if defined(OCTOSPI1) || defined(OCTOSPI2) +#define RCC_PERIPHCLK_OSPI 0x01000000U +#endif +/** + * @} + */ + + +/** @defgroup RCCEx_USART1_Clock_Source USART1 Clock Source + * @{ + */ +#define RCC_USART1CLKSOURCE_PCLK2 0x00000000U +#define RCC_USART1CLKSOURCE_SYSCLK RCC_CCIPR_USART1SEL_0 +#define RCC_USART1CLKSOURCE_HSI RCC_CCIPR_USART1SEL_1 +#define RCC_USART1CLKSOURCE_LSE (RCC_CCIPR_USART1SEL_0 | RCC_CCIPR_USART1SEL_1) +/** + * @} + */ + +/** @defgroup RCCEx_USART2_Clock_Source USART2 Clock Source + * @{ + */ +#define RCC_USART2CLKSOURCE_PCLK1 0x00000000U +#define RCC_USART2CLKSOURCE_SYSCLK RCC_CCIPR_USART2SEL_0 +#define RCC_USART2CLKSOURCE_HSI RCC_CCIPR_USART2SEL_1 +#define RCC_USART2CLKSOURCE_LSE (RCC_CCIPR_USART2SEL_0 | RCC_CCIPR_USART2SEL_1) +/** + * @} + */ + +#if defined(USART3) +/** @defgroup RCCEx_USART3_Clock_Source USART3 Clock Source + * @{ + */ +#define RCC_USART3CLKSOURCE_PCLK1 0x00000000U +#define RCC_USART3CLKSOURCE_SYSCLK RCC_CCIPR_USART3SEL_0 +#define RCC_USART3CLKSOURCE_HSI RCC_CCIPR_USART3SEL_1 +#define RCC_USART3CLKSOURCE_LSE (RCC_CCIPR_USART3SEL_0 | RCC_CCIPR_USART3SEL_1) +/** + * @} + */ +#endif /* USART3 */ + +#if defined(UART4) +/** @defgroup RCCEx_UART4_Clock_Source UART4 Clock Source + * @{ + */ +#define RCC_UART4CLKSOURCE_PCLK1 0x00000000U +#define RCC_UART4CLKSOURCE_SYSCLK RCC_CCIPR_UART4SEL_0 +#define RCC_UART4CLKSOURCE_HSI RCC_CCIPR_UART4SEL_1 +#define RCC_UART4CLKSOURCE_LSE (RCC_CCIPR_UART4SEL_0 | RCC_CCIPR_UART4SEL_1) +/** + * @} + */ +#endif /* UART4 */ + +#if defined(UART5) +/** @defgroup RCCEx_UART5_Clock_Source UART5 Clock Source + * @{ + */ +#define RCC_UART5CLKSOURCE_PCLK1 0x00000000U +#define RCC_UART5CLKSOURCE_SYSCLK RCC_CCIPR_UART5SEL_0 +#define RCC_UART5CLKSOURCE_HSI RCC_CCIPR_UART5SEL_1 +#define RCC_UART5CLKSOURCE_LSE (RCC_CCIPR_UART5SEL_0 | RCC_CCIPR_UART5SEL_1) +/** + * @} + */ +#endif /* UART5 */ + +/** @defgroup RCCEx_LPUART1_Clock_Source LPUART1 Clock Source + * @{ + */ +#define RCC_LPUART1CLKSOURCE_PCLK1 0x00000000U +#define RCC_LPUART1CLKSOURCE_SYSCLK RCC_CCIPR_LPUART1SEL_0 +#define RCC_LPUART1CLKSOURCE_HSI RCC_CCIPR_LPUART1SEL_1 +#define RCC_LPUART1CLKSOURCE_LSE (RCC_CCIPR_LPUART1SEL_0 | RCC_CCIPR_LPUART1SEL_1) +/** + * @} + */ + +/** @defgroup RCCEx_I2C1_Clock_Source I2C1 Clock Source + * @{ + */ +#define RCC_I2C1CLKSOURCE_PCLK1 0x00000000U +#define RCC_I2C1CLKSOURCE_SYSCLK RCC_CCIPR_I2C1SEL_0 +#define RCC_I2C1CLKSOURCE_HSI RCC_CCIPR_I2C1SEL_1 +/** + * @} + */ + +#if defined(I2C2) +/** @defgroup RCCEx_I2C2_Clock_Source I2C2 Clock Source + * @{ + */ +#define RCC_I2C2CLKSOURCE_PCLK1 0x00000000U +#define RCC_I2C2CLKSOURCE_SYSCLK RCC_CCIPR_I2C2SEL_0 +#define RCC_I2C2CLKSOURCE_HSI RCC_CCIPR_I2C2SEL_1 +/** + * @} + */ +#endif /* I2C2 */ + +/** @defgroup RCCEx_I2C3_Clock_Source I2C3 Clock Source + * @{ + */ +#define RCC_I2C3CLKSOURCE_PCLK1 0x00000000U +#define RCC_I2C3CLKSOURCE_SYSCLK RCC_CCIPR_I2C3SEL_0 +#define RCC_I2C3CLKSOURCE_HSI RCC_CCIPR_I2C3SEL_1 +/** + * @} + */ + +#if defined(I2C4) +/** @defgroup RCCEx_I2C4_Clock_Source I2C4 Clock Source + * @{ + */ +#define RCC_I2C4CLKSOURCE_PCLK1 0x00000000U +#define RCC_I2C4CLKSOURCE_SYSCLK RCC_CCIPR2_I2C4SEL_0 +#define RCC_I2C4CLKSOURCE_HSI RCC_CCIPR2_I2C4SEL_1 +/** + * @} + */ +#endif /* I2C4 */ + +#if defined(SAI1) +/** @defgroup RCCEx_SAI1_Clock_Source SAI1 Clock Source + * @{ + */ +#define RCC_SAI1CLKSOURCE_PLLSAI1 0x00000000U +#if defined(RCC_PLLSAI2_SUPPORT) +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) +#define RCC_SAI1CLKSOURCE_PLLSAI2 RCC_CCIPR2_SAI1SEL_0 +#else +#define RCC_SAI1CLKSOURCE_PLLSAI2 RCC_CCIPR_SAI1SEL_0 +#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ +#endif /* RCC_PLLSAI2_SUPPORT */ +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) +#define RCC_SAI1CLKSOURCE_PLL RCC_CCIPR2_SAI1SEL_1 +#define RCC_SAI1CLKSOURCE_PIN (RCC_CCIPR2_SAI1SEL_1 | RCC_CCIPR2_SAI1SEL_0) +#define RCC_SAI1CLKSOURCE_HSI RCC_CCIPR2_SAI1SEL_2 +#else +#define RCC_SAI1CLKSOURCE_PLL RCC_CCIPR_SAI1SEL_1 +#define RCC_SAI1CLKSOURCE_PIN RCC_CCIPR_SAI1SEL +#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ +/** + * @} + */ +#endif /* SAI1 */ + +#if defined(SAI2) +/** @defgroup RCCEx_SAI2_Clock_Source SAI2 Clock Source + * @{ + */ +#define RCC_SAI2CLKSOURCE_PLLSAI1 0x00000000U +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) +#define RCC_SAI2CLKSOURCE_PLLSAI2 RCC_CCIPR2_SAI2SEL_0 +#define RCC_SAI2CLKSOURCE_PLL RCC_CCIPR2_SAI2SEL_1 +#define RCC_SAI2CLKSOURCE_PIN (RCC_CCIPR2_SAI2SEL_1 | RCC_CCIPR2_SAI2SEL_0) +#define RCC_SAI2CLKSOURCE_HSI RCC_CCIPR2_SAI2SEL_2 +#else +#define RCC_SAI2CLKSOURCE_PLLSAI2 RCC_CCIPR_SAI2SEL_0 +#define RCC_SAI2CLKSOURCE_PLL RCC_CCIPR_SAI2SEL_1 +#define RCC_SAI2CLKSOURCE_PIN RCC_CCIPR_SAI2SEL +#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ +/** + * @} + */ +#endif /* SAI2 */ + +/** @defgroup RCCEx_LPTIM1_Clock_Source LPTIM1 Clock Source + * @{ + */ +#define RCC_LPTIM1CLKSOURCE_PCLK1 0x00000000U +#define RCC_LPTIM1CLKSOURCE_LSI RCC_CCIPR_LPTIM1SEL_0 +#define RCC_LPTIM1CLKSOURCE_HSI RCC_CCIPR_LPTIM1SEL_1 +#define RCC_LPTIM1CLKSOURCE_LSE RCC_CCIPR_LPTIM1SEL +/** + * @} + */ + +/** @defgroup RCCEx_LPTIM2_Clock_Source LPTIM2 Clock Source + * @{ + */ +#define RCC_LPTIM2CLKSOURCE_PCLK1 0x00000000U +#define RCC_LPTIM2CLKSOURCE_LSI RCC_CCIPR_LPTIM2SEL_0 +#define RCC_LPTIM2CLKSOURCE_HSI RCC_CCIPR_LPTIM2SEL_1 +#define RCC_LPTIM2CLKSOURCE_LSE RCC_CCIPR_LPTIM2SEL +/** + * @} + */ + +#if defined(SDMMC1) +/** @defgroup RCCEx_SDMMC1_Clock_Source SDMMC1 Clock Source + * @{ + */ +#if defined(RCC_HSI48_SUPPORT) +#define RCC_SDMMC1CLKSOURCE_HSI48 0x00000000U /*!< HSI48 clock selected as SDMMC1 clock */ +#else +#define RCC_SDMMC1CLKSOURCE_NONE 0x00000000U /*!< No clock selected as SDMMC1 clock */ +#endif /* RCC_HSI48_SUPPORT */ +#define RCC_SDMMC1CLKSOURCE_PLLSAI1 RCC_CCIPR_CLK48SEL_0 /*!< PLLSAI1 "Q" clock selected as SDMMC1 clock */ +#define RCC_SDMMC1CLKSOURCE_PLL RCC_CCIPR_CLK48SEL_1 /*!< PLL "Q" clock selected as SDMMC1 clock */ +#define RCC_SDMMC1CLKSOURCE_MSI RCC_CCIPR_CLK48SEL /*!< MSI clock selected as SDMMC1 clock */ +#if defined(RCC_CCIPR2_SDMMCSEL) +#define RCC_SDMMC1CLKSOURCE_PLLP RCC_CCIPR2_SDMMCSEL /*!< PLL "P" clock selected as SDMMC1 kernel clock */ +#endif /* RCC_CCIPR2_SDMMCSEL */ +/** + * @} + */ +#endif /* SDMMC1 */ + +/** @defgroup RCCEx_RNG_Clock_Source RNG Clock Source + * @{ + */ +#if defined(RCC_HSI48_SUPPORT) +#define RCC_RNGCLKSOURCE_HSI48 0x00000000U +#else +#define RCC_RNGCLKSOURCE_NONE 0x00000000U +#endif /* RCC_HSI48_SUPPORT */ +#if defined(RCC_PLLSAI1_SUPPORT) +#define RCC_RNGCLKSOURCE_PLLSAI1 RCC_CCIPR_CLK48SEL_0 +#endif /* RCC_PLLSAI1_SUPPORT */ +#define RCC_RNGCLKSOURCE_PLL RCC_CCIPR_CLK48SEL_1 +#define RCC_RNGCLKSOURCE_MSI RCC_CCIPR_CLK48SEL +/** + * @} + */ + +#if defined(USB_OTG_FS) || defined(USB) +/** @defgroup RCCEx_USB_Clock_Source USB Clock Source + * @{ + */ +#if defined(RCC_HSI48_SUPPORT) +#define RCC_USBCLKSOURCE_HSI48 0x00000000U +#else +#define RCC_USBCLKSOURCE_NONE 0x00000000U +#endif /* RCC_HSI48_SUPPORT */ +#if defined(RCC_PLLSAI1_SUPPORT) +#define RCC_USBCLKSOURCE_PLLSAI1 RCC_CCIPR_CLK48SEL_0 +#endif /* RCC_PLLSAI1_SUPPORT */ +#define RCC_USBCLKSOURCE_PLL RCC_CCIPR_CLK48SEL_1 +#define RCC_USBCLKSOURCE_MSI RCC_CCIPR_CLK48SEL +/** + * @} + */ +#endif /* USB_OTG_FS || USB */ + +/** @defgroup RCCEx_ADC_Clock_Source ADC Clock Source + * @{ + */ +#define RCC_ADCCLKSOURCE_NONE 0x00000000U +#if defined(RCC_PLLSAI1_SUPPORT) +#define RCC_ADCCLKSOURCE_PLLSAI1 RCC_CCIPR_ADCSEL_0 +#endif /* RCC_PLLSAI1_SUPPORT */ +#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx) +#define RCC_ADCCLKSOURCE_PLLSAI2 RCC_CCIPR_ADCSEL_1 +#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx */ +#if defined(RCC_CCIPR_ADCSEL) +#define RCC_ADCCLKSOURCE_SYSCLK RCC_CCIPR_ADCSEL +#else +#define RCC_ADCCLKSOURCE_SYSCLK 0x30000000U +#endif /* RCC_CCIPR_ADCSEL */ +/** + * @} + */ + +#if defined(SWPMI1) +/** @defgroup RCCEx_SWPMI1_Clock_Source SWPMI1 Clock Source + * @{ + */ +#define RCC_SWPMI1CLKSOURCE_PCLK1 0x00000000U +#define RCC_SWPMI1CLKSOURCE_HSI RCC_CCIPR_SWPMI1SEL +/** + * @} + */ +#endif /* SWPMI1 */ + +#if defined(DFSDM1_Filter0) +/** @defgroup RCCEx_DFSDM1_Clock_Source DFSDM1 Clock Source + * @{ + */ +#define RCC_DFSDM1CLKSOURCE_PCLK2 0x00000000U +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) +#define RCC_DFSDM1CLKSOURCE_SYSCLK RCC_CCIPR2_DFSDM1SEL +#else +#define RCC_DFSDM1CLKSOURCE_SYSCLK RCC_CCIPR_DFSDM1SEL +#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ +/** + * @} + */ + +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) +/** @defgroup RCCEx_DFSDM1_Audio_Clock_Source DFSDM1 Audio Clock Source + * @{ + */ +#define RCC_DFSDM1AUDIOCLKSOURCE_SAI1 0x00000000U +#define RCC_DFSDM1AUDIOCLKSOURCE_HSI RCC_CCIPR2_ADFSDM1SEL_0 +#define RCC_DFSDM1AUDIOCLKSOURCE_MSI RCC_CCIPR2_ADFSDM1SEL_1 +/** + * @} + */ +#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ +#endif /* DFSDM1_Filter0 */ + +#if defined(LTDC) +/** @defgroup RCCEx_LTDC_Clock_Source LTDC Clock Source + * @{ + */ +#define RCC_LTDCCLKSOURCE_PLLSAI2_DIV2 0x00000000U +#define RCC_LTDCCLKSOURCE_PLLSAI2_DIV4 RCC_CCIPR2_PLLSAI2DIVR_0 +#define RCC_LTDCCLKSOURCE_PLLSAI2_DIV8 RCC_CCIPR2_PLLSAI2DIVR_1 +#define RCC_LTDCCLKSOURCE_PLLSAI2_DIV16 RCC_CCIPR2_PLLSAI2DIVR +/** + * @} + */ +#endif /* LTDC */ + +#if defined(DSI) +/** @defgroup RCCEx_DSI_Clock_Source DSI Clock Source + * @{ + */ +#define RCC_DSICLKSOURCE_DSIPHY 0x00000000U +#define RCC_DSICLKSOURCE_PLLSAI2 RCC_CCIPR2_DSISEL +/** + * @} + */ +#endif /* DSI */ + +#if defined(OCTOSPI1) || defined(OCTOSPI2) +/** @defgroup RCCEx_OSPI_Clock_Source OctoSPI Clock Source + * @{ + */ +#define RCC_OSPICLKSOURCE_SYSCLK 0x00000000U +#define RCC_OSPICLKSOURCE_MSI RCC_CCIPR2_OSPISEL_0 +#define RCC_OSPICLKSOURCE_PLL RCC_CCIPR2_OSPISEL_1 +/** + * @} + */ +#endif /* OCTOSPI1 || OCTOSPI2 */ + +/** @defgroup RCCEx_EXTI_LINE_LSECSS RCC LSE CSS external interrupt line + * @{ + */ +#define RCC_EXTI_LINE_LSECSS EXTI_IMR1_IM19 /*!< External interrupt line 19 connected to the LSE CSS EXTI Line */ +/** + * @} + */ + +#if defined(CRS) + +/** @defgroup RCCEx_CRS_Status RCCEx CRS Status + * @{ + */ +#define RCC_CRS_NONE 0x00000000U +#define RCC_CRS_TIMEOUT 0x00000001U +#define RCC_CRS_SYNCOK 0x00000002U +#define RCC_CRS_SYNCWARN 0x00000004U +#define RCC_CRS_SYNCERR 0x00000008U +#define RCC_CRS_SYNCMISS 0x00000010U +#define RCC_CRS_TRIMOVF 0x00000020U +/** + * @} + */ + +/** @defgroup RCCEx_CRS_SynchroSource RCCEx CRS SynchroSource + * @{ + */ +#define RCC_CRS_SYNC_SOURCE_GPIO 0x00000000U /*!< Synchro Signal source GPIO */ +#define RCC_CRS_SYNC_SOURCE_LSE CRS_CFGR_SYNCSRC_0 /*!< Synchro Signal source LSE */ +#define RCC_CRS_SYNC_SOURCE_USB CRS_CFGR_SYNCSRC_1 /*!< Synchro Signal source USB SOF (default)*/ +/** + * @} + */ + +/** @defgroup RCCEx_CRS_SynchroDivider RCCEx CRS SynchroDivider + * @{ + */ +#define RCC_CRS_SYNC_DIV1 0x00000000U /*!< Synchro Signal not divided (default) */ +#define RCC_CRS_SYNC_DIV2 CRS_CFGR_SYNCDIV_0 /*!< Synchro Signal divided by 2 */ +#define RCC_CRS_SYNC_DIV4 CRS_CFGR_SYNCDIV_1 /*!< Synchro Signal divided by 4 */ +#define RCC_CRS_SYNC_DIV8 (CRS_CFGR_SYNCDIV_1 | CRS_CFGR_SYNCDIV_0) /*!< Synchro Signal divided by 8 */ +#define RCC_CRS_SYNC_DIV16 CRS_CFGR_SYNCDIV_2 /*!< Synchro Signal divided by 16 */ +#define RCC_CRS_SYNC_DIV32 (CRS_CFGR_SYNCDIV_2 | CRS_CFGR_SYNCDIV_0) /*!< Synchro Signal divided by 32 */ +#define RCC_CRS_SYNC_DIV64 (CRS_CFGR_SYNCDIV_2 | CRS_CFGR_SYNCDIV_1) /*!< Synchro Signal divided by 64 */ +#define RCC_CRS_SYNC_DIV128 CRS_CFGR_SYNCDIV /*!< Synchro Signal divided by 128 */ +/** + * @} + */ + +/** @defgroup RCCEx_CRS_SynchroPolarity RCCEx CRS SynchroPolarity + * @{ + */ +#define RCC_CRS_SYNC_POLARITY_RISING 0x00000000U /*!< Synchro Active on rising edge (default) */ +#define RCC_CRS_SYNC_POLARITY_FALLING CRS_CFGR_SYNCPOL /*!< Synchro Active on falling edge */ +/** + * @} + */ + +/** @defgroup RCCEx_CRS_ReloadValueDefault RCCEx CRS ReloadValueDefault + * @{ + */ +#define RCC_CRS_RELOADVALUE_DEFAULT 0x0000BB7FU /*!< The reset value of the RELOAD field corresponds + to a target frequency of 48 MHz and a synchronization signal frequency of 1 kHz (SOF signal from USB). */ +/** + * @} + */ + +/** @defgroup RCCEx_CRS_ErrorLimitDefault RCCEx CRS ErrorLimitDefault + * @{ + */ +#define RCC_CRS_ERRORLIMIT_DEFAULT 0x00000022U /*!< Default Frequency error limit */ +/** + * @} + */ + +/** @defgroup RCCEx_CRS_HSI48CalibrationDefault RCCEx CRS HSI48CalibrationDefault + * @{ + */ +#if defined(STM32L412xx) || defined(STM32L422xx) +#define RCC_CRS_HSI48CALIBRATION_DEFAULT 0x00000040U /*!< The default value is 64, which corresponds to the middle of the trimming interval. + The trimming step is specified in the product datasheet. A higher TRIM value + corresponds to a higher output frequency */ +#else +#define RCC_CRS_HSI48CALIBRATION_DEFAULT 0x00000020U /*!< The default value is 32, which corresponds to the middle of the trimming interval. + The trimming step is specified in the product datasheet. A higher TRIM value + corresponds to a higher output frequency */ +#endif +/** + * @} + */ + +/** @defgroup RCCEx_CRS_FreqErrorDirection RCCEx CRS FreqErrorDirection + * @{ + */ +#define RCC_CRS_FREQERRORDIR_UP 0x00000000U /*!< Upcounting direction, the actual frequency is above the target */ +#define RCC_CRS_FREQERRORDIR_DOWN CRS_ISR_FEDIR /*!< Downcounting direction, the actual frequency is below the target */ +/** + * @} + */ + +/** @defgroup RCCEx_CRS_Interrupt_Sources RCCEx CRS Interrupt Sources + * @{ + */ +#define RCC_CRS_IT_SYNCOK CRS_CR_SYNCOKIE /*!< SYNC event OK */ +#define RCC_CRS_IT_SYNCWARN CRS_CR_SYNCWARNIE /*!< SYNC warning */ +#define RCC_CRS_IT_ERR CRS_CR_ERRIE /*!< Error */ +#define RCC_CRS_IT_ESYNC CRS_CR_ESYNCIE /*!< Expected SYNC */ +#define RCC_CRS_IT_SYNCERR CRS_CR_ERRIE /*!< SYNC error */ +#define RCC_CRS_IT_SYNCMISS CRS_CR_ERRIE /*!< SYNC missed */ +#define RCC_CRS_IT_TRIMOVF CRS_CR_ERRIE /*!< Trimming overflow or underflow */ + +/** + * @} + */ + +/** @defgroup RCCEx_CRS_Flags RCCEx CRS Flags + * @{ + */ +#define RCC_CRS_FLAG_SYNCOK CRS_ISR_SYNCOKF /*!< SYNC event OK flag */ +#define RCC_CRS_FLAG_SYNCWARN CRS_ISR_SYNCWARNF /*!< SYNC warning flag */ +#define RCC_CRS_FLAG_ERR CRS_ISR_ERRF /*!< Error flag */ +#define RCC_CRS_FLAG_ESYNC CRS_ISR_ESYNCF /*!< Expected SYNC flag */ +#define RCC_CRS_FLAG_SYNCERR CRS_ISR_SYNCERR /*!< SYNC error */ +#define RCC_CRS_FLAG_SYNCMISS CRS_ISR_SYNCMISS /*!< SYNC missed*/ +#define RCC_CRS_FLAG_TRIMOVF CRS_ISR_TRIMOVF /*!< Trimming overflow or underflow */ + +/** + * @} + */ + +#endif /* CRS */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup RCCEx_Exported_Macros RCCEx Exported Macros + * @{ + */ + +#if defined(RCC_PLLSAI1_SUPPORT) + +/** + * @brief Macro to configure the PLLSAI1 clock multiplication and division factors. + * + * @note This function must be used only when the PLLSAI1 is disabled. + * @note PLLSAI1 clock source is common with the main PLL (configured through + * __HAL_RCC_PLL_CONFIG() macro) + * + @if STM32L4S9xx + * @param __PLLSAI1M__ specifies the division factor of PLLSAI1 input clock. + * This parameter must be a number between Min_Data = 1 and Max_Data = 16. + * + @endif + * @param __PLLSAI1N__ specifies the multiplication factor for PLLSAI1 VCO output clock. + * This parameter must be a number between 8 and 86 or 127 depending on devices. + * @note You have to set the PLLSAI1N parameter correctly to ensure that the VCO + * output frequency is between 64 and 344 MHz. + * PLLSAI1 clock frequency = f(PLLSAI1) multiplied by PLLSAI1N + * + * @param __PLLSAI1P__ specifies the division factor for SAI clock. + * This parameter must be a number in the range (7 or 17) for STM32L47xxx/L48xxx + * else (2 to 31). + * SAI1 clock frequency = f(PLLSAI1) / PLLSAI1P + * + * @param __PLLSAI1Q__ specifies the division factor for USB/RNG/SDMMC1 clock. + * This parameter must be in the range (2, 4, 6 or 8). + * USB/RNG/SDMMC1 clock frequency = f(PLLSAI1) / PLLSAI1Q + * + * @param __PLLSAI1R__ specifies the division factor for SAR ADC clock. + * This parameter must be in the range (2, 4, 6 or 8). + * ADC clock frequency = f(PLLSAI1) / PLLSAI1R + * + * @retval None + */ +#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) + +#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT) + +#define __HAL_RCC_PLLSAI1_CONFIG(__PLLSAI1M__, __PLLSAI1N__, __PLLSAI1P__, __PLLSAI1Q__, __PLLSAI1R__) \ + MODIFY_REG(RCC->PLLSAI1CFGR, \ + (RCC_PLLSAI1CFGR_PLLSAI1M | RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1P | \ + RCC_PLLSAI1CFGR_PLLSAI1Q | RCC_PLLSAI1CFGR_PLLSAI1R | RCC_PLLSAI1CFGR_PLLSAI1PDIV), \ + ((((__PLLSAI1M__) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) | \ + ((__PLLSAI1N__) << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) | \ + ((((__PLLSAI1Q__) >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) | \ + ((((__PLLSAI1R__) >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) | \ + ((uint32_t)(__PLLSAI1P__) << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos))) + +#else + +#define __HAL_RCC_PLLSAI1_CONFIG(__PLLSAI1M__, __PLLSAI1N__, __PLLSAI1P__, __PLLSAI1Q__, __PLLSAI1R__) \ + MODIFY_REG(RCC->PLLSAI1CFGR, \ + (RCC_PLLSAI1CFGR_PLLSAI1M | RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1P | \ + RCC_PLLSAI1CFGR_PLLSAI1Q | RCC_PLLSAI1CFGR_PLLSAI1R), \ + ((((__PLLSAI1M__) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) | \ + ((__PLLSAI1N__) << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) | \ + ((((__PLLSAI1Q__) >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) | \ + ((((__PLLSAI1R__) >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) | \ + (((__PLLSAI1P__) >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos))) + +#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */ + +#else + +#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT) + +#define __HAL_RCC_PLLSAI1_CONFIG(__PLLSAI1N__, __PLLSAI1P__, __PLLSAI1Q__, __PLLSAI1R__) \ + MODIFY_REG(RCC->PLLSAI1CFGR, \ + (RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1P | \ + RCC_PLLSAI1CFGR_PLLSAI1Q | RCC_PLLSAI1CFGR_PLLSAI1R | RCC_PLLSAI1CFGR_PLLSAI1PDIV), \ + (((__PLLSAI1N__) << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) | \ + ((((__PLLSAI1Q__) >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) | \ + ((((__PLLSAI1R__) >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) | \ + ((uint32_t)(__PLLSAI1P__) << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos))) + +#else + +#define __HAL_RCC_PLLSAI1_CONFIG(__PLLSAI1N__, __PLLSAI1P__, __PLLSAI1Q__, __PLLSAI1R__) \ + MODIFY_REG(RCC->PLLSAI1CFGR, \ + (RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1P | \ + RCC_PLLSAI1CFGR_PLLSAI1Q | RCC_PLLSAI1CFGR_PLLSAI1R), \ + (((__PLLSAI1N__) << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) | \ + ((((__PLLSAI1Q__) >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) | \ + ((((__PLLSAI1R__) >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) | \ + (((__PLLSAI1P__) >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos))) + +#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */ + +#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */ + +/** + * @brief Macro to configure the PLLSAI1 clock multiplication factor N. + * + * @note This function must be used only when the PLLSAI1 is disabled. + * @note PLLSAI1 clock source is common with the main PLL (configured through + * __HAL_RCC_PLL_CONFIG() macro) + * + * @param __PLLSAI1N__ specifies the multiplication factor for PLLSAI1 VCO output clock. + * This parameter must be a number between 8 and 86 or 127 depending on devices. + * @note You have to set the PLLSAI1N parameter correctly to ensure that the VCO + * output frequency is between 64 and 344 MHz. + * Use to set PLLSAI1 clock frequency = f(PLLSAI1) multiplied by PLLSAI1N + * + * @retval None + */ +#define __HAL_RCC_PLLSAI1_MULN_CONFIG(__PLLSAI1N__) \ + MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N, (__PLLSAI1N__) << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) + +#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) + +/** @brief Macro to configure the PLLSAI1 input clock division factor M. + * + * @note This function must be used only when the PLLSAI1 is disabled. + * @note PLLSAI1 clock source is common with the main PLL (configured through + * __HAL_RCC_PLL_CONFIG() macro) + * + * @param __PLLSAI1M__ specifies the division factor for PLLSAI1 clock. + * This parameter must be a number between Min_Data = 1 and Max_Data = 16. + * + * @retval None + */ + +#define __HAL_RCC_PLLSAI1_DIVM_CONFIG(__PLLSAI1M__) \ + MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M, ((__PLLSAI1M__) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + +#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */ + +/** @brief Macro to configure the PLLSAI1 clock division factor P. + * + * @note This function must be used only when the PLLSAI1 is disabled. + * @note PLLSAI1 clock source is common with the main PLL (configured through + * __HAL_RCC_PLL_CONFIG() macro) + * + * @param __PLLSAI1P__ specifies the division factor for SAI clock. + * This parameter must be a number in the range (7 or 17) for STM32L47xxx/L48xxx + * else (2 to 31). + * Use to set SAI1 clock frequency = f(PLLSAI1) / PLLSAI1P + * + * @retval None + */ +#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT) + +#define __HAL_RCC_PLLSAI1_DIVP_CONFIG(__PLLSAI1P__) \ + MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV, (__PLLSAI1P__) << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos) + +#else + +#define __HAL_RCC_PLLSAI1_DIVP_CONFIG(__PLLSAI1P__) \ + MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P, ((__PLLSAI1P__) >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos) + +#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */ + +/** @brief Macro to configure the PLLSAI1 clock division factor Q. + * + * @note This function must be used only when the PLLSAI1 is disabled. + * @note PLLSAI1 clock source is common with the main PLL (configured through + * __HAL_RCC_PLL_CONFIG() macro) + * + * @param __PLLSAI1Q__ specifies the division factor for USB/RNG/SDMMC1 clock. + * This parameter must be in the range (2, 4, 6 or 8). + * Use to set USB/RNG/SDMMC1 clock frequency = f(PLLSAI1) / PLLSAI1Q + * + * @retval None + */ +#define __HAL_RCC_PLLSAI1_DIVQ_CONFIG(__PLLSAI1Q__) \ + MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q, (((__PLLSAI1Q__) >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + +/** @brief Macro to configure the PLLSAI1 clock division factor R. + * + * @note This function must be used only when the PLLSAI1 is disabled. + * @note PLLSAI1 clock source is common with the main PLL (configured through + * __HAL_RCC_PLL_CONFIG() macro) + * + * @param __PLLSAI1R__ specifies the division factor for ADC clock. + * This parameter must be in the range (2, 4, 6 or 8) + * Use to set ADC clock frequency = f(PLLSAI1) / PLLSAI1R + * + * @retval None + */ +#define __HAL_RCC_PLLSAI1_DIVR_CONFIG(__PLLSAI1R__) \ + MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R, (((__PLLSAI1R__) >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + +/** + * @brief Macros to enable or disable the PLLSAI1. + * @note The PLLSAI1 is disabled by hardware when entering STOP and STANDBY modes. + * @retval None + */ + +#define __HAL_RCC_PLLSAI1_ENABLE() SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON) + +#define __HAL_RCC_PLLSAI1_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON) + +/** + * @brief Macros to enable or disable each clock output (PLLSAI1_SAI1, PLLSAI1_USB2 and PLLSAI1_ADC1). + * @note Enabling and disabling those clocks can be done without the need to stop the PLL. + * This is mainly used to save Power. + * @param __PLLSAI1_CLOCKOUT__ specifies the PLLSAI1 clock to be output. + * This parameter can be one or a combination of the following values: + * @arg @ref RCC_PLLSAI1_SAI1CLK This clock is used to generate an accurate clock to achieve + * high-quality audio performance on SAI interface in case. + * @arg @ref RCC_PLLSAI1_48M2CLK This clock is used to generate the clock for the USB OTG FS (48 MHz), + * the random number generator (<=48 MHz) and the SDIO (<= 48 MHz). + * @arg @ref RCC_PLLSAI1_ADC1CLK Clock used to clock ADC peripheral. + * @retval None + */ + +#define __HAL_RCC_PLLSAI1CLKOUT_ENABLE(__PLLSAI1_CLOCKOUT__) SET_BIT(RCC->PLLSAI1CFGR, (__PLLSAI1_CLOCKOUT__)) + +#define __HAL_RCC_PLLSAI1CLKOUT_DISABLE(__PLLSAI1_CLOCKOUT__) CLEAR_BIT(RCC->PLLSAI1CFGR, (__PLLSAI1_CLOCKOUT__)) + +/** + * @brief Macro to get clock output enable status (PLLSAI1_SAI1, PLLSAI1_USB2 and PLLSAI1_ADC1). + * @param __PLLSAI1_CLOCKOUT__ specifies the PLLSAI1 clock to be output. + * This parameter can be one of the following values: + * @arg @ref RCC_PLLSAI1_SAI1CLK This clock is used to generate an accurate clock to achieve + * high-quality audio performance on SAI interface in case. + * @arg @ref RCC_PLLSAI1_48M2CLK This clock is used to generate the clock for the USB OTG FS (48 MHz), + * the random number generator (<=48 MHz) and the SDIO (<= 48 MHz). + * @arg @ref RCC_PLLSAI1_ADC1CLK Clock used to clock ADC peripheral. + * @retval SET / RESET + */ +#define __HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(__PLLSAI1_CLOCKOUT__) READ_BIT(RCC->PLLSAI1CFGR, (__PLLSAI1_CLOCKOUT__)) + +#endif /* RCC_PLLSAI1_SUPPORT */ + +#if defined(RCC_PLLSAI2_SUPPORT) + +/** + * @brief Macro to configure the PLLSAI2 clock multiplication and division factors. + * + * @note This function must be used only when the PLLSAI2 is disabled. + * @note PLLSAI2 clock source is common with the main PLL (configured through + * __HAL_RCC_PLL_CONFIG() macro) + * + @if STM32L4S9xx + * @param __PLLSAI2M__ specifies the division factor of PLLSAI2 input clock. + * This parameter must be a number between Min_Data = 1 and Max_Data = 16. + * + @endif + * @param __PLLSAI2N__ specifies the multiplication factor for PLLSAI2 VCO output clock. + * This parameter must be a number between 8 and 86. + * @note You have to set the PLLSAI2N parameter correctly to ensure that the VCO + * output frequency is between 64 and 344 MHz. + * + * @param __PLLSAI2P__ specifies the division factor for SAI clock. + * This parameter must be a number in the range (7 or 17) for STM32L47xxx/L48xxx + * else (2 to 31). + * SAI2 clock frequency = f(PLLSAI2) / PLLSAI2P + * + @if STM32L4S9xx + * @param __PLLSAI2Q__ specifies the division factor for DSI clock. + * This parameter must be in the range (2, 4, 6 or 8). + * DSI clock frequency = f(PLLSAI2) / PLLSAI2Q + * + @endif + * @param __PLLSAI2R__ specifies the division factor for SAR ADC clock. + * This parameter must be in the range (2, 4, 6 or 8). + * + * @retval None + */ + +#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT) + +# if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT) && defined(RCC_PLLSAI2Q_DIV_SUPPORT) + +#define __HAL_RCC_PLLSAI2_CONFIG(__PLLSAI2M__, __PLLSAI2N__, __PLLSAI2P__, __PLLSAI2Q__, __PLLSAI2R__) \ + MODIFY_REG(RCC->PLLSAI2CFGR, \ + (RCC_PLLSAI2CFGR_PLLSAI2M | RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2P | \ + RCC_PLLSAI2CFGR_PLLSAI2Q | RCC_PLLSAI2CFGR_PLLSAI2R | RCC_PLLSAI2CFGR_PLLSAI2PDIV), \ + ((((__PLLSAI2M__) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos) | \ + ((__PLLSAI2N__) << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) | \ + ((((__PLLSAI2Q__) >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2Q_Pos) | \ + ((((__PLLSAI2R__) >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) | \ + ((uint32_t)(__PLLSAI2P__) << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos))) + +# elif defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT) + +#define __HAL_RCC_PLLSAI2_CONFIG(__PLLSAI2M__, __PLLSAI2N__, __PLLSAI2P__, __PLLSAI2R__) \ + MODIFY_REG(RCC->PLLSAI2CFGR, \ + (RCC_PLLSAI2CFGR_PLLSAI2M | RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2P | \ + RCC_PLLSAI2CFGR_PLLSAI2R | RCC_PLLSAI2CFGR_PLLSAI2PDIV), \ + ((((__PLLSAI2M__) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos) | \ + ((__PLLSAI2N__) << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) | \ + ((((__PLLSAI2R__) >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) | \ + ((uint32_t)(__PLLSAI2P__) << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos))) + +# else + +#define __HAL_RCC_PLLSAI2_CONFIG(__PLLSAI2M__, __PLLSAI2N__, __PLLSAI2P__, __PLLSAI2R__) \ + MODIFY_REG(RCC->PLLSAI2CFGR, \ + (RCC_PLLSAI2CFGR_PLLSAI2M | RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2P | \ + RCC_PLLSAI2CFGR_PLLSAI2R), \ + ((((__PLLSAI2M__) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos) | \ + ((__PLLSAI2N__) << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) | \ + ((((__PLLSAI2R__) >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) | \ + (((__PLLSAI2P__) >> 4U) << RCC_PLLSAI2CFGR_PLLSAI2P_Pos))) + +# endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT && RCC_PLLSAI2Q_DIV_SUPPORT */ + +#else + +# if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT) && defined(RCC_PLLSAI2Q_DIV_SUPPORT) + +#define __HAL_RCC_PLLSAI2_CONFIG(__PLLSAI2N__, __PLLSAI2P__, __PLLSAI2Q__, __PLLSAI2R__) \ + MODIFY_REG(RCC->PLLSAI2CFGR, \ + (RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2P | \ + RCC_PLLSAI2CFGR_PLLSAI2Q | RCC_PLLSAI2CFGR_PLLSAI2R | RCC_PLLSAI2CFGR_PLLSAI2PDIV), \ + (((__PLLSAI2N__) << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) | \ + ((((__PLLSAI2Q__) >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2Q_Pos) | \ + ((((__PLLSAI2R__) >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) | \ + ((uint32_t)(__PLLSAI2P__) << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos))) + +# elif defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT) + +#define __HAL_RCC_PLLSAI2_CONFIG(__PLLSAI2N__, __PLLSAI2P__, __PLLSAI2R__) \ + MODIFY_REG(RCC->PLLSAI2CFGR, \ + (RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2P | \ + RCC_PLLSAI2CFGR_PLLSAI2R | RCC_PLLSAI2CFGR_PLLSAI2PDIV), \ + (((__PLLSAI2N__) << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) | \ + ((((__PLLSAI2R__) >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) | \ + ((uint32_t)(__PLLSAI2P__) << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos))) + +# else + +#define __HAL_RCC_PLLSAI2_CONFIG(__PLLSAI2N__, __PLLSAI2P__, __PLLSAI2R__) \ + MODIFY_REG(RCC->PLLSAI2CFGR, \ + (RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2P | \ + RCC_PLLSAI2CFGR_PLLSAI2R), \ + (((__PLLSAI2N__) << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) | \ + ((((__PLLSAI2R__) >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) | \ + (((__PLLSAI2P__) >> 4U) << RCC_PLLSAI2CFGR_PLLSAI2P_Pos))) + +# endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT && RCC_PLLSAI2Q_DIV_SUPPORT */ + +#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */ + + +/** + * @brief Macro to configure the PLLSAI2 clock multiplication factor N. + * + * @note This function must be used only when the PLLSAI2 is disabled. + * @note PLLSAI2 clock source is common with the main PLL (configured through + * __HAL_RCC_PLL_CONFIG() macro) + * + * @param __PLLSAI2N__ specifies the multiplication factor for PLLSAI2 VCO output clock. + * This parameter must be a number between 8 and 86. + * @note You have to set the PLLSAI2N parameter correctly to ensure that the VCO + * output frequency is between 64 and 344 MHz. + * PLLSAI1 clock frequency = f(PLLSAI1) multiplied by PLLSAI2N + * + * @retval None + */ +#define __HAL_RCC_PLLSAI2_MULN_CONFIG(__PLLSAI2N__) \ + MODIFY_REG(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N, (__PLLSAI2N__) << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) + +#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT) + +/** @brief Macro to configure the PLLSAI2 input clock division factor M. + * + * @note This function must be used only when the PLLSAI2 is disabled. + * @note PLLSAI2 clock source is common with the main PLL (configured through + * __HAL_RCC_PLL_CONFIG() macro) + * + * @param __PLLSAI2M__ specifies the division factor for PLLSAI2 clock. + * This parameter must be a number between Min_Data = 1 and Max_Data = 16. + * + * @retval None + */ + +#define __HAL_RCC_PLLSAI2_DIVM_CONFIG(__PLLSAI2M__) \ + MODIFY_REG(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M, ((__PLLSAI2M__) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + +#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */ + +/** @brief Macro to configure the PLLSAI2 clock division factor P. + * + * @note This function must be used only when the PLLSAI2 is disabled. + * @note PLLSAI2 clock source is common with the main PLL (configured through + * __HAL_RCC_PLL_CONFIG() macro) + * + * @param __PLLSAI2P__ specifies the division factor. + * This parameter must be a number in the range (7 or 17). + * Use to set SAI2 clock frequency = f(PLLSAI2) / __PLLSAI2P__ + * + * @retval None + */ +#define __HAL_RCC_PLLSAI2_DIVP_CONFIG(__PLLSAI2P__) \ + MODIFY_REG(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P, ((__PLLSAI2P__) >> 4U) << RCC_PLLSAI2CFGR_PLLSAI2P_Pos) + +#if defined(RCC_PLLSAI2Q_DIV_SUPPORT) + +/** @brief Macro to configure the PLLSAI2 clock division factor Q. + * + * @note This function must be used only when the PLLSAI2 is disabled. + * @note PLLSAI2 clock source is common with the main PLL (configured through + * __HAL_RCC_PLL_CONFIG() macro) + * + * @param __PLLSAI2Q__ specifies the division factor for USB/RNG/SDMMC1 clock. + * This parameter must be in the range (2, 4, 6 or 8). + * Use to set USB/RNG/SDMMC1 clock frequency = f(PLLSAI2) / PLLSAI2Q + * + * @retval None + */ +#define __HAL_RCC_PLLSAI2_DIVQ_CONFIG(__PLLSAI2Q__) \ + MODIFY_REG(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2Q, (((__PLLSAI2Q__) >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2Q_Pos) + +#endif /* RCC_PLLSAI2Q_DIV_SUPPORT */ + +/** @brief Macro to configure the PLLSAI2 clock division factor R. + * + * @note This function must be used only when the PLLSAI2 is disabled. + * @note PLLSAI2 clock source is common with the main PLL (configured through + * __HAL_RCC_PLL_CONFIG() macro) + * + * @param __PLLSAI2R__ specifies the division factor. + * This parameter must be in the range (2, 4, 6 or 8). + * Use to set ADC clock frequency = f(PLLSAI2) / __PLLSAI2R__ + * + * @retval None + */ +#define __HAL_RCC_PLLSAI2_DIVR_CONFIG(__PLLSAI2R__) \ + MODIFY_REG(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R, (((__PLLSAI2R__) >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + +/** + * @brief Macros to enable or disable the PLLSAI2. + * @note The PLLSAI2 is disabled by hardware when entering STOP and STANDBY modes. + * @retval None + */ + +#define __HAL_RCC_PLLSAI2_ENABLE() SET_BIT(RCC->CR, RCC_CR_PLLSAI2ON) + +#define __HAL_RCC_PLLSAI2_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI2ON) + +/** + * @brief Macros to enable or disable each clock output (PLLSAI2_SAI2, PLLSAI2_ADC2 and RCC_PLLSAI2_DSICLK). + * @note Enabling and disabling those clocks can be done without the need to stop the PLL. + * This is mainly used to save Power. + * @param __PLLSAI2_CLOCKOUT__ specifies the PLLSAI2 clock to be output. + * This parameter can be one or a combination of the following values: + @if STM32L486xx + * @arg @ref RCC_PLLSAI2_SAI2CLK This clock is used to generate an accurate clock to achieve + * high-quality audio performance on SAI interface in case. + * @arg @ref RCC_PLLSAI2_ADC2CLK Clock used to clock ADC peripheral. + @endif + @if STM32L4A6xx + * @arg @ref RCC_PLLSAI2_SAI2CLK This clock is used to generate an accurate clock to achieve + * high-quality audio performance on SAI interface in case. + * @arg @ref RCC_PLLSAI2_ADC2CLK Clock used to clock ADC peripheral. + @endif + @if STM32L4S9xx + * @arg @ref RCC_PLLSAI2_SAI2CLK This clock is used to generate an accurate clock to achieve + * high-quality audio performance on SAI interface in case. + * @arg @ref RCC_PLLSAI2_DSICLK Clock used to clock DSI peripheral. + @endif + * @retval None + */ + +#define __HAL_RCC_PLLSAI2CLKOUT_ENABLE(__PLLSAI2_CLOCKOUT__) SET_BIT(RCC->PLLSAI2CFGR, (__PLLSAI2_CLOCKOUT__)) + +#define __HAL_RCC_PLLSAI2CLKOUT_DISABLE(__PLLSAI2_CLOCKOUT__) CLEAR_BIT(RCC->PLLSAI2CFGR, (__PLLSAI2_CLOCKOUT__)) + +/** + * @brief Macro to get clock output enable status (PLLSAI2_SAI2, PLLSAI2_ADC2 and RCC_PLLSAI2_DSICLK). + * @param __PLLSAI2_CLOCKOUT__ specifies the PLLSAI2 clock to be output. + * This parameter can be one of the following values: + @if STM32L486xx + * @arg @ref RCC_PLLSAI2_SAI2CLK This clock is used to generate an accurate clock to achieve + * high-quality audio performance on SAI interface in case. + * @arg @ref RCC_PLLSAI2_ADC2CLK Clock used to clock ADC peripheral. + @endif + @if STM32L4A6xx + * @arg @ref RCC_PLLSAI2_SAI2CLK This clock is used to generate an accurate clock to achieve + * high-quality audio performance on SAI interface in case. + * @arg @ref RCC_PLLSAI2_ADC2CLK Clock used to clock ADC peripheral. + @endif + @if STM32L4S9xx + * @arg @ref RCC_PLLSAI2_SAI2CLK This clock is used to generate an accurate clock to achieve + * high-quality audio performance on SAI interface in case. + * @arg @ref RCC_PLLSAI2_DSICLK Clock used to clock DSI peripheral. + @endif + * @retval SET / RESET + */ +#define __HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(__PLLSAI2_CLOCKOUT__) READ_BIT(RCC->PLLSAI2CFGR, (__PLLSAI2_CLOCKOUT__)) + +#endif /* RCC_PLLSAI2_SUPPORT */ + +#if defined(SAI1) + +/** + * @brief Macro to configure the SAI1 clock source. + * @param __SAI1_CLKSOURCE__ defines the SAI1 clock source. This clock is derived + * from the PLLSAI1, system PLL or external clock (through a dedicated pin). + * This parameter can be one of the following values: + * @arg @ref RCC_SAI1CLKSOURCE_PLLSAI1 SAI1 clock = PLLSAI1 "P" clock (PLLSAI1CLK) + @if STM32L486xx + * @arg @ref RCC_SAI1CLKSOURCE_PLLSAI2 SAI1 clock = PLLSAI2 "P" clock (PLLSAI2CLK) for devices with PLLSAI2 + @endif + * @arg @ref RCC_SAI1CLKSOURCE_PLL SAI1 clock = PLL "P" clock (PLLSAI3CLK if PLLSAI2 exists, else PLLSAI2CLK) + * @arg @ref RCC_SAI1CLKSOURCE_PIN SAI1 clock = External Clock (SAI1_EXTCLK) + @if STM32L4S9xx + * @arg @ref RCC_SAI1CLKSOURCE_HSI SAI1 clock = HSI16 + @endif + * + @if STM32L443xx + * @note HSI16 is automatically set as SAI1 clock source when PLL are disabled for devices without PLLSAI2. + @endif + * + * @retval None + */ +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) +#define __HAL_RCC_SAI1_CONFIG(__SAI1_CLKSOURCE__)\ + MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_SAI1SEL, (__SAI1_CLKSOURCE__)) +#else +#define __HAL_RCC_SAI1_CONFIG(__SAI1_CLKSOURCE__)\ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, (__SAI1_CLKSOURCE__)) +#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ + +/** @brief Macro to get the SAI1 clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_SAI1CLKSOURCE_PLLSAI1 SAI1 clock = PLLSAI1 "P" clock (PLLSAI1CLK) + @if STM32L486xx + * @arg @ref RCC_SAI1CLKSOURCE_PLLSAI2 SAI1 clock = PLLSAI2 "P" clock (PLLSAI2CLK) for devices with PLLSAI2 + @endif + * @arg @ref RCC_SAI1CLKSOURCE_PLL SAI1 clock = PLL "P" clock (PLLSAI3CLK if PLLSAI2 exists, else PLLSAI2CLK) + * @arg @ref RCC_SAI1CLKSOURCE_PIN SAI1 clock = External Clock (SAI1_EXTCLK) + * + * @note Despite returned values RCC_SAI1CLKSOURCE_PLLSAI1 or RCC_SAI1CLKSOURCE_PLL, HSI16 is automatically set as SAI1 + * clock source when PLLs are disabled for devices without PLLSAI2. + * + */ +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) +#define __HAL_RCC_GET_SAI1_SOURCE() (READ_BIT(RCC->CCIPR2, RCC_CCIPR2_SAI1SEL)) +#else +#define __HAL_RCC_GET_SAI1_SOURCE() (READ_BIT(RCC->CCIPR, RCC_CCIPR_SAI1SEL)) +#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ + +#endif /* SAI1 */ + +#if defined(SAI2) + +/** + * @brief Macro to configure the SAI2 clock source. + * @param __SAI2_CLKSOURCE__ defines the SAI2 clock source. This clock is derived + * from the PLLSAI2, system PLL or external clock (through a dedicated pin). + * This parameter can be one of the following values: + * @arg @ref RCC_SAI2CLKSOURCE_PLLSAI1 SAI2 clock = PLLSAI1 "P" clock (PLLSAI1CLK) + * @arg @ref RCC_SAI2CLKSOURCE_PLLSAI2 SAI2 clock = PLLSAI2 "P" clock (PLLSAI2CLK) + * @arg @ref RCC_SAI2CLKSOURCE_PLL SAI2 clock = PLL "P" clock (PLLSAI3CLK) + * @arg @ref RCC_SAI2CLKSOURCE_PIN SAI2 clock = External Clock (SAI2_EXTCLK) + @if STM32L4S9xx + * @arg @ref RCC_SAI2CLKSOURCE_HSI SAI2 clock = HSI16 + @endif + * + * @retval None + */ +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) +#define __HAL_RCC_SAI2_CONFIG(__SAI2_CLKSOURCE__ )\ + MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_SAI2SEL, (__SAI2_CLKSOURCE__)) +#else +#define __HAL_RCC_SAI2_CONFIG(__SAI2_CLKSOURCE__ )\ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI2SEL, (__SAI2_CLKSOURCE__)) +#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ + +/** @brief Macro to get the SAI2 clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_SAI2CLKSOURCE_PLLSAI1 SAI2 clock = PLLSAI1 "P" clock (PLLSAI1CLK) + * @arg @ref RCC_SAI2CLKSOURCE_PLLSAI2 SAI2 clock = PLLSAI2 "P" clock (PLLSAI2CLK) + * @arg @ref RCC_SAI2CLKSOURCE_PLL SAI2 clock = PLL "P" clock (PLLSAI3CLK) + * @arg @ref RCC_SAI2CLKSOURCE_PIN SAI2 clock = External Clock (SAI2_EXTCLK) + */ +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) +#define __HAL_RCC_GET_SAI2_SOURCE() (READ_BIT(RCC->CCIPR2, RCC_CCIPR2_SAI2SEL)) +#else +#define __HAL_RCC_GET_SAI2_SOURCE() (READ_BIT(RCC->CCIPR, RCC_CCIPR_SAI2SEL)) +#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ + +#endif /* SAI2 */ + +/** @brief Macro to configure the I2C1 clock (I2C1CLK). + * + * @param __I2C1_CLKSOURCE__ specifies the I2C1 clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_I2C1CLKSOURCE_PCLK1 PCLK1 selected as I2C1 clock + * @arg @ref RCC_I2C1CLKSOURCE_HSI HSI selected as I2C1 clock + * @arg @ref RCC_I2C1CLKSOURCE_SYSCLK System Clock selected as I2C1 clock + * @retval None + */ +#define __HAL_RCC_I2C1_CONFIG(__I2C1_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2C1SEL, (__I2C1_CLKSOURCE__)) + +/** @brief Macro to get the I2C1 clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_I2C1CLKSOURCE_PCLK1 PCLK1 selected as I2C1 clock + * @arg @ref RCC_I2C1CLKSOURCE_HSI HSI selected as I2C1 clock + * @arg @ref RCC_I2C1CLKSOURCE_SYSCLK System Clock selected as I2C1 clock + */ +#define __HAL_RCC_GET_I2C1_SOURCE() (READ_BIT(RCC->CCIPR, RCC_CCIPR_I2C1SEL)) + +#if defined(I2C2) + +/** @brief Macro to configure the I2C2 clock (I2C2CLK). + * + * @param __I2C2_CLKSOURCE__ specifies the I2C2 clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_I2C2CLKSOURCE_PCLK1 PCLK1 selected as I2C2 clock + * @arg @ref RCC_I2C2CLKSOURCE_HSI HSI selected as I2C2 clock + * @arg @ref RCC_I2C2CLKSOURCE_SYSCLK System Clock selected as I2C2 clock + * @retval None + */ +#define __HAL_RCC_I2C2_CONFIG(__I2C2_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2C2SEL, (__I2C2_CLKSOURCE__)) + +/** @brief Macro to get the I2C2 clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_I2C2CLKSOURCE_PCLK1 PCLK1 selected as I2C2 clock + * @arg @ref RCC_I2C2CLKSOURCE_HSI HSI selected as I2C2 clock + * @arg @ref RCC_I2C2CLKSOURCE_SYSCLK System Clock selected as I2C2 clock + */ +#define __HAL_RCC_GET_I2C2_SOURCE() (READ_BIT(RCC->CCIPR, RCC_CCIPR_I2C2SEL)) + +#endif /* I2C2 */ + +/** @brief Macro to configure the I2C3 clock (I2C3CLK). + * + * @param __I2C3_CLKSOURCE__ specifies the I2C3 clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_I2C3CLKSOURCE_PCLK1 PCLK1 selected as I2C3 clock + * @arg @ref RCC_I2C3CLKSOURCE_HSI HSI selected as I2C3 clock + * @arg @ref RCC_I2C3CLKSOURCE_SYSCLK System Clock selected as I2C3 clock + * @retval None + */ +#define __HAL_RCC_I2C3_CONFIG(__I2C3_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2C3SEL, (__I2C3_CLKSOURCE__)) + +/** @brief Macro to get the I2C3 clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_I2C3CLKSOURCE_PCLK1 PCLK1 selected as I2C3 clock + * @arg @ref RCC_I2C3CLKSOURCE_HSI HSI selected as I2C3 clock + * @arg @ref RCC_I2C3CLKSOURCE_SYSCLK System Clock selected as I2C3 clock + */ +#define __HAL_RCC_GET_I2C3_SOURCE() (READ_BIT(RCC->CCIPR, RCC_CCIPR_I2C3SEL)) + +#if defined(I2C4) + +/** @brief Macro to configure the I2C4 clock (I2C4CLK). + * + * @param __I2C4_CLKSOURCE__ specifies the I2C4 clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_I2C4CLKSOURCE_PCLK1 PCLK1 selected as I2C4 clock + * @arg @ref RCC_I2C4CLKSOURCE_HSI HSI selected as I2C4 clock + * @arg @ref RCC_I2C4CLKSOURCE_SYSCLK System Clock selected as I2C4 clock + * @retval None + */ +#define __HAL_RCC_I2C4_CONFIG(__I2C4_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_I2C4SEL, (__I2C4_CLKSOURCE__)) + +/** @brief Macro to get the I2C4 clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_I2C4CLKSOURCE_PCLK1 PCLK1 selected as I2C4 clock + * @arg @ref RCC_I2C4CLKSOURCE_HSI HSI selected as I2C4 clock + * @arg @ref RCC_I2C4CLKSOURCE_SYSCLK System Clock selected as I2C4 clock + */ +#define __HAL_RCC_GET_I2C4_SOURCE() (READ_BIT(RCC->CCIPR2, RCC_CCIPR2_I2C4SEL)) + +#endif /* I2C4 */ + + +/** @brief Macro to configure the USART1 clock (USART1CLK). + * + * @param __USART1_CLKSOURCE__ specifies the USART1 clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_USART1CLKSOURCE_PCLK2 PCLK2 selected as USART1 clock + * @arg @ref RCC_USART1CLKSOURCE_HSI HSI selected as USART1 clock + * @arg @ref RCC_USART1CLKSOURCE_SYSCLK System Clock selected as USART1 clock + * @arg @ref RCC_USART1CLKSOURCE_LSE SE selected as USART1 clock + * @retval None + */ +#define __HAL_RCC_USART1_CONFIG(__USART1_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, (__USART1_CLKSOURCE__)) + +/** @brief Macro to get the USART1 clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_USART1CLKSOURCE_PCLK2 PCLK2 selected as USART1 clock + * @arg @ref RCC_USART1CLKSOURCE_HSI HSI selected as USART1 clock + * @arg @ref RCC_USART1CLKSOURCE_SYSCLK System Clock selected as USART1 clock + * @arg @ref RCC_USART1CLKSOURCE_LSE LSE selected as USART1 clock + */ +#define __HAL_RCC_GET_USART1_SOURCE() (READ_BIT(RCC->CCIPR, RCC_CCIPR_USART1SEL)) + +/** @brief Macro to configure the USART2 clock (USART2CLK). + * + * @param __USART2_CLKSOURCE__ specifies the USART2 clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_USART2CLKSOURCE_PCLK1 PCLK1 selected as USART2 clock + * @arg @ref RCC_USART2CLKSOURCE_HSI HSI selected as USART2 clock + * @arg @ref RCC_USART2CLKSOURCE_SYSCLK System Clock selected as USART2 clock + * @arg @ref RCC_USART2CLKSOURCE_LSE LSE selected as USART2 clock + * @retval None + */ +#define __HAL_RCC_USART2_CONFIG(__USART2_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART2SEL, (__USART2_CLKSOURCE__)) + +/** @brief Macro to get the USART2 clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_USART2CLKSOURCE_PCLK1 PCLK1 selected as USART2 clock + * @arg @ref RCC_USART2CLKSOURCE_HSI HSI selected as USART2 clock + * @arg @ref RCC_USART2CLKSOURCE_SYSCLK System Clock selected as USART2 clock + * @arg @ref RCC_USART2CLKSOURCE_LSE LSE selected as USART2 clock + */ +#define __HAL_RCC_GET_USART2_SOURCE() (READ_BIT(RCC->CCIPR, RCC_CCIPR_USART2SEL)) + +#if defined(USART3) + +/** @brief Macro to configure the USART3 clock (USART3CLK). + * + * @param __USART3_CLKSOURCE__ specifies the USART3 clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_USART3CLKSOURCE_PCLK1 PCLK1 selected as USART3 clock + * @arg @ref RCC_USART3CLKSOURCE_HSI HSI selected as USART3 clock + * @arg @ref RCC_USART3CLKSOURCE_SYSCLK System Clock selected as USART3 clock + * @arg @ref RCC_USART3CLKSOURCE_LSE LSE selected as USART3 clock + * @retval None + */ +#define __HAL_RCC_USART3_CONFIG(__USART3_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART3SEL, (__USART3_CLKSOURCE__)) + +/** @brief Macro to get the USART3 clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_USART3CLKSOURCE_PCLK1 PCLK1 selected as USART3 clock + * @arg @ref RCC_USART3CLKSOURCE_HSI HSI selected as USART3 clock + * @arg @ref RCC_USART3CLKSOURCE_SYSCLK System Clock selected as USART3 clock + * @arg @ref RCC_USART3CLKSOURCE_LSE LSE selected as USART3 clock + */ +#define __HAL_RCC_GET_USART3_SOURCE() (READ_BIT(RCC->CCIPR, RCC_CCIPR_USART3SEL)) + +#endif /* USART3 */ + +#if defined(UART4) + +/** @brief Macro to configure the UART4 clock (UART4CLK). + * + * @param __UART4_CLKSOURCE__ specifies the UART4 clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_UART4CLKSOURCE_PCLK1 PCLK1 selected as UART4 clock + * @arg @ref RCC_UART4CLKSOURCE_HSI HSI selected as UART4 clock + * @arg @ref RCC_UART4CLKSOURCE_SYSCLK System Clock selected as UART4 clock + * @arg @ref RCC_UART4CLKSOURCE_LSE LSE selected as UART4 clock + * @retval None + */ +#define __HAL_RCC_UART4_CONFIG(__UART4_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_UART4SEL, (__UART4_CLKSOURCE__)) + +/** @brief Macro to get the UART4 clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_UART4CLKSOURCE_PCLK1 PCLK1 selected as UART4 clock + * @arg @ref RCC_UART4CLKSOURCE_HSI HSI selected as UART4 clock + * @arg @ref RCC_UART4CLKSOURCE_SYSCLK System Clock selected as UART4 clock + * @arg @ref RCC_UART4CLKSOURCE_LSE LSE selected as UART4 clock + */ +#define __HAL_RCC_GET_UART4_SOURCE() (READ_BIT(RCC->CCIPR, RCC_CCIPR_UART4SEL)) + +#endif /* UART4 */ + +#if defined(UART5) + +/** @brief Macro to configure the UART5 clock (UART5CLK). + * + * @param __UART5_CLKSOURCE__ specifies the UART5 clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_UART5CLKSOURCE_PCLK1 PCLK1 selected as UART5 clock + * @arg @ref RCC_UART5CLKSOURCE_HSI HSI selected as UART5 clock + * @arg @ref RCC_UART5CLKSOURCE_SYSCLK System Clock selected as UART5 clock + * @arg @ref RCC_UART5CLKSOURCE_LSE LSE selected as UART5 clock + * @retval None + */ +#define __HAL_RCC_UART5_CONFIG(__UART5_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_UART5SEL, (__UART5_CLKSOURCE__)) + +/** @brief Macro to get the UART5 clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_UART5CLKSOURCE_PCLK1 PCLK1 selected as UART5 clock + * @arg @ref RCC_UART5CLKSOURCE_HSI HSI selected as UART5 clock + * @arg @ref RCC_UART5CLKSOURCE_SYSCLK System Clock selected as UART5 clock + * @arg @ref RCC_UART5CLKSOURCE_LSE LSE selected as UART5 clock + */ +#define __HAL_RCC_GET_UART5_SOURCE() (READ_BIT(RCC->CCIPR, RCC_CCIPR_UART5SEL)) + +#endif /* UART5 */ + +/** @brief Macro to configure the LPUART1 clock (LPUART1CLK). + * + * @param __LPUART1_CLKSOURCE__ specifies the LPUART1 clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_LPUART1CLKSOURCE_PCLK1 PCLK1 selected as LPUART1 clock + * @arg @ref RCC_LPUART1CLKSOURCE_HSI HSI selected as LPUART1 clock + * @arg @ref RCC_LPUART1CLKSOURCE_SYSCLK System Clock selected as LPUART1 clock + * @arg @ref RCC_LPUART1CLKSOURCE_LSE LSE selected as LPUART1 clock + * @retval None + */ +#define __HAL_RCC_LPUART1_CONFIG(__LPUART1_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, (__LPUART1_CLKSOURCE__)) + +/** @brief Macro to get the LPUART1 clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_LPUART1CLKSOURCE_PCLK1 PCLK1 selected as LPUART1 clock + * @arg @ref RCC_LPUART1CLKSOURCE_HSI HSI selected as LPUART1 clock + * @arg @ref RCC_LPUART1CLKSOURCE_SYSCLK System Clock selected as LPUART1 clock + * @arg @ref RCC_LPUART1CLKSOURCE_LSE LSE selected as LPUART1 clock + */ +#define __HAL_RCC_GET_LPUART1_SOURCE() (READ_BIT(RCC->CCIPR, RCC_CCIPR_LPUART1SEL)) + +/** @brief Macro to configure the LPTIM1 clock (LPTIM1CLK). + * + * @param __LPTIM1_CLKSOURCE__ specifies the LPTIM1 clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_LPTIM1CLKSOURCE_PCLK1 PCLK1 selected as LPTIM1 clock + * @arg @ref RCC_LPTIM1CLKSOURCE_LSI HSI selected as LPTIM1 clock + * @arg @ref RCC_LPTIM1CLKSOURCE_HSI LSI selected as LPTIM1 clock + * @arg @ref RCC_LPTIM1CLKSOURCE_LSE LSE selected as LPTIM1 clock + * @retval None + */ +#define __HAL_RCC_LPTIM1_CONFIG(__LPTIM1_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPTIM1SEL, (__LPTIM1_CLKSOURCE__)) + +/** @brief Macro to get the LPTIM1 clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_LPTIM1CLKSOURCE_PCLK1 PCLK1 selected as LPUART1 clock + * @arg @ref RCC_LPTIM1CLKSOURCE_LSI HSI selected as LPUART1 clock + * @arg @ref RCC_LPTIM1CLKSOURCE_HSI System Clock selected as LPUART1 clock + * @arg @ref RCC_LPTIM1CLKSOURCE_LSE LSE selected as LPUART1 clock + */ +#define __HAL_RCC_GET_LPTIM1_SOURCE() (READ_BIT(RCC->CCIPR, RCC_CCIPR_LPTIM1SEL)) + +/** @brief Macro to configure the LPTIM2 clock (LPTIM2CLK). + * + * @param __LPTIM2_CLKSOURCE__ specifies the LPTIM2 clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_LPTIM2CLKSOURCE_PCLK1 PCLK1 selected as LPTIM2 clock + * @arg @ref RCC_LPTIM2CLKSOURCE_LSI HSI selected as LPTIM2 clock + * @arg @ref RCC_LPTIM2CLKSOURCE_HSI LSI selected as LPTIM2 clock + * @arg @ref RCC_LPTIM2CLKSOURCE_LSE LSE selected as LPTIM2 clock + * @retval None + */ +#define __HAL_RCC_LPTIM2_CONFIG(__LPTIM2_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPTIM2SEL, (__LPTIM2_CLKSOURCE__)) + +/** @brief Macro to get the LPTIM2 clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_LPTIM2CLKSOURCE_PCLK1 PCLK1 selected as LPUART1 clock + * @arg @ref RCC_LPTIM2CLKSOURCE_LSI HSI selected as LPUART1 clock + * @arg @ref RCC_LPTIM2CLKSOURCE_HSI System Clock selected as LPUART1 clock + * @arg @ref RCC_LPTIM2CLKSOURCE_LSE LSE selected as LPUART1 clock + */ +#define __HAL_RCC_GET_LPTIM2_SOURCE() (READ_BIT(RCC->CCIPR, RCC_CCIPR_LPTIM2SEL)) + +#if defined(SDMMC1) + +/** @brief Macro to configure the SDMMC1 clock. + * + @if STM32L486xx + * @note USB, RNG and SDMMC1 peripherals share the same 48MHz clock source. + @endif + * + @if STM32L443xx + * @note USB, RNG and SDMMC1 peripherals share the same 48MHz clock source. + @endif + * + * @param __SDMMC1_CLKSOURCE__ specifies the SDMMC1 clock source. + * This parameter can be one of the following values: + @if STM32L486xx + * @arg @ref RCC_SDMMC1CLKSOURCE_NONE No clock selected as SDMMC1 clock for devices without HSI48 + * @arg @ref RCC_SDMMC1CLKSOURCE_MSI MSI selected as SDMMC1 clock + * @arg @ref RCC_SDMMC1CLKSOURCE_PLLSAI1 PLLSAI1 "Q" Clock selected as SDMMC1 clock + @endif + @if STM32L443xx + * @arg @ref RCC_SDMMC1CLKSOURCE_HSI48 HSI48 selected as SDMMC1 clock for devices with HSI48 + * @arg @ref RCC_SDMMC1CLKSOURCE_MSI MSI selected as SDMMC1 clock + * @arg @ref RCC_SDMMC1CLKSOURCE_PLLSAI1 PLLSAI1 "Q" Clock selected as SDMMC1 clock + @endif + @if STM32L4S9xx + * @arg @ref RCC_SDMMC1CLKSOURCE_HSI48 HSI48 selected as SDMMC1 clock for devices with HSI48 + * @arg @ref RCC_SDMMC1CLKSOURCE_MSI MSI selected as SDMMC1 clock + * @arg @ref RCC_SDMMC1CLKSOURCE_PLLSAI1 PLLSAI1 "Q" Clock selected as SDMMC1 clock + * @arg @ref RCC_SDMMC1CLKSOURCE_PLLP PLL "P" Clock selected as SDMMC1 clock + @endif + * @arg @ref RCC_SDMMC1CLKSOURCE_PLL PLL "Q" Clock selected as SDMMC1 clock + * @retval None + */ +#if defined(RCC_CCIPR2_SDMMCSEL) +#define __HAL_RCC_SDMMC1_CONFIG(__SDMMC1_CLKSOURCE__) \ + do \ + { \ + if((__SDMMC1_CLKSOURCE__) == RCC_SDMMC1CLKSOURCE_PLLP) \ + { \ + SET_BIT(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL); \ + } \ + else \ + { \ + CLEAR_BIT(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL); \ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, (__SDMMC1_CLKSOURCE__)); \ + } \ + } while(0) +#else +#define __HAL_RCC_SDMMC1_CONFIG(__SDMMC1_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, (__SDMMC1_CLKSOURCE__)) +#endif /* RCC_CCIPR2_SDMMCSEL */ + +/** @brief Macro to get the SDMMC1 clock. + * @retval The clock source can be one of the following values: + @if STM32L486xx + * @arg @ref RCC_SDMMC1CLKSOURCE_NONE No clock selected as SDMMC1 clock for devices without HSI48 + * @arg @ref RCC_SDMMC1CLKSOURCE_MSI MSI selected as SDMMC1 clock + * @arg @ref RCC_SDMMC1CLKSOURCE_PLLSAI1 PLLSAI1 "Q" clock (PLL48M2CLK) selected as SDMMC1 clock + @endif + @if STM32L443xx + * @arg @ref RCC_SDMMC1CLKSOURCE_HSI48 HSI48 selected as SDMMC1 clock for devices with HSI48 + * @arg @ref RCC_SDMMC1CLKSOURCE_MSI MSI selected as SDMMC1 clock + * @arg @ref RCC_SDMMC1CLKSOURCE_PLLSAI1 PLLSAI1 "Q" clock (PLL48M2CLK) selected as SDMMC1 clock + @endif + @if STM32L4S9xx + * @arg @ref RCC_SDMMC1CLKSOURCE_HSI48 HSI48 selected as SDMMC1 clock for devices with HSI48 + * @arg @ref RCC_SDMMC1CLKSOURCE_MSI MSI selected as SDMMC1 clock + * @arg @ref RCC_SDMMC1CLKSOURCE_PLLSAI1 PLLSAI1 "Q" clock (PLL48M2CLK) selected as SDMMC1 clock + * @arg @ref RCC_SDMMC1CLKSOURCE_PLLP PLL "P" clock (PLLSAI3CLK) selected as SDMMC1 kernel clock + @endif + * @arg @ref RCC_SDMMC1CLKSOURCE_PLL PLL "Q" clock (PLL48M1CLK) selected as SDMMC1 clock + */ +#if defined(RCC_CCIPR2_SDMMCSEL) +#define __HAL_RCC_GET_SDMMC1_SOURCE() \ + ((READ_BIT(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL) != 0U) ? RCC_SDMMC1CLKSOURCE_PLLP : (READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL))) +#else +#define __HAL_RCC_GET_SDMMC1_SOURCE() \ + (READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL)) +#endif /* RCC_CCIPR2_SDMMCSEL */ + +#endif /* SDMMC1 */ + +/** @brief Macro to configure the RNG clock. + * + * @note USB, RNG and SDMMC1 peripherals share the same 48MHz clock source. + * + * @param __RNG_CLKSOURCE__ specifies the RNG clock source. + * This parameter can be one of the following values: + @if STM32L486xx + * @arg @ref RCC_RNGCLKSOURCE_NONE No clock selected as RNG clock for devices without HSI48 + @endif + @if STM32L443xx + * @arg @ref RCC_RNGCLKSOURCE_HSI48 HSI48 selected as RNG clock clock for devices with HSI48 + @endif + * @arg @ref RCC_RNGCLKSOURCE_MSI MSI selected as RNG clock + * @arg @ref RCC_RNGCLKSOURCE_PLLSAI1 PLLSAI1 Clock selected as RNG clock + * @arg @ref RCC_RNGCLKSOURCE_PLL PLL Clock selected as RNG clock + * @retval None + */ +#define __HAL_RCC_RNG_CONFIG(__RNG_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, (__RNG_CLKSOURCE__)) + +/** @brief Macro to get the RNG clock. + * @retval The clock source can be one of the following values: + @if STM32L486xx + * @arg @ref RCC_RNGCLKSOURCE_NONE No clock selected as RNG clock for devices without HSI48 + @endif + @if STM32L443xx + * @arg @ref RCC_RNGCLKSOURCE_HSI48 HSI48 selected as RNG clock clock for devices with HSI48 + @endif + * @arg @ref RCC_RNGCLKSOURCE_MSI MSI selected as RNG clock + * @arg @ref RCC_RNGCLKSOURCE_PLLSAI1 PLLSAI1 "Q" clock (PLL48M2CLK) selected as RNG clock + * @arg @ref RCC_RNGCLKSOURCE_PLL PLL "Q" clock (PLL48M1CLK) selected as RNG clock + */ +#define __HAL_RCC_GET_RNG_SOURCE() (READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL)) + +#if defined(USB_OTG_FS) || defined(USB) + +/** @brief Macro to configure the USB clock (USBCLK). + * + * @note USB, RNG and SDMMC1 peripherals share the same 48MHz clock source. + * + * @param __USB_CLKSOURCE__ specifies the USB clock source. + * This parameter can be one of the following values: + @if STM32L486xx + * @arg @ref RCC_USBCLKSOURCE_NONE No clock selected as 48MHz clock for devices without HSI48 + @endif + @if STM32L443xx + * @arg @ref RCC_USBCLKSOURCE_HSI48 HSI48 selected as 48MHz clock for devices with HSI48 + @endif + * @arg @ref RCC_USBCLKSOURCE_MSI MSI selected as USB clock + * @arg @ref RCC_USBCLKSOURCE_PLLSAI1 PLLSAI1 "Q" clock (PLL48M2CLK) selected as USB clock + * @arg @ref RCC_USBCLKSOURCE_PLL PLL "Q" clock (PLL48M1CLK) selected as USB clock + * @retval None + */ +#define __HAL_RCC_USB_CONFIG(__USB_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, (__USB_CLKSOURCE__)) + +/** @brief Macro to get the USB clock source. + * @retval The clock source can be one of the following values: + @if STM32L486xx + * @arg @ref RCC_USBCLKSOURCE_NONE No clock selected as 48MHz clock for devices without HSI48 + @endif + @if STM32L443xx + * @arg @ref RCC_USBCLKSOURCE_HSI48 HSI48 selected as 48MHz clock for devices with HSI48 + @endif + * @arg @ref RCC_USBCLKSOURCE_MSI MSI selected as USB clock + * @arg @ref RCC_USBCLKSOURCE_PLLSAI1 PLLSAI1 "Q" clock (PLL48M2CLK) selected as USB clock + * @arg @ref RCC_USBCLKSOURCE_PLL PLL "Q" clock (PLL48M1CLK) selected as USB clock + */ +#define __HAL_RCC_GET_USB_SOURCE() (READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL)) + +#endif /* USB_OTG_FS || USB */ + +#if defined(RCC_CCIPR_ADCSEL) + +/** @brief Macro to configure the ADC interface clock. + * @param __ADC_CLKSOURCE__ specifies the ADC digital interface clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_ADCCLKSOURCE_NONE No clock selected as ADC clock + * @arg @ref RCC_ADCCLKSOURCE_PLLSAI1 PLLSAI1 Clock selected as ADC clock + @if STM32L486xx + * @arg @ref RCC_ADCCLKSOURCE_PLLSAI2 PLLSAI2 Clock selected as ADC clock for STM32L47x/STM32L48x/STM32L49x/STM32L4Ax devices + @endif + * @arg @ref RCC_ADCCLKSOURCE_SYSCLK System Clock selected as ADC clock + * @retval None + */ +#define __HAL_RCC_ADC_CONFIG(__ADC_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, (__ADC_CLKSOURCE__)) + +/** @brief Macro to get the ADC clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_ADCCLKSOURCE_NONE No clock selected as ADC clock + * @arg @ref RCC_ADCCLKSOURCE_PLLSAI1 PLLSAI1 Clock selected as ADC clock + @if STM32L486xx + * @arg @ref RCC_ADCCLKSOURCE_PLLSAI2 PLLSAI2 Clock selected as ADC clock for STM32L47x/STM32L48x/STM32L49x/STM32L4Ax devices + @endif + * @arg @ref RCC_ADCCLKSOURCE_SYSCLK System Clock selected as ADC clock + */ +#define __HAL_RCC_GET_ADC_SOURCE() (READ_BIT(RCC->CCIPR, RCC_CCIPR_ADCSEL)) +#else + +/** @brief Macro to get the ADC clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_ADCCLKSOURCE_NONE No clock selected as ADC clock + * @arg @ref RCC_ADCCLKSOURCE_SYSCLK System Clock selected as ADC clock + */ +#define __HAL_RCC_GET_ADC_SOURCE() ((__HAL_RCC_ADC_IS_CLK_ENABLED() != 0U) ? RCC_ADCCLKSOURCE_SYSCLK : RCC_ADCCLKSOURCE_NONE) + +#endif /* RCC_CCIPR_ADCSEL */ + +#if defined(SWPMI1) + +/** @brief Macro to configure the SWPMI1 clock. + * @param __SWPMI1_CLKSOURCE__ specifies the SWPMI1 clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_SWPMI1CLKSOURCE_PCLK1 PCLK1 Clock selected as SWPMI1 clock + * @arg @ref RCC_SWPMI1CLKSOURCE_HSI HSI Clock selected as SWPMI1 clock + * @retval None + */ +#define __HAL_RCC_SWPMI1_CONFIG(__SWPMI1_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SWPMI1SEL, (__SWPMI1_CLKSOURCE__)) + +/** @brief Macro to get the SWPMI1 clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_SWPMI1CLKSOURCE_PCLK1 PCLK1 Clock selected as SWPMI1 clock + * @arg @ref RCC_SWPMI1CLKSOURCE_HSI HSI Clock selected as SWPMI1 clock + */ +#define __HAL_RCC_GET_SWPMI1_SOURCE() (READ_BIT(RCC->CCIPR, RCC_CCIPR_SWPMI1SEL)) + +#endif /* SWPMI1 */ + +#if defined(DFSDM1_Filter0) +/** @brief Macro to configure the DFSDM1 clock. + * @param __DFSDM1_CLKSOURCE__ specifies the DFSDM1 clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_DFSDM1CLKSOURCE_PCLK2 PCLK2 Clock selected as DFSDM1 clock + * @arg @ref RCC_DFSDM1CLKSOURCE_SYSCLK System Clock selected as DFSDM1 clock + * @retval None + */ +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) +#define __HAL_RCC_DFSDM1_CONFIG(__DFSDM1_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_DFSDM1SEL, (__DFSDM1_CLKSOURCE__)) +#else +#define __HAL_RCC_DFSDM1_CONFIG(__DFSDM1_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_DFSDM1SEL, (__DFSDM1_CLKSOURCE__)) +#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ + +/** @brief Macro to get the DFSDM1 clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_DFSDM1CLKSOURCE_PCLK2 PCLK2 Clock selected as DFSDM1 clock + * @arg @ref RCC_DFSDM1CLKSOURCE_SYSCLK System Clock selected as DFSDM1 clock + */ +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) +#define __HAL_RCC_GET_DFSDM1_SOURCE() (READ_BIT(RCC->CCIPR2, RCC_CCIPR2_DFSDM1SEL)) +#else +#define __HAL_RCC_GET_DFSDM1_SOURCE() (READ_BIT(RCC->CCIPR, RCC_CCIPR_DFSDM1SEL)) +#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ + +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) + +/** @brief Macro to configure the DFSDM1 audio clock. + * @param __DFSDM1AUDIO_CLKSOURCE__ specifies the DFSDM1 audio clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_DFSDM1AUDIOCLKSOURCE_SAI1 SAI1 clock selected as DFSDM1 audio clock + * @arg @ref RCC_DFSDM1AUDIOCLKSOURCE_HSI HSI clock selected as DFSDM1 audio clock + * @arg @ref RCC_DFSDM1AUDIOCLKSOURCE_MSI MSI clock selected as DFSDM1 audio clock + * @retval None + */ +#define __HAL_RCC_DFSDM1AUDIO_CONFIG(__DFSDM1AUDIO_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ADFSDM1SEL, (__DFSDM1AUDIO_CLKSOURCE__)) + +/** @brief Macro to get the DFSDM1 audio clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_DFSDM1AUDIOCLKSOURCE_SAI1 SAI1 clock selected as DFSDM1 audio clock + * @arg @ref RCC_DFSDM1AUDIOCLKSOURCE_HSI HSI clock selected as DFSDM1 audio clock + * @arg @ref RCC_DFSDM1AUDIOCLKSOURCE_MSI MSI clock selected as DFSDM1 audio clock + */ +#define __HAL_RCC_GET_DFSDM1AUDIO_SOURCE() (READ_BIT(RCC->CCIPR2, RCC_CCIPR2_ADFSDM1SEL)) + +#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ + +#endif /* DFSDM1_Filter0 */ + +#if defined(LTDC) + +/** @brief Macro to configure the LTDC clock. + * @param __LTDC_CLKSOURCE__ specifies the LTDC clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_LTDCCLKSOURCE_PLLSAI2_DIV2 PLLSAI2 divider R divided by 2 clock selected as LTDC clock + * @arg @ref RCC_LTDCCLKSOURCE_PLLSAI2_DIV4 PLLSAI2 divider R divided by 4 clock selected as LTDC clock + * @arg @ref RCC_LTDCCLKSOURCE_PLLSAI2_DIV8 PLLSAI2 divider R divided by 8 clock selected as LTDC clock + * @arg @ref RCC_LTDCCLKSOURCE_PLLSAI2_DIV16 PLLSAI2 divider R divided by 16 clock selected as LTDC clock + * @retval None + */ +#define __HAL_RCC_LTDC_CONFIG(__LTDC_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_PLLSAI2DIVR, (__LTDC_CLKSOURCE__)) + +/** @brief Macro to get the LTDC clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_LTDCCLKSOURCE_PLLSAI2_DIV2 PLLSAI2 divider R divided by 2 clock selected as LTDC clock + * @arg @ref RCC_LTDCCLKSOURCE_PLLSAI2_DIV4 PLLSAI2 divider R divided by 4 clock selected as LTDC clock + * @arg @ref RCC_LTDCCLKSOURCE_PLLSAI2_DIV8 PLLSAI2 divider R divided by 8 clock selected as LTDC clock + * @arg @ref RCC_LTDCCLKSOURCE_PLLSAI2_DIV16 PLLSAI2 divider R divided by 16 clock selected as LTDC clock + */ +#define __HAL_RCC_GET_LTDC_SOURCE() (READ_BIT(RCC->CCIPR2, RCC_CCIPR2_PLLSAI2DIVR)) + +#endif /* LTDC */ + +#if defined(DSI ) + +/** @brief Macro to configure the DSI clock. + * @param __DSI_CLKSOURCE__ specifies the DSI clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_DSICLKSOURCE_DSIPHY DSI-PHY clock selected as DSI clock + * @arg @ref RCC_DSICLKSOURCE_PLLSAI2 PLLSAI2 R divider clock selected as DSI clock + * @retval None + */ +#define __HAL_RCC_DSI_CONFIG(__DSI_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_DSISEL, (__DSI_CLKSOURCE__)) + +/** @brief Macro to get the DSI clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_DSICLKSOURCE_DSIPHY DSI-PHY clock selected as DSI clock + * @arg @ref RCC_DSICLKSOURCE_PLLSAI2 PLLSAI2 R divider clock selected as DSI clock + */ +#define __HAL_RCC_GET_DSI_SOURCE() (READ_BIT(RCC->CCIPR2, RCC_CCIPR2_DSISEL)) + +#endif /* DSI */ + +#if defined(OCTOSPI1) || defined(OCTOSPI2) + +/** @brief Macro to configure the OctoSPI clock. + * @param __OSPI_CLKSOURCE__ specifies the OctoSPI clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_OSPICLKSOURCE_SYSCLK System Clock selected as OctoSPI clock + * @arg @ref RCC_OSPICLKSOURCE_MSI MSI clock selected as OctoSPI clock + * @arg @ref RCC_OSPICLKSOURCE_PLL PLL Q divider clock selected as OctoSPI clock + * @retval None + */ +#define __HAL_RCC_OSPI_CONFIG(__OSPI_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_OSPISEL, (__OSPI_CLKSOURCE__)) + +/** @brief Macro to get the OctoSPI clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_OSPICLKSOURCE_SYSCLK System Clock selected as OctoSPI clock + * @arg @ref RCC_OSPICLKSOURCE_MSI MSI clock selected as OctoSPI clock + * @arg @ref RCC_OSPICLKSOURCE_PLL PLL Q divider clock selected as OctoSPI clock + */ +#define __HAL_RCC_GET_OSPI_SOURCE() (READ_BIT(RCC->CCIPR2, RCC_CCIPR2_OSPISEL)) + +#endif /* OCTOSPI1 || OCTOSPI2 */ + +/** @defgroup RCCEx_Flags_Interrupts_Management Flags Interrupts Management + * @brief macros to manage the specified RCC Flags and interrupts. + * @{ + */ +#if defined(RCC_PLLSAI1_SUPPORT) + +/** @brief Enable PLLSAI1RDY interrupt. + * @retval None + */ +#define __HAL_RCC_PLLSAI1_ENABLE_IT() SET_BIT(RCC->CIER, RCC_CIER_PLLSAI1RDYIE) + +/** @brief Disable PLLSAI1RDY interrupt. + * @retval None + */ +#define __HAL_RCC_PLLSAI1_DISABLE_IT() CLEAR_BIT(RCC->CIER, RCC_CIER_PLLSAI1RDYIE) + +/** @brief Clear the PLLSAI1RDY interrupt pending bit. + * @retval None + */ +#define __HAL_RCC_PLLSAI1_CLEAR_IT() WRITE_REG(RCC->CICR, RCC_CICR_PLLSAI1RDYC) + +/** @brief Check whether PLLSAI1RDY interrupt has occurred or not. + * @retval TRUE or FALSE. + */ +#define __HAL_RCC_PLLSAI1_GET_IT_SOURCE() (READ_BIT(RCC->CIFR, RCC_CIFR_PLLSAI1RDYF) == RCC_CIFR_PLLSAI1RDYF) + +/** @brief Check whether the PLLSAI1RDY flag is set or not. + * @retval TRUE or FALSE. + */ +#define __HAL_RCC_PLLSAI1_GET_FLAG() (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) + +#endif /* RCC_PLLSAI1_SUPPORT */ + +#if defined(RCC_PLLSAI2_SUPPORT) + +/** @brief Enable PLLSAI2RDY interrupt. + * @retval None + */ +#define __HAL_RCC_PLLSAI2_ENABLE_IT() SET_BIT(RCC->CIER, RCC_CIER_PLLSAI2RDYIE) + +/** @brief Disable PLLSAI2RDY interrupt. + * @retval None + */ +#define __HAL_RCC_PLLSAI2_DISABLE_IT() CLEAR_BIT(RCC->CIER, RCC_CIER_PLLSAI2RDYIE) + +/** @brief Clear the PLLSAI2RDY interrupt pending bit. + * @retval None + */ +#define __HAL_RCC_PLLSAI2_CLEAR_IT() WRITE_REG(RCC->CICR, RCC_CICR_PLLSAI2RDYC) + +/** @brief Check whether the PLLSAI2RDY interrupt has occurred or not. + * @retval TRUE or FALSE. + */ +#define __HAL_RCC_PLLSAI2_GET_IT_SOURCE() (READ_BIT(RCC->CIFR, RCC_CIFR_PLLSAI2RDYF) == RCC_CIFR_PLLSAI2RDYF) + +/** @brief Check whether the PLLSAI2RDY flag is set or not. + * @retval TRUE or FALSE. + */ +#define __HAL_RCC_PLLSAI2_GET_FLAG() (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == (RCC_CR_PLLSAI2RDY)) + +#endif /* RCC_PLLSAI2_SUPPORT */ + + +/** + * @brief Enable the RCC LSE CSS Extended Interrupt Line. + * @retval None + */ +#define __HAL_RCC_LSECSS_EXTI_ENABLE_IT() SET_BIT(EXTI->IMR1, RCC_EXTI_LINE_LSECSS) + +/** + * @brief Disable the RCC LSE CSS Extended Interrupt Line. + * @retval None + */ +#define __HAL_RCC_LSECSS_EXTI_DISABLE_IT() CLEAR_BIT(EXTI->IMR1, RCC_EXTI_LINE_LSECSS) + +/** + * @brief Enable the RCC LSE CSS Event Line. + * @retval None. + */ +#define __HAL_RCC_LSECSS_EXTI_ENABLE_EVENT() SET_BIT(EXTI->EMR1, RCC_EXTI_LINE_LSECSS) + +/** + * @brief Disable the RCC LSE CSS Event Line. + * @retval None. + */ +#define __HAL_RCC_LSECSS_EXTI_DISABLE_EVENT() CLEAR_BIT(EXTI->EMR1, RCC_EXTI_LINE_LSECSS) + + +/** + * @brief Enable the RCC LSE CSS Extended Interrupt Falling Trigger. + * @retval None. + */ +#define __HAL_RCC_LSECSS_EXTI_ENABLE_FALLING_EDGE() SET_BIT(EXTI->FTSR1, RCC_EXTI_LINE_LSECSS) + + +/** + * @brief Disable the RCC LSE CSS Extended Interrupt Falling Trigger. + * @retval None. + */ +#define __HAL_RCC_LSECSS_EXTI_DISABLE_FALLING_EDGE() CLEAR_BIT(EXTI->FTSR1, RCC_EXTI_LINE_LSECSS) + + +/** + * @brief Enable the RCC LSE CSS Extended Interrupt Rising Trigger. + * @retval None. + */ +#define __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE() SET_BIT(EXTI->RTSR1, RCC_EXTI_LINE_LSECSS) + +/** + * @brief Disable the RCC LSE CSS Extended Interrupt Rising Trigger. + * @retval None. + */ +#define __HAL_RCC_LSECSS_EXTI_DISABLE_RISING_EDGE() CLEAR_BIT(EXTI->RTSR1, RCC_EXTI_LINE_LSECSS) + +/** + * @brief Enable the RCC LSE CSS Extended Interrupt Rising & Falling Trigger. + * @retval None. + */ +#define __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_FALLING_EDGE() \ + do { \ + __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE(); \ + __HAL_RCC_LSECSS_EXTI_ENABLE_FALLING_EDGE(); \ + } while(0) + +/** + * @brief Disable the RCC LSE CSS Extended Interrupt Rising & Falling Trigger. + * @retval None. + */ +#define __HAL_RCC_LSECSS_EXTI_DISABLE_RISING_FALLING_EDGE() \ + do { \ + __HAL_RCC_LSECSS_EXTI_DISABLE_RISING_EDGE(); \ + __HAL_RCC_LSECSS_EXTI_DISABLE_FALLING_EDGE(); \ + } while(0) + +/** + * @brief Check whether the specified RCC LSE CSS EXTI interrupt flag is set or not. + * @retval EXTI RCC LSE CSS Line Status. + */ +#define __HAL_RCC_LSECSS_EXTI_GET_FLAG() (READ_BIT(EXTI->PR1, RCC_EXTI_LINE_LSECSS) == RCC_EXTI_LINE_LSECSS) + +/** + * @brief Clear the RCC LSE CSS EXTI flag. + * @retval None. + */ +#define __HAL_RCC_LSECSS_EXTI_CLEAR_FLAG() WRITE_REG(EXTI->PR1, RCC_EXTI_LINE_LSECSS) + +/** + * @brief Generate a Software interrupt on the RCC LSE CSS EXTI line. + * @retval None. + */ +#define __HAL_RCC_LSECSS_EXTI_GENERATE_SWIT() SET_BIT(EXTI->SWIER1, RCC_EXTI_LINE_LSECSS) + + +#if defined(CRS) + +/** + * @brief Enable the specified CRS interrupts. + * @param __INTERRUPT__ specifies the CRS interrupt sources to be enabled. + * This parameter can be any combination of the following values: + * @arg @ref RCC_CRS_IT_SYNCOK SYNC event OK interrupt + * @arg @ref RCC_CRS_IT_SYNCWARN SYNC warning interrupt + * @arg @ref RCC_CRS_IT_ERR Synchronization or trimming error interrupt + * @arg @ref RCC_CRS_IT_ESYNC Expected SYNC interrupt + * @retval None + */ +#define __HAL_RCC_CRS_ENABLE_IT(__INTERRUPT__) SET_BIT(CRS->CR, (__INTERRUPT__)) + +/** + * @brief Disable the specified CRS interrupts. + * @param __INTERRUPT__ specifies the CRS interrupt sources to be disabled. + * This parameter can be any combination of the following values: + * @arg @ref RCC_CRS_IT_SYNCOK SYNC event OK interrupt + * @arg @ref RCC_CRS_IT_SYNCWARN SYNC warning interrupt + * @arg @ref RCC_CRS_IT_ERR Synchronization or trimming error interrupt + * @arg @ref RCC_CRS_IT_ESYNC Expected SYNC interrupt + * @retval None + */ +#define __HAL_RCC_CRS_DISABLE_IT(__INTERRUPT__) CLEAR_BIT(CRS->CR, (__INTERRUPT__)) + +/** @brief Check whether the CRS interrupt has occurred or not. + * @param __INTERRUPT__ specifies the CRS interrupt source to check. + * This parameter can be one of the following values: + * @arg @ref RCC_CRS_IT_SYNCOK SYNC event OK interrupt + * @arg @ref RCC_CRS_IT_SYNCWARN SYNC warning interrupt + * @arg @ref RCC_CRS_IT_ERR Synchronization or trimming error interrupt + * @arg @ref RCC_CRS_IT_ESYNC Expected SYNC interrupt + * @retval The new state of __INTERRUPT__ (SET or RESET). + */ +#define __HAL_RCC_CRS_GET_IT_SOURCE(__INTERRUPT__) ((READ_BIT(CRS->CR, (__INTERRUPT__)) != 0U) ? SET : RESET) + +/** @brief Clear the CRS interrupt pending bits + * @param __INTERRUPT__ specifies the interrupt pending bit to clear. + * This parameter can be any combination of the following values: + * @arg @ref RCC_CRS_IT_SYNCOK SYNC event OK interrupt + * @arg @ref RCC_CRS_IT_SYNCWARN SYNC warning interrupt + * @arg @ref RCC_CRS_IT_ERR Synchronization or trimming error interrupt + * @arg @ref RCC_CRS_IT_ESYNC Expected SYNC interrupt + * @arg @ref RCC_CRS_IT_TRIMOVF Trimming overflow or underflow interrupt + * @arg @ref RCC_CRS_IT_SYNCERR SYNC error interrupt + * @arg @ref RCC_CRS_IT_SYNCMISS SYNC missed interrupt + */ +/* CRS IT Error Mask */ +#define RCC_CRS_IT_ERROR_MASK (RCC_CRS_IT_TRIMOVF | RCC_CRS_IT_SYNCERR | RCC_CRS_IT_SYNCMISS) + +#define __HAL_RCC_CRS_CLEAR_IT(__INTERRUPT__) do { \ + if(((__INTERRUPT__) & RCC_CRS_IT_ERROR_MASK) != 0U) \ + { \ + WRITE_REG(CRS->ICR, CRS_ICR_ERRC | ((__INTERRUPT__) & ~RCC_CRS_IT_ERROR_MASK)); \ + } \ + else \ + { \ + WRITE_REG(CRS->ICR, (__INTERRUPT__)); \ + } \ + } while(0) + +/** + * @brief Check whether the specified CRS flag is set or not. + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values: + * @arg @ref RCC_CRS_FLAG_SYNCOK SYNC event OK + * @arg @ref RCC_CRS_FLAG_SYNCWARN SYNC warning + * @arg @ref RCC_CRS_FLAG_ERR Error + * @arg @ref RCC_CRS_FLAG_ESYNC Expected SYNC + * @arg @ref RCC_CRS_FLAG_TRIMOVF Trimming overflow or underflow + * @arg @ref RCC_CRS_FLAG_SYNCERR SYNC error + * @arg @ref RCC_CRS_FLAG_SYNCMISS SYNC missed + * @retval The new state of _FLAG_ (TRUE or FALSE). + */ +#define __HAL_RCC_CRS_GET_FLAG(__FLAG__) (READ_BIT(CRS->ISR, (__FLAG__)) == (__FLAG__)) + +/** + * @brief Clear the CRS specified FLAG. + * @param __FLAG__ specifies the flag to clear. + * This parameter can be one of the following values: + * @arg @ref RCC_CRS_FLAG_SYNCOK SYNC event OK + * @arg @ref RCC_CRS_FLAG_SYNCWARN SYNC warning + * @arg @ref RCC_CRS_FLAG_ERR Error + * @arg @ref RCC_CRS_FLAG_ESYNC Expected SYNC + * @arg @ref RCC_CRS_FLAG_TRIMOVF Trimming overflow or underflow + * @arg @ref RCC_CRS_FLAG_SYNCERR SYNC error + * @arg @ref RCC_CRS_FLAG_SYNCMISS SYNC missed + * @note RCC_CRS_FLAG_ERR clears RCC_CRS_FLAG_TRIMOVF, RCC_CRS_FLAG_SYNCERR, RCC_CRS_FLAG_SYNCMISS and consequently RCC_CRS_FLAG_ERR + * @retval None + */ + +/* CRS Flag Error Mask */ +#define RCC_CRS_FLAG_ERROR_MASK (RCC_CRS_FLAG_TRIMOVF | RCC_CRS_FLAG_SYNCERR | RCC_CRS_FLAG_SYNCMISS) + +#define __HAL_RCC_CRS_CLEAR_FLAG(__FLAG__) do { \ + if(((__FLAG__) & RCC_CRS_FLAG_ERROR_MASK) != 0U) \ + { \ + WRITE_REG(CRS->ICR, CRS_ICR_ERRC | ((__FLAG__) & ~RCC_CRS_FLAG_ERROR_MASK)); \ + } \ + else \ + { \ + WRITE_REG(CRS->ICR, (__FLAG__)); \ + } \ + } while(0) + +#endif /* CRS */ + +/** + * @} + */ + +#if defined(CRS) + +/** @defgroup RCCEx_CRS_Extended_Features RCCEx CRS Extended Features + * @{ + */ +/** + * @brief Enable the oscillator clock for frequency error counter. + * @note when the CEN bit is set the CRS_CFGR register becomes write-protected. + * @retval None + */ +#define __HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE() SET_BIT(CRS->CR, CRS_CR_CEN) + +/** + * @brief Disable the oscillator clock for frequency error counter. + * @retval None + */ +#define __HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE() CLEAR_BIT(CRS->CR, CRS_CR_CEN) + +/** + * @brief Enable the automatic hardware adjustement of TRIM bits. + * @note When the AUTOTRIMEN bit is set the CRS_CFGR register becomes write-protected. + * @retval None + */ +#define __HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE() SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN) + +/** + * @brief Enable or disable the automatic hardware adjustement of TRIM bits. + * @retval None + */ +#define __HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE() CLEAR_BIT(CRS->CR, CRS_CR_AUTOTRIMEN) + +/** + * @brief Macro to calculate reload value to be set in CRS register according to target and sync frequencies + * @note The RELOAD value should be selected according to the ratio between the target frequency and the frequency + * of the synchronization source after prescaling. It is then decreased by one in order to + * reach the expected synchronization on the zero value. The formula is the following: + * RELOAD = (fTARGET / fSYNC) -1 + * @param __FTARGET__ Target frequency (value in Hz) + * @param __FSYNC__ Synchronization signal frequency (value in Hz) + * @retval None + */ +#define __HAL_RCC_CRS_RELOADVALUE_CALCULATE(__FTARGET__, __FSYNC__) (((__FTARGET__) / (__FSYNC__)) - 1U) + +/** + * @} + */ + +#endif /* CRS */ + +#if defined(PSSI) + +/** @defgroup RCCEx_PSSI_Macros_Aliases RCCEx PSSI Macros Aliases + * @{ + */ + +#define __HAL_RCC_PSSI_CLK_ENABLE() __HAL_RCC_DCMI_CLK_ENABLE() + +#define __HAL_RCC_PSSI_CLK_DISABLE() __HAL_RCC_DCMI_CLK_DISABLE() + +#define __HAL_RCC_PSSI_IS_CLK_ENABLED() __HAL_RCC_DCMI_IS_CLK_ENABLED() + +#define __HAL_RCC_PSSI_IS_CLK_DISABLED() __HAL_RCC_DCMI_IS_CLK_DISABLED() + +#define __HAL_RCC_PSSI_FORCE_RESET() __HAL_RCC_DCMI_FORCE_RESET() + +#define __HAL_RCC_PSSI_RELEASE_RESET() __HAL_RCC_DCMI_RELEASE_RESET() + +#define __HAL_RCC_PSSI_CLK_SLEEP_ENABLE() __HAL_RCC_DCMI_CLK_SLEEP_ENABLE() + +#define __HAL_RCC_PSSI_CLK_SLEEP_DISABLE() __HAL_RCC_DCMI_CLK_SLEEP_DISABLE() + +#define __HAL_RCC_PSSI_IS_CLK_SLEEP_ENABLED() __HAL_RCC_DCMI_IS_CLK_SLEEP_ENABLED() + +#define __HAL_RCC_PSSI_IS_CLK_SLEEP_DISABLED() __HAL_RCC_DCMI_IS_CLK_SLEEP_DISABLED() + +/** + * @} + */ + +#endif /* PSSI */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup RCCEx_Exported_Functions + * @{ + */ + +/** @addtogroup RCCEx_Exported_Functions_Group1 + * @{ + */ + +HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef *PeriphClkInit); +void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef *PeriphClkInit); +uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk); + +/** + * @} + */ + +/** @addtogroup RCCEx_Exported_Functions_Group2 + * @{ + */ +#if defined(RCC_PLLSAI1_SUPPORT) + +HAL_StatusTypeDef HAL_RCCEx_EnablePLLSAI1(RCC_PLLSAI1InitTypeDef *PLLSAI1Init); +HAL_StatusTypeDef HAL_RCCEx_DisablePLLSAI1(void); + +#endif /* RCC_PLLSAI1_SUPPORT */ + +#if defined(RCC_PLLSAI2_SUPPORT) + +HAL_StatusTypeDef HAL_RCCEx_EnablePLLSAI2(RCC_PLLSAI2InitTypeDef *PLLSAI2Init); +HAL_StatusTypeDef HAL_RCCEx_DisablePLLSAI2(void); + +#endif /* RCC_PLLSAI2_SUPPORT */ + +void HAL_RCCEx_WakeUpStopCLKConfig(uint32_t WakeUpClk); +void HAL_RCCEx_StandbyMSIRangeConfig(uint32_t MSIRange); +void HAL_RCCEx_EnableLSECSS(void); +void HAL_RCCEx_DisableLSECSS(void); +void HAL_RCCEx_EnableLSECSS_IT(void); +void HAL_RCCEx_LSECSS_IRQHandler(void); +void HAL_RCCEx_LSECSS_Callback(void); +void HAL_RCCEx_EnableLSCO(uint32_t LSCOSource); +void HAL_RCCEx_DisableLSCO(void); +void HAL_RCCEx_EnableMSIPLLMode(void); +void HAL_RCCEx_DisableMSIPLLMode(void); +#if defined (OCTOSPI1) && defined (OCTOSPI2) +void HAL_RCCEx_OCTOSPIDelayConfig(uint32_t Delay1, uint32_t Delay2); +#endif /* OCTOSPI1 && OCTOSPI2 */ + +/** + * @} + */ + +#if defined(CRS) + +/** @addtogroup RCCEx_Exported_Functions_Group3 + * @{ + */ + +void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit); +void HAL_RCCEx_CRSSoftwareSynchronizationGenerate(void); +void HAL_RCCEx_CRSGetSynchronizationInfo(RCC_CRSSynchroInfoTypeDef *pSynchroInfo); +uint32_t HAL_RCCEx_CRSWaitSynchronization(uint32_t Timeout); +void HAL_RCCEx_CRS_IRQHandler(void); +void HAL_RCCEx_CRS_SyncOkCallback(void); +void HAL_RCCEx_CRS_SyncWarnCallback(void); +void HAL_RCCEx_CRS_ExpectedSyncCallback(void); +void HAL_RCCEx_CRS_ErrorCallback(uint32_t Error); + +/** + * @} + */ + +#endif /* CRS */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @addtogroup RCCEx_Private_Macros + * @{ + */ + +#define IS_RCC_LSCOSOURCE(__SOURCE__) (((__SOURCE__) == RCC_LSCOSOURCE_LSI) || \ + ((__SOURCE__) == RCC_LSCOSOURCE_LSE)) + +#if defined(STM32L412xx) || defined(STM32L422xx) + +#define IS_RCC_PERIPHCLOCK(__SELECTION__) \ + ((((__SELECTION__) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB) || \ + (((__SELECTION__) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)) + +#elif defined(STM32L431xx) + +#define IS_RCC_PERIPHCLOCK(__SELECTION__) \ + ((((__SELECTION__) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG) || \ + (((__SELECTION__) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)) + +#elif defined(STM32L432xx) || defined(STM32L442xx) + +#define IS_RCC_PERIPHCLOCK(__SELECTION__) \ + ((((__SELECTION__) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB) || \ + (((__SELECTION__) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)) + +#elif defined(STM32L433xx) || defined(STM32L443xx) + +#define IS_RCC_PERIPHCLOCK(__SELECTION__) \ + ((((__SELECTION__) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB) || \ + (((__SELECTION__) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG) || \ + (((__SELECTION__) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)) + +#elif defined(STM32L451xx) + +#define IS_RCC_PERIPHCLOCK(__SELECTION__) \ + ((((__SELECTION__) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3) || \ + (((__SELECTION__) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG) || \ + (((__SELECTION__) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)) + +#elif defined(STM32L452xx) || defined(STM32L462xx) + +#define IS_RCC_PERIPHCLOCK(__SELECTION__) \ + ((((__SELECTION__) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3) || \ + (((__SELECTION__) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB) || \ + (((__SELECTION__) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG) || \ + (((__SELECTION__) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)) + +#elif defined(STM32L471xx) + +#define IS_RCC_PERIPHCLOCK(__SELECTION__) \ + ((((__SELECTION__) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3) || \ + (((__SELECTION__) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4) || \ + (((__SELECTION__) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG) || \ + (((__SELECTION__) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)) + +#elif defined(STM32L496xx) || defined(STM32L4A6xx) + +#define IS_RCC_PERIPHCLOCK(__SELECTION__) \ + ((((__SELECTION__) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3) || \ + (((__SELECTION__) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4) || \ + (((__SELECTION__) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB) || \ + (((__SELECTION__) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG) || \ + (((__SELECTION__) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)) + +#elif defined(STM32L4P5xx) || defined(STM32L4Q5xx) + +#define IS_RCC_PERIPHCLOCK(__SELECTION__) \ + ((((__SELECTION__) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3) || \ + (((__SELECTION__) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4) || \ + (((__SELECTION__) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB) || \ + (((__SELECTION__) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG) || \ + (((__SELECTION__) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)) + +#elif defined(STM32L4R5xx) || defined(STM32L4S5xx) + +#define IS_RCC_PERIPHCLOCK(__SELECTION__) \ + ((((__SELECTION__) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3) || \ + (((__SELECTION__) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4) || \ + (((__SELECTION__) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB) || \ + (((__SELECTION__) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG) || \ + (((__SELECTION__) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)) + +#elif defined(STM32L4R7xx) || defined(STM32L4S7xx) + +#define IS_RCC_PERIPHCLOCK(__SELECTION__) \ + ((((__SELECTION__) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3) || \ + (((__SELECTION__) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4) || \ + (((__SELECTION__) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB) || \ + (((__SELECTION__) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG) || \ + (((__SELECTION__) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)) + +#elif defined(STM32L4R9xx) || defined(STM32L4S9xx) + +#define IS_RCC_PERIPHCLOCK(__SELECTION__) \ + ((((__SELECTION__) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3) || \ + (((__SELECTION__) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4) || \ + (((__SELECTION__) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB) || \ + (((__SELECTION__) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG) || \ + (((__SELECTION__) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)) + +#else + +#define IS_RCC_PERIPHCLOCK(__SELECTION__) \ + ((((__SELECTION__) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3) || \ + (((__SELECTION__) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4) || \ + (((__SELECTION__) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB) || \ + (((__SELECTION__) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG) || \ + (((__SELECTION__) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)) + +#endif /* STM32L412xx || STM32L422xx */ + +#define IS_RCC_USART1CLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_USART1CLKSOURCE_PCLK2) || \ + ((__SOURCE__) == RCC_USART1CLKSOURCE_SYSCLK) || \ + ((__SOURCE__) == RCC_USART1CLKSOURCE_LSE) || \ + ((__SOURCE__) == RCC_USART1CLKSOURCE_HSI)) + +#define IS_RCC_USART2CLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_USART2CLKSOURCE_PCLK1) || \ + ((__SOURCE__) == RCC_USART2CLKSOURCE_SYSCLK) || \ + ((__SOURCE__) == RCC_USART2CLKSOURCE_LSE) || \ + ((__SOURCE__) == RCC_USART2CLKSOURCE_HSI)) + +#if defined(USART3) + +#define IS_RCC_USART3CLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_USART3CLKSOURCE_PCLK1) || \ + ((__SOURCE__) == RCC_USART3CLKSOURCE_SYSCLK) || \ + ((__SOURCE__) == RCC_USART3CLKSOURCE_LSE) || \ + ((__SOURCE__) == RCC_USART3CLKSOURCE_HSI)) + +#endif /* USART3 */ + +#if defined(UART4) + +#define IS_RCC_UART4CLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_UART4CLKSOURCE_PCLK1) || \ + ((__SOURCE__) == RCC_UART4CLKSOURCE_SYSCLK) || \ + ((__SOURCE__) == RCC_UART4CLKSOURCE_LSE) || \ + ((__SOURCE__) == RCC_UART4CLKSOURCE_HSI)) + +#endif /* UART4 */ + +#if defined(UART5) + +#define IS_RCC_UART5CLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_UART5CLKSOURCE_PCLK1) || \ + ((__SOURCE__) == RCC_UART5CLKSOURCE_SYSCLK) || \ + ((__SOURCE__) == RCC_UART5CLKSOURCE_LSE) || \ + ((__SOURCE__) == RCC_UART5CLKSOURCE_HSI)) + +#endif /* UART5 */ + +#define IS_RCC_LPUART1CLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_LPUART1CLKSOURCE_PCLK1) || \ + ((__SOURCE__) == RCC_LPUART1CLKSOURCE_SYSCLK) || \ + ((__SOURCE__) == RCC_LPUART1CLKSOURCE_LSE) || \ + ((__SOURCE__) == RCC_LPUART1CLKSOURCE_HSI)) + +#define IS_RCC_I2C1CLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_I2C1CLKSOURCE_PCLK1) || \ + ((__SOURCE__) == RCC_I2C1CLKSOURCE_SYSCLK)|| \ + ((__SOURCE__) == RCC_I2C1CLKSOURCE_HSI)) + +#if defined(I2C2) + +#define IS_RCC_I2C2CLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_I2C2CLKSOURCE_PCLK1) || \ + ((__SOURCE__) == RCC_I2C2CLKSOURCE_SYSCLK)|| \ + ((__SOURCE__) == RCC_I2C2CLKSOURCE_HSI)) + +#endif /* I2C2 */ + +#define IS_RCC_I2C3CLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_I2C3CLKSOURCE_PCLK1) || \ + ((__SOURCE__) == RCC_I2C3CLKSOURCE_SYSCLK)|| \ + ((__SOURCE__) == RCC_I2C3CLKSOURCE_HSI)) + +#if defined(I2C4) + +#define IS_RCC_I2C4CLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_I2C4CLKSOURCE_PCLK1) || \ + ((__SOURCE__) == RCC_I2C4CLKSOURCE_SYSCLK)|| \ + ((__SOURCE__) == RCC_I2C4CLKSOURCE_HSI)) + +#endif /* I2C4 */ + +#if defined(RCC_PLLSAI2_SUPPORT) + +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) +#define IS_RCC_SAI1CLK(__SOURCE__) \ + (((__SOURCE__) == RCC_SAI1CLKSOURCE_PLLSAI1) || \ + ((__SOURCE__) == RCC_SAI1CLKSOURCE_PLLSAI2) || \ + ((__SOURCE__) == RCC_SAI1CLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_SAI1CLKSOURCE_PIN) || \ + ((__SOURCE__) == RCC_SAI1CLKSOURCE_HSI)) +#else +#define IS_RCC_SAI1CLK(__SOURCE__) \ + (((__SOURCE__) == RCC_SAI1CLKSOURCE_PLLSAI1) || \ + ((__SOURCE__) == RCC_SAI1CLKSOURCE_PLLSAI2) || \ + ((__SOURCE__) == RCC_SAI1CLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_SAI1CLKSOURCE_PIN)) +#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ + +#elif defined(RCC_PLLSAI1_SUPPORT) + +#define IS_RCC_SAI1CLK(__SOURCE__) \ + (((__SOURCE__) == RCC_SAI1CLKSOURCE_PLLSAI1) || \ + ((__SOURCE__) == RCC_SAI1CLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_SAI1CLKSOURCE_PIN)) + +#endif /* RCC_PLLSAI2_SUPPORT */ + +#if defined(RCC_PLLSAI2_SUPPORT) + +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) +#define IS_RCC_SAI2CLK(__SOURCE__) \ + (((__SOURCE__) == RCC_SAI2CLKSOURCE_PLLSAI1) || \ + ((__SOURCE__) == RCC_SAI2CLKSOURCE_PLLSAI2) || \ + ((__SOURCE__) == RCC_SAI2CLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_SAI2CLKSOURCE_PIN) || \ + ((__SOURCE__) == RCC_SAI2CLKSOURCE_HSI)) +#else +#define IS_RCC_SAI2CLK(__SOURCE__) \ + (((__SOURCE__) == RCC_SAI2CLKSOURCE_PLLSAI1) || \ + ((__SOURCE__) == RCC_SAI2CLKSOURCE_PLLSAI2) || \ + ((__SOURCE__) == RCC_SAI2CLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_SAI2CLKSOURCE_PIN)) +#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ + +#endif /* RCC_PLLSAI2_SUPPORT */ + +#define IS_RCC_LPTIM1CLK(__SOURCE__) \ + (((__SOURCE__) == RCC_LPTIM1CLKSOURCE_PCLK1) || \ + ((__SOURCE__) == RCC_LPTIM1CLKSOURCE_LSI) || \ + ((__SOURCE__) == RCC_LPTIM1CLKSOURCE_HSI) || \ + ((__SOURCE__) == RCC_LPTIM1CLKSOURCE_LSE)) + +#define IS_RCC_LPTIM2CLK(__SOURCE__) \ + (((__SOURCE__) == RCC_LPTIM2CLKSOURCE_PCLK1) || \ + ((__SOURCE__) == RCC_LPTIM2CLKSOURCE_LSI) || \ + ((__SOURCE__) == RCC_LPTIM2CLKSOURCE_HSI) || \ + ((__SOURCE__) == RCC_LPTIM2CLKSOURCE_LSE)) + +#if defined(SDMMC1) +#if defined(RCC_HSI48_SUPPORT) && defined(RCC_CCIPR2_SDMMCSEL) + +#define IS_RCC_SDMMC1CLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_SDMMC1CLKSOURCE_PLLP) || \ + ((__SOURCE__) == RCC_SDMMC1CLKSOURCE_HSI48) || \ + ((__SOURCE__) == RCC_SDMMC1CLKSOURCE_PLLSAI1) || \ + ((__SOURCE__) == RCC_SDMMC1CLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_SDMMC1CLKSOURCE_MSI)) + +#elif defined(RCC_HSI48_SUPPORT) + +#define IS_RCC_SDMMC1CLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_SDMMC1CLKSOURCE_HSI48) || \ + ((__SOURCE__) == RCC_SDMMC1CLKSOURCE_PLLSAI1) || \ + ((__SOURCE__) == RCC_SDMMC1CLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_SDMMC1CLKSOURCE_MSI)) +#else + +#define IS_RCC_SDMMC1CLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_SDMMC1CLKSOURCE_NONE) || \ + ((__SOURCE__) == RCC_SDMMC1CLKSOURCE_PLLSAI1) || \ + ((__SOURCE__) == RCC_SDMMC1CLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_SDMMC1CLKSOURCE_MSI)) + +#endif /* RCC_HSI48_SUPPORT */ +#endif /* SDMMC1 */ + +#if defined(RCC_HSI48_SUPPORT) + +#if defined(RCC_PLLSAI1_SUPPORT) +#define IS_RCC_RNGCLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_RNGCLKSOURCE_HSI48) || \ + ((__SOURCE__) == RCC_RNGCLKSOURCE_PLLSAI1) || \ + ((__SOURCE__) == RCC_RNGCLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_RNGCLKSOURCE_MSI)) +#else +#define IS_RCC_RNGCLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_RNGCLKSOURCE_HSI48) || \ + ((__SOURCE__) == RCC_RNGCLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_RNGCLKSOURCE_MSI)) +#endif /* RCC_PLLSAI1_SUPPORT */ + +#else + +#define IS_RCC_RNGCLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_RNGCLKSOURCE_NONE) || \ + ((__SOURCE__) == RCC_RNGCLKSOURCE_PLLSAI1) || \ + ((__SOURCE__) == RCC_RNGCLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_RNGCLKSOURCE_MSI)) + +#endif /* RCC_HSI48_SUPPORT */ + +#if defined(USB_OTG_FS) || defined(USB) +#if defined(RCC_HSI48_SUPPORT) + +#if defined(RCC_PLLSAI1_SUPPORT) +#define IS_RCC_USBCLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_USBCLKSOURCE_HSI48) || \ + ((__SOURCE__) == RCC_USBCLKSOURCE_PLLSAI1) || \ + ((__SOURCE__) == RCC_USBCLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_USBCLKSOURCE_MSI)) +#else +#define IS_RCC_USBCLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_USBCLKSOURCE_HSI48) || \ + ((__SOURCE__) == RCC_USBCLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_USBCLKSOURCE_MSI)) +#endif /* RCC_PLLSAI1_SUPPORT */ + +#else + +#define IS_RCC_USBCLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_USBCLKSOURCE_NONE) || \ + ((__SOURCE__) == RCC_USBCLKSOURCE_PLLSAI1) || \ + ((__SOURCE__) == RCC_USBCLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_USBCLKSOURCE_MSI)) + +#endif /* RCC_HSI48_SUPPORT */ +#endif /* USB_OTG_FS || USB */ + +#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx) + +#define IS_RCC_ADCCLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_ADCCLKSOURCE_NONE) || \ + ((__SOURCE__) == RCC_ADCCLKSOURCE_PLLSAI1) || \ + ((__SOURCE__) == RCC_ADCCLKSOURCE_PLLSAI2) || \ + ((__SOURCE__) == RCC_ADCCLKSOURCE_SYSCLK)) + +#else + +#if defined(RCC_PLLSAI1_SUPPORT) +#define IS_RCC_ADCCLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_ADCCLKSOURCE_NONE) || \ + ((__SOURCE__) == RCC_ADCCLKSOURCE_PLLSAI1) || \ + ((__SOURCE__) == RCC_ADCCLKSOURCE_SYSCLK)) +#else +#define IS_RCC_ADCCLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_ADCCLKSOURCE_NONE) || \ + ((__SOURCE__) == RCC_ADCCLKSOURCE_SYSCLK)) +#endif /* RCC_PLLSAI1_SUPPORT */ + +#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx */ + +#if defined(SWPMI1) + +#define IS_RCC_SWPMI1CLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_SWPMI1CLKSOURCE_PCLK1) || \ + ((__SOURCE__) == RCC_SWPMI1CLKSOURCE_HSI)) + +#endif /* SWPMI1 */ + +#if defined(DFSDM1_Filter0) + +#define IS_RCC_DFSDM1CLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_DFSDM1CLKSOURCE_PCLK2) || \ + ((__SOURCE__) == RCC_DFSDM1CLKSOURCE_SYSCLK)) + +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) + +#define IS_RCC_DFSDM1AUDIOCLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_DFSDM1AUDIOCLKSOURCE_SAI1) || \ + ((__SOURCE__) == RCC_DFSDM1AUDIOCLKSOURCE_HSI) || \ + ((__SOURCE__) == RCC_DFSDM1AUDIOCLKSOURCE_MSI)) + +#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ + +#endif /* DFSDM1_Filter0 */ + +#if defined(LTDC) + +#define IS_RCC_LTDCCLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_LTDCCLKSOURCE_PLLSAI2_DIV2) || \ + ((__SOURCE__) == RCC_LTDCCLKSOURCE_PLLSAI2_DIV4) || \ + ((__SOURCE__) == RCC_LTDCCLKSOURCE_PLLSAI2_DIV8) || \ + ((__SOURCE__) == RCC_LTDCCLKSOURCE_PLLSAI2_DIV16)) + +#endif /* LTDC */ + +#if defined(DSI) + +#define IS_RCC_DSICLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_DSICLKSOURCE_DSIPHY) || \ + ((__SOURCE__) == RCC_DSICLKSOURCE_PLLSAI2)) + +#endif /* DSI */ + +#if defined(OCTOSPI1) || defined(OCTOSPI2) + +#define IS_RCC_OSPICLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_OSPICLKSOURCE_SYSCLK) || \ + ((__SOURCE__) == RCC_OSPICLKSOURCE_MSI) || \ + ((__SOURCE__) == RCC_OSPICLKSOURCE_PLL)) + +#endif /* OCTOSPI1 || OCTOSPI2 */ + +#if defined(RCC_PLLSAI1_SUPPORT) + +#define IS_RCC_PLLSAI1SOURCE(__VALUE__) IS_RCC_PLLSOURCE(__VALUE__) + +#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) +#define IS_RCC_PLLSAI1M_VALUE(__VALUE__) ((1U <= (__VALUE__)) && ((__VALUE__) <= 16U)) +#else +#define IS_RCC_PLLSAI1M_VALUE(__VALUE__) ((1U <= (__VALUE__)) && ((__VALUE__) <= 8U)) +#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */ + +#if defined(RCC_PLLSAI1N_MUL_8_127_SUPPORT) +#define IS_RCC_PLLSAI1N_VALUE(__VALUE__) ((8U <= (__VALUE__)) && ((__VALUE__) <= 127U)) +#else +#define IS_RCC_PLLSAI1N_VALUE(__VALUE__) ((8U <= (__VALUE__)) && ((__VALUE__) <= 86U)) +#endif /* RCC_PLLSAI1N_MUL_8_127_SUPPORT */ + +#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT) +#define IS_RCC_PLLSAI1P_VALUE(__VALUE__) (((__VALUE__) >= 2U) && ((__VALUE__) <= 31U)) +#else +#define IS_RCC_PLLSAI1P_VALUE(__VALUE__) (((__VALUE__) == 7U) || ((__VALUE__) == 17U)) +#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */ + +#define IS_RCC_PLLSAI1Q_VALUE(__VALUE__) (((__VALUE__) == 2U) || ((__VALUE__) == 4U) || \ + ((__VALUE__) == 6U) || ((__VALUE__) == 8U)) + +#define IS_RCC_PLLSAI1R_VALUE(__VALUE__) (((__VALUE__) == 2U) || ((__VALUE__) == 4U) || \ + ((__VALUE__) == 6U) || ((__VALUE__) == 8U)) + +#endif /* RCC_PLLSAI1_SUPPORT */ + +#if defined(RCC_PLLSAI2_SUPPORT) + +#define IS_RCC_PLLSAI2SOURCE(__VALUE__) IS_RCC_PLLSOURCE(__VALUE__) + +#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT) +#define IS_RCC_PLLSAI2M_VALUE(__VALUE__) ((1U <= (__VALUE__)) && ((__VALUE__) <= 16U)) +#else +#define IS_RCC_PLLSAI2M_VALUE(__VALUE__) ((1U <= (__VALUE__)) && ((__VALUE__) <= 8U)) +#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */ + +#if defined(RCC_PLLSAI2N_MUL_8_127_SUPPORT) +#define IS_RCC_PLLSAI2N_VALUE(__VALUE__) ((8U <= (__VALUE__)) && ((__VALUE__) <= 127U)) +#else +#define IS_RCC_PLLSAI2N_VALUE(__VALUE__) ((8U <= (__VALUE__)) && ((__VALUE__) <= 86U)) +#endif /* RCC_PLLSAI2N_MUL_8_127_SUPPORT */ + +#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT) +#define IS_RCC_PLLSAI2P_VALUE(__VALUE__) (((__VALUE__) >= 2U) && ((__VALUE__) <= 31U)) +#else +#define IS_RCC_PLLSAI2P_VALUE(__VALUE__) (((__VALUE__) == 7U) || ((__VALUE__) == 17U)) +#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */ + +#if defined(RCC_PLLSAI2Q_DIV_SUPPORT) +#define IS_RCC_PLLSAI2Q_VALUE(__VALUE__) (((__VALUE__) == 2U) || ((__VALUE__) == 4U) || \ + ((__VALUE__) == 6U) || ((__VALUE__) == 8U)) +#endif /* RCC_PLLSAI2Q_DIV_SUPPORT */ + +#define IS_RCC_PLLSAI2R_VALUE(__VALUE__) (((__VALUE__) == 2U) || ((__VALUE__) == 4U) || \ + ((__VALUE__) == 6U) || ((__VALUE__) == 8U)) + +#endif /* RCC_PLLSAI2_SUPPORT */ + +#if defined (OCTOSPI1) && defined (OCTOSPI2) +#define IS_RCC_OCTOSPIDELAY(__DELAY__) (((__DELAY__) <= 0xFU)) +#endif /* OCTOSPI1 && OCTOSPI2 */ + +#if defined(CRS) + +#define IS_RCC_CRS_SYNC_SOURCE(__SOURCE__) (((__SOURCE__) == RCC_CRS_SYNC_SOURCE_GPIO) || \ + ((__SOURCE__) == RCC_CRS_SYNC_SOURCE_LSE) || \ + ((__SOURCE__) == RCC_CRS_SYNC_SOURCE_USB)) + +#define IS_RCC_CRS_SYNC_DIV(__DIV__) (((__DIV__) == RCC_CRS_SYNC_DIV1) || ((__DIV__) == RCC_CRS_SYNC_DIV2) || \ + ((__DIV__) == RCC_CRS_SYNC_DIV4) || ((__DIV__) == RCC_CRS_SYNC_DIV8) || \ + ((__DIV__) == RCC_CRS_SYNC_DIV16) || ((__DIV__) == RCC_CRS_SYNC_DIV32) || \ + ((__DIV__) == RCC_CRS_SYNC_DIV64) || ((__DIV__) == RCC_CRS_SYNC_DIV128)) + +#define IS_RCC_CRS_SYNC_POLARITY(__POLARITY__) (((__POLARITY__) == RCC_CRS_SYNC_POLARITY_RISING) || \ + ((__POLARITY__) == RCC_CRS_SYNC_POLARITY_FALLING)) + +#define IS_RCC_CRS_RELOADVALUE(__VALUE__) (((__VALUE__) <= 0xFFFFU)) + +#define IS_RCC_CRS_ERRORLIMIT(__VALUE__) (((__VALUE__) <= 0xFFU)) + +#define IS_RCC_CRS_HSI48CALIBRATION(__VALUE__) (((__VALUE__) <= 0x3FU)) + +#define IS_RCC_CRS_FREQERRORDIR(__DIR__) (((__DIR__) == RCC_CRS_FREQERRORDIR_UP) || \ + ((__DIR__) == RCC_CRS_FREQERRORDIR_DOWN)) + +#endif /* CRS */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32L4xx_HAL_RCC_EX_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc.h b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc.h new file mode 100644 index 0000000..c2393ce --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc.h @@ -0,0 +1,1134 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_rtc.h + * @author MCD Application Team + * @brief Header file of RTC HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32L4xx_HAL_RTC_H +#define STM32L4xx_HAL_RTC_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal_def.h" + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + +/** @defgroup RTC RTC + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup RTC_Exported_Types RTC Exported Types + * @{ + */ + +/** + * @brief HAL State structures definition + */ +typedef enum +{ + HAL_RTC_STATE_RESET = 0x00U, /*!< RTC not yet initialized or disabled */ + HAL_RTC_STATE_READY = 0x01U, /*!< RTC initialized and ready for use */ + HAL_RTC_STATE_BUSY = 0x02U, /*!< RTC process is ongoing */ + HAL_RTC_STATE_TIMEOUT = 0x03U, /*!< RTC timeout state */ + HAL_RTC_STATE_ERROR = 0x04U /*!< RTC error state */ + +} HAL_RTCStateTypeDef; + +/** + * @brief RTC Configuration Structure definition + */ +typedef struct +{ + uint32_t HourFormat; /*!< Specifies the RTC Hour Format. + This parameter can be a value of @ref RTC_Hour_Formats */ + + uint32_t AsynchPrediv; /*!< Specifies the RTC Asynchronous Predivider value. + This parameter must be a number between Min_Data = 0x00 and Max_Data = 0x7F */ + + uint32_t SynchPrediv; /*!< Specifies the RTC Synchronous Predivider value. + This parameter must be a number between Min_Data = 0x00 and Max_Data = 0x7FFF */ + + uint32_t OutPut; /*!< Specifies which signal will be routed to the RTC output. + This parameter can be a value of @ref RTCEx_Output_selection_Definitions */ + + uint32_t OutPutRemap; /*!< Specifies the remap for RTC output. + This parameter can be a value of @ref RTC_Output_ALARM_OUT_Remap */ + + uint32_t OutPutPolarity; /*!< Specifies the polarity of the output signal. + This parameter can be a value of @ref RTC_Output_Polarity_Definitions */ + + uint32_t OutPutType; /*!< Specifies the RTC Output Pin mode. + This parameter can be a value of @ref RTC_Output_Type_ALARM_OUT */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) + uint32_t OutPutPullUp; /*!< Specifies the RTC Output Pull-Up mode. + This parameter can be a value of @ref RTC_Output_PullUp_ALARM_OUT */ +#endif + +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) + uint32_t BinMode; /*!< Specifies the RTC binary mode. + This parameter can be a value of @ref RTCEx_Binary_Mode */ + + uint32_t BinMixBcdU; /*!< Specifies the BCD calendar update if and only if BinMode = RTC_BINARY_MIX. + This parameter can be a value of @ref RTCEx_Binary_mix_BCDU */ +#endif +} RTC_InitTypeDef; + +/** + * @brief RTC Time structure definition + */ +typedef struct +{ + uint8_t Hours; /*!< Specifies the RTC Time Hour. + This parameter must be a number between Min_Data = 0 and Max_Data = 12 if the RTC_HourFormat_12 is selected. + This parameter must be a number between Min_Data = 0 and Max_Data = 23 if the RTC_HourFormat_24 is selected */ + + uint8_t Minutes; /*!< Specifies the RTC Time Minutes. + This parameter must be a number between Min_Data = 0 and Max_Data = 59 */ + + uint8_t Seconds; /*!< Specifies the RTC Time Seconds. + This parameter must be a number between Min_Data = 0 and Max_Data = 59 */ + + uint8_t TimeFormat; /*!< Specifies the RTC AM/PM Time. + This parameter can be a value of @ref RTC_AM_PM_Definitions */ + +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) + uint32_t SubSeconds; /*!< Specifies the RTC_SSR RTC Sub Second register content. + This field is not used by HAL_RTC_SetTime. + If the free running 32 bit counter is not activated (mode binary none) + - This parameter corresponds to a time unit range between [0-1] Second with [1 Sec / SecondFraction +1] granularity + else + - This parameter corresponds to the free running 32 bit counter. */ +#else + uint32_t SubSeconds; /*!< Specifies the RTC_SSR RTC Sub Second register content. + This parameter corresponds to a time unit range between [0-1] Second + with [1 Sec / SecondFraction +1] granularity */ +#endif + + uint32_t SecondFraction; /*!< Specifies the range or granularity of Sub Second register content + corresponding to Synchronous pre-scaler factor value (PREDIV_S) + This parameter corresponds to a time unit range between [0-1] Second + with [1 Sec / SecondFraction +1] granularity. + This field will be used only by HAL_RTC_GetTime function */ + + uint32_t DayLightSaving; /*!< Specifies RTC_DayLightSaveOperation: the value of hour adjustment. + This parameter can be a value of @ref RTC_DayLightSaving_Definitions */ + + uint32_t StoreOperation; /*!< Specifies RTC_StoreOperation value to be written in the BKP bit + in CR register to store the operation. + This parameter can be a value of @ref RTC_StoreOperation_Definitions */ +} RTC_TimeTypeDef; + +/** + * @brief RTC Date structure definition + */ +typedef struct +{ + uint8_t WeekDay; /*!< Specifies the RTC Date WeekDay. + This parameter can be a value of @ref RTC_WeekDay_Definitions */ + + uint8_t Month; /*!< Specifies the RTC Date Month (in BCD format). + This parameter can be a value of @ref RTC_Month_Date_Definitions */ + + uint8_t Date; /*!< Specifies the RTC Date. + This parameter must be a number between Min_Data = 1 and Max_Data = 31 */ + + uint8_t Year; /*!< Specifies the RTC Date Year. + This parameter must be a number between Min_Data = 0 and Max_Data = 99 */ + +} RTC_DateTypeDef; + +/** + * @brief RTC Alarm structure definition + */ +typedef struct +{ + RTC_TimeTypeDef AlarmTime; /*!< Specifies the RTC Alarm Time members */ + + uint32_t AlarmMask; /*!< Specifies the RTC Alarm Masks. + This parameter can be a value of @ref RTC_AlarmMask_Definitions */ + +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) + uint32_t SubSeconds; /*!< Specifies the RTC_SSR RTC Sub Second register content. + This field is not used by HAL_RTC_SetTime. + If the free running 32 bit counter is not activated (mode binary none) + - This parameter corresponds to a time unit range between [0-1] Second with [1 Sec / SecondFraction +1] granularity + else + - This parameter corresponds to the free running 32 bit counter. */ + uint32_t BinaryAutoClr; /*!< Clear synchronously counter (RTC_SSR) on binary alarm. + RTC_ALARMSUBSECONDBIN_AUTOCLR_YES must only be used if Binary mode is RTC_BINARY_ONLY + This parameter can be a value of @ref RTCEx_Alarm_Sub_Seconds_binary_Clear_Definitions */ +#else + uint32_t SubSeconds; /*!< Specifies the RTC_SSR RTC Sub Second register content. */ +#endif + + uint32_t AlarmSubSecondMask; /*!< Specifies the RTC Alarm SubSeconds Masks. + This parameter can be a value of @ref RTC_Alarm_Sub_Seconds_Masks_Definitions */ + + uint32_t AlarmDateWeekDaySel; /*!< Specifies the RTC Alarm is on Date or WeekDay. + This parameter can be a value of @ref RTC_AlarmDateWeekDay_Definitions */ + + uint8_t AlarmDateWeekDay; /*!< Specifies the RTC Alarm Date/WeekDay. + If the Alarm Date is selected, this parameter must be set to a value in the 1-31 range. + If the Alarm WeekDay is selected, this parameter can be a value of @ref RTC_WeekDay_Definitions */ + + uint32_t Alarm; /*!< Specifies the alarm . + This parameter can be a value of @ref RTC_Alarms_Definitions */ +} RTC_AlarmTypeDef; + +/** + * @brief RTC Handle Structure definition + */ +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) +typedef struct __RTC_HandleTypeDef +#else +typedef struct +#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */ +{ + RTC_TypeDef *Instance; /*!< Register base address */ + +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) + uint32_t TampOffset; /*!< Offset to TAMP instance */ +#endif + RTC_InitTypeDef Init; /*!< RTC required parameters */ + + HAL_LockTypeDef Lock; /*!< RTC locking object */ + + __IO HAL_RTCStateTypeDef State; /*!< Time communication state */ + +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) + void (* AlarmAEventCallback)(struct __RTC_HandleTypeDef *hrtc); /*!< RTC Alarm A Event callback */ + void (* AlarmBEventCallback)(struct __RTC_HandleTypeDef *hrtc); /*!< RTC Alarm B Event callback */ + void (* TimeStampEventCallback)(struct __RTC_HandleTypeDef *hrtc); /*!< RTC TimeStamp Event callback */ + void (* WakeUpTimerEventCallback)(struct __RTC_HandleTypeDef *hrtc); /*!< RTC WakeUpTimer Event callback */ +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) + void (* SSRUEventCallback)(struct __RTC_HandleTypeDef *hrtc); /*!< RTC SSRU Event callback */ +#endif +#if defined(RTC_TAMPER1_SUPPORT) + void (* Tamper1EventCallback)(struct __RTC_HandleTypeDef *hrtc); /*!< RTC Tamper 1 Event callback */ +#endif /* RTC_TAMPER1_SUPPORT */ + void (* Tamper2EventCallback)(struct __RTC_HandleTypeDef *hrtc); /*!< RTC Tamper 2 Event callback */ +#if defined(RTC_TAMPER3_SUPPORT) + void (* Tamper3EventCallback)(struct __RTC_HandleTypeDef *hrtc); /*!< RTC Tamper 3 Event callback */ +#endif /* RTC_TAMPER3_SUPPORT */ + void (* MspInitCallback)(struct __RTC_HandleTypeDef *hrtc); /*!< RTC Msp Init callback */ + void (* MspDeInitCallback)(struct __RTC_HandleTypeDef *hrtc); /*!< RTC Msp DeInit callback */ +#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */ + +} RTC_HandleTypeDef; + +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) +/** + * @brief HAL RTC Callback ID enumeration definition + */ +typedef enum +{ + HAL_RTC_ALARM_A_EVENT_CB_ID = 0u, /*!< RTC Alarm A Event Callback ID */ + HAL_RTC_ALARM_B_EVENT_CB_ID = 1u, /*!< RTC Alarm B Event Callback ID */ + HAL_RTC_TIMESTAMP_EVENT_CB_ID = 2u, /*!< RTC TimeStamp Event Callback ID */ + HAL_RTC_WAKEUPTIMER_EVENT_CB_ID = 3u, /*!< RTC WakeUp Timer Event Callback ID */ +#if defined(RTC_TAMPER1_SUPPORT) + HAL_RTC_TAMPER1_EVENT_CB_ID = 4u, /*!< RTC Tamper 1 Callback ID */ +#endif /* RTC_TAMPER1_SUPPORT */ + HAL_RTC_TAMPER2_EVENT_CB_ID = 5u, /*!< RTC Tamper 2 Callback ID */ +#if defined(RTC_TAMPER3_SUPPORT) + HAL_RTC_TAMPER3_EVENT_CB_ID = 6u, /*!< RTC Tamper 3 Callback ID */ +#endif /* RTC_TAMPER3_SUPPORT */ + HAL_RTC_MSPINIT_CB_ID = 7u, /*!< RTC Msp Init callback ID */ + HAL_RTC_MSPDEINIT_CB_ID = 8u /*!< RTC Msp DeInit callback ID */ +} HAL_RTC_CallbackIDTypeDef; + +/** + * @brief HAL RTC Callback pointer definition + */ +typedef void (*pRTC_CallbackTypeDef)(RTC_HandleTypeDef *hrtc); /*!< pointer to an RTC callback function */ +#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */ + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup RTC_Exported_Constants RTC Exported Constants + * @{ + */ + +/** @defgroup RTC_Hour_Formats_Definitions RTC Hour Formats Definitions + * @{ + */ +#define RTC_HOURFORMAT_24 0x00000000u +#define RTC_HOURFORMAT_12 RTC_CR_FMT +/** + * @} + */ + +/** @defgroup RTCEx_Output_selection_Definitions RTCEx Output Selection Definitions + * @{ + */ +#define RTC_OUTPUT_DISABLE 0x00000000u +#define RTC_OUTPUT_ALARMA RTC_CR_OSEL_0 +#define RTC_OUTPUT_ALARMB RTC_CR_OSEL_1 +#define RTC_OUTPUT_WAKEUP RTC_CR_OSEL +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define RTC_OUTPUT_TAMPER RTC_CR_TAMPOE +#endif +/** + * @} + */ + +/** @defgroup RTC_Output_Polarity_Definitions RTC Output Polarity Definitions + * @{ + */ +#define RTC_OUTPUT_POLARITY_HIGH 0x00000000u +#define RTC_OUTPUT_POLARITY_LOW RTC_CR_POL +/** + * @} + */ + +/** @defgroup RTC_Output_Type_ALARM_OUT RTC Output Type ALARM OUT + * @{ + */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define RTC_OUTPUT_TYPE_PUSHPULL 0x00000000u +#define RTC_OUTPUT_TYPE_OPENDRAIN RTC_CR_TAMPALRM_TYPE +#else +#define RTC_OUTPUT_TYPE_PUSHPULL RTC_OR_ALARMOUTTYPE +#define RTC_OUTPUT_TYPE_OPENDRAIN 0x00000000u +#endif +/** + * @} + */ + +/** @defgroup RTC_Output_PullUp_ALARM_OUT RTC Output Pull-Up ALARM OUT + * @{ + */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define RTC_OUTPUT_PULLUP_NONE 0x00000000u +#define RTC_OUTPUT_PULLUP_ON RTC_CR_TAMPALRM_PU +#endif +/** + * @} + */ + +/** @defgroup RTC_Output_ALARM_OUT_Remap RTC Output ALARM OUT Remap + * @{ + */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define RTC_OUTPUT_REMAP_NONE 0x00000000u +#define RTC_OUTPUT_REMAP_POS1 RTC_CR_OUT2EN +#else +#define RTC_OUTPUT_REMAP_NONE 0x00000000u +#define RTC_OUTPUT_REMAP_POS1 RTC_OR_OUT_RMP +#endif +/** + * @} + */ + +/** @defgroup RTC_AM_PM_Definitions RTC AM PM Definitions + * @{ + */ +#define RTC_HOURFORMAT12_AM ((uint8_t)0x00) +#define RTC_HOURFORMAT12_PM ((uint8_t)0x01) +/** + * @} + */ + +/** @defgroup RTC_DayLightSaving_Definitions RTC DayLightSaving Definitions + * @{ + */ +#define RTC_DAYLIGHTSAVING_SUB1H RTC_CR_SUB1H +#define RTC_DAYLIGHTSAVING_ADD1H RTC_CR_ADD1H +#define RTC_DAYLIGHTSAVING_NONE 0x00000000u +/** + * @} + */ + +/** @defgroup RTC_StoreOperation_Definitions RTC StoreOperation Definitions + * @{ + */ +#define RTC_STOREOPERATION_RESET 0x00000000u +#define RTC_STOREOPERATION_SET RTC_CR_BKP +/** + * @} + */ + +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) +/** @defgroup RTC_Input_parameter_format_definitions RTC input or output data format for date (Year, Month, Weekday) and time (Hours, Minutes, Seconds). + * Warning : It Should not be confused with the Binary mode @ref RTCEx_Binary_Mode. + * @{ + */ +#define RTC_FORMAT_BIN 0x00000000u /* This parameter will trigger a SW conversion to fit with the native BCD format of the HW Calendar. + It should not be confused with the Binary mode @ref RTCEx_Binary_Mode. */ + +#define RTC_FORMAT_BCD 0x00000001u /* Native format of the HW Calendar. + It should not be confused with the Binary mode @ref RTCEx_Binary_Mode. */ +/** + * @} + */ +#else + +/** @defgroup RTC_Input_parameter_format_definitions RTC Input Parameter Format Definitions + * @{ + */ +#define RTC_FORMAT_BIN 0x00000000u +#define RTC_FORMAT_BCD 0x00000001u +/** + * @} + */ +#endif + +/** @defgroup RTC_Month_Date_Definitions RTC Month Date Definitions (in BCD format) + * @{ + */ + +/* Coded in BCD format */ +#define RTC_MONTH_JANUARY ((uint8_t)0x01U) +#define RTC_MONTH_FEBRUARY ((uint8_t)0x02U) +#define RTC_MONTH_MARCH ((uint8_t)0x03U) +#define RTC_MONTH_APRIL ((uint8_t)0x04U) +#define RTC_MONTH_MAY ((uint8_t)0x05U) +#define RTC_MONTH_JUNE ((uint8_t)0x06U) +#define RTC_MONTH_JULY ((uint8_t)0x07U) +#define RTC_MONTH_AUGUST ((uint8_t)0x08U) +#define RTC_MONTH_SEPTEMBER ((uint8_t)0x09U) +#define RTC_MONTH_OCTOBER ((uint8_t)0x10U) +#define RTC_MONTH_NOVEMBER ((uint8_t)0x11U) +#define RTC_MONTH_DECEMBER ((uint8_t)0x12U) + +/** + * @} + */ + +/** @defgroup RTC_WeekDay_Definitions RTC WeekDay Definitions + * @{ + */ +#define RTC_WEEKDAY_MONDAY ((uint8_t)0x01U) +#define RTC_WEEKDAY_TUESDAY ((uint8_t)0x02U) +#define RTC_WEEKDAY_WEDNESDAY ((uint8_t)0x03U) +#define RTC_WEEKDAY_THURSDAY ((uint8_t)0x04U) +#define RTC_WEEKDAY_FRIDAY ((uint8_t)0x05U) +#define RTC_WEEKDAY_SATURDAY ((uint8_t)0x06U) +#define RTC_WEEKDAY_SUNDAY ((uint8_t)0x07U) + +/** + * @} + */ + +/** @defgroup RTC_AlarmDateWeekDay_Definitions RTC AlarmDateWeekDay Definitions + * @{ + */ +#define RTC_ALARMDATEWEEKDAYSEL_DATE 0x00000000u +#define RTC_ALARMDATEWEEKDAYSEL_WEEKDAY RTC_ALRMAR_WDSEL + +/** + * @} + */ + +/** @defgroup RTC_AlarmMask_Definitions RTC AlarmMask Definitions + * @{ + */ +#define RTC_ALARMMASK_NONE 0x00000000u +#define RTC_ALARMMASK_DATEWEEKDAY RTC_ALRMAR_MSK4 +#define RTC_ALARMMASK_HOURS RTC_ALRMAR_MSK3 +#define RTC_ALARMMASK_MINUTES RTC_ALRMAR_MSK2 +#define RTC_ALARMMASK_SECONDS RTC_ALRMAR_MSK1 +#define RTC_ALARMMASK_ALL (RTC_ALARMMASK_DATEWEEKDAY | RTC_ALARMMASK_HOURS | \ + RTC_ALARMMASK_MINUTES | RTC_ALARMMASK_SECONDS) + +/** + * @} + */ + +/** @defgroup RTC_Alarms_Definitions RTC Alarms Definitions + * @{ + */ +#define RTC_ALARM_A RTC_CR_ALRAE +#define RTC_ALARM_B RTC_CR_ALRBE + +/** + * @} + */ + + +/** @defgroup RTC_Alarm_Sub_Seconds_Masks_Definitions RTC Alarm Sub Seconds Masks Definitions + * @{ + */ +#define RTC_ALARMSUBSECONDMASK_ALL 0x00000000u /*!< All Alarm SS fields are masked. + There is no comparison on sub seconds + for Alarm */ +#define RTC_ALARMSUBSECONDMASK_SS14_1 RTC_ALRMASSR_MASKSS_0 /*!< SS[14:1] are don't care in Alarm + comparison. Only SS[0] is compared. */ +#define RTC_ALARMSUBSECONDMASK_SS14_2 RTC_ALRMASSR_MASKSS_1 /*!< SS[14:2] are don't care in Alarm + comparison. Only SS[1:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_SS14_3 (RTC_ALRMASSR_MASKSS_0 | RTC_ALRMASSR_MASKSS_1) /*!< SS[14:3] are don't care in Alarm + comparison. Only SS[2:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_SS14_4 RTC_ALRMASSR_MASKSS_2 /*!< SS[14:4] are don't care in Alarm + comparison. Only SS[3:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_SS14_5 (RTC_ALRMASSR_MASKSS_0 | RTC_ALRMASSR_MASKSS_2) /*!< SS[14:5] are don't care in Alarm + comparison. Only SS[4:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_SS14_6 (RTC_ALRMASSR_MASKSS_1 | RTC_ALRMASSR_MASKSS_2) /*!< SS[14:6] are don't care in Alarm + comparison. Only SS[5:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_SS14_7 (RTC_ALRMASSR_MASKSS_0 | RTC_ALRMASSR_MASKSS_1 | RTC_ALRMASSR_MASKSS_2) /*!< SS[14:7] are don't care in Alarm + comparison. Only SS[6:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_SS14_8 RTC_ALRMASSR_MASKSS_3 /*!< SS[14:8] are don't care in Alarm + comparison. Only SS[7:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_SS14_9 (RTC_ALRMASSR_MASKSS_0 | RTC_ALRMASSR_MASKSS_3) /*!< SS[14:9] are don't care in Alarm + comparison. Only SS[8:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_SS14_10 (RTC_ALRMASSR_MASKSS_1 | RTC_ALRMASSR_MASKSS_3) /*!< SS[14:10] are don't care in Alarm + comparison. Only SS[9:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_SS14_11 (RTC_ALRMASSR_MASKSS_0 | RTC_ALRMASSR_MASKSS_1 | RTC_ALRMASSR_MASKSS_3) /*!< SS[14:11] are don't care in Alarm + comparison. Only SS[10:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_SS14_12 (RTC_ALRMASSR_MASKSS_2 | RTC_ALRMASSR_MASKSS_3) /*!< SS[14:12] are don't care in Alarm + comparison.Only SS[11:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_SS14_13 (RTC_ALRMASSR_MASKSS_0 | RTC_ALRMASSR_MASKSS_2 | RTC_ALRMASSR_MASKSS_3) /*!< SS[14:13] are don't care in Alarm + comparison. Only SS[12:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_SS14 (RTC_ALRMASSR_MASKSS_1 | RTC_ALRMASSR_MASKSS_2 | RTC_ALRMASSR_MASKSS_3) /*!< SS[14] is don't care in Alarm + comparison.Only SS[13:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_NONE RTC_ALRMASSR_MASKSS /*!< SS[14:0] are compared and must match + to activate alarm. */ +/** + * @} + */ + +/** @defgroup RTC_Interrupts_Definitions RTC Interrupts Definitions + * @{ + */ +#define RTC_IT_TS RTC_CR_TSIE /*!< Enable Timestamp Interrupt */ +#define RTC_IT_WUT RTC_CR_WUTIE /*!< Enable Wakeup timer Interrupt */ +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define RTC_IT_SSRU RTC_CR_SSRUIE /*!< Enable SSR Underflow Interrupt */ +#endif +#define RTC_IT_ALRA RTC_CR_ALRAIE /*!< Enable Alarm A Interrupt */ +#define RTC_IT_ALRB RTC_CR_ALRBIE /*!< Enable Alarm B Interrupt */ +/** + * @} + */ + +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +/** @defgroup RTC_Flag_Mask RTC Flag Mask (5bits) describe in RTC_Flags_Definitions + * @{ + */ +#define RTC_FLAG_MASK 0x001Fu /*!< RTC flags mask (5bits) */ +/** + * @} + */ + +/** @defgroup RTC_Flags_Definitions RTC Flags Definitions + * Elements values convention: 000000XX000YYYYYb + * - YYYYY : Interrupt flag position in the XX register (5bits) + * - XX : Interrupt status register (2bits) + * - 01: ICSR register + * - 10: SR or SCR or MISR or SMISR registers + * @{ + */ +#define RTC_FLAG_RECALPF (0x00000100U | RTC_ICSR_RECALPF_Pos) /*!< Recalibration pending Flag */ +#define RTC_FLAG_INITF (0x00000100U | RTC_ICSR_INITF_Pos) /*!< Initialization flag */ +#define RTC_FLAG_RSF (0x00000100U | RTC_ICSR_RSF_Pos) /*!< Registers synchronization flag */ +#define RTC_FLAG_INITS (0x00000100U | RTC_ICSR_INITS_Pos) /*!< Initialization status flag */ +#define RTC_FLAG_SHPF (0x00000100U | RTC_ICSR_SHPF_Pos) /*!< Shift operation pending flag */ +#define RTC_FLAG_WUTWF (0x00000100U | RTC_ICSR_WUTWF_Pos) /*!< Wakeup timer write flag */ +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define RTC_FLAG_SSRUF (0x00000200U | RTC_SR_SSRUF_Pos) /*!< SSR underflow flag */ +#endif +#define RTC_FLAG_ITSF (0x00000200U | RTC_SR_ITSF_Pos) /*!< Internal Time-stamp flag */ +#define RTC_FLAG_TSOVF (0x00000200U | RTC_SR_TSOVF_Pos) /*!< Time-stamp overflow flag */ +#define RTC_FLAG_TSF (0x00000200U | RTC_SR_TSF_Pos) /*!< Time-stamp flag */ +#define RTC_FLAG_WUTF (0x00000200U | RTC_SR_WUTF_Pos) /*!< Wakeup timer flag */ +#define RTC_FLAG_ALRBF (0x00000200U | RTC_SR_ALRBF_Pos) /*!< Alarm B flag */ +#define RTC_FLAG_ALRAF (0x00000200U | RTC_SR_ALRAF_Pos) /*!< Alarm A flag */ +/** + * @} + */ + +/** @defgroup RTC_Clear_Flags_Definitions RTC Clear Flags Definitions + * @{ + */ +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define RTC_CLEAR_SSRUF RTC_SCR_CSSRUF /*!< Clear SSR underflow flag */ +#endif +#define RTC_CLEAR_ITSF RTC_SCR_CITSF /*!< Clear Internal Time-stamp flag */ +#define RTC_CLEAR_TSOVF RTC_SCR_CTSOVF /*!< Clear Time-stamp overflow flag */ +#define RTC_CLEAR_TSF RTC_SCR_CTSF /*!< Clear Time-stamp flag */ +#define RTC_CLEAR_WUTF RTC_SCR_CWUTF /*!< Clear Wakeup timer flag */ +#define RTC_CLEAR_ALRBF RTC_SCR_CALRBF /*!< Clear Alarm B flag */ +#define RTC_CLEAR_ALRAF RTC_SCR_CALRAF /*!< Clear Alarm A flag */ + +/** + * @} + */ + +#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ + +/** @defgroup RTC_Flags_Definitions RTC Flags Definitions + * @{ + */ +#define RTC_FLAG_RECALPF RTC_ISR_RECALPF +#define RTC_FLAG_TSOVF RTC_ISR_TSOVF +#define RTC_FLAG_TSF RTC_ISR_TSF +#define RTC_FLAG_ITSF RTC_ISR_ITSF +#define RTC_FLAG_WUTF RTC_ISR_WUTF +#define RTC_FLAG_ALRBF RTC_ISR_ALRBF +#define RTC_FLAG_ALRAF RTC_ISR_ALRAF +#define RTC_FLAG_INITF RTC_ISR_INITF +#define RTC_FLAG_RSF RTC_ISR_RSF +#define RTC_FLAG_INITS RTC_ISR_INITS +#define RTC_FLAG_SHPF RTC_ISR_SHPF +#define RTC_FLAG_WUTWF RTC_ISR_WUTWF +#define RTC_FLAG_ALRBWF RTC_ISR_ALRBWF +#define RTC_FLAG_ALRAWF RTC_ISR_ALRAWF +/** + * @} + */ +#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup RTC_Exported_Macros RTC Exported Macros + * @{ + */ + +/** @brief Reset RTC handle state + * @param __HANDLE__ RTC handle. + * @retval None + */ +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) +#define __HAL_RTC_RESET_HANDLE_STATE(__HANDLE__) do{\ + (__HANDLE__)->State = HAL_RTC_STATE_RESET;\ + (__HANDLE__)->MspInitCallback = NULL;\ + (__HANDLE__)->MspDeInitCallback = NULL;\ + }while(0u) +#else +#define __HAL_RTC_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_RTC_STATE_RESET) +#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */ + +/** + * @brief Disable the write protection for RTC registers. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_WRITEPROTECTION_DISABLE(__HANDLE__) \ + do{ \ + (__HANDLE__)->Instance->WPR = 0xCAU; \ + (__HANDLE__)->Instance->WPR = 0x53U; \ + } while(0u) + +/** + * @brief Enable the write protection for RTC registers. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_WRITEPROTECTION_ENABLE(__HANDLE__) \ + do{ \ + (__HANDLE__)->Instance->WPR = 0xFFU; \ + } while(0u) + +/** + * @brief Add 1 hour (summer time change). + * @param __HANDLE__ specifies the RTC handle. + * @param __BKP__ Backup + * This parameter can be: + * @arg @ref RTC_STOREOPERATION_RESET + * @arg @ref RTC_STOREOPERATION_SET + * @retval None + */ +#define __HAL_RTC_DAYLIGHT_SAVING_TIME_ADD1H(__HANDLE__, __BKP__) \ + do { \ + __HAL_RTC_WRITEPROTECTION_DISABLE(__HANDLE__); \ + SET_BIT((__HANDLE__)->Instance->CR, RTC_CR_ADD1H); \ + MODIFY_REG((__HANDLE__)->Instance->CR, RTC_CR_BKP , (__BKP__)); \ + __HAL_RTC_WRITEPROTECTION_ENABLE(__HANDLE__); \ + } while(0u); + +/** + * @brief Subtract 1 hour (winter time change). + * @param __HANDLE__ specifies the RTC handle. + * @param __BKP__ Backup + * This parameter can be: + * @arg @ref RTC_STOREOPERATION_RESET + * @arg @ref RTC_STOREOPERATION_SET + * @retval None + */ +#define __HAL_RTC_DAYLIGHT_SAVING_TIME_SUB1H(__HANDLE__, __BKP__) \ + do { \ + __HAL_RTC_WRITEPROTECTION_DISABLE(__HANDLE__); \ + SET_BIT((__HANDLE__)->Instance->CR, RTC_CR_SUB1H); \ + MODIFY_REG((__HANDLE__)->Instance->CR, RTC_CR_BKP , (__BKP__)); \ + __HAL_RTC_WRITEPROTECTION_ENABLE(__HANDLE__); \ + } while(0u); + +/** + * @brief Enable the RTC ALARMA peripheral. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_ALARMA_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= (RTC_CR_ALRAE)) + +/** + * @brief Disable the RTC ALARMA peripheral. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_ALARMA_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(RTC_CR_ALRAE)) + +/** + * @brief Enable the RTC ALARMB peripheral. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_ALARMB_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= (RTC_CR_ALRBE)) + +/** + * @brief Disable the RTC ALARMB peripheral. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_ALARMB_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(RTC_CR_ALRBE)) + +/** + * @brief Enable the RTC Alarm interrupt. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC Alarm interrupt sources to be enabled or disabled. + * This parameter can be any combination of the following values: + * @arg @ref RTC_IT_ALRA Alarm A interrupt + * @arg @ref RTC_IT_ALRB Alarm B interrupt + * @retval None + */ +#define __HAL_RTC_ALARM_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR |= (__INTERRUPT__)) + +/** + * @brief Disable the RTC Alarm interrupt. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC Alarm interrupt sources to be enabled or disabled. + * This parameter can be any combination of the following values: + * @arg @ref RTC_IT_ALRA Alarm A interrupt + * @arg @ref RTC_IT_ALRB Alarm B interrupt + * @retval None + */ +#define __HAL_RTC_ALARM_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__)) + +/** + * @brief Check whether the specified RTC Alarm interrupt has occurred or not. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC Alarm interrupt sources to check. + * This parameter can be: + * @arg @ref RTC_IT_ALRA Alarm A interrupt + * @arg @ref RTC_IT_ALRB Alarm B interrupt + * @retval None + */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define __HAL_RTC_ALARM_GET_IT(__HANDLE__, __INTERRUPT__) (((((__HANDLE__)->Instance->MISR)& (__INTERRUPT__ >> 12)) != 0U)? 1U : 0U) +#else +#define __HAL_RTC_ALARM_GET_IT(__HANDLE__, __INTERRUPT__) (((((__HANDLE__)->Instance->ISR)& (__INTERRUPT__ >> 4)) != 0U)? 1U : 0U) +#endif +/** + * @brief Check whether the specified RTC Alarm interrupt has been enabled or not. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC Alarm interrupt sources to check. + * This parameter can be: + * @arg @ref RTC_IT_ALRA Alarm A interrupt + * @arg @ref RTC_IT_ALRB Alarm B interrupt + * @retval None + */ +#define __HAL_RTC_ALARM_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) (((((__HANDLE__)->Instance->CR) & (__INTERRUPT__)) != 0U) ? 1U : 0U) + +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +/** + * @brief Get the selected RTC Alarm's flag status. + * @param __HANDLE__ specifies the RTC handle. + * @param __FLAG__ specifies the RTC Alarm Flag sources to check. + * This parameter can be: + * @arg @ref RTC_FLAG_ALRAF + * @arg @ref RTC_FLAG_ALRBF + * @retval None + */ +#define __HAL_RTC_ALARM_GET_FLAG(__HANDLE__, __FLAG__) (__HAL_RTC_GET_FLAG((__HANDLE__), (__FLAG__))) + +#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ + +/** + * @brief Get the selected RTC Alarm's flag status. + * @param __HANDLE__ specifies the RTC handle. + * @param __FLAG__ specifies the RTC Alarm Flag sources to check. + * This parameter can be: + * @arg @ref RTC_FLAG_ALRAF + * @arg @ref RTC_FLAG_ALRBF + * @arg @ref RTC_FLAG_ALRAWF + * @arg @ref RTC_FLAG_ALRBWF + * @retval None + */ +#define __HAL_RTC_ALARM_GET_FLAG(__HANDLE__, __FLAG__) (((((__HANDLE__)->Instance->ISR) & (__FLAG__)) != 0U) ? 1U : 0U) +#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ + +/** + * @brief Clear the RTC Alarm's pending flags. + * @param __HANDLE__ specifies the RTC handle. + * @param __FLAG__ specifies the RTC Alarm Flag sources to clear. + * This parameter can be: + * @arg @ref RTC_FLAG_ALRAF + * @arg @ref RTC_FLAG_ALRBF + * @retval None + */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define __HAL_RTC_ALARM_CLEAR_FLAG(__HANDLE__, __FLAG__) (((__FLAG__) == RTC_FLAG_ALRAF) ? (((__HANDLE__)->Instance->SCR = (RTC_CLEAR_ALRAF))) : \ + ((__HANDLE__)->Instance->SCR = (RTC_CLEAR_ALRBF))) +#else +#define __HAL_RTC_ALARM_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ISR = (~((__FLAG__) | RTC_ISR_INIT)|((__HANDLE__)->Instance->ISR & RTC_ISR_INIT))) +#endif + +/** + * @brief Enable interrupt on the RTC Alarm associated Exti line. + * @retval None + */ +#define __HAL_RTC_ALARM_EXTI_ENABLE_IT() (EXTI->IMR1 |= RTC_EXTI_LINE_ALARM_EVENT) + +/** + * @brief Disable interrupt on the RTC Alarm associated Exti line. + * @retval None + */ +#define __HAL_RTC_ALARM_EXTI_DISABLE_IT() (EXTI->IMR1 &= ~(RTC_EXTI_LINE_ALARM_EVENT)) + +/** + * @brief Enable event on the RTC Alarm associated Exti line. + * @retval None. + */ +#define __HAL_RTC_ALARM_EXTI_ENABLE_EVENT() (EXTI->EMR1 |= RTC_EXTI_LINE_ALARM_EVENT) + +/** + * @brief Disable event on the RTC Alarm associated Exti line. + * @retval None. + */ +#define __HAL_RTC_ALARM_EXTI_DISABLE_EVENT() (EXTI->EMR1 &= ~(RTC_EXTI_LINE_ALARM_EVENT)) + +/** + * @brief Enable falling edge trigger on the RTC Alarm associated Exti line. + * @retval None + */ +#define __HAL_RTC_ALARM_EXTI_ENABLE_FALLING_EDGE() (EXTI->FTSR1 |= RTC_EXTI_LINE_ALARM_EVENT) + +/** + * @brief Disable falling edge trigger on the RTC Alarm associated Exti line. + * @retval None + */ +#define __HAL_RTC_ALARM_EXTI_DISABLE_FALLING_EDGE() (EXTI->FTSR1 &= ~(RTC_EXTI_LINE_ALARM_EVENT)) + +/** + * @brief Enable rising edge trigger on the RTC Alarm associated Exti line. + * @retval None + */ +#define __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE() (EXTI->RTSR1 |= RTC_EXTI_LINE_ALARM_EVENT) + +/** + * @brief Disable rising edge trigger on the RTC Alarm associated Exti line. + * @retval None + */ +#define __HAL_RTC_ALARM_EXTI_DISABLE_RISING_EDGE() (EXTI->RTSR1 &= ~(RTC_EXTI_LINE_ALARM_EVENT)) + +/** + * @brief Enable rising & falling edge trigger on the RTC Alarm associated Exti line. + * @retval None + */ +#define __HAL_RTC_ALARM_EXTI_ENABLE_RISING_FALLING_EDGE() do { \ + __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE(); \ + __HAL_RTC_ALARM_EXTI_ENABLE_FALLING_EDGE(); \ + } while(0u) + +/** + * @brief Disable rising & falling edge trigger on the RTC Alarm associated Exti line. + * @retval None + */ +#define __HAL_RTC_ALARM_EXTI_DISABLE_RISING_FALLING_EDGE() do { \ + __HAL_RTC_ALARM_EXTI_DISABLE_RISING_EDGE(); \ + __HAL_RTC_ALARM_EXTI_DISABLE_FALLING_EDGE(); \ + } while(0u) + +/** + * @brief Check whether the RTC Alarm associated Exti line interrupt flag is set or not. + * @retval Line Status. + */ +#define __HAL_RTC_ALARM_EXTI_GET_FLAG() (EXTI->PR1 & RTC_EXTI_LINE_ALARM_EVENT) + +/** + * @brief Clear the RTC Alarm associated Exti line flag. + * @retval None + */ +#define __HAL_RTC_ALARM_EXTI_CLEAR_FLAG() (EXTI->PR1 = RTC_EXTI_LINE_ALARM_EVENT) + +/** + * @brief Generate a Software interrupt on RTC Alarm associated Exti line. + * @retval None + */ +#define __HAL_RTC_ALARM_EXTI_GENERATE_SWIT() (EXTI->SWIER1 |= RTC_EXTI_LINE_ALARM_EVENT) + +/** + * @} + */ + +/* Include RTC HAL Extended module */ +#include "stm32l4xx_hal_rtc_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup RTC_Exported_Functions RTC Exported Functions + * @{ + */ + +/** @defgroup RTC_Exported_Functions_Group1 Initialization and de-initialization functions + * @{ + */ +/* Initialization and de-initialization functions ****************************/ +HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc); +HAL_StatusTypeDef HAL_RTC_DeInit(RTC_HandleTypeDef *hrtc); + +void HAL_RTC_MspInit(RTC_HandleTypeDef *hrtc); +void HAL_RTC_MspDeInit(RTC_HandleTypeDef *hrtc); + +/* Callbacks Register/UnRegister functions ***********************************/ +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) +HAL_StatusTypeDef HAL_RTC_RegisterCallback(RTC_HandleTypeDef *hrtc, HAL_RTC_CallbackIDTypeDef CallbackID, pRTC_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_RTC_UnRegisterCallback(RTC_HandleTypeDef *hrtc, HAL_RTC_CallbackIDTypeDef CallbackID); +#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */ +/** + * @} + */ + +/** @defgroup RTC_Exported_Functions_Group2 RTC Time and Date functions + * @{ + */ +/* RTC Time and Date functions ************************************************/ +HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format); +HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format); +HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format); +HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format); +/** + * @} + */ + +/** @defgroup RTC_Exported_Functions_Group3 RTC Alarm functions + * @{ + */ +/* RTC Alarm functions ********************************************************/ +HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format); +HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format); +HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm); +HAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format); +void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc); +void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc); +HAL_StatusTypeDef HAL_RTC_PollForAlarmAEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout); +/** + * @} + */ + +/** @defgroup RTC_Exported_Functions_Group4 Peripheral Control functions + * @{ + */ +/* Peripheral Control functions ***********************************************/ +HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc); +/** + * @} + */ + +/** @defgroup RTC_Exported_Functions_Group5 Peripheral State functions + * @{ + */ +/* Peripheral State functions *************************************************/ +HAL_RTCStateTypeDef HAL_RTC_GetState(RTC_HandleTypeDef *hrtc); +/** + * @} + */ + +/** + * @} + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/** @defgroup RTC_Private_Constants RTC Private Constants + * @{ + */ +/* Masks Definition */ +#define RTC_TR_RESERVED_MASK (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | \ + RTC_TR_MNT | RTC_TR_MNU| RTC_TR_ST | \ + RTC_TR_SU) + +#define RTC_DR_RESERVED_MASK (RTC_DR_YT | RTC_DR_YU | RTC_DR_WDU | \ + RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | \ + RTC_DR_DU) + +#define RTC_INIT_MASK 0xFFFFFFFFu +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define RTC_RSF_MASK (~(RTC_ICSR_INIT | RTC_ICSR_RSF)) +#else +#define RTC_RSF_MASK (~(RTC_ISR_INIT | RTC_ISR_RSF)) +#endif + +#define RTC_TIMEOUT_VALUE 1000u + +#define RTC_EXTI_LINE_ALARM_EVENT EXTI_IMR1_IM18 /*!< External interrupt line 18 Connected to the RTC Alarm event */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup RTC_Private_Macros RTC Private Macros + * @{ + */ + +/** @defgroup RTC_IS_RTC_Definitions RTC Private macros to check input parameters + * @{ + */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define IS_RTC_OUTPUT(OUTPUT) (((OUTPUT) == RTC_OUTPUT_DISABLE) || \ + ((OUTPUT) == RTC_OUTPUT_ALARMA) || \ + ((OUTPUT) == RTC_OUTPUT_ALARMB) || \ + ((OUTPUT) == RTC_OUTPUT_WAKEUP) || \ + ((OUTPUT) == RTC_OUTPUT_TAMPER)) +#else +#define IS_RTC_OUTPUT(OUTPUT) (((OUTPUT) == RTC_OUTPUT_DISABLE) || \ + ((OUTPUT) == RTC_OUTPUT_ALARMA) || \ + ((OUTPUT) == RTC_OUTPUT_ALARMB) || \ + ((OUTPUT) == RTC_OUTPUT_WAKEUP)) +#endif + +#define IS_RTC_HOUR_FORMAT(FORMAT) (((FORMAT) == RTC_HOURFORMAT_12) || \ + ((FORMAT) == RTC_HOURFORMAT_24)) + +#define IS_RTC_OUTPUT_POL(POL) (((POL) == RTC_OUTPUT_POLARITY_HIGH) || \ + ((POL) == RTC_OUTPUT_POLARITY_LOW)) + +#define IS_RTC_OUTPUT_TYPE(TYPE) (((TYPE) == RTC_OUTPUT_TYPE_OPENDRAIN) || \ + ((TYPE) == RTC_OUTPUT_TYPE_PUSHPULL)) + +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define IS_RTC_OUTPUT_PULLUP(TYPE) (((TYPE) == RTC_OUTPUT_PULLUP_NONE) || \ + ((TYPE) == RTC_OUTPUT_PULLUP_ON)) +#endif + +#define IS_RTC_OUTPUT_REMAP(REMAP) (((REMAP) == RTC_OUTPUT_REMAP_NONE) || \ + ((REMAP) == RTC_OUTPUT_REMAP_POS1)) + +#define IS_RTC_HOURFORMAT12(PM) (((PM) == RTC_HOURFORMAT12_AM) || \ + ((PM) == RTC_HOURFORMAT12_PM)) + +#define IS_RTC_DAYLIGHT_SAVING(SAVE) (((SAVE) == RTC_DAYLIGHTSAVING_SUB1H) || \ + ((SAVE) == RTC_DAYLIGHTSAVING_ADD1H) || \ + ((SAVE) == RTC_DAYLIGHTSAVING_NONE)) + +#define IS_RTC_STORE_OPERATION(OPERATION) (((OPERATION) == RTC_STOREOPERATION_RESET) || \ + ((OPERATION) == RTC_STOREOPERATION_SET)) + +#define IS_RTC_FORMAT(FORMAT) (((FORMAT) == RTC_FORMAT_BIN) || \ + ((FORMAT) == RTC_FORMAT_BCD)) + +#define IS_RTC_YEAR(YEAR) ((YEAR) <= 99u) + +#define IS_RTC_MONTH(MONTH) (((MONTH) >= 1u) && ((MONTH) <= 12u)) + +#define IS_RTC_DATE(DATE) (((DATE) >= 1u) && ((DATE) <= 31u)) + +#define IS_RTC_WEEKDAY(WEEKDAY) (((WEEKDAY) == RTC_WEEKDAY_MONDAY) || \ + ((WEEKDAY) == RTC_WEEKDAY_TUESDAY) || \ + ((WEEKDAY) == RTC_WEEKDAY_WEDNESDAY) || \ + ((WEEKDAY) == RTC_WEEKDAY_THURSDAY) || \ + ((WEEKDAY) == RTC_WEEKDAY_FRIDAY) || \ + ((WEEKDAY) == RTC_WEEKDAY_SATURDAY) || \ + ((WEEKDAY) == RTC_WEEKDAY_SUNDAY)) + +#define IS_RTC_ALARM_DATE_WEEKDAY_DATE(DATE) (((DATE) >0u) && ((DATE) <= 31u)) + +#define IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(WEEKDAY) (((WEEKDAY) == RTC_WEEKDAY_MONDAY) || \ + ((WEEKDAY) == RTC_WEEKDAY_TUESDAY) || \ + ((WEEKDAY) == RTC_WEEKDAY_WEDNESDAY) || \ + ((WEEKDAY) == RTC_WEEKDAY_THURSDAY) || \ + ((WEEKDAY) == RTC_WEEKDAY_FRIDAY) || \ + ((WEEKDAY) == RTC_WEEKDAY_SATURDAY) || \ + ((WEEKDAY) == RTC_WEEKDAY_SUNDAY)) + +#define IS_RTC_ALARM_DATE_WEEKDAY_SEL(SEL) (((SEL) == RTC_ALARMDATEWEEKDAYSEL_DATE) || \ + ((SEL) == RTC_ALARMDATEWEEKDAYSEL_WEEKDAY)) + +#define IS_RTC_ALARM_MASK(MASK) (((MASK) & ~(RTC_ALARMMASK_ALL)) == 0U) + +#define IS_RTC_ALARM(ALARM) (((ALARM) == RTC_ALARM_A) || \ + ((ALARM) == RTC_ALARM_B)) + +#define IS_RTC_ALARM_SUB_SECOND_VALUE(VALUE) ((VALUE) <= RTC_ALRMASSR_SS) + +#define IS_RTC_ALARM_SUB_SECOND_MASK(MASK) (((MASK) == 0u) || \ + (((MASK) >= RTC_ALARMSUBSECONDMASK_SS14_1) && ((MASK) <= RTC_ALARMSUBSECONDMASK_NONE))) + +#define IS_RTC_ASYNCH_PREDIV(PREDIV) ((PREDIV) <= (RTC_PRER_PREDIV_A >> RTC_PRER_PREDIV_A_Pos)) + +#define IS_RTC_SYNCH_PREDIV(PREDIV) ((PREDIV) <= (RTC_PRER_PREDIV_S >> RTC_PRER_PREDIV_S_Pos)) + +#define IS_RTC_HOUR12(HOUR) (((HOUR) > 0u) && ((HOUR) <= 12u)) + +#define IS_RTC_HOUR24(HOUR) ((HOUR) <= 23u) + +#define IS_RTC_MINUTES(MINUTES) ((MINUTES) <= 59u) + +#define IS_RTC_SECONDS(SECONDS) ((SECONDS) <= 59u) + +/** + * @} + */ + +/** + * @} + */ + +/* Private functions -------------------------------------------------------------*/ +/** @defgroup RTC_Private_Functions RTC Private Functions + * @{ + */ +HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc); +HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc); +uint8_t RTC_ByteToBcd2(uint8_t Value); +uint8_t RTC_Bcd2ToByte(uint8_t Value); +/** + * @} + */ + + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32L4xx_HAL_RTC_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ + diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc_ex.h b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc_ex.h new file mode 100644 index 0000000..171a4bf --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc_ex.h @@ -0,0 +1,1743 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_rtc_ex.h + * @author MCD Application Team + * @brief Header file of RTC HAL Extended module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32L4xx_HAL_RTC_EX_H +#define STM32L4xx_HAL_RTC_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal_def.h" + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + +/** @defgroup RTCEx RTCEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup RTCEx_Exported_Types RTCEx Exported Types + * @{ + */ + +/** @defgroup RTCEx_Tamper_structure_definition RTCEx Tamper structure definition + * @{ + */ +typedef struct +{ + uint32_t Tamper; /*!< Specifies the Tamper Pin. + This parameter can be a value of @ref RTCEx_Tamper_Pins_Definitions */ + + uint32_t Interrupt; /*!< Specifies the Tamper Interrupt. + This parameter can be a value of @ref RTCEx_Tamper_Interrupt_Definitions */ + + uint32_t Trigger; /*!< Specifies the Tamper Trigger. + This parameter can be a value of @ref RTCEx_Tamper_Trigger_Definitions */ + + uint32_t NoErase; /*!< Specifies the Tamper no erase mode. + This parameter can be a value of @ref RTCEx_Tamper_EraseBackUp_Definitions */ + + uint32_t MaskFlag; /*!< Specifies the Tamper Flag masking. + This parameter can be a value of @ref RTCEx_Tamper_MaskFlag_Definitions */ + + uint32_t Filter; /*!< Specifies the TAMP Filter Tamper. + This parameter can be a value of @ref RTCEx_Tamper_Filter_Definitions */ + + uint32_t SamplingFrequency; /*!< Specifies the sampling frequency. + This parameter can be a value of @ref RTCEx_Tamper_Sampling_Frequencies_Definitions */ + + uint32_t PrechargeDuration; /*!< Specifies the Precharge Duration . + This parameter can be a value of @ref RTCEx_Tamper_Pin_Precharge_Duration_Definitions */ + + uint32_t TamperPullUp; /*!< Specifies the Tamper PullUp . + This parameter can be a value of @ref RTCEx_Tamper_Pull_UP_Definitions */ + + uint32_t TimeStampOnTamperDetection; /*!< Specifies the TimeStampOnTamperDetection. + This parameter can be a value of @ref RTCEx_Tamper_TimeStampOnTamperDetection_Definitions */ +} RTC_TamperTypeDef; +/** + * @} + */ + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup RTCEx_Exported_Constants RTCEx Exported Constants + * @{ + */ + +/* ========================================================================== */ +/* ##### RTC TimeStamp exported constants ##### */ +/* ========================================================================== */ + +/** @defgroup RTCEx_Time_Stamp_Edges_definitions RTCEx Time Stamp Edges Definitions + * + * @{ + */ +#define RTC_TIMESTAMPEDGE_RISING 0x00000000u +#define RTC_TIMESTAMPEDGE_FALLING RTC_CR_TSEDGE +/** + * @} + */ + +/** @defgroup RTCEx_TimeStamp_Pin_Selection RTCEx TimeStamp Pin Selection + * @{ + */ +#define RTC_TIMESTAMPPIN_DEFAULT 0x00000000u +/** + * @} + */ + +/* ========================================================================== */ +/* ##### RTC Wake-up exported constants ##### */ +/* ========================================================================== */ + +/** @defgroup RTCEx_Wakeup_Timer_Definitions RTCEx Wakeup Timer Definitions + * @{ + */ +#define RTC_WAKEUPCLOCK_RTCCLK_DIV16 0x00000000u +#define RTC_WAKEUPCLOCK_RTCCLK_DIV8 RTC_CR_WUCKSEL_0 +#define RTC_WAKEUPCLOCK_RTCCLK_DIV4 RTC_CR_WUCKSEL_1 +#define RTC_WAKEUPCLOCK_RTCCLK_DIV2 (RTC_CR_WUCKSEL_0 | RTC_CR_WUCKSEL_1) +#define RTC_WAKEUPCLOCK_CK_SPRE_16BITS RTC_CR_WUCKSEL_2 +#define RTC_WAKEUPCLOCK_CK_SPRE_17BITS (RTC_CR_WUCKSEL_1 | RTC_CR_WUCKSEL_2) +/** + * @} + */ + +/* ========================================================================== */ +/* ##### Extended RTC Peripheral Control exported constants ##### */ +/* ========================================================================== */ + +/** @defgroup RTCEx_Smooth_calib_period_Definitions RTCEx Smooth Calib Period Definitions + * @{ + */ +#define RTC_SMOOTHCALIB_PERIOD_32SEC 0x00000000u /*!< If RTCCLK = 32768 Hz, Smooth calibration + period is 32s, else 2exp20 RTCCLK pulses */ +#define RTC_SMOOTHCALIB_PERIOD_16SEC RTC_CALR_CALW16 /*!< If RTCCLK = 32768 Hz, Smooth calibration + period is 16s, else 2exp19 RTCCLK pulses */ +#define RTC_SMOOTHCALIB_PERIOD_8SEC RTC_CALR_CALW8 /*!< If RTCCLK = 32768 Hz, Smooth calibration + period is 8s, else 2exp18 RTCCLK pulses */ +/** + * @} + */ + +/** @defgroup RTCEx_Smooth_calib_Plus_pulses_Definitions RTCEx Smooth calib Plus pulses Definitions + * @{ + */ +#define RTC_SMOOTHCALIB_PLUSPULSES_SET RTC_CALR_CALP /*!< The number of RTCCLK pulses added + during a X -second window = Y - CALM[8:0] + with Y = 512, 256, 128 when X = 32, 16, 8 */ +#define RTC_SMOOTHCALIB_PLUSPULSES_RESET 0x00000000u /*!< The number of RTCCLK pulses subbstited + during a 32-second window = CALM[8:0] */ +/** + * @} + */ + +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +/** @defgroup RTCEx_Smooth_Calib_Low_Power_Definitions RTCEx Smooth Calib Low Power Definitions + * @{ + */ +#define RTC_LPCAL_SET RTC_CALR_LPCAL /*!< Calibration window is 220 ck_apre, + which is the required configuration for + ultra-low consumption mode. */ +#define RTC_LPCAL_RESET 0x00000000u /*!< Calibration window is 220 RTCCLK, + which is a high-consumption mode. + This mode should be set only when less + than 32s calibration window is required. */ +/** + * @} + */ +#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ + +/** @defgroup RTCEx_Calib_Output_selection_Definitions RTCEx Calib Output Selection Definitions + * @{ + */ +#define RTC_CALIBOUTPUT_512HZ 0x00000000u +#define RTC_CALIBOUTPUT_1HZ RTC_CR_COSEL +/** + * @} + */ + +/** @defgroup RTCEx_Add_1_Second_Parameter_Definitions RTC Add 1 Second Parameter Definitions + * @{ + */ +#define RTC_SHIFTADD1S_RESET 0x00000000u +#define RTC_SHIFTADD1S_SET RTC_SHIFTR_ADD1S +/** + * @} + */ + + +/* ========================================================================== */ +/* ##### RTC Tamper exported constants ##### */ +/* ========================================================================== */ + +/** @defgroup RTCEx_Tamper_Pins_Definitions RTCEx Tamper Pins Definitions + * @{ + */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#if defined(RTC_TAMPER1_SUPPORT) +#define RTC_TAMPER_1 TAMP_CR1_TAMP1E +#endif /* RTC_TAMPER1_SUPPORT */ +#define RTC_TAMPER_2 TAMP_CR1_TAMP2E +#if defined(RTC_TAMPER3_SUPPORT) +#define RTC_TAMPER_3 TAMP_CR1_TAMP3E +#endif /* RTC_TAMPER3_SUPPORT */ +#if defined(RTC_TAMPER3_SUPPORT) +#define RTC_TAMPER_ALL (TAMP_CR1_TAMP1E | TAMP_CR1_TAMP2E | TAMP_CR1_TAMP3E) +#else +#define RTC_TAMPER_ALL (TAMP_CR1_TAMP1E | TAMP_CR1_TAMP2E) +#endif +#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ +#if defined(RTC_TAMPER1_SUPPORT) +#define RTC_TAMPER_1 RTC_TAMPCR_TAMP1E +#endif /* RTC_TAMPER1_SUPPORT */ +#define RTC_TAMPER_2 RTC_TAMPCR_TAMP2E +#if defined(RTC_TAMPER3_SUPPORT) +#define RTC_TAMPER_3 RTC_TAMPCR_TAMP3E +#endif /* RTC_TAMPER3_SUPPORT */ +#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ +/** + * @} + */ + +/** @defgroup RTCEx_Tamper_Trigger_Definitions RTCEx Tamper Triggers Definitions + * @{ + */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define RTC_TAMPERTRIGGER_RISINGEDGE 0x00u /*!< Warning : Filter must be RTC_TAMPERFILTER_DISABLE */ +#define RTC_TAMPERTRIGGER_FALLINGEDGE 0x01u /*!< Warning : Filter must be RTC_TAMPERFILTER_DISABLE */ +#define RTC_TAMPERTRIGGER_LOWLEVEL 0x02u /*!< Warning : Filter must not be RTC_TAMPERFILTER_DISABLE */ +#define RTC_TAMPERTRIGGER_HIGHLEVEL 0x03u /*!< Warning : Filter must not be RTC_TAMPERFILTER_DISABLE */ +#else +#define RTC_TAMPERTRIGGER_RISINGEDGE ((uint32_t)0x00000000) +#define RTC_TAMPERTRIGGER_FALLINGEDGE ((uint32_t)0x00000002) +#define RTC_TAMPERTRIGGER_LOWLEVEL RTC_TAMPERTRIGGER_RISINGEDGE +#define RTC_TAMPERTRIGGER_HIGHLEVEL RTC_TAMPERTRIGGER_FALLINGEDGE +#endif +/** + * @} + */ + +/** @defgroup RTCEx_Tamper_MaskFlag_Definitions RTCEx Tamper Mask Flag Definitions + * @{ + */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define RTC_TAMPERMASK_FLAG_DISABLE 0x00u +#define RTC_TAMPERMASK_FLAG_ENABLE 0x01u +#else +#define RTC_TAMPERMASK_FLAG_DISABLE 0x00000000u +#define RTC_TAMPERMASK_FLAG_ENABLE 0x00040000u +#endif +/** + * @} + */ + +/** @defgroup RTCEx_Tamper_EraseBackUp_Definitions RTCEx Tamper EraseBackUp Definitions +* @{ +*/ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define RTC_TAMPER_ERASE_BACKUP_ENABLE 0x00u +#define RTC_TAMPER_ERASE_BACKUP_DISABLE 0x01u +#else +#define RTC_TAMPER_ERASE_BACKUP_ENABLE 0x00000000u +#define RTC_TAMPER_ERASE_BACKUP_DISABLE 0x00020000u +#endif +/** + * @} + */ + +/** @defgroup RTCEx_Tamper_Filter_Definitions RTCEx Tamper Filter Definitions + * @{ + */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define RTC_TAMPERFILTER_DISABLE 0x00000000U /*!< Tamper filter is disabled */ + +#define RTC_TAMPERFILTER_2SAMPLE TAMP_FLTCR_TAMPFLT_0 /*!< Tamper is activated after 2 + consecutive samples at the active level */ +#define RTC_TAMPERFILTER_4SAMPLE TAMP_FLTCR_TAMPFLT_1 /*!< Tamper is activated after 4 + consecutive samples at the active level */ +#define RTC_TAMPERFILTER_8SAMPLE TAMP_FLTCR_TAMPFLT /*!< Tamper is activated after 8 + consecutive samples at the active level */ +#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ +#define RTC_TAMPERFILTER_DISABLE 0x00000000u /*!< Tamper filter is disabled */ + +#define RTC_TAMPERFILTER_2SAMPLE RTC_TAMPCR_TAMPFLT_0 /*!< Tamper is activated after 2 + consecutive samples at the active level */ +#define RTC_TAMPERFILTER_4SAMPLE RTC_TAMPCR_TAMPFLT_1 /*!< Tamper is activated after 4 + consecutive samples at the active level */ +#define RTC_TAMPERFILTER_8SAMPLE RTC_TAMPCR_TAMPFLT /*!< Tamper is activated after 8 + consecutive samples at the active level. */ +#endif /*#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ + +/** + * @} + */ + +/** @defgroup RTCEx_Tamper_Sampling_Frequencies_Definitions RTCEx Tamper Sampling Frequencies Definitions + * @{ + */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV32768 0x00000000U /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 32768 */ +#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV16384 TAMP_FLTCR_TAMPFREQ_0 /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 16384 */ +#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV8192 TAMP_FLTCR_TAMPFREQ_1 /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 8192 */ +#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV4096 (TAMP_FLTCR_TAMPFREQ_0 | TAMP_FLTCR_TAMPFREQ_1) /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 4096 */ +#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV2048 TAMP_FLTCR_TAMPFREQ_2 /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 2048 */ +#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV1024 (TAMP_FLTCR_TAMPFREQ_0 | TAMP_FLTCR_TAMPFREQ_2) /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 1024 */ +#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV512 (TAMP_FLTCR_TAMPFREQ_1 | TAMP_FLTCR_TAMPFREQ_2) /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 512 */ +#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV256 TAMP_FLTCR_TAMPFREQ /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 256 */ +#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_MASK TAMP_FLTCR_TAMPFREQ /*!< Masking all bits except those of + field TAMPFREQ[2:0]*/ +#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ + +#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV32768 0x00000000u /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 32768 */ +#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV16384 RTC_TAMPCR_TAMPFREQ_0 /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 16384 */ +#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV8192 RTC_TAMPCR_TAMPFREQ_1 /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 8192 */ +#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV4096 (RTC_TAMPCR_TAMPFREQ_0 | RTC_TAMPCR_TAMPFREQ_1) /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 4096 */ +#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV2048 RTC_TAMPCR_TAMPFREQ_2 /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 2048 */ +#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV1024 (RTC_TAMPCR_TAMPFREQ_0 | RTC_TAMPCR_TAMPFREQ_2) /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 1024 */ +#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV512 (RTC_TAMPCR_TAMPFREQ_1 | RTC_TAMPCR_TAMPFREQ_2) /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 512 */ +#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV256 RTC_TAMPCR_TAMPFREQ /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 256 */ +#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_MASK RTC_TAMPCR_TAMPFREQ /*!< Masking all bits except those of + field TAMPFREQ[2:0]*/ +#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ +/** + * @} + */ + +/** @defgroup RTCEx_Tamper_Pin_Precharge_Duration_Definitions RTCEx Tamper Pin Precharge Duration Definitions + * @{ + */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define RTC_TAMPERPRECHARGEDURATION_1RTCCLK 0x00000000U /*!< Tamper pins are pre-charged before + sampling during 1 RTCCLK cycle */ +#define RTC_TAMPERPRECHARGEDURATION_2RTCCLK TAMP_FLTCR_TAMPPRCH_0 /*!< Tamper pins are pre-charged before + sampling during 2 RTCCLK cycles */ +#define RTC_TAMPERPRECHARGEDURATION_4RTCCLK TAMP_FLTCR_TAMPPRCH_1 /*!< Tamper pins are pre-charged before + sampling during 4 RTCCLK cycles */ +#define RTC_TAMPERPRECHARGEDURATION_8RTCCLK TAMP_FLTCR_TAMPPRCH /*!< Tamper pins are pre-charged before + sampling during 8 RTCCLK cycles */ +#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ + +#define RTC_TAMPERPRECHARGEDURATION_1RTCCLK 0x00000000u /*!< Tamper pins are pre-charged before + sampling during 1 RTCCLK cycle */ +#define RTC_TAMPERPRECHARGEDURATION_2RTCCLK RTC_TAMPCR_TAMPPRCH_0 /*!< Tamper pins are pre-charged before + sampling during 2 RTCCLK cycles */ +#define RTC_TAMPERPRECHARGEDURATION_4RTCCLK RTC_TAMPCR_TAMPPRCH_1 /*!< Tamper pins are pre-charged before + sampling during 4 RTCCLK cycles */ +#define RTC_TAMPERPRECHARGEDURATION_8RTCCLK RTC_TAMPCR_TAMPPRCH /*!< Tamper pins are pre-charged before + sampling during 8 RTCCLK cycles */ +#define RTC_TAMPERPRECHARGEDURATION_MASK RTC_TAMPCR_TAMPPRCH /*!< Masking all bits except those of + field TAMPPRCH[1:0] */ +#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ +/** + * @} + */ + +/** @defgroup RTCEx_Tamper_Pull_UP_Definitions RTCEx Tamper Pull Up Definitions + * @{ + */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define RTC_TAMPER_PULLUP_ENABLE 0x00000000u /*!< Tamper pins are pre-charged before sampling */ +#define RTC_TAMPER_PULLUP_DISABLE TAMP_FLTCR_TAMPPUDIS /*!< Tamper pins pre-charge is disabled */ +#else +#define RTC_TAMPER_PULLUP_ENABLE 0x00000000u /*!< TimeStamp on Tamper Detection event saved */ +#define RTC_TAMPER_PULLUP_DISABLE RTC_TAMPCR_TAMPPUDIS /*!< TimeStamp on Tamper Detection event is not saved */ +#endif + +/** + * @} + */ + +/** @defgroup RTCEx_Tamper_TimeStampOnTamperDetection_Definitions RTCEx Tamper TimeStamp On Tamper Detection Definitions + * @{ + */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define RTC_TIMESTAMPONTAMPERDETECTION_DISABLE 0x00000000u /*!< TimeStamp on Tamper Detection event is not saved */ +#define RTC_TIMESTAMPONTAMPERDETECTION_ENABLE RTC_CR_TAMPTS /*!< TimeStamp on Tamper Detection event saved */ +#else +#define RTC_TIMESTAMPONTAMPERDETECTION_DISABLE 0x00000000u /*!< TimeStamp on Tamper Detection event is not saved */ +#define RTC_TIMESTAMPONTAMPERDETECTION_ENABLE RTC_TAMPCR_TAMPTS /*!< TimeStamp on Tamper Detection event saved */ +#endif +/** + * @} + */ + +/** @defgroup RTCEx_Tamper_Interrupt_Definitions RTC Tamper Interrupts Definitions + * @{ + */ + +#if defined(STM32L412xx) || defined(STM32L422xx) +#define RTC_IT_TAMP1 TAMP_IER_TAMP1IE /*!< Tamper 1 Interrupt */ +#define RTC_IT_TAMP2 TAMP_IER_TAMP2IE /*!< Tamper 2 Interrupt */ +#define RTC_IT_TAMP (TAMP_IER_TAMP1IE | TAMP_IER_TAMP2IE) /*!< Enable all Tamper Interrupt */ +#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define RTC_IT_TAMP1 TAMP_IER_TAMP1IE /*!< Tamper 1 Interrupt */ +#define RTC_IT_TAMP2 TAMP_IER_TAMP2IE /*!< Tamper 2 Interrupt */ +#define RTC_IT_TAMP3 TAMP_IER_TAMP3IE /*!< Tamper 3 Interrupt */ +#define RTC_IT_TAMP (TAMP_IER_TAMP1IE | TAMP_IER_TAMP2IE | TAMP_IER_TAMP3IE) /*!< Enable all Tamper Interrupt */ +#else +#define RTC_IT_TAMP RTC_TAMPCR_TAMPIE /*!< Enable all Tamper Interrupt */ +#define RTC_IT_TAMP1 RTC_TAMPCR_TAMP1IE /*!< Enable Tamper 1 Interrupt */ +#define RTC_IT_TAMP2 RTC_TAMPCR_TAMP2IE /*!< Enable Tamper 2 Interrupt */ +#define RTC_IT_TAMP3 RTC_TAMPCR_TAMP3IE /*!< Enable Tamper 3 Interrupt */ +#endif +#define RTC_IT_TAMPALL RTC_IT_TAMP +/** + * @} + */ + +/** @defgroup RTCEx_Flags RTCEx Flags + * @{ + */ +#if defined(STM32L412xx) || defined(STM32L422xx) +#define RTC_FLAG_TAMP1F TAMP_SR_TAMP1F +#define RTC_FLAG_TAMP2F TAMP_SR_TAMP2F +#define RTC_FLAG_TAMPALL (RTC_FLAG_TAMP1F | RTC_FLAG_TAMP2F) +#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define RTC_FLAG_TAMP1F TAMP_SR_TAMP1F +#define RTC_FLAG_TAMP2F TAMP_SR_TAMP2F +#define RTC_FLAG_TAMP3F TAMP_SR_TAMP3F +#define RTC_FLAG_TAMPALL (RTC_FLAG_TAMP1F | RTC_FLAG_TAMP2F | RTC_FLAG_TAMP3F) +#else +#define RTC_FLAG_TAMP1F RTC_ISR_TAMP1F +#define RTC_FLAG_TAMP2F RTC_ISR_TAMP2F +#define RTC_FLAG_TAMP3F RTC_ISR_TAMP3F +#endif +/** + * @} + */ + +/* ========================================================================== */ +/* ##### Extended RTC Backup registers exported constants ##### */ +/* ========================================================================== */ + +/** @defgroup RTCEx_Backup_Data_Registers_Number_Definitions RTC Backup Data Registers Number Definitions + * @{ + */ +#if defined(RTC_BKP_NUMBER) +#define BKP_REG_NUMBER RTC_BKP_NUMBER +#endif /* RTC_BKP_NUMBER */ +#if defined(TAMP_BKP_NUMBER) +#define BKP_REG_NUMBER TAMP_BKP_NUMBER +#endif /* TAMP_BKP_NUMBER */ +/** + * @} + */ + +/** @defgroup RTCEx_Backup_Data_Registers_Definitions RTCEx Backup Data Registers Definitions + * @{ + */ +#define RTC_BKP_DR0 0x00u +#define RTC_BKP_DR1 0x01u +#define RTC_BKP_DR2 0x02u +#define RTC_BKP_DR3 0x03u +#define RTC_BKP_DR4 0x04u +#define RTC_BKP_DR5 0x05u +#define RTC_BKP_DR6 0x06u +#define RTC_BKP_DR7 0x07u +#define RTC_BKP_DR8 0x08u +#define RTC_BKP_DR9 0x09u +#define RTC_BKP_DR10 0x0Au +#define RTC_BKP_DR11 0x0Bu +#define RTC_BKP_DR12 0x0Cu +#define RTC_BKP_DR13 0x0Du +#define RTC_BKP_DR14 0x0Eu +#define RTC_BKP_DR15 0x0Fu +#define RTC_BKP_DR16 0x10u +#define RTC_BKP_DR17 0x11u +#define RTC_BKP_DR18 0x12u +#define RTC_BKP_DR19 0x13u +#define RTC_BKP_DR20 0x14u +#define RTC_BKP_DR21 0x15u +#define RTC_BKP_DR22 0x16u +#define RTC_BKP_DR23 0x17u +#define RTC_BKP_DR24 0x18u +#define RTC_BKP_DR25 0x19u +#define RTC_BKP_DR26 0x1Au +#define RTC_BKP_DR27 0x1Bu +#define RTC_BKP_DR28 0x1Cu +#define RTC_BKP_DR29 0x1Du +#define RTC_BKP_DR30 0x1Eu +#define RTC_BKP_DR31 0x1Fu +/** + * @} + */ + + + + +/** @defgroup RTCEx_Tamper_Interrupt_Definitions RTC Tamper Interrupts Definitions + * @{ + */ +#if defined(STM32L412xx) || defined(STM32L422xx) +#define RTC_TAMPER1_INTERRUPT TAMP_IER_TAMP1IE +#define RTC_TAMPER2_INTERRUPT TAMP_IER_TAMP2IE +#define RTC_ALL_TAMPER_INTERRUPT (TAMP_IER_TAMP1IE | TAMP_IER_TAMP2IE) +#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define RTC_TAMPER1_INTERRUPT TAMP_IER_TAMP1IE +#define RTC_TAMPER2_INTERRUPT TAMP_IER_TAMP2IE +#define RTC_TAMPER3_INTERRUPT TAMP_IER_TAMP3IE +#define RTC_ALL_TAMPER_INTERRUPT (TAMP_IER_TAMP1IE | TAMP_IER_TAMP2IE | TAMP_IER_TAMP3IE) +#else /* #if defined(STM32L412xx) || defined(STM32L422xx) */ +#if defined(RTC_TAMPER1_SUPPORT) +#define RTC_TAMPER1_INTERRUPT RTC_TAMPCR_TAMP1IE +#endif /* RTC_TAMPER1_SUPPORT */ +#define RTC_TAMPER2_INTERRUPT RTC_TAMPCR_TAMP2IE +#if defined(RTC_TAMPER3_SUPPORT) +#define RTC_TAMPER3_INTERRUPT RTC_TAMPCR_TAMP3IE +#endif /* RTC_TAMPER3_SUPPORT */ +#define RTC_ALL_TAMPER_INTERRUPT RTC_TAMPCR_TAMPIE +#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) */ + + +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) +/** @defgroup RTCEx_Binary_Mode RTC Binary Mode (32-bit free-running counter configuration). + * Warning : It Should not be confused with the Binary format @ref RTC_Input_parameter_format_definitions. + * @{ + */ +#define RTC_BINARY_NONE 0x00000000u /*!< Free running BCD calendar mode (Binary mode disabled). */ +#define RTC_BINARY_ONLY RTC_ICSR_BIN_0 /*!< Free running Binary mode (BCD mode disabled) */ +#define RTC_BINARY_MIX RTC_ICSR_BIN_1 /*!< Free running BCD calendar and Binary modes */ +/** + * @} + */ + +/** @defgroup RTCEx_Binary_mix_BCDU If Binary mode is RTC_BINARY_MIX, the BCD calendar second is incremented using the SSR Least Significant Bits. + * @{ + */ +#define RTC_BINARY_MIX_BCDU_0 0x00000000u /*!< The 1s BCD calendar increment is generated each time SS[7:0] = 0 */ +#define RTC_BINARY_MIX_BCDU_1 (0x1UL << RTC_ICSR_BCDU_Pos) /*!< The 1s BCD calendar increment is generated each time SS[8:0] = 0 */ +#define RTC_BINARY_MIX_BCDU_2 (0x2UL << RTC_ICSR_BCDU_Pos) /*!< The 1s BCD calendar increment is generated each time SS[9:0] = 0 */ +#define RTC_BINARY_MIX_BCDU_3 (0x3UL << RTC_ICSR_BCDU_Pos) /*!< The 1s BCD calendar increment is generated each time SS[10:0] = 0 */ +#define RTC_BINARY_MIX_BCDU_4 (0x4UL << RTC_ICSR_BCDU_Pos) /*!< The 1s BCD calendar increment is generated each time SS[11:0] = 0 */ +#define RTC_BINARY_MIX_BCDU_5 (0x5UL << RTC_ICSR_BCDU_Pos) /*!< The 1s BCD calendar increment is generated each time SS[12:0] = 0 */ +#define RTC_BINARY_MIX_BCDU_6 (0x6UL << RTC_ICSR_BCDU_Pos) /*!< The 1s BCD calendar increment is generated each time SS[13:0] = 0 */ +#define RTC_BINARY_MIX_BCDU_7 (0x7UL << RTC_ICSR_BCDU_Pos) /*!< The 1s BCD calendar increment is generated each time SS[14:0] = 0 */ +/** + * @} + */ + +/** @defgroup RTCEx_Alarm_Sub_Seconds_binary_Masks_Definitions RTC Alarm Sub Seconds with binary mode Masks Definitions + * @{ + */ +#define RTC_ALARMSUBSECONDBINMASK_ALL 0x00000000u /*!< All Alarm SS fields are masked. + There is no comparison on sub seconds for Alarm */ +#define RTC_ALARMSUBSECONDBINMASK_SS31_1 (1UL << RTC_ALRMASSR_MASKSS_Pos) /*!< SS[31:1] are don't care in Alarm + comparison. Only SS[0] is compared. */ +#define RTC_ALARMSUBSECONDBINMASK_SS31_2 (2UL << RTC_ALRMASSR_MASKSS_Pos) /*!< SS[31:2] are don't care in Alarm + comparison. Only SS[1:0] are compared */ +#define RTC_ALARMSUBSECONDBINMASK_SS31_3 (3UL << RTC_ALRMASSR_MASKSS_Pos) /*!< SS[31:3] are don't care in Alarm + comparison. Only SS[2:0] are compared */ +#define RTC_ALARMSUBSECONDBINMASK_SS31_4 (4UL << RTC_ALRMASSR_MASKSS_Pos) /*!< SS[31:4] are don't care in Alarm + comparison. Only SS[3:0] are compared */ +#define RTC_ALARMSUBSECONDBINMASK_SS31_5 (5UL << RTC_ALRMASSR_MASKSS_Pos) /*!< SS[31:5] are don't care in Alarm + comparison. Only SS[4:0] are compared */ +#define RTC_ALARMSUBSECONDBINMASK_SS31_6 (6UL << RTC_ALRMASSR_MASKSS_Pos) /*!< SS[31:6] are don't care in Alarm + comparison. Only SS[5:0] are compared */ +#define RTC_ALARMSUBSECONDBINMASK_SS31_7 (7UL << RTC_ALRMASSR_MASKSS_Pos) /*!< SS[31:7] are don't care in Alarm + comparison. Only SS[6:0] are compared */ +#define RTC_ALARMSUBSECONDBINMASK_SS31_8 (8UL << RTC_ALRMASSR_MASKSS_Pos) /*!< SS[31:8] are don't care in Alarm + comparison. Only SS[7:0] are compared */ +#define RTC_ALARMSUBSECONDBINMASK_SS31_9 (9UL << RTC_ALRMASSR_MASKSS_Pos) /*!< SS[31:9] are don't care in Alarm + comparison. Only SS[8:0] are compared */ +#define RTC_ALARMSUBSECONDBINMASK_SS31_10 (10UL << RTC_ALRMASSR_MASKSS_Pos) /*!< SS[31:10] are don't care in Alarm + comparison. Only SS[9:0] are compared */ +#define RTC_ALARMSUBSECONDBINMASK_SS31_11 (11UL << RTC_ALRMASSR_MASKSS_Pos) /*!< SS[31:11] are don't care in Alarm + comparison. Only SS[10:0] are compared */ +#define RTC_ALARMSUBSECONDBINMASK_SS31_12 (12UL << RTC_ALRMASSR_MASKSS_Pos) /*!< SS[31:12] are don't care in Alarm + comparison.Only SS[11:0] are compared */ +#define RTC_ALARMSUBSECONDBINMASK_SS31_13 (13UL << RTC_ALRMASSR_MASKSS_Pos) /*!< SS[31:13] are don't care in Alarm + comparison. Only SS[12:0] are compared */ +#define RTC_ALARMSUBSECONDBINMASK_SS31_14 (14UL << RTC_ALRMASSR_MASKSS_Pos) /*!< SS[31:14] are don't care in Alarm + comparison. Only SS[13:0] are compared */ +#define RTC_ALARMSUBSECONDBINMASK_SS31_15 (15UL << RTC_ALRMASSR_MASKSS_Pos) /*!< SS[31:15] are don't care in Alarm + comparison. Only SS[14:0] are compared */ +#define RTC_ALARMSUBSECONDBINMASK_SS31_16 (16UL << RTC_ALRMASSR_MASKSS_Pos) /*!< SS[31:16] are don't care in Alarm + comparison. Only SS[15:0] are compared */ +#define RTC_ALARMSUBSECONDBINMASK_SS31_17 (17UL << RTC_ALRMASSR_MASKSS_Pos) /*!< SS[31:17] are don't care in Alarm + comparison. Only SS[16:0] are compared */ +#define RTC_ALARMSUBSECONDBINMASK_SS31_18 (18UL << RTC_ALRMASSR_MASKSS_Pos) /*!< SS[31:18] are don't care in Alarm + comparison. Only SS[17:0] are compared */ +#define RTC_ALARMSUBSECONDBINMASK_SS31_19 (19UL << RTC_ALRMASSR_MASKSS_Pos) /*!< SS[31:19] are don't care in Alarm + comparison. Only SS[18:0] are compared */ +#define RTC_ALARMSUBSECONDBINMASK_SS31_20 (20UL << RTC_ALRMASSR_MASKSS_Pos) /*!< SS[31:20] are don't care in Alarm + comparison. Only SS[19:0] are compared */ +#define RTC_ALARMSUBSECONDBINMASK_SS31_21 (21UL << RTC_ALRMASSR_MASKSS_Pos) /*!< SS[31:21] are don't care in Alarm + comparison. Only SS[20:0] are compared */ +#define RTC_ALARMSUBSECONDBINMASK_SS31_22 (22UL << RTC_ALRMASSR_MASKSS_Pos) /*!< SS[31:22] are don't care in Alarm + comparison. Only SS[21:0] are compared */ +#define RTC_ALARMSUBSECONDBINMASK_SS31_23 (23UL << RTC_ALRMASSR_MASKSS_Pos) /*!< SS[31:23] are don't care in Alarm + comparison. Only SS[22:0] are compared */ +#define RTC_ALARMSUBSECONDBINMASK_SS31_24 (24UL << RTC_ALRMASSR_MASKSS_Pos) /*!< SS[31:24] are don't care in Alarm + comparison. Only SS[23:0] are compared */ +#define RTC_ALARMSUBSECONDBINMASK_SS31_25 (25UL << RTC_ALRMASSR_MASKSS_Pos) /*!< SS[31:25] are don't care in Alarm + comparison. Only SS[24:0] are compared */ +#define RTC_ALARMSUBSECONDBINMASK_SS31_26 (26UL << RTC_ALRMASSR_MASKSS_Pos) /*!< SS[31:26] are don't care in Alarm + comparison. Only SS[25:0] are compared */ +#define RTC_ALARMSUBSECONDBINMASK_SS31_27 (27UL << RTC_ALRMASSR_MASKSS_Pos) /*!< SS[31:27] are don't care in Alarm + comparison. Only SS[26:0] are compared */ +#define RTC_ALARMSUBSECONDBINMASK_SS31_28 (28UL << RTC_ALRMASSR_MASKSS_Pos) /*!< SS[31:28] are don't care in Alarm + comparison. Only SS[27:0] are compared */ +#define RTC_ALARMSUBSECONDBINMASK_SS31_29 (29UL << RTC_ALRMASSR_MASKSS_Pos) /*!< SS[31:29] are don't care in Alarm + comparison. Only SS[28:0] are compared */ +#define RTC_ALARMSUBSECONDBINMASK_SS31_30 (30UL << RTC_ALRMASSR_MASKSS_Pos) /*!< SS[31:30] are don't care in Alarm + comparison. Only SS[29:0] are compared */ +#define RTC_ALARMSUBSECONDBINMASK_SS31 (31UL << RTC_ALRMASSR_MASKSS_Pos) /*!< SS[31] is don't care in Alarm + comparison. Only SS[30:0] are compared */ +#define RTC_ALARMSUBSECONDBINMASK_NONE (32UL << RTC_ALRMASSR_MASKSS_Pos) /*!< SS[31:0] are compared and must match to activate alarm. */ +/** + * @} + */ + +/** @defgroup RTCEx_Alarm_Sub_Seconds_binary_Clear_Definitions RTC Alarm Sub Seconds with binary mode auto clear Definitions + * @{ + */ +#define RTC_ALARMSUBSECONDBIN_AUTOCLR_NO 0UL /*!< The synchronous Binary counter (SS[31:0] in RTC_SSR) is free-running. */ +#define RTC_ALARMSUBSECONDBIN_AUTOCLR_YES RTC_ALRMASSR_SSCLR /*!< The synchronous Binary counter (SS[31:0] in RTC_SSR) is running from 0xFFFF FFFF to + RTC_ALRMABINR -> SS[31:0] value and is automatically reloaded with 0xFFFF FFFF + whenreaching RTC_ALRMABINR -> SS[31:0]. */ +/** + * @} + */ +#endif /* #if defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ + + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup RTCEx_Exported_Macros RTCEx Exported Macros + * @{ + */ + +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +/** @brief Clear the specified RTC pending flag. + * @param __HANDLE__ specifies the RTC Handle. + * @param __FLAG__ specifies the flag to check. + * This parameter can be any combination of the following values: + * @arg @ref RTC_CLEAR_ITSF Clear Internal Time-stamp flag + * @arg @ref RTC_CLEAR_TSOVF Clear Time-stamp overflow flag + * @arg @ref RTC_CLEAR_TSF Clear Time-stamp flag + * @arg @ref RTC_CLEAR_WUTF Clear Wakeup timer flag + * @arg @ref RTC_CLEAR_ALRBF Clear Alarm B flag + * @arg @ref RTC_CLEAR_ALRAF Clear Alarm A flag + * @retval None + */ +#define __HAL_RTC_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->SCR = (__FLAG__)) + +/** @brief Check whether the specified RTC flag is set or not. + * @param __HANDLE__ specifies the RTC Handle. + * @param __FLAG__ specifies the flag to check. + * This parameter can be any combination of the following values: + * @arg @ref RTC_FLAG_RECALPF Recalibration pending Flag + * @arg @ref RTC_FLAG_INITF Initialization flag + * @arg @ref RTC_FLAG_RSF Registers synchronization flag + * @arg @ref RTC_FLAG_INITS Initialization status flag + * @arg @ref RTC_FLAG_SHPF Shift operation pending flag + * @arg @ref RTC_FLAG_WUTWF Wakeup timer write flag + * @arg @ref RTC_FLAG_ALRBWF Alarm B write flag + * @arg @ref RTC_FLAG_ALRAWF Alarm A write flag + * @arg @ref RTC_FLAG_ITSF Internal Time-stamp flag + * @arg @ref RTC_FLAG_TSOVF Time-stamp overflow flag + * @arg @ref RTC_FLAG_TSF Time-stamp flag + * @arg @ref RTC_FLAG_WUTF Wakeup timer flag + * @arg @ref RTC_FLAG_ALRBF Alarm B flag + * @arg @ref RTC_FLAG_ALRAF Alarm A flag + * @retval None + */ +#define __HAL_RTC_GET_FLAG(__HANDLE__, __FLAG__) (((((__FLAG__)) >> 8U) == 1U) ? ((__HANDLE__)->Instance->ICSR & (1U << (((uint16_t)(__FLAG__)) & RTC_FLAG_MASK))) : \ + ((__HANDLE__)->Instance->SR & (1U << (((uint16_t)(__FLAG__)) & RTC_FLAG_MASK)))) +#endif /*#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ + +/* ---------------------------------WAKEUPTIMER---------------------------------*/ +/** @defgroup RTCEx_WakeUp_Timer RTC WakeUp Timer + * @{ + */ +/** + * @brief Enable the RTC WakeUp Timer peripheral. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= (RTC_CR_WUTE)) + +/** + * @brief Disable the RTC WakeUp Timer peripheral. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(RTC_CR_WUTE)) + +/** + * @brief Enable the RTC WakeUpTimer interrupt. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC WakeUpTimer interrupt sources to be enabled. + * This parameter can be: + * @arg @ref RTC_IT_WUT WakeUpTimer interrupt + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR |= (__INTERRUPT__)) + +/** + * @brief Disable the RTC WakeUpTimer interrupt. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC WakeUpTimer interrupt sources to be disabled. + * This parameter can be: + * @arg @ref RTC_IT_WUT WakeUpTimer interrupt + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__)) + + +/** + * @brief Check whether the specified RTC WakeUpTimer interrupt has occurred or not. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC WakeUpTimer interrupt sources to check. + * This parameter can be: + * @arg @ref RTC_IT_WUT WakeUpTimer interrupt + * @retval None + */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define __HAL_RTC_WAKEUPTIMER_GET_IT(__HANDLE__, __INTERRUPT__) (((((__HANDLE__)->Instance->MISR) & ((__INTERRUPT__) >> 12)) != 0U) ? 1U : 0U) +#else +#define __HAL_RTC_WAKEUPTIMER_GET_IT(__HANDLE__, __INTERRUPT__) (((((__HANDLE__)->Instance->ISR) & ((__INTERRUPT__) >> 4)) != 0U) ? 1U : 0U) +#endif + +/** + * @brief Check whether the specified RTC Wake Up timer interrupt has been enabled or not. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC Wake Up timer interrupt sources to check. + * This parameter can be: + * @arg @ref RTC_IT_WUT WakeUpTimer interrupt + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) (((((__HANDLE__)->Instance->CR) & (__INTERRUPT__)) != 0U) ? 1U : 0U) + +/** + * @brief Get the selected RTC WakeUpTimer's flag status. + * @param __HANDLE__ specifies the RTC handle. + * @param __FLAG__ specifies the RTC WakeUpTimer Flag is pending or not. + * This parameter can be: + * @arg @ref RTC_FLAG_WUTF + * @arg @ref RTC_FLAG_WUTWF + * @retval Flag status + */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define __HAL_RTC_WAKEUPTIMER_GET_FLAG(__HANDLE__, __FLAG__) (__HAL_RTC_GET_FLAG((__HANDLE__), (__FLAG__))) +#else +#define __HAL_RTC_WAKEUPTIMER_GET_FLAG(__HANDLE__, __FLAG__) (((((__HANDLE__)->Instance->ISR) & (__FLAG__)) != 0U) ? 1U : 0U) +#endif + +/** + * @brief Clear the RTC Wake Up timers pending flags. + * @param __HANDLE__ specifies the RTC handle. + * @param __FLAG__ specifies the RTC WakeUpTimer Flag to clear. + * This parameter can be: + * @arg @ref RTC_FLAG_WUTF + * @retval None + */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(__HANDLE__, __FLAG__) (__HAL_RTC_CLEAR_FLAG((__HANDLE__), RTC_CLEAR_WUTF)) +#else +#define __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ISR) = (~((__FLAG__) | RTC_ISR_INIT)|((__HANDLE__)->Instance->ISR & RTC_ISR_INIT)) +#endif + + +/* WAKE-UP TIMER EXTI */ +/* ------------------ */ +/** + * @brief Enable interrupt on the RTC WakeUp Timer associated Exti line. + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT() (EXTI->IMR1 |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT) + +/** + * @brief Disable interrupt on the RTC WakeUp Timer associated Exti line. + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT() (EXTI->IMR1 &= ~(RTC_EXTI_LINE_WAKEUPTIMER_EVENT)) + +/** + * @brief Enable event on the RTC WakeUp Timer associated Exti line. + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_EVENT() (EXTI->EMR1 |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT) + +/** + * @brief Disable event on the RTC WakeUp Timer associated Exti line. + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_EVENT() (EXTI->EMR1 &= ~(RTC_EXTI_LINE_WAKEUPTIMER_EVENT)) + +/** + * @brief Enable falling edge trigger on the RTC WakeUp Timer associated Exti line. + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_FALLING_EDGE() (EXTI->FTSR1 |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT) + +/** + * @brief Disable falling edge trigger on the RTC WakeUp Timer associated Exti line. + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_FALLING_EDGE() (EXTI->FTSR1 &= ~(RTC_EXTI_LINE_WAKEUPTIMER_EVENT)) + +/** + * @brief Enable rising edge trigger on the RTC WakeUp Timer associated Exti line. + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE() (EXTI->RTSR1 |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT) + +/** + * @brief Disable rising edge trigger on the RTC WakeUp Timer associated Exti line. + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_RISING_EDGE() (EXTI->RTSR1 &= ~(RTC_EXTI_LINE_WAKEUPTIMER_EVENT)) + +/** + * @brief Enable rising & falling edge trigger on the RTC WakeUp Timer associated Exti line. + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_FALLING_EDGE() do { \ + __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE(); \ + __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_FALLING_EDGE(); \ + } while(0) + +/** + * @brief Disable rising & falling edge trigger on the RTC WakeUp Timer associated Exti line. + * This parameter can be: + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_RISING_FALLING_EDGE() do { \ + __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_RISING_EDGE(); \ + __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_FALLING_EDGE(); \ + } while(0) + +/** + * @brief Check whether the RTC WakeUp Timer associated Exti line interrupt flag is set or not. + * @retval Line Status. + */ +#define __HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG() (EXTI->PR1 & RTC_EXTI_LINE_WAKEUPTIMER_EVENT) + +/** + * @brief Clear the RTC WakeUp Timer associated Exti line flag. + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG() (EXTI->PR1 = RTC_EXTI_LINE_WAKEUPTIMER_EVENT) + +/** + * @brief Generate a Software interrupt on the RTC WakeUp Timer associated Exti line. + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT() (EXTI->SWIER1 |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT) + +/** + * @} + */ + +/* ---------------------------------TIMESTAMP---------------------------------*/ +/** @defgroup RTCEx_Timestamp RTC Timestamp + * @{ + */ +/** + * @brief Enable the RTC TimeStamp peripheral. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_TIMESTAMP_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= (RTC_CR_TSE)) + +/** + * @brief Disable the RTC TimeStamp peripheral. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_TIMESTAMP_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(RTC_CR_TSE)) + +/** + * @brief Enable the RTC TimeStamp interrupt. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC TimeStamp interrupt source to be enabled. + * This parameter can be: + * @arg @ref RTC_IT_TS TimeStamp interrupt + * @retval None + */ +#define __HAL_RTC_TIMESTAMP_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR |= (__INTERRUPT__)) + +/** + * @brief Disable the RTC TimeStamp interrupt. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC TimeStamp interrupt source to be disabled. + * This parameter can be: + * @arg @ref RTC_IT_TS TimeStamp interrupt + * @retval None + */ +#define __HAL_RTC_TIMESTAMP_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__)) + +/** + * @brief Check whether the specified RTC TimeStamp interrupt has occurred or not. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC TimeStamp interrupt source to check. + * This parameter can be: + * @arg @ref RTC_IT_TS TimeStamp interrupt + * @retval None + */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define __HAL_RTC_TIMESTAMP_GET_IT(__HANDLE__, __INTERRUPT__) (((((__HANDLE__)->Instance->MISR) & ((__INTERRUPT__) >> 12)) != 0U) ? 1U : 0U) +#else +#define __HAL_RTC_TIMESTAMP_GET_IT(__HANDLE__, __INTERRUPT__) (((((__HANDLE__)->Instance->ISR) & ((__INTERRUPT__) >> 4)) != 0U) ? 1U : 0U) +#endif +/** + * @brief Check whether the specified RTC Time Stamp interrupt has been enabled or not. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC Time Stamp interrupt source to check. + * This parameter can be: + * @arg @ref RTC_IT_TS TimeStamp interrupt + * @retval None + */ +#define __HAL_RTC_TIMESTAMP_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) (((((__HANDLE__)->Instance->CR) & (__INTERRUPT__)) != 0U) ? 1U : 0U) + +/** + * @brief Get the selected RTC TimeStamp's flag status. + * @param __HANDLE__ specifies the RTC handle. + * @param __FLAG__ specifies the RTC TimeStamp Flag is pending or not. + * This parameter can be: + * @arg @ref RTC_FLAG_TSF + * @arg @ref RTC_FLAG_TSOVF + * @retval Flag status + */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define __HAL_RTC_TIMESTAMP_GET_FLAG(__HANDLE__, __FLAG__) (__HAL_RTC_GET_FLAG((__HANDLE__),(__FLAG__))) +#else +#define __HAL_RTC_TIMESTAMP_GET_FLAG(__HANDLE__, __FLAG__) (((((__HANDLE__)->Instance->ISR) & (__FLAG__)) != 0U) ? 1U : 0U) +#endif + +/** + * @brief Clear the RTC Time Stamps pending flags. + * @param __HANDLE__ specifies the RTC handle. + * @param __FLAG__ specifies the RTC TimeStamp Flag to clear. + * This parameter can be: + * @arg @ref RTC_FLAG_TSF + * @arg @ref RTC_FLAG_TSOVF + * @retval None + */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define __HAL_RTC_TIMESTAMP_CLEAR_FLAG(__HANDLE__, __FLAG__) (__HAL_RTC_CLEAR_FLAG((__HANDLE__), (__FLAG__))) +#else +#define __HAL_RTC_TIMESTAMP_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ISR) = (~((__FLAG__) | RTC_ISR_INIT)|((__HANDLE__)->Instance->ISR & RTC_ISR_INIT)) +#endif + +/** + * @brief Enable the RTC internal TimeStamp peripheral. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_INTERNAL_TIMESTAMP_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= (RTC_CR_ITSE)) + +/** + * @brief Disable the RTC internal TimeStamp peripheral. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_INTERNAL_TIMESTAMP_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(RTC_CR_ITSE)) + +/** + * @brief Get the selected RTC Internal Time Stamps flag status. + * @param __HANDLE__ specifies the RTC handle. + * @param __FLAG__ specifies the RTC Internal Time Stamp Flag is pending or not. + * This parameter can be: + * @arg @ref RTC_FLAG_ITSF + * @retval None + */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define __HAL_RTC_INTERNAL_TIMESTAMP_GET_FLAG(__HANDLE__, __FLAG__) (__HAL_RTC_GET_FLAG((__HANDLE__),(__FLAG__))) +#else +#define __HAL_RTC_INTERNAL_TIMESTAMP_GET_FLAG(__HANDLE__, __FLAG__) (((((__HANDLE__)->Instance->ISR) & (__FLAG__)) != 0U) ? 1U : 0U) +#endif + +/** + * @brief Clear the RTC Internal Time Stamps pending flags. + * @param __HANDLE__ specifies the RTC handle. + * @param __FLAG__ specifies the RTC Internal Time Stamp Flag source to clear. + * This parameter can be: + * @arg @ref RTC_FLAG_ITSF + * @retval None + */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define __HAL_RTC_INTERNAL_TIMESTAMP_CLEAR_FLAG(__HANDLE__, __FLAG__) (__HAL_RTC_CLEAR_FLAG((__HANDLE__), RTC_CLEAR_ITSF)) +#else +#define __HAL_RTC_INTERNAL_TIMESTAMP_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ISR) = (~((__FLAG__) | RTC_ISR_INIT)|((__HANDLE__)->Instance->ISR & RTC_ISR_INIT)) +#endif + + +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +/** + * @brief Enable the RTC TimeStamp on Tamper detection. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_TAMPTS_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= (RTC_CR_TAMPTS)) + +/** + * @brief Disable the RTC TimeStamp on Tamper detection. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_TAMPTS_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(RTC_CR_TAMPTS)) + +/** + * @brief Enable the RTC Tamper detection output. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_TAMPOE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= (RTC_CR_TAMPOE)) + +/** + * @brief Disable the RTC Tamper detection output. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_TAMPOE_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(RTC_CR_TAMPOE)) + + +/** + * @} + */ +#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ + +/* ------------------------------Calibration----------------------------------*/ +/** @defgroup RTCEx_Calibration RTC Calibration + * @{ + */ + +/** + * @brief Enable the RTC calibration output. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= (RTC_CR_COE)) + +/** + * @brief Disable the calibration output. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_CALIBRATION_OUTPUT_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(RTC_CR_COE)) + +/** + * @brief Enable the clock reference detection. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_CLOCKREF_DETECTION_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= (RTC_CR_REFCKON)) + +/** + * @brief Disable the clock reference detection. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_CLOCKREF_DETECTION_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(RTC_CR_REFCKON)) + +/** + * @brief Get the selected RTC shift operation's flag status. + * @param __HANDLE__ specifies the RTC handle. + * @param __FLAG__ specifies the RTC shift operation Flag is pending or not. + * This parameter can be: + * @arg @ref RTC_FLAG_SHPF + * @retval None + */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define __HAL_RTC_SHIFT_GET_FLAG(__HANDLE__, __FLAG__) (__HAL_RTC_GET_FLAG((__HANDLE__), (__FLAG__))) +#else +#define __HAL_RTC_SHIFT_GET_FLAG(__HANDLE__, __FLAG__) (((((__HANDLE__)->Instance->ISR) & (__FLAG__)) != 0U) ? 1U : 0U) +#endif + +/** + * @} + */ + + +/* ------------------------------Tamper----------------------------------*/ +/** @defgroup RTCEx_Tamper RTCEx tamper + * @{ + */ +#if defined(RTC_TAMPER1_SUPPORT) +/** + * @brief Enable the RTC Tamper1 input detection. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define __HAL_RTC_TAMPER1_ENABLE(__HANDLE__) (((TAMP_TypeDef *)((uint32_t)((__HANDLE__)->Instance) + (__HANDLE__)->TampOffset))->CR1 |= (TAMP_CR1_TAMP1E)) +#else +#define __HAL_RTC_TAMPER1_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->TAMPCR |= (RTC_TAMPCR_TAMP1E)) +#endif + +/** + * @brief Disable the RTC Tamper1 input detection. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define __HAL_RTC_TAMPER1_DISABLE(__HANDLE__) (((TAMP_TypeDef *)((uint32_t)((__HANDLE__)->Instance) + (__HANDLE__)->TampOffset))->CR1 &= ~(RTC_TAMPCR_TAMP1E)) +#else +#define __HAL_RTC_TAMPER1_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->TAMPCR &= ~(RTC_TAMPCR_TAMP1E)) +#endif +#endif /* RTC_TAMPER1_SUPPORT */ + +/** + * @brief Enable the RTC Tamper2 input detection. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define __HAL_RTC_TAMPER2_ENABLE(__HANDLE__) (((TAMP_TypeDef *)((uint32_t)((__HANDLE__)->Instance) + (__HANDLE__)->TampOffset))->CR1 |= (TAMP_CR1_TAMP2E)) +#else +#define __HAL_RTC_TAMPER2_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->TAMPCR |= (RTC_TAMPCR_TAMP2E)) +#endif + +/** + * @brief Disable the RTC Tamper2 input detection. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define __HAL_RTC_TAMPER2_DISABLE(__HANDLE__) (((TAMP_TypeDef *)((uint32_t)((__HANDLE__)->Instance) + (__HANDLE__)->TampOffset))->CR1 &= ~(RTC_TAMPCR_TAMP2E)) +#else +#define __HAL_RTC_TAMPER2_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->TAMPCR &= ~(RTC_TAMPCR_TAMP2E)) +#endif + +#if defined(RTC_TAMPER3_SUPPORT) +/** + * @brief Enable the RTC Tamper3 input detection. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_TAMPER3_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->TAMPCR |= (RTC_TAMPCR_TAMP3E)) + +/** + * @brief Disable the RTC Tamper3 input detection. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_TAMPER3_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->TAMPCR &= ~(RTC_TAMPCR_TAMP3E)) +#endif /* RTC_TAMPER3_SUPPORT */ + +/**************************************************************************************************/ +/** + * @brief Enable the TAMP Tamper interrupt. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC Tamper interrupt sources to be enabled. + * This parameter can be any combination of the following values: + * @arg RTC_IT_TAMPALL: All tampers interrupts + * @arg RTC_IT_TAMP1: Tamper1 interrupt + * @arg RTC_IT_TAMP2: Tamper2 interrupt + * @arg RTC_IT_TAMP3: Tamper3 interrupt + * @retval None + */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define __HAL_RTC_TAMPER_ENABLE_IT(__HANDLE__, __INTERRUPT__) (((TAMP_TypeDef *)((uint32_t)((__HANDLE__)->Instance) + (__HANDLE__)->TampOffset))->IER |= (__INTERRUPT__)) +#else +#define __HAL_RTC_TAMPER_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->TAMPCR |= (__INTERRUPT__)) +#endif +/** + * @brief Disable the TAMP Tamper interrupt. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC Tamper interrupt sources to be disabled. + * This parameter can be any combination of the following values: + * @arg RTC_IT_TAMPALL: All tampers interrupts + * @arg RTC_IT_TAMP1: Tamper1 interrupt + * @arg RTC_IT_TAMP2: Tamper2 interrupt + * @arg RTC_IT_TAMP3: Tamper3 interrupt + * @retval None + */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define __HAL_RTC_TAMPER_DISABLE_IT(__HANDLE__, __INTERRUPT__) (((TAMP_TypeDef *)((uint32_t)((__HANDLE__)->Instance) + (__HANDLE__)->TampOffset))->IER &= ~(__INTERRUPT__)) +#else +#define __HAL_RTC_TAMPER_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->TAMPCR &= ~(__INTERRUPT__)) +#endif + + +/**************************************************************************************************/ +/** + * @brief Check whether the specified RTC Tamper interrupt has occurred or not. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC Tamper interrupt to check. + * This parameter can be: + * @arg RTC_IT_TAMPALL: All tampers interrupts + * @arg RTC_IT_TAMP1: Tamper1 interrupt + * @arg RTC_IT_TAMP2: Tamper2 interrupt + * @arg RTC_IT_TAMP3: Tamper3 interrupt + * @retval None + */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define __HAL_RTC_TAMPER_GET_IT(__HANDLE__, __INTERRUPT__) ((((((TAMP_TypeDef *)((uint32_t)((__HANDLE__)->Instance) + (__HANDLE__)->TampOffset))->MISR) & (__INTERRUPT__)) != 0U) ? 1U : 0U) +#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ +#define __HAL_RTC_TAMPER_GET_IT(__HANDLE__, __INTERRUPT__) (((((__HANDLE__)->Instance->ISR) & (__INTERRUPT__)) != 0U) ? 1U : 0U) +#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ +/** + * @brief Check whether the specified RTC Tamper interrupt has been enabled or not. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC Tamper interrupt source to check. + * This parameter can be: + * @arg RTC_IT_TAMPALL: All tampers interrupts + * @arg RTC_IT_TAMP1: Tamper1 interrupt + * @arg RTC_IT_TAMP2: Tamper2 interrupt + * @arg RTC_IT_TAMP3: Tamper3 interrupt + * @retval None + */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define __HAL_RTC_TAMPER_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((((TAMP_TypeDef *)((uint32_t)((__HANDLE__)->Instance) + (__HANDLE__)->TampOffset))->IER) & (__INTERRUPT__)) != 0U) ? 1U : 0U) +#else +#define __HAL_RTC_TAMPER_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) (((((__HANDLE__)->Instance->TAMPCR) & (__INTERRUPT__)) != 0U) ? 1U : 0U) +#endif + +/** + * @brief Get the selected RTC Tamper's flag status. + * @param __HANDLE__ specifies the RTC handle. + * @param __FLAG__ specifies the RTC Tamper Flag is pending or not. + * This parameter can be: + * @arg RTC_FLAG_TAMP1F: Tamper1 flag + * @arg RTC_FLAG_TAMP2F: Tamper2 flag + * @arg RTC_FLAG_TAMP3F: Tamper3 flag + * @retval None + */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define __HAL_RTC_TAMPER_GET_FLAG(__HANDLE__, __FLAG__) (((((TAMP_TypeDef *)((uint32_t)((__HANDLE__)->Instance) + (__HANDLE__)->TampOffset))->SR) & (__FLAG__)) != 0U) +#else +#define __HAL_RTC_TAMPER_GET_FLAG(__HANDLE__, __FLAG__) (((((__HANDLE__)->Instance->ISR) & (__FLAG__)) != 0U) ? 1U : 0U) +#endif +/** + * @brief Clear the RTC Tamper's pending flags. + * @param __HANDLE__ specifies the RTC handle. + * @param __FLAG__ specifies the RTC Tamper Flag to clear. + * This parameter can be: + * @arg RTC_FLAG_TAMP1F: Tamper1 flag + * @arg RTC_FLAG_TAMP2F: Tamper2 flag + * @arg RTC_FLAG_TAMP3F: Tamper3 flag + * @retval None + */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define __HAL_RTC_TAMPER_CLEAR_FLAG(__HANDLE__, __FLAG__) ((((TAMP_TypeDef *)((uint32_t)((__HANDLE__)->Instance) + (__HANDLE__)->TampOffset))->SCR) = (__FLAG__)) +#else +#define __HAL_RTC_TAMPER_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ISR) = (~((__FLAG__) | RTC_ISR_INIT)|((__HANDLE__)->Instance->ISR & RTC_ISR_INIT)) +#endif + +/** + * @brief Enable interrupt on the RTC Tamper and Timestamp associated Exti line. + * @retval None + */ +#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT() (EXTI->IMR1 |= RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT) + +/** + * @brief Disable interrupt on the RTC Tamper and Timestamp associated Exti line. + * @retval None + */ +#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT() (EXTI->IMR1 &= ~(RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT)) + +/** + * @brief Enable event on the RTC Tamper and Timestamp associated Exti line. + * @retval None + */ +#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_EVENT() (EXTI->EMR1 |= RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT) + +/** + * @brief Disable event on the RTC Tamper and Timestamp associated Exti line. + * @retval None + */ +#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_EVENT() (EXTI->EMR1 &= ~(RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT)) + +/** + * @brief Enable falling edge trigger on the RTC Tamper and Timestamp associated Exti line. + * @retval None + */ +#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_FALLING_EDGE() (EXTI->FTSR1 |= RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT) + +/** + * @brief Disable falling edge trigger on the RTC Tamper and Timestamp associated Exti line. + * @retval None + */ +#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_FALLING_EDGE() (EXTI->FTSR1 &= ~(RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT)) + +/** + * @brief Enable rising edge trigger on the RTC Tamper and Timestamp associated Exti line. + * @retval None + */ +#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_RISING_EDGE() (EXTI->RTSR1 |= RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT) + +/** + * @brief Disable rising edge trigger on the RTC Tamper and Timestamp associated Exti line. + * @retval None + */ +#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_RISING_EDGE() (EXTI->RTSR1 &= ~(RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT)) + +/** + * @brief Enable rising & falling edge trigger on the RTC Tamper and Timestamp associated Exti line. + * @retval None + */ +#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_RISING_FALLING_EDGE() do { \ + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_RISING_EDGE(); \ + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_FALLING_EDGE(); \ + } while(0) + +/** + * @brief Disable rising & falling edge trigger on the RTC Tamper and Timestamp associated Exti line. + * @retval None + */ +#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_RISING_FALLING_EDGE() do { \ + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_RISING_EDGE(); \ + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_FALLING_EDGE(); \ + } while(0) + +/** + * @brief Check whether the RTC Tamper and Timestamp associated Exti line interrupt flag is set or not. + * @retval Line Status. + */ +#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG() (EXTI->PR1 & RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT) + +/** + * @brief Clear the RTC Tamper and Timestamp associated Exti line flag. + * @retval None + */ +#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG() (EXTI->PR1 = RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT) + +/** + * @brief Generate a Software interrupt on the RTC Tamper and Timestamp associated Exti line + * @retval None + */ +#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT() (EXTI->SWIER1 |= RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT) + +/** + * @} + */ + +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) +/* --------------------------------- SSR Underflow ---------------------------------*/ +/** @defgroup RTCEx_SSR_Underflow RTC SSR Underflow + * @{ + */ + +/** + * @brief Enable the RTC SSRU interrupt. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC SSRU interrupt sources to be enabled. + * This parameter can be: + * @arg @ref RTC_IT_SSRU SSRU interrupt + * @retval None + */ +#define __HAL_RTC_SSRU_ENABLE_IT(__HANDLE__, __INTERRUPT__) (RTC->CR |= (__INTERRUPT__)) + +/** + * @brief Disable the RTC SSRU interrupt. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC SSRU interrupt sources to be disabled. + * This parameter can be: + * @arg @ref RTC_IT_SSRU SSRU interrupt + * @retval None + */ +#define __HAL_RTC_SSRU_DISABLE_IT(__HANDLE__, __INTERRUPT__) (RTC->CR &= ~(__INTERRUPT__)) + + +/** + * @brief Check whether the specified RTC SSRU interrupt has occurred or not. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC SSRU interrupt to check. + * This parameter can be: + * @arg @ref RTC_IT_SSRU SSRU interrupt + * @retval None + */ +#define __HAL_RTC_SSRU_GET_IT(__HANDLE__, __INTERRUPT__) ((((RTC->MISR) & ((__INTERRUPT__) >> 1) != 0U) ? 1U : 0U) +/** + * @brief Check whether the specified RTC Wake Up timer interrupt has been enabled or not. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC Wake Up timer interrupt sources to check. + * This parameter can be: + * @arg @ref RTC_IT_SSRU SSRU interrupt + * @retval None + */ +#define __HAL_RTC_SSRU_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((RTC->CR) & (__INTERRUPT__)) != 0U) ? 1U : 0U) + +/** + * @brief Get the selected RTC SSRU's flag status. + * @param __HANDLE__ specifies the RTC handle. + * @param __FLAG__ specifies the RTC SSRU Flag is pending or not. + * This parameter can be: + * @arg @ref RTC_FLAG_SSRUF + * @arg @ref RTC_FLAG_SSRUWF + * @retval None + */ +#define __HAL_RTC_SSRU_GET_FLAG(__HANDLE__, __FLAG__) (__HAL_RTC_GET_FLAG((__HANDLE__), (__FLAG__))) + +/** + * @brief Clear the RTC Wake Up timer's pending flags. + * @param __HANDLE__ specifies the RTC handle. + * @param __FLAG__ specifies the RTC SSRU Flag to clear. + * This parameter can be: + * @arg @ref RTC_FLAG_SSRUF + * @retval None + */ +#define __HAL_RTC_SSRU_CLEAR_FLAG(__HANDLE__, __FLAG__) (__HAL_RTC_CLEAR_FLAG((__HANDLE__), RTC_CLEAR_SSRUF)) + +/* WAKE-UP TIMER EXTI */ +/* ------------------ */ +/** + * @brief Enable interrupt on the RTC SSR Underflow associated Exti line. + * @retval None + */ +#define __HAL_RTC_SSRU_EXTI_ENABLE_IT() (EXTI->IMR1 |= RTC_EXTI_LINE_SSRU_EVENT) + +/** + * @brief Disable interrupt on the RTC SSR Underflow associated Exti line. + * @retval None + */ +#define __HAL_RTC_SSRU_EXTI_DISABLE_IT() (EXTI->IMR1 &= ~(RTC_EXTI_LINE_SSRU_EVENT)) + +/** + * @brief Enable event on the RTC SSR Underflow associated Exti line. + * @retval None + */ +#define __HAL_RTC_SSRU_EXTI_ENABLE_EVENT() (EXTI->EMR1 |= RTC_EXTI_LINE_SSRU_EVENT) + +/** + * @brief Disable event on the RTC SSR Underflow associated Exti line. + * @retval None + */ +#define __HAL_RTC_SSRU_EXTI_DISABLE_EVENT() (EXTI->EMR1 &= ~(RTC_EXTI_LINE_SSRU_EVENT)) + +/** + * @} + */ + +#endif /* #if defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup RTCEx_Exported_Functions RTCEx Exported Functions + * @{ + */ + +/* ========================================================================== */ +/* ##### RTC TimeStamp exported functions ##### */ +/* ========================================================================== */ + +/* RTC TimeStamp functions ****************************************************/ + +/** @defgroup RTCEx_Exported_Functions_Group1 Extended RTC TimeStamp functions + * @{ + */ +HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin); +HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp_IT(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin); +HAL_StatusTypeDef HAL_RTCEx_DeactivateTimeStamp(RTC_HandleTypeDef *hrtc); +HAL_StatusTypeDef HAL_RTCEx_SetInternalTimeStamp(RTC_HandleTypeDef *hrtc); +HAL_StatusTypeDef HAL_RTCEx_DeactivateInternalTimeStamp(RTC_HandleTypeDef *hrtc); +HAL_StatusTypeDef HAL_RTCEx_GetTimeStamp(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTimeStamp, RTC_DateTypeDef *sTimeStampDate, uint32_t Format); +void HAL_RTCEx_TamperTimeStampIRQHandler(RTC_HandleTypeDef *hrtc); +void HAL_RTCEx_TimeStampEventCallback(RTC_HandleTypeDef *hrtc); +HAL_StatusTypeDef HAL_RTCEx_PollForTimeStampEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout); +/** + * @} + */ + +/* ========================================================================== */ +/* ##### RTC Wake-up exported functions ##### */ +/* ========================================================================== */ + +/* RTC Wake-up functions ******************************************************/ + +/** @defgroup RTCEx_Exported_Functions_Group2 Extended RTC Wake-up functions + * @{ + */ +HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock); +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock, uint32_t WakeUpAutoClr); +#else +HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock); +#endif +HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc); +uint32_t HAL_RTCEx_GetWakeUpTimer(RTC_HandleTypeDef *hrtc); +void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc); +void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc); +HAL_StatusTypeDef HAL_RTCEx_PollForWakeUpTimerEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout); +/** + * @} + */ + +/* ========================================================================== */ +/* ##### Extended RTC Peripheral Control exported functions ##### */ +/* ========================================================================== */ + +/* Extended RTC Peripheral Control functions **********************************/ + +/** @defgroup RTCEx_Exported_Functions_Group3 Extended Peripheral Control functions + * @{ + */ +HAL_StatusTypeDef HAL_RTCEx_SetSmoothCalib(RTC_HandleTypeDef *hrtc, uint32_t SmoothCalibPeriod, uint32_t SmoothCalibPlusPulses, uint32_t SmoothCalibMinusPulsesValue); +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +HAL_StatusTypeDef HAL_RTCEx_SetLowPowerCalib(RTC_HandleTypeDef *hrtc, uint32_t LowPowerCalib); +#endif +HAL_StatusTypeDef HAL_RTCEx_SetSynchroShift(RTC_HandleTypeDef *hrtc, uint32_t ShiftAdd1S, uint32_t ShiftSubFS); +HAL_StatusTypeDef HAL_RTCEx_SetCalibrationOutPut(RTC_HandleTypeDef *hrtc, uint32_t CalibOutput); +HAL_StatusTypeDef HAL_RTCEx_DeactivateCalibrationOutPut(RTC_HandleTypeDef *hrtc); +HAL_StatusTypeDef HAL_RTCEx_SetRefClock(RTC_HandleTypeDef *hrtc); +HAL_StatusTypeDef HAL_RTCEx_DeactivateRefClock(RTC_HandleTypeDef *hrtc); +HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc); +HAL_StatusTypeDef HAL_RTCEx_DisableBypassShadow(RTC_HandleTypeDef *hrtc); +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) +HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc); +HAL_StatusTypeDef HAL_RTCEx_DeactivateSSRU(RTC_HandleTypeDef *hrtc); +void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc); +void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc); +#endif +/** + * @} + */ + +/* Extended RTC features functions *******************************************/ +/** @defgroup RTCEx_Exported_Functions_Group4 Extended features functions + * @{ + */ + +void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc); +HAL_StatusTypeDef HAL_RTCEx_PollForAlarmBEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout); +/** + * @} + */ + +/** @defgroup RTCEx_Exported_Functions_Group5 Extended RTC Tamper functions + * @{ + */ +HAL_StatusTypeDef HAL_RTCEx_SetTamper(RTC_HandleTypeDef *hrtc, RTC_TamperTypeDef *sTamper); +HAL_StatusTypeDef HAL_RTCEx_SetTamper_IT(RTC_HandleTypeDef *hrtc, RTC_TamperTypeDef *sTamper); +HAL_StatusTypeDef HAL_RTCEx_DeactivateTamper(RTC_HandleTypeDef *hrtc, uint32_t Tamper); + +#if defined(RTC_TAMPER1_SUPPORT) +HAL_StatusTypeDef HAL_RTCEx_PollForTamper1Event(RTC_HandleTypeDef *hrtc, uint32_t Timeout); +#endif /* RTC_TAMPER1_SUPPORT */ +HAL_StatusTypeDef HAL_RTCEx_PollForTamper2Event(RTC_HandleTypeDef *hrtc, uint32_t Timeout); +#if defined(RTC_TAMPER3_SUPPORT) +HAL_StatusTypeDef HAL_RTCEx_PollForTamper3Event(RTC_HandleTypeDef *hrtc, uint32_t Timeout); +#endif /* RTC_TAMPER3_SUPPORT */ + +#if defined(RTC_TAMPER1_SUPPORT) +void HAL_RTCEx_Tamper1EventCallback(RTC_HandleTypeDef *hrtc); +#endif /* RTC_TAMPER1_SUPPORT */ +void HAL_RTCEx_Tamper2EventCallback(RTC_HandleTypeDef *hrtc); +#if defined(RTC_TAMPER3_SUPPORT) +void HAL_RTCEx_Tamper3EventCallback(RTC_HandleTypeDef *hrtc); +#endif /* RTC_TAMPER3_SUPPORT */ + + +/** + * @} + */ + +/** @defgroup RTCEx_Exported_Functions_Group6 Extended RTC Backup register functions + * @{ + */ +void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data); +uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister); +/** + * @} + */ + +/** + * @} + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/** @defgroup RTCEx_Private_Constants RTCEx Private Constants + * @{ + */ +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define RTC_EXTI_LINE_SSRU_EVENT EXTI_IMR1_IM18 /*!< External interrupt line 18 Connected to the RTC SSR Underflow event */ +#endif + +#define RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT EXTI_IMR1_IM19 /*!< External interrupt line 19 Connected to the RTC Tamper and Time Stamp events */ + +#define RTC_EXTI_LINE_WAKEUPTIMER_EVENT EXTI_IMR1_IM20 /*!< External interrupt line 20 Connected to the RTC Wakeup event */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup RTCEx_Private_Macros RTCEx Private Macros + * @{ + */ + +/** @defgroup RTCEx_IS_RTC_Definitions Private macros to check input parameters + * @{ + */ +#define IS_TIMESTAMP_EDGE(EDGE) (((EDGE) == RTC_TIMESTAMPEDGE_RISING) || \ + ((EDGE) == RTC_TIMESTAMPEDGE_FALLING)) + +#define IS_RTC_TAMPER_INTERRUPT(INTERRUPT) ((((INTERRUPT) & (uint32_t)0xFFB6FFFB) == 0x00) && ((INTERRUPT) != 0U)) + +#define IS_RTC_TIMESTAMP_PIN(PIN) (((PIN) == RTC_TIMESTAMPPIN_DEFAULT)) + +#define IS_RTC_WAKEUP_CLOCK(CLOCK) (((CLOCK) == RTC_WAKEUPCLOCK_RTCCLK_DIV16) || \ + ((CLOCK) == RTC_WAKEUPCLOCK_RTCCLK_DIV8) || \ + ((CLOCK) == RTC_WAKEUPCLOCK_RTCCLK_DIV4) || \ + ((CLOCK) == RTC_WAKEUPCLOCK_RTCCLK_DIV2) || \ + ((CLOCK) == RTC_WAKEUPCLOCK_CK_SPRE_16BITS) || \ + ((CLOCK) == RTC_WAKEUPCLOCK_CK_SPRE_17BITS)) + +#define IS_RTC_WAKEUP_COUNTER(COUNTER) ((COUNTER) <= RTC_WUTR_WUT) + +#define IS_RTC_SMOOTH_CALIB_PERIOD(PERIOD) (((PERIOD) == RTC_SMOOTHCALIB_PERIOD_32SEC) || \ + ((PERIOD) == RTC_SMOOTHCALIB_PERIOD_16SEC) || \ + ((PERIOD) == RTC_SMOOTHCALIB_PERIOD_8SEC)) + +#define IS_RTC_SMOOTH_CALIB_PLUS(PLUS) (((PLUS) == RTC_SMOOTHCALIB_PLUSPULSES_SET) || \ + ((PLUS) == RTC_SMOOTHCALIB_PLUSPULSES_RESET)) + +#define IS_RTC_SMOOTH_CALIB_MINUS(VALUE) ((VALUE) <= RTC_CALR_CALM) + +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define IS_RTC_LOW_POWER_CALIB(LPCAL) (((LPCAL) == RTC_LPCAL_SET) || \ + ((LPCAL) == RTC_LPCAL_RESET)) +#endif + +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define IS_RTC_TAMPER(__TAMPER__) ((((__TAMPER__) & RTC_TAMPER_ALL) != 0x00U) && \ + (((__TAMPER__) & ~RTC_TAMPER_ALL) == 0x00U)) +#else +#define IS_RTC_TAMPER(TAMPER) ((((TAMPER) & (uint32_t)0xFFFFFFD6) == 0x00) && ((TAMPER) != 0U)) +#endif + + +#define IS_RTC_TAMPER_TRIGGER(__TRIGGER__) (((__TRIGGER__) == RTC_TAMPERTRIGGER_RISINGEDGE) || \ + ((__TRIGGER__) == RTC_TAMPERTRIGGER_FALLINGEDGE) || \ + ((__TRIGGER__) == RTC_TAMPERTRIGGER_LOWLEVEL) || \ + ((__TRIGGER__) == RTC_TAMPERTRIGGER_HIGHLEVEL)) + +#define IS_RTC_TAMPER_ERASE_MODE(__MODE__) (((__MODE__) == RTC_TAMPER_ERASE_BACKUP_ENABLE) || \ + ((__MODE__) == RTC_TAMPER_ERASE_BACKUP_DISABLE)) + +#define IS_RTC_TAMPER_MASKFLAG_STATE(__STATE__) (((__STATE__) == RTC_TAMPERMASK_FLAG_ENABLE) || \ + ((__STATE__) == RTC_TAMPERMASK_FLAG_DISABLE)) + +#define IS_RTC_TAMPER_FILTER(__FILTER__) (((__FILTER__) == RTC_TAMPERFILTER_DISABLE) || \ + ((__FILTER__) == RTC_TAMPERFILTER_2SAMPLE) || \ + ((__FILTER__) == RTC_TAMPERFILTER_4SAMPLE) || \ + ((__FILTER__) == RTC_TAMPERFILTER_8SAMPLE)) + +#define IS_RTC_TAMPER_SAMPLING_FREQ(__FREQ__) (((__FREQ__) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV32768)|| \ + ((__FREQ__) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV16384)|| \ + ((__FREQ__) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV8192) || \ + ((__FREQ__) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV4096) || \ + ((__FREQ__) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV2048) || \ + ((__FREQ__) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV1024) || \ + ((__FREQ__) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV512) || \ + ((__FREQ__) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV256)) + +#define IS_RTC_TAMPER_PRECHARGE_DURATION(__DURATION__) (((__DURATION__) == RTC_TAMPERPRECHARGEDURATION_1RTCCLK) || \ + ((__DURATION__) == RTC_TAMPERPRECHARGEDURATION_2RTCCLK) || \ + ((__DURATION__) == RTC_TAMPERPRECHARGEDURATION_4RTCCLK) || \ + ((__DURATION__) == RTC_TAMPERPRECHARGEDURATION_8RTCCLK)) + +#define IS_RTC_TAMPER_PULLUP_STATE(__STATE__) (((__STATE__) == RTC_TAMPER_PULLUP_ENABLE) || \ + ((__STATE__) == RTC_TAMPER_PULLUP_DISABLE)) + +#define IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION(DETECTION) (((DETECTION) == RTC_TIMESTAMPONTAMPERDETECTION_ENABLE) || \ + ((DETECTION) == RTC_TIMESTAMPONTAMPERDETECTION_DISABLE)) + +#define IS_RTC_BKP(__BKP__) ((__BKP__) < RTC_BKP_NUMBER) + +#define IS_RTC_SHIFT_ADD1S(SEL) (((SEL) == RTC_SHIFTADD1S_RESET) || \ + ((SEL) == RTC_SHIFTADD1S_SET)) + +#define IS_RTC_SHIFT_SUBFS(FS) ((FS) <= RTC_SHIFTR_SUBFS) + +#define IS_RTC_CALIB_OUTPUT(OUTPUT) (((OUTPUT) == RTC_CALIBOUTPUT_512HZ) || \ + ((OUTPUT) == RTC_CALIBOUTPUT_1HZ)) + +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) +#define IS_RTC_BINARY_MODE(MODE) (((MODE) == RTC_BINARY_NONE) || \ + ((MODE) == RTC_BINARY_ONLY) || \ + ((MODE) == RTC_BINARY_MIX )) + +#define IS_RTC_BINARY_MIX_BCDU(BDCU) (((BDCU) == RTC_BINARY_MIX_BCDU_0) || \ + ((BDCU) == RTC_BINARY_MIX_BCDU_1) || \ + ((BDCU) == RTC_BINARY_MIX_BCDU_2) || \ + ((BDCU) == RTC_BINARY_MIX_BCDU_3) || \ + ((BDCU) == RTC_BINARY_MIX_BCDU_4) || \ + ((BDCU) == RTC_BINARY_MIX_BCDU_5) || \ + ((BDCU) == RTC_BINARY_MIX_BCDU_6) || \ + ((BDCU) == RTC_BINARY_MIX_BCDU_7)) + +#define IS_RTC_ALARM_SUB_SECOND_BINARY_MASK(MASK) (((MASK) == 0u) || \ + (((MASK) >= RTC_ALARMSUBSECONDBINMASK_SS31_1) && ((MASK) <= RTC_ALARMSUBSECONDBINMASK_NONE))) + +#define IS_RTC_ALARMSUBSECONDBIN_AUTOCLR(SEL) (((SEL) == RTC_ALARMSUBSECONDBIN_AUTOCLR_NO) || \ + ((SEL) == RTC_ALARMSUBSECONDBIN_AUTOCLR_YES)) +#endif /* #if defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif /* __cplusplus */ + +#endif /* STM32L4xx_HAL_RTC_EX_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h new file mode 100644 index 0000000..9d174c0 --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h @@ -0,0 +1,2350 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_tim.h + * @author MCD Application Team + * @brief Header file of TIM HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32L4xx_HAL_TIM_H +#define STM32L4xx_HAL_TIM_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal_def.h" + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + +/** @addtogroup TIM + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup TIM_Exported_Types TIM Exported Types + * @{ + */ + +/** + * @brief TIM Time base Configuration Structure definition + */ +typedef struct +{ + uint32_t Prescaler; /*!< Specifies the prescaler value used to divide the TIM clock. + This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */ + + uint32_t CounterMode; /*!< Specifies the counter mode. + This parameter can be a value of @ref TIM_Counter_Mode */ + + uint32_t Period; /*!< Specifies the period value to be loaded into the active + Auto-Reload Register at the next update event. + This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF. */ + + uint32_t ClockDivision; /*!< Specifies the clock division. + This parameter can be a value of @ref TIM_ClockDivision */ + + uint32_t RepetitionCounter; /*!< Specifies the repetition counter value. Each time the RCR downcounter + reaches zero, an update event is generated and counting restarts + from the RCR value (N). + This means in PWM mode that (N+1) corresponds to: + - the number of PWM periods in edge-aligned mode + - the number of half PWM period in center-aligned mode + GP timers: this parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF. + Advanced timers: this parameter must be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF. */ + + uint32_t AutoReloadPreload; /*!< Specifies the auto-reload preload. + This parameter can be a value of @ref TIM_AutoReloadPreload */ +} TIM_Base_InitTypeDef; + +/** + * @brief TIM Output Compare Configuration Structure definition + */ +typedef struct +{ + uint32_t OCMode; /*!< Specifies the TIM mode. + This parameter can be a value of @ref TIM_Output_Compare_and_PWM_modes */ + + uint32_t Pulse; /*!< Specifies the pulse value to be loaded into the Capture Compare Register. + This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */ + + uint32_t OCPolarity; /*!< Specifies the output polarity. + This parameter can be a value of @ref TIM_Output_Compare_Polarity */ + + uint32_t OCNPolarity; /*!< Specifies the complementary output polarity. + This parameter can be a value of @ref TIM_Output_Compare_N_Polarity + @note This parameter is valid only for timer instances supporting break feature. */ + + uint32_t OCFastMode; /*!< Specifies the Fast mode state. + This parameter can be a value of @ref TIM_Output_Fast_State + @note This parameter is valid only in PWM1 and PWM2 mode. */ + + + uint32_t OCIdleState; /*!< Specifies the TIM Output Compare pin state during Idle state. + This parameter can be a value of @ref TIM_Output_Compare_Idle_State + @note This parameter is valid only for timer instances supporting break feature. */ + + uint32_t OCNIdleState; /*!< Specifies the TIM Output Compare pin state during Idle state. + This parameter can be a value of @ref TIM_Output_Compare_N_Idle_State + @note This parameter is valid only for timer instances supporting break feature. */ +} TIM_OC_InitTypeDef; + +/** + * @brief TIM One Pulse Mode Configuration Structure definition + */ +typedef struct +{ + uint32_t OCMode; /*!< Specifies the TIM mode. + This parameter can be a value of @ref TIM_Output_Compare_and_PWM_modes */ + + uint32_t Pulse; /*!< Specifies the pulse value to be loaded into the Capture Compare Register. + This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */ + + uint32_t OCPolarity; /*!< Specifies the output polarity. + This parameter can be a value of @ref TIM_Output_Compare_Polarity */ + + uint32_t OCNPolarity; /*!< Specifies the complementary output polarity. + This parameter can be a value of @ref TIM_Output_Compare_N_Polarity + @note This parameter is valid only for timer instances supporting break feature. */ + + uint32_t OCIdleState; /*!< Specifies the TIM Output Compare pin state during Idle state. + This parameter can be a value of @ref TIM_Output_Compare_Idle_State + @note This parameter is valid only for timer instances supporting break feature. */ + + uint32_t OCNIdleState; /*!< Specifies the TIM Output Compare pin state during Idle state. + This parameter can be a value of @ref TIM_Output_Compare_N_Idle_State + @note This parameter is valid only for timer instances supporting break feature. */ + + uint32_t ICPolarity; /*!< Specifies the active edge of the input signal. + This parameter can be a value of @ref TIM_Input_Capture_Polarity */ + + uint32_t ICSelection; /*!< Specifies the input. + This parameter can be a value of @ref TIM_Input_Capture_Selection */ + + uint32_t ICFilter; /*!< Specifies the input capture filter. + This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ +} TIM_OnePulse_InitTypeDef; + +/** + * @brief TIM Input Capture Configuration Structure definition + */ +typedef struct +{ + uint32_t ICPolarity; /*!< Specifies the active edge of the input signal. + This parameter can be a value of @ref TIM_Input_Capture_Polarity */ + + uint32_t ICSelection; /*!< Specifies the input. + This parameter can be a value of @ref TIM_Input_Capture_Selection */ + + uint32_t ICPrescaler; /*!< Specifies the Input Capture Prescaler. + This parameter can be a value of @ref TIM_Input_Capture_Prescaler */ + + uint32_t ICFilter; /*!< Specifies the input capture filter. + This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ +} TIM_IC_InitTypeDef; + +/** + * @brief TIM Encoder Configuration Structure definition + */ +typedef struct +{ + uint32_t EncoderMode; /*!< Specifies the active edge of the input signal. + This parameter can be a value of @ref TIM_Encoder_Mode */ + + uint32_t IC1Polarity; /*!< Specifies the active edge of the input signal. + This parameter can be a value of @ref TIM_Encoder_Input_Polarity */ + + uint32_t IC1Selection; /*!< Specifies the input. + This parameter can be a value of @ref TIM_Input_Capture_Selection */ + + uint32_t IC1Prescaler; /*!< Specifies the Input Capture Prescaler. + This parameter can be a value of @ref TIM_Input_Capture_Prescaler */ + + uint32_t IC1Filter; /*!< Specifies the input capture filter. + This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ + + uint32_t IC2Polarity; /*!< Specifies the active edge of the input signal. + This parameter can be a value of @ref TIM_Encoder_Input_Polarity */ + + uint32_t IC2Selection; /*!< Specifies the input. + This parameter can be a value of @ref TIM_Input_Capture_Selection */ + + uint32_t IC2Prescaler; /*!< Specifies the Input Capture Prescaler. + This parameter can be a value of @ref TIM_Input_Capture_Prescaler */ + + uint32_t IC2Filter; /*!< Specifies the input capture filter. + This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ +} TIM_Encoder_InitTypeDef; + +/** + * @brief Clock Configuration Handle Structure definition + */ +typedef struct +{ + uint32_t ClockSource; /*!< TIM clock sources + This parameter can be a value of @ref TIM_Clock_Source */ + uint32_t ClockPolarity; /*!< TIM clock polarity + This parameter can be a value of @ref TIM_Clock_Polarity */ + uint32_t ClockPrescaler; /*!< TIM clock prescaler + This parameter can be a value of @ref TIM_Clock_Prescaler */ + uint32_t ClockFilter; /*!< TIM clock filter + This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ +} TIM_ClockConfigTypeDef; + +/** + * @brief TIM Clear Input Configuration Handle Structure definition + */ +typedef struct +{ + uint32_t ClearInputState; /*!< TIM clear Input state + This parameter can be ENABLE or DISABLE */ + uint32_t ClearInputSource; /*!< TIM clear Input sources + This parameter can be a value of @ref TIM_ClearInput_Source */ + uint32_t ClearInputPolarity; /*!< TIM Clear Input polarity + This parameter can be a value of @ref TIM_ClearInput_Polarity */ + uint32_t ClearInputPrescaler; /*!< TIM Clear Input prescaler + This parameter must be 0: When OCRef clear feature is used with ETR source, ETR prescaler must be off */ + uint32_t ClearInputFilter; /*!< TIM Clear Input filter + This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ +} TIM_ClearInputConfigTypeDef; + +/** + * @brief TIM Master configuration Structure definition + * @note Advanced timers provide TRGO2 internal line which is redirected + * to the ADC + */ +typedef struct +{ + uint32_t MasterOutputTrigger; /*!< Trigger output (TRGO) selection + This parameter can be a value of @ref TIM_Master_Mode_Selection */ + uint32_t MasterOutputTrigger2; /*!< Trigger output2 (TRGO2) selection + This parameter can be a value of @ref TIM_Master_Mode_Selection_2 */ + uint32_t MasterSlaveMode; /*!< Master/slave mode selection + This parameter can be a value of @ref TIM_Master_Slave_Mode + @note When the Master/slave mode is enabled, the effect of + an event on the trigger input (TRGI) is delayed to allow a + perfect synchronization between the current timer and its + slaves (through TRGO). It is not mandatory in case of timer + synchronization mode. */ +} TIM_MasterConfigTypeDef; + +/** + * @brief TIM Slave configuration Structure definition + */ +typedef struct +{ + uint32_t SlaveMode; /*!< Slave mode selection + This parameter can be a value of @ref TIM_Slave_Mode */ + uint32_t InputTrigger; /*!< Input Trigger source + This parameter can be a value of @ref TIM_Trigger_Selection */ + uint32_t TriggerPolarity; /*!< Input Trigger polarity + This parameter can be a value of @ref TIM_Trigger_Polarity */ + uint32_t TriggerPrescaler; /*!< Input trigger prescaler + This parameter can be a value of @ref TIM_Trigger_Prescaler */ + uint32_t TriggerFilter; /*!< Input trigger filter + This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ + +} TIM_SlaveConfigTypeDef; + +/** + * @brief TIM Break input(s) and Dead time configuration Structure definition + * @note 2 break inputs can be configured (BKIN and BKIN2) with configurable + * filter and polarity. + */ +typedef struct +{ + uint32_t OffStateRunMode; /*!< TIM off state in run mode + This parameter can be a value of @ref TIM_OSSR_Off_State_Selection_for_Run_mode_state */ + uint32_t OffStateIDLEMode; /*!< TIM off state in IDLE mode + This parameter can be a value of @ref TIM_OSSI_Off_State_Selection_for_Idle_mode_state */ + uint32_t LockLevel; /*!< TIM Lock level + This parameter can be a value of @ref TIM_Lock_level */ + uint32_t DeadTime; /*!< TIM dead Time + This parameter can be a number between Min_Data = 0x00 and Max_Data = 0xFF */ + uint32_t BreakState; /*!< TIM Break State + This parameter can be a value of @ref TIM_Break_Input_enable_disable */ + uint32_t BreakPolarity; /*!< TIM Break input polarity + This parameter can be a value of @ref TIM_Break_Polarity */ + uint32_t BreakFilter; /*!< Specifies the break input filter. + This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ + uint32_t Break2State; /*!< TIM Break2 State + This parameter can be a value of @ref TIM_Break2_Input_enable_disable */ + uint32_t Break2Polarity; /*!< TIM Break2 input polarity + This parameter can be a value of @ref TIM_Break2_Polarity */ + uint32_t Break2Filter; /*!< TIM break2 input filter. + This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ + uint32_t AutomaticOutput; /*!< TIM Automatic Output Enable state + This parameter can be a value of @ref TIM_AOE_Bit_Set_Reset */ +} TIM_BreakDeadTimeConfigTypeDef; + +/** + * @brief HAL State structures definition + */ +typedef enum +{ + HAL_TIM_STATE_RESET = 0x00U, /*!< Peripheral not yet initialized or disabled */ + HAL_TIM_STATE_READY = 0x01U, /*!< Peripheral Initialized and ready for use */ + HAL_TIM_STATE_BUSY = 0x02U, /*!< An internal process is ongoing */ + HAL_TIM_STATE_TIMEOUT = 0x03U, /*!< Timeout state */ + HAL_TIM_STATE_ERROR = 0x04U /*!< Reception process is ongoing */ +} HAL_TIM_StateTypeDef; + +/** + * @brief TIM Channel States definition + */ +typedef enum +{ + HAL_TIM_CHANNEL_STATE_RESET = 0x00U, /*!< TIM Channel initial state */ + HAL_TIM_CHANNEL_STATE_READY = 0x01U, /*!< TIM Channel ready for use */ + HAL_TIM_CHANNEL_STATE_BUSY = 0x02U, /*!< An internal process is ongoing on the TIM channel */ +} HAL_TIM_ChannelStateTypeDef; + +/** + * @brief DMA Burst States definition + */ +typedef enum +{ + HAL_DMA_BURST_STATE_RESET = 0x00U, /*!< DMA Burst initial state */ + HAL_DMA_BURST_STATE_READY = 0x01U, /*!< DMA Burst ready for use */ + HAL_DMA_BURST_STATE_BUSY = 0x02U, /*!< Ongoing DMA Burst */ +} HAL_TIM_DMABurstStateTypeDef; + +/** + * @brief HAL Active channel structures definition + */ +typedef enum +{ + HAL_TIM_ACTIVE_CHANNEL_1 = 0x01U, /*!< The active channel is 1 */ + HAL_TIM_ACTIVE_CHANNEL_2 = 0x02U, /*!< The active channel is 2 */ + HAL_TIM_ACTIVE_CHANNEL_3 = 0x04U, /*!< The active channel is 3 */ + HAL_TIM_ACTIVE_CHANNEL_4 = 0x08U, /*!< The active channel is 4 */ + HAL_TIM_ACTIVE_CHANNEL_5 = 0x10U, /*!< The active channel is 5 */ + HAL_TIM_ACTIVE_CHANNEL_6 = 0x20U, /*!< The active channel is 6 */ + HAL_TIM_ACTIVE_CHANNEL_CLEARED = 0x00U /*!< All active channels cleared */ +} HAL_TIM_ActiveChannel; + +/** + * @brief TIM Time Base Handle Structure definition + */ +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) +typedef struct __TIM_HandleTypeDef +#else +typedef struct +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ +{ + TIM_TypeDef *Instance; /*!< Register base address */ + TIM_Base_InitTypeDef Init; /*!< TIM Time Base required parameters */ + HAL_TIM_ActiveChannel Channel; /*!< Active channel */ + DMA_HandleTypeDef *hdma[7]; /*!< DMA Handlers array + This array is accessed by a @ref DMA_Handle_index */ + HAL_LockTypeDef Lock; /*!< Locking object */ + __IO HAL_TIM_StateTypeDef State; /*!< TIM operation state */ + __IO HAL_TIM_ChannelStateTypeDef ChannelState[6]; /*!< TIM channel operation state */ + __IO HAL_TIM_ChannelStateTypeDef ChannelNState[4]; /*!< TIM complementary channel operation state */ + __IO HAL_TIM_DMABurstStateTypeDef DMABurstState; /*!< DMA burst operation state */ + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + void (* Base_MspInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Base Msp Init Callback */ + void (* Base_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Base Msp DeInit Callback */ + void (* IC_MspInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM IC Msp Init Callback */ + void (* IC_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM IC Msp DeInit Callback */ + void (* OC_MspInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM OC Msp Init Callback */ + void (* OC_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM OC Msp DeInit Callback */ + void (* PWM_MspInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM PWM Msp Init Callback */ + void (* PWM_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM PWM Msp DeInit Callback */ + void (* OnePulse_MspInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM One Pulse Msp Init Callback */ + void (* OnePulse_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM One Pulse Msp DeInit Callback */ + void (* Encoder_MspInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Encoder Msp Init Callback */ + void (* Encoder_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Encoder Msp DeInit Callback */ + void (* HallSensor_MspInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Hall Sensor Msp Init Callback */ + void (* HallSensor_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Hall Sensor Msp DeInit Callback */ + void (* PeriodElapsedCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Period Elapsed Callback */ + void (* PeriodElapsedHalfCpltCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Period Elapsed half complete Callback */ + void (* TriggerCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Trigger Callback */ + void (* TriggerHalfCpltCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Trigger half complete Callback */ + void (* IC_CaptureCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Input Capture Callback */ + void (* IC_CaptureHalfCpltCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Input Capture half complete Callback */ + void (* OC_DelayElapsedCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Output Compare Delay Elapsed Callback */ + void (* PWM_PulseFinishedCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM PWM Pulse Finished Callback */ + void (* PWM_PulseFinishedHalfCpltCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM PWM Pulse Finished half complete Callback */ + void (* ErrorCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Error Callback */ + void (* CommutationCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Commutation Callback */ + void (* CommutationHalfCpltCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Commutation half complete Callback */ + void (* BreakCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Break Callback */ + void (* Break2Callback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Break2 Callback */ +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ +} TIM_HandleTypeDef; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) +/** + * @brief HAL TIM Callback ID enumeration definition + */ +typedef enum +{ + HAL_TIM_BASE_MSPINIT_CB_ID = 0x00U /*!< TIM Base MspInit Callback ID */ + , HAL_TIM_BASE_MSPDEINIT_CB_ID = 0x01U /*!< TIM Base MspDeInit Callback ID */ + , HAL_TIM_IC_MSPINIT_CB_ID = 0x02U /*!< TIM IC MspInit Callback ID */ + , HAL_TIM_IC_MSPDEINIT_CB_ID = 0x03U /*!< TIM IC MspDeInit Callback ID */ + , HAL_TIM_OC_MSPINIT_CB_ID = 0x04U /*!< TIM OC MspInit Callback ID */ + , HAL_TIM_OC_MSPDEINIT_CB_ID = 0x05U /*!< TIM OC MspDeInit Callback ID */ + , HAL_TIM_PWM_MSPINIT_CB_ID = 0x06U /*!< TIM PWM MspInit Callback ID */ + , HAL_TIM_PWM_MSPDEINIT_CB_ID = 0x07U /*!< TIM PWM MspDeInit Callback ID */ + , HAL_TIM_ONE_PULSE_MSPINIT_CB_ID = 0x08U /*!< TIM One Pulse MspInit Callback ID */ + , HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID = 0x09U /*!< TIM One Pulse MspDeInit Callback ID */ + , HAL_TIM_ENCODER_MSPINIT_CB_ID = 0x0AU /*!< TIM Encoder MspInit Callback ID */ + , HAL_TIM_ENCODER_MSPDEINIT_CB_ID = 0x0BU /*!< TIM Encoder MspDeInit Callback ID */ + , HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID = 0x0CU /*!< TIM Hall Sensor MspDeInit Callback ID */ + , HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID = 0x0DU /*!< TIM Hall Sensor MspDeInit Callback ID */ + , HAL_TIM_PERIOD_ELAPSED_CB_ID = 0x0EU /*!< TIM Period Elapsed Callback ID */ + , HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID = 0x0FU /*!< TIM Period Elapsed half complete Callback ID */ + , HAL_TIM_TRIGGER_CB_ID = 0x10U /*!< TIM Trigger Callback ID */ + , HAL_TIM_TRIGGER_HALF_CB_ID = 0x11U /*!< TIM Trigger half complete Callback ID */ + + , HAL_TIM_IC_CAPTURE_CB_ID = 0x12U /*!< TIM Input Capture Callback ID */ + , HAL_TIM_IC_CAPTURE_HALF_CB_ID = 0x13U /*!< TIM Input Capture half complete Callback ID */ + , HAL_TIM_OC_DELAY_ELAPSED_CB_ID = 0x14U /*!< TIM Output Compare Delay Elapsed Callback ID */ + , HAL_TIM_PWM_PULSE_FINISHED_CB_ID = 0x15U /*!< TIM PWM Pulse Finished Callback ID */ + , HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID = 0x16U /*!< TIM PWM Pulse Finished half complete Callback ID */ + , HAL_TIM_ERROR_CB_ID = 0x17U /*!< TIM Error Callback ID */ + , HAL_TIM_COMMUTATION_CB_ID = 0x18U /*!< TIM Commutation Callback ID */ + , HAL_TIM_COMMUTATION_HALF_CB_ID = 0x19U /*!< TIM Commutation half complete Callback ID */ + , HAL_TIM_BREAK_CB_ID = 0x1AU /*!< TIM Break Callback ID */ + , HAL_TIM_BREAK2_CB_ID = 0x1BU /*!< TIM Break2 Callback ID */ +} HAL_TIM_CallbackIDTypeDef; + +/** + * @brief HAL TIM Callback pointer definition + */ +typedef void (*pTIM_CallbackTypeDef)(TIM_HandleTypeDef *htim); /*!< pointer to the TIM callback function */ + +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + +/** + * @} + */ +/* End of exported types -----------------------------------------------------*/ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup TIM_Exported_Constants TIM Exported Constants + * @{ + */ + +/** @defgroup TIM_ClearInput_Source TIM Clear Input Source + * @{ + */ +#define TIM_CLEARINPUTSOURCE_NONE 0x00000000U /*!< OCREF_CLR is disabled */ +#define TIM_CLEARINPUTSOURCE_ETR 0x00000001U /*!< OCREF_CLR is connected to ETRF input */ +#define TIM_CLEARINPUTSOURCE_OCREFCLR 0x00000002U /*!< OCREF_CLR is connected to OCREF_CLR_INT */ +/** + * @} + */ + +/** @defgroup TIM_DMA_Base_address TIM DMA Base Address + * @{ + */ +#define TIM_DMABASE_CR1 0x00000000U +#define TIM_DMABASE_CR2 0x00000001U +#define TIM_DMABASE_SMCR 0x00000002U +#define TIM_DMABASE_DIER 0x00000003U +#define TIM_DMABASE_SR 0x00000004U +#define TIM_DMABASE_EGR 0x00000005U +#define TIM_DMABASE_CCMR1 0x00000006U +#define TIM_DMABASE_CCMR2 0x00000007U +#define TIM_DMABASE_CCER 0x00000008U +#define TIM_DMABASE_CNT 0x00000009U +#define TIM_DMABASE_PSC 0x0000000AU +#define TIM_DMABASE_ARR 0x0000000BU +#define TIM_DMABASE_RCR 0x0000000CU +#define TIM_DMABASE_CCR1 0x0000000DU +#define TIM_DMABASE_CCR2 0x0000000EU +#define TIM_DMABASE_CCR3 0x0000000FU +#define TIM_DMABASE_CCR4 0x00000010U +#define TIM_DMABASE_BDTR 0x00000011U +#define TIM_DMABASE_DCR 0x00000012U +#define TIM_DMABASE_DMAR 0x00000013U +#define TIM_DMABASE_OR1 0x00000014U +#define TIM_DMABASE_CCMR3 0x00000015U +#define TIM_DMABASE_CCR5 0x00000016U +#define TIM_DMABASE_CCR6 0x00000017U +#define TIM_DMABASE_OR2 0x00000018U +#define TIM_DMABASE_OR3 0x00000019U +/** + * @} + */ + +/** @defgroup TIM_Event_Source TIM Event Source + * @{ + */ +#define TIM_EVENTSOURCE_UPDATE TIM_EGR_UG /*!< Reinitialize the counter and generates an update of the registers */ +#define TIM_EVENTSOURCE_CC1 TIM_EGR_CC1G /*!< A capture/compare event is generated on channel 1 */ +#define TIM_EVENTSOURCE_CC2 TIM_EGR_CC2G /*!< A capture/compare event is generated on channel 2 */ +#define TIM_EVENTSOURCE_CC3 TIM_EGR_CC3G /*!< A capture/compare event is generated on channel 3 */ +#define TIM_EVENTSOURCE_CC4 TIM_EGR_CC4G /*!< A capture/compare event is generated on channel 4 */ +#define TIM_EVENTSOURCE_COM TIM_EGR_COMG /*!< A commutation event is generated */ +#define TIM_EVENTSOURCE_TRIGGER TIM_EGR_TG /*!< A trigger event is generated */ +#define TIM_EVENTSOURCE_BREAK TIM_EGR_BG /*!< A break event is generated */ +#define TIM_EVENTSOURCE_BREAK2 TIM_EGR_B2G /*!< A break 2 event is generated */ +/** + * @} + */ + +/** @defgroup TIM_Input_Channel_Polarity TIM Input Channel polarity + * @{ + */ +#define TIM_INPUTCHANNELPOLARITY_RISING 0x00000000U /*!< Polarity for TIx source */ +#define TIM_INPUTCHANNELPOLARITY_FALLING TIM_CCER_CC1P /*!< Polarity for TIx source */ +#define TIM_INPUTCHANNELPOLARITY_BOTHEDGE (TIM_CCER_CC1P | TIM_CCER_CC1NP) /*!< Polarity for TIx source */ +/** + * @} + */ + +/** @defgroup TIM_ETR_Polarity TIM ETR Polarity + * @{ + */ +#define TIM_ETRPOLARITY_INVERTED TIM_SMCR_ETP /*!< Polarity for ETR source */ +#define TIM_ETRPOLARITY_NONINVERTED 0x00000000U /*!< Polarity for ETR source */ +/** + * @} + */ + +/** @defgroup TIM_ETR_Prescaler TIM ETR Prescaler + * @{ + */ +#define TIM_ETRPRESCALER_DIV1 0x00000000U /*!< No prescaler is used */ +#define TIM_ETRPRESCALER_DIV2 TIM_SMCR_ETPS_0 /*!< ETR input source is divided by 2 */ +#define TIM_ETRPRESCALER_DIV4 TIM_SMCR_ETPS_1 /*!< ETR input source is divided by 4 */ +#define TIM_ETRPRESCALER_DIV8 TIM_SMCR_ETPS /*!< ETR input source is divided by 8 */ +/** + * @} + */ + +/** @defgroup TIM_Counter_Mode TIM Counter Mode + * @{ + */ +#define TIM_COUNTERMODE_UP 0x00000000U /*!< Counter used as up-counter */ +#define TIM_COUNTERMODE_DOWN TIM_CR1_DIR /*!< Counter used as down-counter */ +#define TIM_COUNTERMODE_CENTERALIGNED1 TIM_CR1_CMS_0 /*!< Center-aligned mode 1 */ +#define TIM_COUNTERMODE_CENTERALIGNED2 TIM_CR1_CMS_1 /*!< Center-aligned mode 2 */ +#define TIM_COUNTERMODE_CENTERALIGNED3 TIM_CR1_CMS /*!< Center-aligned mode 3 */ +/** + * @} + */ + +/** @defgroup TIM_Update_Interrupt_Flag_Remap TIM Update Interrupt Flag Remap + * @{ + */ +#define TIM_UIFREMAP_DISABLE 0x00000000U /*!< Update interrupt flag remap disabled */ +#define TIM_UIFREMAP_ENABLE TIM_CR1_UIFREMAP /*!< Update interrupt flag remap enabled */ +/** + * @} + */ + +/** @defgroup TIM_ClockDivision TIM Clock Division + * @{ + */ +#define TIM_CLOCKDIVISION_DIV1 0x00000000U /*!< Clock division: tDTS=tCK_INT */ +#define TIM_CLOCKDIVISION_DIV2 TIM_CR1_CKD_0 /*!< Clock division: tDTS=2*tCK_INT */ +#define TIM_CLOCKDIVISION_DIV4 TIM_CR1_CKD_1 /*!< Clock division: tDTS=4*tCK_INT */ +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_State TIM Output Compare State + * @{ + */ +#define TIM_OUTPUTSTATE_DISABLE 0x00000000U /*!< Capture/Compare 1 output disabled */ +#define TIM_OUTPUTSTATE_ENABLE TIM_CCER_CC1E /*!< Capture/Compare 1 output enabled */ +/** + * @} + */ + +/** @defgroup TIM_AutoReloadPreload TIM Auto-Reload Preload + * @{ + */ +#define TIM_AUTORELOAD_PRELOAD_DISABLE 0x00000000U /*!< TIMx_ARR register is not buffered */ +#define TIM_AUTORELOAD_PRELOAD_ENABLE TIM_CR1_ARPE /*!< TIMx_ARR register is buffered */ + +/** + * @} + */ + +/** @defgroup TIM_Output_Fast_State TIM Output Fast State + * @{ + */ +#define TIM_OCFAST_DISABLE 0x00000000U /*!< Output Compare fast disable */ +#define TIM_OCFAST_ENABLE TIM_CCMR1_OC1FE /*!< Output Compare fast enable */ +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_N_State TIM Complementary Output Compare State + * @{ + */ +#define TIM_OUTPUTNSTATE_DISABLE 0x00000000U /*!< OCxN is disabled */ +#define TIM_OUTPUTNSTATE_ENABLE TIM_CCER_CC1NE /*!< OCxN is enabled */ +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_Polarity TIM Output Compare Polarity + * @{ + */ +#define TIM_OCPOLARITY_HIGH 0x00000000U /*!< Capture/Compare output polarity */ +#define TIM_OCPOLARITY_LOW TIM_CCER_CC1P /*!< Capture/Compare output polarity */ +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_N_Polarity TIM Complementary Output Compare Polarity + * @{ + */ +#define TIM_OCNPOLARITY_HIGH 0x00000000U /*!< Capture/Compare complementary output polarity */ +#define TIM_OCNPOLARITY_LOW TIM_CCER_CC1NP /*!< Capture/Compare complementary output polarity */ +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_Idle_State TIM Output Compare Idle State + * @{ + */ +#define TIM_OCIDLESTATE_SET TIM_CR2_OIS1 /*!< Output Idle state: OCx=1 when MOE=0 */ +#define TIM_OCIDLESTATE_RESET 0x00000000U /*!< Output Idle state: OCx=0 when MOE=0 */ +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_N_Idle_State TIM Complementary Output Compare Idle State + * @{ + */ +#define TIM_OCNIDLESTATE_SET TIM_CR2_OIS1N /*!< Complementary output Idle state: OCxN=1 when MOE=0 */ +#define TIM_OCNIDLESTATE_RESET 0x00000000U /*!< Complementary output Idle state: OCxN=0 when MOE=0 */ +/** + * @} + */ + +/** @defgroup TIM_Input_Capture_Polarity TIM Input Capture Polarity + * @{ + */ +#define TIM_ICPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING /*!< Capture triggered by rising edge on timer input */ +#define TIM_ICPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING /*!< Capture triggered by falling edge on timer input */ +#define TIM_ICPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE /*!< Capture triggered by both rising and falling edges on timer input*/ +/** + * @} + */ + +/** @defgroup TIM_Encoder_Input_Polarity TIM Encoder Input Polarity + * @{ + */ +#define TIM_ENCODERINPUTPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING /*!< Encoder input with rising edge polarity */ +#define TIM_ENCODERINPUTPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING /*!< Encoder input with falling edge polarity */ +/** + * @} + */ + +/** @defgroup TIM_Input_Capture_Selection TIM Input Capture Selection + * @{ + */ +#define TIM_ICSELECTION_DIRECTTI TIM_CCMR1_CC1S_0 /*!< TIM Input 1, 2, 3 or 4 is selected to be + connected to IC1, IC2, IC3 or IC4, respectively */ +#define TIM_ICSELECTION_INDIRECTTI TIM_CCMR1_CC1S_1 /*!< TIM Input 1, 2, 3 or 4 is selected to be + connected to IC2, IC1, IC4 or IC3, respectively */ +#define TIM_ICSELECTION_TRC TIM_CCMR1_CC1S /*!< TIM Input 1, 2, 3 or 4 is selected to be connected to TRC */ +/** + * @} + */ + +/** @defgroup TIM_Input_Capture_Prescaler TIM Input Capture Prescaler + * @{ + */ +#define TIM_ICPSC_DIV1 0x00000000U /*!< Capture performed each time an edge is detected on the capture input */ +#define TIM_ICPSC_DIV2 TIM_CCMR1_IC1PSC_0 /*!< Capture performed once every 2 events */ +#define TIM_ICPSC_DIV4 TIM_CCMR1_IC1PSC_1 /*!< Capture performed once every 4 events */ +#define TIM_ICPSC_DIV8 TIM_CCMR1_IC1PSC /*!< Capture performed once every 8 events */ +/** + * @} + */ + +/** @defgroup TIM_One_Pulse_Mode TIM One Pulse Mode + * @{ + */ +#define TIM_OPMODE_SINGLE TIM_CR1_OPM /*!< Counter stops counting at the next update event */ +#define TIM_OPMODE_REPETITIVE 0x00000000U /*!< Counter is not stopped at update event */ +/** + * @} + */ + +/** @defgroup TIM_Encoder_Mode TIM Encoder Mode + * @{ + */ +#define TIM_ENCODERMODE_TI1 TIM_SMCR_SMS_0 /*!< Quadrature encoder mode 1, x2 mode, counts up/down on TI1FP1 edge depending on TI2FP2 level */ +#define TIM_ENCODERMODE_TI2 TIM_SMCR_SMS_1 /*!< Quadrature encoder mode 2, x2 mode, counts up/down on TI2FP2 edge depending on TI1FP1 level. */ +#define TIM_ENCODERMODE_TI12 (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0) /*!< Quadrature encoder mode 3, x4 mode, counts up/down on both TI1FP1 and TI2FP2 edges depending on the level of the other input. */ +/** + * @} + */ + +/** @defgroup TIM_Interrupt_definition TIM interrupt Definition + * @{ + */ +#define TIM_IT_UPDATE TIM_DIER_UIE /*!< Update interrupt */ +#define TIM_IT_CC1 TIM_DIER_CC1IE /*!< Capture/Compare 1 interrupt */ +#define TIM_IT_CC2 TIM_DIER_CC2IE /*!< Capture/Compare 2 interrupt */ +#define TIM_IT_CC3 TIM_DIER_CC3IE /*!< Capture/Compare 3 interrupt */ +#define TIM_IT_CC4 TIM_DIER_CC4IE /*!< Capture/Compare 4 interrupt */ +#define TIM_IT_COM TIM_DIER_COMIE /*!< Commutation interrupt */ +#define TIM_IT_TRIGGER TIM_DIER_TIE /*!< Trigger interrupt */ +#define TIM_IT_BREAK TIM_DIER_BIE /*!< Break interrupt */ +/** + * @} + */ + +/** @defgroup TIM_Commutation_Source TIM Commutation Source + * @{ + */ +#define TIM_COMMUTATION_TRGI TIM_CR2_CCUS /*!< When Capture/compare control bits are preloaded, they are updated by setting the COMG bit or when an rising edge occurs on trigger input */ +#define TIM_COMMUTATION_SOFTWARE 0x00000000U /*!< When Capture/compare control bits are preloaded, they are updated by setting the COMG bit */ +/** + * @} + */ + +/** @defgroup TIM_DMA_sources TIM DMA Sources + * @{ + */ +#define TIM_DMA_UPDATE TIM_DIER_UDE /*!< DMA request is triggered by the update event */ +#define TIM_DMA_CC1 TIM_DIER_CC1DE /*!< DMA request is triggered by the capture/compare macth 1 event */ +#define TIM_DMA_CC2 TIM_DIER_CC2DE /*!< DMA request is triggered by the capture/compare macth 2 event event */ +#define TIM_DMA_CC3 TIM_DIER_CC3DE /*!< DMA request is triggered by the capture/compare macth 3 event event */ +#define TIM_DMA_CC4 TIM_DIER_CC4DE /*!< DMA request is triggered by the capture/compare macth 4 event event */ +#define TIM_DMA_COM TIM_DIER_COMDE /*!< DMA request is triggered by the commutation event */ +#define TIM_DMA_TRIGGER TIM_DIER_TDE /*!< DMA request is triggered by the trigger event */ +/** + * @} + */ + +/** @defgroup TIM_Flag_definition TIM Flag Definition + * @{ + */ +#define TIM_FLAG_UPDATE TIM_SR_UIF /*!< Update interrupt flag */ +#define TIM_FLAG_CC1 TIM_SR_CC1IF /*!< Capture/Compare 1 interrupt flag */ +#define TIM_FLAG_CC2 TIM_SR_CC2IF /*!< Capture/Compare 2 interrupt flag */ +#define TIM_FLAG_CC3 TIM_SR_CC3IF /*!< Capture/Compare 3 interrupt flag */ +#define TIM_FLAG_CC4 TIM_SR_CC4IF /*!< Capture/Compare 4 interrupt flag */ +#define TIM_FLAG_CC5 TIM_SR_CC5IF /*!< Capture/Compare 5 interrupt flag */ +#define TIM_FLAG_CC6 TIM_SR_CC6IF /*!< Capture/Compare 6 interrupt flag */ +#define TIM_FLAG_COM TIM_SR_COMIF /*!< Commutation interrupt flag */ +#define TIM_FLAG_TRIGGER TIM_SR_TIF /*!< Trigger interrupt flag */ +#define TIM_FLAG_BREAK TIM_SR_BIF /*!< Break interrupt flag */ +#define TIM_FLAG_BREAK2 TIM_SR_B2IF /*!< Break 2 interrupt flag */ +#define TIM_FLAG_SYSTEM_BREAK TIM_SR_SBIF /*!< System Break interrupt flag */ +#define TIM_FLAG_CC1OF TIM_SR_CC1OF /*!< Capture 1 overcapture flag */ +#define TIM_FLAG_CC2OF TIM_SR_CC2OF /*!< Capture 2 overcapture flag */ +#define TIM_FLAG_CC3OF TIM_SR_CC3OF /*!< Capture 3 overcapture flag */ +#define TIM_FLAG_CC4OF TIM_SR_CC4OF /*!< Capture 4 overcapture flag */ +/** + * @} + */ + +/** @defgroup TIM_Channel TIM Channel + * @{ + */ +#define TIM_CHANNEL_1 0x00000000U /*!< Capture/compare channel 1 identifier */ +#define TIM_CHANNEL_2 0x00000004U /*!< Capture/compare channel 2 identifier */ +#define TIM_CHANNEL_3 0x00000008U /*!< Capture/compare channel 3 identifier */ +#define TIM_CHANNEL_4 0x0000000CU /*!< Capture/compare channel 4 identifier */ +#define TIM_CHANNEL_5 0x00000010U /*!< Compare channel 5 identifier */ +#define TIM_CHANNEL_6 0x00000014U /*!< Compare channel 6 identifier */ +#define TIM_CHANNEL_ALL 0x0000003CU /*!< Global Capture/compare channel identifier */ +/** + * @} + */ + +/** @defgroup TIM_Clock_Source TIM Clock Source + * @{ + */ +#define TIM_CLOCKSOURCE_ETRMODE2 TIM_SMCR_ETPS_1 /*!< External clock source mode 2 */ +#define TIM_CLOCKSOURCE_INTERNAL TIM_SMCR_ETPS_0 /*!< Internal clock source */ +#define TIM_CLOCKSOURCE_ITR0 TIM_TS_ITR0 /*!< External clock source mode 1 (ITR0) */ +#define TIM_CLOCKSOURCE_ITR1 TIM_TS_ITR1 /*!< External clock source mode 1 (ITR1) */ +#define TIM_CLOCKSOURCE_ITR2 TIM_TS_ITR2 /*!< External clock source mode 1 (ITR2) */ +#define TIM_CLOCKSOURCE_ITR3 TIM_TS_ITR3 /*!< External clock source mode 1 (ITR3) */ +#define TIM_CLOCKSOURCE_TI1ED TIM_TS_TI1F_ED /*!< External clock source mode 1 (TTI1FP1 + edge detect.) */ +#define TIM_CLOCKSOURCE_TI1 TIM_TS_TI1FP1 /*!< External clock source mode 1 (TTI1FP1) */ +#define TIM_CLOCKSOURCE_TI2 TIM_TS_TI2FP2 /*!< External clock source mode 1 (TTI2FP2) */ +#define TIM_CLOCKSOURCE_ETRMODE1 TIM_TS_ETRF /*!< External clock source mode 1 (ETRF) */ +/** + * @} + */ + +/** @defgroup TIM_Clock_Polarity TIM Clock Polarity + * @{ + */ +#define TIM_CLOCKPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED /*!< Polarity for ETRx clock sources */ +#define TIM_CLOCKPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED /*!< Polarity for ETRx clock sources */ +#define TIM_CLOCKPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING /*!< Polarity for TIx clock sources */ +#define TIM_CLOCKPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING /*!< Polarity for TIx clock sources */ +#define TIM_CLOCKPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE /*!< Polarity for TIx clock sources */ +/** + * @} + */ + +/** @defgroup TIM_Clock_Prescaler TIM Clock Prescaler + * @{ + */ +#define TIM_CLOCKPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1 /*!< No prescaler is used */ +#define TIM_CLOCKPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2 /*!< Prescaler for External ETR Clock: Capture performed once every 2 events. */ +#define TIM_CLOCKPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4 /*!< Prescaler for External ETR Clock: Capture performed once every 4 events. */ +#define TIM_CLOCKPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8 /*!< Prescaler for External ETR Clock: Capture performed once every 8 events. */ +/** + * @} + */ + +/** @defgroup TIM_ClearInput_Polarity TIM Clear Input Polarity + * @{ + */ +#define TIM_CLEARINPUTPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED /*!< Polarity for ETRx pin */ +#define TIM_CLEARINPUTPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED /*!< Polarity for ETRx pin */ +/** + * @} + */ + +/** @defgroup TIM_ClearInput_Prescaler TIM Clear Input Prescaler + * @{ + */ +#define TIM_CLEARINPUTPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1 /*!< No prescaler is used */ +#define TIM_CLEARINPUTPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2 /*!< Prescaler for External ETR pin: Capture performed once every 2 events. */ +#define TIM_CLEARINPUTPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4 /*!< Prescaler for External ETR pin: Capture performed once every 4 events. */ +#define TIM_CLEARINPUTPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8 /*!< Prescaler for External ETR pin: Capture performed once every 8 events. */ +/** + * @} + */ + +/** @defgroup TIM_OSSR_Off_State_Selection_for_Run_mode_state TIM OSSR OffState Selection for Run mode state + * @{ + */ +#define TIM_OSSR_ENABLE TIM_BDTR_OSSR /*!< When inactive, OC/OCN outputs are enabled (still controlled by the timer) */ +#define TIM_OSSR_DISABLE 0x00000000U /*!< When inactive, OC/OCN outputs are disabled (not controlled any longer by the timer) */ +/** + * @} + */ + +/** @defgroup TIM_OSSI_Off_State_Selection_for_Idle_mode_state TIM OSSI OffState Selection for Idle mode state + * @{ + */ +#define TIM_OSSI_ENABLE TIM_BDTR_OSSI /*!< When inactive, OC/OCN outputs are enabled (still controlled by the timer) */ +#define TIM_OSSI_DISABLE 0x00000000U /*!< When inactive, OC/OCN outputs are disabled (not controlled any longer by the timer) */ +/** + * @} + */ +/** @defgroup TIM_Lock_level TIM Lock level + * @{ + */ +#define TIM_LOCKLEVEL_OFF 0x00000000U /*!< LOCK OFF */ +#define TIM_LOCKLEVEL_1 TIM_BDTR_LOCK_0 /*!< LOCK Level 1 */ +#define TIM_LOCKLEVEL_2 TIM_BDTR_LOCK_1 /*!< LOCK Level 2 */ +#define TIM_LOCKLEVEL_3 TIM_BDTR_LOCK /*!< LOCK Level 3 */ +/** + * @} + */ + +/** @defgroup TIM_Break_Input_enable_disable TIM Break Input Enable + * @{ + */ +#define TIM_BREAK_ENABLE TIM_BDTR_BKE /*!< Break input BRK is enabled */ +#define TIM_BREAK_DISABLE 0x00000000U /*!< Break input BRK is disabled */ +/** + * @} + */ + +/** @defgroup TIM_Break_Polarity TIM Break Input Polarity + * @{ + */ +#define TIM_BREAKPOLARITY_LOW 0x00000000U /*!< Break input BRK is active low */ +#define TIM_BREAKPOLARITY_HIGH TIM_BDTR_BKP /*!< Break input BRK is active high */ +/** + * @} + */ + +/** @defgroup TIM_Break2_Input_enable_disable TIM Break input 2 Enable + * @{ + */ +#define TIM_BREAK2_DISABLE 0x00000000U /*!< Break input BRK2 is disabled */ +#define TIM_BREAK2_ENABLE TIM_BDTR_BK2E /*!< Break input BRK2 is enabled */ +/** + * @} + */ + +/** @defgroup TIM_Break2_Polarity TIM Break Input 2 Polarity + * @{ + */ +#define TIM_BREAK2POLARITY_LOW 0x00000000U /*!< Break input BRK2 is active low */ +#define TIM_BREAK2POLARITY_HIGH TIM_BDTR_BK2P /*!< Break input BRK2 is active high */ +/** + * @} + */ + +/** @defgroup TIM_AOE_Bit_Set_Reset TIM Automatic Output Enable + * @{ + */ +#define TIM_AUTOMATICOUTPUT_DISABLE 0x00000000U /*!< MOE can be set only by software */ +#define TIM_AUTOMATICOUTPUT_ENABLE TIM_BDTR_AOE /*!< MOE can be set by software or automatically at the next update event + (if none of the break inputs BRK and BRK2 is active) */ +/** + * @} + */ + +/** @defgroup TIM_Group_Channel5 Group Channel 5 and Channel 1, 2 or 3 + * @{ + */ +#define TIM_GROUPCH5_NONE 0x00000000U /* !< No effect of OC5REF on OC1REFC, OC2REFC and OC3REFC */ +#define TIM_GROUPCH5_OC1REFC TIM_CCR5_GC5C1 /* !< OC1REFC is the logical AND of OC1REFC and OC5REF */ +#define TIM_GROUPCH5_OC2REFC TIM_CCR5_GC5C2 /* !< OC2REFC is the logical AND of OC2REFC and OC5REF */ +#define TIM_GROUPCH5_OC3REFC TIM_CCR5_GC5C3 /* !< OC3REFC is the logical AND of OC3REFC and OC5REF */ +/** + * @} + */ + +/** @defgroup TIM_Master_Mode_Selection TIM Master Mode Selection + * @{ + */ +#define TIM_TRGO_RESET 0x00000000U /*!< TIMx_EGR.UG bit is used as trigger output (TRGO) */ +#define TIM_TRGO_ENABLE TIM_CR2_MMS_0 /*!< TIMx_CR1.CEN bit is used as trigger output (TRGO) */ +#define TIM_TRGO_UPDATE TIM_CR2_MMS_1 /*!< Update event is used as trigger output (TRGO) */ +#define TIM_TRGO_OC1 (TIM_CR2_MMS_1 | TIM_CR2_MMS_0) /*!< Capture or a compare match 1 is used as trigger output (TRGO) */ +#define TIM_TRGO_OC1REF TIM_CR2_MMS_2 /*!< OC1REF signal is used as trigger output (TRGO) */ +#define TIM_TRGO_OC2REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_0) /*!< OC2REF signal is used as trigger output(TRGO) */ +#define TIM_TRGO_OC3REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_1) /*!< OC3REF signal is used as trigger output(TRGO) */ +#define TIM_TRGO_OC4REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0) /*!< OC4REF signal is used as trigger output(TRGO) */ +/** + * @} + */ + +/** @defgroup TIM_Master_Mode_Selection_2 TIM Master Mode Selection 2 (TRGO2) + * @{ + */ +#define TIM_TRGO2_RESET 0x00000000U /*!< TIMx_EGR.UG bit is used as trigger output (TRGO2) */ +#define TIM_TRGO2_ENABLE TIM_CR2_MMS2_0 /*!< TIMx_CR1.CEN bit is used as trigger output (TRGO2) */ +#define TIM_TRGO2_UPDATE TIM_CR2_MMS2_1 /*!< Update event is used as trigger output (TRGO2) */ +#define TIM_TRGO2_OC1 (TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0) /*!< Capture or a compare match 1 is used as trigger output (TRGO2) */ +#define TIM_TRGO2_OC1REF TIM_CR2_MMS2_2 /*!< OC1REF signal is used as trigger output (TRGO2) */ +#define TIM_TRGO2_OC2REF (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0) /*!< OC2REF signal is used as trigger output (TRGO2) */ +#define TIM_TRGO2_OC3REF (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1) /*!< OC3REF signal is used as trigger output (TRGO2) */ +#define TIM_TRGO2_OC4REF (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0) /*!< OC4REF signal is used as trigger output (TRGO2) */ +#define TIM_TRGO2_OC5REF TIM_CR2_MMS2_3 /*!< OC5REF signal is used as trigger output (TRGO2) */ +#define TIM_TRGO2_OC6REF (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_0) /*!< OC6REF signal is used as trigger output (TRGO2) */ +#define TIM_TRGO2_OC4REF_RISINGFALLING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1) /*!< OC4REF rising or falling edges generate pulses on TRGO2 */ +#define TIM_TRGO2_OC6REF_RISINGFALLING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0) /*!< OC6REF rising or falling edges generate pulses on TRGO2 */ +#define TIM_TRGO2_OC4REF_RISING_OC6REF_RISING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2) /*!< OC4REF or OC6REF rising edges generate pulses on TRGO2 */ +#define TIM_TRGO2_OC4REF_RISING_OC6REF_FALLING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0) /*!< OC4REF rising or OC6REF falling edges generate pulses on TRGO2 */ +#define TIM_TRGO2_OC5REF_RISING_OC6REF_RISING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 |TIM_CR2_MMS2_1) /*!< OC5REF or OC6REF rising edges generate pulses on TRGO2 */ +#define TIM_TRGO2_OC5REF_RISING_OC6REF_FALLING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0) /*!< OC5REF or OC6REF rising edges generate pulses on TRGO2 */ +/** + * @} + */ + +/** @defgroup TIM_Master_Slave_Mode TIM Master/Slave Mode + * @{ + */ +#define TIM_MASTERSLAVEMODE_ENABLE TIM_SMCR_MSM /*!< No action */ +#define TIM_MASTERSLAVEMODE_DISABLE 0x00000000U /*!< Master/slave mode is selected */ +/** + * @} + */ + +/** @defgroup TIM_Slave_Mode TIM Slave mode + * @{ + */ +#define TIM_SLAVEMODE_DISABLE 0x00000000U /*!< Slave mode disabled */ +#define TIM_SLAVEMODE_RESET TIM_SMCR_SMS_2 /*!< Reset Mode */ +#define TIM_SLAVEMODE_GATED (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0) /*!< Gated Mode */ +#define TIM_SLAVEMODE_TRIGGER (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1) /*!< Trigger Mode */ +#define TIM_SLAVEMODE_EXTERNAL1 (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0) /*!< External Clock Mode 1 */ +#define TIM_SLAVEMODE_COMBINED_RESETTRIGGER TIM_SMCR_SMS_3 /*!< Combined reset + trigger mode */ +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_and_PWM_modes TIM Output Compare and PWM Modes + * @{ + */ +#define TIM_OCMODE_TIMING 0x00000000U /*!< Frozen */ +#define TIM_OCMODE_ACTIVE TIM_CCMR1_OC1M_0 /*!< Set channel to active level on match */ +#define TIM_OCMODE_INACTIVE TIM_CCMR1_OC1M_1 /*!< Set channel to inactive level on match */ +#define TIM_OCMODE_TOGGLE (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0) /*!< Toggle */ +#define TIM_OCMODE_PWM1 (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1) /*!< PWM mode 1 */ +#define TIM_OCMODE_PWM2 (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0) /*!< PWM mode 2 */ +#define TIM_OCMODE_FORCED_ACTIVE (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0) /*!< Force active level */ +#define TIM_OCMODE_FORCED_INACTIVE TIM_CCMR1_OC1M_2 /*!< Force inactive level */ +#define TIM_OCMODE_RETRIGERRABLE_OPM1 TIM_CCMR1_OC1M_3 /*!< Retrigerrable OPM mode 1 */ +#define TIM_OCMODE_RETRIGERRABLE_OPM2 (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0) /*!< Retrigerrable OPM mode 2 */ +#define TIM_OCMODE_COMBINED_PWM1 (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_2) /*!< Combined PWM mode 1 */ +#define TIM_OCMODE_COMBINED_PWM2 (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1M_2) /*!< Combined PWM mode 2 */ +#define TIM_OCMODE_ASSYMETRIC_PWM1 (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2) /*!< Asymmetric PWM mode 1 */ +#define TIM_OCMODE_ASSYMETRIC_PWM2 TIM_CCMR1_OC1M /*!< Asymmetric PWM mode 2 */ +/** + * @} + */ + +/** @defgroup TIM_Trigger_Selection TIM Trigger Selection + * @{ + */ +#define TIM_TS_ITR0 0x00000000U /*!< Internal Trigger 0 (ITR0) */ +#define TIM_TS_ITR1 TIM_SMCR_TS_0 /*!< Internal Trigger 1 (ITR1) */ +#define TIM_TS_ITR2 TIM_SMCR_TS_1 /*!< Internal Trigger 2 (ITR2) */ +#define TIM_TS_ITR3 (TIM_SMCR_TS_0 | TIM_SMCR_TS_1) /*!< Internal Trigger 3 (ITR3) */ +#define TIM_TS_TI1F_ED TIM_SMCR_TS_2 /*!< TI1 Edge Detector (TI1F_ED) */ +#define TIM_TS_TI1FP1 (TIM_SMCR_TS_0 | TIM_SMCR_TS_2) /*!< Filtered Timer Input 1 (TI1FP1) */ +#define TIM_TS_TI2FP2 (TIM_SMCR_TS_1 | TIM_SMCR_TS_2) /*!< Filtered Timer Input 2 (TI2FP2) */ +#define TIM_TS_ETRF (TIM_SMCR_TS_0 | TIM_SMCR_TS_1 | TIM_SMCR_TS_2) /*!< Filtered External Trigger input (ETRF) */ +#define TIM_TS_NONE 0x0000FFFFU /*!< No trigger selected */ +/** + * @} + */ + +/** @defgroup TIM_Trigger_Polarity TIM Trigger Polarity + * @{ + */ +#define TIM_TRIGGERPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED /*!< Polarity for ETRx trigger sources */ +#define TIM_TRIGGERPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED /*!< Polarity for ETRx trigger sources */ +#define TIM_TRIGGERPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING /*!< Polarity for TIxFPx or TI1_ED trigger sources */ +#define TIM_TRIGGERPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING /*!< Polarity for TIxFPx or TI1_ED trigger sources */ +#define TIM_TRIGGERPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE /*!< Polarity for TIxFPx or TI1_ED trigger sources */ +/** + * @} + */ + +/** @defgroup TIM_Trigger_Prescaler TIM Trigger Prescaler + * @{ + */ +#define TIM_TRIGGERPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1 /*!< No prescaler is used */ +#define TIM_TRIGGERPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2 /*!< Prescaler for External ETR Trigger: Capture performed once every 2 events. */ +#define TIM_TRIGGERPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4 /*!< Prescaler for External ETR Trigger: Capture performed once every 4 events. */ +#define TIM_TRIGGERPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8 /*!< Prescaler for External ETR Trigger: Capture performed once every 8 events. */ +/** + * @} + */ + +/** @defgroup TIM_TI1_Selection TIM TI1 Input Selection + * @{ + */ +#define TIM_TI1SELECTION_CH1 0x00000000U /*!< The TIMx_CH1 pin is connected to TI1 input */ +#define TIM_TI1SELECTION_XORCOMBINATION TIM_CR2_TI1S /*!< The TIMx_CH1, CH2 and CH3 pins are connected to the TI1 input (XOR combination) */ +/** + * @} + */ + +/** @defgroup TIM_DMA_Burst_Length TIM DMA Burst Length + * @{ + */ +#define TIM_DMABURSTLENGTH_1TRANSFER 0x00000000U /*!< The transfer is done to 1 register starting trom TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_2TRANSFERS 0x00000100U /*!< The transfer is done to 2 registers starting trom TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_3TRANSFERS 0x00000200U /*!< The transfer is done to 3 registers starting trom TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_4TRANSFERS 0x00000300U /*!< The transfer is done to 4 registers starting trom TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_5TRANSFERS 0x00000400U /*!< The transfer is done to 5 registers starting trom TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_6TRANSFERS 0x00000500U /*!< The transfer is done to 6 registers starting trom TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_7TRANSFERS 0x00000600U /*!< The transfer is done to 7 registers starting trom TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_8TRANSFERS 0x00000700U /*!< The transfer is done to 8 registers starting trom TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_9TRANSFERS 0x00000800U /*!< The transfer is done to 9 registers starting trom TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_10TRANSFERS 0x00000900U /*!< The transfer is done to 10 registers starting trom TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_11TRANSFERS 0x00000A00U /*!< The transfer is done to 11 registers starting trom TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_12TRANSFERS 0x00000B00U /*!< The transfer is done to 12 registers starting trom TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_13TRANSFERS 0x00000C00U /*!< The transfer is done to 13 registers starting trom TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_14TRANSFERS 0x00000D00U /*!< The transfer is done to 14 registers starting trom TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_15TRANSFERS 0x00000E00U /*!< The transfer is done to 15 registers starting trom TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_16TRANSFERS 0x00000F00U /*!< The transfer is done to 16 registers starting trom TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_17TRANSFERS 0x00001000U /*!< The transfer is done to 17 registers starting trom TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_18TRANSFERS 0x00001100U /*!< The transfer is done to 18 registers starting trom TIMx_CR1 + TIMx_DCR.DBA */ +/** + * @} + */ + +/** @defgroup DMA_Handle_index TIM DMA Handle Index + * @{ + */ +#define TIM_DMA_ID_UPDATE ((uint16_t) 0x0000) /*!< Index of the DMA handle used for Update DMA requests */ +#define TIM_DMA_ID_CC1 ((uint16_t) 0x0001) /*!< Index of the DMA handle used for Capture/Compare 1 DMA requests */ +#define TIM_DMA_ID_CC2 ((uint16_t) 0x0002) /*!< Index of the DMA handle used for Capture/Compare 2 DMA requests */ +#define TIM_DMA_ID_CC3 ((uint16_t) 0x0003) /*!< Index of the DMA handle used for Capture/Compare 3 DMA requests */ +#define TIM_DMA_ID_CC4 ((uint16_t) 0x0004) /*!< Index of the DMA handle used for Capture/Compare 4 DMA requests */ +#define TIM_DMA_ID_COMMUTATION ((uint16_t) 0x0005) /*!< Index of the DMA handle used for Commutation DMA requests */ +#define TIM_DMA_ID_TRIGGER ((uint16_t) 0x0006) /*!< Index of the DMA handle used for Trigger DMA requests */ +/** + * @} + */ + +/** @defgroup Channel_CC_State TIM Capture/Compare Channel State + * @{ + */ +#define TIM_CCx_ENABLE 0x00000001U /*!< Input or output channel is enabled */ +#define TIM_CCx_DISABLE 0x00000000U /*!< Input or output channel is disabled */ +#define TIM_CCxN_ENABLE 0x00000004U /*!< Complementary output channel is enabled */ +#define TIM_CCxN_DISABLE 0x00000000U /*!< Complementary output channel is enabled */ +/** + * @} + */ + +/** @defgroup TIM_Break_System TIM Break System + * @{ + */ +#define TIM_BREAK_SYSTEM_ECC SYSCFG_CFGR2_ECCL /*!< Enables and locks the ECC error signal with Break Input of TIM1/8/15/16/17 */ +#define TIM_BREAK_SYSTEM_PVD SYSCFG_CFGR2_PVDL /*!< Enables and locks the PVD connection with TIM1/8/15/16/17 Break Input and also the PVDE and PLS bits of the Power Control Interface */ +#define TIM_BREAK_SYSTEM_SRAM2_PARITY_ERROR SYSCFG_CFGR2_SPL /*!< Enables and locks the SRAM2_PARITY error signal with Break Input of TIM1/8/15/16/17 */ +#define TIM_BREAK_SYSTEM_LOCKUP SYSCFG_CFGR2_CLL /*!< Enables and locks the LOCKUP output of CortexM4 with Break Input of TIM1/8/15/16/17 */ +/** + * @} + */ + +/** + * @} + */ +/* End of exported constants -------------------------------------------------*/ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup TIM_Exported_Macros TIM Exported Macros + * @{ + */ + +/** @brief Reset TIM handle state. + * @param __HANDLE__ TIM handle. + * @retval None + */ +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) +#define __HAL_TIM_RESET_HANDLE_STATE(__HANDLE__) do { \ + (__HANDLE__)->State = HAL_TIM_STATE_RESET; \ + (__HANDLE__)->ChannelState[0] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelState[1] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelState[2] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelState[3] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelState[4] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelState[5] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelNState[0] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelNState[1] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelNState[2] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelNState[3] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->DMABurstState = HAL_DMA_BURST_STATE_RESET; \ + (__HANDLE__)->Base_MspInitCallback = NULL; \ + (__HANDLE__)->Base_MspDeInitCallback = NULL; \ + (__HANDLE__)->IC_MspInitCallback = NULL; \ + (__HANDLE__)->IC_MspDeInitCallback = NULL; \ + (__HANDLE__)->OC_MspInitCallback = NULL; \ + (__HANDLE__)->OC_MspDeInitCallback = NULL; \ + (__HANDLE__)->PWM_MspInitCallback = NULL; \ + (__HANDLE__)->PWM_MspDeInitCallback = NULL; \ + (__HANDLE__)->OnePulse_MspInitCallback = NULL; \ + (__HANDLE__)->OnePulse_MspDeInitCallback = NULL; \ + (__HANDLE__)->Encoder_MspInitCallback = NULL; \ + (__HANDLE__)->Encoder_MspDeInitCallback = NULL; \ + (__HANDLE__)->HallSensor_MspInitCallback = NULL; \ + (__HANDLE__)->HallSensor_MspDeInitCallback = NULL; \ + } while(0) +#else +#define __HAL_TIM_RESET_HANDLE_STATE(__HANDLE__) do { \ + (__HANDLE__)->State = HAL_TIM_STATE_RESET; \ + (__HANDLE__)->ChannelState[0] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelState[1] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelState[2] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelState[3] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelState[4] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelState[5] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelNState[0] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelNState[1] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelNState[2] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelNState[3] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->DMABurstState = HAL_DMA_BURST_STATE_RESET; \ + } while(0) +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + +/** + * @brief Enable the TIM peripheral. + * @param __HANDLE__ TIM handle + * @retval None + */ +#define __HAL_TIM_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1|=(TIM_CR1_CEN)) + +/** + * @brief Enable the TIM main Output. + * @param __HANDLE__ TIM handle + * @retval None + */ +#define __HAL_TIM_MOE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->BDTR|=(TIM_BDTR_MOE)) + +/** + * @brief Disable the TIM peripheral. + * @param __HANDLE__ TIM handle + * @retval None + */ +#define __HAL_TIM_DISABLE(__HANDLE__) \ + do { \ + if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0UL) \ + { \ + if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0UL) \ + { \ + (__HANDLE__)->Instance->CR1 &= ~(TIM_CR1_CEN); \ + } \ + } \ + } while(0) + +/** + * @brief Disable the TIM main Output. + * @param __HANDLE__ TIM handle + * @retval None + * @note The Main Output Enable of a timer instance is disabled only if all the CCx and CCxN channels have been disabled + */ +#define __HAL_TIM_MOE_DISABLE(__HANDLE__) \ + do { \ + if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0UL) \ + { \ + if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0UL) \ + { \ + (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE); \ + } \ + } \ + } while(0) + +/** + * @brief Disable the TIM main Output. + * @param __HANDLE__ TIM handle + * @retval None + * @note The Main Output Enable of a timer instance is disabled unconditionally + */ +#define __HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(__HANDLE__) (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE) + +/** @brief Enable the specified TIM interrupt. + * @param __HANDLE__ specifies the TIM Handle. + * @param __INTERRUPT__ specifies the TIM interrupt source to enable. + * This parameter can be one of the following values: + * @arg TIM_IT_UPDATE: Update interrupt + * @arg TIM_IT_CC1: Capture/Compare 1 interrupt + * @arg TIM_IT_CC2: Capture/Compare 2 interrupt + * @arg TIM_IT_CC3: Capture/Compare 3 interrupt + * @arg TIM_IT_CC4: Capture/Compare 4 interrupt + * @arg TIM_IT_COM: Commutation interrupt + * @arg TIM_IT_TRIGGER: Trigger interrupt + * @arg TIM_IT_BREAK: Break interrupt + * @retval None + */ +#define __HAL_TIM_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->DIER |= (__INTERRUPT__)) + +/** @brief Disable the specified TIM interrupt. + * @param __HANDLE__ specifies the TIM Handle. + * @param __INTERRUPT__ specifies the TIM interrupt source to disable. + * This parameter can be one of the following values: + * @arg TIM_IT_UPDATE: Update interrupt + * @arg TIM_IT_CC1: Capture/Compare 1 interrupt + * @arg TIM_IT_CC2: Capture/Compare 2 interrupt + * @arg TIM_IT_CC3: Capture/Compare 3 interrupt + * @arg TIM_IT_CC4: Capture/Compare 4 interrupt + * @arg TIM_IT_COM: Commutation interrupt + * @arg TIM_IT_TRIGGER: Trigger interrupt + * @arg TIM_IT_BREAK: Break interrupt + * @retval None + */ +#define __HAL_TIM_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->DIER &= ~(__INTERRUPT__)) + +/** @brief Enable the specified DMA request. + * @param __HANDLE__ specifies the TIM Handle. + * @param __DMA__ specifies the TIM DMA request to enable. + * This parameter can be one of the following values: + * @arg TIM_DMA_UPDATE: Update DMA request + * @arg TIM_DMA_CC1: Capture/Compare 1 DMA request + * @arg TIM_DMA_CC2: Capture/Compare 2 DMA request + * @arg TIM_DMA_CC3: Capture/Compare 3 DMA request + * @arg TIM_DMA_CC4: Capture/Compare 4 DMA request + * @arg TIM_DMA_COM: Commutation DMA request + * @arg TIM_DMA_TRIGGER: Trigger DMA request + * @retval None + */ +#define __HAL_TIM_ENABLE_DMA(__HANDLE__, __DMA__) ((__HANDLE__)->Instance->DIER |= (__DMA__)) + +/** @brief Disable the specified DMA request. + * @param __HANDLE__ specifies the TIM Handle. + * @param __DMA__ specifies the TIM DMA request to disable. + * This parameter can be one of the following values: + * @arg TIM_DMA_UPDATE: Update DMA request + * @arg TIM_DMA_CC1: Capture/Compare 1 DMA request + * @arg TIM_DMA_CC2: Capture/Compare 2 DMA request + * @arg TIM_DMA_CC3: Capture/Compare 3 DMA request + * @arg TIM_DMA_CC4: Capture/Compare 4 DMA request + * @arg TIM_DMA_COM: Commutation DMA request + * @arg TIM_DMA_TRIGGER: Trigger DMA request + * @retval None + */ +#define __HAL_TIM_DISABLE_DMA(__HANDLE__, __DMA__) ((__HANDLE__)->Instance->DIER &= ~(__DMA__)) + +/** @brief Check whether the specified TIM interrupt flag is set or not. + * @param __HANDLE__ specifies the TIM Handle. + * @param __FLAG__ specifies the TIM interrupt flag to check. + * This parameter can be one of the following values: + * @arg TIM_FLAG_UPDATE: Update interrupt flag + * @arg TIM_FLAG_CC1: Capture/Compare 1 interrupt flag + * @arg TIM_FLAG_CC2: Capture/Compare 2 interrupt flag + * @arg TIM_FLAG_CC3: Capture/Compare 3 interrupt flag + * @arg TIM_FLAG_CC4: Capture/Compare 4 interrupt flag + * @arg TIM_FLAG_CC5: Compare 5 interrupt flag + * @arg TIM_FLAG_CC6: Compare 6 interrupt flag + * @arg TIM_FLAG_COM: Commutation interrupt flag + * @arg TIM_FLAG_TRIGGER: Trigger interrupt flag + * @arg TIM_FLAG_BREAK: Break interrupt flag + * @arg TIM_FLAG_BREAK2: Break 2 interrupt flag + * @arg TIM_FLAG_SYSTEM_BREAK: System Break interrupt flag + * @arg TIM_FLAG_CC1OF: Capture/Compare 1 overcapture flag + * @arg TIM_FLAG_CC2OF: Capture/Compare 2 overcapture flag + * @arg TIM_FLAG_CC3OF: Capture/Compare 3 overcapture flag + * @arg TIM_FLAG_CC4OF: Capture/Compare 4 overcapture flag + * @retval The new state of __FLAG__ (TRUE or FALSE). + */ +#define __HAL_TIM_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->SR &(__FLAG__)) == (__FLAG__)) + +/** @brief Clear the specified TIM interrupt flag. + * @param __HANDLE__ specifies the TIM Handle. + * @param __FLAG__ specifies the TIM interrupt flag to clear. + * This parameter can be one of the following values: + * @arg TIM_FLAG_UPDATE: Update interrupt flag + * @arg TIM_FLAG_CC1: Capture/Compare 1 interrupt flag + * @arg TIM_FLAG_CC2: Capture/Compare 2 interrupt flag + * @arg TIM_FLAG_CC3: Capture/Compare 3 interrupt flag + * @arg TIM_FLAG_CC4: Capture/Compare 4 interrupt flag + * @arg TIM_FLAG_CC5: Compare 5 interrupt flag + * @arg TIM_FLAG_CC6: Compare 6 interrupt flag + * @arg TIM_FLAG_COM: Commutation interrupt flag + * @arg TIM_FLAG_TRIGGER: Trigger interrupt flag + * @arg TIM_FLAG_BREAK: Break interrupt flag + * @arg TIM_FLAG_BREAK2: Break 2 interrupt flag + * @arg TIM_FLAG_SYSTEM_BREAK: System Break interrupt flag + * @arg TIM_FLAG_CC1OF: Capture/Compare 1 overcapture flag + * @arg TIM_FLAG_CC2OF: Capture/Compare 2 overcapture flag + * @arg TIM_FLAG_CC3OF: Capture/Compare 3 overcapture flag + * @arg TIM_FLAG_CC4OF: Capture/Compare 4 overcapture flag + * @retval The new state of __FLAG__ (TRUE or FALSE). + */ +#define __HAL_TIM_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->SR = ~(__FLAG__)) + +/** + * @brief Check whether the specified TIM interrupt source is enabled or not. + * @param __HANDLE__ TIM handle + * @param __INTERRUPT__ specifies the TIM interrupt source to check. + * This parameter can be one of the following values: + * @arg TIM_IT_UPDATE: Update interrupt + * @arg TIM_IT_CC1: Capture/Compare 1 interrupt + * @arg TIM_IT_CC2: Capture/Compare 2 interrupt + * @arg TIM_IT_CC3: Capture/Compare 3 interrupt + * @arg TIM_IT_CC4: Capture/Compare 4 interrupt + * @arg TIM_IT_COM: Commutation interrupt + * @arg TIM_IT_TRIGGER: Trigger interrupt + * @arg TIM_IT_BREAK: Break interrupt + * @retval The state of TIM_IT (SET or RESET). + */ +#define __HAL_TIM_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->DIER & (__INTERRUPT__)) \ + == (__INTERRUPT__)) ? SET : RESET) + +/** @brief Clear the TIM interrupt pending bits. + * @param __HANDLE__ TIM handle + * @param __INTERRUPT__ specifies the interrupt pending bit to clear. + * This parameter can be one of the following values: + * @arg TIM_IT_UPDATE: Update interrupt + * @arg TIM_IT_CC1: Capture/Compare 1 interrupt + * @arg TIM_IT_CC2: Capture/Compare 2 interrupt + * @arg TIM_IT_CC3: Capture/Compare 3 interrupt + * @arg TIM_IT_CC4: Capture/Compare 4 interrupt + * @arg TIM_IT_COM: Commutation interrupt + * @arg TIM_IT_TRIGGER: Trigger interrupt + * @arg TIM_IT_BREAK: Break interrupt + * @retval None + */ +#define __HAL_TIM_CLEAR_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->SR = ~(__INTERRUPT__)) + +/** + * @brief Force a continuous copy of the update interrupt flag (UIF) into the timer counter register (bit 31). + * @note This allows both the counter value and a potential roll-over condition signalled by the UIFCPY flag to be read in an atomic way. + * @param __HANDLE__ TIM handle. + * @retval None +mode. + */ +#define __HAL_TIM_UIFREMAP_ENABLE(__HANDLE__) (((__HANDLE__)->Instance->CR1 |= TIM_CR1_UIFREMAP)) + +/** + * @brief Disable update interrupt flag (UIF) remapping. + * @param __HANDLE__ TIM handle. + * @retval None +mode. + */ +#define __HAL_TIM_UIFREMAP_DISABLE(__HANDLE__) (((__HANDLE__)->Instance->CR1 &= ~TIM_CR1_UIFREMAP)) + +/** + * @brief Get update interrupt flag (UIF) copy status. + * @param __COUNTER__ Counter value. + * @retval The state of UIFCPY (TRUE or FALSE). +mode. + */ +#define __HAL_TIM_GET_UIFCPY(__COUNTER__) (((__COUNTER__) & (TIM_CNT_UIFCPY)) == (TIM_CNT_UIFCPY)) + +/** + * @brief Indicates whether or not the TIM Counter is used as downcounter. + * @param __HANDLE__ TIM handle. + * @retval False (Counter used as upcounter) or True (Counter used as downcounter) + * @note This macro is particularly useful to get the counting mode when the timer operates in Center-aligned mode or Encoder +mode. + */ +#define __HAL_TIM_IS_TIM_COUNTING_DOWN(__HANDLE__) (((__HANDLE__)->Instance->CR1 &(TIM_CR1_DIR)) == (TIM_CR1_DIR)) + +/** + * @brief Set the TIM Prescaler on runtime. + * @param __HANDLE__ TIM handle. + * @param __PRESC__ specifies the Prescaler new value. + * @retval None + */ +#define __HAL_TIM_SET_PRESCALER(__HANDLE__, __PRESC__) ((__HANDLE__)->Instance->PSC = (__PRESC__)) + +/** + * @brief Set the TIM Counter Register value on runtime. + * Note Please check if the bit 31 of CNT register is used as UIF copy or not, this may affect the counter range in case of 32 bits counter TIM instance. + * Bit 31 of CNT can be enabled/disabled using __HAL_TIM_UIFREMAP_ENABLE()/__HAL_TIM_UIFREMAP_DISABLE() macros. + * @param __HANDLE__ TIM handle. + * @param __COUNTER__ specifies the Counter register new value. + * @retval None + */ +#define __HAL_TIM_SET_COUNTER(__HANDLE__, __COUNTER__) ((__HANDLE__)->Instance->CNT = (__COUNTER__)) + +/** + * @brief Get the TIM Counter Register value on runtime. + * @param __HANDLE__ TIM handle. + * @retval 16-bit or 32-bit value of the timer counter register (TIMx_CNT) + */ +#define __HAL_TIM_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->CNT) + +/** + * @brief Set the TIM Autoreload Register value on runtime without calling another time any Init function. + * @param __HANDLE__ TIM handle. + * @param __AUTORELOAD__ specifies the Counter register new value. + * @retval None + */ +#define __HAL_TIM_SET_AUTORELOAD(__HANDLE__, __AUTORELOAD__) \ + do{ \ + (__HANDLE__)->Instance->ARR = (__AUTORELOAD__); \ + (__HANDLE__)->Init.Period = (__AUTORELOAD__); \ + } while(0) + +/** + * @brief Get the TIM Autoreload Register value on runtime. + * @param __HANDLE__ TIM handle. + * @retval 16-bit or 32-bit value of the timer auto-reload register(TIMx_ARR) + */ +#define __HAL_TIM_GET_AUTORELOAD(__HANDLE__) ((__HANDLE__)->Instance->ARR) + +/** + * @brief Set the TIM Clock Division value on runtime without calling another time any Init function. + * @param __HANDLE__ TIM handle. + * @param __CKD__ specifies the clock division value. + * This parameter can be one of the following value: + * @arg TIM_CLOCKDIVISION_DIV1: tDTS=tCK_INT + * @arg TIM_CLOCKDIVISION_DIV2: tDTS=2*tCK_INT + * @arg TIM_CLOCKDIVISION_DIV4: tDTS=4*tCK_INT + * @retval None + */ +#define __HAL_TIM_SET_CLOCKDIVISION(__HANDLE__, __CKD__) \ + do{ \ + (__HANDLE__)->Instance->CR1 &= (~TIM_CR1_CKD); \ + (__HANDLE__)->Instance->CR1 |= (__CKD__); \ + (__HANDLE__)->Init.ClockDivision = (__CKD__); \ + } while(0) + +/** + * @brief Get the TIM Clock Division value on runtime. + * @param __HANDLE__ TIM handle. + * @retval The clock division can be one of the following values: + * @arg TIM_CLOCKDIVISION_DIV1: tDTS=tCK_INT + * @arg TIM_CLOCKDIVISION_DIV2: tDTS=2*tCK_INT + * @arg TIM_CLOCKDIVISION_DIV4: tDTS=4*tCK_INT + */ +#define __HAL_TIM_GET_CLOCKDIVISION(__HANDLE__) ((__HANDLE__)->Instance->CR1 & TIM_CR1_CKD) + +/** + * @brief Set the TIM Input Capture prescaler on runtime without calling another time HAL_TIM_IC_ConfigChannel() function. + * @param __HANDLE__ TIM handle. + * @param __CHANNEL__ TIM Channels to be configured. + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @param __ICPSC__ specifies the Input Capture4 prescaler new value. + * This parameter can be one of the following values: + * @arg TIM_ICPSC_DIV1: no prescaler + * @arg TIM_ICPSC_DIV2: capture is done once every 2 events + * @arg TIM_ICPSC_DIV4: capture is done once every 4 events + * @arg TIM_ICPSC_DIV8: capture is done once every 8 events + * @retval None + */ +#define __HAL_TIM_SET_ICPRESCALER(__HANDLE__, __CHANNEL__, __ICPSC__) \ + do{ \ + TIM_RESET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__)); \ + TIM_SET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__), (__ICPSC__)); \ + } while(0) + +/** + * @brief Get the TIM Input Capture prescaler on runtime. + * @param __HANDLE__ TIM handle. + * @param __CHANNEL__ TIM Channels to be configured. + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: get input capture 1 prescaler value + * @arg TIM_CHANNEL_2: get input capture 2 prescaler value + * @arg TIM_CHANNEL_3: get input capture 3 prescaler value + * @arg TIM_CHANNEL_4: get input capture 4 prescaler value + * @retval The input capture prescaler can be one of the following values: + * @arg TIM_ICPSC_DIV1: no prescaler + * @arg TIM_ICPSC_DIV2: capture is done once every 2 events + * @arg TIM_ICPSC_DIV4: capture is done once every 4 events + * @arg TIM_ICPSC_DIV8: capture is done once every 8 events + */ +#define __HAL_TIM_GET_ICPRESCALER(__HANDLE__, __CHANNEL__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC1PSC) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? (((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC2PSC) >> 8U) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC3PSC) :\ + (((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC4PSC)) >> 8U) + +/** + * @brief Set the TIM Capture Compare Register value on runtime without calling another time ConfigChannel function. + * @param __HANDLE__ TIM handle. + * @param __CHANNEL__ TIM Channels to be configured. + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @param __COMPARE__ specifies the Capture Compare register new value. + * @retval None + */ +#define __HAL_TIM_SET_COMPARE(__HANDLE__, __CHANNEL__, __COMPARE__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCR1 = (__COMPARE__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCR2 = (__COMPARE__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCR3 = (__COMPARE__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCR4 = (__COMPARE__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCR5 = (__COMPARE__)) :\ + ((__HANDLE__)->Instance->CCR6 = (__COMPARE__))) + +/** + * @brief Get the TIM Capture Compare Register value on runtime. + * @param __HANDLE__ TIM handle. + * @param __CHANNEL__ TIM Channel associated with the capture compare register + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: get capture/compare 1 register value + * @arg TIM_CHANNEL_2: get capture/compare 2 register value + * @arg TIM_CHANNEL_3: get capture/compare 3 register value + * @arg TIM_CHANNEL_4: get capture/compare 4 register value + * @arg TIM_CHANNEL_5: get capture/compare 5 register value + * @arg TIM_CHANNEL_6: get capture/compare 6 register value + * @retval 16-bit or 32-bit value of the capture/compare register (TIMx_CCRy) + */ +#define __HAL_TIM_GET_COMPARE(__HANDLE__, __CHANNEL__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCR1) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCR2) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCR3) :\ + ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCR4) :\ + ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCR5) :\ + ((__HANDLE__)->Instance->CCR6)) + +/** + * @brief Set the TIM Output compare preload. + * @param __HANDLE__ TIM handle. + * @param __CHANNEL__ TIM Channels to be configured. + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @retval None + */ +#define __HAL_TIM_ENABLE_OCxPRELOAD(__HANDLE__, __CHANNEL__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC1PE) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC2PE) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC3PE) :\ + ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC4PE) :\ + ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCMR3 |= TIM_CCMR3_OC5PE) :\ + ((__HANDLE__)->Instance->CCMR3 |= TIM_CCMR3_OC6PE)) + +/** + * @brief Reset the TIM Output compare preload. + * @param __HANDLE__ TIM handle. + * @param __CHANNEL__ TIM Channels to be configured. + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @retval None + */ +#define __HAL_TIM_DISABLE_OCxPRELOAD(__HANDLE__, __CHANNEL__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC1PE) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC2PE) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC3PE) :\ + ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC4PE) :\ + ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCMR3 &= ~TIM_CCMR3_OC5PE) :\ + ((__HANDLE__)->Instance->CCMR3 &= ~TIM_CCMR3_OC6PE)) + +/** + * @brief Enable fast mode for a given channel. + * @param __HANDLE__ TIM handle. + * @param __CHANNEL__ TIM Channels to be configured. + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @note When fast mode is enabled an active edge on the trigger input acts + * like a compare match on CCx output. Delay to sample the trigger + * input and to activate CCx output is reduced to 3 clock cycles. + * @note Fast mode acts only if the channel is configured in PWM1 or PWM2 mode. + * @retval None + */ +#define __HAL_TIM_ENABLE_OCxFAST(__HANDLE__, __CHANNEL__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC1FE) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC2FE) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC3FE) :\ + ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC4FE) :\ + ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCMR3 |= TIM_CCMR3_OC5FE) :\ + ((__HANDLE__)->Instance->CCMR3 |= TIM_CCMR3_OC6FE)) + +/** + * @brief Disable fast mode for a given channel. + * @param __HANDLE__ TIM handle. + * @param __CHANNEL__ TIM Channels to be configured. + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @note When fast mode is disabled CCx output behaves normally depending + * on counter and CCRx values even when the trigger is ON. The minimum + * delay to activate CCx output when an active edge occurs on the + * trigger input is 5 clock cycles. + * @retval None + */ +#define __HAL_TIM_DISABLE_OCxFAST(__HANDLE__, __CHANNEL__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE) :\ + ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE) :\ + ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE) :\ + ((__HANDLE__)->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE)) + +/** + * @brief Set the Update Request Source (URS) bit of the TIMx_CR1 register. + * @param __HANDLE__ TIM handle. + * @note When the URS bit of the TIMx_CR1 register is set, only counter + * overflow/underflow generates an update interrupt or DMA request (if + * enabled) + * @retval None + */ +#define __HAL_TIM_URS_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1|= TIM_CR1_URS) + +/** + * @brief Reset the Update Request Source (URS) bit of the TIMx_CR1 register. + * @param __HANDLE__ TIM handle. + * @note When the URS bit of the TIMx_CR1 register is reset, any of the + * following events generate an update interrupt or DMA request (if + * enabled): + * _ Counter overflow underflow + * _ Setting the UG bit + * _ Update generation through the slave mode controller + * @retval None + */ +#define __HAL_TIM_URS_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1&=~TIM_CR1_URS) + +/** + * @brief Set the TIM Capture x input polarity on runtime. + * @param __HANDLE__ TIM handle. + * @param __CHANNEL__ TIM Channels to be configured. + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @param __POLARITY__ Polarity for TIx source + * @arg TIM_INPUTCHANNELPOLARITY_RISING: Rising Edge + * @arg TIM_INPUTCHANNELPOLARITY_FALLING: Falling Edge + * @arg TIM_INPUTCHANNELPOLARITY_BOTHEDGE: Rising and Falling Edge + * @retval None + */ +#define __HAL_TIM_SET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__, __POLARITY__) \ + do{ \ + TIM_RESET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__)); \ + TIM_SET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__), (__POLARITY__)); \ + }while(0) + +/** + * @} + */ +/* End of exported macros ----------------------------------------------------*/ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup TIM_Private_Constants TIM Private Constants + * @{ + */ +/* The counter of a timer instance is disabled only if all the CCx and CCxN + channels have been disabled */ +#define TIM_CCER_CCxE_MASK ((uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E)) +#define TIM_CCER_CCxNE_MASK ((uint32_t)(TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) +/** + * @} + */ +/* End of private constants --------------------------------------------------*/ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup TIM_Private_Macros TIM Private Macros + * @{ + */ +#define IS_TIM_CLEARINPUT_SOURCE(__MODE__) (((__MODE__) == TIM_CLEARINPUTSOURCE_ETR) || \ + ((__MODE__) == TIM_CLEARINPUTSOURCE_OCREFCLR) || \ + ((__MODE__) == TIM_CLEARINPUTSOURCE_NONE)) + +#define IS_TIM_DMA_BASE(__BASE__) (((__BASE__) == TIM_DMABASE_CR1) || \ + ((__BASE__) == TIM_DMABASE_CR2) || \ + ((__BASE__) == TIM_DMABASE_SMCR) || \ + ((__BASE__) == TIM_DMABASE_DIER) || \ + ((__BASE__) == TIM_DMABASE_SR) || \ + ((__BASE__) == TIM_DMABASE_EGR) || \ + ((__BASE__) == TIM_DMABASE_CCMR1) || \ + ((__BASE__) == TIM_DMABASE_CCMR2) || \ + ((__BASE__) == TIM_DMABASE_CCER) || \ + ((__BASE__) == TIM_DMABASE_CNT) || \ + ((__BASE__) == TIM_DMABASE_PSC) || \ + ((__BASE__) == TIM_DMABASE_ARR) || \ + ((__BASE__) == TIM_DMABASE_RCR) || \ + ((__BASE__) == TIM_DMABASE_CCR1) || \ + ((__BASE__) == TIM_DMABASE_CCR2) || \ + ((__BASE__) == TIM_DMABASE_CCR3) || \ + ((__BASE__) == TIM_DMABASE_CCR4) || \ + ((__BASE__) == TIM_DMABASE_BDTR) || \ + ((__BASE__) == TIM_DMABASE_OR1) || \ + ((__BASE__) == TIM_DMABASE_CCMR3) || \ + ((__BASE__) == TIM_DMABASE_CCR5) || \ + ((__BASE__) == TIM_DMABASE_CCR6) || \ + ((__BASE__) == TIM_DMABASE_OR2) || \ + ((__BASE__) == TIM_DMABASE_OR3)) + +#define IS_TIM_EVENT_SOURCE(__SOURCE__) ((((__SOURCE__) & 0xFFFFFE00U) == 0x00000000U) && ((__SOURCE__) != 0x00000000U)) + +#define IS_TIM_COUNTER_MODE(__MODE__) (((__MODE__) == TIM_COUNTERMODE_UP) || \ + ((__MODE__) == TIM_COUNTERMODE_DOWN) || \ + ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED1) || \ + ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED2) || \ + ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED3)) + +#define IS_TIM_UIFREMAP_MODE(__MODE__) (((__MODE__) == TIM_UIFREMAP_DISABLE) || \ + ((__MODE__) == TIM_UIFREMAP_ENALE)) + +#define IS_TIM_CLOCKDIVISION_DIV(__DIV__) (((__DIV__) == TIM_CLOCKDIVISION_DIV1) || \ + ((__DIV__) == TIM_CLOCKDIVISION_DIV2) || \ + ((__DIV__) == TIM_CLOCKDIVISION_DIV4)) + +#define IS_TIM_AUTORELOAD_PRELOAD(PRELOAD) (((PRELOAD) == TIM_AUTORELOAD_PRELOAD_DISABLE) || \ + ((PRELOAD) == TIM_AUTORELOAD_PRELOAD_ENABLE)) + +#define IS_TIM_FAST_STATE(__STATE__) (((__STATE__) == TIM_OCFAST_DISABLE) || \ + ((__STATE__) == TIM_OCFAST_ENABLE)) + +#define IS_TIM_OC_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_OCPOLARITY_HIGH) || \ + ((__POLARITY__) == TIM_OCPOLARITY_LOW)) + +#define IS_TIM_OCN_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_OCNPOLARITY_HIGH) || \ + ((__POLARITY__) == TIM_OCNPOLARITY_LOW)) + +#define IS_TIM_OCIDLE_STATE(__STATE__) (((__STATE__) == TIM_OCIDLESTATE_SET) || \ + ((__STATE__) == TIM_OCIDLESTATE_RESET)) + +#define IS_TIM_OCNIDLE_STATE(__STATE__) (((__STATE__) == TIM_OCNIDLESTATE_SET) || \ + ((__STATE__) == TIM_OCNIDLESTATE_RESET)) + +#define IS_TIM_ENCODERINPUT_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_ENCODERINPUTPOLARITY_RISING) || \ + ((__POLARITY__) == TIM_ENCODERINPUTPOLARITY_FALLING)) + +#define IS_TIM_IC_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_ICPOLARITY_RISING) || \ + ((__POLARITY__) == TIM_ICPOLARITY_FALLING) || \ + ((__POLARITY__) == TIM_ICPOLARITY_BOTHEDGE)) + +#define IS_TIM_IC_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_ICSELECTION_DIRECTTI) || \ + ((__SELECTION__) == TIM_ICSELECTION_INDIRECTTI) || \ + ((__SELECTION__) == TIM_ICSELECTION_TRC)) + +#define IS_TIM_IC_PRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_ICPSC_DIV1) || \ + ((__PRESCALER__) == TIM_ICPSC_DIV2) || \ + ((__PRESCALER__) == TIM_ICPSC_DIV4) || \ + ((__PRESCALER__) == TIM_ICPSC_DIV8)) + +#define IS_TIM_OPM_MODE(__MODE__) (((__MODE__) == TIM_OPMODE_SINGLE) || \ + ((__MODE__) == TIM_OPMODE_REPETITIVE)) + +#define IS_TIM_ENCODER_MODE(__MODE__) (((__MODE__) == TIM_ENCODERMODE_TI1) || \ + ((__MODE__) == TIM_ENCODERMODE_TI2) || \ + ((__MODE__) == TIM_ENCODERMODE_TI12)) + +#define IS_TIM_DMA_SOURCE(__SOURCE__) ((((__SOURCE__) & 0xFFFF80FFU) == 0x00000000U) && ((__SOURCE__) != 0x00000000U)) + +#define IS_TIM_CHANNELS(__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) || \ + ((__CHANNEL__) == TIM_CHANNEL_2) || \ + ((__CHANNEL__) == TIM_CHANNEL_3) || \ + ((__CHANNEL__) == TIM_CHANNEL_4) || \ + ((__CHANNEL__) == TIM_CHANNEL_5) || \ + ((__CHANNEL__) == TIM_CHANNEL_6) || \ + ((__CHANNEL__) == TIM_CHANNEL_ALL)) + +#define IS_TIM_OPM_CHANNELS(__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) || \ + ((__CHANNEL__) == TIM_CHANNEL_2)) + +#define IS_TIM_COMPLEMENTARY_CHANNELS(__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) || \ + ((__CHANNEL__) == TIM_CHANNEL_2) || \ + ((__CHANNEL__) == TIM_CHANNEL_3)) + +#define IS_TIM_CLOCKSOURCE(__CLOCK__) (((__CLOCK__) == TIM_CLOCKSOURCE_INTERNAL) || \ + ((__CLOCK__) == TIM_CLOCKSOURCE_ETRMODE2) || \ + ((__CLOCK__) == TIM_CLOCKSOURCE_ITR0) || \ + ((__CLOCK__) == TIM_CLOCKSOURCE_ITR1) || \ + ((__CLOCK__) == TIM_CLOCKSOURCE_ITR2) || \ + ((__CLOCK__) == TIM_CLOCKSOURCE_ITR3) || \ + ((__CLOCK__) == TIM_CLOCKSOURCE_TI1ED) || \ + ((__CLOCK__) == TIM_CLOCKSOURCE_TI1) || \ + ((__CLOCK__) == TIM_CLOCKSOURCE_TI2) || \ + ((__CLOCK__) == TIM_CLOCKSOURCE_ETRMODE1)) + +#define IS_TIM_CLOCKPOLARITY(__POLARITY__) (((__POLARITY__) == TIM_CLOCKPOLARITY_INVERTED) || \ + ((__POLARITY__) == TIM_CLOCKPOLARITY_NONINVERTED) || \ + ((__POLARITY__) == TIM_CLOCKPOLARITY_RISING) || \ + ((__POLARITY__) == TIM_CLOCKPOLARITY_FALLING) || \ + ((__POLARITY__) == TIM_CLOCKPOLARITY_BOTHEDGE)) + +#define IS_TIM_CLOCKPRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV1) || \ + ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV2) || \ + ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV4) || \ + ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV8)) + +#define IS_TIM_CLOCKFILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU) + +#define IS_TIM_CLEARINPUT_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_CLEARINPUTPOLARITY_INVERTED) || \ + ((__POLARITY__) == TIM_CLEARINPUTPOLARITY_NONINVERTED)) + +#define IS_TIM_CLEARINPUT_PRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV1) || \ + ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV2) || \ + ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV4) || \ + ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV8)) + +#define IS_TIM_CLEARINPUT_FILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU) + +#define IS_TIM_OSSR_STATE(__STATE__) (((__STATE__) == TIM_OSSR_ENABLE) || \ + ((__STATE__) == TIM_OSSR_DISABLE)) + +#define IS_TIM_OSSI_STATE(__STATE__) (((__STATE__) == TIM_OSSI_ENABLE) || \ + ((__STATE__) == TIM_OSSI_DISABLE)) + +#define IS_TIM_LOCK_LEVEL(__LEVEL__) (((__LEVEL__) == TIM_LOCKLEVEL_OFF) || \ + ((__LEVEL__) == TIM_LOCKLEVEL_1) || \ + ((__LEVEL__) == TIM_LOCKLEVEL_2) || \ + ((__LEVEL__) == TIM_LOCKLEVEL_3)) + +#define IS_TIM_BREAK_FILTER(__BRKFILTER__) ((__BRKFILTER__) <= 0xFUL) + + +#define IS_TIM_BREAK_STATE(__STATE__) (((__STATE__) == TIM_BREAK_ENABLE) || \ + ((__STATE__) == TIM_BREAK_DISABLE)) + +#define IS_TIM_BREAK_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_BREAKPOLARITY_LOW) || \ + ((__POLARITY__) == TIM_BREAKPOLARITY_HIGH)) + +#define IS_TIM_BREAK2_STATE(__STATE__) (((__STATE__) == TIM_BREAK2_ENABLE) || \ + ((__STATE__) == TIM_BREAK2_DISABLE)) + +#define IS_TIM_BREAK2_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_BREAK2POLARITY_LOW) || \ + ((__POLARITY__) == TIM_BREAK2POLARITY_HIGH)) + +#define IS_TIM_AUTOMATIC_OUTPUT_STATE(__STATE__) (((__STATE__) == TIM_AUTOMATICOUTPUT_ENABLE) || \ + ((__STATE__) == TIM_AUTOMATICOUTPUT_DISABLE)) + +#define IS_TIM_GROUPCH5(__OCREF__) ((((__OCREF__) & 0x1FFFFFFFU) == 0x00000000U)) + +#define IS_TIM_TRGO_SOURCE(__SOURCE__) (((__SOURCE__) == TIM_TRGO_RESET) || \ + ((__SOURCE__) == TIM_TRGO_ENABLE) || \ + ((__SOURCE__) == TIM_TRGO_UPDATE) || \ + ((__SOURCE__) == TIM_TRGO_OC1) || \ + ((__SOURCE__) == TIM_TRGO_OC1REF) || \ + ((__SOURCE__) == TIM_TRGO_OC2REF) || \ + ((__SOURCE__) == TIM_TRGO_OC3REF) || \ + ((__SOURCE__) == TIM_TRGO_OC4REF)) + +#define IS_TIM_TRGO2_SOURCE(__SOURCE__) (((__SOURCE__) == TIM_TRGO2_RESET) || \ + ((__SOURCE__) == TIM_TRGO2_ENABLE) || \ + ((__SOURCE__) == TIM_TRGO2_UPDATE) || \ + ((__SOURCE__) == TIM_TRGO2_OC1) || \ + ((__SOURCE__) == TIM_TRGO2_OC1REF) || \ + ((__SOURCE__) == TIM_TRGO2_OC2REF) || \ + ((__SOURCE__) == TIM_TRGO2_OC3REF) || \ + ((__SOURCE__) == TIM_TRGO2_OC3REF) || \ + ((__SOURCE__) == TIM_TRGO2_OC4REF) || \ + ((__SOURCE__) == TIM_TRGO2_OC5REF) || \ + ((__SOURCE__) == TIM_TRGO2_OC6REF) || \ + ((__SOURCE__) == TIM_TRGO2_OC4REF_RISINGFALLING) || \ + ((__SOURCE__) == TIM_TRGO2_OC6REF_RISINGFALLING) || \ + ((__SOURCE__) == TIM_TRGO2_OC4REF_RISING_OC6REF_RISING) || \ + ((__SOURCE__) == TIM_TRGO2_OC4REF_RISING_OC6REF_FALLING) || \ + ((__SOURCE__) == TIM_TRGO2_OC5REF_RISING_OC6REF_RISING) || \ + ((__SOURCE__) == TIM_TRGO2_OC5REF_RISING_OC6REF_FALLING)) + +#define IS_TIM_MSM_STATE(__STATE__) (((__STATE__) == TIM_MASTERSLAVEMODE_ENABLE) || \ + ((__STATE__) == TIM_MASTERSLAVEMODE_DISABLE)) + +#define IS_TIM_SLAVE_MODE(__MODE__) (((__MODE__) == TIM_SLAVEMODE_DISABLE) || \ + ((__MODE__) == TIM_SLAVEMODE_RESET) || \ + ((__MODE__) == TIM_SLAVEMODE_GATED) || \ + ((__MODE__) == TIM_SLAVEMODE_TRIGGER) || \ + ((__MODE__) == TIM_SLAVEMODE_EXTERNAL1) || \ + ((__MODE__) == TIM_SLAVEMODE_COMBINED_RESETTRIGGER)) + +#define IS_TIM_PWM_MODE(__MODE__) (((__MODE__) == TIM_OCMODE_PWM1) || \ + ((__MODE__) == TIM_OCMODE_PWM2) || \ + ((__MODE__) == TIM_OCMODE_COMBINED_PWM1) || \ + ((__MODE__) == TIM_OCMODE_COMBINED_PWM2) || \ + ((__MODE__) == TIM_OCMODE_ASSYMETRIC_PWM1) || \ + ((__MODE__) == TIM_OCMODE_ASSYMETRIC_PWM2)) + +#define IS_TIM_OC_MODE(__MODE__) (((__MODE__) == TIM_OCMODE_TIMING) || \ + ((__MODE__) == TIM_OCMODE_ACTIVE) || \ + ((__MODE__) == TIM_OCMODE_INACTIVE) || \ + ((__MODE__) == TIM_OCMODE_TOGGLE) || \ + ((__MODE__) == TIM_OCMODE_FORCED_ACTIVE) || \ + ((__MODE__) == TIM_OCMODE_FORCED_INACTIVE) || \ + ((__MODE__) == TIM_OCMODE_RETRIGERRABLE_OPM1) || \ + ((__MODE__) == TIM_OCMODE_RETRIGERRABLE_OPM2)) + +#define IS_TIM_TRIGGER_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_TS_ITR0) || \ + ((__SELECTION__) == TIM_TS_ITR1) || \ + ((__SELECTION__) == TIM_TS_ITR2) || \ + ((__SELECTION__) == TIM_TS_ITR3) || \ + ((__SELECTION__) == TIM_TS_TI1F_ED) || \ + ((__SELECTION__) == TIM_TS_TI1FP1) || \ + ((__SELECTION__) == TIM_TS_TI2FP2) || \ + ((__SELECTION__) == TIM_TS_ETRF)) + +#define IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_TS_ITR0) || \ + ((__SELECTION__) == TIM_TS_ITR1) || \ + ((__SELECTION__) == TIM_TS_ITR2) || \ + ((__SELECTION__) == TIM_TS_ITR3) || \ + ((__SELECTION__) == TIM_TS_NONE)) + +#define IS_TIM_TRIGGERPOLARITY(__POLARITY__) (((__POLARITY__) == TIM_TRIGGERPOLARITY_INVERTED ) || \ + ((__POLARITY__) == TIM_TRIGGERPOLARITY_NONINVERTED) || \ + ((__POLARITY__) == TIM_TRIGGERPOLARITY_RISING ) || \ + ((__POLARITY__) == TIM_TRIGGERPOLARITY_FALLING ) || \ + ((__POLARITY__) == TIM_TRIGGERPOLARITY_BOTHEDGE )) + +#define IS_TIM_TRIGGERPRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV1) || \ + ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV2) || \ + ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV4) || \ + ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV8)) + +#define IS_TIM_TRIGGERFILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU) + +#define IS_TIM_TI1SELECTION(__TI1SELECTION__) (((__TI1SELECTION__) == TIM_TI1SELECTION_CH1) || \ + ((__TI1SELECTION__) == TIM_TI1SELECTION_XORCOMBINATION)) + +#define IS_TIM_DMA_LENGTH(__LENGTH__) (((__LENGTH__) == TIM_DMABURSTLENGTH_1TRANSFER) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_2TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_3TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_4TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_5TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_6TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_7TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_8TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_9TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_10TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_11TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_12TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_13TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_14TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_15TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_16TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_17TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_18TRANSFERS)) + +#define IS_TIM_DMA_DATA_LENGTH(LENGTH) (((LENGTH) >= 0x1U) && ((LENGTH) < 0x10000U)) + +#define IS_TIM_IC_FILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU) + +#define IS_TIM_DEADTIME(__DEADTIME__) ((__DEADTIME__) <= 0xFFU) + +#define IS_TIM_BREAK_SYSTEM(__CONFIG__) (((__CONFIG__) == TIM_BREAK_SYSTEM_ECC) || \ + ((__CONFIG__) == TIM_BREAK_SYSTEM_PVD) || \ + ((__CONFIG__) == TIM_BREAK_SYSTEM_SRAM2_PARITY_ERROR) || \ + ((__CONFIG__) == TIM_BREAK_SYSTEM_LOCKUP)) + +#define IS_TIM_SLAVEMODE_TRIGGER_ENABLED(__TRIGGER__) (((__TRIGGER__) == TIM_SLAVEMODE_TRIGGER) || \ + ((__TRIGGER__) == TIM_SLAVEMODE_COMBINED_RESETTRIGGER)) + +#define TIM_SET_ICPRESCALERVALUE(__HANDLE__, __CHANNEL__, __ICPSC__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= (__ICPSC__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= ((__ICPSC__) << 8U)) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= (__ICPSC__)) :\ + ((__HANDLE__)->Instance->CCMR2 |= ((__ICPSC__) << 8U))) + +#define TIM_RESET_ICPRESCALERVALUE(__HANDLE__, __CHANNEL__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC) :\ + ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC)) + +#define TIM_SET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__, __POLARITY__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER |= (__POLARITY__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 4U)) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 8U)) :\ + ((__HANDLE__)->Instance->CCER |= (((__POLARITY__) << 12U)))) + +#define TIM_RESET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP)) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP)) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP)) :\ + ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP))) + +#define TIM_CHANNEL_STATE_GET(__HANDLE__, __CHANNEL__)\ + (((__CHANNEL__) == TIM_CHANNEL_1) ? (__HANDLE__)->ChannelState[0] :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? (__HANDLE__)->ChannelState[1] :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? (__HANDLE__)->ChannelState[2] :\ + ((__CHANNEL__) == TIM_CHANNEL_4) ? (__HANDLE__)->ChannelState[3] :\ + ((__CHANNEL__) == TIM_CHANNEL_5) ? (__HANDLE__)->ChannelState[4] :\ + (__HANDLE__)->ChannelState[5]) + +#define TIM_CHANNEL_STATE_SET(__HANDLE__, __CHANNEL__, __CHANNEL_STATE__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->ChannelState[0] = (__CHANNEL_STATE__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->ChannelState[1] = (__CHANNEL_STATE__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->ChannelState[2] = (__CHANNEL_STATE__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->ChannelState[3] = (__CHANNEL_STATE__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->ChannelState[4] = (__CHANNEL_STATE__)) :\ + ((__HANDLE__)->ChannelState[5] = (__CHANNEL_STATE__))) + +#define TIM_CHANNEL_STATE_SET_ALL(__HANDLE__, __CHANNEL_STATE__) do { \ + (__HANDLE__)->ChannelState[0] = (__CHANNEL_STATE__); \ + (__HANDLE__)->ChannelState[1] = (__CHANNEL_STATE__); \ + (__HANDLE__)->ChannelState[2] = (__CHANNEL_STATE__); \ + (__HANDLE__)->ChannelState[3] = (__CHANNEL_STATE__); \ + (__HANDLE__)->ChannelState[4] = (__CHANNEL_STATE__); \ + (__HANDLE__)->ChannelState[5] = (__CHANNEL_STATE__); \ + } while(0) + +#define TIM_CHANNEL_N_STATE_GET(__HANDLE__, __CHANNEL__)\ + (((__CHANNEL__) == TIM_CHANNEL_1) ? (__HANDLE__)->ChannelNState[0] :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? (__HANDLE__)->ChannelNState[1] :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? (__HANDLE__)->ChannelNState[2] :\ + (__HANDLE__)->ChannelNState[3]) + +#define TIM_CHANNEL_N_STATE_SET(__HANDLE__, __CHANNEL__, __CHANNEL_STATE__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->ChannelNState[0] = (__CHANNEL_STATE__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->ChannelNState[1] = (__CHANNEL_STATE__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->ChannelNState[2] = (__CHANNEL_STATE__)) :\ + ((__HANDLE__)->ChannelNState[3] = (__CHANNEL_STATE__))) + +#define TIM_CHANNEL_N_STATE_SET_ALL(__HANDLE__, __CHANNEL_STATE__) do { \ + (__HANDLE__)->ChannelNState[0] = (__CHANNEL_STATE__); \ + (__HANDLE__)->ChannelNState[1] = (__CHANNEL_STATE__); \ + (__HANDLE__)->ChannelNState[2] = (__CHANNEL_STATE__); \ + (__HANDLE__)->ChannelNState[3] = (__CHANNEL_STATE__); \ + } while(0) + +/** + * @} + */ +/* End of private macros -----------------------------------------------------*/ + +/* Include TIM HAL Extended module */ +#include "stm32l4xx_hal_tim_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup TIM_Exported_Functions TIM Exported Functions + * @{ + */ + +/** @addtogroup TIM_Exported_Functions_Group1 TIM Time Base functions + * @brief Time Base functions + * @{ + */ +/* Time Base functions ********************************************************/ +HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim); +HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim); +void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim); +void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef *htim); +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim); +HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim); +HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim); +/* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_TIM_Base_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length); +HAL_StatusTypeDef HAL_TIM_Base_Stop_DMA(TIM_HandleTypeDef *htim); +/** + * @} + */ + +/** @addtogroup TIM_Exported_Functions_Group2 TIM Output Compare functions + * @brief TIM Output Compare functions + * @{ + */ +/* Timer Output Compare functions *********************************************/ +HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim); +HAL_StatusTypeDef HAL_TIM_OC_DeInit(TIM_HandleTypeDef *htim); +void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim); +void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef *htim); +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +/* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_TIM_OC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length); +HAL_StatusTypeDef HAL_TIM_OC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel); +/** + * @} + */ + +/** @addtogroup TIM_Exported_Functions_Group3 TIM PWM functions + * @brief TIM PWM functions + * @{ + */ +/* Timer PWM functions ********************************************************/ +HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim); +HAL_StatusTypeDef HAL_TIM_PWM_DeInit(TIM_HandleTypeDef *htim); +void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim); +void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef *htim); +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +/* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length); +HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel); +/** + * @} + */ + +/** @addtogroup TIM_Exported_Functions_Group4 TIM Input Capture functions + * @brief TIM Input Capture functions + * @{ + */ +/* Timer Input Capture functions **********************************************/ +HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim); +HAL_StatusTypeDef HAL_TIM_IC_DeInit(TIM_HandleTypeDef *htim); +void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim); +void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef *htim); +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_IC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +/* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length); +HAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel); +/** + * @} + */ + +/** @addtogroup TIM_Exported_Functions_Group5 TIM One Pulse functions + * @brief TIM One Pulse functions + * @{ + */ +/* Timer One Pulse functions **************************************************/ +HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode); +HAL_StatusTypeDef HAL_TIM_OnePulse_DeInit(TIM_HandleTypeDef *htim); +void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim); +void HAL_TIM_OnePulse_MspDeInit(TIM_HandleTypeDef *htim); +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIM_OnePulse_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel); +HAL_StatusTypeDef HAL_TIM_OnePulse_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel); +HAL_StatusTypeDef HAL_TIM_OnePulse_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel); +/** + * @} + */ + +/** @addtogroup TIM_Exported_Functions_Group6 TIM Encoder functions + * @brief TIM Encoder functions + * @{ + */ +/* Timer Encoder functions ****************************************************/ +HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, TIM_Encoder_InitTypeDef *sConfig); +HAL_StatusTypeDef HAL_TIM_Encoder_DeInit(TIM_HandleTypeDef *htim); +void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *htim); +void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef *htim); +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_Encoder_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +/* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_TIM_Encoder_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData1, + uint32_t *pData2, uint16_t Length); +HAL_StatusTypeDef HAL_TIM_Encoder_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel); +/** + * @} + */ + +/** @addtogroup TIM_Exported_Functions_Group7 TIM IRQ handler management + * @brief IRQ handler management + * @{ + */ +/* Interrupt Handler functions ***********************************************/ +void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim); +/** + * @} + */ + +/** @defgroup TIM_Exported_Functions_Group8 TIM Peripheral Control functions + * @brief Peripheral Control functions + * @{ + */ +/* Control functions *********************************************************/ +HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef *sConfig, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef *sConfig, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_OnePulse_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OnePulse_InitTypeDef *sConfig, + uint32_t OutputChannel, uint32_t InputChannel); +HAL_StatusTypeDef HAL_TIM_ConfigOCrefClear(TIM_HandleTypeDef *htim, TIM_ClearInputConfigTypeDef *sClearInputConfig, + uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig); +HAL_StatusTypeDef HAL_TIM_ConfigTI1Input(TIM_HandleTypeDef *htim, uint32_t TI1_Selection); +HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig); +HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro_IT(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig); +HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, + uint32_t BurstRequestSrc, uint32_t *BurstBuffer, uint32_t BurstLength); +HAL_StatusTypeDef HAL_TIM_DMABurst_MultiWriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, + uint32_t BurstRequestSrc, uint32_t *BurstBuffer, uint32_t BurstLength, + uint32_t DataLength); +HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc); +HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, + uint32_t BurstRequestSrc, uint32_t *BurstBuffer, uint32_t BurstLength); +HAL_StatusTypeDef HAL_TIM_DMABurst_MultiReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, + uint32_t BurstRequestSrc, uint32_t *BurstBuffer, uint32_t BurstLength, + uint32_t DataLength); +HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc); +HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource); +uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel); +/** + * @} + */ + +/** @defgroup TIM_Exported_Functions_Group9 TIM Callbacks functions + * @brief TIM Callbacks functions + * @{ + */ +/* Callback in non blocking modes (Interrupt and DMA) *************************/ +void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim); +void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim); +void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim); +void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim); +void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim); +void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim); +void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim); +void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim); +void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim); +void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim); + +/* Callbacks Register/UnRegister functions ***********************************/ +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) +HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID, + pTIM_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_TIM_UnRegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @defgroup TIM_Exported_Functions_Group10 TIM Peripheral State functions + * @brief Peripheral State functions + * @{ + */ +/* Peripheral State functions ************************************************/ +HAL_TIM_StateTypeDef HAL_TIM_Base_GetState(TIM_HandleTypeDef *htim); +HAL_TIM_StateTypeDef HAL_TIM_OC_GetState(TIM_HandleTypeDef *htim); +HAL_TIM_StateTypeDef HAL_TIM_PWM_GetState(TIM_HandleTypeDef *htim); +HAL_TIM_StateTypeDef HAL_TIM_IC_GetState(TIM_HandleTypeDef *htim); +HAL_TIM_StateTypeDef HAL_TIM_OnePulse_GetState(TIM_HandleTypeDef *htim); +HAL_TIM_StateTypeDef HAL_TIM_Encoder_GetState(TIM_HandleTypeDef *htim); + +/* Peripheral Channel state functions ************************************************/ +HAL_TIM_ActiveChannel HAL_TIM_GetActiveChannel(TIM_HandleTypeDef *htim); +HAL_TIM_ChannelStateTypeDef HAL_TIM_GetChannelState(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_TIM_DMABurstStateTypeDef HAL_TIM_DMABurstState(TIM_HandleTypeDef *htim); +/** + * @} + */ + +/** + * @} + */ +/* End of exported functions -------------------------------------------------*/ + +/* Private functions----------------------------------------------------------*/ +/** @defgroup TIM_Private_Functions TIM Private Functions + * @{ + */ +void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure); +void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection, uint32_t TIM_ICFilter); +void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config); +void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler, + uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter); + +void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma); +void TIM_DMAError(DMA_HandleTypeDef *hdma); +void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma); +void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma); +void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState); + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) +void TIM_ResetCallback(TIM_HandleTypeDef *htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + +/** + * @} + */ +/* End of private functions --------------------------------------------------*/ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32L4xx_HAL_TIM_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim_ex.h b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim_ex.h new file mode 100644 index 0000000..b699a5a --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim_ex.h @@ -0,0 +1,441 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_tim_ex.h + * @author MCD Application Team + * @brief Header file of TIM HAL Extended module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32L4xx_HAL_TIM_EX_H +#define STM32L4xx_HAL_TIM_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal_def.h" + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + +/** @addtogroup TIMEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup TIMEx_Exported_Types TIM Extended Exported Types + * @{ + */ + +/** + * @brief TIM Hall sensor Configuration Structure definition + */ + +typedef struct +{ + uint32_t IC1Polarity; /*!< Specifies the active edge of the input signal. + This parameter can be a value of @ref TIM_Input_Capture_Polarity */ + + uint32_t IC1Prescaler; /*!< Specifies the Input Capture Prescaler. + This parameter can be a value of @ref TIM_Input_Capture_Prescaler */ + + uint32_t IC1Filter; /*!< Specifies the input capture filter. + This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ + + uint32_t Commutation_Delay; /*!< Specifies the pulse value to be loaded into the Capture Compare Register. + This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */ +} TIM_HallSensor_InitTypeDef; + +/** + * @brief TIM Break/Break2 input configuration + */ +typedef struct +{ + uint32_t Source; /*!< Specifies the source of the timer break input. + This parameter can be a value of @ref TIMEx_Break_Input_Source */ + uint32_t Enable; /*!< Specifies whether or not the break input source is enabled. + This parameter can be a value of @ref TIMEx_Break_Input_Source_Enable */ + uint32_t Polarity; /*!< Specifies the break input source polarity. + This parameter can be a value of @ref TIMEx_Break_Input_Source_Polarity + Not relevant when analog watchdog output of the DFSDM1 used as break input source */ +} +TIMEx_BreakInputConfigTypeDef; + +/** + * @} + */ +/* End of exported types -----------------------------------------------------*/ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup TIMEx_Exported_Constants TIM Extended Exported Constants + * @{ + */ + +/** @defgroup TIMEx_Remap TIM Extended Remapping + * @{ + */ +#define TIM_TIM1_ETR_ADC1_NONE 0x00000000U /* !< TIM1_ETR is not connected to any AWD (analog watchdog)*/ +#define TIM_TIM1_ETR_ADC1_AWD1 TIM1_OR1_ETR_ADC1_RMP_0 /* !< TIM1_ETR is connected to ADC1 AWD1 */ +#define TIM_TIM1_ETR_ADC1_AWD2 TIM1_OR1_ETR_ADC1_RMP_1 /* !< TIM1_ETR is connected to ADC1 AWD2 */ +#define TIM_TIM1_ETR_ADC1_AWD3 (TIM1_OR1_ETR_ADC1_RMP_1 | TIM1_OR1_ETR_ADC1_RMP_0) /* !< TIM1_ETR is connected to ADC1 AWD3 */ +#if defined (ADC3) +#define TIM_TIM1_ETR_ADC3_NONE 0x00000000U /* !< TIM1_ETR is not connected to any AWD (analog watchdog)*/ +#define TIM_TIM1_ETR_ADC3_AWD1 TIM1_OR1_ETR_ADC3_RMP_0 /* !< TIM1_ETR is connected to ADC3 AWD1 */ +#define TIM_TIM1_ETR_ADC3_AWD2 TIM1_OR1_ETR_ADC3_RMP_1 /* !< TIM1_ETR is connected to ADC3 AWD2 */ +#define TIM_TIM1_ETR_ADC3_AWD3 (TIM1_OR1_ETR_ADC3_RMP_1 | TIM1_OR1_ETR_ADC3_RMP_0) /* !< TIM1_ETR is connected to ADC3 AWD3 */ +#endif /* ADC3 */ +#define TIM_TIM1_TI1_GPIO 0x00000000U /* !< TIM1 TI1 is connected to GPIO */ +#define TIM_TIM1_TI1_COMP1 TIM1_OR1_TI1_RMP /* !< TIM1 TI1 is connected to COMP1 */ +#define TIM_TIM1_ETR_GPIO 0x00000000U /* !< TIM1_ETR is connected to GPIO */ +#define TIM_TIM1_ETR_COMP1 TIM1_OR2_ETRSEL_0 /* !< TIM1_ETR is connected to COMP1 output */ +#if defined(COMP2) +#define TIM_TIM1_ETR_COMP2 TIM1_OR2_ETRSEL_1 /* !< TIM1_ETR is connected to COMP2 output */ +#endif /* COMP2 */ + +#if defined (USB_OTG_FS) +#define TIM_TIM2_ITR1_TIM8_TRGO 0x00000000U /* !< TIM2_ITR1 is connected to TIM8_TRGO */ +#define TIM_TIM2_ITR1_OTG_FS_SOF TIM2_OR1_ITR1_RMP /* !< TIM2_ITR1 is connected to OTG_FS SOF */ +#else +#if defined(STM32L471xx) +#define TIM_TIM2_ITR1_TIM8_TRGO 0x00000000U /* !< TIM2_ITR1 is connected to TIM8_TRGO */ +#define TIM_TIM2_ITR1_NONE TIM2_OR1_ITR1_RMP /* !< No internal trigger on TIM2_ITR1 */ +#else +#define TIM_TIM2_ITR1_NONE 0x00000000U /* !< No internal trigger on TIM2_ITR1 */ +#define TIM_TIM2_ITR1_USB_SOF TIM2_OR1_ITR1_RMP /* !< TIM2_ITR1 is connected to USB SOF */ +#endif /* STM32L471xx */ +#endif /* USB_OTG_FS */ +#define TIM_TIM2_ETR_GPIO 0x00000000U /* !< TIM2_ETR is connected to GPIO */ +#define TIM_TIM2_ETR_LSE TIM2_OR1_ETR1_RMP /* !< TIM2_ETR is connected to LSE */ +#define TIM_TIM2_ETR_COMP1 TIM2_OR2_ETRSEL_0 /* !< TIM2_ETR is connected to COMP1 output */ +#if defined(COMP2) +#define TIM_TIM2_ETR_COMP2 TIM2_OR2_ETRSEL_1 /* !< TIM2_ETR is connected to COMP2 output */ +#endif /* COMP2 */ +#define TIM_TIM2_TI4_GPIO 0x00000000U /* !< TIM2 TI4 is connected to GPIO */ +#define TIM_TIM2_TI4_COMP1 TIM2_OR1_TI4_RMP_0 /* !< TIM2 TI4 is connected to COMP1 output */ +#if defined(COMP2) +#define TIM_TIM2_TI4_COMP2 TIM2_OR1_TI4_RMP_1 /* !< TIM2 TI4 is connected to COMP2 output */ +#define TIM_TIM2_TI4_COMP1_COMP2 (TIM2_OR1_TI4_RMP_1| TIM2_OR1_TI4_RMP_0) /* !< TIM2 TI4 is connected to logical OR between COMP1 and COMP2 output2 */ +#endif /* COMP2 */ + +#if defined (TIM3) +#define TIM_TIM3_TI1_GPIO 0x00000000U /* !< TIM3 TI1 is connected to GPIO */ +#define TIM_TIM3_TI1_COMP1 TIM3_OR1_TI1_RMP_0 /* !< TIM3 TI1 is connected to COMP1 output */ +#define TIM_TIM3_TI1_COMP2 TIM3_OR1_TI1_RMP_1 /* !< TIM3 TI1 is connected to COMP2 output */ +#define TIM_TIM3_TI1_COMP1_COMP2 (TIM3_OR1_TI1_RMP_1 | TIM3_OR1_TI1_RMP_0) /* !< TIM3 TI1 is connected to logical OR between COMP1 and COMP2 output2 */ +#define TIM_TIM3_ETR_GPIO 0x00000000U /* !< TIM3_ETR is connected to GPIO */ +#define TIM_TIM3_ETR_COMP1 TIM3_OR2_ETRSEL_0 /* !< TIM3_ETR is connected to COMP1 output */ +#endif /* TIM3 */ + +#if defined (TIM8) +#if defined(ADC2) && defined(ADC3) +#define TIM_TIM8_ETR_ADC2_NONE 0x00000000U /* !< TIM8_ETR is not connected to any AWD (analog watchdog)*/ +#define TIM_TIM8_ETR_ADC2_AWD1 TIM8_OR1_ETR_ADC2_RMP_0 /* !< TIM8_ETR is connected to ADC2 AWD1 */ +#define TIM_TIM8_ETR_ADC2_AWD2 TIM8_OR1_ETR_ADC2_RMP_1 /* !< TIM8_ETR is connected to ADC2 AWD2 */ +#define TIM_TIM8_ETR_ADC2_AWD3 (TIM8_OR1_ETR_ADC2_RMP_1 | TIM8_OR1_ETR_ADC2_RMP_0) /* !< TIM8_ETR is connected to ADC2 AWD3 */ +#define TIM_TIM8_ETR_ADC3_NONE 0x00000000U /* !< TIM8_ETR is not connected to any AWD (analog watchdog)*/ +#define TIM_TIM8_ETR_ADC3_AWD1 TIM8_OR1_ETR_ADC3_RMP_0 /* !< TIM8_ETR is connected to ADC3 AWD1 */ +#define TIM_TIM8_ETR_ADC3_AWD2 TIM8_OR1_ETR_ADC3_RMP_1 /* !< TIM8_ETR is connected to ADC3 AWD2 */ +#define TIM_TIM8_ETR_ADC3_AWD3 (TIM8_OR1_ETR_ADC3_RMP_1 | TIM8_OR1_ETR_ADC3_RMP_0) /* !< TIM8_ETR is connected to ADC3 AWD3 */ +#endif /* ADC2 && ADC3 */ + +#define TIM_TIM8_TI1_GPIO 0x00000000U /* !< TIM8 TI1 is connected to GPIO */ +#define TIM_TIM8_TI1_COMP2 TIM8_OR1_TI1_RMP /* !< TIM8 TI1 is connected to COMP1 */ +#define TIM_TIM8_ETR_GPIO 0x00000000U /* !< TIM8_ETR is connected to GPIO */ +#define TIM_TIM8_ETR_COMP1 TIM8_OR2_ETRSEL_0 /* !< TIM8_ETR is connected to COMP1 output */ +#define TIM_TIM8_ETR_COMP2 TIM8_OR2_ETRSEL_1 /* !< TIM8_ETR is connected to COMP2 output */ +#endif /* TIM8 */ + +#define TIM_TIM15_TI1_GPIO 0x00000000U /* !< TIM15 TI1 is connected to GPIO */ +#define TIM_TIM15_TI1_LSE TIM15_OR1_TI1_RMP /* !< TIM15 TI1 is connected to LSE */ +#define TIM_TIM15_ENCODERMODE_NONE 0x00000000U /* !< No redirection */ +#define TIM_TIM15_ENCODERMODE_TIM2 TIM15_OR1_ENCODER_MODE_0 /* !< TIM2 IC1 and TIM2 IC2 are connected to TIM15 IC1 and TIM15 IC2 respectively */ +#if defined (TIM3) +#define TIM_TIM15_ENCODERMODE_TIM3 TIM15_OR1_ENCODER_MODE_1 /* !< TIM3 IC1 and TIM3 IC2 are connected to TIM15 IC1 and TIM15 IC2 respectively */ +#endif /* TIM3 */ +#if defined (TIM4) +#define TIM_TIM15_ENCODERMODE_TIM4 (TIM15_OR1_ENCODER_MODE_1 | TIM15_OR1_ENCODER_MODE_0) /* !< TIM4 IC1 and TIM4 IC2 are connected to TIM15 IC1 and TIM15 IC2 respectively */ +#endif /* TIM4 */ + +#define TIM_TIM16_TI1_GPIO 0x00000000U /* !< TIM16 TI1 is connected to GPIO */ +#define TIM_TIM16_TI1_LSI TIM16_OR1_TI1_RMP_0 /* !< TIM16 TI1 is connected to LSI */ +#define TIM_TIM16_TI1_LSE TIM16_OR1_TI1_RMP_1 /* !< TIM16 TI1 is connected to LSE */ +#define TIM_TIM16_TI1_RTC (TIM16_OR1_TI1_RMP_1 | TIM16_OR1_TI1_RMP_0) /* !< TIM16 TI1 is connected to RTC wakeup interrupt */ +#if defined (TIM16_OR1_TI1_RMP_2) +#define TIM_TIM16_TI1_MSI TIM16_OR1_TI1_RMP_2 /* !< TIM16 TI1 is connected to MSI */ +#define TIM_TIM16_TI1_HSE_32 (TIM16_OR1_TI1_RMP_2 | TIM16_OR1_TI1_RMP_0) /* !< TIM16 TI1 is connected to HSE div 32 */ +#define TIM_TIM16_TI1_MCO (TIM16_OR1_TI1_RMP_2 | TIM16_OR1_TI1_RMP_1) /* !< TIM16 TI1 is connected to MCO */ +#endif /* TIM16_OR1_TI1_RMP_2 */ + +#if defined (TIM17) +#define TIM_TIM17_TI1_GPIO 0x00000000U /* !< TIM17 TI1 is connected to GPIO */ +#define TIM_TIM17_TI1_MSI TIM17_OR1_TI1_RMP_0 /* !< TIM17 TI1 is connected to MSI */ +#define TIM_TIM17_TI1_HSE_32 TIM17_OR1_TI1_RMP_1 /* !< TIM17 TI1 is connected to HSE div 32 */ +#define TIM_TIM17_TI1_MCO (TIM17_OR1_TI1_RMP_1 | TIM17_OR1_TI1_RMP_0) /* !< TIM17 TI1 is connected to MCO */ +#endif /* TIM17 */ +/** + * @} + */ + +/** @defgroup TIMEx_Break_Input TIM Extended Break input + * @{ + */ +#define TIM_BREAKINPUT_BRK 0x00000001U /* !< Timer break input */ +#define TIM_BREAKINPUT_BRK2 0x00000002U /* !< Timer break2 input */ +/** + * @} + */ + +/** @defgroup TIMEx_Break_Input_Source TIM Extended Break input source + * @{ + */ +#define TIM_BREAKINPUTSOURCE_BKIN 0x00000001U /* !< An external source (GPIO) is connected to the BKIN pin */ +#define TIM_BREAKINPUTSOURCE_COMP1 0x00000002U /* !< The COMP1 output is connected to the break input */ +#define TIM_BREAKINPUTSOURCE_COMP2 0x00000004U /* !< The COMP2 output is connected to the break input */ +#if defined (DFSDM1_Channel0) +#define TIM_BREAKINPUTSOURCE_DFSDM1 0x00000008U /* !< The analog watchdog output of the DFSDM1 peripheral is connected to the break input */ +#endif /* DFSDM1_Channel0 */ +/** + * @} + */ + +/** @defgroup TIMEx_Break_Input_Source_Enable TIM Extended Break input source enabling + * @{ + */ +#define TIM_BREAKINPUTSOURCE_DISABLE 0x00000000U /* !< Break input source is disabled */ +#define TIM_BREAKINPUTSOURCE_ENABLE 0x00000001U /* !< Break input source is enabled */ +/** + * @} + */ + +/** @defgroup TIMEx_Break_Input_Source_Polarity TIM Extended Break input polarity + * @{ + */ +#define TIM_BREAKINPUTSOURCE_POLARITY_LOW 0x00000001U /* !< Break input source is active low */ +#define TIM_BREAKINPUTSOURCE_POLARITY_HIGH 0x00000000U /* !< Break input source is active_high */ +/** + * @} + */ + +/** + * @} + */ +/* End of exported constants -------------------------------------------------*/ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup TIMEx_Exported_Macros TIM Extended Exported Macros + * @{ + */ + +/** + * @} + */ +/* End of exported macro -----------------------------------------------------*/ + +/* Private macro -------------------------------------------------------------*/ +/** @defgroup TIMEx_Private_Macros TIM Extended Private Macros + * @{ + */ +#define IS_TIM_REMAP(__REMAP__) (((__REMAP__) <= (uint32_t)0x0001C01F)) + +#define IS_TIM_BREAKINPUT(__BREAKINPUT__) (((__BREAKINPUT__) == TIM_BREAKINPUT_BRK) || \ + ((__BREAKINPUT__) == TIM_BREAKINPUT_BRK2)) + +#if defined (DFSDM1_Channel0) +#define IS_TIM_BREAKINPUTSOURCE(__SOURCE__) (((__SOURCE__) == TIM_BREAKINPUTSOURCE_BKIN) || \ + ((__SOURCE__) == TIM_BREAKINPUTSOURCE_COMP1) || \ + ((__SOURCE__) == TIM_BREAKINPUTSOURCE_COMP2) || \ + ((__SOURCE__) == TIM_BREAKINPUTSOURCE_DFSDM1)) +#else +#define IS_TIM_BREAKINPUTSOURCE(__SOURCE__) (((__SOURCE__) == TIM_BREAKINPUTSOURCE_BKIN) || \ + ((__SOURCE__) == TIM_BREAKINPUTSOURCE_COMP1) || \ + ((__SOURCE__) == TIM_BREAKINPUTSOURCE_COMP2)) +#endif /* DFSDM1_Channel0 */ + +#define IS_TIM_BREAKINPUTSOURCE_STATE(__STATE__) (((__STATE__) == TIM_BREAKINPUTSOURCE_DISABLE) || \ + ((__STATE__) == TIM_BREAKINPUTSOURCE_ENABLE)) + +#define IS_TIM_BREAKINPUTSOURCE_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_BREAKINPUTSOURCE_POLARITY_LOW) || \ + ((__POLARITY__) == TIM_BREAKINPUTSOURCE_POLARITY_HIGH)) + +/** + * @} + */ +/* End of private macro ------------------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup TIMEx_Exported_Functions TIM Extended Exported Functions + * @{ + */ + +/** @addtogroup TIMEx_Exported_Functions_Group1 Extended Timer Hall Sensor functions + * @brief Timer Hall Sensor functions + * @{ + */ +/* Timer Hall Sensor functions **********************************************/ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, TIM_HallSensor_InitTypeDef *sConfig); +HAL_StatusTypeDef HAL_TIMEx_HallSensor_DeInit(TIM_HandleTypeDef *htim); + +void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef *htim); +void HAL_TIMEx_HallSensor_MspDeInit(TIM_HandleTypeDef *htim); + +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start(TIM_HandleTypeDef *htim); +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop(TIM_HandleTypeDef *htim); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_IT(TIM_HandleTypeDef *htim); +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_IT(TIM_HandleTypeDef *htim); +/* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length); +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_DMA(TIM_HandleTypeDef *htim); +/** + * @} + */ + +/** @addtogroup TIMEx_Exported_Functions_Group2 Extended Timer Complementary Output Compare functions + * @brief Timer Complementary Output Compare functions + * @{ + */ +/* Timer Complementary Output Compare functions *****************************/ +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIMEx_OCN_Start(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIMEx_OCN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel); + +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIMEx_OCN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel); + +/* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_TIMEx_OCN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length); +HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel); +/** + * @} + */ + +/** @addtogroup TIMEx_Exported_Functions_Group3 Extended Timer Complementary PWM functions + * @brief Timer Complementary PWM functions + * @{ + */ +/* Timer Complementary PWM functions ****************************************/ +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel); + +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +/* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length); +HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel); +/** + * @} + */ + +/** @addtogroup TIMEx_Exported_Functions_Group4 Extended Timer Complementary One Pulse functions + * @brief Timer Complementary One Pulse functions + * @{ + */ +/* Timer Complementary One Pulse functions **********************************/ +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel); +HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel); + +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel); +HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel); +/** + * @} + */ + +/** @addtogroup TIMEx_Exported_Functions_Group5 Extended Peripheral Control functions + * @brief Peripheral Control functions + * @{ + */ +/* Extended Control functions ************************************************/ +HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent(TIM_HandleTypeDef *htim, uint32_t InputTrigger, + uint32_t CommutationSource); +HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent_IT(TIM_HandleTypeDef *htim, uint32_t InputTrigger, + uint32_t CommutationSource); +HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent_DMA(TIM_HandleTypeDef *htim, uint32_t InputTrigger, + uint32_t CommutationSource); +HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, + TIM_MasterConfigTypeDef *sMasterConfig); +HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim, + TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig); +HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim, uint32_t BreakInput, + TIMEx_BreakInputConfigTypeDef *sBreakInputConfig); +HAL_StatusTypeDef HAL_TIMEx_GroupChannel5(TIM_HandleTypeDef *htim, uint32_t Channels); +HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap); +/** + * @} + */ + +/** @addtogroup TIMEx_Exported_Functions_Group6 Extended Callbacks functions + * @brief Extended Callbacks functions + * @{ + */ +/* Extended Callback **********************************************************/ +void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim); +void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim); +void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim); +void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim); +/** + * @} + */ + +/** @addtogroup TIMEx_Exported_Functions_Group7 Extended Peripheral State functions + * @brief Extended Peripheral State functions + * @{ + */ +/* Extended Peripheral State functions ***************************************/ +HAL_TIM_StateTypeDef HAL_TIMEx_HallSensor_GetState(TIM_HandleTypeDef *htim); +HAL_TIM_ChannelStateTypeDef HAL_TIMEx_GetChannelNState(TIM_HandleTypeDef *htim, uint32_t ChannelN); +/** + * @} + */ + +/** + * @} + */ +/* End of exported functions -------------------------------------------------*/ + +/* Private functions----------------------------------------------------------*/ +/** @addtogroup TIMEx_Private_Functions TIMEx Private Functions + * @{ + */ +void TIMEx_DMACommutationCplt(DMA_HandleTypeDef *hdma); +void TIMEx_DMACommutationHalfCplt(DMA_HandleTypeDef *hdma); +/** + * @} + */ +/* End of private functions --------------------------------------------------*/ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + + +#endif /* STM32L4xx_HAL_TIM_EX_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h new file mode 100644 index 0000000..cf79193 --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h @@ -0,0 +1,1957 @@ +/** + ****************************************************************************** + * @file stm32l4xx_ll_bus.h + * @author MCD Application Team + * @brief Header file of BUS LL module. + + @verbatim + ##### RCC Limitations ##### + ============================================================================== + [..] + A delay between an RCC peripheral clock enable and the effective peripheral + enabling should be taken into account in order to manage the peripheral read/write + from/to registers. + (+) This delay depends on the peripheral mapping. + (++) AHB & APB peripherals, 1 dummy read is necessary + + [..] + Workarounds: + (#) For AHB & APB peripherals, a dummy read to the peripheral register has been + inserted in each LL_{BUS}_GRP{x}_EnableClock() function. + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32L4xx_LL_BUS_H +#define STM32L4xx_LL_BUS_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx.h" + +/** @addtogroup STM32L4xx_LL_Driver + * @{ + */ + +#if defined(RCC) + +/** @defgroup BUS_LL BUS + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/* Private constants ---------------------------------------------------------*/ + +/* Private macros ------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup BUS_LL_Exported_Constants BUS Exported Constants + * @{ + */ + +/** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH AHB1 GRP1 PERIPH + * @{ + */ +#define LL_AHB1_GRP1_PERIPH_ALL 0xFFFFFFFFU +#define LL_AHB1_GRP1_PERIPH_DMA1 RCC_AHB1ENR_DMA1EN +#define LL_AHB1_GRP1_PERIPH_DMA2 RCC_AHB1ENR_DMA2EN +#if defined(DMAMUX1) +#define LL_AHB1_GRP1_PERIPH_DMAMUX1 RCC_AHB1ENR_DMAMUX1EN +#endif /* DMAMUX1 */ +#define LL_AHB1_GRP1_PERIPH_FLASH RCC_AHB1ENR_FLASHEN +#define LL_AHB1_GRP1_PERIPH_CRC RCC_AHB1ENR_CRCEN +#define LL_AHB1_GRP1_PERIPH_TSC RCC_AHB1ENR_TSCEN +#if defined(DMA2D) +#define LL_AHB1_GRP1_PERIPH_DMA2D RCC_AHB1ENR_DMA2DEN +#endif /* DMA2D */ +#if defined(GFXMMU) +#define LL_AHB1_GRP1_PERIPH_GFXMMU RCC_AHB1ENR_GFXMMUEN +#endif /* GFXMMU */ +#define LL_AHB1_GRP1_PERIPH_SRAM1 RCC_AHB1SMENR_SRAM1SMEN +/** + * @} + */ + +/** @defgroup BUS_LL_EC_AHB2_GRP1_PERIPH AHB2 GRP1 PERIPH + * @{ + */ +#define LL_AHB2_GRP1_PERIPH_ALL 0xFFFFFFFFU +#define LL_AHB2_GRP1_PERIPH_GPIOA RCC_AHB2ENR_GPIOAEN +#define LL_AHB2_GRP1_PERIPH_GPIOB RCC_AHB2ENR_GPIOBEN +#define LL_AHB2_GRP1_PERIPH_GPIOC RCC_AHB2ENR_GPIOCEN +#if defined(GPIOD) +#define LL_AHB2_GRP1_PERIPH_GPIOD RCC_AHB2ENR_GPIODEN +#endif /*GPIOD*/ +#if defined(GPIOE) +#define LL_AHB2_GRP1_PERIPH_GPIOE RCC_AHB2ENR_GPIOEEN +#endif /*GPIOE*/ +#if defined(GPIOF) +#define LL_AHB2_GRP1_PERIPH_GPIOF RCC_AHB2ENR_GPIOFEN +#endif /* GPIOF */ +#if defined(GPIOG) +#define LL_AHB2_GRP1_PERIPH_GPIOG RCC_AHB2ENR_GPIOGEN +#endif /* GPIOG */ +#define LL_AHB2_GRP1_PERIPH_GPIOH RCC_AHB2ENR_GPIOHEN +#if defined(GPIOI) +#define LL_AHB2_GRP1_PERIPH_GPIOI RCC_AHB2ENR_GPIOIEN +#endif /* GPIOI */ +#if defined(USB_OTG_FS) +#define LL_AHB2_GRP1_PERIPH_OTGFS RCC_AHB2ENR_OTGFSEN +#endif /* USB_OTG_FS */ +#define LL_AHB2_GRP1_PERIPH_ADC RCC_AHB2ENR_ADCEN +#if defined(DCMI) +#define LL_AHB2_GRP1_PERIPH_DCMI RCC_AHB2ENR_DCMIEN +#endif /* DCMI */ +#if defined(AES) +#define LL_AHB2_GRP1_PERIPH_AES RCC_AHB2ENR_AESEN +#endif /* AES */ +#if defined(HASH) +#define LL_AHB2_GRP1_PERIPH_HASH RCC_AHB2ENR_HASHEN +#endif /* HASH */ +#define LL_AHB2_GRP1_PERIPH_RNG RCC_AHB2ENR_RNGEN +#if defined(OCTOSPIM) +#define LL_AHB2_GRP1_PERIPH_OSPIM RCC_AHB2ENR_OSPIMEN +#endif /* OCTOSPIM */ +#if defined(PKA) +#define LL_AHB2_GRP1_PERIPH_PKA RCC_AHB2ENR_PKAEN +#endif /* PKA */ +#if defined(SDMMC1) && defined(RCC_AHB2ENR_SDMMC1EN) +#define LL_AHB2_GRP1_PERIPH_SDMMC1 RCC_AHB2ENR_SDMMC1EN +#endif /* SDMMC1 && RCC_AHB2ENR_SDMMC1EN */ +#define LL_AHB2_GRP1_PERIPH_SRAM2 RCC_AHB2SMENR_SRAM2SMEN +#if defined(SRAM3_BASE) +#define LL_AHB2_GRP1_PERIPH_SRAM3 RCC_AHB2SMENR_SRAM3SMEN +#endif /* SRAM3_BASE */ +/** + * @} + */ + +/** @defgroup BUS_LL_EC_AHB3_GRP1_PERIPH AHB3 GRP1 PERIPH + * @{ + */ +#define LL_AHB3_GRP1_PERIPH_ALL 0xFFFFFFFFU +#if defined(FMC_Bank1_R) +#define LL_AHB3_GRP1_PERIPH_FMC RCC_AHB3ENR_FMCEN +#endif /* FMC_Bank1_R */ +#if defined(QUADSPI) +#define LL_AHB3_GRP1_PERIPH_QSPI RCC_AHB3ENR_QSPIEN +#endif /* QUADSPI */ +#if defined(OCTOSPI1) +#define LL_AHB3_GRP1_PERIPH_OSPI1 RCC_AHB3ENR_OSPI1EN +#endif /* OCTOSPI1 */ +#if defined(OCTOSPI2) +#define LL_AHB3_GRP1_PERIPH_OSPI2 RCC_AHB3ENR_OSPI2EN +#endif /* OCTOSPI2 */ +/** + * @} + */ + +/** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH APB1 GRP1 PERIPH + * @{ + */ +#define LL_APB1_GRP1_PERIPH_ALL 0xFFFFFFFFU +#define LL_APB1_GRP1_PERIPH_TIM2 RCC_APB1ENR1_TIM2EN +#if defined(TIM3) +#define LL_APB1_GRP1_PERIPH_TIM3 RCC_APB1ENR1_TIM3EN +#endif /* TIM3 */ +#if defined(TIM4) +#define LL_APB1_GRP1_PERIPH_TIM4 RCC_APB1ENR1_TIM4EN +#endif /* TIM4 */ +#if defined(TIM5) +#define LL_APB1_GRP1_PERIPH_TIM5 RCC_APB1ENR1_TIM5EN +#endif /* TIM5 */ +#define LL_APB1_GRP1_PERIPH_TIM6 RCC_APB1ENR1_TIM6EN +#define LL_APB1_GRP1_PERIPH_TIM7 RCC_APB1ENR1_TIM7EN +#if defined(LCD) +#define LL_APB1_GRP1_PERIPH_LCD RCC_APB1ENR1_LCDEN +#endif /* LCD */ +#if defined(RCC_APB1ENR1_RTCAPBEN) +#define LL_APB1_GRP1_PERIPH_RTCAPB RCC_APB1ENR1_RTCAPBEN +#endif /* RCC_APB1ENR1_RTCAPBEN */ +#define LL_APB1_GRP1_PERIPH_WWDG RCC_APB1ENR1_WWDGEN +#if defined(SPI2) +#define LL_APB1_GRP1_PERIPH_SPI2 RCC_APB1ENR1_SPI2EN +#endif /* SPI2 */ +#define LL_APB1_GRP1_PERIPH_SPI3 RCC_APB1ENR1_SPI3EN +#define LL_APB1_GRP1_PERIPH_USART2 RCC_APB1ENR1_USART2EN +#if defined(USART3) +#define LL_APB1_GRP1_PERIPH_USART3 RCC_APB1ENR1_USART3EN +#endif /* USART3 */ +#if defined(UART4) +#define LL_APB1_GRP1_PERIPH_UART4 RCC_APB1ENR1_UART4EN +#endif /* UART4 */ +#if defined(UART5) +#define LL_APB1_GRP1_PERIPH_UART5 RCC_APB1ENR1_UART5EN +#endif /* UART5 */ +#define LL_APB1_GRP1_PERIPH_I2C1 RCC_APB1ENR1_I2C1EN +#if defined(I2C2) +#define LL_APB1_GRP1_PERIPH_I2C2 RCC_APB1ENR1_I2C2EN +#endif /* I2C2 */ +#define LL_APB1_GRP1_PERIPH_I2C3 RCC_APB1ENR1_I2C3EN +#if defined(CRS) +#define LL_APB1_GRP1_PERIPH_CRS RCC_APB1ENR1_CRSEN +#endif /* CRS */ +#define LL_APB1_GRP1_PERIPH_CAN1 RCC_APB1ENR1_CAN1EN +#if defined(CAN2) +#define LL_APB1_GRP1_PERIPH_CAN2 RCC_APB1ENR1_CAN2EN +#endif /* CAN2 */ +#if defined(USB) +#define LL_APB1_GRP1_PERIPH_USB RCC_APB1ENR1_USBFSEN +#endif /* USB */ +#define LL_APB1_GRP1_PERIPH_PWR RCC_APB1ENR1_PWREN +#define LL_APB1_GRP1_PERIPH_DAC1 RCC_APB1ENR1_DAC1EN +#define LL_APB1_GRP1_PERIPH_OPAMP RCC_APB1ENR1_OPAMPEN +#define LL_APB1_GRP1_PERIPH_LPTIM1 RCC_APB1ENR1_LPTIM1EN +/** + * @} + */ + + +/** @defgroup BUS_LL_EC_APB1_GRP2_PERIPH APB1 GRP2 PERIPH + * @{ + */ +#define LL_APB1_GRP2_PERIPH_ALL 0xFFFFFFFFU +#define LL_APB1_GRP2_PERIPH_LPUART1 RCC_APB1ENR2_LPUART1EN +#if defined(I2C4) +#define LL_APB1_GRP2_PERIPH_I2C4 RCC_APB1ENR2_I2C4EN +#endif /* I2C4 */ +#if defined(SWPMI1) +#define LL_APB1_GRP2_PERIPH_SWPMI1 RCC_APB1ENR2_SWPMI1EN +#endif /* SWPMI1 */ +#define LL_APB1_GRP2_PERIPH_LPTIM2 RCC_APB1ENR2_LPTIM2EN +/** + * @} + */ + +/** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH APB2 GRP1 PERIPH + * @{ + */ +#define LL_APB2_GRP1_PERIPH_ALL 0xFFFFFFFFU +#define LL_APB2_GRP1_PERIPH_SYSCFG RCC_APB2ENR_SYSCFGEN +#define LL_APB2_GRP1_PERIPH_FW RCC_APB2ENR_FWEN +#if defined(SDMMC1) && defined(RCC_APB2ENR_SDMMC1EN) +#define LL_APB2_GRP1_PERIPH_SDMMC1 RCC_APB2ENR_SDMMC1EN +#endif /* SDMMC1 && RCC_APB2ENR_SDMMC1EN */ +#define LL_APB2_GRP1_PERIPH_TIM1 RCC_APB2ENR_TIM1EN +#define LL_APB2_GRP1_PERIPH_SPI1 RCC_APB2ENR_SPI1EN +#if defined(TIM8) +#define LL_APB2_GRP1_PERIPH_TIM8 RCC_APB2ENR_TIM8EN +#endif /* TIM8 */ +#define LL_APB2_GRP1_PERIPH_USART1 RCC_APB2ENR_USART1EN +#define LL_APB2_GRP1_PERIPH_TIM15 RCC_APB2ENR_TIM15EN +#define LL_APB2_GRP1_PERIPH_TIM16 RCC_APB2ENR_TIM16EN +#if defined(TIM17) +#define LL_APB2_GRP1_PERIPH_TIM17 RCC_APB2ENR_TIM17EN +#endif /* TIM17 */ +#define LL_APB2_GRP1_PERIPH_SAI1 RCC_APB2ENR_SAI1EN +#if defined(SAI2) +#define LL_APB2_GRP1_PERIPH_SAI2 RCC_APB2ENR_SAI2EN +#endif /* SAI2 */ +#if defined(DFSDM1_Channel0) +#define LL_APB2_GRP1_PERIPH_DFSDM1 RCC_APB2ENR_DFSDM1EN +#endif /* DFSDM1_Channel0 */ +#if defined(LTDC) +#define LL_APB2_GRP1_PERIPH_LTDC RCC_APB2ENR_LTDCEN +#endif /* LTDC */ +#if defined(DSI) +#define LL_APB2_GRP1_PERIPH_DSI RCC_APB2ENR_DSIEN +#endif /* DSI */ +/** + * @} + */ + +/** Legacy definitions for compatibility purpose +@cond 0 +*/ +#if defined(DFSDM1_Channel0) +#define LL_APB2_GRP1_PERIPH_DFSDM LL_APB2_GRP1_PERIPH_DFSDM1 +#endif /* DFSDM1_Channel0 */ +/** +@endcond + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ +/** @defgroup BUS_LL_Exported_Functions BUS Exported Functions + * @{ + */ + +/** @defgroup BUS_LL_EF_AHB1 AHB1 + * @{ + */ + +/** + * @brief Enable AHB1 peripherals clock. + * @rmtoll AHB1ENR DMA1EN LL_AHB1_GRP1_EnableClock\n + * AHB1ENR DMA2EN LL_AHB1_GRP1_EnableClock\n + * AHB1ENR DMAMUX1EN LL_AHB1_GRP1_EnableClock\n + * AHB1ENR FLASHEN LL_AHB1_GRP1_EnableClock\n + * AHB1ENR CRCEN LL_AHB1_GRP1_EnableClock\n + * AHB1ENR TSCEN LL_AHB1_GRP1_EnableClock\n + * AHB1ENR DMA2DEN LL_AHB1_GRP1_EnableClock\n + * AHB1ENR GFXMMUEN LL_AHB1_GRP1_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1 (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_FLASH + * @arg @ref LL_AHB1_GRP1_PERIPH_CRC + * @arg @ref LL_AHB1_GRP1_PERIPH_TSC + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_GFXMMU (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->AHB1ENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->AHB1ENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if AHB1 peripheral clock is enabled or not + * @rmtoll AHB1ENR DMA1EN LL_AHB1_GRP1_IsEnabledClock\n + * AHB1ENR DMA2EN LL_AHB1_GRP1_IsEnabledClock\n + * AHB1ENR DMAMUX1EN LL_AHB1_GRP1_IsEnabledClock\n + * AHB1ENR FLASHEN LL_AHB1_GRP1_IsEnabledClock\n + * AHB1ENR CRCEN LL_AHB1_GRP1_IsEnabledClock\n + * AHB1ENR TSCEN LL_AHB1_GRP1_IsEnabledClock\n + * AHB1ENR DMA2DEN LL_AHB1_GRP1_IsEnabledClock\n + * AHB1ENR GFXMMUEN LL_AHB1_GRP1_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1 (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_FLASH + * @arg @ref LL_AHB1_GRP1_PERIPH_CRC + * @arg @ref LL_AHB1_GRP1_PERIPH_TSC + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_GFXMMU (*) + * + * (*) value not defined in all devices. + * @retval State of Periphs (1 or 0). +*/ +__STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC->AHB1ENR, Periphs) == Periphs) ? 1UL : 0UL); +} + +/** + * @brief Disable AHB1 peripherals clock. + * @rmtoll AHB1ENR DMA1EN LL_AHB1_GRP1_DisableClock\n + * AHB1ENR DMA2EN LL_AHB1_GRP1_DisableClock\n + * AHB1ENR DMAMUX1EN LL_AHB1_GRP1_DisableClock\n + * AHB1ENR FLASHEN LL_AHB1_GRP1_DisableClock\n + * AHB1ENR CRCEN LL_AHB1_GRP1_DisableClock\n + * AHB1ENR TSCEN LL_AHB1_GRP1_DisableClock\n + * AHB1ENR DMA2DEN LL_AHB1_GRP1_DisableClock\n + * AHB1ENR GFXMMUEN LL_AHB1_GRP1_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1 (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_FLASH + * @arg @ref LL_AHB1_GRP1_PERIPH_CRC + * @arg @ref LL_AHB1_GRP1_PERIPH_TSC + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_GFXMMU (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC->AHB1ENR, Periphs); +} + +/** + * @brief Force AHB1 peripherals reset. + * @rmtoll AHB1RSTR DMA1RST LL_AHB1_GRP1_ForceReset\n + * AHB1RSTR DMA2RST LL_AHB1_GRP1_ForceReset\n + * AHB1RSTR DMAMUX1RST LL_AHB1_GRP1_ForceReset\n + * AHB1RSTR FLASHRST LL_AHB1_GRP1_ForceReset\n + * AHB1RSTR CRCRST LL_AHB1_GRP1_ForceReset\n + * AHB1RSTR TSCRST LL_AHB1_GRP1_ForceReset\n + * AHB1RSTR DMA2DRST LL_AHB1_GRP1_ForceReset\n + * AHB1RSTR GFXMMURST LL_AHB1_GRP1_ForceReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB1_GRP1_PERIPH_ALL + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1 (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_FLASH + * @arg @ref LL_AHB1_GRP1_PERIPH_CRC + * @arg @ref LL_AHB1_GRP1_PERIPH_TSC + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_GFXMMU (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs) +{ + SET_BIT(RCC->AHB1RSTR, Periphs); +} + +/** + * @brief Release AHB1 peripherals reset. + * @rmtoll AHB1RSTR DMA1RST LL_AHB1_GRP1_ReleaseReset\n + * AHB1RSTR DMA2RST LL_AHB1_GRP1_ReleaseReset\n + * AHB1RSTR DMAMUX1RST LL_AHB1_GRP1_ReleaseReset\n + * AHB1RSTR FLASHRST LL_AHB1_GRP1_ReleaseReset\n + * AHB1RSTR CRCRST LL_AHB1_GRP1_ReleaseReset\n + * AHB1RSTR TSCRST LL_AHB1_GRP1_ReleaseReset\n + * AHB1RSTR DMA2DRST LL_AHB1_GRP1_ReleaseReset\n + * AHB1RSTR GFXMMURST LL_AHB1_GRP1_ReleaseReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB1_GRP1_PERIPH_ALL + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1 (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_FLASH + * @arg @ref LL_AHB1_GRP1_PERIPH_CRC + * @arg @ref LL_AHB1_GRP1_PERIPH_TSC + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_GFXMMU (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs) +{ + CLEAR_BIT(RCC->AHB1RSTR, Periphs); +} + +/** + * @brief Enable AHB1 peripheral clocks in Sleep and Stop modes + * @rmtoll AHB1SMENR DMA1SMEN LL_AHB1_GRP1_EnableClockStopSleep\n + * AHB1SMENR DMA2SMEN LL_AHB1_GRP1_EnableClockStopSleep\n + * AHB1SMENR DMAMUX1SMEN LL_AHB1_GRP1_EnableClockStopSleep\n + * AHB1SMENR FLASHSMEN LL_AHB1_GRP1_EnableClockStopSleep\n + * AHB1SMENR SRAM1SMEN LL_AHB1_GRP1_EnableClockStopSleep\n + * AHB1SMENR CRCSMEN LL_AHB1_GRP1_EnableClockStopSleep\n + * AHB1SMENR TSCSMEN LL_AHB1_GRP1_EnableClockStopSleep\n + * AHB1SMENR DMA2DSMEN LL_AHB1_GRP1_EnableClockStopSleep\n + * AHB1SMENR GFXMMUSMEN LL_AHB1_GRP1_EnableClockStopSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1 (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_FLASH + * @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1 + * @arg @ref LL_AHB1_GRP1_PERIPH_CRC + * @arg @ref LL_AHB1_GRP1_PERIPH_TSC + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_GFXMMU (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB1_GRP1_EnableClockStopSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->AHB1SMENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->AHB1SMENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable AHB1 peripheral clocks in Sleep and Stop modes + * @rmtoll AHB1SMENR DMA1SMEN LL_AHB1_GRP1_DisableClockStopSleep\n + * AHB1SMENR DMA2SMEN LL_AHB1_GRP1_DisableClockStopSleep\n + * AHB1SMENR DMAMUX1SMEN LL_AHB1_GRP1_DisableClockStopSleep\n + * AHB1SMENR FLASHSMEN LL_AHB1_GRP1_DisableClockStopSleep\n + * AHB1SMENR SRAM1SMEN LL_AHB1_GRP1_DisableClockStopSleep\n + * AHB1SMENR CRCSMEN LL_AHB1_GRP1_DisableClockStopSleep\n + * AHB1SMENR TSCSMEN LL_AHB1_GRP1_DisableClockStopSleep\n + * AHB1SMENR DMA2DSMEN LL_AHB1_GRP1_DisableClockStopSleep\n + * AHB1SMENR GFXMMUSMEN LL_AHB1_GRP1_DisableClockStopSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1 (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_FLASH + * @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1 + * @arg @ref LL_AHB1_GRP1_PERIPH_CRC + * @arg @ref LL_AHB1_GRP1_PERIPH_TSC + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_GFXMMU (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB1_GRP1_DisableClockStopSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC->AHB1SMENR, Periphs); +} + +/** + * @} + */ + +/** @defgroup BUS_LL_EF_AHB2 AHB2 + * @{ + */ + +/** + * @brief Enable AHB2 peripherals clock. + * @rmtoll AHB2ENR GPIOAEN LL_AHB2_GRP1_EnableClock\n + * AHB2ENR GPIOBEN LL_AHB2_GRP1_EnableClock\n + * AHB2ENR GPIOCEN LL_AHB2_GRP1_EnableClock\n + * AHB2ENR GPIODEN LL_AHB2_GRP1_EnableClock\n + * AHB2ENR GPIOEEN LL_AHB2_GRP1_EnableClock\n + * AHB2ENR GPIOFEN LL_AHB2_GRP1_EnableClock\n + * AHB2ENR GPIOGEN LL_AHB2_GRP1_EnableClock\n + * AHB2ENR GPIOHEN LL_AHB2_GRP1_EnableClock\n + * AHB2ENR GPIOIEN LL_AHB2_GRP1_EnableClock\n + * AHB2ENR OTGFSEN LL_AHB2_GRP1_EnableClock\n + * AHB2ENR ADCEN LL_AHB2_GRP1_EnableClock\n + * AHB2ENR DCMIEN LL_AHB2_GRP1_EnableClock\n + * AHB2ENR AESEN LL_AHB2_GRP1_EnableClock\n + * AHB2ENR HASHEN LL_AHB2_GRP1_EnableClock\n + * AHB2ENR RNGEN LL_AHB2_GRP1_EnableClock\n + * AHB2ENR OSPIMEN LL_AHB2_GRP1_EnableClock\n + * AHB2ENR SDMMC1EN LL_AHB2_GRP1_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOI (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_ADC + * @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_AES (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_RNG + * @arg @ref LL_AHB2_GRP1_PERIPH_OSPIM (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC1 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->AHB2ENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->AHB2ENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if AHB2 peripheral clock is enabled or not + * @rmtoll AHB2ENR GPIOAEN LL_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR GPIOBEN LL_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR GPIOCEN LL_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR GPIODEN LL_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR GPIOEEN LL_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR GPIOFEN LL_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR GPIOGEN LL_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR GPIOHEN LL_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR GPIOIEN LL_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR OTGFSEN LL_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR ADCEN LL_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR DCMIEN LL_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR AESEN LL_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR HASHEN LL_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR RNGEN LL_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR OSPIMEN LL_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR SDMMC1EN LL_AHB2_GRP1_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOI (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_ADC + * @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_AES (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_RNG + * @arg @ref LL_AHB2_GRP1_PERIPH_OSPIM (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC1 (*) + * + * (*) value not defined in all devices. + * @retval State of Periphs (1 or 0). +*/ +__STATIC_INLINE uint32_t LL_AHB2_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC->AHB2ENR, Periphs) == Periphs) ? 1UL : 0UL); +} + +/** + * @brief Disable AHB2 peripherals clock. + * @rmtoll AHB2ENR GPIOAEN LL_AHB2_GRP1_DisableClock\n + * AHB2ENR GPIOBEN LL_AHB2_GRP1_DisableClock\n + * AHB2ENR GPIOCEN LL_AHB2_GRP1_DisableClock\n + * AHB2ENR GPIODEN LL_AHB2_GRP1_DisableClock\n + * AHB2ENR GPIOEEN LL_AHB2_GRP1_DisableClock\n + * AHB2ENR GPIOFEN LL_AHB2_GRP1_DisableClock\n + * AHB2ENR GPIOGEN LL_AHB2_GRP1_DisableClock\n + * AHB2ENR GPIOHEN LL_AHB2_GRP1_DisableClock\n + * AHB2ENR GPIOIEN LL_AHB2_GRP1_DisableClock\n + * AHB2ENR OTGFSEN LL_AHB2_GRP1_DisableClock\n + * AHB2ENR ADCEN LL_AHB2_GRP1_DisableClock\n + * AHB2ENR DCMIEN LL_AHB2_GRP1_DisableClock\n + * AHB2ENR AESEN LL_AHB2_GRP1_DisableClock\n + * AHB2ENR HASHEN LL_AHB2_GRP1_DisableClock\n + * AHB2ENR RNGEN LL_AHB2_GRP1_DisableClock\n + * AHB2ENR OSPIMEN LL_AHB2_GRP1_DisableClock\n + * AHB2ENR SDMMC1EN LL_AHB2_GRP1_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOI (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_ADC + * @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_AES (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_RNG + * @arg @ref LL_AHB2_GRP1_PERIPH_OSPIM (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC1 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB2_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC->AHB2ENR, Periphs); +} + +/** + * @brief Force AHB2 peripherals reset. + * @rmtoll AHB2RSTR GPIOARST LL_AHB2_GRP1_ForceReset\n + * AHB2RSTR GPIOBRST LL_AHB2_GRP1_ForceReset\n + * AHB2RSTR GPIOCRST LL_AHB2_GRP1_ForceReset\n + * AHB2RSTR GPIODRST LL_AHB2_GRP1_ForceReset\n + * AHB2RSTR GPIOERST LL_AHB2_GRP1_ForceReset\n + * AHB2RSTR GPIOFRST LL_AHB2_GRP1_ForceReset\n + * AHB2RSTR GPIOGRST LL_AHB2_GRP1_ForceReset\n + * AHB2RSTR GPIOHRST LL_AHB2_GRP1_ForceReset\n + * AHB2RSTR GPIOIRST LL_AHB2_GRP1_ForceReset\n + * AHB2RSTR OTGFSRST LL_AHB2_GRP1_ForceReset\n + * AHB2RSTR ADCRST LL_AHB2_GRP1_ForceReset\n + * AHB2RSTR DCMIRST LL_AHB2_GRP1_ForceReset\n + * AHB2RSTR AESRST LL_AHB2_GRP1_ForceReset\n + * AHB2RSTR HASHRST LL_AHB2_GRP1_ForceReset\n + * AHB2RSTR RNGRST LL_AHB2_GRP1_ForceReset\n + * AHB2RSTR OSPIMRST LL_AHB2_GRP1_ForceReset\n + * AHB2RSTR SDMMC1RST LL_AHB2_GRP1_ForceReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB2_GRP1_PERIPH_ALL + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOI (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_ADC + * @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_AES (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_RNG + * @arg @ref LL_AHB2_GRP1_PERIPH_OSPIM (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC1 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB2_GRP1_ForceReset(uint32_t Periphs) +{ + SET_BIT(RCC->AHB2RSTR, Periphs); +} + +/** + * @brief Release AHB2 peripherals reset. + * @rmtoll AHB2RSTR GPIOARST LL_AHB2_GRP1_ReleaseReset\n + * AHB2RSTR GPIOBRST LL_AHB2_GRP1_ReleaseReset\n + * AHB2RSTR GPIOCRST LL_AHB2_GRP1_ReleaseReset\n + * AHB2RSTR GPIODRST LL_AHB2_GRP1_ReleaseReset\n + * AHB2RSTR GPIOERST LL_AHB2_GRP1_ReleaseReset\n + * AHB2RSTR GPIOFRST LL_AHB2_GRP1_ReleaseReset\n + * AHB2RSTR GPIOGRST LL_AHB2_GRP1_ReleaseReset\n + * AHB2RSTR GPIOHRST LL_AHB2_GRP1_ReleaseReset\n + * AHB2RSTR GPIOIRST LL_AHB2_GRP1_ReleaseReset\n + * AHB2RSTR OTGFSRST LL_AHB2_GRP1_ReleaseReset\n + * AHB2RSTR ADCRST LL_AHB2_GRP1_ReleaseReset\n + * AHB2RSTR DCMIRST LL_AHB2_GRP1_ReleaseReset\n + * AHB2RSTR AESRST LL_AHB2_GRP1_ReleaseReset\n + * AHB2RSTR HASHRST LL_AHB2_GRP1_ReleaseReset\n + * AHB2RSTR RNGRST LL_AHB2_GRP1_ReleaseReset\n + * AHB2RSTR OSPIMRST LL_AHB2_GRP1_ReleaseReset\n + * AHB2RSTR SDMMC1RST LL_AHB2_GRP1_ReleaseReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB2_GRP1_PERIPH_ALL + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOI (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_ADC + * @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_AES (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_RNG + * @arg @ref LL_AHB2_GRP1_PERIPH_OSPIM (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC1 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB2_GRP1_ReleaseReset(uint32_t Periphs) +{ + CLEAR_BIT(RCC->AHB2RSTR, Periphs); +} + +/** + * @brief Enable AHB2 peripheral clocks in Sleep and Stop modes + * @rmtoll AHB2SMENR GPIOASMEN LL_AHB2_GRP1_EnableClockStopSleep\n + * AHB2SMENR GPIOBSMEN LL_AHB2_GRP1_EnableClockStopSleep\n + * AHB2SMENR GPIOCSMEN LL_AHB2_GRP1_EnableClockStopSleep\n + * AHB2SMENR GPIODSMEN LL_AHB2_GRP1_EnableClockStopSleep\n + * AHB2SMENR GPIOESMEN LL_AHB2_GRP1_EnableClockStopSleep\n + * AHB2SMENR GPIOFSMEN LL_AHB2_GRP1_EnableClockStopSleep\n + * AHB2SMENR GPIOGSMEN LL_AHB2_GRP1_EnableClockStopSleep\n + * AHB2SMENR GPIOHSMEN LL_AHB2_GRP1_EnableClockStopSleep\n + * AHB2SMENR GPIOISMEN LL_AHB2_GRP1_EnableClockStopSleep\n + * AHB2SMENR SRAM2SMEN LL_AHB2_GRP1_EnableClockStopSleep\n + * AHB2SMENR SRAM3SMEN LL_AHB2_GRP1_EnableClockStopSleep\n + * AHB2SMENR OTGFSSMEN LL_AHB2_GRP1_EnableClockStopSleep\n + * AHB2SMENR ADCSMEN LL_AHB2_GRP1_EnableClockStopSleep\n + * AHB2SMENR DCMISMEN LL_AHB2_GRP1_EnableClockStopSleep\n + * AHB2SMENR AESSMEN LL_AHB2_GRP1_EnableClockStopSleep\n + * AHB2SMENR HASHSMEN LL_AHB2_GRP1_EnableClockStopSleep\n + * AHB2SMENR RNGSMEN LL_AHB2_GRP1_EnableClockStopSleep\n + * AHB2SMENR OSPIMSMEN LL_AHB2_GRP1_EnableClockStopSleep\n + * AHB2SMENR SDMMC1SMEN LL_AHB2_GRP1_EnableClockStopSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOI (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_SRAM2 + * @arg @ref LL_AHB2_GRP1_PERIPH_SRAM3 (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_ADC + * @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_AES (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_RNG + * @arg @ref LL_AHB2_GRP1_PERIPH_OSPIM (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC1 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB2_GRP1_EnableClockStopSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->AHB2SMENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->AHB2SMENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable AHB2 peripheral clocks in Sleep and Stop modes + * @rmtoll AHB2SMENR GPIOASMEN LL_AHB2_GRP1_DisableClockStopSleep\n + * AHB2SMENR GPIOBSMEN LL_AHB2_GRP1_DisableClockStopSleep\n + * AHB2SMENR GPIOCSMEN LL_AHB2_GRP1_DisableClockStopSleep\n + * AHB2SMENR GPIODSMEN LL_AHB2_GRP1_DisableClockStopSleep\n + * AHB2SMENR GPIOESMEN LL_AHB2_GRP1_DisableClockStopSleep\n + * AHB2SMENR GPIOFSMEN LL_AHB2_GRP1_DisableClockStopSleep\n + * AHB2SMENR GPIOGSMEN LL_AHB2_GRP1_DisableClockStopSleep\n + * AHB2SMENR GPIOHSMEN LL_AHB2_GRP1_DisableClockStopSleep\n + * AHB2SMENR GPIOISMEN LL_AHB2_GRP1_DisableClockStopSleep\n + * AHB2SMENR SRAM2SMEN LL_AHB2_GRP1_DisableClockStopSleep\n + * AHB2SMENR SRAM3SMEN LL_AHB2_GRP1_DisableClockStopSleep\n + * AHB2SMENR OTGFSSMEN LL_AHB2_GRP1_DisableClockStopSleep\n + * AHB2SMENR ADCSMEN LL_AHB2_GRP1_DisableClockStopSleep\n + * AHB2SMENR DCMISMEN LL_AHB2_GRP1_DisableClockStopSleep\n + * AHB2SMENR AESSMEN LL_AHB2_GRP1_DisableClockStopSleep\n + * AHB2SMENR HASHSMEN LL_AHB2_GRP1_DisableClockStopSleep\n + * AHB2SMENR RNGSMEN LL_AHB2_GRP1_DisableClockStopSleep\n + * AHB2SMENR OSPIMSMEN LL_AHB2_GRP1_DisableClockStopSleep\n + * AHB2SMENR SDMMC1SMEN LL_AHB2_GRP1_DisableClockStopSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOI (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_SRAM2 + * @arg @ref LL_AHB2_GRP1_PERIPH_SRAM3 (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_ADC + * @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_AES (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_RNG + * @arg @ref LL_AHB2_GRP1_PERIPH_OSPIM (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC1 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB2_GRP1_DisableClockStopSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC->AHB2SMENR, Periphs); +} + +/** + * @} + */ + +/** @defgroup BUS_LL_EF_AHB3 AHB3 + * @{ + */ + +/** + * @brief Enable AHB3 peripherals clock. + * @rmtoll AHB3ENR FMCEN LL_AHB3_GRP1_EnableClock\n + * AHB3ENR QSPIEN LL_AHB3_GRP1_EnableClock\n + * AHB3ENR OSPI1EN LL_AHB3_GRP1_EnableClock\n + * AHB3ENR OSPI2EN LL_AHB3_GRP1_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OSPI1 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OSPI2 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->AHB3ENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->AHB3ENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if AHB3 peripheral clock is enabled or not + * @rmtoll AHB3ENR FMCEN LL_AHB3_GRP1_IsEnabledClock\n + * AHB3ENR QSPIEN LL_AHB3_GRP1_IsEnabledClock\n + * AHB3ENR OSPI1EN LL_AHB3_GRP1_IsEnabledClock\n + * AHB3ENR OSPI2EN LL_AHB3_GRP1_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OSPI1 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OSPI2 (*) + * + * (*) value not defined in all devices. + * @retval State of Periphs (1 or 0). +*/ +__STATIC_INLINE uint32_t LL_AHB3_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC->AHB3ENR, Periphs) == Periphs) ? 1UL : 0UL); +} + +/** + * @brief Disable AHB3 peripherals clock. + * @rmtoll AHB3ENR FMCEN LL_AHB3_GRP1_DisableClock\n + * AHB3ENR QSPIEN LL_AHB3_GRP1_DisableClock\n + * AHB3ENR OSPI1EN LL_AHB3_GRP1_DisableClock\n + * AHB3ENR OSPI2EN LL_AHB3_GRP1_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OSPI1 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OSPI2 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB3_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC->AHB3ENR, Periphs); +} + +/** + * @brief Force AHB3 peripherals reset. + * @rmtoll AHB3RSTR FMCRST LL_AHB3_GRP1_ForceReset\n + * AHB3RSTR QSPIRST LL_AHB3_GRP1_ForceReset\n + * AHB3RSTR OSPI1RST LL_AHB3_GRP1_ForceReset\n + * AHB3RSTR OSPI2RST LL_AHB3_GRP1_ForceReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB3_GRP1_PERIPH_ALL + * @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OSPI1 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OSPI2 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB3_GRP1_ForceReset(uint32_t Periphs) +{ + SET_BIT(RCC->AHB3RSTR, Periphs); +} + +/** + * @brief Release AHB3 peripherals reset. + * @rmtoll AHB3RSTR FMCRST LL_AHB3_GRP1_ReleaseReset\n + * AHB3RSTR QSPIRST LL_AHB3_GRP1_ReleaseReset\n + * AHB3RSTR OSPI1RST LL_AHB3_GRP1_ReleaseReset\n + * AHB3RSTR OSPI2RST LL_AHB3_GRP1_ReleaseReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB2_GRP1_PERIPH_ALL + * @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OSPI1 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OSPI2 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB3_GRP1_ReleaseReset(uint32_t Periphs) +{ + CLEAR_BIT(RCC->AHB3RSTR, Periphs); +} + +/** + * @brief Enable AHB3 peripheral clocks in Sleep and Stop modes + * @rmtoll AHB3SMENR FMCSMEN LL_AHB3_GRP1_EnableClockStopSleep\n + * AHB3SMENR QSPISMEN LL_AHB3_GRP1_EnableClockStopSleep\n + * AHB3SMENR OSPI1SMEN LL_AHB3_GRP1_EnableClockStopSleep\n + * AHB3SMENR OSPI2SMEN LL_AHB3_GRP1_EnableClockStopSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OSPI1 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OSPI2 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB3_GRP1_EnableClockStopSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->AHB3SMENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->AHB3SMENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable AHB3 peripheral clocks in Sleep and Stop modes + * @rmtoll AHB3SMENR FMCSMEN LL_AHB3_GRP1_DisableClockStopSleep\n + * AHB3SMENR QSPISMEN LL_AHB3_GRP1_DisableClockStopSleep\n + * AHB3SMENR OSPI1SMEN LL_AHB3_GRP1_DisableClockStopSleep\n + * AHB3SMENR OSPI2SMEN LL_AHB3_GRP1_DisableClockStopSleep\n + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OSPI1 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OSPI2 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB3_GRP1_DisableClockStopSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC->AHB3SMENR, Periphs); +} + +/** + * @} + */ + +/** @defgroup BUS_LL_EF_APB1 APB1 + * @{ + */ + +/** + * @brief Enable APB1 peripherals clock. + * @rmtoll APB1ENR1 TIM2EN LL_APB1_GRP1_EnableClock\n + * APB1ENR1 TIM3EN LL_APB1_GRP1_EnableClock\n + * APB1ENR1 TIM4EN LL_APB1_GRP1_EnableClock\n + * APB1ENR1 TIM5EN LL_APB1_GRP1_EnableClock\n + * APB1ENR1 TIM6EN LL_APB1_GRP1_EnableClock\n + * APB1ENR1 TIM7EN LL_APB1_GRP1_EnableClock\n + * APB1ENR1 LCDEN LL_APB1_GRP1_EnableClock\n + * APB1ENR1 RTCAPBEN LL_APB1_GRP1_EnableClock\n + * APB1ENR1 WWDGEN LL_APB1_GRP1_EnableClock\n + * APB1ENR1 SPI2EN LL_APB1_GRP1_EnableClock\n + * APB1ENR1 SPI3EN LL_APB1_GRP1_EnableClock\n + * APB1ENR1 USART2EN LL_APB1_GRP1_EnableClock\n + * APB1ENR1 USART3EN LL_APB1_GRP1_EnableClock\n + * APB1ENR1 UART4EN LL_APB1_GRP1_EnableClock\n + * APB1ENR1 UART5EN LL_APB1_GRP1_EnableClock\n + * APB1ENR1 I2C1EN LL_APB1_GRP1_EnableClock\n + * APB1ENR1 I2C2EN LL_APB1_GRP1_EnableClock\n + * APB1ENR1 I2C3EN LL_APB1_GRP1_EnableClock\n + * APB1ENR1 CRSEN LL_APB1_GRP1_EnableClock\n + * APB1ENR1 CAN1EN LL_APB1_GRP1_EnableClock\n + * APB1ENR1 USBFSEN LL_APB1_GRP1_EnableClock\n + * APB1ENR1 CAN2EN LL_APB1_GRP1_EnableClock\n + * APB1ENR1 PWREN LL_APB1_GRP1_EnableClock\n + * APB1ENR1 DAC1EN LL_APB1_GRP1_EnableClock\n + * APB1ENR1 OPAMPEN LL_APB1_GRP1_EnableClock\n + * APB1ENR1 LPTIM1EN LL_APB1_GRP1_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 + * @arg @ref LL_APB1_GRP1_PERIPH_LCD (*) + * @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB (*) + * @arg @ref LL_APB1_GRP1_PERIPH_WWDG + * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_SPI3 + * @arg @ref LL_APB1_GRP1_PERIPH_USART2 + * @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_I2C3 + * @arg @ref LL_APB1_GRP1_PERIPH_CRS (*) + * @arg @ref LL_APB1_GRP1_PERIPH_CAN1 + * @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_USB (*) + * @arg @ref LL_APB1_GRP1_PERIPH_PWR + * @arg @ref LL_APB1_GRP1_PERIPH_DAC1 + * @arg @ref LL_APB1_GRP1_PERIPH_OPAMP + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->APB1ENR1, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->APB1ENR1, Periphs); + (void)tmpreg; +} + +/** + * @brief Enable APB1 peripherals clock. + * @rmtoll APB1ENR2 LPUART1EN LL_APB1_GRP2_EnableClock\n + * APB1ENR2 I2C4EN LL_APB1_GRP2_EnableClock\n + * APB1ENR2 SWPMI1EN LL_APB1_GRP2_EnableClock\n + * APB1ENR2 LPTIM2EN LL_APB1_GRP2_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP2_PERIPH_LPUART1 + * @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*) + * @arg @ref LL_APB1_GRP2_PERIPH_SWPMI1 (*) + * @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->APB1ENR2, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->APB1ENR2, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if APB1 peripheral clock is enabled or not + * @rmtoll APB1ENR1 TIM2EN LL_APB1_GRP1_IsEnabledClock\n + * APB1ENR1 TIM3EN LL_APB1_GRP1_IsEnabledClock\n + * APB1ENR1 TIM4EN LL_APB1_GRP1_IsEnabledClock\n + * APB1ENR1 TIM5EN LL_APB1_GRP1_IsEnabledClock\n + * APB1ENR1 TIM6EN LL_APB1_GRP1_IsEnabledClock\n + * APB1ENR1 TIM7EN LL_APB1_GRP1_IsEnabledClock\n + * APB1ENR1 LCDEN LL_APB1_GRP1_IsEnabledClock\n + * APB1ENR1 RTCAPBEN LL_APB1_GRP1_IsEnabledClock\n + * APB1ENR1 WWDGEN LL_APB1_GRP1_IsEnabledClock\n + * APB1ENR1 SPI2EN LL_APB1_GRP1_IsEnabledClock\n + * APB1ENR1 SPI3EN LL_APB1_GRP1_IsEnabledClock\n + * APB1ENR1 USART2EN LL_APB1_GRP1_IsEnabledClock\n + * APB1ENR1 USART3EN LL_APB1_GRP1_IsEnabledClock\n + * APB1ENR1 UART4EN LL_APB1_GRP1_IsEnabledClock\n + * APB1ENR1 UART5EN LL_APB1_GRP1_IsEnabledClock\n + * APB1ENR1 I2C1EN LL_APB1_GRP1_IsEnabledClock\n + * APB1ENR1 I2C2EN LL_APB1_GRP1_IsEnabledClock\n + * APB1ENR1 I2C3EN LL_APB1_GRP1_IsEnabledClock\n + * APB1ENR1 CRSEN LL_APB1_GRP1_IsEnabledClock\n + * APB1ENR1 CAN1EN LL_APB1_GRP1_IsEnabledClock\n + * APB1ENR1 USBFSEN LL_APB1_GRP1_IsEnabledClock\n + * APB1ENR1 CAN2EN LL_APB1_GRP1_IsEnabledClock\n + * APB1ENR1 PWREN LL_APB1_GRP1_IsEnabledClock\n + * APB1ENR1 DAC1EN LL_APB1_GRP1_IsEnabledClock\n + * APB1ENR1 OPAMPEN LL_APB1_GRP1_IsEnabledClock\n + * APB1ENR1 LPTIM1EN LL_APB1_GRP1_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 + * @arg @ref LL_APB1_GRP1_PERIPH_LCD (*) + * @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB (*) + * @arg @ref LL_APB1_GRP1_PERIPH_WWDG + * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_SPI3 + * @arg @ref LL_APB1_GRP1_PERIPH_USART2 + * @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_I2C3 + * @arg @ref LL_APB1_GRP1_PERIPH_CRS (*) + * @arg @ref LL_APB1_GRP1_PERIPH_CAN1 + * @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_USB (*) + * @arg @ref LL_APB1_GRP1_PERIPH_PWR + * @arg @ref LL_APB1_GRP1_PERIPH_DAC1 + * @arg @ref LL_APB1_GRP1_PERIPH_OPAMP + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 + * + * (*) value not defined in all devices. + * @retval State of Periphs (1 or 0). +*/ +__STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC->APB1ENR1, Periphs) == Periphs) ? 1UL : 0UL); +} + +/** + * @brief Check if APB1 peripheral clock is enabled or not + * @rmtoll APB1ENR2 LPUART1EN LL_APB1_GRP2_IsEnabledClock\n + * APB1ENR2 I2C4EN LL_APB1_GRP2_IsEnabledClock\n + * APB1ENR2 SWPMI1EN LL_APB1_GRP2_IsEnabledClock\n + * APB1ENR2 LPTIM2EN LL_APB1_GRP2_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP2_PERIPH_LPUART1 + * @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*) + * @arg @ref LL_APB1_GRP2_PERIPH_SWPMI1 (*) + * @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2 + * + * (*) value not defined in all devices. + * @retval State of Periphs (1 or 0). +*/ +__STATIC_INLINE uint32_t LL_APB1_GRP2_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC->APB1ENR2, Periphs) == Periphs) ? 1UL : 0UL); +} + +/** + * @brief Disable APB1 peripherals clock. + * @rmtoll APB1ENR1 TIM2EN LL_APB1_GRP1_DisableClock\n + * APB1ENR1 TIM3EN LL_APB1_GRP1_DisableClock\n + * APB1ENR1 TIM4EN LL_APB1_GRP1_DisableClock\n + * APB1ENR1 TIM5EN LL_APB1_GRP1_DisableClock\n + * APB1ENR1 TIM6EN LL_APB1_GRP1_DisableClock\n + * APB1ENR1 TIM7EN LL_APB1_GRP1_DisableClock\n + * APB1ENR1 LCDEN LL_APB1_GRP1_DisableClock\n + * APB1ENR1 RTCAPBEN LL_APB1_GRP1_DisableClock\n + * APB1ENR1 WWDGEN LL_APB1_GRP1_DisableClock\n + * APB1ENR1 SPI2EN LL_APB1_GRP1_DisableClock\n + * APB1ENR1 SPI3EN LL_APB1_GRP1_DisableClock\n + * APB1ENR1 USART2EN LL_APB1_GRP1_DisableClock\n + * APB1ENR1 USART3EN LL_APB1_GRP1_DisableClock\n + * APB1ENR1 UART4EN LL_APB1_GRP1_DisableClock\n + * APB1ENR1 UART5EN LL_APB1_GRP1_DisableClock\n + * APB1ENR1 I2C1EN LL_APB1_GRP1_DisableClock\n + * APB1ENR1 I2C2EN LL_APB1_GRP1_DisableClock\n + * APB1ENR1 I2C3EN LL_APB1_GRP1_DisableClock\n + * APB1ENR1 CRSEN LL_APB1_GRP1_DisableClock\n + * APB1ENR1 CAN1EN LL_APB1_GRP1_DisableClock\n + * APB1ENR1 USBFSEN LL_APB1_GRP1_DisableClock\n + * APB1ENR1 CAN2EN LL_APB1_GRP1_DisableClock\n + * APB1ENR1 PWREN LL_APB1_GRP1_DisableClock\n + * APB1ENR1 DAC1EN LL_APB1_GRP1_DisableClock\n + * APB1ENR1 OPAMPEN LL_APB1_GRP1_DisableClock\n + * APB1ENR1 LPTIM1EN LL_APB1_GRP1_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 + * @arg @ref LL_APB1_GRP1_PERIPH_LCD (*) + * @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB (*) + * @arg @ref LL_APB1_GRP1_PERIPH_WWDG + * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_SPI3 + * @arg @ref LL_APB1_GRP1_PERIPH_USART2 + * @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_I2C3 + * @arg @ref LL_APB1_GRP1_PERIPH_CRS (*) + * @arg @ref LL_APB1_GRP1_PERIPH_CAN1 + * @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_USB (*) + * @arg @ref LL_APB1_GRP1_PERIPH_PWR + * @arg @ref LL_APB1_GRP1_PERIPH_DAC1 + * @arg @ref LL_APB1_GRP1_PERIPH_OPAMP + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APB1ENR1, Periphs); +} + +/** + * @brief Disable APB1 peripherals clock. + * @rmtoll APB1ENR2 LPUART1EN LL_APB1_GRP2_DisableClock\n + * APB1ENR2 I2C4EN LL_APB1_GRP2_DisableClock\n + * APB1ENR2 SWPMI1EN LL_APB1_GRP2_DisableClock\n + * APB1ENR2 LPTIM2EN LL_APB1_GRP2_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP2_PERIPH_LPUART1 + * @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*) + * @arg @ref LL_APB1_GRP2_PERIPH_SWPMI1 (*) + * @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB1_GRP2_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APB1ENR2, Periphs); +} + +/** + * @brief Force APB1 peripherals reset. + * @rmtoll APB1RSTR1 TIM2RST LL_APB1_GRP1_ForceReset\n + * APB1RSTR1 TIM3RST LL_APB1_GRP1_ForceReset\n + * APB1RSTR1 TIM4RST LL_APB1_GRP1_ForceReset\n + * APB1RSTR1 TIM5RST LL_APB1_GRP1_ForceReset\n + * APB1RSTR1 TIM6RST LL_APB1_GRP1_ForceReset\n + * APB1RSTR1 TIM7RST LL_APB1_GRP1_ForceReset\n + * APB1RSTR1 LCDRST LL_APB1_GRP1_ForceReset\n + * APB1RSTR1 SPI2RST LL_APB1_GRP1_ForceReset\n + * APB1RSTR1 SPI3RST LL_APB1_GRP1_ForceReset\n + * APB1RSTR1 USART2RST LL_APB1_GRP1_ForceReset\n + * APB1RSTR1 USART3RST LL_APB1_GRP1_ForceReset\n + * APB1RSTR1 UART4RST LL_APB1_GRP1_ForceReset\n + * APB1RSTR1 UART5RST LL_APB1_GRP1_ForceReset\n + * APB1RSTR1 I2C1RST LL_APB1_GRP1_ForceReset\n + * APB1RSTR1 I2C2RST LL_APB1_GRP1_ForceReset\n + * APB1RSTR1 I2C3RST LL_APB1_GRP1_ForceReset\n + * APB1RSTR1 CRSRST LL_APB1_GRP1_ForceReset\n + * APB1RSTR1 CAN1RST LL_APB1_GRP1_ForceReset\n + * APB1RSTR1 USBFSRST LL_APB1_GRP1_ForceReset\n + * APB1RSTR1 CAN2RST LL_APB1_GRP1_ForceReset\n + * APB1RSTR1 PWRRST LL_APB1_GRP1_ForceReset\n + * APB1RSTR1 DAC1RST LL_APB1_GRP1_ForceReset\n + * APB1RSTR1 OPAMPRST LL_APB1_GRP1_ForceReset\n + * APB1RSTR1 LPTIM1RST LL_APB1_GRP1_ForceReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP1_PERIPH_ALL + * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 + * @arg @ref LL_APB1_GRP1_PERIPH_LCD (*) + * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_SPI3 + * @arg @ref LL_APB1_GRP1_PERIPH_USART2 + * @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_I2C3 + * @arg @ref LL_APB1_GRP1_PERIPH_CRS (*) + * @arg @ref LL_APB1_GRP1_PERIPH_CAN1 + * @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_USB (*) + * @arg @ref LL_APB1_GRP1_PERIPH_PWR + * @arg @ref LL_APB1_GRP1_PERIPH_DAC1 + * @arg @ref LL_APB1_GRP1_PERIPH_OPAMP + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs) +{ + SET_BIT(RCC->APB1RSTR1, Periphs); +} + +/** + * @brief Force APB1 peripherals reset. + * @rmtoll APB1RSTR2 LPUART1RST LL_APB1_GRP2_ForceReset\n + * APB1RSTR2 I2C4RST LL_APB1_GRP2_ForceReset\n + * APB1RSTR2 SWPMI1RST LL_APB1_GRP2_ForceReset\n + * APB1RSTR2 LPTIM2RST LL_APB1_GRP2_ForceReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP2_PERIPH_ALL + * @arg @ref LL_APB1_GRP2_PERIPH_LPUART1 + * @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*) + * @arg @ref LL_APB1_GRP2_PERIPH_SWPMI1 (*) + * @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB1_GRP2_ForceReset(uint32_t Periphs) +{ + SET_BIT(RCC->APB1RSTR2, Periphs); +} + +/** + * @brief Release APB1 peripherals reset. + * @rmtoll APB1RSTR1 TIM2RST LL_APB1_GRP1_ReleaseReset\n + * APB1RSTR1 TIM3RST LL_APB1_GRP1_ReleaseReset\n + * APB1RSTR1 TIM4RST LL_APB1_GRP1_ReleaseReset\n + * APB1RSTR1 TIM5RST LL_APB1_GRP1_ReleaseReset\n + * APB1RSTR1 TIM6RST LL_APB1_GRP1_ReleaseReset\n + * APB1RSTR1 TIM7RST LL_APB1_GRP1_ReleaseReset\n + * APB1RSTR1 LCDRST LL_APB1_GRP1_ReleaseReset\n + * APB1RSTR1 SPI2RST LL_APB1_GRP1_ReleaseReset\n + * APB1RSTR1 SPI3RST LL_APB1_GRP1_ReleaseReset\n + * APB1RSTR1 USART2RST LL_APB1_GRP1_ReleaseReset\n + * APB1RSTR1 USART3RST LL_APB1_GRP1_ReleaseReset\n + * APB1RSTR1 UART4RST LL_APB1_GRP1_ReleaseReset\n + * APB1RSTR1 UART5RST LL_APB1_GRP1_ReleaseReset\n + * APB1RSTR1 I2C1RST LL_APB1_GRP1_ReleaseReset\n + * APB1RSTR1 I2C2RST LL_APB1_GRP1_ReleaseReset\n + * APB1RSTR1 I2C3RST LL_APB1_GRP1_ReleaseReset\n + * APB1RSTR1 CRSRST LL_APB1_GRP1_ReleaseReset\n + * APB1RSTR1 CAN1RST LL_APB1_GRP1_ReleaseReset\n + * APB1RSTR1 USBFSRST LL_APB1_GRP1_ReleaseReset\n + * APB1RSTR1 CAN2RST LL_APB1_GRP1_ReleaseReset\n + * APB1RSTR1 PWRRST LL_APB1_GRP1_ReleaseReset\n + * APB1RSTR1 DAC1RST LL_APB1_GRP1_ReleaseReset\n + * APB1RSTR1 OPAMPRST LL_APB1_GRP1_ReleaseReset\n + * APB1RSTR1 LPTIM1RST LL_APB1_GRP1_ReleaseReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP1_PERIPH_ALL + * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 + * @arg @ref LL_APB1_GRP1_PERIPH_LCD (*) + * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_SPI3 + * @arg @ref LL_APB1_GRP1_PERIPH_USART2 + * @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_I2C3 + * @arg @ref LL_APB1_GRP1_PERIPH_CRS (*) + * @arg @ref LL_APB1_GRP1_PERIPH_CAN1 + * @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_USB (*) + * @arg @ref LL_APB1_GRP1_PERIPH_PWR + * @arg @ref LL_APB1_GRP1_PERIPH_DAC1 + * @arg @ref LL_APB1_GRP1_PERIPH_OPAMP + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APB1RSTR1, Periphs); +} + +/** + * @brief Release APB1 peripherals reset. + * @rmtoll APB1RSTR2 LPUART1RST LL_APB1_GRP2_ReleaseReset\n + * APB1RSTR2 I2C4RST LL_APB1_GRP2_ReleaseReset\n + * APB1RSTR2 SWPMI1RST LL_APB1_GRP2_ReleaseReset\n + * APB1RSTR2 LPTIM2RST LL_APB1_GRP2_ReleaseReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP2_PERIPH_ALL + * @arg @ref LL_APB1_GRP2_PERIPH_LPUART1 + * @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*) + * @arg @ref LL_APB1_GRP2_PERIPH_SWPMI1 (*) + * @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB1_GRP2_ReleaseReset(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APB1RSTR2, Periphs); +} + +/** + * @brief Enable APB1 peripheral clocks in Sleep and Stop modes + * @rmtoll APB1SMENR1 TIM2SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APB1SMENR1 TIM3SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APB1SMENR1 TIM4SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APB1SMENR1 TIM5SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APB1SMENR1 TIM6SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APB1SMENR1 TIM7SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APB1SMENR1 LCDSMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APB1SMENR1 RTCAPBSMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APB1SMENR1 WWDGSMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APB1SMENR1 SPI2SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APB1SMENR1 SPI3SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APB1SMENR1 USART2SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APB1SMENR1 USART3SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APB1SMENR1 UART4SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APB1SMENR1 UART5SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APB1SMENR1 I2C1SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APB1SMENR1 I2C2SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APB1SMENR1 I2C3SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APB1SMENR1 CRSSMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APB1SMENR1 CAN1SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APB1SMENR1 USBFSSMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APB1SMENR1 CAN2SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APB1SMENR1 PWRSMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APB1SMENR1 DAC1SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APB1SMENR1 OPAMPSMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APB1SMENR1 LPTIM1SMEN LL_APB1_GRP1_EnableClockStopSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 + * @arg @ref LL_APB1_GRP1_PERIPH_LCD (*) + * @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB (*) + * @arg @ref LL_APB1_GRP1_PERIPH_WWDG + * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_SPI3 + * @arg @ref LL_APB1_GRP1_PERIPH_USART2 + * @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_I2C3 + * @arg @ref LL_APB1_GRP1_PERIPH_CRS (*) + * @arg @ref LL_APB1_GRP1_PERIPH_CAN1 + * @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_USB (*) + * @arg @ref LL_APB1_GRP1_PERIPH_PWR + * @arg @ref LL_APB1_GRP1_PERIPH_DAC1 + * @arg @ref LL_APB1_GRP1_PERIPH_OPAMP + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB1_GRP1_EnableClockStopSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->APB1SMENR1, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->APB1SMENR1, Periphs); + (void)tmpreg; +} + +/** + * @brief Enable APB1 peripheral clocks in Sleep and Stop modes + * @rmtoll APB1SMENR2 LPUART1SMEN LL_APB1_GRP2_EnableClockStopSleep\n + * APB1SMENR2 I2C4SMEN LL_APB1_GRP2_EnableClockStopSleep\n + * APB1SMENR2 SWPMI1SMEN LL_APB1_GRP2_EnableClockStopSleep\n + * APB1SMENR2 LPTIM2SMEN LL_APB1_GRP2_EnableClockStopSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP2_PERIPH_LPUART1 + * @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*) + * @arg @ref LL_APB1_GRP2_PERIPH_SWPMI1 (*) + * @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB1_GRP2_EnableClockStopSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->APB1SMENR2, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->APB1SMENR2, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable APB1 peripheral clocks in Sleep and Stop modes + * @rmtoll APB1SMENR1 TIM2SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APB1SMENR1 TIM3SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APB1SMENR1 TIM4SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APB1SMENR1 TIM5SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APB1SMENR1 TIM6SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APB1SMENR1 TIM7SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APB1SMENR1 LCDSMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APB1SMENR1 RTCAPBSMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APB1SMENR1 WWDGSMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APB1SMENR1 SPI2SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APB1SMENR1 SPI3SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APB1SMENR1 USART2SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APB1SMENR1 USART3SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APB1SMENR1 UART4SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APB1SMENR1 UART5SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APB1SMENR1 I2C1SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APB1SMENR1 I2C2SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APB1SMENR1 I2C3SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APB1SMENR1 CRSSMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APB1SMENR1 CAN1SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APB1SMENR1 USBFSSMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APB1SMENR1 CAN2SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APB1SMENR1 PWRSMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APB1SMENR1 DAC1SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APB1SMENR1 OPAMPSMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APB1SMENR1 LPTIM1SMEN LL_APB1_GRP1_DisableClockStopSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 + * @arg @ref LL_APB1_GRP1_PERIPH_LCD (*) + * @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB (*) + * @arg @ref LL_APB1_GRP1_PERIPH_WWDG + * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_SPI3 + * @arg @ref LL_APB1_GRP1_PERIPH_USART2 + * @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_I2C3 + * @arg @ref LL_APB1_GRP1_PERIPH_CRS (*) + * @arg @ref LL_APB1_GRP1_PERIPH_CAN1 + * @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_USB (*) + * @arg @ref LL_APB1_GRP1_PERIPH_PWR + * @arg @ref LL_APB1_GRP1_PERIPH_DAC1 + * @arg @ref LL_APB1_GRP1_PERIPH_OPAMP + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB1_GRP1_DisableClockStopSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APB1SMENR1, Periphs); +} + +/** + * @brief Disable APB1 peripheral clocks in Sleep and Stop modes + * @rmtoll APB1SMENR2 LPUART1SMEN LL_APB1_GRP2_DisableClockStopSleep\n + * APB1SMENR2 I2C4SMEN LL_APB1_GRP2_DisableClockStopSleep\n + * APB1SMENR2 SWPMI1SMEN LL_APB1_GRP2_DisableClockStopSleep\n + * APB1SMENR2 LPTIM2SMEN LL_APB1_GRP2_DisableClockStopSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP2_PERIPH_LPUART1 + * @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*) + * @arg @ref LL_APB1_GRP2_PERIPH_SWPMI1 (*) + * @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB1_GRP2_DisableClockStopSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APB1SMENR2, Periphs); +} + +/** + * @} + */ + +/** @defgroup BUS_LL_EF_APB2 APB2 + * @{ + */ + +/** + * @brief Enable APB2 peripherals clock. + * @rmtoll APB2ENR SYSCFGEN LL_APB2_GRP1_EnableClock\n + * APB2ENR FWEN LL_APB2_GRP1_EnableClock\n + * APB2ENR SDMMC1EN LL_APB2_GRP1_EnableClock\n + * APB2ENR TIM1EN LL_APB2_GRP1_EnableClock\n + * APB2ENR SPI1EN LL_APB2_GRP1_EnableClock\n + * APB2ENR TIM8EN LL_APB2_GRP1_EnableClock\n + * APB2ENR USART1EN LL_APB2_GRP1_EnableClock\n + * APB2ENR TIM15EN LL_APB2_GRP1_EnableClock\n + * APB2ENR TIM16EN LL_APB2_GRP1_EnableClock\n + * APB2ENR TIM17EN LL_APB2_GRP1_EnableClock\n + * APB2ENR SAI1EN LL_APB2_GRP1_EnableClock\n + * APB2ENR SAI2EN LL_APB2_GRP1_EnableClock\n + * APB2ENR DFSDM1EN LL_APB2_GRP1_EnableClock\n + * APB2ENR LTDCEN LL_APB2_GRP1_EnableClock\n + * APB2ENR DSIEN LL_APB2_GRP1_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG + * @arg @ref LL_APB2_GRP1_PERIPH_FW + * @arg @ref LL_APB2_GRP1_PERIPH_SDMMC1 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM8 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM15 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM17 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_SAI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_LTDC (*) + * @arg @ref LL_APB2_GRP1_PERIPH_DSI (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->APB2ENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->APB2ENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if APB2 peripheral clock is enabled or not + * @rmtoll APB2ENR SYSCFGEN LL_APB2_GRP1_IsEnabledClock\n + * APB2ENR FWEN LL_APB2_GRP1_IsEnabledClock\n + * APB2ENR SDMMC1EN LL_APB2_GRP1_IsEnabledClock\n + * APB2ENR TIM1EN LL_APB2_GRP1_IsEnabledClock\n + * APB2ENR SPI1EN LL_APB2_GRP1_IsEnabledClock\n + * APB2ENR TIM8EN LL_APB2_GRP1_IsEnabledClock\n + * APB2ENR USART1EN LL_APB2_GRP1_IsEnabledClock\n + * APB2ENR TIM15EN LL_APB2_GRP1_IsEnabledClock\n + * APB2ENR TIM16EN LL_APB2_GRP1_IsEnabledClock\n + * APB2ENR TIM17EN LL_APB2_GRP1_IsEnabledClock\n + * APB2ENR SAI1EN LL_APB2_GRP1_IsEnabledClock\n + * APB2ENR SAI2EN LL_APB2_GRP1_IsEnabledClock\n + * APB2ENR DFSDM1EN LL_APB2_GRP1_IsEnabledClock\n + * APB2ENR LTDCEN LL_APB2_GRP1_IsEnabledClock\n + * APB2ENR DSIEN LL_APB2_GRP1_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG + * @arg @ref LL_APB2_GRP1_PERIPH_FW + * @arg @ref LL_APB2_GRP1_PERIPH_SDMMC1 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM8 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM15 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM17 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_SAI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_LTDC (*) + * @arg @ref LL_APB2_GRP1_PERIPH_DSI (*) + * + * (*) value not defined in all devices. + * @retval State of Periphs (1 or 0). +*/ +__STATIC_INLINE uint32_t LL_APB2_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC->APB2ENR, Periphs) == Periphs) ? 1UL : 0UL); +} + +/** + * @brief Disable APB2 peripherals clock. + * @rmtoll APB2ENR SYSCFGEN LL_APB2_GRP1_DisableClock\n + * APB2ENR SDMMC1EN LL_APB2_GRP1_DisableClock\n + * APB2ENR TIM1EN LL_APB2_GRP1_DisableClock\n + * APB2ENR SPI1EN LL_APB2_GRP1_DisableClock\n + * APB2ENR TIM8EN LL_APB2_GRP1_DisableClock\n + * APB2ENR USART1EN LL_APB2_GRP1_DisableClock\n + * APB2ENR TIM15EN LL_APB2_GRP1_DisableClock\n + * APB2ENR TIM16EN LL_APB2_GRP1_DisableClock\n + * APB2ENR TIM17EN LL_APB2_GRP1_DisableClock\n + * APB2ENR SAI1EN LL_APB2_GRP1_DisableClock\n + * APB2ENR SAI2EN LL_APB2_GRP1_DisableClock\n + * APB2ENR DFSDM1EN LL_APB2_GRP1_DisableClock\n + * APB2ENR LTDCEN LL_APB2_GRP1_DisableClock\n + * APB2ENR DSIEN LL_APB2_GRP1_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG + * @arg @ref LL_APB2_GRP1_PERIPH_SDMMC1 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM8 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM15 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM17 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_SAI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_LTDC (*) + * @arg @ref LL_APB2_GRP1_PERIPH_DSI (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APB2ENR, Periphs); +} + +/** + * @brief Force APB2 peripherals reset. + * @rmtoll APB2RSTR SYSCFGRST LL_APB2_GRP1_ForceReset\n + * APB2RSTR SDMMC1RST LL_APB2_GRP1_ForceReset\n + * APB2RSTR TIM1RST LL_APB2_GRP1_ForceReset\n + * APB2RSTR SPI1RST LL_APB2_GRP1_ForceReset\n + * APB2RSTR TIM8RST LL_APB2_GRP1_ForceReset\n + * APB2RSTR USART1RST LL_APB2_GRP1_ForceReset\n + * APB2RSTR TIM15RST LL_APB2_GRP1_ForceReset\n + * APB2RSTR TIM16RST LL_APB2_GRP1_ForceReset\n + * APB2RSTR TIM17RST LL_APB2_GRP1_ForceReset\n + * APB2RSTR SAI1RST LL_APB2_GRP1_ForceReset\n + * APB2RSTR SAI2RST LL_APB2_GRP1_ForceReset\n + * APB2RSTR DFSDM1RST LL_APB2_GRP1_ForceReset\n + * APB2RSTR LTDCRST LL_APB2_GRP1_ForceReset\n + * APB2RSTR DSIRST LL_APB2_GRP1_ForceReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB2_GRP1_PERIPH_ALL + * @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG + * @arg @ref LL_APB2_GRP1_PERIPH_SDMMC1 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM8 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM15 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM17 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_SAI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_LTDC (*) + * @arg @ref LL_APB2_GRP1_PERIPH_DSI (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB2_GRP1_ForceReset(uint32_t Periphs) +{ + SET_BIT(RCC->APB2RSTR, Periphs); +} + +/** + * @brief Release APB2 peripherals reset. + * @rmtoll APB2RSTR SYSCFGRST LL_APB2_GRP1_ReleaseReset\n + * APB2RSTR SDMMC1RST LL_APB2_GRP1_ReleaseReset\n + * APB2RSTR TIM1RST LL_APB2_GRP1_ReleaseReset\n + * APB2RSTR SPI1RST LL_APB2_GRP1_ReleaseReset\n + * APB2RSTR TIM8RST LL_APB2_GRP1_ReleaseReset\n + * APB2RSTR USART1RST LL_APB2_GRP1_ReleaseReset\n + * APB2RSTR TIM15RST LL_APB2_GRP1_ReleaseReset\n + * APB2RSTR TIM16RST LL_APB2_GRP1_ReleaseReset\n + * APB2RSTR TIM17RST LL_APB2_GRP1_ReleaseReset\n + * APB2RSTR SAI1RST LL_APB2_GRP1_ReleaseReset\n + * APB2RSTR SAI2RST LL_APB2_GRP1_ReleaseReset\n + * APB2RSTR DFSDM1RST LL_APB2_GRP1_ReleaseReset\n + * APB2RSTR LTDCRST LL_APB2_GRP1_ReleaseReset\n + * APB2RSTR DSIRST LL_APB2_GRP1_ReleaseReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB2_GRP1_PERIPH_ALL + * @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG + * @arg @ref LL_APB2_GRP1_PERIPH_SDMMC1 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM8 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM15 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM17 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_SAI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_LTDC (*) + * @arg @ref LL_APB2_GRP1_PERIPH_DSI (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB2_GRP1_ReleaseReset(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APB2RSTR, Periphs); +} + +/** + * @brief Enable APB2 peripheral clocks in Sleep and Stop modes + * @rmtoll APB2SMENR SYSCFGSMEN LL_APB2_GRP1_EnableClockStopSleep\n + * APB2SMENR SDMMC1SMEN LL_APB2_GRP1_EnableClockStopSleep\n + * APB2SMENR TIM1SMEN LL_APB2_GRP1_EnableClockStopSleep\n + * APB2SMENR SPI1SMEN LL_APB2_GRP1_EnableClockStopSleep\n + * APB2SMENR TIM8SMEN LL_APB2_GRP1_EnableClockStopSleep\n + * APB2SMENR USART1SMEN LL_APB2_GRP1_EnableClockStopSleep\n + * APB2SMENR TIM15SMEN LL_APB2_GRP1_EnableClockStopSleep\n + * APB2SMENR TIM16SMEN LL_APB2_GRP1_EnableClockStopSleep\n + * APB2SMENR TIM17SMEN LL_APB2_GRP1_EnableClockStopSleep\n + * APB2SMENR SAI1SMEN LL_APB2_GRP1_EnableClockStopSleep\n + * APB2SMENR SAI2SMEN LL_APB2_GRP1_EnableClockStopSleep\n + * APB2SMENR DFSDM1SMEN LL_APB2_GRP1_EnableClockStopSleep\n + * APB2SMENR LTDCSMEN LL_APB2_GRP1_EnableClockStopSleep\n + * APB2SMENR DSISMEN LL_APB2_GRP1_EnableClockStopSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG + * @arg @ref LL_APB2_GRP1_PERIPH_SDMMC1 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM8 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM15 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM17 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_SAI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_LTDC (*) + * @arg @ref LL_APB2_GRP1_PERIPH_DSI (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB2_GRP1_EnableClockStopSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->APB2SMENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->APB2SMENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable APB2 peripheral clocks in Sleep and Stop modes + * @rmtoll APB2SMENR SYSCFGSMEN LL_APB2_GRP1_DisableClockStopSleep\n + * APB2SMENR SDMMC1SMEN LL_APB2_GRP1_DisableClockStopSleep\n + * APB2SMENR TIM1SMEN LL_APB2_GRP1_DisableClockStopSleep\n + * APB2SMENR SPI1SMEN LL_APB2_GRP1_DisableClockStopSleep\n + * APB2SMENR TIM8SMEN LL_APB2_GRP1_DisableClockStopSleep\n + * APB2SMENR USART1SMEN LL_APB2_GRP1_DisableClockStopSleep\n + * APB2SMENR TIM15SMEN LL_APB2_GRP1_DisableClockStopSleep\n + * APB2SMENR TIM16SMEN LL_APB2_GRP1_DisableClockStopSleep\n + * APB2SMENR TIM17SMEN LL_APB2_GRP1_DisableClockStopSleep\n + * APB2SMENR SAI1SMEN LL_APB2_GRP1_DisableClockStopSleep\n + * APB2SMENR SAI2SMEN LL_APB2_GRP1_DisableClockStopSleep\n + * APB2SMENR DFSDM1SMEN LL_APB2_GRP1_DisableClockStopSleep\n + * APB2SMENR LTDCSMEN LL_APB2_GRP1_DisableClockStopSleep\n + * APB2SMENR DSISMEN LL_APB2_GRP1_DisableClockStopSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG + * @arg @ref LL_APB2_GRP1_PERIPH_SDMMC1 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM8 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM15 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM17 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_SAI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_LTDC (*) + * @arg @ref LL_APB2_GRP1_PERIPH_DSI (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB2_GRP1_DisableClockStopSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APB2SMENR, Periphs); +} + +/** + * @} + */ + + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined(RCC) */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32L4xx_LL_BUS_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_cortex.h b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_cortex.h new file mode 100644 index 0000000..2cb0a88 --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_cortex.h @@ -0,0 +1,639 @@ +/** + ****************************************************************************** + * @file stm32l4xx_ll_cortex.h + * @author MCD Application Team + * @brief Header file of CORTEX LL module. + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + The LL CORTEX driver contains a set of generic APIs that can be + used by user: + (+) SYSTICK configuration used by @ref LL_mDelay and @ref LL_Init1msTick + functions + (+) Low power mode configuration (SCB register of Cortex-MCU) + (+) MPU API to configure and enable regions + (+) API to access to MCU info (CPUID register) + (+) API to enable fault handler (SHCSR accesses) + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32L4xx_LL_CORTEX_H +#define STM32L4xx_LL_CORTEX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx.h" + +/** @addtogroup STM32L4xx_LL_Driver + * @{ + */ + +/** @defgroup CORTEX_LL CORTEX + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/* Private constants ---------------------------------------------------------*/ + +/* Private macros ------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup CORTEX_LL_Exported_Constants CORTEX Exported Constants + * @{ + */ + +/** @defgroup CORTEX_LL_EC_CLKSOURCE_HCLK SYSTICK Clock Source + * @{ + */ +#define LL_SYSTICK_CLKSOURCE_HCLK_DIV8 0x00000000U /*!< AHB clock divided by 8 selected as SysTick clock source.*/ +#define LL_SYSTICK_CLKSOURCE_HCLK SysTick_CTRL_CLKSOURCE_Msk /*!< AHB clock selected as SysTick clock source. */ +/** + * @} + */ + +/** @defgroup CORTEX_LL_EC_FAULT Handler Fault type + * @{ + */ +#define LL_HANDLER_FAULT_USG SCB_SHCSR_USGFAULTENA_Msk /*!< Usage fault */ +#define LL_HANDLER_FAULT_BUS SCB_SHCSR_BUSFAULTENA_Msk /*!< Bus fault */ +#define LL_HANDLER_FAULT_MEM SCB_SHCSR_MEMFAULTENA_Msk /*!< Memory management fault */ +/** + * @} + */ + +#if __MPU_PRESENT + +/** @defgroup CORTEX_LL_EC_CTRL_HFNMI_PRIVDEF MPU Control + * @{ + */ +#define LL_MPU_CTRL_HFNMI_PRIVDEF_NONE 0x00000000U /*!< Disable NMI and privileged SW access */ +#define LL_MPU_CTRL_HARDFAULT_NMI MPU_CTRL_HFNMIENA_Msk /*!< Enables the operation of MPU during hard fault, NMI, and FAULTMASK handlers */ +#define LL_MPU_CTRL_PRIVILEGED_DEFAULT MPU_CTRL_PRIVDEFENA_Msk /*!< Enable privileged software access to default memory map */ +#define LL_MPU_CTRL_HFNMI_PRIVDEF (MPU_CTRL_HFNMIENA_Msk | MPU_CTRL_PRIVDEFENA_Msk) /*!< Enable NMI and privileged SW access */ +/** + * @} + */ + +/** @defgroup CORTEX_LL_EC_REGION MPU Region Number + * @{ + */ +#define LL_MPU_REGION_NUMBER0 0x00U /*!< REGION Number 0 */ +#define LL_MPU_REGION_NUMBER1 0x01U /*!< REGION Number 1 */ +#define LL_MPU_REGION_NUMBER2 0x02U /*!< REGION Number 2 */ +#define LL_MPU_REGION_NUMBER3 0x03U /*!< REGION Number 3 */ +#define LL_MPU_REGION_NUMBER4 0x04U /*!< REGION Number 4 */ +#define LL_MPU_REGION_NUMBER5 0x05U /*!< REGION Number 5 */ +#define LL_MPU_REGION_NUMBER6 0x06U /*!< REGION Number 6 */ +#define LL_MPU_REGION_NUMBER7 0x07U /*!< REGION Number 7 */ +/** + * @} + */ + +/** @defgroup CORTEX_LL_EC_REGION_SIZE MPU Region Size + * @{ + */ +#define LL_MPU_REGION_SIZE_32B (0x04U << MPU_RASR_SIZE_Pos) /*!< 32B Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_64B (0x05U << MPU_RASR_SIZE_Pos) /*!< 64B Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_128B (0x06U << MPU_RASR_SIZE_Pos) /*!< 128B Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_256B (0x07U << MPU_RASR_SIZE_Pos) /*!< 256B Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_512B (0x08U << MPU_RASR_SIZE_Pos) /*!< 512B Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_1KB (0x09U << MPU_RASR_SIZE_Pos) /*!< 1KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_2KB (0x0AU << MPU_RASR_SIZE_Pos) /*!< 2KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_4KB (0x0BU << MPU_RASR_SIZE_Pos) /*!< 4KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_8KB (0x0CU << MPU_RASR_SIZE_Pos) /*!< 8KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_16KB (0x0DU << MPU_RASR_SIZE_Pos) /*!< 16KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_32KB (0x0EU << MPU_RASR_SIZE_Pos) /*!< 32KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_64KB (0x0FU << MPU_RASR_SIZE_Pos) /*!< 64KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_128KB (0x10U << MPU_RASR_SIZE_Pos) /*!< 128KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_256KB (0x11U << MPU_RASR_SIZE_Pos) /*!< 256KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_512KB (0x12U << MPU_RASR_SIZE_Pos) /*!< 512KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_1MB (0x13U << MPU_RASR_SIZE_Pos) /*!< 1MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_2MB (0x14U << MPU_RASR_SIZE_Pos) /*!< 2MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_4MB (0x15U << MPU_RASR_SIZE_Pos) /*!< 4MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_8MB (0x16U << MPU_RASR_SIZE_Pos) /*!< 8MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_16MB (0x17U << MPU_RASR_SIZE_Pos) /*!< 16MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_32MB (0x18U << MPU_RASR_SIZE_Pos) /*!< 32MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_64MB (0x19U << MPU_RASR_SIZE_Pos) /*!< 64MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_128MB (0x1AU << MPU_RASR_SIZE_Pos) /*!< 128MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_256MB (0x1BU << MPU_RASR_SIZE_Pos) /*!< 256MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_512MB (0x1CU << MPU_RASR_SIZE_Pos) /*!< 512MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_1GB (0x1DU << MPU_RASR_SIZE_Pos) /*!< 1GB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_2GB (0x1EU << MPU_RASR_SIZE_Pos) /*!< 2GB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_4GB (0x1FU << MPU_RASR_SIZE_Pos) /*!< 4GB Size of the MPU protection region */ +/** + * @} + */ + +/** @defgroup CORTEX_LL_EC_REGION_PRIVILEDGES MPU Region Privileges + * @{ + */ +#define LL_MPU_REGION_NO_ACCESS (0x00U << MPU_RASR_AP_Pos) /*!< No access*/ +#define LL_MPU_REGION_PRIV_RW (0x01U << MPU_RASR_AP_Pos) /*!< RW privileged (privileged access only)*/ +#define LL_MPU_REGION_PRIV_RW_URO (0x02U << MPU_RASR_AP_Pos) /*!< RW privileged - RO user (Write in a user program generates a fault) */ +#define LL_MPU_REGION_FULL_ACCESS (0x03U << MPU_RASR_AP_Pos) /*!< RW privileged & user (Full access) */ +#define LL_MPU_REGION_PRIV_RO (0x05U << MPU_RASR_AP_Pos) /*!< RO privileged (privileged read only)*/ +#define LL_MPU_REGION_PRIV_RO_URO (0x06U << MPU_RASR_AP_Pos) /*!< RO privileged & user (read only) */ +/** + * @} + */ + +/** @defgroup CORTEX_LL_EC_TEX MPU TEX Level + * @{ + */ +#define LL_MPU_TEX_LEVEL0 (0x00U << MPU_RASR_TEX_Pos) /*!< b000 for TEX bits */ +#define LL_MPU_TEX_LEVEL1 (0x01U << MPU_RASR_TEX_Pos) /*!< b001 for TEX bits */ +#define LL_MPU_TEX_LEVEL2 (0x02U << MPU_RASR_TEX_Pos) /*!< b010 for TEX bits */ +#define LL_MPU_TEX_LEVEL4 (0x04U << MPU_RASR_TEX_Pos) /*!< b100 for TEX bits */ +/** + * @} + */ + +/** @defgroup CORTEX_LL_EC_INSTRUCTION_ACCESS MPU Instruction Access + * @{ + */ +#define LL_MPU_INSTRUCTION_ACCESS_ENABLE 0x00U /*!< Instruction fetches enabled */ +#define LL_MPU_INSTRUCTION_ACCESS_DISABLE MPU_RASR_XN_Msk /*!< Instruction fetches disabled*/ +/** + * @} + */ + +/** @defgroup CORTEX_LL_EC_SHAREABLE_ACCESS MPU Shareable Access + * @{ + */ +#define LL_MPU_ACCESS_SHAREABLE MPU_RASR_S_Msk /*!< Shareable memory attribute */ +#define LL_MPU_ACCESS_NOT_SHAREABLE 0x00U /*!< Not Shareable memory attribute */ +/** + * @} + */ + +/** @defgroup CORTEX_LL_EC_CACHEABLE_ACCESS MPU Cacheable Access + * @{ + */ +#define LL_MPU_ACCESS_CACHEABLE MPU_RASR_C_Msk /*!< Cacheable memory attribute */ +#define LL_MPU_ACCESS_NOT_CACHEABLE 0x00U /*!< Not Cacheable memory attribute */ +/** + * @} + */ + +/** @defgroup CORTEX_LL_EC_BUFFERABLE_ACCESS MPU Bufferable Access + * @{ + */ +#define LL_MPU_ACCESS_BUFFERABLE MPU_RASR_B_Msk /*!< Bufferable memory attribute */ +#define LL_MPU_ACCESS_NOT_BUFFERABLE 0x00U /*!< Not Bufferable memory attribute */ +/** + * @} + */ +#endif /* __MPU_PRESENT */ +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup CORTEX_LL_Exported_Functions CORTEX Exported Functions + * @{ + */ + +/** @defgroup CORTEX_LL_EF_SYSTICK SYSTICK + * @{ + */ + +/** + * @brief This function checks if the Systick counter flag is active or not. + * @note It can be used in timeout function on application side. + * @rmtoll STK_CTRL COUNTFLAG LL_SYSTICK_IsActiveCounterFlag + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag(void) +{ + return ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk)); +} + +/** + * @brief Configures the SysTick clock source + * @rmtoll STK_CTRL CLKSOURCE LL_SYSTICK_SetClkSource + * @param Source This parameter can be one of the following values: + * @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8 + * @arg @ref LL_SYSTICK_CLKSOURCE_HCLK + * @retval None + */ +__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source) +{ + if (Source == LL_SYSTICK_CLKSOURCE_HCLK) + { + SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK); + } + else + { + CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK); + } +} + +/** + * @brief Get the SysTick clock source + * @rmtoll STK_CTRL CLKSOURCE LL_SYSTICK_GetClkSource + * @retval Returned value can be one of the following values: + * @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8 + * @arg @ref LL_SYSTICK_CLKSOURCE_HCLK + */ +__STATIC_INLINE uint32_t LL_SYSTICK_GetClkSource(void) +{ + return READ_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK); +} + +/** + * @brief Enable SysTick exception request + * @rmtoll STK_CTRL TICKINT LL_SYSTICK_EnableIT + * @retval None + */ +__STATIC_INLINE void LL_SYSTICK_EnableIT(void) +{ + SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk); +} + +/** + * @brief Disable SysTick exception request + * @rmtoll STK_CTRL TICKINT LL_SYSTICK_DisableIT + * @retval None + */ +__STATIC_INLINE void LL_SYSTICK_DisableIT(void) +{ + CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk); +} + +/** + * @brief Checks if the SYSTICK interrupt is enabled or disabled. + * @rmtoll STK_CTRL TICKINT LL_SYSTICK_IsEnabledIT + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSTICK_IsEnabledIT(void) +{ + return (READ_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk) == (SysTick_CTRL_TICKINT_Msk)); +} + +/** + * @} + */ + +/** @defgroup CORTEX_LL_EF_LOW_POWER_MODE LOW POWER MODE + * @{ + */ + +/** + * @brief Processor uses sleep as its low power mode + * @rmtoll SCB_SCR SLEEPDEEP LL_LPM_EnableSleep + * @retval None + */ +__STATIC_INLINE void LL_LPM_EnableSleep(void) +{ + /* Clear SLEEPDEEP bit of Cortex System Control Register */ + CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk)); +} + +/** + * @brief Processor uses deep sleep as its low power mode + * @rmtoll SCB_SCR SLEEPDEEP LL_LPM_EnableDeepSleep + * @retval None + */ +__STATIC_INLINE void LL_LPM_EnableDeepSleep(void) +{ + /* Set SLEEPDEEP bit of Cortex System Control Register */ + SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk)); +} + +/** + * @brief Configures sleep-on-exit when returning from Handler mode to Thread mode. + * @note Setting this bit to 1 enables an interrupt-driven application to avoid returning to an + * empty main application. + * @rmtoll SCB_SCR SLEEPONEXIT LL_LPM_EnableSleepOnExit + * @retval None + */ +__STATIC_INLINE void LL_LPM_EnableSleepOnExit(void) +{ + /* Set SLEEPONEXIT bit of Cortex System Control Register */ + SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk)); +} + +/** + * @brief Do not sleep when returning to Thread mode. + * @rmtoll SCB_SCR SLEEPONEXIT LL_LPM_DisableSleepOnExit + * @retval None + */ +__STATIC_INLINE void LL_LPM_DisableSleepOnExit(void) +{ + /* Clear SLEEPONEXIT bit of Cortex System Control Register */ + CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk)); +} + +/** + * @brief Enabled events and all interrupts, including disabled interrupts, can wakeup the + * processor. + * @rmtoll SCB_SCR SEVEONPEND LL_LPM_EnableEventOnPend + * @retval None + */ +__STATIC_INLINE void LL_LPM_EnableEventOnPend(void) +{ + /* Set SEVEONPEND bit of Cortex System Control Register */ + SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk)); +} + +/** + * @brief Only enabled interrupts or events can wakeup the processor, disabled interrupts are + * excluded + * @rmtoll SCB_SCR SEVEONPEND LL_LPM_DisableEventOnPend + * @retval None + */ +__STATIC_INLINE void LL_LPM_DisableEventOnPend(void) +{ + /* Clear SEVEONPEND bit of Cortex System Control Register */ + CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk)); +} + +/** + * @} + */ + +/** @defgroup CORTEX_LL_EF_HANDLER HANDLER + * @{ + */ + +/** + * @brief Enable a fault in System handler control register (SHCSR) + * @rmtoll SCB_SHCSR MEMFAULTENA LL_HANDLER_EnableFault + * @param Fault This parameter can be a combination of the following values: + * @arg @ref LL_HANDLER_FAULT_USG + * @arg @ref LL_HANDLER_FAULT_BUS + * @arg @ref LL_HANDLER_FAULT_MEM + * @retval None + */ +__STATIC_INLINE void LL_HANDLER_EnableFault(uint32_t Fault) +{ + /* Enable the system handler fault */ + SET_BIT(SCB->SHCSR, Fault); +} + +/** + * @brief Disable a fault in System handler control register (SHCSR) + * @rmtoll SCB_SHCSR MEMFAULTENA LL_HANDLER_DisableFault + * @param Fault This parameter can be a combination of the following values: + * @arg @ref LL_HANDLER_FAULT_USG + * @arg @ref LL_HANDLER_FAULT_BUS + * @arg @ref LL_HANDLER_FAULT_MEM + * @retval None + */ +__STATIC_INLINE void LL_HANDLER_DisableFault(uint32_t Fault) +{ + /* Disable the system handler fault */ + CLEAR_BIT(SCB->SHCSR, Fault); +} + +/** + * @} + */ + +/** @defgroup CORTEX_LL_EF_MCU_INFO MCU INFO + * @{ + */ + +/** + * @brief Get Implementer code + * @rmtoll SCB_CPUID IMPLEMENTER LL_CPUID_GetImplementer + * @retval Value should be equal to 0x41 for ARM + */ +__STATIC_INLINE uint32_t LL_CPUID_GetImplementer(void) +{ + return (uint32_t)(READ_BIT(SCB->CPUID, SCB_CPUID_IMPLEMENTER_Msk) >> SCB_CPUID_IMPLEMENTER_Pos); +} + +/** + * @brief Get Variant number (The r value in the rnpn product revision identifier) + * @rmtoll SCB_CPUID VARIANT LL_CPUID_GetVariant + * @retval Value between 0 and 255 (0x0: revision 0) + */ +__STATIC_INLINE uint32_t LL_CPUID_GetVariant(void) +{ + return (uint32_t)(READ_BIT(SCB->CPUID, SCB_CPUID_VARIANT_Msk) >> SCB_CPUID_VARIANT_Pos); +} + +/** + * @brief Get Constant number + * @rmtoll SCB_CPUID ARCHITECTURE LL_CPUID_GetConstant + * @retval Value should be equal to 0xF for Cortex-M4 devices + */ +__STATIC_INLINE uint32_t LL_CPUID_GetConstant(void) +{ + return (uint32_t)(READ_BIT(SCB->CPUID, SCB_CPUID_ARCHITECTURE_Msk) >> SCB_CPUID_ARCHITECTURE_Pos); +} + +/** + * @brief Get Part number + * @rmtoll SCB_CPUID PARTNO LL_CPUID_GetParNo + * @retval Value should be equal to 0xC24 for Cortex-M4 + */ +__STATIC_INLINE uint32_t LL_CPUID_GetParNo(void) +{ + return (uint32_t)(READ_BIT(SCB->CPUID, SCB_CPUID_PARTNO_Msk) >> SCB_CPUID_PARTNO_Pos); +} + +/** + * @brief Get Revision number (The p value in the rnpn product revision identifier, indicates patch release) + * @rmtoll SCB_CPUID REVISION LL_CPUID_GetRevision + * @retval Value between 0 and 255 (0x1: patch 1) + */ +__STATIC_INLINE uint32_t LL_CPUID_GetRevision(void) +{ + return (uint32_t)(READ_BIT(SCB->CPUID, SCB_CPUID_REVISION_Msk) >> SCB_CPUID_REVISION_Pos); +} + +/** + * @} + */ + +#if __MPU_PRESENT +/** @defgroup CORTEX_LL_EF_MPU MPU + * @{ + */ + +/** + * @brief Enable MPU with input options + * @rmtoll MPU_CTRL ENABLE LL_MPU_Enable + * @param Options This parameter can be one of the following values: + * @arg @ref LL_MPU_CTRL_HFNMI_PRIVDEF_NONE + * @arg @ref LL_MPU_CTRL_HARDFAULT_NMI + * @arg @ref LL_MPU_CTRL_PRIVILEGED_DEFAULT + * @arg @ref LL_MPU_CTRL_HFNMI_PRIVDEF + * @retval None + */ +__STATIC_INLINE void LL_MPU_Enable(uint32_t Options) +{ + /* Enable the MPU*/ + WRITE_REG(MPU->CTRL, (MPU_CTRL_ENABLE_Msk | Options)); + /* Ensure MPU settings take effects */ + __DSB(); + /* Sequence instruction fetches using update settings */ + __ISB(); +} + +/** + * @brief Disable MPU + * @rmtoll MPU_CTRL ENABLE LL_MPU_Disable + * @retval None + */ +__STATIC_INLINE void LL_MPU_Disable(void) +{ + /* Make sure outstanding transfers are done */ + __DMB(); + /* Disable MPU*/ + WRITE_REG(MPU->CTRL, 0U); +} + +/** + * @brief Check if MPU is enabled or not + * @rmtoll MPU_CTRL ENABLE LL_MPU_IsEnabled + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_MPU_IsEnabled(void) +{ + return (READ_BIT(MPU->CTRL, MPU_CTRL_ENABLE_Msk) == (MPU_CTRL_ENABLE_Msk)); +} + +/** + * @brief Enable a MPU region + * @rmtoll MPU_RASR ENABLE LL_MPU_EnableRegion + * @param Region This parameter can be one of the following values: + * @arg @ref LL_MPU_REGION_NUMBER0 + * @arg @ref LL_MPU_REGION_NUMBER1 + * @arg @ref LL_MPU_REGION_NUMBER2 + * @arg @ref LL_MPU_REGION_NUMBER3 + * @arg @ref LL_MPU_REGION_NUMBER4 + * @arg @ref LL_MPU_REGION_NUMBER5 + * @arg @ref LL_MPU_REGION_NUMBER6 + * @arg @ref LL_MPU_REGION_NUMBER7 + * @retval None + */ +__STATIC_INLINE void LL_MPU_EnableRegion(uint32_t Region) +{ + /* Set Region number */ + WRITE_REG(MPU->RNR, Region); + /* Enable the MPU region */ + SET_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk); +} + +/** + * @brief Configure and enable a region + * @rmtoll MPU_RNR REGION LL_MPU_ConfigRegion\n + * MPU_RBAR REGION LL_MPU_ConfigRegion\n + * MPU_RBAR ADDR LL_MPU_ConfigRegion\n + * MPU_RASR XN LL_MPU_ConfigRegion\n + * MPU_RASR AP LL_MPU_ConfigRegion\n + * MPU_RASR S LL_MPU_ConfigRegion\n + * MPU_RASR C LL_MPU_ConfigRegion\n + * MPU_RASR B LL_MPU_ConfigRegion\n + * MPU_RASR SIZE LL_MPU_ConfigRegion + * @param Region This parameter can be one of the following values: + * @arg @ref LL_MPU_REGION_NUMBER0 + * @arg @ref LL_MPU_REGION_NUMBER1 + * @arg @ref LL_MPU_REGION_NUMBER2 + * @arg @ref LL_MPU_REGION_NUMBER3 + * @arg @ref LL_MPU_REGION_NUMBER4 + * @arg @ref LL_MPU_REGION_NUMBER5 + * @arg @ref LL_MPU_REGION_NUMBER6 + * @arg @ref LL_MPU_REGION_NUMBER7 + * @param Address Value of region base address + * @param SubRegionDisable Sub-region disable value between Min_Data = 0x00 and Max_Data = 0xFF + * @param Attributes This parameter can be a combination of the following values: + * @arg @ref LL_MPU_REGION_SIZE_32B or @ref LL_MPU_REGION_SIZE_64B or @ref LL_MPU_REGION_SIZE_128B or @ref LL_MPU_REGION_SIZE_256B or @ref LL_MPU_REGION_SIZE_512B + * or @ref LL_MPU_REGION_SIZE_1KB or @ref LL_MPU_REGION_SIZE_2KB or @ref LL_MPU_REGION_SIZE_4KB or @ref LL_MPU_REGION_SIZE_8KB or @ref LL_MPU_REGION_SIZE_16KB + * or @ref LL_MPU_REGION_SIZE_32KB or @ref LL_MPU_REGION_SIZE_64KB or @ref LL_MPU_REGION_SIZE_128KB or @ref LL_MPU_REGION_SIZE_256KB or @ref LL_MPU_REGION_SIZE_512KB + * or @ref LL_MPU_REGION_SIZE_1MB or @ref LL_MPU_REGION_SIZE_2MB or @ref LL_MPU_REGION_SIZE_4MB or @ref LL_MPU_REGION_SIZE_8MB or @ref LL_MPU_REGION_SIZE_16MB + * or @ref LL_MPU_REGION_SIZE_32MB or @ref LL_MPU_REGION_SIZE_64MB or @ref LL_MPU_REGION_SIZE_128MB or @ref LL_MPU_REGION_SIZE_256MB or @ref LL_MPU_REGION_SIZE_512MB + * or @ref LL_MPU_REGION_SIZE_1GB or @ref LL_MPU_REGION_SIZE_2GB or @ref LL_MPU_REGION_SIZE_4GB + * @arg @ref LL_MPU_REGION_NO_ACCESS or @ref LL_MPU_REGION_PRIV_RW or @ref LL_MPU_REGION_PRIV_RW_URO or @ref LL_MPU_REGION_FULL_ACCESS + * or @ref LL_MPU_REGION_PRIV_RO or @ref LL_MPU_REGION_PRIV_RO_URO + * @arg @ref LL_MPU_TEX_LEVEL0 or @ref LL_MPU_TEX_LEVEL1 or @ref LL_MPU_TEX_LEVEL2 or @ref LL_MPU_TEX_LEVEL4 + * @arg @ref LL_MPU_INSTRUCTION_ACCESS_ENABLE or @ref LL_MPU_INSTRUCTION_ACCESS_DISABLE + * @arg @ref LL_MPU_ACCESS_SHAREABLE or @ref LL_MPU_ACCESS_NOT_SHAREABLE + * @arg @ref LL_MPU_ACCESS_CACHEABLE or @ref LL_MPU_ACCESS_NOT_CACHEABLE + * @arg @ref LL_MPU_ACCESS_BUFFERABLE or @ref LL_MPU_ACCESS_NOT_BUFFERABLE + * @retval None + */ +__STATIC_INLINE void LL_MPU_ConfigRegion(uint32_t Region, uint32_t SubRegionDisable, uint32_t Address, uint32_t Attributes) +{ + /* Set Region number */ + WRITE_REG(MPU->RNR, Region); + /* Set base address */ + WRITE_REG(MPU->RBAR, (Address & 0xFFFFFFE0U)); + /* Configure MPU */ + WRITE_REG(MPU->RASR, (MPU_RASR_ENABLE_Msk | Attributes | SubRegionDisable << MPU_RASR_SRD_Pos)); +} + +/** + * @brief Disable a region + * @rmtoll MPU_RNR REGION LL_MPU_DisableRegion\n + * MPU_RASR ENABLE LL_MPU_DisableRegion + * @param Region This parameter can be one of the following values: + * @arg @ref LL_MPU_REGION_NUMBER0 + * @arg @ref LL_MPU_REGION_NUMBER1 + * @arg @ref LL_MPU_REGION_NUMBER2 + * @arg @ref LL_MPU_REGION_NUMBER3 + * @arg @ref LL_MPU_REGION_NUMBER4 + * @arg @ref LL_MPU_REGION_NUMBER5 + * @arg @ref LL_MPU_REGION_NUMBER6 + * @arg @ref LL_MPU_REGION_NUMBER7 + * @retval None + */ +__STATIC_INLINE void LL_MPU_DisableRegion(uint32_t Region) +{ + /* Set Region number */ + WRITE_REG(MPU->RNR, Region); + /* Disable the MPU region */ + CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk); +} + +/** + * @} + */ + +#endif /* __MPU_PRESENT */ +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32L4xx_LL_CORTEX_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_crs.h b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_crs.h new file mode 100644 index 0000000..ccc4719 --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_crs.h @@ -0,0 +1,788 @@ +/** + ****************************************************************************** + * @file stm32l4xx_ll_crs.h + * @author MCD Application Team + * @brief Header file of CRS LL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32L4xx_LL_CRS_H +#define STM32L4xx_LL_CRS_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx.h" + +/** @addtogroup STM32L4xx_LL_Driver + * @{ + */ + +#if defined(CRS) + +/** @defgroup CRS_LL CRS + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup CRS_LL_Exported_Constants CRS Exported Constants + * @{ + */ + +/** @defgroup CRS_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_CRS_ReadReg function + * @{ + */ +#define LL_CRS_ISR_SYNCOKF CRS_ISR_SYNCOKF +#define LL_CRS_ISR_SYNCWARNF CRS_ISR_SYNCWARNF +#define LL_CRS_ISR_ERRF CRS_ISR_ERRF +#define LL_CRS_ISR_ESYNCF CRS_ISR_ESYNCF +#define LL_CRS_ISR_SYNCERR CRS_ISR_SYNCERR +#define LL_CRS_ISR_SYNCMISS CRS_ISR_SYNCMISS +#define LL_CRS_ISR_TRIMOVF CRS_ISR_TRIMOVF +/** + * @} + */ + +/** @defgroup CRS_LL_EC_IT IT Defines + * @brief IT defines which can be used with LL_CRS_ReadReg and LL_CRS_WriteReg functions + * @{ + */ +#define LL_CRS_CR_SYNCOKIE CRS_CR_SYNCOKIE +#define LL_CRS_CR_SYNCWARNIE CRS_CR_SYNCWARNIE +#define LL_CRS_CR_ERRIE CRS_CR_ERRIE +#define LL_CRS_CR_ESYNCIE CRS_CR_ESYNCIE +/** + * @} + */ + +/** @defgroup CRS_LL_EC_SYNC_DIV Synchronization Signal Divider + * @{ + */ +#define LL_CRS_SYNC_DIV_1 ((uint32_t)0x00U) /*!< Synchro Signal not divided (default) */ +#define LL_CRS_SYNC_DIV_2 CRS_CFGR_SYNCDIV_0 /*!< Synchro Signal divided by 2 */ +#define LL_CRS_SYNC_DIV_4 CRS_CFGR_SYNCDIV_1 /*!< Synchro Signal divided by 4 */ +#define LL_CRS_SYNC_DIV_8 (CRS_CFGR_SYNCDIV_1 | CRS_CFGR_SYNCDIV_0) /*!< Synchro Signal divided by 8 */ +#define LL_CRS_SYNC_DIV_16 CRS_CFGR_SYNCDIV_2 /*!< Synchro Signal divided by 16 */ +#define LL_CRS_SYNC_DIV_32 (CRS_CFGR_SYNCDIV_2 | CRS_CFGR_SYNCDIV_0) /*!< Synchro Signal divided by 32 */ +#define LL_CRS_SYNC_DIV_64 (CRS_CFGR_SYNCDIV_2 | CRS_CFGR_SYNCDIV_1) /*!< Synchro Signal divided by 64 */ +#define LL_CRS_SYNC_DIV_128 CRS_CFGR_SYNCDIV /*!< Synchro Signal divided by 128 */ +/** + * @} + */ + +/** @defgroup CRS_LL_EC_SYNC_SOURCE Synchronization Signal Source + * @{ + */ +#define LL_CRS_SYNC_SOURCE_GPIO ((uint32_t)0x00U) /*!< Synchro Signal soucre GPIO */ +#define LL_CRS_SYNC_SOURCE_LSE CRS_CFGR_SYNCSRC_0 /*!< Synchro Signal source LSE */ +#define LL_CRS_SYNC_SOURCE_USB CRS_CFGR_SYNCSRC_1 /*!< Synchro Signal source USB SOF (default)*/ +/** + * @} + */ + +/** @defgroup CRS_LL_EC_SYNC_POLARITY Synchronization Signal Polarity + * @{ + */ +#define LL_CRS_SYNC_POLARITY_RISING ((uint32_t)0x00U) /*!< Synchro Active on rising edge (default) */ +#define LL_CRS_SYNC_POLARITY_FALLING CRS_CFGR_SYNCPOL /*!< Synchro Active on falling edge */ +/** + * @} + */ + +/** @defgroup CRS_LL_EC_FREQERRORDIR Frequency Error Direction + * @{ + */ +#define LL_CRS_FREQ_ERROR_DIR_UP ((uint32_t)0x00U) /*!< Upcounting direction, the actual frequency is above the target */ +#define LL_CRS_FREQ_ERROR_DIR_DOWN ((uint32_t)CRS_ISR_FEDIR) /*!< Downcounting direction, the actual frequency is below the target */ +/** + * @} + */ + +/** @defgroup CRS_LL_EC_DEFAULTVALUES Default Values + * @{ + */ +/** + * @brief Reset value of the RELOAD field + * @note The reset value of the RELOAD field corresponds to a target frequency of 48 MHz + * and a synchronization signal frequency of 1 kHz (SOF signal from USB) + */ +#define LL_CRS_RELOADVALUE_DEFAULT ((uint32_t)0xBB7FU) + +/** + * @brief Reset value of Frequency error limit. + */ +#define LL_CRS_ERRORLIMIT_DEFAULT ((uint32_t)0x22U) + +/** + * @brief Reset value of the HSI48 Calibration field + * @note The default value is 64 for STM32L412xx/L422xx, 32 otherwise, which corresponds + * to the middle of the trimming interval. + * The trimming step is around 67 kHz between two consecutive TRIM steps. + * A higher TRIM value corresponds to a higher output frequency + */ +#if defined (STM32L412xx) || defined (STM32L422xx) +#define LL_CRS_HSI48CALIBRATION_DEFAULT ((uint32_t)64U) +#else +#define LL_CRS_HSI48CALIBRATION_DEFAULT ((uint32_t)32U) +#endif +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup CRS_LL_Exported_Macros CRS Exported Macros + * @{ + */ + +/** @defgroup CRS_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in CRS register + * @param __INSTANCE__ CRS Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_CRS_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in CRS register + * @param __INSTANCE__ CRS Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_CRS_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** @defgroup CRS_LL_EM_Exported_Macros_Calculate_Reload Exported_Macros_Calculate_Reload + * @{ + */ + +/** + * @brief Macro to calculate reload value to be set in CRS register according to target and sync frequencies + * @note The RELOAD value should be selected according to the ratio between + * the target frequency and the frequency of the synchronization source after + * prescaling. It is then decreased by one in order to reach the expected + * synchronization on the zero value. The formula is the following: + * RELOAD = (fTARGET / fSYNC) -1 + * @param __FTARGET__ Target frequency (value in Hz) + * @param __FSYNC__ Synchronization signal frequency (value in Hz) + * @retval Reload value (in Hz) + */ +#define __LL_CRS_CALC_CALCULATE_RELOADVALUE(__FTARGET__, __FSYNC__) (((__FTARGET__) / (__FSYNC__)) - 1U) + +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup CRS_LL_Exported_Functions CRS Exported Functions + * @{ + */ + +/** @defgroup CRS_LL_EF_Configuration Configuration + * @{ + */ + +/** + * @brief Enable Frequency error counter + * @note When this bit is set, the CRS_CFGR register is write-protected and cannot be modified + * @rmtoll CR CEN LL_CRS_EnableFreqErrorCounter + * @retval None + */ +__STATIC_INLINE void LL_CRS_EnableFreqErrorCounter(void) +{ + SET_BIT(CRS->CR, CRS_CR_CEN); +} + +/** + * @brief Disable Frequency error counter + * @rmtoll CR CEN LL_CRS_DisableFreqErrorCounter + * @retval None + */ +__STATIC_INLINE void LL_CRS_DisableFreqErrorCounter(void) +{ + CLEAR_BIT(CRS->CR, CRS_CR_CEN); +} + +/** + * @brief Check if Frequency error counter is enabled or not + * @rmtoll CR CEN LL_CRS_IsEnabledFreqErrorCounter + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsEnabledFreqErrorCounter(void) +{ + return (READ_BIT(CRS->CR, CRS_CR_CEN) == (CRS_CR_CEN)); +} + +/** + * @brief Enable Automatic trimming counter + * @rmtoll CR AUTOTRIMEN LL_CRS_EnableAutoTrimming + * @retval None + */ +__STATIC_INLINE void LL_CRS_EnableAutoTrimming(void) +{ + SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN); +} + +/** + * @brief Disable Automatic trimming counter + * @rmtoll CR AUTOTRIMEN LL_CRS_DisableAutoTrimming + * @retval None + */ +__STATIC_INLINE void LL_CRS_DisableAutoTrimming(void) +{ + CLEAR_BIT(CRS->CR, CRS_CR_AUTOTRIMEN); +} + +/** + * @brief Check if Automatic trimming is enabled or not + * @rmtoll CR AUTOTRIMEN LL_CRS_IsEnabledAutoTrimming + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsEnabledAutoTrimming(void) +{ + return (READ_BIT(CRS->CR, CRS_CR_AUTOTRIMEN) == (CRS_CR_AUTOTRIMEN)); +} + +/** + * @brief Set HSI48 oscillator smooth trimming + * @note When the AUTOTRIMEN bit is set, this field is controlled by hardware and is read-only + * @rmtoll CR TRIM LL_CRS_SetHSI48SmoothTrimming + * @param Value a number between Min_Data = 0 and Max_Data = 127 for STM32L412xx/L422xx or 63 otherwise + * @note Default value can be set thanks to @ref LL_CRS_HSI48CALIBRATION_DEFAULT + * @retval None + */ +__STATIC_INLINE void LL_CRS_SetHSI48SmoothTrimming(uint32_t Value) +{ + MODIFY_REG(CRS->CR, CRS_CR_TRIM, Value << CRS_CR_TRIM_Pos); +} + +/** + * @brief Get HSI48 oscillator smooth trimming + * @rmtoll CR TRIM LL_CRS_GetHSI48SmoothTrimming + * @retval a number between Min_Data = 0 and Max_Data = 127 for STM32L412xx/L422xx or 63 otherwise + */ +__STATIC_INLINE uint32_t LL_CRS_GetHSI48SmoothTrimming(void) +{ + return (uint32_t)(READ_BIT(CRS->CR, CRS_CR_TRIM) >> CRS_CR_TRIM_Pos); +} + +/** + * @brief Set counter reload value + * @rmtoll CFGR RELOAD LL_CRS_SetReloadCounter + * @param Value a number between Min_Data = 0 and Max_Data = 0xFFFF + * @note Default value can be set thanks to @ref LL_CRS_RELOADVALUE_DEFAULT + * Otherwise it can be calculated in using macro @ref __LL_CRS_CALC_CALCULATE_RELOADVALUE (_FTARGET_, _FSYNC_) + * @retval None + */ +__STATIC_INLINE void LL_CRS_SetReloadCounter(uint32_t Value) +{ + MODIFY_REG(CRS->CFGR, CRS_CFGR_RELOAD, Value); +} + +/** + * @brief Get counter reload value + * @rmtoll CFGR RELOAD LL_CRS_GetReloadCounter + * @retval a number between Min_Data = 0 and Max_Data = 0xFFFF + */ +__STATIC_INLINE uint32_t LL_CRS_GetReloadCounter(void) +{ + return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_RELOAD)); +} + +/** + * @brief Set frequency error limit + * @rmtoll CFGR FELIM LL_CRS_SetFreqErrorLimit + * @param Value a number between Min_Data = 0 and Max_Data = 255 + * @note Default value can be set thanks to @ref LL_CRS_ERRORLIMIT_DEFAULT + * @retval None + */ +__STATIC_INLINE void LL_CRS_SetFreqErrorLimit(uint32_t Value) +{ + MODIFY_REG(CRS->CFGR, CRS_CFGR_FELIM, Value << CRS_CFGR_FELIM_Pos); +} + +/** + * @brief Get frequency error limit + * @rmtoll CFGR FELIM LL_CRS_GetFreqErrorLimit + * @retval A number between Min_Data = 0 and Max_Data = 255 + */ +__STATIC_INLINE uint32_t LL_CRS_GetFreqErrorLimit(void) +{ + return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_FELIM) >> CRS_CFGR_FELIM_Pos); +} + +/** + * @brief Set division factor for SYNC signal + * @rmtoll CFGR SYNCDIV LL_CRS_SetSyncDivider + * @param Divider This parameter can be one of the following values: + * @arg @ref LL_CRS_SYNC_DIV_1 + * @arg @ref LL_CRS_SYNC_DIV_2 + * @arg @ref LL_CRS_SYNC_DIV_4 + * @arg @ref LL_CRS_SYNC_DIV_8 + * @arg @ref LL_CRS_SYNC_DIV_16 + * @arg @ref LL_CRS_SYNC_DIV_32 + * @arg @ref LL_CRS_SYNC_DIV_64 + * @arg @ref LL_CRS_SYNC_DIV_128 + * @retval None + */ +__STATIC_INLINE void LL_CRS_SetSyncDivider(uint32_t Divider) +{ + MODIFY_REG(CRS->CFGR, CRS_CFGR_SYNCDIV, Divider); +} + +/** + * @brief Get division factor for SYNC signal + * @rmtoll CFGR SYNCDIV LL_CRS_GetSyncDivider + * @retval Returned value can be one of the following values: + * @arg @ref LL_CRS_SYNC_DIV_1 + * @arg @ref LL_CRS_SYNC_DIV_2 + * @arg @ref LL_CRS_SYNC_DIV_4 + * @arg @ref LL_CRS_SYNC_DIV_8 + * @arg @ref LL_CRS_SYNC_DIV_16 + * @arg @ref LL_CRS_SYNC_DIV_32 + * @arg @ref LL_CRS_SYNC_DIV_64 + * @arg @ref LL_CRS_SYNC_DIV_128 + */ +__STATIC_INLINE uint32_t LL_CRS_GetSyncDivider(void) +{ + return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_SYNCDIV)); +} + +/** + * @brief Set SYNC signal source + * @rmtoll CFGR SYNCSRC LL_CRS_SetSyncSignalSource + * @param Source This parameter can be one of the following values: + * @arg @ref LL_CRS_SYNC_SOURCE_GPIO + * @arg @ref LL_CRS_SYNC_SOURCE_LSE + * @arg @ref LL_CRS_SYNC_SOURCE_USB + * @retval None + */ +__STATIC_INLINE void LL_CRS_SetSyncSignalSource(uint32_t Source) +{ + MODIFY_REG(CRS->CFGR, CRS_CFGR_SYNCSRC, Source); +} + +/** + * @brief Get SYNC signal source + * @rmtoll CFGR SYNCSRC LL_CRS_GetSyncSignalSource + * @retval Returned value can be one of the following values: + * @arg @ref LL_CRS_SYNC_SOURCE_GPIO + * @arg @ref LL_CRS_SYNC_SOURCE_LSE + * @arg @ref LL_CRS_SYNC_SOURCE_USB + */ +__STATIC_INLINE uint32_t LL_CRS_GetSyncSignalSource(void) +{ + return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_SYNCSRC)); +} + +/** + * @brief Set input polarity for the SYNC signal source + * @rmtoll CFGR SYNCPOL LL_CRS_SetSyncPolarity + * @param Polarity This parameter can be one of the following values: + * @arg @ref LL_CRS_SYNC_POLARITY_RISING + * @arg @ref LL_CRS_SYNC_POLARITY_FALLING + * @retval None + */ +__STATIC_INLINE void LL_CRS_SetSyncPolarity(uint32_t Polarity) +{ + MODIFY_REG(CRS->CFGR, CRS_CFGR_SYNCPOL, Polarity); +} + +/** + * @brief Get input polarity for the SYNC signal source + * @rmtoll CFGR SYNCPOL LL_CRS_GetSyncPolarity + * @retval Returned value can be one of the following values: + * @arg @ref LL_CRS_SYNC_POLARITY_RISING + * @arg @ref LL_CRS_SYNC_POLARITY_FALLING + */ +__STATIC_INLINE uint32_t LL_CRS_GetSyncPolarity(void) +{ + return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_SYNCPOL)); +} + +/** + * @brief Configure CRS for the synchronization + * @rmtoll CR TRIM LL_CRS_ConfigSynchronization\n + * CFGR RELOAD LL_CRS_ConfigSynchronization\n + * CFGR FELIM LL_CRS_ConfigSynchronization\n + * CFGR SYNCDIV LL_CRS_ConfigSynchronization\n + * CFGR SYNCSRC LL_CRS_ConfigSynchronization\n + * CFGR SYNCPOL LL_CRS_ConfigSynchronization + * @param HSI48CalibrationValue a number between Min_Data = 0 and Max_Data = 63 + * @param ErrorLimitValue a number between Min_Data = 0 and Max_Data = 0xFFFF + * @param ReloadValue a number between Min_Data = 0 and Max_Data = 255 + * @param Settings This parameter can be a combination of the following values: + * @arg @ref LL_CRS_SYNC_DIV_1 or @ref LL_CRS_SYNC_DIV_2 or @ref LL_CRS_SYNC_DIV_4 or @ref LL_CRS_SYNC_DIV_8 + * or @ref LL_CRS_SYNC_DIV_16 or @ref LL_CRS_SYNC_DIV_32 or @ref LL_CRS_SYNC_DIV_64 or @ref LL_CRS_SYNC_DIV_128 + * @arg @ref LL_CRS_SYNC_SOURCE_GPIO or @ref LL_CRS_SYNC_SOURCE_LSE or @ref LL_CRS_SYNC_SOURCE_USB + * @arg @ref LL_CRS_SYNC_POLARITY_RISING or @ref LL_CRS_SYNC_POLARITY_FALLING + * @retval None + */ +__STATIC_INLINE void LL_CRS_ConfigSynchronization(uint32_t HSI48CalibrationValue, uint32_t ErrorLimitValue, uint32_t ReloadValue, uint32_t Settings) +{ + MODIFY_REG(CRS->CR, CRS_CR_TRIM, HSI48CalibrationValue); + MODIFY_REG(CRS->CFGR, + CRS_CFGR_RELOAD | CRS_CFGR_FELIM | CRS_CFGR_SYNCDIV | CRS_CFGR_SYNCSRC | CRS_CFGR_SYNCPOL, + ReloadValue | (ErrorLimitValue << CRS_CFGR_FELIM_Pos) | Settings); +} + +/** + * @} + */ + +/** @defgroup CRS_LL_EF_CRS_Management CRS_Management + * @{ + */ + +/** + * @brief Generate software SYNC event + * @rmtoll CR SWSYNC LL_CRS_GenerateEvent_SWSYNC + * @retval None + */ +__STATIC_INLINE void LL_CRS_GenerateEvent_SWSYNC(void) +{ + SET_BIT(CRS->CR, CRS_CR_SWSYNC); +} + +/** + * @brief Get the frequency error direction latched in the time of the last + * SYNC event + * @rmtoll ISR FEDIR LL_CRS_GetFreqErrorDirection + * @retval Returned value can be one of the following values: + * @arg @ref LL_CRS_FREQ_ERROR_DIR_UP + * @arg @ref LL_CRS_FREQ_ERROR_DIR_DOWN + */ +__STATIC_INLINE uint32_t LL_CRS_GetFreqErrorDirection(void) +{ + return (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FEDIR)); +} + +/** + * @brief Get the frequency error counter value latched in the time of the last SYNC event + * @rmtoll ISR FECAP LL_CRS_GetFreqErrorCapture + * @retval A number between Min_Data = 0x0000 and Max_Data = 0xFFFF + */ +__STATIC_INLINE uint32_t LL_CRS_GetFreqErrorCapture(void) +{ + return (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FECAP) >> CRS_ISR_FECAP_Pos); +} + +/** + * @} + */ + +/** @defgroup CRS_LL_EF_FLAG_Management FLAG_Management + * @{ + */ + +/** + * @brief Check if SYNC event OK signal occurred or not + * @rmtoll ISR SYNCOKF LL_CRS_IsActiveFlag_SYNCOK + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCOK(void) +{ + return (READ_BIT(CRS->ISR, CRS_ISR_SYNCOKF) == (CRS_ISR_SYNCOKF)); +} + +/** + * @brief Check if SYNC warning signal occurred or not + * @rmtoll ISR SYNCWARNF LL_CRS_IsActiveFlag_SYNCWARN + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCWARN(void) +{ + return (READ_BIT(CRS->ISR, CRS_ISR_SYNCWARNF) == (CRS_ISR_SYNCWARNF)); +} + +/** + * @brief Check if Synchronization or trimming error signal occurred or not + * @rmtoll ISR ERRF LL_CRS_IsActiveFlag_ERR + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_ERR(void) +{ + return (READ_BIT(CRS->ISR, CRS_ISR_ERRF) == (CRS_ISR_ERRF)); +} + +/** + * @brief Check if Expected SYNC signal occurred or not + * @rmtoll ISR ESYNCF LL_CRS_IsActiveFlag_ESYNC + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_ESYNC(void) +{ + return (READ_BIT(CRS->ISR, CRS_ISR_ESYNCF) == (CRS_ISR_ESYNCF)); +} + +/** + * @brief Check if SYNC error signal occurred or not + * @rmtoll ISR SYNCERR LL_CRS_IsActiveFlag_SYNCERR + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCERR(void) +{ + return (READ_BIT(CRS->ISR, CRS_ISR_SYNCERR) == (CRS_ISR_SYNCERR)); +} + +/** + * @brief Check if SYNC missed error signal occurred or not + * @rmtoll ISR SYNCMISS LL_CRS_IsActiveFlag_SYNCMISS + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCMISS(void) +{ + return (READ_BIT(CRS->ISR, CRS_ISR_SYNCMISS) == (CRS_ISR_SYNCMISS)); +} + +/** + * @brief Check if Trimming overflow or underflow occurred or not + * @rmtoll ISR TRIMOVF LL_CRS_IsActiveFlag_TRIMOVF + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_TRIMOVF(void) +{ + return (READ_BIT(CRS->ISR, CRS_ISR_TRIMOVF) == (CRS_ISR_TRIMOVF)); +} + +/** + * @brief Clear the SYNC event OK flag + * @rmtoll ICR SYNCOKC LL_CRS_ClearFlag_SYNCOK + * @retval None + */ +__STATIC_INLINE void LL_CRS_ClearFlag_SYNCOK(void) +{ + WRITE_REG(CRS->ICR, CRS_ICR_SYNCOKC); +} + +/** + * @brief Clear the SYNC warning flag + * @rmtoll ICR SYNCWARNC LL_CRS_ClearFlag_SYNCWARN + * @retval None + */ +__STATIC_INLINE void LL_CRS_ClearFlag_SYNCWARN(void) +{ + WRITE_REG(CRS->ICR, CRS_ICR_SYNCWARNC); +} + +/** + * @brief Clear TRIMOVF, SYNCMISS and SYNCERR bits and consequently also + * the ERR flag + * @rmtoll ICR ERRC LL_CRS_ClearFlag_ERR + * @retval None + */ +__STATIC_INLINE void LL_CRS_ClearFlag_ERR(void) +{ + WRITE_REG(CRS->ICR, CRS_ICR_ERRC); +} + +/** + * @brief Clear Expected SYNC flag + * @rmtoll ICR ESYNCC LL_CRS_ClearFlag_ESYNC + * @retval None + */ +__STATIC_INLINE void LL_CRS_ClearFlag_ESYNC(void) +{ + WRITE_REG(CRS->ICR, CRS_ICR_ESYNCC); +} + +/** + * @} + */ + +/** @defgroup CRS_LL_EF_IT_Management IT_Management + * @{ + */ + +/** + * @brief Enable SYNC event OK interrupt + * @rmtoll CR SYNCOKIE LL_CRS_EnableIT_SYNCOK + * @retval None + */ +__STATIC_INLINE void LL_CRS_EnableIT_SYNCOK(void) +{ + SET_BIT(CRS->CR, CRS_CR_SYNCOKIE); +} + +/** + * @brief Disable SYNC event OK interrupt + * @rmtoll CR SYNCOKIE LL_CRS_DisableIT_SYNCOK + * @retval None + */ +__STATIC_INLINE void LL_CRS_DisableIT_SYNCOK(void) +{ + CLEAR_BIT(CRS->CR, CRS_CR_SYNCOKIE); +} + +/** + * @brief Check if SYNC event OK interrupt is enabled or not + * @rmtoll CR SYNCOKIE LL_CRS_IsEnabledIT_SYNCOK + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsEnabledIT_SYNCOK(void) +{ + return (READ_BIT(CRS->CR, CRS_CR_SYNCOKIE) == (CRS_CR_SYNCOKIE)); +} + +/** + * @brief Enable SYNC warning interrupt + * @rmtoll CR SYNCWARNIE LL_CRS_EnableIT_SYNCWARN + * @retval None + */ +__STATIC_INLINE void LL_CRS_EnableIT_SYNCWARN(void) +{ + SET_BIT(CRS->CR, CRS_CR_SYNCWARNIE); +} + +/** + * @brief Disable SYNC warning interrupt + * @rmtoll CR SYNCWARNIE LL_CRS_DisableIT_SYNCWARN + * @retval None + */ +__STATIC_INLINE void LL_CRS_DisableIT_SYNCWARN(void) +{ + CLEAR_BIT(CRS->CR, CRS_CR_SYNCWARNIE); +} + +/** + * @brief Check if SYNC warning interrupt is enabled or not + * @rmtoll CR SYNCWARNIE LL_CRS_IsEnabledIT_SYNCWARN + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsEnabledIT_SYNCWARN(void) +{ + return (READ_BIT(CRS->CR, CRS_CR_SYNCWARNIE) == (CRS_CR_SYNCWARNIE)); +} + +/** + * @brief Enable Synchronization or trimming error interrupt + * @rmtoll CR ERRIE LL_CRS_EnableIT_ERR + * @retval None + */ +__STATIC_INLINE void LL_CRS_EnableIT_ERR(void) +{ + SET_BIT(CRS->CR, CRS_CR_ERRIE); +} + +/** + * @brief Disable Synchronization or trimming error interrupt + * @rmtoll CR ERRIE LL_CRS_DisableIT_ERR + * @retval None + */ +__STATIC_INLINE void LL_CRS_DisableIT_ERR(void) +{ + CLEAR_BIT(CRS->CR, CRS_CR_ERRIE); +} + +/** + * @brief Check if Synchronization or trimming error interrupt is enabled or not + * @rmtoll CR ERRIE LL_CRS_IsEnabledIT_ERR + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsEnabledIT_ERR(void) +{ + return (READ_BIT(CRS->CR, CRS_CR_ERRIE) == (CRS_CR_ERRIE)); +} + +/** + * @brief Enable Expected SYNC interrupt + * @rmtoll CR ESYNCIE LL_CRS_EnableIT_ESYNC + * @retval None + */ +__STATIC_INLINE void LL_CRS_EnableIT_ESYNC(void) +{ + SET_BIT(CRS->CR, CRS_CR_ESYNCIE); +} + +/** + * @brief Disable Expected SYNC interrupt + * @rmtoll CR ESYNCIE LL_CRS_DisableIT_ESYNC + * @retval None + */ +__STATIC_INLINE void LL_CRS_DisableIT_ESYNC(void) +{ + CLEAR_BIT(CRS->CR, CRS_CR_ESYNCIE); +} + +/** + * @brief Check if Expected SYNC interrupt is enabled or not + * @rmtoll CR ESYNCIE LL_CRS_IsEnabledIT_ESYNC + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsEnabledIT_ESYNC(void) +{ + return (READ_BIT(CRS->CR, CRS_CR_ESYNCIE) == (CRS_CR_ESYNCIE)); +} + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup CRS_LL_EF_Init Initialization and de-initialization functions + * @{ + */ + +ErrorStatus LL_CRS_DeInit(void); + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined(CRS) */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32L4xx_LL_CRS_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h new file mode 100644 index 0000000..fea188e --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h @@ -0,0 +1,2404 @@ +/** + ****************************************************************************** + * @file stm32l4xx_ll_dma.h + * @author MCD Application Team + * @brief Header file of DMA LL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32L4xx_LL_DMA_H +#define STM32L4xx_LL_DMA_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx.h" +#if defined(DMAMUX1) +#include "stm32l4xx_ll_dmamux.h" +#endif /* DMAMUX1 */ + +/** @addtogroup STM32L4xx_LL_Driver + * @{ + */ + +#if defined (DMA1) || defined (DMA2) + +/** @defgroup DMA_LL DMA + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/** @defgroup DMA_LL_Private_Variables DMA Private Variables + * @{ + */ +/* Array used to get the DMA channel register offset versus channel index LL_DMA_CHANNEL_x */ +static const uint8_t CHANNEL_OFFSET_TAB[] = +{ + (uint8_t)(DMA1_Channel1_BASE - DMA1_BASE), + (uint8_t)(DMA1_Channel2_BASE - DMA1_BASE), + (uint8_t)(DMA1_Channel3_BASE - DMA1_BASE), + (uint8_t)(DMA1_Channel4_BASE - DMA1_BASE), + (uint8_t)(DMA1_Channel5_BASE - DMA1_BASE), + (uint8_t)(DMA1_Channel6_BASE - DMA1_BASE), + (uint8_t)(DMA1_Channel7_BASE - DMA1_BASE) +}; +/** + * @} + */ + +/* Private constants ---------------------------------------------------------*/ +#if defined(DMAMUX1) +#else +/** @defgroup DMA_LL_Private_Constants DMA Private Constants + * @{ + */ +/* Define used to get CSELR register offset */ +#define DMA_CSELR_OFFSET (uint32_t)(DMA1_CSELR_BASE - DMA1_BASE) + +/* Defines used for the bit position in the register and perform offsets */ +#define DMA_POSITION_CSELR_CXS POSITION_VAL(DMA_CSELR_C1S << (Channel*4U)) +/** + * @} + */ +#endif /* DMAMUX1 */ + +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +#if defined(DMAMUX1) +/** @defgroup DMA_LL_Private_Macros DMA Private Macros + * @{ + */ +/** + * @brief Helper macro to convert DMA Instance DMAx into DMAMUX channel + * @note DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7. + * DMAMUX channel 7 to 13 are mapped to DMA2 channel 1 to 7. + * @param __DMA_INSTANCE__ DMAx + * @retval Channel_Offset (LL_DMA_CHANNEL_7 or 0). + */ +#define __LL_DMA_INSTANCE_TO_DMAMUX_CHANNEL(__DMA_INSTANCE__) \ +(((__DMA_INSTANCE__) == DMA1) ? 0x00000000U : LL_DMA_CHANNEL_7) + +/** + * @} + */ +#else +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup DMA_LL_Private_Macros DMA Private Macros + * @{ + */ +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ +#endif /* DMAMUX1 */ + +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup DMA_LL_ES_INIT DMA Exported Init structure + * @{ + */ +typedef struct +{ + uint32_t PeriphOrM2MSrcAddress; /*!< Specifies the peripheral base address for DMA transfer + or as Source base address in case of memory to memory transfer direction. + + This parameter must be a value between Min_Data = 0 and Max_Data = 0xFFFFFFFF. */ + + uint32_t MemoryOrM2MDstAddress; /*!< Specifies the memory base address for DMA transfer + or as Destination base address in case of memory to memory transfer direction. + + This parameter must be a value between Min_Data = 0 and Max_Data = 0xFFFFFFFF. */ + + uint32_t Direction; /*!< Specifies if the data will be transferred from memory to peripheral, + from memory to memory or from peripheral to memory. + This parameter can be a value of @ref DMA_LL_EC_DIRECTION + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetDataTransferDirection(). */ + + uint32_t Mode; /*!< Specifies the normal or circular operation mode. + This parameter can be a value of @ref DMA_LL_EC_MODE + @note: The circular buffer mode cannot be used if the memory to memory + data transfer direction is configured on the selected Channel + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetMode(). */ + + uint32_t PeriphOrM2MSrcIncMode; /*!< Specifies whether the Peripheral address or Source address in case of memory to memory transfer direction + is incremented or not. + This parameter can be a value of @ref DMA_LL_EC_PERIPH + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetPeriphIncMode(). */ + + uint32_t MemoryOrM2MDstIncMode; /*!< Specifies whether the Memory address or Destination address in case of memory to memory transfer direction + is incremented or not. + This parameter can be a value of @ref DMA_LL_EC_MEMORY + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetMemoryIncMode(). */ + + uint32_t PeriphOrM2MSrcDataSize; /*!< Specifies the Peripheral data size alignment or Source data size alignment (byte, half word, word) + in case of memory to memory transfer direction. + This parameter can be a value of @ref DMA_LL_EC_PDATAALIGN + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetPeriphSize(). */ + + uint32_t MemoryOrM2MDstDataSize; /*!< Specifies the Memory data size alignment or Destination data size alignment (byte, half word, word) + in case of memory to memory transfer direction. + This parameter can be a value of @ref DMA_LL_EC_MDATAALIGN + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetMemorySize(). */ + + uint32_t NbData; /*!< Specifies the number of data to transfer, in data unit. + The data unit is equal to the source buffer configuration set in PeripheralSize + or MemorySize parameters depending in the transfer direction. + This parameter must be a value between Min_Data = 0 and Max_Data = 0x0000FFFF + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetDataLength(). */ +#if defined(DMAMUX1) + + uint32_t PeriphRequest; /*!< Specifies the peripheral request. + This parameter can be a value of @ref DMAMUX_LL_EC_REQUEST + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetPeriphRequest(). */ +#else + + uint32_t PeriphRequest; /*!< Specifies the peripheral request. + This parameter can be a value of @ref DMA_LL_EC_REQUEST + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetPeriphRequest(). */ +#endif /* DMAMUX1 */ + + uint32_t Priority; /*!< Specifies the channel priority level. + This parameter can be a value of @ref DMA_LL_EC_PRIORITY + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetChannelPriorityLevel(). */ + +} LL_DMA_InitTypeDef; +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup DMA_LL_Exported_Constants DMA Exported Constants + * @{ + */ +/** @defgroup DMA_LL_EC_CLEAR_FLAG Clear Flags Defines + * @brief Flags defines which can be used with LL_DMA_WriteReg function + * @{ + */ +#define LL_DMA_IFCR_CGIF1 DMA_IFCR_CGIF1 /*!< Channel 1 global flag */ +#define LL_DMA_IFCR_CTCIF1 DMA_IFCR_CTCIF1 /*!< Channel 1 transfer complete flag */ +#define LL_DMA_IFCR_CHTIF1 DMA_IFCR_CHTIF1 /*!< Channel 1 half transfer flag */ +#define LL_DMA_IFCR_CTEIF1 DMA_IFCR_CTEIF1 /*!< Channel 1 transfer error flag */ +#define LL_DMA_IFCR_CGIF2 DMA_IFCR_CGIF2 /*!< Channel 2 global flag */ +#define LL_DMA_IFCR_CTCIF2 DMA_IFCR_CTCIF2 /*!< Channel 2 transfer complete flag */ +#define LL_DMA_IFCR_CHTIF2 DMA_IFCR_CHTIF2 /*!< Channel 2 half transfer flag */ +#define LL_DMA_IFCR_CTEIF2 DMA_IFCR_CTEIF2 /*!< Channel 2 transfer error flag */ +#define LL_DMA_IFCR_CGIF3 DMA_IFCR_CGIF3 /*!< Channel 3 global flag */ +#define LL_DMA_IFCR_CTCIF3 DMA_IFCR_CTCIF3 /*!< Channel 3 transfer complete flag */ +#define LL_DMA_IFCR_CHTIF3 DMA_IFCR_CHTIF3 /*!< Channel 3 half transfer flag */ +#define LL_DMA_IFCR_CTEIF3 DMA_IFCR_CTEIF3 /*!< Channel 3 transfer error flag */ +#define LL_DMA_IFCR_CGIF4 DMA_IFCR_CGIF4 /*!< Channel 4 global flag */ +#define LL_DMA_IFCR_CTCIF4 DMA_IFCR_CTCIF4 /*!< Channel 4 transfer complete flag */ +#define LL_DMA_IFCR_CHTIF4 DMA_IFCR_CHTIF4 /*!< Channel 4 half transfer flag */ +#define LL_DMA_IFCR_CTEIF4 DMA_IFCR_CTEIF4 /*!< Channel 4 transfer error flag */ +#define LL_DMA_IFCR_CGIF5 DMA_IFCR_CGIF5 /*!< Channel 5 global flag */ +#define LL_DMA_IFCR_CTCIF5 DMA_IFCR_CTCIF5 /*!< Channel 5 transfer complete flag */ +#define LL_DMA_IFCR_CHTIF5 DMA_IFCR_CHTIF5 /*!< Channel 5 half transfer flag */ +#define LL_DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5 /*!< Channel 5 transfer error flag */ +#define LL_DMA_IFCR_CGIF6 DMA_IFCR_CGIF6 /*!< Channel 6 global flag */ +#define LL_DMA_IFCR_CTCIF6 DMA_IFCR_CTCIF6 /*!< Channel 6 transfer complete flag */ +#define LL_DMA_IFCR_CHTIF6 DMA_IFCR_CHTIF6 /*!< Channel 6 half transfer flag */ +#define LL_DMA_IFCR_CTEIF6 DMA_IFCR_CTEIF6 /*!< Channel 6 transfer error flag */ +#define LL_DMA_IFCR_CGIF7 DMA_IFCR_CGIF7 /*!< Channel 7 global flag */ +#define LL_DMA_IFCR_CTCIF7 DMA_IFCR_CTCIF7 /*!< Channel 7 transfer complete flag */ +#define LL_DMA_IFCR_CHTIF7 DMA_IFCR_CHTIF7 /*!< Channel 7 half transfer flag */ +#define LL_DMA_IFCR_CTEIF7 DMA_IFCR_CTEIF7 /*!< Channel 7 transfer error flag */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_DMA_ReadReg function + * @{ + */ +#define LL_DMA_ISR_GIF1 DMA_ISR_GIF1 /*!< Channel 1 global flag */ +#define LL_DMA_ISR_TCIF1 DMA_ISR_TCIF1 /*!< Channel 1 transfer complete flag */ +#define LL_DMA_ISR_HTIF1 DMA_ISR_HTIF1 /*!< Channel 1 half transfer flag */ +#define LL_DMA_ISR_TEIF1 DMA_ISR_TEIF1 /*!< Channel 1 transfer error flag */ +#define LL_DMA_ISR_GIF2 DMA_ISR_GIF2 /*!< Channel 2 global flag */ +#define LL_DMA_ISR_TCIF2 DMA_ISR_TCIF2 /*!< Channel 2 transfer complete flag */ +#define LL_DMA_ISR_HTIF2 DMA_ISR_HTIF2 /*!< Channel 2 half transfer flag */ +#define LL_DMA_ISR_TEIF2 DMA_ISR_TEIF2 /*!< Channel 2 transfer error flag */ +#define LL_DMA_ISR_GIF3 DMA_ISR_GIF3 /*!< Channel 3 global flag */ +#define LL_DMA_ISR_TCIF3 DMA_ISR_TCIF3 /*!< Channel 3 transfer complete flag */ +#define LL_DMA_ISR_HTIF3 DMA_ISR_HTIF3 /*!< Channel 3 half transfer flag */ +#define LL_DMA_ISR_TEIF3 DMA_ISR_TEIF3 /*!< Channel 3 transfer error flag */ +#define LL_DMA_ISR_GIF4 DMA_ISR_GIF4 /*!< Channel 4 global flag */ +#define LL_DMA_ISR_TCIF4 DMA_ISR_TCIF4 /*!< Channel 4 transfer complete flag */ +#define LL_DMA_ISR_HTIF4 DMA_ISR_HTIF4 /*!< Channel 4 half transfer flag */ +#define LL_DMA_ISR_TEIF4 DMA_ISR_TEIF4 /*!< Channel 4 transfer error flag */ +#define LL_DMA_ISR_GIF5 DMA_ISR_GIF5 /*!< Channel 5 global flag */ +#define LL_DMA_ISR_TCIF5 DMA_ISR_TCIF5 /*!< Channel 5 transfer complete flag */ +#define LL_DMA_ISR_HTIF5 DMA_ISR_HTIF5 /*!< Channel 5 half transfer flag */ +#define LL_DMA_ISR_TEIF5 DMA_ISR_TEIF5 /*!< Channel 5 transfer error flag */ +#define LL_DMA_ISR_GIF6 DMA_ISR_GIF6 /*!< Channel 6 global flag */ +#define LL_DMA_ISR_TCIF6 DMA_ISR_TCIF6 /*!< Channel 6 transfer complete flag */ +#define LL_DMA_ISR_HTIF6 DMA_ISR_HTIF6 /*!< Channel 6 half transfer flag */ +#define LL_DMA_ISR_TEIF6 DMA_ISR_TEIF6 /*!< Channel 6 transfer error flag */ +#define LL_DMA_ISR_GIF7 DMA_ISR_GIF7 /*!< Channel 7 global flag */ +#define LL_DMA_ISR_TCIF7 DMA_ISR_TCIF7 /*!< Channel 7 transfer complete flag */ +#define LL_DMA_ISR_HTIF7 DMA_ISR_HTIF7 /*!< Channel 7 half transfer flag */ +#define LL_DMA_ISR_TEIF7 DMA_ISR_TEIF7 /*!< Channel 7 transfer error flag */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_IT IT Defines + * @brief IT defines which can be used with LL_DMA_ReadReg and LL_DMA_WriteReg functions + * @{ + */ +#define LL_DMA_CCR_TCIE DMA_CCR_TCIE /*!< Transfer complete interrupt */ +#define LL_DMA_CCR_HTIE DMA_CCR_HTIE /*!< Half Transfer interrupt */ +#define LL_DMA_CCR_TEIE DMA_CCR_TEIE /*!< Transfer error interrupt */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_CHANNEL CHANNEL + * @{ + */ +#define LL_DMA_CHANNEL_1 0x00000000U /*!< DMA Channel 1 */ +#define LL_DMA_CHANNEL_2 0x00000001U /*!< DMA Channel 2 */ +#define LL_DMA_CHANNEL_3 0x00000002U /*!< DMA Channel 3 */ +#define LL_DMA_CHANNEL_4 0x00000003U /*!< DMA Channel 4 */ +#define LL_DMA_CHANNEL_5 0x00000004U /*!< DMA Channel 5 */ +#define LL_DMA_CHANNEL_6 0x00000005U /*!< DMA Channel 6 */ +#define LL_DMA_CHANNEL_7 0x00000006U /*!< DMA Channel 7 */ +#if defined(USE_FULL_LL_DRIVER) +#define LL_DMA_CHANNEL_ALL 0xFFFF0000U /*!< DMA Channel all (used only for function @ref LL_DMA_DeInit(). */ +#endif /*USE_FULL_LL_DRIVER*/ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_DIRECTION Transfer Direction + * @{ + */ +#define LL_DMA_DIRECTION_PERIPH_TO_MEMORY 0x00000000U /*!< Peripheral to memory direction */ +#define LL_DMA_DIRECTION_MEMORY_TO_PERIPH DMA_CCR_DIR /*!< Memory to peripheral direction */ +#define LL_DMA_DIRECTION_MEMORY_TO_MEMORY DMA_CCR_MEM2MEM /*!< Memory to memory direction */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_MODE Transfer mode + * @{ + */ +#define LL_DMA_MODE_NORMAL 0x00000000U /*!< Normal Mode */ +#define LL_DMA_MODE_CIRCULAR DMA_CCR_CIRC /*!< Circular Mode */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_PERIPH Peripheral increment mode + * @{ + */ +#define LL_DMA_PERIPH_INCREMENT DMA_CCR_PINC /*!< Peripheral increment mode Enable */ +#define LL_DMA_PERIPH_NOINCREMENT 0x00000000U /*!< Peripheral increment mode Disable */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_MEMORY Memory increment mode + * @{ + */ +#define LL_DMA_MEMORY_INCREMENT DMA_CCR_MINC /*!< Memory increment mode Enable */ +#define LL_DMA_MEMORY_NOINCREMENT 0x00000000U /*!< Memory increment mode Disable */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_PDATAALIGN Peripheral data alignment + * @{ + */ +#define LL_DMA_PDATAALIGN_BYTE 0x00000000U /*!< Peripheral data alignment : Byte */ +#define LL_DMA_PDATAALIGN_HALFWORD DMA_CCR_PSIZE_0 /*!< Peripheral data alignment : HalfWord */ +#define LL_DMA_PDATAALIGN_WORD DMA_CCR_PSIZE_1 /*!< Peripheral data alignment : Word */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_MDATAALIGN Memory data alignment + * @{ + */ +#define LL_DMA_MDATAALIGN_BYTE 0x00000000U /*!< Memory data alignment : Byte */ +#define LL_DMA_MDATAALIGN_HALFWORD DMA_CCR_MSIZE_0 /*!< Memory data alignment : HalfWord */ +#define LL_DMA_MDATAALIGN_WORD DMA_CCR_MSIZE_1 /*!< Memory data alignment : Word */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_PRIORITY Transfer Priority level + * @{ + */ +#define LL_DMA_PRIORITY_LOW 0x00000000U /*!< Priority level : Low */ +#define LL_DMA_PRIORITY_MEDIUM DMA_CCR_PL_0 /*!< Priority level : Medium */ +#define LL_DMA_PRIORITY_HIGH DMA_CCR_PL_1 /*!< Priority level : High */ +#define LL_DMA_PRIORITY_VERYHIGH DMA_CCR_PL /*!< Priority level : Very_High */ +/** + * @} + */ + +#if !defined (DMAMUX1) +/** @defgroup DMA_LL_EC_REQUEST Transfer peripheral request + * @{ + */ +#define LL_DMA_REQUEST_0 0x00000000U /*!< DMA peripheral request 0 */ +#define LL_DMA_REQUEST_1 0x00000001U /*!< DMA peripheral request 1 */ +#define LL_DMA_REQUEST_2 0x00000002U /*!< DMA peripheral request 2 */ +#define LL_DMA_REQUEST_3 0x00000003U /*!< DMA peripheral request 3 */ +#define LL_DMA_REQUEST_4 0x00000004U /*!< DMA peripheral request 4 */ +#define LL_DMA_REQUEST_5 0x00000005U /*!< DMA peripheral request 5 */ +#define LL_DMA_REQUEST_6 0x00000006U /*!< DMA peripheral request 6 */ +#define LL_DMA_REQUEST_7 0x00000007U /*!< DMA peripheral request 7 */ +/** + * @} + */ +#endif /* !defined DMAMUX1 */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup DMA_LL_Exported_Macros DMA Exported Macros + * @{ + */ + +/** @defgroup DMA_LL_EM_WRITE_READ Common Write and read registers macros + * @{ + */ +/** + * @brief Write a value in DMA register + * @param __INSTANCE__ DMA Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_DMA_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in DMA register + * @param __INSTANCE__ DMA Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_DMA_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** @defgroup DMA_LL_EM_CONVERT_DMAxCHANNELy Convert DMAxChannely + * @{ + */ +/** + * @brief Convert DMAx_Channely into DMAx + * @param __CHANNEL_INSTANCE__ DMAx_Channely + * @retval DMAx + */ +#if defined(DMA2) +#define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__) \ +(((uint32_t)(__CHANNEL_INSTANCE__) > ((uint32_t)DMA1_Channel7)) ? DMA2 : DMA1) +#else +#define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__) (DMA1) +#endif + +/** + * @brief Convert DMAx_Channely into LL_DMA_CHANNEL_y + * @param __CHANNEL_INSTANCE__ DMAx_Channely + * @retval LL_DMA_CHANNEL_y + */ +#if defined (DMA2) +#if defined (DMA2_Channel6) && defined (DMA2_Channel7) +#define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__) \ +(((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel1)) ? LL_DMA_CHANNEL_1 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel2)) ? LL_DMA_CHANNEL_2 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel3)) ? LL_DMA_CHANNEL_3 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel4)) ? LL_DMA_CHANNEL_4 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel5)) ? LL_DMA_CHANNEL_5 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel6)) ? LL_DMA_CHANNEL_6 : \ + LL_DMA_CHANNEL_7) +#else +#define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__) \ +(((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel1)) ? LL_DMA_CHANNEL_1 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel2)) ? LL_DMA_CHANNEL_2 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel3)) ? LL_DMA_CHANNEL_3 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel4)) ? LL_DMA_CHANNEL_4 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel5)) ? LL_DMA_CHANNEL_5 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \ + LL_DMA_CHANNEL_7) +#endif +#else +#define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__) \ +(((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \ + LL_DMA_CHANNEL_7) +#endif + +/** + * @brief Convert DMA Instance DMAx and LL_DMA_CHANNEL_y into DMAx_Channely + * @param __DMA_INSTANCE__ DMAx + * @param __CHANNEL__ LL_DMA_CHANNEL_y + * @retval DMAx_Channely + */ +#if defined (DMA2) +#if defined (DMA2_Channel6) && defined (DMA2_Channel7) +#define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__) \ +((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA1_Channel1 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA2_Channel1 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA1_Channel2 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA2_Channel2 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA1_Channel3 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA2_Channel3 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA1_Channel4 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA2_Channel4 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA1_Channel5 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA2_Channel5 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_6))) ? DMA1_Channel6 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_6))) ? DMA2_Channel6 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_7))) ? DMA1_Channel7 : \ + DMA2_Channel7) +#else +#define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__) \ +((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA1_Channel1 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA2_Channel1 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA1_Channel2 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA2_Channel2 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA1_Channel3 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA2_Channel3 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA1_Channel4 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA2_Channel4 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA1_Channel5 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA2_Channel5 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_6))) ? DMA1_Channel6 : \ + DMA1_Channel7) +#endif +#else +#define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__) \ +((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA1_Channel1 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA1_Channel2 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA1_Channel3 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA1_Channel4 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA1_Channel5 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_6))) ? DMA1_Channel6 : \ + DMA1_Channel7) +#endif + +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup DMA_LL_Exported_Functions DMA Exported Functions + * @{ + */ + +/** @defgroup DMA_LL_EF_Configuration Configuration + * @{ + */ +/** + * @brief Enable DMA channel. + * @rmtoll CCR EN LL_DMA_EnableChannel + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN); +} + +/** + * @brief Disable DMA channel. + * @rmtoll CCR EN LL_DMA_DisableChannel + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN); +} + +/** + * @brief Check if DMA channel is enabled or disabled. + * @rmtoll CCR EN LL_DMA_IsEnabledChannel + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsEnabledChannel(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + return ((READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, + DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL); +} + +/** + * @brief Configure all parameters link to DMA transfer. + * @rmtoll CCR DIR LL_DMA_ConfigTransfer\n + * CCR MEM2MEM LL_DMA_ConfigTransfer\n + * CCR CIRC LL_DMA_ConfigTransfer\n + * CCR PINC LL_DMA_ConfigTransfer\n + * CCR MINC LL_DMA_ConfigTransfer\n + * CCR PSIZE LL_DMA_ConfigTransfer\n + * CCR MSIZE LL_DMA_ConfigTransfer\n + * CCR PL LL_DMA_ConfigTransfer + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param Configuration This parameter must be a combination of all the following values: + * @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY or @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH or @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY + * @arg @ref LL_DMA_MODE_NORMAL or @ref LL_DMA_MODE_CIRCULAR + * @arg @ref LL_DMA_PERIPH_INCREMENT or @ref LL_DMA_PERIPH_NOINCREMENT + * @arg @ref LL_DMA_MEMORY_INCREMENT or @ref LL_DMA_MEMORY_NOINCREMENT + * @arg @ref LL_DMA_PDATAALIGN_BYTE or @ref LL_DMA_PDATAALIGN_HALFWORD or @ref LL_DMA_PDATAALIGN_WORD + * @arg @ref LL_DMA_MDATAALIGN_BYTE or @ref LL_DMA_MDATAALIGN_HALFWORD or @ref LL_DMA_MDATAALIGN_WORD + * @arg @ref LL_DMA_PRIORITY_LOW or @ref LL_DMA_PRIORITY_MEDIUM or @ref LL_DMA_PRIORITY_HIGH or @ref LL_DMA_PRIORITY_VERYHIGH + * @retval None + */ +__STATIC_INLINE void LL_DMA_ConfigTransfer(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Configuration) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, + DMA_CCR_DIR | DMA_CCR_MEM2MEM | DMA_CCR_CIRC | DMA_CCR_PINC | DMA_CCR_MINC | DMA_CCR_PSIZE | DMA_CCR_MSIZE | DMA_CCR_PL, + Configuration); +} + +/** + * @brief Set Data transfer direction (read from peripheral or from memory). + * @rmtoll CCR DIR LL_DMA_SetDataTransferDirection\n + * CCR MEM2MEM LL_DMA_SetDataTransferDirection + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param Direction This parameter can be one of the following values: + * @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY + * @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH + * @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, + DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction); +} + +/** + * @brief Get Data transfer direction (read from peripheral or from memory). + * @rmtoll CCR DIR LL_DMA_GetDataTransferDirection\n + * CCR MEM2MEM LL_DMA_GetDataTransferDirection + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY + * @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH + * @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY + */ +__STATIC_INLINE uint32_t LL_DMA_GetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, + DMA_CCR_DIR | DMA_CCR_MEM2MEM)); +} + +/** + * @brief Set DMA mode circular or normal. + * @note The circular buffer mode cannot be used if the memory-to-memory + * data transfer is configured on the selected Channel. + * @rmtoll CCR CIRC LL_DMA_SetMode + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param Mode This parameter can be one of the following values: + * @arg @ref LL_DMA_MODE_NORMAL + * @arg @ref LL_DMA_MODE_CIRCULAR + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_CIRC, + Mode); +} + +/** + * @brief Get DMA mode circular or normal. + * @rmtoll CCR CIRC LL_DMA_GetMode + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA_MODE_NORMAL + * @arg @ref LL_DMA_MODE_CIRCULAR + */ +__STATIC_INLINE uint32_t LL_DMA_GetMode(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, + DMA_CCR_CIRC)); +} + +/** + * @brief Set Peripheral increment mode. + * @rmtoll CCR PINC LL_DMA_SetPeriphIncMode + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param PeriphOrM2MSrcIncMode This parameter can be one of the following values: + * @arg @ref LL_DMA_PERIPH_INCREMENT + * @arg @ref LL_DMA_PERIPH_NOINCREMENT + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PINC, + PeriphOrM2MSrcIncMode); +} + +/** + * @brief Get Peripheral increment mode. + * @rmtoll CCR PINC LL_DMA_GetPeriphIncMode + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA_PERIPH_INCREMENT + * @arg @ref LL_DMA_PERIPH_NOINCREMENT + */ +__STATIC_INLINE uint32_t LL_DMA_GetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, + DMA_CCR_PINC)); +} + +/** + * @brief Set Memory increment mode. + * @rmtoll CCR MINC LL_DMA_SetMemoryIncMode + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param MemoryOrM2MDstIncMode This parameter can be one of the following values: + * @arg @ref LL_DMA_MEMORY_INCREMENT + * @arg @ref LL_DMA_MEMORY_NOINCREMENT + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MINC, + MemoryOrM2MDstIncMode); +} + +/** + * @brief Get Memory increment mode. + * @rmtoll CCR MINC LL_DMA_GetMemoryIncMode + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA_MEMORY_INCREMENT + * @arg @ref LL_DMA_MEMORY_NOINCREMENT + */ +__STATIC_INLINE uint32_t LL_DMA_GetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, + DMA_CCR_MINC)); +} + +/** + * @brief Set Peripheral size. + * @rmtoll CCR PSIZE LL_DMA_SetPeriphSize + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param PeriphOrM2MSrcDataSize This parameter can be one of the following values: + * @arg @ref LL_DMA_PDATAALIGN_BYTE + * @arg @ref LL_DMA_PDATAALIGN_HALFWORD + * @arg @ref LL_DMA_PDATAALIGN_WORD + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PSIZE, + PeriphOrM2MSrcDataSize); +} + +/** + * @brief Get Peripheral size. + * @rmtoll CCR PSIZE LL_DMA_GetPeriphSize + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA_PDATAALIGN_BYTE + * @arg @ref LL_DMA_PDATAALIGN_HALFWORD + * @arg @ref LL_DMA_PDATAALIGN_WORD + */ +__STATIC_INLINE uint32_t LL_DMA_GetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, + DMA_CCR_PSIZE)); +} + +/** + * @brief Set Memory size. + * @rmtoll CCR MSIZE LL_DMA_SetMemorySize + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param MemoryOrM2MDstDataSize This parameter can be one of the following values: + * @arg @ref LL_DMA_MDATAALIGN_BYTE + * @arg @ref LL_DMA_MDATAALIGN_HALFWORD + * @arg @ref LL_DMA_MDATAALIGN_WORD + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MSIZE, + MemoryOrM2MDstDataSize); +} + +/** + * @brief Get Memory size. + * @rmtoll CCR MSIZE LL_DMA_GetMemorySize + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA_MDATAALIGN_BYTE + * @arg @ref LL_DMA_MDATAALIGN_HALFWORD + * @arg @ref LL_DMA_MDATAALIGN_WORD + */ +__STATIC_INLINE uint32_t LL_DMA_GetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, + DMA_CCR_MSIZE)); +} + +/** + * @brief Set Channel priority level. + * @rmtoll CCR PL LL_DMA_SetChannelPriorityLevel + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param Priority This parameter can be one of the following values: + * @arg @ref LL_DMA_PRIORITY_LOW + * @arg @ref LL_DMA_PRIORITY_MEDIUM + * @arg @ref LL_DMA_PRIORITY_HIGH + * @arg @ref LL_DMA_PRIORITY_VERYHIGH + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PL, + Priority); +} + +/** + * @brief Get Channel priority level. + * @rmtoll CCR PL LL_DMA_GetChannelPriorityLevel + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA_PRIORITY_LOW + * @arg @ref LL_DMA_PRIORITY_MEDIUM + * @arg @ref LL_DMA_PRIORITY_HIGH + * @arg @ref LL_DMA_PRIORITY_VERYHIGH + */ +__STATIC_INLINE uint32_t LL_DMA_GetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, + DMA_CCR_PL)); +} + +/** + * @brief Set Number of data to transfer. + * @note This action has no effect if + * channel is enabled. + * @rmtoll CNDTR NDT LL_DMA_SetDataLength + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR, + DMA_CNDTR_NDT, NbData); +} + +/** + * @brief Get Number of data to transfer. + * @note Once the channel is enabled, the return value indicate the + * remaining bytes to be transmitted. + * @rmtoll CNDTR NDT LL_DMA_GetDataLength + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF + */ +__STATIC_INLINE uint32_t LL_DMA_GetDataLength(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR, + DMA_CNDTR_NDT)); +} + +/** + * @brief Configure the Source and Destination addresses. + * @note This API must not be called when the DMA channel is enabled. + * @note Each IP using DMA provides an API to get directly the register adress (LL_PPP_DMA_GetRegAddr). + * @rmtoll CPAR PA LL_DMA_ConfigAddresses\n + * CMAR MA LL_DMA_ConfigAddresses + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param SrcAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF + * @param DstAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF + * @param Direction This parameter can be one of the following values: + * @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY + * @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH + * @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY + * @retval None + */ +__STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t SrcAddress, + uint32_t DstAddress, uint32_t Direction) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + /* Direction Memory to Periph */ + if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH) + { + WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, SrcAddress); + WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, DstAddress); + } + /* Direction Periph to Memory and Memory to Memory */ + else + { + WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, SrcAddress); + WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, DstAddress); + } +} + +/** + * @brief Set the Memory address. + * @note Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMORY_TO_PERIPH only. + * @note This API must not be called when the DMA channel is enabled. + * @rmtoll CMAR MA LL_DMA_SetMemoryAddress + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress); +} + +/** + * @brief Set the Peripheral address. + * @note Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMORY_TO_PERIPH only. + * @note This API must not be called when the DMA channel is enabled. + * @rmtoll CPAR PA LL_DMA_SetPeriphAddress + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param PeriphAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, PeriphAddress); +} + +/** + * @brief Get Memory address. + * @note Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMORY_TO_PERIPH only. + * @rmtoll CMAR MA LL_DMA_GetMemoryAddress + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF + */ +__STATIC_INLINE uint32_t LL_DMA_GetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + return (READ_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR)); +} + +/** + * @brief Get Peripheral address. + * @note Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMORY_TO_PERIPH only. + * @rmtoll CPAR PA LL_DMA_GetPeriphAddress + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF + */ +__STATIC_INLINE uint32_t LL_DMA_GetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + return (READ_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR)); +} + +/** + * @brief Set the Memory to Memory Source address. + * @note Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only. + * @note This API must not be called when the DMA channel is enabled. + * @rmtoll CPAR PA LL_DMA_SetM2MSrcAddress + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetM2MSrcAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, MemoryAddress); +} + +/** + * @brief Set the Memory to Memory Destination address. + * @note Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only. + * @note This API must not be called when the DMA channel is enabled. + * @rmtoll CMAR MA LL_DMA_SetM2MDstAddress + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetM2MDstAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress); +} + +/** + * @brief Get the Memory to Memory Source address. + * @note Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only. + * @rmtoll CPAR PA LL_DMA_GetM2MSrcAddress + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF + */ +__STATIC_INLINE uint32_t LL_DMA_GetM2MSrcAddress(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + return (READ_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR)); +} + +/** + * @brief Get the Memory to Memory Destination address. + * @note Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only. + * @rmtoll CMAR MA LL_DMA_GetM2MDstAddress + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF + */ +__STATIC_INLINE uint32_t LL_DMA_GetM2MDstAddress(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + return (READ_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR)); +} + +#if defined(DMAMUX1) +/** + * @brief Set DMA request for DMA Channels on DMAMUX Channel x. + * @note DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7. + * DMAMUX channel 7 to 13 are mapped to DMA2 channel 1 to 7. + * @rmtoll CxCR DMAREQ_ID LL_DMA_SetPeriphRequest + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param Request This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_MEM2MEM + * @arg @ref LL_DMAMUX_REQ_GENERATOR0 + * @arg @ref LL_DMAMUX_REQ_GENERATOR1 + * @arg @ref LL_DMAMUX_REQ_GENERATOR2 + * @arg @ref LL_DMAMUX_REQ_GENERATOR3 + * @arg @ref LL_DMAMUX_REQ_ADC1 + * @arg @ref LL_DMAMUX_REQ_DAC1_CH1 + * @arg @ref LL_DMAMUX_REQ_DAC1_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM6_UP + * @arg @ref LL_DMAMUX_REQ_TIM7_UP + * @arg @ref LL_DMAMUX_REQ_SPI1_RX + * @arg @ref LL_DMAMUX_REQ_SPI1_TX + * @arg @ref LL_DMAMUX_REQ_SPI2_RX + * @arg @ref LL_DMAMUX_REQ_SPI2_TX + * @arg @ref LL_DMAMUX_REQ_SPI3_RX + * @arg @ref LL_DMAMUX_REQ_SPI3_TX + * @arg @ref LL_DMAMUX_REQ_I2C1_RX + * @arg @ref LL_DMAMUX_REQ_I2C1_TX + * @arg @ref LL_DMAMUX_REQ_I2C2_RX + * @arg @ref LL_DMAMUX_REQ_I2C2_TX + * @arg @ref LL_DMAMUX_REQ_I2C3_RX + * @arg @ref LL_DMAMUX_REQ_I2C3_TX + * @arg @ref LL_DMAMUX_REQ_I2C4_RX + * @arg @ref LL_DMAMUX_REQ_I2C4_TX + * @arg @ref LL_DMAMUX_REQ_USART1_RX + * @arg @ref LL_DMAMUX_REQ_USART1_TX + * @arg @ref LL_DMAMUX_REQ_USART2_RX + * @arg @ref LL_DMAMUX_REQ_USART2_TX + * @arg @ref LL_DMAMUX_REQ_USART3_RX + * @arg @ref LL_DMAMUX_REQ_USART3_TX + * @arg @ref LL_DMAMUX_REQ_UART4_RX + * @arg @ref LL_DMAMUX_REQ_UART4_TX + * @arg @ref LL_DMAMUX_REQ_UART5_RX + * @arg @ref LL_DMAMUX_REQ_UART5_TX + * @arg @ref LL_DMAMUX_REQ_LPUART1_RX + * @arg @ref LL_DMAMUX_REQ_LPUART1_TX + * @arg @ref LL_DMAMUX_REQ_SAI1_A + * @arg @ref LL_DMAMUX_REQ_SAI1_B + * @arg @ref LL_DMAMUX_REQ_SAI2_A + * @arg @ref LL_DMAMUX_REQ_SAI2_B + * @arg @ref LL_DMAMUX_REQ_OSPI1 + * @arg @ref LL_DMAMUX_REQ_OSPI2 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM1_UP + * @arg @ref LL_DMAMUX_REQ_TIM1_TRIG + * @arg @ref LL_DMAMUX_REQ_TIM1_COM + * @arg @ref LL_DMAMUX_REQ_TIM8_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM8_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM8_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM8_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM8_UP + * @arg @ref LL_DMAMUX_REQ_TIM8_TRIG + * @arg @ref LL_DMAMUX_REQ_TIM8_COM + * @arg @ref LL_DMAMUX_REQ_TIM2_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM2_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM2_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM2_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM2_UP + * @arg @ref LL_DMAMUX_REQ_TIM3_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM3_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM3_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM3_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM3_UP + * @arg @ref LL_DMAMUX_REQ_TIM3_TRIG + * @arg @ref LL_DMAMUX_REQ_TIM4_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM4_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM4_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM4_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM4_UP + * @arg @ref LL_DMAMUX_REQ_TIM5_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM5_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM5_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM5_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM5_UP + * @arg @ref LL_DMAMUX_REQ_TIM5_TRIG + * @arg @ref LL_DMAMUX_REQ_TIM15_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM15_UP + * @arg @ref LL_DMAMUX_REQ_TIM15_TRIG + * @arg @ref LL_DMAMUX_REQ_TIM15_COM + * @arg @ref LL_DMAMUX_REQ_TIM16_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM16_UP + * @arg @ref LL_DMAMUX_REQ_TIM17_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM17_UP + * @arg @ref LL_DMAMUX_REQ_DFSDM1_FLT0 + * @arg @ref LL_DMAMUX_REQ_DFSDM1_FLT1 + * @arg @ref LL_DMAMUX_REQ_DFSDM1_FLT2 + * @arg @ref LL_DMAMUX_REQ_DFSDM1_FLT3 + * @arg @ref LL_DMAMUX_REQ_DCMI + * @arg @ref LL_DMAMUX_REQ_AES_IN + * @arg @ref LL_DMAMUX_REQ_AES_OUT + * @arg @ref LL_DMAMUX_REQ_HASH_IN + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Request) +{ + uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 7U); + MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request); +} + +/** + * @brief Get DMA request for DMA Channels on DMAMUX Channel x. + * @note DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7. + * DMAMUX channel 7 to 13 are mapped to DMA2 channel 1 to 7. + * @rmtoll CxCR DMAREQ_ID LL_DMA_GetPeriphRequest + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_MEM2MEM + * @arg @ref LL_DMAMUX_REQ_GENERATOR0 + * @arg @ref LL_DMAMUX_REQ_GENERATOR1 + * @arg @ref LL_DMAMUX_REQ_GENERATOR2 + * @arg @ref LL_DMAMUX_REQ_GENERATOR3 + * @arg @ref LL_DMAMUX_REQ_ADC1 + * @arg @ref LL_DMAMUX_REQ_DAC1_CH1 + * @arg @ref LL_DMAMUX_REQ_DAC1_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM6_UP + * @arg @ref LL_DMAMUX_REQ_TIM7_UP + * @arg @ref LL_DMAMUX_REQ_SPI1_RX + * @arg @ref LL_DMAMUX_REQ_SPI1_TX + * @arg @ref LL_DMAMUX_REQ_SPI2_RX + * @arg @ref LL_DMAMUX_REQ_SPI2_TX + * @arg @ref LL_DMAMUX_REQ_SPI3_RX + * @arg @ref LL_DMAMUX_REQ_SPI3_TX + * @arg @ref LL_DMAMUX_REQ_I2C1_RX + * @arg @ref LL_DMAMUX_REQ_I2C1_TX + * @arg @ref LL_DMAMUX_REQ_I2C2_RX + * @arg @ref LL_DMAMUX_REQ_I2C2_TX + * @arg @ref LL_DMAMUX_REQ_I2C3_RX + * @arg @ref LL_DMAMUX_REQ_I2C3_TX + * @arg @ref LL_DMAMUX_REQ_I2C4_RX + * @arg @ref LL_DMAMUX_REQ_I2C4_TX + * @arg @ref LL_DMAMUX_REQ_USART1_RX + * @arg @ref LL_DMAMUX_REQ_USART1_TX + * @arg @ref LL_DMAMUX_REQ_USART2_RX + * @arg @ref LL_DMAMUX_REQ_USART2_TX + * @arg @ref LL_DMAMUX_REQ_USART3_RX + * @arg @ref LL_DMAMUX_REQ_USART3_TX + * @arg @ref LL_DMAMUX_REQ_UART4_RX + * @arg @ref LL_DMAMUX_REQ_UART4_TX + * @arg @ref LL_DMAMUX_REQ_UART5_RX + * @arg @ref LL_DMAMUX_REQ_UART5_TX + * @arg @ref LL_DMAMUX_REQ_LPUART1_RX + * @arg @ref LL_DMAMUX_REQ_LPUART1_TX + * @arg @ref LL_DMAMUX_REQ_SAI1_A + * @arg @ref LL_DMAMUX_REQ_SAI1_B + * @arg @ref LL_DMAMUX_REQ_SAI2_A + * @arg @ref LL_DMAMUX_REQ_SAI2_B + * @arg @ref LL_DMAMUX_REQ_OSPI1 + * @arg @ref LL_DMAMUX_REQ_OSPI2 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM1_UP + * @arg @ref LL_DMAMUX_REQ_TIM1_TRIG + * @arg @ref LL_DMAMUX_REQ_TIM1_COM + * @arg @ref LL_DMAMUX_REQ_TIM8_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM8_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM8_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM8_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM8_UP + * @arg @ref LL_DMAMUX_REQ_TIM8_TRIG + * @arg @ref LL_DMAMUX_REQ_TIM8_COM + * @arg @ref LL_DMAMUX_REQ_TIM2_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM2_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM2_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM2_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM2_UP + * @arg @ref LL_DMAMUX_REQ_TIM3_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM3_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM3_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM3_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM3_UP + * @arg @ref LL_DMAMUX_REQ_TIM3_TRIG + * @arg @ref LL_DMAMUX_REQ_TIM4_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM4_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM4_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM4_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM4_UP + * @arg @ref LL_DMAMUX_REQ_TIM5_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM5_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM5_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM5_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM5_UP + * @arg @ref LL_DMAMUX_REQ_TIM5_TRIG + * @arg @ref LL_DMAMUX_REQ_TIM15_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM15_UP + * @arg @ref LL_DMAMUX_REQ_TIM15_TRIG + * @arg @ref LL_DMAMUX_REQ_TIM15_COM + * @arg @ref LL_DMAMUX_REQ_TIM16_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM16_UP + * @arg @ref LL_DMAMUX_REQ_TIM17_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM17_UP + * @arg @ref LL_DMAMUX_REQ_DFSDM1_FLT0 + * @arg @ref LL_DMAMUX_REQ_DFSDM1_FLT1 + * @arg @ref LL_DMAMUX_REQ_DFSDM1_FLT2 + * @arg @ref LL_DMAMUX_REQ_DFSDM1_FLT3 + * @arg @ref LL_DMAMUX_REQ_DCMI + * @arg @ref LL_DMAMUX_REQ_AES_IN + * @arg @ref LL_DMAMUX_REQ_AES_OUT + * @arg @ref LL_DMAMUX_REQ_HASH_IN + */ +__STATIC_INLINE uint32_t LL_DMA_GetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 7U); + return (READ_BIT((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID)); +} +#else +/** + * @brief Set DMA request for DMA instance on Channel x. + * @note Please refer to Reference Manual to get the available mapping of Request value link to Channel Selection. + * @rmtoll CSELR C1S LL_DMA_SetPeriphRequest\n + * CSELR C2S LL_DMA_SetPeriphRequest\n + * CSELR C3S LL_DMA_SetPeriphRequest\n + * CSELR C4S LL_DMA_SetPeriphRequest\n + * CSELR C5S LL_DMA_SetPeriphRequest\n + * CSELR C6S LL_DMA_SetPeriphRequest\n + * CSELR C7S LL_DMA_SetPeriphRequest + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param PeriphRequest This parameter can be one of the following values: + * @arg @ref LL_DMA_REQUEST_0 + * @arg @ref LL_DMA_REQUEST_1 + * @arg @ref LL_DMA_REQUEST_2 + * @arg @ref LL_DMA_REQUEST_3 + * @arg @ref LL_DMA_REQUEST_4 + * @arg @ref LL_DMA_REQUEST_5 + * @arg @ref LL_DMA_REQUEST_6 + * @arg @ref LL_DMA_REQUEST_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphRequest) +{ + MODIFY_REG(((DMA_Request_TypeDef *)((uint32_t)((uint32_t)DMAx + DMA_CSELR_OFFSET)))->CSELR, + DMA_CSELR_C1S << ((Channel) * 4U), PeriphRequest << DMA_POSITION_CSELR_CXS); +} + +/** + * @brief Get DMA request for DMA instance on Channel x. + * @rmtoll CSELR C1S LL_DMA_GetPeriphRequest\n + * CSELR C2S LL_DMA_GetPeriphRequest\n + * CSELR C3S LL_DMA_GetPeriphRequest\n + * CSELR C4S LL_DMA_GetPeriphRequest\n + * CSELR C5S LL_DMA_GetPeriphRequest\n + * CSELR C6S LL_DMA_GetPeriphRequest\n + * CSELR C7S LL_DMA_GetPeriphRequest + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA_REQUEST_0 + * @arg @ref LL_DMA_REQUEST_1 + * @arg @ref LL_DMA_REQUEST_2 + * @arg @ref LL_DMA_REQUEST_3 + * @arg @ref LL_DMA_REQUEST_4 + * @arg @ref LL_DMA_REQUEST_5 + * @arg @ref LL_DMA_REQUEST_6 + * @arg @ref LL_DMA_REQUEST_7 + */ +__STATIC_INLINE uint32_t LL_DMA_GetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel) +{ + return (READ_BIT(((DMA_Request_TypeDef *)((uint32_t)((uint32_t)DMAx + DMA_CSELR_OFFSET)))->CSELR, + DMA_CSELR_C1S << ((Channel) * 4U)) >> DMA_POSITION_CSELR_CXS); +} +#endif /* DMAMUX1 */ + +/** + * @} + */ + +/** @defgroup DMA_LL_EF_FLAG_Management FLAG_Management + * @{ + */ + +/** + * @brief Get Channel 1 global interrupt flag. + * @rmtoll ISR GIF1 LL_DMA_IsActiveFlag_GI1 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI1(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF1) == (DMA_ISR_GIF1)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 2 global interrupt flag. + * @rmtoll ISR GIF2 LL_DMA_IsActiveFlag_GI2 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI2(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF2) == (DMA_ISR_GIF2)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 3 global interrupt flag. + * @rmtoll ISR GIF3 LL_DMA_IsActiveFlag_GI3 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI3(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF3) == (DMA_ISR_GIF3)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 4 global interrupt flag. + * @rmtoll ISR GIF4 LL_DMA_IsActiveFlag_GI4 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI4(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF4) == (DMA_ISR_GIF4)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 5 global interrupt flag. + * @rmtoll ISR GIF5 LL_DMA_IsActiveFlag_GI5 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI5(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF5) == (DMA_ISR_GIF5)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 6 global interrupt flag. + * @rmtoll ISR GIF6 LL_DMA_IsActiveFlag_GI6 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI6(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF6) == (DMA_ISR_GIF6)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 7 global interrupt flag. + * @rmtoll ISR GIF7 LL_DMA_IsActiveFlag_GI7 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI7(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF7) == (DMA_ISR_GIF7)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 1 transfer complete flag. + * @rmtoll ISR TCIF1 LL_DMA_IsActiveFlag_TC1 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC1(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF1) == (DMA_ISR_TCIF1)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 2 transfer complete flag. + * @rmtoll ISR TCIF2 LL_DMA_IsActiveFlag_TC2 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC2(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF2) == (DMA_ISR_TCIF2)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 3 transfer complete flag. + * @rmtoll ISR TCIF3 LL_DMA_IsActiveFlag_TC3 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC3(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF3) == (DMA_ISR_TCIF3)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 4 transfer complete flag. + * @rmtoll ISR TCIF4 LL_DMA_IsActiveFlag_TC4 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC4(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF4) == (DMA_ISR_TCIF4)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 5 transfer complete flag. + * @rmtoll ISR TCIF5 LL_DMA_IsActiveFlag_TC5 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC5(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF5) == (DMA_ISR_TCIF5)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 6 transfer complete flag. + * @rmtoll ISR TCIF6 LL_DMA_IsActiveFlag_TC6 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF6) == (DMA_ISR_TCIF6)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 7 transfer complete flag. + * @rmtoll ISR TCIF7 LL_DMA_IsActiveFlag_TC7 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF7) == (DMA_ISR_TCIF7)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 1 half transfer flag. + * @rmtoll ISR HTIF1 LL_DMA_IsActiveFlag_HT1 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT1(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF1) == (DMA_ISR_HTIF1)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 2 half transfer flag. + * @rmtoll ISR HTIF2 LL_DMA_IsActiveFlag_HT2 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT2(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF2) == (DMA_ISR_HTIF2)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 3 half transfer flag. + * @rmtoll ISR HTIF3 LL_DMA_IsActiveFlag_HT3 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT3(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF3) == (DMA_ISR_HTIF3)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 4 half transfer flag. + * @rmtoll ISR HTIF4 LL_DMA_IsActiveFlag_HT4 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT4(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF4) == (DMA_ISR_HTIF4)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 5 half transfer flag. + * @rmtoll ISR HTIF5 LL_DMA_IsActiveFlag_HT5 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT5(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF5) == (DMA_ISR_HTIF5)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 6 half transfer flag. + * @rmtoll ISR HTIF6 LL_DMA_IsActiveFlag_HT6 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF6) == (DMA_ISR_HTIF6)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 7 half transfer flag. + * @rmtoll ISR HTIF7 LL_DMA_IsActiveFlag_HT7 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT7(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF7) == (DMA_ISR_HTIF7)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 1 transfer error flag. + * @rmtoll ISR TEIF1 LL_DMA_IsActiveFlag_TE1 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE1(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF1) == (DMA_ISR_TEIF1)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 2 transfer error flag. + * @rmtoll ISR TEIF2 LL_DMA_IsActiveFlag_TE2 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE2(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF2) == (DMA_ISR_TEIF2)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 3 transfer error flag. + * @rmtoll ISR TEIF3 LL_DMA_IsActiveFlag_TE3 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE3(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF3) == (DMA_ISR_TEIF3)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 4 transfer error flag. + * @rmtoll ISR TEIF4 LL_DMA_IsActiveFlag_TE4 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE4(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF4) == (DMA_ISR_TEIF4)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 5 transfer error flag. + * @rmtoll ISR TEIF5 LL_DMA_IsActiveFlag_TE5 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE5(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF5) == (DMA_ISR_TEIF5)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 6 transfer error flag. + * @rmtoll ISR TEIF6 LL_DMA_IsActiveFlag_TE6 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE6(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF6) == (DMA_ISR_TEIF6)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 7 transfer error flag. + * @rmtoll ISR TEIF7 LL_DMA_IsActiveFlag_TE7 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE7(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF7) == (DMA_ISR_TEIF7)) ? 1UL : 0UL); +} + +/** + * @brief Clear Channel 1 global interrupt flag. + * @rmtoll IFCR CGIF1 LL_DMA_ClearFlag_GI1 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_GI1(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF1); +} + +/** + * @brief Clear Channel 2 global interrupt flag. + * @rmtoll IFCR CGIF2 LL_DMA_ClearFlag_GI2 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_GI2(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF2); +} + +/** + * @brief Clear Channel 3 global interrupt flag. + * @rmtoll IFCR CGIF3 LL_DMA_ClearFlag_GI3 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_GI3(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF3); +} + +/** + * @brief Clear Channel 4 global interrupt flag. + * @rmtoll IFCR CGIF4 LL_DMA_ClearFlag_GI4 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_GI4(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF4); +} + +/** + * @brief Clear Channel 5 global interrupt flag. + * @rmtoll IFCR CGIF5 LL_DMA_ClearFlag_GI5 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_GI5(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF5); +} + +/** + * @brief Clear Channel 6 global interrupt flag. + * @rmtoll IFCR CGIF6 LL_DMA_ClearFlag_GI6 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_GI6(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF6); +} + +/** + * @brief Clear Channel 7 global interrupt flag. + * @rmtoll IFCR CGIF7 LL_DMA_ClearFlag_GI7 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_GI7(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF7); +} + +/** + * @brief Clear Channel 1 transfer complete flag. + * @rmtoll IFCR CTCIF1 LL_DMA_ClearFlag_TC1 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TC1(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF1); +} + +/** + * @brief Clear Channel 2 transfer complete flag. + * @rmtoll IFCR CTCIF2 LL_DMA_ClearFlag_TC2 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TC2(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF2); +} + +/** + * @brief Clear Channel 3 transfer complete flag. + * @rmtoll IFCR CTCIF3 LL_DMA_ClearFlag_TC3 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TC3(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF3); +} + +/** + * @brief Clear Channel 4 transfer complete flag. + * @rmtoll IFCR CTCIF4 LL_DMA_ClearFlag_TC4 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TC4(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF4); +} + +/** + * @brief Clear Channel 5 transfer complete flag. + * @rmtoll IFCR CTCIF5 LL_DMA_ClearFlag_TC5 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TC5(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF5); +} + +/** + * @brief Clear Channel 6 transfer complete flag. + * @rmtoll IFCR CTCIF6 LL_DMA_ClearFlag_TC6 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF6); +} + +/** + * @brief Clear Channel 7 transfer complete flag. + * @rmtoll IFCR CTCIF7 LL_DMA_ClearFlag_TC7 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TC7(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF7); +} + +/** + * @brief Clear Channel 1 half transfer flag. + * @rmtoll IFCR CHTIF1 LL_DMA_ClearFlag_HT1 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_HT1(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF1); +} + +/** + * @brief Clear Channel 2 half transfer flag. + * @rmtoll IFCR CHTIF2 LL_DMA_ClearFlag_HT2 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_HT2(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF2); +} + +/** + * @brief Clear Channel 3 half transfer flag. + * @rmtoll IFCR CHTIF3 LL_DMA_ClearFlag_HT3 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_HT3(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF3); +} + +/** + * @brief Clear Channel 4 half transfer flag. + * @rmtoll IFCR CHTIF4 LL_DMA_ClearFlag_HT4 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_HT4(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF4); +} + +/** + * @brief Clear Channel 5 half transfer flag. + * @rmtoll IFCR CHTIF5 LL_DMA_ClearFlag_HT5 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_HT5(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF5); +} + +/** + * @brief Clear Channel 6 half transfer flag. + * @rmtoll IFCR CHTIF6 LL_DMA_ClearFlag_HT6 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_HT6(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF6); +} + +/** + * @brief Clear Channel 7 half transfer flag. + * @rmtoll IFCR CHTIF7 LL_DMA_ClearFlag_HT7 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_HT7(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF7); +} + +/** + * @brief Clear Channel 1 transfer error flag. + * @rmtoll IFCR CTEIF1 LL_DMA_ClearFlag_TE1 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TE1(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF1); +} + +/** + * @brief Clear Channel 2 transfer error flag. + * @rmtoll IFCR CTEIF2 LL_DMA_ClearFlag_TE2 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TE2(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF2); +} + +/** + * @brief Clear Channel 3 transfer error flag. + * @rmtoll IFCR CTEIF3 LL_DMA_ClearFlag_TE3 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TE3(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF3); +} + +/** + * @brief Clear Channel 4 transfer error flag. + * @rmtoll IFCR CTEIF4 LL_DMA_ClearFlag_TE4 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TE4(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF4); +} + +/** + * @brief Clear Channel 5 transfer error flag. + * @rmtoll IFCR CTEIF5 LL_DMA_ClearFlag_TE5 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TE5(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF5); +} + +/** + * @brief Clear Channel 6 transfer error flag. + * @rmtoll IFCR CTEIF6 LL_DMA_ClearFlag_TE6 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TE6(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF6); +} + +/** + * @brief Clear Channel 7 transfer error flag. + * @rmtoll IFCR CTEIF7 LL_DMA_ClearFlag_TE7 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TE7(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF7); +} + +/** + * @} + */ + +/** @defgroup DMA_LL_EF_IT_Management IT_Management + * @{ + */ +/** + * @brief Enable Transfer complete interrupt. + * @rmtoll CCR TCIE LL_DMA_EnableIT_TC + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TCIE); +} + +/** + * @brief Enable Half transfer interrupt. + * @rmtoll CCR HTIE LL_DMA_EnableIT_HT + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_EnableIT_HT(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_HTIE); +} + +/** + * @brief Enable Transfer error interrupt. + * @rmtoll CCR TEIE LL_DMA_EnableIT_TE + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TEIE); +} + +/** + * @brief Disable Transfer complete interrupt. + * @rmtoll CCR TCIE LL_DMA_DisableIT_TC + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_DisableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TCIE); +} + +/** + * @brief Disable Half transfer interrupt. + * @rmtoll CCR HTIE LL_DMA_DisableIT_HT + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_DisableIT_HT(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_HTIE); +} + +/** + * @brief Disable Transfer error interrupt. + * @rmtoll CCR TEIE LL_DMA_DisableIT_TE + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_DisableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TEIE); +} + +/** + * @brief Check if Transfer complete Interrupt is enabled. + * @rmtoll CCR TCIE LL_DMA_IsEnabledIT_TC + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TC(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + return ((READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, + DMA_CCR_TCIE) == (DMA_CCR_TCIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if Half transfer Interrupt is enabled. + * @rmtoll CCR HTIE LL_DMA_IsEnabledIT_HT + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_HT(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + return ((READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, + DMA_CCR_HTIE) == (DMA_CCR_HTIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if Transfer error Interrupt is enabled. + * @rmtoll CCR TEIE LL_DMA_IsEnabledIT_TE + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TE(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + return ((READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, + DMA_CCR_TEIE) == (DMA_CCR_TEIE)) ? 1UL : 0UL); +} + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup DMA_LL_EF_Init Initialization and de-initialization functions + * @{ + */ +ErrorStatus LL_DMA_Init(DMA_TypeDef *DMAx, uint32_t Channel, LL_DMA_InitTypeDef *DMA_InitStruct); +ErrorStatus LL_DMA_DeInit(DMA_TypeDef *DMAx, uint32_t Channel); +void LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct); + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* DMA1 || DMA2 */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32L4xx_LL_DMA_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dmamux.h b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dmamux.h new file mode 100644 index 0000000..2769c21 --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dmamux.h @@ -0,0 +1,1984 @@ +/** + ****************************************************************************** + * @file stm32l4xx_ll_dmamux.h + * @author MCD Application Team + * @brief Header file of DMAMUX LL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32L4xx_LL_DMAMUX_H +#define STM32L4xx_LL_DMAMUX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx.h" + +/** @addtogroup STM32L4xx_LL_Driver + * @{ + */ + +#if defined (DMAMUX1) + +/** @defgroup DMAMUX_LL DMAMUX + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/** @defgroup DMAMUX_LL_Private_Constants DMAMUX Private Constants + * @{ + */ +/* Define used to get DMAMUX CCR register size */ +#define DMAMUX_CCR_SIZE 0x00000004UL + +/* Define used to get DMAMUX RGCR register size */ +#define DMAMUX_RGCR_SIZE 0x00000004UL +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup DMAMUX_LL_Exported_Constants DMAMUX Exported Constants + * @{ + */ +/** @defgroup DMAMUX_LL_EC_CLEAR_FLAG Clear Flags Defines + * @brief Flags defines which can be used with LL_DMAMUX_WriteReg function + * @{ + */ +#define LL_DMAMUX_CFR_CSOF0 DMAMUX_CFR_CSOF0 /*!< Synchronization Event Overrun Flag Channel 0 */ +#define LL_DMAMUX_CFR_CSOF1 DMAMUX_CFR_CSOF1 /*!< Synchronization Event Overrun Flag Channel 1 */ +#define LL_DMAMUX_CFR_CSOF2 DMAMUX_CFR_CSOF2 /*!< Synchronization Event Overrun Flag Channel 2 */ +#define LL_DMAMUX_CFR_CSOF3 DMAMUX_CFR_CSOF3 /*!< Synchronization Event Overrun Flag Channel 3 */ +#define LL_DMAMUX_CFR_CSOF4 DMAMUX_CFR_CSOF4 /*!< Synchronization Event Overrun Flag Channel 4 */ +#define LL_DMAMUX_CFR_CSOF5 DMAMUX_CFR_CSOF5 /*!< Synchronization Event Overrun Flag Channel 5 */ +#define LL_DMAMUX_CFR_CSOF6 DMAMUX_CFR_CSOF6 /*!< Synchronization Event Overrun Flag Channel 6 */ +#define LL_DMAMUX_CFR_CSOF7 DMAMUX_CFR_CSOF7 /*!< Synchronization Event Overrun Flag Channel 7 */ +#define LL_DMAMUX_CFR_CSOF8 DMAMUX_CFR_CSOF8 /*!< Synchronization Event Overrun Flag Channel 8 */ +#define LL_DMAMUX_CFR_CSOF9 DMAMUX_CFR_CSOF9 /*!< Synchronization Event Overrun Flag Channel 9 */ +#define LL_DMAMUX_CFR_CSOF10 DMAMUX_CFR_CSOF10 /*!< Synchronization Event Overrun Flag Channel 10 */ +#define LL_DMAMUX_CFR_CSOF11 DMAMUX_CFR_CSOF11 /*!< Synchronization Event Overrun Flag Channel 11 */ +#define LL_DMAMUX_CFR_CSOF12 DMAMUX_CFR_CSOF12 /*!< Synchronization Event Overrun Flag Channel 12 */ +#define LL_DMAMUX_CFR_CSOF13 DMAMUX_CFR_CSOF13 /*!< Synchronization Event Overrun Flag Channel 13 */ +#define LL_DMAMUX_RGCFR_RGCOF0 DMAMUX_RGCFR_COF0 /*!< Request Generator 0 Trigger Event Overrun Flag */ +#define LL_DMAMUX_RGCFR_RGCOF1 DMAMUX_RGCFR_COF1 /*!< Request Generator 1 Trigger Event Overrun Flag */ +#define LL_DMAMUX_RGCFR_RGCOF2 DMAMUX_RGCFR_COF2 /*!< Request Generator 2 Trigger Event Overrun Flag */ +#define LL_DMAMUX_RGCFR_RGCOF3 DMAMUX_RGCFR_COF3 /*!< Request Generator 3 Trigger Event Overrun Flag */ +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_DMAMUX_ReadReg function + * @{ + */ +#define LL_DMAMUX_CSR_SOF0 DMAMUX_CSR_SOF0 /*!< Synchronization Event Overrun Flag Channel 0 */ +#define LL_DMAMUX_CSR_SOF1 DMAMUX_CSR_SOF1 /*!< Synchronization Event Overrun Flag Channel 1 */ +#define LL_DMAMUX_CSR_SOF2 DMAMUX_CSR_SOF2 /*!< Synchronization Event Overrun Flag Channel 2 */ +#define LL_DMAMUX_CSR_SOF3 DMAMUX_CSR_SOF3 /*!< Synchronization Event Overrun Flag Channel 3 */ +#define LL_DMAMUX_CSR_SOF4 DMAMUX_CSR_SOF4 /*!< Synchronization Event Overrun Flag Channel 4 */ +#define LL_DMAMUX_CSR_SOF5 DMAMUX_CSR_SOF5 /*!< Synchronization Event Overrun Flag Channel 5 */ +#define LL_DMAMUX_CSR_SOF6 DMAMUX_CSR_SOF6 /*!< Synchronization Event Overrun Flag Channel 6 */ +#define LL_DMAMUX_CSR_SOF7 DMAMUX_CSR_SOF7 /*!< Synchronization Event Overrun Flag Channel 7 */ +#define LL_DMAMUX_CSR_SOF8 DMAMUX_CSR_SOF8 /*!< Synchronization Event Overrun Flag Channel 8 */ +#define LL_DMAMUX_CSR_SOF9 DMAMUX_CSR_SOF9 /*!< Synchronization Event Overrun Flag Channel 9 */ +#define LL_DMAMUX_CSR_SOF10 DMAMUX_CSR_SOF10 /*!< Synchronization Event Overrun Flag Channel 10 */ +#define LL_DMAMUX_CSR_SOF11 DMAMUX_CSR_SOF11 /*!< Synchronization Event Overrun Flag Channel 11 */ +#define LL_DMAMUX_CSR_SOF12 DMAMUX_CSR_SOF12 /*!< Synchronization Event Overrun Flag Channel 12 */ +#define LL_DMAMUX_CSR_SOF13 DMAMUX_CSR_SOF13 /*!< Synchronization Event Overrun Flag Channel 13 */ +#define LL_DMAMUX_RGSR_RGOF0 DMAMUX_RGSR_OF0 /*!< Request Generator 0 Trigger Event Overrun Flag */ +#define LL_DMAMUX_RGSR_RGOF1 DMAMUX_RGSR_OF1 /*!< Request Generator 1 Trigger Event Overrun Flag */ +#define LL_DMAMUX_RGSR_RGOF2 DMAMUX_RGSR_OF2 /*!< Request Generator 2 Trigger Event Overrun Flag */ +#define LL_DMAMUX_RGSR_RGOF3 DMAMUX_RGSR_OF3 /*!< Request Generator 3 Trigger Event Overrun Flag */ +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EC_IT IT Defines + * @brief IT defines which can be used with LL_DMA_ReadReg and LL_DMAMUX_WriteReg functions + * @{ + */ +#define LL_DMAMUX_CCR_SOIE DMAMUX_CxCR_SOIE /*!< Synchronization Event Overrun Interrupt */ +#define LL_DMAMUX_RGCR_RGOIE DMAMUX_RGxCR_OIE /*!< Request Generation Trigger Event Overrun Interrupt */ +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EC_REQUEST Transfer request + * @{ + */ +#define LL_DMAMUX_REQ_MEM2MEM 0U /*!< Memory to memory transfer */ + +#define LL_DMAMUX_REQ_GENERATOR0 1U /*!< DMAMUX request generator 0 */ +#define LL_DMAMUX_REQ_GENERATOR1 2U /*!< DMAMUX request generator 1 */ +#define LL_DMAMUX_REQ_GENERATOR2 3U /*!< DMAMUX request generator 2 */ +#define LL_DMAMUX_REQ_GENERATOR3 4U /*!< DMAMUX request generator 3 */ + +#define LL_DMAMUX_REQ_ADC1 5U /*!< DMAMUX ADC1 request */ + +#if defined (ADC2) + +#define LL_DMAMUX_REQ_ADC2 6U /*!< DMAMUX ADC1 request */ + +#define LL_DMAMUX_REQ_DAC1_CH1 7U /*!< DMAMUX DAC1 CH1 request */ +#define LL_DMAMUX_REQ_DAC1_CH2 8U /*!< DMAMUX DAC1 CH2 request */ + +#define LL_DMAMUX_REQ_TIM6_UP 9U /*!< DMAMUX TIM6 UP request */ +#define LL_DMAMUX_REQ_TIM7_UP 10U /*!< DMAMUX TIM7 UP request */ + +#define LL_DMAMUX_REQ_SPI1_RX 11U /*!< DMAMUX SPI1 RX request */ +#define LL_DMAMUX_REQ_SPI1_TX 12U /*!< DMAMUX SPI1 TX request */ +#define LL_DMAMUX_REQ_SPI2_RX 13U /*!< DMAMUX SPI2 RX request */ +#define LL_DMAMUX_REQ_SPI2_TX 14U /*!< DMAMUX SPI2 TX request */ +#define LL_DMAMUX_REQ_SPI3_RX 15U /*!< DMAMUX SPI3 RX request */ +#define LL_DMAMUX_REQ_SPI3_TX 16U /*!< DMAMUX SPI3 TX request */ + +#define LL_DMAMUX_REQ_I2C1_RX 17U /*!< DMAMUX I2C1 RX request */ +#define LL_DMAMUX_REQ_I2C1_TX 18U /*!< DMAMUX I2C1 TX request */ +#define LL_DMAMUX_REQ_I2C2_RX 19U /*!< DMAMUX I2C2 RX request */ +#define LL_DMAMUX_REQ_I2C2_TX 20U /*!< DMAMUX I2C2 TX request */ +#define LL_DMAMUX_REQ_I2C3_RX 21U /*!< DMAMUX I2C3 RX request */ +#define LL_DMAMUX_REQ_I2C3_TX 22U /*!< DMAMUX I2C3 TX request */ +#define LL_DMAMUX_REQ_I2C4_RX 23U /*!< DMAMUX I2C4 RX request */ +#define LL_DMAMUX_REQ_I2C4_TX 24U /*!< DMAMUX I2C4 TX request */ + +#define LL_DMAMUX_REQ_USART1_RX 25U /*!< DMAMUX USART1 RX request */ +#define LL_DMAMUX_REQ_USART1_TX 26U /*!< DMAMUX USART1 TX request */ +#define LL_DMAMUX_REQ_USART2_RX 27U /*!< DMAMUX USART2 RX request */ +#define LL_DMAMUX_REQ_USART2_TX 28U /*!< DMAMUX USART2 TX request */ +#define LL_DMAMUX_REQ_USART3_RX 29U /*!< DMAMUX USART3 RX request */ +#define LL_DMAMUX_REQ_USART3_TX 30U /*!< DMAMUX USART3 TX request */ + +#define LL_DMAMUX_REQ_UART4_RX 31U /*!< DMAMUX UART4 RX request */ +#define LL_DMAMUX_REQ_UART4_TX 32U /*!< DMAMUX UART4 TX request */ +#define LL_DMAMUX_REQ_UART5_RX 33U /*!< DMAMUX UART5 RX request */ +#define LL_DMAMUX_REQ_UART5_TX 34U /*!< DMAMUX UART5 TX request */ + +#define LL_DMAMUX_REQ_LPUART1_RX 35U /*!< DMAMUX LPUART1 RX request */ +#define LL_DMAMUX_REQ_LPUART1_TX 36U /*!< DMAMUX LPUART1 TX request */ + +#define LL_DMAMUX_REQ_SAI1_A 37U /*!< DMAMUX SAI1 A request */ +#define LL_DMAMUX_REQ_SAI1_B 38U /*!< DMAMUX SAI1 B request */ +#define LL_DMAMUX_REQ_SAI2_A 39U /*!< DMAMUX SAI2 A request */ +#define LL_DMAMUX_REQ_SAI2_B 40U /*!< DMAMUX SAI2 B request */ + +#define LL_DMAMUX_REQ_OSPI1 41U /*!< DMAMUX OCTOSPI1 request */ +#define LL_DMAMUX_REQ_OSPI2 42U /*!< DMAMUX OCTOSPI2 request */ + +#define LL_DMAMUX_REQ_TIM1_CH1 43U /*!< DMAMUX TIM1 CH1 request */ +#define LL_DMAMUX_REQ_TIM1_CH2 44U /*!< DMAMUX TIM1 CH2 request */ +#define LL_DMAMUX_REQ_TIM1_CH3 45U /*!< DMAMUX TIM1 CH3 request */ +#define LL_DMAMUX_REQ_TIM1_CH4 46U /*!< DMAMUX TIM1 CH4 request */ +#define LL_DMAMUX_REQ_TIM1_UP 47U /*!< DMAMUX TIM1 UP request */ +#define LL_DMAMUX_REQ_TIM1_TRIG 48U /*!< DMAMUX TIM1 TRIG request */ +#define LL_DMAMUX_REQ_TIM1_COM 49U /*!< DMAMUX TIM1 COM request */ + +#define LL_DMAMUX_REQ_TIM8_CH1 50U /*!< DMAMUX TIM8 CH1 request */ +#define LL_DMAMUX_REQ_TIM8_CH2 51U /*!< DMAMUX TIM8 CH2 request */ +#define LL_DMAMUX_REQ_TIM8_CH3 52U /*!< DMAMUX TIM8 CH3 request */ +#define LL_DMAMUX_REQ_TIM8_CH4 53U /*!< DMAMUX TIM8 CH4 request */ +#define LL_DMAMUX_REQ_TIM8_UP 54U /*!< DMAMUX TIM8 UP request */ +#define LL_DMAMUX_REQ_TIM8_TRIG 55U /*!< DMAMUX TIM8 TRIG request */ +#define LL_DMAMUX_REQ_TIM8_COM 56U /*!< DMAMUX TIM8 COM request */ + +#define LL_DMAMUX_REQ_TIM2_CH1 57U /*!< DMAMUX TIM2 CH1 request */ +#define LL_DMAMUX_REQ_TIM2_CH2 58U /*!< DMAMUX TIM2 CH2 request */ +#define LL_DMAMUX_REQ_TIM2_CH3 59U /*!< DMAMUX TIM2 CH3 request */ +#define LL_DMAMUX_REQ_TIM2_CH4 60U /*!< DMAMUX TIM2 CH4 request */ +#define LL_DMAMUX_REQ_TIM2_UP 61U /*!< DMAMUX TIM2 UP request */ + +#define LL_DMAMUX_REQ_TIM3_CH1 62U /*!< DMAMUX TIM3 CH1 request */ +#define LL_DMAMUX_REQ_TIM3_CH2 63U /*!< DMAMUX TIM3 CH2 request */ +#define LL_DMAMUX_REQ_TIM3_CH3 64U /*!< DMAMUX TIM3 CH3 request */ +#define LL_DMAMUX_REQ_TIM3_CH4 65U /*!< DMAMUX TIM3 CH4 request */ +#define LL_DMAMUX_REQ_TIM3_UP 66U /*!< DMAMUX TIM3 UP request */ +#define LL_DMAMUX_REQ_TIM3_TRIG 67U /*!< DMAMUX TIM3 TRIG request */ + +#define LL_DMAMUX_REQ_TIM4_CH1 68U /*!< DMAMUX TIM4 CH1 request */ +#define LL_DMAMUX_REQ_TIM4_CH2 69U /*!< DMAMUX TIM4 CH2 request */ +#define LL_DMAMUX_REQ_TIM4_CH3 70U /*!< DMAMUX TIM4 CH3 request */ +#define LL_DMAMUX_REQ_TIM4_CH4 71U /*!< DMAMUX TIM4 CH4 request */ +#define LL_DMAMUX_REQ_TIM4_UP 72U /*!< DMAMUX TIM4 UP request */ + +#define LL_DMAMUX_REQ_TIM5_CH1 73U /*!< DMAMUX TIM5 CH1 request */ +#define LL_DMAMUX_REQ_TIM5_CH2 74U /*!< DMAMUX TIM5 CH2 request */ +#define LL_DMAMUX_REQ_TIM5_CH3 75U /*!< DMAMUX TIM5 CH3 request */ +#define LL_DMAMUX_REQ_TIM5_CH4 76U /*!< DMAMUX TIM5 CH4 request */ +#define LL_DMAMUX_REQ_TIM5_UP 77U /*!< DMAMUX TIM5 UP request */ +#define LL_DMAMUX_REQ_TIM5_TRIG 78U /*!< DMAMUX TIM5 TRIG request */ +#define LL_DMAMUX_REQ_TIM15_CH1 79U /*!< DMAMUX TIM15 CH1 request */ +#define LL_DMAMUX_REQ_TIM15_UP 80U /*!< DMAMUX TIM15 UP request */ +#define LL_DMAMUX_REQ_TIM15_TRIG 81U /*!< DMAMUX TIM15 TRIG request */ +#define LL_DMAMUX_REQ_TIM15_COM 82U /*!< DMAMUX TIM15 COM request */ + +#define LL_DMAMUX_REQ_TIM16_CH1 83U /*!< DMAMUX TIM16 CH1 request */ +#define LL_DMAMUX_REQ_TIM16_UP 84U /*!< DMAMUX TIM16 UP request */ +#define LL_DMAMUX_REQ_TIM17_CH1 85U /*!< DMAMUX TIM17 CH1 request */ +#define LL_DMAMUX_REQ_TIM17_UP 86U /*!< DMAMUX TIM17 UP request */ + +#define LL_DMAMUX_REQ_DFSDM1_FLT0 87U /*!< DMAMUX DFSDM1_FLT0 request */ +#define LL_DMAMUX_REQ_DFSDM1_FLT1 88U /*!< DMAMUX DFSDM1_FLT1 request */ +#define LL_DMAMUX_REQ_DFSDM1_FLT2 89U /*!< DMAMUX DFSDM1_FLT2 request */ +#define LL_DMAMUX_REQ_DFSDM1_FLT3 90U /*!< DMAMUX DFSDM1_FLT3 request */ + +#define LL_DMAMUX_REQ_DCMI 91U /*!< DMAMUX DCMI request */ +#define LL_DMAMUX_REQ_DCMI_PSSI 91U /*!< DMAMUX PSSI request */ + +#define LL_DMAMUX_REQ_AES_IN 92U /*!< DMAMUX AES_IN request */ +#define LL_DMAMUX_REQ_AES_OUT 93U /*!< DMAMUX AES_OUT request */ + +#define LL_DMAMUX_REQ_HASH_IN 94U /*!< DMAMUX HASH_IN request */ + +#else + +#define LL_DMAMUX_REQ_DAC1_CH1 6U /*!< DMAMUX DAC1 CH1 request */ +#define LL_DMAMUX_REQ_DAC1_CH2 7U /*!< DMAMUX DAC1 CH2 request */ + +#define LL_DMAMUX_REQ_TIM6_UP 8U /*!< DMAMUX TIM6 UP request */ +#define LL_DMAMUX_REQ_TIM7_UP 9U /*!< DMAMUX TIM7 UP request */ + +#define LL_DMAMUX_REQ_SPI1_RX 10U /*!< DMAMUX SPI1 RX request */ +#define LL_DMAMUX_REQ_SPI1_TX 11U /*!< DMAMUX SPI1 TX request */ +#define LL_DMAMUX_REQ_SPI2_RX 12U /*!< DMAMUX SPI2 RX request */ +#define LL_DMAMUX_REQ_SPI2_TX 13U /*!< DMAMUX SPI2 TX request */ +#define LL_DMAMUX_REQ_SPI3_RX 14U /*!< DMAMUX SPI3 RX request */ +#define LL_DMAMUX_REQ_SPI3_TX 15U /*!< DMAMUX SPI3 TX request */ + +#define LL_DMAMUX_REQ_I2C1_RX 16U /*!< DMAMUX I2C1 RX request */ +#define LL_DMAMUX_REQ_I2C1_TX 17U /*!< DMAMUX I2C1 TX request */ +#define LL_DMAMUX_REQ_I2C2_RX 18U /*!< DMAMUX I2C2 RX request */ +#define LL_DMAMUX_REQ_I2C2_TX 19U /*!< DMAMUX I2C2 TX request */ +#define LL_DMAMUX_REQ_I2C3_RX 20U /*!< DMAMUX I2C3 RX request */ +#define LL_DMAMUX_REQ_I2C3_TX 21U /*!< DMAMUX I2C3 TX request */ +#define LL_DMAMUX_REQ_I2C4_RX 22U /*!< DMAMUX I2C4 RX request */ +#define LL_DMAMUX_REQ_I2C4_TX 23U /*!< DMAMUX I2C4 TX request */ + +#define LL_DMAMUX_REQ_USART1_RX 24U /*!< DMAMUX USART1 RX request */ +#define LL_DMAMUX_REQ_USART1_TX 25U /*!< DMAMUX USART1 TX request */ +#define LL_DMAMUX_REQ_USART2_RX 26U /*!< DMAMUX USART2 RX request */ +#define LL_DMAMUX_REQ_USART2_TX 27U /*!< DMAMUX USART2 TX request */ +#define LL_DMAMUX_REQ_USART3_RX 28U /*!< DMAMUX USART3 RX request */ +#define LL_DMAMUX_REQ_USART3_TX 29U /*!< DMAMUX USART3 TX request */ + +#define LL_DMAMUX_REQ_UART4_RX 30U /*!< DMAMUX UART4 RX request */ +#define LL_DMAMUX_REQ_UART4_TX 31U /*!< DMAMUX UART4 TX request */ +#define LL_DMAMUX_REQ_UART5_RX 32U /*!< DMAMUX UART5 RX request */ +#define LL_DMAMUX_REQ_UART5_TX 33U /*!< DMAMUX UART5 TX request */ + +#define LL_DMAMUX_REQ_LPUART1_RX 34U /*!< DMAMUX LPUART1 RX request */ +#define LL_DMAMUX_REQ_LPUART1_TX 35U /*!< DMAMUX LPUART1 TX request */ + +#define LL_DMAMUX_REQ_SAI1_A 36U /*!< DMAMUX SAI1 A request */ +#define LL_DMAMUX_REQ_SAI1_B 37U /*!< DMAMUX SAI1 B request */ +#define LL_DMAMUX_REQ_SAI2_A 38U /*!< DMAMUX SAI2 A request */ +#define LL_DMAMUX_REQ_SAI2_B 39U /*!< DMAMUX SAI2 B request */ + +#define LL_DMAMUX_REQ_OSPI1 40U /*!< DMAMUX OCTOSPI1 request */ +#define LL_DMAMUX_REQ_OSPI2 41U /*!< DMAMUX OCTOSPI2 request */ + +#define LL_DMAMUX_REQ_TIM1_CH1 42U /*!< DMAMUX TIM1 CH1 request */ +#define LL_DMAMUX_REQ_TIM1_CH2 43U /*!< DMAMUX TIM1 CH2 request */ +#define LL_DMAMUX_REQ_TIM1_CH3 44U /*!< DMAMUX TIM1 CH3 request */ +#define LL_DMAMUX_REQ_TIM1_CH4 45U /*!< DMAMUX TIM1 CH4 request */ +#define LL_DMAMUX_REQ_TIM1_UP 46U /*!< DMAMUX TIM1 UP request */ +#define LL_DMAMUX_REQ_TIM1_TRIG 47U /*!< DMAMUX TIM1 TRIG request */ +#define LL_DMAMUX_REQ_TIM1_COM 48U /*!< DMAMUX TIM1 COM request */ + +#define LL_DMAMUX_REQ_TIM8_CH1 49U /*!< DMAMUX TIM8 CH1 request */ +#define LL_DMAMUX_REQ_TIM8_CH2 50U /*!< DMAMUX TIM8 CH2 request */ +#define LL_DMAMUX_REQ_TIM8_CH3 51U /*!< DMAMUX TIM8 CH3 request */ +#define LL_DMAMUX_REQ_TIM8_CH4 52U /*!< DMAMUX TIM8 CH4 request */ +#define LL_DMAMUX_REQ_TIM8_UP 53U /*!< DMAMUX TIM8 UP request */ +#define LL_DMAMUX_REQ_TIM8_TRIG 54U /*!< DMAMUX TIM8 TRIG request */ +#define LL_DMAMUX_REQ_TIM8_COM 55U /*!< DMAMUX TIM8 COM request */ + +#define LL_DMAMUX_REQ_TIM2_CH1 56U /*!< DMAMUX TIM2 CH1 request */ +#define LL_DMAMUX_REQ_TIM2_CH2 57U /*!< DMAMUX TIM2 CH2 request */ +#define LL_DMAMUX_REQ_TIM2_CH3 58U /*!< DMAMUX TIM2 CH3 request */ +#define LL_DMAMUX_REQ_TIM2_CH4 59U /*!< DMAMUX TIM2 CH4 request */ +#define LL_DMAMUX_REQ_TIM2_UP 60U /*!< DMAMUX TIM2 UP request */ + +#define LL_DMAMUX_REQ_TIM3_CH1 61U /*!< DMAMUX TIM3 CH1 request */ +#define LL_DMAMUX_REQ_TIM3_CH2 62U /*!< DMAMUX TIM3 CH2 request */ +#define LL_DMAMUX_REQ_TIM3_CH3 63U /*!< DMAMUX TIM3 CH3 request */ +#define LL_DMAMUX_REQ_TIM3_CH4 64U /*!< DMAMUX TIM3 CH4 request */ +#define LL_DMAMUX_REQ_TIM3_UP 65U /*!< DMAMUX TIM3 UP request */ +#define LL_DMAMUX_REQ_TIM3_TRIG 66U /*!< DMAMUX TIM3 TRIG request */ + +#define LL_DMAMUX_REQ_TIM4_CH1 67U /*!< DMAMUX TIM4 CH1 request */ +#define LL_DMAMUX_REQ_TIM4_CH2 68U /*!< DMAMUX TIM4 CH2 request */ +#define LL_DMAMUX_REQ_TIM4_CH3 69U /*!< DMAMUX TIM4 CH3 request */ +#define LL_DMAMUX_REQ_TIM4_CH4 70U /*!< DMAMUX TIM4 CH4 request */ +#define LL_DMAMUX_REQ_TIM4_UP 71U /*!< DMAMUX TIM4 UP request */ + +#define LL_DMAMUX_REQ_TIM5_CH1 72U /*!< DMAMUX TIM5 CH1 request */ +#define LL_DMAMUX_REQ_TIM5_CH2 73U /*!< DMAMUX TIM5 CH2 request */ +#define LL_DMAMUX_REQ_TIM5_CH3 74U /*!< DMAMUX TIM5 CH3 request */ +#define LL_DMAMUX_REQ_TIM5_CH4 75U /*!< DMAMUX TIM5 CH4 request */ +#define LL_DMAMUX_REQ_TIM5_UP 76U /*!< DMAMUX TIM5 UP request */ +#define LL_DMAMUX_REQ_TIM5_TRIG 77U /*!< DMAMUX TIM5 TRIG request */ +#define LL_DMAMUX_REQ_TIM15_CH1 78U /*!< DMAMUX TIM15 CH1 request */ +#define LL_DMAMUX_REQ_TIM15_UP 79U /*!< DMAMUX TIM15 UP request */ +#define LL_DMAMUX_REQ_TIM15_TRIG 80U /*!< DMAMUX TIM15 TRIG request */ +#define LL_DMAMUX_REQ_TIM15_COM 81U /*!< DMAMUX TIM15 COM request */ + +#define LL_DMAMUX_REQ_TIM16_CH1 82U /*!< DMAMUX TIM16 CH1 request */ +#define LL_DMAMUX_REQ_TIM16_UP 83U /*!< DMAMUX TIM16 UP request */ +#define LL_DMAMUX_REQ_TIM17_CH1 84U /*!< DMAMUX TIM17 CH1 request */ +#define LL_DMAMUX_REQ_TIM17_UP 85U /*!< DMAMUX TIM17 UP request */ + +#define LL_DMAMUX_REQ_DFSDM1_FLT0 86U /*!< DMAMUX DFSDM1_FLT0 request */ +#define LL_DMAMUX_REQ_DFSDM1_FLT1 87U /*!< DMAMUX DFSDM1_FLT1 request */ +#define LL_DMAMUX_REQ_DFSDM1_FLT2 88U /*!< DMAMUX DFSDM1_FLT2 request */ +#define LL_DMAMUX_REQ_DFSDM1_FLT3 89U /*!< DMAMUX DFSDM1_FLT3 request */ + +#define LL_DMAMUX_REQ_DCMI 90U /*!< DMAMUX DCMI request */ + +#define LL_DMAMUX_REQ_AES_IN 91U /*!< DMAMUX AES_IN request */ +#define LL_DMAMUX_REQ_AES_OUT 92U /*!< DMAMUX AES_OUT request */ + +#define LL_DMAMUX_REQ_HASH_IN 93U /*!< DMAMUX HASH_IN request */ + +#endif + +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EC_CHANNEL DMAMUX Channel + * @{ + */ +#define LL_DMAMUX_CHANNEL_0 0x00000000U /*!< DMAMUX Channel 0 connected to DMA1 Channel 1 */ +#define LL_DMAMUX_CHANNEL_1 0x00000001U /*!< DMAMUX Channel 1 connected to DMA1 Channel 2 */ +#define LL_DMAMUX_CHANNEL_2 0x00000002U /*!< DMAMUX Channel 2 connected to DMA1 Channel 3 */ +#define LL_DMAMUX_CHANNEL_3 0x00000003U /*!< DMAMUX Channel 3 connected to DMA1 Channel 4 */ +#define LL_DMAMUX_CHANNEL_4 0x00000004U /*!< DMAMUX Channel 4 connected to DMA1 Channel 5 */ +#define LL_DMAMUX_CHANNEL_5 0x00000005U /*!< DMAMUX Channel 5 connected to DMA1 Channel 6 */ +#define LL_DMAMUX_CHANNEL_6 0x00000006U /*!< DMAMUX Channel 6 connected to DMA1 Channel 7 */ +#define LL_DMAMUX_CHANNEL_7 0x00000007U /*!< DMAMUX Channel 7 connected to DMA2 Channel 1 */ +#define LL_DMAMUX_CHANNEL_8 0x00000008U /*!< DMAMUX Channel 8 connected to DMA2 Channel 2 */ +#define LL_DMAMUX_CHANNEL_9 0x00000009U /*!< DMAMUX Channel 9 connected to DMA2 Channel 3 */ +#define LL_DMAMUX_CHANNEL_10 0x0000000AU /*!< DMAMUX Channel 10 connected to DMA2 Channel 4 */ +#define LL_DMAMUX_CHANNEL_11 0x0000000BU /*!< DMAMUX Channel 11 connected to DMA2 Channel 5 */ +#define LL_DMAMUX_CHANNEL_12 0x0000000CU /*!< DMAMUX Channel 12 connected to DMA2 Channel 6 */ +#define LL_DMAMUX_CHANNEL_13 0x0000000DU /*!< DMAMUX Channel 13 connected to DMA2 Channel 7 */ +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EC_SYNC_NO Synchronization Signal Polarity + * @{ + */ +#define LL_DMAMUX_SYNC_NO_EVENT 0x00000000U /*!< All requests are blocked */ +#define LL_DMAMUX_SYNC_POL_RISING DMAMUX_CxCR_SPOL_0 /*!< Synchronization on event on rising edge */ +#define LL_DMAMUX_SYNC_POL_FALLING DMAMUX_CxCR_SPOL_1 /*!< Synchronization on event on falling edge */ +#define LL_DMAMUX_SYNC_POL_RISING_FALLING (DMAMUX_CxCR_SPOL_0 | DMAMUX_CxCR_SPOL_1) /*!< Synchronization on event on rising and falling edge */ +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EC_SYNC_EVT Synchronization Signal Event + * @{ + */ +#define LL_DMAMUX_SYNC_EXTI_LINE0 0x00000000U /*!< Synchronization signal from EXTI Line0 */ +#define LL_DMAMUX_SYNC_EXTI_LINE1 DMAMUX_CxCR_SYNC_ID_0 /*!< Synchronization signal from EXTI Line1 */ +#define LL_DMAMUX_SYNC_EXTI_LINE2 DMAMUX_CxCR_SYNC_ID_1 /*!< Synchronization signal from EXTI Line2 */ +#define LL_DMAMUX_SYNC_EXTI_LINE3 (DMAMUX_CxCR_SYNC_ID_1 | DMAMUX_CxCR_SYNC_ID_0) /*!< Synchronization signal from EXTI Line3 */ +#define LL_DMAMUX_SYNC_EXTI_LINE4 DMAMUX_CxCR_SYNC_ID_2 /*!< Synchronization signal from EXTI Line4 */ +#define LL_DMAMUX_SYNC_EXTI_LINE5 (DMAMUX_CxCR_SYNC_ID_2 | DMAMUX_CxCR_SYNC_ID_0) /*!< Synchronization signal from EXTI Line5 */ +#define LL_DMAMUX_SYNC_EXTI_LINE6 (DMAMUX_CxCR_SYNC_ID_2 | DMAMUX_CxCR_SYNC_ID_1) /*!< Synchronization signal from EXTI Line6 */ +#define LL_DMAMUX_SYNC_EXTI_LINE7 (DMAMUX_CxCR_SYNC_ID_2 | DMAMUX_CxCR_SYNC_ID_1 | DMAMUX_CxCR_SYNC_ID_0) /*!< Synchronization signal from EXTI Line7 */ +#define LL_DMAMUX_SYNC_EXTI_LINE8 DMAMUX_CxCR_SYNC_ID_3 /*!< Synchronization signal from EXTI Line8 */ +#define LL_DMAMUX_SYNC_EXTI_LINE9 (DMAMUX_CxCR_SYNC_ID_3 | DMAMUX_CxCR_SYNC_ID_0) /*!< Synchronization signal from EXTI Line9 */ +#define LL_DMAMUX_SYNC_EXTI_LINE10 (DMAMUX_CxCR_SYNC_ID_3 | DMAMUX_CxCR_SYNC_ID_1) /*!< Synchronization signal from EXTI Line10 */ +#define LL_DMAMUX_SYNC_EXTI_LINE11 (DMAMUX_CxCR_SYNC_ID_3 | DMAMUX_CxCR_SYNC_ID_1 | DMAMUX_CxCR_SYNC_ID_0) /*!< Synchronization signal from EXTI Line11 */ +#define LL_DMAMUX_SYNC_EXTI_LINE12 (DMAMUX_CxCR_SYNC_ID_3 | DMAMUX_CxCR_SYNC_ID_2) /*!< Synchronization signal from EXTI Line12 */ +#define LL_DMAMUX_SYNC_EXTI_LINE13 (DMAMUX_CxCR_SYNC_ID_3 | DMAMUX_CxCR_SYNC_ID_2 | DMAMUX_CxCR_SYNC_ID_0) /*!< Synchronization signal from EXTI Line13 */ +#define LL_DMAMUX_SYNC_EXTI_LINE14 (DMAMUX_CxCR_SYNC_ID_3 | DMAMUX_CxCR_SYNC_ID_2 | DMAMUX_CxCR_SYNC_ID_1) /*!< Synchronization signal from EXTI Line14 */ +#define LL_DMAMUX_SYNC_EXTI_LINE15 (DMAMUX_CxCR_SYNC_ID_3 | DMAMUX_CxCR_SYNC_ID_2 | DMAMUX_CxCR_SYNC_ID_1 | DMAMUX_CxCR_SYNC_ID_0) /*!< Synchronization signal from EXTI Line15 */ +#define LL_DMAMUX_SYNC_DMAMUX_CH0 DMAMUX_CxCR_SYNC_ID_4 /*!< Synchronization signal from DMAMUX channel0 Event */ +#define LL_DMAMUX_SYNC_DMAMUX_CH1 (DMAMUX_CxCR_SYNC_ID_4 | DMAMUX_CxCR_SYNC_ID_0) /*!< Synchronization signal from DMAMUX channel1 Event */ +#define LL_DMAMUX_SYNC_DMAMUX_CH2 (DMAMUX_CxCR_SYNC_ID_4 | DMAMUX_CxCR_SYNC_ID_1) /*!< Synchronization signal from DMAMUX channel2 Event */ +#define LL_DMAMUX_SYNC_DMAMUX_CH3 (DMAMUX_CxCR_SYNC_ID_4 | DMAMUX_CxCR_SYNC_ID_1 | DMAMUX_CxCR_SYNC_ID_0) /*!< Synchronization signal from DMAMUX channel3 Event */ +#define LL_DMAMUX_SYNC_LPTIM1_OUT (DMAMUX_CxCR_SYNC_ID_4 | DMAMUX_CxCR_SYNC_ID_2) /*!< Synchronization signal from LPTIM1 Ouput */ +#define LL_DMAMUX_SYNC_LPTIM2_OUT (DMAMUX_CxCR_SYNC_ID_4 | DMAMUX_CxCR_SYNC_ID_2 | DMAMUX_CxCR_SYNC_ID_0) /*!< Synchronization signal from LPTIM2 Ouput */ +#define LL_DMAMUX_SYNC_DSI_TE (DMAMUX_CxCR_SYNC_ID_4 | DMAMUX_CxCR_SYNC_ID_2 | DMAMUX_CxCR_SYNC_ID_1) /*!< Synchronization signal from DSI Tearing Effect */ +#define LL_DMAMUX_SYNC_DSI_REFRESH_END (DMAMUX_CxCR_SYNC_ID_4 | DMAMUX_CxCR_SYNC_ID_2 | DMAMUX_CxCR_SYNC_ID_1 | DMAMUX_CxCR_SYNC_ID_0) /*!< Synchronization signal from DSI End of Refresh */ +#define LL_DMAMUX_SYNC_DMA2D_TX_END (DMAMUX_CxCR_SYNC_ID_4 | DMAMUX_CxCR_SYNC_ID_3) /*!< Synchronization signal from DMA2D End of Transfer */ +#define LL_DMAMUX_SYNC_LTDC_LINE_IT (DMAMUX_CxCR_SYNC_ID_4 | DMAMUX_CxCR_SYNC_ID_3 | DMAMUX_CxCR_SYNC_ID_0) /*!< Synchronization signal from LTDC Line Interrupt */ +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EC_REQUEST_GENERATOR Request Generator Channel + * @{ + */ +#define LL_DMAMUX_REQ_GEN_0 0x00000000U +#define LL_DMAMUX_REQ_GEN_1 0x00000001U +#define LL_DMAMUX_REQ_GEN_2 0x00000002U +#define LL_DMAMUX_REQ_GEN_3 0x00000003U +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EC_REQUEST_GEN_POLARITY External Request Signal Generation Polarity + * @{ + */ +#define LL_DMAMUX_REQ_GEN_NO_EVENT 0x00000000U /*!< No external DMA request generation */ +#define LL_DMAMUX_REQ_GEN_POL_RISING DMAMUX_RGxCR_GPOL_0 /*!< External DMA request generation on event on rising edge */ +#define LL_DMAMUX_REQ_GEN_POL_FALLING DMAMUX_RGxCR_GPOL_1 /*!< External DMA request generation on event on falling edge */ +#define LL_DMAMUX_REQ_GEN_POL_RISING_FALLING (DMAMUX_RGxCR_GPOL_0 | DMAMUX_RGxCR_GPOL_1) /*!< External DMA request generation on rising and falling edge */ +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EC_REQUEST_GEN External Request Signal Generation + * @{ + */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE0 0x00000000U /*!< Request signal generation from EXTI Line0 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE1 DMAMUX_RGxCR_SIG_ID_0 /*!< Request signal generation from EXTI Line1 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE2 DMAMUX_RGxCR_SIG_ID_1 /*!< Request signal generation from EXTI Line2 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE3 (DMAMUX_RGxCR_SIG_ID_1 |DMAMUX_RGxCR_SIG_ID_0) /*!< Request signal generation from EXTI Line3 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE4 DMAMUX_RGxCR_SIG_ID_2 /*!< Request signal generation from EXTI Line4 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE5 (DMAMUX_RGxCR_SIG_ID_2 | DMAMUX_RGxCR_SIG_ID_0) /*!< Request signal generation from EXTI Line5 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE6 (DMAMUX_RGxCR_SIG_ID_2 | DMAMUX_RGxCR_SIG_ID_1) /*!< Request signal generation from EXTI Line6 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE7 (DMAMUX_RGxCR_SIG_ID_2 | DMAMUX_RGxCR_SIG_ID_1 | DMAMUX_RGxCR_SIG_ID_0) /*!< Request signal generation from EXTI Line7 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE8 DMAMUX_RGxCR_SIG_ID_3 /*!< Request signal generation from EXTI Line8 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE9 (DMAMUX_RGxCR_SIG_ID_3 | DMAMUX_RGxCR_SIG_ID_0) /*!< Request signal generation from EXTI Line9 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE10 (DMAMUX_RGxCR_SIG_ID_3 | DMAMUX_RGxCR_SIG_ID_1) /*!< Request signal generation from EXTI Line10 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE11 (DMAMUX_RGxCR_SIG_ID_3 | DMAMUX_RGxCR_SIG_ID_1 | DMAMUX_RGxCR_SIG_ID_0) /*!< Request signal generation from EXTI Line11 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE12 (DMAMUX_RGxCR_SIG_ID_3 | DMAMUX_RGxCR_SIG_ID_2) /*!< Request signal generation from EXTI Line12 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE13 (DMAMUX_RGxCR_SIG_ID_3 | DMAMUX_RGxCR_SIG_ID_2 | DMAMUX_RGxCR_SIG_ID_0) /*!< Request signal generation from EXTI Line13 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE14 (DMAMUX_RGxCR_SIG_ID_3 | DMAMUX_RGxCR_SIG_ID_2 | DMAMUX_RGxCR_SIG_ID_1) /*!< Request signal generation from EXTI Line14 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE15 (DMAMUX_RGxCR_SIG_ID_3 | DMAMUX_RGxCR_SIG_ID_2 | DMAMUX_RGxCR_SIG_ID_1 | DMAMUX_RGxCR_SIG_ID_0) /*!< Request signal generation from EXTI Line15 */ +#define LL_DMAMUX_REQ_GEN_DMAMUX_CH0 DMAMUX_RGxCR_SIG_ID_4 /*!< Request signal generation from DMAMUX channel0 Event */ +#define LL_DMAMUX_REQ_GEN_DMAMUX_CH1 (DMAMUX_RGxCR_SIG_ID_4 | DMAMUX_RGxCR_SIG_ID_0) /*!< Request signal generation from DMAMUX channel1 Event */ +#define LL_DMAMUX_REQ_GEN_DMAMUX_CH2 (DMAMUX_RGxCR_SIG_ID_4 | DMAMUX_RGxCR_SIG_ID_1) /*!< Request signal generation from DMAMUX channel2 Event */ +#define LL_DMAMUX_REQ_GEN_DMAMUX_CH3 (DMAMUX_RGxCR_SIG_ID_4 | DMAMUX_RGxCR_SIG_ID_1 | DMAMUX_RGxCR_SIG_ID_0) /*!< Request signal generation from DMAMUX channel3 Event */ +#define LL_DMAMUX_REQ_GEN_LPTIM1_OUT (DMAMUX_RGxCR_SIG_ID_4 | DMAMUX_RGxCR_SIG_ID_2) /*!< Request signal generation from LPTIM1 Ouput */ +#define LL_DMAMUX_REQ_GEN_LPTIM2_OUT (DMAMUX_RGxCR_SIG_ID_4 | DMAMUX_RGxCR_SIG_ID_2 | DMAMUX_RGxCR_SIG_ID_0) /*!< Request signal generation from LPTIM2 Ouput */ +#define LL_DMAMUX_REQ_GEN_DSI_TE (DMAMUX_RGxCR_SIG_ID_4 | DMAMUX_RGxCR_SIG_ID_2 | DMAMUX_RGxCR_SIG_ID_1) /*!< Request signal generation from DSI Tearing Effect */ +#define LL_DMAMUX_REQ_GEN_DSI_REFRESH_END (DMAMUX_RGxCR_SIG_ID_4 | DMAMUX_RGxCR_SIG_ID_2 | DMAMUX_RGxCR_SIG_ID_1 | DMAMUX_RGxCR_SIG_ID_0) /*!< Request signal generation from DSI End of Refresh */ +#define LL_DMAMUX_REQ_GEN_DMA2D_TX_END (DMAMUX_RGxCR_SIG_ID_4 | DMAMUX_RGxCR_SIG_ID_3) /*!< Request signal generation from DMA2D End of Transfer */ +#define LL_DMAMUX_REQ_GEN_LTDC_LINE_IT (DMAMUX_RGxCR_SIG_ID_4 | DMAMUX_RGxCR_SIG_ID_3 | DMAMUX_RGxCR_SIG_ID_0) /*!< Request signal generation from LTDC Line Interrupt */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup DMAMUX_LL_Exported_Macros DMAMUX Exported Macros + * @{ + */ + +/** @defgroup DMAMUX_LL_EM_WRITE_READ Common Write and read registers macros + * @{ + */ +/** + * @brief Write a value in DMAMUX register + * @param __INSTANCE__ DMAMUX Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_DMAMUX_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in DMAMUX register + * @param __INSTANCE__ DMAMUX Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_DMAMUX_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup DMAMUX_LL_Exported_Functions DMAMUX Exported Functions + * @{ + */ + +/** @defgroup DMAMUX_LL_EF_Configuration Configuration + * @{ + */ +/** + * @brief Set DMAMUX request ID for DMAMUX Channel x. + * @note DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7. + * DMAMUX channel 7 to 13 are mapped to DMA2 channel 1 to 7. + * @rmtoll CxCR DMAREQ_ID LL_DMAMUX_SetRequestID + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 + * @param Request This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_MEM2MEM + * @arg @ref LL_DMAMUX_REQ_GENERATOR0 + * @arg @ref LL_DMAMUX_REQ_GENERATOR1 + * @arg @ref LL_DMAMUX_REQ_GENERATOR2 + * @arg @ref LL_DMAMUX_REQ_GENERATOR3 + * @arg @ref LL_DMAMUX_REQ_ADC1 + * @arg @ref LL_DMAMUX_REQ_DAC1_CH1 + * @arg @ref LL_DMAMUX_REQ_DAC1_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM6_UP + * @arg @ref LL_DMAMUX_REQ_TIM7_UP + * @arg @ref LL_DMAMUX_REQ_SPI1_RX + * @arg @ref LL_DMAMUX_REQ_SPI1_TX + * @arg @ref LL_DMAMUX_REQ_SPI2_RX + * @arg @ref LL_DMAMUX_REQ_SPI2_TX + * @arg @ref LL_DMAMUX_REQ_SPI3_RX + * @arg @ref LL_DMAMUX_REQ_SPI3_TX + * @arg @ref LL_DMAMUX_REQ_I2C1_RX + * @arg @ref LL_DMAMUX_REQ_I2C1_TX + * @arg @ref LL_DMAMUX_REQ_I2C2_RX + * @arg @ref LL_DMAMUX_REQ_I2C2_TX + * @arg @ref LL_DMAMUX_REQ_I2C3_RX + * @arg @ref LL_DMAMUX_REQ_I2C3_TX + * @arg @ref LL_DMAMUX_REQ_I2C4_RX + * @arg @ref LL_DMAMUX_REQ_I2C4_TX + * @arg @ref LL_DMAMUX_REQ_USART1_RX + * @arg @ref LL_DMAMUX_REQ_USART1_TX + * @arg @ref LL_DMAMUX_REQ_USART2_RX + * @arg @ref LL_DMAMUX_REQ_USART2_TX + * @arg @ref LL_DMAMUX_REQ_USART3_RX + * @arg @ref LL_DMAMUX_REQ_USART3_TX + * @arg @ref LL_DMAMUX_REQ_UART4_RX + * @arg @ref LL_DMAMUX_REQ_UART4_TX + * @arg @ref LL_DMAMUX_REQ_UART5_RX + * @arg @ref LL_DMAMUX_REQ_UART5_TX + * @arg @ref LL_DMAMUX_REQ_LPUART1_RX + * @arg @ref LL_DMAMUX_REQ_LPUART1_TX + * @arg @ref LL_DMAMUX_REQ_SAI1_A + * @arg @ref LL_DMAMUX_REQ_SAI1_B + * @arg @ref LL_DMAMUX_REQ_SAI2_A + * @arg @ref LL_DMAMUX_REQ_SAI2_B + * @arg @ref LL_DMAMUX_REQ_OSPI1 + * @arg @ref LL_DMAMUX_REQ_OSPI2 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM1_UP + * @arg @ref LL_DMAMUX_REQ_TIM1_TRIG + * @arg @ref LL_DMAMUX_REQ_TIM1_COM + * @arg @ref LL_DMAMUX_REQ_TIM8_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM8_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM8_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM8_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM8_UP + * @arg @ref LL_DMAMUX_REQ_TIM8_TRIG + * @arg @ref LL_DMAMUX_REQ_TIM8_COM + * @arg @ref LL_DMAMUX_REQ_TIM2_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM2_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM2_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM2_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM2_UP + * @arg @ref LL_DMAMUX_REQ_TIM3_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM3_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM3_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM3_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM3_UP + * @arg @ref LL_DMAMUX_REQ_TIM3_TRIG + * @arg @ref LL_DMAMUX_REQ_TIM4_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM4_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM4_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM4_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM4_UP + * @arg @ref LL_DMAMUX_REQ_TIM5_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM5_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM5_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM5_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM5_UP + * @arg @ref LL_DMAMUX_REQ_TIM5_TRIG + * @arg @ref LL_DMAMUX_REQ_TIM15_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM15_UP + * @arg @ref LL_DMAMUX_REQ_TIM15_TRIG + * @arg @ref LL_DMAMUX_REQ_TIM15_COM + * @arg @ref LL_DMAMUX_REQ_TIM16_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM16_UP + * @arg @ref LL_DMAMUX_REQ_TIM17_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM17_UP + * @arg @ref LL_DMAMUX_REQ_DFSDM1_FLT0 + * @arg @ref LL_DMAMUX_REQ_DFSDM1_FLT1 + * @arg @ref LL_DMAMUX_REQ_DFSDM1_FLT2 + * @arg @ref LL_DMAMUX_REQ_DFSDM1_FLT3 + * @arg @ref LL_DMAMUX_REQ_DCMI + * @arg @ref LL_DMAMUX_REQ_AES_IN + * @arg @ref LL_DMAMUX_REQ_AES_OUT + * @arg @ref LL_DMAMUX_REQ_HASH_IN + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_SetRequestID(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel, uint32_t Request) +{ + (void)(DMAMUXx); + MODIFY_REG((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request); +} + +/** + * @brief Get DMAMUX request ID for DMAMUX Channel x. + * @note DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7. + * DMAMUX channel 7 to 13 are mapped to DMA2 channel 1 to 7. + * @rmtoll CxCR DMAREQ_ID LL_DMAMUX_GetRequestID + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_MEM2MEM + * @arg @ref LL_DMAMUX_REQ_GENERATOR0 + * @arg @ref LL_DMAMUX_REQ_GENERATOR1 + * @arg @ref LL_DMAMUX_REQ_GENERATOR2 + * @arg @ref LL_DMAMUX_REQ_GENERATOR3 + * @arg @ref LL_DMAMUX_REQ_ADC1 + * @arg @ref LL_DMAMUX_REQ_DAC1_CH1 + * @arg @ref LL_DMAMUX_REQ_DAC1_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM6_UP + * @arg @ref LL_DMAMUX_REQ_TIM7_UP + * @arg @ref LL_DMAMUX_REQ_SPI1_RX + * @arg @ref LL_DMAMUX_REQ_SPI1_TX + * @arg @ref LL_DMAMUX_REQ_SPI2_RX + * @arg @ref LL_DMAMUX_REQ_SPI2_TX + * @arg @ref LL_DMAMUX_REQ_SPI3_RX + * @arg @ref LL_DMAMUX_REQ_SPI3_TX + * @arg @ref LL_DMAMUX_REQ_I2C1_RX + * @arg @ref LL_DMAMUX_REQ_I2C1_TX + * @arg @ref LL_DMAMUX_REQ_I2C2_RX + * @arg @ref LL_DMAMUX_REQ_I2C2_TX + * @arg @ref LL_DMAMUX_REQ_I2C3_RX + * @arg @ref LL_DMAMUX_REQ_I2C3_TX + * @arg @ref LL_DMAMUX_REQ_I2C4_RX + * @arg @ref LL_DMAMUX_REQ_I2C4_TX + * @arg @ref LL_DMAMUX_REQ_USART1_RX + * @arg @ref LL_DMAMUX_REQ_USART1_TX + * @arg @ref LL_DMAMUX_REQ_USART2_RX + * @arg @ref LL_DMAMUX_REQ_USART2_TX + * @arg @ref LL_DMAMUX_REQ_USART3_RX + * @arg @ref LL_DMAMUX_REQ_USART3_TX + * @arg @ref LL_DMAMUX_REQ_UART4_RX + * @arg @ref LL_DMAMUX_REQ_UART4_TX + * @arg @ref LL_DMAMUX_REQ_UART5_RX + * @arg @ref LL_DMAMUX_REQ_UART5_TX + * @arg @ref LL_DMAMUX_REQ_LPUART1_RX + * @arg @ref LL_DMAMUX_REQ_LPUART1_TX + * @arg @ref LL_DMAMUX_REQ_SAI1_A + * @arg @ref LL_DMAMUX_REQ_SAI1_B + * @arg @ref LL_DMAMUX_REQ_SAI2_A + * @arg @ref LL_DMAMUX_REQ_SAI2_B + * @arg @ref LL_DMAMUX_REQ_OSPI1 + * @arg @ref LL_DMAMUX_REQ_OSPI2 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM1_UP + * @arg @ref LL_DMAMUX_REQ_TIM1_TRIG + * @arg @ref LL_DMAMUX_REQ_TIM1_COM + * @arg @ref LL_DMAMUX_REQ_TIM8_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM8_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM8_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM8_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM8_UP + * @arg @ref LL_DMAMUX_REQ_TIM8_TRIG + * @arg @ref LL_DMAMUX_REQ_TIM8_COM + * @arg @ref LL_DMAMUX_REQ_TIM2_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM2_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM2_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM2_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM2_UP + * @arg @ref LL_DMAMUX_REQ_TIM3_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM3_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM3_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM3_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM3_UP + * @arg @ref LL_DMAMUX_REQ_TIM3_TRIG + * @arg @ref LL_DMAMUX_REQ_TIM4_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM4_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM4_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM4_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM4_UP + * @arg @ref LL_DMAMUX_REQ_TIM5_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM5_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM5_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM5_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM5_UP + * @arg @ref LL_DMAMUX_REQ_TIM5_TRIG + * @arg @ref LL_DMAMUX_REQ_TIM15_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM15_UP + * @arg @ref LL_DMAMUX_REQ_TIM15_TRIG + * @arg @ref LL_DMAMUX_REQ_TIM15_COM + * @arg @ref LL_DMAMUX_REQ_TIM16_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM16_UP + * @arg @ref LL_DMAMUX_REQ_TIM17_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM17_UP + * @arg @ref LL_DMAMUX_REQ_DFSDM1_FLT0 + * @arg @ref LL_DMAMUX_REQ_DFSDM1_FLT1 + * @arg @ref LL_DMAMUX_REQ_DFSDM1_FLT2 + * @arg @ref LL_DMAMUX_REQ_DFSDM1_FLT3 + * @arg @ref LL_DMAMUX_REQ_DCMI + * @arg @ref LL_DMAMUX_REQ_AES_IN + * @arg @ref LL_DMAMUX_REQ_AES_OUT + * @arg @ref LL_DMAMUX_REQ_HASH_IN + */ +__STATIC_INLINE uint32_t LL_DMAMUX_GetRequestID(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + return (uint32_t)(READ_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_DMAREQ_ID)); +} + +/** + * @brief Set the number of DMA request that will be autorized after a synchronization event and/or the number of DMA request needed to generate an event. + * @rmtoll CxCR NBREQ LL_DMAMUX_SetSyncRequestNb + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 + * @param RequestNb This parameter must be a value between Min_Data = 1 and Max_Data = 32. + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_SetSyncRequestNb(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel, uint32_t RequestNb) +{ + (void)(DMAMUXx); + MODIFY_REG((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_NBREQ, ((RequestNb - 1U) << DMAMUX_CxCR_NBREQ_Pos)); +} + +/** + * @brief Get the number of DMA request that will be autorized after a synchronization event and/or the number of DMA request needed to generate an event. + * @rmtoll CxCR NBREQ LL_DMAMUX_GetSyncRequestNb + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 + * @retval Between Min_Data = 1 and Max_Data = 32 + */ +__STATIC_INLINE uint32_t LL_DMAMUX_GetSyncRequestNb(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + return (uint32_t)(((READ_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_NBREQ)) >> DMAMUX_CxCR_NBREQ_Pos) + 1U); +} + +/** + * @brief Set the polarity of the signal on which the DMA request is synchronized. + * @rmtoll CxCR SPOL LL_DMAMUX_SetSyncPolarity + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 + * @param Polarity This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_SYNC_NO_EVENT + * @arg @ref LL_DMAMUX_SYNC_POL_RISING + * @arg @ref LL_DMAMUX_SYNC_POL_FALLING + * @arg @ref LL_DMAMUX_SYNC_POL_RISING_FALLING + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_SetSyncPolarity(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel, uint32_t Polarity) +{ + (void)(DMAMUXx); + MODIFY_REG((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SPOL, Polarity); +} + +/** + * @brief Get the polarity of the signal on which the DMA request is synchronized. + * @rmtoll CxCR SPOL LL_DMAMUX_GetSyncPolarity + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMAMUX_SYNC_NO_EVENT + * @arg @ref LL_DMAMUX_SYNC_POL_RISING + * @arg @ref LL_DMAMUX_SYNC_POL_FALLING + * @arg @ref LL_DMAMUX_SYNC_POL_RISING_FALLING + */ +__STATIC_INLINE uint32_t LL_DMAMUX_GetSyncPolarity(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + return (uint32_t)(READ_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SPOL)); +} + +/** + * @brief Enable the Event Generation on DMAMUX channel x. + * @rmtoll CxCR EGE LL_DMAMUX_EnableEventGeneration + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_EnableEventGeneration(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + SET_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_EGE); +} + +/** + * @brief Disable the Event Generation on DMAMUX channel x. + * @rmtoll CxCR EGE LL_DMAMUX_DisableEventGeneration + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_DisableEventGeneration(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + CLEAR_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_EGE); +} + +/** + * @brief Check if the Event Generation on DMAMUX channel x is enabled or disabled. + * @rmtoll CxCR EGE LL_DMAMUX_IsEnabledEventGeneration + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledEventGeneration(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + return ((READ_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_EGE) == (DMAMUX_CxCR_EGE))? 1UL : 0UL); +} + +/** + * @brief Enable the synchronization mode. + * @rmtoll CxCR SE LL_DMAMUX_EnableSync + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_EnableSync(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + SET_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SE); +} + +/** + * @brief Disable the synchronization mode. + * @rmtoll CxCR SE LL_DMAMUX_DisableSync + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_DisableSync(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + CLEAR_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SE); +} + +/** + * @brief Check if the synchronization mode is enabled or disabled. + * @rmtoll CxCR SE LL_DMAMUX_IsEnabledSync + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledSync(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + return ((READ_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SE) == (DMAMUX_CxCR_SE))? 1UL : 0UL); +} + +/** + * @brief Set DMAMUX synchronization ID on DMAMUX Channel x. + * @rmtoll CxCR SYNC_ID LL_DMAMUX_SetSyncID + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 + * @param SyncID This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE0 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE1 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE2 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE3 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE4 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE5 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE6 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE7 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE8 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE9 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE10 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE11 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE12 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE13 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE14 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE15 + * @arg @ref LL_DMAMUX_SYNC_DMAMUX_CH0 + * @arg @ref LL_DMAMUX_SYNC_DMAMUX_CH1 + * @arg @ref LL_DMAMUX_SYNC_DMAMUX_CH2 + * @arg @ref LL_DMAMUX_SYNC_DMAMUX_CH3 + * @arg @ref LL_DMAMUX_SYNC_LPTIM1_OUT + * @arg @ref LL_DMAMUX_SYNC_LPTIM2_OUT + * @arg @ref LL_DMAMUX_SYNC_DSI_TE + * @arg @ref LL_DMAMUX_SYNC_DSI_REFRESH_END + * @arg @ref LL_DMAMUX_SYNC_DMA2D_TX_END + * @arg @ref LL_DMAMUX_SYNC_LTDC_LINE_IT + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_SetSyncID(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel, uint32_t SyncID) +{ + (void)(DMAMUXx); + MODIFY_REG((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SYNC_ID, SyncID); +} + +/** + * @brief Get DMAMUX synchronization ID on DMAMUX Channel x. + * @rmtoll CxCR SYNC_ID LL_DMAMUX_GetSyncID + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE0 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE1 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE2 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE3 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE4 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE5 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE6 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE7 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE8 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE9 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE10 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE11 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE12 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE13 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE14 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE15 + * @arg @ref LL_DMAMUX_SYNC_DMAMUX_CH0 + * @arg @ref LL_DMAMUX_SYNC_DMAMUX_CH1 + * @arg @ref LL_DMAMUX_SYNC_DMAMUX_CH2 + * @arg @ref LL_DMAMUX_SYNC_DMAMUX_CH3 + * @arg @ref LL_DMAMUX_SYNC_LPTIM1_OUT + * @arg @ref LL_DMAMUX_SYNC_LPTIM2_OUT + * @arg @ref LL_DMAMUX_SYNC_DSI_TE + * @arg @ref LL_DMAMUX_SYNC_DSI_REFRESH_END + * @arg @ref LL_DMAMUX_SYNC_DMA2D_TX_END + * @arg @ref LL_DMAMUX_SYNC_LTDC_LINE_IT + */ +__STATIC_INLINE uint32_t LL_DMAMUX_GetSyncID(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + return (uint32_t)(READ_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SYNC_ID)); +} + +/** + * @brief Enable the Request Generator. + * @rmtoll RGxCR GE LL_DMAMUX_EnableRequestGen + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_EnableRequestGen(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) +{ + (void)(DMAMUXx); + SET_BIT(((DMAMUX_RequestGen_TypeDef *)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0 + (DMAMUX_RGCR_SIZE * (RequestGenChannel)))))->RGCR, DMAMUX_RGxCR_GE); +} + +/** + * @brief Disable the Request Generator. + * @rmtoll RGxCR GE LL_DMAMUX_DisableRequestGen + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_DisableRequestGen(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) +{ + (void)(DMAMUXx); + CLEAR_BIT(((DMAMUX_RequestGen_TypeDef *)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0 + (DMAMUX_RGCR_SIZE * (RequestGenChannel)))))->RGCR, DMAMUX_RGxCR_GE); +} + +/** + * @brief Check if the Request Generator is enabled or disabled. + * @rmtoll RGxCR GE LL_DMAMUX_IsEnabledRequestGen + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledRequestGen(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) +{ + (void)(DMAMUXx); + return ((READ_BIT(((DMAMUX_RequestGen_TypeDef *)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0 + (DMAMUX_RGCR_SIZE * (RequestGenChannel)))))->RGCR, DMAMUX_RGxCR_GE) == (DMAMUX_RGxCR_GE))? 1UL : 0UL); +} + +/** + * @brief Set the polarity of the signal on which the DMA request is generated. + * @rmtoll RGxCR GPOL LL_DMAMUX_SetRequestGenPolarity + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @param Polarity This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_NO_EVENT + * @arg @ref LL_DMAMUX_REQ_GEN_POL_RISING + * @arg @ref LL_DMAMUX_REQ_GEN_POL_FALLING + * @arg @ref LL_DMAMUX_REQ_GEN_POL_RISING_FALLING + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_SetRequestGenPolarity(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel, uint32_t Polarity) +{ + (void)(DMAMUXx); + MODIFY_REG(((DMAMUX_RequestGen_TypeDef *)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0 + (DMAMUX_RGCR_SIZE * (RequestGenChannel)))))->RGCR, DMAMUX_RGxCR_GPOL, Polarity); +} + +/** + * @brief Get the polarity of the signal on which the DMA request is generated. + * @rmtoll RGxCR GPOL LL_DMAMUX_GetRequestGenPolarity + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_NO_EVENT + * @arg @ref LL_DMAMUX_REQ_GEN_POL_RISING + * @arg @ref LL_DMAMUX_REQ_GEN_POL_FALLING + * @arg @ref LL_DMAMUX_REQ_GEN_POL_RISING_FALLING + */ +__STATIC_INLINE uint32_t LL_DMAMUX_GetRequestGenPolarity(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) +{ + (void)(DMAMUXx); + return (uint32_t)(READ_BIT(((DMAMUX_RequestGen_TypeDef *)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0 + (DMAMUX_RGCR_SIZE * (RequestGenChannel)))))->RGCR, DMAMUX_RGxCR_GPOL)); +} + +/** + * @brief Set the number of DMA request that will be autorized after a generation event. + * @note This field can only be written when Generator is disabled. + * @rmtoll RGxCR GNBREQ LL_DMAMUX_SetGenRequestNb + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @param RequestNb This parameter must be a value between Min_Data = 1 and Max_Data = 32. + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_SetGenRequestNb(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel, uint32_t RequestNb) +{ + (void)(DMAMUXx); + MODIFY_REG(((DMAMUX_RequestGen_TypeDef *)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0 + (DMAMUX_RGCR_SIZE * (RequestGenChannel)))))->RGCR, DMAMUX_RGxCR_GNBREQ, (RequestNb - 1U) << DMAMUX_RGxCR_GNBREQ_Pos); +} + +/** + * @brief Get the number of DMA request that will be autorized after a generation event. + * @rmtoll RGxCR GNBREQ LL_DMAMUX_GetGenRequestNb + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @retval Between Min_Data = 1 and Max_Data = 32 + */ +__STATIC_INLINE uint32_t LL_DMAMUX_GetGenRequestNb(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) +{ + (void)(DMAMUXx); + return (uint32_t)((READ_BIT(((DMAMUX_RequestGen_TypeDef *)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0 + (DMAMUX_RGCR_SIZE * (RequestGenChannel)))))->RGCR, DMAMUX_RGxCR_GNBREQ) >> DMAMUX_RGxCR_GNBREQ_Pos) + 1U); +} + +/** + * @brief Set DMAMUX external Request Signal ID on DMAMUX Request Generation Trigger Event Channel x. + * @rmtoll RGxCR SIG_ID LL_DMAMUX_SetRequestSignalID + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @param RequestSignalID This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE0 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE1 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE2 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE3 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE4 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE5 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE6 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE7 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE8 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE9 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE10 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE11 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE12 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE13 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE14 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE15 + * @arg @ref LL_DMAMUX_REQ_GEN_DMAMUX_CH0 + * @arg @ref LL_DMAMUX_REQ_GEN_DMAMUX_CH1 + * @arg @ref LL_DMAMUX_REQ_GEN_DMAMUX_CH2 + * @arg @ref LL_DMAMUX_REQ_GEN_DMAMUX_CH3 + * @arg @ref LL_DMAMUX_REQ_GEN_LPTIM1_OUT + * @arg @ref LL_DMAMUX_REQ_GEN_LPTIM2_OUT + * @arg @ref LL_DMAMUX_REQ_GEN_DSI_TE + * @arg @ref LL_DMAMUX_REQ_GEN_DSI_REFRESH_END + * @arg @ref LL_DMAMUX_REQ_GEN_DMA2D_TX_END + * @arg @ref LL_DMAMUX_REQ_GEN_LTDC_LINE_IT + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_SetRequestSignalID(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel, uint32_t RequestSignalID) +{ + (void)(DMAMUXx); + MODIFY_REG(((DMAMUX_RequestGen_TypeDef *)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0 + (DMAMUX_RGCR_SIZE * (RequestGenChannel)))))->RGCR, DMAMUX_RGxCR_SIG_ID, RequestSignalID); +} + +/** + * @brief Get DMAMUX external Request Signal ID set on DMAMUX Channel x. + * @rmtoll RGxCR SIG_ID LL_DMAMUX_GetRequestSignalID + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE0 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE1 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE2 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE3 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE4 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE5 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE6 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE7 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE8 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE9 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE10 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE11 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE12 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE13 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE14 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE15 + * @arg @ref LL_DMAMUX_REQ_GEN_DMAMUX_CH0 + * @arg @ref LL_DMAMUX_REQ_GEN_DMAMUX_CH1 + * @arg @ref LL_DMAMUX_REQ_GEN_DMAMUX_CH2 + * @arg @ref LL_DMAMUX_REQ_GEN_DMAMUX_CH3 + * @arg @ref LL_DMAMUX_REQ_GEN_LPTIM1_OUT + * @arg @ref LL_DMAMUX_REQ_GEN_LPTIM2_OUT + * @arg @ref LL_DMAMUX_REQ_GEN_DSI_TE + * @arg @ref LL_DMAMUX_REQ_GEN_DSI_REFRESH_END + * @arg @ref LL_DMAMUX_REQ_GEN_DMA2D_TX_END + * @arg @ref LL_DMAMUX_REQ_GEN_LTDC_LINE_IT + */ +__STATIC_INLINE uint32_t LL_DMAMUX_GetRequestSignalID(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) +{ + (void)(DMAMUXx); + return (uint32_t)(READ_BIT(((DMAMUX_RequestGen_TypeDef *)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0 + (DMAMUX_RGCR_SIZE * (RequestGenChannel)))))->RGCR, DMAMUX_RGxCR_SIG_ID)); +} + +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EF_FLAG_Management FLAG_Management + * @{ + */ + +/** + * @brief Get Synchronization Event Overrun Flag Channel 0. + * @rmtoll CSR SOF0 LL_DMAMUX_IsActiveFlag_SO0 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO0(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF0) == (DMAMUX_CSR_SOF0)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 1. + * @rmtoll CSR SOF1 LL_DMAMUX_IsActiveFlag_SO1 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO1(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF1) == (DMAMUX_CSR_SOF1)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 2. + * @rmtoll CSR SOF2 LL_DMAMUX_IsActiveFlag_SO2 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO2(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF2) == (DMAMUX_CSR_SOF2)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 3. + * @rmtoll CSR SOF3 LL_DMAMUX_IsActiveFlag_SO3 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO3(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF3) == (DMAMUX_CSR_SOF3)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 4. + * @rmtoll CSR SOF4 LL_DMAMUX_IsActiveFlag_SO4 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO4(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF4) == (DMAMUX_CSR_SOF4)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 5. + * @rmtoll CSR SOF5 LL_DMAMUX_IsActiveFlag_SO5 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO5(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF5) == (DMAMUX_CSR_SOF5)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 6. + * @rmtoll CSR SOF6 LL_DMAMUX_IsActiveFlag_SO6 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO6(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF6) == (DMAMUX_CSR_SOF6)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 7. + * @rmtoll CSR SOF7 LL_DMAMUX_IsActiveFlag_SO7 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO7(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF7) == (DMAMUX_CSR_SOF7)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 8. + * @rmtoll CSR SOF8 LL_DMAMUX_IsActiveFlag_SO8 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO8(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF8) == (DMAMUX_CSR_SOF8)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 9. + * @rmtoll CSR SOF9 LL_DMAMUX_IsActiveFlag_SO9 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO9(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF9) == (DMAMUX_CSR_SOF9)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 10. + * @rmtoll CSR SOF10 LL_DMAMUX_IsActiveFlag_SO10 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO10(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF10) == (DMAMUX_CSR_SOF10)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 11. + * @rmtoll CSR SOF11 LL_DMAMUX_IsActiveFlag_SO11 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO11(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF11) == (DMAMUX_CSR_SOF11)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 12. + * @rmtoll CSR SOF12 LL_DMAMUX_IsActiveFlag_SO12 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO12(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF12) == (DMAMUX_CSR_SOF12)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 13. + * @rmtoll CSR SOF13 LL_DMAMUX_IsActiveFlag_SO13 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO13(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF13) == (DMAMUX_CSR_SOF13)) ? 1UL : 0UL); +} + +/** + * @brief Get Request Generator 0 Trigger Event Overrun Flag. + * @rmtoll RGSR OF0 LL_DMAMUX_IsActiveFlag_RGO0 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_RGO0(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_RequestGenStatus->RGSR, DMAMUX_RGSR_OF0) == (DMAMUX_RGSR_OF0)) ? 1UL : 0UL); +} + +/** + * @brief Get Request Generator 1 Trigger Event Overrun Flag. + * @rmtoll RGSR OF1 LL_DMAMUX_IsActiveFlag_RGO1 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_RGO1(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_RequestGenStatus->RGSR, DMAMUX_RGSR_OF1) == (DMAMUX_RGSR_OF1)) ? 1UL : 0UL); +} + +/** + * @brief Get Request Generator 2 Trigger Event Overrun Flag. + * @rmtoll RGSR OF2 LL_DMAMUX_IsActiveFlag_RGO2 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_RGO2(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_RequestGenStatus->RGSR, DMAMUX_RGSR_OF2) == (DMAMUX_RGSR_OF2)) ? 1UL : 0UL); +} + +/** + * @brief Get Request Generator 3 Trigger Event Overrun Flag. + * @rmtoll RGSR OF3 LL_DMAMUX_IsActiveFlag_RGO3 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_RGO3(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_RequestGenStatus->RGSR, DMAMUX_RGSR_OF3) == (DMAMUX_RGSR_OF3)) ? 1UL : 0UL); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 0. + * @rmtoll CFR CSOF0 LL_DMAMUX_ClearFlag_SO0 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO0(DMAMUX_Channel_TypeDef * DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF0); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 1. + * @rmtoll CFR CSOF1 LL_DMAMUX_ClearFlag_SO1 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO1(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF1); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 2. + * @rmtoll CFR CSOF2 LL_DMAMUX_ClearFlag_SO2 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO2(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF2); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 3. + * @rmtoll CFR CSOF3 LL_DMAMUX_ClearFlag_SO3 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO3(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF3); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 4. + * @rmtoll CFR CSOF4 LL_DMAMUX_ClearFlag_SO4 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO4(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF4); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 5. + * @rmtoll CFR CSOF5 LL_DMAMUX_ClearFlag_SO5 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO5(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF5); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 6. + * @rmtoll CFR CSOF6 LL_DMAMUX_ClearFlag_SO6 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO6(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF6); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 7. + * @rmtoll CFR CSOF7 LL_DMAMUX_ClearFlag_SO7 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO7(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF7); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 8. + * @rmtoll CFR CSOF8 LL_DMAMUX_ClearFlag_SO8 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO8(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF8); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 9. + * @rmtoll CFR CSOF9 LL_DMAMUX_ClearFlag_SO9 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO9(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF9); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 10. + * @rmtoll CFR CSOF10 LL_DMAMUX_ClearFlag_SO10 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO10(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF10); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 11. + * @rmtoll CFR CSOF11 LL_DMAMUX_ClearFlag_SO11 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO11(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF11); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 12. + * @rmtoll CFR CSOF12 LL_DMAMUX_ClearFlag_SO12 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO12(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF12); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 13. + * @rmtoll CFR CSOF13 LL_DMAMUX_ClearFlag_SO13 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO13(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF13); +} + +/** + * @brief Clear Request Generator 0 Trigger Event Overrun Flag. + * @rmtoll RGCFR COF0 LL_DMAMUX_ClearFlag_RGO0 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_RGO0(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_RequestGenStatus->RGCFR, DMAMUX_RGCFR_COF0); +} + +/** + * @brief Clear Request Generator 1 Trigger Event Overrun Flag. + * @rmtoll RGCFR COF1 LL_DMAMUX_ClearFlag_RGO1 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_RGO1(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_RequestGenStatus->RGCFR, DMAMUX_RGCFR_COF1); +} + +/** + * @brief Clear Request Generator 2 Trigger Event Overrun Flag. + * @rmtoll RGCFR COF2 LL_DMAMUX_ClearFlag_RGO2 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_RGO2(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_RequestGenStatus->RGCFR, DMAMUX_RGCFR_COF2); +} + +/** + * @brief Clear Request Generator 3 Trigger Event Overrun Flag. + * @rmtoll RGCFR COF3 LL_DMAMUX_ClearFlag_RGO3 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_RGO3(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_RequestGenStatus->RGCFR, DMAMUX_RGCFR_COF3); +} + +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EF_IT_Management IT_Management + * @{ + */ + +/** + * @brief Enable the Synchronization Event Overrun Interrupt on DMAMUX channel x. + * @rmtoll CxCR SOIE LL_DMAMUX_EnableIT_SO + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_EnableIT_SO(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + SET_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SOIE); +} + +/** + * @brief Disable the Synchronization Event Overrun Interrupt on DMAMUX channel x. + * @rmtoll CxCR SOIE LL_DMAMUX_DisableIT_SO + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_DisableIT_SO(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + CLEAR_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SOIE); +} + +/** + * @brief Check if the Synchronization Event Overrun Interrupt on DMAMUX channel x is enabled or disabled. + * @rmtoll CxCR SOIE LL_DMAMUX_IsEnabledIT_SO + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledIT_SO(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + return (((READ_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SOIE)) == (DMAMUX_CxCR_SOIE))? 1UL : 0UL); +} + +/** + * @brief Enable the Request Generation Trigger Event Overrun Interrupt on DMAMUX channel x. + * @rmtoll RGxCR OIE LL_DMAMUX_EnableIT_RGO + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_EnableIT_RGO(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) +{ + (void)(DMAMUXx); + SET_BIT((DMAMUX1_RequestGenerator0 + RequestGenChannel)->RGCR, DMAMUX_RGxCR_OIE); +} + +/** + * @brief Disable the Request Generation Trigger Event Overrun Interrupt on DMAMUX channel x. + * @rmtoll RGxCR OIE LL_DMAMUX_DisableIT_RGO + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_DisableIT_RGO(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) +{ + (void)(DMAMUXx); + CLEAR_BIT((DMAMUX1_RequestGenerator0 + RequestGenChannel)->RGCR, DMAMUX_RGxCR_OIE); +} + +/** + * @brief Check if the Request Generation Trigger Event Overrun Interrupt on DMAMUX channel x is enabled or disabled. + * @rmtoll RGxCR OIE LL_DMAMUX_IsEnabledIT_RGO + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledIT_RGO(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) +{ + (void)(DMAMUXx); + return ((READ_BIT((DMAMUX1_RequestGenerator0 + RequestGenChannel)->RGCR, DMAMUX_RGxCR_OIE) == (DMAMUX_RGxCR_OIE))? 1UL : 0UL); +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* DMAMUX1 */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32L4xx_LL_DMAMUX_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_exti.h b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_exti.h new file mode 100644 index 0000000..6e06963 --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_exti.h @@ -0,0 +1,1361 @@ +/** + ****************************************************************************** + * @file stm32l4xx_ll_exti.h + * @author MCD Application Team + * @brief Header file of EXTI LL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32L4xx_LL_EXTI_H +#define STM32L4xx_LL_EXTI_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx.h" + +/** @addtogroup STM32L4xx_LL_Driver + * @{ + */ + +#if defined (EXTI) + +/** @defgroup EXTI_LL EXTI + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private Macros ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup EXTI_LL_Private_Macros EXTI Private Macros + * @{ + */ +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup EXTI_LL_ES_INIT EXTI Exported Init structure + * @{ + */ +typedef struct +{ + + uint32_t Line_0_31; /*!< Specifies the EXTI lines to be enabled or disabled for Lines in range 0 to 31 + This parameter can be any combination of @ref EXTI_LL_EC_LINE */ + + uint32_t Line_32_63; /*!< Specifies the EXTI lines to be enabled or disabled for Lines in range 32 to 63 + This parameter can be any combination of @ref EXTI_LL_EC_LINE */ + + FunctionalState LineCommand; /*!< Specifies the new state of the selected EXTI lines. + This parameter can be set either to ENABLE or DISABLE */ + + uint8_t Mode; /*!< Specifies the mode for the EXTI lines. + This parameter can be a value of @ref EXTI_LL_EC_MODE. */ + + uint8_t Trigger; /*!< Specifies the trigger signal active edge for the EXTI lines. + This parameter can be a value of @ref EXTI_LL_EC_TRIGGER. */ +} LL_EXTI_InitTypeDef; + +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup EXTI_LL_Exported_Constants EXTI Exported Constants + * @{ + */ + +/** @defgroup EXTI_LL_EC_LINE LINE + * @{ + */ +#define LL_EXTI_LINE_0 EXTI_IMR1_IM0 /*!< Extended line 0 */ +#define LL_EXTI_LINE_1 EXTI_IMR1_IM1 /*!< Extended line 1 */ +#define LL_EXTI_LINE_2 EXTI_IMR1_IM2 /*!< Extended line 2 */ +#define LL_EXTI_LINE_3 EXTI_IMR1_IM3 /*!< Extended line 3 */ +#define LL_EXTI_LINE_4 EXTI_IMR1_IM4 /*!< Extended line 4 */ +#define LL_EXTI_LINE_5 EXTI_IMR1_IM5 /*!< Extended line 5 */ +#define LL_EXTI_LINE_6 EXTI_IMR1_IM6 /*!< Extended line 6 */ +#define LL_EXTI_LINE_7 EXTI_IMR1_IM7 /*!< Extended line 7 */ +#define LL_EXTI_LINE_8 EXTI_IMR1_IM8 /*!< Extended line 8 */ +#define LL_EXTI_LINE_9 EXTI_IMR1_IM9 /*!< Extended line 9 */ +#define LL_EXTI_LINE_10 EXTI_IMR1_IM10 /*!< Extended line 10 */ +#define LL_EXTI_LINE_11 EXTI_IMR1_IM11 /*!< Extended line 11 */ +#define LL_EXTI_LINE_12 EXTI_IMR1_IM12 /*!< Extended line 12 */ +#define LL_EXTI_LINE_13 EXTI_IMR1_IM13 /*!< Extended line 13 */ +#define LL_EXTI_LINE_14 EXTI_IMR1_IM14 /*!< Extended line 14 */ +#define LL_EXTI_LINE_15 EXTI_IMR1_IM15 /*!< Extended line 15 */ +#if defined(EXTI_IMR1_IM16) +#define LL_EXTI_LINE_16 EXTI_IMR1_IM16 /*!< Extended line 16 */ +#endif +#define LL_EXTI_LINE_17 EXTI_IMR1_IM17 /*!< Extended line 17 */ +#if defined(EXTI_IMR1_IM18) +#define LL_EXTI_LINE_18 EXTI_IMR1_IM18 /*!< Extended line 18 */ +#endif +#define LL_EXTI_LINE_19 EXTI_IMR1_IM19 /*!< Extended line 19 */ +#if defined(EXTI_IMR1_IM20) +#define LL_EXTI_LINE_20 EXTI_IMR1_IM20 /*!< Extended line 20 */ +#endif +#if defined(EXTI_IMR1_IM21) +#define LL_EXTI_LINE_21 EXTI_IMR1_IM21 /*!< Extended line 21 */ +#endif +#if defined(EXTI_IMR1_IM22) +#define LL_EXTI_LINE_22 EXTI_IMR1_IM22 /*!< Extended line 22 */ +#endif +#define LL_EXTI_LINE_23 EXTI_IMR1_IM23 /*!< Extended line 23 */ +#if defined(EXTI_IMR1_IM24) +#define LL_EXTI_LINE_24 EXTI_IMR1_IM24 /*!< Extended line 24 */ +#endif +#if defined(EXTI_IMR1_IM25) +#define LL_EXTI_LINE_25 EXTI_IMR1_IM25 /*!< Extended line 25 */ +#endif +#if defined(EXTI_IMR1_IM26) +#define LL_EXTI_LINE_26 EXTI_IMR1_IM26 /*!< Extended line 26 */ +#endif +#if defined(EXTI_IMR1_IM27) +#define LL_EXTI_LINE_27 EXTI_IMR1_IM27 /*!< Extended line 27 */ +#endif +#if defined(EXTI_IMR1_IM28) +#define LL_EXTI_LINE_28 EXTI_IMR1_IM28 /*!< Extended line 28 */ +#endif +#if defined(EXTI_IMR1_IM29) +#define LL_EXTI_LINE_29 EXTI_IMR1_IM29 /*!< Extended line 29 */ +#endif +#if defined(EXTI_IMR1_IM30) +#define LL_EXTI_LINE_30 EXTI_IMR1_IM30 /*!< Extended line 30 */ +#endif +#if defined(EXTI_IMR1_IM31) +#define LL_EXTI_LINE_31 EXTI_IMR1_IM31 /*!< Extended line 31 */ +#endif +#define LL_EXTI_LINE_ALL_0_31 EXTI_IMR1_IM /*!< All Extended line not reserved*/ + +#define LL_EXTI_LINE_32 EXTI_IMR2_IM32 /*!< Extended line 32 */ +#if defined(EXTI_IMR2_IM33) +#define LL_EXTI_LINE_33 EXTI_IMR2_IM33 /*!< Extended line 33 */ +#endif +#if defined(EXTI_IMR2_IM34) +#define LL_EXTI_LINE_34 EXTI_IMR2_IM34 /*!< Extended line 34 */ +#endif +#if defined(EXTI_IMR2_IM35) +#define LL_EXTI_LINE_35 EXTI_IMR2_IM35 /*!< Extended line 35 */ +#endif +#if defined(EXTI_IMR2_IM36) +#define LL_EXTI_LINE_36 EXTI_IMR2_IM36 /*!< Extended line 36 */ +#endif +#if defined(EXTI_IMR2_IM37) +#define LL_EXTI_LINE_37 EXTI_IMR2_IM37 /*!< Extended line 37 */ +#endif +#if defined(EXTI_IMR2_IM38) +#define LL_EXTI_LINE_38 EXTI_IMR2_IM38 /*!< Extended line 38 */ +#endif +#if defined(EXTI_IMR2_IM39) +#define LL_EXTI_LINE_39 EXTI_IMR2_IM39 /*!< Extended line 39 */ +#endif +#if defined(EXTI_IMR2_IM40) +#define LL_EXTI_LINE_40 EXTI_IMR2_IM40 /*!< Extended line 40 */ +#endif +#define LL_EXTI_LINE_ALL_32_63 EXTI_IMR2_IM /*!< All Extended line not reserved*/ + + +#define LL_EXTI_LINE_ALL (0xFFFFFFFFU) /*!< All Extended line */ + +#if defined(USE_FULL_LL_DRIVER) +#define LL_EXTI_LINE_NONE (0x00000000U) /*!< None Extended line */ +#endif /*USE_FULL_LL_DRIVER*/ + +/** + * @} + */ + + +#if defined(USE_FULL_LL_DRIVER) + +/** @defgroup EXTI_LL_EC_MODE Mode + * @{ + */ +#define LL_EXTI_MODE_IT ((uint8_t)0x00U) /*!< Interrupt Mode */ +#define LL_EXTI_MODE_EVENT ((uint8_t)0x01U) /*!< Event Mode */ +#define LL_EXTI_MODE_IT_EVENT ((uint8_t)0x02U) /*!< Interrupt & Event Mode */ +/** + * @} + */ + +/** @defgroup EXTI_LL_EC_TRIGGER Edge Trigger + * @{ + */ +#define LL_EXTI_TRIGGER_NONE ((uint8_t)0x00U) /*!< No Trigger Mode */ +#define LL_EXTI_TRIGGER_RISING ((uint8_t)0x01U) /*!< Trigger Rising Mode */ +#define LL_EXTI_TRIGGER_FALLING ((uint8_t)0x02U) /*!< Trigger Falling Mode */ +#define LL_EXTI_TRIGGER_RISING_FALLING ((uint8_t)0x03U) /*!< Trigger Rising & Falling Mode */ + +/** + * @} + */ + + +#endif /*USE_FULL_LL_DRIVER*/ + + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup EXTI_LL_Exported_Macros EXTI Exported Macros + * @{ + */ + +/** @defgroup EXTI_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in EXTI register + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_EXTI_WriteReg(__REG__, __VALUE__) WRITE_REG(EXTI->__REG__, (__VALUE__)) + +/** + * @brief Read a value in EXTI register + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_EXTI_ReadReg(__REG__) READ_REG(EXTI->__REG__) +/** + * @} + */ + + +/** + * @} + */ + + + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup EXTI_LL_Exported_Functions EXTI Exported Functions + * @{ + */ +/** @defgroup EXTI_LL_EF_IT_Management IT_Management + * @{ + */ + +/** + * @brief Enable ExtiLine Interrupt request for Lines in range 0 to 31 + * @note The reset value for the direct or internal lines (see RM) + * is set to 1 in order to enable the interrupt by default. + * Bits are set automatically at Power on. + * @rmtoll IMR1 IMx LL_EXTI_EnableIT_0_31 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_22 + * @arg @ref LL_EXTI_LINE_23 + * @arg @ref LL_EXTI_LINE_24 + * @arg @ref LL_EXTI_LINE_25 + * @arg @ref LL_EXTI_LINE_26 + * @arg @ref LL_EXTI_LINE_27 + * @arg @ref LL_EXTI_LINE_28 + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 + * @arg @ref LL_EXTI_LINE_ALL_0_31 + * @note Please check each device line mapping for EXTI Line availability + * @retval None + */ +__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine) +{ + SET_BIT(EXTI->IMR1, ExtiLine); +} +/** + * @brief Enable ExtiLine Interrupt request for Lines in range 32 to 63 + * @note The reset value for the direct lines (lines from 32 to 34, line + * 39) is set to 1 in order to enable the interrupt by default. + * Bits are set automatically at Power on. + * @rmtoll IMR2 IMx LL_EXTI_EnableIT_32_63 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_32 + * @arg @ref LL_EXTI_LINE_33 + * @arg @ref LL_EXTI_LINE_34(*) + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_37 + * @arg @ref LL_EXTI_LINE_38 + * @arg @ref LL_EXTI_LINE_39(*) + * @arg @ref LL_EXTI_LINE_40(*) + * @arg @ref LL_EXTI_LINE_ALL_32_63 + * @note (*): Available in some devices + * @retval None + */ +__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine) +{ + SET_BIT(EXTI->IMR2, ExtiLine); +} + +/** + * @brief Disable ExtiLine Interrupt request for Lines in range 0 to 31 + * @note The reset value for the direct or internal lines (see RM) + * is set to 1 in order to enable the interrupt by default. + * Bits are set automatically at Power on. + * @rmtoll IMR1 IMx LL_EXTI_DisableIT_0_31 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_22 + * @arg @ref LL_EXTI_LINE_23 + * @arg @ref LL_EXTI_LINE_24 + * @arg @ref LL_EXTI_LINE_25 + * @arg @ref LL_EXTI_LINE_26 + * @arg @ref LL_EXTI_LINE_27 + * @arg @ref LL_EXTI_LINE_28 + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 + * @arg @ref LL_EXTI_LINE_ALL_0_31 + * @note Please check each device line mapping for EXTI Line availability + * @retval None + */ +__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->IMR1, ExtiLine); +} + +/** + * @brief Disable ExtiLine Interrupt request for Lines in range 32 to 63 + * @note The reset value for the direct lines (lines from 32 to 34, line + * 39) is set to 1 in order to enable the interrupt by default. + * Bits are set automatically at Power on. + * @rmtoll IMR2 IMx LL_EXTI_DisableIT_32_63 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_32 + * @arg @ref LL_EXTI_LINE_33 + * @arg @ref LL_EXTI_LINE_34(*) + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_37 + * @arg @ref LL_EXTI_LINE_38 + * @arg @ref LL_EXTI_LINE_39(*) + * @arg @ref LL_EXTI_LINE_40(*) + * @arg @ref LL_EXTI_LINE_ALL_32_63 + * @note (*): Available in some devices + * @retval None + */ +__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->IMR2, ExtiLine); +} + +/** + * @brief Indicate if ExtiLine Interrupt request is enabled for Lines in range 0 to 31 + * @note The reset value for the direct or internal lines (see RM) + * is set to 1 in order to enable the interrupt by default. + * Bits are set automatically at Power on. + * @rmtoll IMR1 IMx LL_EXTI_IsEnabledIT_0_31 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_22 + * @arg @ref LL_EXTI_LINE_23 + * @arg @ref LL_EXTI_LINE_24 + * @arg @ref LL_EXTI_LINE_25 + * @arg @ref LL_EXTI_LINE_26 + * @arg @ref LL_EXTI_LINE_27 + * @arg @ref LL_EXTI_LINE_28 + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 + * @arg @ref LL_EXTI_LINE_ALL_0_31 + * @note Please check each device line mapping for EXTI Line availability + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsEnabledIT_0_31(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->IMR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL); +} + +/** + * @brief Indicate if ExtiLine Interrupt request is enabled for Lines in range 32 to 63 + * @note The reset value for the direct lines (lines from 32 to 34, line + * 39) is set to 1 in order to enable the interrupt by default. + * Bits are set automatically at Power on. + * @rmtoll IMR2 IMx LL_EXTI_IsEnabledIT_32_63 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_32 + * @arg @ref LL_EXTI_LINE_33 + * @arg @ref LL_EXTI_LINE_34(*) + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_37 + * @arg @ref LL_EXTI_LINE_38 + * @arg @ref LL_EXTI_LINE_39(*) + * @arg @ref LL_EXTI_LINE_40(*) + * @arg @ref LL_EXTI_LINE_ALL_32_63 + * @note (*): Available in some devices + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsEnabledIT_32_63(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->IMR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup EXTI_LL_EF_Event_Management Event_Management + * @{ + */ + +/** + * @brief Enable ExtiLine Event request for Lines in range 0 to 31 + * @rmtoll EMR1 EMx LL_EXTI_EnableEvent_0_31 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_22 + * @arg @ref LL_EXTI_LINE_23 + * @arg @ref LL_EXTI_LINE_24 + * @arg @ref LL_EXTI_LINE_25 + * @arg @ref LL_EXTI_LINE_26 + * @arg @ref LL_EXTI_LINE_27 + * @arg @ref LL_EXTI_LINE_28 + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 + * @arg @ref LL_EXTI_LINE_ALL_0_31 + * @note Please check each device line mapping for EXTI Line availability + * @retval None + */ +__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine) +{ + SET_BIT(EXTI->EMR1, ExtiLine); + +} + +/** + * @brief Enable ExtiLine Event request for Lines in range 32 to 63 + * @rmtoll EMR2 EMx LL_EXTI_EnableEvent_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_32 + * @arg @ref LL_EXTI_LINE_33 + * @arg @ref LL_EXTI_LINE_34(*) + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_37 + * @arg @ref LL_EXTI_LINE_38 + * @arg @ref LL_EXTI_LINE_39(*) + * @arg @ref LL_EXTI_LINE_40(*) + * @arg @ref LL_EXTI_LINE_ALL_32_63 + * @note (*): Available in some devices + * @retval None + */ +__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine) +{ + SET_BIT(EXTI->EMR2, ExtiLine); +} + +/** + * @brief Disable ExtiLine Event request for Lines in range 0 to 31 + * @rmtoll EMR1 EMx LL_EXTI_DisableEvent_0_31 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_22 + * @arg @ref LL_EXTI_LINE_23 + * @arg @ref LL_EXTI_LINE_24 + * @arg @ref LL_EXTI_LINE_25 + * @arg @ref LL_EXTI_LINE_26 + * @arg @ref LL_EXTI_LINE_27 + * @arg @ref LL_EXTI_LINE_28 + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 + * @arg @ref LL_EXTI_LINE_ALL_0_31 + * @note Please check each device line mapping for EXTI Line availability + * @retval None + */ +__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->EMR1, ExtiLine); +} + +/** + * @brief Disable ExtiLine Event request for Lines in range 32 to 63 + * @rmtoll EMR2 EMx LL_EXTI_DisableEvent_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_32 + * @arg @ref LL_EXTI_LINE_33 + * @arg @ref LL_EXTI_LINE_34(*) + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_37 + * @arg @ref LL_EXTI_LINE_38 + * @arg @ref LL_EXTI_LINE_39(*) + * @arg @ref LL_EXTI_LINE_40(*) + * @arg @ref LL_EXTI_LINE_ALL_32_63 + * @note (*): Available in some devices + * @retval None + */ +__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->EMR2, ExtiLine); +} + +/** + * @brief Indicate if ExtiLine Event request is enabled for Lines in range 0 to 31 + * @rmtoll EMR1 EMx LL_EXTI_IsEnabledEvent_0_31 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_22 + * @arg @ref LL_EXTI_LINE_23 + * @arg @ref LL_EXTI_LINE_24 + * @arg @ref LL_EXTI_LINE_25 + * @arg @ref LL_EXTI_LINE_26 + * @arg @ref LL_EXTI_LINE_27 + * @arg @ref LL_EXTI_LINE_28 + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 + * @arg @ref LL_EXTI_LINE_ALL_0_31 + * @note Please check each device line mapping for EXTI Line availability + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsEnabledEvent_0_31(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->EMR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL); + +} + +/** + * @brief Indicate if ExtiLine Event request is enabled for Lines in range 32 to 63 + * @rmtoll EMR2 EMx LL_EXTI_IsEnabledEvent_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_32 + * @arg @ref LL_EXTI_LINE_33 + * @arg @ref LL_EXTI_LINE_34(*) + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_37 + * @arg @ref LL_EXTI_LINE_38 + * @arg @ref LL_EXTI_LINE_39(*) + * @arg @ref LL_EXTI_LINE_40(*) + * @arg @ref LL_EXTI_LINE_ALL_32_63 + * @note (*): Available in some devices + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsEnabledEvent_32_63(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->EMR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup EXTI_LL_EF_Rising_Trigger_Management Rising_Trigger_Management + * @{ + */ + +/** + * @brief Enable ExtiLine Rising Edge Trigger for Lines in range 0 to 31 + * @note The configurable wakeup lines are edge-triggered. No glitch must be + * generated on these lines. If a rising edge on a configurable interrupt + * line occurs during a write operation in the EXTI_RTSR register, the + * pending bit is not set. + * Rising and falling edge triggers can be set for + * the same interrupt line. In this case, both generate a trigger + * condition. + * @rmtoll RTSR1 RTx LL_EXTI_EnableRisingTrig_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_22 + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 + * @note Please check each device line mapping for EXTI Line availability + * @retval None + */ +__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine) +{ + SET_BIT(EXTI->RTSR1, ExtiLine); + +} + +/** + * @brief Enable ExtiLine Rising Edge Trigger for Lines in range 32 to 63 + * @note The configurable wakeup lines are edge-triggered. No glitch must be + * generated on these lines. If a rising edge on a configurable interrupt + * line occurs during a write operation in the EXTI_RTSR register, the + * pending bit is not set.Rising and falling edge triggers can be set for + * the same interrupt line. In this case, both generate a trigger + * condition. + * @rmtoll RTSR2 RTx LL_EXTI_EnableRisingTrig_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_37 + * @arg @ref LL_EXTI_LINE_38 + * @retval None + */ +__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine) +{ + SET_BIT(EXTI->RTSR2, ExtiLine); +} + +/** + * @brief Disable ExtiLine Rising Edge Trigger for Lines in range 0 to 31 + * @note The configurable wakeup lines are edge-triggered. No glitch must be + * generated on these lines. If a rising edge on a configurable interrupt + * line occurs during a write operation in the EXTI_RTSR register, the + * pending bit is not set. + * Rising and falling edge triggers can be set for + * the same interrupt line. In this case, both generate a trigger + * condition. + * @rmtoll RTSR1 RTx LL_EXTI_DisableRisingTrig_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_22 + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 + * @note Please check each device line mapping for EXTI Line availability + * @retval None + */ +__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->RTSR1, ExtiLine); + +} + +/** + * @brief Disable ExtiLine Rising Edge Trigger for Lines in range 32 to 63 + * @note The configurable wakeup lines are edge-triggered. No glitch must be + * generated on these lines. If a rising edge on a configurable interrupt + * line occurs during a write operation in the EXTI_RTSR register, the + * pending bit is not set. + * Rising and falling edge triggers can be set for + * the same interrupt line. In this case, both generate a trigger + * condition. + * @rmtoll RTSR2 RTx LL_EXTI_DisableRisingTrig_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_37 + * @arg @ref LL_EXTI_LINE_38 + * @retval None + */ +__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->RTSR2, ExtiLine); +} + +/** + * @brief Check if rising edge trigger is enabled for Lines in range 0 to 31 + * @rmtoll RTSR1 RTx LL_EXTI_IsEnabledRisingTrig_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_22 + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 + * @note Please check each device line mapping for EXTI Line availability + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsEnabledRisingTrig_0_31(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->RTSR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL); +} + +/** + * @brief Check if rising edge trigger is enabled for Lines in range 32 to 63 + * @rmtoll RTSR2 RTx LL_EXTI_IsEnabledRisingTrig_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_37 + * @arg @ref LL_EXTI_LINE_38 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsEnabledRisingTrig_32_63(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->RTSR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup EXTI_LL_EF_Falling_Trigger_Management Falling_Trigger_Management + * @{ + */ + +/** + * @brief Enable ExtiLine Falling Edge Trigger for Lines in range 0 to 31 + * @note The configurable wakeup lines are edge-triggered. No glitch must be + * generated on these lines. If a falling edge on a configurable interrupt + * line occurs during a write operation in the EXTI_FTSR register, the + * pending bit is not set. + * Rising and falling edge triggers can be set for + * the same interrupt line. In this case, both generate a trigger + * condition. + * @rmtoll FTSR1 FTx LL_EXTI_EnableFallingTrig_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_22 + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 + * @note Please check each device line mapping for EXTI Line availability + * @retval None + */ +__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine) +{ + SET_BIT(EXTI->FTSR1, ExtiLine); +} + +/** + * @brief Enable ExtiLine Falling Edge Trigger for Lines in range 32 to 63 + * @note The configurable wakeup lines are edge-triggered. No glitch must be + * generated on these lines. If a Falling edge on a configurable interrupt + * line occurs during a write operation in the EXTI_FTSR register, the + * pending bit is not set. + * Rising and falling edge triggers can be set for + * the same interrupt line. In this case, both generate a trigger + * condition. + * @rmtoll FTSR2 FTx LL_EXTI_EnableFallingTrig_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_37 + * @arg @ref LL_EXTI_LINE_38 + * @retval None + */ +__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine) +{ + SET_BIT(EXTI->FTSR2, ExtiLine); +} + +/** + * @brief Disable ExtiLine Falling Edge Trigger for Lines in range 0 to 31 + * @note The configurable wakeup lines are edge-triggered. No glitch must be + * generated on these lines. If a Falling edge on a configurable interrupt + * line occurs during a write operation in the EXTI_FTSR register, the + * pending bit is not set. + * Rising and falling edge triggers can be set for the same interrupt line. + * In this case, both generate a trigger condition. + * @rmtoll FTSR1 FTx LL_EXTI_DisableFallingTrig_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_22 + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 + * @note Please check each device line mapping for EXTI Line availability + * @retval None + */ +__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->FTSR1, ExtiLine); +} + +/** + * @brief Disable ExtiLine Falling Edge Trigger for Lines in range 32 to 63 + * @note The configurable wakeup lines are edge-triggered. No glitch must be + * generated on these lines. If a Falling edge on a configurable interrupt + * line occurs during a write operation in the EXTI_FTSR register, the + * pending bit is not set. + * Rising and falling edge triggers can be set for the same interrupt line. + * In this case, both generate a trigger condition. + * @rmtoll FTSR2 FTx LL_EXTI_DisableFallingTrig_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_37 + * @arg @ref LL_EXTI_LINE_38 + * @retval None + */ +__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->FTSR2, ExtiLine); +} + +/** + * @brief Check if falling edge trigger is enabled for Lines in range 0 to 31 + * @rmtoll FTSR1 FTx LL_EXTI_IsEnabledFallingTrig_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_22 + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 + * @note Please check each device line mapping for EXTI Line availability + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsEnabledFallingTrig_0_31(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->FTSR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL); +} + +/** + * @brief Check if falling edge trigger is enabled for Lines in range 32 to 63 + * @rmtoll FTSR2 FTx LL_EXTI_IsEnabledFallingTrig_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_37 + * @arg @ref LL_EXTI_LINE_38 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsEnabledFallingTrig_32_63(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->FTSR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup EXTI_LL_EF_Software_Interrupt_Management Software_Interrupt_Management + * @{ + */ + +/** + * @brief Generate a software Interrupt Event for Lines in range 0 to 31 + * @note If the interrupt is enabled on this line in the EXTI_IMR1, writing a 1 to + * this bit when it is at '0' sets the corresponding pending bit in EXTI_PR1 + * resulting in an interrupt request generation. + * This bit is cleared by clearing the corresponding bit in the EXTI_PR1 + * register (by writing a 1 into the bit) + * @rmtoll SWIER1 SWIx LL_EXTI_GenerateSWI_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_22 + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 + * @note Please check each device line mapping for EXTI Line availability + * @retval None + */ +__STATIC_INLINE void LL_EXTI_GenerateSWI_0_31(uint32_t ExtiLine) +{ + SET_BIT(EXTI->SWIER1, ExtiLine); +} + +/** + * @brief Generate a software Interrupt Event for Lines in range 32 to 63 + * @note If the interrupt is enabled on this line inthe EXTI_IMR2, writing a 1 to + * this bit when it is at '0' sets the corresponding pending bit in EXTI_PR2 + * resulting in an interrupt request generation. + * This bit is cleared by clearing the corresponding bit in the EXTI_PR2 + * register (by writing a 1 into the bit) + * @rmtoll SWIER2 SWIx LL_EXTI_GenerateSWI_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_37 + * @arg @ref LL_EXTI_LINE_38 + * @retval None + */ +__STATIC_INLINE void LL_EXTI_GenerateSWI_32_63(uint32_t ExtiLine) +{ + SET_BIT(EXTI->SWIER2, ExtiLine); +} + +/** + * @} + */ + +/** @defgroup EXTI_LL_EF_Flag_Management Flag_Management + * @{ + */ + +/** + * @brief Check if the ExtLine Flag is set or not for Lines in range 0 to 31 + * @note This bit is set when the selected edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll PR1 PIFx LL_EXTI_IsActiveFlag_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_22 + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 + * @note Please check each device line mapping for EXTI Line availability + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL); +} + +/** + * @brief Check if the ExtLine Flag is set or not for Lines in range 32 to 63 + * @note This bit is set when the selected edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll PR2 PIFx LL_EXTI_IsActiveFlag_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_37 + * @arg @ref LL_EXTI_LINE_38 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_32_63(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->PR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL); +} + +/** + * @brief Read ExtLine Combination Flag for Lines in range 0 to 31 + * @note This bit is set when the selected edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll PR1 PIFx LL_EXTI_ReadFlag_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_22 + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 + * @note Please check each device line mapping for EXTI Line availability + * @retval @note This bit is set when the selected edge event arrives on the interrupt + */ +__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine) +{ + return (uint32_t)(READ_BIT(EXTI->PR1, ExtiLine)); +} + +/** + * @brief Read ExtLine Combination Flag for Lines in range 32 to 63 + * @note This bit is set when the selected edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll PR2 PIFx LL_EXTI_ReadFlag_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_37 + * @arg @ref LL_EXTI_LINE_38 + * @retval @note This bit is set when the selected edge event arrives on the interrupt + */ +__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_32_63(uint32_t ExtiLine) +{ + return (uint32_t)(READ_BIT(EXTI->PR2, ExtiLine)); +} + +/** + * @brief Clear ExtLine Flags for Lines in range 0 to 31 + * @note This bit is set when the selected edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll PR1 PIFx LL_EXTI_ClearFlag_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_22 + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 + * @note Please check each device line mapping for EXTI Line availability + * @retval None + */ +__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine) +{ + WRITE_REG(EXTI->PR1, ExtiLine); +} + +/** + * @brief Clear ExtLine Flags for Lines in range 32 to 63 + * @note This bit is set when the selected edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll PR2 PIFx LL_EXTI_ClearFlag_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_37 + * @arg @ref LL_EXTI_LINE_38 + * @retval None + */ +__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine) +{ + WRITE_REG(EXTI->PR2, ExtiLine); +} + + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup EXTI_LL_EF_Init Initialization and de-initialization functions + * @{ + */ + +uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct); +uint32_t LL_EXTI_DeInit(void); +void LL_EXTI_StructInit(LL_EXTI_InitTypeDef *EXTI_InitStruct); + + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* EXTI */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32L4xx_LL_EXTI_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h new file mode 100644 index 0000000..0285810 --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h @@ -0,0 +1,1058 @@ +/** + ****************************************************************************** + * @file stm32l4xx_ll_gpio.h + * @author MCD Application Team + * @brief Header file of GPIO LL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32L4xx_LL_GPIO_H +#define STM32L4xx_LL_GPIO_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx.h" + +/** @addtogroup STM32L4xx_LL_Driver + * @{ + */ + +#if defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || defined (GPIOF) || defined (GPIOG) || defined (GPIOH) || defined (GPIOI) + +/** @defgroup GPIO_LL GPIO + * @{ + */ +/** MISRA C:2012 deviation rule has been granted for following rules: + * Rule-18.1_d - Medium: Array pointer `GPIOx' is accessed with index [..,..] + * which may be out of array bounds [..,UNKNOWN] in following APIs: + * LL_GPIO_GetAFPin_0_7 + * LL_GPIO_SetAFPin_0_7 + * LL_GPIO_SetAFPin_8_15 + * LL_GPIO_GetAFPin_8_15 + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup GPIO_LL_Private_Macros GPIO Private Macros + * @{ + */ + +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ + +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup GPIO_LL_ES_INIT GPIO Exported Init structures + * @{ + */ + +/** + * @brief LL GPIO Init Structure definition + */ +typedef struct +{ + uint32_t Pin; /*!< Specifies the GPIO pins to be configured. + This parameter can be any value of @ref GPIO_LL_EC_PIN */ + + uint32_t Mode; /*!< Specifies the operating mode for the selected pins. + This parameter can be a value of @ref GPIO_LL_EC_MODE. + + GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetPinMode().*/ + + uint32_t Speed; /*!< Specifies the speed for the selected pins. + This parameter can be a value of @ref GPIO_LL_EC_SPEED. + + GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetPinSpeed().*/ + + uint32_t OutputType; /*!< Specifies the operating output type for the selected pins. + This parameter can be a value of @ref GPIO_LL_EC_OUTPUT. + + GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetPinOutputType().*/ + + uint32_t Pull; /*!< Specifies the operating Pull-up/Pull down for the selected pins. + This parameter can be a value of @ref GPIO_LL_EC_PULL. + + GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetPinPull().*/ + + uint32_t Alternate; /*!< Specifies the Peripheral to be connected to the selected pins. + This parameter can be a value of @ref GPIO_LL_EC_AF. + + GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetAFPin_0_7() and LL_GPIO_SetAFPin_8_15().*/ +} LL_GPIO_InitTypeDef; + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup GPIO_LL_Exported_Constants GPIO Exported Constants + * @{ + */ + +/** @defgroup GPIO_LL_EC_PIN PIN + * @{ + */ +#define LL_GPIO_PIN_0 GPIO_BSRR_BS0 /*!< Select pin 0 */ +#define LL_GPIO_PIN_1 GPIO_BSRR_BS1 /*!< Select pin 1 */ +#define LL_GPIO_PIN_2 GPIO_BSRR_BS2 /*!< Select pin 2 */ +#define LL_GPIO_PIN_3 GPIO_BSRR_BS3 /*!< Select pin 3 */ +#define LL_GPIO_PIN_4 GPIO_BSRR_BS4 /*!< Select pin 4 */ +#define LL_GPIO_PIN_5 GPIO_BSRR_BS5 /*!< Select pin 5 */ +#define LL_GPIO_PIN_6 GPIO_BSRR_BS6 /*!< Select pin 6 */ +#define LL_GPIO_PIN_7 GPIO_BSRR_BS7 /*!< Select pin 7 */ +#define LL_GPIO_PIN_8 GPIO_BSRR_BS8 /*!< Select pin 8 */ +#define LL_GPIO_PIN_9 GPIO_BSRR_BS9 /*!< Select pin 9 */ +#define LL_GPIO_PIN_10 GPIO_BSRR_BS10 /*!< Select pin 10 */ +#define LL_GPIO_PIN_11 GPIO_BSRR_BS11 /*!< Select pin 11 */ +#define LL_GPIO_PIN_12 GPIO_BSRR_BS12 /*!< Select pin 12 */ +#define LL_GPIO_PIN_13 GPIO_BSRR_BS13 /*!< Select pin 13 */ +#define LL_GPIO_PIN_14 GPIO_BSRR_BS14 /*!< Select pin 14 */ +#define LL_GPIO_PIN_15 GPIO_BSRR_BS15 /*!< Select pin 15 */ +#define LL_GPIO_PIN_ALL (GPIO_BSRR_BS0 | GPIO_BSRR_BS1 | GPIO_BSRR_BS2 | \ + GPIO_BSRR_BS3 | GPIO_BSRR_BS4 | GPIO_BSRR_BS5 | \ + GPIO_BSRR_BS6 | GPIO_BSRR_BS7 | GPIO_BSRR_BS8 | \ + GPIO_BSRR_BS9 | GPIO_BSRR_BS10 | GPIO_BSRR_BS11 | \ + GPIO_BSRR_BS12 | GPIO_BSRR_BS13 | GPIO_BSRR_BS14 | \ + GPIO_BSRR_BS15) /*!< Select all pins */ +/** + * @} + */ + +/** @defgroup GPIO_LL_EC_MODE Mode + * @{ + */ +#define LL_GPIO_MODE_INPUT (0x00000000U) /*!< Select input mode */ +#define LL_GPIO_MODE_OUTPUT GPIO_MODER_MODE0_0 /*!< Select output mode */ +#define LL_GPIO_MODE_ALTERNATE GPIO_MODER_MODE0_1 /*!< Select alternate function mode */ +#define LL_GPIO_MODE_ANALOG GPIO_MODER_MODE0 /*!< Select analog mode */ +/** + * @} + */ + +/** @defgroup GPIO_LL_EC_OUTPUT Output Type + * @{ + */ +#define LL_GPIO_OUTPUT_PUSHPULL (0x00000000U) /*!< Select push-pull as output type */ +#define LL_GPIO_OUTPUT_OPENDRAIN GPIO_OTYPER_OT0 /*!< Select open-drain as output type */ +/** + * @} + */ + +/** @defgroup GPIO_LL_EC_SPEED Output Speed + * @{ + */ +#define LL_GPIO_SPEED_FREQ_LOW (0x00000000U) /*!< Select I/O low output speed */ +#define LL_GPIO_SPEED_FREQ_MEDIUM GPIO_OSPEEDR_OSPEED0_0 /*!< Select I/O medium output speed */ +#define LL_GPIO_SPEED_FREQ_HIGH GPIO_OSPEEDR_OSPEED0_1 /*!< Select I/O fast output speed */ +#define LL_GPIO_SPEED_FREQ_VERY_HIGH GPIO_OSPEEDR_OSPEED0 /*!< Select I/O high output speed */ +/** + * @} + */ +#define LL_GPIO_SPEED_LOW LL_GPIO_SPEED_FREQ_LOW +#define LL_GPIO_SPEED_MEDIUM LL_GPIO_SPEED_FREQ_MEDIUM +#define LL_GPIO_SPEED_FAST LL_GPIO_SPEED_FREQ_HIGH +#define LL_GPIO_SPEED_HIGH LL_GPIO_SPEED_FREQ_VERY_HIGH + +/** @defgroup GPIO_LL_EC_PULL Pull Up Pull Down + * @{ + */ +#define LL_GPIO_PULL_NO (0x00000000U) /*!< Select I/O no pull */ +#define LL_GPIO_PULL_UP GPIO_PUPDR_PUPD0_0 /*!< Select I/O pull up */ +#define LL_GPIO_PULL_DOWN GPIO_PUPDR_PUPD0_1 /*!< Select I/O pull down */ +/** + * @} + */ + +/** @defgroup GPIO_LL_EC_AF Alternate Function + * @{ + */ +#define LL_GPIO_AF_0 (0x0000000U) /*!< Select alternate function 0 */ +#define LL_GPIO_AF_1 (0x0000001U) /*!< Select alternate function 1 */ +#define LL_GPIO_AF_2 (0x0000002U) /*!< Select alternate function 2 */ +#define LL_GPIO_AF_3 (0x0000003U) /*!< Select alternate function 3 */ +#define LL_GPIO_AF_4 (0x0000004U) /*!< Select alternate function 4 */ +#define LL_GPIO_AF_5 (0x0000005U) /*!< Select alternate function 5 */ +#define LL_GPIO_AF_6 (0x0000006U) /*!< Select alternate function 6 */ +#define LL_GPIO_AF_7 (0x0000007U) /*!< Select alternate function 7 */ +#define LL_GPIO_AF_8 (0x0000008U) /*!< Select alternate function 8 */ +#define LL_GPIO_AF_9 (0x0000009U) /*!< Select alternate function 9 */ +#define LL_GPIO_AF_10 (0x000000AU) /*!< Select alternate function 10 */ +#define LL_GPIO_AF_11 (0x000000BU) /*!< Select alternate function 11 */ +#define LL_GPIO_AF_12 (0x000000CU) /*!< Select alternate function 12 */ +#define LL_GPIO_AF_13 (0x000000DU) /*!< Select alternate function 13 */ +#define LL_GPIO_AF_14 (0x000000EU) /*!< Select alternate function 14 */ +#define LL_GPIO_AF_15 (0x000000FU) /*!< Select alternate function 15 */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup GPIO_LL_Exported_Macros GPIO Exported Macros + * @{ + */ + +/** @defgroup GPIO_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in GPIO register + * @param __INSTANCE__ GPIO Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_GPIO_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in GPIO register + * @param __INSTANCE__ GPIO Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_GPIO_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup GPIO_LL_Exported_Functions GPIO Exported Functions + * @{ + */ + +/** @defgroup GPIO_LL_EF_Port_Configuration Port Configuration + * @{ + */ + +/** + * @brief Configure gpio mode for a dedicated pin on dedicated port. + * @note I/O mode can be Input mode, General purpose output, Alternate function mode or Analog. + * @note Warning: only one pin can be passed as parameter. + * @rmtoll MODER MODEy LL_GPIO_SetPinMode + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @param Mode This parameter can be one of the following values: + * @arg @ref LL_GPIO_MODE_INPUT + * @arg @ref LL_GPIO_MODE_OUTPUT + * @arg @ref LL_GPIO_MODE_ALTERNATE + * @arg @ref LL_GPIO_MODE_ANALOG + * @retval None + */ +__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode) +{ + MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U))); +} + +/** + * @brief Return gpio mode for a dedicated pin on dedicated port. + * @note I/O mode can be Input mode, General purpose output, Alternate function mode or Analog. + * @note Warning: only one pin can be passed as parameter. + * @rmtoll MODER MODEy LL_GPIO_GetPinMode + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @retval Returned value can be one of the following values: + * @arg @ref LL_GPIO_MODE_INPUT + * @arg @ref LL_GPIO_MODE_OUTPUT + * @arg @ref LL_GPIO_MODE_ALTERNATE + * @arg @ref LL_GPIO_MODE_ANALOG + */ +__STATIC_INLINE uint32_t LL_GPIO_GetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin) +{ + return (uint32_t)(READ_BIT(GPIOx->MODER, + (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin) * 2U)); +} + +/** + * @brief Configure gpio output type for several pins on dedicated port. + * @note Output type as to be set when gpio pin is in output or + * alternate modes. Possible type are Push-pull or Open-drain. + * @rmtoll OTYPER OTy LL_GPIO_SetPinOutputType + * @param GPIOx GPIO Port + * @param PinMask This parameter can be a combination of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @arg @ref LL_GPIO_PIN_ALL + * @param OutputType This parameter can be one of the following values: + * @arg @ref LL_GPIO_OUTPUT_PUSHPULL + * @arg @ref LL_GPIO_OUTPUT_OPENDRAIN + * @retval None + */ +__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType) +{ + MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType)); +} + +/** + * @brief Return gpio output type for several pins on dedicated port. + * @note Output type as to be set when gpio pin is in output or + * alternate modes. Possible type are Push-pull or Open-drain. + * @note Warning: only one pin can be passed as parameter. + * @rmtoll OTYPER OTy LL_GPIO_GetPinOutputType + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @arg @ref LL_GPIO_PIN_ALL + * @retval Returned value can be one of the following values: + * @arg @ref LL_GPIO_OUTPUT_PUSHPULL + * @arg @ref LL_GPIO_OUTPUT_OPENDRAIN + */ +__STATIC_INLINE uint32_t LL_GPIO_GetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin) +{ + return (uint32_t)(READ_BIT(GPIOx->OTYPER, Pin) >> POSITION_VAL(Pin)); +} + +/** + * @brief Configure gpio speed for a dedicated pin on dedicated port. + * @note I/O speed can be Low, Medium, Fast or High speed. + * @note Warning: only one pin can be passed as parameter. + * @note Refer to datasheet for frequency specifications and the power + * supply and load conditions for each speed. + * @rmtoll OSPEEDR OSPEEDy LL_GPIO_SetPinSpeed + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @param Speed This parameter can be one of the following values: + * @arg @ref LL_GPIO_SPEED_FREQ_LOW + * @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM + * @arg @ref LL_GPIO_SPEED_FREQ_HIGH + * @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH + * @retval None + */ +__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Speed) +{ + MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)), + (Speed << (POSITION_VAL(Pin) * 2U))); +} + +/** + * @brief Return gpio speed for a dedicated pin on dedicated port. + * @note I/O speed can be Low, Medium, Fast or High speed. + * @note Warning: only one pin can be passed as parameter. + * @note Refer to datasheet for frequency specifications and the power + * supply and load conditions for each speed. + * @rmtoll OSPEEDR OSPEEDy LL_GPIO_GetPinSpeed + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @retval Returned value can be one of the following values: + * @arg @ref LL_GPIO_SPEED_FREQ_LOW + * @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM + * @arg @ref LL_GPIO_SPEED_FREQ_HIGH + * @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH + */ +__STATIC_INLINE uint32_t LL_GPIO_GetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin) +{ + return (uint32_t)(READ_BIT(GPIOx->OSPEEDR, + (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin) * 2U)); +} + +/** + * @brief Configure gpio pull-up or pull-down for a dedicated pin on a dedicated port. + * @note Warning: only one pin can be passed as parameter. + * @rmtoll PUPDR PUPDy LL_GPIO_SetPinPull + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @param Pull This parameter can be one of the following values: + * @arg @ref LL_GPIO_PULL_NO + * @arg @ref LL_GPIO_PULL_UP + * @arg @ref LL_GPIO_PULL_DOWN + * @retval None + */ +__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull) +{ + MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U))); +} + +/** + * @brief Return gpio pull-up or pull-down for a dedicated pin on a dedicated port + * @note Warning: only one pin can be passed as parameter. + * @rmtoll PUPDR PUPDy LL_GPIO_GetPinPull + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @retval Returned value can be one of the following values: + * @arg @ref LL_GPIO_PULL_NO + * @arg @ref LL_GPIO_PULL_UP + * @arg @ref LL_GPIO_PULL_DOWN + */ +__STATIC_INLINE uint32_t LL_GPIO_GetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin) +{ + return (uint32_t)(READ_BIT(GPIOx->PUPDR, + (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin) * 2U)); +} + +/** + * @brief Configure gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port. + * @note Possible values are from AF0 to AF15 depending on target. + * @note Warning: only one pin can be passed as parameter. + * @rmtoll AFRL AFSELy LL_GPIO_SetAFPin_0_7 + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @param Alternate This parameter can be one of the following values: + * @arg @ref LL_GPIO_AF_0 + * @arg @ref LL_GPIO_AF_1 + * @arg @ref LL_GPIO_AF_2 + * @arg @ref LL_GPIO_AF_3 + * @arg @ref LL_GPIO_AF_4 + * @arg @ref LL_GPIO_AF_5 + * @arg @ref LL_GPIO_AF_6 + * @arg @ref LL_GPIO_AF_7 + * @arg @ref LL_GPIO_AF_8 + * @arg @ref LL_GPIO_AF_9 + * @arg @ref LL_GPIO_AF_10 + * @arg @ref LL_GPIO_AF_11 + * @arg @ref LL_GPIO_AF_12 + * @arg @ref LL_GPIO_AF_13 + * @arg @ref LL_GPIO_AF_14 + * @arg @ref LL_GPIO_AF_15 + * @retval None + */ +__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate) +{ + MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)), + (Alternate << (POSITION_VAL(Pin) * 4U))); +} + +/** + * @brief Return gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port. + * @rmtoll AFRL AFSELy LL_GPIO_GetAFPin_0_7 + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_GPIO_AF_0 + * @arg @ref LL_GPIO_AF_1 + * @arg @ref LL_GPIO_AF_2 + * @arg @ref LL_GPIO_AF_3 + * @arg @ref LL_GPIO_AF_4 + * @arg @ref LL_GPIO_AF_5 + * @arg @ref LL_GPIO_AF_6 + * @arg @ref LL_GPIO_AF_7 + * @arg @ref LL_GPIO_AF_8 + * @arg @ref LL_GPIO_AF_9 + * @arg @ref LL_GPIO_AF_10 + * @arg @ref LL_GPIO_AF_11 + * @arg @ref LL_GPIO_AF_12 + * @arg @ref LL_GPIO_AF_13 + * @arg @ref LL_GPIO_AF_14 + * @arg @ref LL_GPIO_AF_15 + */ +__STATIC_INLINE uint32_t LL_GPIO_GetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin) +{ + return (uint32_t)(READ_BIT(GPIOx->AFR[0], + (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U))) >> (POSITION_VAL(Pin) * 4U)); +} + +/** + * @brief Configure gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port. + * @note Possible values are from AF0 to AF15 depending on target. + * @note Warning: only one pin can be passed as parameter. + * @rmtoll AFRH AFSELy LL_GPIO_SetAFPin_8_15 + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @param Alternate This parameter can be one of the following values: + * @arg @ref LL_GPIO_AF_0 + * @arg @ref LL_GPIO_AF_1 + * @arg @ref LL_GPIO_AF_2 + * @arg @ref LL_GPIO_AF_3 + * @arg @ref LL_GPIO_AF_4 + * @arg @ref LL_GPIO_AF_5 + * @arg @ref LL_GPIO_AF_6 + * @arg @ref LL_GPIO_AF_7 + * @arg @ref LL_GPIO_AF_8 + * @arg @ref LL_GPIO_AF_9 + * @arg @ref LL_GPIO_AF_10 + * @arg @ref LL_GPIO_AF_11 + * @arg @ref LL_GPIO_AF_12 + * @arg @ref LL_GPIO_AF_13 + * @arg @ref LL_GPIO_AF_14 + * @arg @ref LL_GPIO_AF_15 + * @retval None + */ +__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate) +{ + MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)), + (Alternate << (POSITION_VAL(Pin >> 8U) * 4U))); +} + +/** + * @brief Return gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port. + * @note Possible values are from AF0 to AF15 depending on target. + * @rmtoll AFRH AFSELy LL_GPIO_GetAFPin_8_15 + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @retval Returned value can be one of the following values: + * @arg @ref LL_GPIO_AF_0 + * @arg @ref LL_GPIO_AF_1 + * @arg @ref LL_GPIO_AF_2 + * @arg @ref LL_GPIO_AF_3 + * @arg @ref LL_GPIO_AF_4 + * @arg @ref LL_GPIO_AF_5 + * @arg @ref LL_GPIO_AF_6 + * @arg @ref LL_GPIO_AF_7 + * @arg @ref LL_GPIO_AF_8 + * @arg @ref LL_GPIO_AF_9 + * @arg @ref LL_GPIO_AF_10 + * @arg @ref LL_GPIO_AF_11 + * @arg @ref LL_GPIO_AF_12 + * @arg @ref LL_GPIO_AF_13 + * @arg @ref LL_GPIO_AF_14 + * @arg @ref LL_GPIO_AF_15 + */ +__STATIC_INLINE uint32_t LL_GPIO_GetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin) +{ + return (uint32_t)(READ_BIT(GPIOx->AFR[1], + (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U))) >> (POSITION_VAL(Pin >> 8U) * 4U)); +} + +#if defined(GPIO_ASCR_ASC0) +/** + * @brief Connect analog switch to ADC input of several pins for a dedicated port. + * @note This bit must be set prior to the ADC conversion. + * Only the IO which connected to the ADC input are effective. + * Other IO must be kept reset value + * @rmtoll ASCR ASCy LL_GPIO_EnablePinAnalogControl + * @param GPIOx GPIO Port + * @param PinMask This parameter can be a combination of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @arg @ref LL_GPIO_PIN_ALL + * @retval None + */ +__STATIC_INLINE void LL_GPIO_EnablePinAnalogControl(GPIO_TypeDef *GPIOx, uint32_t PinMask) +{ + SET_BIT(GPIOx->ASCR, PinMask); +} + +/** + * @brief Disconnect analog switch to ADC input of several pins for a dedicated port. + * @rmtoll ASCR ASCy LL_GPIO_DisablePinAnalogControl + * @param GPIOx GPIO Port + * @param PinMask This parameter can be a combination of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @arg @ref LL_GPIO_PIN_ALL + * @retval None + */ +__STATIC_INLINE void LL_GPIO_DisablePinAnalogControl(GPIO_TypeDef *GPIOx, uint32_t PinMask) +{ + CLEAR_BIT(GPIOx->ASCR, PinMask); +} +#endif /* GPIO_ASCR_ASC0 */ + +/** + * @brief Lock configuration of several pins for a dedicated port. + * @note When the lock sequence has been applied on a port bit, the + * value of this port bit can no longer be modified until the + * next reset. + * @note Each lock bit freezes a specific configuration register + * (control and alternate function registers). + * @rmtoll LCKR LCKK LL_GPIO_LockPin + * @param GPIOx GPIO Port + * @param PinMask This parameter can be a combination of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @arg @ref LL_GPIO_PIN_ALL + * @retval None + */ +__STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask) +{ + __IO uint32_t temp; + WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask); + WRITE_REG(GPIOx->LCKR, PinMask); + WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask); + /* Read LCKK register. This read is mandatory to complete key lock sequence */ + temp = READ_REG(GPIOx->LCKR); + (void) temp; +} + +/** + * @brief Return 1 if all pins passed as parameter, of a dedicated port, are locked. else Return 0. + * @rmtoll LCKR LCKy LL_GPIO_IsPinLocked + * @param GPIOx GPIO Port + * @param PinMask This parameter can be a combination of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @arg @ref LL_GPIO_PIN_ALL + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_GPIO_IsPinLocked(GPIO_TypeDef *GPIOx, uint32_t PinMask) +{ + return ((READ_BIT(GPIOx->LCKR, PinMask) == (PinMask)) ? 1UL : 0UL); +} + +/** + * @brief Return 1 if one of the pin of a dedicated port is locked. else return 0. + * @rmtoll LCKR LCKK LL_GPIO_IsAnyPinLocked + * @param GPIOx GPIO Port + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_GPIO_IsAnyPinLocked(GPIO_TypeDef *GPIOx) +{ + return ((READ_BIT(GPIOx->LCKR, GPIO_LCKR_LCKK) == (GPIO_LCKR_LCKK)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup GPIO_LL_EF_Data_Access Data Access + * @{ + */ + +/** + * @brief Return full input data register value for a dedicated port. + * @rmtoll IDR IDy LL_GPIO_ReadInputPort + * @param GPIOx GPIO Port + * @retval Input data register value of port + */ +__STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx) +{ + return (uint32_t)(READ_REG(GPIOx->IDR)); +} + +/** + * @brief Return if input data level for several pins of dedicated port is high or low. + * @rmtoll IDR IDy LL_GPIO_IsInputPinSet + * @param GPIOx GPIO Port + * @param PinMask This parameter can be a combination of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @arg @ref LL_GPIO_PIN_ALL + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask) +{ + return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL); +} + +/** + * @brief Write output data register for the port. + * @rmtoll ODR ODy LL_GPIO_WriteOutputPort + * @param GPIOx GPIO Port + * @param PortValue Level value for each pin of the port + * @retval None + */ +__STATIC_INLINE void LL_GPIO_WriteOutputPort(GPIO_TypeDef *GPIOx, uint32_t PortValue) +{ + WRITE_REG(GPIOx->ODR, PortValue); +} + +/** + * @brief Return full output data register value for a dedicated port. + * @rmtoll ODR ODy LL_GPIO_ReadOutputPort + * @param GPIOx GPIO Port + * @retval Output data register value of port + */ +__STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx) +{ + return (uint32_t)(READ_REG(GPIOx->ODR)); +} + +/** + * @brief Return if input data level for several pins of dedicated port is high or low. + * @rmtoll ODR ODy LL_GPIO_IsOutputPinSet + * @param GPIOx GPIO Port + * @param PinMask This parameter can be a combination of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @arg @ref LL_GPIO_PIN_ALL + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_GPIO_IsOutputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask) +{ + return ((READ_BIT(GPIOx->ODR, PinMask) == (PinMask)) ? 1UL : 0UL); +} + +/** + * @brief Set several pins to high level on dedicated gpio port. + * @rmtoll BSRR BSy LL_GPIO_SetOutputPin + * @param GPIOx GPIO Port + * @param PinMask This parameter can be a combination of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @arg @ref LL_GPIO_PIN_ALL + * @retval None + */ +__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask) +{ + WRITE_REG(GPIOx->BSRR, PinMask); +} + +/** + * @brief Set several pins to low level on dedicated gpio port. + * @rmtoll BRR BRy LL_GPIO_ResetOutputPin + * @param GPIOx GPIO Port + * @param PinMask This parameter can be a combination of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @arg @ref LL_GPIO_PIN_ALL + * @retval None + */ +__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask) +{ + WRITE_REG(GPIOx->BRR, PinMask); +} + +/** + * @brief Toggle data value for several pin of dedicated port. + * @rmtoll ODR ODy LL_GPIO_TogglePin + * @param GPIOx GPIO Port + * @param PinMask This parameter can be a combination of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @arg @ref LL_GPIO_PIN_ALL + * @retval None + */ +__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask) +{ + uint32_t odr = READ_REG(GPIOx->ODR); + WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask)); +} + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup GPIO_LL_EF_Init Initialization and de-initialization functions + * @{ + */ + +ErrorStatus LL_GPIO_DeInit(GPIO_TypeDef *GPIOx); +ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct); +void LL_GPIO_StructInit(LL_GPIO_InitTypeDef *GPIO_InitStruct); + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || defined (GPIOF) || defined (GPIOG) || defined (GPIOH) || defined (GPIOI) */ +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32L4xx_LL_GPIO_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h new file mode 100644 index 0000000..436649c --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h @@ -0,0 +1,1678 @@ +/** + ****************************************************************************** + * @file stm32l4xx_ll_pwr.h + * @author MCD Application Team + * @brief Header file of PWR LL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32L4xx_LL_PWR_H +#define STM32L4xx_LL_PWR_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx.h" + +/** @addtogroup STM32L4xx_LL_Driver + * @{ + */ + +#if defined(PWR) + +/** @defgroup PWR_LL PWR + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/* Private constants ---------------------------------------------------------*/ + +/* Private macros ------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup PWR_LL_Exported_Constants PWR Exported Constants + * @{ + */ + +/** @defgroup PWR_LL_EC_CLEAR_FLAG Clear Flags Defines + * @brief Flags defines which can be used with LL_PWR_WriteReg function + * @{ + */ +#define LL_PWR_SCR_CSBF PWR_SCR_CSBF +#define LL_PWR_SCR_CWUF PWR_SCR_CWUF +#define LL_PWR_SCR_CWUF5 PWR_SCR_CWUF5 +#define LL_PWR_SCR_CWUF4 PWR_SCR_CWUF4 +#define LL_PWR_SCR_CWUF3 PWR_SCR_CWUF3 +#define LL_PWR_SCR_CWUF2 PWR_SCR_CWUF2 +#define LL_PWR_SCR_CWUF1 PWR_SCR_CWUF1 +/** + * @} + */ + +/** @defgroup PWR_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_PWR_ReadReg function + * @{ + */ +#define LL_PWR_SR1_WUFI PWR_SR1_WUFI +#if defined(PWR_SR1_EXT_SMPS_RDY) +#define LL_PWR_SR1_EXT_SMPS_RDY PWR_SR1_EXT_SMPS_RDY +#endif /* PWR_SR1_EXT_SMPS_RDY */ +#define LL_PWR_SR1_SBF PWR_SR1_SBF +#define LL_PWR_SR1_WUF5 PWR_SR1_WUF5 +#define LL_PWR_SR1_WUF4 PWR_SR1_WUF4 +#define LL_PWR_SR1_WUF3 PWR_SR1_WUF3 +#define LL_PWR_SR1_WUF2 PWR_SR1_WUF2 +#define LL_PWR_SR1_WUF1 PWR_SR1_WUF1 +#if defined(PWR_SR2_PVMO4) +#define LL_PWR_SR2_PVMO4 PWR_SR2_PVMO4 +#endif /* PWR_SR2_PVMO4 */ +#if defined(PWR_SR2_PVMO3) +#define LL_PWR_SR2_PVMO3 PWR_SR2_PVMO3 +#endif /* PWR_SR2_PVMO3 */ +#if defined(PWR_SR2_PVMO2) +#define LL_PWR_SR2_PVMO2 PWR_SR2_PVMO2 +#endif /* PWR_SR2_PVMO2 */ +#if defined(PWR_SR2_PVMO1) +#define LL_PWR_SR2_PVMO1 PWR_SR2_PVMO1 +#endif /* PWR_SR2_PVMO1 */ +#define LL_PWR_SR2_PVDO PWR_SR2_PVDO +#define LL_PWR_SR2_VOSF PWR_SR2_VOSF +#define LL_PWR_SR2_REGLPF PWR_SR2_REGLPF +#define LL_PWR_SR2_REGLPS PWR_SR2_REGLPS +/** + * @} + */ + +/** @defgroup PWR_LL_EC_REGU_VOLTAGE REGU VOLTAGE + * @{ + */ +#define LL_PWR_REGU_VOLTAGE_SCALE1 (PWR_CR1_VOS_0) +#define LL_PWR_REGU_VOLTAGE_SCALE2 (PWR_CR1_VOS_1) +/** + * @} + */ + +/** @defgroup PWR_LL_EC_MODE_PWR MODE PWR + * @{ + */ +#define LL_PWR_MODE_STOP0 (PWR_CR1_LPMS_STOP0) +#define LL_PWR_MODE_STOP1 (PWR_CR1_LPMS_STOP1) +#define LL_PWR_MODE_STOP2 (PWR_CR1_LPMS_STOP2) +#define LL_PWR_MODE_STANDBY (PWR_CR1_LPMS_STANDBY) +#define LL_PWR_MODE_SHUTDOWN (PWR_CR1_LPMS_SHUTDOWN) +/** + * @} + */ + +/** @defgroup PWR_LL_EC_PVM_VDDUSB_1 Peripheral voltage monitoring + * @{ + */ +#if defined(PWR_CR2_PVME1) +#define LL_PWR_PVM_VDDUSB_1_2V (PWR_CR2_PVME1) /* Monitoring VDDUSB vs. 1.2V */ +#endif +#if defined(PWR_CR2_PVME2) +#define LL_PWR_PVM_VDDIO2_0_9V (PWR_CR2_PVME2) /* Monitoring VDDIO2 vs. 0.9V */ +#endif +#if defined(PWR_CR2_PVME3) +#define LL_PWR_PVM_VDDA_1_62V (PWR_CR2_PVME3) /* Monitoring VDDA vs. 1.62V */ +#endif +#if defined(PWR_CR2_PVME4) +#define LL_PWR_PVM_VDDA_2_2V (PWR_CR2_PVME4) /* Monitoring VDDA vs. 2.2V */ +#endif +/** + * @} + */ + +/** @defgroup PWR_LL_EC_PVDLEVEL PVDLEVEL + * @{ + */ +#define LL_PWR_PVDLEVEL_0 (PWR_CR2_PLS_LEV0) /* VPVD0 around 2.0 V */ +#define LL_PWR_PVDLEVEL_1 (PWR_CR2_PLS_LEV1) /* VPVD1 around 2.2 V */ +#define LL_PWR_PVDLEVEL_2 (PWR_CR2_PLS_LEV2) /* VPVD2 around 2.4 V */ +#define LL_PWR_PVDLEVEL_3 (PWR_CR2_PLS_LEV3) /* VPVD3 around 2.5 V */ +#define LL_PWR_PVDLEVEL_4 (PWR_CR2_PLS_LEV4) /* VPVD4 around 2.6 V */ +#define LL_PWR_PVDLEVEL_5 (PWR_CR2_PLS_LEV5) /* VPVD5 around 2.8 V */ +#define LL_PWR_PVDLEVEL_6 (PWR_CR2_PLS_LEV6) /* VPVD6 around 2.9 V */ +#define LL_PWR_PVDLEVEL_7 (PWR_CR2_PLS_LEV7) /* External input analog voltage (Compare internally to VREFINT) */ +/** + * @} + */ + +/** @defgroup PWR_LL_EC_WAKEUP WAKEUP + * @{ + */ +#define LL_PWR_WAKEUP_PIN1 (PWR_CR3_EWUP1) +#define LL_PWR_WAKEUP_PIN2 (PWR_CR3_EWUP2) +#define LL_PWR_WAKEUP_PIN3 (PWR_CR3_EWUP3) +#define LL_PWR_WAKEUP_PIN4 (PWR_CR3_EWUP4) +#define LL_PWR_WAKEUP_PIN5 (PWR_CR3_EWUP5) +/** + * @} + */ + +/** @defgroup PWR_LL_EC_BATT_CHARG_RESISTOR BATT CHARG RESISTOR + * @{ + */ +#define LL_PWR_BATT_CHARG_RESISTOR_5K (0x00000000U) +#define LL_PWR_BATT_CHARGRESISTOR_1_5K (PWR_CR4_VBRS) +/** + * @} + */ + +/** @defgroup PWR_LL_EC_SRAM2_CONTENT_RETENTION SRAM2 CONTENT RETENTION + * @{ + */ +#define LL_PWR_NO_SRAM2_RETENTION (0x00000000U) +#if defined(PWR_CR3_RRS_1) +#define LL_PWR_FULL_SRAM2_RETENTION PWR_CR3_RRS_0 +#define LL_PWR_4KBYTES_SRAM2_RETENTION PWR_CR3_RRS_1 +#else +#define LL_PWR_FULL_SRAM2_RETENTION PWR_CR3_RRS +#endif /* PWR_CR3_RRS_1 */ +/** + * @} + */ + +/** @defgroup PWR_LL_EC_GPIO GPIO + * @{ + */ +#define LL_PWR_GPIO_A ((uint32_t)(&(PWR->PUCRA))) +#define LL_PWR_GPIO_B ((uint32_t)(&(PWR->PUCRB))) +#define LL_PWR_GPIO_C ((uint32_t)(&(PWR->PUCRC))) +#define LL_PWR_GPIO_D ((uint32_t)(&(PWR->PUCRD))) +#define LL_PWR_GPIO_E ((uint32_t)(&(PWR->PUCRE))) +#if defined(GPIOF) +#define LL_PWR_GPIO_F ((uint32_t)(&(PWR->PUCRF))) +#endif +#if defined(GPIOG) +#define LL_PWR_GPIO_G ((uint32_t)(&(PWR->PUCRG))) +#endif +#if defined(GPIOH) +#define LL_PWR_GPIO_H ((uint32_t)(&(PWR->PUCRH))) +#endif +#if defined(GPIOI) +#define LL_PWR_GPIO_I ((uint32_t)(&(PWR->PUCRI))) +#endif +/** + * @} + */ + +/** @defgroup PWR_LL_EC_GPIO_BIT GPIO BIT + * @{ + */ +#define LL_PWR_GPIO_BIT_0 (0x00000001U) +#define LL_PWR_GPIO_BIT_1 (0x00000002U) +#define LL_PWR_GPIO_BIT_2 (0x00000004U) +#define LL_PWR_GPIO_BIT_3 (0x00000008U) +#define LL_PWR_GPIO_BIT_4 (0x00000010U) +#define LL_PWR_GPIO_BIT_5 (0x00000020U) +#define LL_PWR_GPIO_BIT_6 (0x00000040U) +#define LL_PWR_GPIO_BIT_7 (0x00000080U) +#define LL_PWR_GPIO_BIT_8 (0x00000100U) +#define LL_PWR_GPIO_BIT_9 (0x00000200U) +#define LL_PWR_GPIO_BIT_10 (0x00000400U) +#define LL_PWR_GPIO_BIT_11 (0x00000800U) +#define LL_PWR_GPIO_BIT_12 (0x00001000U) +#define LL_PWR_GPIO_BIT_13 (0x00002000U) +#define LL_PWR_GPIO_BIT_14 (0x00004000U) +#define LL_PWR_GPIO_BIT_15 (0x00008000U) +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup PWR_LL_Exported_Macros PWR Exported Macros + * @{ + */ + +/** @defgroup PWR_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in PWR register + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__)) + +/** + * @brief Read a value in PWR register + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_PWR_ReadReg(__REG__) READ_REG(PWR->__REG__) +/** + * @} + */ + +/** + * @} + */ + + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup PWR_LL_Exported_Functions PWR Exported Functions + * @{ + */ + +/** @defgroup PWR_LL_EF_Configuration Configuration + * @{ + */ + +/** + * @brief Switch the regulator from main mode to low-power mode + * @rmtoll CR1 LPR LL_PWR_EnableLowPowerRunMode + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableLowPowerRunMode(void) +{ + SET_BIT(PWR->CR1, PWR_CR1_LPR); +} + +/** + * @brief Switch the regulator from low-power mode to main mode + * @rmtoll CR1 LPR LL_PWR_DisableLowPowerRunMode + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableLowPowerRunMode(void) +{ + CLEAR_BIT(PWR->CR1, PWR_CR1_LPR); +} + +/** + * @brief Switch from run main mode to run low-power mode. + * @rmtoll CR1 LPR LL_PWR_EnterLowPowerRunMode + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnterLowPowerRunMode(void) +{ + LL_PWR_EnableLowPowerRunMode(); +} + +/** + * @brief Switch from run main mode to low-power mode. + * @rmtoll CR1 LPR LL_PWR_ExitLowPowerRunMode + * @retval None + */ +__STATIC_INLINE void LL_PWR_ExitLowPowerRunMode(void) +{ + LL_PWR_DisableLowPowerRunMode(); +} + +/** + * @brief Check if the regulator is in low-power mode + * @rmtoll CR1 LPR LL_PWR_IsEnabledLowPowerRunMode + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledLowPowerRunMode(void) +{ + return ((READ_BIT(PWR->CR1, PWR_CR1_LPR) == (PWR_CR1_LPR)) ? 1UL : 0UL); +} + +/** + * @brief Set the main internal regulator output voltage + * @note This configuration may be completed with LL_PWR_EnableRange1BoostMode() on STM32L4Rx/STM32L4Sx devices. + * @rmtoll CR1 VOS LL_PWR_SetRegulVoltageScaling + * @param VoltageScaling This parameter can be one of the following values: + * @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1 + * @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2 + * @retval None + */ +__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling) +{ + MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling); +} + +/** + * @brief Get the main internal regulator output voltage + * @rmtoll CR1 VOS LL_PWR_GetRegulVoltageScaling + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1 + * @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2 + */ +__STATIC_INLINE uint32_t LL_PWR_GetRegulVoltageScaling(void) +{ + return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_VOS)); +} + +#if defined(PWR_CR5_R1MODE) +/** + * @brief Enable main regulator voltage range 1 boost mode + * @rmtoll CR5 R1MODE LL_PWR_EnableRange1BoostMode + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableRange1BoostMode(void) +{ + CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE); +} + +/** + * @brief Disable main regulator voltage range 1 boost mode + * @rmtoll CR5 R1MODE LL_PWR_DisableRange1BoostMode + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableRange1BoostMode(void) +{ + SET_BIT(PWR->CR5, PWR_CR5_R1MODE); +} + +/** + * @brief Check if the main regulator voltage range 1 boost mode is enabled + * @rmtoll CR5 R1MODE LL_PWR_IsEnabledRange1BoostMode + * @retval Inverted state of bit (0 or 1). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledRange1BoostMode(void) +{ + return ((READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == 0x0U) ? 1UL : 0UL); +} +#endif /* PWR_CR5_R1MODE */ + +/** + * @brief Enable access to the backup domain + * @rmtoll CR1 DBP LL_PWR_EnableBkUpAccess + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableBkUpAccess(void) +{ + SET_BIT(PWR->CR1, PWR_CR1_DBP); +} + +/** + * @brief Disable access to the backup domain + * @rmtoll CR1 DBP LL_PWR_DisableBkUpAccess + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableBkUpAccess(void) +{ + CLEAR_BIT(PWR->CR1, PWR_CR1_DBP); +} + +/** + * @brief Check if the backup domain is enabled + * @rmtoll CR1 DBP LL_PWR_IsEnabledBkUpAccess + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void) +{ + return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL); +} + +/** + * @brief Set Low-Power mode + * @rmtoll CR1 LPMS LL_PWR_SetPowerMode + * @param LowPowerMode This parameter can be one of the following values: + * @arg @ref LL_PWR_MODE_STOP0 + * @arg @ref LL_PWR_MODE_STOP1 + * @arg @ref LL_PWR_MODE_STOP2 + * @arg @ref LL_PWR_MODE_STANDBY + * @arg @ref LL_PWR_MODE_SHUTDOWN + * @retval None + */ +__STATIC_INLINE void LL_PWR_SetPowerMode(uint32_t LowPowerMode) +{ + MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, LowPowerMode); +} + +/** + * @brief Get Low-Power mode + * @rmtoll CR1 LPMS LL_PWR_GetPowerMode + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_MODE_STOP0 + * @arg @ref LL_PWR_MODE_STOP1 + * @arg @ref LL_PWR_MODE_STOP2 + * @arg @ref LL_PWR_MODE_STANDBY + * @arg @ref LL_PWR_MODE_SHUTDOWN + */ +__STATIC_INLINE uint32_t LL_PWR_GetPowerMode(void) +{ + return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_LPMS)); +} + +#if defined(PWR_CR1_RRSTP) +/** + * @brief Enable SRAM3 content retention in Stop mode + * @rmtoll CR1 RRSTP LL_PWR_EnableSRAM3Retention + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableSRAM3Retention(void) +{ + SET_BIT(PWR->CR1, PWR_CR1_RRSTP); +} + +/** + * @brief Disable SRAM3 content retention in Stop mode + * @rmtoll CR1 RRSTP LL_PWR_DisableSRAM3Retention + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableSRAM3Retention(void) +{ + CLEAR_BIT(PWR->CR1, PWR_CR1_RRSTP); +} + +/** + * @brief Check if SRAM3 content retention in Stop mode is enabled + * @rmtoll CR1 RRSTP LL_PWR_IsEnabledSRAM3Retention + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledSRAM3Retention(void) +{ + return ((READ_BIT(PWR->CR1, PWR_CR1_RRSTP) == (PWR_CR1_RRSTP)) ? 1UL : 0UL); +} +#endif /* PWR_CR1_RRSTP */ + +#if defined(PWR_CR3_DSIPDEN) +/** + * @brief Enable pull-down activation on DSI pins + * @rmtoll CR3 DSIPDEN LL_PWR_EnableDSIPinsPDActivation + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableDSIPinsPDActivation(void) +{ + SET_BIT(PWR->CR3, PWR_CR3_DSIPDEN); +} + +/** + * @brief Disable pull-down activation on DSI pins + * @rmtoll CR3 DSIPDEN LL_PWR_DisableDSIPinsPDActivation + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableDSIPinsPDActivation(void) +{ + CLEAR_BIT(PWR->CR3, PWR_CR3_DSIPDEN); +} + +/** + * @brief Check if pull-down activation on DSI pins is enabled + * @rmtoll CR3 DSIPDEN LL_PWR_IsEnabledDSIPinsPDActivation + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledDSIPinsPDActivation(void) +{ + return ((READ_BIT(PWR->CR3, PWR_CR3_DSIPDEN) == (PWR_CR3_DSIPDEN)) ? 1UL : 0UL); +} +#endif /* PWR_CR3_DSIPDEN */ + +#if defined(PWR_CR2_USV) +/** + * @brief Enable VDDUSB supply + * @rmtoll CR2 USV LL_PWR_EnableVddUSB + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableVddUSB(void) +{ + SET_BIT(PWR->CR2, PWR_CR2_USV); +} + +/** + * @brief Disable VDDUSB supply + * @rmtoll CR2 USV LL_PWR_DisableVddUSB + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableVddUSB(void) +{ + CLEAR_BIT(PWR->CR2, PWR_CR2_USV); +} + +/** + * @brief Check if VDDUSB supply is enabled + * @rmtoll CR2 USV LL_PWR_IsEnabledVddUSB + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledVddUSB(void) +{ + return ((READ_BIT(PWR->CR2, PWR_CR2_USV) == (PWR_CR2_USV)) ? 1UL : 0UL); +} +#endif + +#if defined(PWR_CR2_IOSV) +/** + * @brief Enable VDDIO2 supply + * @rmtoll CR2 IOSV LL_PWR_EnableVddIO2 + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableVddIO2(void) +{ + SET_BIT(PWR->CR2, PWR_CR2_IOSV); +} + +/** + * @brief Disable VDDIO2 supply + * @rmtoll CR2 IOSV LL_PWR_DisableVddIO2 + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableVddIO2(void) +{ + CLEAR_BIT(PWR->CR2, PWR_CR2_IOSV); +} + +/** + * @brief Check if VDDIO2 supply is enabled + * @rmtoll CR2 IOSV LL_PWR_IsEnabledVddIO2 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledVddIO2(void) +{ + return ((READ_BIT(PWR->CR2, PWR_CR2_IOSV) == (PWR_CR2_IOSV)) ? 1UL : 0UL); +} +#endif + +/** + * @brief Enable the Power Voltage Monitoring on a peripheral + * @rmtoll CR2 PVME1 LL_PWR_EnablePVM\n + * CR2 PVME2 LL_PWR_EnablePVM\n + * CR2 PVME3 LL_PWR_EnablePVM\n + * CR2 PVME4 LL_PWR_EnablePVM + * @param PeriphVoltage This parameter can be one of the following values: + * @arg @ref LL_PWR_PVM_VDDUSB_1_2V (*) + * @arg @ref LL_PWR_PVM_VDDIO2_0_9V (*) + * @arg @ref LL_PWR_PVM_VDDA_1_62V + * @arg @ref LL_PWR_PVM_VDDA_2_2V + * + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnablePVM(uint32_t PeriphVoltage) +{ + SET_BIT(PWR->CR2, PeriphVoltage); +} + +/** + * @brief Disable the Power Voltage Monitoring on a peripheral + * @rmtoll CR2 PVME1 LL_PWR_DisablePVM\n + * CR2 PVME2 LL_PWR_DisablePVM\n + * CR2 PVME3 LL_PWR_DisablePVM\n + * CR2 PVME4 LL_PWR_DisablePVM + * @param PeriphVoltage This parameter can be one of the following values: + * @arg @ref LL_PWR_PVM_VDDUSB_1_2V (*) + * @arg @ref LL_PWR_PVM_VDDIO2_0_9V (*) + * @arg @ref LL_PWR_PVM_VDDA_1_62V + * @arg @ref LL_PWR_PVM_VDDA_2_2V + * + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisablePVM(uint32_t PeriphVoltage) +{ + CLEAR_BIT(PWR->CR2, PeriphVoltage); +} + +/** + * @brief Check if Power Voltage Monitoring is enabled on a peripheral + * @rmtoll CR2 PVME1 LL_PWR_IsEnabledPVM\n + * CR2 PVME2 LL_PWR_IsEnabledPVM\n + * CR2 PVME3 LL_PWR_IsEnabledPVM\n + * CR2 PVME4 LL_PWR_IsEnabledPVM + * @param PeriphVoltage This parameter can be one of the following values: + * @arg @ref LL_PWR_PVM_VDDUSB_1_2V (*) + * @arg @ref LL_PWR_PVM_VDDIO2_0_9V (*) + * @arg @ref LL_PWR_PVM_VDDA_1_62V + * @arg @ref LL_PWR_PVM_VDDA_2_2V + * + * (*) value not defined in all devices + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledPVM(uint32_t PeriphVoltage) +{ + return ((READ_BIT(PWR->CR2, PeriphVoltage) == (PeriphVoltage)) ? 1UL : 0UL); +} + +/** + * @brief Configure the voltage threshold detected by the Power Voltage Detector + * @rmtoll CR2 PLS LL_PWR_SetPVDLevel + * @param PVDLevel This parameter can be one of the following values: + * @arg @ref LL_PWR_PVDLEVEL_0 + * @arg @ref LL_PWR_PVDLEVEL_1 + * @arg @ref LL_PWR_PVDLEVEL_2 + * @arg @ref LL_PWR_PVDLEVEL_3 + * @arg @ref LL_PWR_PVDLEVEL_4 + * @arg @ref LL_PWR_PVDLEVEL_5 + * @arg @ref LL_PWR_PVDLEVEL_6 + * @arg @ref LL_PWR_PVDLEVEL_7 + * @retval None + */ +__STATIC_INLINE void LL_PWR_SetPVDLevel(uint32_t PVDLevel) +{ + MODIFY_REG(PWR->CR2, PWR_CR2_PLS, PVDLevel); +} + +/** + * @brief Get the voltage threshold detection + * @rmtoll CR2 PLS LL_PWR_GetPVDLevel + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_PVDLEVEL_0 + * @arg @ref LL_PWR_PVDLEVEL_1 + * @arg @ref LL_PWR_PVDLEVEL_2 + * @arg @ref LL_PWR_PVDLEVEL_3 + * @arg @ref LL_PWR_PVDLEVEL_4 + * @arg @ref LL_PWR_PVDLEVEL_5 + * @arg @ref LL_PWR_PVDLEVEL_6 + * @arg @ref LL_PWR_PVDLEVEL_7 + */ +__STATIC_INLINE uint32_t LL_PWR_GetPVDLevel(void) +{ + return (uint32_t)(READ_BIT(PWR->CR2, PWR_CR2_PLS)); +} + +/** + * @brief Enable Power Voltage Detector + * @rmtoll CR2 PVDE LL_PWR_EnablePVD + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnablePVD(void) +{ + SET_BIT(PWR->CR2, PWR_CR2_PVDE); +} + +/** + * @brief Disable Power Voltage Detector + * @rmtoll CR2 PVDE LL_PWR_DisablePVD + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisablePVD(void) +{ + CLEAR_BIT(PWR->CR2, PWR_CR2_PVDE); +} + +/** + * @brief Check if Power Voltage Detector is enabled + * @rmtoll CR2 PVDE LL_PWR_IsEnabledPVD + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledPVD(void) +{ + return ((READ_BIT(PWR->CR2, PWR_CR2_PVDE) == (PWR_CR2_PVDE)) ? 1UL : 0UL); +} + +/** + * @brief Enable Internal Wake-up line + * @rmtoll CR3 EIWF LL_PWR_EnableInternWU + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableInternWU(void) +{ + SET_BIT(PWR->CR3, PWR_CR3_EIWF); +} + +/** + * @brief Disable Internal Wake-up line + * @rmtoll CR3 EIWF LL_PWR_DisableInternWU + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableInternWU(void) +{ + CLEAR_BIT(PWR->CR3, PWR_CR3_EIWF); +} + +/** + * @brief Check if Internal Wake-up line is enabled + * @rmtoll CR3 EIWF LL_PWR_IsEnabledInternWU + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledInternWU(void) +{ + return ((READ_BIT(PWR->CR3, PWR_CR3_EIWF) == (PWR_CR3_EIWF)) ? 1UL : 0UL); +} + +/** + * @brief Enable pull-up and pull-down configuration + * @rmtoll CR3 APC LL_PWR_EnablePUPDCfg + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnablePUPDCfg(void) +{ + SET_BIT(PWR->CR3, PWR_CR3_APC); +} + +/** + * @brief Disable pull-up and pull-down configuration + * @rmtoll CR3 APC LL_PWR_DisablePUPDCfg + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisablePUPDCfg(void) +{ + CLEAR_BIT(PWR->CR3, PWR_CR3_APC); +} + +/** + * @brief Check if pull-up and pull-down configuration is enabled + * @rmtoll CR3 APC LL_PWR_IsEnabledPUPDCfg + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledPUPDCfg(void) +{ + return ((READ_BIT(PWR->CR3, PWR_CR3_APC) == (PWR_CR3_APC)) ? 1UL : 0UL); +} + +#if defined(PWR_CR3_DSIPDEN) +/** + * @brief Enable pull-down activation on DSI pins + * @rmtoll CR3 DSIPDEN LL_PWR_EnableDSIPullDown + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableDSIPullDown(void) +{ + SET_BIT(PWR->CR3, PWR_CR3_DSIPDEN); +} + +/** + * @brief Disable pull-down activation on DSI pins + * @rmtoll CR3 DSIPDEN LL_PWR_DisableDSIPullDown + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableDSIPullDown(void) +{ + CLEAR_BIT(PWR->CR3, PWR_CR3_DSIPDEN); +} + +/** + * @brief Check if pull-down activation on DSI pins is enabled + * @rmtoll CR3 DSIPDEN LL_PWR_IsEnabledDSIPullDown + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledDSIPullDown(void) +{ + return ((READ_BIT(PWR->CR3, PWR_CR3_DSIPDEN) == (PWR_CR3_DSIPDEN)) ? 1UL : 0UL); +} +#endif /* PWR_CR3_DSIPDEN */ + +#if defined(PWR_CR3_ENULP) +/** + * @brief Enable Ultra Low Power BORL, BORH and PVD for STOP2 and Standby modes + * @rmtoll CR3 ENULP LL_PWR_EnableBORPVD_ULP + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableBORPVD_ULP(void) +{ + SET_BIT(PWR->CR3, PWR_CR3_ENULP); +} + +/** + * @brief Disable Ultra Low Power BORL, BORH and PVD for STOP2 and Standby modes + * @rmtoll CR3 ENULP LL_PWR_DisableBORPVD_ULP + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableBORPVD_ULP(void) +{ + CLEAR_BIT(PWR->CR3, PWR_CR3_ENULP); +} + +/** + * @brief Check if Ultra Low Power BORL, BORH and PVD for STOP2 and Standby modes is enabled + * @rmtoll CR3 ENULP LL_PWR_IsEnabledBORPVD_ULP + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledBORPVD_ULP(void) +{ + return ((READ_BIT(PWR->CR3, PWR_CR3_ENULP) == (PWR_CR3_ENULP)) ? 1UL : 0UL); +} +#endif /* PWR_CR3_ENULP */ + +/** + * @brief Enable SRAM2 full content retention in Standby mode + * @rmtoll CR3 RRS LL_PWR_EnableSRAM2Retention + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableSRAM2Retention(void) +{ + MODIFY_REG(PWR->CR3, PWR_CR3_RRS, LL_PWR_FULL_SRAM2_RETENTION); +} + +/** + * @brief Disable SRAM2 content retention in Standby mode + * @rmtoll CR3 RRS LL_PWR_DisableSRAM2Retention + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableSRAM2Retention(void) +{ + CLEAR_BIT(PWR->CR3, PWR_CR3_RRS); +} + +/** + * @brief Check if SRAM2 full content retention in Standby mode is enabled + * @rmtoll CR3 RRS LL_PWR_IsEnabledSRAM2Retention + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledSRAM2Retention(void) +{ + return ((READ_BIT(PWR->CR3, PWR_CR3_RRS) == (LL_PWR_FULL_SRAM2_RETENTION)) ? 1UL : 0UL); +} + +/** + * @brief Set SRAM2 content retention in Standby mode + * @rmtoll CR3 RRS LL_PWR_SetSRAM2ContentRetention + * @param SRAM2Size This parameter can be one of the following values: + * @arg @ref LL_PWR_NO_SRAM2_RETENTION + * @arg @ref LL_PWR_FULL_SRAM2_RETENTION + * @arg @ref LL_PWR_4KBYTES_SRAM2_RETENTION + * @note LL_PWR_4KBYTES_SRAM2_RETENTION parameter is not available on all devices + * @note Setting LL_PWR_NO_SRAM2_RETENTION is same as calling LL_PWR_DisableSRAM2Retention() + * @note Setting LL_PWR_FULL_SRAM2_RETENTION is same as calling LL_PWR_EnableSRAM2Retention() + * @retval None + */ +__STATIC_INLINE void LL_PWR_SetSRAM2ContentRetention(uint32_t SRAM2Size) +{ + MODIFY_REG(PWR->CR3, PWR_CR3_RRS, SRAM2Size); +} + +/** + * @brief Get SRAM2 content retention in Standby mode + * @rmtoll CR3 RRS LL_PWR_GetSRAM2ContentRetention + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_NO_SRAM2_RETENTION + * @arg @ref LL_PWR_FULL_SRAM2_RETENTION + * @arg @ref LL_PWR_4KBYTES_SRAM2_RETENTION + * @note LL_PWR_4KBYTES_SRAM2_RETENTION parameter is not available on all devices + */ +__STATIC_INLINE uint32_t LL_PWR_GetSRAM2ContentRetention(void) +{ + return (uint32_t)(READ_BIT(PWR->CR3, PWR_CR3_RRS)); +} + +/** + * @brief Enable the WakeUp PINx functionality + * @rmtoll CR3 EWUP1 LL_PWR_EnableWakeUpPin\n + * CR3 EWUP2 LL_PWR_EnableWakeUpPin\n + * CR3 EWUP3 LL_PWR_EnableWakeUpPin\n + * CR3 EWUP4 LL_PWR_EnableWakeUpPin\n + * CR3 EWUP5 LL_PWR_EnableWakeUpPin\n + * @param WakeUpPin This parameter can be one of the following values: + * @arg @ref LL_PWR_WAKEUP_PIN1 + * @arg @ref LL_PWR_WAKEUP_PIN2 + * @arg @ref LL_PWR_WAKEUP_PIN3 + * @arg @ref LL_PWR_WAKEUP_PIN4 + * @arg @ref LL_PWR_WAKEUP_PIN5 + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableWakeUpPin(uint32_t WakeUpPin) +{ + SET_BIT(PWR->CR3, WakeUpPin); +} + +/** + * @brief Disable the WakeUp PINx functionality + * @rmtoll CR3 EWUP1 LL_PWR_DisableWakeUpPin\n + * CR3 EWUP2 LL_PWR_DisableWakeUpPin\n + * CR3 EWUP3 LL_PWR_DisableWakeUpPin\n + * CR3 EWUP4 LL_PWR_DisableWakeUpPin\n + * CR3 EWUP5 LL_PWR_DisableWakeUpPin\n + * @param WakeUpPin This parameter can be one of the following values: + * @arg @ref LL_PWR_WAKEUP_PIN1 + * @arg @ref LL_PWR_WAKEUP_PIN2 + * @arg @ref LL_PWR_WAKEUP_PIN3 + * @arg @ref LL_PWR_WAKEUP_PIN4 + * @arg @ref LL_PWR_WAKEUP_PIN5 + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableWakeUpPin(uint32_t WakeUpPin) +{ + CLEAR_BIT(PWR->CR3, WakeUpPin); +} + +/** + * @brief Check if the WakeUp PINx functionality is enabled + * @rmtoll CR3 EWUP1 LL_PWR_IsEnabledWakeUpPin\n + * CR3 EWUP2 LL_PWR_IsEnabledWakeUpPin\n + * CR3 EWUP3 LL_PWR_IsEnabledWakeUpPin\n + * CR3 EWUP4 LL_PWR_IsEnabledWakeUpPin\n + * CR3 EWUP5 LL_PWR_IsEnabledWakeUpPin\n + * @param WakeUpPin This parameter can be one of the following values: + * @arg @ref LL_PWR_WAKEUP_PIN1 + * @arg @ref LL_PWR_WAKEUP_PIN2 + * @arg @ref LL_PWR_WAKEUP_PIN3 + * @arg @ref LL_PWR_WAKEUP_PIN4 + * @arg @ref LL_PWR_WAKEUP_PIN5 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledWakeUpPin(uint32_t WakeUpPin) +{ + return ((READ_BIT(PWR->CR3, WakeUpPin) == (WakeUpPin)) ? 1UL : 0UL); +} + +#if defined(PWR_CR4_EXT_SMPS_ON) +/** + * @brief Enable the CFLDO working @ 0.95V + * @note When external SMPS is used & CFLDO operating in Range 2, the regulated voltage of the + * internal CFLDO can be reduced to 0.95V. + * @rmtoll CR4 EXT_SMPS_ON LL_PWR_EnableExtSMPS_0V95 + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableExtSMPS_0V95(void) +{ + SET_BIT(PWR->CR4, PWR_CR4_EXT_SMPS_ON); +} + +/** + * @brief Disable the CFLDO working @ 0.95V + * @note When external SMPS is used & CFLDO operating in Range 2, the regulated voltage of the + * internal CFLDO can be reduced to 0.95V. + * @rmtoll CR4 EXT_SMPS_ON LL_PWR_DisableExtSMPS_0V95 + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableExtSMPS_0V95(void) +{ + CLEAR_BIT(PWR->CR4, PWR_CR4_EXT_SMPS_ON); +} + +/** + * @brief Check if CFLDO is working @ 0.95V + * @note When external SMPS is used & CFLDO operating in Range 2, the regulated voltage of the + * internal CFLDO can be reduced to 0.95V. + * @rmtoll CR4 EXT_SMPS_ON LL_PWR_IsEnabledExtSMPS_0V95 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledExtSMPS_0V95(void) +{ + return ((READ_BIT(PWR->CR4, PWR_CR4_EXT_SMPS_ON) == (PWR_CR4_EXT_SMPS_ON)) ? 1UL : 0UL); +} +#endif /* PWR_CR4_EXT_SMPS_ON */ + +/** + * @brief Set the resistor impedance + * @rmtoll CR4 VBRS LL_PWR_SetBattChargResistor + * @param Resistor This parameter can be one of the following values: + * @arg @ref LL_PWR_BATT_CHARG_RESISTOR_5K + * @arg @ref LL_PWR_BATT_CHARGRESISTOR_1_5K + * @retval None + */ +__STATIC_INLINE void LL_PWR_SetBattChargResistor(uint32_t Resistor) +{ + MODIFY_REG(PWR->CR4, PWR_CR4_VBRS, Resistor); +} + +/** + * @brief Get the resistor impedance + * @rmtoll CR4 VBRS LL_PWR_GetBattChargResistor + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_BATT_CHARG_RESISTOR_5K + * @arg @ref LL_PWR_BATT_CHARGRESISTOR_1_5K + */ +__STATIC_INLINE uint32_t LL_PWR_GetBattChargResistor(void) +{ + return (uint32_t)(READ_BIT(PWR->CR4, PWR_CR4_VBRS)); +} + +/** + * @brief Enable battery charging + * @rmtoll CR4 VBE LL_PWR_EnableBatteryCharging + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableBatteryCharging(void) +{ + SET_BIT(PWR->CR4, PWR_CR4_VBE); +} + +/** + * @brief Disable battery charging + * @rmtoll CR4 VBE LL_PWR_DisableBatteryCharging + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableBatteryCharging(void) +{ + CLEAR_BIT(PWR->CR4, PWR_CR4_VBE); +} + +/** + * @brief Check if battery charging is enabled + * @rmtoll CR4 VBE LL_PWR_IsEnabledBatteryCharging + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledBatteryCharging(void) +{ + return ((READ_BIT(PWR->CR4, PWR_CR4_VBE) == (PWR_CR4_VBE)) ? 1UL : 0UL); +} + +/** + * @brief Set the Wake-Up pin polarity low for the event detection + * @rmtoll CR4 WP1 LL_PWR_SetWakeUpPinPolarityLow\n + * CR4 WP2 LL_PWR_SetWakeUpPinPolarityLow\n + * CR4 WP3 LL_PWR_SetWakeUpPinPolarityLow\n + * CR4 WP4 LL_PWR_SetWakeUpPinPolarityLow\n + * CR4 WP5 LL_PWR_SetWakeUpPinPolarityLow + * @param WakeUpPin This parameter can be one of the following values: + * @arg @ref LL_PWR_WAKEUP_PIN1 + * @arg @ref LL_PWR_WAKEUP_PIN2 + * @arg @ref LL_PWR_WAKEUP_PIN3 + * @arg @ref LL_PWR_WAKEUP_PIN4 + * @arg @ref LL_PWR_WAKEUP_PIN5 + * @retval None + */ +__STATIC_INLINE void LL_PWR_SetWakeUpPinPolarityLow(uint32_t WakeUpPin) +{ + SET_BIT(PWR->CR4, WakeUpPin); +} + +/** + * @brief Set the Wake-Up pin polarity high for the event detection + * @rmtoll CR4 WP1 LL_PWR_SetWakeUpPinPolarityHigh\n + * CR4 WP2 LL_PWR_SetWakeUpPinPolarityHigh\n + * CR4 WP3 LL_PWR_SetWakeUpPinPolarityHigh\n + * CR4 WP4 LL_PWR_SetWakeUpPinPolarityHigh\n + * CR4 WP5 LL_PWR_SetWakeUpPinPolarityHigh + * @param WakeUpPin This parameter can be one of the following values: + * @arg @ref LL_PWR_WAKEUP_PIN1 + * @arg @ref LL_PWR_WAKEUP_PIN2 + * @arg @ref LL_PWR_WAKEUP_PIN3 + * @arg @ref LL_PWR_WAKEUP_PIN4 + * @arg @ref LL_PWR_WAKEUP_PIN5 + * @retval None + */ +__STATIC_INLINE void LL_PWR_SetWakeUpPinPolarityHigh(uint32_t WakeUpPin) +{ + CLEAR_BIT(PWR->CR4, WakeUpPin); +} + +/** + * @brief Get the Wake-Up pin polarity for the event detection + * @rmtoll CR4 WP1 LL_PWR_IsWakeUpPinPolarityLow\n + * CR4 WP2 LL_PWR_IsWakeUpPinPolarityLow\n + * CR4 WP3 LL_PWR_IsWakeUpPinPolarityLow\n + * CR4 WP4 LL_PWR_IsWakeUpPinPolarityLow\n + * CR4 WP5 LL_PWR_IsWakeUpPinPolarityLow + * @param WakeUpPin This parameter can be one of the following values: + * @arg @ref LL_PWR_WAKEUP_PIN1 + * @arg @ref LL_PWR_WAKEUP_PIN2 + * @arg @ref LL_PWR_WAKEUP_PIN3 + * @arg @ref LL_PWR_WAKEUP_PIN4 + * @arg @ref LL_PWR_WAKEUP_PIN5 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsWakeUpPinPolarityLow(uint32_t WakeUpPin) +{ + return ((READ_BIT(PWR->CR4, WakeUpPin) == (WakeUpPin)) ? 1UL : 0UL); +} + +/** + * @brief Enable GPIO pull-up state in Standby and Shutdown modes + * @rmtoll PUCRA PU0-15 LL_PWR_EnableGPIOPullUp\n + * PUCRB PU0-15 LL_PWR_EnableGPIOPullUp\n + * PUCRC PU0-15 LL_PWR_EnableGPIOPullUp\n + * PUCRD PU0-15 LL_PWR_EnableGPIOPullUp\n + * PUCRE PU0-15 LL_PWR_EnableGPIOPullUp\n + * PUCRF PU0-15 LL_PWR_EnableGPIOPullUp\n + * PUCRG PU0-15 LL_PWR_EnableGPIOPullUp\n + * PUCRH PU0-15 LL_PWR_EnableGPIOPullUp\n + * PUCRI PU0-11 LL_PWR_EnableGPIOPullUp + * @param GPIO This parameter can be one of the following values: + * @arg @ref LL_PWR_GPIO_A + * @arg @ref LL_PWR_GPIO_B + * @arg @ref LL_PWR_GPIO_C + * @arg @ref LL_PWR_GPIO_D + * @arg @ref LL_PWR_GPIO_E + * @arg @ref LL_PWR_GPIO_F (*) + * @arg @ref LL_PWR_GPIO_G (*) + * @arg @ref LL_PWR_GPIO_H + * @arg @ref LL_PWR_GPIO_I (*) + * + * (*) value not defined in all devices + * @param GPIONumber This parameter can be one of the following values: + * @arg @ref LL_PWR_GPIO_BIT_0 + * @arg @ref LL_PWR_GPIO_BIT_1 + * @arg @ref LL_PWR_GPIO_BIT_2 + * @arg @ref LL_PWR_GPIO_BIT_3 + * @arg @ref LL_PWR_GPIO_BIT_4 + * @arg @ref LL_PWR_GPIO_BIT_5 + * @arg @ref LL_PWR_GPIO_BIT_6 + * @arg @ref LL_PWR_GPIO_BIT_7 + * @arg @ref LL_PWR_GPIO_BIT_8 + * @arg @ref LL_PWR_GPIO_BIT_9 + * @arg @ref LL_PWR_GPIO_BIT_10 + * @arg @ref LL_PWR_GPIO_BIT_11 + * @arg @ref LL_PWR_GPIO_BIT_12 + * @arg @ref LL_PWR_GPIO_BIT_13 + * @arg @ref LL_PWR_GPIO_BIT_14 + * @arg @ref LL_PWR_GPIO_BIT_15 + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber) +{ + SET_BIT(*((__IO uint32_t *)GPIO), GPIONumber); +} + +/** + * @brief Disable GPIO pull-up state in Standby and Shutdown modes + * @rmtoll PUCRA PU0-15 LL_PWR_DisableGPIOPullUp\n + * PUCRB PU0-15 LL_PWR_DisableGPIOPullUp\n + * PUCRC PU0-15 LL_PWR_DisableGPIOPullUp\n + * PUCRD PU0-15 LL_PWR_DisableGPIOPullUp\n + * PUCRE PU0-15 LL_PWR_DisableGPIOPullUp\n + * PUCRF PU0-15 LL_PWR_DisableGPIOPullUp\n + * PUCRG PU0-15 LL_PWR_DisableGPIOPullUp\n + * PUCRH PU0-15 LL_PWR_DisableGPIOPullUp\n + * PUCRI PU0-11 LL_PWR_DisableGPIOPullUp + * @param GPIO This parameter can be one of the following values: + * @arg @ref LL_PWR_GPIO_A + * @arg @ref LL_PWR_GPIO_B + * @arg @ref LL_PWR_GPIO_C + * @arg @ref LL_PWR_GPIO_D + * @arg @ref LL_PWR_GPIO_E + * @arg @ref LL_PWR_GPIO_F (*) + * @arg @ref LL_PWR_GPIO_G (*) + * @arg @ref LL_PWR_GPIO_H + * @arg @ref LL_PWR_GPIO_I (*) + * + * (*) value not defined in all devices + * @param GPIONumber This parameter can be one of the following values: + * @arg @ref LL_PWR_GPIO_BIT_0 + * @arg @ref LL_PWR_GPIO_BIT_1 + * @arg @ref LL_PWR_GPIO_BIT_2 + * @arg @ref LL_PWR_GPIO_BIT_3 + * @arg @ref LL_PWR_GPIO_BIT_4 + * @arg @ref LL_PWR_GPIO_BIT_5 + * @arg @ref LL_PWR_GPIO_BIT_6 + * @arg @ref LL_PWR_GPIO_BIT_7 + * @arg @ref LL_PWR_GPIO_BIT_8 + * @arg @ref LL_PWR_GPIO_BIT_9 + * @arg @ref LL_PWR_GPIO_BIT_10 + * @arg @ref LL_PWR_GPIO_BIT_11 + * @arg @ref LL_PWR_GPIO_BIT_12 + * @arg @ref LL_PWR_GPIO_BIT_13 + * @arg @ref LL_PWR_GPIO_BIT_14 + * @arg @ref LL_PWR_GPIO_BIT_15 + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber) +{ + CLEAR_BIT(*((__IO uint32_t *)GPIO), GPIONumber); +} + +/** + * @brief Check if GPIO pull-up state is enabled + * @rmtoll PUCRA PU0-15 LL_PWR_IsEnabledGPIOPullUp\n + * PUCRB PU0-15 LL_PWR_IsEnabledGPIOPullUp\n + * PUCRC PU0-15 LL_PWR_IsEnabledGPIOPullUp\n + * PUCRD PU0-15 LL_PWR_IsEnabledGPIOPullUp\n + * PUCRE PU0-15 LL_PWR_IsEnabledGPIOPullUp\n + * PUCRF PU0-15 LL_PWR_IsEnabledGPIOPullUp\n + * PUCRG PU0-15 LL_PWR_IsEnabledGPIOPullUp\n + * PUCRH PU0-15 LL_PWR_IsEnabledGPIOPullUp\n + * PUCRI PU0-11 LL_PWR_IsEnabledGPIOPullUp + * @param GPIO This parameter can be one of the following values: + * @arg @ref LL_PWR_GPIO_A + * @arg @ref LL_PWR_GPIO_B + * @arg @ref LL_PWR_GPIO_C + * @arg @ref LL_PWR_GPIO_D + * @arg @ref LL_PWR_GPIO_E + * @arg @ref LL_PWR_GPIO_F (*) + * @arg @ref LL_PWR_GPIO_G (*) + * @arg @ref LL_PWR_GPIO_H + * @arg @ref LL_PWR_GPIO_I (*) + * + * (*) value not defined in all devices + * @param GPIONumber This parameter can be one of the following values: + * @arg @ref LL_PWR_GPIO_BIT_0 + * @arg @ref LL_PWR_GPIO_BIT_1 + * @arg @ref LL_PWR_GPIO_BIT_2 + * @arg @ref LL_PWR_GPIO_BIT_3 + * @arg @ref LL_PWR_GPIO_BIT_4 + * @arg @ref LL_PWR_GPIO_BIT_5 + * @arg @ref LL_PWR_GPIO_BIT_6 + * @arg @ref LL_PWR_GPIO_BIT_7 + * @arg @ref LL_PWR_GPIO_BIT_8 + * @arg @ref LL_PWR_GPIO_BIT_9 + * @arg @ref LL_PWR_GPIO_BIT_10 + * @arg @ref LL_PWR_GPIO_BIT_11 + * @arg @ref LL_PWR_GPIO_BIT_12 + * @arg @ref LL_PWR_GPIO_BIT_13 + * @arg @ref LL_PWR_GPIO_BIT_14 + * @arg @ref LL_PWR_GPIO_BIT_15 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber) +{ + return ((READ_BIT(*((__IO uint32_t *)GPIO), GPIONumber) == (GPIONumber)) ? 1UL : 0UL); +} + +/** + * @brief Enable GPIO pull-down state in Standby and Shutdown modes + * @rmtoll PDCRA PD0-15 LL_PWR_EnableGPIOPullDown\n + * PDCRB PD0-15 LL_PWR_EnableGPIOPullDown\n + * PDCRC PD0-15 LL_PWR_EnableGPIOPullDown\n + * PDCRD PD0-15 LL_PWR_EnableGPIOPullDown\n + * PDCRE PD0-15 LL_PWR_EnableGPIOPullDown\n + * PDCRF PD0-15 LL_PWR_EnableGPIOPullDown\n + * PDCRG PD0-15 LL_PWR_EnableGPIOPullDown\n + * PDCRH PD0-15 LL_PWR_EnableGPIOPullDown\n + * PDCRI PD0-11 LL_PWR_EnableGPIOPullDown + * @param GPIO This parameter can be one of the following values: + * @arg @ref LL_PWR_GPIO_A + * @arg @ref LL_PWR_GPIO_B + * @arg @ref LL_PWR_GPIO_C + * @arg @ref LL_PWR_GPIO_D + * @arg @ref LL_PWR_GPIO_E + * @arg @ref LL_PWR_GPIO_F (*) + * @arg @ref LL_PWR_GPIO_G (*) + * @arg @ref LL_PWR_GPIO_H + * @arg @ref LL_PWR_GPIO_I (*) + * + * (*) value not defined in all devices + * @param GPIONumber This parameter can be one of the following values: + * @arg @ref LL_PWR_GPIO_BIT_0 + * @arg @ref LL_PWR_GPIO_BIT_1 + * @arg @ref LL_PWR_GPIO_BIT_2 + * @arg @ref LL_PWR_GPIO_BIT_3 + * @arg @ref LL_PWR_GPIO_BIT_4 + * @arg @ref LL_PWR_GPIO_BIT_5 + * @arg @ref LL_PWR_GPIO_BIT_6 + * @arg @ref LL_PWR_GPIO_BIT_7 + * @arg @ref LL_PWR_GPIO_BIT_8 + * @arg @ref LL_PWR_GPIO_BIT_9 + * @arg @ref LL_PWR_GPIO_BIT_10 + * @arg @ref LL_PWR_GPIO_BIT_11 + * @arg @ref LL_PWR_GPIO_BIT_12 + * @arg @ref LL_PWR_GPIO_BIT_13 + * @arg @ref LL_PWR_GPIO_BIT_14 + * @arg @ref LL_PWR_GPIO_BIT_15 + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber) +{ + SET_BIT(*((__IO uint32_t *)(GPIO + 4U)), GPIONumber); +} + +/** + * @brief Disable GPIO pull-down state in Standby and Shutdown modes + * @rmtoll PDCRA PD0-15 LL_PWR_DisableGPIOPullDown\n + * PDCRB PD0-15 LL_PWR_DisableGPIOPullDown\n + * PDCRC PD0-15 LL_PWR_DisableGPIOPullDown\n + * PDCRD PD0-15 LL_PWR_DisableGPIOPullDown\n + * PDCRE PD0-15 LL_PWR_DisableGPIOPullDown\n + * PDCRF PD0-15 LL_PWR_DisableGPIOPullDown\n + * PDCRG PD0-15 LL_PWR_DisableGPIOPullDown\n + * PDCRH PD0-15 LL_PWR_DisableGPIOPullDown\n + * PDCRI PD0-11 LL_PWR_DisableGPIOPullDown + * @param GPIO This parameter can be one of the following values: + * @arg @ref LL_PWR_GPIO_A + * @arg @ref LL_PWR_GPIO_B + * @arg @ref LL_PWR_GPIO_C + * @arg @ref LL_PWR_GPIO_D + * @arg @ref LL_PWR_GPIO_E + * @arg @ref LL_PWR_GPIO_F (*) + * @arg @ref LL_PWR_GPIO_G (*) + * @arg @ref LL_PWR_GPIO_H + * @arg @ref LL_PWR_GPIO_I (*) + * + * (*) value not defined in all devices + * @param GPIONumber This parameter can be one of the following values: + * @arg @ref LL_PWR_GPIO_BIT_0 + * @arg @ref LL_PWR_GPIO_BIT_1 + * @arg @ref LL_PWR_GPIO_BIT_2 + * @arg @ref LL_PWR_GPIO_BIT_3 + * @arg @ref LL_PWR_GPIO_BIT_4 + * @arg @ref LL_PWR_GPIO_BIT_5 + * @arg @ref LL_PWR_GPIO_BIT_6 + * @arg @ref LL_PWR_GPIO_BIT_7 + * @arg @ref LL_PWR_GPIO_BIT_8 + * @arg @ref LL_PWR_GPIO_BIT_9 + * @arg @ref LL_PWR_GPIO_BIT_10 + * @arg @ref LL_PWR_GPIO_BIT_11 + * @arg @ref LL_PWR_GPIO_BIT_12 + * @arg @ref LL_PWR_GPIO_BIT_13 + * @arg @ref LL_PWR_GPIO_BIT_14 + * @arg @ref LL_PWR_GPIO_BIT_15 + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber) +{ + CLEAR_BIT(*((__IO uint32_t *)(GPIO + 4U)), GPIONumber); +} + +/** + * @brief Check if GPIO pull-down state is enabled + * @rmtoll PDCRA PD0-15 LL_PWR_IsEnabledGPIOPullDown\n + * PDCRB PD0-15 LL_PWR_IsEnabledGPIOPullDown\n + * PDCRC PD0-15 LL_PWR_IsEnabledGPIOPullDown\n + * PDCRD PD0-15 LL_PWR_IsEnabledGPIOPullDown\n + * PDCRE PD0-15 LL_PWR_IsEnabledGPIOPullDown\n + * PDCRF PD0-15 LL_PWR_IsEnabledGPIOPullDown\n + * PDCRG PD0-15 LL_PWR_IsEnabledGPIOPullDown\n + * PDCRH PD0-15 LL_PWR_IsEnabledGPIOPullDown\n + * PDCRI PD0-11 LL_PWR_IsEnabledGPIOPullDown + * @param GPIO This parameter can be one of the following values: + * @arg @ref LL_PWR_GPIO_A + * @arg @ref LL_PWR_GPIO_B + * @arg @ref LL_PWR_GPIO_C + * @arg @ref LL_PWR_GPIO_D + * @arg @ref LL_PWR_GPIO_E + * @arg @ref LL_PWR_GPIO_F (*) + * @arg @ref LL_PWR_GPIO_G (*) + * @arg @ref LL_PWR_GPIO_H + * @arg @ref LL_PWR_GPIO_I (*) + * + * (*) value not defined in all devices + * @param GPIONumber This parameter can be one of the following values: + * @arg @ref LL_PWR_GPIO_BIT_0 + * @arg @ref LL_PWR_GPIO_BIT_1 + * @arg @ref LL_PWR_GPIO_BIT_2 + * @arg @ref LL_PWR_GPIO_BIT_3 + * @arg @ref LL_PWR_GPIO_BIT_4 + * @arg @ref LL_PWR_GPIO_BIT_5 + * @arg @ref LL_PWR_GPIO_BIT_6 + * @arg @ref LL_PWR_GPIO_BIT_7 + * @arg @ref LL_PWR_GPIO_BIT_8 + * @arg @ref LL_PWR_GPIO_BIT_9 + * @arg @ref LL_PWR_GPIO_BIT_10 + * @arg @ref LL_PWR_GPIO_BIT_11 + * @arg @ref LL_PWR_GPIO_BIT_12 + * @arg @ref LL_PWR_GPIO_BIT_13 + * @arg @ref LL_PWR_GPIO_BIT_14 + * @arg @ref LL_PWR_GPIO_BIT_15 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber) +{ + return ((READ_BIT(*((__IO uint32_t *)(GPIO + 4U)), GPIONumber) == (GPIONumber)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup PWR_LL_EF_FLAG_Management FLAG_Management + * @{ + */ + +/** + * @brief Get Internal Wake-up line Flag + * @rmtoll SR1 WUFI LL_PWR_IsActiveFlag_InternWU + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_InternWU(void) +{ + return ((READ_BIT(PWR->SR1, PWR_SR1_WUFI) == (PWR_SR1_WUFI)) ? 1UL : 0UL); +} + +#if defined(PWR_SR1_EXT_SMPS_RDY) +/** + * @brief Get Ready Flag for switching to external SMPS + * @rmtoll SR1 EXT_SMPS_RDY LL_PWR_IsActiveFlag_ExtSMPSReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_ExtSMPSReady(void) +{ + return ((READ_BIT(PWR->SR1, PWR_SR1_EXT_SMPS_RDY) == (PWR_SR1_EXT_SMPS_RDY)) ? 1UL : 0UL); +} +#endif /* PWR_SR1_EXT_SMPS_RDY */ + +/** + * @brief Get Stand-By Flag + * @rmtoll SR1 SBF LL_PWR_IsActiveFlag_SB + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_SB(void) +{ + return ((READ_BIT(PWR->SR1, PWR_SR1_SBF) == (PWR_SR1_SBF)) ? 1UL : 0UL); +} + +/** + * @brief Get Wake-up Flag 5 + * @rmtoll SR1 WUF5 LL_PWR_IsActiveFlag_WU5 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU5(void) +{ + return ((READ_BIT(PWR->SR1, PWR_SR1_WUF5) == (PWR_SR1_WUF5)) ? 1UL : 0UL); +} + +/** + * @brief Get Wake-up Flag 4 + * @rmtoll SR1 WUF4 LL_PWR_IsActiveFlag_WU4 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU4(void) +{ + return ((READ_BIT(PWR->SR1, PWR_SR1_WUF4) == (PWR_SR1_WUF4)) ? 1UL : 0UL); +} + +/** + * @brief Get Wake-up Flag 3 + * @rmtoll SR1 WUF3 LL_PWR_IsActiveFlag_WU3 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU3(void) +{ + return ((READ_BIT(PWR->SR1, PWR_SR1_WUF3) == (PWR_SR1_WUF3)) ? 1UL : 0UL); +} + +/** + * @brief Get Wake-up Flag 2 + * @rmtoll SR1 WUF2 LL_PWR_IsActiveFlag_WU2 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU2(void) +{ + return ((READ_BIT(PWR->SR1, PWR_SR1_WUF2) == (PWR_SR1_WUF2)) ? 1UL : 0UL); +} + +/** + * @brief Get Wake-up Flag 1 + * @rmtoll SR1 WUF1 LL_PWR_IsActiveFlag_WU1 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU1(void) +{ + return ((READ_BIT(PWR->SR1, PWR_SR1_WUF1) == (PWR_SR1_WUF1)) ? 1UL : 0UL); +} + +/** + * @brief Clear Stand-By Flag + * @rmtoll SCR CSBF LL_PWR_ClearFlag_SB + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_SB(void) +{ + WRITE_REG(PWR->SCR, PWR_SCR_CSBF); +} + +/** + * @brief Clear Wake-up Flags + * @rmtoll SCR CWUF LL_PWR_ClearFlag_WU + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_WU(void) +{ + WRITE_REG(PWR->SCR, PWR_SCR_CWUF); +} + +/** + * @brief Clear Wake-up Flag 5 + * @rmtoll SCR CWUF5 LL_PWR_ClearFlag_WU5 + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_WU5(void) +{ + WRITE_REG(PWR->SCR, PWR_SCR_CWUF5); +} + +/** + * @brief Clear Wake-up Flag 4 + * @rmtoll SCR CWUF4 LL_PWR_ClearFlag_WU4 + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_WU4(void) +{ + WRITE_REG(PWR->SCR, PWR_SCR_CWUF4); +} + +/** + * @brief Clear Wake-up Flag 3 + * @rmtoll SCR CWUF3 LL_PWR_ClearFlag_WU3 + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_WU3(void) +{ + WRITE_REG(PWR->SCR, PWR_SCR_CWUF3); +} + +/** + * @brief Clear Wake-up Flag 2 + * @rmtoll SCR CWUF2 LL_PWR_ClearFlag_WU2 + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_WU2(void) +{ + WRITE_REG(PWR->SCR, PWR_SCR_CWUF2); +} + +/** + * @brief Clear Wake-up Flag 1 + * @rmtoll SCR CWUF1 LL_PWR_ClearFlag_WU1 + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_WU1(void) +{ + WRITE_REG(PWR->SCR, PWR_SCR_CWUF1); +} + +/** + * @brief Indicate whether VDDA voltage is below or above PVM4 threshold + * @rmtoll SR2 PVMO4 LL_PWR_IsActiveFlag_PVMO4 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_PVMO4(void) +{ + return ((READ_BIT(PWR->SR2, PWR_SR2_PVMO4) == (PWR_SR2_PVMO4)) ? 1UL : 0UL); +} + +/** + * @brief Indicate whether VDDA voltage is below or above PVM3 threshold + * @rmtoll SR2 PVMO3 LL_PWR_IsActiveFlag_PVMO3 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_PVMO3(void) +{ + return ((READ_BIT(PWR->SR2, PWR_SR2_PVMO3) == (PWR_SR2_PVMO3)) ? 1UL : 0UL); +} + +#if defined(PWR_SR2_PVMO2) +/** + * @brief Indicate whether VDDIO2 voltage is below or above PVM2 threshold + * @rmtoll SR2 PVMO2 LL_PWR_IsActiveFlag_PVMO2 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_PVMO2(void) +{ + return ((READ_BIT(PWR->SR2, PWR_SR2_PVMO2) == (PWR_SR2_PVMO2)) ? 1UL : 0UL); +} +#endif /* PWR_SR2_PVMO2 */ + +#if defined(PWR_SR2_PVMO1) +/** + * @brief Indicate whether VDDUSB voltage is below or above PVM1 threshold + * @rmtoll SR2 PVMO1 LL_PWR_IsActiveFlag_PVMO1 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_PVMO1(void) +{ + return ((READ_BIT(PWR->SR2, PWR_SR2_PVMO1) == (PWR_SR2_PVMO1)) ? 1UL : 0UL); +} +#endif /* PWR_SR2_PVMO1 */ + +/** + * @brief Indicate whether VDD voltage is below or above the selected PVD threshold + * @rmtoll SR2 PVDO LL_PWR_IsActiveFlag_PVDO + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_PVDO(void) +{ + return ((READ_BIT(PWR->SR2, PWR_SR2_PVDO) == (PWR_SR2_PVDO)) ? 1UL : 0UL); +} + +/** + * @brief Indicate whether the regulator is ready in the selected voltage range or if its output voltage is still changing to the required voltage level + * @rmtoll SR2 VOSF LL_PWR_IsActiveFlag_VOS + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void) +{ + return ((READ_BIT(PWR->SR2, PWR_SR2_VOSF) == (PWR_SR2_VOSF)) ? 1UL : 0UL); +} + +/** + * @brief Indicate whether the regulator is ready in main mode or is in low-power mode + * @note Take care, return value "0" means the regulator is ready. Return value "1" means the output voltage range is still changing. + * @rmtoll SR2 REGLPF LL_PWR_IsActiveFlag_REGLPF + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_REGLPF(void) +{ + return ((READ_BIT(PWR->SR2, PWR_SR2_REGLPF) == (PWR_SR2_REGLPF)) ? 1UL : 0UL); +} + +/** + * @brief Indicate whether or not the low-power regulator is ready + * @rmtoll SR2 REGLPS LL_PWR_IsActiveFlag_REGLPS + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_REGLPS(void) +{ + return ((READ_BIT(PWR->SR2, PWR_SR2_REGLPS) == (PWR_SR2_REGLPS)) ? 1UL : 0UL); +} + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup PWR_LL_EF_Init De-initialization function + * @{ + */ +ErrorStatus LL_PWR_DeInit(void); +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** @defgroup PWR_LL_EF_Legacy_Functions Legacy functions name + * @{ + */ +/* Old functions name kept for legacy purpose, to be replaced by the */ +/* current functions name. */ +#define LL_PWR_IsActiveFlag_VOSF LL_PWR_IsActiveFlag_VOS +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined(PWR) */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32L4xx_LL_PWR_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h new file mode 100644 index 0000000..5f998ba --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h @@ -0,0 +1,6135 @@ +/** + ****************************************************************************** + * @file stm32l4xx_ll_rcc.h + * @author MCD Application Team + * @brief Header file of RCC LL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32L4xx_LL_RCC_H +#define STM32L4xx_LL_RCC_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx.h" + +/** @addtogroup STM32L4xx_LL_Driver + * @{ + */ + +#if defined(RCC) + +/** @defgroup RCC_LL RCC + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/** @defgroup RCC_LL_Private_Constants RCC Private Constants + * @{ + */ +/* Defines used to perform offsets*/ +/* Offset used to access to RCC_CCIPR and RCC_CCIPR2 registers */ +#define RCC_OFFSET_CCIPR 0U +#define RCC_OFFSET_CCIPR2 0x14U + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup RCC_LL_Private_Macros RCC Private Macros + * @{ + */ +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ + +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup RCC_LL_Exported_Types RCC Exported Types + * @{ + */ + +/** @defgroup LL_ES_CLOCK_FREQ Clocks Frequency Structure + * @{ + */ + +/** + * @brief RCC Clocks Frequency Structure + */ +typedef struct +{ + uint32_t SYSCLK_Frequency; /*!< SYSCLK clock frequency */ + uint32_t HCLK_Frequency; /*!< HCLK clock frequency */ + uint32_t PCLK1_Frequency; /*!< PCLK1 clock frequency */ + uint32_t PCLK2_Frequency; /*!< PCLK2 clock frequency */ +} LL_RCC_ClocksTypeDef; + +/** + * @} + */ + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup RCC_LL_Exported_Constants RCC Exported Constants + * @{ + */ + +/** @defgroup RCC_LL_EC_OSC_VALUES Oscillator Values adaptation + * @brief Defines used to adapt values of different oscillators + * @note These values could be modified in the user environment according to + * HW set-up. + * @{ + */ +#if !defined (HSE_VALUE) +#define HSE_VALUE 8000000U /*!< Value of the HSE oscillator in Hz */ +#endif /* HSE_VALUE */ + +#if !defined (HSI_VALUE) +#define HSI_VALUE 16000000U /*!< Value of the HSI oscillator in Hz */ +#endif /* HSI_VALUE */ + +#if !defined (LSE_VALUE) +#define LSE_VALUE 32768U /*!< Value of the LSE oscillator in Hz */ +#endif /* LSE_VALUE */ + +#if !defined (LSI_VALUE) +#define LSI_VALUE 32000U /*!< Value of the LSI oscillator in Hz */ +#endif /* LSI_VALUE */ +#if defined(RCC_HSI48_SUPPORT) + +#if !defined (HSI48_VALUE) +#define HSI48_VALUE 48000000U /*!< Value of the HSI48 oscillator in Hz */ +#endif /* HSI48_VALUE */ +#endif /* RCC_HSI48_SUPPORT */ + +#if !defined (EXTERNAL_SAI1_CLOCK_VALUE) +#define EXTERNAL_SAI1_CLOCK_VALUE 48000U /*!< Value of the SAI1_EXTCLK external oscillator in Hz */ +#endif /* EXTERNAL_SAI1_CLOCK_VALUE */ + +#if !defined (EXTERNAL_SAI2_CLOCK_VALUE) +#define EXTERNAL_SAI2_CLOCK_VALUE 48000U /*!< Value of the SAI2_EXTCLK external oscillator in Hz */ +#endif /* EXTERNAL_SAI2_CLOCK_VALUE */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_CLEAR_FLAG Clear Flags Defines + * @brief Flags defines which can be used with LL_RCC_WriteReg function + * @{ + */ +#define LL_RCC_CICR_LSIRDYC RCC_CICR_LSIRDYC /*!< LSI Ready Interrupt Clear */ +#define LL_RCC_CICR_LSERDYC RCC_CICR_LSERDYC /*!< LSE Ready Interrupt Clear */ +#define LL_RCC_CICR_MSIRDYC RCC_CICR_MSIRDYC /*!< MSI Ready Interrupt Clear */ +#define LL_RCC_CICR_HSIRDYC RCC_CICR_HSIRDYC /*!< HSI Ready Interrupt Clear */ +#define LL_RCC_CICR_HSERDYC RCC_CICR_HSERDYC /*!< HSE Ready Interrupt Clear */ +#define LL_RCC_CICR_PLLRDYC RCC_CICR_PLLRDYC /*!< PLL Ready Interrupt Clear */ +#if defined(RCC_HSI48_SUPPORT) +#define LL_RCC_CICR_HSI48RDYC RCC_CICR_HSI48RDYC /*!< HSI48 Ready Interrupt Clear */ +#endif /* RCC_HSI48_SUPPORT */ +#if defined(RCC_PLLSAI1_SUPPORT) +#define LL_RCC_CICR_PLLSAI1RDYC RCC_CICR_PLLSAI1RDYC /*!< PLLSAI1 Ready Interrupt Clear */ +#endif /* RCC_PLLSAI1_SUPPORT */ +#if defined(RCC_PLLSAI2_SUPPORT) +#define LL_RCC_CICR_PLLSAI2RDYC RCC_CICR_PLLSAI2RDYC /*!< PLLSAI2 Ready Interrupt Clear */ +#endif /* RCC_PLLSAI2_SUPPORT */ +#define LL_RCC_CICR_LSECSSC RCC_CICR_LSECSSC /*!< LSE Clock Security System Interrupt Clear */ +#define LL_RCC_CICR_CSSC RCC_CICR_CSSC /*!< Clock Security System Interrupt Clear */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_RCC_ReadReg function + * @{ + */ +#define LL_RCC_CIFR_LSIRDYF RCC_CIFR_LSIRDYF /*!< LSI Ready Interrupt flag */ +#define LL_RCC_CIFR_LSERDYF RCC_CIFR_LSERDYF /*!< LSE Ready Interrupt flag */ +#define LL_RCC_CIFR_MSIRDYF RCC_CIFR_MSIRDYF /*!< MSI Ready Interrupt flag */ +#define LL_RCC_CIFR_HSIRDYF RCC_CIFR_HSIRDYF /*!< HSI Ready Interrupt flag */ +#define LL_RCC_CIFR_HSERDYF RCC_CIFR_HSERDYF /*!< HSE Ready Interrupt flag */ +#define LL_RCC_CIFR_PLLRDYF RCC_CIFR_PLLRDYF /*!< PLL Ready Interrupt flag */ +#if defined(RCC_HSI48_SUPPORT) +#define LL_RCC_CIFR_HSI48RDYF RCC_CIFR_HSI48RDYF /*!< HSI48 Ready Interrupt flag */ +#endif /* RCC_HSI48_SUPPORT */ +#if defined(RCC_PLLSAI1_SUPPORT) +#define LL_RCC_CIFR_PLLSAI1RDYF RCC_CIFR_PLLSAI1RDYF /*!< PLLSAI1 Ready Interrupt flag */ +#endif /* RCC_PLLSAI1_SUPPORT */ +#if defined(RCC_PLLSAI2_SUPPORT) +#define LL_RCC_CIFR_PLLSAI2RDYF RCC_CIFR_PLLSAI2RDYF /*!< PLLSAI2 Ready Interrupt flag */ +#endif /* RCC_PLLSAI2_SUPPORT */ +#define LL_RCC_CIFR_LSECSSF RCC_CIFR_LSECSSF /*!< LSE Clock Security System Interrupt flag */ +#define LL_RCC_CIFR_CSSF RCC_CIFR_CSSF /*!< Clock Security System Interrupt flag */ +#define LL_RCC_CSR_FWRSTF RCC_CSR_FWRSTF /*!< Firewall reset flag */ +#define LL_RCC_CSR_LPWRRSTF RCC_CSR_LPWRRSTF /*!< Low-Power reset flag */ +#define LL_RCC_CSR_OBLRSTF RCC_CSR_OBLRSTF /*!< OBL reset flag */ +#define LL_RCC_CSR_PINRSTF RCC_CSR_PINRSTF /*!< PIN reset flag */ +#define LL_RCC_CSR_SFTRSTF RCC_CSR_SFTRSTF /*!< Software Reset flag */ +#define LL_RCC_CSR_IWDGRSTF RCC_CSR_IWDGRSTF /*!< Independent Watchdog reset flag */ +#define LL_RCC_CSR_WWDGRSTF RCC_CSR_WWDGRSTF /*!< Window watchdog reset flag */ +#define LL_RCC_CSR_BORRSTF RCC_CSR_BORRSTF /*!< BOR reset flag */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_IT IT Defines + * @brief IT defines which can be used with LL_RCC_ReadReg and LL_RCC_WriteReg functions + * @{ + */ +#define LL_RCC_CIER_LSIRDYIE RCC_CIER_LSIRDYIE /*!< LSI Ready Interrupt Enable */ +#define LL_RCC_CIER_LSERDYIE RCC_CIER_LSERDYIE /*!< LSE Ready Interrupt Enable */ +#define LL_RCC_CIER_MSIRDYIE RCC_CIER_MSIRDYIE /*!< MSI Ready Interrupt Enable */ +#define LL_RCC_CIER_HSIRDYIE RCC_CIER_HSIRDYIE /*!< HSI Ready Interrupt Enable */ +#define LL_RCC_CIER_HSERDYIE RCC_CIER_HSERDYIE /*!< HSE Ready Interrupt Enable */ +#define LL_RCC_CIER_PLLRDYIE RCC_CIER_PLLRDYIE /*!< PLL Ready Interrupt Enable */ +#if defined(RCC_HSI48_SUPPORT) +#define LL_RCC_CIER_HSI48RDYIE RCC_CIER_HSI48RDYIE /*!< HSI48 Ready Interrupt Enable */ +#endif /* RCC_HSI48_SUPPORT */ +#if defined(RCC_PLLSAI1_SUPPORT) +#define LL_RCC_CIER_PLLSAI1RDYIE RCC_CIER_PLLSAI1RDYIE /*!< PLLSAI1 Ready Interrupt Enable */ +#endif /* RCC_PLLSAI1_SUPPORT */ +#if defined(RCC_PLLSAI2_SUPPORT) +#define LL_RCC_CIER_PLLSAI2RDYIE RCC_CIER_PLLSAI2RDYIE /*!< PLLSAI2 Ready Interrupt Enable */ +#endif /* RCC_PLLSAI2_SUPPORT */ +#define LL_RCC_CIER_LSECSSIE RCC_CIER_LSECSSIE /*!< LSE CSS Interrupt Enable */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_LSEDRIVE LSE oscillator drive capability + * @{ + */ +#define LL_RCC_LSEDRIVE_LOW 0x00000000U /*!< Xtal mode lower driving capability */ +#define LL_RCC_LSEDRIVE_MEDIUMLOW RCC_BDCR_LSEDRV_0 /*!< Xtal mode medium low driving capability */ +#define LL_RCC_LSEDRIVE_MEDIUMHIGH RCC_BDCR_LSEDRV_1 /*!< Xtal mode medium high driving capability */ +#define LL_RCC_LSEDRIVE_HIGH RCC_BDCR_LSEDRV /*!< Xtal mode higher driving capability */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_MSIRANGE MSI clock ranges + * @{ + */ +#define LL_RCC_MSIRANGE_0 RCC_CR_MSIRANGE_0 /*!< MSI = 100 KHz */ +#define LL_RCC_MSIRANGE_1 RCC_CR_MSIRANGE_1 /*!< MSI = 200 KHz */ +#define LL_RCC_MSIRANGE_2 RCC_CR_MSIRANGE_2 /*!< MSI = 400 KHz */ +#define LL_RCC_MSIRANGE_3 RCC_CR_MSIRANGE_3 /*!< MSI = 800 KHz */ +#define LL_RCC_MSIRANGE_4 RCC_CR_MSIRANGE_4 /*!< MSI = 1 MHz */ +#define LL_RCC_MSIRANGE_5 RCC_CR_MSIRANGE_5 /*!< MSI = 2 MHz */ +#define LL_RCC_MSIRANGE_6 RCC_CR_MSIRANGE_6 /*!< MSI = 4 MHz */ +#define LL_RCC_MSIRANGE_7 RCC_CR_MSIRANGE_7 /*!< MSI = 8 MHz */ +#define LL_RCC_MSIRANGE_8 RCC_CR_MSIRANGE_8 /*!< MSI = 16 MHz */ +#define LL_RCC_MSIRANGE_9 RCC_CR_MSIRANGE_9 /*!< MSI = 24 MHz */ +#define LL_RCC_MSIRANGE_10 RCC_CR_MSIRANGE_10 /*!< MSI = 32 MHz */ +#define LL_RCC_MSIRANGE_11 RCC_CR_MSIRANGE_11 /*!< MSI = 48 MHz */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_MSISRANGE MSI range after Standby mode + * @{ + */ +#define LL_RCC_MSISRANGE_4 RCC_CSR_MSISRANGE_1 /*!< MSI = 1 MHz */ +#define LL_RCC_MSISRANGE_5 RCC_CSR_MSISRANGE_2 /*!< MSI = 2 MHz */ +#define LL_RCC_MSISRANGE_6 RCC_CSR_MSISRANGE_4 /*!< MSI = 4 MHz */ +#define LL_RCC_MSISRANGE_7 RCC_CSR_MSISRANGE_8 /*!< MSI = 8 MHz */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_LSCO_CLKSOURCE LSCO Selection + * @{ + */ +#define LL_RCC_LSCO_CLKSOURCE_LSI 0x00000000U /*!< LSI selection for low speed clock */ +#define LL_RCC_LSCO_CLKSOURCE_LSE RCC_BDCR_LSCOSEL /*!< LSE selection for low speed clock */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_SYS_CLKSOURCE System clock switch + * @{ + */ +#define LL_RCC_SYS_CLKSOURCE_MSI RCC_CFGR_SW_MSI /*!< MSI selection as system clock */ +#define LL_RCC_SYS_CLKSOURCE_HSI RCC_CFGR_SW_HSI /*!< HSI selection as system clock */ +#define LL_RCC_SYS_CLKSOURCE_HSE RCC_CFGR_SW_HSE /*!< HSE selection as system clock */ +#define LL_RCC_SYS_CLKSOURCE_PLL RCC_CFGR_SW_PLL /*!< PLL selection as system clock */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_SYS_CLKSOURCE_STATUS System clock switch status + * @{ + */ +#define LL_RCC_SYS_CLKSOURCE_STATUS_MSI RCC_CFGR_SWS_MSI /*!< MSI used as system clock */ +#define LL_RCC_SYS_CLKSOURCE_STATUS_HSI RCC_CFGR_SWS_HSI /*!< HSI used as system clock */ +#define LL_RCC_SYS_CLKSOURCE_STATUS_HSE RCC_CFGR_SWS_HSE /*!< HSE used as system clock */ +#define LL_RCC_SYS_CLKSOURCE_STATUS_PLL RCC_CFGR_SWS_PLL /*!< PLL used as system clock */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_SYSCLK_DIV AHB prescaler + * @{ + */ +#define LL_RCC_SYSCLK_DIV_1 RCC_CFGR_HPRE_DIV1 /*!< SYSCLK not divided */ +#define LL_RCC_SYSCLK_DIV_2 RCC_CFGR_HPRE_DIV2 /*!< SYSCLK divided by 2 */ +#define LL_RCC_SYSCLK_DIV_4 RCC_CFGR_HPRE_DIV4 /*!< SYSCLK divided by 4 */ +#define LL_RCC_SYSCLK_DIV_8 RCC_CFGR_HPRE_DIV8 /*!< SYSCLK divided by 8 */ +#define LL_RCC_SYSCLK_DIV_16 RCC_CFGR_HPRE_DIV16 /*!< SYSCLK divided by 16 */ +#define LL_RCC_SYSCLK_DIV_64 RCC_CFGR_HPRE_DIV64 /*!< SYSCLK divided by 64 */ +#define LL_RCC_SYSCLK_DIV_128 RCC_CFGR_HPRE_DIV128 /*!< SYSCLK divided by 128 */ +#define LL_RCC_SYSCLK_DIV_256 RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */ +#define LL_RCC_SYSCLK_DIV_512 RCC_CFGR_HPRE_DIV512 /*!< SYSCLK divided by 512 */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_APB1_DIV APB low-speed prescaler (APB1) + * @{ + */ +#define LL_RCC_APB1_DIV_1 RCC_CFGR_PPRE1_DIV1 /*!< HCLK not divided */ +#define LL_RCC_APB1_DIV_2 RCC_CFGR_PPRE1_DIV2 /*!< HCLK divided by 2 */ +#define LL_RCC_APB1_DIV_4 RCC_CFGR_PPRE1_DIV4 /*!< HCLK divided by 4 */ +#define LL_RCC_APB1_DIV_8 RCC_CFGR_PPRE1_DIV8 /*!< HCLK divided by 8 */ +#define LL_RCC_APB1_DIV_16 RCC_CFGR_PPRE1_DIV16 /*!< HCLK divided by 16 */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_APB2_DIV APB high-speed prescaler (APB2) + * @{ + */ +#define LL_RCC_APB2_DIV_1 RCC_CFGR_PPRE2_DIV1 /*!< HCLK not divided */ +#define LL_RCC_APB2_DIV_2 RCC_CFGR_PPRE2_DIV2 /*!< HCLK divided by 2 */ +#define LL_RCC_APB2_DIV_4 RCC_CFGR_PPRE2_DIV4 /*!< HCLK divided by 4 */ +#define LL_RCC_APB2_DIV_8 RCC_CFGR_PPRE2_DIV8 /*!< HCLK divided by 8 */ +#define LL_RCC_APB2_DIV_16 RCC_CFGR_PPRE2_DIV16 /*!< HCLK divided by 16 */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_STOP_WAKEUPCLOCK Wakeup from Stop and CSS backup clock selection + * @{ + */ +#define LL_RCC_STOP_WAKEUPCLOCK_MSI 0x00000000U /*!< MSI selection after wake-up from STOP */ +#define LL_RCC_STOP_WAKEUPCLOCK_HSI RCC_CFGR_STOPWUCK /*!< HSI selection after wake-up from STOP */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_MCO1SOURCE MCO1 SOURCE selection + * @{ + */ +#define LL_RCC_MCO1SOURCE_NOCLOCK 0x00000000U /*!< MCO output disabled, no clock on MCO */ +#define LL_RCC_MCO1SOURCE_SYSCLK RCC_CFGR_MCOSEL_0 /*!< SYSCLK selection as MCO1 source */ +#define LL_RCC_MCO1SOURCE_MSI RCC_CFGR_MCOSEL_1 /*!< MSI selection as MCO1 source */ +#define LL_RCC_MCO1SOURCE_HSI (RCC_CFGR_MCOSEL_0| RCC_CFGR_MCOSEL_1) /*!< HSI16 selection as MCO1 source */ +#define LL_RCC_MCO1SOURCE_HSE RCC_CFGR_MCOSEL_2 /*!< HSE selection as MCO1 source */ +#define LL_RCC_MCO1SOURCE_PLLCLK (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_2) /*!< Main PLL selection as MCO1 source */ +#define LL_RCC_MCO1SOURCE_LSI (RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2) /*!< LSI selection as MCO1 source */ +#define LL_RCC_MCO1SOURCE_LSE (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2) /*!< LSE selection as MCO1 source */ +#if defined(RCC_HSI48_SUPPORT) +#define LL_RCC_MCO1SOURCE_HSI48 RCC_CFGR_MCOSEL_3 /*!< HSI48 selection as MCO1 source */ +#endif /* RCC_HSI48_SUPPORT */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_MCO1_DIV MCO1 prescaler + * @{ + */ +#define LL_RCC_MCO1_DIV_1 RCC_CFGR_MCOPRE_DIV1 /*!< MCO not divided */ +#define LL_RCC_MCO1_DIV_2 RCC_CFGR_MCOPRE_DIV2 /*!< MCO divided by 2 */ +#define LL_RCC_MCO1_DIV_4 RCC_CFGR_MCOPRE_DIV4 /*!< MCO divided by 4 */ +#define LL_RCC_MCO1_DIV_8 RCC_CFGR_MCOPRE_DIV8 /*!< MCO divided by 8 */ +#define LL_RCC_MCO1_DIV_16 RCC_CFGR_MCOPRE_DIV16 /*!< MCO divided by 16 */ +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup RCC_LL_EC_PERIPH_FREQUENCY Peripheral clock frequency + * @{ + */ +#define LL_RCC_PERIPH_FREQUENCY_NO 0x00000000U /*!< No clock enabled for the peripheral */ +#define LL_RCC_PERIPH_FREQUENCY_NA 0xFFFFFFFFU /*!< Frequency cannot be provided as external clock */ +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** @defgroup RCC_LL_EC_USART1_CLKSOURCE Peripheral USART clock source selection + * @{ + */ +#define LL_RCC_USART1_CLKSOURCE_PCLK2 (RCC_CCIPR_USART1SEL << 16U) /*!< PCLK2 clock used as USART1 clock source */ +#define LL_RCC_USART1_CLKSOURCE_SYSCLK ((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USART1SEL_0) /*!< SYSCLK clock used as USART1 clock source */ +#define LL_RCC_USART1_CLKSOURCE_HSI ((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USART1SEL_1) /*!< HSI clock used as USART1 clock source */ +#define LL_RCC_USART1_CLKSOURCE_LSE ((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USART1SEL) /*!< LSE clock used as USART1 clock source */ +#define LL_RCC_USART2_CLKSOURCE_PCLK1 (RCC_CCIPR_USART2SEL << 16U) /*!< PCLK1 clock used as USART2 clock source */ +#define LL_RCC_USART2_CLKSOURCE_SYSCLK ((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USART2SEL_0) /*!< SYSCLK clock used as USART2 clock source */ +#define LL_RCC_USART2_CLKSOURCE_HSI ((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USART2SEL_1) /*!< HSI clock used as USART2 clock source */ +#define LL_RCC_USART2_CLKSOURCE_LSE ((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USART2SEL) /*!< LSE clock used as USART2 clock source */ +#if defined(RCC_CCIPR_USART3SEL) +#define LL_RCC_USART3_CLKSOURCE_PCLK1 (RCC_CCIPR_USART3SEL << 16U) /*!< PCLK1 clock used as USART3 clock source */ +#define LL_RCC_USART3_CLKSOURCE_SYSCLK ((RCC_CCIPR_USART3SEL << 16U) | RCC_CCIPR_USART3SEL_0) /*!< SYSCLK clock used as USART3 clock source */ +#define LL_RCC_USART3_CLKSOURCE_HSI ((RCC_CCIPR_USART3SEL << 16U) | RCC_CCIPR_USART3SEL_1) /*!< HSI clock used as USART3 clock source */ +#define LL_RCC_USART3_CLKSOURCE_LSE ((RCC_CCIPR_USART3SEL << 16U) | RCC_CCIPR_USART3SEL) /*!< LSE clock used as USART3 clock source */ +#endif /* RCC_CCIPR_USART3SEL */ +/** + * @} + */ + +#if defined(RCC_CCIPR_UART4SEL) || defined(RCC_CCIPR_UART5SEL) +/** @defgroup RCC_LL_EC_UART4_CLKSOURCE Peripheral UART clock source selection + * @{ + */ +#if defined(RCC_CCIPR_UART4SEL) +#define LL_RCC_UART4_CLKSOURCE_PCLK1 (RCC_CCIPR_UART4SEL << 16U) /*!< PCLK1 clock used as UART4 clock source */ +#define LL_RCC_UART4_CLKSOURCE_SYSCLK ((RCC_CCIPR_UART4SEL << 16U) | RCC_CCIPR_UART4SEL_0) /*!< SYSCLK clock used as UART4 clock source */ +#define LL_RCC_UART4_CLKSOURCE_HSI ((RCC_CCIPR_UART4SEL << 16U) | RCC_CCIPR_UART4SEL_1) /*!< HSI clock used as UART4 clock source */ +#define LL_RCC_UART4_CLKSOURCE_LSE ((RCC_CCIPR_UART4SEL << 16U) | RCC_CCIPR_UART4SEL) /*!< LSE clock used as UART4 clock source */ +#endif /* RCC_CCIPR_UART4SEL */ +#if defined(RCC_CCIPR_UART5SEL) +#define LL_RCC_UART5_CLKSOURCE_PCLK1 (RCC_CCIPR_UART5SEL << 16U) /*!< PCLK1 clock used as UART5 clock source */ +#define LL_RCC_UART5_CLKSOURCE_SYSCLK ((RCC_CCIPR_UART5SEL << 16U) | RCC_CCIPR_UART5SEL_0) /*!< SYSCLK clock used as UART5 clock source */ +#define LL_RCC_UART5_CLKSOURCE_HSI ((RCC_CCIPR_UART5SEL << 16U) | RCC_CCIPR_UART5SEL_1) /*!< HSI clock used as UART5 clock source */ +#define LL_RCC_UART5_CLKSOURCE_LSE ((RCC_CCIPR_UART5SEL << 16U) | RCC_CCIPR_UART5SEL) /*!< LSE clock used as UART5 clock source */ +#endif /* RCC_CCIPR_UART5SEL */ +/** + * @} + */ +#endif /* RCC_CCIPR_UART4SEL || RCC_CCIPR_UART5SEL */ + +/** @defgroup RCC_LL_EC_LPUART1_CLKSOURCE Peripheral LPUART clock source selection + * @{ + */ +#define LL_RCC_LPUART1_CLKSOURCE_PCLK1 0x00000000U /*!< PCLK1 clock used as LPUART1 clock source */ +#define LL_RCC_LPUART1_CLKSOURCE_SYSCLK RCC_CCIPR_LPUART1SEL_0 /*!< SYSCLK clock used as LPUART1 clock source */ +#define LL_RCC_LPUART1_CLKSOURCE_HSI RCC_CCIPR_LPUART1SEL_1 /*!< HSI clock used as LPUART1 clock source */ +#define LL_RCC_LPUART1_CLKSOURCE_LSE RCC_CCIPR_LPUART1SEL /*!< LSE clock used as LPUART1 clock source */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_I2C1_CLKSOURCE Peripheral I2C clock source selection + * @{ + */ +#define LL_RCC_I2C1_CLKSOURCE_PCLK1 ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C1SEL_Pos << 16U)) /*!< PCLK1 clock used as I2C1 clock source */ +#define LL_RCC_I2C1_CLKSOURCE_SYSCLK ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C1SEL_Pos << 16U) | (RCC_CCIPR_I2C1SEL_0 >> RCC_CCIPR_I2C1SEL_Pos)) /*!< SYSCLK clock used as I2C1 clock source */ +#define LL_RCC_I2C1_CLKSOURCE_HSI ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C1SEL_Pos << 16U) | (RCC_CCIPR_I2C1SEL_1 >> RCC_CCIPR_I2C1SEL_Pos)) /*!< HSI clock used as I2C1 clock source */ +#if defined(RCC_CCIPR_I2C2SEL) +#define LL_RCC_I2C2_CLKSOURCE_PCLK1 ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C2SEL_Pos << 16U)) /*!< PCLK1 clock used as I2C2 clock source */ +#define LL_RCC_I2C2_CLKSOURCE_SYSCLK ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C2SEL_Pos << 16U) | (RCC_CCIPR_I2C2SEL_0 >> RCC_CCIPR_I2C2SEL_Pos)) /*!< SYSCLK clock used as I2C2 clock source */ +#define LL_RCC_I2C2_CLKSOURCE_HSI ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C2SEL_Pos << 16U) | (RCC_CCIPR_I2C2SEL_1 >> RCC_CCIPR_I2C2SEL_Pos)) /*!< HSI clock used as I2C2 clock source */ +#endif /* RCC_CCIPR_I2C2SEL */ +#define LL_RCC_I2C3_CLKSOURCE_PCLK1 ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C3SEL_Pos << 16U)) /*!< PCLK1 clock used as I2C3 clock source */ +#define LL_RCC_I2C3_CLKSOURCE_SYSCLK ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C3SEL_Pos << 16U) | (RCC_CCIPR_I2C3SEL_0 >> RCC_CCIPR_I2C3SEL_Pos)) /*!< SYSCLK clock used as I2C3 clock source */ +#define LL_RCC_I2C3_CLKSOURCE_HSI ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C3SEL_Pos << 16U) | (RCC_CCIPR_I2C3SEL_1 >> RCC_CCIPR_I2C3SEL_Pos)) /*!< HSI clock used as I2C3 clock source */ +#if defined(RCC_CCIPR2_I2C4SEL) +#define LL_RCC_I2C4_CLKSOURCE_PCLK1 ((RCC_OFFSET_CCIPR2 << 24U) | (RCC_CCIPR2_I2C4SEL_Pos << 16U)) /*!< PCLK1 clock used as I2C4 clock source */ +#define LL_RCC_I2C4_CLKSOURCE_SYSCLK ((RCC_OFFSET_CCIPR2 << 24U) | (RCC_CCIPR2_I2C4SEL_Pos << 16U) | (RCC_CCIPR2_I2C4SEL_0 >> RCC_CCIPR2_I2C4SEL_Pos)) /*!< SYSCLK clock used as I2C4 clock source */ +#define LL_RCC_I2C4_CLKSOURCE_HSI ((RCC_OFFSET_CCIPR2 << 24U) | (RCC_CCIPR2_I2C4SEL_Pos << 16U) | (RCC_CCIPR2_I2C4SEL_1 >> RCC_CCIPR2_I2C4SEL_Pos)) /*!< HSI clock used as I2C4 clock source */ +#endif /* RCC_CCIPR2_I2C4SEL */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_LPTIM1_CLKSOURCE Peripheral LPTIM clock source selection + * @{ + */ +#define LL_RCC_LPTIM1_CLKSOURCE_PCLK1 RCC_CCIPR_LPTIM1SEL /*!< PCLK1 clock used as LPTIM1 clock source */ +#define LL_RCC_LPTIM1_CLKSOURCE_LSI (RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL_0 >> 16U)) /*!< LSI clock used as LPTIM1 clock source */ +#define LL_RCC_LPTIM1_CLKSOURCE_HSI (RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL_1 >> 16U)) /*!< HSI clock used as LPTIM1 clock source */ +#define LL_RCC_LPTIM1_CLKSOURCE_LSE (RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL >> 16U)) /*!< LSE clock used as LPTIM1 clock source */ +#define LL_RCC_LPTIM2_CLKSOURCE_PCLK1 RCC_CCIPR_LPTIM2SEL /*!< PCLK1 clock used as LPTIM2 clock source */ +#define LL_RCC_LPTIM2_CLKSOURCE_LSI (RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL_0 >> 16U)) /*!< LSI clock used as LPTIM2 clock source */ +#define LL_RCC_LPTIM2_CLKSOURCE_HSI (RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL_1 >> 16U)) /*!< HSI clock used as LPTIM2 clock source */ +#define LL_RCC_LPTIM2_CLKSOURCE_LSE (RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL >> 16U)) /*!< LSE clock used as LPTIM2 clock source */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_SAI1_CLKSOURCE Peripheral SAI clock source selection + * @{ + */ +#if defined(RCC_CCIPR2_SAI1SEL) +#define LL_RCC_SAI1_CLKSOURCE_PLL (RCC_CCIPR2_SAI1SEL << 16U) /*!< PLL clock used as SAI1 clock source */ +#define LL_RCC_SAI1_CLKSOURCE_PLLSAI1 ((RCC_CCIPR2_SAI1SEL << 16U) | RCC_CCIPR2_SAI1SEL_0) /*!< PLLSAI1 clock used as SAI1 clock source */ +#define LL_RCC_SAI1_CLKSOURCE_PLLSAI2 ((RCC_CCIPR2_SAI1SEL << 16U) | RCC_CCIPR2_SAI1SEL_1) /*!< PLLSAI2 clock used as SAI1 clock source */ +#define LL_RCC_SAI1_CLKSOURCE_HSI ((RCC_CCIPR2_SAI1SEL << 16U) | RCC_CCIPR2_SAI1SEL_2) /*!< HSI clock used as SAI1 clock source */ +#define LL_RCC_SAI1_CLKSOURCE_PIN ((RCC_CCIPR2_SAI1SEL << 16U) | (RCC_CCIPR2_SAI1SEL_1 | RCC_CCIPR2_SAI1SEL_0)) /*!< External input clock used as SAI1 clock source */ +#elif defined(RCC_CCIPR_SAI1SEL) +#define LL_RCC_SAI1_CLKSOURCE_PLLSAI1 RCC_CCIPR_SAI1SEL /*!< PLLSAI1 clock used as SAI1 clock source */ +#if defined(RCC_PLLSAI2_SUPPORT) +#define LL_RCC_SAI1_CLKSOURCE_PLLSAI2 (RCC_CCIPR_SAI1SEL | (RCC_CCIPR_SAI1SEL_0 >> 16U)) /*!< PLLSAI2 clock used as SAI1 clock source */ +#endif /* RCC_PLLSAI2_SUPPORT */ +#define LL_RCC_SAI1_CLKSOURCE_PLL (RCC_CCIPR_SAI1SEL | (RCC_CCIPR_SAI1SEL_1 >> 16U)) /*!< PLL clock used as SAI1 clock source */ +#define LL_RCC_SAI1_CLKSOURCE_PIN (RCC_CCIPR_SAI1SEL | (RCC_CCIPR_SAI1SEL >> 16U)) /*!< External input clock used as SAI1 clock source */ +#endif /* RCC_CCIPR2_SAI1SEL */ + +#if defined(RCC_CCIPR2_SAI2SEL) +#define LL_RCC_SAI2_CLKSOURCE_PLL (RCC_CCIPR2_SAI2SEL << 16U) /*!< PLL clock used as SAI2 clock source */ +#define LL_RCC_SAI2_CLKSOURCE_PLLSAI1 ((RCC_CCIPR2_SAI2SEL << 16U) | RCC_CCIPR2_SAI2SEL_0) /*!< PLLSAI1 clock used as SAI2 clock source */ +#define LL_RCC_SAI2_CLKSOURCE_PLLSAI2 ((RCC_CCIPR2_SAI2SEL << 16U) | RCC_CCIPR2_SAI2SEL_1) /*!< PLLSAI2 clock used as SAI2 clock source */ +#define LL_RCC_SAI2_CLKSOURCE_HSI ((RCC_CCIPR2_SAI2SEL << 16U) | RCC_CCIPR2_SAI2SEL_2) /*!< HSI clock used as SAI2 clock source */ +#define LL_RCC_SAI2_CLKSOURCE_PIN ((RCC_CCIPR2_SAI2SEL << 16U) | (RCC_CCIPR2_SAI2SEL_1 | RCC_CCIPR2_SAI2SEL_0)) /*!< External input clock used as SAI2 clock source */ +#elif defined(RCC_CCIPR_SAI2SEL) +#define LL_RCC_SAI2_CLKSOURCE_PLLSAI1 RCC_CCIPR_SAI2SEL /*!< PLLSAI1 clock used as SAI2 clock source */ +#if defined(RCC_PLLSAI2_SUPPORT) +#define LL_RCC_SAI2_CLKSOURCE_PLLSAI2 (RCC_CCIPR_SAI2SEL | (RCC_CCIPR_SAI2SEL_0 >> 16U)) /*!< PLLSAI2 clock used as SAI2 clock source */ +#endif /* RCC_PLLSAI2_SUPPORT */ +#define LL_RCC_SAI2_CLKSOURCE_PLL (RCC_CCIPR_SAI2SEL | (RCC_CCIPR_SAI2SEL_1 >> 16U)) /*!< PLL clock used as SAI2 clock source */ +#define LL_RCC_SAI2_CLKSOURCE_PIN (RCC_CCIPR_SAI2SEL | (RCC_CCIPR_SAI2SEL >> 16U)) /*!< External input clock used as SAI2 clock source */ +#endif /* RCC_CCIPR2_SAI2SEL */ +/** + * @} + */ + +#if defined(RCC_CCIPR2_SDMMCSEL) +/** @defgroup RCC_LL_EC_SDMMC1_KERNELCLKSOURCE Peripheral SDMMC kernel clock source selection + * @{ + */ +#define LL_RCC_SDMMC1_KERNELCLKSOURCE_48CLK 0x00000000U /*!< 48MHz clock from internal multiplexor used as SDMMC1 clock source */ +#define LL_RCC_SDMMC1_KERNELCLKSOURCE_PLLP RCC_CCIPR2_SDMMCSEL /*!< PLLSAI3CLK clock used as SDMMC1 clock source */ +/** + * @} + */ +#endif /* RCC_CCIPR2_SDMMCSEL */ + +#if defined(SDMMC1) +/** @defgroup RCC_LL_EC_SDMMC1_CLKSOURCE Peripheral SDMMC clock source selection + * @{ + */ +#if defined(RCC_HSI48_SUPPORT) +#define LL_RCC_SDMMC1_CLKSOURCE_HSI48 0x00000000U /*!< HSI48 clock used as SDMMC1 clock source */ +#else +#define LL_RCC_SDMMC1_CLKSOURCE_NONE 0x00000000U /*!< No clock used as SDMMC1 clock source */ +#endif +#if defined(RCC_PLLSAI1_SUPPORT) +#define LL_RCC_SDMMC1_CLKSOURCE_PLLSAI1 RCC_CCIPR_CLK48SEL_0 /*!< PLLSAI1 clock used as SDMMC1 clock source */ +#endif /* RCC_PLLSAI1_SUPPORT */ +#define LL_RCC_SDMMC1_CLKSOURCE_PLL RCC_CCIPR_CLK48SEL_1 /*!< PLL clock used as SDMMC1 clock source */ +#define LL_RCC_SDMMC1_CLKSOURCE_MSI RCC_CCIPR_CLK48SEL /*!< MSI clock used as SDMMC1 clock source */ +/** + * @} + */ +#endif /* SDMMC1 */ + +/** @defgroup RCC_LL_EC_RNG_CLKSOURCE Peripheral RNG clock source selection + * @{ + */ +#if defined(RCC_HSI48_SUPPORT) +#define LL_RCC_RNG_CLKSOURCE_HSI48 0x00000000U /*!< HSI48 clock used as RNG clock source */ +#else +#define LL_RCC_RNG_CLKSOURCE_NONE 0x00000000U /*!< No clock used as RNG clock source */ +#endif +#if defined(RCC_PLLSAI1_SUPPORT) +#define LL_RCC_RNG_CLKSOURCE_PLLSAI1 RCC_CCIPR_CLK48SEL_0 /*!< PLLSAI1 clock used as RNG clock source */ +#endif /* RCC_PLLSAI1_SUPPORT */ +#define LL_RCC_RNG_CLKSOURCE_PLL RCC_CCIPR_CLK48SEL_1 /*!< PLL clock used as RNG clock source */ +#define LL_RCC_RNG_CLKSOURCE_MSI RCC_CCIPR_CLK48SEL /*!< MSI clock used as RNG clock source */ +/** + * @} + */ + +#if defined(USB_OTG_FS) || defined(USB) +/** @defgroup RCC_LL_EC_USB_CLKSOURCE Peripheral USB clock source selection + * @{ + */ +#if defined(RCC_HSI48_SUPPORT) +#define LL_RCC_USB_CLKSOURCE_HSI48 0x00000000U /*!< HSI48 clock used as USB clock source */ +#else +#define LL_RCC_USB_CLKSOURCE_NONE 0x00000000U /*!< No clock used as USB clock source */ +#endif +#if defined(RCC_PLLSAI1_SUPPORT) +#define LL_RCC_USB_CLKSOURCE_PLLSAI1 RCC_CCIPR_CLK48SEL_0 /*!< PLLSAI1 clock used as USB clock source */ +#endif /* RCC_PLLSAI1_SUPPORT */ +#define LL_RCC_USB_CLKSOURCE_PLL RCC_CCIPR_CLK48SEL_1 /*!< PLL clock used as USB clock source */ +#define LL_RCC_USB_CLKSOURCE_MSI RCC_CCIPR_CLK48SEL /*!< MSI clock used as USB clock source */ +/** + * @} + */ + +#endif /* USB_OTG_FS || USB */ + +/** @defgroup RCC_LL_EC_ADC_CLKSOURCE Peripheral ADC clock source selection + * @{ + */ +#define LL_RCC_ADC_CLKSOURCE_NONE 0x00000000U /*!< No clock used as ADC clock source */ +#if defined(RCC_PLLSAI1_SUPPORT) +#define LL_RCC_ADC_CLKSOURCE_PLLSAI1 RCC_CCIPR_ADCSEL_0 /*!< PLLSAI1 clock used as ADC clock source */ +#endif /* RCC_PLLSAI1_SUPPORT */ +#if defined(RCC_PLLSAI2_SUPPORT) && !defined(LTDC) +#define LL_RCC_ADC_CLKSOURCE_PLLSAI2 RCC_CCIPR_ADCSEL_1 /*!< PLLSAI2 clock used as ADC clock source */ +#endif /* RCC_PLLSAI2_SUPPORT */ +#if defined(RCC_CCIPR_ADCSEL) +#define LL_RCC_ADC_CLKSOURCE_SYSCLK RCC_CCIPR_ADCSEL /*!< SYSCLK clock used as ADC clock source */ +#else +#define LL_RCC_ADC_CLKSOURCE_SYSCLK 0x30000000U /*!< SYSCLK clock used as ADC clock source */ +#endif +/** + * @} + */ + +#if defined(SWPMI1) +/** @defgroup RCC_LL_EC_SWPMI1_CLKSOURCE Peripheral SWPMI1 clock source selection + * @{ + */ +#define LL_RCC_SWPMI1_CLKSOURCE_PCLK1 0x00000000U /*!< PCLK1 used as SWPMI1 clock source */ +#define LL_RCC_SWPMI1_CLKSOURCE_HSI RCC_CCIPR_SWPMI1SEL /*!< HSI used as SWPMI1 clock source */ +/** + * @} + */ +#endif /* SWPMI1 */ + +#if defined(DFSDM1_Channel0) +#if defined(RCC_CCIPR2_ADFSDM1SEL) +/** @defgroup RCC_LL_EC_DFSDM1_AUDIO_CLKSOURCE Peripheral DFSDM1 Audio clock source selection + * @{ + */ +#define LL_RCC_DFSDM1_AUDIO_CLKSOURCE_SAI1 0x00000000U /*!< SAI1 clock used as DFSDM1 Audio clock */ +#define LL_RCC_DFSDM1_AUDIO_CLKSOURCE_HSI RCC_CCIPR2_ADFSDM1SEL_0 /*!< HSI clock used as DFSDM1 Audio clock */ +#define LL_RCC_DFSDM1_AUDIO_CLKSOURCE_MSI RCC_CCIPR2_ADFSDM1SEL_1 /*!< MSI clock used as DFSDM1 Audio clock */ +/** + * @} + */ +#endif /* RCC_CCIPR2_ADFSDM1SEL */ + +/** @defgroup RCC_LL_EC_DFSDM1_CLKSOURCE Peripheral DFSDM1 clock source selection + * @{ + */ +#if defined(RCC_CCIPR2_DFSDM1SEL) +#define LL_RCC_DFSDM1_CLKSOURCE_PCLK2 0x00000000U /*!< PCLK2 used as DFSDM1 clock source */ +#define LL_RCC_DFSDM1_CLKSOURCE_SYSCLK RCC_CCIPR2_DFSDM1SEL /*!< SYSCLK used as DFSDM1 clock source */ +#else +#define LL_RCC_DFSDM1_CLKSOURCE_PCLK2 0x00000000U /*!< PCLK2 used as DFSDM1 clock source */ +#define LL_RCC_DFSDM1_CLKSOURCE_SYSCLK RCC_CCIPR_DFSDM1SEL /*!< SYSCLK used as DFSDM1 clock source */ +#endif /* RCC_CCIPR2_DFSDM1SEL */ +/** + * @} + */ +#endif /* DFSDM1_Channel0 */ + +#if defined(DSI) +/** @defgroup RCC_LL_EC_DSI_CLKSOURCE Peripheral DSI clock source selection + * @{ + */ +#define LL_RCC_DSI_CLKSOURCE_PHY 0x00000000U /*!< DSI-PHY clock used as DSI byte lane clock source */ +#define LL_RCC_DSI_CLKSOURCE_PLL RCC_CCIPR2_DSISEL /*!< PLL clock used as DSI byte lane clock source */ +/** + * @} + */ +#endif /* DSI */ + +#if defined(LTDC) +/** @defgroup RCC_LL_EC_LTDC_CLKSOURCE Peripheral LTDC clock source selection + * @{ + */ +#define LL_RCC_LTDC_CLKSOURCE_PLLSAI2R_DIV2 0x00000000U /*!< PLLSAI2DIVR divided by 2 used as LTDC clock source */ +#define LL_RCC_LTDC_CLKSOURCE_PLLSAI2R_DIV4 RCC_CCIPR2_PLLSAI2DIVR_0 /*!< PLLSAI2DIVR divided by 4 used as LTDC clock source */ +#define LL_RCC_LTDC_CLKSOURCE_PLLSAI2R_DIV8 RCC_CCIPR2_PLLSAI2DIVR_1 /*!< PLLSAI2DIVR divided by 8 used as LTDC clock source */ +#define LL_RCC_LTDC_CLKSOURCE_PLLSAI2R_DIV16 RCC_CCIPR2_PLLSAI2DIVR /*!< PLLSAI2DIVR divided by 16 used as LTDC clock source */ +/** + * @} + */ +#endif /* LTDC */ + +#if defined(OCTOSPI1) +/** @defgroup RCC_LL_EC_OCTOSPI Peripheral OCTOSPI get clock source + * @{ + */ +#define LL_RCC_OCTOSPI_CLKSOURCE_SYSCLK 0x00000000U /*!< SYSCLK used as OctoSPI clock source */ +#define LL_RCC_OCTOSPI_CLKSOURCE_MSI RCC_CCIPR2_OSPISEL_0 /*!< MSI used as OctoSPI clock source */ +#define LL_RCC_OCTOSPI_CLKSOURCE_PLL RCC_CCIPR2_OSPISEL_1 /*!< PLL used as OctoSPI clock source */ +/** + * @} + */ +#endif /* OCTOSPI1 */ + +/** @defgroup RCC_LL_EC_USART1 Peripheral USART get clock source + * @{ + */ +#define LL_RCC_USART1_CLKSOURCE RCC_CCIPR_USART1SEL /*!< USART1 Clock source selection */ +#define LL_RCC_USART2_CLKSOURCE RCC_CCIPR_USART2SEL /*!< USART2 Clock source selection */ +#if defined(RCC_CCIPR_USART3SEL) +#define LL_RCC_USART3_CLKSOURCE RCC_CCIPR_USART3SEL /*!< USART3 Clock source selection */ +#endif /* RCC_CCIPR_USART3SEL */ +/** + * @} + */ + +#if defined(RCC_CCIPR_UART4SEL) || defined(RCC_CCIPR_UART5SEL) +/** @defgroup RCC_LL_EC_UART4 Peripheral UART get clock source + * @{ + */ +#if defined(RCC_CCIPR_UART4SEL) +#define LL_RCC_UART4_CLKSOURCE RCC_CCIPR_UART4SEL /*!< UART4 Clock source selection */ +#endif /* RCC_CCIPR_UART4SEL */ +#if defined(RCC_CCIPR_UART5SEL) +#define LL_RCC_UART5_CLKSOURCE RCC_CCIPR_UART5SEL /*!< UART5 Clock source selection */ +#endif /* RCC_CCIPR_UART5SEL */ +/** + * @} + */ +#endif /* RCC_CCIPR_UART4SEL || RCC_CCIPR_UART5SEL */ + +/** @defgroup RCC_LL_EC_LPUART1 Peripheral LPUART get clock source + * @{ + */ +#define LL_RCC_LPUART1_CLKSOURCE RCC_CCIPR_LPUART1SEL /*!< LPUART1 Clock source selection */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_I2C1 Peripheral I2C get clock source + * @{ + */ +#define LL_RCC_I2C1_CLKSOURCE ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C1SEL_Pos << 16U) | (RCC_CCIPR_I2C1SEL >> RCC_CCIPR_I2C1SEL_Pos)) /*!< I2C1 Clock source selection */ +#if defined(RCC_CCIPR_I2C2SEL) +#define LL_RCC_I2C2_CLKSOURCE ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C2SEL_Pos << 16U) | (RCC_CCIPR_I2C2SEL >> RCC_CCIPR_I2C2SEL_Pos)) /*!< I2C2 Clock source selection */ +#endif /* RCC_CCIPR_I2C2SEL */ +#define LL_RCC_I2C3_CLKSOURCE ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C3SEL_Pos << 16U) | (RCC_CCIPR_I2C3SEL >> RCC_CCIPR_I2C3SEL_Pos)) /*!< I2C3 Clock source selection */ +#if defined(RCC_CCIPR2_I2C4SEL) +#define LL_RCC_I2C4_CLKSOURCE ((RCC_OFFSET_CCIPR2 << 24U) | (RCC_CCIPR2_I2C4SEL_Pos << 16U) | (RCC_CCIPR2_I2C4SEL >> RCC_CCIPR2_I2C4SEL_Pos)) /*!< I2C4 Clock source selection */ +#endif /* RCC_CCIPR2_I2C4SEL */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_LPTIM1 Peripheral LPTIM get clock source + * @{ + */ +#define LL_RCC_LPTIM1_CLKSOURCE RCC_CCIPR_LPTIM1SEL /*!< LPTIM1 Clock source selection */ +#define LL_RCC_LPTIM2_CLKSOURCE RCC_CCIPR_LPTIM2SEL /*!< LPTIM2 Clock source selection */ +/** + * @} + */ + +#if defined(RCC_CCIPR_SAI1SEL) || defined(RCC_CCIPR2_SAI1SEL) +/** @defgroup RCC_LL_EC_SAI1 Peripheral SAI get clock source + * @{ + */ +#if defined(RCC_CCIPR2_SAI1SEL) +#define LL_RCC_SAI1_CLKSOURCE RCC_CCIPR2_SAI1SEL /*!< SAI1 Clock source selection */ +#else +#define LL_RCC_SAI1_CLKSOURCE RCC_CCIPR_SAI1SEL /*!< SAI1 Clock source selection */ +#endif /* RCC_CCIPR2_SAI1SEL */ +#if defined(RCC_CCIPR2_SAI2SEL) +#define LL_RCC_SAI2_CLKSOURCE RCC_CCIPR2_SAI2SEL /*!< SAI2 Clock source selection */ +#elif defined(RCC_CCIPR_SAI2SEL) +#define LL_RCC_SAI2_CLKSOURCE RCC_CCIPR_SAI2SEL /*!< SAI2 Clock source selection */ +#endif /* RCC_CCIPR2_SAI2SEL */ +/** + * @} + */ +#endif /* RCC_CCIPR_SAI1SEL || RCC_CCIPR2_SAI1SEL */ + +#if defined(SDMMC1) +#if defined(RCC_CCIPR2_SDMMCSEL) +/** @defgroup RCC_LL_EC_SDMMC1_KERNEL Peripheral SDMMC get kernel clock source + * @{ + */ +#define LL_RCC_SDMMC1_KERNELCLKSOURCE RCC_CCIPR2_SDMMCSEL /*!< SDMMC1 Kernel Clock source selection */ +/** + * @} + */ +#endif /* RCC_CCIPR2_SDMMCSEL */ + +/** @defgroup RCC_LL_EC_SDMMC1 Peripheral SDMMC get clock source + * @{ + */ +#define LL_RCC_SDMMC1_CLKSOURCE RCC_CCIPR_CLK48SEL /*!< SDMMC1 Clock source selection */ +/** + * @} + */ +#endif /* SDMMC1 */ + +/** @defgroup RCC_LL_EC_RNG Peripheral RNG get clock source + * @{ + */ +#define LL_RCC_RNG_CLKSOURCE RCC_CCIPR_CLK48SEL /*!< RNG Clock source selection */ +/** + * @} + */ + +#if defined(USB_OTG_FS) || defined(USB) +/** @defgroup RCC_LL_EC_USB Peripheral USB get clock source + * @{ + */ +#define LL_RCC_USB_CLKSOURCE RCC_CCIPR_CLK48SEL /*!< USB Clock source selection */ +/** + * @} + */ +#endif /* USB_OTG_FS || USB */ + +/** @defgroup RCC_LL_EC_ADC Peripheral ADC get clock source + * @{ + */ +#if defined(RCC_CCIPR_ADCSEL) +#define LL_RCC_ADC_CLKSOURCE RCC_CCIPR_ADCSEL /*!< ADC Clock source selection */ +#else +#define LL_RCC_ADC_CLKSOURCE 0x30000000U /*!< ADC Clock source selection */ +#endif +/** + * @} + */ + +#if defined(SWPMI1) +/** @defgroup RCC_LL_EC_SWPMI1 Peripheral SWPMI1 get clock source + * @{ + */ +#define LL_RCC_SWPMI1_CLKSOURCE RCC_CCIPR_SWPMI1SEL /*!< SWPMI1 Clock source selection */ +/** + * @} + */ +#endif /* SWPMI1 */ + +#if defined(DFSDM1_Channel0) +#if defined(RCC_CCIPR2_ADFSDM1SEL) +/** @defgroup RCC_LL_EC_DFSDM1_AUDIO Peripheral DFSDM1 Audio get clock source + * @{ + */ +#define LL_RCC_DFSDM1_AUDIO_CLKSOURCE RCC_CCIPR2_ADFSDM1SEL /* DFSDM1 Audio Clock source selection */ +/** + * @} + */ + +#endif /* RCC_CCIPR2_ADFSDM1SEL */ +/** @defgroup RCC_LL_EC_DFSDM1 Peripheral DFSDM1 get clock source + * @{ + */ +#if defined(RCC_CCIPR2_DFSDM1SEL) +#define LL_RCC_DFSDM1_CLKSOURCE RCC_CCIPR2_DFSDM1SEL /*!< DFSDM1 Clock source selection */ +#else +#define LL_RCC_DFSDM1_CLKSOURCE RCC_CCIPR_DFSDM1SEL /*!< DFSDM1 Clock source selection */ +#endif /* RCC_CCIPR2_DFSDM1SEL */ +/** + * @} + */ +#endif /* DFSDM1_Channel0 */ + +#if defined(DSI) +/** @defgroup RCC_LL_EC_DSI Peripheral DSI get clock source + * @{ + */ +#define LL_RCC_DSI_CLKSOURCE RCC_CCIPR2_DSISEL /*!< DSI Clock source selection */ +/** + * @} + */ +#endif /* DSI */ + +#if defined(LTDC) +/** @defgroup RCC_LL_EC_LTDC Peripheral LTDC get clock source + * @{ + */ +#define LL_RCC_LTDC_CLKSOURCE RCC_CCIPR2_PLLSAI2DIVR /*!< LTDC Clock source selection */ +/** + * @} + */ +#endif /* LTDC */ + +#if defined(OCTOSPI1) +/** @defgroup RCC_LL_EC_OCTOSPI Peripheral OCTOSPI get clock source + * @{ + */ +#define LL_RCC_OCTOSPI_CLKSOURCE RCC_CCIPR2_OSPISEL /*!< OctoSPI Clock source selection */ +/** + * @} + */ +#endif /* OCTOSPI1 */ + + +/** @defgroup RCC_LL_EC_RTC_CLKSOURCE RTC clock source selection + * @{ + */ +#define LL_RCC_RTC_CLKSOURCE_NONE 0x00000000U /*!< No clock used as RTC clock */ +#define LL_RCC_RTC_CLKSOURCE_LSE RCC_BDCR_RTCSEL_0 /*!< LSE oscillator clock used as RTC clock */ +#define LL_RCC_RTC_CLKSOURCE_LSI RCC_BDCR_RTCSEL_1 /*!< LSI oscillator clock used as RTC clock */ +#define LL_RCC_RTC_CLKSOURCE_HSE_DIV32 RCC_BDCR_RTCSEL /*!< HSE oscillator clock divided by 32 used as RTC clock */ +/** + * @} + */ + + +/** @defgroup RCC_LL_EC_PLLSOURCE PLL, PLLSAI1 and PLLSAI2 entry clock source + * @{ + */ +#define LL_RCC_PLLSOURCE_NONE 0x00000000U /*!< No clock */ +#define LL_RCC_PLLSOURCE_MSI RCC_PLLCFGR_PLLSRC_MSI /*!< MSI clock selected as PLL entry clock source */ +#define LL_RCC_PLLSOURCE_HSI RCC_PLLCFGR_PLLSRC_HSI /*!< HSI16 clock selected as PLL entry clock source */ +#define LL_RCC_PLLSOURCE_HSE RCC_PLLCFGR_PLLSRC_HSE /*!< HSE clock selected as PLL entry clock source */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_PLLM_DIV PLL division factor + * @{ + */ +#define LL_RCC_PLLM_DIV_1 0x00000000U /*!< Main PLL division factor for PLLM input by 1 */ +#define LL_RCC_PLLM_DIV_2 (RCC_PLLCFGR_PLLM_0) /*!< Main PLL division factor for PLLM input by 2 */ +#define LL_RCC_PLLM_DIV_3 (RCC_PLLCFGR_PLLM_1) /*!< Main PLL division factor for PLLM input by 3 */ +#define LL_RCC_PLLM_DIV_4 (RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) /*!< Main PLL division factor for PLLM input by 4 */ +#define LL_RCC_PLLM_DIV_5 (RCC_PLLCFGR_PLLM_2) /*!< Main PLL division factor for PLLM input by 5 */ +#define LL_RCC_PLLM_DIV_6 (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0) /*!< Main PLL division factor for PLLM input by 6 */ +#define LL_RCC_PLLM_DIV_7 (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1) /*!< Main PLL division factor for PLLM input by 7 */ +#define LL_RCC_PLLM_DIV_8 (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) /*!< Main PLL division factor for PLLM input by 8 */ +#if defined(RCC_PLLM_DIV_1_16_SUPPORT) +#define LL_RCC_PLLM_DIV_9 (RCC_PLLCFGR_PLLM_3) /*!< Main PLL division factor for PLLM input by 9 */ +#define LL_RCC_PLLM_DIV_10 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_0) /*!< Main PLL division factor for PLLM input by 10 */ +#define LL_RCC_PLLM_DIV_11 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1) /*!< Main PLL division factor for PLLM input by 11 */ +#define LL_RCC_PLLM_DIV_12 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) /*!< Main PLL division factor for PLLM input by 12 */ +#define LL_RCC_PLLM_DIV_13 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2) /*!< Main PLL division factor for PLLM input by 13 */ +#define LL_RCC_PLLM_DIV_14 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0) /*!< Main PLL division factor for PLLM input by 14 */ +#define LL_RCC_PLLM_DIV_15 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1) /*!< Main PLL division factor for PLLM input by 15 */ +#define LL_RCC_PLLM_DIV_16 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) /*!< Main PLL division factor for PLLM input by 16 */ +#endif /* RCC_PLLM_DIV_1_16_SUPPORT */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_PLLR_DIV PLL division factor (PLLR) + * @{ + */ +#define LL_RCC_PLLR_DIV_2 0x00000000U /*!< Main PLL division factor for PLLCLK (system clock) by 2 */ +#define LL_RCC_PLLR_DIV_4 (RCC_PLLCFGR_PLLR_0) /*!< Main PLL division factor for PLLCLK (system clock) by 4 */ +#define LL_RCC_PLLR_DIV_6 (RCC_PLLCFGR_PLLR_1) /*!< Main PLL division factor for PLLCLK (system clock) by 6 */ +#define LL_RCC_PLLR_DIV_8 (RCC_PLLCFGR_PLLR) /*!< Main PLL division factor for PLLCLK (system clock) by 8 */ +/** + * @} + */ + +#if defined(RCC_PLLP_SUPPORT) +/** @defgroup RCC_LL_EC_PLLP_DIV PLL division factor (PLLP) + * @{ + */ +#if defined(RCC_PLLP_DIV_2_31_SUPPORT) +#define LL_RCC_PLLP_DIV_2 (RCC_PLLCFGR_PLLPDIV_1) /*!< Main PLL division factor for PLLP output by 2 */ +#define LL_RCC_PLLP_DIV_3 (RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0) /*!< Main PLL division factor for PLLP output by 3 */ +#define LL_RCC_PLLP_DIV_4 (RCC_PLLCFGR_PLLPDIV_2) /*!< Main PLL division factor for PLLP output by 4 */ +#define LL_RCC_PLLP_DIV_5 (RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_0) /*!< Main PLL division factor for PLLP output by 5 */ +#define LL_RCC_PLLP_DIV_6 (RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1) /*!< Main PLL division factor for PLLP output by 6 */ +#define LL_RCC_PLLP_DIV_7 (RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0) /*!< Main PLL division factor for PLLP output by 7 */ +#define LL_RCC_PLLP_DIV_8 (RCC_PLLCFGR_PLLPDIV_3) /*!< Main PLL division factor for PLLP output by 8 */ +#define LL_RCC_PLLP_DIV_9 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_0) /*!< Main PLL division factor for PLLP output by 9 */ +#define LL_RCC_PLLP_DIV_10 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_1) /*!< Main PLL division factor for PLLP output by 10 */ +#define LL_RCC_PLLP_DIV_11 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0) /*!< Main PLL division factor for PLLP output by 11 */ +#define LL_RCC_PLLP_DIV_12 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2) /*!< Main PLL division factor for PLLP output by 12 */ +#define LL_RCC_PLLP_DIV_13 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_0) /*!< Main PLL division factor for PLLP output by 13 */ +#define LL_RCC_PLLP_DIV_14 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1) /*!< Main PLL division factor for PLLP output by 14 */ +#define LL_RCC_PLLP_DIV_15 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0) /*!< Main PLL division factor for PLLP output by 15 */ +#define LL_RCC_PLLP_DIV_16 (RCC_PLLCFGR_PLLPDIV_4) /*!< Main PLL division factor for PLLP output by 16 */ +#define LL_RCC_PLLP_DIV_17 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_0) /*!< Main PLL division factor for PLLP output by 17 */ +#define LL_RCC_PLLP_DIV_18 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_1) /*!< Main PLL division factor for PLLP output by 18 */ +#define LL_RCC_PLLP_DIV_19 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0) /*!< Main PLL division factor for PLLP output by 19 */ +#define LL_RCC_PLLP_DIV_20 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2) /*!< Main PLL division factor for PLLP output by 20 */ +#define LL_RCC_PLLP_DIV_21 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_0) /*!< Main PLL division factor for PLLP output by 21 */ +#define LL_RCC_PLLP_DIV_22 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1) /*!< Main PLL division factor for PLLP output by 22 */ +#define LL_RCC_PLLP_DIV_23 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0) /*!< Main PLL division factor for PLLP output by 23 */ +#define LL_RCC_PLLP_DIV_24 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3) /*!< Main PLL division factor for PLLP output by 24 */ +#define LL_RCC_PLLP_DIV_25 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_0) /*!< Main PLL division factor for PLLP output by 25 */ +#define LL_RCC_PLLP_DIV_26 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_1) /*!< Main PLL division factor for PLLP output by 26 */ +#define LL_RCC_PLLP_DIV_27 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0) /*!< Main PLL division factor for PLLP output by 27 */ +#define LL_RCC_PLLP_DIV_28 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2) /*!< Main PLL division factor for PLLP output by 28 */ +#define LL_RCC_PLLP_DIV_29 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_0) /*!< Main PLL division factor for PLLP output by 29 */ +#define LL_RCC_PLLP_DIV_30 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1) /*!< Main PLL division factor for PLLP output by 30 */ +#define LL_RCC_PLLP_DIV_31 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0) /*!< Main PLL division factor for PLLP output by 31 */ +#else +#define LL_RCC_PLLP_DIV_7 0x00000000U /*!< Main PLL division factor for PLLP output by 7 */ +#define LL_RCC_PLLP_DIV_17 (RCC_PLLCFGR_PLLP) /*!< Main PLL division factor for PLLP output by 17 */ +#endif /* RCC_PLLP_DIV_2_31_SUPPORT */ +/** + * @} + */ +#endif /* RCC_PLLP_SUPPORT */ + +/** @defgroup RCC_LL_EC_PLLQ_DIV PLL division factor (PLLQ) + * @{ + */ +#define LL_RCC_PLLQ_DIV_2 0x00000000U /*!< Main PLL division factor for PLLQ output by 2 */ +#define LL_RCC_PLLQ_DIV_4 (RCC_PLLCFGR_PLLQ_0) /*!< Main PLL division factor for PLLQ output by 4 */ +#define LL_RCC_PLLQ_DIV_6 (RCC_PLLCFGR_PLLQ_1) /*!< Main PLL division factor for PLLQ output by 6 */ +#define LL_RCC_PLLQ_DIV_8 (RCC_PLLCFGR_PLLQ) /*!< Main PLL division factor for PLLQ output by 8 */ +/** + * @} + */ + +#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) +/** @defgroup RCC_LL_EC_PLLSAI1M PLLSAI1 division factor (PLLSAI1M) + * @{ + */ +#define LL_RCC_PLLSAI1M_DIV_1 0x00000000U /*!< PLLSAI1 division factor for PLLSAI1M input by 1 */ +#define LL_RCC_PLLSAI1M_DIV_2 (RCC_PLLSAI1CFGR_PLLSAI1M_0) /*!< PLLSAI1 division factor for PLLSAI1M input by 2 */ +#define LL_RCC_PLLSAI1M_DIV_3 (RCC_PLLSAI1CFGR_PLLSAI1M_1) /*!< PLLSAI1 division factor for PLLSAI1M input by 3 */ +#define LL_RCC_PLLSAI1M_DIV_4 (RCC_PLLSAI1CFGR_PLLSAI1M_1|RCC_PLLSAI1CFGR_PLLSAI1M_0) /*!< PLLSAI1 division factor for PLLSAI1M input by 4 */ +#define LL_RCC_PLLSAI1M_DIV_5 (RCC_PLLSAI1CFGR_PLLSAI1M_2) /*!< PLLSAI1 division factor for PLLSAI1M input by 5 */ +#define LL_RCC_PLLSAI1M_DIV_6 (RCC_PLLSAI1CFGR_PLLSAI1M_2|RCC_PLLSAI1CFGR_PLLSAI1M_0) /*!< PLLSAI1 division factor for PLLSAI1M input by 6 */ +#define LL_RCC_PLLSAI1M_DIV_7 (RCC_PLLSAI1CFGR_PLLSAI1M_2|RCC_PLLSAI1CFGR_PLLSAI1M_1) /*!< PLLSAI1 division factor for PLLSAI1M input by 7 */ +#define LL_RCC_PLLSAI1M_DIV_8 (RCC_PLLSAI1CFGR_PLLSAI1M_2|RCC_PLLSAI1CFGR_PLLSAI1M_1|RCC_PLLSAI1CFGR_PLLSAI1M_0) /*!< PLLSAI1 division factor for PLLSAI1M input by 8 */ +#define LL_RCC_PLLSAI1M_DIV_9 (RCC_PLLSAI1CFGR_PLLSAI1M_3) /*!< PLLSAI1 division factor for PLLSAI1M input by 9 */ +#define LL_RCC_PLLSAI1M_DIV_10 (RCC_PLLSAI1CFGR_PLLSAI1M_3|RCC_PLLSAI1CFGR_PLLSAI1M_0) /*!< PLLSAI1 division factor for PLLSAI1M input by 10 */ +#define LL_RCC_PLLSAI1M_DIV_11 (RCC_PLLSAI1CFGR_PLLSAI1M_3|RCC_PLLSAI1CFGR_PLLSAI1M_1) /*!< PLLSAI1 division factor for PLLSAI1M input by 11 */ +#define LL_RCC_PLLSAI1M_DIV_12 (RCC_PLLSAI1CFGR_PLLSAI1M_3|RCC_PLLSAI1CFGR_PLLSAI1M_1|RCC_PLLSAI1CFGR_PLLSAI1M_0) /*!< PLLSAI1 division factor for PLLSAI1M input by 12 */ +#define LL_RCC_PLLSAI1M_DIV_13 (RCC_PLLSAI1CFGR_PLLSAI1M_3|RCC_PLLSAI1CFGR_PLLSAI1M_2) /*!< PLLSAI1 division factor for PLLSAI1M input by 13 */ +#define LL_RCC_PLLSAI1M_DIV_14 (RCC_PLLSAI1CFGR_PLLSAI1M_3|RCC_PLLSAI1CFGR_PLLSAI1M_2|RCC_PLLSAI1CFGR_PLLSAI1M_0) /*!< PLLSAI1 division factor for PLLSAI1M input by 14 */ +#define LL_RCC_PLLSAI1M_DIV_15 (RCC_PLLSAI1CFGR_PLLSAI1M_3|RCC_PLLSAI1CFGR_PLLSAI1M_2|RCC_PLLSAI1CFGR_PLLSAI1M_1) /*!< PLLSAI1 division factor for PLLSAI1M input by 15 */ +#define LL_RCC_PLLSAI1M_DIV_16 (RCC_PLLSAI1CFGR_PLLSAI1M_3|RCC_PLLSAI1CFGR_PLLSAI1M_2|RCC_PLLSAI1CFGR_PLLSAI1M_1|RCC_PLLSAI1CFGR_PLLSAI1M_0) /*!< PLLSAI1 division factor for PLLSAI1M input by 16 */ +/** + * @} + */ +#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */ + +#if defined(RCC_PLLSAI1_SUPPORT) +/** @defgroup RCC_LL_EC_PLLSAI1Q PLLSAI1 division factor (PLLSAI1Q) + * @{ + */ +#define LL_RCC_PLLSAI1Q_DIV_2 0x00000000U /*!< PLLSAI1 division factor for PLLSAI1Q output by 2 */ +#define LL_RCC_PLLSAI1Q_DIV_4 (RCC_PLLSAI1CFGR_PLLSAI1Q_0) /*!< PLLSAI1 division factor for PLLSAI1Q output by 4 */ +#define LL_RCC_PLLSAI1Q_DIV_6 (RCC_PLLSAI1CFGR_PLLSAI1Q_1) /*!< PLLSAI1 division factor for PLLSAI1Q output by 6 */ +#define LL_RCC_PLLSAI1Q_DIV_8 (RCC_PLLSAI1CFGR_PLLSAI1Q) /*!< PLLSAI1 division factor for PLLSAI1Q output by 8 */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_PLLSAI1P PLLSAI1 division factor (PLLSAI1P) + * @{ + */ +#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT) +#define LL_RCC_PLLSAI1P_DIV_2 (RCC_PLLSAI1CFGR_PLLSAI1PDIV_1) /*!< PLLSAI1 division factor for PLLSAI1P output by 2 */ +#define LL_RCC_PLLSAI1P_DIV_3 (RCC_PLLSAI1CFGR_PLLSAI1PDIV_1|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) /*!< PLLSAI1 division factor for PLLSAI1P output by 3 */ +#define LL_RCC_PLLSAI1P_DIV_4 (RCC_PLLSAI1CFGR_PLLSAI1PDIV_2) /*!< PLLSAI1 division factor for PLLSAI1P output by 4 */ +#define LL_RCC_PLLSAI1P_DIV_5 (RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) /*!< PLLSAI1 division factor for PLLSAI1P output by 5 */ +#define LL_RCC_PLLSAI1P_DIV_6 (RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1) /*!< PLLSAI1 division factor for PLLSAI1P output by 6 */ +#define LL_RCC_PLLSAI1P_DIV_7 (RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) /*!< PLLSAI1 division factor for PLLSAI1P output by 7 */ +#define LL_RCC_PLLSAI1P_DIV_8 (RCC_PLLSAI1CFGR_PLLSAI1PDIV_3) /*!< PLLSAI1 division factor for PLLSAI1P output by 8 */ +#define LL_RCC_PLLSAI1P_DIV_9 (RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) /*!< PLLSAI1 division factor for PLLSAI1P output by 9 */ +#define LL_RCC_PLLSAI1P_DIV_10 (RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1) /*!< PLLSAI1 division factor for PLLSAI1P output by 10 */ +#define LL_RCC_PLLSAI1P_DIV_11 (RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) /*!< PLLSAI1 division factor for PLLSAI1P output by 1 */ +#define LL_RCC_PLLSAI1P_DIV_12 (RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2) /*!< PLLSAI1 division factor for PLLSAI1P output by 12 */ +#define LL_RCC_PLLSAI1P_DIV_13 (RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) /*!< PLLSAI1 division factor for PLLSAI1P output by 13 */ +#define LL_RCC_PLLSAI1P_DIV_14 (RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1) /*!< PLLSAI1 division factor for PLLSAI1P output by 14 */ +#define LL_RCC_PLLSAI1P_DIV_15 (RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) /*!< PLLSAI1 division factor for PLLSAI1P output by 15 */ +#define LL_RCC_PLLSAI1P_DIV_16 (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4) /*!< PLLSAI1 division factor for PLLSAI1P output by 16 */ +#define LL_RCC_PLLSAI1P_DIV_17 (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) /*!< PLLSAI1 division factor for PLLSAI1P output by 17 */ +#define LL_RCC_PLLSAI1P_DIV_18 (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1) /*!< PLLSAI1 division factor for PLLSAI1P output by 18 */ +#define LL_RCC_PLLSAI1P_DIV_19 (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) /*!< PLLSAI1 division factor for PLLSAI1P output by 19 */ +#define LL_RCC_PLLSAI1P_DIV_20 (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2) /*!< PLLSAI1 division factor for PLLSAI1P output by 20 */ +#define LL_RCC_PLLSAI1P_DIV_21 (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) /*!< PLLSAI1 division fctor for PLLSAI1P output by 21 */ +#define LL_RCC_PLLSAI1P_DIV_22 (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1) /*!< PLLSAI1 division factor for PLLSAI1P output by 22 */ +#define LL_RCC_PLLSAI1P_DIV_23 (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) /*!< PLLSAI1 division factor for PLLSAI1P output by 23 */ +#define LL_RCC_PLLSAI1P_DIV_24 (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_3) /*!< PLLSAI1 division factor for PLLSAI1P output by 24 */ +#define LL_RCC_PLLSAI1P_DIV_25 (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) /*!< PLLSAI1 division factor for PLLSAI1P output by 25 */ +#define LL_RCC_PLLSAI1P_DIV_26 (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1) /*!< PLLSAI1 division factor for PLLSAI1P output by 26 */ +#define LL_RCC_PLLSAI1P_DIV_27 (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) /*!< PLLSAI1 division factor for PLLSAI1P output by 27 */ +#define LL_RCC_PLLSAI1P_DIV_28 (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2) /*!< PLLSAI1 division factor for PLLSAI1P output by 28 */ +#define LL_RCC_PLLSAI1P_DIV_29 (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) /*!< PLLSAI1 division factor for PLLSAI1P output by 29 */ +#define LL_RCC_PLLSAI1P_DIV_30 (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1) /*!< PLLSAI1 division factor for PLLSAI1P output by 30 */ +#define LL_RCC_PLLSAI1P_DIV_31 (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) /*!< PLLSAI1 division factor for PLLSAI1P output by 31 */ +#else +#define LL_RCC_PLLSAI1P_DIV_7 0x00000000U /*!< PLLSAI1 division factor for PLLSAI1P output by 7 */ +#define LL_RCC_PLLSAI1P_DIV_17 (RCC_PLLSAI1CFGR_PLLSAI1P) /*!< PLLSAI1 division factor for PLLSAI1P output by 17 */ +#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_PLLSAI1R PLLSAI1 division factor (PLLSAI1R) + * @{ + */ +#define LL_RCC_PLLSAI1R_DIV_2 0x00000000U /*!< PLLSAI1 division factor for PLLSAI1R output by 2 */ +#define LL_RCC_PLLSAI1R_DIV_4 (RCC_PLLSAI1CFGR_PLLSAI1R_0) /*!< PLLSAI1 division factor for PLLSAI1R output by 4 */ +#define LL_RCC_PLLSAI1R_DIV_6 (RCC_PLLSAI1CFGR_PLLSAI1R_1) /*!< PLLSAI1 division factor for PLLSAI1R output by 6 */ +#define LL_RCC_PLLSAI1R_DIV_8 (RCC_PLLSAI1CFGR_PLLSAI1R) /*!< PLLSAI1 division factor for PLLSAI1R output by 8 */ +/** + * @} + */ +#endif /* RCC_PLLSAI1_SUPPORT */ + +#if defined(RCC_PLLSAI2_SUPPORT) +#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT) +/** @defgroup RCC_LL_EC_PLLSAI2M PLLSAI1 division factor (PLLSAI2M) + * @{ + */ +#define LL_RCC_PLLSAI2M_DIV_1 0x00000000U /*!< PLLSAI2 division factor for PLLSAI2M input by 1 */ +#define LL_RCC_PLLSAI2M_DIV_2 (RCC_PLLSAI2CFGR_PLLSAI2M_0) /*!< PLLSAI2 division factor for PLLSAI2M input by 2 */ +#define LL_RCC_PLLSAI2M_DIV_3 (RCC_PLLSAI2CFGR_PLLSAI2M_1) /*!< PLLSAI2 division factor for PLLSAI2M input by 3 */ +#define LL_RCC_PLLSAI2M_DIV_4 (RCC_PLLSAI2CFGR_PLLSAI2M_1|RCC_PLLSAI2CFGR_PLLSAI2M_0) /*!< PLLSAI2 division factor for PLLSAI2M input by 4 */ +#define LL_RCC_PLLSAI2M_DIV_5 (RCC_PLLSAI2CFGR_PLLSAI2M_2) /*!< PLLSAI2 division factor for PLLSAI2M input by 5 */ +#define LL_RCC_PLLSAI2M_DIV_6 (RCC_PLLSAI2CFGR_PLLSAI2M_2|RCC_PLLSAI2CFGR_PLLSAI2M_0) /*!< PLLSAI2 division factor for PLLSAI2M input by 6 */ +#define LL_RCC_PLLSAI2M_DIV_7 (RCC_PLLSAI2CFGR_PLLSAI2M_2|RCC_PLLSAI2CFGR_PLLSAI2M_1) /*!< PLLSAI2 division factor for PLLSAI2M input by 7 */ +#define LL_RCC_PLLSAI2M_DIV_8 (RCC_PLLSAI2CFGR_PLLSAI2M_2|RCC_PLLSAI2CFGR_PLLSAI2M_1|RCC_PLLSAI2CFGR_PLLSAI2M_0) /*!< PLLSAI2 division factor for PLLSAI2M input by 8 */ +#define LL_RCC_PLLSAI2M_DIV_9 (RCC_PLLSAI2CFGR_PLLSAI2M_3) /*!< PLLSAI2 division factor for PLLSAI2M input by 9 */ +#define LL_RCC_PLLSAI2M_DIV_10 (RCC_PLLSAI2CFGR_PLLSAI2M_3|RCC_PLLSAI2CFGR_PLLSAI2M_0) /*!< PLLSAI2 division factor for PLLSAI2M input by 10 */ +#define LL_RCC_PLLSAI2M_DIV_11 (RCC_PLLSAI2CFGR_PLLSAI2M_3|RCC_PLLSAI2CFGR_PLLSAI2M_1) /*!< PLLSAI2 division factor for PLLSAI2M input by 11 */ +#define LL_RCC_PLLSAI2M_DIV_12 (RCC_PLLSAI2CFGR_PLLSAI2M_3|RCC_PLLSAI2CFGR_PLLSAI2M_1|RCC_PLLSAI2CFGR_PLLSAI2M_0) /*!< PLLSAI2 division factor for PLLSAI2M input by 12 */ +#define LL_RCC_PLLSAI2M_DIV_13 (RCC_PLLSAI2CFGR_PLLSAI2M_3|RCC_PLLSAI2CFGR_PLLSAI2M_2) /*!< PLLSAI2 division factor for PLLSAI2M input by 13 */ +#define LL_RCC_PLLSAI2M_DIV_14 (RCC_PLLSAI2CFGR_PLLSAI2M_3|RCC_PLLSAI2CFGR_PLLSAI2M_2|RCC_PLLSAI2CFGR_PLLSAI2M_0) /*!< PLLSAI2 division factor for PLLSAI2M input by 14 */ +#define LL_RCC_PLLSAI2M_DIV_15 (RCC_PLLSAI2CFGR_PLLSAI2M_3|RCC_PLLSAI2CFGR_PLLSAI2M_2|RCC_PLLSAI2CFGR_PLLSAI2M_1) /*!< PLLSAI2 division factor for PLLSAI2M input by 15 */ +#define LL_RCC_PLLSAI2M_DIV_16 (RCC_PLLSAI2CFGR_PLLSAI2M_3|RCC_PLLSAI2CFGR_PLLSAI2M_2|RCC_PLLSAI2CFGR_PLLSAI2M_1|RCC_PLLSAI2CFGR_PLLSAI2M_0) /*!< PLLSAI2 division factor for PLLSAI2M input by 16 */ +/** + * @} + */ +#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */ + +#if defined(RCC_PLLSAI2Q_DIV_SUPPORT) +/** @defgroup RCC_LL_EC_PLLSAI2Q PLLSAI2 division factor (PLLSAI2Q) + * @{ + */ +#define LL_RCC_PLLSAI2Q_DIV_2 0x00000000U /*!< PLLSAI2 division factor for PLLSAI2Q output by 2 */ +#define LL_RCC_PLLSAI2Q_DIV_4 (RCC_PLLSAI2CFGR_PLLSAI2Q_0) /*!< PLLSAI2 division factor for PLLSAI2Q output by 4 */ +#define LL_RCC_PLLSAI2Q_DIV_6 (RCC_PLLSAI2CFGR_PLLSAI2Q_1) /*!< PLLSAI2 division factor for PLLSAI2Q output by 6 */ +#define LL_RCC_PLLSAI2Q_DIV_8 (RCC_PLLSAI2CFGR_PLLSAI2Q) /*!< PLLSAI2 division factor for PLLSAI2Q output by 8 */ +/** + * @} + */ +#endif /* RCC_PLLSAI2Q_DIV_SUPPORT */ + +/** @defgroup RCC_LL_EC_PLLSAI2P PLLSAI2 division factor (PLLSAI2P) + * @{ + */ +#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT) +#define LL_RCC_PLLSAI2P_DIV_2 (RCC_PLLSAI2CFGR_PLLSAI2PDIV_1) /*!< PLLSAI2 division factor for PLLSAI2P output by 2 */ +#define LL_RCC_PLLSAI2P_DIV_3 (RCC_PLLSAI2CFGR_PLLSAI2PDIV_1|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) /*!< PLLSAI2 division factor for PLLSAI2P output by 3 */ +#define LL_RCC_PLLSAI2P_DIV_4 (RCC_PLLSAI2CFGR_PLLSAI2PDIV_2) /*!< PLLSAI2 division factor for PLLSAI2P output by 4 */ +#define LL_RCC_PLLSAI2P_DIV_5 (RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) /*!< PLLSAI2 division factor for PLLSAI2P output by 5 */ +#define LL_RCC_PLLSAI2P_DIV_6 (RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1) /*!< PLLSAI2 division factor for PLLSAI2P output by 6 */ +#define LL_RCC_PLLSAI2P_DIV_7 (RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) /*!< PLLSAI2 division factor for PLLSAI2P output by 7 */ +#define LL_RCC_PLLSAI2P_DIV_8 (RCC_PLLSAI2CFGR_PLLSAI2PDIV_3) /*!< PLLSAI2 division factor for PLLSAI2P output by 8 */ +#define LL_RCC_PLLSAI2P_DIV_9 (RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) /*!< PLLSAI2 division factor for PLLSAI2P output by 9 */ +#define LL_RCC_PLLSAI2P_DIV_10 (RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1) /*!< PLLSAI2 division factor for PLLSAI2P output by 10 */ +#define LL_RCC_PLLSAI2P_DIV_11 (RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) /*!< PLLSAI2 division factor for PLLSAI2P output by 1 */ +#define LL_RCC_PLLSAI2P_DIV_12 (RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2) /*!< PLLSAI2 division factor for PLLSAI2P output by 12 */ +#define LL_RCC_PLLSAI2P_DIV_13 (RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) /*!< PLLSAI2 division factor for PLLSAI2P output by 13 */ +#define LL_RCC_PLLSAI2P_DIV_14 (RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1) /*!< PLLSAI2 division factor for PLLSAI2P output by 14 */ +#define LL_RCC_PLLSAI2P_DIV_15 (RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) /*!< PLLSAI2 division factor for PLLSAI2P output by 15 */ +#define LL_RCC_PLLSAI2P_DIV_16 (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4) /*!< PLLSAI2 division factor for PLLSAI2P output by 16 */ +#define LL_RCC_PLLSAI2P_DIV_17 (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) /*!< PLLSAI2 division factor for PLLSAI2P output by 17 */ +#define LL_RCC_PLLSAI2P_DIV_18 (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1) /*!< PLLSAI2 division factor for PLLSAI2P output by 18 */ +#define LL_RCC_PLLSAI2P_DIV_19 (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) /*!< PLLSAI2 division factor for PLLSAI2P output by 19 */ +#define LL_RCC_PLLSAI2P_DIV_20 (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2) /*!< PLLSAI2 division factor for PLLSAI2P output by 20 */ +#define LL_RCC_PLLSAI2P_DIV_21 (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) /*!< PLLSAI2 division fctor for PLLSAI2P output by 21 */ +#define LL_RCC_PLLSAI2P_DIV_22 (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1) /*!< PLLSAI2 division factor for PLLSAI2P output by 22 */ +#define LL_RCC_PLLSAI2P_DIV_23 (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) /*!< PLLSAI2 division factor for PLLSAI2P output by 23 */ +#define LL_RCC_PLLSAI2P_DIV_24 (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_3) /*!< PLLSAI2 division factor for PLLSAI2P output by 24 */ +#define LL_RCC_PLLSAI2P_DIV_25 (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) /*!< PLLSAI2 division factor for PLLSAI2P output by 25 */ +#define LL_RCC_PLLSAI2P_DIV_26 (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1) /*!< PLLSAI2 division factor for PLLSAI2P output by 26 */ +#define LL_RCC_PLLSAI2P_DIV_27 (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) /*!< PLLSAI2 division factor for PLLSAI2P output by 27 */ +#define LL_RCC_PLLSAI2P_DIV_28 (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2) /*!< PLLSAI2 division factor for PLLSAI2P output by 28 */ +#define LL_RCC_PLLSAI2P_DIV_29 (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) /*!< PLLSAI2 division factor for PLLSAI2P output by 29 */ +#define LL_RCC_PLLSAI2P_DIV_30 (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1) /*!< PLLSAI2 division factor for PLLSAI2P output by 30 */ +#define LL_RCC_PLLSAI2P_DIV_31 (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) /*!< PLLSAI1 division factor for PLLSAI1P output by 31 */ +#else +#define LL_RCC_PLLSAI2P_DIV_7 0x00000000U /*!< PLLSAI2 division factor for PLLSAI2P output by 7 */ +#define LL_RCC_PLLSAI2P_DIV_17 (RCC_PLLSAI2CFGR_PLLSAI2P) /*!< PLLSAI2 division factor for PLLSAI2P output by 17 */ +#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_PLLSAI2R PLLSAI2 division factor (PLLSAI2R) + * @{ + */ +#define LL_RCC_PLLSAI2R_DIV_2 0x00000000U /*!< PLLSAI2 division factor for PLLSAI2R output by 2 */ +#define LL_RCC_PLLSAI2R_DIV_4 (RCC_PLLSAI2CFGR_PLLSAI2R_0) /*!< PLLSAI2 division factor for PLLSAI2R output by 4 */ +#define LL_RCC_PLLSAI2R_DIV_6 (RCC_PLLSAI2CFGR_PLLSAI2R_1) /*!< PLLSAI2 division factor for PLLSAI2R output by 6 */ +#define LL_RCC_PLLSAI2R_DIV_8 (RCC_PLLSAI2CFGR_PLLSAI2R) /*!< PLLSAI2 division factor for PLLSAI2R output by 8 */ +/** + * @} + */ + +#if defined(RCC_CCIPR2_PLLSAI2DIVR) +/** @defgroup RCC_LL_EC_PLLSAI2DIVR PLLSAI2DIVR division factor (PLLSAI2DIVR) + * @{ + */ +#define LL_RCC_PLLSAI2DIVR_DIV_2 0x00000000U /*!< PLLSAI2 division factor for PLLSAI2DIVR output by 2 */ +#define LL_RCC_PLLSAI2DIVR_DIV_4 RCC_CCIPR2_PLLSAI2DIVR_0 /*!< PLLSAI2 division factor for PLLSAI2DIVR output by 4 */ +#define LL_RCC_PLLSAI2DIVR_DIV_8 RCC_CCIPR2_PLLSAI2DIVR_1 /*!< PLLSAI2 division factor for PLLSAI2DIVR output by 8 */ +#define LL_RCC_PLLSAI2DIVR_DIV_16 (RCC_CCIPR2_PLLSAI2DIVR_1 | RCC_CCIPR2_PLLSAI2DIVR_0) /*!< PLLSAI2 division factor for PLLSAI2DIVR output by 16 */ +/** + * @} + */ +#endif /* RCC_CCIPR2_PLLSAI2DIVR */ +#endif /* RCC_PLLSAI2_SUPPORT */ + +/** @defgroup RCC_LL_EC_MSIRANGESEL MSI clock range selection + * @{ + */ +#define LL_RCC_MSIRANGESEL_STANDBY 0U /*!< MSI Range is provided by MSISRANGE */ +#define LL_RCC_MSIRANGESEL_RUN 1U /*!< MSI Range is provided by MSIRANGE */ +/** + * @} + */ + +#if defined(RCC_CSR_LSIPREDIV) +/** @defgroup RCC_LL_EC_LSIPREDIV LSI division factor + * @{ + */ +#define LL_RCC_LSI_PREDIV_1 0x00000000U /*!< LSI division factor by 1 */ +#define LL_RCC_LSI_PREDIV_128 RCC_CSR_LSIPREDIV /*!< LSI division factor by 128 */ +/** + * @} + */ +#endif /* RCC_CSR_LSIPREDIV */ + +/** Legacy definitions for compatibility purpose +@cond 0 +*/ +#if defined(DFSDM1_Channel0) +#define LL_RCC_DFSDM1_CLKSOURCE_PCLK LL_RCC_DFSDM1_CLKSOURCE_PCLK2 +#define LL_RCC_DFSDM_CLKSOURCE_PCLK LL_RCC_DFSDM1_CLKSOURCE_PCLK2 +#define LL_RCC_DFSDM_CLKSOURCE_SYSCLK LL_RCC_DFSDM1_CLKSOURCE_SYSCLK +#define LL_RCC_DFSDM_CLKSOURCE LL_RCC_DFSDM1_CLKSOURCE +#endif /* DFSDM1_Channel0 */ +#if defined(SWPMI1) +#define LL_RCC_SWPMI1_CLKSOURCE_PCLK LL_RCC_SWPMI1_CLKSOURCE_PCLK1 +#endif /* SWPMI1 */ +/** +@endcond + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup RCC_LL_Exported_Macros RCC Exported Macros + * @{ + */ + +/** @defgroup RCC_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in RCC register + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC->__REG__, (__VALUE__)) + +/** + * @brief Read a value in RCC register + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__) +/** + * @} + */ + +/** @defgroup RCC_LL_EM_CALC_FREQ Calculate frequencies + * @{ + */ + +/** + * @brief Helper macro to calculate the PLLCLK frequency on system domain + * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (), + * @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetR ()); + * @param __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI) + * @param __PLLM__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @arg @ref LL_RCC_PLLM_DIV_9 (*) + * @arg @ref LL_RCC_PLLM_DIV_10 (*) + * @arg @ref LL_RCC_PLLM_DIV_11 (*) + * @arg @ref LL_RCC_PLLM_DIV_12 (*) + * @arg @ref LL_RCC_PLLM_DIV_13 (*) + * @arg @ref LL_RCC_PLLM_DIV_14 (*) + * @arg @ref LL_RCC_PLLM_DIV_15 (*) + * @arg @ref LL_RCC_PLLM_DIV_16 (*) + * + * (*) value not defined in all devices. + * @param __PLLN__ Between 8 and 86 or 127 depending on devices + * @param __PLLR__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLR_DIV_2 + * @arg @ref LL_RCC_PLLR_DIV_4 + * @arg @ref LL_RCC_PLLR_DIV_6 + * @arg @ref LL_RCC_PLLR_DIV_8 + * @retval PLL clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__) ((__INPUTFREQ__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) * (__PLLN__) / \ + ((((__PLLR__) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U)) + +#if defined(RCC_PLLSAI1_SUPPORT) +#if defined(RCC_PLLP_DIV_2_31_SUPPORT) +/** + * @brief Helper macro to calculate the PLLCLK frequency used on SAI domain + * @note ex: @ref __LL_RCC_CALC_PLLCLK_SAI_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (), + * @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetP ()); + * @param __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI) + * @param __PLLM__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @arg @ref LL_RCC_PLLM_DIV_9 (*) + * @arg @ref LL_RCC_PLLM_DIV_10 (*) + * @arg @ref LL_RCC_PLLM_DIV_11 (*) + * @arg @ref LL_RCC_PLLM_DIV_12 (*) + * @arg @ref LL_RCC_PLLM_DIV_13 (*) + * @arg @ref LL_RCC_PLLM_DIV_14 (*) + * @arg @ref LL_RCC_PLLM_DIV_15 (*) + * @arg @ref LL_RCC_PLLM_DIV_16 (*) + * + * (*) value not defined in all devices. + * @param __PLLN__ Between 8 and 86 or 127 depending on devices + * @param __PLLP__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLP_DIV_2 + * @arg @ref LL_RCC_PLLP_DIV_3 + * @arg @ref LL_RCC_PLLP_DIV_4 + * @arg @ref LL_RCC_PLLP_DIV_5 + * @arg @ref LL_RCC_PLLP_DIV_6 + * @arg @ref LL_RCC_PLLP_DIV_7 + * @arg @ref LL_RCC_PLLP_DIV_8 + * @arg @ref LL_RCC_PLLP_DIV_9 + * @arg @ref LL_RCC_PLLP_DIV_10 + * @arg @ref LL_RCC_PLLP_DIV_11 + * @arg @ref LL_RCC_PLLP_DIV_12 + * @arg @ref LL_RCC_PLLP_DIV_13 + * @arg @ref LL_RCC_PLLP_DIV_14 + * @arg @ref LL_RCC_PLLP_DIV_15 + * @arg @ref LL_RCC_PLLP_DIV_16 + * @arg @ref LL_RCC_PLLP_DIV_17 + * @arg @ref LL_RCC_PLLP_DIV_18 + * @arg @ref LL_RCC_PLLP_DIV_19 + * @arg @ref LL_RCC_PLLP_DIV_20 + * @arg @ref LL_RCC_PLLP_DIV_21 + * @arg @ref LL_RCC_PLLP_DIV_22 + * @arg @ref LL_RCC_PLLP_DIV_23 + * @arg @ref LL_RCC_PLLP_DIV_24 + * @arg @ref LL_RCC_PLLP_DIV_25 + * @arg @ref LL_RCC_PLLP_DIV_26 + * @arg @ref LL_RCC_PLLP_DIV_27 + * @arg @ref LL_RCC_PLLP_DIV_28 + * @arg @ref LL_RCC_PLLP_DIV_29 + * @arg @ref LL_RCC_PLLP_DIV_30 + * @arg @ref LL_RCC_PLLP_DIV_31 + * @retval PLL clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PLLCLK_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__) ((__INPUTFREQ__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) * (__PLLN__) / \ + ((__PLLP__) >> RCC_PLLCFGR_PLLPDIV_Pos)) + +#else +/** + * @brief Helper macro to calculate the PLLCLK frequency used on SAI domain + * @note ex: @ref __LL_RCC_CALC_PLLCLK_SAI_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (), + * @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetP ()); + * @param __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI) + * @param __PLLM__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param __PLLN__ Between 8 and 86 + * @param __PLLP__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLP_DIV_7 + * @arg @ref LL_RCC_PLLP_DIV_17 + * @retval PLL clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PLLCLK_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__) ((__INPUTFREQ__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) * (__PLLN__) / \ + (((__PLLP__) == LL_RCC_PLLP_DIV_7) ? 7U : 17U)) + +#endif /* RCC_PLLP_DIV_2_31_SUPPORT */ +#endif /* RCC_PLLSAI1_SUPPORT */ + +/** + * @brief Helper macro to calculate the PLLCLK frequency used on 48M domain + * @note ex: @ref __LL_RCC_CALC_PLLCLK_48M_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (), + * @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetQ ()); + * @param __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI) + * @param __PLLM__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @arg @ref LL_RCC_PLLM_DIV_9 (*) + * @arg @ref LL_RCC_PLLM_DIV_10 (*) + * @arg @ref LL_RCC_PLLM_DIV_11 (*) + * @arg @ref LL_RCC_PLLM_DIV_12 (*) + * @arg @ref LL_RCC_PLLM_DIV_13 (*) + * @arg @ref LL_RCC_PLLM_DIV_14 (*) + * @arg @ref LL_RCC_PLLM_DIV_15 (*) + * @arg @ref LL_RCC_PLLM_DIV_16 (*) + * + * (*) value not defined in all devices. + * @param __PLLN__ Between 8 and 86 or 127 depending on devices + * @param __PLLQ__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLQ_DIV_2 + * @arg @ref LL_RCC_PLLQ_DIV_4 + * @arg @ref LL_RCC_PLLQ_DIV_6 + * @arg @ref LL_RCC_PLLQ_DIV_8 + * @retval PLL clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PLLCLK_48M_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__) ((__INPUTFREQ__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) * (__PLLN__) / \ + ((((__PLLQ__) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U)) + +#if defined(RCC_PLLSAI1_SUPPORT) +#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) && defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT) +/** + * @brief Helper macro to calculate the PLLSAI1 frequency used for SAI domain + * @note ex: @ref __LL_RCC_CALC_PLLSAI1_SAI_FREQ (HSE_VALUE,@ref LL_RCC_PLLSAI1_GetDivider (), + * @ref LL_RCC_PLLSAI1_GetN (), @ref LL_RCC_PLLSAI1_GetP ()); + * @param __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI) + * @param __PLLSAI1M__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI1M_DIV_1 + * @arg @ref LL_RCC_PLLSAI1M_DIV_2 + * @arg @ref LL_RCC_PLLSAI1M_DIV_3 + * @arg @ref LL_RCC_PLLSAI1M_DIV_4 + * @arg @ref LL_RCC_PLLSAI1M_DIV_5 + * @arg @ref LL_RCC_PLLSAI1M_DIV_6 + * @arg @ref LL_RCC_PLLSAI1M_DIV_7 + * @arg @ref LL_RCC_PLLSAI1M_DIV_8 + * @arg @ref LL_RCC_PLLSAI1M_DIV_9 + * @arg @ref LL_RCC_PLLSAI1M_DIV_10 + * @arg @ref LL_RCC_PLLSAI1M_DIV_11 + * @arg @ref LL_RCC_PLLSAI1M_DIV_12 + * @arg @ref LL_RCC_PLLSAI1M_DIV_13 + * @arg @ref LL_RCC_PLLSAI1M_DIV_14 + * @arg @ref LL_RCC_PLLSAI1M_DIV_15 + * @arg @ref LL_RCC_PLLSAI1M_DIV_16 + * @param __PLLSAI1N__ Between 8 and 86 or 127 depending on devices + * @param __PLLSAI1P__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI1P_DIV_2 + * @arg @ref LL_RCC_PLLSAI1P_DIV_3 + * @arg @ref LL_RCC_PLLSAI1P_DIV_4 + * @arg @ref LL_RCC_PLLSAI1P_DIV_5 + * @arg @ref LL_RCC_PLLSAI1P_DIV_6 + * @arg @ref LL_RCC_PLLSAI1P_DIV_7 + * @arg @ref LL_RCC_PLLSAI1P_DIV_8 + * @arg @ref LL_RCC_PLLSAI1P_DIV_9 + * @arg @ref LL_RCC_PLLSAI1P_DIV_10 + * @arg @ref LL_RCC_PLLSAI1P_DIV_11 + * @arg @ref LL_RCC_PLLSAI1P_DIV_12 + * @arg @ref LL_RCC_PLLSAI1P_DIV_13 + * @arg @ref LL_RCC_PLLSAI1P_DIV_14 + * @arg @ref LL_RCC_PLLSAI1P_DIV_15 + * @arg @ref LL_RCC_PLLSAI1P_DIV_16 + * @arg @ref LL_RCC_PLLSAI1P_DIV_17 + * @arg @ref LL_RCC_PLLSAI1P_DIV_18 + * @arg @ref LL_RCC_PLLSAI1P_DIV_19 + * @arg @ref LL_RCC_PLLSAI1P_DIV_20 + * @arg @ref LL_RCC_PLLSAI1P_DIV_21 + * @arg @ref LL_RCC_PLLSAI1P_DIV_22 + * @arg @ref LL_RCC_PLLSAI1P_DIV_23 + * @arg @ref LL_RCC_PLLSAI1P_DIV_24 + * @arg @ref LL_RCC_PLLSAI1P_DIV_25 + * @arg @ref LL_RCC_PLLSAI1P_DIV_26 + * @arg @ref LL_RCC_PLLSAI1P_DIV_27 + * @arg @ref LL_RCC_PLLSAI1P_DIV_28 + * @arg @ref LL_RCC_PLLSAI1P_DIV_29 + * @arg @ref LL_RCC_PLLSAI1P_DIV_30 + * @arg @ref LL_RCC_PLLSAI1P_DIV_31 + * @retval PLLSAI1 clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PLLSAI1_SAI_FREQ(__INPUTFREQ__, __PLLSAI1M__, __PLLSAI1N__, __PLLSAI1P__) \ + ((__INPUTFREQ__) / ((((__PLLSAI1M__) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U)) * (__PLLSAI1N__) / \ + ((__PLLSAI1P__) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos)) + +#elif defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT) +/** + * @brief Helper macro to calculate the PLLSAI1 frequency used for SAI domain + * @note ex: @ref __LL_RCC_CALC_PLLSAI1_SAI_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (), + * @ref LL_RCC_PLLSAI1_GetN (), @ref LL_RCC_PLLSAI1_GetP ()); + * @param __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI) + * @param __PLLM__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param __PLLSAI1N__ Between 8 and 86 or 127 depending on devices + * @param __PLLSAI1P__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI1P_DIV_2 + * @arg @ref LL_RCC_PLLSAI1P_DIV_3 + * @arg @ref LL_RCC_PLLSAI1P_DIV_4 + * @arg @ref LL_RCC_PLLSAI1P_DIV_5 + * @arg @ref LL_RCC_PLLSAI1P_DIV_6 + * @arg @ref LL_RCC_PLLSAI1P_DIV_7 + * @arg @ref LL_RCC_PLLSAI1P_DIV_8 + * @arg @ref LL_RCC_PLLSAI1P_DIV_9 + * @arg @ref LL_RCC_PLLSAI1P_DIV_10 + * @arg @ref LL_RCC_PLLSAI1P_DIV_11 + * @arg @ref LL_RCC_PLLSAI1P_DIV_12 + * @arg @ref LL_RCC_PLLSAI1P_DIV_13 + * @arg @ref LL_RCC_PLLSAI1P_DIV_14 + * @arg @ref LL_RCC_PLLSAI1P_DIV_15 + * @arg @ref LL_RCC_PLLSAI1P_DIV_16 + * @arg @ref LL_RCC_PLLSAI1P_DIV_17 + * @arg @ref LL_RCC_PLLSAI1P_DIV_18 + * @arg @ref LL_RCC_PLLSAI1P_DIV_19 + * @arg @ref LL_RCC_PLLSAI1P_DIV_20 + * @arg @ref LL_RCC_PLLSAI1P_DIV_21 + * @arg @ref LL_RCC_PLLSAI1P_DIV_22 + * @arg @ref LL_RCC_PLLSAI1P_DIV_23 + * @arg @ref LL_RCC_PLLSAI1P_DIV_24 + * @arg @ref LL_RCC_PLLSAI1P_DIV_25 + * @arg @ref LL_RCC_PLLSAI1P_DIV_26 + * @arg @ref LL_RCC_PLLSAI1P_DIV_27 + * @arg @ref LL_RCC_PLLSAI1P_DIV_28 + * @arg @ref LL_RCC_PLLSAI1P_DIV_29 + * @arg @ref LL_RCC_PLLSAI1P_DIV_30 + * @arg @ref LL_RCC_PLLSAI1P_DIV_31 + * @retval PLLSAI1 clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PLLSAI1_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI1N__, __PLLSAI1P__) \ + ((__INPUTFREQ__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) * (__PLLSAI1N__) / \ + ((__PLLSAI1P__) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos)) + +#else +/** + * @brief Helper macro to calculate the PLLSAI1 frequency used for SAI domain + * @note ex: @ref __LL_RCC_CALC_PLLSAI1_SAI_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (), + * @ref LL_RCC_PLLSAI1_GetN (), @ref LL_RCC_PLLSAI1_GetP ()); + * @param __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI) + * @param __PLLM__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param __PLLSAI1N__ Between 8 and 86 + * @param __PLLSAI1P__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI1P_DIV_7 + * @arg @ref LL_RCC_PLLSAI1P_DIV_17 + * @retval PLLSAI1 clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PLLSAI1_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI1N__, __PLLSAI1P__) \ + ((__INPUTFREQ__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) * (__PLLSAI1N__) / \ + (((__PLLSAI1P__) == LL_RCC_PLLSAI1P_DIV_7) ? 7U : 17U)) + +#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */ + +#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) +/** + * @brief Helper macro to calculate the PLLSAI1 frequency used on 48M domain + * @note ex: @ref __LL_RCC_CALC_PLLSAI1_48M_FREQ (HSE_VALUE,@ref LL_RCC_PLLSAI1_GetDivider (), + * @ref LL_RCC_PLLSAI1_GetN (), @ref LL_RCC_PLLSAI1_GetQ ()); + * @param __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI) + * @param __PLLSAI1M__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI1M_DIV_1 + * @arg @ref LL_RCC_PLLSAI1M_DIV_2 + * @arg @ref LL_RCC_PLLSAI1M_DIV_3 + * @arg @ref LL_RCC_PLLSAI1M_DIV_4 + * @arg @ref LL_RCC_PLLSAI1M_DIV_5 + * @arg @ref LL_RCC_PLLSAI1M_DIV_6 + * @arg @ref LL_RCC_PLLSAI1M_DIV_7 + * @arg @ref LL_RCC_PLLSAI1M_DIV_8 + * @arg @ref LL_RCC_PLLSAI1M_DIV_9 + * @arg @ref LL_RCC_PLLSAI1M_DIV_10 + * @arg @ref LL_RCC_PLLSAI1M_DIV_11 + * @arg @ref LL_RCC_PLLSAI1M_DIV_12 + * @arg @ref LL_RCC_PLLSAI1M_DIV_13 + * @arg @ref LL_RCC_PLLSAI1M_DIV_14 + * @arg @ref LL_RCC_PLLSAI1M_DIV_15 + * @arg @ref LL_RCC_PLLSAI1M_DIV_16 + * @param __PLLSAI1N__ Between 8 and 86 or 127 depending on devices + * @param __PLLSAI1Q__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI1Q_DIV_2 + * @arg @ref LL_RCC_PLLSAI1Q_DIV_4 + * @arg @ref LL_RCC_PLLSAI1Q_DIV_6 + * @arg @ref LL_RCC_PLLSAI1Q_DIV_8 + * @retval PLLSAI1 clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PLLSAI1_48M_FREQ(__INPUTFREQ__, __PLLSAI1M__, __PLLSAI1N__, __PLLSAI1Q__) \ + ((__INPUTFREQ__) / ((((__PLLSAI1M__) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U)) * (__PLLSAI1N__) / \ + ((((__PLLSAI1Q__) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U)) + +#else +/** + * @brief Helper macro to calculate the PLLSAI1 frequency used on 48M domain + * @note ex: @ref __LL_RCC_CALC_PLLSAI1_48M_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (), + * @ref LL_RCC_PLLSAI1_GetN (), @ref LL_RCC_PLLSAI1_GetQ ()); + * @param __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI) + * @param __PLLM__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param __PLLSAI1N__ Between 8 and 86 + * @param __PLLSAI1Q__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI1Q_DIV_2 + * @arg @ref LL_RCC_PLLSAI1Q_DIV_4 + * @arg @ref LL_RCC_PLLSAI1Q_DIV_6 + * @arg @ref LL_RCC_PLLSAI1Q_DIV_8 + * @retval PLLSAI1 clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PLLSAI1_48M_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI1N__, __PLLSAI1Q__) \ + ((__INPUTFREQ__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) * (__PLLSAI1N__) / \ + ((((__PLLSAI1Q__) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U)) + +#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */ + +#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) +/** + * @brief Helper macro to calculate the PLLSAI1 frequency used on ADC domain + * @note ex: @ref __LL_RCC_CALC_PLLSAI1_ADC_FREQ (HSE_VALUE,@ref LL_RCC_PLLSAI1_GetDivider (), + * @ref LL_RCC_PLLSAI1_GetN (), @ref LL_RCC_PLLSAI1_GetR ()); + * @param __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI) + * @param __PLLSAI1M__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI1M_DIV_1 + * @arg @ref LL_RCC_PLLSAI1M_DIV_2 + * @arg @ref LL_RCC_PLLSAI1M_DIV_3 + * @arg @ref LL_RCC_PLLSAI1M_DIV_4 + * @arg @ref LL_RCC_PLLSAI1M_DIV_5 + * @arg @ref LL_RCC_PLLSAI1M_DIV_6 + * @arg @ref LL_RCC_PLLSAI1M_DIV_7 + * @arg @ref LL_RCC_PLLSAI1M_DIV_8 + * @arg @ref LL_RCC_PLLSAI1M_DIV_9 + * @arg @ref LL_RCC_PLLSAI1M_DIV_10 + * @arg @ref LL_RCC_PLLSAI1M_DIV_11 + * @arg @ref LL_RCC_PLLSAI1M_DIV_12 + * @arg @ref LL_RCC_PLLSAI1M_DIV_13 + * @arg @ref LL_RCC_PLLSAI1M_DIV_14 + * @arg @ref LL_RCC_PLLSAI1M_DIV_15 + * @arg @ref LL_RCC_PLLSAI1M_DIV_16 + * @param __PLLSAI1N__ Between 8 and 86 or 127 depending on devices + * @param __PLLSAI1R__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI1R_DIV_2 + * @arg @ref LL_RCC_PLLSAI1R_DIV_4 + * @arg @ref LL_RCC_PLLSAI1R_DIV_6 + * @arg @ref LL_RCC_PLLSAI1R_DIV_8 + * @retval PLLSAI1 clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PLLSAI1_ADC_FREQ(__INPUTFREQ__, __PLLSAI1M__, __PLLSAI1N__, __PLLSAI1R__) \ + ((__INPUTFREQ__) / ((((__PLLSAI1M__) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U)) * (__PLLSAI1N__) / \ + ((((__PLLSAI1R__) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U)) + +#else +/** + * @brief Helper macro to calculate the PLLSAI1 frequency used on ADC domain + * @note ex: @ref __LL_RCC_CALC_PLLSAI1_ADC_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (), + * @ref LL_RCC_PLLSAI1_GetN (), @ref LL_RCC_PLLSAI1_GetR ()); + * @param __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI) + * @param __PLLM__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param __PLLSAI1N__ Between 8 and 86 + * @param __PLLSAI1R__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI1R_DIV_2 + * @arg @ref LL_RCC_PLLSAI1R_DIV_4 + * @arg @ref LL_RCC_PLLSAI1R_DIV_6 + * @arg @ref LL_RCC_PLLSAI1R_DIV_8 + * @retval PLLSAI1 clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PLLSAI1_ADC_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI1N__, __PLLSAI1R__) \ + ((__INPUTFREQ__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) * (__PLLSAI1N__) / \ + ((((__PLLSAI1R__) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U)) + +#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */ +#endif /* RCC_PLLSAI1_SUPPORT */ + +#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT) && defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT) +/** + * @brief Helper macro to calculate the PLLSAI2 frequency used for SAI domain + * @note ex: @ref __LL_RCC_CALC_PLLSAI2_SAI_FREQ (HSE_VALUE,@ref LL_RCC_PLLSAI2_GetDivider (), + * @ref LL_RCC_PLLSAI2_GetN (), @ref LL_RCC_PLLSAI2_GetP ()); + * @param __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI) + * @param __PLLSAI2M__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI2M_DIV_1 + * @arg @ref LL_RCC_PLLSAI2M_DIV_2 + * @arg @ref LL_RCC_PLLSAI2M_DIV_3 + * @arg @ref LL_RCC_PLLSAI2M_DIV_4 + * @arg @ref LL_RCC_PLLSAI2M_DIV_5 + * @arg @ref LL_RCC_PLLSAI2M_DIV_6 + * @arg @ref LL_RCC_PLLSAI2M_DIV_7 + * @arg @ref LL_RCC_PLLSAI2M_DIV_8 + * @arg @ref LL_RCC_PLLSAI2M_DIV_9 + * @arg @ref LL_RCC_PLLSAI2M_DIV_10 + * @arg @ref LL_RCC_PLLSAI2M_DIV_11 + * @arg @ref LL_RCC_PLLSAI2M_DIV_12 + * @arg @ref LL_RCC_PLLSAI2M_DIV_13 + * @arg @ref LL_RCC_PLLSAI2M_DIV_14 + * @arg @ref LL_RCC_PLLSAI2M_DIV_15 + * @arg @ref LL_RCC_PLLSAI2M_DIV_16 + * @param __PLLSAI2N__ Between 8 and 86 or 127 depending on devices + * @param __PLLSAI2P__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI2P_DIV_2 + * @arg @ref LL_RCC_PLLSAI2P_DIV_3 + * @arg @ref LL_RCC_PLLSAI2P_DIV_4 + * @arg @ref LL_RCC_PLLSAI2P_DIV_5 + * @arg @ref LL_RCC_PLLSAI2P_DIV_6 + * @arg @ref LL_RCC_PLLSAI2P_DIV_7 + * @arg @ref LL_RCC_PLLSAI2P_DIV_8 + * @arg @ref LL_RCC_PLLSAI2P_DIV_9 + * @arg @ref LL_RCC_PLLSAI2P_DIV_10 + * @arg @ref LL_RCC_PLLSAI2P_DIV_11 + * @arg @ref LL_RCC_PLLSAI2P_DIV_12 + * @arg @ref LL_RCC_PLLSAI2P_DIV_13 + * @arg @ref LL_RCC_PLLSAI2P_DIV_14 + * @arg @ref LL_RCC_PLLSAI2P_DIV_15 + * @arg @ref LL_RCC_PLLSAI2P_DIV_16 + * @arg @ref LL_RCC_PLLSAI2P_DIV_17 + * @arg @ref LL_RCC_PLLSAI2P_DIV_18 + * @arg @ref LL_RCC_PLLSAI2P_DIV_19 + * @arg @ref LL_RCC_PLLSAI2P_DIV_20 + * @arg @ref LL_RCC_PLLSAI2P_DIV_21 + * @arg @ref LL_RCC_PLLSAI2P_DIV_22 + * @arg @ref LL_RCC_PLLSAI2P_DIV_23 + * @arg @ref LL_RCC_PLLSAI2P_DIV_24 + * @arg @ref LL_RCC_PLLSAI2P_DIV_25 + * @arg @ref LL_RCC_PLLSAI2P_DIV_26 + * @arg @ref LL_RCC_PLLSAI2P_DIV_27 + * @arg @ref LL_RCC_PLLSAI2P_DIV_28 + * @arg @ref LL_RCC_PLLSAI2P_DIV_29 + * @arg @ref LL_RCC_PLLSAI2P_DIV_30 + * @arg @ref LL_RCC_PLLSAI2P_DIV_31 + * @retval PLLSAI2 clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PLLSAI2_SAI_FREQ(__INPUTFREQ__, __PLLSAI2M__, __PLLSAI2N__, __PLLSAI2P__) \ + ((__INPUTFREQ__) / ((((__PLLSAI2M__) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U)) * (__PLLSAI2N__) / \ + ((__PLLSAI2P__) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos)) + +#elif defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT) +/** + * @brief Helper macro to calculate the PLLSAI2 frequency used for SAI domain + * @note ex: @ref __LL_RCC_CALC_PLLSAI2_SAI_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (), + * @ref LL_RCC_PLLSAI2_GetN (), @ref LL_RCC_PLLSAI2_GetP ()); + * @param __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI) + * @param __PLLM__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param __PLLSAI2N__ Between 8 and 86 or 127 depending on devices + * @param __PLLSAI2P__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI2P_DIV_2 + * @arg @ref LL_RCC_PLLSAI2P_DIV_3 + * @arg @ref LL_RCC_PLLSAI2P_DIV_4 + * @arg @ref LL_RCC_PLLSAI2P_DIV_5 + * @arg @ref LL_RCC_PLLSAI2P_DIV_6 + * @arg @ref LL_RCC_PLLSAI2P_DIV_7 + * @arg @ref LL_RCC_PLLSAI2P_DIV_8 + * @arg @ref LL_RCC_PLLSAI2P_DIV_9 + * @arg @ref LL_RCC_PLLSAI2P_DIV_10 + * @arg @ref LL_RCC_PLLSAI2P_DIV_11 + * @arg @ref LL_RCC_PLLSAI2P_DIV_12 + * @arg @ref LL_RCC_PLLSAI2P_DIV_13 + * @arg @ref LL_RCC_PLLSAI2P_DIV_14 + * @arg @ref LL_RCC_PLLSAI2P_DIV_15 + * @arg @ref LL_RCC_PLLSAI2P_DIV_16 + * @arg @ref LL_RCC_PLLSAI2P_DIV_17 + * @arg @ref LL_RCC_PLLSAI2P_DIV_18 + * @arg @ref LL_RCC_PLLSAI2P_DIV_19 + * @arg @ref LL_RCC_PLLSAI2P_DIV_20 + * @arg @ref LL_RCC_PLLSAI2P_DIV_21 + * @arg @ref LL_RCC_PLLSAI2P_DIV_22 + * @arg @ref LL_RCC_PLLSAI2P_DIV_23 + * @arg @ref LL_RCC_PLLSAI2P_DIV_24 + * @arg @ref LL_RCC_PLLSAI2P_DIV_25 + * @arg @ref LL_RCC_PLLSAI2P_DIV_26 + * @arg @ref LL_RCC_PLLSAI2P_DIV_27 + * @arg @ref LL_RCC_PLLSAI2P_DIV_28 + * @arg @ref LL_RCC_PLLSAI2P_DIV_29 + * @arg @ref LL_RCC_PLLSAI2P_DIV_30 + * @arg @ref LL_RCC_PLLSAI2P_DIV_31 + * @retval PLLSAI2 clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PLLSAI2_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI2N__, __PLLSAI2P__) \ + ((__INPUTFREQ__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) * (__PLLSAI2N__) / \ + ((__PLLSAI2P__) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos)) + +#else +/** + * @brief Helper macro to calculate the PLLSAI2 frequency used for SAI domain + * @note ex: @ref __LL_RCC_CALC_PLLSAI2_SAI_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (), + * @ref LL_RCC_PLLSAI2_GetN (), @ref LL_RCC_PLLSAI2_GetP ()); + * @param __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI) + * @param __PLLM__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param __PLLSAI2N__ Between 8 and 86 + * @param __PLLSAI2P__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI2P_DIV_7 + * @arg @ref LL_RCC_PLLSAI2P_DIV_17 + * @retval PLLSAI2 clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PLLSAI2_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI2N__, __PLLSAI2P__) \ + ((__INPUTFREQ__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1)) * (__PLLSAI2N__) / \ + (((__PLLSAI2P__) == LL_RCC_PLLSAI2P_DIV_7) ? 7U : 17U)) + +#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */ + +#if defined(LTDC) +/** + * @brief Helper macro to calculate the PLLSAI2 frequency used for LTDC domain + * @note ex: @ref __LL_RCC_CALC_PLLSAI2_LTDC_FREQ (HSE_VALUE,@ref LL_RCC_PLLSAI2_GetDivider (), + * @ref LL_RCC_PLLSAI2_GetN (), @ref LL_RCC_PLLSAI2_GetR (), @ref LL_RCC_PLLSAI2_GetDIVR ()); + * @param __INPUTFREQ__ PLL Input frequency (based on HSE/HSI/MSI) + * @param __PLLSAI2M__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI2M_DIV_1 + * @arg @ref LL_RCC_PLLSAI2M_DIV_2 + * @arg @ref LL_RCC_PLLSAI2M_DIV_3 + * @arg @ref LL_RCC_PLLSAI2M_DIV_4 + * @arg @ref LL_RCC_PLLSAI2M_DIV_5 + * @arg @ref LL_RCC_PLLSAI2M_DIV_6 + * @arg @ref LL_RCC_PLLSAI2M_DIV_7 + * @arg @ref LL_RCC_PLLSAI2M_DIV_8 + * @arg @ref LL_RCC_PLLSAI2M_DIV_9 + * @arg @ref LL_RCC_PLLSAI2M_DIV_10 + * @arg @ref LL_RCC_PLLSAI2M_DIV_11 + * @arg @ref LL_RCC_PLLSAI2M_DIV_12 + * @arg @ref LL_RCC_PLLSAI2M_DIV_13 + * @arg @ref LL_RCC_PLLSAI2M_DIV_14 + * @arg @ref LL_RCC_PLLSAI2M_DIV_15 + * @arg @ref LL_RCC_PLLSAI2M_DIV_16 + * @param __PLLSAI2N__ Between 8 and 127 + * @param __PLLSAI2R__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI2R_DIV_2 + * @arg @ref LL_RCC_PLLSAI2R_DIV_4 + * @arg @ref LL_RCC_PLLSAI2R_DIV_6 + * @arg @ref LL_RCC_PLLSAI2R_DIV_8 + * @param __PLLSAI2DIVR__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI2DIVR_DIV_2 + * @arg @ref LL_RCC_PLLSAI2DIVR_DIV_4 + * @arg @ref LL_RCC_PLLSAI2DIVR_DIV_8 + * @arg @ref LL_RCC_PLLSAI2DIVR_DIV_16 + * @retval PLLSAI2 clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PLLSAI2_LTDC_FREQ(__INPUTFREQ__, __PLLSAI2M__, __PLLSAI2N__, __PLLSAI2R__, __PLLSAI2DIVR__) \ + (((__INPUTFREQ__) / (((__PLLSAI2M__)>> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U)) * (__PLLSAI2N__) / \ + (((((__PLLSAI2R__) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos ) + 1U) << 1U) * (2UL << ((__PLLSAI2DIVR__) >> RCC_CCIPR2_PLLSAI2DIVR_Pos)))) +#elif defined(RCC_PLLSAI2_SUPPORT) +/** + * @brief Helper macro to calculate the PLLSAI2 frequency used on ADC domain + * @note ex: @ref __LL_RCC_CALC_PLLSAI2_ADC_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (), + * @ref LL_RCC_PLLSAI2_GetN (), @ref LL_RCC_PLLSAI2_GetR ()); + * @param __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI) + * @param __PLLM__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param __PLLSAI2N__ Between 8 and 86 + * @param __PLLSAI2R__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI2R_DIV_2 + * @arg @ref LL_RCC_PLLSAI2R_DIV_4 + * @arg @ref LL_RCC_PLLSAI2R_DIV_6 + * @arg @ref LL_RCC_PLLSAI2R_DIV_8 + * @retval PLLSAI2 clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PLLSAI2_ADC_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI2N__, __PLLSAI2R__) \ + ((__INPUTFREQ__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) * (__PLLSAI2N__) / \ + ((((__PLLSAI2R__) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos ) + 1U) << 1U)) + +#endif /* LTDC */ + +#if defined(DSI) +/** + * @brief Helper macro to calculate the PLLDSICLK frequency used on DSI + * @note ex: @ref __LL_RCC_CALC_PLLSAI2_DSI_FREQ (HSE_VALUE,@ref LL_RCC_PLLSAI2_GetDivider (), + * @ref LL_RCC_PLLSAI2_GetN (), @ref LL_RCC_PLLSAI2_GetQ ()); + * @param __INPUTFREQ__ PLL Input frequency (based on HSE/HSI/MSI) + * @param __PLLSAI2M__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI2M_DIV_1 + * @arg @ref LL_RCC_PLLSAI2M_DIV_2 + * @arg @ref LL_RCC_PLLSAI2M_DIV_3 + * @arg @ref LL_RCC_PLLSAI2M_DIV_4 + * @arg @ref LL_RCC_PLLSAI2M_DIV_5 + * @arg @ref LL_RCC_PLLSAI2M_DIV_6 + * @arg @ref LL_RCC_PLLSAI2M_DIV_7 + * @arg @ref LL_RCC_PLLSAI2M_DIV_8 + * @arg @ref LL_RCC_PLLSAI2M_DIV_9 + * @arg @ref LL_RCC_PLLSAI2M_DIV_10 + * @arg @ref LL_RCC_PLLSAI2M_DIV_11 + * @arg @ref LL_RCC_PLLSAI2M_DIV_12 + * @arg @ref LL_RCC_PLLSAI2M_DIV_13 + * @arg @ref LL_RCC_PLLSAI2M_DIV_14 + * @arg @ref LL_RCC_PLLSAI2M_DIV_15 + * @arg @ref LL_RCC_PLLSAI2M_DIV_16 + * @param __PLLSAI2N__ Between 8 and 127 + * @param __PLLSAI2Q__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI2Q_DIV_2 + * @arg @ref LL_RCC_PLLSAI2Q_DIV_4 + * @arg @ref LL_RCC_PLLSAI2Q_DIV_6 + * @arg @ref LL_RCC_PLLSAI2Q_DIV_8 + * @retval PLL clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PLLSAI2_DSI_FREQ(__INPUTFREQ__, __PLLSAI2M__, __PLLSAI2N__, __PLLSAI2Q__) \ + ((__INPUTFREQ__) / ((((__PLLSAI2M__) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U)) * (__PLLSAI2N__) / \ + ((((__PLLSAI2Q__) >> RCC_PLLSAI2CFGR_PLLSAI2Q_Pos) + 1U) << 1U)) +#endif /* DSI */ + + + +/** + * @brief Helper macro to calculate the HCLK frequency + * @param __SYSCLKFREQ__ SYSCLK frequency (based on MSI/HSE/HSI/PLLCLK) + * @param __AHBPRESCALER__ This parameter can be one of the following values: + * @arg @ref LL_RCC_SYSCLK_DIV_1 + * @arg @ref LL_RCC_SYSCLK_DIV_2 + * @arg @ref LL_RCC_SYSCLK_DIV_4 + * @arg @ref LL_RCC_SYSCLK_DIV_8 + * @arg @ref LL_RCC_SYSCLK_DIV_16 + * @arg @ref LL_RCC_SYSCLK_DIV_64 + * @arg @ref LL_RCC_SYSCLK_DIV_128 + * @arg @ref LL_RCC_SYSCLK_DIV_256 + * @arg @ref LL_RCC_SYSCLK_DIV_512 + * @retval HCLK clock frequency (in Hz) + */ +#define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__, __AHBPRESCALER__) ((__SYSCLKFREQ__) >> AHBPrescTable[((__AHBPRESCALER__) & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) + +/** + * @brief Helper macro to calculate the PCLK1 frequency (ABP1) + * @param __HCLKFREQ__ HCLK frequency + * @param __APB1PRESCALER__ This parameter can be one of the following values: + * @arg @ref LL_RCC_APB1_DIV_1 + * @arg @ref LL_RCC_APB1_DIV_2 + * @arg @ref LL_RCC_APB1_DIV_4 + * @arg @ref LL_RCC_APB1_DIV_8 + * @arg @ref LL_RCC_APB1_DIV_16 + * @retval PCLK1 clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) >> APBPrescTable[(__APB1PRESCALER__) >> RCC_CFGR_PPRE1_Pos]) + +/** + * @brief Helper macro to calculate the PCLK2 frequency (ABP2) + * @param __HCLKFREQ__ HCLK frequency + * @param __APB2PRESCALER__ This parameter can be one of the following values: + * @arg @ref LL_RCC_APB2_DIV_1 + * @arg @ref LL_RCC_APB2_DIV_2 + * @arg @ref LL_RCC_APB2_DIV_4 + * @arg @ref LL_RCC_APB2_DIV_8 + * @arg @ref LL_RCC_APB2_DIV_16 + * @retval PCLK2 clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) >> APBPrescTable[(__APB2PRESCALER__) >> RCC_CFGR_PPRE2_Pos]) + +/** + * @brief Helper macro to calculate the MSI frequency (in Hz) + * @note __MSISEL__ can be retrieved thanks to function LL_RCC_MSI_IsEnabledRangeSelect() + * @note if __MSISEL__ is equal to LL_RCC_MSIRANGESEL_STANDBY, + * __MSIRANGE__can be retrieved by LL_RCC_MSI_GetRangeAfterStandby() + * else by LL_RCC_MSI_GetRange() + * ex: __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(), + * (LL_RCC_MSI_IsEnabledRangeSelect()? + * LL_RCC_MSI_GetRange(): + * LL_RCC_MSI_GetRangeAfterStandby())) + * @param __MSISEL__ This parameter can be one of the following values: + * @arg @ref LL_RCC_MSIRANGESEL_STANDBY + * @arg @ref LL_RCC_MSIRANGESEL_RUN + * @param __MSIRANGE__ This parameter can be one of the following values: + * @arg @ref LL_RCC_MSIRANGE_0 + * @arg @ref LL_RCC_MSIRANGE_1 + * @arg @ref LL_RCC_MSIRANGE_2 + * @arg @ref LL_RCC_MSIRANGE_3 + * @arg @ref LL_RCC_MSIRANGE_4 + * @arg @ref LL_RCC_MSIRANGE_5 + * @arg @ref LL_RCC_MSIRANGE_6 + * @arg @ref LL_RCC_MSIRANGE_7 + * @arg @ref LL_RCC_MSIRANGE_8 + * @arg @ref LL_RCC_MSIRANGE_9 + * @arg @ref LL_RCC_MSIRANGE_10 + * @arg @ref LL_RCC_MSIRANGE_11 + * @arg @ref LL_RCC_MSISRANGE_4 + * @arg @ref LL_RCC_MSISRANGE_5 + * @arg @ref LL_RCC_MSISRANGE_6 + * @arg @ref LL_RCC_MSISRANGE_7 + * @retval MSI clock frequency (in Hz) + */ +#define __LL_RCC_CALC_MSI_FREQ(__MSISEL__, __MSIRANGE__) (((__MSISEL__) == LL_RCC_MSIRANGESEL_STANDBY) ? \ + (MSIRangeTable[(__MSIRANGE__) >> 8U]) : \ + (MSIRangeTable[(__MSIRANGE__) >> 4U])) + +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup RCC_LL_Exported_Functions RCC Exported Functions + * @{ + */ + +/** @defgroup RCC_LL_EF_HSE HSE + * @{ + */ + +/** + * @brief Enable the Clock Security System. + * @rmtoll CR CSSON LL_RCC_HSE_EnableCSS + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSE_EnableCSS(void) +{ + SET_BIT(RCC->CR, RCC_CR_CSSON); +} + +/** + * @brief Enable HSE external oscillator (HSE Bypass) + * @rmtoll CR HSEBYP LL_RCC_HSE_EnableBypass + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSE_EnableBypass(void) +{ + SET_BIT(RCC->CR, RCC_CR_HSEBYP); +} + +/** + * @brief Disable HSE external oscillator (HSE Bypass) + * @rmtoll CR HSEBYP LL_RCC_HSE_DisableBypass + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSE_DisableBypass(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); +} + +/** + * @brief Enable HSE crystal oscillator (HSE ON) + * @rmtoll CR HSEON LL_RCC_HSE_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSE_Enable(void) +{ + SET_BIT(RCC->CR, RCC_CR_HSEON); +} + +/** + * @brief Disable HSE crystal oscillator (HSE ON) + * @rmtoll CR HSEON LL_RCC_HSE_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSE_Disable(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_HSEON); +} + +/** + * @brief Check if HSE oscillator Ready + * @rmtoll CR HSERDY LL_RCC_HSE_IsReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void) +{ + return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == RCC_CR_HSERDY) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup RCC_LL_EF_HSI HSI + * @{ + */ + +/** + * @brief Enable HSI even in stop mode + * @note HSI oscillator is forced ON even in Stop mode + * @rmtoll CR HSIKERON LL_RCC_HSI_EnableInStopMode + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSI_EnableInStopMode(void) +{ + SET_BIT(RCC->CR, RCC_CR_HSIKERON); +} + +/** + * @brief Disable HSI in stop mode + * @rmtoll CR HSIKERON LL_RCC_HSI_DisableInStopMode + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSI_DisableInStopMode(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_HSIKERON); +} + +/** + * @brief Check if HSI is enabled in stop mode + * @rmtoll CR HSIKERON LL_RCC_HSI_IsEnabledInStopMode + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_HSI_IsEnabledInStopMode(void) +{ + return ((READ_BIT(RCC->CR, RCC_CR_HSIKERON) == RCC_CR_HSIKERON) ? 1UL : 0UL); +} + +/** + * @brief Enable HSI oscillator + * @rmtoll CR HSION LL_RCC_HSI_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSI_Enable(void) +{ + SET_BIT(RCC->CR, RCC_CR_HSION); +} + +/** + * @brief Disable HSI oscillator + * @rmtoll CR HSION LL_RCC_HSI_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSI_Disable(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_HSION); +} + +/** + * @brief Check if HSI clock is ready + * @rmtoll CR HSIRDY LL_RCC_HSI_IsReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void) +{ + return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL); +} + +/** + * @brief Enable HSI Automatic from stop mode + * @rmtoll CR HSIASFS LL_RCC_HSI_EnableAutoFromStop + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSI_EnableAutoFromStop(void) +{ + SET_BIT(RCC->CR, RCC_CR_HSIASFS); +} + +/** + * @brief Disable HSI Automatic from stop mode + * @rmtoll CR HSIASFS LL_RCC_HSI_DisableAutoFromStop + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSI_DisableAutoFromStop(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_HSIASFS); +} +/** + * @brief Get HSI Calibration value + * @note When HSITRIM is written, HSICAL is updated with the sum of + * HSITRIM and the factory trim value + * @rmtoll ICSCR HSICAL LL_RCC_HSI_GetCalibration + * @retval Between Min_Data = 0x00 and Max_Data = 0xFF + */ +__STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void) +{ + return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSICAL) >> RCC_ICSCR_HSICAL_Pos); +} + +/** + * @brief Set HSI Calibration trimming + * @note user-programmable trimming value that is added to the HSICAL + * @note Default value is 16 on STM32L47x/STM32L48x or 64 on other devices, + * which, when added to the HSICAL value, should trim the HSI to 16 MHz +/- 1 % + * @rmtoll ICSCR HSITRIM LL_RCC_HSI_SetCalibTrimming + * @param Value Between Min_Data = 0 and Max_Data = 31 on STM32L47x/STM32L48x or + * between Min_Data = 0 and Max_Data = 127 on other devices + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value) +{ + MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos); +} + +/** + * @brief Get HSI Calibration trimming + * @rmtoll ICSCR HSITRIM LL_RCC_HSI_GetCalibTrimming + * @retval Between Min_Data = 0 and Max_Data = 31 on STM32L47x/STM32L48x or + * between Min_Data = 0 and Max_Data = 127 on other devices + */ +__STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void) +{ + return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSITRIM) >> RCC_ICSCR_HSITRIM_Pos); +} + +/** + * @} + */ + +#if defined(RCC_HSI48_SUPPORT) +/** @defgroup RCC_LL_EF_HSI48 HSI48 + * @{ + */ + +/** + * @brief Enable HSI48 + * @rmtoll CRRCR HSI48ON LL_RCC_HSI48_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSI48_Enable(void) +{ + SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON); +} + +/** + * @brief Disable HSI48 + * @rmtoll CRRCR HSI48ON LL_RCC_HSI48_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSI48_Disable(void) +{ + CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON); +} + +/** + * @brief Check if HSI48 oscillator Ready + * @rmtoll CRRCR HSI48RDY LL_RCC_HSI48_IsReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void) +{ + return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == RCC_CRRCR_HSI48RDY) ? 1UL : 0UL); +} + +/** + * @brief Get HSI48 Calibration value + * @rmtoll CRRCR HSI48CAL LL_RCC_HSI48_GetCalibration + * @retval Between Min_Data = 0x00 and Max_Data = 0x1FF + */ +__STATIC_INLINE uint32_t LL_RCC_HSI48_GetCalibration(void) +{ + return (uint32_t)(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48CAL) >> RCC_CRRCR_HSI48CAL_Pos); +} + +/** + * @} + */ +#endif /* RCC_HSI48_SUPPORT */ + +/** @defgroup RCC_LL_EF_LSE LSE + * @{ + */ + +/** + * @brief Enable Low Speed External (LSE) crystal. + * @rmtoll BDCR LSEON LL_RCC_LSE_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSE_Enable(void) +{ + SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); +} + +/** + * @brief Disable Low Speed External (LSE) crystal. + * @rmtoll BDCR LSEON LL_RCC_LSE_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSE_Disable(void) +{ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON); +} + +/** + * @brief Enable external clock source (LSE bypass). + * @rmtoll BDCR LSEBYP LL_RCC_LSE_EnableBypass + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void) +{ + SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); +} + +/** + * @brief Disable external clock source (LSE bypass). + * @rmtoll BDCR LSEBYP LL_RCC_LSE_DisableBypass + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void) +{ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); +} + +/** + * @brief Set LSE oscillator drive capability + * @note The oscillator is in Xtal mode when it is not in bypass mode. + * @rmtoll BDCR LSEDRV LL_RCC_LSE_SetDriveCapability + * @param LSEDrive This parameter can be one of the following values: + * @arg @ref LL_RCC_LSEDRIVE_LOW + * @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW + * @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH + * @arg @ref LL_RCC_LSEDRIVE_HIGH + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive) +{ + MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive); +} + +/** + * @brief Get LSE oscillator drive capability + * @rmtoll BDCR LSEDRV LL_RCC_LSE_GetDriveCapability + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_LSEDRIVE_LOW + * @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW + * @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH + * @arg @ref LL_RCC_LSEDRIVE_HIGH + */ +__STATIC_INLINE uint32_t LL_RCC_LSE_GetDriveCapability(void) +{ + return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSEDRV)); +} + +/** + * @brief Enable Clock security system on LSE. + * @rmtoll BDCR LSECSSON LL_RCC_LSE_EnableCSS + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSE_EnableCSS(void) +{ + SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON); +} + +/** + * @brief Disable Clock security system on LSE. + * @note Clock security system can be disabled only after a LSE + * failure detection. In that case it MUST be disabled by software. + * @rmtoll BDCR LSECSSON LL_RCC_LSE_DisableCSS + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSE_DisableCSS(void) +{ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON); +} + +/** + * @brief Check if LSE oscillator Ready + * @rmtoll BDCR LSERDY LL_RCC_LSE_IsReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void) +{ + return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY) ? 1UL : 0UL); +} + +/** + * @brief Check if CSS on LSE failure Detection + * @rmtoll BDCR LSECSSD LL_RCC_LSE_IsCSSDetected + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_LSE_IsCSSDetected(void) +{ + return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSECSSD) == RCC_BDCR_LSECSSD) ? 1UL : 0UL); +} + +#if defined(RCC_BDCR_LSESYSDIS) +/** + * @brief Disable LSE oscillator propagation + * @note LSE clock is not propagated to any peripheral except to RTC which remains clocked + * @note A 2 LSE-clock delay is needed for LSESYSDIS setting to be taken into account + * @rmtoll BDCR LSESYSDIS LL_RCC_LSE_DisablePropagation + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSE_DisablePropagation(void) +{ + SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS); +} + +/** + * @brief Enable LSE oscillator propagation + * @note A 2 LSE-clock delay is needed for LSESYSDIS resetting to be taken into account + * @rmtoll BDCR LSESYSDIS LL_RCC_LSE_EnablePropagation + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSE_EnablePropagation(void) +{ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS); +} + +/** + * @brief Check if LSE oscillator propagation is enabled + * @rmtoll BDCR LSESYSDIS LL_RCC_LSE_IsPropagationEnabled + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_LSE_IsPropagationEnabled(void) +{ + return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS) == 0U) ? 1UL : 0UL); +} +#endif /* RCC_BDCR_LSESYSDIS */ +/** + * @} + */ + +/** @defgroup RCC_LL_EF_LSI LSI + * @{ + */ + +/** + * @brief Enable LSI Oscillator + * @rmtoll CSR LSION LL_RCC_LSI_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSI_Enable(void) +{ + SET_BIT(RCC->CSR, RCC_CSR_LSION); +} + +/** + * @brief Disable LSI Oscillator + * @rmtoll CSR LSION LL_RCC_LSI_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSI_Disable(void) +{ + CLEAR_BIT(RCC->CSR, RCC_CSR_LSION); +} + +/** + * @brief Check if LSI is Ready + * @rmtoll CSR LSIRDY LL_RCC_LSI_IsReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void) +{ + return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) ? 1UL : 0UL); +} + +#if defined(RCC_CSR_LSIPREDIV) +/** + * @brief Set LSI division factor + * @rmtoll CSR LSIPREDIV LL_RCC_LSI_SetPrediv + * @param LSI_PREDIV This parameter can be one of the following values: + * @arg @ref LL_RCC_LSI_PREDIV_1 + * @arg @ref LL_RCC_LSI_PREDIV_128 + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSI_SetPrediv(uint32_t LSI_PREDIV) +{ + MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, LSI_PREDIV); +} + +/** + * @brief Get LSI division factor + * @rmtoll CSR LSIPREDIV LL_RCC_LSI_GetPrediv + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_LSI_PREDIV_1 + * @arg @ref LL_RCC_LSI_PREDIV_128 + */ +__STATIC_INLINE uint32_t LL_RCC_LSI_GetPrediv(void) +{ + return (READ_BIT(RCC->CSR, RCC_CSR_LSIPREDIV)); +} +#endif /* RCC_CSR_LSIPREDIV */ + +/** + * @} + */ + +/** @defgroup RCC_LL_EF_MSI MSI + * @{ + */ + +/** + * @brief Enable MSI oscillator + * @rmtoll CR MSION LL_RCC_MSI_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_MSI_Enable(void) +{ + SET_BIT(RCC->CR, RCC_CR_MSION); +} + +/** + * @brief Disable MSI oscillator + * @rmtoll CR MSION LL_RCC_MSI_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_MSI_Disable(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_MSION); +} + +/** + * @brief Check if MSI oscillator Ready + * @rmtoll CR MSIRDY LL_RCC_MSI_IsReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void) +{ + return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RCC_CR_MSIRDY) ? 1UL : 0UL); +} + +/** + * @brief Enable MSI PLL-mode (Hardware auto calibration with LSE) + * @note MSIPLLEN must be enabled after LSE is enabled (LSEON enabled) + * and ready (LSERDY set by hardware) + * @note hardware protection to avoid enabling MSIPLLEN if LSE is not + * ready + * @rmtoll CR MSIPLLEN LL_RCC_MSI_EnablePLLMode + * @retval None + */ +__STATIC_INLINE void LL_RCC_MSI_EnablePLLMode(void) +{ + SET_BIT(RCC->CR, RCC_CR_MSIPLLEN); +} + +/** + * @brief Disable MSI-PLL mode + * @note cleared by hardware when LSE is disabled (LSEON = 0) or when + * the Clock Security System on LSE detects a LSE failure + * @rmtoll CR MSIPLLEN LL_RCC_MSI_DisablePLLMode + * @retval None + */ +__STATIC_INLINE void LL_RCC_MSI_DisablePLLMode(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_MSIPLLEN); +} + +/** + * @brief Enable MSI clock range selection with MSIRANGE register + * @note Write 0 has no effect. After a standby or a reset + * MSIRGSEL is at 0 and the MSI range value is provided by + * MSISRANGE + * @rmtoll CR MSIRGSEL LL_RCC_MSI_EnableRangeSelection + * @retval None + */ +__STATIC_INLINE void LL_RCC_MSI_EnableRangeSelection(void) +{ + SET_BIT(RCC->CR, RCC_CR_MSIRGSEL); +} + +/** + * @brief Check if MSI clock range is selected with MSIRANGE register + * @rmtoll CR MSIRGSEL LL_RCC_MSI_IsEnabledRangeSelect + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void) +{ + return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RCC_CR_MSIRGSEL) ? 1UL : 0UL); +} + +/** + * @brief Configure the Internal Multi Speed oscillator (MSI) clock range in run mode. + * @rmtoll CR MSIRANGE LL_RCC_MSI_SetRange + * @param Range This parameter can be one of the following values: + * @arg @ref LL_RCC_MSIRANGE_0 + * @arg @ref LL_RCC_MSIRANGE_1 + * @arg @ref LL_RCC_MSIRANGE_2 + * @arg @ref LL_RCC_MSIRANGE_3 + * @arg @ref LL_RCC_MSIRANGE_4 + * @arg @ref LL_RCC_MSIRANGE_5 + * @arg @ref LL_RCC_MSIRANGE_6 + * @arg @ref LL_RCC_MSIRANGE_7 + * @arg @ref LL_RCC_MSIRANGE_8 + * @arg @ref LL_RCC_MSIRANGE_9 + * @arg @ref LL_RCC_MSIRANGE_10 + * @arg @ref LL_RCC_MSIRANGE_11 + * @retval None + */ +__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range) +{ + MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range); +} + +/** + * @brief Get the Internal Multi Speed oscillator (MSI) clock range in run mode. + * @rmtoll CR MSIRANGE LL_RCC_MSI_GetRange + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_MSIRANGE_0 + * @arg @ref LL_RCC_MSIRANGE_1 + * @arg @ref LL_RCC_MSIRANGE_2 + * @arg @ref LL_RCC_MSIRANGE_3 + * @arg @ref LL_RCC_MSIRANGE_4 + * @arg @ref LL_RCC_MSIRANGE_5 + * @arg @ref LL_RCC_MSIRANGE_6 + * @arg @ref LL_RCC_MSIRANGE_7 + * @arg @ref LL_RCC_MSIRANGE_8 + * @arg @ref LL_RCC_MSIRANGE_9 + * @arg @ref LL_RCC_MSIRANGE_10 + * @arg @ref LL_RCC_MSIRANGE_11 + */ +__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void) +{ + return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE)); +} + +/** + * @brief Configure MSI range used after standby + * @rmtoll CSR MSISRANGE LL_RCC_MSI_SetRangeAfterStandby + * @param Range This parameter can be one of the following values: + * @arg @ref LL_RCC_MSISRANGE_4 + * @arg @ref LL_RCC_MSISRANGE_5 + * @arg @ref LL_RCC_MSISRANGE_6 + * @arg @ref LL_RCC_MSISRANGE_7 + * @retval None + */ +__STATIC_INLINE void LL_RCC_MSI_SetRangeAfterStandby(uint32_t Range) +{ + MODIFY_REG(RCC->CSR, RCC_CSR_MSISRANGE, Range); +} + +/** + * @brief Get MSI range used after standby + * @rmtoll CSR MSISRANGE LL_RCC_MSI_GetRangeAfterStandby + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_MSISRANGE_4 + * @arg @ref LL_RCC_MSISRANGE_5 + * @arg @ref LL_RCC_MSISRANGE_6 + * @arg @ref LL_RCC_MSISRANGE_7 + */ +__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void) +{ + return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE)); +} + +/** + * @brief Get MSI Calibration value + * @note When MSITRIM is written, MSICAL is updated with the sum of + * MSITRIM and the factory trim value + * @rmtoll ICSCR MSICAL LL_RCC_MSI_GetCalibration + * @retval Between Min_Data = 0 and Max_Data = 255 + */ +__STATIC_INLINE uint32_t LL_RCC_MSI_GetCalibration(void) +{ + return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSICAL) >> RCC_ICSCR_MSICAL_Pos); +} + +/** + * @brief Set MSI Calibration trimming + * @note user-programmable trimming value that is added to the MSICAL + * @rmtoll ICSCR MSITRIM LL_RCC_MSI_SetCalibTrimming + * @param Value Between Min_Data = 0 and Max_Data = 255 + * @retval None + */ +__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value) +{ + MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos); +} + +/** + * @brief Get MSI Calibration trimming + * @rmtoll ICSCR MSITRIM LL_RCC_MSI_GetCalibTrimming + * @retval Between 0 and 255 + */ +__STATIC_INLINE uint32_t LL_RCC_MSI_GetCalibTrimming(void) +{ + return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSITRIM) >> RCC_ICSCR_MSITRIM_Pos); +} + +/** + * @} + */ + +/** @defgroup RCC_LL_EF_LSCO LSCO + * @{ + */ + +/** + * @brief Enable Low speed clock + * @rmtoll BDCR LSCOEN LL_RCC_LSCO_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSCO_Enable(void) +{ + SET_BIT(RCC->BDCR, RCC_BDCR_LSCOEN); +} + +/** + * @brief Disable Low speed clock + * @rmtoll BDCR LSCOEN LL_RCC_LSCO_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSCO_Disable(void) +{ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSCOEN); +} + +/** + * @brief Configure Low speed clock selection + * @rmtoll BDCR LSCOSEL LL_RCC_LSCO_SetSource + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_LSCO_CLKSOURCE_LSI + * @arg @ref LL_RCC_LSCO_CLKSOURCE_LSE + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSCO_SetSource(uint32_t Source) +{ + MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL, Source); +} + +/** + * @brief Get Low speed clock selection + * @rmtoll BDCR LSCOSEL LL_RCC_LSCO_GetSource + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_LSCO_CLKSOURCE_LSI + * @arg @ref LL_RCC_LSCO_CLKSOURCE_LSE + */ +__STATIC_INLINE uint32_t LL_RCC_LSCO_GetSource(void) +{ + return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSCOSEL)); +} + +/** + * @} + */ + +/** @defgroup RCC_LL_EF_System System + * @{ + */ + +/** + * @brief Configure the system clock source + * @rmtoll CFGR SW LL_RCC_SetSysClkSource + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_SYS_CLKSOURCE_MSI + * @arg @ref LL_RCC_SYS_CLKSOURCE_HSI + * @arg @ref LL_RCC_SYS_CLKSOURCE_HSE + * @arg @ref LL_RCC_SYS_CLKSOURCE_PLL + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source) +{ + MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source); +} + +/** + * @brief Get the system clock source + * @rmtoll CFGR SWS LL_RCC_GetSysClkSource + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_MSI + * @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI + * @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE + * @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL + */ +__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void) +{ + return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS)); +} + +/** + * @brief Set AHB prescaler + * @rmtoll CFGR HPRE LL_RCC_SetAHBPrescaler + * @param Prescaler This parameter can be one of the following values: + * @arg @ref LL_RCC_SYSCLK_DIV_1 + * @arg @ref LL_RCC_SYSCLK_DIV_2 + * @arg @ref LL_RCC_SYSCLK_DIV_4 + * @arg @ref LL_RCC_SYSCLK_DIV_8 + * @arg @ref LL_RCC_SYSCLK_DIV_16 + * @arg @ref LL_RCC_SYSCLK_DIV_64 + * @arg @ref LL_RCC_SYSCLK_DIV_128 + * @arg @ref LL_RCC_SYSCLK_DIV_256 + * @arg @ref LL_RCC_SYSCLK_DIV_512 + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler) +{ + MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler); +} + +/** + * @brief Set APB1 prescaler + * @rmtoll CFGR PPRE1 LL_RCC_SetAPB1Prescaler + * @param Prescaler This parameter can be one of the following values: + * @arg @ref LL_RCC_APB1_DIV_1 + * @arg @ref LL_RCC_APB1_DIV_2 + * @arg @ref LL_RCC_APB1_DIV_4 + * @arg @ref LL_RCC_APB1_DIV_8 + * @arg @ref LL_RCC_APB1_DIV_16 + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler) +{ + MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler); +} + +/** + * @brief Set APB2 prescaler + * @rmtoll CFGR PPRE2 LL_RCC_SetAPB2Prescaler + * @param Prescaler This parameter can be one of the following values: + * @arg @ref LL_RCC_APB2_DIV_1 + * @arg @ref LL_RCC_APB2_DIV_2 + * @arg @ref LL_RCC_APB2_DIV_4 + * @arg @ref LL_RCC_APB2_DIV_8 + * @arg @ref LL_RCC_APB2_DIV_16 + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler) +{ + MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler); +} + +/** + * @brief Get AHB prescaler + * @rmtoll CFGR HPRE LL_RCC_GetAHBPrescaler + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_SYSCLK_DIV_1 + * @arg @ref LL_RCC_SYSCLK_DIV_2 + * @arg @ref LL_RCC_SYSCLK_DIV_4 + * @arg @ref LL_RCC_SYSCLK_DIV_8 + * @arg @ref LL_RCC_SYSCLK_DIV_16 + * @arg @ref LL_RCC_SYSCLK_DIV_64 + * @arg @ref LL_RCC_SYSCLK_DIV_128 + * @arg @ref LL_RCC_SYSCLK_DIV_256 + * @arg @ref LL_RCC_SYSCLK_DIV_512 + */ +__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void) +{ + return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE)); +} + +/** + * @brief Get APB1 prescaler + * @rmtoll CFGR PPRE1 LL_RCC_GetAPB1Prescaler + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_APB1_DIV_1 + * @arg @ref LL_RCC_APB1_DIV_2 + * @arg @ref LL_RCC_APB1_DIV_4 + * @arg @ref LL_RCC_APB1_DIV_8 + * @arg @ref LL_RCC_APB1_DIV_16 + */ +__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void) +{ + return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1)); +} + +/** + * @brief Get APB2 prescaler + * @rmtoll CFGR PPRE2 LL_RCC_GetAPB2Prescaler + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_APB2_DIV_1 + * @arg @ref LL_RCC_APB2_DIV_2 + * @arg @ref LL_RCC_APB2_DIV_4 + * @arg @ref LL_RCC_APB2_DIV_8 + * @arg @ref LL_RCC_APB2_DIV_16 + */ +__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void) +{ + return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2)); +} + +/** + * @brief Set Clock After Wake-Up From Stop mode + * @rmtoll CFGR STOPWUCK LL_RCC_SetClkAfterWakeFromStop + * @param Clock This parameter can be one of the following values: + * @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI + * @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock) +{ + MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock); +} + +/** + * @brief Get Clock After Wake-Up From Stop mode + * @rmtoll CFGR STOPWUCK LL_RCC_GetClkAfterWakeFromStop + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI + * @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI + */ +__STATIC_INLINE uint32_t LL_RCC_GetClkAfterWakeFromStop(void) +{ + return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_STOPWUCK)); +} + +/** + * @} + */ + +/** @defgroup RCC_LL_EF_MCO MCO + * @{ + */ + +/** + * @brief Configure MCOx + * @rmtoll CFGR MCOSEL LL_RCC_ConfigMCO\n + * CFGR MCOPRE LL_RCC_ConfigMCO + * @param MCOxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_MCO1SOURCE_NOCLOCK + * @arg @ref LL_RCC_MCO1SOURCE_SYSCLK + * @arg @ref LL_RCC_MCO1SOURCE_MSI + * @arg @ref LL_RCC_MCO1SOURCE_HSI + * @arg @ref LL_RCC_MCO1SOURCE_HSE + * @arg @ref LL_RCC_MCO1SOURCE_HSI48 (*) + * @arg @ref LL_RCC_MCO1SOURCE_PLLCLK + * @arg @ref LL_RCC_MCO1SOURCE_LSI + * @arg @ref LL_RCC_MCO1SOURCE_LSE + * + * (*) value not defined in all devices. + * @param MCOxPrescaler This parameter can be one of the following values: + * @arg @ref LL_RCC_MCO1_DIV_1 + * @arg @ref LL_RCC_MCO1_DIV_2 + * @arg @ref LL_RCC_MCO1_DIV_4 + * @arg @ref LL_RCC_MCO1_DIV_8 + * @arg @ref LL_RCC_MCO1_DIV_16 + * @retval None + */ +__STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler) +{ + MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler); +} + +/** + * @} + */ + +/** @defgroup RCC_LL_EF_Peripheral_Clock_Source Peripheral Clock Source + * @{ + */ + +/** + * @brief Configure USARTx clock source + * @rmtoll CCIPR USARTxSEL LL_RCC_SetUSARTClockSource + * @param USARTxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK2 + * @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_USART1_CLKSOURCE_HSI + * @arg @ref LL_RCC_USART1_CLKSOURCE_LSE + * @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_USART2_CLKSOURCE_HSI + * @arg @ref LL_RCC_USART2_CLKSOURCE_LSE + * @arg @ref LL_RCC_USART3_CLKSOURCE_PCLK1 (*) + * @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK (*) + * @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*) + * @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*) + * + * (*) value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource) +{ + MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU)); +} + +#if defined(UART4) || defined(UART5) +/** + * @brief Configure UARTx clock source + * @rmtoll CCIPR UARTxSEL LL_RCC_SetUARTClockSource + * @param UARTxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_UART4_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_UART4_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_UART4_CLKSOURCE_HSI + * @arg @ref LL_RCC_UART4_CLKSOURCE_LSE + * @arg @ref LL_RCC_UART5_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_UART5_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_UART5_CLKSOURCE_HSI + * @arg @ref LL_RCC_UART5_CLKSOURCE_LSE + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetUARTClockSource(uint32_t UARTxSource) +{ + MODIFY_REG(RCC->CCIPR, (UARTxSource >> 16U), (UARTxSource & 0x0000FFFFU)); +} +#endif /* UART4 || UART5 */ + +/** + * @brief Configure LPUART1x clock source + * @rmtoll CCIPR LPUART1SEL LL_RCC_SetLPUARTClockSource + * @param LPUARTxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_LPUART1_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_LPUART1_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_LPUART1_CLKSOURCE_HSI + * @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetLPUARTClockSource(uint32_t LPUARTxSource) +{ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource); +} + +/** + * @brief Configure I2Cx clock source + * @rmtoll CCIPR I2CxSEL LL_RCC_SetI2CClockSource + * @param I2CxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_I2C1_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI + * @arg @ref LL_RCC_I2C2_CLKSOURCE_PCLK1 (*) + * @arg @ref LL_RCC_I2C2_CLKSOURCE_SYSCLK (*) + * @arg @ref LL_RCC_I2C2_CLKSOURCE_HSI (*) + * @arg @ref LL_RCC_I2C3_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_I2C3_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_I2C3_CLKSOURCE_HSI + * @arg @ref LL_RCC_I2C4_CLKSOURCE_PCLK1 (*) + * @arg @ref LL_RCC_I2C4_CLKSOURCE_SYSCLK (*) + * @arg @ref LL_RCC_I2C4_CLKSOURCE_HSI (*) + * + * (*) value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource) +{ + __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)(RCC_BASE + 0x88U + (I2CxSource >> 24U)); + MODIFY_REG(*reg, 3UL << ((I2CxSource & 0x001F0000U) >> 16U), ((I2CxSource & 0x000000FFU) << ((I2CxSource & 0x001F0000U) >> 16U))); +} + +/** + * @brief Configure LPTIMx clock source + * @rmtoll CCIPR LPTIMxSEL LL_RCC_SetLPTIMClockSource + * @param LPTIMxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSI + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_HSI + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSE + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetLPTIMClockSource(uint32_t LPTIMxSource) +{ + MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16U)); +} + +#if defined(RCC_CCIPR_SAI1SEL) || defined(RCC_CCIPR2_SAI1SEL) +/** + * @brief Configure SAIx clock source + @if STM32L4S9xx + * @rmtoll CCIPR2 SAIxSEL LL_RCC_SetSAIClockSource + @else + * @rmtoll CCIPR SAIxSEL LL_RCC_SetSAIClockSource + @endif + * @param SAIxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_SAI1_CLKSOURCE_PLLSAI1 + * @arg @ref LL_RCC_SAI1_CLKSOURCE_PLLSAI2 (*) + * @arg @ref LL_RCC_SAI1_CLKSOURCE_PLL + * @arg @ref LL_RCC_SAI1_CLKSOURCE_PIN + * @arg @ref LL_RCC_SAI2_CLKSOURCE_PLLSAI1 (*) + * @arg @ref LL_RCC_SAI2_CLKSOURCE_PLLSAI2 (*) + * @arg @ref LL_RCC_SAI2_CLKSOURCE_PLL (*) + * @arg @ref LL_RCC_SAI2_CLKSOURCE_PIN (*) + * + * (*) value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetSAIClockSource(uint32_t SAIxSource) +{ +#if defined(RCC_CCIPR2_SAI1SEL) + MODIFY_REG(RCC->CCIPR2, (SAIxSource >> 16U), (SAIxSource & 0x0000FFFFU)); +#else + MODIFY_REG(RCC->CCIPR, (SAIxSource & 0xFFFF0000U), (SAIxSource << 16U)); +#endif /* RCC_CCIPR2_SAI1SEL */ +} +#endif /* RCC_CCIPR_SAI1SEL || RCC_CCIPR2_SAI1SEL */ + +#if defined(RCC_CCIPR2_SDMMCSEL) +/** + * @brief Configure SDMMC1 kernel clock source + * @rmtoll CCIPR2 SDMMCSEL LL_RCC_SetSDMMCKernelClockSource + * @param SDMMCxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_SDMMC1_KERNELCLKSOURCE_48CLK (*) + * @arg @ref LL_RCC_SDMMC1_KERNELCLKSOURCE_PLLP (*) + * + * (*) value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetSDMMCKernelClockSource(uint32_t SDMMCxSource) +{ + MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL, SDMMCxSource); +} +#endif /* RCC_CCIPR2_SDMMCSEL */ + +/** + * @brief Configure SDMMC1 clock source + * @rmtoll CCIPR CLK48SEL LL_RCC_SetSDMMCClockSource + * @param SDMMCxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_SDMMC1_CLKSOURCE_NONE (*) + * @arg @ref LL_RCC_SDMMC1_CLKSOURCE_HSI48 (*) + * @arg @ref LL_RCC_SDMMC1_CLKSOURCE_PLLSAI1 (*) + * @arg @ref LL_RCC_SDMMC1_CLKSOURCE_PLL + * @arg @ref LL_RCC_SDMMC1_CLKSOURCE_MSI (*) + * + * (*) value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetSDMMCClockSource(uint32_t SDMMCxSource) +{ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, SDMMCxSource); +} + +/** + * @brief Configure RNG clock source + * @rmtoll CCIPR CLK48SEL LL_RCC_SetRNGClockSource + * @param RNGxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_RNG_CLKSOURCE_NONE (*) + * @arg @ref LL_RCC_RNG_CLKSOURCE_HSI48 (*) + * @arg @ref LL_RCC_RNG_CLKSOURCE_PLLSAI1 (*) + * @arg @ref LL_RCC_RNG_CLKSOURCE_PLL + * @arg @ref LL_RCC_RNG_CLKSOURCE_MSI + * + * (*) value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetRNGClockSource(uint32_t RNGxSource) +{ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, RNGxSource); +} + +#if defined(USB_OTG_FS) || defined(USB) +/** + * @brief Configure USB clock source + * @rmtoll CCIPR CLK48SEL LL_RCC_SetUSBClockSource + * @param USBxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_USB_CLKSOURCE_NONE (*) + * @arg @ref LL_RCC_USB_CLKSOURCE_HSI48 (*) + * @arg @ref LL_RCC_USB_CLKSOURCE_PLLSAI1 (*) + * @arg @ref LL_RCC_USB_CLKSOURCE_PLL + * @arg @ref LL_RCC_USB_CLKSOURCE_MSI + * + * (*) value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetUSBClockSource(uint32_t USBxSource) +{ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, USBxSource); +} +#endif /* USB_OTG_FS || USB */ + +#if defined(RCC_CCIPR_ADCSEL) +/** + * @brief Configure ADC clock source + * @rmtoll CCIPR ADCSEL LL_RCC_SetADCClockSource + * @param ADCxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_ADC_CLKSOURCE_NONE + * @arg @ref LL_RCC_ADC_CLKSOURCE_PLLSAI1 (*) + * @arg @ref LL_RCC_ADC_CLKSOURCE_PLLSAI2 (*) + * @arg @ref LL_RCC_ADC_CLKSOURCE_SYSCLK + * + * (*) value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource) +{ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource); +} +#endif /* RCC_CCIPR_ADCSEL */ + +#if defined(SWPMI1) +/** + * @brief Configure SWPMI clock source + * @rmtoll CCIPR SWPMI1SEL LL_RCC_SetSWPMIClockSource + * @param SWPMIxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_SWPMI1_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_SWPMI1_CLKSOURCE_HSI + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetSWPMIClockSource(uint32_t SWPMIxSource) +{ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SWPMI1SEL, SWPMIxSource); +} +#endif /* SWPMI1 */ + +#if defined(DFSDM1_Channel0) +#if defined(RCC_CCIPR2_ADFSDM1SEL) +/** + * @brief Configure DFSDM Audio clock source + * @rmtoll CCIPR2 ADFSDM1SEL LL_RCC_SetDFSDMAudioClockSource + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_DFSDM1_AUDIO_CLKSOURCE_SAI1 + * @arg @ref LL_RCC_DFSDM1_AUDIO_CLKSOURCE_HSI + * @arg @ref LL_RCC_DFSDM1_AUDIO_CLKSOURCE_MSI + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetDFSDMAudioClockSource(uint32_t Source) +{ + MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ADFSDM1SEL, Source); +} +#endif /* RCC_CCIPR2_ADFSDM1SEL */ + +/** + * @brief Configure DFSDM Kernel clock source + @if STM32L4S9xx + * @rmtoll CCIPR2 DFSDM1SEL LL_RCC_SetDFSDMClockSource + @else + * @rmtoll CCIPR DFSDM1SEL LL_RCC_SetDFSDMClockSource + @endif + * @param DFSDMxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_DFSDM1_CLKSOURCE_PCLK2 + * @arg @ref LL_RCC_DFSDM1_CLKSOURCE_SYSCLK + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetDFSDMClockSource(uint32_t DFSDMxSource) +{ +#if defined(RCC_CCIPR2_DFSDM1SEL) + MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_DFSDM1SEL, DFSDMxSource); +#else + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_DFSDM1SEL, DFSDMxSource); +#endif /* RCC_CCIPR2_DFSDM1SEL */ +} +#endif /* DFSDM1_Channel0 */ + +#if defined(DSI) +/** + * @brief Configure DSI clock source + * @rmtoll CCIPR2 DSISEL LL_RCC_SetDSIClockSource + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_DSI_CLKSOURCE_PHY + * @arg @ref LL_RCC_DSI_CLKSOURCE_PLL + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetDSIClockSource(uint32_t Source) +{ + MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_DSISEL, Source); +} +#endif /* DSI */ + +#if defined(LTDC) +/** + * @brief Configure LTDC Clock Source + * @rmtoll CCIPR2 PLLSAI2DIVR LL_RCC_SetLTDCClockSource + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_LTDC_CLKSOURCE_PLLSAI2R_DIV2 + * @arg @ref LL_RCC_LTDC_CLKSOURCE_PLLSAI2R_DIV4 + * @arg @ref LL_RCC_LTDC_CLKSOURCE_PLLSAI2R_DIV8 + * @arg @ref LL_RCC_LTDC_CLKSOURCE_PLLSAI2R_DIV16 + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetLTDCClockSource(uint32_t Source) +{ + MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_PLLSAI2DIVR, Source); +} +#endif /* LTDC */ + +#if defined(OCTOSPI1) +/** + * @brief Configure OCTOSPI clock source + * @rmtoll CCIPR2 OSPISEL LL_RCC_SetOCTOSPIClockSource + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_OCTOSPI_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_OCTOSPI_CLKSOURCE_MSI + * @arg @ref LL_RCC_OCTOSPI_CLKSOURCE_PLL + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetOCTOSPIClockSource(uint32_t Source) +{ + MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_OSPISEL, Source); +} +#endif /* OCTOSPI1 */ + +/** + * @brief Get USARTx clock source + * @rmtoll CCIPR USARTxSEL LL_RCC_GetUSARTClockSource + * @param USARTx This parameter can be one of the following values: + * @arg @ref LL_RCC_USART1_CLKSOURCE + * @arg @ref LL_RCC_USART2_CLKSOURCE + * @arg @ref LL_RCC_USART3_CLKSOURCE (*) + * + * (*) value not defined in all devices. + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK2 + * @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_USART1_CLKSOURCE_HSI + * @arg @ref LL_RCC_USART1_CLKSOURCE_LSE + * @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_USART2_CLKSOURCE_HSI + * @arg @ref LL_RCC_USART2_CLKSOURCE_LSE + * @arg @ref LL_RCC_USART3_CLKSOURCE_PCLK1 (*) + * @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK (*) + * @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*) + * @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*) + * + * (*) value not defined in all devices. + */ +__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx) +{ + return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U)); +} + +#if defined(UART4) || defined(UART5) +/** + * @brief Get UARTx clock source + * @rmtoll CCIPR UARTxSEL LL_RCC_GetUARTClockSource + * @param UARTx This parameter can be one of the following values: + * @arg @ref LL_RCC_UART4_CLKSOURCE + * @arg @ref LL_RCC_UART5_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_UART4_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_UART4_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_UART4_CLKSOURCE_HSI + * @arg @ref LL_RCC_UART4_CLKSOURCE_LSE + * @arg @ref LL_RCC_UART5_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_UART5_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_UART5_CLKSOURCE_HSI + * @arg @ref LL_RCC_UART5_CLKSOURCE_LSE + */ +__STATIC_INLINE uint32_t LL_RCC_GetUARTClockSource(uint32_t UARTx) +{ + return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U)); +} +#endif /* UART4 || UART5 */ + +/** + * @brief Get LPUARTx clock source + * @rmtoll CCIPR LPUART1SEL LL_RCC_GetLPUARTClockSource + * @param LPUARTx This parameter can be one of the following values: + * @arg @ref LL_RCC_LPUART1_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_LPUART1_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_LPUART1_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_LPUART1_CLKSOURCE_HSI + * @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE + */ +__STATIC_INLINE uint32_t LL_RCC_GetLPUARTClockSource(uint32_t LPUARTx) +{ + return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx)); +} + +/** + * @brief Get I2Cx clock source + * @rmtoll CCIPR I2CxSEL LL_RCC_GetI2CClockSource + * @param I2Cx This parameter can be one of the following values: + * @arg @ref LL_RCC_I2C1_CLKSOURCE + * @arg @ref LL_RCC_I2C2_CLKSOURCE (*) + * @arg @ref LL_RCC_I2C3_CLKSOURCE + * @arg @ref LL_RCC_I2C4_CLKSOURCE (*) + * + * (*) value not defined in all devices. + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_I2C1_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI + * @arg @ref LL_RCC_I2C2_CLKSOURCE_PCLK1 (*) + * @arg @ref LL_RCC_I2C2_CLKSOURCE_SYSCLK (*) + * @arg @ref LL_RCC_I2C2_CLKSOURCE_HSI (*) + * @arg @ref LL_RCC_I2C3_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_I2C3_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_I2C3_CLKSOURCE_HSI + * @arg @ref LL_RCC_I2C4_CLKSOURCE_PCLK1 (*) + * @arg @ref LL_RCC_I2C4_CLKSOURCE_SYSCLK (*) + * @arg @ref LL_RCC_I2C4_CLKSOURCE_HSI (*) + * + * (*) value not defined in all devices. + */ +__STATIC_INLINE uint32_t LL_RCC_GetI2CClockSource(uint32_t I2Cx) +{ + __IO const uint32_t *reg = (__IO uint32_t *)(uint32_t)(RCC_BASE + 0x88U + (I2Cx >> 24U)); + return (uint32_t)((READ_BIT(*reg, 3UL << ((I2Cx & 0x001F0000U) >> 16U)) >> ((I2Cx & 0x001F0000U) >> 16U)) | (I2Cx & 0xFFFF0000U)); +} + +/** + * @brief Get LPTIMx clock source + * @rmtoll CCIPR LPTIMxSEL LL_RCC_GetLPTIMClockSource + * @param LPTIMx This parameter can be one of the following values: + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSI + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_HSI + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSE + */ +__STATIC_INLINE uint32_t LL_RCC_GetLPTIMClockSource(uint32_t LPTIMx) +{ + return (uint32_t)((READ_BIT(RCC->CCIPR, LPTIMx) >> 16U) | LPTIMx); +} + +#if defined(RCC_CCIPR_SAI1SEL) || defined(RCC_CCIPR2_SAI1SEL) +/** + * @brief Get SAIx clock source + @if STM32L4S9xx + * @rmtoll CCIPR2 SAIxSEL LL_RCC_GetSAIClockSource + @else + * @rmtoll CCIPR SAIxSEL LL_RCC_GetSAIClockSource + @endif + * @param SAIx This parameter can be one of the following values: + * @arg @ref LL_RCC_SAI1_CLKSOURCE + * @arg @ref LL_RCC_SAI2_CLKSOURCE (*) + * + * (*) value not defined in all devices. + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_SAI1_CLKSOURCE_PLLSAI1 + * @arg @ref LL_RCC_SAI1_CLKSOURCE_PLLSAI2 (*) + * @arg @ref LL_RCC_SAI1_CLKSOURCE_PLL + * @arg @ref LL_RCC_SAI1_CLKSOURCE_PIN + * @arg @ref LL_RCC_SAI2_CLKSOURCE_PLLSAI1 (*) + * @arg @ref LL_RCC_SAI2_CLKSOURCE_PLLSAI2 (*) + * @arg @ref LL_RCC_SAI2_CLKSOURCE_PLL (*) + * @arg @ref LL_RCC_SAI2_CLKSOURCE_PIN (*) + * + * (*) value not defined in all devices. + */ +__STATIC_INLINE uint32_t LL_RCC_GetSAIClockSource(uint32_t SAIx) +{ +#if defined(RCC_CCIPR2_SAI1SEL) + return (uint32_t)(READ_BIT(RCC->CCIPR2, SAIx) | (SAIx << 16U)); +#else + return (uint32_t)(READ_BIT(RCC->CCIPR, SAIx) >> 16U | SAIx); +#endif /* RCC_CCIPR2_SAI1SEL */ +} +#endif /* RCC_CCIPR_SAI1SEL || RCC_CCIPR2_SAI1SEL */ + +#if defined(SDMMC1) +#if defined(RCC_CCIPR2_SDMMCSEL) +/** + * @brief Get SDMMCx kernel clock source + * @rmtoll CCIPR2 SDMMCSEL LL_RCC_GetSDMMCKernelClockSource + * @param SDMMCx This parameter can be one of the following values: + * @arg @ref LL_RCC_SDMMC1_KERNELCLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_SDMMC1_KERNELCLKSOURCE_48CLK (*) + * @arg @ref LL_RCC_SDMMC1_KERNELCLKSOURCE_PLL (*) + * + * (*) value not defined in all devices. + */ +__STATIC_INLINE uint32_t LL_RCC_GetSDMMCKernelClockSource(uint32_t SDMMCx) +{ + return (uint32_t)(READ_BIT(RCC->CCIPR2, SDMMCx)); +} +#endif /* RCC_CCIPR2_SDMMCSEL */ + +/** + * @brief Get SDMMCx clock source + * @rmtoll CCIPR CLK48SEL LL_RCC_GetSDMMCClockSource + * @param SDMMCx This parameter can be one of the following values: + * @arg @ref LL_RCC_SDMMC1_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_SDMMC1_CLKSOURCE_NONE (*) + * @arg @ref LL_RCC_SDMMC1_CLKSOURCE_HSI48 (*) + * @arg @ref LL_RCC_SDMMC1_CLKSOURCE_PLLSAI1 (*) + * @arg @ref LL_RCC_SDMMC1_CLKSOURCE_PLL + * @arg @ref LL_RCC_SDMMC1_CLKSOURCE_MSI (*) + * + * (*) value not defined in all devices. + */ +__STATIC_INLINE uint32_t LL_RCC_GetSDMMCClockSource(uint32_t SDMMCx) +{ + return (uint32_t)(READ_BIT(RCC->CCIPR, SDMMCx)); +} +#endif /* SDMMC1 */ + +/** + * @brief Get RNGx clock source + * @rmtoll CCIPR CLK48SEL LL_RCC_GetRNGClockSource + * @param RNGx This parameter can be one of the following values: + * @arg @ref LL_RCC_RNG_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_RNG_CLKSOURCE_NONE (*) + * @arg @ref LL_RCC_RNG_CLKSOURCE_HSI48 (*) + * @arg @ref LL_RCC_RNG_CLKSOURCE_PLLSAI1 (*) + * @arg @ref LL_RCC_RNG_CLKSOURCE_PLL + * @arg @ref LL_RCC_RNG_CLKSOURCE_MSI + * + * (*) value not defined in all devices. + */ +__STATIC_INLINE uint32_t LL_RCC_GetRNGClockSource(uint32_t RNGx) +{ + return (uint32_t)(READ_BIT(RCC->CCIPR, RNGx)); +} + +#if defined(USB_OTG_FS) || defined(USB) +/** + * @brief Get USBx clock source + * @rmtoll CCIPR CLK48SEL LL_RCC_GetUSBClockSource + * @param USBx This parameter can be one of the following values: + * @arg @ref LL_RCC_USB_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_USB_CLKSOURCE_NONE (*) + * @arg @ref LL_RCC_USB_CLKSOURCE_HSI48 (*) + * @arg @ref LL_RCC_USB_CLKSOURCE_PLLSAI1 (*) + * @arg @ref LL_RCC_USB_CLKSOURCE_PLL + * @arg @ref LL_RCC_USB_CLKSOURCE_MSI + * + * (*) value not defined in all devices. + */ +__STATIC_INLINE uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx) +{ + return (uint32_t)(READ_BIT(RCC->CCIPR, USBx)); +} +#endif /* USB_OTG_FS || USB */ + +/** + * @brief Get ADCx clock source + * @rmtoll CCIPR ADCSEL LL_RCC_GetADCClockSource + * @param ADCx This parameter can be one of the following values: + * @arg @ref LL_RCC_ADC_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_ADC_CLKSOURCE_NONE + * @arg @ref LL_RCC_ADC_CLKSOURCE_PLLSAI1 (*) + * @arg @ref LL_RCC_ADC_CLKSOURCE_PLLSAI2 (*) + * @arg @ref LL_RCC_ADC_CLKSOURCE_SYSCLK + * + * (*) value not defined in all devices. + */ +__STATIC_INLINE uint32_t LL_RCC_GetADCClockSource(uint32_t ADCx) +{ +#if defined(RCC_CCIPR_ADCSEL) + return (uint32_t)(READ_BIT(RCC->CCIPR, ADCx)); +#else + (void)ADCx; /* unused */ + return ((READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_ADCEN) != 0U) ? LL_RCC_ADC_CLKSOURCE_SYSCLK : LL_RCC_ADC_CLKSOURCE_NONE); +#endif /* RCC_CCIPR_ADCSEL */ +} + +#if defined(SWPMI1) +/** + * @brief Get SWPMIx clock source + * @rmtoll CCIPR SWPMI1SEL LL_RCC_GetSWPMIClockSource + * @param SPWMIx This parameter can be one of the following values: + * @arg @ref LL_RCC_SWPMI1_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_SWPMI1_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_SWPMI1_CLKSOURCE_HSI + */ +__STATIC_INLINE uint32_t LL_RCC_GetSWPMIClockSource(uint32_t SPWMIx) +{ + return (uint32_t)(READ_BIT(RCC->CCIPR, SPWMIx)); +} +#endif /* SWPMI1 */ + +#if defined(DFSDM1_Channel0) +#if defined(RCC_CCIPR2_ADFSDM1SEL) +/** + * @brief Get DFSDM Audio Clock Source + * @rmtoll CCIPR2 ADFSDM1SEL LL_RCC_GetDFSDMAudioClockSource + * @param DFSDMx This parameter can be one of the following values: + * @arg @ref LL_RCC_DFSDM1_AUDIO_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_DFSDM1_AUDIO_CLKSOURCE_SAI1 + * @arg @ref LL_RCC_DFSDM1_AUDIO_CLKSOURCE_HSI + * @arg @ref LL_RCC_DFSDM1_AUDIO_CLKSOURCE_MSI + */ +__STATIC_INLINE uint32_t LL_RCC_GetDFSDMAudioClockSource(uint32_t DFSDMx) +{ + return (uint32_t)(READ_BIT(RCC->CCIPR2, DFSDMx)); +} +#endif /* RCC_CCIPR2_ADFSDM1SEL */ + +/** + * @brief Get DFSDMx Kernel clock source + @if STM32L4S9xx + * @rmtoll CCIPR2 DFSDM1SEL LL_RCC_GetDFSDMClockSource + @else + * @rmtoll CCIPR DFSDM1SEL LL_RCC_GetDFSDMClockSource + @endif + * @param DFSDMx This parameter can be one of the following values: + * @arg @ref LL_RCC_DFSDM1_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_DFSDM1_CLKSOURCE_PCLK2 + * @arg @ref LL_RCC_DFSDM1_CLKSOURCE_SYSCLK + */ +__STATIC_INLINE uint32_t LL_RCC_GetDFSDMClockSource(uint32_t DFSDMx) +{ +#if defined(RCC_CCIPR2_DFSDM1SEL) + return (uint32_t)(READ_BIT(RCC->CCIPR2, DFSDMx)); +#else + return (uint32_t)(READ_BIT(RCC->CCIPR, DFSDMx)); +#endif /* RCC_CCIPR2_DFSDM1SEL */ +} +#endif /* DFSDM1_Channel0 */ + +#if defined(DSI) +/** + * @brief Get DSI Clock Source + * @rmtoll CCIPR2 DSISEL LL_RCC_GetDSIClockSource + * @param DSIx This parameter can be one of the following values: + * @arg @ref LL_RCC_DSI_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_DSI_CLKSOURCE_PHY + * @arg @ref LL_RCC_DSI_CLKSOURCE_PLL + */ +__STATIC_INLINE uint32_t LL_RCC_GetDSIClockSource(uint32_t DSIx) +{ + return (uint32_t)(READ_BIT(RCC->CCIPR2, DSIx)); +} +#endif /* DSI */ + +#if defined(LTDC) +/** + * @brief Get LTDC Clock Source + * @rmtoll CCIPR2 PLLSAI2DIVR LL_RCC_GetLTDCClockSource + * @param LTDCx This parameter can be one of the following values: + * @arg @ref LL_RCC_LTDC_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_LTDC_CLKSOURCE_PLLSAI2R_DIV2 + * @arg @ref LL_RCC_LTDC_CLKSOURCE_PLLSAI2R_DIV4 + * @arg @ref LL_RCC_LTDC_CLKSOURCE_PLLSAI2R_DIV8 + * @arg @ref LL_RCC_LTDC_CLKSOURCE_PLLSAI2R_DIV16 + */ +__STATIC_INLINE uint32_t LL_RCC_GetLTDCClockSource(uint32_t LTDCx) +{ + return (uint32_t)(READ_BIT(RCC->CCIPR2, LTDCx)); +} +#endif /* LTDC */ + +#if defined(OCTOSPI1) +/** + * @brief Get OCTOSPI clock source + * @rmtoll CCIPR2 OSPISEL LL_RCC_GetOCTOSPIClockSource + * @param OCTOSPIx This parameter can be one of the following values: + * @arg @ref LL_RCC_OCTOSPI_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_OCTOSPI_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_OCTOSPI_CLKSOURCE_MSI + * @arg @ref LL_RCC_OCTOSPI_CLKSOURCE_PLL + */ +__STATIC_INLINE uint32_t LL_RCC_GetOCTOSPIClockSource(uint32_t OCTOSPIx) +{ + return (uint32_t)(READ_BIT(RCC->CCIPR2, OCTOSPIx)); +} +#endif /* OCTOSPI1 */ +/** + * @} + */ + +/** @defgroup RCC_LL_EF_RTC RTC + * @{ + */ + +/** + * @brief Set RTC Clock Source + * @note Once the RTC clock source has been selected, it cannot be changed anymore unless + * the Backup domain is reset, or unless a failure is detected on LSE (LSECSSD is + * set). The BDRST bit can be used to reset them. + * @rmtoll BDCR RTCSEL LL_RCC_SetRTCClockSource + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_RTC_CLKSOURCE_NONE + * @arg @ref LL_RCC_RTC_CLKSOURCE_LSE + * @arg @ref LL_RCC_RTC_CLKSOURCE_LSI + * @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32 + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source) +{ + MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source); +} + +/** + * @brief Get RTC Clock Source + * @rmtoll BDCR RTCSEL LL_RCC_GetRTCClockSource + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_RTC_CLKSOURCE_NONE + * @arg @ref LL_RCC_RTC_CLKSOURCE_LSE + * @arg @ref LL_RCC_RTC_CLKSOURCE_LSI + * @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32 + */ +__STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void) +{ + return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL)); +} + +/** + * @brief Enable RTC + * @rmtoll BDCR RTCEN LL_RCC_EnableRTC + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableRTC(void) +{ + SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN); +} + +/** + * @brief Disable RTC + * @rmtoll BDCR RTCEN LL_RCC_DisableRTC + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableRTC(void) +{ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_RTCEN); +} + +/** + * @brief Check if RTC has been enabled or not + * @rmtoll BDCR RTCEN LL_RCC_IsEnabledRTC + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(void) +{ + return ((READ_BIT(RCC->BDCR, RCC_BDCR_RTCEN) == RCC_BDCR_RTCEN) ? 1UL : 0UL); +} + +/** + * @brief Force the Backup domain reset + * @rmtoll BDCR BDRST LL_RCC_ForceBackupDomainReset + * @retval None + */ +__STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void) +{ + SET_BIT(RCC->BDCR, RCC_BDCR_BDRST); +} + +/** + * @brief Release the Backup domain reset + * @rmtoll BDCR BDRST LL_RCC_ReleaseBackupDomainReset + * @retval None + */ +__STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void) +{ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST); +} + +/** + * @} + */ + + +/** @defgroup RCC_LL_EF_PLL PLL + * @{ + */ + +/** + * @brief Enable PLL + * @rmtoll CR PLLON LL_RCC_PLL_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_Enable(void) +{ + SET_BIT(RCC->CR, RCC_CR_PLLON); +} + +/** + * @brief Disable PLL + * @note Cannot be disabled if the PLL clock is used as the system clock + * @rmtoll CR PLLON LL_RCC_PLL_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_Disable(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_PLLON); +} + +/** + * @brief Check if PLL Ready + * @rmtoll CR PLLRDY LL_RCC_PLL_IsReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void) +{ + return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL); +} + +/** + * @brief Configure PLL used for SYSCLK Domain + * @note PLL Source and PLLM Divider can be written only when PLL, + * PLLSAI1 and PLLSAI2 (*) are disabled. + * @note PLLN/PLLR can be written only when PLL is disabled. + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_ConfigDomain_SYS\n + * PLLCFGR PLLM LL_RCC_PLL_ConfigDomain_SYS\n + * PLLCFGR PLLN LL_RCC_PLL_ConfigDomain_SYS\n + * PLLCFGR PLLR LL_RCC_PLL_ConfigDomain_SYS + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_NONE + * @arg @ref LL_RCC_PLLSOURCE_MSI + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + * @param PLLM This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @arg @ref LL_RCC_PLLM_DIV_9 (*) + * @arg @ref LL_RCC_PLLM_DIV_10 (*) + * @arg @ref LL_RCC_PLLM_DIV_11 (*) + * @arg @ref LL_RCC_PLLM_DIV_12 (*) + * @arg @ref LL_RCC_PLLM_DIV_13 (*) + * @arg @ref LL_RCC_PLLM_DIV_14 (*) + * @arg @ref LL_RCC_PLLM_DIV_15 (*) + * @arg @ref LL_RCC_PLLM_DIV_16 (*) + * + * (*) value not defined in all devices. + * @param PLLN Between 8 and 86 or 127 depending on devices + * @param PLLR This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLR_DIV_2 + * @arg @ref LL_RCC_PLLR_DIV_4 + * @arg @ref LL_RCC_PLLR_DIV_6 + * @arg @ref LL_RCC_PLLR_DIV_8 + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR, + Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR); +} + +#if defined(RCC_PLLP_SUPPORT) +#if defined(RCC_PLLP_DIV_2_31_SUPPORT) +/** + * @brief Configure PLL used for SAI domain clock + * @note PLL Source and PLLM Divider can be written only when PLL, + * PLLSAI1 and PLLSAI2 (*) are disabled. + * @note PLLN/PLLP can be written only when PLL is disabled. + * @note This can be selected for SAI1 or SAI2 (*) + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_ConfigDomain_SAI\n + * PLLCFGR PLLM LL_RCC_PLL_ConfigDomain_SAI\n + * PLLCFGR PLLN LL_RCC_PLL_ConfigDomain_SAI\n + * PLLCFGR PLLPDIV LL_RCC_PLL_ConfigDomain_SAI + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_NONE + * @arg @ref LL_RCC_PLLSOURCE_MSI + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + * @param PLLM This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @arg @ref LL_RCC_PLLM_DIV_9 (*) + * @arg @ref LL_RCC_PLLM_DIV_10 (*) + * @arg @ref LL_RCC_PLLM_DIV_11 (*) + * @arg @ref LL_RCC_PLLM_DIV_12 (*) + * @arg @ref LL_RCC_PLLM_DIV_13 (*) + * @arg @ref LL_RCC_PLLM_DIV_14 (*) + * @arg @ref LL_RCC_PLLM_DIV_15 (*) + * @arg @ref LL_RCC_PLLM_DIV_16 (*) + * + * (*) value not defined in all devices. + * @param PLLN Between 8 and 86 or 127 depending on devices + * @param PLLP This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLP_DIV_2 + * @arg @ref LL_RCC_PLLP_DIV_3 + * @arg @ref LL_RCC_PLLP_DIV_4 + * @arg @ref LL_RCC_PLLP_DIV_5 + * @arg @ref LL_RCC_PLLP_DIV_6 + * @arg @ref LL_RCC_PLLP_DIV_7 + * @arg @ref LL_RCC_PLLP_DIV_8 + * @arg @ref LL_RCC_PLLP_DIV_9 + * @arg @ref LL_RCC_PLLP_DIV_10 + * @arg @ref LL_RCC_PLLP_DIV_11 + * @arg @ref LL_RCC_PLLP_DIV_12 + * @arg @ref LL_RCC_PLLP_DIV_13 + * @arg @ref LL_RCC_PLLP_DIV_14 + * @arg @ref LL_RCC_PLLP_DIV_15 + * @arg @ref LL_RCC_PLLP_DIV_16 + * @arg @ref LL_RCC_PLLP_DIV_17 + * @arg @ref LL_RCC_PLLP_DIV_18 + * @arg @ref LL_RCC_PLLP_DIV_19 + * @arg @ref LL_RCC_PLLP_DIV_20 + * @arg @ref LL_RCC_PLLP_DIV_21 + * @arg @ref LL_RCC_PLLP_DIV_22 + * @arg @ref LL_RCC_PLLP_DIV_23 + * @arg @ref LL_RCC_PLLP_DIV_24 + * @arg @ref LL_RCC_PLLP_DIV_25 + * @arg @ref LL_RCC_PLLP_DIV_26 + * @arg @ref LL_RCC_PLLP_DIV_27 + * @arg @ref LL_RCC_PLLP_DIV_28 + * @arg @ref LL_RCC_PLLP_DIV_29 + * @arg @ref LL_RCC_PLLP_DIV_30 + * @arg @ref LL_RCC_PLLP_DIV_31 + * @retval None + */ +#else +/** + * @brief Configure PLL used for SAI domain clock + * @note PLL Source and PLLM Divider can be written only when PLL, + * PLLSAI1 and PLLSAI2 (*) are disabled. + * @note PLLN/PLLP can be written only when PLL is disabled. + * @note This can be selected for SAI1 or SAI2 (*) + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_ConfigDomain_SAI\n + * PLLCFGR PLLM LL_RCC_PLL_ConfigDomain_SAI\n + * PLLCFGR PLLN LL_RCC_PLL_ConfigDomain_SAI\n + * PLLCFGR PLLP LL_RCC_PLL_ConfigDomain_SAI + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_NONE + * @arg @ref LL_RCC_PLLSOURCE_MSI + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + * @param PLLM This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param PLLN Between 8 and 86 + * @param PLLP This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLP_DIV_7 + * @arg @ref LL_RCC_PLLP_DIV_17 + * @retval None + */ +#endif /* RCC_PLLP_DIV_2_31_SUPPORT */ +__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP) +{ +#if defined(RCC_PLLP_DIV_2_31_SUPPORT) + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLPDIV, + Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLP); +#else + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLP, + Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLP); +#endif /* RCC_PLLP_DIV_2_31_SUPPORT */ +} +#endif /* RCC_PLLP_SUPPORT */ + +/** + * @brief Configure PLL used for 48Mhz domain clock + * @note PLL Source and PLLM Divider can be written only when PLL, + * PLLSAI1 and PLLSAI2 (*) are disabled. + * @note PLLN/PLLQ can be written only when PLL is disabled. + * @note This can be selected for USB, RNG, SDMMC + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_ConfigDomain_48M\n + * PLLCFGR PLLM LL_RCC_PLL_ConfigDomain_48M\n + * PLLCFGR PLLN LL_RCC_PLL_ConfigDomain_48M\n + * PLLCFGR PLLQ LL_RCC_PLL_ConfigDomain_48M + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_NONE + * @arg @ref LL_RCC_PLLSOURCE_MSI + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + * @param PLLM This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @arg @ref LL_RCC_PLLM_DIV_9 (*) + * @arg @ref LL_RCC_PLLM_DIV_10 (*) + * @arg @ref LL_RCC_PLLM_DIV_11 (*) + * @arg @ref LL_RCC_PLLM_DIV_12 (*) + * @arg @ref LL_RCC_PLLM_DIV_13 (*) + * @arg @ref LL_RCC_PLLM_DIV_14 (*) + * @arg @ref LL_RCC_PLLM_DIV_15 (*) + * @arg @ref LL_RCC_PLLM_DIV_16 (*) + * + * (*) value not defined in all devices. + * @param PLLN Between 8 and 86 or 127 depending on devices + * @param PLLQ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLQ_DIV_2 + * @arg @ref LL_RCC_PLLQ_DIV_4 + * @arg @ref LL_RCC_PLLQ_DIV_6 + * @arg @ref LL_RCC_PLLQ_DIV_8 + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLQ, + Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLQ); +} + +/** + * @brief Configure PLL clock source + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_SetMainSource + * @param PLLSource This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_NONE + * @arg @ref LL_RCC_PLLSOURCE_MSI + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_SetMainSource(uint32_t PLLSource) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSource); +} + +/** + * @brief Get the oscillator used as PLL clock source. + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_GetMainSource + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_NONE + * @arg @ref LL_RCC_PLLSOURCE_MSI + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + */ +__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC)); +} + +/** + * @brief Get Main PLL multiplication factor for VCO + * @rmtoll PLLCFGR PLLN LL_RCC_PLL_GetN + * @retval Between 8 and 86 or 127 depending on devices + */ +__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos); +} + +#if defined(RCC_PLLP_SUPPORT) +#if defined(RCC_PLLP_DIV_2_31_SUPPORT) +/** + * @brief Get Main PLL division factor for PLLP + * @note Used for PLLSAI3CLK (SAI1 and SAI2 clock) + * @rmtoll PLLCFGR PLLPDIV LL_RCC_PLL_GetP + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_PLLP_DIV_2 + * @arg @ref LL_RCC_PLLP_DIV_3 + * @arg @ref LL_RCC_PLLP_DIV_4 + * @arg @ref LL_RCC_PLLP_DIV_5 + * @arg @ref LL_RCC_PLLP_DIV_6 + * @arg @ref LL_RCC_PLLP_DIV_7 + * @arg @ref LL_RCC_PLLP_DIV_8 + * @arg @ref LL_RCC_PLLP_DIV_9 + * @arg @ref LL_RCC_PLLP_DIV_10 + * @arg @ref LL_RCC_PLLP_DIV_11 + * @arg @ref LL_RCC_PLLP_DIV_12 + * @arg @ref LL_RCC_PLLP_DIV_13 + * @arg @ref LL_RCC_PLLP_DIV_14 + * @arg @ref LL_RCC_PLLP_DIV_15 + * @arg @ref LL_RCC_PLLP_DIV_16 + * @arg @ref LL_RCC_PLLP_DIV_17 + * @arg @ref LL_RCC_PLLP_DIV_18 + * @arg @ref LL_RCC_PLLP_DIV_19 + * @arg @ref LL_RCC_PLLP_DIV_20 + * @arg @ref LL_RCC_PLLP_DIV_21 + * @arg @ref LL_RCC_PLLP_DIV_22 + * @arg @ref LL_RCC_PLLP_DIV_23 + * @arg @ref LL_RCC_PLLP_DIV_24 + * @arg @ref LL_RCC_PLLP_DIV_25 + * @arg @ref LL_RCC_PLLP_DIV_26 + * @arg @ref LL_RCC_PLLP_DIV_27 + * @arg @ref LL_RCC_PLLP_DIV_28 + * @arg @ref LL_RCC_PLLP_DIV_29 + * @arg @ref LL_RCC_PLLP_DIV_30 + * @arg @ref LL_RCC_PLLP_DIV_31 + */ +__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV)); +} +#else +/** + * @brief Get Main PLL division factor for PLLP + * @note Used for PLLSAI3CLK (SAI1 and SAI2 clock) + * @rmtoll PLLCFGR PLLP LL_RCC_PLL_GetP + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_PLLP_DIV_7 + * @arg @ref LL_RCC_PLLP_DIV_17 + */ +__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP)); +} +#endif /* RCC_PLLP_DIV_2_31_SUPPORT */ +#endif /* RCC_PLLP_SUPPORT */ + +/** + * @brief Get Main PLL division factor for PLLQ + * @note Used for PLL48M1CLK selected for USB, RNG, SDMMC (48 MHz clock) + * @rmtoll PLLCFGR PLLQ LL_RCC_PLL_GetQ + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_PLLQ_DIV_2 + * @arg @ref LL_RCC_PLLQ_DIV_4 + * @arg @ref LL_RCC_PLLQ_DIV_6 + * @arg @ref LL_RCC_PLLQ_DIV_8 + */ +__STATIC_INLINE uint32_t LL_RCC_PLL_GetQ(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ)); +} + +/** + * @brief Get Main PLL division factor for PLLR + * @note Used for PLLCLK (system clock) + * @rmtoll PLLCFGR PLLR LL_RCC_PLL_GetR + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_PLLR_DIV_2 + * @arg @ref LL_RCC_PLLR_DIV_4 + * @arg @ref LL_RCC_PLLR_DIV_6 + * @arg @ref LL_RCC_PLLR_DIV_8 + */ +__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR)); +} + +/** + * @brief Get Division factor for the main PLL and other PLL + * @rmtoll PLLCFGR PLLM LL_RCC_PLL_GetDivider + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @arg @ref LL_RCC_PLLM_DIV_9 (*) + * @arg @ref LL_RCC_PLLM_DIV_10 (*) + * @arg @ref LL_RCC_PLLM_DIV_11 (*) + * @arg @ref LL_RCC_PLLM_DIV_12 (*) + * @arg @ref LL_RCC_PLLM_DIV_13 (*) + * @arg @ref LL_RCC_PLLM_DIV_14 (*) + * @arg @ref LL_RCC_PLLM_DIV_15 (*) + * @arg @ref LL_RCC_PLLM_DIV_16 (*) + * + * (*) value not defined in all devices. + */ +__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM)); +} + +#if defined(RCC_PLLP_SUPPORT) +/** + * @brief Enable PLL output mapped on SAI domain clock + * @rmtoll PLLCFGR PLLPEN LL_RCC_PLL_EnableDomain_SAI + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SAI(void) +{ + SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN); +} + +/** + * @brief Disable PLL output mapped on SAI domain clock + * @note Cannot be disabled if the PLL clock is used as the system + * clock + * @note In order to save power, when the PLLCLK of the PLL is + * not used, should be 0 + * @rmtoll PLLCFGR PLLPEN LL_RCC_PLL_DisableDomain_SAI + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_DisableDomain_SAI(void) +{ + CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN); +} +#endif /* RCC_PLLP_SUPPORT */ + +/** + * @brief Enable PLL output mapped on 48MHz domain clock + * @rmtoll PLLCFGR PLLQEN LL_RCC_PLL_EnableDomain_48M + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_EnableDomain_48M(void) +{ + SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN); +} + +/** + * @brief Disable PLL output mapped on 48MHz domain clock + * @note Cannot be disabled if the PLL clock is used as the system + * clock + * @note In order to save power, when the PLLCLK of the PLL is + * not used, should be 0 + * @rmtoll PLLCFGR PLLQEN LL_RCC_PLL_DisableDomain_48M + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_DisableDomain_48M(void) +{ + CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN); +} + +/** + * @brief Enable PLL output mapped on SYSCLK domain + * @rmtoll PLLCFGR PLLREN LL_RCC_PLL_EnableDomain_SYS + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void) +{ + SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN); +} + +/** + * @brief Disable PLL output mapped on SYSCLK domain + * @note Cannot be disabled if the PLL clock is used as the system + * clock + * @note In order to save power, when the PLLCLK of the PLL is + * not used, Main PLL should be 0 + * @rmtoll PLLCFGR PLLREN LL_RCC_PLL_DisableDomain_SYS + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_DisableDomain_SYS(void) +{ + CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN); +} + +/** + * @} + */ + +#if defined(RCC_PLLSAI1_SUPPORT) +/** @defgroup RCC_LL_EF_PLLSAI1 PLLSAI1 + * @{ + */ + +/** + * @brief Enable PLLSAI1 + * @rmtoll CR PLLSAI1ON LL_RCC_PLLSAI1_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI1_Enable(void) +{ + SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON); +} + +/** + * @brief Disable PLLSAI1 + * @rmtoll CR PLLSAI1ON LL_RCC_PLLSAI1_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI1_Disable(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON); +} + +/** + * @brief Check if PLLSAI1 Ready + * @rmtoll CR PLLSAI1RDY LL_RCC_PLLSAI1_IsReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_PLLSAI1_IsReady(void) +{ + return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RCC_CR_PLLSAI1RDY) ? 1UL : 0UL); +} + +#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) +/** + * @brief Configure PLLSAI1 used for 48Mhz domain clock + * @note PLL Source can be written only when PLL, PLLSAI1 and PLLSAI2 (*) are disabled. + * @note PLLSAI1M/PLLSAI1N/PLLSAI1Q can be written only when PLLSAI1 is disabled. + * @note This can be selected for USB, RNG, SDMMC + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLLSAI1_ConfigDomain_48M\n + * PLLSAI1CFGR PLLSAI1M LL_RCC_PLLSAI1_ConfigDomain_48M\n + * PLLSAI1CFGR PLLSAI1N LL_RCC_PLLSAI1_ConfigDomain_48M\n + * PLLSAI1CFGR PLLSAI1Q LL_RCC_PLLSAI1_ConfigDomain_48M + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_NONE + * @arg @ref LL_RCC_PLLSOURCE_MSI + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + * @param PLLM This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI1M_DIV_1 + * @arg @ref LL_RCC_PLLSAI1M_DIV_2 + * @arg @ref LL_RCC_PLLSAI1M_DIV_3 + * @arg @ref LL_RCC_PLLSAI1M_DIV_4 + * @arg @ref LL_RCC_PLLSAI1M_DIV_5 + * @arg @ref LL_RCC_PLLSAI1M_DIV_6 + * @arg @ref LL_RCC_PLLSAI1M_DIV_7 + * @arg @ref LL_RCC_PLLSAI1M_DIV_8 + * @arg @ref LL_RCC_PLLSAI1M_DIV_9 + * @arg @ref LL_RCC_PLLSAI1M_DIV_10 + * @arg @ref LL_RCC_PLLSAI1M_DIV_11 + * @arg @ref LL_RCC_PLLSAI1M_DIV_12 + * @arg @ref LL_RCC_PLLSAI1M_DIV_13 + * @arg @ref LL_RCC_PLLSAI1M_DIV_14 + * @arg @ref LL_RCC_PLLSAI1M_DIV_15 + * @arg @ref LL_RCC_PLLSAI1M_DIV_16 + * @param PLLN Between 8 and 86 or 127 depending on devices + * @param PLLQ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI1Q_DIV_2 + * @arg @ref LL_RCC_PLLSAI1Q_DIV_4 + * @arg @ref LL_RCC_PLLSAI1Q_DIV_6 + * @arg @ref LL_RCC_PLLSAI1Q_DIV_8 + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI1_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, Source); + MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M | RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1Q, + PLLM | (PLLN << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) | PLLQ); +} +#else +/** + * @brief Configure PLLSAI1 used for 48Mhz domain clock + * @note PLL Source and PLLM Divider can be written only when PLL, + * PLLSAI1 and PLLSAI2 (*) are disabled. + * @note PLLSAI1N/PLLSAI1Q can be written only when PLLSAI1 is disabled. + * @note This can be selected for USB, RNG, SDMMC + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLLSAI1_ConfigDomain_48M\n + * PLLCFGR PLLM LL_RCC_PLLSAI1_ConfigDomain_48M\n + * PLLSAI1CFGR PLLSAI1N LL_RCC_PLLSAI1_ConfigDomain_48M\n + * PLLSAI1CFGR PLLSAI1Q LL_RCC_PLLSAI1_ConfigDomain_48M + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_NONE + * @arg @ref LL_RCC_PLLSOURCE_MSI + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + * @param PLLM This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param PLLN Between 8 and 86 or 127 depending on devices + * @param PLLQ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI1Q_DIV_2 + * @arg @ref LL_RCC_PLLSAI1Q_DIV_4 + * @arg @ref LL_RCC_PLLSAI1Q_DIV_6 + * @arg @ref LL_RCC_PLLSAI1Q_DIV_8 + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI1_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, Source | PLLM); + MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1Q, PLLN << RCC_PLLSAI1CFGR_PLLSAI1N_Pos | PLLQ); +} +#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */ + +#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) && defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT) +/** + * @brief Configure PLLSAI1 used for SAI domain clock + * @note PLL Source can be written only when PLL, PLLSAI1 and PLLSAI2 (*) are disabled. + * @note PLLSAI1M/PLLSAI1N/PLLSAI1PDIV can be written only when PLLSAI1 is disabled. + * @note This can be selected for SAI1 or SAI2 + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLLSAI1_ConfigDomain_SAI\n + * PLLSAI1CFGR PLLSAI1M LL_RCC_PLLSAI1_ConfigDomain_SAI\n + * PLLSAI1CFGR PLLSAI1N LL_RCC_PLLSAI1_ConfigDomain_SAI\n + * PLLSAI1CFGR PLLSAI1PDIV LL_RCC_PLLSAI1_ConfigDomain_SAI + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_NONE + * @arg @ref LL_RCC_PLLSOURCE_MSI + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + * @param PLLM This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI1M_DIV_1 + * @arg @ref LL_RCC_PLLSAI1M_DIV_2 + * @arg @ref LL_RCC_PLLSAI1M_DIV_3 + * @arg @ref LL_RCC_PLLSAI1M_DIV_4 + * @arg @ref LL_RCC_PLLSAI1M_DIV_5 + * @arg @ref LL_RCC_PLLSAI1M_DIV_6 + * @arg @ref LL_RCC_PLLSAI1M_DIV_7 + * @arg @ref LL_RCC_PLLSAI1M_DIV_8 + * @arg @ref LL_RCC_PLLSAI1M_DIV_9 + * @arg @ref LL_RCC_PLLSAI1M_DIV_10 + * @arg @ref LL_RCC_PLLSAI1M_DIV_11 + * @arg @ref LL_RCC_PLLSAI1M_DIV_12 + * @arg @ref LL_RCC_PLLSAI1M_DIV_13 + * @arg @ref LL_RCC_PLLSAI1M_DIV_14 + * @arg @ref LL_RCC_PLLSAI1M_DIV_15 + * @arg @ref LL_RCC_PLLSAI1M_DIV_16 + * @param PLLN Between 8 and 86 or 127 depending on devices + * @param PLLP This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI1P_DIV_2 + * @arg @ref LL_RCC_PLLSAI1P_DIV_3 + * @arg @ref LL_RCC_PLLSAI1P_DIV_4 + * @arg @ref LL_RCC_PLLSAI1P_DIV_5 + * @arg @ref LL_RCC_PLLSAI1P_DIV_6 + * @arg @ref LL_RCC_PLLSAI1P_DIV_7 + * @arg @ref LL_RCC_PLLSAI1P_DIV_8 + * @arg @ref LL_RCC_PLLSAI1P_DIV_9 + * @arg @ref LL_RCC_PLLSAI1P_DIV_10 + * @arg @ref LL_RCC_PLLSAI1P_DIV_11 + * @arg @ref LL_RCC_PLLSAI1P_DIV_12 + * @arg @ref LL_RCC_PLLSAI1P_DIV_13 + * @arg @ref LL_RCC_PLLSAI1P_DIV_14 + * @arg @ref LL_RCC_PLLSAI1P_DIV_15 + * @arg @ref LL_RCC_PLLSAI1P_DIV_16 + * @arg @ref LL_RCC_PLLSAI1P_DIV_17 + * @arg @ref LL_RCC_PLLSAI1P_DIV_18 + * @arg @ref LL_RCC_PLLSAI1P_DIV_19 + * @arg @ref LL_RCC_PLLSAI1P_DIV_20 + * @arg @ref LL_RCC_PLLSAI1P_DIV_21 + * @arg @ref LL_RCC_PLLSAI1P_DIV_22 + * @arg @ref LL_RCC_PLLSAI1P_DIV_23 + * @arg @ref LL_RCC_PLLSAI1P_DIV_24 + * @arg @ref LL_RCC_PLLSAI1P_DIV_25 + * @arg @ref LL_RCC_PLLSAI1P_DIV_26 + * @arg @ref LL_RCC_PLLSAI1P_DIV_27 + * @arg @ref LL_RCC_PLLSAI1P_DIV_28 + * @arg @ref LL_RCC_PLLSAI1P_DIV_29 + * @arg @ref LL_RCC_PLLSAI1P_DIV_30 + * @arg @ref LL_RCC_PLLSAI1P_DIV_31 + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI1_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, Source); + MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M | RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV, + PLLM | (PLLN << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) | PLLP); +} +#elif defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT) +/** + * @brief Configure PLLSAI1 used for SAI domain clock + * @note PLL Source and PLLM Divider can be written only when PLL, + * PLLSAI1 and PLLSAI2 (*) are disabled. + * @note PLLSAI1N/PLLSAI1PDIV can be written only when PLLSAI1 is disabled. + * @note This can be selected for SAI1 or SAI2 (*) + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLLSAI1_ConfigDomain_SAI\n + * PLLCFGR PLLM LL_RCC_PLLSAI1_ConfigDomain_SAI\n + * PLLSAI1CFGR PLLSAI1N LL_RCC_PLLSAI1_ConfigDomain_SAI\n + * PLLSAI1CFGR PLLSAI1PDIV LL_RCC_PLLSAI1_ConfigDomain_SAI + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_NONE + * @arg @ref LL_RCC_PLLSOURCE_MSI + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + * @param PLLM This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param PLLN Between 8 and 86 or 127 depending on devices + * @param PLLP This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI1P_DIV_2 + * @arg @ref LL_RCC_PLLSAI1P_DIV_3 + * @arg @ref LL_RCC_PLLSAI1P_DIV_4 + * @arg @ref LL_RCC_PLLSAI1P_DIV_5 + * @arg @ref LL_RCC_PLLSAI1P_DIV_6 + * @arg @ref LL_RCC_PLLSAI1P_DIV_7 + * @arg @ref LL_RCC_PLLSAI1P_DIV_8 + * @arg @ref LL_RCC_PLLSAI1P_DIV_9 + * @arg @ref LL_RCC_PLLSAI1P_DIV_10 + * @arg @ref LL_RCC_PLLSAI1P_DIV_11 + * @arg @ref LL_RCC_PLLSAI1P_DIV_12 + * @arg @ref LL_RCC_PLLSAI1P_DIV_13 + * @arg @ref LL_RCC_PLLSAI1P_DIV_14 + * @arg @ref LL_RCC_PLLSAI1P_DIV_15 + * @arg @ref LL_RCC_PLLSAI1P_DIV_16 + * @arg @ref LL_RCC_PLLSAI1P_DIV_17 + * @arg @ref LL_RCC_PLLSAI1P_DIV_18 + * @arg @ref LL_RCC_PLLSAI1P_DIV_19 + * @arg @ref LL_RCC_PLLSAI1P_DIV_20 + * @arg @ref LL_RCC_PLLSAI1P_DIV_21 + * @arg @ref LL_RCC_PLLSAI1P_DIV_22 + * @arg @ref LL_RCC_PLLSAI1P_DIV_23 + * @arg @ref LL_RCC_PLLSAI1P_DIV_24 + * @arg @ref LL_RCC_PLLSAI1P_DIV_25 + * @arg @ref LL_RCC_PLLSAI1P_DIV_26 + * @arg @ref LL_RCC_PLLSAI1P_DIV_27 + * @arg @ref LL_RCC_PLLSAI1P_DIV_28 + * @arg @ref LL_RCC_PLLSAI1P_DIV_29 + * @arg @ref LL_RCC_PLLSAI1P_DIV_30 + * @arg @ref LL_RCC_PLLSAI1P_DIV_31 + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI1_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, Source | PLLM); + MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV, + PLLN << RCC_PLLSAI1CFGR_PLLSAI1N_Pos | PLLP); +} +#else +/** + * @brief Configure PLLSAI1 used for SAI domain clock + * @note PLL Source and PLLM Divider can be written only when PLL, + * PLLSAI1 and PLLSAI2 (*) are disabled. + * @note PLLSAI1N/PLLSAI1P can be written only when PLLSAI1 is disabled. + * @note This can be selected for SAI1 or SAI2 (*) + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLLSAI1_ConfigDomain_SAI\n + * PLLCFGR PLLM LL_RCC_PLLSAI1_ConfigDomain_SAI\n + * PLLSAI1CFGR PLLSAI1N LL_RCC_PLLSAI1_ConfigDomain_SAI\n + * PLLSAI1CFGR PLLSAI1P LL_RCC_PLLSAI1_ConfigDomain_SAI + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_NONE + * @arg @ref LL_RCC_PLLSOURCE_MSI + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + * @param PLLM This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param PLLN Between 8 and 86 + * @param PLLP This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI1P_DIV_7 + * @arg @ref LL_RCC_PLLSAI1P_DIV_17 + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI1_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, Source | PLLM); + MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1P, PLLN << RCC_PLLSAI1CFGR_PLLSAI1N_Pos | PLLP); +} +#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT && RCC_PLLSAI1P_DIV_2_31_SUPPORT */ + +#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) +/** + * @brief Configure PLLSAI1 used for ADC domain clock + * @note PLL Source can be written only when PLL, PLLSAI1 and PLLSAI2 (*) are disabled. + * @note PLLSAI1M/PLLSAI1N/PLLSAI1R can be written only when PLLSAI1 is disabled. + * @note This can be selected for ADC + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLLSAI1_ConfigDomain_ADC\n + * PLLSAI1CFGR PLLSAI1M LL_RCC_PLLSAI1_ConfigDomain_ADC\n + * PLLSAI1CFGR PLLSAI1N LL_RCC_PLLSAI1_ConfigDomain_ADC\n + * PLLSAI1CFGR PLLSAI1R LL_RCC_PLLSAI1_ConfigDomain_ADC + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_NONE + * @arg @ref LL_RCC_PLLSOURCE_MSI + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + * @param PLLM This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI1M_DIV_1 + * @arg @ref LL_RCC_PLLSAI1M_DIV_2 + * @arg @ref LL_RCC_PLLSAI1M_DIV_3 + * @arg @ref LL_RCC_PLLSAI1M_DIV_4 + * @arg @ref LL_RCC_PLLSAI1M_DIV_5 + * @arg @ref LL_RCC_PLLSAI1M_DIV_6 + * @arg @ref LL_RCC_PLLSAI1M_DIV_7 + * @arg @ref LL_RCC_PLLSAI1M_DIV_8 + * @arg @ref LL_RCC_PLLSAI1M_DIV_9 + * @arg @ref LL_RCC_PLLSAI1M_DIV_10 + * @arg @ref LL_RCC_PLLSAI1M_DIV_11 + * @arg @ref LL_RCC_PLLSAI1M_DIV_12 + * @arg @ref LL_RCC_PLLSAI1M_DIV_13 + * @arg @ref LL_RCC_PLLSAI1M_DIV_14 + * @arg @ref LL_RCC_PLLSAI1M_DIV_15 + * @arg @ref LL_RCC_PLLSAI1M_DIV_16 + * @param PLLN Between 8 and 86 or 127 depending on devices + * @param PLLR This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI1R_DIV_2 + * @arg @ref LL_RCC_PLLSAI1R_DIV_4 + * @arg @ref LL_RCC_PLLSAI1R_DIV_6 + * @arg @ref LL_RCC_PLLSAI1R_DIV_8 + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI1_ConfigDomain_ADC(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, Source); + MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M | RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1R, + PLLM | (PLLN << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) | PLLR); +} +#else +/** + * @brief Configure PLLSAI1 used for ADC domain clock + * @note PLL Source and PLLM Divider can be written only when PLL, + * PLLSAI1 and PLLSAI2 (*) are disabled. + * @note PLLN/PLLR can be written only when PLLSAI1 is disabled. + * @note This can be selected for ADC + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLLSAI1_ConfigDomain_ADC\n + * PLLCFGR PLLM LL_RCC_PLLSAI1_ConfigDomain_ADC\n + * PLLSAI1CFGR PLLSAI1N LL_RCC_PLLSAI1_ConfigDomain_ADC\n + * PLLSAI1CFGR PLLSAI1R LL_RCC_PLLSAI1_ConfigDomain_ADC + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_NONE + * @arg @ref LL_RCC_PLLSOURCE_MSI + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + * @param PLLM This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param PLLN Between 8 and 86 or 127 depending on devices + * @param PLLR This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI1R_DIV_2 + * @arg @ref LL_RCC_PLLSAI1R_DIV_4 + * @arg @ref LL_RCC_PLLSAI1R_DIV_6 + * @arg @ref LL_RCC_PLLSAI1R_DIV_8 + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI1_ConfigDomain_ADC(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, Source | PLLM); + MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1R, PLLN << RCC_PLLSAI1CFGR_PLLSAI1N_Pos | PLLR); +} +#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */ + +/** + * @brief Get SAI1PLL multiplication factor for VCO + * @rmtoll PLLSAI1CFGR PLLSAI1N LL_RCC_PLLSAI1_GetN + * @retval Between 8 and 86 or 127 depending on devices + */ +__STATIC_INLINE uint32_t LL_RCC_PLLSAI1_GetN(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos); +} + +#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT) +/** + * @brief Get SAI1PLL division factor for PLLSAI1P + * @note Used for PLLSAI1CLK (SAI1 or SAI2 (*) clock). + * @rmtoll PLLSAI1CFGR PLLSAI1PDIV LL_RCC_PLLSAI1_GetP + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_PLLSAI1P_DIV_2 + * @arg @ref LL_RCC_PLLSAI1P_DIV_3 + * @arg @ref LL_RCC_PLLSAI1P_DIV_4 + * @arg @ref LL_RCC_PLLSAI1P_DIV_5 + * @arg @ref LL_RCC_PLLSAI1P_DIV_6 + * @arg @ref LL_RCC_PLLSAI1P_DIV_7 + * @arg @ref LL_RCC_PLLSAI1P_DIV_8 + * @arg @ref LL_RCC_PLLSAI1P_DIV_9 + * @arg @ref LL_RCC_PLLSAI1P_DIV_10 + * @arg @ref LL_RCC_PLLSAI1P_DIV_11 + * @arg @ref LL_RCC_PLLSAI1P_DIV_12 + * @arg @ref LL_RCC_PLLSAI1P_DIV_13 + * @arg @ref LL_RCC_PLLSAI1P_DIV_14 + * @arg @ref LL_RCC_PLLSAI1P_DIV_15 + * @arg @ref LL_RCC_PLLSAI1P_DIV_16 + * @arg @ref LL_RCC_PLLSAI1P_DIV_17 + * @arg @ref LL_RCC_PLLSAI1P_DIV_18 + * @arg @ref LL_RCC_PLLSAI1P_DIV_19 + * @arg @ref LL_RCC_PLLSAI1P_DIV_20 + * @arg @ref LL_RCC_PLLSAI1P_DIV_21 + * @arg @ref LL_RCC_PLLSAI1P_DIV_22 + * @arg @ref LL_RCC_PLLSAI1P_DIV_23 + * @arg @ref LL_RCC_PLLSAI1P_DIV_24 + * @arg @ref LL_RCC_PLLSAI1P_DIV_25 + * @arg @ref LL_RCC_PLLSAI1P_DIV_26 + * @arg @ref LL_RCC_PLLSAI1P_DIV_27 + * @arg @ref LL_RCC_PLLSAI1P_DIV_28 + * @arg @ref LL_RCC_PLLSAI1P_DIV_29 + * @arg @ref LL_RCC_PLLSAI1P_DIV_30 + * @arg @ref LL_RCC_PLLSAI1P_DIV_31 + */ +__STATIC_INLINE uint32_t LL_RCC_PLLSAI1_GetP(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV)); +} +#else +/** + * @brief Get SAI1PLL division factor for PLLSAI1P + * @note Used for PLLSAI1CLK (SAI1 or SAI2 (*) clock). + * @rmtoll PLLSAI1CFGR PLLSAI1P LL_RCC_PLLSAI1_GetP + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_PLLSAI1P_DIV_7 + * @arg @ref LL_RCC_PLLSAI1P_DIV_17 + */ +__STATIC_INLINE uint32_t LL_RCC_PLLSAI1_GetP(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P)); +} +#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */ + +/** + * @brief Get SAI1PLL division factor for PLLSAI1Q + * @note Used PLL48M2CLK selected for USB, RNG, SDMMC (48 MHz clock) + * @rmtoll PLLSAI1CFGR PLLSAI1Q LL_RCC_PLLSAI1_GetQ + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_PLLSAI1Q_DIV_2 + * @arg @ref LL_RCC_PLLSAI1Q_DIV_4 + * @arg @ref LL_RCC_PLLSAI1Q_DIV_6 + * @arg @ref LL_RCC_PLLSAI1Q_DIV_8 + */ +__STATIC_INLINE uint32_t LL_RCC_PLLSAI1_GetQ(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q)); +} + +/** + * @brief Get PLLSAI1 division factor for PLLSAIR + * @note Used for PLLADC1CLK (ADC clock) + * @rmtoll PLLSAI1CFGR PLLSAI1R LL_RCC_PLLSAI1_GetR + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_PLLSAI1R_DIV_2 + * @arg @ref LL_RCC_PLLSAI1R_DIV_4 + * @arg @ref LL_RCC_PLLSAI1R_DIV_6 + * @arg @ref LL_RCC_PLLSAI1R_DIV_8 + */ +__STATIC_INLINE uint32_t LL_RCC_PLLSAI1_GetR(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R)); +} + +#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) +/** + * @brief Get Division factor for the PLLSAI1 + * @rmtoll PLLSAI1CFGR PLLSAI1M LL_RCC_PLLSAI1_GetDivider + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_PLLSAI1M_DIV_1 + * @arg @ref LL_RCC_PLLSAI1M_DIV_2 + * @arg @ref LL_RCC_PLLSAI1M_DIV_3 + * @arg @ref LL_RCC_PLLSAI1M_DIV_4 + * @arg @ref LL_RCC_PLLSAI1M_DIV_5 + * @arg @ref LL_RCC_PLLSAI1M_DIV_6 + * @arg @ref LL_RCC_PLLSAI1M_DIV_7 + * @arg @ref LL_RCC_PLLSAI1M_DIV_8 + * @arg @ref LL_RCC_PLLSAI1M_DIV_9 + * @arg @ref LL_RCC_PLLSAI1M_DIV_10 + * @arg @ref LL_RCC_PLLSAI1M_DIV_11 + * @arg @ref LL_RCC_PLLSAI1M_DIV_12 + * @arg @ref LL_RCC_PLLSAI1M_DIV_13 + * @arg @ref LL_RCC_PLLSAI1M_DIV_14 + * @arg @ref LL_RCC_PLLSAI1M_DIV_15 + * @arg @ref LL_RCC_PLLSAI1M_DIV_16 + */ +__STATIC_INLINE uint32_t LL_RCC_PLLSAI1_GetDivider(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M)); +} +#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */ + +/** + * @brief Enable PLLSAI1 output mapped on SAI domain clock + * @rmtoll PLLSAI1CFGR PLLSAI1PEN LL_RCC_PLLSAI1_EnableDomain_SAI + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI1_EnableDomain_SAI(void) +{ + SET_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PEN); +} + +/** + * @brief Disable PLLSAI1 output mapped on SAI domain clock + * @note In order to save power, when of the PLLSAI1 is + * not used, should be 0 + * @rmtoll PLLSAI1CFGR PLLSAI1PEN LL_RCC_PLLSAI1_DisableDomain_SAI + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI1_DisableDomain_SAI(void) +{ + CLEAR_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PEN); +} + +/** + * @brief Enable PLLSAI1 output mapped on 48MHz domain clock + * @rmtoll PLLSAI1CFGR PLLSAI1QEN LL_RCC_PLLSAI1_EnableDomain_48M + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI1_EnableDomain_48M(void) +{ + SET_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN); +} + +/** + * @brief Disable PLLSAI1 output mapped on 48MHz domain clock + * @note In order to save power, when of the PLLSAI1 is + * not used, should be 0 + * @rmtoll PLLSAI1CFGR PLLSAI1QEN LL_RCC_PLLSAI1_DisableDomain_48M + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI1_DisableDomain_48M(void) +{ + CLEAR_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN); +} + +/** + * @brief Enable PLLSAI1 output mapped on ADC domain clock + * @rmtoll PLLSAI1CFGR PLLSAI1REN LL_RCC_PLLSAI1_EnableDomain_ADC + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI1_EnableDomain_ADC(void) +{ + SET_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1REN); +} + +/** + * @brief Disable PLLSAI1 output mapped on ADC domain clock + * @note In order to save power, when of the PLLSAI1 is + * not used, Main PLLSAI1 should be 0 + * @rmtoll PLLSAI1CFGR PLLSAI1REN LL_RCC_PLLSAI1_DisableDomain_ADC + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI1_DisableDomain_ADC(void) +{ + CLEAR_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1REN); +} + +/** + * @} + */ +#endif /* RCC_PLLSAI1_SUPPORT */ + +#if defined(RCC_PLLSAI2_SUPPORT) +/** @defgroup RCC_LL_EF_PLLSAI2 PLLSAI2 + * @{ + */ + +/** + * @brief Enable PLLSAI2 + * @rmtoll CR PLLSAI2ON LL_RCC_PLLSAI2_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI2_Enable(void) +{ + SET_BIT(RCC->CR, RCC_CR_PLLSAI2ON); +} + +/** + * @brief Disable PLLSAI2 + * @rmtoll CR PLLSAI2ON LL_RCC_PLLSAI2_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI2_Disable(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI2ON); +} + +/** + * @brief Check if PLLSAI2 Ready + * @rmtoll CR PLLSAI2RDY LL_RCC_PLLSAI2_IsReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_PLLSAI2_IsReady(void) +{ + return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RCC_CR_PLLSAI2RDY) ? 1UL : 0UL); +} + +#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT) && defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT) +/** + * @brief Configure PLLSAI2 used for SAI domain clock + * @note PLL Source can be written only when PLL, PLLSAI1 and PLLSAI2 (*) are disabled. + * @note PLLSAI2M/PLLSAI2N/PLLSAI2PDIV can be written only when PLLSAI2 is disabled. + * @note This can be selected for SAI1 or SAI2 + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLLSAI2_ConfigDomain_SAI\n + * PLLSAI2CFGR PLLSAI2M LL_RCC_PLLSAI2_ConfigDomain_SAI\n + * PLLSAI2CFGR PLLSAI2N LL_RCC_PLLSAI2_ConfigDomain_SAI\n + * PLLSAI2CFGR PLLSAI2PDIV LL_RCC_PLLSAI2_ConfigDomain_SAI + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_NONE + * @arg @ref LL_RCC_PLLSOURCE_MSI + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + * @param PLLM This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI2M_DIV_1 + * @arg @ref LL_RCC_PLLSAI2M_DIV_2 + * @arg @ref LL_RCC_PLLSAI2M_DIV_3 + * @arg @ref LL_RCC_PLLSAI2M_DIV_4 + * @arg @ref LL_RCC_PLLSAI2M_DIV_5 + * @arg @ref LL_RCC_PLLSAI2M_DIV_6 + * @arg @ref LL_RCC_PLLSAI2M_DIV_7 + * @arg @ref LL_RCC_PLLSAI2M_DIV_8 + * @arg @ref LL_RCC_PLLSAI2M_DIV_9 + * @arg @ref LL_RCC_PLLSAI2M_DIV_10 + * @arg @ref LL_RCC_PLLSAI2M_DIV_11 + * @arg @ref LL_RCC_PLLSAI2M_DIV_12 + * @arg @ref LL_RCC_PLLSAI2M_DIV_13 + * @arg @ref LL_RCC_PLLSAI2M_DIV_14 + * @arg @ref LL_RCC_PLLSAI2M_DIV_15 + * @arg @ref LL_RCC_PLLSAI2M_DIV_16 + * @param PLLN Between 8 and 86 or 127 depending on devices + * @param PLLP This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI2P_DIV_2 + * @arg @ref LL_RCC_PLLSAI2P_DIV_3 + * @arg @ref LL_RCC_PLLSAI2P_DIV_4 + * @arg @ref LL_RCC_PLLSAI2P_DIV_5 + * @arg @ref LL_RCC_PLLSAI2P_DIV_6 + * @arg @ref LL_RCC_PLLSAI2P_DIV_7 + * @arg @ref LL_RCC_PLLSAI2P_DIV_8 + * @arg @ref LL_RCC_PLLSAI2P_DIV_9 + * @arg @ref LL_RCC_PLLSAI2P_DIV_10 + * @arg @ref LL_RCC_PLLSAI2P_DIV_11 + * @arg @ref LL_RCC_PLLSAI2P_DIV_12 + * @arg @ref LL_RCC_PLLSAI2P_DIV_13 + * @arg @ref LL_RCC_PLLSAI2P_DIV_14 + * @arg @ref LL_RCC_PLLSAI2P_DIV_15 + * @arg @ref LL_RCC_PLLSAI2P_DIV_16 + * @arg @ref LL_RCC_PLLSAI2P_DIV_17 + * @arg @ref LL_RCC_PLLSAI2P_DIV_18 + * @arg @ref LL_RCC_PLLSAI2P_DIV_19 + * @arg @ref LL_RCC_PLLSAI2P_DIV_20 + * @arg @ref LL_RCC_PLLSAI2P_DIV_21 + * @arg @ref LL_RCC_PLLSAI2P_DIV_22 + * @arg @ref LL_RCC_PLLSAI2P_DIV_23 + * @arg @ref LL_RCC_PLLSAI2P_DIV_24 + * @arg @ref LL_RCC_PLLSAI2P_DIV_25 + * @arg @ref LL_RCC_PLLSAI2P_DIV_26 + * @arg @ref LL_RCC_PLLSAI2P_DIV_27 + * @arg @ref LL_RCC_PLLSAI2P_DIV_28 + * @arg @ref LL_RCC_PLLSAI2P_DIV_29 + * @arg @ref LL_RCC_PLLSAI2P_DIV_30 + * @arg @ref LL_RCC_PLLSAI2P_DIV_31 + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI2_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, Source); + MODIFY_REG(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M | RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV, + PLLM | (PLLN << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) | PLLP); +} +#elif defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT) +/** + * @brief Configure PLLSAI2 used for SAI domain clock + * @note PLL Source and PLLM Divider can be written only when PLL, + * PLLSAI1 and PLLSAI2 are disabled. + * @note PLLSAI2N/PLLSAI2PDIV can be written only when PLLSAI2 is disabled. + * @note This can be selected for SAI1 or SAI2 + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLLSAI2_ConfigDomain_SAI\n + * PLLCFGR PLLM LL_RCC_PLLSAI2_ConfigDomain_SAI\n + * PLLSAI2CFGR PLLSAI2N LL_RCC_PLLSAI2_ConfigDomain_SAI\n + * PLLSAI2CFGR PLLSAI2PDIV LL_RCC_PLLSAI2_ConfigDomain_SAI + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_NONE + * @arg @ref LL_RCC_PLLSOURCE_MSI + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + * @param PLLM This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param PLLN Between 8 and 86 or 127 depending on devices + * @param PLLP This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI2P_DIV_2 + * @arg @ref LL_RCC_PLLSAI2P_DIV_3 + * @arg @ref LL_RCC_PLLSAI2P_DIV_4 + * @arg @ref LL_RCC_PLLSAI2P_DIV_5 + * @arg @ref LL_RCC_PLLSAI2P_DIV_6 + * @arg @ref LL_RCC_PLLSAI2P_DIV_7 + * @arg @ref LL_RCC_PLLSAI2P_DIV_8 + * @arg @ref LL_RCC_PLLSAI2P_DIV_9 + * @arg @ref LL_RCC_PLLSAI2P_DIV_10 + * @arg @ref LL_RCC_PLLSAI2P_DIV_11 + * @arg @ref LL_RCC_PLLSAI2P_DIV_12 + * @arg @ref LL_RCC_PLLSAI2P_DIV_13 + * @arg @ref LL_RCC_PLLSAI2P_DIV_14 + * @arg @ref LL_RCC_PLLSAI2P_DIV_15 + * @arg @ref LL_RCC_PLLSAI2P_DIV_16 + * @arg @ref LL_RCC_PLLSAI2P_DIV_17 + * @arg @ref LL_RCC_PLLSAI2P_DIV_18 + * @arg @ref LL_RCC_PLLSAI2P_DIV_19 + * @arg @ref LL_RCC_PLLSAI2P_DIV_20 + * @arg @ref LL_RCC_PLLSAI2P_DIV_21 + * @arg @ref LL_RCC_PLLSAI2P_DIV_22 + * @arg @ref LL_RCC_PLLSAI2P_DIV_23 + * @arg @ref LL_RCC_PLLSAI2P_DIV_24 + * @arg @ref LL_RCC_PLLSAI2P_DIV_25 + * @arg @ref LL_RCC_PLLSAI2P_DIV_26 + * @arg @ref LL_RCC_PLLSAI2P_DIV_27 + * @arg @ref LL_RCC_PLLSAI2P_DIV_28 + * @arg @ref LL_RCC_PLLSAI2P_DIV_29 + * @arg @ref LL_RCC_PLLSAI2P_DIV_30 + * @arg @ref LL_RCC_PLLSAI2P_DIV_31 + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI2_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, Source | PLLM); + MODIFY_REG(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV, PLLN << RCC_PLLSAI2CFGR_PLLSAI2N_Pos | PLLP); +} +#else +/** + * @brief Configure PLLSAI2 used for SAI domain clock + * @note PLL Source and PLLM Divider can be written only when PLL, + * PLLSAI2 and PLLSAI2 are disabled. + * @note PLLSAI2N/PLLSAI2P can be written only when PLLSAI2 is disabled. + * @note This can be selected for SAI1 or SAI2 + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLLSAI2_ConfigDomain_SAI\n + * PLLCFGR PLLM LL_RCC_PLLSAI2_ConfigDomain_SAI\n + * PLLSAI2CFGR PLLSAI2N LL_RCC_PLLSAI2_ConfigDomain_SAI\n + * PLLSAI2CFGR PLLSAI2P LL_RCC_PLLSAI2_ConfigDomain_SAI + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_NONE + * @arg @ref LL_RCC_PLLSOURCE_MSI + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + * @param PLLM This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param PLLN Between 8 and 86 + * @param PLLP This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI2P_DIV_7 + * @arg @ref LL_RCC_PLLSAI2P_DIV_17 + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI2_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, Source | PLLM); + MODIFY_REG(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2P, PLLN << RCC_PLLSAI2CFGR_PLLSAI2N_Pos | PLLP); +} +#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT && RCC_PLLSAI2P_DIV_2_31_SUPPORT */ + +#if defined(DSI) +/** + * @brief Configure PLLSAI2 used for DSI domain clock + * @note PLL Source can be written only when PLL, PLLSAI1 and PLLSAI2 (*) are disabled. + * @note PLLSAI2M/PLLSAI2N/PLLSAI2Q can be written only when PLLSAI2 is disabled. + * @note This can be selected for DSI + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLLSAI2_ConfigDomain_DSI\n + * PLLSAI2CFGR PLLSAI2M LL_RCC_PLLSAI2_ConfigDomain_DSI\n + * PLLSAI2CFGR PLLSAI2N LL_RCC_PLLSAI2_ConfigDomain_DSI\n + * PLLSAI2CFGR PLLSAI2Q LL_RCC_PLLSAI2_ConfigDomain_DSI + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_NONE + * @arg @ref LL_RCC_PLLSOURCE_MSI + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + * @param PLLM This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI2M_DIV_1 + * @arg @ref LL_RCC_PLLSAI2M_DIV_2 + * @arg @ref LL_RCC_PLLSAI2M_DIV_3 + * @arg @ref LL_RCC_PLLSAI2M_DIV_4 + * @arg @ref LL_RCC_PLLSAI2M_DIV_5 + * @arg @ref LL_RCC_PLLSAI2M_DIV_6 + * @arg @ref LL_RCC_PLLSAI2M_DIV_7 + * @arg @ref LL_RCC_PLLSAI2M_DIV_8 + * @arg @ref LL_RCC_PLLSAI2M_DIV_9 + * @arg @ref LL_RCC_PLLSAI2M_DIV_10 + * @arg @ref LL_RCC_PLLSAI2M_DIV_11 + * @arg @ref LL_RCC_PLLSAI2M_DIV_12 + * @arg @ref LL_RCC_PLLSAI2M_DIV_13 + * @arg @ref LL_RCC_PLLSAI2M_DIV_14 + * @arg @ref LL_RCC_PLLSAI2M_DIV_15 + * @arg @ref LL_RCC_PLLSAI2M_DIV_16 + * @param PLLN Between 8 and 127 + * @param PLLQ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI2Q_DIV_2 + * @arg @ref LL_RCC_PLLSAI2Q_DIV_4 + * @arg @ref LL_RCC_PLLSAI2Q_DIV_6 + * @arg @ref LL_RCC_PLLSAI2Q_DIV_8 + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI2_ConfigDomain_DSI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, Source); + MODIFY_REG(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M | RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2Q, + (PLLN << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) | PLLQ | PLLM); +} +#endif /* DSI */ + +#if defined(LTDC) +/** + * @brief Configure PLLSAI2 used for LTDC domain clock + * @note PLL Source can be written only when PLL, PLLSAI1 and PLLSAI2 (*) are disabled. + * @note PLLSAI2M/PLLSAI2N/PLLSAI2R can be written only when PLLSAI2 is disabled. + * @note This can be selected for LTDC + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLLSAI2_ConfigDomain_LTDC\n + * PLLSAI2CFGR PLLSAI2M LL_RCC_PLLSAI2_ConfigDomain_LTDC\n + * PLLSAI2CFGR PLLSAI2N LL_RCC_PLLSAI2_ConfigDomain_LTDC\n + * PLLSAI2CFGR PLLSAI2R LL_RCC_PLLSAI2_ConfigDomain_LTDC\n + * CCIPR2 PLLSAI2DIVR LL_RCC_PLLSAI2_ConfigDomain_LTDC + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_NONE + * @arg @ref LL_RCC_PLLSOURCE_MSI + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + * @param PLLM This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI2M_DIV_1 + * @arg @ref LL_RCC_PLLSAI2M_DIV_2 + * @arg @ref LL_RCC_PLLSAI2M_DIV_3 + * @arg @ref LL_RCC_PLLSAI2M_DIV_4 + * @arg @ref LL_RCC_PLLSAI2M_DIV_5 + * @arg @ref LL_RCC_PLLSAI2M_DIV_6 + * @arg @ref LL_RCC_PLLSAI2M_DIV_7 + * @arg @ref LL_RCC_PLLSAI2M_DIV_8 + * @arg @ref LL_RCC_PLLSAI2M_DIV_9 + * @arg @ref LL_RCC_PLLSAI2M_DIV_10 + * @arg @ref LL_RCC_PLLSAI2M_DIV_11 + * @arg @ref LL_RCC_PLLSAI2M_DIV_12 + * @arg @ref LL_RCC_PLLSAI2M_DIV_13 + * @arg @ref LL_RCC_PLLSAI2M_DIV_14 + * @arg @ref LL_RCC_PLLSAI2M_DIV_15 + * @arg @ref LL_RCC_PLLSAI2M_DIV_16 + * @param PLLN Between 8 and 127 + * @param PLLR This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI2R_DIV_2 + * @arg @ref LL_RCC_PLLSAI2R_DIV_4 + * @arg @ref LL_RCC_PLLSAI2R_DIV_6 + * @arg @ref LL_RCC_PLLSAI2R_DIV_8 + * @param PLLDIVR This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI2DIVR_DIV_2 + * @arg @ref LL_RCC_PLLSAI2DIVR_DIV_4 + * @arg @ref LL_RCC_PLLSAI2DIVR_DIV_8 + * @arg @ref LL_RCC_PLLSAI2DIVR_DIV_16 + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI2_ConfigDomain_LTDC(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR, uint32_t PLLDIVR) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, Source); + MODIFY_REG(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M | RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2R, + (PLLN << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) | PLLR | PLLM); + MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_PLLSAI2DIVR, PLLDIVR); +} +#else +/** + * @brief Configure PLLSAI2 used for ADC domain clock + * @note PLL Source and PLLM Divider can be written only when PLL, + * PLLSAI2 and PLLSAI2 are disabled. + * @note PLLSAI2N/PLLSAI2R can be written only when PLLSAI2 is disabled. + * @note This can be selected for ADC + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLLSAI2_ConfigDomain_ADC\n + * PLLCFGR PLLM LL_RCC_PLLSAI2_ConfigDomain_ADC\n + * PLLSAI2CFGR PLLSAI2N LL_RCC_PLLSAI2_ConfigDomain_ADC\n + * PLLSAI2CFGR PLLSAI2R LL_RCC_PLLSAI2_ConfigDomain_ADC + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_NONE + * @arg @ref LL_RCC_PLLSOURCE_MSI + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + * @param PLLM This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param PLLN Between 8 and 86 + * @param PLLR This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI2R_DIV_2 + * @arg @ref LL_RCC_PLLSAI2R_DIV_4 + * @arg @ref LL_RCC_PLLSAI2R_DIV_6 + * @arg @ref LL_RCC_PLLSAI2R_DIV_8 + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI2_ConfigDomain_ADC(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, Source | PLLM); + MODIFY_REG(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2R, PLLN << RCC_PLLSAI2CFGR_PLLSAI2N_Pos | PLLR); +} +#endif /* LTDC */ + +/** + * @brief Get SAI2PLL multiplication factor for VCO + * @rmtoll PLLSAI2CFGR PLLSAI2N LL_RCC_PLLSAI2_GetN + * @retval Between 8 and 86 or 127 depending on devices + */ +__STATIC_INLINE uint32_t LL_RCC_PLLSAI2_GetN(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos); +} + +#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT) +/** + * @brief Get SAI2PLL division factor for PLLSAI2P + * @note Used for PLLSAI2CLK (SAI1 or SAI2 clock). + * @rmtoll PLLSAI2CFGR PLLSAI2PDIV LL_RCC_PLLSAI2_GetP + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_PLLSAI2P_DIV_2 + * @arg @ref LL_RCC_PLLSAI2P_DIV_3 + * @arg @ref LL_RCC_PLLSAI2P_DIV_4 + * @arg @ref LL_RCC_PLLSAI2P_DIV_5 + * @arg @ref LL_RCC_PLLSAI2P_DIV_6 + * @arg @ref LL_RCC_PLLSAI2P_DIV_7 + * @arg @ref LL_RCC_PLLSAI2P_DIV_8 + * @arg @ref LL_RCC_PLLSAI2P_DIV_9 + * @arg @ref LL_RCC_PLLSAI2P_DIV_10 + * @arg @ref LL_RCC_PLLSAI2P_DIV_11 + * @arg @ref LL_RCC_PLLSAI2P_DIV_12 + * @arg @ref LL_RCC_PLLSAI2P_DIV_13 + * @arg @ref LL_RCC_PLLSAI2P_DIV_14 + * @arg @ref LL_RCC_PLLSAI2P_DIV_15 + * @arg @ref LL_RCC_PLLSAI2P_DIV_16 + * @arg @ref LL_RCC_PLLSAI2P_DIV_17 + * @arg @ref LL_RCC_PLLSAI2P_DIV_18 + * @arg @ref LL_RCC_PLLSAI2P_DIV_19 + * @arg @ref LL_RCC_PLLSAI2P_DIV_20 + * @arg @ref LL_RCC_PLLSAI2P_DIV_21 + * @arg @ref LL_RCC_PLLSAI2P_DIV_22 + * @arg @ref LL_RCC_PLLSAI2P_DIV_23 + * @arg @ref LL_RCC_PLLSAI2P_DIV_24 + * @arg @ref LL_RCC_PLLSAI2P_DIV_25 + * @arg @ref LL_RCC_PLLSAI2P_DIV_26 + * @arg @ref LL_RCC_PLLSAI2P_DIV_27 + * @arg @ref LL_RCC_PLLSAI2P_DIV_28 + * @arg @ref LL_RCC_PLLSAI2P_DIV_29 + * @arg @ref LL_RCC_PLLSAI2P_DIV_30 + * @arg @ref LL_RCC_PLLSAI2P_DIV_31 + */ +__STATIC_INLINE uint32_t LL_RCC_PLLSAI2_GetP(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV)); +} +#else +/** + * @brief Get SAI2PLL division factor for PLLSAI2P + * @note Used for PLLSAI2CLK (SAI1 or SAI2 clock). + * @rmtoll PLLSAI2CFGR PLLSAI2P LL_RCC_PLLSAI2_GetP + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_PLLSAI2P_DIV_7 + * @arg @ref LL_RCC_PLLSAI2P_DIV_17 + */ +__STATIC_INLINE uint32_t LL_RCC_PLLSAI2_GetP(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P)); +} +#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */ + +#if defined(RCC_PLLSAI2Q_DIV_SUPPORT) +/** + * @brief Get division factor for PLLSAI2Q + * @note Used for PLLDSICLK (DSI clock) + * @rmtoll PLLSAI2CFGR PLLSAI2Q LL_RCC_PLLSAI2_GetQ + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_PLLSAI2Q_DIV_2 + * @arg @ref LL_RCC_PLLSAI2Q_DIV_4 + * @arg @ref LL_RCC_PLLSAI2Q_DIV_6 + * @arg @ref LL_RCC_PLLSAI2Q_DIV_8 + */ +__STATIC_INLINE uint32_t LL_RCC_PLLSAI2_GetQ(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2Q)); +} +#endif /* RCC_PLLSAI2Q_DIV_SUPPORT */ + +/** + * @brief Get SAI2PLL division factor for PLLSAI2R + * @note Used for PLLADC2CLK (ADC clock) or PLLLCDCLK (LTDC clock) depending on devices + * @rmtoll PLLSAI2CFGR PLLSAI2R LL_RCC_PLLSAI2_GetR + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_PLLSAI2R_DIV_2 + * @arg @ref LL_RCC_PLLSAI2R_DIV_4 + * @arg @ref LL_RCC_PLLSAI2R_DIV_6 + * @arg @ref LL_RCC_PLLSAI2R_DIV_8 + */ +__STATIC_INLINE uint32_t LL_RCC_PLLSAI2_GetR(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R)); +} + +#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT) +/** + * @brief Get Division factor for the PLLSAI2 + * @rmtoll PLLSAI2CFGR PLLSAI2M LL_RCC_PLLSAI2_GetDivider + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_PLLSAI2M_DIV_1 + * @arg @ref LL_RCC_PLLSAI2M_DIV_2 + * @arg @ref LL_RCC_PLLSAI2M_DIV_3 + * @arg @ref LL_RCC_PLLSAI2M_DIV_4 + * @arg @ref LL_RCC_PLLSAI2M_DIV_5 + * @arg @ref LL_RCC_PLLSAI2M_DIV_6 + * @arg @ref LL_RCC_PLLSAI2M_DIV_7 + * @arg @ref LL_RCC_PLLSAI2M_DIV_8 + * @arg @ref LL_RCC_PLLSAI2M_DIV_9 + * @arg @ref LL_RCC_PLLSAI2M_DIV_10 + * @arg @ref LL_RCC_PLLSAI2M_DIV_11 + * @arg @ref LL_RCC_PLLSAI2M_DIV_12 + * @arg @ref LL_RCC_PLLSAI2M_DIV_13 + * @arg @ref LL_RCC_PLLSAI2M_DIV_14 + * @arg @ref LL_RCC_PLLSAI2M_DIV_15 + * @arg @ref LL_RCC_PLLSAI2M_DIV_16 + */ +__STATIC_INLINE uint32_t LL_RCC_PLLSAI2_GetDivider(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M)); +} +#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */ + +#if defined(RCC_CCIPR2_PLLSAI2DIVR) +/** + * @brief Get PLLSAI2 division factor for PLLSAI2DIVR + * @note Used for LTDC domain clock + * @rmtoll CCIPR2 PLLSAI2DIVR LL_RCC_PLLSAI2_GetDIVR + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_PLLSAI2DIVR_DIV_2 + * @arg @ref LL_RCC_PLLSAI2DIVR_DIV_4 + * @arg @ref LL_RCC_PLLSAI2DIVR_DIV_8 + * @arg @ref LL_RCC_PLLSAI2DIVR_DIV_16 + */ +__STATIC_INLINE uint32_t LL_RCC_PLLSAI2_GetDIVR(void) +{ + return (uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_PLLSAI2DIVR)); +} +#endif /* RCC_CCIPR2_PLLSAI2DIVR */ + +/** + * @brief Enable PLLSAI2 output mapped on SAI domain clock + * @rmtoll PLLSAI2CFGR PLLSAI2PEN LL_RCC_PLLSAI2_EnableDomain_SAI + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI2_EnableDomain_SAI(void) +{ + SET_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PEN); +} + +/** + * @brief Disable PLLSAI2 output mapped on SAI domain clock + * @note In order to save power, when of the PLLSAI2 is + * not used, should be 0 + * @rmtoll PLLSAI2CFGR PLLSAI2PEN LL_RCC_PLLSAI2_DisableDomain_SAI + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI2_DisableDomain_SAI(void) +{ + CLEAR_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PEN); +} + +#if defined(DSI) +/** + * @brief Enable PLLSAI2 output mapped on DSI domain clock + * @rmtoll PLLSAI2CFGR PLLSAI2QEN LL_RCC_PLLSAI2_EnableDomain_DSI + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI2_EnableDomain_DSI(void) +{ + SET_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2QEN); +} + +/** + * @brief Disable PLLSAI2 output mapped on DSI domain clock + * @note In order to save power, when of the PLLSAI2 is + * not used, Main PLLSAI2 should be 0 + * @rmtoll PLLSAI2CFGR PLLSAI2QEN LL_RCC_PLLSAI2_DisableDomain_DSI + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI2_DisableDomain_DSI(void) +{ + CLEAR_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2QEN); +} +#endif /* DSI */ + +#if defined(LTDC) +/** + * @brief Enable PLLSAI2 output mapped on LTDC domain clock + * @rmtoll PLLSAI2CFGR PLLSAI2REN LL_RCC_PLLSAI2_EnableDomain_LTDC + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI2_EnableDomain_LTDC(void) +{ + SET_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2REN); +} + +/** + * @brief Disable PLLSAI2 output mapped on LTDC domain clock + * @note In order to save power, when of the PLLSAI2 is + * not used, Main PLLSAI2 should be 0 + * @rmtoll PLLSAI2CFGR PLLSAI2REN LL_RCC_PLLSAI2_DisableDomain_LTDC + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI2_DisableDomain_LTDC(void) +{ + CLEAR_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2REN); +} +#else +/** + * @brief Enable PLLSAI2 output mapped on ADC domain clock + * @rmtoll PLLSAI2CFGR PLLSAI2REN LL_RCC_PLLSAI2_EnableDomain_ADC + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI2_EnableDomain_ADC(void) +{ + SET_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2REN); +} + +/** + * @brief Disable PLLSAI2 output mapped on ADC domain clock + * @note In order to save power, when of the PLLSAI2 is + * not used, Main PLLSAI2 should be 0 + * @rmtoll PLLSAI2CFGR PLLSAI2REN LL_RCC_PLLSAI2_DisableDomain_ADC + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI2_DisableDomain_ADC(void) +{ + CLEAR_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2REN); +} +#endif /* LTDC */ + +/** + * @} + */ +#endif /* RCC_PLLSAI2_SUPPORT */ + +#if defined(OCTOSPI1) +/** @defgroup RCC_LL_EF_OCTOSPI OCTOSPI + * @{ + */ + +/** + * @brief Configure OCTOSPI1 DQS delay + * @rmtoll DLYCFGR OCTOSPI1_DLY LL_RCC_OCTOSPI1_DelayConfig + * @param Delay OCTOSPI1 DQS delay between 0 and 15 + * @retval None + */ +__STATIC_INLINE void LL_RCC_OCTOSPI1_DelayConfig(uint32_t Delay) +{ + MODIFY_REG(RCC->DLYCFGR, RCC_DLYCFGR_OCTOSPI1_DLY, Delay); +} + +#if defined(OCTOSPI2) +/** + * @brief Configure OCTOSPI2 DQS delay + * @rmtoll DLYCFGR OCTOSPI2_DLY LL_RCC_OCTOSPI2_DelayConfig + * @param Delay OCTOSPI2 DQS delay between 0 and 15 + * @retval None + */ +__STATIC_INLINE void LL_RCC_OCTOSPI2_DelayConfig(uint32_t Delay) +{ + MODIFY_REG(RCC->DLYCFGR, RCC_DLYCFGR_OCTOSPI2_DLY, (Delay << RCC_DLYCFGR_OCTOSPI2_DLY_Pos)); +} +#endif /* OCTOSPI2 */ + +/** + * @} + */ +#endif /* OCTOSPI1 */ + +/** @defgroup RCC_LL_EF_FLAG_Management FLAG Management + * @{ + */ + +/** + * @brief Clear LSI ready interrupt flag + * @rmtoll CICR LSIRDYC LL_RCC_ClearFlag_LSIRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_LSIRDY(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_LSIRDYC); +} + +/** + * @brief Clear LSE ready interrupt flag + * @rmtoll CICR LSERDYC LL_RCC_ClearFlag_LSERDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_LSERDY(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_LSERDYC); +} + +/** + * @brief Clear MSI ready interrupt flag + * @rmtoll CICR MSIRDYC LL_RCC_ClearFlag_MSIRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_MSIRDY(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_MSIRDYC); +} + +/** + * @brief Clear HSI ready interrupt flag + * @rmtoll CICR HSIRDYC LL_RCC_ClearFlag_HSIRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_HSIRDY(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_HSIRDYC); +} + +/** + * @brief Clear HSE ready interrupt flag + * @rmtoll CICR HSERDYC LL_RCC_ClearFlag_HSERDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_HSERDY(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_HSERDYC); +} + +/** + * @brief Clear PLL ready interrupt flag + * @rmtoll CICR PLLRDYC LL_RCC_ClearFlag_PLLRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_PLLRDY(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_PLLRDYC); +} + +#if defined(RCC_HSI48_SUPPORT) +/** + * @brief Clear HSI48 ready interrupt flag + * @rmtoll CICR HSI48RDYC LL_RCC_ClearFlag_HSI48RDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_HSI48RDY(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_HSI48RDYC); +} +#endif /* RCC_HSI48_SUPPORT */ + +#if defined(RCC_PLLSAI1_SUPPORT) +/** + * @brief Clear PLLSAI1 ready interrupt flag + * @rmtoll CICR PLLSAI1RDYC LL_RCC_ClearFlag_PLLSAI1RDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_PLLSAI1RDY(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_PLLSAI1RDYC); +} +#endif /* RCC_PLLSAI1_SUPPORT */ + +#if defined(RCC_PLLSAI2_SUPPORT) +/** + * @brief Clear PLLSAI1 ready interrupt flag + * @rmtoll CICR PLLSAI2RDYC LL_RCC_ClearFlag_PLLSAI2RDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_PLLSAI2RDY(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_PLLSAI2RDYC); +} +#endif /* RCC_PLLSAI2_SUPPORT */ + +/** + * @brief Clear Clock security system interrupt flag + * @rmtoll CICR CSSC LL_RCC_ClearFlag_HSECSS + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_HSECSS(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_CSSC); +} + +/** + * @brief Clear LSE Clock security system interrupt flag + * @rmtoll CICR LSECSSC LL_RCC_ClearFlag_LSECSS + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_LSECSS(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_LSECSSC); +} + +/** + * @brief Check if LSI ready interrupt occurred or not + * @rmtoll CIFR LSIRDYF LL_RCC_IsActiveFlag_LSIRDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSIRDY(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_LSIRDYF) == RCC_CIFR_LSIRDYF) ? 1UL : 0UL); +} + +/** + * @brief Check if LSE ready interrupt occurred or not + * @rmtoll CIFR LSERDYF LL_RCC_IsActiveFlag_LSERDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSERDY(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_LSERDYF) == RCC_CIFR_LSERDYF) ? 1UL : 0UL); +} + +/** + * @brief Check if MSI ready interrupt occurred or not + * @rmtoll CIFR MSIRDYF LL_RCC_IsActiveFlag_MSIRDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_MSIRDY(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_MSIRDYF) == RCC_CIFR_MSIRDYF) ? 1UL : 0UL); +} + +/** + * @brief Check if HSI ready interrupt occurred or not + * @rmtoll CIFR HSIRDYF LL_RCC_IsActiveFlag_HSIRDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSIRDY(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_HSIRDYF) == RCC_CIFR_HSIRDYF) ? 1UL : 0UL); +} + +/** + * @brief Check if HSE ready interrupt occurred or not + * @rmtoll CIFR HSERDYF LL_RCC_IsActiveFlag_HSERDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSERDY(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_HSERDYF) == RCC_CIFR_HSERDYF) ? 1UL : 0UL); +} + +/** + * @brief Check if PLL ready interrupt occurred or not + * @rmtoll CIFR PLLRDYF LL_RCC_IsActiveFlag_PLLRDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLLRDY(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_PLLRDYF) == RCC_CIFR_PLLRDYF) ? 1UL : 0UL); +} + +#if defined(RCC_HSI48_SUPPORT) +/** + * @brief Check if HSI48 ready interrupt occurred or not + * @rmtoll CIR HSI48RDYF LL_RCC_IsActiveFlag_HSI48RDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSI48RDY(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_HSI48RDYF) == RCC_CIFR_HSI48RDYF) ? 1UL : 0UL); +} +#endif /* RCC_HSI48_SUPPORT */ + +#if defined(RCC_PLLSAI1_SUPPORT) +/** + * @brief Check if PLLSAI1 ready interrupt occurred or not + * @rmtoll CIFR PLLSAI1RDYF LL_RCC_IsActiveFlag_PLLSAI1RDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLLSAI1RDY(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_PLLSAI1RDYF) == RCC_CIFR_PLLSAI1RDYF) ? 1UL : 0UL); +} +#endif /* RCC_PLLSAI1_SUPPORT */ + +#if defined(RCC_PLLSAI2_SUPPORT) +/** + * @brief Check if PLLSAI1 ready interrupt occurred or not + * @rmtoll CIFR PLLSAI2RDYF LL_RCC_IsActiveFlag_PLLSAI2RDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLLSAI2RDY(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_PLLSAI2RDYF) == RCC_CIFR_PLLSAI2RDYF) ? 1UL : 0UL); +} +#endif /* RCC_PLLSAI2_SUPPORT */ + +/** + * @brief Check if Clock security system interrupt occurred or not + * @rmtoll CIFR CSSF LL_RCC_IsActiveFlag_HSECSS + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSECSS(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_CSSF) == RCC_CIFR_CSSF) ? 1UL : 0UL); +} + +/** + * @brief Check if LSE Clock security system interrupt occurred or not + * @rmtoll CIFR LSECSSF LL_RCC_IsActiveFlag_LSECSS + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSECSS(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_LSECSSF) == RCC_CIFR_LSECSSF) ? 1UL : 0UL); +} + +/** + * @brief Check if RCC flag FW reset is set or not. + * @rmtoll CSR FWRSTF LL_RCC_IsActiveFlag_FWRST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_FWRST(void) +{ + return ((READ_BIT(RCC->CSR, RCC_CSR_FWRSTF) == RCC_CSR_FWRSTF) ? 1UL : 0UL); +} + +/** + * @brief Check if RCC flag Independent Watchdog reset is set or not. + * @rmtoll CSR IWDGRSTF LL_RCC_IsActiveFlag_IWDGRST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_IWDGRST(void) +{ + return ((READ_BIT(RCC->CSR, RCC_CSR_IWDGRSTF) == RCC_CSR_IWDGRSTF) ? 1UL : 0UL); +} + +/** + * @brief Check if RCC flag Low Power reset is set or not. + * @rmtoll CSR LPWRRSTF LL_RCC_IsActiveFlag_LPWRRST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LPWRRST(void) +{ + return ((READ_BIT(RCC->CSR, RCC_CSR_LPWRRSTF) == RCC_CSR_LPWRRSTF) ? 1UL : 0UL); +} + +/** + * @brief Check if RCC flag is set or not. + * @rmtoll CSR OBLRSTF LL_RCC_IsActiveFlag_OBLRST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_OBLRST(void) +{ + return ((READ_BIT(RCC->CSR, RCC_CSR_OBLRSTF) == RCC_CSR_OBLRSTF) ? 1UL : 0UL); +} + +/** + * @brief Check if RCC flag Pin reset is set or not. + * @rmtoll CSR PINRSTF LL_RCC_IsActiveFlag_PINRST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PINRST(void) +{ + return ((READ_BIT(RCC->CSR, RCC_CSR_PINRSTF) == RCC_CSR_PINRSTF) ? 1UL : 0UL); +} + +/** + * @brief Check if RCC flag Software reset is set or not. + * @rmtoll CSR SFTRSTF LL_RCC_IsActiveFlag_SFTRST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SFTRST(void) +{ + return ((READ_BIT(RCC->CSR, RCC_CSR_SFTRSTF) == RCC_CSR_SFTRSTF) ? 1UL : 0UL); +} + +/** + * @brief Check if RCC flag Window Watchdog reset is set or not. + * @rmtoll CSR WWDGRSTF LL_RCC_IsActiveFlag_WWDGRST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_WWDGRST(void) +{ + return ((READ_BIT(RCC->CSR, RCC_CSR_WWDGRSTF) == RCC_CSR_WWDGRSTF) ? 1UL : 0UL); +} + +/** + * @brief Check if RCC flag BOR reset is set or not. + * @rmtoll CSR BORRSTF LL_RCC_IsActiveFlag_BORRST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_BORRST(void) +{ + return ((READ_BIT(RCC->CSR, RCC_CSR_BORRSTF) == RCC_CSR_BORRSTF) ? 1UL : 0UL); +} + +/** + * @brief Set RMVF bit to clear the reset flags. + * @rmtoll CSR RMVF LL_RCC_ClearResetFlags + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearResetFlags(void) +{ + SET_BIT(RCC->CSR, RCC_CSR_RMVF); +} + +/** + * @} + */ + +/** @defgroup RCC_LL_EF_IT_Management IT Management + * @{ + */ + +/** + * @brief Enable LSI ready interrupt + * @rmtoll CIER LSIRDYIE LL_RCC_EnableIT_LSIRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableIT_LSIRDY(void) +{ + SET_BIT(RCC->CIER, RCC_CIER_LSIRDYIE); +} + +/** + * @brief Enable LSE ready interrupt + * @rmtoll CIER LSERDYIE LL_RCC_EnableIT_LSERDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableIT_LSERDY(void) +{ + SET_BIT(RCC->CIER, RCC_CIER_LSERDYIE); +} + +/** + * @brief Enable MSI ready interrupt + * @rmtoll CIER MSIRDYIE LL_RCC_EnableIT_MSIRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableIT_MSIRDY(void) +{ + SET_BIT(RCC->CIER, RCC_CIER_MSIRDYIE); +} + +/** + * @brief Enable HSI ready interrupt + * @rmtoll CIER HSIRDYIE LL_RCC_EnableIT_HSIRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableIT_HSIRDY(void) +{ + SET_BIT(RCC->CIER, RCC_CIER_HSIRDYIE); +} + +/** + * @brief Enable HSE ready interrupt + * @rmtoll CIER HSERDYIE LL_RCC_EnableIT_HSERDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableIT_HSERDY(void) +{ + SET_BIT(RCC->CIER, RCC_CIER_HSERDYIE); +} + +/** + * @brief Enable PLL ready interrupt + * @rmtoll CIER PLLRDYIE LL_RCC_EnableIT_PLLRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableIT_PLLRDY(void) +{ + SET_BIT(RCC->CIER, RCC_CIER_PLLRDYIE); +} + +#if defined(RCC_HSI48_SUPPORT) +/** + * @brief Enable HSI48 ready interrupt + * @rmtoll CIER HSI48RDYIE LL_RCC_EnableIT_HSI48RDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableIT_HSI48RDY(void) +{ + SET_BIT(RCC->CIER, RCC_CIER_HSI48RDYIE); +} +#endif /* RCC_HSI48_SUPPORT */ + +#if defined(RCC_PLLSAI1_SUPPORT) +/** + * @brief Enable PLLSAI1 ready interrupt + * @rmtoll CIER PLLSAI1RDYIE LL_RCC_EnableIT_PLLSAI1RDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableIT_PLLSAI1RDY(void) +{ + SET_BIT(RCC->CIER, RCC_CIER_PLLSAI1RDYIE); +} +#endif /* RCC_PLLSAI1_SUPPORT */ + +#if defined(RCC_PLLSAI2_SUPPORT) +/** + * @brief Enable PLLSAI2 ready interrupt + * @rmtoll CIER PLLSAI2RDYIE LL_RCC_EnableIT_PLLSAI2RDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableIT_PLLSAI2RDY(void) +{ + SET_BIT(RCC->CIER, RCC_CIER_PLLSAI2RDYIE); +} +#endif /* RCC_PLLSAI2_SUPPORT */ + +/** + * @brief Enable LSE clock security system interrupt + * @rmtoll CIER LSECSSIE LL_RCC_EnableIT_LSECSS + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableIT_LSECSS(void) +{ + SET_BIT(RCC->CIER, RCC_CIER_LSECSSIE); +} + +/** + * @brief Disable LSI ready interrupt + * @rmtoll CIER LSIRDYIE LL_RCC_DisableIT_LSIRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableIT_LSIRDY(void) +{ + CLEAR_BIT(RCC->CIER, RCC_CIER_LSIRDYIE); +} + +/** + * @brief Disable LSE ready interrupt + * @rmtoll CIER LSERDYIE LL_RCC_DisableIT_LSERDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableIT_LSERDY(void) +{ + CLEAR_BIT(RCC->CIER, RCC_CIER_LSERDYIE); +} + +/** + * @brief Disable MSI ready interrupt + * @rmtoll CIER MSIRDYIE LL_RCC_DisableIT_MSIRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableIT_MSIRDY(void) +{ + CLEAR_BIT(RCC->CIER, RCC_CIER_MSIRDYIE); +} + +/** + * @brief Disable HSI ready interrupt + * @rmtoll CIER HSIRDYIE LL_RCC_DisableIT_HSIRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableIT_HSIRDY(void) +{ + CLEAR_BIT(RCC->CIER, RCC_CIER_HSIRDYIE); +} + +/** + * @brief Disable HSE ready interrupt + * @rmtoll CIER HSERDYIE LL_RCC_DisableIT_HSERDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableIT_HSERDY(void) +{ + CLEAR_BIT(RCC->CIER, RCC_CIER_HSERDYIE); +} + +/** + * @brief Disable PLL ready interrupt + * @rmtoll CIER PLLRDYIE LL_RCC_DisableIT_PLLRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableIT_PLLRDY(void) +{ + CLEAR_BIT(RCC->CIER, RCC_CIER_PLLRDYIE); +} + +#if defined(RCC_HSI48_SUPPORT) +/** + * @brief Disable HSI48 ready interrupt + * @rmtoll CIER HSI48RDYIE LL_RCC_DisableIT_HSI48RDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableIT_HSI48RDY(void) +{ + CLEAR_BIT(RCC->CIER, RCC_CIER_HSI48RDYIE); +} +#endif /* RCC_HSI48_SUPPORT */ + +#if defined(RCC_PLLSAI1_SUPPORT) +/** + * @brief Disable PLLSAI1 ready interrupt + * @rmtoll CIER PLLSAI1RDYIE LL_RCC_DisableIT_PLLSAI1RDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableIT_PLLSAI1RDY(void) +{ + CLEAR_BIT(RCC->CIER, RCC_CIER_PLLSAI1RDYIE); +} +#endif /* RCC_PLLSAI1_SUPPORT */ + +#if defined(RCC_PLLSAI2_SUPPORT) +/** + * @brief Disable PLLSAI2 ready interrupt + * @rmtoll CIER PLLSAI2RDYIE LL_RCC_DisableIT_PLLSAI2RDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableIT_PLLSAI2RDY(void) +{ + CLEAR_BIT(RCC->CIER, RCC_CIER_PLLSAI2RDYIE); +} +#endif /* RCC_PLLSAI2_SUPPORT */ + +/** + * @brief Disable LSE clock security system interrupt + * @rmtoll CIER LSECSSIE LL_RCC_DisableIT_LSECSS + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableIT_LSECSS(void) +{ + CLEAR_BIT(RCC->CIER, RCC_CIER_LSECSSIE); +} + +/** + * @brief Checks if LSI ready interrupt source is enabled or disabled. + * @rmtoll CIER LSIRDYIE LL_RCC_IsEnabledIT_LSIRDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSIRDY(void) +{ + return ((READ_BIT(RCC->CIER, RCC_CIER_LSIRDYIE) == RCC_CIER_LSIRDYIE) ? 1UL : 0UL); +} + +/** + * @brief Checks if LSE ready interrupt source is enabled or disabled. + * @rmtoll CIER LSERDYIE LL_RCC_IsEnabledIT_LSERDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSERDY(void) +{ + return ((READ_BIT(RCC->CIER, RCC_CIER_LSERDYIE) == RCC_CIER_LSERDYIE) ? 1UL : 0UL); +} + +/** + * @brief Checks if MSI ready interrupt source is enabled or disabled. + * @rmtoll CIER MSIRDYIE LL_RCC_IsEnabledIT_MSIRDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_MSIRDY(void) +{ + return ((READ_BIT(RCC->CIER, RCC_CIER_MSIRDYIE) == RCC_CIER_MSIRDYIE) ? 1UL : 0UL); +} + +/** + * @brief Checks if HSI ready interrupt source is enabled or disabled. + * @rmtoll CIER HSIRDYIE LL_RCC_IsEnabledIT_HSIRDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSIRDY(void) +{ + return ((READ_BIT(RCC->CIER, RCC_CIER_HSIRDYIE) == RCC_CIER_HSIRDYIE) ? 1UL : 0UL); +} + +/** + * @brief Checks if HSE ready interrupt source is enabled or disabled. + * @rmtoll CIER HSERDYIE LL_RCC_IsEnabledIT_HSERDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSERDY(void) +{ + return ((READ_BIT(RCC->CIER, RCC_CIER_HSERDYIE) == RCC_CIER_HSERDYIE) ? 1UL : 0UL); +} + +/** + * @brief Checks if PLL ready interrupt source is enabled or disabled. + * @rmtoll CIER PLLRDYIE LL_RCC_IsEnabledIT_PLLRDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_PLLRDY(void) +{ + return ((READ_BIT(RCC->CIER, RCC_CIER_PLLRDYIE) == RCC_CIER_PLLRDYIE) ? 1UL : 0UL); +} + +#if defined(RCC_HSI48_SUPPORT) +/** + * @brief Checks if HSI48 ready interrupt source is enabled or disabled. + * @rmtoll CIER HSI48RDYIE LL_RCC_IsEnabledIT_HSI48RDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSI48RDY(void) +{ + return ((READ_BIT(RCC->CIER, RCC_CIER_HSI48RDYIE) == RCC_CIER_HSI48RDYIE) ? 1UL : 0UL); +} +#endif /* RCC_HSI48_SUPPORT */ + +#if defined(RCC_PLLSAI1_SUPPORT) +/** + * @brief Checks if PLLSAI1 ready interrupt source is enabled or disabled. + * @rmtoll CIER PLLSAI1RDYIE LL_RCC_IsEnabledIT_PLLSAI1RDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_PLLSAI1RDY(void) +{ + return ((READ_BIT(RCC->CIER, RCC_CIER_PLLSAI1RDYIE) == RCC_CIER_PLLSAI1RDYIE) ? 1UL : 0UL); +} +#endif /* RCC_PLLSAI1_SUPPORT */ + +#if defined(RCC_PLLSAI2_SUPPORT) +/** + * @brief Checks if PLLSAI2 ready interrupt source is enabled or disabled. + * @rmtoll CIER PLLSAI2RDYIE LL_RCC_IsEnabledIT_PLLSAI2RDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_PLLSAI2RDY(void) +{ + return ((READ_BIT(RCC->CIER, RCC_CIER_PLLSAI2RDYIE) == RCC_CIER_PLLSAI2RDYIE) ? 1UL : 0UL); +} +#endif /* RCC_PLLSAI2_SUPPORT */ + +/** + * @brief Checks if LSECSS interrupt source is enabled or disabled. + * @rmtoll CIER LSECSSIE LL_RCC_IsEnabledIT_LSECSS + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSECSS(void) +{ + return ((READ_BIT(RCC->CIER, RCC_CIER_LSECSSIE) == RCC_CIER_LSECSSIE) ? 1UL : 0UL); +} + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup RCC_LL_EF_Init De-initialization function + * @{ + */ +ErrorStatus LL_RCC_DeInit(void); +/** + * @} + */ + +/** @defgroup RCC_LL_EF_Get_Freq Get system and peripherals clocks frequency functions + * @{ + */ +void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks); +uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource); +#if defined(UART4) || defined(UART5) +uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource); +#endif /* UART4 || UART5 */ +uint32_t LL_RCC_GetI2CClockFreq(uint32_t I2CxSource); +uint32_t LL_RCC_GetLPUARTClockFreq(uint32_t LPUARTxSource); +uint32_t LL_RCC_GetLPTIMClockFreq(uint32_t LPTIMxSource); +#if defined(SAI1) +uint32_t LL_RCC_GetSAIClockFreq(uint32_t SAIxSource); +#endif /* SAI1 */ +#if defined(SDMMC1) +#if defined(RCC_CCIPR2_SDMMCSEL) +uint32_t LL_RCC_GetSDMMCKernelClockFreq(uint32_t SDMMCxSource); +#endif +uint32_t LL_RCC_GetSDMMCClockFreq(uint32_t SDMMCxSource); +#endif /* SDMMC1 */ +uint32_t LL_RCC_GetRNGClockFreq(uint32_t RNGxSource); +#if defined(USB_OTG_FS) || defined(USB) +uint32_t LL_RCC_GetUSBClockFreq(uint32_t USBxSource); +#endif /* USB_OTG_FS || USB */ +uint32_t LL_RCC_GetADCClockFreq(uint32_t ADCxSource); +#if defined(SWPMI1) +uint32_t LL_RCC_GetSWPMIClockFreq(uint32_t SWPMIxSource); +#endif /* SWPMI1 */ +#if defined(DFSDM1_Channel0) +uint32_t LL_RCC_GetDFSDMClockFreq(uint32_t DFSDMxSource); +#if defined(RCC_CCIPR2_DFSDM1SEL) +uint32_t LL_RCC_GetDFSDMAudioClockFreq(uint32_t DFSDMxSource); +#endif /* RCC_CCIPR2_DFSDM1SEL */ +#endif /* DFSDM1_Channel0 */ +#if defined(LTDC) +uint32_t LL_RCC_GetLTDCClockFreq(uint32_t LTDCxSource); +#endif /* LTDC */ +#if defined(DSI) +uint32_t LL_RCC_GetDSIClockFreq(uint32_t DSIxSource); +#endif /* DSI */ +#if defined(OCTOSPI1) +uint32_t LL_RCC_GetOCTOSPIClockFreq(uint32_t OCTOSPIxSource); +#endif /* OCTOSPI1 */ +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined(RCC) */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32L4xx_LL_RCC_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h new file mode 100644 index 0000000..e0bf66b --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h @@ -0,0 +1,1628 @@ +/** + ****************************************************************************** + * @file stm32l4xx_ll_system.h + * @author MCD Application Team + * @brief Header file of SYSTEM LL module. + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + The LL SYSTEM driver contains a set of generic APIs that can be + used by user: + (+) Some of the FLASH features need to be handled in the SYSTEM file. + (+) Access to DBGCMU registers + (+) Access to SYSCFG registers + (+) Access to VREFBUF registers + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32L4xx_LL_SYSTEM_H +#define STM32L4xx_LL_SYSTEM_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx.h" + +/** @addtogroup STM32L4xx_LL_Driver + * @{ + */ + +#if defined (FLASH) || defined (SYSCFG) || defined (DBGMCU) || defined (VREFBUF) + +/** @defgroup SYSTEM_LL SYSTEM + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup SYSTEM_LL_Private_Constants SYSTEM Private Constants + * @{ + */ + +/** + * @brief Power-down in Run mode Flash key + */ +#define FLASH_PDKEY1 0x04152637U /*!< Flash power down key1 */ +#define FLASH_PDKEY2 0xFAFBFCFDU /*!< Flash power down key2: used with FLASH_PDKEY1 + to unlock the RUN_PD bit in FLASH_ACR */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup SYSTEM_LL_Exported_Constants SYSTEM Exported Constants + * @{ + */ + +/** @defgroup SYSTEM_LL_EC_REMAP SYSCFG REMAP +* @{ +*/ +#define LL_SYSCFG_REMAP_FLASH 0x00000000U /*!< Main Flash memory mapped at 0x00000000 */ +#define LL_SYSCFG_REMAP_SYSTEMFLASH SYSCFG_MEMRMP_MEM_MODE_0 /*!< System Flash memory mapped at 0x00000000 */ +#define LL_SYSCFG_REMAP_SRAM (SYSCFG_MEMRMP_MEM_MODE_1 | SYSCFG_MEMRMP_MEM_MODE_0) /*!< SRAM1 mapped at 0x00000000 */ +#if defined(FMC_Bank1_R) +#define LL_SYSCFG_REMAP_FMC SYSCFG_MEMRMP_MEM_MODE_1 /*!< FMC bank 1 (NOR/PSRAM 1 and 2) mapped at 0x00000000 */ +#endif /* FMC_Bank1_R */ +#define LL_SYSCFG_REMAP_QUADSPI (SYSCFG_MEMRMP_MEM_MODE_2 | SYSCFG_MEMRMP_MEM_MODE_1) /*!< QUADSPI memory mapped at 0x00000000 */ +/** + * @} + */ + +#if defined(SYSCFG_MEMRMP_FB_MODE) +/** @defgroup SYSTEM_LL_EC_BANKMODE SYSCFG BANK MODE + * @{ + */ +#define LL_SYSCFG_BANKMODE_BANK1 0x00000000U /*!< Flash Bank1 mapped at 0x08000000 (and aliased @0x00000000) + and Flash Bank2 mapped at 0x08080000 (and aliased at 0x00080000) */ +#define LL_SYSCFG_BANKMODE_BANK2 SYSCFG_MEMRMP_FB_MODE /*!< Flash Bank2 mapped at 0x08000000 (and aliased @0x00000000) + and Flash Bank1 mapped at 0x08080000 (and aliased at 0x00080000) */ +/** + * @} + */ + +#endif /* SYSCFG_MEMRMP_FB_MODE */ +/** @defgroup SYSTEM_LL_EC_I2C_FASTMODEPLUS SYSCFG I2C FASTMODEPLUS + * @{ + */ +#define LL_SYSCFG_I2C_FASTMODEPLUS_PB6 SYSCFG_CFGR1_I2C_PB6_FMP /*!< Enable Fast Mode Plus on PB6 */ +#define LL_SYSCFG_I2C_FASTMODEPLUS_PB7 SYSCFG_CFGR1_I2C_PB7_FMP /*!< Enable Fast Mode Plus on PB7 */ +#if defined(SYSCFG_CFGR1_I2C_PB8_FMP) +#define LL_SYSCFG_I2C_FASTMODEPLUS_PB8 SYSCFG_CFGR1_I2C_PB8_FMP /*!< Enable Fast Mode Plus on PB8 */ +#endif /* SYSCFG_CFGR1_I2C_PB8_FMP */ +#if defined(SYSCFG_CFGR1_I2C_PB9_FMP) +#define LL_SYSCFG_I2C_FASTMODEPLUS_PB9 SYSCFG_CFGR1_I2C_PB9_FMP /*!< Enable Fast Mode Plus on PB9 */ +#endif /* SYSCFG_CFGR1_I2C_PB9_FMP */ +#define LL_SYSCFG_I2C_FASTMODEPLUS_I2C1 SYSCFG_CFGR1_I2C1_FMP /*!< Enable Fast Mode Plus on I2C1 pins */ +#if defined(I2C2) +#define LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 SYSCFG_CFGR1_I2C2_FMP /*!< Enable Fast Mode Plus on I2C2 pins */ +#endif /* I2C2 */ +#define LL_SYSCFG_I2C_FASTMODEPLUS_I2C3 SYSCFG_CFGR1_I2C3_FMP /*!< Enable Fast Mode Plus on I2C3 pins */ +#if defined(I2C4) +#define LL_SYSCFG_I2C_FASTMODEPLUS_I2C4 SYSCFG_CFGR1_I2C4_FMP /*!< Enable Fast Mode Plus on I2C4 pins */ +#endif /* I2C4 */ +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EC_EXTI_PORT SYSCFG EXTI PORT + * @{ + */ +#define LL_SYSCFG_EXTI_PORTA 0U /*!< EXTI PORT A */ +#define LL_SYSCFG_EXTI_PORTB 1U /*!< EXTI PORT B */ +#define LL_SYSCFG_EXTI_PORTC 2U /*!< EXTI PORT C */ +#define LL_SYSCFG_EXTI_PORTD 3U /*!< EXTI PORT D */ +#define LL_SYSCFG_EXTI_PORTE 4U /*!< EXTI PORT E */ +#if defined(GPIOF) +#define LL_SYSCFG_EXTI_PORTF 5U /*!< EXTI PORT F */ +#endif /* GPIOF */ +#if defined(GPIOG) +#define LL_SYSCFG_EXTI_PORTG 6U /*!< EXTI PORT G */ +#endif /* GPIOG */ +#define LL_SYSCFG_EXTI_PORTH 7U /*!< EXTI PORT H */ +#if defined(GPIOI) +#define LL_SYSCFG_EXTI_PORTI 8U /*!< EXTI PORT I */ +#endif /* GPIOI */ +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EC_EXTI_LINE SYSCFG EXTI LINE + * @{ + */ +#define LL_SYSCFG_EXTI_LINE0 (uint32_t)(0x000FU << 16U | 0U) /* !< EXTI_POSITION_0 | EXTICR[0] */ +#define LL_SYSCFG_EXTI_LINE1 (uint32_t)(0x00F0U << 16U | 0U) /* !< EXTI_POSITION_4 | EXTICR[0] */ +#define LL_SYSCFG_EXTI_LINE2 (uint32_t)(0x0F00U << 16U | 0U) /* !< EXTI_POSITION_8 | EXTICR[0] */ +#define LL_SYSCFG_EXTI_LINE3 (uint32_t)(0xF000U << 16U | 0U) /* !< EXTI_POSITION_12 | EXTICR[0] */ +#define LL_SYSCFG_EXTI_LINE4 (uint32_t)(0x000FU << 16U | 1U) /* !< EXTI_POSITION_0 | EXTICR[1] */ +#define LL_SYSCFG_EXTI_LINE5 (uint32_t)(0x00F0U << 16U | 1U) /* !< EXTI_POSITION_4 | EXTICR[1] */ +#define LL_SYSCFG_EXTI_LINE6 (uint32_t)(0x0F00U << 16U | 1U) /* !< EXTI_POSITION_8 | EXTICR[1] */ +#define LL_SYSCFG_EXTI_LINE7 (uint32_t)(0xF000U << 16U | 1U) /* !< EXTI_POSITION_12 | EXTICR[1] */ +#define LL_SYSCFG_EXTI_LINE8 (uint32_t)(0x000FU << 16U | 2U) /* !< EXTI_POSITION_0 | EXTICR[2] */ +#define LL_SYSCFG_EXTI_LINE9 (uint32_t)(0x00F0U << 16U | 2U) /* !< EXTI_POSITION_4 | EXTICR[2] */ +#define LL_SYSCFG_EXTI_LINE10 (uint32_t)(0x0F00U << 16U | 2U) /* !< EXTI_POSITION_8 | EXTICR[2] */ +#define LL_SYSCFG_EXTI_LINE11 (uint32_t)(0xF000U << 16U | 2U) /* !< EXTI_POSITION_12 | EXTICR[2] */ +#define LL_SYSCFG_EXTI_LINE12 (uint32_t)(0x000FU << 16U | 3U) /* !< EXTI_POSITION_0 | EXTICR[3] */ +#define LL_SYSCFG_EXTI_LINE13 (uint32_t)(0x00F0U << 16U | 3U) /* !< EXTI_POSITION_4 | EXTICR[3] */ +#define LL_SYSCFG_EXTI_LINE14 (uint32_t)(0x0F00U << 16U | 3U) /* !< EXTI_POSITION_8 | EXTICR[3] */ +#define LL_SYSCFG_EXTI_LINE15 (uint32_t)(0xF000U << 16U | 3U) /* !< EXTI_POSITION_12 | EXTICR[3] */ +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EC_TIMBREAK SYSCFG TIMER BREAK + * @{ + */ +#define LL_SYSCFG_TIMBREAK_ECC SYSCFG_CFGR2_ECCL /*!< Enables and locks the ECC error signal + with Break Input of TIM1/8/15/16/17 */ +#define LL_SYSCFG_TIMBREAK_PVD SYSCFG_CFGR2_PVDL /*!< Enables and locks the PVD connection + with TIM1/8/15/16/17 Break Input + and also the PVDE and PLS bits of the Power Control Interface */ +#define LL_SYSCFG_TIMBREAK_SRAM2_PARITY SYSCFG_CFGR2_SPL /*!< Enables and locks the SRAM2_PARITY error signal + with Break Input of TIM1/8/15/16/17 */ +#define LL_SYSCFG_TIMBREAK_LOCKUP SYSCFG_CFGR2_CLL /*!< Enables and locks the LOCKUP output of CortexM4 + with Break Input of TIM1/15/16/17 */ +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EC_SRAM2WRP SYSCFG SRAM2 WRP + * @{ + */ +#define LL_SYSCFG_SRAM2WRP_PAGE0 SYSCFG_SWPR_PAGE0 /*!< SRAM2 Write protection page 0 */ +#define LL_SYSCFG_SRAM2WRP_PAGE1 SYSCFG_SWPR_PAGE1 /*!< SRAM2 Write protection page 1 */ +#define LL_SYSCFG_SRAM2WRP_PAGE2 SYSCFG_SWPR_PAGE2 /*!< SRAM2 Write protection page 2 */ +#define LL_SYSCFG_SRAM2WRP_PAGE3 SYSCFG_SWPR_PAGE3 /*!< SRAM2 Write protection page 3 */ +#define LL_SYSCFG_SRAM2WRP_PAGE4 SYSCFG_SWPR_PAGE4 /*!< SRAM2 Write protection page 4 */ +#define LL_SYSCFG_SRAM2WRP_PAGE5 SYSCFG_SWPR_PAGE5 /*!< SRAM2 Write protection page 5 */ +#define LL_SYSCFG_SRAM2WRP_PAGE6 SYSCFG_SWPR_PAGE6 /*!< SRAM2 Write protection page 6 */ +#define LL_SYSCFG_SRAM2WRP_PAGE7 SYSCFG_SWPR_PAGE7 /*!< SRAM2 Write protection page 7 */ +#define LL_SYSCFG_SRAM2WRP_PAGE8 SYSCFG_SWPR_PAGE8 /*!< SRAM2 Write protection page 8 */ +#define LL_SYSCFG_SRAM2WRP_PAGE9 SYSCFG_SWPR_PAGE9 /*!< SRAM2 Write protection page 9 */ +#define LL_SYSCFG_SRAM2WRP_PAGE10 SYSCFG_SWPR_PAGE10 /*!< SRAM2 Write protection page 10 */ +#define LL_SYSCFG_SRAM2WRP_PAGE11 SYSCFG_SWPR_PAGE11 /*!< SRAM2 Write protection page 11 */ +#define LL_SYSCFG_SRAM2WRP_PAGE12 SYSCFG_SWPR_PAGE12 /*!< SRAM2 Write protection page 12 */ +#define LL_SYSCFG_SRAM2WRP_PAGE13 SYSCFG_SWPR_PAGE13 /*!< SRAM2 Write protection page 13 */ +#define LL_SYSCFG_SRAM2WRP_PAGE14 SYSCFG_SWPR_PAGE14 /*!< SRAM2 Write protection page 14 */ +#define LL_SYSCFG_SRAM2WRP_PAGE15 SYSCFG_SWPR_PAGE15 /*!< SRAM2 Write protection page 15 */ +#if defined(SYSCFG_SWPR_PAGE31) +#define LL_SYSCFG_SRAM2WRP_PAGE16 SYSCFG_SWPR_PAGE16 /*!< SRAM2 Write protection page 16 */ +#define LL_SYSCFG_SRAM2WRP_PAGE17 SYSCFG_SWPR_PAGE17 /*!< SRAM2 Write protection page 17 */ +#define LL_SYSCFG_SRAM2WRP_PAGE18 SYSCFG_SWPR_PAGE18 /*!< SRAM2 Write protection page 18 */ +#define LL_SYSCFG_SRAM2WRP_PAGE19 SYSCFG_SWPR_PAGE19 /*!< SRAM2 Write protection page 19 */ +#define LL_SYSCFG_SRAM2WRP_PAGE20 SYSCFG_SWPR_PAGE20 /*!< SRAM2 Write protection page 20 */ +#define LL_SYSCFG_SRAM2WRP_PAGE21 SYSCFG_SWPR_PAGE21 /*!< SRAM2 Write protection page 21 */ +#define LL_SYSCFG_SRAM2WRP_PAGE22 SYSCFG_SWPR_PAGE22 /*!< SRAM2 Write protection page 22 */ +#define LL_SYSCFG_SRAM2WRP_PAGE23 SYSCFG_SWPR_PAGE23 /*!< SRAM2 Write protection page 23 */ +#define LL_SYSCFG_SRAM2WRP_PAGE24 SYSCFG_SWPR_PAGE24 /*!< SRAM2 Write protection page 24 */ +#define LL_SYSCFG_SRAM2WRP_PAGE25 SYSCFG_SWPR_PAGE25 /*!< SRAM2 Write protection page 25 */ +#define LL_SYSCFG_SRAM2WRP_PAGE26 SYSCFG_SWPR_PAGE26 /*!< SRAM2 Write protection page 26 */ +#define LL_SYSCFG_SRAM2WRP_PAGE27 SYSCFG_SWPR_PAGE27 /*!< SRAM2 Write protection page 27 */ +#define LL_SYSCFG_SRAM2WRP_PAGE28 SYSCFG_SWPR_PAGE28 /*!< SRAM2 Write protection page 28 */ +#define LL_SYSCFG_SRAM2WRP_PAGE29 SYSCFG_SWPR_PAGE29 /*!< SRAM2 Write protection page 29 */ +#define LL_SYSCFG_SRAM2WRP_PAGE30 SYSCFG_SWPR_PAGE30 /*!< SRAM2 Write protection page 30 */ +#define LL_SYSCFG_SRAM2WRP_PAGE31 SYSCFG_SWPR_PAGE31 /*!< SRAM2 Write protection page 31 */ +#endif /* SYSCFG_SWPR_PAGE31 */ +#if defined(SYSCFG_SWPR2_PAGE63) +#define LL_SYSCFG_SRAM2WRP_PAGE32 SYSCFG_SWPR2_PAGE32 /*!< SRAM2 Write protection page 32 */ +#define LL_SYSCFG_SRAM2WRP_PAGE33 SYSCFG_SWPR2_PAGE33 /*!< SRAM2 Write protection page 33 */ +#define LL_SYSCFG_SRAM2WRP_PAGE34 SYSCFG_SWPR2_PAGE34 /*!< SRAM2 Write protection page 34 */ +#define LL_SYSCFG_SRAM2WRP_PAGE35 SYSCFG_SWPR2_PAGE35 /*!< SRAM2 Write protection page 35 */ +#define LL_SYSCFG_SRAM2WRP_PAGE36 SYSCFG_SWPR2_PAGE36 /*!< SRAM2 Write protection page 36 */ +#define LL_SYSCFG_SRAM2WRP_PAGE37 SYSCFG_SWPR2_PAGE37 /*!< SRAM2 Write protection page 37 */ +#define LL_SYSCFG_SRAM2WRP_PAGE38 SYSCFG_SWPR2_PAGE38 /*!< SRAM2 Write protection page 38 */ +#define LL_SYSCFG_SRAM2WRP_PAGE39 SYSCFG_SWPR2_PAGE39 /*!< SRAM2 Write protection page 39 */ +#define LL_SYSCFG_SRAM2WRP_PAGE40 SYSCFG_SWPR2_PAGE40 /*!< SRAM2 Write protection page 40 */ +#define LL_SYSCFG_SRAM2WRP_PAGE41 SYSCFG_SWPR2_PAGE41 /*!< SRAM2 Write protection page 41 */ +#define LL_SYSCFG_SRAM2WRP_PAGE42 SYSCFG_SWPR2_PAGE42 /*!< SRAM2 Write protection page 42 */ +#define LL_SYSCFG_SRAM2WRP_PAGE43 SYSCFG_SWPR2_PAGE43 /*!< SRAM2 Write protection page 43 */ +#define LL_SYSCFG_SRAM2WRP_PAGE44 SYSCFG_SWPR2_PAGE44 /*!< SRAM2 Write protection page 44 */ +#define LL_SYSCFG_SRAM2WRP_PAGE45 SYSCFG_SWPR2_PAGE45 /*!< SRAM2 Write protection page 45 */ +#define LL_SYSCFG_SRAM2WRP_PAGE46 SYSCFG_SWPR2_PAGE46 /*!< SRAM2 Write protection page 46 */ +#define LL_SYSCFG_SRAM2WRP_PAGE47 SYSCFG_SWPR2_PAGE47 /*!< SRAM2 Write protection page 47 */ +#define LL_SYSCFG_SRAM2WRP_PAGE48 SYSCFG_SWPR2_PAGE48 /*!< SRAM2 Write protection page 48 */ +#define LL_SYSCFG_SRAM2WRP_PAGE49 SYSCFG_SWPR2_PAGE49 /*!< SRAM2 Write protection page 49 */ +#define LL_SYSCFG_SRAM2WRP_PAGE50 SYSCFG_SWPR2_PAGE50 /*!< SRAM2 Write protection page 50 */ +#define LL_SYSCFG_SRAM2WRP_PAGE51 SYSCFG_SWPR2_PAGE51 /*!< SRAM2 Write protection page 51 */ +#define LL_SYSCFG_SRAM2WRP_PAGE52 SYSCFG_SWPR2_PAGE52 /*!< SRAM2 Write protection page 52 */ +#define LL_SYSCFG_SRAM2WRP_PAGE53 SYSCFG_SWPR2_PAGE53 /*!< SRAM2 Write protection page 53 */ +#define LL_SYSCFG_SRAM2WRP_PAGE54 SYSCFG_SWPR2_PAGE54 /*!< SRAM2 Write protection page 54 */ +#define LL_SYSCFG_SRAM2WRP_PAGE55 SYSCFG_SWPR2_PAGE55 /*!< SRAM2 Write protection page 55 */ +#define LL_SYSCFG_SRAM2WRP_PAGE56 SYSCFG_SWPR2_PAGE56 /*!< SRAM2 Write protection page 56 */ +#define LL_SYSCFG_SRAM2WRP_PAGE57 SYSCFG_SWPR2_PAGE57 /*!< SRAM2 Write protection page 57 */ +#define LL_SYSCFG_SRAM2WRP_PAGE58 SYSCFG_SWPR2_PAGE58 /*!< SRAM2 Write protection page 58 */ +#define LL_SYSCFG_SRAM2WRP_PAGE59 SYSCFG_SWPR2_PAGE59 /*!< SRAM2 Write protection page 59 */ +#define LL_SYSCFG_SRAM2WRP_PAGE60 SYSCFG_SWPR2_PAGE60 /*!< SRAM2 Write protection page 60 */ +#define LL_SYSCFG_SRAM2WRP_PAGE61 SYSCFG_SWPR2_PAGE61 /*!< SRAM2 Write protection page 61 */ +#define LL_SYSCFG_SRAM2WRP_PAGE62 SYSCFG_SWPR2_PAGE62 /*!< SRAM2 Write protection page 62 */ +#define LL_SYSCFG_SRAM2WRP_PAGE63 SYSCFG_SWPR2_PAGE63 /*!< SRAM2 Write protection page 63 */ +#endif /* SYSCFG_SWPR2_PAGE63 */ +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EC_TRACE DBGMCU TRACE Pin Assignment + * @{ + */ +#define LL_DBGMCU_TRACE_NONE 0x00000000U /*!< TRACE pins not assigned (default state) */ +#define LL_DBGMCU_TRACE_ASYNCH DBGMCU_CR_TRACE_IOEN /*!< TRACE pin assignment for Asynchronous Mode */ +#define LL_DBGMCU_TRACE_SYNCH_SIZE1 (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE_0) /*!< TRACE pin assignment for Synchronous Mode with a TRACEDATA size of 1 */ +#define LL_DBGMCU_TRACE_SYNCH_SIZE2 (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE_1) /*!< TRACE pin assignment for Synchronous Mode with a TRACEDATA size of 2 */ +#define LL_DBGMCU_TRACE_SYNCH_SIZE4 (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE) /*!< TRACE pin assignment for Synchronous Mode with a TRACEDATA size of 4 */ +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EC_APB1_GRP1_STOP_IP DBGMCU APB1 GRP1 STOP IP + * @{ + */ +#define LL_DBGMCU_APB1_GRP1_TIM2_STOP DBGMCU_APB1FZR1_DBG_TIM2_STOP /*!< The counter clock of TIM2 is stopped when the core is halted*/ +#if defined(TIM3) +#define LL_DBGMCU_APB1_GRP1_TIM3_STOP DBGMCU_APB1FZR1_DBG_TIM3_STOP /*!< The counter clock of TIM3 is stopped when the core is halted*/ +#endif /* TIM3 */ +#if defined(TIM4) +#define LL_DBGMCU_APB1_GRP1_TIM4_STOP DBGMCU_APB1FZR1_DBG_TIM4_STOP /*!< The counter clock of TIM4 is stopped when the core is halted*/ +#endif /* TIM4 */ +#if defined(TIM5) +#define LL_DBGMCU_APB1_GRP1_TIM5_STOP DBGMCU_APB1FZR1_DBG_TIM5_STOP /*!< The counter clock of TIM5 is stopped when the core is halted*/ +#endif /* TIM5 */ +#define LL_DBGMCU_APB1_GRP1_TIM6_STOP DBGMCU_APB1FZR1_DBG_TIM6_STOP /*!< The counter clock of TIM6 is stopped when the core is halted*/ +#if defined(TIM7) +#define LL_DBGMCU_APB1_GRP1_TIM7_STOP DBGMCU_APB1FZR1_DBG_TIM7_STOP /*!< The counter clock of TIM7 is stopped when the core is halted*/ +#endif /* TIM7 */ +#define LL_DBGMCU_APB1_GRP1_RTC_STOP DBGMCU_APB1FZR1_DBG_RTC_STOP /*!< The clock of the RTC counter is stopped when the core is halted*/ +#define LL_DBGMCU_APB1_GRP1_WWDG_STOP DBGMCU_APB1FZR1_DBG_WWDG_STOP /*!< The window watchdog counter clock is stopped when the core is halted*/ +#define LL_DBGMCU_APB1_GRP1_IWDG_STOP DBGMCU_APB1FZR1_DBG_IWDG_STOP /*!< The independent watchdog counter clock is stopped when the core is halted*/ +#define LL_DBGMCU_APB1_GRP1_I2C1_STOP DBGMCU_APB1FZR1_DBG_I2C1_STOP /*!< The I2C1 SMBus timeout is frozen*/ +#if defined(I2C2) +#define LL_DBGMCU_APB1_GRP1_I2C2_STOP DBGMCU_APB1FZR1_DBG_I2C2_STOP /*!< The I2C2 SMBus timeout is frozen*/ +#endif /* I2C2 */ +#define LL_DBGMCU_APB1_GRP1_I2C3_STOP DBGMCU_APB1FZR1_DBG_I2C3_STOP /*!< The I2C3 SMBus timeout is frozen*/ +#define LL_DBGMCU_APB1_GRP1_CAN_STOP DBGMCU_APB1FZR1_DBG_CAN_STOP /*!< The bxCAN receive registers are frozen*/ +#if defined(CAN2) +#define LL_DBGMCU_APB1_GRP1_CAN2_STOP DBGMCU_APB1FZR1_DBG_CAN2_STOP /*!< The bxCAN2 receive registers are frozen*/ +#endif /* CAN2 */ +#define LL_DBGMCU_APB1_GRP1_LPTIM1_STOP DBGMCU_APB1FZR1_DBG_LPTIM1_STOP /*!< The counter clock of LPTIM1 is stopped when the core is halted*/ +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EC_APB1_GRP2_STOP_IP DBGMCU APB1 GRP2 STOP IP + * @{ + */ +#if defined(I2C4) +#define LL_DBGMCU_APB1_GRP2_I2C4_STOP DBGMCU_APB1FZR2_DBG_I2C4_STOP /*!< The I2C4 SMBus timeout is frozen*/ +#endif /* I2C4 */ +#define LL_DBGMCU_APB1_GRP2_LPTIM2_STOP DBGMCU_APB1FZR2_DBG_LPTIM2_STOP /*!< The counter clock of LPTIM2 is stopped when the core is halted*/ +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EC_APB2_GRP1_STOP_IP DBGMCU APB2 GRP1 STOP IP + * @{ + */ +#define LL_DBGMCU_APB2_GRP1_TIM1_STOP DBGMCU_APB2FZ_DBG_TIM1_STOP /*!< The counter clock of TIM1 is stopped when the core is halted*/ +#if defined(TIM8) +#define LL_DBGMCU_APB2_GRP1_TIM8_STOP DBGMCU_APB2FZ_DBG_TIM8_STOP /*!< The counter clock of TIM8 is stopped when the core is halted*/ +#endif /* TIM8 */ +#define LL_DBGMCU_APB2_GRP1_TIM15_STOP DBGMCU_APB2FZ_DBG_TIM15_STOP /*!< The counter clock of TIM15 is stopped when the core is halted*/ +#define LL_DBGMCU_APB2_GRP1_TIM16_STOP DBGMCU_APB2FZ_DBG_TIM16_STOP /*!< The counter clock of TIM16 is stopped when the core is halted*/ +#if defined(TIM17) +#define LL_DBGMCU_APB2_GRP1_TIM17_STOP DBGMCU_APB2FZ_DBG_TIM17_STOP /*!< The counter clock of TIM17 is stopped when the core is halted*/ +#endif /* TIM17 */ +/** + * @} + */ + +#if defined(VREFBUF) +/** @defgroup SYSTEM_LL_EC_VOLTAGE VREFBUF VOLTAGE + * @{ + */ +#define LL_VREFBUF_VOLTAGE_SCALE0 ((uint32_t)0x00000000) /*!< Voltage reference scale 0 (VREF_OUT1) */ +#define LL_VREFBUF_VOLTAGE_SCALE1 VREFBUF_CSR_VRS /*!< Voltage reference scale 1 (VREF_OUT2) */ +/** + * @} + */ +#endif /* VREFBUF */ + +/** @defgroup SYSTEM_LL_EC_LATENCY FLASH LATENCY + * @{ + */ +#define LL_FLASH_LATENCY_0 FLASH_ACR_LATENCY_0WS /*!< FLASH Zero wait state */ +#define LL_FLASH_LATENCY_1 FLASH_ACR_LATENCY_1WS /*!< FLASH One wait state */ +#define LL_FLASH_LATENCY_2 FLASH_ACR_LATENCY_2WS /*!< FLASH Two wait states */ +#define LL_FLASH_LATENCY_3 FLASH_ACR_LATENCY_3WS /*!< FLASH Three wait states */ +#define LL_FLASH_LATENCY_4 FLASH_ACR_LATENCY_4WS /*!< FLASH Four wait states */ +#if defined(FLASH_ACR_LATENCY_5WS) +#define LL_FLASH_LATENCY_5 FLASH_ACR_LATENCY_5WS /*!< FLASH five wait state */ +#define LL_FLASH_LATENCY_6 FLASH_ACR_LATENCY_6WS /*!< FLASH six wait state */ +#define LL_FLASH_LATENCY_7 FLASH_ACR_LATENCY_7WS /*!< FLASH seven wait states */ +#define LL_FLASH_LATENCY_8 FLASH_ACR_LATENCY_8WS /*!< FLASH eight wait states */ +#define LL_FLASH_LATENCY_9 FLASH_ACR_LATENCY_9WS /*!< FLASH nine wait states */ +#define LL_FLASH_LATENCY_10 FLASH_ACR_LATENCY_10WS /*!< FLASH ten wait states */ +#define LL_FLASH_LATENCY_11 FLASH_ACR_LATENCY_11WS /*!< FLASH eleven wait states */ +#define LL_FLASH_LATENCY_12 FLASH_ACR_LATENCY_12WS /*!< FLASH twelve wait states */ +#define LL_FLASH_LATENCY_13 FLASH_ACR_LATENCY_13WS /*!< FLASH thirteen wait states */ +#define LL_FLASH_LATENCY_14 FLASH_ACR_LATENCY_14WS /*!< FLASH fourteen wait states */ +#define LL_FLASH_LATENCY_15 FLASH_ACR_LATENCY_15WS /*!< FLASH fifteen wait states */ +#endif +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup SYSTEM_LL_Exported_Functions SYSTEM Exported Functions + * @{ + */ + +/** @defgroup SYSTEM_LL_EF_SYSCFG SYSCFG + * @{ + */ + +/** + * @brief Set memory mapping at address 0x00000000 + * @rmtoll SYSCFG_MEMRMP MEM_MODE LL_SYSCFG_SetRemapMemory + * @param Memory This parameter can be one of the following values: + * @arg @ref LL_SYSCFG_REMAP_FLASH + * @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH + * @arg @ref LL_SYSCFG_REMAP_SRAM + * @arg @ref LL_SYSCFG_REMAP_FMC (*) + * @arg @ref LL_SYSCFG_REMAP_QUADSPI + * + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_SetRemapMemory(uint32_t Memory) +{ + MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE, Memory); +} + +/** + * @brief Get memory mapping at address 0x00000000 + * @rmtoll SYSCFG_MEMRMP MEM_MODE LL_SYSCFG_GetRemapMemory + * @retval Returned value can be one of the following values: + * @arg @ref LL_SYSCFG_REMAP_FLASH + * @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH + * @arg @ref LL_SYSCFG_REMAP_SRAM + * @arg @ref LL_SYSCFG_REMAP_FMC (*) + * @arg @ref LL_SYSCFG_REMAP_QUADSPI + * + * (*) value not defined in all devices + */ +__STATIC_INLINE uint32_t LL_SYSCFG_GetRemapMemory(void) +{ + return (uint32_t)(READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE)); +} + +#if defined(SYSCFG_MEMRMP_FB_MODE) +/** + * @brief Select Flash bank mode (Bank flashed at 0x08000000) + * @rmtoll SYSCFG_MEMRMP FB_MODE LL_SYSCFG_SetFlashBankMode + * @param Bank This parameter can be one of the following values: + * @arg @ref LL_SYSCFG_BANKMODE_BANK1 + * @arg @ref LL_SYSCFG_BANKMODE_BANK2 + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_SetFlashBankMode(uint32_t Bank) +{ + MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_FB_MODE, Bank); +} + +/** + * @brief Get Flash bank mode (Bank flashed at 0x08000000) + * @rmtoll SYSCFG_MEMRMP FB_MODE LL_SYSCFG_GetFlashBankMode + * @retval Returned value can be one of the following values: + * @arg @ref LL_SYSCFG_BANKMODE_BANK1 + * @arg @ref LL_SYSCFG_BANKMODE_BANK2 + */ +__STATIC_INLINE uint32_t LL_SYSCFG_GetFlashBankMode(void) +{ + return (uint32_t)(READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_FB_MODE)); +} +#endif /* SYSCFG_MEMRMP_FB_MODE */ + +/** + * @brief Firewall protection enabled + * @rmtoll SYSCFG_CFGR1 FWDIS LL_SYSCFG_EnableFirewall + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_EnableFirewall(void) +{ + CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FWDIS); +} + +/** + * @brief Check if Firewall protection is enabled or not + * @rmtoll SYSCFG_CFGR1 FWDIS LL_SYSCFG_IsEnabledFirewall + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledFirewall(void) +{ + return !(READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FWDIS) == SYSCFG_CFGR1_FWDIS); +} + +/** + * @brief Enable I/O analog switch voltage booster. + * @note When voltage booster is enabled, I/O analog switches are supplied + * by a dedicated voltage booster, from VDD power domain. This is + * the recommended configuration with low VDDA voltage operation. + * @note The I/O analog switch voltage booster is relevant for peripherals + * using I/O in analog input: ADC, COMP, OPAMP. + * However, COMP and OPAMP inputs have a high impedance and + * voltage booster do not impact performance significantly. + * Therefore, the voltage booster is mainly intended for + * usage with ADC. + * @rmtoll SYSCFG_CFGR1 BOOSTEN LL_SYSCFG_EnableAnalogBooster + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_EnableAnalogBooster(void) +{ + SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN); +} + +/** + * @brief Disable I/O analog switch voltage booster. + * @note When voltage booster is enabled, I/O analog switches are supplied + * by a dedicated voltage booster, from VDD power domain. This is + * the recommended configuration with low VDDA voltage operation. + * @note The I/O analog switch voltage booster is relevant for peripherals + * using I/O in analog input: ADC, COMP, OPAMP. + * However, COMP and OPAMP inputs have a high impedance and + * voltage booster do not impact performance significantly. + * Therefore, the voltage booster is mainly intended for + * usage with ADC. + * @rmtoll SYSCFG_CFGR1 BOOSTEN LL_SYSCFG_DisableAnalogBooster + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_DisableAnalogBooster(void) +{ + CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN); +} + +/** + * @brief Enable the I2C fast mode plus driving capability. + * @rmtoll SYSCFG_CFGR1 I2C_PBx_FMP LL_SYSCFG_EnableFastModePlus\n + * SYSCFG_CFGR1 I2Cx_FMP LL_SYSCFG_EnableFastModePlus + * @param ConfigFastModePlus This parameter can be a combination of the following values: + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6 + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7 + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8 (*) + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9 (*) + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1 + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*) + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3 + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C4 (*) + * + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus) +{ + SET_BIT(SYSCFG->CFGR1, ConfigFastModePlus); +} + +/** + * @brief Disable the I2C fast mode plus driving capability. + * @rmtoll SYSCFG_CFGR1 I2C_PBx_FMP LL_SYSCFG_DisableFastModePlus\n + * SYSCFG_CFGR1 I2Cx_FMP LL_SYSCFG_DisableFastModePlus + * @param ConfigFastModePlus This parameter can be a combination of the following values: + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6 + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7 + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8 (*) + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9 (*) + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1 + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*) + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3 + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C4 (*) + * + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_DisableFastModePlus(uint32_t ConfigFastModePlus) +{ + CLEAR_BIT(SYSCFG->CFGR1, ConfigFastModePlus); +} + +/** + * @brief Enable Floating Point Unit Invalid operation Interrupt + * @rmtoll SYSCFG_CFGR1 FPU_IE_0 LL_SYSCFG_EnableIT_FPU_IOC + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IOC(void) +{ + SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0); +} + +/** + * @brief Enable Floating Point Unit Divide-by-zero Interrupt + * @rmtoll SYSCFG_CFGR1 FPU_IE_1 LL_SYSCFG_EnableIT_FPU_DZC + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_DZC(void) +{ + SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1); +} + +/** + * @brief Enable Floating Point Unit Underflow Interrupt + * @rmtoll SYSCFG_CFGR1 FPU_IE_2 LL_SYSCFG_EnableIT_FPU_UFC + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_UFC(void) +{ + SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2); +} + +/** + * @brief Enable Floating Point Unit Overflow Interrupt + * @rmtoll SYSCFG_CFGR1 FPU_IE_3 LL_SYSCFG_EnableIT_FPU_OFC + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_OFC(void) +{ + SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3); +} + +/** + * @brief Enable Floating Point Unit Input denormal Interrupt + * @rmtoll SYSCFG_CFGR1 FPU_IE_4 LL_SYSCFG_EnableIT_FPU_IDC + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IDC(void) +{ + SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4); +} + +/** + * @brief Enable Floating Point Unit Inexact Interrupt + * @rmtoll SYSCFG_CFGR1 FPU_IE_5 LL_SYSCFG_EnableIT_FPU_IXC + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IXC(void) +{ + SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5); +} + +/** + * @brief Disable Floating Point Unit Invalid operation Interrupt + * @rmtoll SYSCFG_CFGR1 FPU_IE_0 LL_SYSCFG_DisableIT_FPU_IOC + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IOC(void) +{ + CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0); +} + +/** + * @brief Disable Floating Point Unit Divide-by-zero Interrupt + * @rmtoll SYSCFG_CFGR1 FPU_IE_1 LL_SYSCFG_DisableIT_FPU_DZC + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_DZC(void) +{ + CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1); +} + +/** + * @brief Disable Floating Point Unit Underflow Interrupt + * @rmtoll SYSCFG_CFGR1 FPU_IE_2 LL_SYSCFG_DisableIT_FPU_UFC + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_UFC(void) +{ + CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2); +} + +/** + * @brief Disable Floating Point Unit Overflow Interrupt + * @rmtoll SYSCFG_CFGR1 FPU_IE_3 LL_SYSCFG_DisableIT_FPU_OFC + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_OFC(void) +{ + CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3); +} + +/** + * @brief Disable Floating Point Unit Input denormal Interrupt + * @rmtoll SYSCFG_CFGR1 FPU_IE_4 LL_SYSCFG_DisableIT_FPU_IDC + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IDC(void) +{ + CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4); +} + +/** + * @brief Disable Floating Point Unit Inexact Interrupt + * @rmtoll SYSCFG_CFGR1 FPU_IE_5 LL_SYSCFG_DisableIT_FPU_IXC + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IXC(void) +{ + CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5); +} + +/** + * @brief Check if Floating Point Unit Invalid operation Interrupt source is enabled or disabled. + * @rmtoll SYSCFG_CFGR1 FPU_IE_0 LL_SYSCFG_IsEnabledIT_FPU_IOC + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IOC(void) +{ + return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0) == (SYSCFG_CFGR1_FPU_IE_0)); +} + +/** + * @brief Check if Floating Point Unit Divide-by-zero Interrupt source is enabled or disabled. + * @rmtoll SYSCFG_CFGR1 FPU_IE_1 LL_SYSCFG_IsEnabledIT_FPU_DZC + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_DZC(void) +{ + return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1) == (SYSCFG_CFGR1_FPU_IE_1)); +} + +/** + * @brief Check if Floating Point Unit Underflow Interrupt source is enabled or disabled. + * @rmtoll SYSCFG_CFGR1 FPU_IE_2 LL_SYSCFG_IsEnabledIT_FPU_UFC + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_UFC(void) +{ + return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2) == (SYSCFG_CFGR1_FPU_IE_2)); +} + +/** + * @brief Check if Floating Point Unit Overflow Interrupt source is enabled or disabled. + * @rmtoll SYSCFG_CFGR1 FPU_IE_3 LL_SYSCFG_IsEnabledIT_FPU_OFC + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_OFC(void) +{ + return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3) == (SYSCFG_CFGR1_FPU_IE_3)); +} + +/** + * @brief Check if Floating Point Unit Input denormal Interrupt source is enabled or disabled. + * @rmtoll SYSCFG_CFGR1 FPU_IE_4 LL_SYSCFG_IsEnabledIT_FPU_IDC + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IDC(void) +{ + return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4) == (SYSCFG_CFGR1_FPU_IE_4)); +} + +/** + * @brief Check if Floating Point Unit Inexact Interrupt source is enabled or disabled. + * @rmtoll SYSCFG_CFGR1 FPU_IE_5 LL_SYSCFG_IsEnabledIT_FPU_IXC + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IXC(void) +{ + return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5) == (SYSCFG_CFGR1_FPU_IE_5)); +} + +/** + * @brief Configure source input for the EXTI external interrupt. + * @rmtoll SYSCFG_EXTICR1 EXTIx LL_SYSCFG_SetEXTISource\n + * SYSCFG_EXTICR2 EXTIx LL_SYSCFG_SetEXTISource\n + * SYSCFG_EXTICR3 EXTIx LL_SYSCFG_SetEXTISource\n + * SYSCFG_EXTICR4 EXTIx LL_SYSCFG_SetEXTISource + * @param Port This parameter can be one of the following values: + * @arg @ref LL_SYSCFG_EXTI_PORTA + * @arg @ref LL_SYSCFG_EXTI_PORTB + * @arg @ref LL_SYSCFG_EXTI_PORTC + * @arg @ref LL_SYSCFG_EXTI_PORTD + * @arg @ref LL_SYSCFG_EXTI_PORTE + * @arg @ref LL_SYSCFG_EXTI_PORTF (*) + * @arg @ref LL_SYSCFG_EXTI_PORTG (*) + * @arg @ref LL_SYSCFG_EXTI_PORTH + * @arg @ref LL_SYSCFG_EXTI_PORTI (*) + * + * (*) value not defined in all devices + * @param Line This parameter can be one of the following values: + * @arg @ref LL_SYSCFG_EXTI_LINE0 + * @arg @ref LL_SYSCFG_EXTI_LINE1 + * @arg @ref LL_SYSCFG_EXTI_LINE2 + * @arg @ref LL_SYSCFG_EXTI_LINE3 + * @arg @ref LL_SYSCFG_EXTI_LINE4 + * @arg @ref LL_SYSCFG_EXTI_LINE5 + * @arg @ref LL_SYSCFG_EXTI_LINE6 + * @arg @ref LL_SYSCFG_EXTI_LINE7 + * @arg @ref LL_SYSCFG_EXTI_LINE8 + * @arg @ref LL_SYSCFG_EXTI_LINE9 + * @arg @ref LL_SYSCFG_EXTI_LINE10 + * @arg @ref LL_SYSCFG_EXTI_LINE11 + * @arg @ref LL_SYSCFG_EXTI_LINE12 + * @arg @ref LL_SYSCFG_EXTI_LINE13 + * @arg @ref LL_SYSCFG_EXTI_LINE14 + * @arg @ref LL_SYSCFG_EXTI_LINE15 + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line) +{ + MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U), Port << POSITION_VAL((Line >> 16U))); +} + +/** + * @brief Get the configured defined for specific EXTI Line + * @rmtoll SYSCFG_EXTICR1 EXTIx LL_SYSCFG_GetEXTISource\n + * SYSCFG_EXTICR2 EXTIx LL_SYSCFG_GetEXTISource\n + * SYSCFG_EXTICR3 EXTIx LL_SYSCFG_GetEXTISource\n + * SYSCFG_EXTICR4 EXTIx LL_SYSCFG_GetEXTISource + * @param Line This parameter can be one of the following values: + * @arg @ref LL_SYSCFG_EXTI_LINE0 + * @arg @ref LL_SYSCFG_EXTI_LINE1 + * @arg @ref LL_SYSCFG_EXTI_LINE2 + * @arg @ref LL_SYSCFG_EXTI_LINE3 + * @arg @ref LL_SYSCFG_EXTI_LINE4 + * @arg @ref LL_SYSCFG_EXTI_LINE5 + * @arg @ref LL_SYSCFG_EXTI_LINE6 + * @arg @ref LL_SYSCFG_EXTI_LINE7 + * @arg @ref LL_SYSCFG_EXTI_LINE8 + * @arg @ref LL_SYSCFG_EXTI_LINE9 + * @arg @ref LL_SYSCFG_EXTI_LINE10 + * @arg @ref LL_SYSCFG_EXTI_LINE11 + * @arg @ref LL_SYSCFG_EXTI_LINE12 + * @arg @ref LL_SYSCFG_EXTI_LINE13 + * @arg @ref LL_SYSCFG_EXTI_LINE14 + * @arg @ref LL_SYSCFG_EXTI_LINE15 + * @retval Returned value can be one of the following values: + * @arg @ref LL_SYSCFG_EXTI_PORTA + * @arg @ref LL_SYSCFG_EXTI_PORTB + * @arg @ref LL_SYSCFG_EXTI_PORTC + * @arg @ref LL_SYSCFG_EXTI_PORTD + * @arg @ref LL_SYSCFG_EXTI_PORTE + * @arg @ref LL_SYSCFG_EXTI_PORTF (*) + * @arg @ref LL_SYSCFG_EXTI_PORTG (*) + * @arg @ref LL_SYSCFG_EXTI_PORTH + * @arg @ref LL_SYSCFG_EXTI_PORTI (*) + * + * (*) value not defined in all devices + */ +__STATIC_INLINE uint32_t LL_SYSCFG_GetEXTISource(uint32_t Line) +{ + return (uint32_t)(READ_BIT(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U)) >> POSITION_VAL(Line >> 16U)); +} + +/** + * @brief Enable SRAM2 Erase (starts a hardware SRAM2 erase operation. This bit is + * automatically cleared at the end of the SRAM2 erase operation.) + * @note This bit is write-protected: setting this bit is possible only after the + * correct key sequence is written in the SYSCFG_SKR register as described in + * the Reference Manual. + * @rmtoll SYSCFG_SCSR SRAM2ER LL_SYSCFG_EnableSRAM2Erase + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_EnableSRAM2Erase(void) +{ + /* Starts a hardware SRAM2 erase operation*/ + SET_BIT(SYSCFG->SCSR, SYSCFG_SCSR_SRAM2ER); +} + +/** + * @brief Check if SRAM2 erase operation is on going + * @rmtoll SYSCFG_SCSR SRAM2BSY LL_SYSCFG_IsSRAM2EraseOngoing + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsSRAM2EraseOngoing(void) +{ + return (READ_BIT(SYSCFG->SCSR, SYSCFG_SCSR_SRAM2BSY) == (SYSCFG_SCSR_SRAM2BSY)); +} + +/** + * @brief Set connections to TIM1/8/15/16/17 Break inputs + * @rmtoll SYSCFG_CFGR2 CLL LL_SYSCFG_SetTIMBreakInputs\n + * SYSCFG_CFGR2 SPL LL_SYSCFG_SetTIMBreakInputs\n + * SYSCFG_CFGR2 PVDL LL_SYSCFG_SetTIMBreakInputs\n + * SYSCFG_CFGR2 ECCL LL_SYSCFG_SetTIMBreakInputs + * @param Break This parameter can be a combination of the following values: + * @arg @ref LL_SYSCFG_TIMBREAK_ECC + * @arg @ref LL_SYSCFG_TIMBREAK_PVD + * @arg @ref LL_SYSCFG_TIMBREAK_SRAM2_PARITY + * @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_SetTIMBreakInputs(uint32_t Break) +{ + MODIFY_REG(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL | SYSCFG_CFGR2_SPL | SYSCFG_CFGR2_PVDL | SYSCFG_CFGR2_ECCL, Break); +} + +/** + * @brief Get connections to TIM1/8/15/16/17 Break inputs + * @rmtoll SYSCFG_CFGR2 CLL LL_SYSCFG_GetTIMBreakInputs\n + * SYSCFG_CFGR2 SPL LL_SYSCFG_GetTIMBreakInputs\n + * SYSCFG_CFGR2 PVDL LL_SYSCFG_GetTIMBreakInputs\n + * SYSCFG_CFGR2 ECCL LL_SYSCFG_GetTIMBreakInputs + * @retval Returned value can be can be a combination of the following values: + * @arg @ref LL_SYSCFG_TIMBREAK_ECC + * @arg @ref LL_SYSCFG_TIMBREAK_PVD + * @arg @ref LL_SYSCFG_TIMBREAK_SRAM2_PARITY + * @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP + */ +__STATIC_INLINE uint32_t LL_SYSCFG_GetTIMBreakInputs(void) +{ + return (uint32_t)(READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL | SYSCFG_CFGR2_SPL | SYSCFG_CFGR2_PVDL | SYSCFG_CFGR2_ECCL)); +} + +/** + * @brief Check if SRAM2 parity error detected + * @rmtoll SYSCFG_CFGR2 SPF LL_SYSCFG_IsActiveFlag_SP + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SP(void) +{ + return (READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPF) == (SYSCFG_CFGR2_SPF)); +} + +/** + * @brief Clear SRAM2 parity error flag + * @rmtoll SYSCFG_CFGR2 SPF LL_SYSCFG_ClearFlag_SP + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_ClearFlag_SP(void) +{ + SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPF); +} + +/** + * @brief Enable SRAM2 page write protection for Pages in range 0 to 31 + * @note Write protection is cleared only by a system reset + * @rmtoll SYSCFG_SWPR PxWP LL_SYSCFG_EnableSRAM2PageWRP_0_31 + * @param SRAM2WRP This parameter can be a combination of the following values: + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE0 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE1 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE2 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE3 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE4 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE5 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE6 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE7 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE8 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE9 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE10 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE11 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE12 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE13 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE14 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE15 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE16 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE17 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE18 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE19 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE20 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE21 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE22 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE23 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE24 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE25 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE26 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE27 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE28 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE29 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE30 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE31 (*) + * + * (*) value not defined in all devices + * @retval None + */ +/* Legacy define */ +#define LL_SYSCFG_EnableSRAM2PageWRP LL_SYSCFG_EnableSRAM2PageWRP_0_31 +__STATIC_INLINE void LL_SYSCFG_EnableSRAM2PageWRP_0_31(uint32_t SRAM2WRP) +{ + SET_BIT(SYSCFG->SWPR, SRAM2WRP); +} + +#if defined(SYSCFG_SWPR2_PAGE63) +/** + * @brief Enable SRAM2 page write protection for Pages in range 32 to 63 + * @note Write protection is cleared only by a system reset + * @rmtoll SYSCFG_SWPR2 PxWP LL_SYSCFG_EnableSRAM2PageWRP_32_63 + * @param SRAM2WRP This parameter can be a combination of the following values: + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE32 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE33 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE34 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE35 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE36 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE37 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE38 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE39 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE40 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE41 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE42 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE43 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE44 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE45 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE46 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE47 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE48 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE49 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE50 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE51 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE52 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE53 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE54 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE55 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE56 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE57 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE58 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE59 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE60 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE61 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE62 (*) + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE63 (*) + * + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_EnableSRAM2PageWRP_32_63(uint32_t SRAM2WRP) +{ + SET_BIT(SYSCFG->SWPR2, SRAM2WRP); +} +#endif /* SYSCFG_SWPR2_PAGE63 */ + +/** + * @brief SRAM2 page write protection lock prior to erase + * @rmtoll SYSCFG_SKR KEY LL_SYSCFG_LockSRAM2WRP + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_LockSRAM2WRP(void) +{ + /* Writing a wrong key reactivates the write protection */ + WRITE_REG(SYSCFG->SKR, 0x00); +} + +/** + * @brief SRAM2 page write protection unlock prior to erase + * @rmtoll SYSCFG_SKR KEY LL_SYSCFG_UnlockSRAM2WRP + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_UnlockSRAM2WRP(void) +{ + /* unlock the write protection of the SRAM2ER bit */ + WRITE_REG(SYSCFG->SKR, 0xCA); + WRITE_REG(SYSCFG->SKR, 0x53); +} + +/** + * @} + */ + + +/** @defgroup SYSTEM_LL_EF_DBGMCU DBGMCU + * @{ + */ + +/** + * @brief Return the device identifier + * @rmtoll DBGMCU_IDCODE DEV_ID LL_DBGMCU_GetDeviceID + * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF (ex: device ID is 0x6415) + */ +__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void) +{ + return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID)); +} + +/** + * @brief Return the device revision identifier + * @note This field indicates the revision of the device. + * @rmtoll DBGMCU_IDCODE REV_ID LL_DBGMCU_GetRevisionID + * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF + */ +__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void) +{ + return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos); +} + +/** + * @brief Enable the Debug Module during SLEEP mode + * @rmtoll DBGMCU_CR DBG_SLEEP LL_DBGMCU_EnableDBGSleepMode + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void) +{ + SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP); +} + +/** + * @brief Disable the Debug Module during SLEEP mode + * @rmtoll DBGMCU_CR DBG_SLEEP LL_DBGMCU_DisableDBGSleepMode + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_DisableDBGSleepMode(void) +{ + CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP); +} + +/** + * @brief Enable the Debug Module during STOP mode + * @rmtoll DBGMCU_CR DBG_STOP LL_DBGMCU_EnableDBGStopMode + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void) +{ + SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP); +} + +/** + * @brief Disable the Debug Module during STOP mode + * @rmtoll DBGMCU_CR DBG_STOP LL_DBGMCU_DisableDBGStopMode + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void) +{ + CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP); +} + +/** + * @brief Enable the Debug Module during STANDBY mode + * @rmtoll DBGMCU_CR DBG_STANDBY LL_DBGMCU_EnableDBGStandbyMode + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void) +{ + SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY); +} + +/** + * @brief Disable the Debug Module during STANDBY mode + * @rmtoll DBGMCU_CR DBG_STANDBY LL_DBGMCU_DisableDBGStandbyMode + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(void) +{ + CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY); +} + +/** + * @brief Set Trace pin assignment control + * @rmtoll DBGMCU_CR TRACE_IOEN LL_DBGMCU_SetTracePinAssignment\n + * DBGMCU_CR TRACE_MODE LL_DBGMCU_SetTracePinAssignment + * @param PinAssignment This parameter can be one of the following values: + * @arg @ref LL_DBGMCU_TRACE_NONE + * @arg @ref LL_DBGMCU_TRACE_ASYNCH + * @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE1 + * @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE2 + * @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE4 + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_SetTracePinAssignment(uint32_t PinAssignment) +{ + MODIFY_REG(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE, PinAssignment); +} + +/** + * @brief Get Trace pin assignment control + * @rmtoll DBGMCU_CR TRACE_IOEN LL_DBGMCU_GetTracePinAssignment\n + * DBGMCU_CR TRACE_MODE LL_DBGMCU_GetTracePinAssignment + * @retval Returned value can be one of the following values: + * @arg @ref LL_DBGMCU_TRACE_NONE + * @arg @ref LL_DBGMCU_TRACE_ASYNCH + * @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE1 + * @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE2 + * @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE4 + */ +__STATIC_INLINE uint32_t LL_DBGMCU_GetTracePinAssignment(void) +{ + return (uint32_t)(READ_BIT(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE)); +} + +/** + * @brief Freeze APB1 peripherals (group1 peripherals) + * @rmtoll DBGMCU_APB1FZR1 DBG_xxxx_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP (*) + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP (*) + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM5_STOP (*) + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP (*) + * @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP (*) + * @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_CAN_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_CAN2_STOP (*) + * @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM1_STOP + * + * (*) value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs) +{ + SET_BIT(DBGMCU->APB1FZR1, Periphs); +} + +/** + * @brief Freeze APB1 peripherals (group2 peripherals) + * @rmtoll DBGMCU_APB1FZR2 DBG_xxxx_STOP LL_DBGMCU_APB1_GRP2_FreezePeriph + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_DBGMCU_APB1_GRP2_I2C4_STOP (*) + * @arg @ref LL_DBGMCU_APB1_GRP2_LPTIM2_STOP + * + * (*) value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_APB1_GRP2_FreezePeriph(uint32_t Periphs) +{ + SET_BIT(DBGMCU->APB1FZR2, Periphs); +} + +/** + * @brief Unfreeze APB1 peripherals (group1 peripherals) + * @rmtoll DBGMCU_APB1FZR1 DBG_xxxx_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP (*) + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP (*) + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM5_STOP (*) + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP (*) + * @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP (*) + * @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_CAN_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_CAN2_STOP (*) + * @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM1_STOP + * + * (*) value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs) +{ + CLEAR_BIT(DBGMCU->APB1FZR1, Periphs); +} + +/** + * @brief Unfreeze APB1 peripherals (group2 peripherals) + * @rmtoll DBGMCU_APB1FZR2 DBG_xxxx_STOP LL_DBGMCU_APB1_GRP2_UnFreezePeriph + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_DBGMCU_APB1_GRP2_I2C4_STOP (*) + * @arg @ref LL_DBGMCU_APB1_GRP2_LPTIM2_STOP + * + * (*) value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_APB1_GRP2_UnFreezePeriph(uint32_t Periphs) +{ + CLEAR_BIT(DBGMCU->APB1FZR2, Periphs); +} + +/** + * @brief Freeze APB2 peripherals + * @rmtoll DBGMCU_APB2FZ DBG_TIMx_STOP LL_DBGMCU_APB2_GRP1_FreezePeriph + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP + * @arg @ref LL_DBGMCU_APB2_GRP1_TIM8_STOP (*) + * @arg @ref LL_DBGMCU_APB2_GRP1_TIM15_STOP + * @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP + * @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP (*) + * + * (*) value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs) +{ + SET_BIT(DBGMCU->APB2FZ, Periphs); +} + +/** + * @brief Unfreeze APB2 peripherals + * @rmtoll DBGMCU_APB2FZ DBG_TIMx_STOP LL_DBGMCU_APB2_GRP1_UnFreezePeriph + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP + * @arg @ref LL_DBGMCU_APB2_GRP1_TIM8_STOP (*) + * @arg @ref LL_DBGMCU_APB2_GRP1_TIM15_STOP + * @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP + * @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP (*) + * + * (*) value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_UnFreezePeriph(uint32_t Periphs) +{ + CLEAR_BIT(DBGMCU->APB2FZ, Periphs); +} + +/** + * @} + */ + +#if defined(VREFBUF) +/** @defgroup SYSTEM_LL_EF_VREFBUF VREFBUF + * @{ + */ + +/** + * @brief Enable Internal voltage reference + * @rmtoll VREFBUF_CSR ENVR LL_VREFBUF_Enable + * @retval None + */ +__STATIC_INLINE void LL_VREFBUF_Enable(void) +{ + SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR); +} + +/** + * @brief Disable Internal voltage reference + * @rmtoll VREFBUF_CSR ENVR LL_VREFBUF_Disable + * @retval None + */ +__STATIC_INLINE void LL_VREFBUF_Disable(void) +{ + CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR); +} + +/** + * @brief Enable high impedance (VREF+pin is high impedance) + * @rmtoll VREFBUF_CSR HIZ LL_VREFBUF_EnableHIZ + * @retval None + */ +__STATIC_INLINE void LL_VREFBUF_EnableHIZ(void) +{ + SET_BIT(VREFBUF->CSR, VREFBUF_CSR_HIZ); +} + +/** + * @brief Disable high impedance (VREF+pin is internally connected to the voltage reference buffer output) + * @rmtoll VREFBUF_CSR HIZ LL_VREFBUF_DisableHIZ + * @retval None + */ +__STATIC_INLINE void LL_VREFBUF_DisableHIZ(void) +{ + CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_HIZ); +} + +/** + * @brief Set the Voltage reference scale + * @rmtoll VREFBUF_CSR VRS LL_VREFBUF_SetVoltageScaling + * @param Scale This parameter can be one of the following values: + * @arg @ref LL_VREFBUF_VOLTAGE_SCALE0 + * @arg @ref LL_VREFBUF_VOLTAGE_SCALE1 + * @retval None + */ +__STATIC_INLINE void LL_VREFBUF_SetVoltageScaling(uint32_t Scale) +{ + MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, Scale); +} + +/** + * @brief Get the Voltage reference scale + * @rmtoll VREFBUF_CSR VRS LL_VREFBUF_GetVoltageScaling + * @retval Returned value can be one of the following values: + * @arg @ref LL_VREFBUF_VOLTAGE_SCALE0 + * @arg @ref LL_VREFBUF_VOLTAGE_SCALE1 + */ +__STATIC_INLINE uint32_t LL_VREFBUF_GetVoltageScaling(void) +{ + return (uint32_t)(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRS)); +} + +/** + * @brief Check if Voltage reference buffer is ready + * @rmtoll VREFBUF_CSR VRR LL_VREFBUF_IsVREFReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_VREFBUF_IsVREFReady(void) +{ + return (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == (VREFBUF_CSR_VRR)); +} + +/** + * @brief Get the trimming code for VREFBUF calibration + * @rmtoll VREFBUF_CCR TRIM LL_VREFBUF_GetTrimming + * @retval Between 0 and 0x3F + */ +__STATIC_INLINE uint32_t LL_VREFBUF_GetTrimming(void) +{ + return (uint32_t)(READ_BIT(VREFBUF->CCR, VREFBUF_CCR_TRIM)); +} + +/** + * @brief Set the trimming code for VREFBUF calibration (Tune the internal reference buffer voltage) + * @rmtoll VREFBUF_CCR TRIM LL_VREFBUF_SetTrimming + * @param Value Between 0 and 0x3F + * @retval None + */ +__STATIC_INLINE void LL_VREFBUF_SetTrimming(uint32_t Value) +{ + WRITE_REG(VREFBUF->CCR, Value); +} + +/** + * @} + */ +#endif /* VREFBUF */ + +/** @defgroup SYSTEM_LL_EF_FLASH FLASH + * @{ + */ + +/** + * @brief Set FLASH Latency + * @rmtoll FLASH_ACR LATENCY LL_FLASH_SetLatency + * @param Latency This parameter can be one of the following values: + * @arg @ref LL_FLASH_LATENCY_0 + * @arg @ref LL_FLASH_LATENCY_1 + * @arg @ref LL_FLASH_LATENCY_2 + * @arg @ref LL_FLASH_LATENCY_3 + * @arg @ref LL_FLASH_LATENCY_4 + * @arg @ref LL_FLASH_LATENCY_5 (*) + * @arg @ref LL_FLASH_LATENCY_6 (*) + * @arg @ref LL_FLASH_LATENCY_7 (*) + * @arg @ref LL_FLASH_LATENCY_8 (*) + * @arg @ref LL_FLASH_LATENCY_9 (*) + * @arg @ref LL_FLASH_LATENCY_10 (*) + * @arg @ref LL_FLASH_LATENCY_11 (*) + * @arg @ref LL_FLASH_LATENCY_12 (*) + * @arg @ref LL_FLASH_LATENCY_13 (*) + * @arg @ref LL_FLASH_LATENCY_14 (*) + * @arg @ref LL_FLASH_LATENCY_15 (*) + * + * (*) value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency) +{ + MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency); +} + +/** + * @brief Get FLASH Latency + * @rmtoll FLASH_ACR LATENCY LL_FLASH_GetLatency + * @retval Returned value can be one of the following values: + * @arg @ref LL_FLASH_LATENCY_0 + * @arg @ref LL_FLASH_LATENCY_1 + * @arg @ref LL_FLASH_LATENCY_2 + * @arg @ref LL_FLASH_LATENCY_3 + * @arg @ref LL_FLASH_LATENCY_4 + * @arg @ref LL_FLASH_LATENCY_5 (*) + * @arg @ref LL_FLASH_LATENCY_6 (*) + * @arg @ref LL_FLASH_LATENCY_7 (*) + * @arg @ref LL_FLASH_LATENCY_8 (*) + * @arg @ref LL_FLASH_LATENCY_9 (*) + * @arg @ref LL_FLASH_LATENCY_10 (*) + * @arg @ref LL_FLASH_LATENCY_11 (*) + * @arg @ref LL_FLASH_LATENCY_12 (*) + * @arg @ref LL_FLASH_LATENCY_13 (*) + * @arg @ref LL_FLASH_LATENCY_14 (*) + * @arg @ref LL_FLASH_LATENCY_15 (*) + * + * (*) value not defined in all devices. + */ +__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void) +{ + return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY)); +} + +/** + * @brief Enable Prefetch + * @rmtoll FLASH_ACR PRFTEN LL_FLASH_EnablePrefetch + * @retval None + */ +__STATIC_INLINE void LL_FLASH_EnablePrefetch(void) +{ + SET_BIT(FLASH->ACR, FLASH_ACR_PRFTEN); +} + +/** + * @brief Disable Prefetch + * @rmtoll FLASH_ACR PRFTEN LL_FLASH_DisablePrefetch + * @retval None + */ +__STATIC_INLINE void LL_FLASH_DisablePrefetch(void) +{ + CLEAR_BIT(FLASH->ACR, FLASH_ACR_PRFTEN); +} + +/** + * @brief Check if Prefetch buffer is enabled + * @rmtoll FLASH_ACR PRFTEN LL_FLASH_IsPrefetchEnabled + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_FLASH_IsPrefetchEnabled(void) +{ + return (READ_BIT(FLASH->ACR, FLASH_ACR_PRFTEN) == (FLASH_ACR_PRFTEN)); +} + +/** + * @brief Enable Instruction cache + * @rmtoll FLASH_ACR ICEN LL_FLASH_EnableInstCache + * @retval None + */ +__STATIC_INLINE void LL_FLASH_EnableInstCache(void) +{ + SET_BIT(FLASH->ACR, FLASH_ACR_ICEN); +} + +/** + * @brief Disable Instruction cache + * @rmtoll FLASH_ACR ICEN LL_FLASH_DisableInstCache + * @retval None + */ +__STATIC_INLINE void LL_FLASH_DisableInstCache(void) +{ + CLEAR_BIT(FLASH->ACR, FLASH_ACR_ICEN); +} + +/** + * @brief Enable Data cache + * @rmtoll FLASH_ACR DCEN LL_FLASH_EnableDataCache + * @retval None + */ +__STATIC_INLINE void LL_FLASH_EnableDataCache(void) +{ + SET_BIT(FLASH->ACR, FLASH_ACR_DCEN); +} + +/** + * @brief Disable Data cache + * @rmtoll FLASH_ACR DCEN LL_FLASH_DisableDataCache + * @retval None + */ +__STATIC_INLINE void LL_FLASH_DisableDataCache(void) +{ + CLEAR_BIT(FLASH->ACR, FLASH_ACR_DCEN); +} + +/** + * @brief Enable Instruction cache reset + * @note bit can be written only when the instruction cache is disabled + * @rmtoll FLASH_ACR ICRST LL_FLASH_EnableInstCacheReset + * @retval None + */ +__STATIC_INLINE void LL_FLASH_EnableInstCacheReset(void) +{ + SET_BIT(FLASH->ACR, FLASH_ACR_ICRST); +} + +/** + * @brief Disable Instruction cache reset + * @rmtoll FLASH_ACR ICRST LL_FLASH_DisableInstCacheReset + * @retval None + */ +__STATIC_INLINE void LL_FLASH_DisableInstCacheReset(void) +{ + CLEAR_BIT(FLASH->ACR, FLASH_ACR_ICRST); +} + +/** + * @brief Enable Data cache reset + * @note bit can be written only when the data cache is disabled + * @rmtoll FLASH_ACR DCRST LL_FLASH_EnableDataCacheReset + * @retval None + */ +__STATIC_INLINE void LL_FLASH_EnableDataCacheReset(void) +{ + SET_BIT(FLASH->ACR, FLASH_ACR_DCRST); +} + +/** + * @brief Disable Data cache reset + * @rmtoll FLASH_ACR DCRST LL_FLASH_DisableDataCacheReset + * @retval None + */ +__STATIC_INLINE void LL_FLASH_DisableDataCacheReset(void) +{ + CLEAR_BIT(FLASH->ACR, FLASH_ACR_DCRST); +} + +/** + * @brief Enable Flash Power-down mode during run mode or Low-power run mode + * @note Flash memory can be put in power-down mode only when the code is executed + * from RAM + * @note Flash must not be accessed when power down is enabled + * @note Flash must not be put in power-down while a program or an erase operation + * is on-going + * @rmtoll FLASH_ACR RUN_PD LL_FLASH_EnableRunPowerDown\n + * FLASH_PDKEYR PDKEY1 LL_FLASH_EnableRunPowerDown\n + * FLASH_PDKEYR PDKEY2 LL_FLASH_EnableRunPowerDown + * @retval None + */ +__STATIC_INLINE void LL_FLASH_EnableRunPowerDown(void) +{ + /* Following values must be written consecutively to unlock the RUN_PD bit in + FLASH_ACR */ + WRITE_REG(FLASH->PDKEYR, FLASH_PDKEY1); + WRITE_REG(FLASH->PDKEYR, FLASH_PDKEY2); + SET_BIT(FLASH->ACR, FLASH_ACR_RUN_PD); +} + +/** + * @brief Disable Flash Power-down mode during run mode or Low-power run mode + * @rmtoll FLASH_ACR RUN_PD LL_FLASH_DisableRunPowerDown\n + * FLASH_PDKEYR PDKEY1 LL_FLASH_DisableRunPowerDown\n + * FLASH_PDKEYR PDKEY2 LL_FLASH_DisableRunPowerDown + * @retval None + */ +__STATIC_INLINE void LL_FLASH_DisableRunPowerDown(void) +{ + /* Following values must be written consecutively to unlock the RUN_PD bit in + FLASH_ACR */ + WRITE_REG(FLASH->PDKEYR, FLASH_PDKEY1); + WRITE_REG(FLASH->PDKEYR, FLASH_PDKEY2); + CLEAR_BIT(FLASH->ACR, FLASH_ACR_RUN_PD); +} + +/** + * @brief Enable Flash Power-down mode during Sleep or Low-power sleep mode + * @note Flash must not be put in power-down while a program or an erase operation + * is on-going + * @rmtoll FLASH_ACR SLEEP_PD LL_FLASH_EnableSleepPowerDown + * @retval None + */ +__STATIC_INLINE void LL_FLASH_EnableSleepPowerDown(void) +{ + SET_BIT(FLASH->ACR, FLASH_ACR_SLEEP_PD); +} + +/** + * @brief Disable Flash Power-down mode during Sleep or Low-power sleep mode + * @rmtoll FLASH_ACR SLEEP_PD LL_FLASH_DisableSleepPowerDown + * @retval None + */ +__STATIC_INLINE void LL_FLASH_DisableSleepPowerDown(void) +{ + CLEAR_BIT(FLASH->ACR, FLASH_ACR_SLEEP_PD); +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined (FLASH) || defined (SYSCFG) || defined (DBGMCU) || defined (VREFBUF) */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32L4xx_LL_SYSTEM_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_utils.h b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_utils.h new file mode 100644 index 0000000..eedac72 --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_utils.h @@ -0,0 +1,330 @@ +/** + ****************************************************************************** + * @file stm32l4xx_ll_utils.h + * @author MCD Application Team + * @brief Header file of UTILS LL module. + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + The LL UTILS driver contains a set of generic APIs that can be + used by user: + (+) Device electronic signature + (+) Timing functions + (+) PLL configuration functions + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32L4xx_LL_UTILS_H +#define STM32L4xx_LL_UTILS_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx.h" + +/** @addtogroup STM32L4xx_LL_Driver + * @{ + */ + +/** @defgroup UTILS_LL UTILS + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup UTILS_LL_Private_Constants UTILS Private Constants + * @{ + */ + +/* Max delay can be used in LL_mDelay */ +#define LL_MAX_DELAY 0xFFFFFFFFU + +/** + * @brief Unique device ID register base address + */ +#define UID_BASE_ADDRESS UID_BASE + +/** + * @brief Flash size data register base address + */ +#define FLASHSIZE_BASE_ADDRESS FLASHSIZE_BASE + +/** + * @brief Package data register base address + */ +#define PACKAGE_BASE_ADDRESS PACKAGE_BASE + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup UTILS_LL_Private_Macros UTILS Private Macros + * @{ + */ +/** + * @} + */ +/* Exported types ------------------------------------------------------------*/ +/** @defgroup UTILS_LL_ES_INIT UTILS Exported structures + * @{ + */ +/** + * @brief UTILS PLL structure definition + */ +typedef struct +{ + uint32_t PLLM; /*!< Division factor for PLL VCO input clock. + This parameter can be a value of @ref RCC_LL_EC_PLLM_DIV + + This feature can be modified afterwards using unitary function + @ref LL_RCC_PLL_ConfigDomain_SYS(). */ + + uint32_t PLLN; /*!< Multiplication factor for PLL VCO output clock. + This parameter must be a number between Min_Data = 8 and Max_Data = 86 + + This feature can be modified afterwards using unitary function + @ref LL_RCC_PLL_ConfigDomain_SYS(). */ + + uint32_t PLLR; /*!< Division for the main system clock. + This parameter can be a value of @ref RCC_LL_EC_PLLR_DIV + + This feature can be modified afterwards using unitary function + @ref LL_RCC_PLL_ConfigDomain_SYS(). */ +} LL_UTILS_PLLInitTypeDef; + +/** + * @brief UTILS System, AHB and APB buses clock configuration structure definition + */ +typedef struct +{ + uint32_t AHBCLKDivider; /*!< The AHB clock (HCLK) divider. This clock is derived from the system clock (SYSCLK). + This parameter can be a value of @ref RCC_LL_EC_SYSCLK_DIV + + This feature can be modified afterwards using unitary function + @ref LL_RCC_SetAHBPrescaler(). */ + + uint32_t APB1CLKDivider; /*!< The APB1 clock (PCLK1) divider. This clock is derived from the AHB clock (HCLK). + This parameter can be a value of @ref RCC_LL_EC_APB1_DIV + + This feature can be modified afterwards using unitary function + @ref LL_RCC_SetAPB1Prescaler(). */ + + uint32_t APB2CLKDivider; /*!< The APB2 clock (PCLK2) divider. This clock is derived from the AHB clock (HCLK). + This parameter can be a value of @ref RCC_LL_EC_APB2_DIV + + This feature can be modified afterwards using unitary function + @ref LL_RCC_SetAPB2Prescaler(). */ + +} LL_UTILS_ClkInitTypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup UTILS_LL_Exported_Constants UTILS Exported Constants + * @{ + */ + +/** @defgroup UTILS_EC_HSE_BYPASS HSE Bypass activation + * @{ + */ +#define LL_UTILS_HSEBYPASS_OFF 0x00000000U /*!< HSE Bypass is not enabled */ +#define LL_UTILS_HSEBYPASS_ON 0x00000001U /*!< HSE Bypass is enabled */ +/** + * @} + */ + +/** @defgroup UTILS_EC_PACKAGETYPE PACKAGE TYPE + * @{ + */ +#define LL_UTILS_PACKAGETYPE_LQFP64 0x00000000U /*!< LQFP64 package type */ +#define LL_UTILS_PACKAGETYPE_WLCSP64 0x00000001U /*!< WLCSP64 package type */ +#define LL_UTILS_PACKAGETYPE_LQFP100 0x00000002U /*!< LQFP100 package type */ +#define LL_UTILS_PACKAGETYPE_BGA132 0x00000003U /*!< BGA132 package type */ +#define LL_UTILS_PACKAGETYPE_LQFP144_CSP72 0x00000004U /*!< LQFP144, WLCSP81 or WLCSP72 package type */ +#define LL_UTILS_PACKAGETYPE_UFQFPN32 0x00000008U /*!< UFQFPN32 package type */ +#define LL_UTILS_PACKAGETYPE_UFQFPN48 0x0000000AU /*!< UFQFPN48 package type */ +#define LL_UTILS_PACKAGETYPE_LQFP48 0x0000000BU /*!< LQFP48 package type */ +#define LL_UTILS_PACKAGETYPE_WLCSP49 0x0000000CU /*!< WLCSP49 package type */ +#define LL_UTILS_PACKAGETYPE_UFBGA64 0x0000000DU /*!< UFBGA64 package type */ +#define LL_UTILS_PACKAGETYPE_UFBGA100 0x0000000EU /*!< UFBGA100 package type */ +#define LL_UTILS_PACKAGETYPE_UFBGA169_CSP115 0x00000010U /*!< UFBGA169 or WLCSP115 package type */ +#define LL_UTILS_PACKAGETYPE_LQFP100_DSI 0x00000012U /*!< LQFP100 with DSI package type */ +#define LL_UTILS_PACKAGETYPE_WLCSP144_DSI 0x00000013U /*!< WLCSP144 with DSI package type */ +#define LL_UTILS_PACKAGETYPE_UFBGA144_DSI 0x00000013U /*!< UFBGA144 with DSI package type */ +#define LL_UTILS_PACKAGETYPE_UFBGA169_DSI 0x00000014U /*!< UFBGA169 with DSI package type */ +#define LL_UTILS_PACKAGETYPE_LQFP144_DSI 0x00000015U /*!< LQFP144 with DSI package type */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup UTILS_LL_Exported_Functions UTILS Exported Functions + * @{ + */ + +/** @defgroup UTILS_EF_DEVICE_ELECTRONIC_SIGNATURE DEVICE ELECTRONIC SIGNATURE + * @{ + */ + +/** + * @brief Get Word0 of the unique device identifier (UID based on 96 bits) + * @retval UID[31:0]: X and Y coordinates on the wafer expressed in BCD format + */ +__STATIC_INLINE uint32_t LL_GetUID_Word0(void) +{ + return (uint32_t)(READ_REG(*((uint32_t *)UID_BASE_ADDRESS))); +} + +/** + * @brief Get Word1 of the unique device identifier (UID based on 96 bits) + * @retval UID[63:32]: Wafer number (UID[39:32]) & LOT_NUM[23:0] (UID[63:40]) + */ +__STATIC_INLINE uint32_t LL_GetUID_Word1(void) +{ + return (uint32_t)(READ_REG(*((uint32_t *)(UID_BASE_ADDRESS + 4U)))); +} + +/** + * @brief Get Word2 of the unique device identifier (UID based on 96 bits) + * @retval UID[95:64]: Lot number (ASCII encoded) - LOT_NUM[55:24] + */ +__STATIC_INLINE uint32_t LL_GetUID_Word2(void) +{ + return (uint32_t)(READ_REG(*((uint32_t *)(UID_BASE_ADDRESS + 8U)))); +} + +/** + * @brief Get Flash memory size + * @note This bitfield indicates the size of the device Flash memory expressed in + * Kbytes. As an example, 0x040 corresponds to 64 Kbytes. + * @retval FLASH_SIZE[15:0]: Flash memory size + */ +__STATIC_INLINE uint32_t LL_GetFlashSize(void) +{ + return (uint32_t)(READ_REG(*((uint32_t *)FLASHSIZE_BASE_ADDRESS)) & 0xFFFFU); +} + +/** + * @brief Get Package type + * @retval Returned value can be one of the following values: + * @arg @ref LL_UTILS_PACKAGETYPE_LQFP64 (*) + * @arg @ref LL_UTILS_PACKAGETYPE_LQFP100 (*) + * @arg @ref LL_UTILS_PACKAGETYPE_BGA132 (*) + * @arg @ref LL_UTILS_PACKAGETYPE_LQFP144_CSP72 (*) + * @arg @ref LL_UTILS_PACKAGETYPE_UFQFPN32 (*) + * @arg @ref LL_UTILS_PACKAGETYPE_UFQFPN48 (*) + * @arg @ref LL_UTILS_PACKAGETYPE_LQFP48 (*) + * @arg @ref LL_UTILS_PACKAGETYPE_WLCSP49 (*) + * @arg @ref LL_UTILS_PACKAGETYPE_UFBGA64 (*) + * @arg @ref LL_UTILS_PACKAGETYPE_UFBGA100 (*) + * @arg @ref LL_UTILS_PACKAGETYPE_UFBGA169 (*) + * @arg @ref LL_UTILS_PACKAGETYPE_LQFP100_DSI (*) + * @arg @ref LL_UTILS_PACKAGETYPE_WLCSP144_DSI (*) + * @arg @ref LL_UTILS_PACKAGETYPE_UFBGA144_DSI (*) + * @arg @ref LL_UTILS_PACKAGETYPE_UFBGA169_DSI (*) + * @arg @ref LL_UTILS_PACKAGETYPE_LQFP144_DSI (*) + * + * (*) value not defined in all devices. + */ +__STATIC_INLINE uint32_t LL_GetPackageType(void) +{ + return (uint32_t)(READ_REG(*((uint32_t *)PACKAGE_BASE_ADDRESS)) & 0x1FU); +} + +/** + * @} + */ + +/** @defgroup UTILS_LL_EF_DELAY DELAY + * @{ + */ + +/** + * @brief This function configures the Cortex-M SysTick source of the time base. + * @param HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro) + * @note When a RTOS is used, it is recommended to avoid changing the SysTick + * configuration by calling this function, for a delay use rather osDelay RTOS service. + * @param Ticks Number of ticks + * @retval None + */ +__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks) +{ + /* Configure the SysTick to have interrupt in 1ms time base */ + SysTick->LOAD = (uint32_t)((HCLKFrequency / Ticks) - 1UL); /* set reload register */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable the Systick Timer */ +} + +void LL_Init1msTick(uint32_t HCLKFrequency); +void LL_mDelay(uint32_t Delay); + +/** + * @} + */ + +/** @defgroup UTILS_EF_SYSTEM SYSTEM + * @{ + */ + +void LL_SetSystemCoreClock(uint32_t HCLKFrequency); +ErrorStatus LL_SetFlashLatency(uint32_t HCLKFrequency); +ErrorStatus LL_PLL_ConfigSystemClock_MSI(LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct, + LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct); +ErrorStatus LL_PLL_ConfigSystemClock_HSI(LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct, + LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct); +ErrorStatus LL_PLL_ConfigSystemClock_HSE(uint32_t HSEFrequency, uint32_t HSEBypass, + LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct, LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32L4xx_LL_UTILS_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal.c b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal.c new file mode 100644 index 0000000..ce8ab1b --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal.c @@ -0,0 +1,766 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal.c + * @author MCD Application Team + * @brief HAL module driver. + * This is the common part of the HAL initialization + * + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + The common HAL driver contains a set of generic and common APIs that can be + used by the PPP peripheral drivers and the user to start using the HAL. + [..] + The HAL contains two APIs' categories: + (+) Common HAL APIs + (+) Services HAL APIs + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal.h" + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + +/** @defgroup HAL HAL + * @brief HAL module driver + * @{ + */ + +#ifdef HAL_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/** + * @brief STM32L4xx HAL Driver version number + */ +#define STM32L4XX_HAL_VERSION_MAIN (0x01U) /*!< [31:24] main version */ +#define STM32L4XX_HAL_VERSION_SUB1 (0x0CU) /*!< [23:16] sub1 version */ +#define STM32L4XX_HAL_VERSION_SUB2 (0x00U) /*!< [15:8] sub2 version */ +#define STM32L4XX_HAL_VERSION_RC (0x00U) /*!< [7:0] release candidate */ +#define STM32L4XX_HAL_VERSION ((STM32L4XX_HAL_VERSION_MAIN << 24U)\ + |(STM32L4XX_HAL_VERSION_SUB1 << 16U)\ + |(STM32L4XX_HAL_VERSION_SUB2 << 8U)\ + |(STM32L4XX_HAL_VERSION_RC)) + +#if defined(VREFBUF) +#define VREFBUF_TIMEOUT_VALUE 10U /* 10 ms (to be confirmed) */ +#endif /* VREFBUF */ + +/* ------------ SYSCFG registers bit address in the alias region ------------ */ +#define SYSCFG_OFFSET (SYSCFG_BASE - PERIPH_BASE) +/* --- MEMRMP Register ---*/ +/* Alias word address of FB_MODE bit */ +#define MEMRMP_OFFSET SYSCFG_OFFSET +#define FB_MODE_BitNumber 8U +#define FB_MODE_BB (PERIPH_BB_BASE + (MEMRMP_OFFSET * 32U) + (FB_MODE_BitNumber * 4U)) + +/* --- SCSR Register ---*/ +/* Alias word address of SRAM2ER bit */ +#define SCSR_OFFSET (SYSCFG_OFFSET + 0x18U) +#define BRER_BitNumber 0U +#define SCSR_SRAM2ER_BB (PERIPH_BB_BASE + (SCSR_OFFSET * 32U) + (BRER_BitNumber * 4U)) + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ + +/* Exported variables --------------------------------------------------------*/ + +/** @defgroup HAL_Exported_Variables HAL Exported Variables + * @{ + */ +__IO uint32_t uwTick; +uint32_t uwTickPrio = (1UL << __NVIC_PRIO_BITS); /* Invalid priority */ +HAL_TickFreqTypeDef uwTickFreq = HAL_TICK_FREQ_DEFAULT; /* 1KHz */ +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup HAL_Exported_Functions HAL Exported Functions + * @{ + */ + +/** @defgroup HAL_Exported_Functions_Group1 Initialization and de-initialization Functions + * @brief Initialization and de-initialization functions + * +@verbatim + =============================================================================== + ##### Initialization and de-initialization functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Initialize the Flash interface, the NVIC allocation and initial time base + clock configuration. + (+) De-initialize common part of the HAL. + (+) Configure the time base source to have 1ms time base with a dedicated + Tick interrupt priority. + (++) SysTick timer is used by default as source of time base, but user + can eventually implement his proper time base source (a general purpose + timer for example or other time source), keeping in mind that Time base + duration should be kept 1ms since PPP_TIMEOUT_VALUEs are defined and + handled in milliseconds basis. + (++) Time base configuration function (HAL_InitTick ()) is called automatically + at the beginning of the program after reset by HAL_Init() or at any time + when clock is configured, by HAL_RCC_ClockConfig(). + (++) Source of time base is configured to generate interrupts at regular + time intervals. Care must be taken if HAL_Delay() is called from a + peripheral ISR process, the Tick interrupt line must have higher priority + (numerically lower) than the peripheral interrupt. Otherwise the caller + ISR process will be blocked. + (++) functions affecting time base configurations are declared as __weak + to make override possible in case of other implementations in user file. +@endverbatim + * @{ + */ + +/** + * @brief Configure the Flash prefetch, the Instruction and Data caches, + * the time base source, NVIC and any required global low level hardware + * by calling the HAL_MspInit() callback function to be optionally defined in user file + * stm32l4xx_hal_msp.c. + * + * @note HAL_Init() function is called at the beginning of program after reset and before + * the clock configuration. + * + * @note In the default implementation the System Timer (Systick) is used as source of time base. + * The Systick configuration is based on MSI clock, as MSI is the clock + * used after a system Reset and the NVIC configuration is set to Priority group 4. + * Once done, time base tick starts incrementing: the tick variable counter is incremented + * each 1ms in the SysTick_Handler() interrupt handler. + * + * @retval HAL status + */ +HAL_StatusTypeDef HAL_Init(void) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Configure Flash prefetch, Instruction cache, Data cache */ + /* Default configuration at reset is: */ + /* - Prefetch disabled */ + /* - Instruction cache enabled */ + /* - Data cache enabled */ +#if (INSTRUCTION_CACHE_ENABLE == 0) + __HAL_FLASH_INSTRUCTION_CACHE_DISABLE(); +#endif /* INSTRUCTION_CACHE_ENABLE */ + +#if (DATA_CACHE_ENABLE == 0) + __HAL_FLASH_DATA_CACHE_DISABLE(); +#endif /* DATA_CACHE_ENABLE */ + +#if (PREFETCH_ENABLE != 0) + __HAL_FLASH_PREFETCH_BUFFER_ENABLE(); +#endif /* PREFETCH_ENABLE */ + + /* Set Interrupt Group Priority */ + HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4); + + /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */ + if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK) + { + status = HAL_ERROR; + } + else + { + /* Init the low level hardware */ + HAL_MspInit(); + } + + /* Return function status */ + return status; +} + +/** + * @brief De-initialize common part of the HAL and stop the source of time base. + * @note This function is optional. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DeInit(void) +{ + /* Reset of all peripherals */ + __HAL_RCC_APB1_FORCE_RESET(); + __HAL_RCC_APB1_RELEASE_RESET(); + + __HAL_RCC_APB2_FORCE_RESET(); + __HAL_RCC_APB2_RELEASE_RESET(); + + __HAL_RCC_AHB1_FORCE_RESET(); + __HAL_RCC_AHB1_RELEASE_RESET(); + + __HAL_RCC_AHB2_FORCE_RESET(); + __HAL_RCC_AHB2_RELEASE_RESET(); + + __HAL_RCC_AHB3_FORCE_RESET(); + __HAL_RCC_AHB3_RELEASE_RESET(); + + /* De-Init the low level hardware */ + HAL_MspDeInit(); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Initialize the MSP. + * @retval None + */ +__weak void HAL_MspInit(void) +{ + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_MspInit could be implemented in the user file + */ +} + +/** + * @brief DeInitialize the MSP. + * @retval None + */ +__weak void HAL_MspDeInit(void) +{ + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_MspDeInit could be implemented in the user file + */ +} + +/** + * @brief This function configures the source of the time base: + * The time source is configured to have 1ms time base with a dedicated + * Tick interrupt priority. + * @note This function is called automatically at the beginning of program after + * reset by HAL_Init() or at any time when clock is reconfigured by HAL_RCC_ClockConfig(). + * @note In the default implementation, SysTick timer is the source of time base. + * It is used to generate interrupts at regular time intervals. + * Care must be taken if HAL_Delay() is called from a peripheral ISR process, + * The SysTick interrupt must have higher priority (numerically lower) + * than the peripheral interrupt. Otherwise the caller ISR process will be blocked. + * The function is declared as __weak to be overwritten in case of other + * implementation in user file. + * @param TickPriority Tick interrupt priority. + * @retval HAL status + */ +__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ + if ((uint32_t)uwTickFreq != 0U) + { + /*Configure the SysTick to have interrupt in 1ms time basis*/ + if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U) + { + /* Configure the SysTick IRQ priority */ + if (TickPriority < (1UL << __NVIC_PRIO_BITS)) + { + HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U); + uwTickPrio = TickPriority; + } + else + { + status = HAL_ERROR; + } + } + else + { + status = HAL_ERROR; + } + } + else + { + status = HAL_ERROR; + } + + /* Return function status */ + return status; +} + +/** + * @} + */ + +/** @defgroup HAL_Exported_Functions_Group2 HAL Control functions + * @brief HAL Control functions + * +@verbatim + =============================================================================== + ##### HAL Control functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Provide a tick value in millisecond + (+) Provide a blocking delay in millisecond + (+) Suspend the time base source interrupt + (+) Resume the time base source interrupt + (+) Get the HAL API driver version + (+) Get the device identifier + (+) Get the device revision identifier + +@endverbatim + * @{ + */ + +/** + * @brief This function is called to increment a global variable "uwTick" + * used as application time base. + * @note In the default implementation, this variable is incremented each 1ms + * in SysTick ISR. + * @note This function is declared as __weak to be overwritten in case of other + * implementations in user file. + * @retval None + */ +__weak void HAL_IncTick(void) +{ + uwTick += (uint32_t)uwTickFreq; +} + +/** + * @brief Provide a tick value in millisecond. + * @note This function is declared as __weak to be overwritten in case of other + * implementations in user file. + * @retval tick value + */ +__weak uint32_t HAL_GetTick(void) +{ + return uwTick; +} + +/** + * @brief This function returns a tick priority. + * @retval tick priority + */ +uint32_t HAL_GetTickPrio(void) +{ + return uwTickPrio; +} + +/** + * @brief Set new tick Freq. + * @param Freq tick frequency + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq) +{ + HAL_StatusTypeDef status = HAL_OK; + HAL_TickFreqTypeDef prevTickFreq; + + if (uwTickFreq != Freq) + { + /* Back up uwTickFreq frequency */ + prevTickFreq = uwTickFreq; + + /* Update uwTickFreq global variable used by HAL_InitTick() */ + uwTickFreq = Freq; + + /* Apply the new tick Freq */ + status = HAL_InitTick(uwTickPrio); + if (status != HAL_OK) + { + /* Restore previous tick frequency */ + uwTickFreq = prevTickFreq; + } + } + + return status; +} + +/** + * @brief Return tick frequency. + * @retval tick period in Hz + */ +HAL_TickFreqTypeDef HAL_GetTickFreq(void) +{ + return uwTickFreq; +} + +/** + * @brief This function provides minimum delay (in milliseconds) based + * on variable incremented. + * @note In the default implementation , SysTick timer is the source of time base. + * It is used to generate interrupts at regular time intervals where uwTick + * is incremented. + * @note This function is declared as __weak to be overwritten in case of other + * implementations in user file. + * @param Delay specifies the delay time length, in milliseconds. + * @retval None + */ +__weak void HAL_Delay(uint32_t Delay) +{ + uint32_t tickstart = HAL_GetTick(); + uint32_t wait = Delay; + + /* Add a period to guaranty minimum wait */ + if (wait < HAL_MAX_DELAY) + { + wait += (uint32_t)uwTickFreq; + } + + while ((HAL_GetTick() - tickstart) < wait) + { + } +} + +/** + * @brief Suspend Tick increment. + * @note In the default implementation , SysTick timer is the source of time base. It is + * used to generate interrupts at regular time intervals. Once HAL_SuspendTick() + * is called, the SysTick interrupt will be disabled and so Tick increment + * is suspended. + * @note This function is declared as __weak to be overwritten in case of other + * implementations in user file. + * @retval None + */ +__weak void HAL_SuspendTick(void) +{ + /* Disable SysTick Interrupt */ + SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk; +} + +/** + * @brief Resume Tick increment. + * @note In the default implementation , SysTick timer is the source of time base. It is + * used to generate interrupts at regular time intervals. Once HAL_ResumeTick() + * is called, the SysTick interrupt will be enabled and so Tick increment + * is resumed. + * @note This function is declared as __weak to be overwritten in case of other + * implementations in user file. + * @retval None + */ +__weak void HAL_ResumeTick(void) +{ + /* Enable SysTick Interrupt */ + SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk; +} + +/** + * @brief Return the HAL revision. + * @retval version : 0xXYZR (8bits for each decimal, R for RC) + */ +uint32_t HAL_GetHalVersion(void) +{ + return STM32L4XX_HAL_VERSION; +} + +/** + * @brief Return the device revision identifier. + * @retval Device revision identifier + */ +uint32_t HAL_GetREVID(void) +{ + return((DBGMCU->IDCODE & DBGMCU_IDCODE_REV_ID) >> 16); +} + +/** + * @brief Return the device identifier. + * @retval Device identifier + */ +uint32_t HAL_GetDEVID(void) +{ + return(DBGMCU->IDCODE & DBGMCU_IDCODE_DEV_ID); +} + +/** + * @brief Return the first word of the unique device identifier (UID based on 96 bits) + * @retval Device identifier + */ +uint32_t HAL_GetUIDw0(void) +{ + return(READ_REG(*((uint32_t *)UID_BASE))); +} + +/** + * @brief Return the second word of the unique device identifier (UID based on 96 bits) + * @retval Device identifier + */ +uint32_t HAL_GetUIDw1(void) +{ + return(READ_REG(*((uint32_t *)(UID_BASE + 4U)))); +} + +/** + * @brief Return the third word of the unique device identifier (UID based on 96 bits) + * @retval Device identifier + */ +uint32_t HAL_GetUIDw2(void) +{ + return(READ_REG(*((uint32_t *)(UID_BASE + 8U)))); +} + +/** + * @} + */ + +/** @defgroup HAL_Exported_Functions_Group3 HAL Debug functions + * @brief HAL Debug functions + * +@verbatim + =============================================================================== + ##### HAL Debug functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Enable/Disable Debug module during SLEEP mode + (+) Enable/Disable Debug module during STOP0/STOP1/STOP2 modes + (+) Enable/Disable Debug module during STANDBY mode + +@endverbatim + * @{ + */ + +/** + * @brief Enable the Debug Module during SLEEP mode. + * @retval None + */ +void HAL_DBGMCU_EnableDBGSleepMode(void) +{ + SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP); +} + +/** + * @brief Disable the Debug Module during SLEEP mode. + * @retval None + */ +void HAL_DBGMCU_DisableDBGSleepMode(void) +{ + CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP); +} + +/** + * @brief Enable the Debug Module during STOP0/STOP1/STOP2 modes. + * @retval None + */ +void HAL_DBGMCU_EnableDBGStopMode(void) +{ + SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP); +} + +/** + * @brief Disable the Debug Module during STOP0/STOP1/STOP2 modes. + * @retval None + */ +void HAL_DBGMCU_DisableDBGStopMode(void) +{ + CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP); +} + +/** + * @brief Enable the Debug Module during STANDBY mode. + * @retval None + */ +void HAL_DBGMCU_EnableDBGStandbyMode(void) +{ + SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY); +} + +/** + * @brief Disable the Debug Module during STANDBY mode. + * @retval None + */ +void HAL_DBGMCU_DisableDBGStandbyMode(void) +{ + CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY); +} + +/** + * @} + */ + +/** @defgroup HAL_Exported_Functions_Group4 HAL SYSCFG configuration functions + * @brief HAL SYSCFG configuration functions + * +@verbatim + =============================================================================== + ##### HAL SYSCFG configuration functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Start a hardware SRAM2 erase operation + (+) Enable/Disable the Internal FLASH Bank Swapping + (+) Configure the Voltage reference buffer + (+) Enable/Disable the Voltage reference buffer + (+) Enable/Disable the I/O analog switch voltage booster + +@endverbatim + * @{ + */ + +/** + * @brief Start a hardware SRAM2 erase operation. + * @note As long as SRAM2 is not erased the SRAM2ER bit will be set. + * This bit is automatically reset at the end of the SRAM2 erase operation. + * @retval None + */ +void HAL_SYSCFG_SRAM2Erase(void) +{ + /* unlock the write protection of the SRAM2ER bit */ + SYSCFG->SKR = 0xCA; + SYSCFG->SKR = 0x53; + /* Starts a hardware SRAM2 erase operation*/ + *(__IO uint32_t *) SCSR_SRAM2ER_BB = 0x00000001UL; +} + +/** + * @brief Enable the Internal FLASH Bank Swapping. + * + * @note This function can be used only for STM32L4xx devices. + * + * @note Flash Bank2 mapped at 0x08000000 (and aliased @0x00000000) + * and Flash Bank1 mapped at 0x08100000 (and aliased at 0x00100000) + * + * @retval None + */ +void HAL_SYSCFG_EnableMemorySwappingBank(void) +{ + *(__IO uint32_t *)FB_MODE_BB = 0x00000001UL; +} + +/** + * @brief Disable the Internal FLASH Bank Swapping. + * + * @note This function can be used only for STM32L4xx devices. + * + * @note The default state : Flash Bank1 mapped at 0x08000000 (and aliased @0x0000 0000) + * and Flash Bank2 mapped at 0x08100000 (and aliased at 0x00100000) + * + * @retval None + */ +void HAL_SYSCFG_DisableMemorySwappingBank(void) +{ + + *(__IO uint32_t *)FB_MODE_BB = 0x00000000UL; +} + +#if defined(VREFBUF) +/** + * @brief Configure the internal voltage reference buffer voltage scale. + * @param VoltageScaling specifies the output voltage to achieve + * This parameter can be one of the following values: + * @arg SYSCFG_VREFBUF_VOLTAGE_SCALE0: VREF_OUT1 around 2.048 V. + * This requires VDDA equal to or higher than 2.4 V. + * @arg SYSCFG_VREFBUF_VOLTAGE_SCALE1: VREF_OUT2 around 2.5 V. + * This requires VDDA equal to or higher than 2.8 V. + * @retval None + */ +void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling) +{ + /* Check the parameters */ + assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling)); + + MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling); +} + +/** + * @brief Configure the internal voltage reference buffer high impedance mode. + * @param Mode specifies the high impedance mode + * This parameter can be one of the following values: + * @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output. + * @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance. + * @retval None + */ +void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode) +{ + /* Check the parameters */ + assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode)); + + MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode); +} + +/** + * @brief Tune the Internal Voltage Reference buffer (VREFBUF). + * @retval None + */ +void HAL_SYSCFG_VREFBUF_TrimmingConfig(uint32_t TrimmingValue) +{ + /* Check the parameters */ + assert_param(IS_SYSCFG_VREFBUF_TRIMMING(TrimmingValue)); + + MODIFY_REG(VREFBUF->CCR, VREFBUF_CCR_TRIM, TrimmingValue); +} + +/** + * @brief Enable the Internal Voltage Reference buffer (VREFBUF). + * @retval HAL_OK/HAL_TIMEOUT + */ +HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void) +{ + uint32_t tickstart; + + SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait for VRR bit */ + while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0U) + { + if((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + + return HAL_OK; +} + +/** + * @brief Disable the Internal Voltage Reference buffer (VREFBUF). + * + * @retval None + */ +void HAL_SYSCFG_DisableVREFBUF(void) +{ + CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR); +} +#endif /* VREFBUF */ + +/** + * @brief Enable the I/O analog switch voltage booster + * + * @retval None + */ +void HAL_SYSCFG_EnableIOAnalogSwitchBooster(void) +{ + SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN); +} + +/** + * @brief Disable the I/O analog switch voltage booster + * + * @retval None + */ +void HAL_SYSCFG_DisableIOAnalogSwitchBooster(void) +{ + CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN); +} + +/** + * @} + */ + +/** + * @} + */ + +#endif /* HAL_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c new file mode 100644 index 0000000..149d4ba --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c @@ -0,0 +1,519 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_cortex.c + * @author MCD Application Team + * @brief CORTEX HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the CORTEX: + * + Initialization and Configuration functions + * + Peripheral Control functions + * + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + + [..] + *** How to configure Interrupts using CORTEX HAL driver *** + =========================================================== + [..] + This section provides functions allowing to configure the NVIC interrupts (IRQ). + The Cortex-M4 exceptions are managed by CMSIS functions. + + (#) Configure the NVIC Priority Grouping using HAL_NVIC_SetPriorityGrouping() function. + (#) Configure the priority of the selected IRQ Channels using HAL_NVIC_SetPriority(). + (#) Enable the selected IRQ Channels using HAL_NVIC_EnableIRQ(). + + -@- When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible. + The pending IRQ priority will be managed only by the sub priority. + + -@- IRQ priority order (sorted by highest to lowest priority): + (+@) Lowest pre-emption priority + (+@) Lowest sub priority + (+@) Lowest hardware priority (IRQ number) + + [..] + *** How to configure SysTick using CORTEX HAL driver *** + ======================================================== + [..] + Setup SysTick Timer for time base. + + (+) The HAL_SYSTICK_Config() function calls the SysTick_Config() function which + is a CMSIS function that: + (++) Configures the SysTick Reload register with value passed as function parameter. + (++) Configures the SysTick IRQ priority to the lowest value (0x0F). + (++) Resets the SysTick Counter register. + (++) Configures the SysTick Counter clock source to be Core Clock Source (HCLK). + (++) Enables the SysTick Interrupt. + (++) Starts the SysTick Counter. + + (+) You can change the SysTick Clock source to be HCLK_Div8 by calling the macro + __HAL_CORTEX_SYSTICKCLK_CONFIG(SYSTICK_CLKSOURCE_HCLK_DIV8) just after the + HAL_SYSTICK_Config() function call. The __HAL_CORTEX_SYSTICKCLK_CONFIG() macro is defined + inside the stm32l4xx_hal_cortex.h file. + + (+) You can change the SysTick IRQ priority by calling the + HAL_NVIC_SetPriority(SysTick_IRQn,...) function just after the HAL_SYSTICK_Config() function + call. The HAL_NVIC_SetPriority() call the NVIC_SetPriority() function which is a CMSIS function. + + (+) To adjust the SysTick time base, use the following formula: + + Reload Value = SysTick Counter Clock (Hz) x Desired Time base (s) + (++) Reload Value is the parameter to be passed for HAL_SYSTICK_Config() function + (++) Reload Value should not exceed 0xFFFFFF + + @endverbatim + ****************************************************************************** + + The table below gives the allowed values of the pre-emption priority and subpriority according + to the Priority Grouping configuration performed by HAL_NVIC_SetPriorityGrouping() function. + + ========================================================================================================================== + NVIC_PriorityGroup | NVIC_IRQChannelPreemptionPriority | NVIC_IRQChannelSubPriority | Description + ========================================================================================================================== + NVIC_PRIORITYGROUP_0 | 0 | 0-15 | 0 bit for pre-emption priority + | | | 4 bits for subpriority + -------------------------------------------------------------------------------------------------------------------------- + NVIC_PRIORITYGROUP_1 | 0-1 | 0-7 | 1 bit for pre-emption priority + | | | 3 bits for subpriority + -------------------------------------------------------------------------------------------------------------------------- + NVIC_PRIORITYGROUP_2 | 0-3 | 0-3 | 2 bits for pre-emption priority + | | | 2 bits for subpriority + -------------------------------------------------------------------------------------------------------------------------- + NVIC_PRIORITYGROUP_3 | 0-7 | 0-1 | 3 bits for pre-emption priority + | | | 1 bit for subpriority + -------------------------------------------------------------------------------------------------------------------------- + NVIC_PRIORITYGROUP_4 | 0-15 | 0 | 4 bits for pre-emption priority + | | | 0 bit for subpriority + ========================================================================================================================== + + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal.h" + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + +/** @addtogroup CORTEX + * @{ + */ + +#ifdef HAL_CORTEX_MODULE_ENABLED + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/** @addtogroup CORTEX_Exported_Functions + * @{ + */ + + +/** @addtogroup CORTEX_Exported_Functions_Group1 + * @brief Initialization and Configuration functions + * +@verbatim + ============================================================================== + ##### Initialization and Configuration functions ##### + ============================================================================== + [..] + This section provides the CORTEX HAL driver functions allowing to configure Interrupts + SysTick functionalities + +@endverbatim + * @{ + */ + + +/** + * @brief Set the priority grouping field (pre-emption priority and subpriority) + * using the required unlock sequence. + * @param PriorityGroup: The priority grouping bits length. + * This parameter can be one of the following values: + * @arg NVIC_PRIORITYGROUP_0: 0 bit for pre-emption priority, + * 4 bits for subpriority + * @arg NVIC_PRIORITYGROUP_1: 1 bit for pre-emption priority, + * 3 bits for subpriority + * @arg NVIC_PRIORITYGROUP_2: 2 bits for pre-emption priority, + * 2 bits for subpriority + * @arg NVIC_PRIORITYGROUP_3: 3 bits for pre-emption priority, + * 1 bit for subpriority + * @arg NVIC_PRIORITYGROUP_4: 4 bits for pre-emption priority, + * 0 bit for subpriority + * @note When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. + * The pending IRQ priority will be managed only by the subpriority. + * @retval None + */ +void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + /* Check the parameters */ + assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup)); + + /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */ + NVIC_SetPriorityGrouping(PriorityGroup); +} + +/** + * @brief Set the priority of an interrupt. + * @param IRQn: External interrupt number. + * This parameter can be an enumerator of IRQn_Type enumeration + * (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h)) + * @param PreemptPriority: The pre-emption priority for the IRQn channel. + * This parameter can be a value between 0 and 15 + * A lower priority value indicates a higher priority + * @param SubPriority: the subpriority level for the IRQ channel. + * This parameter can be a value between 0 and 15 + * A lower priority value indicates a higher priority. + * @retval None + */ +void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t prioritygroup = 0x00; + + /* Check the parameters */ + assert_param(IS_NVIC_SUB_PRIORITY(SubPriority)); + assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority)); + + prioritygroup = NVIC_GetPriorityGrouping(); + + NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority)); +} + +/** + * @brief Enable a device specific interrupt in the NVIC interrupt controller. + * @note To configure interrupts priority correctly, the NVIC_PriorityGroupConfig() + * function should be called before. + * @param IRQn External interrupt number. + * This parameter can be an enumerator of IRQn_Type enumeration + * (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h)) + * @retval None + */ +void HAL_NVIC_EnableIRQ(IRQn_Type IRQn) +{ + /* Check the parameters */ + assert_param(IS_NVIC_DEVICE_IRQ(IRQn)); + + /* Enable interrupt */ + NVIC_EnableIRQ(IRQn); +} + +/** + * @brief Disable a device specific interrupt in the NVIC interrupt controller. + * @param IRQn External interrupt number. + * This parameter can be an enumerator of IRQn_Type enumeration + * (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h)) + * @retval None + */ +void HAL_NVIC_DisableIRQ(IRQn_Type IRQn) +{ + /* Check the parameters */ + assert_param(IS_NVIC_DEVICE_IRQ(IRQn)); + + /* Disable interrupt */ + NVIC_DisableIRQ(IRQn); +} + +/** + * @brief Initiate a system reset request to reset the MCU. + * @retval None + */ +void HAL_NVIC_SystemReset(void) +{ + /* System Reset */ + NVIC_SystemReset(); +} + +/** + * @brief Initialize the System Timer with interrupt enabled and start the System Tick Timer (SysTick): + * Counter is in free running mode to generate periodic interrupts. + * @param TicksNumb: Specifies the ticks Number of ticks between two interrupts. + * @retval status: - 0 Function succeeded. + * - 1 Function failed. + */ +uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb) +{ + return SysTick_Config(TicksNumb); +} +/** + * @} + */ + +/** @addtogroup CORTEX_Exported_Functions_Group2 + * @brief Cortex control functions + * +@verbatim + ============================================================================== + ##### Peripheral Control functions ##### + ============================================================================== + [..] + This subsection provides a set of functions allowing to control the CORTEX + (NVIC, SYSTICK, MPU) functionalities. + + +@endverbatim + * @{ + */ + +/** + * @brief Get the priority grouping field from the NVIC Interrupt Controller. + * @retval Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field) + */ +uint32_t HAL_NVIC_GetPriorityGrouping(void) +{ + /* Get the PRIGROUP[10:8] field value */ + return NVIC_GetPriorityGrouping(); +} + +/** + * @brief Get the priority of an interrupt. + * @param IRQn: External interrupt number. + * This parameter can be an enumerator of IRQn_Type enumeration + * (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h)) + * @param PriorityGroup: the priority grouping bits length. + * This parameter can be one of the following values: + * @arg NVIC_PRIORITYGROUP_0: 0 bit for pre-emption priority, + * 4 bits for subpriority + * @arg NVIC_PRIORITYGROUP_1: 1 bit for pre-emption priority, + * 3 bits for subpriority + * @arg NVIC_PRIORITYGROUP_2: 2 bits for pre-emption priority, + * 2 bits for subpriority + * @arg NVIC_PRIORITYGROUP_3: 3 bits for pre-emption priority, + * 1 bit for subpriority + * @arg NVIC_PRIORITYGROUP_4: 4 bits for pre-emption priority, + * 0 bit for subpriority + * @param pPreemptPriority: Pointer on the Preemptive priority value (starting from 0). + * @param pSubPriority: Pointer on the Subpriority value (starting from 0). + * @retval None + */ +void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint32_t *pSubPriority) +{ + /* Check the parameters */ + assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup)); + /* Get priority for Cortex-M system or device specific interrupts */ + NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority); +} + +/** + * @brief Set Pending bit of an external interrupt. + * @param IRQn External interrupt number + * This parameter can be an enumerator of IRQn_Type enumeration + * (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h)) + * @retval None + */ +void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + /* Check the parameters */ + assert_param(IS_NVIC_DEVICE_IRQ(IRQn)); + + /* Set interrupt pending */ + NVIC_SetPendingIRQ(IRQn); +} + +/** + * @brief Get Pending Interrupt (read the pending register in the NVIC + * and return the pending bit for the specified interrupt). + * @param IRQn External interrupt number. + * This parameter can be an enumerator of IRQn_Type enumeration + * (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h)) + * @retval status: - 0 Interrupt status is not pending. + * - 1 Interrupt status is pending. + */ +uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + /* Check the parameters */ + assert_param(IS_NVIC_DEVICE_IRQ(IRQn)); + + /* Return 1 if pending else 0 */ + return NVIC_GetPendingIRQ(IRQn); +} + +/** + * @brief Clear the pending bit of an external interrupt. + * @param IRQn External interrupt number. + * This parameter can be an enumerator of IRQn_Type enumeration + * (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h)) + * @retval None + */ +void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + /* Check the parameters */ + assert_param(IS_NVIC_DEVICE_IRQ(IRQn)); + + /* Clear pending interrupt */ + NVIC_ClearPendingIRQ(IRQn); +} + +/** + * @brief Get active interrupt (read the active register in NVIC and return the active bit). + * @param IRQn External interrupt number + * This parameter can be an enumerator of IRQn_Type enumeration + * (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h)) + * @retval status: - 0 Interrupt status is not pending. + * - 1 Interrupt status is pending. + */ +uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn) +{ + /* Return 1 if active else 0 */ + return NVIC_GetActive(IRQn); +} + +/** + * @brief Configure the SysTick clock source. + * @param CLKSource: specifies the SysTick clock source. + * This parameter can be one of the following values: + * @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source. + * @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source. + * @retval None + */ +void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource) +{ + /* Check the parameters */ + assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource)); + if (CLKSource == SYSTICK_CLKSOURCE_HCLK) + { + SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK; + } + else + { + SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK; + } +} + +/** + * @brief Handle SYSTICK interrupt request. + * @retval None + */ +void HAL_SYSTICK_IRQHandler(void) +{ + HAL_SYSTICK_Callback(); +} + +/** + * @brief SYSTICK callback. + * @retval None + */ +__weak void HAL_SYSTICK_Callback(void) +{ + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_SYSTICK_Callback could be implemented in the user file + */ +} + +#if (__MPU_PRESENT == 1) +/** + * @brief Enable the MPU. + * @param MPU_Control: Specifies the control mode of the MPU during hard fault, + * NMI, FAULTMASK and privileged accessto the default memory + * This parameter can be one of the following values: + * @arg MPU_HFNMI_PRIVDEF_NONE + * @arg MPU_HARDFAULT_NMI + * @arg MPU_PRIVILEGED_DEFAULT + * @arg MPU_HFNMI_PRIVDEF + * @retval None + */ +void HAL_MPU_Enable(uint32_t MPU_Control) +{ + /* Enable the MPU */ + MPU->CTRL = (MPU_Control | MPU_CTRL_ENABLE_Msk); + + /* Ensure MPU setting take effects */ + __DSB(); + __ISB(); +} + + +/** + * @brief Disable the MPU. + * @retval None + */ +void HAL_MPU_Disable(void) +{ + /* Make sure outstanding transfers are done */ + __DMB(); + + /* Disable the MPU and clear the control register*/ + MPU->CTRL = 0; +} + + +/** + * @brief Initialize and configure the Region and the memory to be protected. + * @param MPU_Init: Pointer to a MPU_Region_InitTypeDef structure that contains + * the initialization and configuration information. + * @retval None + */ +void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init) +{ + /* Check the parameters */ + assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number)); + assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable)); + + /* Set the Region number */ + MPU->RNR = MPU_Init->Number; + + if ((MPU_Init->Enable) != RESET) + { + /* Check the parameters */ + assert_param(IS_MPU_INSTRUCTION_ACCESS(MPU_Init->DisableExec)); + assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(MPU_Init->AccessPermission)); + assert_param(IS_MPU_TEX_LEVEL(MPU_Init->TypeExtField)); + assert_param(IS_MPU_ACCESS_SHAREABLE(MPU_Init->IsShareable)); + assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable)); + assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable)); + assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable)); + assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size)); + + MPU->RBAR = MPU_Init->BaseAddress; + MPU->RASR = ((uint32_t)MPU_Init->DisableExec << MPU_RASR_XN_Pos) | + ((uint32_t)MPU_Init->AccessPermission << MPU_RASR_AP_Pos) | + ((uint32_t)MPU_Init->TypeExtField << MPU_RASR_TEX_Pos) | + ((uint32_t)MPU_Init->IsShareable << MPU_RASR_S_Pos) | + ((uint32_t)MPU_Init->IsCacheable << MPU_RASR_C_Pos) | + ((uint32_t)MPU_Init->IsBufferable << MPU_RASR_B_Pos) | + ((uint32_t)MPU_Init->SubRegionDisable << MPU_RASR_SRD_Pos) | + ((uint32_t)MPU_Init->Size << MPU_RASR_SIZE_Pos) | + ((uint32_t)MPU_Init->Enable << MPU_RASR_ENABLE_Pos); + } + else + { + MPU->RBAR = 0x00; + MPU->RASR = 0x00; + } +} +#endif /* __MPU_PRESENT */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* HAL_CORTEX_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma.c b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma.c new file mode 100644 index 0000000..24856b9 --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma.c @@ -0,0 +1,1175 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_dma.c + * @author MCD Application Team + * @brief DMA HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the Direct Memory Access (DMA) peripheral: + * + Initialization and de-initialization functions + * + IO operation functions + * + Peripheral State and errors functions + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + (#) Enable and configure the peripheral to be connected to the DMA Channel + (except for internal SRAM / FLASH memories: no initialization is + necessary). Please refer to the Reference manual for connection between peripherals + and DMA requests. + + (#) For a given Channel, program the required configuration through the following parameters: + Channel request, Transfer Direction, Source and Destination data formats, + Circular or Normal mode, Channel Priority level, Source and Destination Increment mode + using HAL_DMA_Init() function. + + Prior to HAL_DMA_Init the peripheral clock shall be enabled for both DMA & DMAMUX + thanks to: + (##) DMA1 or DMA2: __HAL_RCC_DMA1_CLK_ENABLE() or __HAL_RCC_DMA2_CLK_ENABLE() ; + (##) DMAMUX1: __HAL_RCC_DMAMUX1_CLK_ENABLE(); + + (#) Use HAL_DMA_GetState() function to return the DMA state and HAL_DMA_GetError() in case of error + detection. + + (#) Use HAL_DMA_Abort() function to abort the current transfer + + -@- In Memory-to-Memory transfer mode, Circular mode is not allowed. + + *** Polling mode IO operation *** + ================================= + [..] + (+) Use HAL_DMA_Start() to start DMA transfer after the configuration of Source + address and destination address and the Length of data to be transferred + (+) Use HAL_DMA_PollForTransfer() to poll for the end of current transfer, in this + case a fixed Timeout can be configured by User depending from his application. + + *** Interrupt mode IO operation *** + =================================== + [..] + (+) Configure the DMA interrupt priority using HAL_NVIC_SetPriority() + (+) Enable the DMA IRQ handler using HAL_NVIC_EnableIRQ() + (+) Use HAL_DMA_Start_IT() to start DMA transfer after the configuration of + Source address and destination address and the Length of data to be transferred. + In this case the DMA interrupt is configured + (+) Use HAL_DMA_IRQHandler() called under DMA_IRQHandler() Interrupt subroutine + (+) At the end of data transfer HAL_DMA_IRQHandler() function is executed and user can + add his own function to register callbacks with HAL_DMA_RegisterCallback(). + + *** DMA HAL driver macros list *** + ============================================= + [..] + Below the list of macros in DMA HAL driver. + + (+) __HAL_DMA_ENABLE: Enable the specified DMA Channel. + (+) __HAL_DMA_DISABLE: Disable the specified DMA Channel. + (+) __HAL_DMA_GET_FLAG: Get the DMA Channel pending flags. + (+) __HAL_DMA_CLEAR_FLAG: Clear the DMA Channel pending flags. + (+) __HAL_DMA_ENABLE_IT: Enable the specified DMA Channel interrupts. + (+) __HAL_DMA_DISABLE_IT: Disable the specified DMA Channel interrupts. + (+) __HAL_DMA_GET_IT_SOURCE: Check whether the specified DMA Channel interrupt is enabled or not. + + [..] + (@) You can refer to the DMA HAL driver header file for more useful macros + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal.h" + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + +/** @defgroup DMA DMA + * @brief DMA HAL module driver + * @{ + */ + +#ifdef HAL_DMA_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/** @defgroup DMA_Private_Functions DMA Private Functions + * @{ + */ +static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength); +#if defined(DMAMUX1) +static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma); +static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma); +#endif /* DMAMUX1 */ + +/** + * @} + */ + +/* Exported functions ---------------------------------------------------------*/ + +/** @defgroup DMA_Exported_Functions DMA Exported Functions + * @{ + */ + +/** @defgroup DMA_Exported_Functions_Group1 Initialization and de-initialization functions + * @brief Initialization and de-initialization functions + * +@verbatim + =============================================================================== + ##### Initialization and de-initialization functions ##### + =============================================================================== + [..] + This section provides functions allowing to initialize the DMA Channel source + and destination addresses, incrementation and data sizes, transfer direction, + circular/normal mode selection, memory-to-memory mode selection and Channel priority value. + [..] + The HAL_DMA_Init() function follows the DMA configuration procedures as described in + reference manual. + +@endverbatim + * @{ + */ + +/** + * @brief Initialize the DMA according to the specified + * parameters in the DMA_InitTypeDef and initialize the associated handle. + * @param hdma pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Channel. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma) +{ + uint32_t tmp; + + /* Check the DMA handle allocation */ + if(hdma == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance)); + assert_param(IS_DMA_DIRECTION(hdma->Init.Direction)); + assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc)); + assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc)); + assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment)); + assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment)); + assert_param(IS_DMA_MODE(hdma->Init.Mode)); + assert_param(IS_DMA_PRIORITY(hdma->Init.Priority)); + + assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request)); + + /* Compute the channel index */ + if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1)) + { + /* DMA1 */ + hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U; + hdma->DmaBaseAddress = DMA1; + } + else + { + /* DMA2 */ + hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U; + hdma->DmaBaseAddress = DMA2; + } + + /* Change DMA peripheral state */ + hdma->State = HAL_DMA_STATE_BUSY; + + /* Get the CR register value */ + tmp = hdma->Instance->CCR; + + /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */ + tmp &= ((uint32_t)~(DMA_CCR_PL | DMA_CCR_MSIZE | DMA_CCR_PSIZE | + DMA_CCR_MINC | DMA_CCR_PINC | DMA_CCR_CIRC | + DMA_CCR_DIR | DMA_CCR_MEM2MEM)); + + /* Prepare the DMA Channel configuration */ + tmp |= hdma->Init.Direction | + hdma->Init.PeriphInc | hdma->Init.MemInc | + hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment | + hdma->Init.Mode | hdma->Init.Priority; + + /* Write to DMA Channel CR register */ + hdma->Instance->CCR = tmp; + +#if defined(DMAMUX1) + /* Initialize parameters for DMAMUX channel : + DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask + */ + DMA_CalcDMAMUXChannelBaseAndMask(hdma); + + if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY) + { + /* if memory to memory force the request to 0*/ + hdma->Init.Request = DMA_REQUEST_MEM2MEM; + } + + /* Set peripheral request to DMAMUX channel */ + hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID); + + /* Clear the DMAMUX synchro overrun flag */ + hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask; + + if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3))) + { + /* Initialize parameters for DMAMUX request generator : + DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask + */ + DMA_CalcDMAMUXRequestGenBaseAndMask(hdma); + + /* Reset the DMAMUX request generator register*/ + hdma->DMAmuxRequestGen->RGCR = 0U; + + /* Clear the DMAMUX request generator overrun flag */ + hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask; + } + else + { + hdma->DMAmuxRequestGen = 0U; + hdma->DMAmuxRequestGenStatus = 0U; + hdma->DMAmuxRequestGenStatusMask = 0U; + } +#endif /* DMAMUX1 */ + +#if !defined (DMAMUX1) + + /* Set request selection */ + if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY) + { + /* Write to DMA channel selection register */ + if (DMA1 == hdma->DmaBaseAddress) + { + /* Reset request selection for DMA1 Channelx */ + DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU)); + + /* Configure request selection for DMA1 Channelx */ + DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU)); + } + else /* DMA2 */ + { + /* Reset request selection for DMA2 Channelx */ + DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU)); + + /* Configure request selection for DMA2 Channelx */ + DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU)); + } + } + +#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */ + /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */ + /* STM32L496xx || STM32L4A6xx */ + + /* Initialise the error code */ + hdma->ErrorCode = HAL_DMA_ERROR_NONE; + + /* Initialize the DMA state*/ + hdma->State = HAL_DMA_STATE_READY; + + /* Allocate lock resource and initialize it */ + hdma->Lock = HAL_UNLOCKED; + + return HAL_OK; +} + +/** + * @brief DeInitialize the DMA peripheral. + * @param hdma pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Channel. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma) +{ + + /* Check the DMA handle allocation */ + if (NULL == hdma ) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance)); + + /* Disable the selected DMA Channelx */ + __HAL_DMA_DISABLE(hdma); + + /* Compute the channel index */ + if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1)) + { + /* DMA1 */ + hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U; + hdma->DmaBaseAddress = DMA1; + } + else + { + /* DMA2 */ + hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U; + hdma->DmaBaseAddress = DMA2; + } + + /* Reset DMA Channel control register */ + hdma->Instance->CCR = 0U; + + /* Clear all flags */ + hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU)); + +#if !defined (DMAMUX1) + + /* Reset DMA channel selection register */ + if (DMA1 == hdma->DmaBaseAddress) + { + /* DMA1 */ + DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU)); + } + else + { + /* DMA2 */ + DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU)); + } +#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */ + /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */ + /* STM32L496xx || STM32L4A6xx */ + +#if defined(DMAMUX1) + + /* Initialize parameters for DMAMUX channel : + DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */ + + DMA_CalcDMAMUXChannelBaseAndMask(hdma); + + /* Reset the DMAMUX channel that corresponds to the DMA channel */ + hdma->DMAmuxChannel->CCR = 0U; + + /* Clear the DMAMUX synchro overrun flag */ + hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask; + + /* Reset Request generator parameters if any */ + if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3))) + { + /* Initialize parameters for DMAMUX request generator : + DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask + */ + DMA_CalcDMAMUXRequestGenBaseAndMask(hdma); + + /* Reset the DMAMUX request generator register*/ + hdma->DMAmuxRequestGen->RGCR = 0U; + + /* Clear the DMAMUX request generator overrun flag */ + hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask; + } + + hdma->DMAmuxRequestGen = 0U; + hdma->DMAmuxRequestGenStatus = 0U; + hdma->DMAmuxRequestGenStatusMask = 0U; + +#endif /* DMAMUX1 */ + + /* Clean callbacks */ + hdma->XferCpltCallback = NULL; + hdma->XferHalfCpltCallback = NULL; + hdma->XferErrorCallback = NULL; + hdma->XferAbortCallback = NULL; + + /* Initialise the error code */ + hdma->ErrorCode = HAL_DMA_ERROR_NONE; + + /* Initialize the DMA state */ + hdma->State = HAL_DMA_STATE_RESET; + + /* Release Lock */ + __HAL_UNLOCK(hdma); + + return HAL_OK; +} + +/** + * @} + */ + +/** @defgroup DMA_Exported_Functions_Group2 Input and Output operation functions + * @brief Input and Output operation functions + * +@verbatim + =============================================================================== + ##### IO operation functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Configure the source, destination address and data length and Start DMA transfer + (+) Configure the source, destination address and data length and + Start DMA transfer with interrupt + (+) Abort DMA transfer + (+) Poll for transfer complete + (+) Handle DMA interrupt request + +@endverbatim + * @{ + */ + +/** + * @brief Start the DMA Transfer. + * @param hdma pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Channel. + * @param SrcAddress The source memory Buffer address + * @param DstAddress The destination memory Buffer address + * @param DataLength The length of data to be transferred from source to destination + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the parameters */ + assert_param(IS_DMA_BUFFER_SIZE(DataLength)); + + /* Process locked */ + __HAL_LOCK(hdma); + + if(HAL_DMA_STATE_READY == hdma->State) + { + /* Change DMA peripheral state */ + hdma->State = HAL_DMA_STATE_BUSY; + hdma->ErrorCode = HAL_DMA_ERROR_NONE; + + /* Disable the peripheral */ + __HAL_DMA_DISABLE(hdma); + + /* Configure the source, destination address and the data length & clear flags*/ + DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength); + + /* Enable the Peripheral */ + __HAL_DMA_ENABLE(hdma); + } + else + { + /* Process Unlocked */ + __HAL_UNLOCK(hdma); + status = HAL_BUSY; + } + return status; +} + +/** + * @brief Start the DMA Transfer with interrupt enabled. + * @param hdma pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Channel. + * @param SrcAddress The source memory Buffer address + * @param DstAddress The destination memory Buffer address + * @param DataLength The length of data to be transferred from source to destination + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the parameters */ + assert_param(IS_DMA_BUFFER_SIZE(DataLength)); + + /* Process locked */ + __HAL_LOCK(hdma); + + if(HAL_DMA_STATE_READY == hdma->State) + { + /* Change DMA peripheral state */ + hdma->State = HAL_DMA_STATE_BUSY; + hdma->ErrorCode = HAL_DMA_ERROR_NONE; + + /* Disable the peripheral */ + __HAL_DMA_DISABLE(hdma); + + /* Configure the source, destination address and the data length & clear flags*/ + DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength); + + /* Enable the transfer complete interrupt */ + /* Enable the transfer Error interrupt */ + if(NULL != hdma->XferHalfCpltCallback ) + { + /* Enable the Half transfer complete interrupt as well */ + __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE)); + } + else + { + __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT); + __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE)); + } + +#ifdef DMAMUX1 + + /* Check if DMAMUX Synchronization is enabled*/ + if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U) + { + /* Enable DMAMUX sync overrun IT*/ + hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE; + } + + if(hdma->DMAmuxRequestGen != 0U) + { + /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/ + /* enable the request gen overrun IT*/ + hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE; + } + +#endif /* DMAMUX1 */ + + /* Enable the Peripheral */ + __HAL_DMA_ENABLE(hdma); + } + else + { + /* Process Unlocked */ + __HAL_UNLOCK(hdma); + + /* Remain BUSY */ + status = HAL_BUSY; + } + return status; +} + +/** + * @brief Abort the DMA Transfer. + * @param hdma pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Channel. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the DMA peripheral state */ + if(hdma->State != HAL_DMA_STATE_BUSY) + { + hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER; + + /* Process Unlocked */ + __HAL_UNLOCK(hdma); + + return HAL_ERROR; + } + else + { + /* Disable DMA IT */ + __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE)); + +#if defined(DMAMUX1) + /* disable the DMAMUX sync overrun IT*/ + hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE; +#endif /* DMAMUX1 */ + + /* Disable the channel */ + __HAL_DMA_DISABLE(hdma); + + /* Clear all flags */ + hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU)); + +#if defined(DMAMUX1) + /* Clear the DMAMUX synchro overrun flag */ + hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask; + + if(hdma->DMAmuxRequestGen != 0U) + { + /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/ + /* disable the request gen overrun IT*/ + hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE; + + /* Clear the DMAMUX request generator overrun flag */ + hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask; + } + +#endif /* DMAMUX1 */ + + /* Change the DMA state */ + hdma->State = HAL_DMA_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hdma); + + return status; + } +} + +/** + * @brief Aborts the DMA Transfer in Interrupt mode. + * @param hdma pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Channel. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma) +{ + HAL_StatusTypeDef status = HAL_OK; + + if(HAL_DMA_STATE_BUSY != hdma->State) + { + /* no transfer ongoing */ + hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER; + + status = HAL_ERROR; + } + else + { + /* Disable DMA IT */ + __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE)); + + /* Disable the channel */ + __HAL_DMA_DISABLE(hdma); + +#if defined(DMAMUX1) + /* disable the DMAMUX sync overrun IT*/ + hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE; + + /* Clear all flags */ + hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU)); + + /* Clear the DMAMUX synchro overrun flag */ + hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask; + + if(hdma->DMAmuxRequestGen != 0U) + { + /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/ + /* disable the request gen overrun IT*/ + hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE; + + /* Clear the DMAMUX request generator overrun flag */ + hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask; + } + +#else + /* Clear all flags */ + hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU)); +#endif /* DMAMUX1 */ + + /* Change the DMA state */ + hdma->State = HAL_DMA_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hdma); + + /* Call User Abort callback */ + if(hdma->XferAbortCallback != NULL) + { + hdma->XferAbortCallback(hdma); + } + } + return status; +} + +/** + * @brief Polling for transfer complete. + * @param hdma pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Channel. + * @param CompleteLevel Specifies the DMA level complete. + * @param Timeout Timeout duration. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout) +{ + uint32_t temp; + uint32_t tickstart; + + if(HAL_DMA_STATE_BUSY != hdma->State) + { + /* no transfer ongoing */ + hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER; + __HAL_UNLOCK(hdma); + return HAL_ERROR; + } + + /* Polling mode not supported in circular mode */ + if ((hdma->Instance->CCR & DMA_CCR_CIRC) != 0U) + { + hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED; + return HAL_ERROR; + } + + /* Get the level transfer complete flag */ + if (HAL_DMA_FULL_TRANSFER == CompleteLevel) + { + /* Transfer Complete flag */ + temp = DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU); + } + else + { + /* Half Transfer Complete flag */ + temp = DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU); + } + + /* Get tick */ + tickstart = HAL_GetTick(); + + while((hdma->DmaBaseAddress->ISR & temp) == 0U) + { + if((hdma->DmaBaseAddress->ISR & (DMA_FLAG_TE1 << (hdma->ChannelIndex& 0x1CU))) != 0U) + { + /* When a DMA transfer error occurs */ + /* A hardware clear of its EN bits is performed */ + /* Clear all flags */ + hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU)); + + /* Update error code */ + hdma->ErrorCode = HAL_DMA_ERROR_TE; + + /* Change the DMA state */ + hdma->State= HAL_DMA_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hdma); + + return HAL_ERROR; + } + /* Check for the Timeout */ + if(Timeout != HAL_MAX_DELAY) + { + if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U)) + { + /* Update error code */ + hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT; + + /* Change the DMA state */ + hdma->State = HAL_DMA_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hdma); + + return HAL_ERROR; + } + } + } + +#if defined(DMAMUX1) + /*Check for DMAMUX Request generator (if used) overrun status */ + if(hdma->DMAmuxRequestGen != 0U) + { + /* if using DMAMUX request generator Check for DMAMUX request generator overrun */ + if((hdma->DMAmuxRequestGenStatus->RGSR & hdma->DMAmuxRequestGenStatusMask) != 0U) + { + /* Disable the request gen overrun interrupt */ + hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE; + + /* Clear the DMAMUX request generator overrun flag */ + hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask; + + /* Update error code */ + hdma->ErrorCode |= HAL_DMA_ERROR_REQGEN; + } + } + + /* Check for DMAMUX Synchronization overrun */ + if((hdma->DMAmuxChannelStatus->CSR & hdma->DMAmuxChannelStatusMask) != 0U) + { + /* Clear the DMAMUX synchro overrun flag */ + hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask; + + /* Update error code */ + hdma->ErrorCode |= HAL_DMA_ERROR_SYNC; + } +#endif /* DMAMUX1 */ + + if(HAL_DMA_FULL_TRANSFER == CompleteLevel) + { + /* Clear the transfer complete flag */ + hdma->DmaBaseAddress->IFCR = (DMA_FLAG_TC1 << (hdma->ChannelIndex& 0x1CU)); + + /* Process unlocked */ + __HAL_UNLOCK(hdma); + + /* The selected Channelx EN bit is cleared (DMA is disabled and + all transfers are complete) */ + hdma->State = HAL_DMA_STATE_READY; + } + else + { + /* Clear the half transfer complete flag */ + hdma->DmaBaseAddress->IFCR = (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)); + } + + return HAL_OK; +} + +/** + * @brief Handle DMA interrupt request. + * @param hdma pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Channel. + * @retval None + */ +void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma) +{ + uint32_t flag_it = hdma->DmaBaseAddress->ISR; + uint32_t source_it = hdma->Instance->CCR; + + /* Half Transfer Complete Interrupt management ******************************/ + if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U)) + { + /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */ + if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U) + { + /* Disable the half transfer interrupt */ + __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT); + } + /* Clear the half transfer complete flag */ + hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU); + + /* DMA peripheral state is not updated in Half Transfer */ + /* but in Transfer Complete case */ + + if(hdma->XferHalfCpltCallback != NULL) + { + /* Half transfer callback */ + hdma->XferHalfCpltCallback(hdma); + } + } + + /* Transfer Complete Interrupt management ***********************************/ + else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U)) + { + if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U) + { + /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */ + /* Disable the transfer complete and error interrupt */ + /* if the DMA mode is not CIRCULAR */ + __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC); + + /* Change the DMA state */ + hdma->State = HAL_DMA_STATE_READY; + } + /* Clear the transfer complete flag */ + hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU)); + + /* Process Unlocked */ + __HAL_UNLOCK(hdma); + + if(hdma->XferCpltCallback != NULL) + { + /* Transfer complete callback */ + hdma->XferCpltCallback(hdma); + } + } + + /* Transfer Error Interrupt management **************************************/ + else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U)) + { + /* When a DMA transfer error occurs */ + /* A hardware clear of its EN bits is performed */ + /* Disable ALL DMA IT */ + __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE)); + + /* Clear all flags */ + hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU)); + + /* Update error code */ + hdma->ErrorCode = HAL_DMA_ERROR_TE; + + /* Change the DMA state */ + hdma->State = HAL_DMA_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hdma); + + if (hdma->XferErrorCallback != NULL) + { + /* Transfer error callback */ + hdma->XferErrorCallback(hdma); + } + } + else + { + /* Nothing To Do */ + } + return; +} + +/** + * @brief Register callbacks + * @param hdma pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Channel. + * @param CallbackID User Callback identifer + * a HAL_DMA_CallbackIDTypeDef ENUM as parameter. + * @param pCallback pointer to private callbacsk function which has pointer to + * a DMA_HandleTypeDef structure as parameter. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)( DMA_HandleTypeDef * _hdma)) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(hdma); + + if(HAL_DMA_STATE_READY == hdma->State) + { + switch (CallbackID) + { + case HAL_DMA_XFER_CPLT_CB_ID: + hdma->XferCpltCallback = pCallback; + break; + + case HAL_DMA_XFER_HALFCPLT_CB_ID: + hdma->XferHalfCpltCallback = pCallback; + break; + + case HAL_DMA_XFER_ERROR_CB_ID: + hdma->XferErrorCallback = pCallback; + break; + + case HAL_DMA_XFER_ABORT_CB_ID: + hdma->XferAbortCallback = pCallback; + break; + + default: + status = HAL_ERROR; + break; + } + } + else + { + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hdma); + + return status; +} + +/** + * @brief UnRegister callbacks + * @param hdma pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Channel. + * @param CallbackID User Callback identifer + * a HAL_DMA_CallbackIDTypeDef ENUM as parameter. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(hdma); + + if(HAL_DMA_STATE_READY == hdma->State) + { + switch (CallbackID) + { + case HAL_DMA_XFER_CPLT_CB_ID: + hdma->XferCpltCallback = NULL; + break; + + case HAL_DMA_XFER_HALFCPLT_CB_ID: + hdma->XferHalfCpltCallback = NULL; + break; + + case HAL_DMA_XFER_ERROR_CB_ID: + hdma->XferErrorCallback = NULL; + break; + + case HAL_DMA_XFER_ABORT_CB_ID: + hdma->XferAbortCallback = NULL; + break; + + case HAL_DMA_XFER_ALL_CB_ID: + hdma->XferCpltCallback = NULL; + hdma->XferHalfCpltCallback = NULL; + hdma->XferErrorCallback = NULL; + hdma->XferAbortCallback = NULL; + break; + + default: + status = HAL_ERROR; + break; + } + } + else + { + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hdma); + + return status; +} + +/** + * @} + */ + + + +/** @defgroup DMA_Exported_Functions_Group3 Peripheral State and Errors functions + * @brief Peripheral State and Errors functions + * +@verbatim + =============================================================================== + ##### Peripheral State and Errors functions ##### + =============================================================================== + [..] + This subsection provides functions allowing to + (+) Check the DMA state + (+) Get error code + +@endverbatim + * @{ + */ + +/** + * @brief Return the DMA handle state. + * @param hdma pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Channel. + * @retval HAL state + */ +HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma) +{ + /* Return DMA handle state */ + return hdma->State; +} + +/** + * @brief Return the DMA error code. + * @param hdma : pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Channel. + * @retval DMA Error Code + */ +uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma) +{ + return hdma->ErrorCode; +} + +/** + * @} + */ + +/** + * @} + */ + +/** @addtogroup DMA_Private_Functions + * @{ + */ + +/** + * @brief Sets the DMA Transfer parameter. + * @param hdma pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Channel. + * @param SrcAddress The source memory Buffer address + * @param DstAddress The destination memory Buffer address + * @param DataLength The length of data to be transferred from source to destination + * @retval HAL status + */ +static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength) +{ +#if defined(DMAMUX1) + /* Clear the DMAMUX synchro overrun flag */ + hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask; + + if(hdma->DMAmuxRequestGen != 0U) + { + /* Clear the DMAMUX request generator overrun flag */ + hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask; + } +#endif + + /* Clear all flags */ + hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU)); + + /* Configure DMA Channel data length */ + hdma->Instance->CNDTR = DataLength; + + /* Memory to Peripheral */ + if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH) + { + /* Configure DMA Channel destination address */ + hdma->Instance->CPAR = DstAddress; + + /* Configure DMA Channel source address */ + hdma->Instance->CMAR = SrcAddress; + } + /* Peripheral to Memory */ + else + { + /* Configure DMA Channel source address */ + hdma->Instance->CPAR = SrcAddress; + + /* Configure DMA Channel destination address */ + hdma->Instance->CMAR = DstAddress; + } +} + +#if defined(DMAMUX1) + +/** + * @brief Updates the DMA handle with the DMAMUX channel and status mask depending on channel number + * @param hdma pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Channel. + * @retval None + */ +static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma) +{ + uint32_t channel_number; + + /* check if instance is not outside the DMA channel range */ + if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1) + { + /* DMA1 */ + hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U)); + } + else + { + /* DMA2 */ + hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U)); + } + + channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U; + hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus; + hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU); +} + +/** + * @brief Updates the DMA handle with the DMAMUX request generator params + * @param hdma pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Channel. + * @retval None + */ + +static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma) +{ + uint32_t request = hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID; + + /* DMA Channels are connected to DMAMUX1 request generator blocks*/ + hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U))); + + hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus; + + /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/ + hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U); +} + +#endif /* DMAMUX1 */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* HAL_DMA_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma_ex.c b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma_ex.c new file mode 100644 index 0000000..0a8f922 --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma_ex.c @@ -0,0 +1,309 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_dma_ex.c + * @author MCD Application Team + * @brief DMA Extension HAL module driver + * This file provides firmware functions to manage the following + * functionalities of the DMA Extension peripheral: + * + Extended features functions + * + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + The DMA Extension HAL driver can be used as follows: + + (+) Configure the DMA_MUX Synchronization Block using HAL_DMAEx_ConfigMuxSync function. + (+) Configure the DMA_MUX Request Generator Block using HAL_DMAEx_ConfigMuxRequestGenerator function. + Functions HAL_DMAEx_EnableMuxRequestGenerator and HAL_DMAEx_DisableMuxRequestGenerator can then be used + to respectively enable/disable the request generator. + + (+) To handle the DMAMUX Interrupts, the function HAL_DMAEx_MUX_IRQHandler should be called from + the DMAMUX IRQ handler i.e DMAMUX1_OVR_IRQHandler. + As only one interrupt line is available for all DMAMUX channels and request generators , HAL_DMAEx_MUX_IRQHandler should be + called with, as parameter, the appropriate DMA handle as many as used DMAs in the user project + (exception done if a given DMA is not using the DMAMUX SYNC block neither a request generator) + + -@- In Memory-to-Memory transfer mode, Multi (Double) Buffer mode is not allowed. + -@- When Multi (Double) Buffer mode is enabled, the transfer is circular by default. + -@- In Multi (Double) buffer mode, it is possible to update the base address for + the AHB memory port on the fly (DMA_CM0ARx or DMA_CM1ARx) when the channel is enabled. + + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal.h" + +#if defined(DMAMUX1) + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + +/** @defgroup DMAEx DMAEx + * @brief DMA Extended HAL module driver + * @{ + */ + +#ifdef HAL_DMA_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private Constants ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + + +/** @defgroup DMAEx_Exported_Functions DMAEx Exported Functions + * @{ + */ + +/** @defgroup DMAEx_Exported_Functions_Group1 DMAEx Extended features functions + * @brief Extended features functions + * +@verbatim + =============================================================================== + ##### Extended features functions ##### + =============================================================================== + [..] This section provides functions allowing to: + + (+) Configure the DMAMUX Synchronization Block using HAL_DMAEx_ConfigMuxSync function. + (+) Configure the DMAMUX Request Generator Block using HAL_DMAEx_ConfigMuxRequestGenerator function. + Functions HAL_DMAEx_EnableMuxRequestGenerator and HAL_DMAEx_DisableMuxRequestGenerator can then be used + to respectively enable/disable the request generator. + +@endverbatim + * @{ + */ + + +/** + * @brief Configure the DMAMUX synchronization parameters for a given DMA channel (instance). + * @param hdma pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA channel. + * @param pSyncConfig : pointer to HAL_DMA_MuxSyncConfigTypeDef : contains the DMAMUX synchronization parameters + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMAEx_ConfigMuxSync(DMA_HandleTypeDef *hdma, HAL_DMA_MuxSyncConfigTypeDef *pSyncConfig) +{ + /* Check the parameters */ + assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance)); + + assert_param(IS_DMAMUX_SYNC_SIGNAL_ID(pSyncConfig->SyncSignalID)); + + assert_param(IS_DMAMUX_SYNC_POLARITY(pSyncConfig-> SyncPolarity)); + assert_param(IS_DMAMUX_SYNC_STATE(pSyncConfig->SyncEnable)); + assert_param(IS_DMAMUX_SYNC_EVENT(pSyncConfig->EventEnable)); + assert_param(IS_DMAMUX_SYNC_REQUEST_NUMBER(pSyncConfig->RequestNumber)); + + /*Check if the DMA state is ready */ + if(hdma->State == HAL_DMA_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hdma); + + /* Set the new synchronization parameters (and keep the request ID filled during the Init)*/ + MODIFY_REG( hdma->DMAmuxChannel->CCR, \ + (~DMAMUX_CxCR_DMAREQ_ID) , \ + ((pSyncConfig->SyncSignalID) << DMAMUX_CxCR_SYNC_ID_Pos) | ((pSyncConfig->RequestNumber - 1U) << DMAMUX_CxCR_NBREQ_Pos) | \ + pSyncConfig->SyncPolarity | ((uint32_t)pSyncConfig->SyncEnable << DMAMUX_CxCR_SE_Pos) | \ + ((uint32_t)pSyncConfig->EventEnable << DMAMUX_CxCR_EGE_Pos)); + + /* Process UnLocked */ + __HAL_UNLOCK(hdma); + + return HAL_OK; + } + else + { + /*DMA State not Ready*/ + return HAL_ERROR; + } +} + +/** + * @brief Configure the DMAMUX request generator block used by the given DMA channel (instance). + * @param hdma pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA channel. + * @param pRequestGeneratorConfig : pointer to HAL_DMA_MuxRequestGeneratorConfigTypeDef : + * contains the request generator parameters. + * + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMAEx_ConfigMuxRequestGenerator (DMA_HandleTypeDef *hdma, HAL_DMA_MuxRequestGeneratorConfigTypeDef *pRequestGeneratorConfig) +{ + /* Check the parameters */ + assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance)); + + assert_param(IS_DMAMUX_REQUEST_GEN_SIGNAL_ID(pRequestGeneratorConfig->SignalID)); + + assert_param(IS_DMAMUX_REQUEST_GEN_POLARITY(pRequestGeneratorConfig->Polarity)); + assert_param(IS_DMAMUX_REQUEST_GEN_REQUEST_NUMBER(pRequestGeneratorConfig->RequestNumber)); + + /* check if the DMA state is ready + and DMA is using a DMAMUX request generator block + */ + if((hdma->State == HAL_DMA_STATE_READY) && (hdma->DMAmuxRequestGen != 0U)) + { + /* Process Locked */ + __HAL_LOCK(hdma); + + /* Set the request generator new parameters */ + hdma->DMAmuxRequestGen->RGCR = pRequestGeneratorConfig->SignalID | \ + ((pRequestGeneratorConfig->RequestNumber - 1U) << DMAMUX_RGxCR_GNBREQ_Pos)| \ + pRequestGeneratorConfig->Polarity; + /* Process UnLocked */ + __HAL_UNLOCK(hdma); + + return HAL_OK; + } + else + { + return HAL_ERROR; + } +} + +/** + * @brief Enable the DMAMUX request generator block used by the given DMA channel (instance). + * @param hdma pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA channel. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMAEx_EnableMuxRequestGenerator (DMA_HandleTypeDef *hdma) +{ + /* Check the parameters */ + assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance)); + + /* check if the DMA state is ready + and DMA is using a DMAMUX request generator block + */ + if((hdma->State != HAL_DMA_STATE_RESET) && (hdma->DMAmuxRequestGen != 0)) + { + + /* Enable the request generator*/ + hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_GE; + + return HAL_OK; + } + else + { + return HAL_ERROR; + } +} + +/** + * @brief Disable the DMAMUX request generator block used by the given DMA channel (instance). + * @param hdma pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA channel. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMAEx_DisableMuxRequestGenerator (DMA_HandleTypeDef *hdma) +{ + /* Check the parameters */ + assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance)); + + /* check if the DMA state is ready + and DMA is using a DMAMUX request generator block + */ + if((hdma->State != HAL_DMA_STATE_RESET) && (hdma->DMAmuxRequestGen != 0)) + { + + /* Disable the request generator*/ + hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_GE; + + return HAL_OK; + } + else + { + return HAL_ERROR; + } +} + +/** + * @brief Handles DMAMUX interrupt request. + * @param hdma pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA channel. + * @retval None + */ +void HAL_DMAEx_MUX_IRQHandler(DMA_HandleTypeDef *hdma) +{ + /* Check for DMAMUX Synchronization overrun */ + if((hdma->DMAmuxChannelStatus->CSR & hdma->DMAmuxChannelStatusMask) != 0U) + { + /* Disable the synchro overrun interrupt */ + hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE; + + /* Clear the DMAMUX synchro overrun flag */ + hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask; + + /* Update error code */ + hdma->ErrorCode |= HAL_DMA_ERROR_SYNC; + + if(hdma->XferErrorCallback != NULL) + { + /* Transfer error callback */ + hdma->XferErrorCallback(hdma); + } + } + + if(hdma->DMAmuxRequestGen != 0) + { + /* if using a DMAMUX request generator block Check for DMAMUX request generator overrun */ + if((hdma->DMAmuxRequestGenStatus->RGSR & hdma->DMAmuxRequestGenStatusMask) != 0U) + { + /* Disable the request gen overrun interrupt */ + hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE; + + /* Clear the DMAMUX request generator overrun flag */ + hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask; + + /* Update error code */ + hdma->ErrorCode |= HAL_DMA_ERROR_REQGEN; + + if(hdma->XferErrorCallback != NULL) + { + /* Transfer error callback */ + hdma->XferErrorCallback(hdma); + } + } + } +} + +/** + * @} + */ + +/** + * @} + */ + +#endif /* HAL_DMA_MODULE_ENABLED */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* DMAMUX1 */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_exti.c b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_exti.c new file mode 100644 index 0000000..dafb7a0 --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_exti.c @@ -0,0 +1,643 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_exti.c + * @author MCD Application Team + * @brief EXTI HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the Extended Interrupts and events controller (EXTI) peripheral: + * + Initialization and de-initialization functions + * + IO operation functions + * + @verbatim + ============================================================================== + ##### EXTI Peripheral features ##### + ============================================================================== + [..] + (+) Each Exti line can be configured within this driver. + + (+) Exti line can be configured in 3 different modes + (++) Interrupt + (++) Event + (++) Both of them + + (+) Configurable Exti lines can be configured with 3 different triggers + (++) Rising + (++) Falling + (++) Both of them + + (+) When set in interrupt mode, configurable Exti lines have two different + interrupts pending registers which allow to distinguish which transition + occurs: + (++) Rising edge pending interrupt + (++) Falling + + (+) Exti lines 0 to 15 are linked to gpio pin number 0 to 15. Gpio port can + be selected through multiplexer. + + ##### How to use this driver ##### + ============================================================================== + [..] + + (#) Configure the EXTI line using HAL_EXTI_SetConfigLine(). + (++) Choose the interrupt line number by setting "Line" member from + EXTI_ConfigTypeDef structure. + (++) Configure the interrupt and/or event mode using "Mode" member from + EXTI_ConfigTypeDef structure. + (++) For configurable lines, configure rising and/or falling trigger + "Trigger" member from EXTI_ConfigTypeDef structure. + (++) For Exti lines linked to gpio, choose gpio port using "GPIOSel" + member from GPIO_InitTypeDef structure. + + (#) Get current Exti configuration of a dedicated line using + HAL_EXTI_GetConfigLine(). + (++) Provide exiting handle as parameter. + (++) Provide pointer on EXTI_ConfigTypeDef structure as second parameter. + + (#) Clear Exti configuration of a dedicated line using HAL_EXTI_GetConfigLine(). + (++) Provide exiting handle as parameter. + + (#) Register callback to treat Exti interrupts using HAL_EXTI_RegisterCallback(). + (++) Provide exiting handle as first parameter. + (++) Provide which callback will be registered using one value from + EXTI_CallbackIDTypeDef. + (++) Provide callback function pointer. + + (#) Get interrupt pending bit using HAL_EXTI_GetPending(). + + (#) Clear interrupt pending bit using HAL_EXTI_GetPending(). + + (#) Generate software interrupt using HAL_EXTI_GenerateSWI(). + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2018 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal.h" + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + +/** @addtogroup EXTI + * @{ + */ +/** MISRA C:2012 deviation rule has been granted for following rule: + * Rule-18.1_b - Medium: Array `EXTICR' 1st subscript interval [0,7] may be out + * of bounds [0,3] in following API : + * HAL_EXTI_SetConfigLine + * HAL_EXTI_GetConfigLine + * HAL_EXTI_ClearConfigLine + */ + +#ifdef HAL_EXTI_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private defines ------------------------------------------------------------*/ +/** @defgroup EXTI_Private_Constants EXTI Private Constants + * @{ + */ +#define EXTI_MODE_OFFSET 0x08u /* 0x20: offset between MCU IMR/EMR registers */ +#define EXTI_CONFIG_OFFSET 0x08u /* 0x20: offset between MCU Rising/Falling configuration registers */ +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/** @addtogroup EXTI_Exported_Functions + * @{ + */ + +/** @addtogroup EXTI_Exported_Functions_Group1 + * @brief Configuration functions + * +@verbatim + =============================================================================== + ##### Configuration functions ##### + =============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Set configuration of a dedicated Exti line. + * @param hexti Exti handle. + * @param pExtiConfig Pointer on EXTI configuration to be set. + * @retval HAL Status. + */ +HAL_StatusTypeDef HAL_EXTI_SetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig) +{ + __IO uint32_t *regaddr; + uint32_t regval; + uint32_t linepos; + uint32_t maskline; + uint32_t offset; + + /* Check null pointer */ + if ((hexti == NULL) || (pExtiConfig == NULL)) + { + return HAL_ERROR; + } + + /* Check parameters */ + assert_param(IS_EXTI_LINE(pExtiConfig->Line)); + assert_param(IS_EXTI_MODE(pExtiConfig->Mode)); + + /* Assign line number to handle */ + hexti->Line = pExtiConfig->Line; + + /* Compute line register offset and line mask */ + offset = ((pExtiConfig->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT); + linepos = (pExtiConfig->Line & EXTI_PIN_MASK); + maskline = (1uL << linepos); + + /* Configure triggers for configurable lines */ + if ((pExtiConfig->Line & EXTI_CONFIG) != 0x00u) + { + assert_param(IS_EXTI_TRIGGER(pExtiConfig->Trigger)); + + /* Configure rising trigger */ + regaddr = (&EXTI->RTSR1 + (EXTI_CONFIG_OFFSET * offset)); + regval = *regaddr; + + /* Mask or set line */ + if ((pExtiConfig->Trigger & EXTI_TRIGGER_RISING) != 0x00u) + { + regval |= maskline; + } + else + { + regval &= ~maskline; + } + + /* Store rising trigger mode */ + *regaddr = regval; + + /* Configure falling trigger */ + regaddr = (&EXTI->FTSR1 + (EXTI_CONFIG_OFFSET * offset)); + regval = *regaddr; + + /* Mask or set line */ + if ((pExtiConfig->Trigger & EXTI_TRIGGER_FALLING) != 0x00u) + { + regval |= maskline; + } + else + { + regval &= ~maskline; + } + + /* Store falling trigger mode */ + *regaddr = regval; + + /* Configure gpio port selection in case of gpio exti line */ + if ((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO) + { + assert_param(IS_EXTI_GPIO_PORT(pExtiConfig->GPIOSel)); + assert_param(IS_EXTI_GPIO_PIN(linepos)); + + regval = SYSCFG->EXTICR[linepos >> 2u]; + regval &= ~(SYSCFG_EXTICR1_EXTI0 << (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03u))); + regval |= (pExtiConfig->GPIOSel << (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03u))); + SYSCFG->EXTICR[linepos >> 2u] = regval; + } + } + + /* Configure interrupt mode : read current mode */ + regaddr = (&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset)); + regval = *regaddr; + + /* Mask or set line */ + if ((pExtiConfig->Mode & EXTI_MODE_INTERRUPT) != 0x00u) + { + regval |= maskline; + } + else + { + regval &= ~maskline; + } + + /* Store interrupt mode */ + *regaddr = regval; + + /* The event mode cannot be configured if the line does not support it */ + assert_param(((pExtiConfig->Line & EXTI_EVENT) == EXTI_EVENT) || ((pExtiConfig->Mode & EXTI_MODE_EVENT) != EXTI_MODE_EVENT)); + + /* Configure event mode : read current mode */ + regaddr = (&EXTI->EMR1 + (EXTI_MODE_OFFSET * offset)); + regval = *regaddr; + + /* Mask or set line */ + if ((pExtiConfig->Mode & EXTI_MODE_EVENT) != 0x00u) + { + regval |= maskline; + } + else + { + regval &= ~maskline; + } + + /* Store event mode */ + *regaddr = regval; + + return HAL_OK; +} + + +/** + * @brief Get configuration of a dedicated Exti line. + * @param hexti Exti handle. + * @param pExtiConfig Pointer on structure to store Exti configuration. + * @retval HAL Status. + */ +HAL_StatusTypeDef HAL_EXTI_GetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig) +{ + __IO uint32_t *regaddr; + uint32_t regval; + uint32_t linepos; + uint32_t maskline; + uint32_t offset; + + /* Check null pointer */ + if ((hexti == NULL) || (pExtiConfig == NULL)) + { + return HAL_ERROR; + } + + /* Check the parameter */ + assert_param(IS_EXTI_LINE(hexti->Line)); + + /* Store handle line number to configuration structure */ + pExtiConfig->Line = hexti->Line; + + /* Compute line register offset and line mask */ + offset = ((pExtiConfig->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT); + linepos = (pExtiConfig->Line & EXTI_PIN_MASK); + maskline = (1uL << linepos); + + /* 1] Get core mode : interrupt */ + regaddr = (&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset)); + regval = *regaddr; + + /* Check if selected line is enable */ + if ((regval & maskline) != 0x00u) + { + pExtiConfig->Mode = EXTI_MODE_INTERRUPT; + } + else + { + pExtiConfig->Mode = EXTI_MODE_NONE; + } + + /* Get event mode */ + regaddr = (&EXTI->EMR1 + (EXTI_MODE_OFFSET * offset)); + regval = *regaddr; + + /* Check if selected line is enable */ + if ((regval & maskline) != 0x00u) + { + pExtiConfig->Mode |= EXTI_MODE_EVENT; + } + + /* 2] Get trigger for configurable lines : rising */ + if ((pExtiConfig->Line & EXTI_CONFIG) != 0x00u) + { + regaddr = (&EXTI->RTSR1 + (EXTI_CONFIG_OFFSET * offset)); + regval = *regaddr; + + /* Check if configuration of selected line is enable */ + if ((regval & maskline) != 0x00u) + { + pExtiConfig->Trigger = EXTI_TRIGGER_RISING; + } + else + { + pExtiConfig->Trigger = EXTI_TRIGGER_NONE; + } + + /* Get falling configuration */ + regaddr = (&EXTI->FTSR1 + (EXTI_CONFIG_OFFSET * offset)); + regval = *regaddr; + + /* Check if configuration of selected line is enable */ + if ((regval & maskline) != 0x00u) + { + pExtiConfig->Trigger |= EXTI_TRIGGER_FALLING; + } + + /* Get Gpio port selection for gpio lines */ + if ((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO) + { + assert_param(IS_EXTI_GPIO_PIN(linepos)); + + regval = SYSCFG->EXTICR[linepos >> 2u]; + pExtiConfig->GPIOSel = ((regval << (SYSCFG_EXTICR1_EXTI1_Pos * (3uL - (linepos & 0x03u)))) >> 24); + } + else + { + pExtiConfig->GPIOSel = 0x00u; + } + } + else + { + pExtiConfig->Trigger = EXTI_TRIGGER_NONE; + pExtiConfig->GPIOSel = 0x00u; + } + + return HAL_OK; +} + + +/** + * @brief Clear whole configuration of a dedicated Exti line. + * @param hexti Exti handle. + * @retval HAL Status. + */ +HAL_StatusTypeDef HAL_EXTI_ClearConfigLine(EXTI_HandleTypeDef *hexti) +{ + __IO uint32_t *regaddr; + uint32_t regval; + uint32_t linepos; + uint32_t maskline; + uint32_t offset; + + /* Check null pointer */ + if (hexti == NULL) + { + return HAL_ERROR; + } + + /* Check the parameter */ + assert_param(IS_EXTI_LINE(hexti->Line)); + + /* compute line register offset and line mask */ + offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT); + linepos = (hexti->Line & EXTI_PIN_MASK); + maskline = (1uL << linepos); + + /* 1] Clear interrupt mode */ + regaddr = (&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset)); + regval = (*regaddr & ~maskline); + *regaddr = regval; + + /* 2] Clear event mode */ + regaddr = (&EXTI->EMR1 + (EXTI_MODE_OFFSET * offset)); + regval = (*regaddr & ~maskline); + *regaddr = regval; + + /* 3] Clear triggers in case of configurable lines */ + if ((hexti->Line & EXTI_CONFIG) != 0x00u) + { + regaddr = (&EXTI->RTSR1 + (EXTI_CONFIG_OFFSET * offset)); + regval = (*regaddr & ~maskline); + *regaddr = regval; + + regaddr = (&EXTI->FTSR1 + (EXTI_CONFIG_OFFSET * offset)); + regval = (*regaddr & ~maskline); + *regaddr = regval; + + /* Get Gpio port selection for gpio lines */ + if ((hexti->Line & EXTI_GPIO) == EXTI_GPIO) + { + assert_param(IS_EXTI_GPIO_PIN(linepos)); + + regval = SYSCFG->EXTICR[linepos >> 2u]; + regval &= ~(SYSCFG_EXTICR1_EXTI0 << (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03u))); + SYSCFG->EXTICR[linepos >> 2u] = regval; + } + } + + return HAL_OK; +} + + +/** + * @brief Register callback for a dedicated Exti line. + * @param hexti Exti handle. + * @param CallbackID User callback identifier. + * This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values. + * @param pPendingCbfn function pointer to be stored as callback. + * @retval HAL Status. + */ +HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void)) +{ + HAL_StatusTypeDef status = HAL_OK; + + switch (CallbackID) + { + case HAL_EXTI_COMMON_CB_ID: + hexti->PendingCallback = pPendingCbfn; + break; + + default: + status = HAL_ERROR; + break; + } + + return status; +} + + +/** + * @brief Store line number as handle private field. + * @param hexti Exti handle. + * @param ExtiLine Exti line number. + * This parameter can be from 0 to @ref EXTI_LINE_NB. + * @retval HAL Status. + */ +HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine) +{ + /* Check the parameters */ + assert_param(IS_EXTI_LINE(ExtiLine)); + + /* Check null pointer */ + if (hexti == NULL) + { + return HAL_ERROR; + } + else + { + /* Store line number as handle private field */ + hexti->Line = ExtiLine; + + return HAL_OK; + } +} + + +/** + * @} + */ + +/** @addtogroup EXTI_Exported_Functions_Group2 + * @brief EXTI IO functions. + * +@verbatim + =============================================================================== + ##### IO operation functions ##### + =============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Handle EXTI interrupt request. + * @param hexti Exti handle. + * @retval none. + */ +void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti) +{ + __IO uint32_t *regaddr; + uint32_t regval; + uint32_t maskline; + uint32_t offset; + + /* Compute line register offset and line mask */ + offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT); + maskline = (1uL << (hexti->Line & EXTI_PIN_MASK)); + + /* Get pending bit */ + regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset)); + regval = (*regaddr & maskline); + + if (regval != 0x00u) + { + /* Clear pending bit */ + *regaddr = maskline; + + /* Call callback */ + if (hexti->PendingCallback != NULL) + { + hexti->PendingCallback(); + } + } +} + + +/** + * @brief Get interrupt pending bit of a dedicated line. + * @param hexti Exti handle. + * @param Edge Specify which pending edge as to be checked. + * This parameter can be one of the following values: + * @arg @ref EXTI_TRIGGER_RISING_FALLING + * This parameter is kept for compatibility with other series. + * @retval 1 if interrupt is pending else 0. + */ +uint32_t HAL_EXTI_GetPending(EXTI_HandleTypeDef *hexti, uint32_t Edge) +{ + __IO uint32_t *regaddr; + uint32_t regval; + uint32_t linepos; + uint32_t maskline; + uint32_t offset; + + /* Check parameters */ + assert_param(IS_EXTI_LINE(hexti->Line)); + assert_param(IS_EXTI_CONFIG_LINE(hexti->Line)); + assert_param(IS_EXTI_PENDING_EDGE(Edge)); + + /* Compute line register offset and line mask */ + offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT); + linepos = (hexti->Line & EXTI_PIN_MASK); + maskline = (1uL << linepos); + + /* Get pending bit */ + regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset)); + + /* return 1 if bit is set else 0 */ + regval = ((*regaddr & maskline) >> linepos); + return regval; +} + + +/** + * @brief Clear interrupt pending bit of a dedicated line. + * @param hexti Exti handle. + * @param Edge Specify which pending edge as to be clear. + * This parameter can be one of the following values: + * @arg @ref EXTI_TRIGGER_RISING_FALLING + * This parameter is kept for compatibility with other series. + * @retval None. + */ +void HAL_EXTI_ClearPending(EXTI_HandleTypeDef *hexti, uint32_t Edge) +{ + __IO uint32_t *regaddr; + uint32_t maskline; + uint32_t offset; + + /* Check parameters */ + assert_param(IS_EXTI_LINE(hexti->Line)); + assert_param(IS_EXTI_CONFIG_LINE(hexti->Line)); + assert_param(IS_EXTI_PENDING_EDGE(Edge)); + + /* compute line register offset and line mask */ + offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT); + maskline = (1uL << (hexti->Line & EXTI_PIN_MASK)); + + /* Get pending register address */ + regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset)); + + /* Clear Pending bit */ + *regaddr = maskline; +} + + +/** + * @brief Generate a software interrupt for a dedicated line. + * @param hexti Exti handle. + * @retval None. + */ +void HAL_EXTI_GenerateSWI(EXTI_HandleTypeDef *hexti) +{ + __IO uint32_t *regaddr; + uint32_t maskline; + uint32_t offset; + + /* Check parameters */ + assert_param(IS_EXTI_LINE(hexti->Line)); + assert_param(IS_EXTI_CONFIG_LINE(hexti->Line)); + + /* compute line register offset and line mask */ + offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT); + maskline = (1uL << (hexti->Line & EXTI_PIN_MASK)); + + regaddr = (&EXTI->SWIER1 + (EXTI_CONFIG_OFFSET * offset)); + *regaddr = maskline; +} + + +/** + * @} + */ + +/** + * @} + */ + +#endif /* HAL_EXTI_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c new file mode 100644 index 0000000..d32aa85 --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c @@ -0,0 +1,767 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_flash.c + * @author MCD Application Team + * @brief FLASH HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the internal FLASH memory: + * + Program operations functions + * + Memory Control functions + * + Peripheral Errors functions + * + @verbatim + ============================================================================== + ##### FLASH peripheral features ##### + ============================================================================== + + [..] The Flash memory interface manages CPU AHB I-Code and D-Code accesses + to the Flash memory. It implements the erase and program Flash memory operations + and the read and write protection mechanisms. + + [..] The Flash memory interface accelerates code execution with a system of instruction + prefetch and cache lines. + + [..] The FLASH main features are: + (+) Flash memory read operations + (+) Flash memory program/erase operations + (+) Read / write protections + (+) Option bytes programming + (+) Prefetch on I-Code + (+) 32 cache lines of 4*64 bits on I-Code + (+) 8 cache lines of 4*64 bits on D-Code + (+) Error code correction (ECC) : Data in flash are 72-bits word + (8 bits added per double word) + + + ##### How to use this driver ##### + ============================================================================== + [..] + This driver provides functions and macros to configure and program the FLASH + memory of all STM32L4xx devices. + + (#) Flash Memory IO Programming functions: + (++) Lock and Unlock the FLASH interface using HAL_FLASH_Unlock() and + HAL_FLASH_Lock() functions + (++) Program functions: double word and fast program (full row programming) + (++) There Two modes of programming : + (+++) Polling mode using HAL_FLASH_Program() function + (+++) Interrupt mode using HAL_FLASH_Program_IT() function + + (#) Interrupts and flags management functions : + (++) Handle FLASH interrupts by calling HAL_FLASH_IRQHandler() + (++) Callback functions are called when the flash operations are finished : + HAL_FLASH_EndOfOperationCallback() when everything is ok, otherwise + HAL_FLASH_OperationErrorCallback() + (++) Get error flag status by calling HAL_GetError() + + (#) Option bytes management functions : + (++) Lock and Unlock the option bytes using HAL_FLASH_OB_Unlock() and + HAL_FLASH_OB_Lock() functions + (++) Launch the reload of the option bytes using HAL_FLASH_Launch() function. + In this case, a reset is generated + + [..] + In addition to these functions, this driver includes a set of macros allowing + to handle the following operations: + (+) Set the latency + (+) Enable/Disable the prefetch buffer + (+) Enable/Disable the Instruction cache and the Data cache + (+) Reset the Instruction cache and the Data cache + (+) Enable/Disable the Flash power-down during low-power run and sleep modes + (+) Enable/Disable the Flash interrupts + (+) Monitor the Flash flags status + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal.h" + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + +/** @defgroup FLASH FLASH + * @brief FLASH HAL module driver + * @{ + */ + +#ifdef HAL_FLASH_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private defines -----------------------------------------------------------*/ +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) +#define FLASH_NB_DOUBLE_WORDS_IN_ROW 64 +#else +#define FLASH_NB_DOUBLE_WORDS_IN_ROW 32 +#endif +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/** @defgroup FLASH_Private_Variables FLASH Private Variables + * @{ + */ +/** + * @brief Variable used for Program/Erase sectors under interruption + */ +FLASH_ProcessTypeDef pFlash = {.Lock = HAL_UNLOCKED, \ + .ErrorCode = HAL_FLASH_ERROR_NONE, \ + .ProcedureOnGoing = FLASH_PROC_NONE, \ + .Address = 0U, \ + .Bank = FLASH_BANK_1, \ + .Page = 0U, \ + .NbPagesToErase = 0U, \ + .CacheToReactivate = FLASH_CACHE_DISABLED}; +/** + * @} + */ + +/* Private function prototypes -----------------------------------------------*/ +/** @defgroup FLASH_Private_Functions FLASH Private Functions + * @{ + */ +static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data); +static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress); +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup FLASH_Exported_Functions FLASH Exported Functions + * @{ + */ + +/** @defgroup FLASH_Exported_Functions_Group1 Programming operation functions + * @brief Programming operation functions + * +@verbatim + =============================================================================== + ##### Programming operation functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to manage the FLASH + program operations. + +@endverbatim + * @{ + */ + +/** + * @brief Program double word or fast program of a row at a specified address. + * @param TypeProgram Indicate the way to program at a specified address. + * This parameter can be a value of @ref FLASH_Type_Program + * @param Address specifies the address to be programmed. + * @param Data specifies the data to be programmed + * This parameter is the data for the double word program and the address where + * are stored the data for the row fast program + * + * @retval HAL_StatusTypeDef HAL Status + */ +HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data) +{ + HAL_StatusTypeDef status; + uint32_t prog_bit = 0; + + /* Process Locked */ + __HAL_LOCK(&pFlash); + + /* Check the parameters */ + assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram)); + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE); + + if(status == HAL_OK) + { + pFlash.ErrorCode = HAL_FLASH_ERROR_NONE; + + /* Deactivate the data cache if they are activated to avoid data misbehavior */ + if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U) + { + /* Disable data cache */ + __HAL_FLASH_DATA_CACHE_DISABLE(); + pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED; + } + else + { + pFlash.CacheToReactivate = FLASH_CACHE_DISABLED; + } + + if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD) + { + /* Program double-word (64-bit) at a specified address */ + FLASH_Program_DoubleWord(Address, Data); + prog_bit = FLASH_CR_PG; + } + else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)) + { + /* Fast program a 32 row double-word (64-bit) at a specified address */ + FLASH_Program_Fast(Address, (uint32_t)Data); + + /* If it is the last row, the bit will be cleared at the end of the operation */ + if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST) + { + prog_bit = FLASH_CR_FSTPG; + } + } + else + { + /* Nothing to do */ + } + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE); + + /* If the program operation is completed, disable the PG or FSTPG Bit */ + if (prog_bit != 0U) + { + CLEAR_BIT(FLASH->CR, prog_bit); + } + + /* Flush the caches to be sure of the data consistency */ + FLASH_FlushCaches(); + } + + /* Process Unlocked */ + __HAL_UNLOCK(&pFlash); + + return status; +} + +/** + * @brief Program double word or fast program of a row at a specified address with interrupt enabled. + * @param TypeProgram Indicate the way to program at a specified address. + * This parameter can be a value of @ref FLASH_Type_Program + * @param Address specifies the address to be programmed. + * @param Data specifies the data to be programmed + * This parameter is the data for the double word program and the address where + * are stored the data for the row fast program + * + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_FLASH_Program_IT(uint32_t TypeProgram, uint32_t Address, uint64_t Data) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the parameters */ + assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram)); + + /* Process Locked */ + __HAL_LOCK(&pFlash); + + pFlash.ErrorCode = HAL_FLASH_ERROR_NONE; + + /* Deactivate the data cache if they are activated to avoid data misbehavior */ + if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U) + { + /* Disable data cache */ + __HAL_FLASH_DATA_CACHE_DISABLE(); + pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED; + } + else + { + pFlash.CacheToReactivate = FLASH_CACHE_DISABLED; + } + + /* Set internal variables used by the IRQ handler */ + if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST) + { + pFlash.ProcedureOnGoing = FLASH_PROC_PROGRAM_LAST; + } + else + { + pFlash.ProcedureOnGoing = FLASH_PROC_PROGRAM; + } + pFlash.Address = Address; + + /* Enable End of Operation and Error interrupts */ + __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP | FLASH_IT_OPERR); + + if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD) + { + /* Program double-word (64-bit) at a specified address */ + FLASH_Program_DoubleWord(Address, Data); + } + else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)) + { + /* Fast program a 32 row double-word (64-bit) at a specified address */ + FLASH_Program_Fast(Address, (uint32_t)Data); + } + else + { + /* Nothing to do */ + } + + return status; +} + +/** + * @brief Handle FLASH interrupt request. + * @retval None + */ +void HAL_FLASH_IRQHandler(void) +{ + uint32_t tmp_page; + uint32_t error; + FLASH_ProcedureTypeDef procedure; + + /* If the operation is completed, disable the PG, PNB, MER1, MER2 and PER Bit */ + CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_MER1 | FLASH_CR_PER | FLASH_CR_PNB)); +#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \ + defined (STM32L496xx) || defined (STM32L4A6xx) || \ + defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \ + defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) + CLEAR_BIT(FLASH->CR, FLASH_CR_MER2); +#endif + + /* Disable the FSTPG Bit only if it is the last row programmed */ + if(pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAM_LAST) + { + CLEAR_BIT(FLASH->CR, FLASH_CR_FSTPG); + } + + /* Check FLASH operation error flags */ + error = (FLASH->SR & FLASH_FLAG_SR_ERRORS); + + if (error !=0U) + { + /*Save the error code*/ + pFlash.ErrorCode |= error; + + /* Clear error programming flags */ + __HAL_FLASH_CLEAR_FLAG(error); + + /* Flush the caches to be sure of the data consistency */ + FLASH_FlushCaches() ; + + /* FLASH error interrupt user callback */ + procedure = pFlash.ProcedureOnGoing; + if(procedure == FLASH_PROC_PAGE_ERASE) + { + HAL_FLASH_OperationErrorCallback(pFlash.Page); + } + else if(procedure == FLASH_PROC_MASS_ERASE) + { + HAL_FLASH_OperationErrorCallback(pFlash.Bank); + } + else if((procedure == FLASH_PROC_PROGRAM) || + (procedure == FLASH_PROC_PROGRAM_LAST)) + { + HAL_FLASH_OperationErrorCallback(pFlash.Address); + } + else + { + HAL_FLASH_OperationErrorCallback(0U); + } + + /*Stop the procedure ongoing*/ + pFlash.ProcedureOnGoing = FLASH_PROC_NONE; + } + + /* Check FLASH End of Operation flag */ + if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != 0U) + { + /* Clear FLASH End of Operation pending bit */ + __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP); + + if(pFlash.ProcedureOnGoing == FLASH_PROC_PAGE_ERASE) + { + /* Nb of pages to erased can be decreased */ + pFlash.NbPagesToErase--; + + /* Check if there are still pages to erase*/ + if(pFlash.NbPagesToErase != 0U) + { + /* Indicate user which page has been erased*/ + HAL_FLASH_EndOfOperationCallback(pFlash.Page); + + /* Increment page number */ + pFlash.Page++; + tmp_page = pFlash.Page; + FLASH_PageErase(tmp_page, pFlash.Bank); + } + else + { + /* No more pages to Erase */ + /* Reset Address and stop Erase pages procedure */ + pFlash.Page = 0xFFFFFFFFU; + pFlash.ProcedureOnGoing = FLASH_PROC_NONE; + + /* Flush the caches to be sure of the data consistency */ + FLASH_FlushCaches() ; + + /* FLASH EOP interrupt user callback */ + HAL_FLASH_EndOfOperationCallback(pFlash.Page); + } + } + else + { + /* Flush the caches to be sure of the data consistency */ + FLASH_FlushCaches() ; + + procedure = pFlash.ProcedureOnGoing; + if(procedure == FLASH_PROC_MASS_ERASE) + { + /* MassErase ended. Return the selected bank */ + /* FLASH EOP interrupt user callback */ + HAL_FLASH_EndOfOperationCallback(pFlash.Bank); + } + else if((procedure == FLASH_PROC_PROGRAM) || + (procedure == FLASH_PROC_PROGRAM_LAST)) + { + /* Program ended. Return the selected address */ + /* FLASH EOP interrupt user callback */ + HAL_FLASH_EndOfOperationCallback(pFlash.Address); + } + else + { + /* Nothing to do */ + } + + /*Clear the procedure ongoing*/ + pFlash.ProcedureOnGoing = FLASH_PROC_NONE; + } + } + + if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE) + { + /* Disable End of Operation and Error interrupts */ + __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP | FLASH_IT_OPERR); + + /* Process Unlocked */ + __HAL_UNLOCK(&pFlash); + } +} + +/** + * @brief FLASH end of operation interrupt callback. + * @param ReturnValue The value saved in this parameter depends on the ongoing procedure + * Mass Erase: Bank number which has been requested to erase + * Page Erase: Page which has been erased + * (if 0xFFFFFFFF, it means that all the selected pages have been erased) + * Program: Address which was selected for data program + * @retval None + */ +__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(ReturnValue); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_FLASH_EndOfOperationCallback could be implemented in the user file + */ +} + +/** + * @brief FLASH operation error interrupt callback. + * @param ReturnValue The value saved in this parameter depends on the ongoing procedure + * Mass Erase: Bank number which has been requested to erase + * Page Erase: Page number which returned an error + * Program: Address which was selected for data program + * @retval None + */ +__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(ReturnValue); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_FLASH_OperationErrorCallback could be implemented in the user file + */ +} + +/** + * @} + */ + +/** @defgroup FLASH_Exported_Functions_Group2 Peripheral Control functions + * @brief Management functions + * +@verbatim + =============================================================================== + ##### Peripheral Control functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to control the FLASH + memory operations. + +@endverbatim + * @{ + */ + +/** + * @brief Unlock the FLASH control register access. + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_FLASH_Unlock(void) +{ + HAL_StatusTypeDef status = HAL_OK; + + if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U) + { + /* Authorize the FLASH Registers access */ + WRITE_REG(FLASH->KEYR, FLASH_KEY1); + WRITE_REG(FLASH->KEYR, FLASH_KEY2); + + /* Verify Flash is unlocked */ + if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U) + { + status = HAL_ERROR; + } + } + + return status; +} + +/** + * @brief Lock the FLASH control register access. + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_FLASH_Lock(void) +{ + /* Set the LOCK Bit to lock the FLASH Registers access */ + SET_BIT(FLASH->CR, FLASH_CR_LOCK); + + return HAL_OK; +} + +/** + * @brief Unlock the FLASH Option Bytes Registers access. + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void) +{ + if(READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0U) + { + /* Authorizes the Option Byte register programming */ + WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1); + WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2); + } + else + { + return HAL_ERROR; + } + + return HAL_OK; +} + +/** + * @brief Lock the FLASH Option Bytes Registers access. + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_FLASH_OB_Lock(void) +{ + /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */ + SET_BIT(FLASH->CR, FLASH_CR_OPTLOCK); + + return HAL_OK; +} + +/** + * @brief Launch the option byte loading. + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_FLASH_OB_Launch(void) +{ + /* Set the bit to force the option byte reloading */ + SET_BIT(FLASH->CR, FLASH_CR_OBL_LAUNCH); + + /* Wait for last operation to be completed */ + return(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE)); +} + +/** + * @} + */ + +/** @defgroup FLASH_Exported_Functions_Group3 Peripheral State and Errors functions + * @brief Peripheral Errors functions + * +@verbatim + =============================================================================== + ##### Peripheral Errors functions ##### + =============================================================================== + [..] + This subsection permits to get in run-time Errors of the FLASH peripheral. + +@endverbatim + * @{ + */ + +/** + * @brief Get the specific FLASH error flag. + * @retval FLASH_ErrorCode: The returned value can be: + * @arg HAL_FLASH_ERROR_RD: FLASH Read Protection error flag (PCROP) + * @arg HAL_FLASH_ERROR_PGS: FLASH Programming Sequence error flag + * @arg HAL_FLASH_ERROR_PGP: FLASH Programming Parallelism error flag + * @arg HAL_FLASH_ERROR_PGA: FLASH Programming Alignment error flag + * @arg HAL_FLASH_ERROR_WRP: FLASH Write protected error flag + * @arg HAL_FLASH_ERROR_OPERATION: FLASH operation Error flag + * @arg HAL_FLASH_ERROR_NONE: No error set + * @arg HAL_FLASH_ERROR_OP: FLASH Operation error + * @arg HAL_FLASH_ERROR_PROG: FLASH Programming error + * @arg HAL_FLASH_ERROR_WRP: FLASH Write protection error + * @arg HAL_FLASH_ERROR_PGA: FLASH Programming alignment error + * @arg HAL_FLASH_ERROR_SIZ: FLASH Size error + * @arg HAL_FLASH_ERROR_PGS: FLASH Programming sequence error + * @arg HAL_FLASH_ERROR_MIS: FLASH Fast programming data miss error + * @arg HAL_FLASH_ERROR_FAST: FLASH Fast programming error + * @arg HAL_FLASH_ERROR_RD: FLASH PCROP read error + * @arg HAL_FLASH_ERROR_OPTV: FLASH Option validity error + * @arg FLASH_FLAG_PEMPTY : FLASH Boot from not programmed flash (apply only for STM32L43x/STM32L44x devices) + */ +uint32_t HAL_FLASH_GetError(void) +{ + return pFlash.ErrorCode; +} + +/** + * @} + */ + +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ + +/** @addtogroup FLASH_Private_Functions + * @{ + */ + +/** + * @brief Wait for a FLASH operation to complete. + * @param Timeout maximum flash operation timeout + * @retval HAL_StatusTypeDef HAL Status + */ +HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout) +{ + /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset. + Even if the FLASH operation fails, the BUSY flag will be reset and an error + flag will be set */ + + uint32_t tickstart = HAL_GetTick(); + uint32_t error; + + while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) + { + if(Timeout != HAL_MAX_DELAY) + { + if((HAL_GetTick() - tickstart) >= Timeout) + { + return HAL_TIMEOUT; + } + } + } + + error = (FLASH->SR & FLASH_FLAG_SR_ERRORS); + + if(error != 0u) + { + /*Save the error code*/ + pFlash.ErrorCode |= error; + + /* Clear error programming flags */ + __HAL_FLASH_CLEAR_FLAG(error); + + return HAL_ERROR; + } + + /* Check FLASH End of Operation flag */ + if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP)) + { + /* Clear FLASH End of Operation pending bit */ + __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP); + } + + /* If there is an error flag set */ + return HAL_OK; +} + +/** + * @brief Program double-word (64-bit) at a specified address. + * @param Address specifies the address to be programmed. + * @param Data specifies the data to be programmed. + * @retval None + */ +static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data) +{ + /* Check the parameters */ + assert_param(IS_FLASH_PROGRAM_ADDRESS(Address)); + + /* Set PG bit */ + SET_BIT(FLASH->CR, FLASH_CR_PG); + + /* Program first word */ + *(__IO uint32_t*)Address = (uint32_t)Data; + + /* Barrier to ensure programming is performed in 2 steps, in right order + (independently of compiler optimization behavior) */ + __ISB(); + + /* Program second word */ + *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32); +} + +/** + * @brief Fast program a row double-word (64-bit) at a specified address. + * @param Address specifies the address to be programmed. + * @param DataAddress specifies the address where the data are stored. + * @retval None + */ +static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress) +{ + uint32_t primask_bit; + uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW); + __IO uint32_t *dest_addr = (__IO uint32_t*)Address; + __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress; + + /* Check the parameters */ + assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address)); + + /* Set FSTPG bit */ + SET_BIT(FLASH->CR, FLASH_CR_FSTPG); + + /* Disable interrupts to avoid any interruption during the loop */ + primask_bit = __get_PRIMASK(); + __disable_irq(); + + /* Program the double word of the row */ + do + { + *dest_addr = *src_addr; + dest_addr++; + src_addr++; + row_index--; + } while (row_index != 0U); + + /* Re-enable the interrupts */ + __set_PRIMASK(primask_bit); +} + +/** + * @} + */ + +#endif /* HAL_FLASH_MODULE_ENABLED */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ex.c b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ex.c new file mode 100644 index 0000000..c889f63 --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ex.c @@ -0,0 +1,1323 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_flash_ex.c + * @author MCD Application Team + * @brief Extended FLASH HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the FLASH extended peripheral: + * + Extended programming operations functions + * + @verbatim + ============================================================================== + ##### Flash Extended features ##### + ============================================================================== + + [..] Comparing to other previous devices, the FLASH interface for STM32L4xx + devices contains the following additional features + + (+) Capacity up to 2 Mbyte with dual bank architecture supporting read-while-write + capability (RWW) + (+) Dual bank memory organization + (+) PCROP protection for all banks + + ##### How to use this driver ##### + ============================================================================== + [..] This driver provides functions to configure and program the FLASH memory + of all STM32L4xx devices. It includes + (#) Flash Memory Erase functions: + (++) Lock and Unlock the FLASH interface using HAL_FLASH_Unlock() and + HAL_FLASH_Lock() functions + (++) Erase function: Erase page, erase all sectors + (++) There are two modes of erase : + (+++) Polling Mode using HAL_FLASHEx_Erase() + (+++) Interrupt Mode using HAL_FLASHEx_Erase_IT() + + (#) Option Bytes Programming function: Use HAL_FLASHEx_OBProgram() to : + (++) Set/Reset the write protection + (++) Set the Read protection Level + (++) Program the user Option Bytes + (++) Configure the PCROP protection + + (#) Get Option Bytes Configuration function: Use HAL_FLASHEx_OBGetConfig() to : + (++) Get the value of a write protection area + (++) Know if the read protection is activated + (++) Get the value of the user Option Bytes + (++) Get the value of a PCROP area + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal.h" + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + +/** @defgroup FLASHEx FLASHEx + * @brief FLASH Extended HAL module driver + * @{ + */ + +#ifdef HAL_FLASH_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/** @defgroup FLASHEx_Private_Functions FLASHEx Private Functions + * @{ + */ +static void FLASH_MassErase(uint32_t Banks); +static HAL_StatusTypeDef FLASH_OB_WRPConfig(uint32_t WRPArea, uint32_t WRPStartOffset, uint32_t WRDPEndOffset); +static HAL_StatusTypeDef FLASH_OB_RDPConfig(uint32_t RDPLevel); +static HAL_StatusTypeDef FLASH_OB_UserConfig(uint32_t UserType, uint32_t UserConfig); +static HAL_StatusTypeDef FLASH_OB_PCROPConfig(uint32_t PCROPConfig, uint32_t PCROPStartAddr, uint32_t PCROPEndAddr); +static void FLASH_OB_GetWRP(uint32_t WRPArea, uint32_t * WRPStartOffset, uint32_t * WRDPEndOffset); +static uint32_t FLASH_OB_GetRDP(void); +static uint32_t FLASH_OB_GetUser(void); +static void FLASH_OB_GetPCROP(uint32_t * PCROPConfig, uint32_t * PCROPStartAddr, uint32_t * PCROPEndAddr); +/** + * @} + */ + +/* Exported functions -------------------------------------------------------*/ +/** @defgroup FLASHEx_Exported_Functions FLASHEx Exported Functions + * @{ + */ + +/** @defgroup FLASHEx_Exported_Functions_Group1 Extended IO operation functions + * @brief Extended IO operation functions + * +@verbatim + =============================================================================== + ##### Extended programming operation functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to manage the Extended FLASH + programming operations Operations. + +@endverbatim + * @{ + */ +/** + * @brief Perform a mass erase or erase the specified FLASH memory pages. + * @param[in] pEraseInit: pointer to an FLASH_EraseInitTypeDef structure that + * contains the configuration information for the erasing. + * + * @param[out] PageError : pointer to variable that contains the configuration + * information on faulty page in case of error (0xFFFFFFFF means that all + * the pages have been correctly erased) + * + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError) +{ + HAL_StatusTypeDef status; + uint32_t page_index; + + /* Process Locked */ + __HAL_LOCK(&pFlash); + + /* Check the parameters */ + assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase)); + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE); + + if (status == HAL_OK) + { + pFlash.ErrorCode = HAL_FLASH_ERROR_NONE; + + /* Deactivate the cache if they are activated to avoid data misbehavior */ + if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U) + { + /* Disable instruction cache */ + __HAL_FLASH_INSTRUCTION_CACHE_DISABLE(); + + if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U) + { + /* Disable data cache */ + __HAL_FLASH_DATA_CACHE_DISABLE(); + pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED; + } + else + { + pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED; + } + } + else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U) + { + /* Disable data cache */ + __HAL_FLASH_DATA_CACHE_DISABLE(); + pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED; + } + else + { + pFlash.CacheToReactivate = FLASH_CACHE_DISABLED; + } + + if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE) + { + /* Mass erase to be done */ + FLASH_MassErase(pEraseInit->Banks); + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE); + +#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \ + defined (STM32L496xx) || defined (STM32L4A6xx) || \ + defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \ + defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) + /* If the erase operation is completed, disable the MER1 and MER2 Bits */ + CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2)); +#else + /* If the erase operation is completed, disable the MER1 Bit */ + CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1)); +#endif + } + else + { + /*Initialization of PageError variable*/ + *PageError = 0xFFFFFFFFU; + + for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++) + { + FLASH_PageErase(page_index, pEraseInit->Banks); + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE); + + /* If the erase operation is completed, disable the PER Bit */ + CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB)); + + if (status != HAL_OK) + { + /* In case of error, stop erase procedure and return the faulty address */ + *PageError = page_index; + break; + } + } + } + + /* Flush the caches to be sure of the data consistency */ + FLASH_FlushCaches(); + } + + /* Process Unlocked */ + __HAL_UNLOCK(&pFlash); + + return status; +} + +/** + * @brief Perform a mass erase or erase the specified FLASH memory pages with interrupt enabled. + * @param pEraseInit pointer to an FLASH_EraseInitTypeDef structure that + * contains the configuration information for the erasing. + * + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *pEraseInit) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process Locked */ + __HAL_LOCK(&pFlash); + + /* Check the parameters */ + assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase)); + + pFlash.ErrorCode = HAL_FLASH_ERROR_NONE; + + /* Deactivate the cache if they are activated to avoid data misbehavior */ + if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U) + { + /* Disable instruction cache */ + __HAL_FLASH_INSTRUCTION_CACHE_DISABLE(); + + if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U) + { + /* Disable data cache */ + __HAL_FLASH_DATA_CACHE_DISABLE(); + pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED; + } + else + { + pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED; + } + } + else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U) + { + /* Disable data cache */ + __HAL_FLASH_DATA_CACHE_DISABLE(); + pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED; + } + else + { + pFlash.CacheToReactivate = FLASH_CACHE_DISABLED; + } + + /* Enable End of Operation and Error interrupts */ + __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP | FLASH_IT_OPERR); + + pFlash.Bank = pEraseInit->Banks; + + if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE) + { + /* Mass erase to be done */ + pFlash.ProcedureOnGoing = FLASH_PROC_MASS_ERASE; + FLASH_MassErase(pEraseInit->Banks); + } + else + { + /* Erase by page to be done */ + pFlash.ProcedureOnGoing = FLASH_PROC_PAGE_ERASE; + pFlash.NbPagesToErase = pEraseInit->NbPages; + pFlash.Page = pEraseInit->Page; + + /*Erase 1st page and wait for IT */ + FLASH_PageErase(pEraseInit->Page, pEraseInit->Banks); + } + + return status; +} + +/** + * @brief Program Option bytes. + * @param pOBInit pointer to an FLASH_OBInitStruct structure that + * contains the configuration information for the programming. + * + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process Locked */ + __HAL_LOCK(&pFlash); + + /* Check the parameters */ + assert_param(IS_OPTIONBYTE(pOBInit->OptionType)); + + pFlash.ErrorCode = HAL_FLASH_ERROR_NONE; + + /* Write protection configuration */ + if((pOBInit->OptionType & OPTIONBYTE_WRP) != 0U) + { + /* Configure of Write protection on the selected area */ + if(FLASH_OB_WRPConfig(pOBInit->WRPArea, pOBInit->WRPStartOffset, pOBInit->WRPEndOffset) != HAL_OK) + { + status = HAL_ERROR; + } + + } + + /* Read protection configuration */ + if((pOBInit->OptionType & OPTIONBYTE_RDP) != 0U) + { + /* Configure the Read protection level */ + if(FLASH_OB_RDPConfig(pOBInit->RDPLevel) != HAL_OK) + { + status = HAL_ERROR; + } + } + + /* User Configuration */ + if((pOBInit->OptionType & OPTIONBYTE_USER) != 0U) + { + /* Configure the user option bytes */ + if(FLASH_OB_UserConfig(pOBInit->USERType, pOBInit->USERConfig) != HAL_OK) + { + status = HAL_ERROR; + } + } + + /* PCROP Configuration */ + if((pOBInit->OptionType & OPTIONBYTE_PCROP) != 0U) + { + if (pOBInit->PCROPStartAddr != pOBInit->PCROPEndAddr) + { + /* Configure the Proprietary code readout protection */ + if(FLASH_OB_PCROPConfig(pOBInit->PCROPConfig, pOBInit->PCROPStartAddr, pOBInit->PCROPEndAddr) != HAL_OK) + { + status = HAL_ERROR; + } + } + } + + /* Process Unlocked */ + __HAL_UNLOCK(&pFlash); + + return status; +} + +/** + * @brief Get the Option bytes configuration. + * @param pOBInit pointer to an FLASH_OBInitStruct structure that contains the + * configuration information. + * @note The fields pOBInit->WRPArea and pOBInit->PCROPConfig should indicate + * which area is requested for the WRP and PCROP, else no information will be returned + * + * @retval None + */ +void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit) +{ + pOBInit->OptionType = (OPTIONBYTE_RDP | OPTIONBYTE_USER); + +#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \ + defined (STM32L496xx) || defined (STM32L4A6xx) || \ + defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \ + defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) + if((pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAB) || + (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAB)) +#else + if((pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAB)) +#endif + { + pOBInit->OptionType |= OPTIONBYTE_WRP; + /* Get write protection on the selected area */ + FLASH_OB_GetWRP(pOBInit->WRPArea, &(pOBInit->WRPStartOffset), &(pOBInit->WRPEndOffset)); + } + + /* Get Read protection level */ + pOBInit->RDPLevel = FLASH_OB_GetRDP(); + + /* Get the user option bytes */ + pOBInit->USERConfig = FLASH_OB_GetUser(); + +#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \ + defined (STM32L496xx) || defined (STM32L4A6xx) || \ + defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \ + defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) + if((pOBInit->PCROPConfig == FLASH_BANK_1) || (pOBInit->PCROPConfig == FLASH_BANK_2)) +#else + if(pOBInit->PCROPConfig == FLASH_BANK_1) +#endif + { + pOBInit->OptionType |= OPTIONBYTE_PCROP; + /* Get the Proprietary code readout protection */ + FLASH_OB_GetPCROP(&(pOBInit->PCROPConfig), &(pOBInit->PCROPStartAddr), &(pOBInit->PCROPEndAddr)); + } +} + +/** + * @} + */ + +#if defined (FLASH_CFGR_LVEN) +/** @defgroup FLASHEx_Exported_Functions_Group2 Extended specific configuration functions + * @brief Extended specific configuration functions + * +@verbatim + =============================================================================== + ##### Extended specific configuration functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to manage the Extended FLASH + specific configurations. + +@endverbatim + * @{ + */ + +/** + * @brief Configuration of the LVE pin of the Flash (managed by power controller + * or forced to low in order to use an external SMPS) + * @param ConfigLVE Configuration of the LVE pin, + * This parameter can be one of the following values: + * @arg FLASH_LVE_PIN_CTRL: LVE FLASH pin controlled by power controller + * @arg FLASH_LVE_PIN_FORCED: LVE FLASH pin enforced to low (external SMPS used) + * + * @note Before enforcing the LVE pin to low, the SOC should be in low voltage + * range 2 and the voltage VDD12 should be higher than 1.08V and SMPS is ON. + * + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_FLASHEx_ConfigLVEPin(uint32_t ConfigLVE) +{ + HAL_StatusTypeDef status; + + /* Process Locked */ + __HAL_LOCK(&pFlash); + + /* Check the parameters */ + assert_param(IS_FLASH_LVE_PIN(ConfigLVE)); + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE); + + if (status == HAL_OK) + { + /* Check that the voltage scaling is range 2 */ + if (HAL_PWREx_GetVoltageRange() == PWR_REGULATOR_VOLTAGE_SCALE2) + { + /* Configure the LVEN bit */ + MODIFY_REG(FLASH->CFGR, FLASH_CFGR_LVEN, ConfigLVE); + + /* Check that the bit has been correctly configured */ + if (READ_BIT(FLASH->CFGR, FLASH_CFGR_LVEN) != ConfigLVE) + { + status = HAL_ERROR; + } + } + else + { + /* Not allow to force Flash LVE pin if not in voltage range 2 */ + status = HAL_ERROR; + } + } + + /* Process Unlocked */ + __HAL_UNLOCK(&pFlash); + + return status; +} + +/** + * @} + */ +#endif /* FLASH_CFGR_LVEN */ + +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ + +/** @addtogroup FLASHEx_Private_Functions + * @{ + */ +/** + * @brief Mass erase of FLASH memory. + * @param Banks Banks to be erased + * This parameter can be one of the following values: + * @arg FLASH_BANK_1: Bank1 to be erased + * @arg FLASH_BANK_2: Bank2 to be erased + * @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased + * @retval None + */ +static void FLASH_MassErase(uint32_t Banks) +{ +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) + if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) != 0U) +#endif + { + /* Check the parameters */ + assert_param(IS_FLASH_BANK(Banks)); + + /* Set the Mass Erase Bit for the bank 1 if requested */ + if((Banks & FLASH_BANK_1) != 0U) + { + SET_BIT(FLASH->CR, FLASH_CR_MER1); + } + +#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \ + defined (STM32L496xx) || defined (STM32L4A6xx) || \ + defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \ + defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) + /* Set the Mass Erase Bit for the bank 2 if requested */ + if((Banks & FLASH_BANK_2) != 0U) + { + SET_BIT(FLASH->CR, FLASH_CR_MER2); + } +#endif + } +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) + else + { + SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2)); + } +#endif + + /* Proceed to erase all sectors */ + SET_BIT(FLASH->CR, FLASH_CR_STRT); +} + +/** + * @brief Erase the specified FLASH memory page. + * @param Page FLASH page to erase + * This parameter must be a value between 0 and (max number of pages in the bank - 1) + * @param Banks Bank(s) where the page will be erased + * This parameter can be one of the following values: + * @arg FLASH_BANK_1: Page in bank 1 to be erased + * @arg FLASH_BANK_2: Page in bank 2 to be erased + * @retval None + */ +void FLASH_PageErase(uint32_t Page, uint32_t Banks) +{ + /* Check the parameters */ + assert_param(IS_FLASH_PAGE(Page)); + +#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \ + defined (STM32L496xx) || defined (STM32L4A6xx) || \ + defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \ + defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) + if(READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) == 0U) + { + CLEAR_BIT(FLASH->CR, FLASH_CR_BKER); + } + else +#endif + { + assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks)); + + if((Banks & FLASH_BANK_1) != 0U) + { + CLEAR_BIT(FLASH->CR, FLASH_CR_BKER); + } + else + { + SET_BIT(FLASH->CR, FLASH_CR_BKER); + } + } +#else + /* Prevent unused argument(s) compilation warning */ + UNUSED(Banks); +#endif + + /* Proceed to erase the page */ + MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos)); + SET_BIT(FLASH->CR, FLASH_CR_PER); + SET_BIT(FLASH->CR, FLASH_CR_STRT); +} + +/** + * @brief Flush the instruction and data caches. + * @retval None + */ +void FLASH_FlushCaches(void) +{ + FLASH_CacheTypeDef cache = pFlash.CacheToReactivate; + + /* Flush instruction cache */ + if((cache == FLASH_CACHE_ICACHE_ENABLED) || + (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED)) + { + /* Reset instruction cache */ + __HAL_FLASH_INSTRUCTION_CACHE_RESET(); + /* Enable instruction cache */ + __HAL_FLASH_INSTRUCTION_CACHE_ENABLE(); + } + + /* Flush data cache */ + if((cache == FLASH_CACHE_DCACHE_ENABLED) || + (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED)) + { + /* Reset data cache */ + __HAL_FLASH_DATA_CACHE_RESET(); + /* Enable data cache */ + __HAL_FLASH_DATA_CACHE_ENABLE(); + } + + /* Reset internal variable */ + pFlash.CacheToReactivate = FLASH_CACHE_DISABLED; +} + +/** + * @brief Configure the write protection of the desired pages. + * + * @note When the memory read protection level is selected (RDP level = 1), + * it is not possible to program or erase Flash memory if the CPU debug + * features are connected (JTAG or single wire) or boot code is being + * executed from RAM or System flash, even if WRP is not activated. + * @note To configure the WRP options, the option lock bit OPTLOCK must be + * cleared with the call of the HAL_FLASH_OB_Unlock() function. + * @note To validate the WRP options, the option bytes must be reloaded + * through the call of the HAL_FLASH_OB_Launch() function. + * + * @param WRPArea specifies the area to be configured. + * This parameter can be one of the following values: + * @arg OB_WRPAREA_BANK1_AREAA: Flash Bank 1 Area A + * @arg OB_WRPAREA_BANK1_AREAB: Flash Bank 1 Area B + * @arg OB_WRPAREA_BANK2_AREAA: Flash Bank 2 Area A (don't apply for STM32L43x/STM32L44x devices) + * @arg OB_WRPAREA_BANK2_AREAB: Flash Bank 2 Area B (don't apply for STM32L43x/STM32L44x devices) + * + * @param WRPStartOffset specifies the start page of the write protected area + * This parameter can be page number between 0 and (max number of pages in the bank - 1) + * + * @param WRDPEndOffset specifies the end page of the write protected area + * This parameter can be page number between WRPStartOffset and (max number of pages in the bank - 1) + * + * @retval HAL Status + */ +static HAL_StatusTypeDef FLASH_OB_WRPConfig(uint32_t WRPArea, uint32_t WRPStartOffset, uint32_t WRDPEndOffset) +{ + HAL_StatusTypeDef status; + + /* Check the parameters */ + assert_param(IS_OB_WRPAREA(WRPArea)); + assert_param(IS_FLASH_PAGE(WRPStartOffset)); + assert_param(IS_FLASH_PAGE(WRDPEndOffset)); + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE); + + if(status == HAL_OK) + { + /* Configure the write protected area */ + if(WRPArea == OB_WRPAREA_BANK1_AREAA) + { + MODIFY_REG(FLASH->WRP1AR, (FLASH_WRP1AR_WRP1A_STRT | FLASH_WRP1AR_WRP1A_END), + (WRPStartOffset | (WRDPEndOffset << 16))); + } + else if(WRPArea == OB_WRPAREA_BANK1_AREAB) + { + MODIFY_REG(FLASH->WRP1BR, (FLASH_WRP1BR_WRP1B_STRT | FLASH_WRP1BR_WRP1B_END), + (WRPStartOffset | (WRDPEndOffset << 16))); + } +#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \ + defined (STM32L496xx) || defined (STM32L4A6xx) || \ + defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \ + defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) + else if(WRPArea == OB_WRPAREA_BANK2_AREAA) + { + MODIFY_REG(FLASH->WRP2AR, (FLASH_WRP2AR_WRP2A_STRT | FLASH_WRP2AR_WRP2A_END), + (WRPStartOffset | (WRDPEndOffset << 16))); + } + else if(WRPArea == OB_WRPAREA_BANK2_AREAB) + { + MODIFY_REG(FLASH->WRP2BR, (FLASH_WRP2BR_WRP2B_STRT | FLASH_WRP2BR_WRP2B_END), + (WRPStartOffset | (WRDPEndOffset << 16))); + } +#endif + else + { + /* Nothing to do */ + } + + /* Set OPTSTRT Bit */ + SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT); + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE); + + /* If the option byte program operation is completed, disable the OPTSTRT Bit */ + CLEAR_BIT(FLASH->CR, FLASH_CR_OPTSTRT); + } + + return status; +} + +/** + * @brief Set the read protection level. + * + * @note To configure the RDP level, the option lock bit OPTLOCK must be + * cleared with the call of the HAL_FLASH_OB_Unlock() function. + * @note To validate the RDP level, the option bytes must be reloaded + * through the call of the HAL_FLASH_OB_Launch() function. + * @note !!! Warning : When enabling OB_RDP level 2 it's no more possible + * to go back to level 1 or 0 !!! + * + * @param RDPLevel specifies the read protection level. + * This parameter can be one of the following values: + * @arg OB_RDP_LEVEL_0: No protection + * @arg OB_RDP_LEVEL_1: Read protection of the memory + * @arg OB_RDP_LEVEL_2: Full chip protection + * + * @retval HAL status + */ +static HAL_StatusTypeDef FLASH_OB_RDPConfig(uint32_t RDPLevel) +{ + HAL_StatusTypeDef status; + + /* Check the parameters */ + assert_param(IS_OB_RDP_LEVEL(RDPLevel)); + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE); + + if(status == HAL_OK) + { + /* Configure the RDP level in the option bytes register */ + MODIFY_REG(FLASH->OPTR, FLASH_OPTR_RDP, RDPLevel); + + /* Set OPTSTRT Bit */ + SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT); + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE); + + /* If the option byte program operation is completed, disable the OPTSTRT Bit */ + CLEAR_BIT(FLASH->CR, FLASH_CR_OPTSTRT); + } + + return status; +} + +/** + * @brief Program the FLASH User Option Byte. + * + * @note To configure the user option bytes, the option lock bit OPTLOCK must + * be cleared with the call of the HAL_FLASH_OB_Unlock() function. + * @note To validate the user option bytes, the option bytes must be reloaded + * through the call of the HAL_FLASH_OB_Launch() function. + * + * @param UserType The FLASH User Option Bytes to be modified + * @param UserConfig The FLASH User Option Bytes values: + * BOR_LEV(Bit8-10), nRST_STOP(Bit12), nRST_STDBY(Bit13), IWDG_SW(Bit16), + * IWDG_STOP(Bit17), IWDG_STDBY(Bit18), WWDG_SW(Bit19), BFB2(Bit20), + * DUALBANK(Bit21), nBOOT1(Bit23), SRAM2_PE(Bit24) and SRAM2_RST(Bit25). + * + * @retval HAL status + */ +static HAL_StatusTypeDef FLASH_OB_UserConfig(uint32_t UserType, uint32_t UserConfig) +{ + uint32_t optr_reg_val = 0; + uint32_t optr_reg_mask = 0; + HAL_StatusTypeDef status; + + /* Check the parameters */ + assert_param(IS_OB_USER_TYPE(UserType)); + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE); + + if(status == HAL_OK) + { + if((UserType & OB_USER_BOR_LEV) != 0U) + { + /* BOR level option byte should be modified */ + assert_param(IS_OB_USER_BOR_LEVEL(UserConfig & FLASH_OPTR_BOR_LEV)); + + /* Set value and mask for BOR level option byte */ + optr_reg_val |= (UserConfig & FLASH_OPTR_BOR_LEV); + optr_reg_mask |= FLASH_OPTR_BOR_LEV; + } + + if((UserType & OB_USER_nRST_STOP) != 0U) + { + /* nRST_STOP option byte should be modified */ + assert_param(IS_OB_USER_STOP(UserConfig & FLASH_OPTR_nRST_STOP)); + + /* Set value and mask for nRST_STOP option byte */ + optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_STOP); + optr_reg_mask |= FLASH_OPTR_nRST_STOP; + } + + if((UserType & OB_USER_nRST_STDBY) != 0U) + { + /* nRST_STDBY option byte should be modified */ + assert_param(IS_OB_USER_STANDBY(UserConfig & FLASH_OPTR_nRST_STDBY)); + + /* Set value and mask for nRST_STDBY option byte */ + optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_STDBY); + optr_reg_mask |= FLASH_OPTR_nRST_STDBY; + } + + if((UserType & OB_USER_nRST_SHDW) != 0U) + { + /* nRST_SHDW option byte should be modified */ + assert_param(IS_OB_USER_SHUTDOWN(UserConfig & FLASH_OPTR_nRST_SHDW)); + + /* Set value and mask for nRST_SHDW option byte */ + optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_SHDW); + optr_reg_mask |= FLASH_OPTR_nRST_SHDW; + } + + if((UserType & OB_USER_IWDG_SW) != 0U) + { + /* IWDG_SW option byte should be modified */ + assert_param(IS_OB_USER_IWDG(UserConfig & FLASH_OPTR_IWDG_SW)); + + /* Set value and mask for IWDG_SW option byte */ + optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_SW); + optr_reg_mask |= FLASH_OPTR_IWDG_SW; + } + + if((UserType & OB_USER_IWDG_STOP) != 0U) + { + /* IWDG_STOP option byte should be modified */ + assert_param(IS_OB_USER_IWDG_STOP(UserConfig & FLASH_OPTR_IWDG_STOP)); + + /* Set value and mask for IWDG_STOP option byte */ + optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_STOP); + optr_reg_mask |= FLASH_OPTR_IWDG_STOP; + } + + if((UserType & OB_USER_IWDG_STDBY) != 0U) + { + /* IWDG_STDBY option byte should be modified */ + assert_param(IS_OB_USER_IWDG_STDBY(UserConfig & FLASH_OPTR_IWDG_STDBY)); + + /* Set value and mask for IWDG_STDBY option byte */ + optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_STDBY); + optr_reg_mask |= FLASH_OPTR_IWDG_STDBY; + } + + if((UserType & OB_USER_WWDG_SW) != 0U) + { + /* WWDG_SW option byte should be modified */ + assert_param(IS_OB_USER_WWDG(UserConfig & FLASH_OPTR_WWDG_SW)); + + /* Set value and mask for WWDG_SW option byte */ + optr_reg_val |= (UserConfig & FLASH_OPTR_WWDG_SW); + optr_reg_mask |= FLASH_OPTR_WWDG_SW; + } + +#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \ + defined (STM32L496xx) || defined (STM32L4A6xx) || \ + defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \ + defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) + if((UserType & OB_USER_BFB2) != 0U) + { + /* BFB2 option byte should be modified */ + assert_param(IS_OB_USER_BFB2(UserConfig & FLASH_OPTR_BFB2)); + + /* Set value and mask for BFB2 option byte */ + optr_reg_val |= (UserConfig & FLASH_OPTR_BFB2); + optr_reg_mask |= FLASH_OPTR_BFB2; + } + + if((UserType & OB_USER_DUALBANK) != 0U) + { +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) + /* DUALBANK option byte should be modified */ + assert_param(IS_OB_USER_DUALBANK(UserConfig & FLASH_OPTR_DB1M)); + + /* Set value and mask for DUALBANK option byte */ + optr_reg_val |= (UserConfig & FLASH_OPTR_DB1M); + optr_reg_mask |= FLASH_OPTR_DB1M; +#else + /* DUALBANK option byte should be modified */ + assert_param(IS_OB_USER_DUALBANK(UserConfig & FLASH_OPTR_DUALBANK)); + + /* Set value and mask for DUALBANK option byte */ + optr_reg_val |= (UserConfig & FLASH_OPTR_DUALBANK); + optr_reg_mask |= FLASH_OPTR_DUALBANK; +#endif + } +#endif + + if((UserType & OB_USER_nBOOT1) != 0U) + { + /* nBOOT1 option byte should be modified */ + assert_param(IS_OB_USER_BOOT1(UserConfig & FLASH_OPTR_nBOOT1)); + + /* Set value and mask for nBOOT1 option byte */ + optr_reg_val |= (UserConfig & FLASH_OPTR_nBOOT1); + optr_reg_mask |= FLASH_OPTR_nBOOT1; + } + + if((UserType & OB_USER_SRAM2_PE) != 0U) + { + /* SRAM2_PE option byte should be modified */ + assert_param(IS_OB_USER_SRAM2_PARITY(UserConfig & FLASH_OPTR_SRAM2_PE)); + + /* Set value and mask for SRAM2_PE option byte */ + optr_reg_val |= (UserConfig & FLASH_OPTR_SRAM2_PE); + optr_reg_mask |= FLASH_OPTR_SRAM2_PE; + } + + if((UserType & OB_USER_SRAM2_RST) != 0U) + { + /* SRAM2_RST option byte should be modified */ + assert_param(IS_OB_USER_SRAM2_RST(UserConfig & FLASH_OPTR_SRAM2_RST)); + + /* Set value and mask for SRAM2_RST option byte */ + optr_reg_val |= (UserConfig & FLASH_OPTR_SRAM2_RST); + optr_reg_mask |= FLASH_OPTR_SRAM2_RST; + } + +#if defined (STM32L412xx) || defined (STM32L422xx) || defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || \ + defined (STM32L442xx) || defined (STM32L443xx) || defined (STM32L451xx) || defined (STM32L452xx) || defined (STM32L462xx) || \ + defined (STM32L496xx) || defined (STM32L4A6xx) || \ + defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \ + defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) + if((UserType & OB_USER_nSWBOOT0) != 0U) + { + /* nSWBOOT0 option byte should be modified */ + assert_param(IS_OB_USER_SWBOOT0(UserConfig & FLASH_OPTR_nSWBOOT0)); + + /* Set value and mask for nSWBOOT0 option byte */ + optr_reg_val |= (UserConfig & FLASH_OPTR_nSWBOOT0); + optr_reg_mask |= FLASH_OPTR_nSWBOOT0; + } + + if((UserType & OB_USER_nBOOT0) != 0U) + { + /* nBOOT0 option byte should be modified */ + assert_param(IS_OB_USER_BOOT0(UserConfig & FLASH_OPTR_nBOOT0)); + + /* Set value and mask for nBOOT0 option byte */ + optr_reg_val |= (UserConfig & FLASH_OPTR_nBOOT0); + optr_reg_mask |= FLASH_OPTR_nBOOT0; + } +#endif + + /* Configure the option bytes register */ + MODIFY_REG(FLASH->OPTR, optr_reg_mask, optr_reg_val); + + /* Set OPTSTRT Bit */ + SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT); + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE); + + /* If the option byte program operation is completed, disable the OPTSTRT Bit */ + CLEAR_BIT(FLASH->CR, FLASH_CR_OPTSTRT); + } + + return status; +} + +/** + * @brief Configure the Proprietary code readout protection of the desired addresses. + * + * @note To configure the PCROP options, the option lock bit OPTLOCK must be + * cleared with the call of the HAL_FLASH_OB_Unlock() function. + * @note To validate the PCROP options, the option bytes must be reloaded + * through the call of the HAL_FLASH_OB_Launch() function. + * + * @param PCROPConfig specifies the configuration (Bank to be configured and PCROP_RDP option). + * This parameter must be a combination of FLASH_BANK_1 or FLASH_BANK_2 + * with OB_PCROP_RDP_NOT_ERASE or OB_PCROP_RDP_ERASE + * + * @param PCROPStartAddr specifies the start address of the Proprietary code readout protection + * This parameter can be an address between begin and end of the bank + * + * @param PCROPEndAddr specifies the end address of the Proprietary code readout protection + * This parameter can be an address between PCROPStartAddr and end of the bank + * + * @retval HAL Status + */ +static HAL_StatusTypeDef FLASH_OB_PCROPConfig(uint32_t PCROPConfig, uint32_t PCROPStartAddr, uint32_t PCROPEndAddr) +{ + HAL_StatusTypeDef status; + uint32_t reg_value; + uint32_t bank1_addr; +#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \ + defined (STM32L496xx) || defined (STM32L4A6xx) || \ + defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \ + defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) + uint32_t bank2_addr; +#endif + + /* Check the parameters */ + assert_param(IS_FLASH_BANK_EXCLUSIVE(PCROPConfig & FLASH_BANK_BOTH)); + assert_param(IS_OB_PCROP_RDP(PCROPConfig & FLASH_PCROP1ER_PCROP_RDP)); + assert_param(IS_FLASH_MAIN_MEM_ADDRESS(PCROPStartAddr)); + assert_param(IS_FLASH_MAIN_MEM_ADDRESS(PCROPEndAddr)); + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE); + + if(status == HAL_OK) + { +#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \ + defined (STM32L496xx) || defined (STM32L4A6xx) || \ + defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \ + defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) + /* Get the information about the bank swapping */ + if (READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_FB_MODE) == 0U) + { + bank1_addr = FLASH_BASE; + bank2_addr = FLASH_BASE + FLASH_BANK_SIZE; + } + else + { + bank1_addr = FLASH_BASE + FLASH_BANK_SIZE; + bank2_addr = FLASH_BASE; + } +#else + bank1_addr = FLASH_BASE; +#endif + +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) + if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) == 0U) + { + /* Configure the Proprietary code readout protection */ + if((PCROPConfig & FLASH_BANK_BOTH) == FLASH_BANK_1) + { + reg_value = ((PCROPStartAddr - FLASH_BASE) >> 4); + MODIFY_REG(FLASH->PCROP1SR, FLASH_PCROP1SR_PCROP1_STRT, reg_value); + + reg_value = ((PCROPEndAddr - FLASH_BASE) >> 4); + MODIFY_REG(FLASH->PCROP1ER, FLASH_PCROP1ER_PCROP1_END, reg_value); + } + else if((PCROPConfig & FLASH_BANK_BOTH) == FLASH_BANK_2) + { + reg_value = ((PCROPStartAddr - FLASH_BASE) >> 4); + MODIFY_REG(FLASH->PCROP2SR, FLASH_PCROP2SR_PCROP2_STRT, reg_value); + + reg_value = ((PCROPEndAddr - FLASH_BASE) >> 4); + MODIFY_REG(FLASH->PCROP2ER, FLASH_PCROP2ER_PCROP2_END, reg_value); + } + else + { + /* Nothing to do */ + } + } + else +#endif + { + /* Configure the Proprietary code readout protection */ + if((PCROPConfig & FLASH_BANK_BOTH) == FLASH_BANK_1) + { + reg_value = ((PCROPStartAddr - bank1_addr) >> 3); + MODIFY_REG(FLASH->PCROP1SR, FLASH_PCROP1SR_PCROP1_STRT, reg_value); + + reg_value = ((PCROPEndAddr - bank1_addr) >> 3); + MODIFY_REG(FLASH->PCROP1ER, FLASH_PCROP1ER_PCROP1_END, reg_value); + } +#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \ + defined (STM32L496xx) || defined (STM32L4A6xx) || \ + defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \ + defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) + else if((PCROPConfig & FLASH_BANK_BOTH) == FLASH_BANK_2) + { + reg_value = ((PCROPStartAddr - bank2_addr) >> 3); + MODIFY_REG(FLASH->PCROP2SR, FLASH_PCROP2SR_PCROP2_STRT, reg_value); + + reg_value = ((PCROPEndAddr - bank2_addr) >> 3); + MODIFY_REG(FLASH->PCROP2ER, FLASH_PCROP2ER_PCROP2_END, reg_value); + } +#endif + else + { + /* Nothing to do */ + } + } + + MODIFY_REG(FLASH->PCROP1ER, FLASH_PCROP1ER_PCROP_RDP, (PCROPConfig & FLASH_PCROP1ER_PCROP_RDP)); + + /* Set OPTSTRT Bit */ + SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT); + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE); + + /* If the option byte program operation is completed, disable the OPTSTRT Bit */ + CLEAR_BIT(FLASH->CR, FLASH_CR_OPTSTRT); + } + + return status; +} + +/** + * @brief Return the FLASH Write Protection Option Bytes value. + * + * @param[in] WRPArea: specifies the area to be returned. + * This parameter can be one of the following values: + * @arg OB_WRPAREA_BANK1_AREAA: Flash Bank 1 Area A + * @arg OB_WRPAREA_BANK1_AREAB: Flash Bank 1 Area B + * @arg OB_WRPAREA_BANK2_AREAA: Flash Bank 2 Area A (don't apply to STM32L43x/STM32L44x devices) + * @arg OB_WRPAREA_BANK2_AREAB: Flash Bank 2 Area B (don't apply to STM32L43x/STM32L44x devices) + * + * @param[out] WRPStartOffset: specifies the address where to copied the start page + * of the write protected area + * + * @param[out] WRDPEndOffset: specifies the address where to copied the end page of + * the write protected area + * + * @retval None + */ +static void FLASH_OB_GetWRP(uint32_t WRPArea, uint32_t * WRPStartOffset, uint32_t * WRDPEndOffset) +{ + /* Get the configuration of the write protected area */ + if(WRPArea == OB_WRPAREA_BANK1_AREAA) + { + *WRPStartOffset = READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_WRP1A_STRT); + *WRDPEndOffset = (READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_WRP1A_END) >> 16); + } + else if(WRPArea == OB_WRPAREA_BANK1_AREAB) + { + *WRPStartOffset = READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_WRP1B_STRT); + *WRDPEndOffset = (READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_WRP1B_END) >> 16); + } +#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \ + defined (STM32L496xx) || defined (STM32L4A6xx) || \ + defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \ + defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) + else if(WRPArea == OB_WRPAREA_BANK2_AREAA) + { + *WRPStartOffset = READ_BIT(FLASH->WRP2AR, FLASH_WRP2AR_WRP2A_STRT); + *WRDPEndOffset = (READ_BIT(FLASH->WRP2AR, FLASH_WRP2AR_WRP2A_END) >> 16); + } + else if(WRPArea == OB_WRPAREA_BANK2_AREAB) + { + *WRPStartOffset = READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_WRP2B_STRT); + *WRDPEndOffset = (READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_WRP2B_END) >> 16); + } +#endif + else + { + /* Nothing to do */ + } +} + +/** + * @brief Return the FLASH Read Protection level. + * @retval FLASH ReadOut Protection Status: + * This return value can be one of the following values: + * @arg OB_RDP_LEVEL_0: No protection + * @arg OB_RDP_LEVEL_1: Read protection of the memory + * @arg OB_RDP_LEVEL_2: Full chip protection + */ +static uint32_t FLASH_OB_GetRDP(void) +{ + uint32_t rdp_level = READ_BIT(FLASH->OPTR, FLASH_OPTR_RDP); + + if ((rdp_level != OB_RDP_LEVEL_0) && (rdp_level != OB_RDP_LEVEL_2)) + { + return (OB_RDP_LEVEL_1); + } + else + { + return (READ_BIT(FLASH->OPTR, FLASH_OPTR_RDP)); + } +} + +/** + * @brief Return the FLASH User Option Byte value. + * @retval The FLASH User Option Bytes values: + * For STM32L47x/STM32L48x devices : + * BOR_LEV(Bit8-10), nRST_STOP(Bit12), nRST_STDBY(Bit13), nRST_SHDW(Bit14), + * IWDG_SW(Bit16), IWDG_STOP(Bit17), IWDG_STDBY(Bit18), WWDG_SW(Bit19), + * BFB2(Bit20), DUALBANK(Bit21), nBOOT1(Bit23), SRAM2_PE(Bit24) and SRAM2_RST(Bit25). + * For STM32L43x/STM32L44x devices : + * BOR_LEV(Bit8-10), nRST_STOP(Bit12), nRST_STDBY(Bit13), nRST_SHDW(Bit14), + * IWDG_SW(Bit16), IWDG_STOP(Bit17), IWDG_STDBY(Bit18), WWDG_SW(Bit19), + * nBOOT1(Bit23), SRAM2_PE(Bit24), SRAM2_RST(Bit25), nSWBOOT0(Bit26) and nBOOT0(Bit27). + */ +static uint32_t FLASH_OB_GetUser(void) +{ + uint32_t user_config = READ_REG(FLASH->OPTR); + CLEAR_BIT(user_config, FLASH_OPTR_RDP); + + return user_config; +} + +/** + * @brief Return the FLASH Write Protection Option Bytes value. + * + * @param PCROPConfig [inout]: specifies the configuration (Bank to be configured and PCROP_RDP option). + * This parameter must be a combination of FLASH_BANK_1 or FLASH_BANK_2 + * with OB_PCROP_RDP_NOT_ERASE or OB_PCROP_RDP_ERASE + * + * @param PCROPStartAddr [out]: specifies the address where to copied the start address + * of the Proprietary code readout protection + * + * @param PCROPEndAddr [out]: specifies the address where to copied the end address of + * the Proprietary code readout protection + * + * @retval None + */ +static void FLASH_OB_GetPCROP(uint32_t * PCROPConfig, uint32_t * PCROPStartAddr, uint32_t * PCROPEndAddr) +{ + uint32_t reg_value; + uint32_t bank1_addr; +#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \ + defined (STM32L496xx) || defined (STM32L4A6xx) || \ + defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \ + defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) + uint32_t bank2_addr; +#endif + +#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \ + defined (STM32L496xx) || defined (STM32L4A6xx) || \ + defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \ + defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) + /* Get the information about the bank swapping */ + if (READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_FB_MODE) == 0U) + { + bank1_addr = FLASH_BASE; + bank2_addr = FLASH_BASE + FLASH_BANK_SIZE; + } + else + { + bank1_addr = FLASH_BASE + FLASH_BANK_SIZE; + bank2_addr = FLASH_BASE; + } +#else + bank1_addr = FLASH_BASE; +#endif + +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) + if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) == 0U) + { + if(((*PCROPConfig) & FLASH_BANK_BOTH) == FLASH_BANK_1) + { + reg_value = (READ_REG(FLASH->PCROP1SR) & FLASH_PCROP1SR_PCROP1_STRT); + *PCROPStartAddr = (reg_value << 4) + FLASH_BASE; + + reg_value = (READ_REG(FLASH->PCROP1ER) & FLASH_PCROP1ER_PCROP1_END); + *PCROPEndAddr = (reg_value << 4) + FLASH_BASE + 0xFU; + } + else if(((*PCROPConfig) & FLASH_BANK_BOTH) == FLASH_BANK_2) + { + reg_value = (READ_REG(FLASH->PCROP2SR) & FLASH_PCROP2SR_PCROP2_STRT); + *PCROPStartAddr = (reg_value << 4) + FLASH_BASE; + + reg_value = (READ_REG(FLASH->PCROP2ER) & FLASH_PCROP2ER_PCROP2_END); + *PCROPEndAddr = (reg_value << 4) + FLASH_BASE + 0xFU;; + } + else + { + /* Nothing to do */ + } + } + else +#endif + { + if(((*PCROPConfig) & FLASH_BANK_BOTH) == FLASH_BANK_1) + { + reg_value = (READ_REG(FLASH->PCROP1SR) & FLASH_PCROP1SR_PCROP1_STRT); + *PCROPStartAddr = (reg_value << 3) + bank1_addr; + + reg_value = (READ_REG(FLASH->PCROP1ER) & FLASH_PCROP1ER_PCROP1_END); + *PCROPEndAddr = (reg_value << 3) + bank1_addr + 0x7U; + } +#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \ + defined (STM32L496xx) || defined (STM32L4A6xx) || \ + defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \ + defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) + else if(((*PCROPConfig) & FLASH_BANK_BOTH) == FLASH_BANK_2) + { + reg_value = (READ_REG(FLASH->PCROP2SR) & FLASH_PCROP2SR_PCROP2_STRT); + *PCROPStartAddr = (reg_value << 3) + bank2_addr; + + reg_value = (READ_REG(FLASH->PCROP2ER) & FLASH_PCROP2ER_PCROP2_END); + *PCROPEndAddr = (reg_value << 3) + bank2_addr + 0x7U; + } +#endif + else + { + /* Nothing to do */ + } + } + + *PCROPConfig |= (READ_REG(FLASH->PCROP1ER) & FLASH_PCROP1ER_PCROP_RDP); +} +/** + * @} + */ + +/** + * @} + */ + +#endif /* HAL_FLASH_MODULE_ENABLED */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ramfunc.c b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ramfunc.c new file mode 100644 index 0000000..3aa7baa --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ramfunc.c @@ -0,0 +1,254 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_flash_ramfunc.c + * @author MCD Application Team + * @brief FLASH RAMFUNC driver. + * This file provides a Flash firmware functions which should be + * executed from internal SRAM + * + FLASH HalfPage Programming + * + FLASH Power Down in Run mode + * + * @verbatim + ============================================================================== + ##### Flash RAM functions ##### + ============================================================================== + + *** ARM Compiler *** + -------------------- + [..] RAM functions are defined using the toolchain options. + Functions that are executed in RAM should reside in a separate + source module. Using the 'Options for File' dialog you can simply change + the 'Code / Const' area of a module to a memory space in physical RAM. + Available memory areas are declared in the 'Target' tab of the + Options for Target' dialog. + + *** ICCARM Compiler *** + ----------------------- + [..] RAM functions are defined using a specific toolchain keyword "__ramfunc". + + *** GNU Compiler *** + -------------------- + [..] RAM functions are defined using a specific toolchain attribute + "__attribute__((section(".RamFunc")))". + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal.h" + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + +/** @defgroup FLASH_RAMFUNC FLASH_RAMFUNC + * @brief FLASH functions executed from RAM + * @{ + */ + +#ifdef HAL_FLASH_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Exported functions -------------------------------------------------------*/ + +/** @defgroup FLASH_RAMFUNC_Exported_Functions FLASH in RAM function Exported Functions + * @{ + */ + +/** @defgroup FLASH_RAMFUNC_Exported_Functions_Group1 Peripheral features functions + * @brief Data transfers functions + * +@verbatim + =============================================================================== + ##### ramfunc functions ##### + =============================================================================== + [..] + This subsection provides a set of functions that should be executed from RAM. + +@endverbatim + * @{ + */ + +/** + * @brief Enable the Power down in Run Mode + * @note This function should be called and executed from SRAM memory + * @retval HAL status + */ +__RAM_FUNC HAL_StatusTypeDef HAL_FLASHEx_EnableRunPowerDown(void) +{ + /* Enable the Power Down in Run mode*/ + __HAL_FLASH_POWER_DOWN_ENABLE(); + + return HAL_OK; + +} + +/** + * @brief Disable the Power down in Run Mode + * @note This function should be called and executed from SRAM memory + * @retval HAL status + */ +__RAM_FUNC HAL_StatusTypeDef HAL_FLASHEx_DisableRunPowerDown(void) +{ + /* Disable the Power Down in Run mode*/ + __HAL_FLASH_POWER_DOWN_DISABLE(); + + return HAL_OK; +} + +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) +/** + * @brief Program the FLASH DBANK User Option Byte. + * + * @note To configure the user option bytes, the option lock bit OPTLOCK must + * be cleared with the call of the HAL_FLASH_OB_Unlock() function. + * @note To modify the DBANK option byte, no PCROP region should be defined. + * To deactivate PCROP, user should perform RDP changing + * + * @param DBankConfig The FLASH DBANK User Option Byte value. + * This parameter can be one of the following values: + * @arg OB_DBANK_128_BITS: Single-bank with 128-bits data + * @arg OB_DBANK_64_BITS: Dual-bank with 64-bits data + * + * @retval HAL status + */ +__RAM_FUNC HAL_StatusTypeDef HAL_FLASHEx_OB_DBankConfig(uint32_t DBankConfig) +{ + uint32_t count, reg; + HAL_StatusTypeDef status = HAL_ERROR; + + /* Process Locked */ + __HAL_LOCK(&pFlash); + + /* Check if the PCROP is disabled */ + reg = FLASH->PCROP1SR; + if (reg > FLASH->PCROP1ER) + { + reg = FLASH->PCROP2SR; + if (reg > FLASH->PCROP2ER) + { + /* Disable Flash prefetch */ + __HAL_FLASH_PREFETCH_BUFFER_DISABLE(); + + if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U) + { + /* Disable Flash instruction cache */ + __HAL_FLASH_INSTRUCTION_CACHE_DISABLE(); + + /* Flush Flash instruction cache */ + __HAL_FLASH_INSTRUCTION_CACHE_RESET(); + } + + if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U) + { + /* Disable Flash data cache */ + __HAL_FLASH_DATA_CACHE_DISABLE(); + + /* Flush Flash data cache */ + __HAL_FLASH_DATA_CACHE_RESET(); + } + + /* Disable WRP zone 1 of 1st bank if needed */ + reg = FLASH->WRP1AR; + if (((reg & FLASH_WRP1AR_WRP1A_STRT) >> FLASH_WRP1AR_WRP1A_STRT_Pos) <= + ((reg & FLASH_WRP1AR_WRP1A_END) >> FLASH_WRP1AR_WRP1A_END_Pos)) + { + MODIFY_REG(FLASH->WRP1AR, (FLASH_WRP1AR_WRP1A_STRT | FLASH_WRP1AR_WRP1A_END), FLASH_WRP1AR_WRP1A_STRT); + } + + /* Disable WRP zone 2 of 1st bank if needed */ + reg = FLASH->WRP1BR; + if (((reg & FLASH_WRP1BR_WRP1B_STRT) >> FLASH_WRP1BR_WRP1B_STRT_Pos) <= + ((reg & FLASH_WRP1BR_WRP1B_END) >> FLASH_WRP1BR_WRP1B_END_Pos)) + { + MODIFY_REG(FLASH->WRP1BR, (FLASH_WRP1BR_WRP1B_STRT | FLASH_WRP1BR_WRP1B_END), FLASH_WRP1BR_WRP1B_STRT); + } + + /* Disable WRP zone 1 of 2nd bank if needed */ + reg = FLASH->WRP2AR; + if (((reg & FLASH_WRP2AR_WRP2A_STRT) >> FLASH_WRP2AR_WRP2A_STRT_Pos) <= + ((reg & FLASH_WRP2AR_WRP2A_END) >> FLASH_WRP2AR_WRP2A_END_Pos)) + { + MODIFY_REG(FLASH->WRP2AR, (FLASH_WRP2AR_WRP2A_STRT | FLASH_WRP2AR_WRP2A_END), FLASH_WRP2AR_WRP2A_STRT); + } + + /* Disable WRP zone 2 of 2nd bank if needed */ + reg = FLASH->WRP2BR; + if (((reg & FLASH_WRP2BR_WRP2B_STRT) >> FLASH_WRP2BR_WRP2B_STRT_Pos) <= + ((reg & FLASH_WRP2BR_WRP2B_END) >> FLASH_WRP2BR_WRP2B_END_Pos)) + { + MODIFY_REG(FLASH->WRP2BR, (FLASH_WRP2BR_WRP2B_STRT | FLASH_WRP2BR_WRP2B_END), FLASH_WRP2BR_WRP2B_STRT); + } + + /* Modify the DBANK user option byte */ + MODIFY_REG(FLASH->OPTR, FLASH_OPTR_DBANK, DBankConfig); + + /* Set OPTSTRT Bit */ + SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT); + + /* Wait for last operation to be completed */ + /* 8 is the number of required instruction cycles for the below loop statement (timeout expressed in ms) */ + count = FLASH_TIMEOUT_VALUE * (SystemCoreClock / 8U / 1000U); + do + { + if (count == 0U) + { + break; + } + count--; + } while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET); + + /* If the option byte program operation is completed, disable the OPTSTRT Bit */ + CLEAR_BIT(FLASH->CR, FLASH_CR_OPTSTRT); + + /* Set the bit to force the option byte reloading */ + SET_BIT(FLASH->CR, FLASH_CR_OBL_LAUNCH); + } + } + + /* Process Unlocked */ + __HAL_UNLOCK(&pFlash); + + return status; +} +#endif + +/** + * @} + */ + +/** + * @} + */ +#endif /* HAL_FLASH_MODULE_ENABLED */ + + + +/** + * @} + */ + +/** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ + + diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_gpio.c b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_gpio.c new file mode 100644 index 0000000..66f01e1 --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_gpio.c @@ -0,0 +1,556 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_gpio.c + * @author MCD Application Team + * @brief GPIO HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the General Purpose Input/Output (GPIO) peripheral: + * + Initialization and de-initialization functions + * + IO operation functions + * + @verbatim + ============================================================================== + ##### GPIO Peripheral features ##### + ============================================================================== + [..] + (+) Each port bit of the general-purpose I/O (GPIO) ports can be individually + configured by software in several modes: + (++) Input mode + (++) Analog mode + (++) Output mode + (++) Alternate function mode + (++) External interrupt/event lines + + (+) During and just after reset, the alternate functions and external interrupt + lines are not active and the I/O ports are configured in input floating mode. + + (+) All GPIO pins have weak internal pull-up and pull-down resistors, which can be + activated or not. + + (+) In Output or Alternate mode, each IO can be configured on open-drain or push-pull + type and the IO speed can be selected depending on the VDD value. + + (+) The microcontroller IO pins are connected to onboard peripherals/modules through a + multiplexer that allows only one peripheral alternate function (AF) connected + to an IO pin at a time. In this way, there can be no conflict between peripherals + sharing the same IO pin. + + (+) All ports have external interrupt/event capability. To use external interrupt + lines, the port must be configured in input mode. All available GPIO pins are + connected to the 16 external interrupt/event lines from EXTI0 to EXTI15. + + (+) The external interrupt/event controller consists of up to 39 edge detectors + (16 lines are connected to GPIO) for generating event/interrupt requests (each + input line can be independently configured to select the type (interrupt or event) + and the corresponding trigger event (rising or falling or both). Each line can + also be masked independently. + + ##### How to use this driver ##### + ============================================================================== + [..] + (#) Enable the GPIO AHB clock using the following function: __HAL_RCC_GPIOx_CLK_ENABLE(). + + (#) Configure the GPIO pin(s) using HAL_GPIO_Init(). + (++) Configure the IO mode using "Mode" member from GPIO_InitTypeDef structure + (++) Activate Pull-up, Pull-down resistor using "Pull" member from GPIO_InitTypeDef + structure. + (++) In case of Output or alternate function mode selection: the speed is + configured through "Speed" member from GPIO_InitTypeDef structure. + (++) In alternate mode is selection, the alternate function connected to the IO + is configured through "Alternate" member from GPIO_InitTypeDef structure. + (++) Analog mode is required when a pin is to be used as ADC channel + or DAC output. + (++) In case of external interrupt/event selection the "Mode" member from + GPIO_InitTypeDef structure select the type (interrupt or event) and + the corresponding trigger event (rising or falling or both). + + (#) In case of external interrupt/event mode selection, configure NVIC IRQ priority + mapped to the EXTI line using HAL_NVIC_SetPriority() and enable it using + HAL_NVIC_EnableIRQ(). + + (#) To get the level of a pin configured in input mode use HAL_GPIO_ReadPin(). + + (#) To set/reset the level of a pin configured in output mode use + HAL_GPIO_WritePin()/HAL_GPIO_TogglePin(). + + (#) To lock pin configuration until next reset use HAL_GPIO_LockPin(). + + (#) During and just after reset, the alternate functions are not + active and the GPIO pins are configured in input floating mode (except JTAG + pins). + + (#) The LSE oscillator pins OSC32_IN and OSC32_OUT can be used as general purpose + (PC14 and PC15, respectively) when the LSE oscillator is off. The LSE has + priority over the GPIO function. + + (#) The HSE oscillator pins OSC_IN/OSC_OUT can be used as + general purpose PH0 and PH1, respectively, when the HSE oscillator is off. + The HSE has priority over the GPIO function. + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal.h" + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + +/** @defgroup GPIO GPIO + * @brief GPIO HAL module driver + * @{ + */ +/** MISRA C:2012 deviation rule has been granted for following rules: + * Rule-12.2 - Medium: RHS argument is in interval [0,INF] which is out of + * range of the shift operator in following API : + * HAL_GPIO_Init + * HAL_GPIO_DeInit + */ + +#ifdef HAL_GPIO_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private defines -----------------------------------------------------------*/ +/** @defgroup GPIO_Private_Defines GPIO Private Defines + * @{ + */ +#define GPIO_MODE (0x00000003u) +#define ANALOG_MODE (0x00000008u) +#define EXTI_MODE (0x10000000u) +#define GPIO_MODE_IT (0x00010000u) +#define GPIO_MODE_EVT (0x00020000u) +#define RISING_EDGE (0x00100000u) +#define FALLING_EDGE (0x00200000u) +#define GPIO_OUTPUT_TYPE (0x00000010u) + +#define GPIO_NUMBER (16u) +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup GPIO_Exported_Functions GPIO Exported Functions + * @{ + */ + +/** @defgroup GPIO_Exported_Functions_Group1 Initialization/de-initialization functions + * @brief Initialization and Configuration functions + * +@verbatim + =============================================================================== + ##### Initialization and de-initialization functions ##### + =============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Initialize the GPIOx peripheral according to the specified parameters in the GPIO_Init. + * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family + * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains + * the configuration information for the specified GPIO peripheral. + * @retval None + */ +void HAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_Init) +{ + uint32_t position = 0x00u; + uint32_t iocurrent; + uint32_t temp; + + /* Check the parameters */ + assert_param(IS_GPIO_ALL_INSTANCE(GPIOx)); + assert_param(IS_GPIO_PIN(GPIO_Init->Pin)); + assert_param(IS_GPIO_MODE(GPIO_Init->Mode)); + assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); + + /* Configure the port pins */ + while (((GPIO_Init->Pin) >> position) != 0x00u) + { + /* Get current io position */ + iocurrent = (GPIO_Init->Pin) & (1uL << position); + + if (iocurrent != 0x00u) + { + /*--------------------- GPIO Mode Configuration ------------------------*/ + /* In case of Output or Alternate function mode selection */ + if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) || + (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) + { + /* Check the Speed parameter */ + assert_param(IS_GPIO_SPEED(GPIO_Init->Speed)); + /* Configure the IO Speed */ + temp = GPIOx->OSPEEDR; + temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u)); + temp |= (GPIO_Init->Speed << (position * 2u)); + GPIOx->OSPEEDR = temp; + + /* Configure the IO Output Type */ + temp = GPIOx->OTYPER; + temp &= ~(GPIO_OTYPER_OT0 << position) ; + temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position); + GPIOx->OTYPER = temp; + } + +#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) + + /* In case of Analog mode, check if ADC control mode is selected */ + if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG) + { + /* Configure the IO Output Type */ + temp = GPIOx->ASCR; + temp &= ~(GPIO_ASCR_ASC0 << position) ; + temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position); + GPIOx->ASCR = temp; + } + +#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */ + + /* Activate the Pull-up or Pull down resistor for the current IO */ + temp = GPIOx->PUPDR; + temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u)); + temp |= ((GPIO_Init->Pull) << (position * 2u)); + GPIOx->PUPDR = temp; + + /* In case of Alternate function mode selection */ + if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) + { + /* Check the Alternate function parameters */ + assert_param(IS_GPIO_AF_INSTANCE(GPIOx)); + assert_param(IS_GPIO_AF(GPIO_Init->Alternate)); + + /* Configure Alternate function mapped with the current IO */ + temp = GPIOx->AFR[position >> 3u]; + temp &= ~(0xFu << ((position & 0x07u) * 4u)); + temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u)); + GPIOx->AFR[position >> 3u] = temp; + } + + /* Configure IO Direction mode (Input, Output, Alternate or Analog) */ + temp = GPIOx->MODER; + temp &= ~(GPIO_MODER_MODE0 << (position * 2u)); + temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u)); + GPIOx->MODER = temp; + + /*--------------------- EXTI Mode Configuration ------------------------*/ + /* Configure the External Interrupt or event for the current IO */ + if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) + { + /* Enable SYSCFG Clock */ + __HAL_RCC_SYSCFG_CLK_ENABLE(); + + temp = SYSCFG->EXTICR[position >> 2u]; + temp &= ~(0x0FuL << (4u * (position & 0x03u))); + temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))); + SYSCFG->EXTICR[position >> 2u] = temp; + + /* Clear EXTI line configuration */ + temp = EXTI->IMR1; + temp &= ~(iocurrent); + if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT) + { + temp |= iocurrent; + } + EXTI->IMR1 = temp; + + temp = EXTI->EMR1; + temp &= ~(iocurrent); + if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT) + { + temp |= iocurrent; + } + EXTI->EMR1 = temp; + + /* Clear Rising Falling edge configuration */ + temp = EXTI->RTSR1; + temp &= ~(iocurrent); + if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE) + { + temp |= iocurrent; + } + EXTI->RTSR1 = temp; + + temp = EXTI->FTSR1; + temp &= ~(iocurrent); + if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE) + { + temp |= iocurrent; + } + EXTI->FTSR1 = temp; + } + } + + position++; + } +} + +/** + * @brief De-initialize the GPIOx peripheral registers to their default reset values. + * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family + * @param GPIO_Pin specifies the port bit to be written. + * This parameter can be any combination of GPIO_Pin_x where x can be (0..15). + * @retval None + */ +void HAL_GPIO_DeInit(GPIO_TypeDef *GPIOx, uint32_t GPIO_Pin) +{ + uint32_t position = 0x00u; + uint32_t iocurrent; + uint32_t tmp; + + /* Check the parameters */ + assert_param(IS_GPIO_ALL_INSTANCE(GPIOx)); + assert_param(IS_GPIO_PIN(GPIO_Pin)); + + /* Configure the port pins */ + while ((GPIO_Pin >> position) != 0x00u) + { + /* Get current io position */ + iocurrent = (GPIO_Pin) & (1uL << position); + + if (iocurrent != 0x00u) + { + /*------------------------- EXTI Mode Configuration --------------------*/ + /* Clear the External Interrupt or Event for the current IO */ + + tmp = SYSCFG->EXTICR[position >> 2u]; + tmp &= (0x0FuL << (4u * (position & 0x03u))); + if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)))) + { + /* Clear EXTI line configuration */ + EXTI->IMR1 &= ~(iocurrent); + EXTI->EMR1 &= ~(iocurrent); + + /* Clear Rising Falling edge configuration */ + EXTI->RTSR1 &= ~(iocurrent); + EXTI->FTSR1 &= ~(iocurrent); + + tmp = 0x0FuL << (4u * (position & 0x03u)); + SYSCFG->EXTICR[position >> 2u] &= ~tmp; + } + + /*------------------------- GPIO Mode Configuration --------------------*/ + /* Configure IO in Analog Mode */ + GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u)); + + /* Configure the default Alternate Function in current IO */ + GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ; + + /* Configure the default value for IO Speed */ + GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u)); + + /* Configure the default value IO Output Type */ + GPIOx->OTYPER &= ~(GPIO_OTYPER_OT0 << position) ; + + /* Deactivate the Pull-up and Pull-down resistor for the current IO */ + GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u)); + +#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) + /* Deactivate the Control bit of Analog mode for the current IO */ + GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position); +#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */ + } + + position++; + } +} + +/** + * @} + */ + +/** @defgroup GPIO_Exported_Functions_Group2 IO operation functions + * @brief GPIO Read, Write, Toggle, Lock and EXTI management functions. + * +@verbatim + =============================================================================== + ##### IO operation functions ##### + =============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Read the specified input port pin. + * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family + * @param GPIO_Pin specifies the port bit to read. + * This parameter can be any combination of GPIO_Pin_x where x can be (0..15). + * @retval The input port pin value. + */ +GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) +{ + GPIO_PinState bitstatus; + + /* Check the parameters */ + assert_param(IS_GPIO_PIN(GPIO_Pin)); + + if ((GPIOx->IDR & GPIO_Pin) != 0x00u) + { + bitstatus = GPIO_PIN_SET; + } + else + { + bitstatus = GPIO_PIN_RESET; + } + return bitstatus; +} + +/** + * @brief Set or clear the selected data port bit. + * + * @note This function uses GPIOx_BSRR and GPIOx_BRR registers to allow atomic read/modify + * accesses. In this way, there is no risk of an IRQ occurring between + * the read and the modify access. + * + * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family + * @param GPIO_Pin specifies the port bit to be written. + * This parameter can be any combination of GPIO_Pin_x where x can be (0..15). + * @param PinState specifies the value to be written to the selected bit. + * This parameter can be one of the GPIO_PinState enum values: + * @arg GPIO_PIN_RESET: to clear the port pin + * @arg GPIO_PIN_SET: to set the port pin + * @retval None + */ +void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState) +{ + /* Check the parameters */ + assert_param(IS_GPIO_PIN(GPIO_Pin)); + assert_param(IS_GPIO_PIN_ACTION(PinState)); + + if(PinState != GPIO_PIN_RESET) + { + GPIOx->BSRR = (uint32_t)GPIO_Pin; + } + else + { + GPIOx->BRR = (uint32_t)GPIO_Pin; + } +} + +/** + * @brief Toggle the specified GPIO pin. + * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family + * @param GPIO_Pin specifies the pin to be toggled. + * @retval None + */ +void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) +{ + uint32_t odr; + + /* Check the parameters */ + assert_param(IS_GPIO_PIN(GPIO_Pin)); + + /* get current Ouput Data Register value */ + odr = GPIOx->ODR; + + /* Set selected pins that were at low level, and reset ones that were high */ + GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin); +} + +/** +* @brief Lock GPIO Pins configuration registers. + * @note The locked registers are GPIOx_MODER, GPIOx_OTYPER, GPIOx_OSPEEDR, + * GPIOx_PUPDR, GPIOx_AFRL and GPIOx_AFRH. + * @note The configuration of the locked GPIO pins can no longer be modified + * until the next reset. + * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family + * @param GPIO_Pin specifies the port bits to be locked. + * This parameter can be any combination of GPIO_Pin_x where x can be (0..15). + * @retval None + */ +HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) +{ + __IO uint32_t tmp = GPIO_LCKR_LCKK; + + /* Check the parameters */ + assert_param(IS_GPIO_LOCK_INSTANCE(GPIOx)); + assert_param(IS_GPIO_PIN(GPIO_Pin)); + + /* Apply lock key write sequence */ + tmp |= GPIO_Pin; + /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */ + GPIOx->LCKR = tmp; + /* Reset LCKx bit(s): LCKK='0' + LCK[15-0] */ + GPIOx->LCKR = GPIO_Pin; + /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */ + GPIOx->LCKR = tmp; + /* Read LCKK register. This read is mandatory to complete key lock sequence */ + tmp = GPIOx->LCKR; + + /* Read again in order to confirm lock is active */ + if ((GPIOx->LCKR & GPIO_LCKR_LCKK) != 0x00u) + { + return HAL_OK; + } + else + { + return HAL_ERROR; + } +} + +/** + * @brief Handle EXTI interrupt request. + * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line. + * @retval None + */ +void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin) +{ + /* EXTI line interrupt detected */ + if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u) + { + __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin); + HAL_GPIO_EXTI_Callback(GPIO_Pin); + } +} + +/** + * @brief EXTI line detection callback. + * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line. + * @retval None + */ +__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(GPIO_Pin); + + /* NOTE: This function should not be modified, when the callback is needed, + the HAL_GPIO_EXTI_Callback could be implemented in the user file + */ +} + +/** + * @} + */ + + +/** + * @} + */ + +#endif /* HAL_GPIO_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c new file mode 100644 index 0000000..b05692d --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c @@ -0,0 +1,6646 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_i2c.c + * @author MCD Application Team + * @brief I2C HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the Inter Integrated Circuit (I2C) peripheral: + * + Initialization and de-initialization functions + * + IO operation functions + * + Peripheral State and Errors functions + * + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + The I2C HAL driver can be used as follows: + + (#) Declare a I2C_HandleTypeDef handle structure, for example: + I2C_HandleTypeDef hi2c; + + (#)Initialize the I2C low level resources by implementing the @ref HAL_I2C_MspInit() API: + (##) Enable the I2Cx interface clock + (##) I2C pins configuration + (+++) Enable the clock for the I2C GPIOs + (+++) Configure I2C pins as alternate function open-drain + (##) NVIC configuration if you need to use interrupt process + (+++) Configure the I2Cx interrupt priority + (+++) Enable the NVIC I2C IRQ Channel + (##) DMA Configuration if you need to use DMA process + (+++) Declare a DMA_HandleTypeDef handle structure for the transmit or receive channel + (+++) Enable the DMAx interface clock using + (+++) Configure the DMA handle parameters + (+++) Configure the DMA Tx or Rx channel + (+++) Associate the initialized DMA handle to the hi2c DMA Tx or Rx handle + (+++) Configure the priority and enable the NVIC for the transfer complete interrupt on + the DMA Tx or Rx channel + + (#) Configure the Communication Clock Timing, Own Address1, Master Addressing mode, Dual Addressing mode, + Own Address2, Own Address2 Mask, General call and Nostretch mode in the hi2c Init structure. + + (#) Initialize the I2C registers by calling the @ref HAL_I2C_Init(), configures also the low level Hardware + (GPIO, CLOCK, NVIC...etc) by calling the customized @ref HAL_I2C_MspInit(&hi2c) API. + + (#) To check if target device is ready for communication, use the function @ref HAL_I2C_IsDeviceReady() + + (#) For I2C IO and IO MEM operations, three operation modes are available within this driver : + + *** Polling mode IO operation *** + ================================= + [..] + (+) Transmit in master mode an amount of data in blocking mode using @ref HAL_I2C_Master_Transmit() + (+) Receive in master mode an amount of data in blocking mode using @ref HAL_I2C_Master_Receive() + (+) Transmit in slave mode an amount of data in blocking mode using @ref HAL_I2C_Slave_Transmit() + (+) Receive in slave mode an amount of data in blocking mode using @ref HAL_I2C_Slave_Receive() + + *** Polling mode IO MEM operation *** + ===================================== + [..] + (+) Write an amount of data in blocking mode to a specific memory address using @ref HAL_I2C_Mem_Write() + (+) Read an amount of data in blocking mode from a specific memory address using @ref HAL_I2C_Mem_Read() + + + *** Interrupt mode IO operation *** + =================================== + [..] + (+) Transmit in master mode an amount of data in non-blocking mode using @ref HAL_I2C_Master_Transmit_IT() + (+) At transmission end of transfer, @ref HAL_I2C_MasterTxCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_MasterTxCpltCallback() + (+) Receive in master mode an amount of data in non-blocking mode using @ref HAL_I2C_Master_Receive_IT() + (+) At reception end of transfer, @ref HAL_I2C_MasterRxCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_MasterRxCpltCallback() + (+) Transmit in slave mode an amount of data in non-blocking mode using @ref HAL_I2C_Slave_Transmit_IT() + (+) At transmission end of transfer, @ref HAL_I2C_SlaveTxCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_SlaveTxCpltCallback() + (+) Receive in slave mode an amount of data in non-blocking mode using @ref HAL_I2C_Slave_Receive_IT() + (+) At reception end of transfer, @ref HAL_I2C_SlaveRxCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_SlaveRxCpltCallback() + (+) In case of transfer Error, @ref HAL_I2C_ErrorCallback() function is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_ErrorCallback() + (+) Abort a master I2C process communication with Interrupt using @ref HAL_I2C_Master_Abort_IT() + (+) End of abort process, @ref HAL_I2C_AbortCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_AbortCpltCallback() + (+) Discard a slave I2C process communication using @ref __HAL_I2C_GENERATE_NACK() macro. + This action will inform Master to generate a Stop condition to discard the communication. + + + *** Interrupt mode or DMA mode IO sequential operation *** + ========================================================== + [..] + (@) These interfaces allow to manage a sequential transfer with a repeated start condition + when a direction change during transfer + [..] + (+) A specific option field manage the different steps of a sequential transfer + (+) Option field values are defined through @ref I2C_XFEROPTIONS and are listed below: + (++) I2C_FIRST_AND_LAST_FRAME: No sequential usage, functional is same as associated interfaces in no sequential mode + (++) I2C_FIRST_FRAME: Sequential usage, this option allow to manage a sequence with start condition, address + and data to transfer without a final stop condition + (++) I2C_FIRST_AND_NEXT_FRAME: Sequential usage (Master only), this option allow to manage a sequence with start condition, address + and data to transfer without a final stop condition, an then permit a call the same master sequential interface + several times (like @ref HAL_I2C_Master_Seq_Transmit_IT() then @ref HAL_I2C_Master_Seq_Transmit_IT() + or @ref HAL_I2C_Master_Seq_Transmit_DMA() then @ref HAL_I2C_Master_Seq_Transmit_DMA()) + (++) I2C_NEXT_FRAME: Sequential usage, this option allow to manage a sequence with a restart condition, address + and with new data to transfer if the direction change or manage only the new data to transfer + if no direction change and without a final stop condition in both cases + (++) I2C_LAST_FRAME: Sequential usage, this option allow to manage a sequance with a restart condition, address + and with new data to transfer if the direction change or manage only the new data to transfer + if no direction change and with a final stop condition in both cases + (++) I2C_LAST_FRAME_NO_STOP: Sequential usage (Master only), this option allow to manage a restart condition after several call of the same master sequential + interface several times (link with option I2C_FIRST_AND_NEXT_FRAME). + Usage can, transfer several bytes one by one using HAL_I2C_Master_Seq_Transmit_IT(option I2C_FIRST_AND_NEXT_FRAME then I2C_NEXT_FRAME) + or HAL_I2C_Master_Seq_Receive_IT(option I2C_FIRST_AND_NEXT_FRAME then I2C_NEXT_FRAME) + or HAL_I2C_Master_Seq_Transmit_DMA(option I2C_FIRST_AND_NEXT_FRAME then I2C_NEXT_FRAME) + or HAL_I2C_Master_Seq_Receive_DMA(option I2C_FIRST_AND_NEXT_FRAME then I2C_NEXT_FRAME). + Then usage of this option I2C_LAST_FRAME_NO_STOP at the last Transmit or Receive sequence permit to call the opposite interface Receive or Transmit + without stopping the communication and so generate a restart condition. + (++) I2C_OTHER_FRAME: Sequential usage (Master only), this option allow to manage a restart condition after each call of the same master sequential + interface. + Usage can, transfer several bytes one by one with a restart with slave address between each bytes using HAL_I2C_Master_Seq_Transmit_IT(option I2C_FIRST_FRAME then I2C_OTHER_FRAME) + or HAL_I2C_Master_Seq_Receive_IT(option I2C_FIRST_FRAME then I2C_OTHER_FRAME) + or HAL_I2C_Master_Seq_Transmit_DMA(option I2C_FIRST_FRAME then I2C_OTHER_FRAME) + or HAL_I2C_Master_Seq_Receive_DMA(option I2C_FIRST_FRAME then I2C_OTHER_FRAME). + Then usage of this option I2C_OTHER_AND_LAST_FRAME at the last frame to help automatic generation of STOP condition. + + (+) Different sequential I2C interfaces are listed below: + (++) Sequential transmit in master I2C mode an amount of data in non-blocking mode using @ref HAL_I2C_Master_Seq_Transmit_IT() + or using @ref HAL_I2C_Master_Seq_Transmit_DMA() + (+++) At transmission end of current frame transfer, @ref HAL_I2C_MasterTxCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_MasterTxCpltCallback() + (++) Sequential receive in master I2C mode an amount of data in non-blocking mode using @ref HAL_I2C_Master_Seq_Receive_IT() + or using @ref HAL_I2C_Master_Seq_Receive_DMA() + (+++) At reception end of current frame transfer, @ref HAL_I2C_MasterRxCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_MasterRxCpltCallback() + (++) Abort a master IT or DMA I2C process communication with Interrupt using @ref HAL_I2C_Master_Abort_IT() + (+++) End of abort process, @ref HAL_I2C_AbortCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_AbortCpltCallback() + (++) Enable/disable the Address listen mode in slave I2C mode using @ref HAL_I2C_EnableListen_IT() @ref HAL_I2C_DisableListen_IT() + (+++) When address slave I2C match, @ref HAL_I2C_AddrCallback() is executed and user can + add his own code to check the Address Match Code and the transmission direction request by master (Write/Read). + (+++) At Listen mode end @ref HAL_I2C_ListenCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_ListenCpltCallback() + (++) Sequential transmit in slave I2C mode an amount of data in non-blocking mode using @ref HAL_I2C_Slave_Seq_Transmit_IT() + or using @ref HAL_I2C_Slave_Seq_Transmit_DMA() + (+++) At transmission end of current frame transfer, @ref HAL_I2C_SlaveTxCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_SlaveTxCpltCallback() + (++) Sequential receive in slave I2C mode an amount of data in non-blocking mode using @ref HAL_I2C_Slave_Seq_Receive_IT() + or using @ref HAL_I2C_Slave_Seq_Receive_DMA() + (+++) At reception end of current frame transfer, @ref HAL_I2C_SlaveRxCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_SlaveRxCpltCallback() + (++) In case of transfer Error, @ref HAL_I2C_ErrorCallback() function is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_ErrorCallback() + (++) Discard a slave I2C process communication using @ref __HAL_I2C_GENERATE_NACK() macro. + This action will inform Master to generate a Stop condition to discard the communication. + + *** Interrupt mode IO MEM operation *** + ======================================= + [..] + (+) Write an amount of data in non-blocking mode with Interrupt to a specific memory address using + @ref HAL_I2C_Mem_Write_IT() + (+) At Memory end of write transfer, @ref HAL_I2C_MemTxCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_MemTxCpltCallback() + (+) Read an amount of data in non-blocking mode with Interrupt from a specific memory address using + @ref HAL_I2C_Mem_Read_IT() + (+) At Memory end of read transfer, @ref HAL_I2C_MemRxCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_MemRxCpltCallback() + (+) In case of transfer Error, @ref HAL_I2C_ErrorCallback() function is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_ErrorCallback() + + *** DMA mode IO operation *** + ============================== + [..] + (+) Transmit in master mode an amount of data in non-blocking mode (DMA) using + @ref HAL_I2C_Master_Transmit_DMA() + (+) At transmission end of transfer, @ref HAL_I2C_MasterTxCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_MasterTxCpltCallback() + (+) Receive in master mode an amount of data in non-blocking mode (DMA) using + @ref HAL_I2C_Master_Receive_DMA() + (+) At reception end of transfer, @ref HAL_I2C_MasterRxCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_MasterRxCpltCallback() + (+) Transmit in slave mode an amount of data in non-blocking mode (DMA) using + @ref HAL_I2C_Slave_Transmit_DMA() + (+) At transmission end of transfer, @ref HAL_I2C_SlaveTxCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_SlaveTxCpltCallback() + (+) Receive in slave mode an amount of data in non-blocking mode (DMA) using + @ref HAL_I2C_Slave_Receive_DMA() + (+) At reception end of transfer, @ref HAL_I2C_SlaveRxCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_SlaveRxCpltCallback() + (+) In case of transfer Error, @ref HAL_I2C_ErrorCallback() function is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_ErrorCallback() + (+) Abort a master I2C process communication with Interrupt using @ref HAL_I2C_Master_Abort_IT() + (+) End of abort process, @ref HAL_I2C_AbortCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_AbortCpltCallback() + (+) Discard a slave I2C process communication using @ref __HAL_I2C_GENERATE_NACK() macro. + This action will inform Master to generate a Stop condition to discard the communication. + + *** DMA mode IO MEM operation *** + ================================= + [..] + (+) Write an amount of data in non-blocking mode with DMA to a specific memory address using + @ref HAL_I2C_Mem_Write_DMA() + (+) At Memory end of write transfer, @ref HAL_I2C_MemTxCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_MemTxCpltCallback() + (+) Read an amount of data in non-blocking mode with DMA from a specific memory address using + @ref HAL_I2C_Mem_Read_DMA() + (+) At Memory end of read transfer, @ref HAL_I2C_MemRxCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_MemRxCpltCallback() + (+) In case of transfer Error, @ref HAL_I2C_ErrorCallback() function is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_ErrorCallback() + + + *** I2C HAL driver macros list *** + ================================== + [..] + Below the list of most used macros in I2C HAL driver. + + (+) @ref __HAL_I2C_ENABLE: Enable the I2C peripheral + (+) @ref __HAL_I2C_DISABLE: Disable the I2C peripheral + (+) @ref __HAL_I2C_GENERATE_NACK: Generate a Non-Acknowledge I2C peripheral in Slave mode + (+) @ref __HAL_I2C_GET_FLAG: Check whether the specified I2C flag is set or not + (+) @ref __HAL_I2C_CLEAR_FLAG: Clear the specified I2C pending flag + (+) @ref __HAL_I2C_ENABLE_IT: Enable the specified I2C interrupt + (+) @ref __HAL_I2C_DISABLE_IT: Disable the specified I2C interrupt + + *** Callback registration *** + ============================================= + [..] + The compilation flag USE_HAL_I2C_REGISTER_CALLBACKS when set to 1 + allows the user to configure dynamically the driver callbacks. + Use Functions @ref HAL_I2C_RegisterCallback() or @ref HAL_I2C_RegisterAddrCallback() + to register an interrupt callback. + [..] + Function @ref HAL_I2C_RegisterCallback() allows to register following callbacks: + (+) MasterTxCpltCallback : callback for Master transmission end of transfer. + (+) MasterRxCpltCallback : callback for Master reception end of transfer. + (+) SlaveTxCpltCallback : callback for Slave transmission end of transfer. + (+) SlaveRxCpltCallback : callback for Slave reception end of transfer. + (+) ListenCpltCallback : callback for end of listen mode. + (+) MemTxCpltCallback : callback for Memory transmission end of transfer. + (+) MemRxCpltCallback : callback for Memory reception end of transfer. + (+) ErrorCallback : callback for error detection. + (+) AbortCpltCallback : callback for abort completion process. + (+) MspInitCallback : callback for Msp Init. + (+) MspDeInitCallback : callback for Msp DeInit. + This function takes as parameters the HAL peripheral handle, the Callback ID + and a pointer to the user callback function. + [..] + For specific callback AddrCallback use dedicated register callbacks : @ref HAL_I2C_RegisterAddrCallback(). + [..] + Use function @ref HAL_I2C_UnRegisterCallback to reset a callback to the default + weak function. + @ref HAL_I2C_UnRegisterCallback takes as parameters the HAL peripheral handle, + and the Callback ID. + This function allows to reset following callbacks: + (+) MasterTxCpltCallback : callback for Master transmission end of transfer. + (+) MasterRxCpltCallback : callback for Master reception end of transfer. + (+) SlaveTxCpltCallback : callback for Slave transmission end of transfer. + (+) SlaveRxCpltCallback : callback for Slave reception end of transfer. + (+) ListenCpltCallback : callback for end of listen mode. + (+) MemTxCpltCallback : callback for Memory transmission end of transfer. + (+) MemRxCpltCallback : callback for Memory reception end of transfer. + (+) ErrorCallback : callback for error detection. + (+) AbortCpltCallback : callback for abort completion process. + (+) MspInitCallback : callback for Msp Init. + (+) MspDeInitCallback : callback for Msp DeInit. + [..] + For callback AddrCallback use dedicated register callbacks : @ref HAL_I2C_UnRegisterAddrCallback(). + [..] + By default, after the @ref HAL_I2C_Init() and when the state is @ref HAL_I2C_STATE_RESET + all callbacks are set to the corresponding weak functions: + examples @ref HAL_I2C_MasterTxCpltCallback(), @ref HAL_I2C_MasterRxCpltCallback(). + Exception done for MspInit and MspDeInit functions that are + reset to the legacy weak functions in the @ref HAL_I2C_Init()/ @ref HAL_I2C_DeInit() only when + these callbacks are null (not registered beforehand). + If MspInit or MspDeInit are not null, the @ref HAL_I2C_Init()/ @ref HAL_I2C_DeInit() + keep and use the user MspInit/MspDeInit callbacks (registered beforehand) whatever the state. + [..] + Callbacks can be registered/unregistered in @ref HAL_I2C_STATE_READY state only. + Exception done MspInit/MspDeInit functions that can be registered/unregistered + in @ref HAL_I2C_STATE_READY or @ref HAL_I2C_STATE_RESET state, + thus registered (user) MspInit/DeInit callbacks can be used during the Init/DeInit. + Then, the user first registers the MspInit/MspDeInit user callbacks + using @ref HAL_I2C_RegisterCallback() before calling @ref HAL_I2C_DeInit() + or @ref HAL_I2C_Init() function. + [..] + When the compilation flag USE_HAL_I2C_REGISTER_CALLBACKS is set to 0 or + not defined, the callback registration feature is not available and all callbacks + are set to the corresponding weak functions. + + [..] + (@) You can refer to the I2C HAL driver header file for more useful macros + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal.h" + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + +/** @defgroup I2C I2C + * @brief I2C HAL module driver + * @{ + */ + +#ifdef HAL_I2C_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ + +/** @defgroup I2C_Private_Define I2C Private Define + * @{ + */ +#define TIMING_CLEAR_MASK (0xF0FFFFFFU) /*!< I2C TIMING clear register Mask */ +#define I2C_TIMEOUT_ADDR (10000U) /*!< 10 s */ +#define I2C_TIMEOUT_BUSY (25U) /*!< 25 ms */ +#define I2C_TIMEOUT_DIR (25U) /*!< 25 ms */ +#define I2C_TIMEOUT_RXNE (25U) /*!< 25 ms */ +#define I2C_TIMEOUT_STOPF (25U) /*!< 25 ms */ +#define I2C_TIMEOUT_TC (25U) /*!< 25 ms */ +#define I2C_TIMEOUT_TCR (25U) /*!< 25 ms */ +#define I2C_TIMEOUT_TXIS (25U) /*!< 25 ms */ +#define I2C_TIMEOUT_FLAG (25U) /*!< 25 ms */ + +#define MAX_NBYTE_SIZE 255U +#define SlaveAddr_SHIFT 7U +#define SlaveAddr_MSK 0x06U + +/* Private define for @ref PreviousState usage */ +#define I2C_STATE_MSK ((uint32_t)((uint32_t)((uint32_t)HAL_I2C_STATE_BUSY_TX | (uint32_t)HAL_I2C_STATE_BUSY_RX) & (uint32_t)(~((uint32_t)HAL_I2C_STATE_READY)))) /*!< Mask State define, keep only RX and TX bits */ +#define I2C_STATE_NONE ((uint32_t)(HAL_I2C_MODE_NONE)) /*!< Default Value */ +#define I2C_STATE_MASTER_BUSY_TX ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_TX & I2C_STATE_MSK) | (uint32_t)HAL_I2C_MODE_MASTER)) /*!< Master Busy TX, combinaison of State LSB and Mode enum */ +#define I2C_STATE_MASTER_BUSY_RX ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_RX & I2C_STATE_MSK) | (uint32_t)HAL_I2C_MODE_MASTER)) /*!< Master Busy RX, combinaison of State LSB and Mode enum */ +#define I2C_STATE_SLAVE_BUSY_TX ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_TX & I2C_STATE_MSK) | (uint32_t)HAL_I2C_MODE_SLAVE)) /*!< Slave Busy TX, combinaison of State LSB and Mode enum */ +#define I2C_STATE_SLAVE_BUSY_RX ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_RX & I2C_STATE_MSK) | (uint32_t)HAL_I2C_MODE_SLAVE)) /*!< Slave Busy RX, combinaison of State LSB and Mode enum */ +#define I2C_STATE_MEM_BUSY_TX ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_TX & I2C_STATE_MSK) | (uint32_t)HAL_I2C_MODE_MEM)) /*!< Memory Busy TX, combinaison of State LSB and Mode enum */ +#define I2C_STATE_MEM_BUSY_RX ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_RX & I2C_STATE_MSK) | (uint32_t)HAL_I2C_MODE_MEM)) /*!< Memory Busy RX, combinaison of State LSB and Mode enum */ + + +/* Private define to centralize the enable/disable of Interrupts */ +#define I2C_XFER_TX_IT (uint16_t)(0x0001U) /* Bit field can be combinated with @ref I2C_XFER_LISTEN_IT */ +#define I2C_XFER_RX_IT (uint16_t)(0x0002U) /* Bit field can be combinated with @ref I2C_XFER_LISTEN_IT */ +#define I2C_XFER_LISTEN_IT (uint16_t)(0x8000U) /* Bit field can be combinated with @ref I2C_XFER_TX_IT and @ref I2C_XFER_RX_IT */ + +#define I2C_XFER_ERROR_IT (uint16_t)(0x0010U) /* Bit definition to manage addition of global Error and NACK treatment */ +#define I2C_XFER_CPLT_IT (uint16_t)(0x0020U) /* Bit definition to manage only STOP evenement */ +#define I2C_XFER_RELOAD_IT (uint16_t)(0x0040U) /* Bit definition to manage only Reload of NBYTE */ + +/* Private define Sequential Transfer Options default/reset value */ +#define I2C_NO_OPTION_FRAME (0xFFFF0000U) +/** + * @} + */ + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ + +/** @defgroup I2C_Private_Functions I2C Private Functions + * @{ + */ +/* Private functions to handle DMA transfer */ +static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma); +static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma); +static void I2C_DMASlaveTransmitCplt(DMA_HandleTypeDef *hdma); +static void I2C_DMASlaveReceiveCplt(DMA_HandleTypeDef *hdma); +static void I2C_DMAError(DMA_HandleTypeDef *hdma); +static void I2C_DMAAbort(DMA_HandleTypeDef *hdma); + +/* Private functions to handle IT transfer */ +static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags); +static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c); +static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c); +static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags); +static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags); +static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags); +static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode); + +/* Private functions to handle IT transfer */ +static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, + uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart); +static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, + uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart); + +/* Private functions for I2C transfer IRQ handler */ +static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources); +static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources); +static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources); +static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources); + +/* Private functions to handle flags during polling transfer */ +static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, + uint32_t Timeout, uint32_t Tickstart); +static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart); +static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart); +static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart); +static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart); + +/* Private functions to centralize the enable/disable of Interrupts */ +static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest); +static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest); + +/* Private function to treat different error callback */ +static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c); + +/* Private function to flush TXDR register */ +static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c); + +/* Private function to handle start, restart or stop a transfer */ +static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, + uint32_t Request); + +/* Private function to Convert Specific options */ +static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c); +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup I2C_Exported_Functions I2C Exported Functions + * @{ + */ + +/** @defgroup I2C_Exported_Functions_Group1 Initialization and de-initialization functions + * @brief Initialization and Configuration functions + * +@verbatim + =============================================================================== + ##### Initialization and de-initialization functions ##### + =============================================================================== + [..] This subsection provides a set of functions allowing to initialize and + deinitialize the I2Cx peripheral: + + (+) User must Implement HAL_I2C_MspInit() function in which he configures + all related peripherals resources (CLOCK, GPIO, DMA, IT and NVIC ). + + (+) Call the function HAL_I2C_Init() to configure the selected device with + the selected configuration: + (++) Clock Timing + (++) Own Address 1 + (++) Addressing mode (Master, Slave) + (++) Dual Addressing mode + (++) Own Address 2 + (++) Own Address 2 Mask + (++) General call mode + (++) Nostretch mode + + (+) Call the function HAL_I2C_DeInit() to restore the default configuration + of the selected I2Cx peripheral. + +@endverbatim + * @{ + */ + +/** + * @brief Initializes the I2C according to the specified parameters + * in the I2C_InitTypeDef and initialize the associated handle. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c) +{ + /* Check the I2C handle allocation */ + if (hi2c == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance)); + assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1)); + assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode)); + assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode)); + assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2)); + assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks)); + assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode)); + assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode)); + + if (hi2c->State == HAL_I2C_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + hi2c->Lock = HAL_UNLOCKED; + +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + /* Init the I2C Callback settings */ + hi2c->MasterTxCpltCallback = HAL_I2C_MasterTxCpltCallback; /* Legacy weak MasterTxCpltCallback */ + hi2c->MasterRxCpltCallback = HAL_I2C_MasterRxCpltCallback; /* Legacy weak MasterRxCpltCallback */ + hi2c->SlaveTxCpltCallback = HAL_I2C_SlaveTxCpltCallback; /* Legacy weak SlaveTxCpltCallback */ + hi2c->SlaveRxCpltCallback = HAL_I2C_SlaveRxCpltCallback; /* Legacy weak SlaveRxCpltCallback */ + hi2c->ListenCpltCallback = HAL_I2C_ListenCpltCallback; /* Legacy weak ListenCpltCallback */ + hi2c->MemTxCpltCallback = HAL_I2C_MemTxCpltCallback; /* Legacy weak MemTxCpltCallback */ + hi2c->MemRxCpltCallback = HAL_I2C_MemRxCpltCallback; /* Legacy weak MemRxCpltCallback */ + hi2c->ErrorCallback = HAL_I2C_ErrorCallback; /* Legacy weak ErrorCallback */ + hi2c->AbortCpltCallback = HAL_I2C_AbortCpltCallback; /* Legacy weak AbortCpltCallback */ + hi2c->AddrCallback = HAL_I2C_AddrCallback; /* Legacy weak AddrCallback */ + + if (hi2c->MspInitCallback == NULL) + { + hi2c->MspInitCallback = HAL_I2C_MspInit; /* Legacy weak MspInit */ + } + + /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */ + hi2c->MspInitCallback(hi2c); +#else + /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */ + HAL_I2C_MspInit(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + + hi2c->State = HAL_I2C_STATE_BUSY; + + /* Disable the selected I2C peripheral */ + __HAL_I2C_DISABLE(hi2c); + + /*---------------------------- I2Cx TIMINGR Configuration ------------------*/ + /* Configure I2Cx: Frequency range */ + hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK; + + /*---------------------------- I2Cx OAR1 Configuration ---------------------*/ + /* Disable Own Address1 before set the Own Address1 configuration */ + hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN; + + /* Configure I2Cx: Own Address1 and ack own address1 mode */ + if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT) + { + hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1); + } + else /* I2C_ADDRESSINGMODE_10BIT */ + { + hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1); + } + + /*---------------------------- I2Cx CR2 Configuration ----------------------*/ + /* Configure I2Cx: Addressing Master mode */ + if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT) + { + hi2c->Instance->CR2 = (I2C_CR2_ADD10); + } + /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */ + hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK); + + /*---------------------------- I2Cx OAR2 Configuration ---------------------*/ + /* Disable Own Address2 before set the Own Address2 configuration */ + hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE; + + /* Configure I2Cx: Dual mode and Own Address2 */ + hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8)); + + /*---------------------------- I2Cx CR1 Configuration ----------------------*/ + /* Configure I2Cx: Generalcall and NoStretch mode */ + hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode); + + /* Enable the selected I2C peripheral */ + __HAL_I2C_ENABLE(hi2c); + + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + hi2c->State = HAL_I2C_STATE_READY; + hi2c->PreviousState = I2C_STATE_NONE; + hi2c->Mode = HAL_I2C_MODE_NONE; + + return HAL_OK; +} + +/** + * @brief DeInitialize the I2C peripheral. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c) +{ + /* Check the I2C handle allocation */ + if (hi2c == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance)); + + hi2c->State = HAL_I2C_STATE_BUSY; + + /* Disable the I2C Peripheral Clock */ + __HAL_I2C_DISABLE(hi2c); + +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + if (hi2c->MspDeInitCallback == NULL) + { + hi2c->MspDeInitCallback = HAL_I2C_MspDeInit; /* Legacy weak MspDeInit */ + } + + /* DeInit the low level hardware: GPIO, CLOCK, NVIC */ + hi2c->MspDeInitCallback(hi2c); +#else + /* DeInit the low level hardware: GPIO, CLOCK, NVIC */ + HAL_I2C_MspDeInit(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + hi2c->State = HAL_I2C_STATE_RESET; + hi2c->PreviousState = I2C_STATE_NONE; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Release Lock */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; +} + +/** + * @brief Initialize the I2C MSP. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2c); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_I2C_MspInit could be implemented in the user file + */ +} + +/** + * @brief DeInitialize the I2C MSP. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2c); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_I2C_MspDeInit could be implemented in the user file + */ +} + +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) +/** + * @brief Register a User I2C Callback + * To be used instead of the weak predefined callback + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param CallbackID ID of the callback to be registered + * This parameter can be one of the following values: + * @arg @ref HAL_I2C_MASTER_TX_COMPLETE_CB_ID Master Tx Transfer completed callback ID + * @arg @ref HAL_I2C_MASTER_RX_COMPLETE_CB_ID Master Rx Transfer completed callback ID + * @arg @ref HAL_I2C_SLAVE_TX_COMPLETE_CB_ID Slave Tx Transfer completed callback ID + * @arg @ref HAL_I2C_SLAVE_RX_COMPLETE_CB_ID Slave Rx Transfer completed callback ID + * @arg @ref HAL_I2C_LISTEN_COMPLETE_CB_ID Listen Complete callback ID + * @arg @ref HAL_I2C_MEM_TX_COMPLETE_CB_ID Memory Tx Transfer callback ID + * @arg @ref HAL_I2C_MEM_RX_COMPLETE_CB_ID Memory Rx Transfer completed callback ID + * @arg @ref HAL_I2C_ERROR_CB_ID Error callback ID + * @arg @ref HAL_I2C_ABORT_CB_ID Abort callback ID + * @arg @ref HAL_I2C_MSPINIT_CB_ID MspInit callback ID + * @arg @ref HAL_I2C_MSPDEINIT_CB_ID MspDeInit callback ID + * @param pCallback pointer to the Callback function + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_RegisterCallback(I2C_HandleTypeDef *hi2c, HAL_I2C_CallbackIDTypeDef CallbackID, + pI2C_CallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (pCallback == NULL) + { + /* Update the error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK; + + return HAL_ERROR; + } + /* Process locked */ + __HAL_LOCK(hi2c); + + if (HAL_I2C_STATE_READY == hi2c->State) + { + switch (CallbackID) + { + case HAL_I2C_MASTER_TX_COMPLETE_CB_ID : + hi2c->MasterTxCpltCallback = pCallback; + break; + + case HAL_I2C_MASTER_RX_COMPLETE_CB_ID : + hi2c->MasterRxCpltCallback = pCallback; + break; + + case HAL_I2C_SLAVE_TX_COMPLETE_CB_ID : + hi2c->SlaveTxCpltCallback = pCallback; + break; + + case HAL_I2C_SLAVE_RX_COMPLETE_CB_ID : + hi2c->SlaveRxCpltCallback = pCallback; + break; + + case HAL_I2C_LISTEN_COMPLETE_CB_ID : + hi2c->ListenCpltCallback = pCallback; + break; + + case HAL_I2C_MEM_TX_COMPLETE_CB_ID : + hi2c->MemTxCpltCallback = pCallback; + break; + + case HAL_I2C_MEM_RX_COMPLETE_CB_ID : + hi2c->MemRxCpltCallback = pCallback; + break; + + case HAL_I2C_ERROR_CB_ID : + hi2c->ErrorCallback = pCallback; + break; + + case HAL_I2C_ABORT_CB_ID : + hi2c->AbortCpltCallback = pCallback; + break; + + case HAL_I2C_MSPINIT_CB_ID : + hi2c->MspInitCallback = pCallback; + break; + + case HAL_I2C_MSPDEINIT_CB_ID : + hi2c->MspDeInitCallback = pCallback; + break; + + default : + /* Update the error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (HAL_I2C_STATE_RESET == hi2c->State) + { + switch (CallbackID) + { + case HAL_I2C_MSPINIT_CB_ID : + hi2c->MspInitCallback = pCallback; + break; + + case HAL_I2C_MSPDEINIT_CB_ID : + hi2c->MspDeInitCallback = pCallback; + break; + + default : + /* Update the error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hi2c); + return status; +} + +/** + * @brief Unregister an I2C Callback + * I2C callback is redirected to the weak predefined callback + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param CallbackID ID of the callback to be unregistered + * This parameter can be one of the following values: + * This parameter can be one of the following values: + * @arg @ref HAL_I2C_MASTER_TX_COMPLETE_CB_ID Master Tx Transfer completed callback ID + * @arg @ref HAL_I2C_MASTER_RX_COMPLETE_CB_ID Master Rx Transfer completed callback ID + * @arg @ref HAL_I2C_SLAVE_TX_COMPLETE_CB_ID Slave Tx Transfer completed callback ID + * @arg @ref HAL_I2C_SLAVE_RX_COMPLETE_CB_ID Slave Rx Transfer completed callback ID + * @arg @ref HAL_I2C_LISTEN_COMPLETE_CB_ID Listen Complete callback ID + * @arg @ref HAL_I2C_MEM_TX_COMPLETE_CB_ID Memory Tx Transfer callback ID + * @arg @ref HAL_I2C_MEM_RX_COMPLETE_CB_ID Memory Rx Transfer completed callback ID + * @arg @ref HAL_I2C_ERROR_CB_ID Error callback ID + * @arg @ref HAL_I2C_ABORT_CB_ID Abort callback ID + * @arg @ref HAL_I2C_MSPINIT_CB_ID MspInit callback ID + * @arg @ref HAL_I2C_MSPDEINIT_CB_ID MspDeInit callback ID + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_UnRegisterCallback(I2C_HandleTypeDef *hi2c, HAL_I2C_CallbackIDTypeDef CallbackID) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(hi2c); + + if (HAL_I2C_STATE_READY == hi2c->State) + { + switch (CallbackID) + { + case HAL_I2C_MASTER_TX_COMPLETE_CB_ID : + hi2c->MasterTxCpltCallback = HAL_I2C_MasterTxCpltCallback; /* Legacy weak MasterTxCpltCallback */ + break; + + case HAL_I2C_MASTER_RX_COMPLETE_CB_ID : + hi2c->MasterRxCpltCallback = HAL_I2C_MasterRxCpltCallback; /* Legacy weak MasterRxCpltCallback */ + break; + + case HAL_I2C_SLAVE_TX_COMPLETE_CB_ID : + hi2c->SlaveTxCpltCallback = HAL_I2C_SlaveTxCpltCallback; /* Legacy weak SlaveTxCpltCallback */ + break; + + case HAL_I2C_SLAVE_RX_COMPLETE_CB_ID : + hi2c->SlaveRxCpltCallback = HAL_I2C_SlaveRxCpltCallback; /* Legacy weak SlaveRxCpltCallback */ + break; + + case HAL_I2C_LISTEN_COMPLETE_CB_ID : + hi2c->ListenCpltCallback = HAL_I2C_ListenCpltCallback; /* Legacy weak ListenCpltCallback */ + break; + + case HAL_I2C_MEM_TX_COMPLETE_CB_ID : + hi2c->MemTxCpltCallback = HAL_I2C_MemTxCpltCallback; /* Legacy weak MemTxCpltCallback */ + break; + + case HAL_I2C_MEM_RX_COMPLETE_CB_ID : + hi2c->MemRxCpltCallback = HAL_I2C_MemRxCpltCallback; /* Legacy weak MemRxCpltCallback */ + break; + + case HAL_I2C_ERROR_CB_ID : + hi2c->ErrorCallback = HAL_I2C_ErrorCallback; /* Legacy weak ErrorCallback */ + break; + + case HAL_I2C_ABORT_CB_ID : + hi2c->AbortCpltCallback = HAL_I2C_AbortCpltCallback; /* Legacy weak AbortCpltCallback */ + break; + + case HAL_I2C_MSPINIT_CB_ID : + hi2c->MspInitCallback = HAL_I2C_MspInit; /* Legacy weak MspInit */ + break; + + case HAL_I2C_MSPDEINIT_CB_ID : + hi2c->MspDeInitCallback = HAL_I2C_MspDeInit; /* Legacy weak MspDeInit */ + break; + + default : + /* Update the error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (HAL_I2C_STATE_RESET == hi2c->State) + { + switch (CallbackID) + { + case HAL_I2C_MSPINIT_CB_ID : + hi2c->MspInitCallback = HAL_I2C_MspInit; /* Legacy weak MspInit */ + break; + + case HAL_I2C_MSPDEINIT_CB_ID : + hi2c->MspDeInitCallback = HAL_I2C_MspDeInit; /* Legacy weak MspDeInit */ + break; + + default : + /* Update the error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hi2c); + return status; +} + +/** + * @brief Register the Slave Address Match I2C Callback + * To be used instead of the weak HAL_I2C_AddrCallback() predefined callback + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param pCallback pointer to the Address Match Callback function + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_RegisterAddrCallback(I2C_HandleTypeDef *hi2c, pI2C_AddrCallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (pCallback == NULL) + { + /* Update the error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK; + + return HAL_ERROR; + } + /* Process locked */ + __HAL_LOCK(hi2c); + + if (HAL_I2C_STATE_READY == hi2c->State) + { + hi2c->AddrCallback = pCallback; + } + else + { + /* Update the error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hi2c); + return status; +} + +/** + * @brief UnRegister the Slave Address Match I2C Callback + * Info Ready I2C Callback is redirected to the weak HAL_I2C_AddrCallback() predefined callback + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_UnRegisterAddrCallback(I2C_HandleTypeDef *hi2c) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(hi2c); + + if (HAL_I2C_STATE_READY == hi2c->State) + { + hi2c->AddrCallback = HAL_I2C_AddrCallback; /* Legacy weak AddrCallback */ + } + else + { + /* Update the error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hi2c); + return status; +} + +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @defgroup I2C_Exported_Functions_Group2 Input and Output operation functions + * @brief Data transfers functions + * +@verbatim + =============================================================================== + ##### IO operation functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to manage the I2C data + transfers. + + (#) There are two modes of transfer: + (++) Blocking mode : The communication is performed in the polling mode. + The status of all data processing is returned by the same function + after finishing transfer. + (++) No-Blocking mode : The communication is performed using Interrupts + or DMA. These functions return the status of the transfer startup. + The end of the data processing will be indicated through the + dedicated I2C IRQ when using Interrupt mode or the DMA IRQ when + using DMA mode. + + (#) Blocking mode functions are : + (++) HAL_I2C_Master_Transmit() + (++) HAL_I2C_Master_Receive() + (++) HAL_I2C_Slave_Transmit() + (++) HAL_I2C_Slave_Receive() + (++) HAL_I2C_Mem_Write() + (++) HAL_I2C_Mem_Read() + (++) HAL_I2C_IsDeviceReady() + + (#) No-Blocking mode functions with Interrupt are : + (++) HAL_I2C_Master_Transmit_IT() + (++) HAL_I2C_Master_Receive_IT() + (++) HAL_I2C_Slave_Transmit_IT() + (++) HAL_I2C_Slave_Receive_IT() + (++) HAL_I2C_Mem_Write_IT() + (++) HAL_I2C_Mem_Read_IT() + (++) HAL_I2C_Master_Seq_Transmit_IT() + (++) HAL_I2C_Master_Seq_Receive_IT() + (++) HAL_I2C_Slave_Seq_Transmit_IT() + (++) HAL_I2C_Slave_Seq_Receive_IT() + (++) HAL_I2C_EnableListen_IT() + (++) HAL_I2C_DisableListen_IT() + (++) HAL_I2C_Master_Abort_IT() + + (#) No-Blocking mode functions with DMA are : + (++) HAL_I2C_Master_Transmit_DMA() + (++) HAL_I2C_Master_Receive_DMA() + (++) HAL_I2C_Slave_Transmit_DMA() + (++) HAL_I2C_Slave_Receive_DMA() + (++) HAL_I2C_Mem_Write_DMA() + (++) HAL_I2C_Mem_Read_DMA() + (++) HAL_I2C_Master_Seq_Transmit_DMA() + (++) HAL_I2C_Master_Seq_Receive_DMA() + (++) HAL_I2C_Slave_Seq_Transmit_DMA() + (++) HAL_I2C_Slave_Seq_Receive_DMA() + + (#) A set of Transfer Complete Callbacks are provided in non Blocking mode: + (++) HAL_I2C_MasterTxCpltCallback() + (++) HAL_I2C_MasterRxCpltCallback() + (++) HAL_I2C_SlaveTxCpltCallback() + (++) HAL_I2C_SlaveRxCpltCallback() + (++) HAL_I2C_MemTxCpltCallback() + (++) HAL_I2C_MemRxCpltCallback() + (++) HAL_I2C_AddrCallback() + (++) HAL_I2C_ListenCpltCallback() + (++) HAL_I2C_ErrorCallback() + (++) HAL_I2C_AbortCpltCallback() + +@endverbatim + * @{ + */ + +/** + * @brief Transmits in master mode an amount of data in blocking mode. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, + uint32_t Timeout) +{ + uint32_t tickstart; + + if (hi2c->State == HAL_I2C_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* Init tickstart for timeout management*/ + tickstart = HAL_GetTick(); + + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + hi2c->State = HAL_I2C_STATE_BUSY_TX; + hi2c->Mode = HAL_I2C_MODE_MASTER; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferISR = NULL; + + /* Send Slave Address */ + /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */ + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE); + } + else + { + hi2c->XferSize = hi2c->XferCount; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE); + } + + while (hi2c->XferCount > 0U) + { + /* Wait until TXIS flag is set */ + if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + /* Write data to TXDR */ + hi2c->Instance->TXDR = *hi2c->pBuffPtr; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + hi2c->XferCount--; + hi2c->XferSize--; + + if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U)) + { + /* Wait until TCR flag is set */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP); + } + else + { + hi2c->XferSize = hi2c->XferCount; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP); + } + } + } + + /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */ + /* Wait until STOPF flag is set */ + if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Clear STOP Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + + /* Clear Configuration Register 2 */ + I2C_RESET_CR2(hi2c); + + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Receives in master mode an amount of data in blocking mode. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, + uint32_t Timeout) +{ + uint32_t tickstart; + + if (hi2c->State == HAL_I2C_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* Init tickstart for timeout management*/ + tickstart = HAL_GetTick(); + + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + hi2c->State = HAL_I2C_STATE_BUSY_RX; + hi2c->Mode = HAL_I2C_MODE_MASTER; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferISR = NULL; + + /* Send Slave Address */ + /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */ + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ); + } + else + { + hi2c->XferSize = hi2c->XferCount; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ); + } + + while (hi2c->XferCount > 0U) + { + /* Wait until RXNE flag is set */ + if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Read data from RXDR */ + *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + hi2c->XferSize--; + hi2c->XferCount--; + + if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U)) + { + /* Wait until TCR flag is set */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP); + } + else + { + hi2c->XferSize = hi2c->XferCount; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP); + } + } + } + + /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */ + /* Wait until STOPF flag is set */ + if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Clear STOP Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + + /* Clear Configuration Register 2 */ + I2C_RESET_CR2(hi2c); + + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Transmits in slave mode an amount of data in blocking mode. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Slave_Transmit(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t Timeout) +{ + uint32_t tickstart; + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* Init tickstart for timeout management*/ + tickstart = HAL_GetTick(); + + hi2c->State = HAL_I2C_STATE_BUSY_TX; + hi2c->Mode = HAL_I2C_MODE_SLAVE; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferISR = NULL; + + /* Enable Address Acknowledge */ + hi2c->Instance->CR2 &= ~I2C_CR2_NACK; + + /* Wait until ADDR flag is set */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK) + { + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + return HAL_ERROR; + } + + /* Clear ADDR flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR); + + /* If 10bit addressing mode is selected */ + if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT) + { + /* Wait until ADDR flag is set */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK) + { + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + return HAL_ERROR; + } + + /* Clear ADDR flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR); + } + + /* Wait until DIR flag is set Transmitter mode */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_DIR, RESET, Timeout, tickstart) != HAL_OK) + { + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + return HAL_ERROR; + } + + while (hi2c->XferCount > 0U) + { + /* Wait until TXIS flag is set */ + if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) + { + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + return HAL_ERROR; + } + + /* Write data to TXDR */ + hi2c->Instance->TXDR = *hi2c->pBuffPtr; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + hi2c->XferCount--; + } + + /* Wait until STOP flag is set */ + if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) + { + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + + if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) + { + /* Normal use case for Transmitter mode */ + /* A NACK is generated to confirm the end of transfer */ + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + } + else + { + return HAL_ERROR; + } + } + + /* Clear STOP flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + + /* Wait until BUSY flag is reset */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, Timeout, tickstart) != HAL_OK) + { + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + return HAL_ERROR; + } + + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Receive in slave mode an amount of data in blocking mode + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Slave_Receive(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t Timeout) +{ + uint32_t tickstart; + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* Init tickstart for timeout management*/ + tickstart = HAL_GetTick(); + + hi2c->State = HAL_I2C_STATE_BUSY_RX; + hi2c->Mode = HAL_I2C_MODE_SLAVE; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferISR = NULL; + + /* Enable Address Acknowledge */ + hi2c->Instance->CR2 &= ~I2C_CR2_NACK; + + /* Wait until ADDR flag is set */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK) + { + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + return HAL_ERROR; + } + + /* Clear ADDR flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR); + + /* Wait until DIR flag is reset Receiver mode */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_DIR, SET, Timeout, tickstart) != HAL_OK) + { + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + return HAL_ERROR; + } + + while (hi2c->XferCount > 0U) + { + /* Wait until RXNE flag is set */ + if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) + { + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + + /* Store Last receive data if any */ + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) + { + /* Read data from RXDR */ + *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + hi2c->XferCount--; + } + + return HAL_ERROR; + } + + /* Read data from RXDR */ + *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + hi2c->XferCount--; + } + + /* Wait until STOP flag is set */ + if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) + { + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + return HAL_ERROR; + } + + /* Clear STOP flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + + /* Wait until BUSY flag is reset */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, Timeout, tickstart) != HAL_OK) + { + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + return HAL_ERROR; + } + + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Transmit in master mode an amount of data in non-blocking mode with Interrupt + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size) +{ + uint32_t xfermode; + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET) + { + return HAL_BUSY; + } + + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY_TX; + hi2c->Mode = HAL_I2C_MODE_MASTER; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferISR = I2C_Master_ISR_IT; + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + xfermode = I2C_AUTOEND_MODE; + } + + /* Send Slave Address */ + /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + + /* Enable ERR, TC, STOP, NACK, TXI interrupt */ + /* possible to enable all of these */ + /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */ + I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Receive in master mode an amount of data in non-blocking mode with Interrupt + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size) +{ + uint32_t xfermode; + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET) + { + return HAL_BUSY; + } + + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY_RX; + hi2c->Mode = HAL_I2C_MODE_MASTER; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferISR = I2C_Master_ISR_IT; + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + xfermode = I2C_AUTOEND_MODE; + } + + /* Send Slave Address */ + /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + + /* Enable ERR, TC, STOP, NACK, RXI interrupt */ + /* possible to enable all of these */ + /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */ + I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Transmit in slave mode an amount of data in non-blocking mode with Interrupt + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Slave_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size) +{ + if (hi2c->State == HAL_I2C_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY_TX; + hi2c->Mode = HAL_I2C_MODE_SLAVE; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Enable Address Acknowledge */ + hi2c->Instance->CR2 &= ~I2C_CR2_NACK; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferSize = hi2c->XferCount; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferISR = I2C_Slave_ISR_IT; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + + /* Enable ERR, TC, STOP, NACK, TXI interrupt */ + /* possible to enable all of these */ + /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */ + I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_LISTEN_IT); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Receive in slave mode an amount of data in non-blocking mode with Interrupt + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Slave_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size) +{ + if (hi2c->State == HAL_I2C_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY_RX; + hi2c->Mode = HAL_I2C_MODE_SLAVE; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Enable Address Acknowledge */ + hi2c->Instance->CR2 &= ~I2C_CR2_NACK; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferSize = hi2c->XferCount; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferISR = I2C_Slave_ISR_IT; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + + /* Enable ERR, TC, STOP, NACK, RXI interrupt */ + /* possible to enable all of these */ + /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */ + I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Transmit in master mode an amount of data in non-blocking mode with DMA + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size) +{ + uint32_t xfermode; + HAL_StatusTypeDef dmaxferstatus; + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET) + { + return HAL_BUSY; + } + + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY_TX; + hi2c->Mode = HAL_I2C_MODE_MASTER; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferISR = I2C_Master_ISR_DMA; + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + xfermode = I2C_AUTOEND_MODE; + } + + if (hi2c->XferSize > 0U) + { + if (hi2c->hdmatx != NULL) + { + /* Set the I2C DMA transfer complete callback */ + hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt; + + /* Set the DMA error callback */ + hi2c->hdmatx->XferErrorCallback = I2C_DMAError; + + /* Set the unused DMA callbacks to NULL */ + hi2c->hdmatx->XferHalfCpltCallback = NULL; + hi2c->hdmatx->XferAbortCallback = NULL; + + /* Enable the DMA channel */ + dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize); + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + if (dmaxferstatus == HAL_OK) + { + /* Send Slave Address */ + /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE); + + /* Update XferCount value */ + hi2c->XferCount -= hi2c->XferSize; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR and NACK interrupts */ + I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT); + + /* Enable DMA Request */ + hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN; + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + } + else + { + /* Update Transfer ISR function pointer */ + hi2c->XferISR = I2C_Master_ISR_IT; + + /* Send Slave Address */ + /* Set NBYTES to write and generate START condition */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR, TC, STOP, NACK, TXI interrupt */ + /* possible to enable all of these */ + /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */ + I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT); + } + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Receive in master mode an amount of data in non-blocking mode with DMA + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size) +{ + uint32_t xfermode; + HAL_StatusTypeDef dmaxferstatus; + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET) + { + return HAL_BUSY; + } + + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY_RX; + hi2c->Mode = HAL_I2C_MODE_MASTER; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferISR = I2C_Master_ISR_DMA; + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + xfermode = I2C_AUTOEND_MODE; + } + + if (hi2c->XferSize > 0U) + { + if (hi2c->hdmarx != NULL) + { + /* Set the I2C DMA transfer complete callback */ + hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt; + + /* Set the DMA error callback */ + hi2c->hdmarx->XferErrorCallback = I2C_DMAError; + + /* Set the unused DMA callbacks to NULL */ + hi2c->hdmarx->XferHalfCpltCallback = NULL; + hi2c->hdmarx->XferAbortCallback = NULL; + + /* Enable the DMA channel */ + dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData, hi2c->XferSize); + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + if (dmaxferstatus == HAL_OK) + { + /* Send Slave Address */ + /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ); + + /* Update XferCount value */ + hi2c->XferCount -= hi2c->XferSize; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR and NACK interrupts */ + I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT); + + /* Enable DMA Request */ + hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN; + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + } + else + { + /* Update Transfer ISR function pointer */ + hi2c->XferISR = I2C_Master_ISR_IT; + + /* Send Slave Address */ + /* Set NBYTES to read and generate START condition */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR, TC, STOP, NACK, TXI interrupt */ + /* possible to enable all of these */ + /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */ + I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT); + } + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Transmit in slave mode an amount of data in non-blocking mode with DMA + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Slave_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size) +{ + HAL_StatusTypeDef dmaxferstatus; + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY_TX; + hi2c->Mode = HAL_I2C_MODE_SLAVE; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferSize = hi2c->XferCount; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferISR = I2C_Slave_ISR_DMA; + + if (hi2c->hdmatx != NULL) + { + /* Set the I2C DMA transfer complete callback */ + hi2c->hdmatx->XferCpltCallback = I2C_DMASlaveTransmitCplt; + + /* Set the DMA error callback */ + hi2c->hdmatx->XferErrorCallback = I2C_DMAError; + + /* Set the unused DMA callbacks to NULL */ + hi2c->hdmatx->XferHalfCpltCallback = NULL; + hi2c->hdmatx->XferAbortCallback = NULL; + + /* Enable the DMA channel */ + dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize); + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_LISTEN; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + if (dmaxferstatus == HAL_OK) + { + /* Enable Address Acknowledge */ + hi2c->Instance->CR2 &= ~I2C_CR2_NACK; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR, STOP, NACK, ADDR interrupts */ + I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT); + + /* Enable DMA Request */ + hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN; + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_LISTEN; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Receive in slave mode an amount of data in non-blocking mode with DMA + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Slave_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size) +{ + HAL_StatusTypeDef dmaxferstatus; + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY_RX; + hi2c->Mode = HAL_I2C_MODE_SLAVE; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferSize = hi2c->XferCount; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferISR = I2C_Slave_ISR_DMA; + + if (hi2c->hdmarx != NULL) + { + /* Set the I2C DMA transfer complete callback */ + hi2c->hdmarx->XferCpltCallback = I2C_DMASlaveReceiveCplt; + + /* Set the DMA error callback */ + hi2c->hdmarx->XferErrorCallback = I2C_DMAError; + + /* Set the unused DMA callbacks to NULL */ + hi2c->hdmarx->XferHalfCpltCallback = NULL; + hi2c->hdmarx->XferAbortCallback = NULL; + + /* Enable the DMA channel */ + dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData, hi2c->XferSize); + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_LISTEN; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + if (dmaxferstatus == HAL_OK) + { + /* Enable Address Acknowledge */ + hi2c->Instance->CR2 &= ~I2C_CR2_NACK; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR, STOP, NACK, ADDR interrupts */ + I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT); + + /* Enable DMA Request */ + hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN; + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_LISTEN; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} +/** + * @brief Write an amount of data in blocking mode to a specific memory address + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param MemAddress Internal memory address + * @param MemAddSize Size of internal memory address + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, + uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout) +{ + uint32_t tickstart; + + /* Check the parameters */ + assert_param(IS_I2C_MEMADD_SIZE(MemAddSize)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* Init tickstart for timeout management*/ + tickstart = HAL_GetTick(); + + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + hi2c->State = HAL_I2C_STATE_BUSY_TX; + hi2c->Mode = HAL_I2C_MODE_MEM; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferISR = NULL; + + /* Send Slave Address and Memory Address */ + if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK) + { + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + return HAL_ERROR; + } + + /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */ + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP); + } + else + { + hi2c->XferSize = hi2c->XferCount; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP); + } + + do + { + /* Wait until TXIS flag is set */ + if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Write data to TXDR */ + hi2c->Instance->TXDR = *hi2c->pBuffPtr; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + hi2c->XferCount--; + hi2c->XferSize--; + + if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U)) + { + /* Wait until TCR flag is set */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP); + } + else + { + hi2c->XferSize = hi2c->XferCount; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP); + } + } + + } while (hi2c->XferCount > 0U); + + /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */ + /* Wait until STOPF flag is reset */ + if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Clear STOP Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + + /* Clear Configuration Register 2 */ + I2C_RESET_CR2(hi2c); + + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Read an amount of data in blocking mode from a specific memory address + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param MemAddress Internal memory address + * @param MemAddSize Size of internal memory address + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, + uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout) +{ + uint32_t tickstart; + + /* Check the parameters */ + assert_param(IS_I2C_MEMADD_SIZE(MemAddSize)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* Init tickstart for timeout management*/ + tickstart = HAL_GetTick(); + + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + hi2c->State = HAL_I2C_STATE_BUSY_RX; + hi2c->Mode = HAL_I2C_MODE_MEM; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferISR = NULL; + + /* Send Slave Address and Memory Address */ + if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK) + { + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + return HAL_ERROR; + } + + /* Send Slave Address */ + /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */ + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ); + } + else + { + hi2c->XferSize = hi2c->XferCount; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ); + } + + do + { + /* Wait until RXNE flag is set */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Read data from RXDR */ + *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + hi2c->XferSize--; + hi2c->XferCount--; + + if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U)) + { + /* Wait until TCR flag is set */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP); + } + else + { + hi2c->XferSize = hi2c->XferCount; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP); + } + } + } while (hi2c->XferCount > 0U); + + /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */ + /* Wait until STOPF flag is reset */ + if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Clear STOP Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + + /* Clear Configuration Register 2 */ + I2C_RESET_CR2(hi2c); + + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} +/** + * @brief Write an amount of data in non-blocking mode with Interrupt to a specific memory address + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param MemAddress Internal memory address + * @param MemAddSize Size of internal memory address + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, + uint16_t MemAddSize, uint8_t *pData, uint16_t Size) +{ + uint32_t tickstart; + uint32_t xfermode; + + /* Check the parameters */ + assert_param(IS_I2C_MEMADD_SIZE(MemAddSize)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET) + { + return HAL_BUSY; + } + + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* Init tickstart for timeout management*/ + tickstart = HAL_GetTick(); + + hi2c->State = HAL_I2C_STATE_BUSY_TX; + hi2c->Mode = HAL_I2C_MODE_MEM; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferISR = I2C_Master_ISR_IT; + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + xfermode = I2C_AUTOEND_MODE; + } + + /* Send Slave Address and Memory Address */ + if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK) + { + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + return HAL_ERROR; + } + + /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + + /* Enable ERR, TC, STOP, NACK, TXI interrupt */ + /* possible to enable all of these */ + /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */ + I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Read an amount of data in non-blocking mode with Interrupt from a specific memory address + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param MemAddress Internal memory address + * @param MemAddSize Size of internal memory address + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, + uint16_t MemAddSize, uint8_t *pData, uint16_t Size) +{ + uint32_t tickstart; + uint32_t xfermode; + + /* Check the parameters */ + assert_param(IS_I2C_MEMADD_SIZE(MemAddSize)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET) + { + return HAL_BUSY; + } + + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* Init tickstart for timeout management*/ + tickstart = HAL_GetTick(); + + hi2c->State = HAL_I2C_STATE_BUSY_RX; + hi2c->Mode = HAL_I2C_MODE_MEM; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferISR = I2C_Master_ISR_IT; + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + xfermode = I2C_AUTOEND_MODE; + } + + /* Send Slave Address and Memory Address */ + if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK) + { + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + return HAL_ERROR; + } + + /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + + /* Enable ERR, TC, STOP, NACK, RXI interrupt */ + /* possible to enable all of these */ + /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */ + I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} +/** + * @brief Write an amount of data in non-blocking mode with DMA to a specific memory address + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param MemAddress Internal memory address + * @param MemAddSize Size of internal memory address + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, + uint16_t MemAddSize, uint8_t *pData, uint16_t Size) +{ + uint32_t tickstart; + uint32_t xfermode; + HAL_StatusTypeDef dmaxferstatus; + + /* Check the parameters */ + assert_param(IS_I2C_MEMADD_SIZE(MemAddSize)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET) + { + return HAL_BUSY; + } + + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* Init tickstart for timeout management*/ + tickstart = HAL_GetTick(); + + hi2c->State = HAL_I2C_STATE_BUSY_TX; + hi2c->Mode = HAL_I2C_MODE_MEM; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferISR = I2C_Master_ISR_DMA; + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + xfermode = I2C_AUTOEND_MODE; + } + + /* Send Slave Address and Memory Address */ + if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK) + { + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + return HAL_ERROR; + } + + + if (hi2c->hdmatx != NULL) + { + /* Set the I2C DMA transfer complete callback */ + hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt; + + /* Set the DMA error callback */ + hi2c->hdmatx->XferErrorCallback = I2C_DMAError; + + /* Set the unused DMA callbacks to NULL */ + hi2c->hdmatx->XferHalfCpltCallback = NULL; + hi2c->hdmatx->XferAbortCallback = NULL; + + /* Enable the DMA channel */ + dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize); + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + if (dmaxferstatus == HAL_OK) + { + /* Send Slave Address */ + /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP); + + /* Update XferCount value */ + hi2c->XferCount -= hi2c->XferSize; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR and NACK interrupts */ + I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT); + + /* Enable DMA Request */ + hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN; + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Reads an amount of data in non-blocking mode with DMA from a specific memory address. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param MemAddress Internal memory address + * @param MemAddSize Size of internal memory address + * @param pData Pointer to data buffer + * @param Size Amount of data to be read + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, + uint16_t MemAddSize, uint8_t *pData, uint16_t Size) +{ + uint32_t tickstart; + uint32_t xfermode; + HAL_StatusTypeDef dmaxferstatus; + + /* Check the parameters */ + assert_param(IS_I2C_MEMADD_SIZE(MemAddSize)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET) + { + return HAL_BUSY; + } + + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* Init tickstart for timeout management*/ + tickstart = HAL_GetTick(); + + hi2c->State = HAL_I2C_STATE_BUSY_RX; + hi2c->Mode = HAL_I2C_MODE_MEM; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferISR = I2C_Master_ISR_DMA; + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + xfermode = I2C_AUTOEND_MODE; + } + + /* Send Slave Address and Memory Address */ + if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK) + { + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + return HAL_ERROR; + } + + if (hi2c->hdmarx != NULL) + { + /* Set the I2C DMA transfer complete callback */ + hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt; + + /* Set the DMA error callback */ + hi2c->hdmarx->XferErrorCallback = I2C_DMAError; + + /* Set the unused DMA callbacks to NULL */ + hi2c->hdmarx->XferHalfCpltCallback = NULL; + hi2c->hdmarx->XferAbortCallback = NULL; + + /* Enable the DMA channel */ + dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData, hi2c->XferSize); + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + if (dmaxferstatus == HAL_OK) + { + /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ); + + /* Update XferCount value */ + hi2c->XferCount -= hi2c->XferSize; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR and NACK interrupts */ + I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT); + + /* Enable DMA Request */ + hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN; + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Checks if target device is ready for communication. + * @note This function is used with Memory devices + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param Trials Number of trials + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout) +{ + uint32_t tickstart; + + __IO uint32_t I2C_Trials = 0UL; + + FlagStatus tmp1; + FlagStatus tmp2; + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET) + { + return HAL_BUSY; + } + + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + do + { + /* Generate Start */ + hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress); + + /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */ + /* Wait until STOPF flag is set or a NACK flag is set*/ + tickstart = HAL_GetTick(); + + tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF); + tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF); + + while ((tmp1 == RESET) && (tmp2 == RESET)) + { + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U)) + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + } + + tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF); + tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF); + } + + /* Check if the NACKF flag has not been set */ + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET) + { + /* Wait until STOPF flag is reset */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Clear STOP Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + + /* Device is ready */ + hi2c->State = HAL_I2C_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; + } + else + { + /* Wait until STOPF flag is reset */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Clear NACK Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + + /* Clear STOP Flag, auto generated with autoend*/ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + } + + /* Check if the maximum allowed number of trials has been reached */ + if (I2C_Trials == Trials) + { + /* Generate Stop */ + hi2c->Instance->CR2 |= I2C_CR2_STOP; + + /* Wait until STOPF flag is reset */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Clear STOP Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + } + + /* Increment Trials */ + I2C_Trials++; + } while (I2C_Trials < Trials); + + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Sequential transmit in master I2C mode an amount of data in non-blocking mode with Interrupt. + * @note This interface allow to manage repeated start condition when a direction change during transfer + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size, uint32_t XferOptions) +{ + uint32_t xfermode; + uint32_t xferrequest = I2C_GENERATE_START_WRITE; + + /* Check the parameters */ + assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY_TX; + hi2c->Mode = HAL_I2C_MODE_MASTER; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferOptions = XferOptions; + hi2c->XferISR = I2C_Master_ISR_IT; + + /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */ + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + xfermode = hi2c->XferOptions; + } + + /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */ + /* Mean Previous state is same as current state */ + if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0)) + { + xferrequest = I2C_NO_STARTSTOP; + } + else + { + /* Convert OTHER_xxx XferOptions if any */ + I2C_ConvertOtherXferOptions(hi2c); + + /* Update xfermode accordingly if no reload is necessary */ + if (hi2c->XferCount <= MAX_NBYTE_SIZE) + { + xfermode = hi2c->XferOptions; + } + } + + /* Send Slave Address and set NBYTES to write */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Sequential transmit in master I2C mode an amount of data in non-blocking mode with DMA. + * @note This interface allow to manage repeated start condition when a direction change during transfer + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size, uint32_t XferOptions) +{ + uint32_t xfermode; + uint32_t xferrequest = I2C_GENERATE_START_WRITE; + HAL_StatusTypeDef dmaxferstatus; + + /* Check the parameters */ + assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY_TX; + hi2c->Mode = HAL_I2C_MODE_MASTER; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferOptions = XferOptions; + hi2c->XferISR = I2C_Master_ISR_DMA; + + /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */ + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + xfermode = hi2c->XferOptions; + } + + /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */ + /* Mean Previous state is same as current state */ + if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0)) + { + xferrequest = I2C_NO_STARTSTOP; + } + else + { + /* Convert OTHER_xxx XferOptions if any */ + I2C_ConvertOtherXferOptions(hi2c); + + /* Update xfermode accordingly if no reload is necessary */ + if (hi2c->XferCount <= MAX_NBYTE_SIZE) + { + xfermode = hi2c->XferOptions; + } + } + + if (hi2c->XferSize > 0U) + { + if (hi2c->hdmatx != NULL) + { + /* Set the I2C DMA transfer complete callback */ + hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt; + + /* Set the DMA error callback */ + hi2c->hdmatx->XferErrorCallback = I2C_DMAError; + + /* Set the unused DMA callbacks to NULL */ + hi2c->hdmatx->XferHalfCpltCallback = NULL; + hi2c->hdmatx->XferAbortCallback = NULL; + + /* Enable the DMA channel */ + dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize); + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + if (dmaxferstatus == HAL_OK) + { + /* Send Slave Address and set NBYTES to write */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest); + + /* Update XferCount value */ + hi2c->XferCount -= hi2c->XferSize; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR and NACK interrupts */ + I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT); + + /* Enable DMA Request */ + hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN; + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + } + else + { + /* Update Transfer ISR function pointer */ + hi2c->XferISR = I2C_Master_ISR_IT; + + /* Send Slave Address */ + /* Set NBYTES to write and generate START condition */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR, TC, STOP, NACK, TXI interrupt */ + /* possible to enable all of these */ + /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */ + I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT); + } + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Sequential receive in master I2C mode an amount of data in non-blocking mode with Interrupt + * @note This interface allow to manage repeated start condition when a direction change during transfer + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Master_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size, uint32_t XferOptions) +{ + uint32_t xfermode; + uint32_t xferrequest = I2C_GENERATE_START_READ; + + /* Check the parameters */ + assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY_RX; + hi2c->Mode = HAL_I2C_MODE_MASTER; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferOptions = XferOptions; + hi2c->XferISR = I2C_Master_ISR_IT; + + /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */ + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + xfermode = hi2c->XferOptions; + } + + /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */ + /* Mean Previous state is same as current state */ + if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0)) + { + xferrequest = I2C_NO_STARTSTOP; + } + else + { + /* Convert OTHER_xxx XferOptions if any */ + I2C_ConvertOtherXferOptions(hi2c); + + /* Update xfermode accordingly if no reload is necessary */ + if (hi2c->XferCount <= MAX_NBYTE_SIZE) + { + xfermode = hi2c->XferOptions; + } + } + + /* Send Slave Address and set NBYTES to read */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Sequential receive in master I2C mode an amount of data in non-blocking mode with DMA + * @note This interface allow to manage repeated start condition when a direction change during transfer + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Master_Seq_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size, uint32_t XferOptions) +{ + uint32_t xfermode; + uint32_t xferrequest = I2C_GENERATE_START_READ; + HAL_StatusTypeDef dmaxferstatus; + + /* Check the parameters */ + assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY_RX; + hi2c->Mode = HAL_I2C_MODE_MASTER; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferOptions = XferOptions; + hi2c->XferISR = I2C_Master_ISR_DMA; + + /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */ + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + xfermode = hi2c->XferOptions; + } + + /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */ + /* Mean Previous state is same as current state */ + if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0)) + { + xferrequest = I2C_NO_STARTSTOP; + } + else + { + /* Convert OTHER_xxx XferOptions if any */ + I2C_ConvertOtherXferOptions(hi2c); + + /* Update xfermode accordingly if no reload is necessary */ + if (hi2c->XferCount <= MAX_NBYTE_SIZE) + { + xfermode = hi2c->XferOptions; + } + } + + if (hi2c->XferSize > 0U) + { + if (hi2c->hdmarx != NULL) + { + /* Set the I2C DMA transfer complete callback */ + hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt; + + /* Set the DMA error callback */ + hi2c->hdmarx->XferErrorCallback = I2C_DMAError; + + /* Set the unused DMA callbacks to NULL */ + hi2c->hdmarx->XferHalfCpltCallback = NULL; + hi2c->hdmarx->XferAbortCallback = NULL; + + /* Enable the DMA channel */ + dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData, hi2c->XferSize); + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + if (dmaxferstatus == HAL_OK) + { + /* Send Slave Address and set NBYTES to read */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest); + + /* Update XferCount value */ + hi2c->XferCount -= hi2c->XferSize; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR and NACK interrupts */ + I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT); + + /* Enable DMA Request */ + hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN; + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + } + else + { + /* Update Transfer ISR function pointer */ + hi2c->XferISR = I2C_Master_ISR_IT; + + /* Send Slave Address */ + /* Set NBYTES to read and generate START condition */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR, TC, STOP, NACK, TXI interrupt */ + /* possible to enable all of these */ + /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */ + I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT); + } + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Sequential transmit in slave/device I2C mode an amount of data in non-blocking mode with Interrupt + * @note This interface allow to manage repeated start condition when a direction change during transfer + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, + uint32_t XferOptions) +{ + /* Check the parameters */ + assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions)); + + if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + + /* Disable Interrupts, to prevent preemption during treatment in case of multicall */ + I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT); + + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */ + /* and then toggle the HAL slave RX state to TX state */ + if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN) + { + /* Disable associated Interrupts */ + I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT); + + /* Abort DMA Xfer if any */ + if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN) + { + hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN; + + if (hi2c->hdmarx != NULL) + { + /* Set the I2C DMA Abort callback : + will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */ + hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort; + + /* Abort DMA RX */ + if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK) + { + /* Call Directly XferAbortCallback function in case of error */ + hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx); + } + } + } + } + + hi2c->State = HAL_I2C_STATE_BUSY_TX_LISTEN; + hi2c->Mode = HAL_I2C_MODE_SLAVE; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Enable Address Acknowledge */ + hi2c->Instance->CR2 &= ~I2C_CR2_NACK; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferSize = hi2c->XferCount; + hi2c->XferOptions = XferOptions; + hi2c->XferISR = I2C_Slave_ISR_IT; + + if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE) + { + /* Clear ADDR flag after prepare the transfer parameters */ + /* This action will generate an acknowledge to the Master */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR); + } + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* REnable ADDR interrupt */ + I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_LISTEN_IT); + + return HAL_OK; + } + else + { + return HAL_ERROR; + } +} + +/** + * @brief Sequential transmit in slave/device I2C mode an amount of data in non-blocking mode with DMA + * @note This interface allow to manage repeated start condition when a direction change during transfer + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, + uint32_t XferOptions) +{ + HAL_StatusTypeDef dmaxferstatus; + + /* Check the parameters */ + assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions)); + + if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* Disable Interrupts, to prevent preemption during treatment in case of multicall */ + I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT); + + /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */ + /* and then toggle the HAL slave RX state to TX state */ + if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN) + { + /* Disable associated Interrupts */ + I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT); + + if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN) + { + /* Abort DMA Xfer if any */ + if (hi2c->hdmarx != NULL) + { + hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN; + + /* Set the I2C DMA Abort callback : + will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */ + hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort; + + /* Abort DMA RX */ + if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK) + { + /* Call Directly XferAbortCallback function in case of error */ + hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx); + } + } + } + } + else if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) + { + if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN) + { + hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN; + + /* Abort DMA Xfer if any */ + if (hi2c->hdmatx != NULL) + { + /* Set the I2C DMA Abort callback : + will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */ + hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort; + + /* Abort DMA TX */ + if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK) + { + /* Call Directly XferAbortCallback function in case of error */ + hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx); + } + } + } + } + else + { + /* Nothing to do */ + } + + hi2c->State = HAL_I2C_STATE_BUSY_TX_LISTEN; + hi2c->Mode = HAL_I2C_MODE_SLAVE; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Enable Address Acknowledge */ + hi2c->Instance->CR2 &= ~I2C_CR2_NACK; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferSize = hi2c->XferCount; + hi2c->XferOptions = XferOptions; + hi2c->XferISR = I2C_Slave_ISR_DMA; + + if (hi2c->hdmatx != NULL) + { + /* Set the I2C DMA transfer complete callback */ + hi2c->hdmatx->XferCpltCallback = I2C_DMASlaveTransmitCplt; + + /* Set the DMA error callback */ + hi2c->hdmatx->XferErrorCallback = I2C_DMAError; + + /* Set the unused DMA callbacks to NULL */ + hi2c->hdmatx->XferHalfCpltCallback = NULL; + hi2c->hdmatx->XferAbortCallback = NULL; + + /* Enable the DMA channel */ + dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize); + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_LISTEN; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + if (dmaxferstatus == HAL_OK) + { + /* Update XferCount value */ + hi2c->XferCount -= hi2c->XferSize; + + /* Reset XferSize */ + hi2c->XferSize = 0; + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_LISTEN; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE) + { + /* Clear ADDR flag after prepare the transfer parameters */ + /* This action will generate an acknowledge to the Master */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR); + } + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR, STOP, NACK, ADDR interrupts */ + I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT); + + /* Enable DMA Request */ + hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN; + + return HAL_OK; + } + else + { + return HAL_ERROR; + } +} + +/** + * @brief Sequential receive in slave/device I2C mode an amount of data in non-blocking mode with Interrupt + * @note This interface allow to manage repeated start condition when a direction change during transfer + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, + uint32_t XferOptions) +{ + /* Check the parameters */ + assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions)); + + if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + + /* Disable Interrupts, to prevent preemption during treatment in case of multicall */ + I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT); + + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */ + /* and then toggle the HAL slave TX state to RX state */ + if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) + { + /* Disable associated Interrupts */ + I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT); + + if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN) + { + hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN; + + /* Abort DMA Xfer if any */ + if (hi2c->hdmatx != NULL) + { + /* Set the I2C DMA Abort callback : + will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */ + hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort; + + /* Abort DMA TX */ + if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK) + { + /* Call Directly XferAbortCallback function in case of error */ + hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx); + } + } + } + } + + hi2c->State = HAL_I2C_STATE_BUSY_RX_LISTEN; + hi2c->Mode = HAL_I2C_MODE_SLAVE; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Enable Address Acknowledge */ + hi2c->Instance->CR2 &= ~I2C_CR2_NACK; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferSize = hi2c->XferCount; + hi2c->XferOptions = XferOptions; + hi2c->XferISR = I2C_Slave_ISR_IT; + + if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_TRANSMIT) + { + /* Clear ADDR flag after prepare the transfer parameters */ + /* This action will generate an acknowledge to the Master */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR); + } + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* REnable ADDR interrupt */ + I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT); + + return HAL_OK; + } + else + { + return HAL_ERROR; + } +} + +/** + * @brief Sequential receive in slave/device I2C mode an amount of data in non-blocking mode with DMA + * @note This interface allow to manage repeated start condition when a direction change during transfer + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, + uint32_t XferOptions) +{ + HAL_StatusTypeDef dmaxferstatus; + + /* Check the parameters */ + assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions)); + + if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + + /* Disable Interrupts, to prevent preemption during treatment in case of multicall */ + I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT); + + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */ + /* and then toggle the HAL slave TX state to RX state */ + if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) + { + /* Disable associated Interrupts */ + I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT); + + if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN) + { + /* Abort DMA Xfer if any */ + if (hi2c->hdmatx != NULL) + { + hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN; + + /* Set the I2C DMA Abort callback : + will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */ + hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort; + + /* Abort DMA TX */ + if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK) + { + /* Call Directly XferAbortCallback function in case of error */ + hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx); + } + } + } + } + else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN) + { + if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN) + { + hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN; + + /* Abort DMA Xfer if any */ + if (hi2c->hdmarx != NULL) + { + /* Set the I2C DMA Abort callback : + will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */ + hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort; + + /* Abort DMA RX */ + if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK) + { + /* Call Directly XferAbortCallback function in case of error */ + hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx); + } + } + } + } + else + { + /* Nothing to do */ + } + + hi2c->State = HAL_I2C_STATE_BUSY_RX_LISTEN; + hi2c->Mode = HAL_I2C_MODE_SLAVE; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Enable Address Acknowledge */ + hi2c->Instance->CR2 &= ~I2C_CR2_NACK; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferSize = hi2c->XferCount; + hi2c->XferOptions = XferOptions; + hi2c->XferISR = I2C_Slave_ISR_DMA; + + if (hi2c->hdmarx != NULL) + { + /* Set the I2C DMA transfer complete callback */ + hi2c->hdmarx->XferCpltCallback = I2C_DMASlaveReceiveCplt; + + /* Set the DMA error callback */ + hi2c->hdmarx->XferErrorCallback = I2C_DMAError; + + /* Set the unused DMA callbacks to NULL */ + hi2c->hdmarx->XferHalfCpltCallback = NULL; + hi2c->hdmarx->XferAbortCallback = NULL; + + /* Enable the DMA channel */ + dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData, hi2c->XferSize); + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_LISTEN; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + if (dmaxferstatus == HAL_OK) + { + /* Update XferCount value */ + hi2c->XferCount -= hi2c->XferSize; + + /* Reset XferSize */ + hi2c->XferSize = 0; + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_LISTEN; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_TRANSMIT) + { + /* Clear ADDR flag after prepare the transfer parameters */ + /* This action will generate an acknowledge to the Master */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR); + } + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* REnable ADDR interrupt */ + I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT); + + /* Enable DMA Request */ + hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN; + + return HAL_OK; + } + else + { + return HAL_ERROR; + } +} + +/** + * @brief Enable the Address listen mode with Interrupt. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c) +{ + if (hi2c->State == HAL_I2C_STATE_READY) + { + hi2c->State = HAL_I2C_STATE_LISTEN; + hi2c->XferISR = I2C_Slave_ISR_IT; + + /* Enable the Address Match interrupt */ + I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Disable the Address listen mode with Interrupt. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_DisableListen_IT(I2C_HandleTypeDef *hi2c) +{ + /* Declaration of tmp to prevent undefined behavior of volatile usage */ + uint32_t tmp; + + /* Disable Address listen mode only if a transfer is not ongoing */ + if (hi2c->State == HAL_I2C_STATE_LISTEN) + { + tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK; + hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode); + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + hi2c->XferISR = NULL; + + /* Disable the Address Match interrupt */ + I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Abort a master I2C IT or DMA process communication with Interrupt. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Master_Abort_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress) +{ + if (hi2c->Mode == HAL_I2C_MODE_MASTER) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* Disable Interrupts and Store Previous state */ + if (hi2c->State == HAL_I2C_STATE_BUSY_TX) + { + I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT); + hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX; + } + else if (hi2c->State == HAL_I2C_STATE_BUSY_RX) + { + I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT); + hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX; + } + else + { + /* Do nothing */ + } + + /* Set State at HAL_I2C_STATE_ABORT */ + hi2c->State = HAL_I2C_STATE_ABORT; + + /* Set NBYTES to 1 to generate a dummy read on I2C peripheral */ + /* Set AUTOEND mode, this will generate a NACK then STOP condition to abort the current transfer */ + I2C_TransferConfig(hi2c, DevAddress, 1, I2C_AUTOEND_MODE, I2C_GENERATE_STOP); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT); + + return HAL_OK; + } + else + { + /* Wrong usage of abort function */ + /* This function should be used only in case of abort monitored by master device */ + return HAL_ERROR; + } +} + +/** + * @} + */ + +/** @defgroup I2C_IRQ_Handler_and_Callbacks IRQ Handler and Callbacks + * @{ + */ + +/** + * @brief This function handles I2C event interrupt request. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) +{ + /* Get current IT Flags and IT sources value */ + uint32_t itflags = READ_REG(hi2c->Instance->ISR); + uint32_t itsources = READ_REG(hi2c->Instance->CR1); + + /* I2C events treatment -------------------------------------*/ + if (hi2c->XferISR != NULL) + { + hi2c->XferISR(hi2c, itflags, itsources); + } +} + +/** + * @brief This function handles I2C error interrupt request. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c) +{ + uint32_t itflags = READ_REG(hi2c->Instance->ISR); + uint32_t itsources = READ_REG(hi2c->Instance->CR1); + uint32_t tmperror; + + /* I2C Bus error interrupt occurred ------------------------------------*/ + if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET)) + { + hi2c->ErrorCode |= HAL_I2C_ERROR_BERR; + + /* Clear BERR flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR); + } + + /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/ + if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET)) + { + hi2c->ErrorCode |= HAL_I2C_ERROR_OVR; + + /* Clear OVR flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR); + } + + /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/ + if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET)) + { + hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO; + + /* Clear ARLO flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO); + } + + /* Store current volatile hi2c->ErrorCode, misra rule */ + tmperror = hi2c->ErrorCode; + + /* Call the Error Callback in case of Error detected */ + if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) != HAL_I2C_ERROR_NONE) + { + I2C_ITError(hi2c, tmperror); + } +} + +/** + * @brief Master Tx Transfer completed callback. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2c); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_I2C_MasterTxCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Master Rx Transfer completed callback. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2c); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_I2C_MasterRxCpltCallback could be implemented in the user file + */ +} + +/** @brief Slave Tx Transfer completed callback. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2c); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Slave Rx Transfer completed callback. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2c); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Slave Address Match callback. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION + * @param AddrMatchCode Address Match Code + * @retval None + */ +__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2c); + UNUSED(TransferDirection); + UNUSED(AddrMatchCode); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_I2C_AddrCallback() could be implemented in the user file + */ +} + +/** + * @brief Listen Complete callback. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2c); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_I2C_ListenCpltCallback() could be implemented in the user file + */ +} + +/** + * @brief Memory Tx Transfer completed callback. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2c); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_I2C_MemTxCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Memory Rx Transfer completed callback. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2c); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_I2C_MemRxCpltCallback could be implemented in the user file + */ +} + +/** + * @brief I2C error callback. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2c); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_I2C_ErrorCallback could be implemented in the user file + */ +} + +/** + * @brief I2C abort callback. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2c); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_I2C_AbortCpltCallback could be implemented in the user file + */ +} + +/** + * @} + */ + +/** @defgroup I2C_Exported_Functions_Group3 Peripheral State, Mode and Error functions + * @brief Peripheral State, Mode and Error functions + * +@verbatim + =============================================================================== + ##### Peripheral State, Mode and Error functions ##### + =============================================================================== + [..] + This subsection permit to get in run-time the status of the peripheral + and the data flow. + +@endverbatim + * @{ + */ + +/** + * @brief Return the I2C handle state. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval HAL state + */ +HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c) +{ + /* Return I2C handle state */ + return hi2c->State; +} + +/** + * @brief Returns the I2C Master, Slave, Memory or no mode. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for I2C module + * @retval HAL mode + */ +HAL_I2C_ModeTypeDef HAL_I2C_GetMode(I2C_HandleTypeDef *hi2c) +{ + return hi2c->Mode; +} + +/** + * @brief Return the I2C error code. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval I2C Error Code + */ +uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c) +{ + return hi2c->ErrorCode; +} + +/** + * @} + */ + +/** + * @} + */ + +/** @addtogroup I2C_Private_Functions + * @{ + */ + +/** + * @brief Interrupt Sub-Routine which handle the Interrupt Flags Master Mode with Interrupt. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param ITFlags Interrupt flags to handle. + * @param ITSources Interrupt sources enabled. + * @retval HAL status + */ +static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources) +{ + uint16_t devaddress; + uint32_t tmpITFlags = ITFlags; + + /* Process Locked */ + __HAL_LOCK(hi2c); + + if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET)) + { + /* Clear NACK Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + + /* Set corresponding Error Code */ + /* No need to generate STOP, it is automatically done */ + /* Error callback will be send during stop flag treatment */ + hi2c->ErrorCode |= HAL_I2C_ERROR_AF; + + /* Flush TX register */ + I2C_Flush_TXDR(hi2c); + } + else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET)) + { + /* Remove RXNE flag on temporary variable as read done */ + tmpITFlags &= ~I2C_FLAG_RXNE; + + /* Read data from RXDR */ + *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + hi2c->XferSize--; + hi2c->XferCount--; + } + else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)) + { + /* Write data to TXDR */ + hi2c->Instance->TXDR = *hi2c->pBuffPtr; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + hi2c->XferSize--; + hi2c->XferCount--; + } + else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET)) + { + if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U)) + { + devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD); + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP); + } + else + { + hi2c->XferSize = hi2c->XferCount; + if (hi2c->XferOptions != I2C_NO_OPTION_FRAME) + { + I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, hi2c->XferOptions, I2C_NO_STARTSTOP); + } + else + { + I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP); + } + } + } + else + { + /* Call TxCpltCallback() if no stop mode is set */ + if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE) + { + /* Call I2C Master Sequential complete process */ + I2C_ITMasterSeqCplt(hi2c); + } + else + { + /* Wrong size Status regarding TCR flag event */ + /* Call the corresponding callback to inform upper layer of End of Transfer */ + I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE); + } + } + } + else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET)) + { + if (hi2c->XferCount == 0U) + { + if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE) + { + /* Generate a stop condition in case of no transfer option */ + if (hi2c->XferOptions == I2C_NO_OPTION_FRAME) + { + /* Generate Stop */ + hi2c->Instance->CR2 |= I2C_CR2_STOP; + } + else + { + /* Call I2C Master Sequential complete process */ + I2C_ITMasterSeqCplt(hi2c); + } + } + } + else + { + /* Wrong size Status regarding TC flag event */ + /* Call the corresponding callback to inform upper layer of End of Transfer */ + I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE); + } + } + else + { + /* Nothing to do */ + } + + if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET)) + { + /* Call I2C Master complete process */ + I2C_ITMasterCplt(hi2c, tmpITFlags); + } + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; +} + +/** + * @brief Interrupt Sub-Routine which handle the Interrupt Flags Slave Mode with Interrupt. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param ITFlags Interrupt flags to handle. + * @param ITSources Interrupt sources enabled. + * @retval HAL status + */ +static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources) +{ + uint32_t tmpoptions = hi2c->XferOptions; + uint32_t tmpITFlags = ITFlags; + + /* Process locked */ + __HAL_LOCK(hi2c); + + /* Check if STOPF is set */ + if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET)) + { + /* Call I2C Slave complete process */ + I2C_ITSlaveCplt(hi2c, tmpITFlags); + } + + if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET)) + { + /* Check that I2C transfer finished */ + /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */ + /* Mean XferCount == 0*/ + /* So clear Flag NACKF only */ + if (hi2c->XferCount == 0U) + { + /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */ + if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) + { + /* Call I2C Listen complete process */ + I2C_ITListenCplt(hi2c, tmpITFlags); + } + else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME)) + { + /* Clear NACK Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + + /* Flush TX register */ + I2C_Flush_TXDR(hi2c); + + /* Last Byte is Transmitted */ + /* Call I2C Slave Sequential complete process */ + I2C_ITSlaveSeqCplt(hi2c); + } + else + { + /* Clear NACK Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + } + } + else + { + /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/ + /* Clear NACK Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + + /* Set ErrorCode corresponding to a Non-Acknowledge */ + hi2c->ErrorCode |= HAL_I2C_ERROR_AF; + + if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME)) + { + /* Call the corresponding callback to inform upper layer of End of Transfer */ + I2C_ITError(hi2c, hi2c->ErrorCode); + } + } + } + else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET)) + { + if (hi2c->XferCount > 0U) + { + /* Read data from RXDR */ + *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + hi2c->XferSize--; + hi2c->XferCount--; + } + + if ((hi2c->XferCount == 0U) && \ + (tmpoptions != I2C_NO_OPTION_FRAME)) + { + /* Call I2C Slave Sequential complete process */ + I2C_ITSlaveSeqCplt(hi2c); + } + } + else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \ + (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET)) + { + I2C_ITAddrCplt(hi2c, tmpITFlags); + } + else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)) + { + /* Write data to TXDR only if XferCount not reach "0" */ + /* A TXIS flag can be set, during STOP treatment */ + /* Check if all data have already been sent */ + /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */ + if (hi2c->XferCount > 0U) + { + /* Write data to TXDR */ + hi2c->Instance->TXDR = *hi2c->pBuffPtr; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + hi2c->XferCount--; + hi2c->XferSize--; + } + else + { + if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME)) + { + /* Last Byte is Transmitted */ + /* Call I2C Slave Sequential complete process */ + I2C_ITSlaveSeqCplt(hi2c); + } + } + } + else + { + /* Nothing to do */ + } + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; +} + +/** + * @brief Interrupt Sub-Routine which handle the Interrupt Flags Master Mode with DMA. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param ITFlags Interrupt flags to handle. + * @param ITSources Interrupt sources enabled. + * @retval HAL status + */ +static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources) +{ + uint16_t devaddress; + uint32_t xfermode; + + /* Process Locked */ + __HAL_LOCK(hi2c); + + if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET)) + { + /* Clear NACK Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + + /* Set corresponding Error Code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_AF; + + /* No need to generate STOP, it is automatically done */ + /* But enable STOP interrupt, to treat it */ + /* Error callback will be send during stop flag treatment */ + I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT); + + /* Flush TX register */ + I2C_Flush_TXDR(hi2c); + } + else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET)) + { + /* Disable TC interrupt */ + __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI); + + if (hi2c->XferCount != 0U) + { + /* Recover Slave address */ + devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD); + + /* Prepare the new XferSize to transfer */ + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + if (hi2c->XferOptions != I2C_NO_OPTION_FRAME) + { + xfermode = hi2c->XferOptions; + } + else + { + xfermode = I2C_AUTOEND_MODE; + } + } + + /* Set the new XferSize in Nbytes register */ + I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP); + + /* Update XferCount value */ + hi2c->XferCount -= hi2c->XferSize; + + /* Enable DMA Request */ + if (hi2c->State == HAL_I2C_STATE_BUSY_RX) + { + hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN; + } + else + { + hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN; + } + } + else + { + /* Call TxCpltCallback() if no stop mode is set */ + if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE) + { + /* Call I2C Master Sequential complete process */ + I2C_ITMasterSeqCplt(hi2c); + } + else + { + /* Wrong size Status regarding TCR flag event */ + /* Call the corresponding callback to inform upper layer of End of Transfer */ + I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE); + } + } + } + else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET)) + { + if (hi2c->XferCount == 0U) + { + if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE) + { + /* Generate a stop condition in case of no transfer option */ + if (hi2c->XferOptions == I2C_NO_OPTION_FRAME) + { + /* Generate Stop */ + hi2c->Instance->CR2 |= I2C_CR2_STOP; + } + else + { + /* Call I2C Master Sequential complete process */ + I2C_ITMasterSeqCplt(hi2c); + } + } + } + else + { + /* Wrong size Status regarding TC flag event */ + /* Call the corresponding callback to inform upper layer of End of Transfer */ + I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE); + } + } + else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET)) + { + /* Call I2C Master complete process */ + I2C_ITMasterCplt(hi2c, ITFlags); + } + else + { + /* Nothing to do */ + } + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; +} + +/** + * @brief Interrupt Sub-Routine which handle the Interrupt Flags Slave Mode with DMA. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param ITFlags Interrupt flags to handle. + * @param ITSources Interrupt sources enabled. + * @retval HAL status + */ +static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources) +{ + uint32_t tmpoptions = hi2c->XferOptions; + uint32_t treatdmanack = 0U; + HAL_I2C_StateTypeDef tmpstate; + + /* Process locked */ + __HAL_LOCK(hi2c); + + /* Check if STOPF is set */ + if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET)) + { + /* Call I2C Slave complete process */ + I2C_ITSlaveCplt(hi2c, ITFlags); + } + + if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET)) + { + /* Check that I2C transfer finished */ + /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */ + /* Mean XferCount == 0 */ + /* So clear Flag NACKF only */ + if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) || + (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)) + { + /* Split check of hdmarx, for MISRA compliance */ + if (hi2c->hdmarx != NULL) + { + if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET) + { + if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U) + { + treatdmanack = 1U; + } + } + } + + /* Split check of hdmatx, for MISRA compliance */ + if (hi2c->hdmatx != NULL) + { + if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) + { + if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U) + { + treatdmanack = 1U; + } + } + } + + if (treatdmanack == 1U) + { + /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */ + if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) + { + /* Call I2C Listen complete process */ + I2C_ITListenCplt(hi2c, ITFlags); + } + else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME)) + { + /* Clear NACK Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + + /* Flush TX register */ + I2C_Flush_TXDR(hi2c); + + /* Last Byte is Transmitted */ + /* Call I2C Slave Sequential complete process */ + I2C_ITSlaveSeqCplt(hi2c); + } + else + { + /* Clear NACK Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + } + } + else + { + /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/ + /* Clear NACK Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + + /* Set ErrorCode corresponding to a Non-Acknowledge */ + hi2c->ErrorCode |= HAL_I2C_ERROR_AF; + + /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */ + tmpstate = hi2c->State; + + if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME)) + { + if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN)) + { + hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX; + } + else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN)) + { + hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX; + } + else + { + /* Do nothing */ + } + + /* Call the corresponding callback to inform upper layer of End of Transfer */ + I2C_ITError(hi2c, hi2c->ErrorCode); + } + } + } + else + { + /* Only Clear NACK Flag, no DMA treatment is pending */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + } + } + else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET)) + { + I2C_ITAddrCplt(hi2c, ITFlags); + } + else + { + /* Nothing to do */ + } + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; +} + +/** + * @brief Master sends target device address followed by internal memory address for write request. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param MemAddress Internal memory address + * @param MemAddSize Size of internal memory address + * @param Timeout Timeout duration + * @param Tickstart Tick start value + * @retval HAL status + */ +static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, + uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart) +{ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE); + + /* Wait until TXIS flag is set */ + if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* If Memory address size is 8Bit */ + if (MemAddSize == I2C_MEMADD_SIZE_8BIT) + { + /* Send Memory Address */ + hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress); + } + /* If Memory address size is 16Bit */ + else + { + /* Send MSB of Memory Address */ + hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress); + + /* Wait until TXIS flag is set */ + if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Send LSB of Memory Address */ + hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress); + } + + /* Wait until TCR flag is set */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + return HAL_OK; +} + +/** + * @brief Master sends target device address followed by internal memory address for read request. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param MemAddress Internal memory address + * @param MemAddSize Size of internal memory address + * @param Timeout Timeout duration + * @param Tickstart Tick start value + * @retval HAL status + */ +static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, + uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart) +{ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE); + + /* Wait until TXIS flag is set */ + if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* If Memory address size is 8Bit */ + if (MemAddSize == I2C_MEMADD_SIZE_8BIT) + { + /* Send Memory Address */ + hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress); + } + /* If Memory address size is 16Bit */ + else + { + /* Send MSB of Memory Address */ + hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress); + + /* Wait until TXIS flag is set */ + if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Send LSB of Memory Address */ + hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress); + } + + /* Wait until TC flag is set */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + return HAL_OK; +} + +/** + * @brief I2C Address complete process callback. + * @param hi2c I2C handle. + * @param ITFlags Interrupt flags to handle. + * @retval None + */ +static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags) +{ + uint8_t transferdirection; + uint16_t slaveaddrcode; + uint16_t ownadd1code; + uint16_t ownadd2code; + + /* Prevent unused argument(s) compilation warning */ + UNUSED(ITFlags); + + /* In case of Listen state, need to inform upper layer of address match code event */ + if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN) + { + transferdirection = I2C_GET_DIR(hi2c); + slaveaddrcode = I2C_GET_ADDR_MATCH(hi2c); + ownadd1code = I2C_GET_OWN_ADDRESS1(hi2c); + ownadd2code = I2C_GET_OWN_ADDRESS2(hi2c); + + /* If 10bits addressing mode is selected */ + if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT) + { + if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK)) + { + slaveaddrcode = ownadd1code; + hi2c->AddrEventCount++; + if (hi2c->AddrEventCount == 2U) + { + /* Reset Address Event counter */ + hi2c->AddrEventCount = 0U; + + /* Clear ADDR flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call Slave Addr callback */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode); +#else + HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + } + else + { + slaveaddrcode = ownadd2code; + + /* Disable ADDR Interrupts */ + I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call Slave Addr callback */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode); +#else + HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + } + /* else 7 bits addressing mode is selected */ + else + { + /* Disable ADDR Interrupts */ + I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call Slave Addr callback */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode); +#else + HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + } + /* Else clear address flag only */ + else + { + /* Clear ADDR flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + } +} + +/** + * @brief I2C Master sequential complete process. + * @param hi2c I2C handle. + * @retval None + */ +static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c) +{ + /* Reset I2C handle mode */ + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* No Generate Stop, to permit restart mode */ + /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */ + if (hi2c->State == HAL_I2C_STATE_BUSY_TX) + { + hi2c->State = HAL_I2C_STATE_READY; + hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX; + hi2c->XferISR = NULL; + + /* Disable Interrupts */ + I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->MasterTxCpltCallback(hi2c); +#else + HAL_I2C_MasterTxCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + /* hi2c->State == HAL_I2C_STATE_BUSY_RX */ + else + { + hi2c->State = HAL_I2C_STATE_READY; + hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX; + hi2c->XferISR = NULL; + + /* Disable Interrupts */ + I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->MasterRxCpltCallback(hi2c); +#else + HAL_I2C_MasterRxCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } +} + +/** + * @brief I2C Slave sequential complete process. + * @param hi2c I2C handle. + * @retval None + */ +static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c) +{ + uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1); + + /* Reset I2C handle mode */ + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* If a DMA is ongoing, Update handle size context */ + if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET) + { + /* Disable DMA Request */ + hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN; + } + else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET) + { + /* Disable DMA Request */ + hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN; + } + else + { + /* Do nothing */ + } + + if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) + { + /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */ + hi2c->State = HAL_I2C_STATE_LISTEN; + hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX; + + /* Disable Interrupts */ + I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->SlaveTxCpltCallback(hi2c); +#else + HAL_I2C_SlaveTxCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + + else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN) + { + /* Remove HAL_I2C_STATE_SLAVE_BUSY_RX, keep only HAL_I2C_STATE_LISTEN */ + hi2c->State = HAL_I2C_STATE_LISTEN; + hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX; + + /* Disable Interrupts */ + I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->SlaveRxCpltCallback(hi2c); +#else + HAL_I2C_SlaveRxCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + else + { + /* Nothing to do */ + } +} + +/** + * @brief I2C Master complete process. + * @param hi2c I2C handle. + * @param ITFlags Interrupt flags to handle. + * @retval None + */ +static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags) +{ + uint32_t tmperror; + uint32_t tmpITFlags = ITFlags; + __IO uint32_t tmpreg; + + /* Clear STOP Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + + /* Disable Interrupts and Store Previous state */ + if (hi2c->State == HAL_I2C_STATE_BUSY_TX) + { + I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT); + hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX; + } + else if (hi2c->State == HAL_I2C_STATE_BUSY_RX) + { + I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT); + hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX; + } + else + { + /* Do nothing */ + } + + /* Clear Configuration Register 2 */ + I2C_RESET_CR2(hi2c); + + /* Reset handle parameters */ + hi2c->XferISR = NULL; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + + if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) + { + /* Clear NACK Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + + /* Set acknowledge error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_AF; + } + + /* Fetch Last receive data if any */ + if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)) + { + /* Read data from RXDR */ + tmpreg = (uint8_t)hi2c->Instance->RXDR; + UNUSED(tmpreg); + } + + /* Flush TX register */ + I2C_Flush_TXDR(hi2c); + + /* Store current volatile hi2c->ErrorCode, misra rule */ + tmperror = hi2c->ErrorCode; + + /* Call the corresponding callback to inform upper layer of End of Transfer */ + if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE)) + { + /* Call the corresponding callback to inform upper layer of End of Transfer */ + I2C_ITError(hi2c, hi2c->ErrorCode); + } + /* hi2c->State == HAL_I2C_STATE_BUSY_TX */ + else if (hi2c->State == HAL_I2C_STATE_BUSY_TX) + { + hi2c->State = HAL_I2C_STATE_READY; + hi2c->PreviousState = I2C_STATE_NONE; + + if (hi2c->Mode == HAL_I2C_MODE_MEM) + { + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->MemTxCpltCallback(hi2c); +#else + HAL_I2C_MemTxCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + else + { + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->MasterTxCpltCallback(hi2c); +#else + HAL_I2C_MasterTxCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + } + /* hi2c->State == HAL_I2C_STATE_BUSY_RX */ + else if (hi2c->State == HAL_I2C_STATE_BUSY_RX) + { + hi2c->State = HAL_I2C_STATE_READY; + hi2c->PreviousState = I2C_STATE_NONE; + + if (hi2c->Mode == HAL_I2C_MODE_MEM) + { + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->MemRxCpltCallback(hi2c); +#else + HAL_I2C_MemRxCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + else + { + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->MasterRxCpltCallback(hi2c); +#else + HAL_I2C_MasterRxCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + } + else + { + /* Nothing to do */ + } +} + +/** + * @brief I2C Slave complete process. + * @param hi2c I2C handle. + * @param ITFlags Interrupt flags to handle. + * @retval None + */ +static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags) +{ + uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1); + uint32_t tmpITFlags = ITFlags; + HAL_I2C_StateTypeDef tmpstate = hi2c->State; + + /* Clear STOP Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + + /* Disable Interrupts and Store Previous state */ + if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN)) + { + I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT); + hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX; + } + else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN)) + { + I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT); + hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX; + } + else + { + /* Do nothing */ + } + + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + + /* Clear Configuration Register 2 */ + I2C_RESET_CR2(hi2c); + + /* Flush TX register */ + I2C_Flush_TXDR(hi2c); + + /* If a DMA is ongoing, Update handle size context */ + if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET) + { + /* Disable DMA Request */ + hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN; + + if (hi2c->hdmatx != NULL) + { + hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx); + } + } + else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET) + { + /* Disable DMA Request */ + hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN; + + if (hi2c->hdmarx != NULL) + { + hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx); + } + } + else + { + /* Do nothing */ + } + + /* Store Last receive data if any */ + if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) + { + /* Remove RXNE flag on temporary variable as read done */ + tmpITFlags &= ~I2C_FLAG_RXNE; + + /* Read data from RXDR */ + *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + if ((hi2c->XferSize > 0U)) + { + hi2c->XferSize--; + hi2c->XferCount--; + } + } + + /* All data are not transferred, so set error code accordingly */ + if (hi2c->XferCount != 0U) + { + /* Set ErrorCode corresponding to a Non-Acknowledge */ + hi2c->ErrorCode |= HAL_I2C_ERROR_AF; + } + + hi2c->Mode = HAL_I2C_MODE_NONE; + hi2c->XferISR = NULL; + + if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE) + { + /* Call the corresponding callback to inform upper layer of End of Transfer */ + I2C_ITError(hi2c, hi2c->ErrorCode); + + /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */ + if (hi2c->State == HAL_I2C_STATE_LISTEN) + { + /* Call I2C Listen complete process */ + I2C_ITListenCplt(hi2c, tmpITFlags); + } + } + else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME) + { + /* Call the Sequential Complete callback, to inform upper layer of the end of Transfer */ + I2C_ITSlaveSeqCplt(hi2c); + + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->State = HAL_I2C_STATE_READY; + hi2c->PreviousState = I2C_STATE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->ListenCpltCallback(hi2c); +#else + HAL_I2C_ListenCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + /* Call the corresponding callback to inform upper layer of End of Transfer */ + else if (hi2c->State == HAL_I2C_STATE_BUSY_RX) + { + hi2c->State = HAL_I2C_STATE_READY; + hi2c->PreviousState = I2C_STATE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->SlaveRxCpltCallback(hi2c); +#else + HAL_I2C_SlaveRxCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + else + { + hi2c->State = HAL_I2C_STATE_READY; + hi2c->PreviousState = I2C_STATE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->SlaveTxCpltCallback(hi2c); +#else + HAL_I2C_SlaveTxCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } +} + +/** + * @brief I2C Listen complete process. + * @param hi2c I2C handle. + * @param ITFlags Interrupt flags to handle. + * @retval None + */ +static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags) +{ + /* Reset handle parameters */ + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->PreviousState = I2C_STATE_NONE; + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + hi2c->XferISR = NULL; + + /* Store Last receive data if any */ + if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET) + { + /* Read data from RXDR */ + *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + if ((hi2c->XferSize > 0U)) + { + hi2c->XferSize--; + hi2c->XferCount--; + + /* Set ErrorCode corresponding to a Non-Acknowledge */ + hi2c->ErrorCode |= HAL_I2C_ERROR_AF; + } + } + + /* Disable all Interrupts*/ + I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT); + + /* Clear NACK Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->ListenCpltCallback(hi2c); +#else + HAL_I2C_ListenCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ +} + +/** + * @brief I2C interrupts error process. + * @param hi2c I2C handle. + * @param ErrorCode Error code to handle. + * @retval None + */ +static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode) +{ + HAL_I2C_StateTypeDef tmpstate = hi2c->State; + uint32_t tmppreviousstate; + + /* Reset handle parameters */ + hi2c->Mode = HAL_I2C_MODE_NONE; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferCount = 0U; + + /* Set new error code */ + hi2c->ErrorCode |= ErrorCode; + + /* Disable Interrupts */ + if ((tmpstate == HAL_I2C_STATE_LISTEN) || + (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) || + (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN)) + { + /* Disable all interrupts, except interrupts related to LISTEN state */ + I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT); + + /* keep HAL_I2C_STATE_LISTEN if set */ + hi2c->State = HAL_I2C_STATE_LISTEN; + hi2c->XferISR = I2C_Slave_ISR_IT; + } + else + { + /* Disable all interrupts */ + I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT); + + /* If state is an abort treatment on going, don't change state */ + /* This change will be do later */ + if (hi2c->State != HAL_I2C_STATE_ABORT) + { + /* Set HAL_I2C_STATE_READY */ + hi2c->State = HAL_I2C_STATE_READY; + } + hi2c->XferISR = NULL; + } + + /* Abort DMA TX transfer if any */ + tmppreviousstate = hi2c->PreviousState; + if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \ + (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX))) + { + if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN) + { + hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN; + } + + if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY) + { + /* Set the I2C DMA Abort callback : + will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */ + hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Abort DMA TX */ + if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK) + { + /* Call Directly XferAbortCallback function in case of error */ + hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx); + } + } + else + { + I2C_TreatErrorCallback(hi2c); + } + } + /* Abort DMA RX transfer if any */ + else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \ + (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX))) + { + if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN) + { + hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN; + } + + if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY) + { + /* Set the I2C DMA Abort callback : + will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */ + hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Abort DMA RX */ + if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK) + { + /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */ + hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx); + } + } + else + { + I2C_TreatErrorCallback(hi2c); + } + } + else + { + I2C_TreatErrorCallback(hi2c); + } +} + +/** + * @brief I2C Error callback treatment. + * @param hi2c I2C handle. + * @retval None + */ +static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c) +{ + if (hi2c->State == HAL_I2C_STATE_ABORT) + { + hi2c->State = HAL_I2C_STATE_READY; + hi2c->PreviousState = I2C_STATE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->AbortCpltCallback(hi2c); +#else + HAL_I2C_AbortCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + else + { + hi2c->PreviousState = I2C_STATE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->ErrorCallback(hi2c); +#else + HAL_I2C_ErrorCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } +} + +/** + * @brief I2C Tx data register flush process. + * @param hi2c I2C handle. + * @retval None + */ +static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c) +{ + /* If a pending TXIS flag is set */ + /* Write a dummy data in TXDR to clear it */ + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET) + { + hi2c->Instance->TXDR = 0x00U; + } + + /* Flush TX register if not empty */ + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET) + { + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE); + } +} + +/** + * @brief DMA I2C master transmit process complete callback. + * @param hdma DMA handle + * @retval None + */ +static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma) +{ + I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */ + + /* Disable DMA Request */ + hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN; + + /* If last transfer, enable STOP interrupt */ + if (hi2c->XferCount == 0U) + { + /* Enable STOP interrupt */ + I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT); + } + /* else prepare a new DMA transfer and enable TCReload interrupt */ + else + { + /* Update Buffer pointer */ + hi2c->pBuffPtr += hi2c->XferSize; + + /* Set the XferSize to transfer */ + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + } + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize) != HAL_OK) + { + /* Call the corresponding callback to inform upper layer of End of Transfer */ + I2C_ITError(hi2c, HAL_I2C_ERROR_DMA); + } + else + { + /* Enable TC interrupts */ + I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT); + } + } +} + +/** + * @brief DMA I2C slave transmit process complete callback. + * @param hdma DMA handle + * @retval None + */ +static void I2C_DMASlaveTransmitCplt(DMA_HandleTypeDef *hdma) +{ + I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */ + uint32_t tmpoptions = hi2c->XferOptions; + + if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME)) + { + /* Disable DMA Request */ + hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN; + + /* Last Byte is Transmitted */ + /* Call I2C Slave Sequential complete process */ + I2C_ITSlaveSeqCplt(hi2c); + } + else + { + /* No specific action, Master fully manage the generation of STOP condition */ + /* Mean that this generation can arrive at any time, at the end or during DMA process */ + /* So STOP condition should be manage through Interrupt treatment */ + } +} + +/** + * @brief DMA I2C master receive process complete callback. + * @param hdma DMA handle + * @retval None + */ +static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma) +{ + I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */ + + /* Disable DMA Request */ + hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN; + + /* If last transfer, enable STOP interrupt */ + if (hi2c->XferCount == 0U) + { + /* Enable STOP interrupt */ + I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT); + } + /* else prepare a new DMA transfer and enable TCReload interrupt */ + else + { + /* Update Buffer pointer */ + hi2c->pBuffPtr += hi2c->XferSize; + + /* Set the XferSize to transfer */ + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + } + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize) != HAL_OK) + { + /* Call the corresponding callback to inform upper layer of End of Transfer */ + I2C_ITError(hi2c, HAL_I2C_ERROR_DMA); + } + else + { + /* Enable TC interrupts */ + I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT); + } + } +} + +/** + * @brief DMA I2C slave receive process complete callback. + * @param hdma DMA handle + * @retval None + */ +static void I2C_DMASlaveReceiveCplt(DMA_HandleTypeDef *hdma) +{ + I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */ + uint32_t tmpoptions = hi2c->XferOptions; + + if ((__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U) && \ + (tmpoptions != I2C_NO_OPTION_FRAME)) + { + /* Disable DMA Request */ + hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN; + + /* Call I2C Slave Sequential complete process */ + I2C_ITSlaveSeqCplt(hi2c); + } + else + { + /* No specific action, Master fully manage the generation of STOP condition */ + /* Mean that this generation can arrive at any time, at the end or during DMA process */ + /* So STOP condition should be manage through Interrupt treatment */ + } +} + +/** + * @brief DMA I2C communication error callback. + * @param hdma DMA handle + * @retval None + */ +static void I2C_DMAError(DMA_HandleTypeDef *hdma) +{ + I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */ + + /* Disable Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + + /* Call the corresponding callback to inform upper layer of End of Transfer */ + I2C_ITError(hi2c, HAL_I2C_ERROR_DMA); +} + +/** + * @brief DMA I2C communication abort callback + * (To be called at end of DMA Abort procedure). + * @param hdma DMA handle. + * @retval None + */ +static void I2C_DMAAbort(DMA_HandleTypeDef *hdma) +{ + I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */ + + /* Reset AbortCpltCallback */ + if (hi2c->hdmatx != NULL) + { + hi2c->hdmatx->XferAbortCallback = NULL; + } + if (hi2c->hdmarx != NULL) + { + hi2c->hdmarx->XferAbortCallback = NULL; + } + + I2C_TreatErrorCallback(hi2c); +} + +/** + * @brief This function handles I2C Communication Timeout. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param Flag Specifies the I2C flag to check. + * @param Status The new Flag status (SET or RESET). + * @param Timeout Timeout duration + * @param Tickstart Tick start value + * @retval HAL status + */ +static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, + uint32_t Timeout, uint32_t Tickstart) +{ + while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status) + { + /* Check for the Timeout */ + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) + { + hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT; + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + return HAL_ERROR; + } + } + } + return HAL_OK; +} + +/** + * @brief This function handles I2C Communication Timeout for specific usage of TXIS flag. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param Timeout Timeout duration + * @param Tickstart Tick start value + * @retval HAL status + */ +static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart) +{ + while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET) + { + /* Check if a NACK is detected */ + if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Check for the Timeout */ + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) + { + hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT; + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + } + } + return HAL_OK; +} + +/** + * @brief This function handles I2C Communication Timeout for specific usage of STOP flag. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param Timeout Timeout duration + * @param Tickstart Tick start value + * @retval HAL status + */ +static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart) +{ + while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) + { + /* Check if a NACK is detected */ + if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Check for the Timeout */ + if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) + { + hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT; + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + } + return HAL_OK; +} + +/** + * @brief This function handles I2C Communication Timeout for specific usage of RXNE flag. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param Timeout Timeout duration + * @param Tickstart Tick start value + * @retval HAL status + */ +static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart) +{ + while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) + { + /* Check if a NACK is detected */ + if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Check if a STOPF is detected */ + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) + { + /* Check if an RXNE is pending */ + /* Store Last receive data if any */ + if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U)) + { + /* Return HAL_OK */ + /* The Reading of data from RXDR will be done in caller function */ + return HAL_OK; + } + else + { + /* Clear STOP Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + + /* Clear Configuration Register 2 */ + I2C_RESET_CR2(hi2c); + + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + } + + /* Check for the Timeout */ + if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) + { + hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT; + hi2c->State = HAL_I2C_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + } + return HAL_OK; +} + +/** + * @brief This function handles Acknowledge failed detection during an I2C Communication. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param Timeout Timeout duration + * @param Tickstart Tick start value + * @retval HAL status + */ +static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart) +{ + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET) + { + /* Wait until STOP Flag is reset */ + /* AutoEnd should be initiate after AF */ + while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) + { + /* Check for the Timeout */ + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) + { + hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT; + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + } + } + + /* Clear NACKF Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + + /* Clear STOP Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + + /* Flush TX register */ + I2C_Flush_TXDR(hi2c); + + /* Clear Configuration Register 2 */ + I2C_RESET_CR2(hi2c); + + hi2c->ErrorCode |= HAL_I2C_ERROR_AF; + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + return HAL_OK; +} + +/** + * @brief Handles I2Cx communication when starting transfer or during transfer (TC or TCR flag are set). + * @param hi2c I2C handle. + * @param DevAddress Specifies the slave address to be programmed. + * @param Size Specifies the number of bytes to be programmed. + * This parameter must be a value between 0 and 255. + * @param Mode New state of the I2C START condition generation. + * This parameter can be one of the following values: + * @arg @ref I2C_RELOAD_MODE Enable Reload mode . + * @arg @ref I2C_AUTOEND_MODE Enable Automatic end mode. + * @arg @ref I2C_SOFTEND_MODE Enable Software end mode. + * @param Request New state of the I2C START condition generation. + * This parameter can be one of the following values: + * @arg @ref I2C_NO_STARTSTOP Don't Generate stop and start condition. + * @arg @ref I2C_GENERATE_STOP Generate stop condition (Size should be set to 0). + * @arg @ref I2C_GENERATE_START_READ Generate Restart for read request. + * @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request. + * @retval None + */ +static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, + uint32_t Request) +{ + /* Check the parameters */ + assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance)); + assert_param(IS_TRANSFER_MODE(Mode)); + assert_param(IS_TRANSFER_REQUEST(Request)); + + /* update CR2 register */ + MODIFY_REG(hi2c->Instance->CR2, + ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \ + (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \ + (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | + (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request)); +} + +/** + * @brief Manage the enabling of Interrupts. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param InterruptRequest Value of @ref I2C_Interrupt_configuration_definition. + * @retval None + */ +static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest) +{ + uint32_t tmpisr = 0U; + + if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \ + (hi2c->XferISR == I2C_Slave_ISR_DMA)) + { + if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT) + { + /* Enable ERR, STOP, NACK and ADDR interrupts */ + tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI; + } + + if (InterruptRequest == I2C_XFER_ERROR_IT) + { + /* Enable ERR and NACK interrupts */ + tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI; + } + + if (InterruptRequest == I2C_XFER_CPLT_IT) + { + /* Enable STOP interrupts */ + tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI); + } + + if (InterruptRequest == I2C_XFER_RELOAD_IT) + { + /* Enable TC interrupts */ + tmpisr |= I2C_IT_TCI; + } + } + else + { + if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT) + { + /* Enable ERR, STOP, NACK, and ADDR interrupts */ + tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI; + } + + if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT) + { + /* Enable ERR, TC, STOP, NACK and RXI interrupts */ + tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI; + } + + if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT) + { + /* Enable ERR, TC, STOP, NACK and TXI interrupts */ + tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI; + } + + if (InterruptRequest == I2C_XFER_CPLT_IT) + { + /* Enable STOP interrupts */ + tmpisr |= I2C_IT_STOPI; + } + } + + /* Enable interrupts only at the end */ + /* to avoid the risk of I2C interrupt handle execution before */ + /* all interrupts requested done */ + __HAL_I2C_ENABLE_IT(hi2c, tmpisr); +} + +/** + * @brief Manage the disabling of Interrupts. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param InterruptRequest Value of @ref I2C_Interrupt_configuration_definition. + * @retval None + */ +static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest) +{ + uint32_t tmpisr = 0U; + + if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT) + { + /* Disable TC and TXI interrupts */ + tmpisr |= I2C_IT_TCI | I2C_IT_TXI; + + if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN) + { + /* Disable NACK and STOP interrupts */ + tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI; + } + } + + if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT) + { + /* Disable TC and RXI interrupts */ + tmpisr |= I2C_IT_TCI | I2C_IT_RXI; + + if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN) + { + /* Disable NACK and STOP interrupts */ + tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI; + } + } + + if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT) + { + /* Disable ADDR, NACK and STOP interrupts */ + tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI; + } + + if (InterruptRequest == I2C_XFER_ERROR_IT) + { + /* Enable ERR and NACK interrupts */ + tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI; + } + + if (InterruptRequest == I2C_XFER_CPLT_IT) + { + /* Enable STOP interrupts */ + tmpisr |= I2C_IT_STOPI; + } + + if (InterruptRequest == I2C_XFER_RELOAD_IT) + { + /* Enable TC interrupts */ + tmpisr |= I2C_IT_TCI; + } + + /* Disable interrupts only at the end */ + /* to avoid a breaking situation like at "t" time */ + /* all disable interrupts request are not done */ + __HAL_I2C_DISABLE_IT(hi2c, tmpisr); +} + +/** + * @brief Convert I2Cx OTHER_xxx XferOptions to functional XferOptions. + * @param hi2c I2C handle. + * @retval None + */ +static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c) +{ + /* if user set XferOptions to I2C_OTHER_FRAME */ + /* it request implicitly to generate a restart condition */ + /* set XferOptions to I2C_FIRST_FRAME */ + if (hi2c->XferOptions == I2C_OTHER_FRAME) + { + hi2c->XferOptions = I2C_FIRST_FRAME; + } + /* else if user set XferOptions to I2C_OTHER_AND_LAST_FRAME */ + /* it request implicitly to generate a restart condition */ + /* then generate a stop condition at the end of transfer */ + /* set XferOptions to I2C_FIRST_AND_LAST_FRAME */ + else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME) + { + hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME; + } + else + { + /* Nothing to do */ + } +} + +/** + * @} + */ + +#endif /* HAL_I2C_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c_ex.c b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c_ex.c new file mode 100644 index 0000000..c304bf6 --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c_ex.c @@ -0,0 +1,339 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_i2c_ex.c + * @author MCD Application Team + * @brief I2C Extended HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of I2C Extended peripheral: + * + Extended features functions + * + @verbatim + ============================================================================== + ##### I2C peripheral Extended features ##### + ============================================================================== + + [..] Comparing to other previous devices, the I2C interface for STM32L4xx + devices contains the following additional features + + (+) Possibility to disable or enable Analog Noise Filter + (+) Use of a configured Digital Noise Filter + (+) Disable or enable wakeup from Stop mode(s) + (+) Disable or enable Fast Mode Plus + + ##### How to use this driver ##### + ============================================================================== + [..] This driver provides functions to configure Noise Filter and Wake Up Feature + (#) Configure I2C Analog noise filter using the function HAL_I2CEx_ConfigAnalogFilter() + (#) Configure I2C Digital noise filter using the function HAL_I2CEx_ConfigDigitalFilter() + (#) Configure the enable or disable of I2C Wake Up Mode using the functions : + (++) HAL_I2CEx_EnableWakeUp() + (++) HAL_I2CEx_DisableWakeUp() + (#) Configure the enable or disable of fast mode plus driving capability using the functions : + (++) HAL_I2CEx_EnableFastModePlus() + (++) HAL_I2CEx_DisableFastModePlus() + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal.h" + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + +/** @defgroup I2CEx I2CEx + * @brief I2C Extended HAL module driver + * @{ + */ + +#ifdef HAL_I2C_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/** @defgroup I2CEx_Exported_Functions I2C Extended Exported Functions + * @{ + */ + +/** @defgroup I2CEx_Exported_Functions_Group1 Extended features functions + * @brief Extended features functions + * +@verbatim + =============================================================================== + ##### Extended features functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Configure Noise Filters + (+) Configure Wake Up Feature + (+) Configure Fast Mode Plus + +@endverbatim + * @{ + */ + +/** + * @brief Configure I2C Analog noise filter. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2Cx peripheral. + * @param AnalogFilter New state of the Analog filter. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter) +{ + /* Check the parameters */ + assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance)); + assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY; + + /* Disable the selected I2C peripheral */ + __HAL_I2C_DISABLE(hi2c); + + /* Reset I2Cx ANOFF bit */ + hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF); + + /* Set analog filter bit*/ + hi2c->Instance->CR1 |= AnalogFilter; + + __HAL_I2C_ENABLE(hi2c); + + hi2c->State = HAL_I2C_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Configure I2C Digital noise filter. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2Cx peripheral. + * @param DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter) +{ + uint32_t tmpreg; + + /* Check the parameters */ + assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance)); + assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY; + + /* Disable the selected I2C peripheral */ + __HAL_I2C_DISABLE(hi2c); + + /* Get the old register value */ + tmpreg = hi2c->Instance->CR1; + + /* Reset I2Cx DNF bits [11:8] */ + tmpreg &= ~(I2C_CR1_DNF); + + /* Set I2Cx DNF coefficient */ + tmpreg |= DigitalFilter << 8U; + + /* Store the new register value */ + hi2c->Instance->CR1 = tmpreg; + + __HAL_I2C_ENABLE(hi2c); + + hi2c->State = HAL_I2C_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Enable I2C wakeup from Stop mode(s). + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2Cx peripheral. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2CEx_EnableWakeUp(I2C_HandleTypeDef *hi2c) +{ + /* Check the parameters */ + assert_param(IS_I2C_WAKEUP_FROMSTOP_INSTANCE(hi2c->Instance)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY; + + /* Disable the selected I2C peripheral */ + __HAL_I2C_DISABLE(hi2c); + + /* Enable wakeup from stop mode */ + hi2c->Instance->CR1 |= I2C_CR1_WUPEN; + + __HAL_I2C_ENABLE(hi2c); + + hi2c->State = HAL_I2C_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Disable I2C wakeup from Stop mode(s). + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2Cx peripheral. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2CEx_DisableWakeUp(I2C_HandleTypeDef *hi2c) +{ + /* Check the parameters */ + assert_param(IS_I2C_WAKEUP_FROMSTOP_INSTANCE(hi2c->Instance)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY; + + /* Disable the selected I2C peripheral */ + __HAL_I2C_DISABLE(hi2c); + + /* Enable wakeup from stop mode */ + hi2c->Instance->CR1 &= ~(I2C_CR1_WUPEN); + + __HAL_I2C_ENABLE(hi2c); + + hi2c->State = HAL_I2C_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Enable the I2C fast mode plus driving capability. + * @param ConfigFastModePlus Selects the pin. + * This parameter can be one of the @ref I2CEx_FastModePlus values + * @note For I2C1, fast mode plus driving capability can be enabled on all selected + * I2C1 pins using I2C_FASTMODEPLUS_I2C1 parameter or independently + * on each one of the following pins PB6, PB7, PB8 and PB9. + * @note For remaining I2C1 pins (PA14, PA15...) fast mode plus driving capability + * can be enabled only by using I2C_FASTMODEPLUS_I2C1 parameter. + * @note For all I2C2 pins fast mode plus driving capability can be enabled + * only by using I2C_FASTMODEPLUS_I2C2 parameter. + * @note For all I2C3 pins fast mode plus driving capability can be enabled + * only by using I2C_FASTMODEPLUS_I2C3 parameter. + * @note For all I2C4 pins fast mode plus driving capability can be enabled + * only by using I2C_FASTMODEPLUS_I2C4 parameter. + * @retval None + */ +void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus) +{ + /* Check the parameter */ + assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus)); + + /* Enable SYSCFG clock */ + __HAL_RCC_SYSCFG_CLK_ENABLE(); + + /* Enable fast mode plus driving capability for selected pin */ + SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus); +} + +/** + * @brief Disable the I2C fast mode plus driving capability. + * @param ConfigFastModePlus Selects the pin. + * This parameter can be one of the @ref I2CEx_FastModePlus values + * @note For I2C1, fast mode plus driving capability can be disabled on all selected + * I2C1 pins using I2C_FASTMODEPLUS_I2C1 parameter or independently + * on each one of the following pins PB6, PB7, PB8 and PB9. + * @note For remaining I2C1 pins (PA14, PA15...) fast mode plus driving capability + * can be disabled only by using I2C_FASTMODEPLUS_I2C1 parameter. + * @note For all I2C2 pins fast mode plus driving capability can be disabled + * only by using I2C_FASTMODEPLUS_I2C2 parameter. + * @note For all I2C3 pins fast mode plus driving capability can be disabled + * only by using I2C_FASTMODEPLUS_I2C3 parameter. + * @note For all I2C4 pins fast mode plus driving capability can be disabled + * only by using I2C_FASTMODEPLUS_I2C4 parameter. + * @retval None + */ +void HAL_I2CEx_DisableFastModePlus(uint32_t ConfigFastModePlus) +{ + /* Check the parameter */ + assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus)); + + /* Enable SYSCFG clock */ + __HAL_RCC_SYSCFG_CLK_ENABLE(); + + /* Disable fast mode plus driving capability for selected pin */ + CLEAR_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus); +} + +/** + * @} + */ + +/** + * @} + */ + +#endif /* HAL_I2C_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr.c b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr.c new file mode 100644 index 0000000..bee73b0 --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr.c @@ -0,0 +1,661 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_pwr.c + * @author MCD Application Team + * @brief PWR HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the Power Controller (PWR) peripheral: + * + Initialization/de-initialization functions + * + Peripheral Control functions + * + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal.h" + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + +/** @defgroup PWR PWR + * @brief PWR HAL module driver + * @{ + */ + +#ifdef HAL_PWR_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ + +/** @defgroup PWR_Private_Defines PWR Private Defines + * @{ + */ + +/** @defgroup PWR_PVD_Mode_Mask PWR PVD Mode Mask + * @{ + */ +#define PVD_MODE_IT ((uint32_t)0x00010000) /*!< Mask for interruption yielded by PVD threshold crossing */ +#define PVD_MODE_EVT ((uint32_t)0x00020000) /*!< Mask for event yielded by PVD threshold crossing */ +#define PVD_RISING_EDGE ((uint32_t)0x00000001) /*!< Mask for rising edge set as PVD trigger */ +#define PVD_FALLING_EDGE ((uint32_t)0x00000002) /*!< Mask for falling edge set as PVD trigger */ +/** + * @} + */ + +/** + * @} + */ + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup PWR_Exported_Functions PWR Exported Functions + * @{ + */ + +/** @defgroup PWR_Exported_Functions_Group1 Initialization and de-initialization functions + * @brief Initialization and de-initialization functions + * +@verbatim + =============================================================================== + ##### Initialization and de-initialization functions ##### + =============================================================================== + [..] + +@endverbatim + * @{ + */ + +/** + * @brief Deinitialize the HAL PWR peripheral registers to their default reset values. + * @retval None + */ +void HAL_PWR_DeInit(void) +{ + __HAL_RCC_PWR_FORCE_RESET(); + __HAL_RCC_PWR_RELEASE_RESET(); +} + +/** + * @brief Enable access to the backup domain + * (RTC registers, RTC backup data registers). + * @note After reset, the backup domain is protected against + * possible unwanted write accesses. + * @note RTCSEL that sets the RTC clock source selection is in the RTC back-up domain. + * In order to set or modify the RTC clock, the backup domain access must be + * disabled. + * @note LSEON bit that switches on and off the LSE crystal belongs as well to the + * back-up domain. + * @retval None + */ +void HAL_PWR_EnableBkUpAccess(void) +{ + SET_BIT(PWR->CR1, PWR_CR1_DBP); +} + +/** + * @brief Disable access to the backup domain + * (RTC registers, RTC backup data registers). + * @retval None + */ +void HAL_PWR_DisableBkUpAccess(void) +{ + CLEAR_BIT(PWR->CR1, PWR_CR1_DBP); +} + + + + +/** + * @} + */ + + + +/** @defgroup PWR_Exported_Functions_Group2 Peripheral Control functions + * @brief Low Power modes configuration functions + * +@verbatim + + =============================================================================== + ##### Peripheral Control functions ##### + =============================================================================== + + [..] + *** PVD configuration *** + ========================= + [..] + (+) The PVD is used to monitor the VDD power supply by comparing it to a + threshold selected by the PVD Level (PLS[2:0] bits in PWR_CR2 register). + + (+) PVDO flag is available to indicate if VDD/VDDA is higher or lower + than the PVD threshold. This event is internally connected to the EXTI + line16 and can generate an interrupt if enabled. This is done through + __HAL_PVD_EXTI_ENABLE_IT() macro. + (+) The PVD is stopped in Standby mode. + + + *** WakeUp pin configuration *** + ================================ + [..] + (+) WakeUp pins are used to wakeup the system from Standby mode or Shutdown mode. + The polarity of these pins can be set to configure event detection on high + level (rising edge) or low level (falling edge). + + + + *** Low Power modes configuration *** + ===================================== + [..] + The devices feature 8 low-power modes: + (+) Low-power Run mode: core and peripherals are running, main regulator off, low power regulator on. + (+) Sleep mode: Cortex-M4 core stopped, peripherals kept running, main and low power regulators on. + (+) Low-power Sleep mode: Cortex-M4 core stopped, peripherals kept running, main regulator off, low power regulator on. + (+) Stop 0 mode: all clocks are stopped except LSI and LSE, main and low power regulators on. + (+) Stop 1 mode: all clocks are stopped except LSI and LSE, main regulator off, low power regulator on. + (+) Stop 2 mode: all clocks are stopped except LSI and LSE, main regulator off, low power regulator on, reduced set of waking up IPs compared to Stop 1 mode. + (+) Standby mode with SRAM2: all clocks are stopped except LSI and LSE, SRAM2 content preserved, main regulator off, low power regulator on. + (+) Standby mode without SRAM2: all clocks are stopped except LSI and LSE, main and low power regulators off. + (+) Shutdown mode: all clocks are stopped except LSE, main and low power regulators off. + + + *** Low-power run mode *** + ========================== + [..] + (+) Entry: (from main run mode) + (++) set LPR bit with HAL_PWREx_EnableLowPowerRunMode() API after having decreased the system clock below 2 MHz. + + (+) Exit: + (++) clear LPR bit then wait for REGLP bit to be reset with HAL_PWREx_DisableLowPowerRunMode() API. Only + then can the system clock frequency be increased above 2 MHz. + + + *** Sleep mode / Low-power sleep mode *** + ========================================= + [..] + (+) Entry: + The Sleep mode / Low-power Sleep mode is entered thru HAL_PWR_EnterSLEEPMode() API + in specifying whether or not the regulator is forced to low-power mode and if exit is interrupt or event-triggered. + (++) PWR_MAINREGULATOR_ON: Sleep mode (regulator in main mode). + (++) PWR_LOWPOWERREGULATOR_ON: Low-power sleep (regulator in low power mode). + In the latter case, the system clock frequency must have been decreased below 2 MHz beforehand. + (++) PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction + (++) PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction + + (+) WFI Exit: + (++) Any peripheral interrupt acknowledged by the nested vectored interrupt + controller (NVIC) or any wake-up event. + + (+) WFE Exit: + (++) Any wake-up event such as an EXTI line configured in event mode. + + [..] When exiting the Low-power sleep mode by issuing an interrupt or a wakeup event, + the MCU is in Low-power Run mode. + + *** Stop 0, Stop 1 and Stop 2 modes *** + =============================== + [..] + (+) Entry: + The Stop 0, Stop 1 or Stop 2 modes are entered thru the following API's: + (++) HAL_PWREx_EnterSTOP0Mode() for mode 0 or HAL_PWREx_EnterSTOP1Mode() for mode 1 or for porting reasons HAL_PWR_EnterSTOPMode(). + (++) HAL_PWREx_EnterSTOP2Mode() for mode 2. + (+) Regulator setting (applicable to HAL_PWR_EnterSTOPMode() only): + (++) PWR_MAINREGULATOR_ON + (++) PWR_LOWPOWERREGULATOR_ON + (+) Exit (interrupt or event-triggered, specified when entering STOP mode): + (++) PWR_STOPENTRY_WFI: enter Stop mode with WFI instruction + (++) PWR_STOPENTRY_WFE: enter Stop mode with WFE instruction + + (+) WFI Exit: + (++) Any EXTI Line (Internal or External) configured in Interrupt mode. + (++) Some specific communication peripherals (USART, LPUART, I2C) interrupts + when programmed in wakeup mode. + (+) WFE Exit: + (++) Any EXTI Line (Internal or External) configured in Event mode. + + [..] + When exiting Stop 0 and Stop 1 modes, the MCU is either in Run mode or in Low-power Run mode + depending on the LPR bit setting. + When exiting Stop 2 mode, the MCU is in Run mode. + + *** Standby mode *** + ==================== + [..] + The Standby mode offers two options: + (+) option a) all clocks off except LSI and LSE, RRS bit set (keeps voltage regulator in low power mode). + SRAM and registers contents are lost except for the SRAM2 content, the RTC registers, RTC backup registers + and Standby circuitry. + (+) option b) all clocks off except LSI and LSE, RRS bit cleared (voltage regulator then disabled). + SRAM and register contents are lost except for the RTC registers, RTC backup registers + and Standby circuitry. + + (++) Entry: + (+++) The Standby mode is entered thru HAL_PWR_EnterSTANDBYMode() API. + SRAM1 and register contents are lost except for registers in the Backup domain and + Standby circuitry. SRAM2 content can be preserved if the bit RRS is set in PWR_CR3 register. + To enable this feature, the user can resort to HAL_PWREx_EnableSRAM2ContentRetention() API + to set RRS bit. + + (++) Exit: + (+++) WKUP pin rising edge, RTC alarm or wakeup, tamper event, time-stamp event, + external reset in NRST pin, IWDG reset. + + [..] After waking up from Standby mode, program execution restarts in the same way as after a Reset. + + + *** Shutdown mode *** + ====================== + [..] + In Shutdown mode, + voltage regulator is disabled, all clocks are off except LSE, RRS bit is cleared. + SRAM and registers contents are lost except for backup domain registers. + + (+) Entry: + The Shutdown mode is entered thru HAL_PWREx_EnterSHUTDOWNMode() API. + + (+) Exit: + (++) WKUP pin rising edge, RTC alarm or wakeup, tamper event, time-stamp event, + external reset in NRST pin. + + [..] After waking up from Shutdown mode, program execution restarts in the same way as after a Reset. + + + *** Auto-wakeup (AWU) from low-power mode *** + ============================================= + [..] + The MCU can be woken up from low-power mode by an RTC Alarm event, an RTC + Wakeup event, a tamper event or a time-stamp event, without depending on + an external interrupt (Auto-wakeup mode). + + (+) RTC auto-wakeup (AWU) from the Stop, Standby and Shutdown modes + + + (++) To wake up from the Stop mode with an RTC alarm event, it is necessary to + configure the RTC to generate the RTC alarm using the HAL_RTC_SetAlarm_IT() function. + + (++) To wake up from the Stop mode with an RTC Tamper or time stamp event, it + is necessary to configure the RTC to detect the tamper or time stamp event using the + HAL_RTCEx_SetTimeStamp_IT() or HAL_RTCEx_SetTamper_IT() functions. + + (++) To wake up from the Stop mode with an RTC WakeUp event, it is necessary to + configure the RTC to generate the RTC WakeUp event using the HAL_RTCEx_SetWakeUpTimer_IT() function. + +@endverbatim + * @{ + */ + + + +/** + * @brief Configure the voltage threshold detected by the Power Voltage Detector (PVD). + * @param sConfigPVD: pointer to a PWR_PVDTypeDef structure that contains the PVD + * configuration information. + * @note Refer to the electrical characteristics of your device datasheet for + * more details about the voltage thresholds corresponding to each + * detection level. + * @retval None + */ +HAL_StatusTypeDef HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD) +{ + /* Check the parameters */ + assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel)); + assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode)); + + /* Set PLS bits according to PVDLevel value */ + MODIFY_REG(PWR->CR2, PWR_CR2_PLS, sConfigPVD->PVDLevel); + + /* Clear any previous config. Keep it clear if no event or IT mode is selected */ + __HAL_PWR_PVD_EXTI_DISABLE_EVENT(); + __HAL_PWR_PVD_EXTI_DISABLE_IT(); + __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); + __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE(); + + /* Configure interrupt mode */ + if((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT) + { + __HAL_PWR_PVD_EXTI_ENABLE_IT(); + } + + /* Configure event mode */ + if((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT) + { + __HAL_PWR_PVD_EXTI_ENABLE_EVENT(); + } + + /* Configure the edge */ + if((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE) + { + __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE(); + } + + if((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE) + { + __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE(); + } + + return HAL_OK; +} + + +/** + * @brief Enable the Power Voltage Detector (PVD). + * @retval None + */ +void HAL_PWR_EnablePVD(void) +{ + SET_BIT(PWR->CR2, PWR_CR2_PVDE); +} + +/** + * @brief Disable the Power Voltage Detector (PVD). + * @retval None + */ +void HAL_PWR_DisablePVD(void) +{ + CLEAR_BIT(PWR->CR2, PWR_CR2_PVDE); +} + + + + +/** + * @brief Enable the WakeUp PINx functionality. + * @param WakeUpPinPolarity: Specifies which Wake-Up pin to enable. + * This parameter can be one of the following legacy values which set the default polarity + * i.e. detection on high level (rising edge): + * @arg @ref PWR_WAKEUP_PIN1, PWR_WAKEUP_PIN2, PWR_WAKEUP_PIN3, PWR_WAKEUP_PIN4, PWR_WAKEUP_PIN5 + * + * or one of the following value where the user can explicitly specify the enabled pin and + * the chosen polarity: + * @arg @ref PWR_WAKEUP_PIN1_HIGH or PWR_WAKEUP_PIN1_LOW + * @arg @ref PWR_WAKEUP_PIN2_HIGH or PWR_WAKEUP_PIN2_LOW + * @arg @ref PWR_WAKEUP_PIN3_HIGH or PWR_WAKEUP_PIN3_LOW + * @arg @ref PWR_WAKEUP_PIN4_HIGH or PWR_WAKEUP_PIN4_LOW + * @arg @ref PWR_WAKEUP_PIN5_HIGH or PWR_WAKEUP_PIN5_LOW + * @note PWR_WAKEUP_PINx and PWR_WAKEUP_PINx_HIGH are equivalent. + * @retval None + */ +void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinPolarity) +{ + assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinPolarity)); + + /* Specifies the Wake-Up pin polarity for the event detection + (rising or falling edge) */ + MODIFY_REG(PWR->CR4, (PWR_CR3_EWUP & WakeUpPinPolarity), (WakeUpPinPolarity >> PWR_WUP_POLARITY_SHIFT)); + + /* Enable wake-up pin */ + SET_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinPolarity)); + + +} + +/** + * @brief Disable the WakeUp PINx functionality. + * @param WakeUpPinx: Specifies the Power Wake-Up pin to disable. + * This parameter can be one of the following values: + * @arg @ref PWR_WAKEUP_PIN1, PWR_WAKEUP_PIN2, PWR_WAKEUP_PIN3, PWR_WAKEUP_PIN4, PWR_WAKEUP_PIN5 + * @retval None + */ +void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx) +{ + assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx)); + + CLEAR_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinx)); +} + + +/** + * @brief Enter Sleep or Low-power Sleep mode. + * @note In Sleep/Low-power Sleep mode, all I/O pins keep the same state as in Run mode. + * @param Regulator: Specifies the regulator state in Sleep/Low-power Sleep mode. + * This parameter can be one of the following values: + * @arg @ref PWR_MAINREGULATOR_ON Sleep mode (regulator in main mode) + * @arg @ref PWR_LOWPOWERREGULATOR_ON Low-power Sleep mode (regulator in low-power mode) + * @note Low-power Sleep mode is entered from Low-power Run mode. Therefore, if not yet + * in Low-power Run mode before calling HAL_PWR_EnterSLEEPMode() with Regulator set + * to PWR_LOWPOWERREGULATOR_ON, the user can optionally configure the + * Flash in power-down monde in setting the SLEEP_PD bit in FLASH_ACR register. + * Additionally, the clock frequency must be reduced below 2 MHz. + * Setting SLEEP_PD in FLASH_ACR then appropriately reducing the clock frequency must + * be done before calling HAL_PWR_EnterSLEEPMode() API. + * @note When exiting Low-power Sleep mode, the MCU is in Low-power Run mode. To move in + * Run mode, the user must resort to HAL_PWREx_DisableLowPowerRunMode() API. + * @param SLEEPEntry: Specifies if Sleep mode is entered with WFI or WFE instruction. + * This parameter can be one of the following values: + * @arg @ref PWR_SLEEPENTRY_WFI enter Sleep or Low-power Sleep mode with WFI instruction + * @arg @ref PWR_SLEEPENTRY_WFE enter Sleep or Low-power Sleep mode with WFE instruction + * @note When WFI entry is used, tick interrupt have to be disabled if not desired as + * the interrupt wake up source. + * @retval None + */ +void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry) +{ + /* Check the parameters */ + assert_param(IS_PWR_REGULATOR(Regulator)); + assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry)); + + /* Set Regulator parameter */ + if (Regulator == PWR_MAINREGULATOR_ON) + { + /* If in low-power run mode at this point, exit it */ + if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) + { + if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK) + { + return ; + } + } + /* Regulator now in main mode. */ + } + else + { + /* If in run mode, first move to low-power run mode. + The system clock frequency must be below 2 MHz at this point. */ + if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF) == RESET) + { + HAL_PWREx_EnableLowPowerRunMode(); + } + } + + /* Clear SLEEPDEEP bit of Cortex System Control Register */ + CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk)); + + /* Select SLEEP mode entry -------------------------------------------------*/ + if(SLEEPEntry == PWR_SLEEPENTRY_WFI) + { + /* Request Wait For Interrupt */ + __WFI(); + } + else + { + /* Request Wait For Event */ + __SEV(); + __WFE(); + __WFE(); + } + +} + + +/** + * @brief Enter Stop mode + * @note This API is named HAL_PWR_EnterSTOPMode to ensure compatibility with legacy code running + * on devices where only "Stop mode" is mentioned with main or low power regulator ON. + * @note In Stop mode, all I/O pins keep the same state as in Run mode. + * @note All clocks in the VCORE domain are stopped; the PLL, the MSI, + * the HSI and the HSE oscillators are disabled. Some peripherals with the wakeup capability + * (I2Cx, USARTx and LPUART) can switch on the HSI to receive a frame, and switch off the HSI + * after receiving the frame if it is not a wakeup frame. In this case, the HSI clock is propagated + * only to the peripheral requesting it. + * SRAM1, SRAM2 and register contents are preserved. + * The BOR is available. + * The voltage regulator can be configured either in normal (Stop 0) or low-power mode (Stop 1). + * @note When exiting Stop 0 or Stop 1 mode by issuing an interrupt or a wakeup event, + * the HSI RC oscillator is selected as system clock if STOPWUCK bit in RCC_CFGR register + * is set; the MSI oscillator is selected if STOPWUCK is cleared. + * @note When the voltage regulator operates in low power mode (Stop 1), an additional + * startup delay is incurred when waking up. + * By keeping the internal regulator ON during Stop mode (Stop 0), the consumption + * is higher although the startup time is reduced. + * @param Regulator: Specifies the regulator state in Stop mode. + * This parameter can be one of the following values: + * @arg @ref PWR_MAINREGULATOR_ON Stop 0 mode (main regulator ON) + * @arg @ref PWR_LOWPOWERREGULATOR_ON Stop 1 mode (low power regulator ON) + * @param STOPEntry: Specifies Stop 0 or Stop 1 mode is entered with WFI or WFE instruction. + * This parameter can be one of the following values: + * @arg @ref PWR_STOPENTRY_WFI Enter Stop 0 or Stop 1 mode with WFI instruction. + * @arg @ref PWR_STOPENTRY_WFE Enter Stop 0 or Stop 1 mode with WFE instruction. + * @retval None + */ +void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry) +{ + /* Check the parameters */ + assert_param(IS_PWR_REGULATOR(Regulator)); + + if(Regulator == PWR_LOWPOWERREGULATOR_ON) + { + HAL_PWREx_EnterSTOP1Mode(STOPEntry); + } + else + { + HAL_PWREx_EnterSTOP0Mode(STOPEntry); + } +} + +/** + * @brief Enter Standby mode. + * @note In Standby mode, the PLL, the HSI, the MSI and the HSE oscillators are switched + * off. The voltage regulator is disabled, except when SRAM2 content is preserved + * in which case the regulator is in low-power mode. + * SRAM1 and register contents are lost except for registers in the Backup domain and + * Standby circuitry. SRAM2 content can be preserved if the bit RRS is set in PWR_CR3 register. + * To enable this feature, the user can resort to HAL_PWREx_EnableSRAM2ContentRetention() API + * to set RRS bit. + * The BOR is available. + * @note The I/Os can be configured either with a pull-up or pull-down or can be kept in analog state. + * HAL_PWREx_EnableGPIOPullUp() and HAL_PWREx_EnableGPIOPullDown() respectively enable Pull Up and + * Pull Down state, HAL_PWREx_DisableGPIOPullUp() and HAL_PWREx_DisableGPIOPullDown() disable the + * same. + * These states are effective in Standby mode only if APC bit is set through + * HAL_PWREx_EnablePullUpPullDownConfig() API. + * @retval None + */ +void HAL_PWR_EnterSTANDBYMode(void) +{ + /* Set Stand-by mode */ + MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STANDBY); + + /* Set SLEEPDEEP bit of Cortex System Control Register */ + SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk)); + +/* This option is used to ensure that store operations are completed */ +#if defined ( __CC_ARM) + __force_stores(); +#endif + /* Request Wait For Interrupt */ + __WFI(); +} + + + +/** + * @brief Indicate Sleep-On-Exit when returning from Handler mode to Thread mode. + * @note Set SLEEPONEXIT bit of SCR register. When this bit is set, the processor + * re-enters SLEEP mode when an interruption handling is over. + * Setting this bit is useful when the processor is expected to run only on + * interruptions handling. + * @retval None + */ +void HAL_PWR_EnableSleepOnExit(void) +{ + /* Set SLEEPONEXIT bit of Cortex System Control Register */ + SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk)); +} + + +/** + * @brief Disable Sleep-On-Exit feature when returning from Handler mode to Thread mode. + * @note Clear SLEEPONEXIT bit of SCR register. When this bit is set, the processor + * re-enters SLEEP mode when an interruption handling is over. + * @retval None + */ +void HAL_PWR_DisableSleepOnExit(void) +{ + /* Clear SLEEPONEXIT bit of Cortex System Control Register */ + CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk)); +} + + + +/** + * @brief Enable CORTEX M4 SEVONPEND bit. + * @note Set SEVONPEND bit of SCR register. When this bit is set, this causes + * WFE to wake up when an interrupt moves from inactive to pended. + * @retval None + */ +void HAL_PWR_EnableSEVOnPend(void) +{ + /* Set SEVONPEND bit of Cortex System Control Register */ + SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk)); +} + + +/** + * @brief Disable CORTEX M4 SEVONPEND bit. + * @note Clear SEVONPEND bit of SCR register. When this bit is set, this causes + * WFE to wake up when an interrupt moves from inactive to pended. + * @retval None + */ +void HAL_PWR_DisableSEVOnPend(void) +{ + /* Clear SEVONPEND bit of Cortex System Control Register */ + CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk)); +} + + + + + +/** + * @brief PWR PVD interrupt callback + * @retval None + */ +__weak void HAL_PWR_PVDCallback(void) +{ + /* NOTE : This function should not be modified; when the callback is needed, + the HAL_PWR_PVDCallback can be implemented in the user file + */ +} + +/** + * @} + */ + +/** + * @} + */ + +#endif /* HAL_PWR_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c new file mode 100644 index 0000000..972a0d8 --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c @@ -0,0 +1,1477 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_pwr_ex.c + * @author MCD Application Team + * @brief Extended PWR HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the Power Controller (PWR) peripheral: + * + Extended Initialization and de-initialization functions + * + Extended Peripheral Control functions + * + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal.h" + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + +/** @defgroup PWREx PWREx + * @brief PWR Extended HAL module driver + * @{ + */ + +#ifdef HAL_PWR_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ + +#if defined (STM32L412xx) || defined (STM32L422xx) || defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) +#define PWR_PORTH_AVAILABLE_PINS ((uint32_t)0x0000000B) /* PH0/PH1/PH3 */ +#elif defined (STM32L451xx) || defined (STM32L452xx) || defined (STM32L462xx) +#define PWR_PORTH_AVAILABLE_PINS ((uint32_t)0x0000000B) /* PH0/PH1/PH3 */ +#elif defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) +#define PWR_PORTH_AVAILABLE_PINS ((uint32_t)0x00000003) /* PH0/PH1 */ +#elif defined (STM32L496xx) || defined (STM32L4A6xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) +#define PWR_PORTH_AVAILABLE_PINS ((uint32_t)0x0000FFFF) /* PH0..PH15 */ +#endif + +#if defined (STM32L496xx) || defined (STM32L4A6xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) +#define PWR_PORTI_AVAILABLE_PINS ((uint32_t)0x00000FFF) /* PI0..PI11 */ +#endif + +/** @defgroup PWR_Extended_Private_Defines PWR Extended Private Defines + * @{ + */ + +/** @defgroup PWREx_PVM_Mode_Mask PWR PVM Mode Mask + * @{ + */ +#define PVM_MODE_IT ((uint32_t)0x00010000) /*!< Mask for interruption yielded by PVM threshold crossing */ +#define PVM_MODE_EVT ((uint32_t)0x00020000) /*!< Mask for event yielded by PVM threshold crossing */ +#define PVM_RISING_EDGE ((uint32_t)0x00000001) /*!< Mask for rising edge set as PVM trigger */ +#define PVM_FALLING_EDGE ((uint32_t)0x00000002) /*!< Mask for falling edge set as PVM trigger */ +/** + * @} + */ + +/** @defgroup PWREx_TimeOut_Value PWR Extended Flag Setting Time Out Value + * @{ + */ +#define PWR_FLAG_SETTING_DELAY_US 50UL /*!< Time out value for REGLPF and VOSF flags setting */ +/** + * @} + */ + + + +/** + * @} + */ + + + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup PWREx_Exported_Functions PWR Extended Exported Functions + * @{ + */ + +/** @defgroup PWREx_Exported_Functions_Group1 Extended Peripheral Control functions + * @brief Extended Peripheral Control functions + * +@verbatim + =============================================================================== + ##### Extended Peripheral Initialization and de-initialization functions ##### + =============================================================================== + [..] + +@endverbatim + * @{ + */ + + +/** + * @brief Return Voltage Scaling Range. + * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2 + * or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable) + */ +uint32_t HAL_PWREx_GetVoltageRange(void) +{ +#if defined(PWR_CR5_R1MODE) + if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2) + { + return PWR_REGULATOR_VOLTAGE_SCALE2; + } + else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE) + { + /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */ + return PWR_REGULATOR_VOLTAGE_SCALE1; + } + else + { + return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST; + } +#else + return (PWR->CR1 & PWR_CR1_VOS); +#endif +} + + + +/** + * @brief Configure the main internal regulator output voltage. + * @param VoltageScaling specifies the regulator output voltage to achieve + * a tradeoff between performance and power consumption. + * This parameter can be one of the following values: + @if STM32L4S9xx + * @arg @ref PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when available, Regulator voltage output range 1 boost mode, + * typical output voltage at 1.2 V, + * system frequency up to 120 MHz. + @endif + * @arg @ref PWR_REGULATOR_VOLTAGE_SCALE1 Regulator voltage output range 1 mode, + * typical output voltage at 1.2 V, + * system frequency up to 80 MHz. + * @arg @ref PWR_REGULATOR_VOLTAGE_SCALE2 Regulator voltage output range 2 mode, + * typical output voltage at 1.0 V, + * system frequency up to 26 MHz. + * @note When moving from Range 1 to Range 2, the system frequency must be decreased to + * a value below 26 MHz before calling HAL_PWREx_ControlVoltageScaling() API. + * When moving from Range 2 to Range 1, the system frequency can be increased to + * a value up to 80 MHz after calling HAL_PWREx_ControlVoltageScaling() API. For + * some devices, the system frequency can be increased up to 120 MHz. + * @note When moving from Range 2 to Range 1, the API waits for VOSF flag to be + * cleared before returning the status. If the flag is not cleared within + * 50 microseconds, HAL_TIMEOUT status is reported. + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling) +{ + uint32_t wait_loop_index; + + assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling)); + +#if defined(PWR_CR5_R1MODE) + if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) + { + /* If current range is range 2 */ + if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2) + { + /* Make sure Range 1 Boost is enabled */ + CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE); + + /* Set Range 1 */ + MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1); + + /* Wait until VOSF is cleared */ + wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1; + while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U)) + { + wait_loop_index--; + } + if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) + { + return HAL_TIMEOUT; + } + } + /* If current range is range 1 normal or boost mode */ + else + { + /* Enable Range 1 Boost (no issue if bit already reset) */ + CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE); + } + } + else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1) + { + /* If current range is range 2 */ + if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2) + { + /* Make sure Range 1 Boost is disabled */ + SET_BIT(PWR->CR5, PWR_CR5_R1MODE); + + /* Set Range 1 */ + MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1); + + /* Wait until VOSF is cleared */ + wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1; + while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U)) + { + wait_loop_index--; + } + if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) + { + return HAL_TIMEOUT; + } + } + /* If current range is range 1 normal or boost mode */ + else + { + /* Disable Range 1 Boost (no issue if bit already set) */ + SET_BIT(PWR->CR5, PWR_CR5_R1MODE); + } + } + else + { + /* Set Range 2 */ + MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2); + /* No need to wait for VOSF to be cleared for this transition */ + /* PWR_CR5_R1MODE bit setting has no effect in Range 2 */ + } + +#else + + /* If Set Range 1 */ + if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1) + { + if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1) + { + /* Set Range 1 */ + MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1); + + /* Wait until VOSF is cleared */ + wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U; + while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U)) + { + wait_loop_index--; + } + if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) + { + return HAL_TIMEOUT; + } + } + } + else + { + if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2) + { + /* Set Range 2 */ + MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2); + /* No need to wait for VOSF to be cleared for this transition */ + } + } +#endif + + return HAL_OK; +} + + +/** + * @brief Enable battery charging. + * When VDD is present, charge the external battery on VBAT thru an internal resistor. + * @param ResistorSelection specifies the resistor impedance. + * This parameter can be one of the following values: + * @arg @ref PWR_BATTERY_CHARGING_RESISTOR_5 5 kOhms resistor + * @arg @ref PWR_BATTERY_CHARGING_RESISTOR_1_5 1.5 kOhms resistor + * @retval None + */ +void HAL_PWREx_EnableBatteryCharging(uint32_t ResistorSelection) +{ + assert_param(IS_PWR_BATTERY_RESISTOR_SELECT(ResistorSelection)); + + /* Specify resistor selection */ + MODIFY_REG(PWR->CR4, PWR_CR4_VBRS, ResistorSelection); + + /* Enable battery charging */ + SET_BIT(PWR->CR4, PWR_CR4_VBE); +} + + +/** + * @brief Disable battery charging. + * @retval None + */ +void HAL_PWREx_DisableBatteryCharging(void) +{ + CLEAR_BIT(PWR->CR4, PWR_CR4_VBE); +} + + +#if defined(PWR_CR2_USV) +/** + * @brief Enable VDDUSB supply. + * @note Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present. + * @retval None + */ +void HAL_PWREx_EnableVddUSB(void) +{ + SET_BIT(PWR->CR2, PWR_CR2_USV); +} + + +/** + * @brief Disable VDDUSB supply. + * @retval None + */ +void HAL_PWREx_DisableVddUSB(void) +{ + CLEAR_BIT(PWR->CR2, PWR_CR2_USV); +} +#endif /* PWR_CR2_USV */ + +#if defined(PWR_CR2_IOSV) +/** + * @brief Enable VDDIO2 supply. + * @note Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present. + * @retval None + */ +void HAL_PWREx_EnableVddIO2(void) +{ + SET_BIT(PWR->CR2, PWR_CR2_IOSV); +} + + +/** + * @brief Disable VDDIO2 supply. + * @retval None + */ +void HAL_PWREx_DisableVddIO2(void) +{ + CLEAR_BIT(PWR->CR2, PWR_CR2_IOSV); +} +#endif /* PWR_CR2_IOSV */ + + +/** + * @brief Enable Internal Wake-up Line. + * @retval None + */ +void HAL_PWREx_EnableInternalWakeUpLine(void) +{ + SET_BIT(PWR->CR3, PWR_CR3_EIWF); +} + + +/** + * @brief Disable Internal Wake-up Line. + * @retval None + */ +void HAL_PWREx_DisableInternalWakeUpLine(void) +{ + CLEAR_BIT(PWR->CR3, PWR_CR3_EIWF); +} + + + +/** + * @brief Enable GPIO pull-up state in Standby and Shutdown modes. + * @note Set the relevant PUy bits of PWR_PUCRx register to configure the I/O in + * pull-up state in Standby and Shutdown modes. + * @note This state is effective in Standby and Shutdown modes only if APC bit + * is set through HAL_PWREx_EnablePullUpPullDownConfig() API. + * @note The configuration is lost when exiting the Shutdown mode due to the + * power-on reset, maintained when exiting the Standby mode. + * @note To avoid any conflict at Standby and Shutdown modes exits, the corresponding + * PDy bit of PWR_PDCRx register is cleared unless it is reserved. + * @note Even if a PUy bit to set is reserved, the other PUy bits entered as input + * parameter at the same time are set. + * @param GPIO Specify the IO port. This parameter can be PWR_GPIO_A, ..., PWR_GPIO_H + * (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral. + * @param GPIONumber Specify the I/O pins numbers. + * This parameter can be one of the following values: + * PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less + * I/O pins are available) or the logical OR of several of them to set + * several bits for a given port in a single API call. + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber) +{ + HAL_StatusTypeDef status = HAL_OK; + + assert_param(IS_PWR_GPIO(GPIO)); + assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber)); + + switch (GPIO) + { + case PWR_GPIO_A: + SET_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14)))); + CLEAR_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15)))); + break; + case PWR_GPIO_B: + SET_BIT(PWR->PUCRB, GPIONumber); + CLEAR_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4)))); + break; + case PWR_GPIO_C: + SET_BIT(PWR->PUCRC, GPIONumber); + CLEAR_BIT(PWR->PDCRC, GPIONumber); + break; +#if defined(GPIOD) + case PWR_GPIO_D: + SET_BIT(PWR->PUCRD, GPIONumber); + CLEAR_BIT(PWR->PDCRD, GPIONumber); + break; +#endif +#if defined(GPIOE) + case PWR_GPIO_E: + SET_BIT(PWR->PUCRE, GPIONumber); + CLEAR_BIT(PWR->PDCRE, GPIONumber); + break; +#endif +#if defined(GPIOF) + case PWR_GPIO_F: + SET_BIT(PWR->PUCRF, GPIONumber); + CLEAR_BIT(PWR->PDCRF, GPIONumber); + break; +#endif +#if defined(GPIOG) + case PWR_GPIO_G: + SET_BIT(PWR->PUCRG, GPIONumber); + CLEAR_BIT(PWR->PDCRG, GPIONumber); + break; +#endif + case PWR_GPIO_H: + SET_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS)); +#if defined (STM32L496xx) || defined (STM32L4A6xx) + CLEAR_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3)))); +#else + CLEAR_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS)); +#endif + break; +#if defined(GPIOI) + case PWR_GPIO_I: + SET_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS)); + CLEAR_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS)); + break; +#endif + default: + status = HAL_ERROR; + break; + } + + return status; +} + + +/** + * @brief Disable GPIO pull-up state in Standby mode and Shutdown modes. + * @note Reset the relevant PUy bits of PWR_PUCRx register used to configure the I/O + * in pull-up state in Standby and Shutdown modes. + * @note Even if a PUy bit to reset is reserved, the other PUy bits entered as input + * parameter at the same time are reset. + * @param GPIO Specifies the IO port. This parameter can be PWR_GPIO_A, ..., PWR_GPIO_H + * (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral. + * @param GPIONumber Specify the I/O pins numbers. + * This parameter can be one of the following values: + * PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less + * I/O pins are available) or the logical OR of several of them to reset + * several bits for a given port in a single API call. + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber) +{ + HAL_StatusTypeDef status = HAL_OK; + + assert_param(IS_PWR_GPIO(GPIO)); + assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber)); + + switch (GPIO) + { + case PWR_GPIO_A: + CLEAR_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14)))); + break; + case PWR_GPIO_B: + CLEAR_BIT(PWR->PUCRB, GPIONumber); + break; + case PWR_GPIO_C: + CLEAR_BIT(PWR->PUCRC, GPIONumber); + break; +#if defined(GPIOD) + case PWR_GPIO_D: + CLEAR_BIT(PWR->PUCRD, GPIONumber); + break; +#endif +#if defined(GPIOE) + case PWR_GPIO_E: + CLEAR_BIT(PWR->PUCRE, GPIONumber); + break; +#endif +#if defined(GPIOF) + case PWR_GPIO_F: + CLEAR_BIT(PWR->PUCRF, GPIONumber); + break; +#endif +#if defined(GPIOG) + case PWR_GPIO_G: + CLEAR_BIT(PWR->PUCRG, GPIONumber); + break; +#endif + case PWR_GPIO_H: + CLEAR_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS)); + break; +#if defined(GPIOI) + case PWR_GPIO_I: + CLEAR_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS)); + break; +#endif + default: + status = HAL_ERROR; + break; + } + + return status; +} + + + +/** + * @brief Enable GPIO pull-down state in Standby and Shutdown modes. + * @note Set the relevant PDy bits of PWR_PDCRx register to configure the I/O in + * pull-down state in Standby and Shutdown modes. + * @note This state is effective in Standby and Shutdown modes only if APC bit + * is set through HAL_PWREx_EnablePullUpPullDownConfig() API. + * @note The configuration is lost when exiting the Shutdown mode due to the + * power-on reset, maintained when exiting the Standby mode. + * @note To avoid any conflict at Standby and Shutdown modes exits, the corresponding + * PUy bit of PWR_PUCRx register is cleared unless it is reserved. + * @note Even if a PDy bit to set is reserved, the other PDy bits entered as input + * parameter at the same time are set. + * @param GPIO Specify the IO port. This parameter can be PWR_GPIO_A..PWR_GPIO_H + * (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral. + * @param GPIONumber Specify the I/O pins numbers. + * This parameter can be one of the following values: + * PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less + * I/O pins are available) or the logical OR of several of them to set + * several bits for a given port in a single API call. + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber) +{ + HAL_StatusTypeDef status = HAL_OK; + + assert_param(IS_PWR_GPIO(GPIO)); + assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber)); + + switch (GPIO) + { + case PWR_GPIO_A: + SET_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15)))); + CLEAR_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14)))); + break; + case PWR_GPIO_B: + SET_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4)))); + CLEAR_BIT(PWR->PUCRB, GPIONumber); + break; + case PWR_GPIO_C: + SET_BIT(PWR->PDCRC, GPIONumber); + CLEAR_BIT(PWR->PUCRC, GPIONumber); + break; +#if defined(GPIOD) + case PWR_GPIO_D: + SET_BIT(PWR->PDCRD, GPIONumber); + CLEAR_BIT(PWR->PUCRD, GPIONumber); + break; +#endif +#if defined(GPIOE) + case PWR_GPIO_E: + SET_BIT(PWR->PDCRE, GPIONumber); + CLEAR_BIT(PWR->PUCRE, GPIONumber); + break; +#endif +#if defined(GPIOF) + case PWR_GPIO_F: + SET_BIT(PWR->PDCRF, GPIONumber); + CLEAR_BIT(PWR->PUCRF, GPIONumber); + break; +#endif +#if defined(GPIOG) + case PWR_GPIO_G: + SET_BIT(PWR->PDCRG, GPIONumber); + CLEAR_BIT(PWR->PUCRG, GPIONumber); + break; +#endif + case PWR_GPIO_H: +#if defined (STM32L496xx) || defined (STM32L4A6xx) + SET_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3)))); +#else + SET_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS)); +#endif + CLEAR_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS)); + break; +#if defined(GPIOI) + case PWR_GPIO_I: + SET_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS)); + CLEAR_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS)); + break; +#endif + default: + status = HAL_ERROR; + break; + } + + return status; +} + + +/** + * @brief Disable GPIO pull-down state in Standby and Shutdown modes. + * @note Reset the relevant PDy bits of PWR_PDCRx register used to configure the I/O + * in pull-down state in Standby and Shutdown modes. + * @note Even if a PDy bit to reset is reserved, the other PDy bits entered as input + * parameter at the same time are reset. + * @param GPIO Specifies the IO port. This parameter can be PWR_GPIO_A..PWR_GPIO_H + * (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral. + * @param GPIONumber Specify the I/O pins numbers. + * This parameter can be one of the following values: + * PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less + * I/O pins are available) or the logical OR of several of them to reset + * several bits for a given port in a single API call. + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber) +{ + HAL_StatusTypeDef status = HAL_OK; + + assert_param(IS_PWR_GPIO(GPIO)); + assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber)); + + switch (GPIO) + { + case PWR_GPIO_A: + CLEAR_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15)))); + break; + case PWR_GPIO_B: + CLEAR_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4)))); + break; + case PWR_GPIO_C: + CLEAR_BIT(PWR->PDCRC, GPIONumber); + break; +#if defined(GPIOD) + case PWR_GPIO_D: + CLEAR_BIT(PWR->PDCRD, GPIONumber); + break; +#endif +#if defined(GPIOE) + case PWR_GPIO_E: + CLEAR_BIT(PWR->PDCRE, GPIONumber); + break; +#endif +#if defined(GPIOF) + case PWR_GPIO_F: + CLEAR_BIT(PWR->PDCRF, GPIONumber); + break; +#endif +#if defined(GPIOG) + case PWR_GPIO_G: + CLEAR_BIT(PWR->PDCRG, GPIONumber); + break; +#endif + case PWR_GPIO_H: +#if defined (STM32L496xx) || defined (STM32L4A6xx) + CLEAR_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3)))); +#else + CLEAR_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS)); +#endif + break; +#if defined(GPIOI) + case PWR_GPIO_I: + CLEAR_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS)); + break; +#endif + default: + status = HAL_ERROR; + break; + } + + return status; +} + + + +/** + * @brief Enable pull-up and pull-down configuration. + * @note When APC bit is set, the I/O pull-up and pull-down configurations defined in + * PWR_PUCRx and PWR_PDCRx registers are applied in Standby and Shutdown modes. + * @note Pull-up set by PUy bit of PWR_PUCRx register is not activated if the corresponding + * PDy bit of PWR_PDCRx register is also set (pull-down configuration priority is higher). + * HAL_PWREx_EnableGPIOPullUp() and HAL_PWREx_EnableGPIOPullDown() API's ensure there + * is no conflict when setting PUy or PDy bit. + * @retval None + */ +void HAL_PWREx_EnablePullUpPullDownConfig(void) +{ + SET_BIT(PWR->CR3, PWR_CR3_APC); +} + + +/** + * @brief Disable pull-up and pull-down configuration. + * @note When APC bit is cleared, the I/O pull-up and pull-down configurations defined in + * PWR_PUCRx and PWR_PDCRx registers are not applied in Standby and Shutdown modes. + * @retval None + */ +void HAL_PWREx_DisablePullUpPullDownConfig(void) +{ + CLEAR_BIT(PWR->CR3, PWR_CR3_APC); +} + + + +/** + * @brief Enable Full SRAM2 content retention in Standby mode. + * @retval None + */ +void HAL_PWREx_EnableSRAM2ContentRetention(void) +{ + (void) HAL_PWREx_SetSRAM2ContentRetention(PWR_FULL_SRAM2_RETENTION); +} + +/** + * @brief Disable SRAM2 content retention in Standby mode. + * @retval None + */ +void HAL_PWREx_DisableSRAM2ContentRetention(void) +{ + (void) HAL_PWREx_SetSRAM2ContentRetention(PWR_NO_SRAM2_RETENTION); +} + +/** + * @brief Enable SRAM2 content retention in Standby mode. + * @param SRAM2Size: specifies the SRAM2 size kept in Standby mode + * This parameter can be one of the following values: + * @arg @ref PWR_NO_SRAM2_RETENTION SRAM2 is powered off in Standby mode (SRAM2 content is lost) + * @arg @ref PWR_FULL_SRAM2_RETENTION Full SRAM2 is powered by the low-power regulator in Standby mode + * @arg @ref PWR_4KBYTES_SRAM2_RETENTION Only 4 Kbytes of SRAM2 is powered by the low-power regulator in Standby mode + * @note PWR_4KBYTES_SRAM2_RETENTION parameter is not available on all devices + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_PWREx_SetSRAM2ContentRetention(uint32_t SRAM2Size) +{ + assert_param(IS_PWR_SRAM2_RETENTION(SRAM2Size)); + + if (SRAM2Size == PWR_NO_SRAM2_RETENTION) + { + CLEAR_BIT(PWR->CR3, PWR_CR3_RRS); + } + else if (SRAM2Size == PWR_FULL_SRAM2_RETENTION) + { + MODIFY_REG(PWR->CR3, PWR_CR3_RRS, PWR_FULL_SRAM2_RETENTION); + } +#if defined(PWR_CR3_RRS_1) + else if (SRAM2Size == PWR_4KBYTES_SRAM2_RETENTION) + { + MODIFY_REG(PWR->CR3, PWR_CR3_RRS, PWR_4KBYTES_SRAM2_RETENTION); + } +#endif /* PWR_CR3_RRS_1 */ + else { + return HAL_ERROR; + } + + return HAL_OK; +} + + +#if defined(PWR_CR3_ENULP) +/** + * @brief Enable Ultra Low Power BORL, BORH and PVD for STOP2 and Standby modes. + * @note All the other modes are not affected by this bit. + * @retval None + */ +void HAL_PWREx_EnableBORPVD_ULP(void) +{ + SET_BIT(PWR->CR3, PWR_CR3_ENULP); +} + + +/** + * @brief Disable Ultra Low Power BORL, BORH and PVD for STOP2 and Standby modes. + * @note All the other modes are not affected by this bit + * @retval None + */ +void HAL_PWREx_DisableBORPVD_ULP(void) +{ + CLEAR_BIT(PWR->CR3, PWR_CR3_ENULP); +} +#endif /* PWR_CR3_ENULP */ + + +#if defined(PWR_CR4_EXT_SMPS_ON) +/** + * @brief Enable the CFLDO working @ 0.95V. + * @note When external SMPS is used & CFLDO operating in Range 2, the regulated voltage of the + * internal CFLDO can be reduced to 0.95V. + * @retval None + */ +void HAL_PWREx_EnableExtSMPS_0V95(void) +{ + SET_BIT(PWR->CR4, PWR_CR4_EXT_SMPS_ON); +} + +/** + * @brief Disable the CFLDO working @ 0.95V + * @note Before SMPS is switched off, the regulated voltage of the + * internal CFLDO shall be set to 1.00V. + * 1.00V. is also default operating Range 2 voltage. + * @retval None + */ +void HAL_PWREx_DisableExtSMPS_0V95(void) +{ + CLEAR_BIT(PWR->CR4, PWR_CR4_EXT_SMPS_ON); +} +#endif /* PWR_CR4_EXT_SMPS_ON */ + + +#if defined(PWR_CR1_RRSTP) +/** + * @brief Enable SRAM3 content retention in Stop 2 mode. + * @note When RRSTP bit is set, SRAM3 is powered by the low-power regulator in + * Stop 2 mode and its content is kept. + * @retval None + */ +void HAL_PWREx_EnableSRAM3ContentRetention(void) +{ + SET_BIT(PWR->CR1, PWR_CR1_RRSTP); +} + + +/** + * @brief Disable SRAM3 content retention in Stop 2 mode. + * @note When RRSTP bit is reset, SRAM3 is powered off in Stop 2 mode + * and its content is lost. + * @retval None + */ +void HAL_PWREx_DisableSRAM3ContentRetention(void) +{ + CLEAR_BIT(PWR->CR1, PWR_CR1_RRSTP); +} +#endif /* PWR_CR1_RRSTP */ + +#if defined(PWR_CR3_DSIPDEN) +/** + * @brief Enable pull-down activation on DSI pins. + * @retval None + */ +void HAL_PWREx_EnableDSIPinsPDActivation(void) +{ + SET_BIT(PWR->CR3, PWR_CR3_DSIPDEN); +} + + +/** + * @brief Disable pull-down activation on DSI pins. + * @retval None + */ +void HAL_PWREx_DisableDSIPinsPDActivation(void) +{ + CLEAR_BIT(PWR->CR3, PWR_CR3_DSIPDEN); +} +#endif /* PWR_CR3_DSIPDEN */ + +#if defined(PWR_CR2_PVME1) +/** + * @brief Enable the Power Voltage Monitoring 1: VDDUSB versus 1.2V. + * @retval None + */ +void HAL_PWREx_EnablePVM1(void) +{ + SET_BIT(PWR->CR2, PWR_PVM_1); +} + +/** + * @brief Disable the Power Voltage Monitoring 1: VDDUSB versus 1.2V. + * @retval None + */ +void HAL_PWREx_DisablePVM1(void) +{ + CLEAR_BIT(PWR->CR2, PWR_PVM_1); +} +#endif /* PWR_CR2_PVME1 */ + + +#if defined(PWR_CR2_PVME2) +/** + * @brief Enable the Power Voltage Monitoring 2: VDDIO2 versus 0.9V. + * @retval None + */ +void HAL_PWREx_EnablePVM2(void) +{ + SET_BIT(PWR->CR2, PWR_PVM_2); +} + +/** + * @brief Disable the Power Voltage Monitoring 2: VDDIO2 versus 0.9V. + * @retval None + */ +void HAL_PWREx_DisablePVM2(void) +{ + CLEAR_BIT(PWR->CR2, PWR_PVM_2); +} +#endif /* PWR_CR2_PVME2 */ + + +/** + * @brief Enable the Power Voltage Monitoring 3: VDDA versus 1.62V. + * @retval None + */ +void HAL_PWREx_EnablePVM3(void) +{ + SET_BIT(PWR->CR2, PWR_PVM_3); +} + +/** + * @brief Disable the Power Voltage Monitoring 3: VDDA versus 1.62V. + * @retval None + */ +void HAL_PWREx_DisablePVM3(void) +{ + CLEAR_BIT(PWR->CR2, PWR_PVM_3); +} + + +/** + * @brief Enable the Power Voltage Monitoring 4: VDDA versus 2.2V. + * @retval None + */ +void HAL_PWREx_EnablePVM4(void) +{ + SET_BIT(PWR->CR2, PWR_PVM_4); +} + +/** + * @brief Disable the Power Voltage Monitoring 4: VDDA versus 2.2V. + * @retval None + */ +void HAL_PWREx_DisablePVM4(void) +{ + CLEAR_BIT(PWR->CR2, PWR_PVM_4); +} + + + + +/** + * @brief Configure the Peripheral Voltage Monitoring (PVM). + * @param sConfigPVM: pointer to a PWR_PVMTypeDef structure that contains the + * PVM configuration information. + * @note The API configures a single PVM according to the information contained + * in the input structure. To configure several PVMs, the API must be singly + * called for each PVM used. + * @note Refer to the electrical characteristics of your device datasheet for + * more details about the voltage thresholds corresponding to each + * detection level and to each monitored supply. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PWREx_ConfigPVM(PWR_PVMTypeDef *sConfigPVM) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the parameters */ + assert_param(IS_PWR_PVM_TYPE(sConfigPVM->PVMType)); + assert_param(IS_PWR_PVM_MODE(sConfigPVM->Mode)); + + + /* Configure EXTI 35 to 38 interrupts if so required: + scan thru PVMType to detect which PVMx is set and + configure the corresponding EXTI line accordingly. */ + switch (sConfigPVM->PVMType) + { +#if defined(PWR_CR2_PVME1) + case PWR_PVM_1: + /* Clear any previous config. Keep it clear if no event or IT mode is selected */ + __HAL_PWR_PVM1_EXTI_DISABLE_EVENT(); + __HAL_PWR_PVM1_EXTI_DISABLE_IT(); + __HAL_PWR_PVM1_EXTI_DISABLE_FALLING_EDGE(); + __HAL_PWR_PVM1_EXTI_DISABLE_RISING_EDGE(); + + /* Configure interrupt mode */ + if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT) + { + __HAL_PWR_PVM1_EXTI_ENABLE_IT(); + } + + /* Configure event mode */ + if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT) + { + __HAL_PWR_PVM1_EXTI_ENABLE_EVENT(); + } + + /* Configure the edge */ + if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE) + { + __HAL_PWR_PVM1_EXTI_ENABLE_RISING_EDGE(); + } + + if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE) + { + __HAL_PWR_PVM1_EXTI_ENABLE_FALLING_EDGE(); + } + break; +#endif /* PWR_CR2_PVME1 */ + +#if defined(PWR_CR2_PVME2) + case PWR_PVM_2: + /* Clear any previous config. Keep it clear if no event or IT mode is selected */ + __HAL_PWR_PVM2_EXTI_DISABLE_EVENT(); + __HAL_PWR_PVM2_EXTI_DISABLE_IT(); + __HAL_PWR_PVM2_EXTI_DISABLE_FALLING_EDGE(); + __HAL_PWR_PVM2_EXTI_DISABLE_RISING_EDGE(); + + /* Configure interrupt mode */ + if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT) + { + __HAL_PWR_PVM2_EXTI_ENABLE_IT(); + } + + /* Configure event mode */ + if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT) + { + __HAL_PWR_PVM2_EXTI_ENABLE_EVENT(); + } + + /* Configure the edge */ + if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE) + { + __HAL_PWR_PVM2_EXTI_ENABLE_RISING_EDGE(); + } + + if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE) + { + __HAL_PWR_PVM2_EXTI_ENABLE_FALLING_EDGE(); + } + break; +#endif /* PWR_CR2_PVME2 */ + + case PWR_PVM_3: + /* Clear any previous config. Keep it clear if no event or IT mode is selected */ + __HAL_PWR_PVM3_EXTI_DISABLE_EVENT(); + __HAL_PWR_PVM3_EXTI_DISABLE_IT(); + __HAL_PWR_PVM3_EXTI_DISABLE_FALLING_EDGE(); + __HAL_PWR_PVM3_EXTI_DISABLE_RISING_EDGE(); + + /* Configure interrupt mode */ + if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT) + { + __HAL_PWR_PVM3_EXTI_ENABLE_IT(); + } + + /* Configure event mode */ + if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT) + { + __HAL_PWR_PVM3_EXTI_ENABLE_EVENT(); + } + + /* Configure the edge */ + if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE) + { + __HAL_PWR_PVM3_EXTI_ENABLE_RISING_EDGE(); + } + + if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE) + { + __HAL_PWR_PVM3_EXTI_ENABLE_FALLING_EDGE(); + } + break; + + case PWR_PVM_4: + /* Clear any previous config. Keep it clear if no event or IT mode is selected */ + __HAL_PWR_PVM4_EXTI_DISABLE_EVENT(); + __HAL_PWR_PVM4_EXTI_DISABLE_IT(); + __HAL_PWR_PVM4_EXTI_DISABLE_FALLING_EDGE(); + __HAL_PWR_PVM4_EXTI_DISABLE_RISING_EDGE(); + + /* Configure interrupt mode */ + if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT) + { + __HAL_PWR_PVM4_EXTI_ENABLE_IT(); + } + + /* Configure event mode */ + if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT) + { + __HAL_PWR_PVM4_EXTI_ENABLE_EVENT(); + } + + /* Configure the edge */ + if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE) + { + __HAL_PWR_PVM4_EXTI_ENABLE_RISING_EDGE(); + } + + if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE) + { + __HAL_PWR_PVM4_EXTI_ENABLE_FALLING_EDGE(); + } + break; + + default: + status = HAL_ERROR; + break; + } + + return status; +} + + + +/** + * @brief Enter Low-power Run mode + * @note In Low-power Run mode, all I/O pins keep the same state as in Run mode. + * @note When Regulator is set to PWR_LOWPOWERREGULATOR_ON, the user can optionally configure the + * Flash in power-down monde in setting the RUN_PD bit in FLASH_ACR register. + * Additionally, the clock frequency must be reduced below 2 MHz. + * Setting RUN_PD in FLASH_ACR then appropriately reducing the clock frequency must + * be done before calling HAL_PWREx_EnableLowPowerRunMode() API. + * @retval None + */ +void HAL_PWREx_EnableLowPowerRunMode(void) +{ + /* Set Regulator parameter */ + SET_BIT(PWR->CR1, PWR_CR1_LPR); +} + + +/** + * @brief Exit Low-power Run mode. + * @note Before HAL_PWREx_DisableLowPowerRunMode() completion, the function checks that + * REGLPF has been properly reset (otherwise, HAL_PWREx_DisableLowPowerRunMode + * returns HAL_TIMEOUT status). The system clock frequency can then be + * increased above 2 MHz. + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void) +{ + uint32_t wait_loop_index; + + /* Clear LPR bit */ + CLEAR_BIT(PWR->CR1, PWR_CR1_LPR); + + /* Wait until REGLPF is reset */ + wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U; + while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U)) + { + wait_loop_index--; + } + if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) + { + return HAL_TIMEOUT; + } + + return HAL_OK; +} + + +/** + * @brief Enter Stop 0 mode. + * @note In Stop 0 mode, main and low voltage regulators are ON. + * @note In Stop 0 mode, all I/O pins keep the same state as in Run mode. + * @note All clocks in the VCORE domain are stopped; the PLL, the MSI, + * the HSI and the HSE oscillators are disabled. Some peripherals with the wakeup capability + * (I2Cx, USARTx and LPUART) can switch on the HSI to receive a frame, and switch off the HSI + * after receiving the frame if it is not a wakeup frame. In this case, the HSI clock is propagated + * only to the peripheral requesting it. + * SRAM1, SRAM2 and register contents are preserved. + * The BOR is available. + * @note When exiting Stop 0 mode by issuing an interrupt or a wakeup event, + * the HSI RC oscillator is selected as system clock if STOPWUCK bit in RCC_CFGR register + * is set; the MSI oscillator is selected if STOPWUCK is cleared. + * @note By keeping the internal regulator ON during Stop 0 mode, the consumption + * is higher although the startup time is reduced. + * @param STOPEntry specifies if Stop mode in entered with WFI or WFE instruction. + * This parameter can be one of the following values: + * @arg @ref PWR_STOPENTRY_WFI Enter Stop mode with WFI instruction + * @arg @ref PWR_STOPENTRY_WFE Enter Stop mode with WFE instruction + * @retval None + */ +void HAL_PWREx_EnterSTOP0Mode(uint8_t STOPEntry) +{ + /* Check the parameters */ + assert_param(IS_PWR_STOP_ENTRY(STOPEntry)); + + /* Stop 0 mode with Main Regulator */ + MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP0); + + /* Set SLEEPDEEP bit of Cortex System Control Register */ + SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk)); + + /* Select Stop mode entry --------------------------------------------------*/ + if(STOPEntry == PWR_STOPENTRY_WFI) + { + /* Request Wait For Interrupt */ + __WFI(); + } + else + { + /* Request Wait For Event */ + __SEV(); + __WFE(); + __WFE(); + } + + /* Reset SLEEPDEEP bit of Cortex System Control Register */ + CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk)); +} + + +/** + * @brief Enter Stop 1 mode. + * @note In Stop 1 mode, only low power voltage regulator is ON. + * @note In Stop 1 mode, all I/O pins keep the same state as in Run mode. + * @note All clocks in the VCORE domain are stopped; the PLL, the MSI, + * the HSI and the HSE oscillators are disabled. Some peripherals with the wakeup capability + * (I2Cx, USARTx and LPUART) can switch on the HSI to receive a frame, and switch off the HSI + * after receiving the frame if it is not a wakeup frame. In this case, the HSI clock is propagated + * only to the peripheral requesting it. + * SRAM1, SRAM2 and register contents are preserved. + * The BOR is available. + * @note When exiting Stop 1 mode by issuing an interrupt or a wakeup event, + * the HSI RC oscillator is selected as system clock if STOPWUCK bit in RCC_CFGR register + * is set; the MSI oscillator is selected if STOPWUCK is cleared. + * @note Due to low power mode, an additional startup delay is incurred when waking up from Stop 1 mode. + * @param STOPEntry specifies if Stop mode in entered with WFI or WFE instruction. + * This parameter can be one of the following values: + * @arg @ref PWR_STOPENTRY_WFI Enter Stop mode with WFI instruction + * @arg @ref PWR_STOPENTRY_WFE Enter Stop mode with WFE instruction + * @retval None + */ +void HAL_PWREx_EnterSTOP1Mode(uint8_t STOPEntry) +{ + /* Check the parameters */ + assert_param(IS_PWR_STOP_ENTRY(STOPEntry)); + + /* Stop 1 mode with Low-Power Regulator */ + MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP1); + + /* Set SLEEPDEEP bit of Cortex System Control Register */ + SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk)); + + /* Select Stop mode entry --------------------------------------------------*/ + if(STOPEntry == PWR_STOPENTRY_WFI) + { + /* Request Wait For Interrupt */ + __WFI(); + } + else + { + /* Request Wait For Event */ + __SEV(); + __WFE(); + __WFE(); + } + + /* Reset SLEEPDEEP bit of Cortex System Control Register */ + CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk)); +} + + +/** + * @brief Enter Stop 2 mode. + * @note In Stop 2 mode, only low power voltage regulator is ON. + * @note In Stop 2 mode, all I/O pins keep the same state as in Run mode. + * @note All clocks in the VCORE domain are stopped, the PLL, the MSI, + * the HSI and the HSE oscillators are disabled. Some peripherals with wakeup capability + * (LCD, LPTIM1, I2C3 and LPUART) can switch on the HSI to receive a frame, and switch off the HSI after + * receiving the frame if it is not a wakeup frame. In this case the HSI clock is propagated only + * to the peripheral requesting it. + * SRAM1, SRAM2 and register contents are preserved. + * SRAM3 content is preserved depending on RRSTP bit setting (not available on all devices). + * The BOR is available. + * The voltage regulator is set in low-power mode but LPR bit must be cleared to enter stop 2 mode. + * Otherwise, Stop 1 mode is entered. + * @note When exiting Stop 2 mode by issuing an interrupt or a wakeup event, + * the HSI RC oscillator is selected as system clock if STOPWUCK bit in RCC_CFGR register + * is set; the MSI oscillator is selected if STOPWUCK is cleared. + * @param STOPEntry specifies if Stop mode in entered with WFI or WFE instruction. + * This parameter can be one of the following values: + * @arg @ref PWR_STOPENTRY_WFI Enter Stop mode with WFI instruction + * @arg @ref PWR_STOPENTRY_WFE Enter Stop mode with WFE instruction + * @retval None + */ +void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry) +{ + /* Check the parameter */ + assert_param(IS_PWR_STOP_ENTRY(STOPEntry)); + + /* Set Stop mode 2 */ + MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP2); + + /* Set SLEEPDEEP bit of Cortex System Control Register */ + SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk)); + + /* Select Stop mode entry --------------------------------------------------*/ + if(STOPEntry == PWR_STOPENTRY_WFI) + { + /* Request Wait For Interrupt */ + __WFI(); + } + else + { + /* Request Wait For Event */ + __SEV(); + __WFE(); + __WFE(); + } + + /* Reset SLEEPDEEP bit of Cortex System Control Register */ + CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk)); +} + + + + + +/** + * @brief Enter Shutdown mode. + * @note In Shutdown mode, the PLL, the HSI, the MSI, the LSI and the HSE oscillators are switched + * off. The voltage regulator is disabled and Vcore domain is powered off. + * SRAM1, SRAM2 and registers contents are lost except for registers in the Backup domain. + * The BOR is not available. + * @note The I/Os can be configured either with a pull-up or pull-down or can be kept in analog state. + * @retval None + */ +void HAL_PWREx_EnterSHUTDOWNMode(void) +{ + + /* Set Shutdown mode */ + MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_SHUTDOWN); + + /* Set SLEEPDEEP bit of Cortex System Control Register */ + SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk)); + +/* This option is used to ensure that store operations are completed */ +#if defined ( __CC_ARM) + __force_stores(); +#endif + /* Request Wait For Interrupt */ + __WFI(); +} + + + + +/** + * @brief This function handles the PWR PVD/PVMx interrupt request. + * @note This API should be called under the PVD_PVM_IRQHandler(). + * @retval None + */ +void HAL_PWREx_PVD_PVM_IRQHandler(void) +{ + /* Check PWR exti flag */ + if(__HAL_PWR_PVD_EXTI_GET_FLAG() != 0x0U) + { + /* PWR PVD interrupt user callback */ + HAL_PWR_PVDCallback(); + + /* Clear PVD exti pending bit */ + __HAL_PWR_PVD_EXTI_CLEAR_FLAG(); + } + /* Next, successively check PVMx exti flags */ +#if defined(PWR_CR2_PVME1) + if(__HAL_PWR_PVM1_EXTI_GET_FLAG() != 0x0U) + { + /* PWR PVM1 interrupt user callback */ + HAL_PWREx_PVM1Callback(); + + /* Clear PVM1 exti pending bit */ + __HAL_PWR_PVM1_EXTI_CLEAR_FLAG(); + } +#endif /* PWR_CR2_PVME1 */ +#if defined(PWR_CR2_PVME2) + if(__HAL_PWR_PVM2_EXTI_GET_FLAG() != 0x0U) + { + /* PWR PVM2 interrupt user callback */ + HAL_PWREx_PVM2Callback(); + + /* Clear PVM2 exti pending bit */ + __HAL_PWR_PVM2_EXTI_CLEAR_FLAG(); + } +#endif /* PWR_CR2_PVME2 */ + if(__HAL_PWR_PVM3_EXTI_GET_FLAG() != 0x0U) + { + /* PWR PVM3 interrupt user callback */ + HAL_PWREx_PVM3Callback(); + + /* Clear PVM3 exti pending bit */ + __HAL_PWR_PVM3_EXTI_CLEAR_FLAG(); + } + if(__HAL_PWR_PVM4_EXTI_GET_FLAG() != 0x0U) + { + /* PWR PVM4 interrupt user callback */ + HAL_PWREx_PVM4Callback(); + + /* Clear PVM4 exti pending bit */ + __HAL_PWR_PVM4_EXTI_CLEAR_FLAG(); + } +} + + +#if defined(PWR_CR2_PVME1) +/** + * @brief PWR PVM1 interrupt callback + * @retval None + */ +__weak void HAL_PWREx_PVM1Callback(void) +{ + /* NOTE : This function should not be modified; when the callback is needed, + HAL_PWREx_PVM1Callback() API can be implemented in the user file + */ +} +#endif /* PWR_CR2_PVME1 */ + +#if defined(PWR_CR2_PVME2) +/** + * @brief PWR PVM2 interrupt callback + * @retval None + */ +__weak void HAL_PWREx_PVM2Callback(void) +{ + /* NOTE : This function should not be modified; when the callback is needed, + HAL_PWREx_PVM2Callback() API can be implemented in the user file + */ +} +#endif /* PWR_CR2_PVME2 */ + +/** + * @brief PWR PVM3 interrupt callback + * @retval None + */ +__weak void HAL_PWREx_PVM3Callback(void) +{ + /* NOTE : This function should not be modified; when the callback is needed, + HAL_PWREx_PVM3Callback() API can be implemented in the user file + */ +} + +/** + * @brief PWR PVM4 interrupt callback + * @retval None + */ +__weak void HAL_PWREx_PVM4Callback(void) +{ + /* NOTE : This function should not be modified; when the callback is needed, + HAL_PWREx_PVM4Callback() API can be implemented in the user file + */ +} + + +/** + * @} + */ + +/** + * @} + */ + +#endif /* HAL_PWR_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c new file mode 100644 index 0000000..552a471 --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c @@ -0,0 +1,1926 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_rcc.c + * @author MCD Application Team + * @brief RCC HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the Reset and Clock Control (RCC) peripheral: + * + Initialization and de-initialization functions + * + Peripheral Control functions + * + @verbatim + ============================================================================== + ##### RCC specific features ##### + ============================================================================== + [..] + After reset the device is running from Multiple Speed Internal oscillator + (4 MHz) with Flash 0 wait state. Flash prefetch buffer, D-Cache + and I-Cache are disabled, and all peripherals are off except internal + SRAM, Flash and JTAG. + + (+) There is no prescaler on High speed (AHBs) and Low speed (APBs) busses: + all peripherals mapped on these busses are running at MSI speed. + (+) The clock for all peripherals is switched off, except the SRAM and FLASH. + (+) All GPIOs are in analog mode, except the JTAG pins which + are assigned to be used for debug purpose. + + [..] + Once the device started from reset, the user application has to: + (+) Configure the clock source to be used to drive the System clock + (if the application needs higher frequency/performance) + (+) Configure the System clock frequency and Flash settings + (+) Configure the AHB and APB busses prescalers + (+) Enable the clock for the peripheral(s) to be used + (+) Configure the clock source(s) for peripherals which clocks are not + derived from the System clock (SAIx, RTC, ADC, USB OTG FS/SDMMC1/RNG) + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal.h" + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + +/** @defgroup RCC RCC + * @brief RCC HAL module driver + * @{ + */ + +#ifdef HAL_RCC_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/** @defgroup RCC_Private_Constants RCC Private Constants + * @{ + */ +#define HSE_TIMEOUT_VALUE HSE_STARTUP_TIMEOUT +#define HSI_TIMEOUT_VALUE 2U /* 2 ms (minimum Tick + 1) */ +#define MSI_TIMEOUT_VALUE 2U /* 2 ms (minimum Tick + 1) */ +#if defined(RCC_CSR_LSIPREDIV) +#define LSI_TIMEOUT_VALUE 17U /* 17 ms (16 ms starting time + 1) */ +#else +#define LSI_TIMEOUT_VALUE 2U /* 2 ms (minimum Tick + 1) */ +#endif /* RCC_CSR_LSIPREDIV */ +#define HSI48_TIMEOUT_VALUE 2U /* 2 ms (minimum Tick + 1) */ +#define PLL_TIMEOUT_VALUE 2U /* 2 ms (minimum Tick + 1) */ +#define CLOCKSWITCH_TIMEOUT_VALUE 5000U /* 5 s */ +/** + * @} + */ + +/* Private macro -------------------------------------------------------------*/ +/** @defgroup RCC_Private_Macros RCC Private Macros + * @{ + */ +#define __MCO1_CLK_ENABLE() __HAL_RCC_GPIOA_CLK_ENABLE() +#define MCO1_GPIO_PORT GPIOA +#define MCO1_PIN GPIO_PIN_8 + +#define RCC_PLL_OSCSOURCE_CONFIG(__HAL_RCC_PLLSOURCE__) \ + (MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, (__HAL_RCC_PLLSOURCE__))) +/** + * @} + */ + +/* Private variables ---------------------------------------------------------*/ + +/* Private function prototypes -----------------------------------------------*/ +/** @defgroup RCC_Private_Functions RCC Private Functions + * @{ + */ +static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange); +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \ + defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) +static uint32_t RCC_GetSysClockFreqFromPLLSource(void); +#endif +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup RCC_Exported_Functions RCC Exported Functions + * @{ + */ + +/** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions + * @brief Initialization and Configuration functions + * + @verbatim + =============================================================================== + ##### Initialization and de-initialization functions ##### + =============================================================================== + [..] + This section provides functions allowing to configure the internal and external oscillators + (HSE, HSI, LSE, MSI, LSI, PLL, CSS and MCO) and the System busses clocks (SYSCLK, AHB, APB1 + and APB2). + + [..] Internal/external clock and PLL configuration + (+) HSI (high-speed internal): 16 MHz factory-trimmed RC used directly or through + the PLL as System clock source. + + (+) MSI (Mutiple Speed Internal): Its frequency is software trimmable from 100KHZ to 48MHZ. + It can be used to generate the clock for the USB OTG FS (48 MHz). + The number of flash wait states is automatically adjusted when MSI range is updated with + HAL_RCC_OscConfig() and the MSI is used as System clock source. + + (+) LSI (low-speed internal): 32 KHz low consumption RC used as IWDG and/or RTC + clock source. + + (+) HSE (high-speed external): 4 to 48 MHz crystal oscillator used directly or + through the PLL as System clock source. Can be used also optionally as RTC clock source. + + (+) LSE (low-speed external): 32.768 KHz oscillator used optionally as RTC clock source. + + (+) PLL (clocked by HSI, HSE or MSI) providing up to three independent output clocks: + (++) The first output is used to generate the high speed system clock (up to 80MHz). + (++) The second output is used to generate the clock for the USB OTG FS (48 MHz), + the random analog generator (<=48 MHz) and the SDMMC1 (<= 48 MHz). + (++) The third output is used to generate an accurate clock to achieve + high-quality audio performance on SAI interface. + + (+) PLLSAI1 (clocked by HSI, HSE or MSI) providing up to three independent output clocks: + (++) The first output is used to generate SAR ADC1 clock. + (++) The second output is used to generate the clock for the USB OTG FS (48 MHz), + the random analog generator (<=48 MHz) and the SDMMC1 (<= 48 MHz). + (++) The third output is used to generate an accurate clock to achieve + high-quality audio performance on SAI interface. + + (+) PLLSAI2 (clocked by HSI, HSE or MSI) providing up to three independent output clocks: + (++) The first output is used to generate an accurate clock to achieve + high-quality audio performance on SAI interface. + (++) The second output is used to generate either SAR ADC2 clock if ADC2 is present + or LCD clock if LTDC is present. + (++) The third output is used to generate DSI clock if DSI is present. + + (+) CSS (Clock security system): once enabled, if a HSE clock failure occurs + (HSE used directly or through PLL as System clock source), the System clock + is automatically switched to HSI and an interrupt is generated if enabled. + The interrupt is linked to the Cortex-M4 NMI (Non-Maskable Interrupt) + exception vector. + + (+) MCO (microcontroller clock output): used to output MSI, LSI, HSI, LSE, HSE or + main PLL clock (through a configurable prescaler) on PA8 pin. + + [..] System, AHB and APB busses clocks configuration + (+) Several clock sources can be used to drive the System clock (SYSCLK): MSI, HSI, + HSE and main PLL. + The AHB clock (HCLK) is derived from System clock through configurable + prescaler and used to clock the CPU, memory and peripherals mapped + on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived + from AHB clock through configurable prescalers and used to clock + the peripherals mapped on these busses. You can use + "HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks. + + -@- All the peripheral clocks are derived from the System clock (SYSCLK) except: + + (+@) SAI: the SAI clock can be derived either from a specific PLL (PLLSAI1) or (PLLSAI2) or + from an external clock mapped on the SAI_CKIN pin. + You have to use HAL_RCCEx_PeriphCLKConfig() function to configure this clock. + (+@) RTC: the RTC clock can be derived either from the LSI, LSE or HSE clock + divided by 2 to 31. + You have to use __HAL_RCC_RTC_ENABLE() and HAL_RCCEx_PeriphCLKConfig() function + to configure this clock. + (+@) USB OTG FS, SDMMC1 and RNG: USB OTG FS requires a frequency equal to 48 MHz + to work correctly, while the SDMMC1 and RNG peripherals require a frequency + equal or lower than to 48 MHz. This clock is derived of the main PLL or PLLSAI1 + through PLLQ divider. You have to enable the peripheral clock and use + HAL_RCCEx_PeriphCLKConfig() function to configure this clock. + (+@) IWDG clock which is always the LSI clock. + + + (+) The maximum frequency of the SYSCLK, HCLK, PCLK1 and PCLK2 is 80 MHz. + The clock source frequency should be adapted depending on the device voltage range + as listed in the Reference Manual "Clock source frequency versus voltage scaling" chapter. + + @endverbatim + + Table 1. HCLK clock frequency for other STM32L4 devices + +-------------------------------------------------------+ + | Latency | HCLK clock frequency (MHz) | + | |-------------------------------------| + | | voltage range 1 | voltage range 2 | + | | 1.2 V | 1.0 V | + |-----------------|------------------|------------------| + |0WS(1 CPU cycles)| 0 < HCLK <= 16 | 0 < HCLK <= 6 | + |-----------------|------------------|------------------| + |1WS(2 CPU cycles)| 16 < HCLK <= 32 | 6 < HCLK <= 12 | + |-----------------|------------------|------------------| + |2WS(3 CPU cycles)| 32 < HCLK <= 48 | 12 < HCLK <= 18 | + |-----------------|------------------|------------------| + |3WS(4 CPU cycles)| 48 < HCLK <= 64 | 18 < HCLK <= 26 | + |-----------------|------------------|------------------| + |4WS(5 CPU cycles)| 64 < HCLK <= 80 | 18 < HCLK <= 26 | + +-------------------------------------------------------+ + + Table 2. HCLK clock frequency for STM32L4+ devices + +--------------------------------------------------------+ + | Latency | HCLK clock frequency (MHz) | + | |--------------------------------------| + | | voltage range 1 | voltage range 2 | + | | 1.2 V | 1.0 V | + |-----------------|-------------------|------------------| + |0WS(1 CPU cycles)| 0 < HCLK <= 20 | 0 < HCLK <= 8 | + |-----------------|-------------------|------------------| + |1WS(2 CPU cycles)| 20 < HCLK <= 40 | 8 < HCLK <= 16 | + |-----------------|-------------------|------------------| + |2WS(3 CPU cycles)| 40 < HCLK <= 60 | 16 < HCLK <= 26 | + |-----------------|-------------------|------------------| + |3WS(4 CPU cycles)| 60 < HCLK <= 80 | 16 < HCLK <= 26 | + |-----------------|-------------------|------------------| + |4WS(5 CPU cycles)| 80 < HCLK <= 100 | 16 < HCLK <= 26 | + |-----------------|-------------------|------------------| + |5WS(6 CPU cycles)| 100 < HCLK <= 120 | 16 < HCLK <= 26 | + +--------------------------------------------------------+ + * @{ + */ + +/** + * @brief Reset the RCC clock configuration to the default reset state. + * @note The default reset state of the clock configuration is given below: + * - MSI ON and used as system clock source + * - HSE, HSI, PLL, PLLSAI1 and PLLSAI2 OFF + * - AHB, APB1 and APB2 prescalers set to 1. + * - CSS, MCO1 OFF + * - All interrupts disabled + * - All interrupt and reset flags cleared + * @note This function does not modify the configuration of the + * - Peripheral clock sources + * - LSI, LSE and RTC clocks (Backup domain) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RCC_DeInit(void) +{ + uint32_t tickstart; + + /* Reset to default System clock */ + /* Set MSION bit */ + SET_BIT(RCC->CR, RCC_CR_MSION); + + /* Insure MSIRDY bit is set before writing default MSIRANGE value */ + /* Get start tick */ + tickstart = HAL_GetTick(); + + /* Wait till MSI is ready */ + while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U) + { + if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + + /* Set MSIRANGE default value */ + MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, RCC_MSIRANGE_6); + + /* Reset CFGR register (MSI is selected as system clock source) */ + CLEAR_REG(RCC->CFGR); + + /* Update the SystemCoreClock global variable for MSI as system clock source */ + SystemCoreClock = MSI_VALUE; + + /* Configure the source of time base considering new system clock settings */ + if(HAL_InitTick(uwTickPrio) != HAL_OK) + { + return HAL_ERROR; + } + + /* Insure MSI selected as system clock source */ + /* Get start tick */ + tickstart = HAL_GetTick(); + + /* Wait till system clock source is ready */ + while(READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RCC_CFGR_SWS_MSI) + { + if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + + /* Reset HSION, HSIKERON, HSIASFS, HSEON, HSECSSON, PLLON, PLLSAIxON bits */ +#if defined(RCC_PLLSAI2_SUPPORT) + + CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSION | RCC_CR_HSIKERON| RCC_CR_HSIASFS | RCC_CR_PLLON | RCC_CR_PLLSAI1ON | RCC_CR_PLLSAI2ON); + +#elif defined(RCC_PLLSAI1_SUPPORT) + + CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSION | RCC_CR_HSIKERON| RCC_CR_HSIASFS | RCC_CR_PLLON | RCC_CR_PLLSAI1ON); + +#else + + CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSION | RCC_CR_HSIKERON| RCC_CR_HSIASFS | RCC_CR_PLLON); + +#endif /* RCC_PLLSAI2_SUPPORT */ + + /* Insure PLLRDY, PLLSAI1RDY and PLLSAI2RDY (if present) are reset */ + /* Get start tick */ + tickstart = HAL_GetTick(); + +#if defined(RCC_PLLSAI2_SUPPORT) + + while(READ_BIT(RCC->CR, RCC_CR_PLLRDY | RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY) != 0U) + +#elif defined(RCC_PLLSAI1_SUPPORT) + + while(READ_BIT(RCC->CR, RCC_CR_PLLRDY | RCC_CR_PLLSAI1RDY) != 0U) + +#else + + while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U) + +#endif + { + if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + + /* Reset PLLCFGR register */ + CLEAR_REG(RCC->PLLCFGR); + SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN_4 ); + +#if defined(RCC_PLLSAI1_SUPPORT) + + /* Reset PLLSAI1CFGR register */ + CLEAR_REG(RCC->PLLSAI1CFGR); + SET_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N_4 ); + +#endif /* RCC_PLLSAI1_SUPPORT */ + +#if defined(RCC_PLLSAI2_SUPPORT) + + /* Reset PLLSAI2CFGR register */ + CLEAR_REG(RCC->PLLSAI2CFGR); + SET_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N_4 ); + +#endif /* RCC_PLLSAI2_SUPPORT */ + + /* Reset HSEBYP bit */ + CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); + + /* Disable all interrupts */ + CLEAR_REG(RCC->CIER); + + /* Clear all interrupt flags */ + WRITE_REG(RCC->CICR, 0xFFFFFFFFU); + + /* Clear all reset flags */ + SET_BIT(RCC->CSR, RCC_CSR_RMVF); + + return HAL_OK; +} + +/** + * @brief Initialize the RCC Oscillators according to the specified parameters in the + * RCC_OscInitTypeDef. + * @param RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that + * contains the configuration information for the RCC Oscillators. + * @note The PLL is not disabled when used as system clock. + * @note The PLL source is not updated when used as PLLSAI(s) clock source. + * @note Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not + * supported by this macro. User should request a transition to LSE Off + * first and then LSE On or LSE Bypass. + * @note Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not + * supported by this macro. User should request a transition to HSE Off + * first and then HSE On or HSE Bypass. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct) +{ + uint32_t tickstart; + HAL_StatusTypeDef status; + uint32_t sysclk_source, pll_config; + + /* Check Null pointer */ + if(RCC_OscInitStruct == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType)); + + sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE(); + pll_config = __HAL_RCC_GET_PLL_OSCSOURCE(); + + /*----------------------------- MSI Configuration --------------------------*/ + if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI) + { + /* Check the parameters */ + assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState)); + assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue)); + assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange)); + + /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */ + if((sysclk_source == RCC_CFGR_SWS_MSI) || + ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI))) + { + if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)) + { + return HAL_ERROR; + } + + /* Otherwise, just the calibration and MSI range change are allowed */ + else + { + /* To correctly read data from FLASH memory, the number of wait states (LATENCY) + must be correctly programmed according to the frequency of the CPU clock + (HCLK) and the supply voltage of the device. */ + if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE()) + { + /* First increase number of wait states update if necessary */ + if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK) + { + return HAL_ERROR; + } + + /* Selects the Multiple Speed oscillator (MSI) clock range .*/ + __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange); + /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/ + __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue); + } + else + { + /* Else, keep current flash latency while decreasing applies */ + /* Selects the Multiple Speed oscillator (MSI) clock range .*/ + __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange); + /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/ + __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue); + + /* Decrease number of wait states update if necessary */ + /* Only possible when MSI is the System clock source */ + if(sysclk_source == RCC_CFGR_SWS_MSI) + { + if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK) + { + return HAL_ERROR; + } + } + } + + /* Update the SystemCoreClock global variable */ + SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU); + + /* Configure the source of time base considering new system clocks settings*/ + status = HAL_InitTick(uwTickPrio); + if(status != HAL_OK) + { + return status; + } + } + } + else + { + /* Check the MSI State */ + if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF) + { + /* Enable the Internal High Speed oscillator (MSI). */ + __HAL_RCC_MSI_ENABLE(); + + /* Get timeout */ + tickstart = HAL_GetTick(); + + /* Wait till MSI is ready */ + while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U) + { + if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + /* Selects the Multiple Speed oscillator (MSI) clock range .*/ + __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange); + /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/ + __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue); + + } + else + { + /* Disable the Internal High Speed oscillator (MSI). */ + __HAL_RCC_MSI_DISABLE(); + + /* Get timeout */ + tickstart = HAL_GetTick(); + + /* Wait till MSI is ready */ + while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) + { + if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + } + } + /*------------------------------- HSE Configuration ------------------------*/ + if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE) + { + /* Check the parameters */ + assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState)); + + /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */ + if((sysclk_source == RCC_CFGR_SWS_HSE) || + ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE))) + { + if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)) + { + return HAL_ERROR; + } + } + else + { + /* Set the new HSE configuration ---------------------------------------*/ + __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState); + + /* Check the HSE State */ + if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF) + { + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till HSE is ready */ + while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U) + { + if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + else + { + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till HSE is disabled */ + while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) + { + if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + } + } + /*----------------------------- HSI Configuration --------------------------*/ + if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI) + { + /* Check the parameters */ + assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState)); + assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue)); + + /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ + if((sysclk_source == RCC_CFGR_SWS_HSI) || + ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI))) + { + /* When HSI is used as system clock it will not be disabled */ + if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)) + { + return HAL_ERROR; + } + /* Otherwise, just the calibration is allowed */ + else + { + /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/ + __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue); + } + } + else + { + /* Check the HSI State */ + if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF) + { + /* Enable the Internal High Speed oscillator (HSI). */ + __HAL_RCC_HSI_ENABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till HSI is ready */ + while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U) + { + if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + + /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/ + __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue); + } + else + { + /* Disable the Internal High Speed oscillator (HSI). */ + __HAL_RCC_HSI_DISABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till HSI is disabled */ + while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) + { + if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + } + } + /*------------------------------ LSI Configuration -------------------------*/ + if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI) + { + /* Check the parameters */ + assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState)); + + /* Check the LSI State */ + if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF) + { +#if defined(RCC_CSR_LSIPREDIV) + uint32_t csr_temp = RCC->CSR; + + /* Check LSI division factor */ + assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv)); + + if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV)) + { + if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \ + ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION)) + { + /* If LSIRDY is set while LSION is not enabled, + LSIPREDIV can't be updated */ + return HAL_ERROR; + } + + /* Turn off LSI before changing RCC_CSR_LSIPREDIV */ + if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION) + { + __HAL_RCC_LSI_DISABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till LSI is disabled */ + while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U) + { + if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + + /* Set LSI division factor */ + MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv); + } +#endif /* RCC_CSR_LSIPREDIV */ + + /* Enable the Internal Low Speed oscillator (LSI). */ + __HAL_RCC_LSI_ENABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till LSI is ready */ + while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U) + { + if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + else + { + /* Disable the Internal Low Speed oscillator (LSI). */ + __HAL_RCC_LSI_DISABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till LSI is disabled */ + while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U) + { + if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + } + /*------------------------------ LSE Configuration -------------------------*/ + if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE) + { + FlagStatus pwrclkchanged = RESET; + + /* Check the parameters */ + assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState)); + + /* Update LSE configuration in Backup Domain control register */ + /* Requires to enable write access to Backup Domain of necessary */ + if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN)) + { + __HAL_RCC_PWR_CLK_ENABLE(); + pwrclkchanged = SET; + } + + if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP)) + { + /* Enable write access to Backup domain */ + SET_BIT(PWR->CR1, PWR_CR1_DBP); + + /* Wait for Backup domain Write protection disable */ + tickstart = HAL_GetTick(); + + while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP)) + { + if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + + /* Set the new LSE configuration -----------------------------------------*/ +#if defined(RCC_BDCR_LSESYSDIS) + if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U) + { + /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */ + MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS)); + + if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U) + { + /* LSE oscillator bypass enable */ + SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); + SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); + } + else + { + /* LSE oscillator enable */ + SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); + } + } + else + { + CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON); + CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); + } +#else + __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState); +#endif /* RCC_BDCR_LSESYSDIS */ + + /* Check the LSE State */ + if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF) + { + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till LSE is ready */ + while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U) + { + if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + else + { + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till LSE is disabled */ + while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U) + { + if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + +#if defined(RCC_BDCR_LSESYSDIS) + /* By default, stop disabling LSE propagation */ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS); +#endif /* RCC_BDCR_LSESYSDIS */ + } + + /* Restore clock configuration if changed */ + if(pwrclkchanged == SET) + { + __HAL_RCC_PWR_CLK_DISABLE(); + } + } +#if defined(RCC_HSI48_SUPPORT) + /*------------------------------ HSI48 Configuration -----------------------*/ + if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48) + { + /* Check the parameters */ + assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State)); + + /* Check the LSI State */ + if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF) + { + /* Enable the Internal Low Speed oscillator (HSI48). */ + __HAL_RCC_HSI48_ENABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till HSI48 is ready */ + while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U) + { + if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + else + { + /* Disable the Internal Low Speed oscillator (HSI48). */ + __HAL_RCC_HSI48_DISABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till HSI48 is disabled */ + while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U) + { + if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + } +#endif /* RCC_HSI48_SUPPORT */ + /*-------------------------------- PLL Configuration -----------------------*/ + /* Check the parameters */ + assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState)); + + if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE) + { + /* PLL On ? */ + if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON) + { + /* Check the parameters */ + assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource)); + assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM)); + assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN)); +#if defined(RCC_PLLP_SUPPORT) + assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP)); +#endif /* RCC_PLLP_SUPPORT */ + assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ)); + assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR)); + + /* Do nothing if PLL configuration is the unchanged */ + pll_config = RCC->PLLCFGR; + if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) || + (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) || + (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) || +#if defined(RCC_PLLP_SUPPORT) +#if defined(RCC_PLLP_DIV_2_31_SUPPORT) + (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) || +#else + (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) || +#endif +#endif + (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) || + (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos))) + { + /* Check if the PLL is used as system clock or not */ + if(sysclk_source != RCC_CFGR_SWS_PLL) + { +#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT) + /* Check if main PLL can be updated */ + /* Not possible if the source is shared by other enabled PLLSAIx */ + if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U) +#if defined(RCC_PLLSAI2_SUPPORT) + || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U) +#endif + ) + { + return HAL_ERROR; + } + else +#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */ + { + /* Disable the main PLL. */ + __HAL_RCC_PLL_DISABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till PLL is ready */ + while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U) + { + if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + + /* Configure the main PLL clock source, multiplication and division factors. */ + __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource, + RCC_OscInitStruct->PLL.PLLM, + RCC_OscInitStruct->PLL.PLLN, +#if defined(RCC_PLLP_SUPPORT) + RCC_OscInitStruct->PLL.PLLP, +#endif + RCC_OscInitStruct->PLL.PLLQ, + RCC_OscInitStruct->PLL.PLLR); + + /* Enable the main PLL. */ + __HAL_RCC_PLL_ENABLE(); + + /* Enable PLL System Clock output. */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till PLL is ready */ + while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U) + { + if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + } + else + { + /* PLL is already used as System core clock */ + return HAL_ERROR; + } + } + else + { + /* PLL configuration is unchanged */ + /* Re-enable PLL if it was disabled (ie. low power mode) */ + if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U) + { + /* Enable the main PLL. */ + __HAL_RCC_PLL_ENABLE(); + + /* Enable PLL System Clock output. */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till PLL is ready */ + while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U) + { + if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + } + } + else + { + /* Check that PLL is not used as system clock or not */ + if(sysclk_source != RCC_CFGR_SWS_PLL) + { + /* Disable the main PLL. */ + __HAL_RCC_PLL_DISABLE(); + + /* Disable all PLL outputs to save power if no PLLs on */ +#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY) + if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U) + { + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE); + } +#elif defined(RCC_PLLSAI1_SUPPORT) + if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U) + { + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE); + } +#else + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE); +#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */ + +#if defined(RCC_PLLSAI2_SUPPORT) + __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK); +#elif defined(RCC_PLLSAI1_SUPPORT) + __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK); +#else + __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK); +#endif /* RCC_PLLSAI2_SUPPORT */ + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till PLL is disabled */ + while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U) + { + if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + else + { + /* PLL is already used as System core clock */ + return HAL_ERROR; + } + } + } + return HAL_OK; +} + +/** + * @brief Initialize the CPU, AHB and APB busses clocks according to the specified + * parameters in the RCC_ClkInitStruct. + * @param RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that + * contains the configuration information for the RCC peripheral. + * @param FLatency FLASH Latency + * This parameter can be one of the following values: + * @arg FLASH_LATENCY_0 FLASH 0 Latency cycle + * @arg FLASH_LATENCY_1 FLASH 1 Latency cycle + * @arg FLASH_LATENCY_2 FLASH 2 Latency cycles + * @arg FLASH_LATENCY_3 FLASH 3 Latency cycles + * @arg FLASH_LATENCY_4 FLASH 4 Latency cycles + @if STM32L4S9xx + * @arg FLASH_LATENCY_5 FLASH 5 Latency cycles + * @arg FLASH_LATENCY_6 FLASH 6 Latency cycles + * @arg FLASH_LATENCY_7 FLASH 7 Latency cycles + * @arg FLASH_LATENCY_8 FLASH 8 Latency cycles + * @arg FLASH_LATENCY_9 FLASH 9 Latency cycles + * @arg FLASH_LATENCY_10 FLASH 10 Latency cycles + * @arg FLASH_LATENCY_11 FLASH 11 Latency cycles + * @arg FLASH_LATENCY_12 FLASH 12 Latency cycles + * @arg FLASH_LATENCY_13 FLASH 13 Latency cycles + * @arg FLASH_LATENCY_14 FLASH 14 Latency cycles + * @arg FLASH_LATENCY_15 FLASH 15 Latency cycles + @endif + * + * @note The SystemCoreClock CMSIS variable is used to store System Clock Frequency + * and updated by HAL_RCC_GetHCLKFreq() function called within this function + * + * @note The MSI is used by default as system clock source after + * startup from Reset, wake-up from STANDBY mode. After restart from Reset, + * the MSI frequency is set to its default value 4 MHz. + * + * @note The HSI can be selected as system clock source after + * from STOP modes or in case of failure of the HSE used directly or indirectly + * as system clock (if the Clock Security System CSS is enabled). + * + * @note A switch from one clock source to another occurs only if the target + * clock source is ready (clock stable after startup delay or PLL locked). + * If a clock source which is not yet ready is selected, the switch will + * occur when the clock source is ready. + * + * @note You can use HAL_RCC_GetClockConfig() function to know which clock is + * currently used as system clock source. + * + * @note Depending on the device voltage range, the software has to set correctly + * HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency + * (for more details refer to section above "Initialization/de-initialization functions") + * @retval None + */ +HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency) +{ + uint32_t tickstart; +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \ + defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) + uint32_t hpre = RCC_SYSCLK_DIV1; +#endif + HAL_StatusTypeDef status; + + /* Check Null pointer */ + if(RCC_ClkInitStruct == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType)); + assert_param(IS_FLASH_LATENCY(FLatency)); + + /* To correctly read data from FLASH memory, the number of wait states (LATENCY) + must be correctly programmed according to the frequency of the CPU clock + (HCLK) and the supply voltage of the device. */ + + /* Increasing the number of wait states because of higher CPU frequency */ + if(FLatency > __HAL_FLASH_GET_LATENCY()) + { + /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */ + __HAL_FLASH_SET_LATENCY(FLatency); + + /* Check that the new number of wait states is taken into account to access the Flash + memory by reading the FLASH_ACR register */ + if(__HAL_FLASH_GET_LATENCY() != FLatency) + { + return HAL_ERROR; + } + } + + /*------------------------- SYSCLK Configuration ---------------------------*/ + if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK) + { + assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource)); + + /* PLL is selected as System Clock Source */ + if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK) + { + /* Check the PLL ready flag */ + if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U) + { + return HAL_ERROR; + } +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \ + defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) + /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */ + /* Compute target PLL output frequency */ + if(RCC_GetSysClockFreqFromPLLSource() > 80000000U) + { + if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1) + { + /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */ + MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2); + hpre = RCC_SYSCLK_DIV2; + } + else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1)) + { + /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */ + MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2); + hpre = RCC_SYSCLK_DIV2; + } + else + { + /* nothing to do */ + } + } +#endif + } + else + { + /* HSE is selected as System Clock Source */ + if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE) + { + /* Check the HSE ready flag */ + if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U) + { + return HAL_ERROR; + } + } + /* MSI is selected as System Clock Source */ + else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI) + { + /* Check the MSI ready flag */ + if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U) + { + return HAL_ERROR; + } + } + /* HSI is selected as System Clock Source */ + else + { + /* Check the HSI ready flag */ + if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U) + { + return HAL_ERROR; + } + } +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \ + defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) + /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */ + if(HAL_RCC_GetSysClockFreq() > 80000000U) + { + /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */ + MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2); + hpre = RCC_SYSCLK_DIV2; + } +#endif + + } + + MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos)) + { + if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + + /*-------------------------- HCLK Configuration --------------------------*/ + if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) + { + assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider)); + MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider); + } +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \ + defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) + else + { + /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */ + if(hpre == RCC_SYSCLK_DIV2) + { + MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1); + } + } +#endif + + /* Decreasing the number of wait states because of lower CPU frequency */ + if(FLatency < __HAL_FLASH_GET_LATENCY()) + { + /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */ + __HAL_FLASH_SET_LATENCY(FLatency); + + /* Check that the new number of wait states is taken into account to access the Flash + memory by reading the FLASH_ACR register */ + if(__HAL_FLASH_GET_LATENCY() != FLatency) + { + return HAL_ERROR; + } + } + + /*-------------------------- PCLK1 Configuration ---------------------------*/ + if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1) + { + assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider)); + MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider); + } + + /*-------------------------- PCLK2 Configuration ---------------------------*/ + if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2) + { + assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider)); + MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U)); + } + + /* Update the SystemCoreClock global variable */ + SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU); + + /* Configure the source of time base considering new system clocks settings*/ + status = HAL_InitTick(uwTickPrio); + + return status; +} + +/** + * @} + */ + +/** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions + * @brief RCC clocks control functions + * +@verbatim + =============================================================================== + ##### Peripheral Control functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to: + + (+) Ouput clock to MCO pin. + (+) Retrieve current clock frequencies. + (+) Enable the Clock Security System. + +@endverbatim + * @{ + */ + +/** + * @brief Select the clock source to output on MCO pin(PA8). + * @note PA8 should be configured in alternate function mode. + * @param RCC_MCOx specifies the output direction for the clock source. + * For STM32L4xx family this parameter can have only one value: + * @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8). + * @param RCC_MCOSource specifies the clock source to output. + * This parameter can be one of the following values: + * @arg @ref RCC_MCO1SOURCE_NOCLOCK MCO output disabled, no clock on MCO + * @arg @ref RCC_MCO1SOURCE_SYSCLK system clock selected as MCO source + * @arg @ref RCC_MCO1SOURCE_MSI MSI clock selected as MCO source + * @arg @ref RCC_MCO1SOURCE_HSI HSI clock selected as MCO source + * @arg @ref RCC_MCO1SOURCE_HSE HSE clock selected as MCO sourcee + * @arg @ref RCC_MCO1SOURCE_PLLCLK main PLL clock selected as MCO source + * @arg @ref RCC_MCO1SOURCE_LSI LSI clock selected as MCO source + * @arg @ref RCC_MCO1SOURCE_LSE LSE clock selected as MCO source + @if STM32L443xx + * @arg @ref RCC_MCO1SOURCE_HSI48 HSI48 clock selected as MCO source for devices with HSI48 + @endif + * @param RCC_MCODiv specifies the MCO prescaler. + * This parameter can be one of the following values: + * @arg @ref RCC_MCODIV_1 no division applied to MCO clock + * @arg @ref RCC_MCODIV_2 division by 2 applied to MCO clock + * @arg @ref RCC_MCODIV_4 division by 4 applied to MCO clock + * @arg @ref RCC_MCODIV_8 division by 8 applied to MCO clock + * @arg @ref RCC_MCODIV_16 division by 16 applied to MCO clock + * @retval None + */ +void HAL_RCC_MCOConfig( uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv) +{ + GPIO_InitTypeDef GPIO_InitStruct; + + /* Check the parameters */ + assert_param(IS_RCC_MCO(RCC_MCOx)); + assert_param(IS_RCC_MCODIV(RCC_MCODiv)); + assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource)); + + /* Prevent unused argument(s) compilation warning if no assert_param check */ + UNUSED(RCC_MCOx); + + /* MCO Clock Enable */ + __MCO1_CLK_ENABLE(); + + /* Configue the MCO1 pin in alternate function mode */ + GPIO_InitStruct.Pin = MCO1_PIN; + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH; + GPIO_InitStruct.Pull = GPIO_NOPULL; + GPIO_InitStruct.Alternate = GPIO_AF0_MCO; + HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct); + + /* Mask MCOSEL[] and MCOPRE[] bits then set MCO1 clock source and prescaler */ + MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv )); +} + +/** + * @brief Return the SYSCLK frequency. + * + * @note The system frequency computed by this function is not the real + * frequency in the chip. It is calculated based on the predefined + * constant and the selected clock source: + * @note If SYSCLK source is MSI, function returns values based on MSI + * Value as defined by the MSI range. + * @note If SYSCLK source is HSI, function returns values based on HSI_VALUE(*) + * @note If SYSCLK source is HSE, function returns values based on HSE_VALUE(**) + * @note If SYSCLK source is PLL, function returns values based on HSE_VALUE(**), + * HSI_VALUE(*) or MSI Value multiplied/divided by the PLL factors. + * @note (*) HSI_VALUE is a constant defined in stm32l4xx_hal_conf.h file (default value + * 16 MHz) but the real value may vary depending on the variations + * in voltage and temperature. + * @note (**) HSE_VALUE is a constant defined in stm32l4xx_hal_conf.h file (default value + * 8 MHz), user has to ensure that HSE_VALUE is same as the real + * frequency of the crystal used. Otherwise, this function may + * have wrong result. + * + * @note The result of this function could be not correct when using fractional + * value for HSE crystal. + * + * @note This function can be used by the user application to compute the + * baudrate for the communication peripherals or configure other parameters. + * + * @note Each time SYSCLK changes, this function must be called to update the + * right SYSCLK value. Otherwise, any configuration based on this function will be incorrect. + * + * + * @retval SYSCLK frequency + */ +uint32_t HAL_RCC_GetSysClockFreq(void) +{ + uint32_t msirange = 0U, sysclockfreq = 0U; + uint32_t pllvco, pllsource, pllr, pllm; /* no init needed */ + uint32_t sysclk_source, pll_oscsource; + + sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE(); + pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE(); + + if((sysclk_source == RCC_CFGR_SWS_MSI) || + ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI))) + { + /* MSI or PLL with MSI source used as system clock source */ + + /* Get SYSCLK source */ + if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U) + { /* MSISRANGE from RCC_CSR applies */ + msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos; + } + else + { /* MSIRANGE from RCC_CR applies */ + msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos; + } + /*MSI frequency range in HZ*/ + msirange = MSIRangeTable[msirange]; + + if(sysclk_source == RCC_CFGR_SWS_MSI) + { + /* MSI used as system clock source */ + sysclockfreq = msirange; + } + } + else if(sysclk_source == RCC_CFGR_SWS_HSI) + { + /* HSI used as system clock source */ + sysclockfreq = HSI_VALUE; + } + else if(sysclk_source == RCC_CFGR_SWS_HSE) + { + /* HSE used as system clock source */ + sysclockfreq = HSE_VALUE; + } + else + { + /* unexpected case: sysclockfreq at 0 */ + } + + if(sysclk_source == RCC_CFGR_SWS_PLL) + { + /* PLL used as system clock source */ + + /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM + SYSCLK = PLL_VCO / PLLR + */ + pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC); + + switch (pllsource) + { + case RCC_PLLSOURCE_HSI: /* HSI used as PLL clock source */ + pllvco = HSI_VALUE; + break; + + case RCC_PLLSOURCE_HSE: /* HSE used as PLL clock source */ + pllvco = HSE_VALUE; + break; + + case RCC_PLLSOURCE_MSI: /* MSI used as PLL clock source */ + default: + pllvco = msirange; + break; + } + pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ; + pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm; + pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U; + sysclockfreq = pllvco / pllr; + } + + return sysclockfreq; +} + +/** + * @brief Return the HCLK frequency. + * @note Each time HCLK changes, this function must be called to update the + * right HCLK value. Otherwise, any configuration based on this function will be incorrect. + * + * @note The SystemCoreClock CMSIS variable is used to store System Clock Frequency. + * @retval HCLK frequency in Hz + */ +uint32_t HAL_RCC_GetHCLKFreq(void) +{ + return SystemCoreClock; +} + +/** + * @brief Return the PCLK1 frequency. + * @note Each time PCLK1 changes, this function must be called to update the + * right PCLK1 value. Otherwise, any configuration based on this function will be incorrect. + * @retval PCLK1 frequency in Hz + */ +uint32_t HAL_RCC_GetPCLK1Freq(void) +{ + /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/ + return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU)); +} + +/** + * @brief Return the PCLK2 frequency. + * @note Each time PCLK2 changes, this function must be called to update the + * right PCLK2 value. Otherwise, any configuration based on this function will be incorrect. + * @retval PCLK2 frequency in Hz + */ +uint32_t HAL_RCC_GetPCLK2Freq(void) +{ + /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/ + return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU)); +} + +/** + * @brief Configure the RCC_OscInitStruct according to the internal + * RCC configuration registers. + * @param RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that + * will be configured. + * @retval None + */ +void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct) +{ + /* Check the parameters */ + assert_param(RCC_OscInitStruct != (void *)NULL); + + /* Set all possible values for the Oscillator type parameter ---------------*/ +#if defined(RCC_HSI48_SUPPORT) + RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_MSI | \ + RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_HSI48; +#else + RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_MSI | \ + RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI; +#endif /* RCC_HSI48_SUPPORT */ + + /* Get the HSE configuration -----------------------------------------------*/ + if(READ_BIT(RCC->CR, RCC_CR_HSEBYP) == RCC_CR_HSEBYP) + { + RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS; + } + else if(READ_BIT(RCC->CR, RCC_CR_HSEON) == RCC_CR_HSEON) + { + RCC_OscInitStruct->HSEState = RCC_HSE_ON; + } + else + { + RCC_OscInitStruct->HSEState = RCC_HSE_OFF; + } + + /* Get the MSI configuration -----------------------------------------------*/ + if(READ_BIT(RCC->CR, RCC_CR_MSION) == RCC_CR_MSION) + { + RCC_OscInitStruct->MSIState = RCC_MSI_ON; + } + else + { + RCC_OscInitStruct->MSIState = RCC_MSI_OFF; + } + + RCC_OscInitStruct->MSICalibrationValue = READ_BIT(RCC->ICSCR, RCC_ICSCR_MSITRIM) >> RCC_ICSCR_MSITRIM_Pos; + RCC_OscInitStruct->MSIClockRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE); + + /* Get the HSI configuration -----------------------------------------------*/ + if(READ_BIT(RCC->CR, RCC_CR_HSION) == RCC_CR_HSION) + { + RCC_OscInitStruct->HSIState = RCC_HSI_ON; + } + else + { + RCC_OscInitStruct->HSIState = RCC_HSI_OFF; + } + + RCC_OscInitStruct->HSICalibrationValue = READ_BIT(RCC->ICSCR, RCC_ICSCR_HSITRIM) >> RCC_ICSCR_HSITRIM_Pos; + + /* Get the LSE configuration -----------------------------------------------*/ + if(READ_BIT(RCC->BDCR, RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP) + { +#if defined(RCC_BDCR_LSESYSDIS) + if((RCC->BDCR & RCC_BDCR_LSESYSDIS) == RCC_BDCR_LSESYSDIS) + { + RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS_RTC_ONLY; + } + else +#endif /* RCC_BDCR_LSESYSDIS */ + { + RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS; + } + } + else if(READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == RCC_BDCR_LSEON) + { +#if defined(RCC_BDCR_LSESYSDIS) + if((RCC->BDCR & RCC_BDCR_LSESYSDIS) == RCC_BDCR_LSESYSDIS) + { + RCC_OscInitStruct->LSEState = RCC_LSE_ON_RTC_ONLY; + } + else +#endif /* RCC_BDCR_LSESYSDIS */ + { + RCC_OscInitStruct->LSEState = RCC_LSE_ON; + } + } + else + { + RCC_OscInitStruct->LSEState = RCC_LSE_OFF; + } + + /* Get the LSI configuration -----------------------------------------------*/ + if(READ_BIT(RCC->CSR, RCC_CSR_LSION) == RCC_CSR_LSION) + { + RCC_OscInitStruct->LSIState = RCC_LSI_ON; + } + else + { + RCC_OscInitStruct->LSIState = RCC_LSI_OFF; + } +#if defined(RCC_CSR_LSIPREDIV) + + /* Get the LSI configuration -----------------------------------------------*/ + if((RCC->CSR & RCC_CSR_LSIPREDIV) == RCC_CSR_LSIPREDIV) + { + RCC_OscInitStruct->LSIDiv = RCC_LSI_DIV128; + } + else + { + RCC_OscInitStruct->LSIDiv = RCC_LSI_DIV1; + } +#endif /* RCC_CSR_LSIPREDIV */ + +#if defined(RCC_HSI48_SUPPORT) + /* Get the HSI48 configuration ---------------------------------------------*/ + if(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON) == RCC_CRRCR_HSI48ON) + { + RCC_OscInitStruct->HSI48State = RCC_HSI48_ON; + } + else + { + RCC_OscInitStruct->HSI48State = RCC_HSI48_OFF; + } +#else + RCC_OscInitStruct->HSI48State = RCC_HSI48_OFF; +#endif /* RCC_HSI48_SUPPORT */ + + /* Get the PLL configuration -----------------------------------------------*/ + if(READ_BIT(RCC->CR, RCC_CR_PLLON) == RCC_CR_PLLON) + { + RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON; + } + else + { + RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF; + } + RCC_OscInitStruct->PLL.PLLSource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC); + RCC_OscInitStruct->PLL.PLLM = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U; + RCC_OscInitStruct->PLL.PLLN = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos; + RCC_OscInitStruct->PLL.PLLQ = (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U); + RCC_OscInitStruct->PLL.PLLR = (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) << 1U); +#if defined(RCC_PLLP_SUPPORT) +#if defined(RCC_PLLP_DIV_2_31_SUPPORT) + RCC_OscInitStruct->PLL.PLLP = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos; +#else + if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U) + { + RCC_OscInitStruct->PLL.PLLP = RCC_PLLP_DIV17; + } + else + { + RCC_OscInitStruct->PLL.PLLP = RCC_PLLP_DIV7; + } +#endif /* RCC_PLLP_DIV_2_31_SUPPORT */ +#endif /* RCC_PLLP_SUPPORT */ +} + +/** + * @brief Configure the RCC_ClkInitStruct according to the internal + * RCC configuration registers. + * @param RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that + * will be configured. + * @param pFLatency Pointer on the Flash Latency. + * @retval None + */ +void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t *pFLatency) +{ + /* Check the parameters */ + assert_param(RCC_ClkInitStruct != (void *)NULL); + assert_param(pFLatency != (void *)NULL); + + /* Set all possible values for the Clock type parameter --------------------*/ + RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2; + + /* Get the SYSCLK configuration --------------------------------------------*/ + RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW); + + /* Get the HCLK configuration ----------------------------------------------*/ + RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE); + + /* Get the APB1 configuration ----------------------------------------------*/ + RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1); + + /* Get the APB2 configuration ----------------------------------------------*/ + RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U); + + /* Get the Flash Wait State (Latency) configuration ------------------------*/ + *pFLatency = __HAL_FLASH_GET_LATENCY(); +} + +/** + * @brief Enable the Clock Security System. + * @note If a failure is detected on the HSE oscillator clock, this oscillator + * is automatically disabled and an interrupt is generated to inform the + * software about the failure (Clock Security System Interrupt, CSSI), + * allowing the MCU to perform rescue operations. The CSSI is linked to + * the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector. + * @note The Clock Security System can only be cleared by reset. + * @retval None + */ +void HAL_RCC_EnableCSS(void) +{ + SET_BIT(RCC->CR, RCC_CR_CSSON) ; +} + +/** + * @brief Handle the RCC Clock Security System interrupt request. + * @note This API should be called under the NMI_Handler(). + * @retval None + */ +void HAL_RCC_NMI_IRQHandler(void) +{ + /* Check RCC CSSF interrupt flag */ + if(__HAL_RCC_GET_IT(RCC_IT_CSS)) + { + /* RCC Clock Security System interrupt user callback */ + HAL_RCC_CSSCallback(); + + /* Clear RCC CSS pending bit */ + __HAL_RCC_CLEAR_IT(RCC_IT_CSS); + } +} + +/** + * @brief RCC Clock Security System interrupt callback. + * @retval none + */ +__weak void HAL_RCC_CSSCallback(void) +{ + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_RCC_CSSCallback should be implemented in the user file + */ +} + +/** + * @} + */ + +/** + * @} + */ + +/* Private function prototypes -----------------------------------------------*/ +/** @addtogroup RCC_Private_Functions + * @{ + */ +/** + * @brief Update number of Flash wait states in line with MSI range and current + voltage range. + * @param msirange MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11 + * @retval HAL status + */ +static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange) +{ + uint32_t vos; + uint32_t latency = FLASH_LATENCY_0; /* default value 0WS */ + + if(__HAL_RCC_PWR_IS_CLK_ENABLED()) + { + vos = HAL_PWREx_GetVoltageRange(); + } + else + { + __HAL_RCC_PWR_CLK_ENABLE(); + vos = HAL_PWREx_GetVoltageRange(); + __HAL_RCC_PWR_CLK_DISABLE(); + } + + if(vos == PWR_REGULATOR_VOLTAGE_SCALE1) + { + if(msirange > RCC_MSIRANGE_8) + { + /* MSI > 16Mhz */ + if(msirange > RCC_MSIRANGE_10) + { + /* MSI 48Mhz */ + latency = FLASH_LATENCY_2; /* 2WS */ + } + else + { + /* MSI 24Mhz or 32Mhz */ + latency = FLASH_LATENCY_1; /* 1WS */ + } + } + /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */ + } + else + { +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \ + defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) + if(msirange >= RCC_MSIRANGE_8) + { + /* MSI >= 16Mhz */ + latency = FLASH_LATENCY_2; /* 2WS */ + } + else + { + if(msirange == RCC_MSIRANGE_7) + { + /* MSI 8Mhz */ + latency = FLASH_LATENCY_1; /* 1WS */ + } + /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */ + } +#else + if(msirange > RCC_MSIRANGE_8) + { + /* MSI > 16Mhz */ + latency = FLASH_LATENCY_3; /* 3WS */ + } + else + { + if(msirange == RCC_MSIRANGE_8) + { + /* MSI 16Mhz */ + latency = FLASH_LATENCY_2; /* 2WS */ + } + else if(msirange == RCC_MSIRANGE_7) + { + /* MSI 8Mhz */ + latency = FLASH_LATENCY_1; /* 1WS */ + } + /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */ + } +#endif + } + + __HAL_FLASH_SET_LATENCY(latency); + + /* Check that the new number of wait states is taken into account to access the Flash + memory by reading the FLASH_ACR register */ + if(__HAL_FLASH_GET_LATENCY() != latency) + { + return HAL_ERROR; + } + + return HAL_OK; +} + +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \ + defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) +/** + * @brief Compute SYSCLK frequency based on PLL SYSCLK source. + * @retval SYSCLK frequency + */ +static uint32_t RCC_GetSysClockFreqFromPLLSource(void) +{ + uint32_t msirange = 0U; + uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq; /* no init needed */ + + if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI) + { + /* Get MSI range source */ + if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U) + { /* MSISRANGE from RCC_CSR applies */ + msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos; + } + else + { /* MSIRANGE from RCC_CR applies */ + msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos; + } + /*MSI frequency range in HZ*/ + msirange = MSIRangeTable[msirange]; + } + + /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM + SYSCLK = PLL_VCO / PLLR + */ + pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC); + + switch (pllsource) + { + case RCC_PLLSOURCE_HSI: /* HSI used as PLL clock source */ + pllvco = HSI_VALUE; + break; + + case RCC_PLLSOURCE_HSE: /* HSE used as PLL clock source */ + pllvco = HSE_VALUE; + break; + + case RCC_PLLSOURCE_MSI: /* MSI used as PLL clock source */ + default: + pllvco = msirange; + break; + } + pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ; + pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm; + pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U; + sysclockfreq = pllvco / pllr; + + return sysclockfreq; +} +#endif + +/** + * @} + */ + +#endif /* HAL_RCC_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c new file mode 100644 index 0000000..135f9f4 --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c @@ -0,0 +1,3555 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_rcc_ex.c + * @author MCD Application Team + * @brief Extended RCC HAL module driver. + * This file provides firmware functions to manage the following + * functionalities RCC extended peripheral: + * + Extended Peripheral Control functions + * + Extended Clock management functions + * + Extended Clock Recovery System Control functions + * + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal.h" + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + +/** @defgroup RCCEx RCCEx + * @brief RCC Extended HAL module driver + * @{ + */ + +#ifdef HAL_RCC_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private defines -----------------------------------------------------------*/ +/** @defgroup RCCEx_Private_Constants RCCEx Private Constants + * @{ + */ +#define PLLSAI1_TIMEOUT_VALUE 2U /* 2 ms (minimum Tick + 1) */ +#define PLLSAI2_TIMEOUT_VALUE 2U /* 2 ms (minimum Tick + 1) */ +#define PLL_TIMEOUT_VALUE 2U /* 2 ms (minimum Tick + 1) */ + +#define DIVIDER_P_UPDATE 0U +#define DIVIDER_Q_UPDATE 1U +#define DIVIDER_R_UPDATE 2U + +#define __LSCO_CLK_ENABLE() __HAL_RCC_GPIOA_CLK_ENABLE() +#define LSCO_GPIO_PORT GPIOA +#define LSCO_PIN GPIO_PIN_2 +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/** @defgroup RCCEx_Private_Functions RCCEx Private Functions + * @{ + */ +#if defined(RCC_PLLSAI1_SUPPORT) + +static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider); + +#endif /* RCC_PLLSAI1_SUPPORT */ + +#if defined(RCC_PLLSAI2_SUPPORT) + +static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider); + +#endif /* RCC_PLLSAI2_SUPPORT */ + +#if defined(SAI1) + +static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency); + +#endif /* SAI1 */ +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup RCCEx_Exported_Functions RCCEx Exported Functions + * @{ + */ + +/** @defgroup RCCEx_Exported_Functions_Group1 Extended Peripheral Control functions + * @brief Extended Peripheral Control functions + * +@verbatim + =============================================================================== + ##### Extended Peripheral Control functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to control the RCC Clocks + frequencies. + [..] + (@) Important note: Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to + select the RTC clock source; in this case the Backup domain will be reset in + order to modify the RTC Clock source, as consequence RTC registers (including + the backup registers) are set to their reset values. + +@endverbatim + * @{ + */ +/** + * @brief Initialize the RCC extended peripherals clocks according to the specified + * parameters in the RCC_PeriphCLKInitTypeDef. + * @param PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that + * contains a field PeriphClockSelection which can be a combination of the following values: + * @arg @ref RCC_PERIPHCLK_RTC RTC peripheral clock + * @arg @ref RCC_PERIPHCLK_ADC ADC peripheral clock + @if STM32L462xx + * @arg @ref RCC_PERIPHCLK_DFSDM1 DFSDM1 peripheral clock (only for devices with DFSDM1) + @endif + @if STM32L486xx + * @arg @ref RCC_PERIPHCLK_DFSDM1 DFSDM1 peripheral clock (only for devices with DFSDM1) + @endif + @if STM32L4A6xx + * @arg @ref RCC_PERIPHCLK_DFSDM1 DFSDM1 peripheral clock (only for devices with DFSDM1) + @endif + * @arg @ref RCC_PERIPHCLK_I2C1 I2C1 peripheral clock + * @arg @ref RCC_PERIPHCLK_I2C2 I2C2 peripheral clock + * @arg @ref RCC_PERIPHCLK_I2C3 I2C3 peripheral clock + @if STM32L462xx + * @arg @ref RCC_PERIPHCLK_I2C4 I2C4 peripheral clock (only for devices with I2C4) + @endif + @if STM32L4A6xx + * @arg @ref RCC_PERIPHCLK_I2C4 I2C4 peripheral clock (only for devices with I2C4) + @endif + @if STM32L4S9xx + * @arg @ref RCC_PERIPHCLK_I2C4 I2C4 peripheral clock (only for devices with I2C4) + @endif + * @arg @ref RCC_PERIPHCLK_LPTIM1 LPTIM1 peripheral clock + * @arg @ref RCC_PERIPHCLK_LPTIM2 LPTIM2 peripheral clock + * @arg @ref RCC_PERIPHCLK_LPUART1 LPUART1 peripheral clock + * @arg @ref RCC_PERIPHCLK_RNG RNG peripheral clock + * @arg @ref RCC_PERIPHCLK_SAI1 SAI1 peripheral clock (only for devices with SAI1) + @if STM32L486xx + * @arg @ref RCC_PERIPHCLK_SAI2 SAI2 peripheral clock (only for devices with SAI2) + @endif + @if STM32L4A6xx + * @arg @ref RCC_PERIPHCLK_SAI2 SAI2 peripheral clock (only for devices with SAI2) + @endif + @if STM32L4S9xx + * @arg @ref RCC_PERIPHCLK_SAI2 SAI2 peripheral clock (only for devices with SAI2) + @endif + * @arg @ref RCC_PERIPHCLK_SDMMC1 SDMMC1 peripheral clock + @if STM32L443xx + * @arg @ref RCC_PERIPHCLK_SWPMI1 SWPMI1 peripheral clock (only for devices with SWPMI1) + @endif + @if STM32L486xx + * @arg @ref RCC_PERIPHCLK_SWPMI1 SWPMI1 peripheral clock (only for devices with SWPMI1) + @endif + @if STM32L4A6xx + * @arg @ref RCC_PERIPHCLK_SWPMI1 SWPMI1 peripheral clock (only for devices with SWPMI1) + @endif + * @arg @ref RCC_PERIPHCLK_USART1 USART1 peripheral clock + * @arg @ref RCC_PERIPHCLK_USART2 USART1 peripheral clock + * @arg @ref RCC_PERIPHCLK_USART3 USART1 peripheral clock + @if STM32L462xx + * @arg @ref RCC_PERIPHCLK_UART4 USART1 peripheral clock (only for devices with UART4) + @endif + @if STM32L486xx + * @arg @ref RCC_PERIPHCLK_UART4 USART1 peripheral clock (only for devices with UART4) + * @arg @ref RCC_PERIPHCLK_UART5 USART1 peripheral clock (only for devices with UART5) + * @arg @ref RCC_PERIPHCLK_USB USB peripheral clock (only for devices with USB) + @endif + @if STM32L4A6xx + * @arg @ref RCC_PERIPHCLK_UART4 USART1 peripheral clock (only for devices with UART4) + * @arg @ref RCC_PERIPHCLK_UART5 USART1 peripheral clock (only for devices with UART5) + * @arg @ref RCC_PERIPHCLK_USB USB peripheral clock (only for devices with USB) + @endif + @if STM32L4S9xx + * @arg @ref RCC_PERIPHCLK_UART4 USART1 peripheral clock (only for devices with UART4) + * @arg @ref RCC_PERIPHCLK_UART5 USART1 peripheral clock (only for devices with UART5) + * @arg @ref RCC_PERIPHCLK_USB USB peripheral clock (only for devices with USB) + * @arg @ref RCC_PERIPHCLK_DFSDM1 DFSDM1 peripheral kernel clock (only for devices with DFSDM1) + * @arg @ref RCC_PERIPHCLK_DFSDM1AUDIO DFSDM1 peripheral audio clock (only for devices with DFSDM1) + * @arg @ref RCC_PERIPHCLK_LTDC LTDC peripheral clock (only for devices with LTDC) + * @arg @ref RCC_PERIPHCLK_DSI DSI peripheral clock (only for devices with DSI) + * @arg @ref RCC_PERIPHCLK_OSPI OctoSPI peripheral clock (only for devices with OctoSPI) + @endif + * + * @note Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select + * the RTC clock source: in this case the access to Backup domain is enabled. + * + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef *PeriphClkInit) +{ + uint32_t tmpregister, tickstart; /* no init needed */ + HAL_StatusTypeDef ret = HAL_OK; /* Intermediate status */ + HAL_StatusTypeDef status = HAL_OK; /* Final status */ + + /* Check the parameters */ + assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection)); + +#if defined(SAI1) + + /*-------------------------- SAI1 clock source configuration ---------------------*/ + if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)) + { + /* Check the parameters */ + assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection)); + + switch(PeriphClkInit->Sai1ClockSelection) + { + case RCC_SAI1CLKSOURCE_PLL: /* PLL is used as clock source for SAI1*/ + /* Enable SAI Clock output generated from System PLL . */ +#if defined(RCC_PLLSAI2_SUPPORT) + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK); +#else + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK); +#endif /* RCC_PLLSAI2_SUPPORT */ + /* SAI1 clock source config set later after clock selection check */ + break; + + case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1*/ + /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */ + ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE); + /* SAI1 clock source config set later after clock selection check */ + break; + +#if defined(RCC_PLLSAI2_SUPPORT) + + case RCC_SAI1CLKSOURCE_PLLSAI2: /* PLLSAI2 is used as clock source for SAI1*/ + /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */ + ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE); + /* SAI1 clock source config set later after clock selection check */ + break; + +#endif /* RCC_PLLSAI2_SUPPORT */ + + case RCC_SAI1CLKSOURCE_PIN: /* External clock is used as source of SAI1 clock*/ +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) + case RCC_SAI1CLKSOURCE_HSI: /* HSI is used as source of SAI1 clock*/ +#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ + /* SAI1 clock source config set later after clock selection check */ + break; + + default: + ret = HAL_ERROR; + break; + } + + if(ret == HAL_OK) + { + /* Set the source of SAI1 clock*/ + __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection); + } + else + { + /* set overall return value */ + status = ret; + } + } + +#endif /* SAI1 */ + +#if defined(SAI2) + + /*-------------------------- SAI2 clock source configuration ---------------------*/ + if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)) + { + /* Check the parameters */ + assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection)); + + switch(PeriphClkInit->Sai2ClockSelection) + { + case RCC_SAI2CLKSOURCE_PLL: /* PLL is used as clock source for SAI2*/ + /* Enable SAI Clock output generated from System PLL . */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK); + /* SAI2 clock source config set later after clock selection check */ + break; + + case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/ + /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */ + ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE); + /* SAI2 clock source config set later after clock selection check */ + break; + + case RCC_SAI2CLKSOURCE_PLLSAI2: /* PLLSAI2 is used as clock source for SAI2*/ + /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */ + ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE); + /* SAI2 clock source config set later after clock selection check */ + break; + + case RCC_SAI2CLKSOURCE_PIN: /* External clock is used as source of SAI2 clock*/ +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) + case RCC_SAI2CLKSOURCE_HSI: /* HSI is used as source of SAI2 clock*/ +#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ + /* SAI2 clock source config set later after clock selection check */ + break; + + default: + ret = HAL_ERROR; + break; + } + + if(ret == HAL_OK) + { + /* Set the source of SAI2 clock*/ + __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection); + } + else + { + /* set overall return value */ + status = ret; + } + } +#endif /* SAI2 */ + + /*-------------------------- RTC clock source configuration ----------------------*/ + if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) + { + FlagStatus pwrclkchanged = RESET; + + /* Check for RTC Parameters used to output RTCCLK */ + assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection)); + + /* Enable Power Clock */ + if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U) + { + __HAL_RCC_PWR_CLK_ENABLE(); + pwrclkchanged = SET; + } + + /* Enable write access to Backup domain */ + SET_BIT(PWR->CR1, PWR_CR1_DBP); + + /* Wait for Backup domain Write protection disable */ + tickstart = HAL_GetTick(); + + while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U) + { + if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE) + { + ret = HAL_TIMEOUT; + break; + } + } + + if(ret == HAL_OK) + { + /* Reset the Backup domain only if the RTC Clock source selection is modified from default */ + tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL); + + if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection)) + { + /* Store the content of BDCR register before the reset of Backup Domain */ + tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL)); + /* RTC Clock selection can be changed only if the Backup Domain is reset */ + __HAL_RCC_BACKUPRESET_FORCE(); + __HAL_RCC_BACKUPRESET_RELEASE(); + /* Restore the Content of BDCR register */ + RCC->BDCR = tmpregister; + } + + /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */ + if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON)) + { + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till LSE is ready */ + while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U) + { + if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) + { + ret = HAL_TIMEOUT; + break; + } + } + } + + if(ret == HAL_OK) + { + /* Apply new RTC clock source selection */ + __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); + } + else + { + /* set overall return value */ + status = ret; + } + } + else + { + /* set overall return value */ + status = ret; + } + + /* Restore clock configuration if changed */ + if(pwrclkchanged == SET) + { + __HAL_RCC_PWR_CLK_DISABLE(); + } + } + + /*-------------------------- USART1 clock source configuration -------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1) + { + /* Check the parameters */ + assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection)); + + /* Configure the USART1 clock source */ + __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection); + } + + /*-------------------------- USART2 clock source configuration -------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2) + { + /* Check the parameters */ + assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection)); + + /* Configure the USART2 clock source */ + __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection); + } + +#if defined(USART3) + + /*-------------------------- USART3 clock source configuration -------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3) + { + /* Check the parameters */ + assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection)); + + /* Configure the USART3 clock source */ + __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection); + } + +#endif /* USART3 */ + +#if defined(UART4) + + /*-------------------------- UART4 clock source configuration --------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4) + { + /* Check the parameters */ + assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection)); + + /* Configure the UART4 clock source */ + __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection); + } + +#endif /* UART4 */ + +#if defined(UART5) + + /*-------------------------- UART5 clock source configuration --------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5) + { + /* Check the parameters */ + assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection)); + + /* Configure the UART5 clock source */ + __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection); + } + +#endif /* UART5 */ + + /*-------------------------- LPUART1 clock source configuration ------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1) + { + /* Check the parameters */ + assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection)); + + /* Configure the LPUART1 clock source */ + __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection); + } + + /*-------------------------- LPTIM1 clock source configuration -------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1)) + { + assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection)); + __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection); + } + + /*-------------------------- LPTIM2 clock source configuration -------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2)) + { + assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection)); + __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection); + } + + /*-------------------------- I2C1 clock source configuration ---------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1) + { + /* Check the parameters */ + assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection)); + + /* Configure the I2C1 clock source */ + __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection); + } + +#if defined(I2C2) + + /*-------------------------- I2C2 clock source configuration ---------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2) + { + /* Check the parameters */ + assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection)); + + /* Configure the I2C2 clock source */ + __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection); + } + +#endif /* I2C2 */ + + /*-------------------------- I2C3 clock source configuration ---------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3) + { + /* Check the parameters */ + assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection)); + + /* Configure the I2C3 clock source */ + __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection); + } + +#if defined(I2C4) + + /*-------------------------- I2C4 clock source configuration ---------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4) + { + /* Check the parameters */ + assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection)); + + /* Configure the I2C4 clock source */ + __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection); + } + +#endif /* I2C4 */ + +#if defined(USB_OTG_FS) || defined(USB) + + /*-------------------------- USB clock source configuration ----------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB)) + { + assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection)); + __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection); + + if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL) + { + /* Enable PLL48M1CLK output clock */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK); + } + else + { +#if defined(RCC_PLLSAI1_SUPPORT) + if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1) + { + /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */ + ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE); + + if(ret != HAL_OK) + { + /* set overall return value */ + status = ret; + } + } +#endif /* RCC_PLLSAI1_SUPPORT */ + } + } + +#endif /* USB_OTG_FS || USB */ + +#if defined(SDMMC1) + + /*-------------------------- SDMMC1 clock source configuration -------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1)) + { + assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection)); + __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection); + + if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL) /* PLL "Q" ? */ + { + /* Enable PLL48M1CLK output clock */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK); + } +#if defined(RCC_CCIPR2_SDMMCSEL) + else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */ + { + /* Enable PLLSAI3CLK output */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK); + } +#endif + else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1) + { + /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */ + ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE); + + if(ret != HAL_OK) + { + /* set overall return value */ + status = ret; + } + } + else + { + /* nothing to do */ + } + } + +#endif /* SDMMC1 */ + + /*-------------------------- RNG clock source configuration ----------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG)) + { + assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection)); + __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection); + + if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL) + { + /* Enable PLL48M1CLK output clock */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK); + } +#if defined(RCC_PLLSAI1_SUPPORT) + else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1) + { + /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */ + ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE); + + if(ret != HAL_OK) + { + /* set overall return value */ + status = ret; + } + } +#endif /* RCC_PLLSAI1_SUPPORT */ + else + { + /* nothing to do */ + } + } + + /*-------------------------- ADC clock source configuration ----------------------*/ +#if !defined(STM32L412xx) && !defined(STM32L422xx) + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC) + { + /* Check the parameters */ + assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection)); + + /* Configure the ADC interface clock source */ + __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection); + +#if defined(RCC_PLLSAI1_SUPPORT) + if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1) + { + /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */ + ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE); + + if(ret != HAL_OK) + { + /* set overall return value */ + status = ret; + } + } +#endif /* RCC_PLLSAI1_SUPPORT */ + +#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx) + + else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2) + { + /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */ + ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE); + + if(ret != HAL_OK) + { + /* set overall return value */ + status = ret; + } + } + +#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx */ + + } +#endif /* !STM32L412xx && !STM32L422xx */ + +#if defined(SWPMI1) + + /*-------------------------- SWPMI1 clock source configuration -------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1) + { + /* Check the parameters */ + assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection)); + + /* Configure the SWPMI1 clock source */ + __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection); + } + +#endif /* SWPMI1 */ + +#if defined(DFSDM1_Filter0) + + /*-------------------------- DFSDM1 clock source configuration -------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1) + { + /* Check the parameters */ + assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection)); + + /* Configure the DFSDM1 interface clock source */ + __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection); + } + +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) + /*-------------------------- DFSDM1 audio clock source configuration -------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO) + { + /* Check the parameters */ + assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection)); + + /* Configure the DFSDM1 interface audio clock source */ + __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection); + } + +#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ + +#endif /* DFSDM1_Filter0 */ + +#if defined(LTDC) + + /*-------------------------- LTDC clock source configuration --------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC) + { + /* Check the parameters */ + assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection)); + + /* Disable the PLLSAI2 */ + __HAL_RCC_PLLSAI2_DISABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till PLLSAI2 is ready */ + while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U) + { + if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE) + { + ret = HAL_TIMEOUT; + break; + } + } + + if(ret == HAL_OK) + { + /* Configure the LTDC clock source */ + __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection); + + /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */ + ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE); + } + + if(ret != HAL_OK) + { + /* set overall return value */ + status = ret; + } + } + +#endif /* LTDC */ + +#if defined(DSI) + + /*-------------------------- DSI clock source configuration ---------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI) + { + /* Check the parameters */ + assert_param(IS_RCC_DSICLKSOURCE(PeriphClkInit->DsiClockSelection)); + + /* Configure the DSI clock source */ + __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection); + + if(PeriphClkInit->DsiClockSelection == RCC_DSICLKSOURCE_PLLSAI2) + { + /* PLLSAI2 input clock, parameters M, N & Q configuration and clock output (PLLSAI2ClockOut) */ + ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_Q_UPDATE); + + if(ret != HAL_OK) + { + /* set overall return value */ + status = ret; + } + } + } + +#endif /* DSI */ + +#if defined(OCTOSPI1) || defined(OCTOSPI2) + + /*-------------------------- OctoSPIx clock source configuration ----------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI) + { + /* Check the parameters */ + assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection)); + + /* Configure the OctoSPI clock source */ + __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection); + + if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL) + { + /* Enable PLL48M1CLK output */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK); + } + } + +#endif /* OCTOSPI1 || OCTOSPI2 */ + + return status; +} + +/** + * @brief Get the RCC_ClkInitStruct according to the internal RCC configuration registers. + * @param PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that + * returns the configuration information for the Extended Peripherals + * clocks(SAI1, SAI2, LPTIM1, LPTIM2, I2C1, I2C2, I2C3, I2C4, LPUART1, + * USART1, USART2, USART3, UART4, UART5, RTC, ADCx, DFSDMx, SWPMI1, USB, SDMMC1 and RNG). + * @retval None + */ +void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef *PeriphClkInit) +{ + /* Set all possible values for the extended clock type parameter------------*/ + +#if defined(STM32L412xx) || defined(STM32L422xx) + + PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | \ + RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_I2C2 | RCC_PERIPHCLK_I2C3 | \ + RCC_PERIPHCLK_LPTIM1 | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCLK_USB | \ + RCC_PERIPHCLK_RNG | \ + RCC_PERIPHCLK_RTC ; + +#elif defined(STM32L431xx) + + PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | \ + RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_I2C2 | RCC_PERIPHCLK_I2C3 | \ + RCC_PERIPHCLK_LPTIM1 | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCLK_SAI1 | \ + RCC_PERIPHCLK_SDMMC1 | RCC_PERIPHCLK_RNG | RCC_PERIPHCLK_ADC | RCC_PERIPHCLK_SWPMI1 | \ + RCC_PERIPHCLK_RTC ; + +#elif defined(STM32L432xx) || defined(STM32L442xx) + + PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | \ + RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_I2C3 | \ + RCC_PERIPHCLK_LPTIM1 | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCLK_SAI1 | RCC_PERIPHCLK_USB | \ + RCC_PERIPHCLK_RNG | RCC_PERIPHCLK_ADC | RCC_PERIPHCLK_SWPMI1 | \ + RCC_PERIPHCLK_RTC ; + +#elif defined(STM32L433xx) || defined(STM32L443xx) + + PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | \ + RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_I2C2 | RCC_PERIPHCLK_I2C3 | \ + RCC_PERIPHCLK_LPTIM1 | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCLK_SAI1 | RCC_PERIPHCLK_USB | \ + RCC_PERIPHCLK_SDMMC1 | RCC_PERIPHCLK_RNG | RCC_PERIPHCLK_ADC | RCC_PERIPHCLK_SWPMI1 | \ + RCC_PERIPHCLK_RTC ; + +#elif defined(STM32L451xx) + + PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | RCC_PERIPHCLK_UART4 | \ + RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_I2C2 | RCC_PERIPHCLK_I2C3 | RCC_PERIPHCLK_I2C4 | \ + RCC_PERIPHCLK_LPTIM1 | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCLK_SAI1 | \ + RCC_PERIPHCLK_SDMMC1 | RCC_PERIPHCLK_RNG | RCC_PERIPHCLK_ADC | RCC_PERIPHCLK_DFSDM1 | \ + RCC_PERIPHCLK_RTC ; + +#elif defined(STM32L452xx) || defined(STM32L462xx) + + PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | RCC_PERIPHCLK_UART4 | \ + RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_I2C2 | RCC_PERIPHCLK_I2C3 | RCC_PERIPHCLK_I2C4 | \ + RCC_PERIPHCLK_LPTIM1 | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCLK_SAI1 | RCC_PERIPHCLK_USB | \ + RCC_PERIPHCLK_SDMMC1 | RCC_PERIPHCLK_RNG | RCC_PERIPHCLK_ADC | RCC_PERIPHCLK_DFSDM1 | \ + RCC_PERIPHCLK_RTC ; + +#elif defined(STM32L471xx) + + PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | RCC_PERIPHCLK_UART4 | RCC_PERIPHCLK_UART5 | \ + RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_I2C2 | RCC_PERIPHCLK_I2C3 | \ + RCC_PERIPHCLK_LPTIM1 | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCLK_SAI1 | RCC_PERIPHCLK_SAI2 | \ + RCC_PERIPHCLK_SDMMC1 | RCC_PERIPHCLK_RNG | RCC_PERIPHCLK_ADC | RCC_PERIPHCLK_SWPMI1 | RCC_PERIPHCLK_DFSDM1 | \ + RCC_PERIPHCLK_RTC ; + +#elif defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) + + PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | RCC_PERIPHCLK_UART4 | RCC_PERIPHCLK_UART5 | \ + RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_I2C2 | RCC_PERIPHCLK_I2C3 | \ + RCC_PERIPHCLK_LPTIM1 | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCLK_SAI1 | RCC_PERIPHCLK_SAI2 | RCC_PERIPHCLK_USB | \ + RCC_PERIPHCLK_SDMMC1 | RCC_PERIPHCLK_RNG | RCC_PERIPHCLK_ADC | RCC_PERIPHCLK_SWPMI1 | RCC_PERIPHCLK_DFSDM1 | \ + RCC_PERIPHCLK_RTC ; + +#elif defined(STM32L496xx) || defined(STM32L4A6xx) + + PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | RCC_PERIPHCLK_UART4 | RCC_PERIPHCLK_UART5 | \ + RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_I2C2 | RCC_PERIPHCLK_I2C3 | RCC_PERIPHCLK_I2C4 | \ + RCC_PERIPHCLK_LPTIM1 | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCLK_SAI1 | RCC_PERIPHCLK_SAI2 | RCC_PERIPHCLK_USB | \ + RCC_PERIPHCLK_SDMMC1 | RCC_PERIPHCLK_RNG | RCC_PERIPHCLK_ADC | RCC_PERIPHCLK_SWPMI1 | RCC_PERIPHCLK_DFSDM1 | \ + RCC_PERIPHCLK_RTC ; + +#elif defined(STM32L4R5xx) || defined(STM32L4S5xx) + + PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | RCC_PERIPHCLK_UART4 | RCC_PERIPHCLK_UART5 | \ + RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_I2C2 | RCC_PERIPHCLK_I2C3 | RCC_PERIPHCLK_I2C4 | \ + RCC_PERIPHCLK_LPTIM1 | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCLK_SAI1 | RCC_PERIPHCLK_SAI2 | RCC_PERIPHCLK_USB | \ + RCC_PERIPHCLK_SDMMC1 | RCC_PERIPHCLK_RNG | RCC_PERIPHCLK_ADC | RCC_PERIPHCLK_DFSDM1 | \ + RCC_PERIPHCLK_DFSDM1AUDIO | RCC_PERIPHCLK_RTC | RCC_PERIPHCLK_OSPI; + +#elif defined(STM32L4R7xx) || defined(STM32L4S7xx) || defined(STM32L4Q5xx) + + PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | RCC_PERIPHCLK_UART4 | RCC_PERIPHCLK_UART5 | \ + RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_I2C2 | RCC_PERIPHCLK_I2C3 | RCC_PERIPHCLK_I2C4 | \ + RCC_PERIPHCLK_LPTIM1 | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCLK_SAI1 | RCC_PERIPHCLK_SAI2 | RCC_PERIPHCLK_USB | \ + RCC_PERIPHCLK_SDMMC1 | RCC_PERIPHCLK_RNG | RCC_PERIPHCLK_ADC | RCC_PERIPHCLK_DFSDM1 | \ + RCC_PERIPHCLK_DFSDM1AUDIO | RCC_PERIPHCLK_RTC | RCC_PERIPHCLK_OSPI | RCC_PERIPHCLK_LTDC; + +#elif defined(STM32L4R9xx) || defined(STM32L4S9xx) + + PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | RCC_PERIPHCLK_UART4 | RCC_PERIPHCLK_UART5 | \ + RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_I2C2 | RCC_PERIPHCLK_I2C3 | RCC_PERIPHCLK_I2C4 | \ + RCC_PERIPHCLK_LPTIM1 | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCLK_SAI1 | RCC_PERIPHCLK_SAI2 | RCC_PERIPHCLK_USB | \ + RCC_PERIPHCLK_SDMMC1 | RCC_PERIPHCLK_RNG | RCC_PERIPHCLK_ADC | RCC_PERIPHCLK_DFSDM1 | \ + RCC_PERIPHCLK_DFSDM1AUDIO | RCC_PERIPHCLK_RTC | RCC_PERIPHCLK_OSPI | RCC_PERIPHCLK_LTDC | RCC_PERIPHCLK_DSI; + +#endif /* STM32L431xx */ + +#if defined(RCC_PLLSAI1_SUPPORT) + + /* Get the PLLSAI1 Clock configuration -----------------------------------------------*/ + + PeriphClkInit->PLLSAI1.PLLSAI1Source = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC) >> RCC_PLLCFGR_PLLSRC_Pos; +#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) + PeriphClkInit->PLLSAI1.PLLSAI1M = (READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U; +#else + PeriphClkInit->PLLSAI1.PLLSAI1M = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U; +#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */ + PeriphClkInit->PLLSAI1.PLLSAI1N = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos; + PeriphClkInit->PLLSAI1.PLLSAI1P = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) >> RCC_PLLSAI1CFGR_PLLSAI1P_Pos) << 4U) + 7U; + PeriphClkInit->PLLSAI1.PLLSAI1Q = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) * 2U; + PeriphClkInit->PLLSAI1.PLLSAI1R = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) * 2U; + +#endif /* RCC_PLLSAI1_SUPPORT */ + +#if defined(RCC_PLLSAI2_SUPPORT) + + /* Get the PLLSAI2 Clock configuration -----------------------------------------------*/ + + PeriphClkInit->PLLSAI2.PLLSAI2Source = PeriphClkInit->PLLSAI1.PLLSAI1Source; +#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT) + PeriphClkInit->PLLSAI2.PLLSAI2M = (READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U; +#else + PeriphClkInit->PLLSAI2.PLLSAI2M = PeriphClkInit->PLLSAI1.PLLSAI1M; +#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */ + PeriphClkInit->PLLSAI2.PLLSAI2N = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos; + PeriphClkInit->PLLSAI2.PLLSAI2P = ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) >> RCC_PLLSAI2CFGR_PLLSAI2P_Pos) << 4U) + 7U; +#if defined(RCC_PLLSAI2Q_DIV_SUPPORT) + PeriphClkInit->PLLSAI2.PLLSAI2Q = ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2Q) >> RCC_PLLSAI2CFGR_PLLSAI2Q_Pos) + 1U) * 2U; +#endif /* RCC_PLLSAI2Q_DIV_SUPPORT */ + PeriphClkInit->PLLSAI2.PLLSAI2R = ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R)>> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) * 2U; + +#endif /* RCC_PLLSAI2_SUPPORT */ + + /* Get the USART1 clock source ---------------------------------------------*/ + PeriphClkInit->Usart1ClockSelection = __HAL_RCC_GET_USART1_SOURCE(); + /* Get the USART2 clock source ---------------------------------------------*/ + PeriphClkInit->Usart2ClockSelection = __HAL_RCC_GET_USART2_SOURCE(); + +#if defined(USART3) + /* Get the USART3 clock source ---------------------------------------------*/ + PeriphClkInit->Usart3ClockSelection = __HAL_RCC_GET_USART3_SOURCE(); +#endif /* USART3 */ + +#if defined(UART4) + /* Get the UART4 clock source ----------------------------------------------*/ + PeriphClkInit->Uart4ClockSelection = __HAL_RCC_GET_UART4_SOURCE(); +#endif /* UART4 */ + +#if defined(UART5) + /* Get the UART5 clock source ----------------------------------------------*/ + PeriphClkInit->Uart5ClockSelection = __HAL_RCC_GET_UART5_SOURCE(); +#endif /* UART5 */ + + /* Get the LPUART1 clock source --------------------------------------------*/ + PeriphClkInit->Lpuart1ClockSelection = __HAL_RCC_GET_LPUART1_SOURCE(); + + /* Get the I2C1 clock source -----------------------------------------------*/ + PeriphClkInit->I2c1ClockSelection = __HAL_RCC_GET_I2C1_SOURCE(); + +#if defined(I2C2) + /* Get the I2C2 clock source ----------------------------------------------*/ + PeriphClkInit->I2c2ClockSelection = __HAL_RCC_GET_I2C2_SOURCE(); +#endif /* I2C2 */ + + /* Get the I2C3 clock source -----------------------------------------------*/ + PeriphClkInit->I2c3ClockSelection = __HAL_RCC_GET_I2C3_SOURCE(); + +#if defined(I2C4) + /* Get the I2C4 clock source -----------------------------------------------*/ + PeriphClkInit->I2c4ClockSelection = __HAL_RCC_GET_I2C4_SOURCE(); +#endif /* I2C4 */ + + /* Get the LPTIM1 clock source ---------------------------------------------*/ + PeriphClkInit->Lptim1ClockSelection = __HAL_RCC_GET_LPTIM1_SOURCE(); + + /* Get the LPTIM2 clock source ---------------------------------------------*/ + PeriphClkInit->Lptim2ClockSelection = __HAL_RCC_GET_LPTIM2_SOURCE(); + +#if defined(SAI1) + /* Get the SAI1 clock source -----------------------------------------------*/ + PeriphClkInit->Sai1ClockSelection = __HAL_RCC_GET_SAI1_SOURCE(); +#endif /* SAI1 */ + +#if defined(SAI2) + /* Get the SAI2 clock source -----------------------------------------------*/ + PeriphClkInit->Sai2ClockSelection = __HAL_RCC_GET_SAI2_SOURCE(); +#endif /* SAI2 */ + + /* Get the RTC clock source ------------------------------------------------*/ + PeriphClkInit->RTCClockSelection = __HAL_RCC_GET_RTC_SOURCE(); + +#if defined(USB_OTG_FS) || defined(USB) + /* Get the USB clock source ------------------------------------------------*/ + PeriphClkInit->UsbClockSelection = __HAL_RCC_GET_USB_SOURCE(); +#endif /* USB_OTG_FS || USB */ + +#if defined(SDMMC1) + /* Get the SDMMC1 clock source ---------------------------------------------*/ + PeriphClkInit->Sdmmc1ClockSelection = __HAL_RCC_GET_SDMMC1_SOURCE(); +#endif /* SDMMC1 */ + + /* Get the RNG clock source ------------------------------------------------*/ + PeriphClkInit->RngClockSelection = __HAL_RCC_GET_RNG_SOURCE(); + +#if !defined(STM32L412xx) && !defined(STM32L422xx) + /* Get the ADC clock source ------------------------------------------------*/ + PeriphClkInit->AdcClockSelection = __HAL_RCC_GET_ADC_SOURCE(); +#endif /* !STM32L412xx && !STM32L422xx */ + +#if defined(SWPMI1) + /* Get the SWPMI1 clock source ---------------------------------------------*/ + PeriphClkInit->Swpmi1ClockSelection = __HAL_RCC_GET_SWPMI1_SOURCE(); +#endif /* SWPMI1 */ + +#if defined(DFSDM1_Filter0) + /* Get the DFSDM1 clock source ---------------------------------------------*/ + PeriphClkInit->Dfsdm1ClockSelection = __HAL_RCC_GET_DFSDM1_SOURCE(); + +#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) + /* Get the DFSDM1 audio clock source ---------------------------------------*/ + PeriphClkInit->Dfsdm1AudioClockSelection = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE(); +#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ +#endif /* DFSDM1_Filter0 */ + +#if defined(LTDC) + /* Get the LTDC clock source -----------------------------------------------*/ + PeriphClkInit->LtdcClockSelection = __HAL_RCC_GET_LTDC_SOURCE(); +#endif /* LTDC */ + +#if defined(DSI) + /* Get the DSI clock source ------------------------------------------------*/ + PeriphClkInit->DsiClockSelection = __HAL_RCC_GET_DSI_SOURCE(); +#endif /* DSI */ + +#if defined(OCTOSPI1) || defined(OCTOSPI2) + /* Get the OctoSPIclock source --------------------------------------------*/ + PeriphClkInit->OspiClockSelection = __HAL_RCC_GET_OSPI_SOURCE(); +#endif /* OCTOSPI1 || OCTOSPI2 */ +} + +/** + * @brief Return the peripheral clock frequency for peripherals with clock source from PLLSAIs + * @note Return 0 if peripheral clock identifier not managed by this API + * @param PeriphClk Peripheral clock identifier + * This parameter can be one of the following values: + * @arg @ref RCC_PERIPHCLK_RTC RTC peripheral clock + * @arg @ref RCC_PERIPHCLK_ADC ADC peripheral clock + @if STM32L462xx + * @arg @ref RCC_PERIPHCLK_DFSDM1 DFSDM1 peripheral clock (only for devices with DFSDM) + @endif + @if STM32L486xx + * @arg @ref RCC_PERIPHCLK_DFSDM1 DFSDM1 peripheral clock (only for devices with DFSDM) + @endif + @if STM32L4A6xx + * @arg @ref RCC_PERIPHCLK_DFSDM1 DFSDM1 peripheral clock (only for devices with DFSDM) + @endif + * @arg @ref RCC_PERIPHCLK_I2C1 I2C1 peripheral clock + * @arg @ref RCC_PERIPHCLK_I2C2 I2C2 peripheral clock + * @arg @ref RCC_PERIPHCLK_I2C3 I2C3 peripheral clock + @if STM32L462xx + * @arg @ref RCC_PERIPHCLK_I2C4 I2C4 peripheral clock (only for devices with I2C4) + @endif + @if STM32L4A6xx + * @arg @ref RCC_PERIPHCLK_I2C4 I2C4 peripheral clock (only for devices with I2C4) + @endif + @if STM32L4S9xx + * @arg @ref RCC_PERIPHCLK_I2C4 I2C4 peripheral clock (only for devices with I2C4) + @endif + * @arg @ref RCC_PERIPHCLK_LPTIM1 LPTIM1 peripheral clock + * @arg @ref RCC_PERIPHCLK_LPTIM2 LPTIM2 peripheral clock + * @arg @ref RCC_PERIPHCLK_LPUART1 LPUART1 peripheral clock + * @arg @ref RCC_PERIPHCLK_RNG RNG peripheral clock + * @arg @ref RCC_PERIPHCLK_SAI1 SAI1 peripheral clock (only for devices with SAI1) + @if STM32L486xx + * @arg @ref RCC_PERIPHCLK_SAI2 SAI2 peripheral clock (only for devices with SAI2) + @endif + @if STM32L4A6xx + * @arg @ref RCC_PERIPHCLK_SAI2 SAI2 peripheral clock (only for devices with SAI2) + @endif + @if STM32L4S9xx + * @arg @ref RCC_PERIPHCLK_SAI2 SAI2 peripheral clock (only for devices with SAI2) + @endif + * @arg @ref RCC_PERIPHCLK_SDMMC1 SDMMC1 peripheral clock + @if STM32L443xx + * @arg @ref RCC_PERIPHCLK_SWPMI1 SWPMI1 peripheral clock (only for devices with SWPMI1) + @endif + @if STM32L486xx + * @arg @ref RCC_PERIPHCLK_SWPMI1 SWPMI1 peripheral clock (only for devices with SWPMI1) + @endif + @if STM32L4A6xx + * @arg @ref RCC_PERIPHCLK_SWPMI1 SWPMI1 peripheral clock (only for devices with SWPMI1) + @endif + * @arg @ref RCC_PERIPHCLK_USART1 USART1 peripheral clock + * @arg @ref RCC_PERIPHCLK_USART2 USART1 peripheral clock + * @arg @ref RCC_PERIPHCLK_USART3 USART1 peripheral clock + @if STM32L462xx + * @arg @ref RCC_PERIPHCLK_UART4 UART4 peripheral clock (only for devices with UART4) + * @arg @ref RCC_PERIPHCLK_USB USB peripheral clock (only for devices with USB) + @endif + @if STM32L486xx + * @arg @ref RCC_PERIPHCLK_UART4 UART4 peripheral clock (only for devices with UART4) + * @arg @ref RCC_PERIPHCLK_UART5 UART5 peripheral clock (only for devices with UART5) + * @arg @ref RCC_PERIPHCLK_USB USB peripheral clock (only for devices with USB) + @endif + @if STM32L4A6xx + * @arg @ref RCC_PERIPHCLK_UART4 UART4 peripheral clock (only for devices with UART4) + * @arg @ref RCC_PERIPHCLK_UART5 UART5 peripheral clock (only for devices with UART5) + * @arg @ref RCC_PERIPHCLK_USB USB peripheral clock (only for devices with USB) + @endif + @if STM32L4S9xx + * @arg @ref RCC_PERIPHCLK_UART4 USART1 peripheral clock (only for devices with UART4) + * @arg @ref RCC_PERIPHCLK_UART5 USART1 peripheral clock (only for devices with UART5) + * @arg @ref RCC_PERIPHCLK_USB USB peripheral clock (only for devices with USB) + * @arg @ref RCC_PERIPHCLK_DFSDM1 DFSDM1 peripheral kernel clock (only for devices with DFSDM1) + * @arg @ref RCC_PERIPHCLK_DFSDM1AUDIO DFSDM1 peripheral audio clock (only for devices with DFSDM1) + * @arg @ref RCC_PERIPHCLK_LTDC LTDC peripheral clock (only for devices with LTDC) + * @arg @ref RCC_PERIPHCLK_DSI DSI peripheral clock (only for devices with DSI) + * @arg @ref RCC_PERIPHCLK_OSPI OctoSPI peripheral clock (only for devices with OctoSPI) + @endif + * @retval Frequency in Hz + */ +uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk) +{ + uint32_t frequency = 0U; + uint32_t srcclk, pll_oscsource, pllvco, plln; /* no init needed */ +#if defined(SDMMC1) && defined(RCC_CCIPR2_SDMMCSEL) + uint32_t pllp; /* no init needed */ +#endif + + /* Check the parameters */ + assert_param(IS_RCC_PERIPHCLOCK(PeriphClk)); + + if(PeriphClk == RCC_PERIPHCLK_RTC) + { + /* Get the current RTC source */ + srcclk = __HAL_RCC_GET_RTC_SOURCE(); + + switch(srcclk) + { + case RCC_RTCCLKSOURCE_LSE: + /* Check if LSE is ready */ + if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) + { + frequency = LSE_VALUE; + } + break; + case RCC_RTCCLKSOURCE_LSI: + /* Check if LSI is ready */ + if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) + { +#if defined(RCC_CSR_LSIPREDIV) + if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV)) + { + frequency = LSI_VALUE/128U; + } + else +#endif /* RCC_CSR_LSIPREDIV */ + { + frequency = LSI_VALUE; + } + } + break; + case RCC_RTCCLKSOURCE_HSE_DIV32: + /* Check if HSE is ready */ + if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) + { + frequency = HSE_VALUE / 32U; + } + break; + default: + /* No clock source, frequency default init at 0 */ + break; + } + } + else + { + /* Other external peripheral clock source than RTC */ + pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE(); + + /* Compute PLL clock input */ + switch(pll_oscsource) + { + case RCC_PLLSOURCE_MSI: /* MSI ? */ + if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY)) + { + /*MSI frequency range in HZ*/ + pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)]; + } + else + { + pllvco = 0U; + } + break; + case RCC_PLLSOURCE_HSI: /* HSI ? */ + if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) + { + pllvco = HSI_VALUE; + } + else + { + pllvco = 0U; + } + break; + case RCC_PLLSOURCE_HSE: /* HSE ? */ + if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) + { + pllvco = HSE_VALUE; + } + else + { + pllvco = 0U; + } + break; + default: + /* No source */ + pllvco = 0U; + break; + } + + switch(PeriphClk) + { +#if defined(SAI1) + + case RCC_PERIPHCLK_SAI1: + frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco); + break; + +#endif + +#if defined(SAI2) + + case RCC_PERIPHCLK_SAI2: + frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco); + break; + +#endif + +#if defined(USB_OTG_FS) || defined(USB) + + case RCC_PERIPHCLK_USB: + +#endif /* USB_OTG_FS || USB */ + + case RCC_PERIPHCLK_RNG: + +#if defined(SDMMC1) && !defined(RCC_CCIPR2_SDMMCSEL) + + case RCC_PERIPHCLK_SDMMC1: + +#endif /* SDMMC1 && !RCC_CCIPR2_SDMMCSEL */ + { + srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL); + + switch(srcclk) + { + case RCC_CCIPR_CLK48SEL: /* MSI ? */ + if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY)) + { + /*MSI frequency range in HZ*/ + frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)]; + } + break; + case RCC_CCIPR_CLK48SEL_1: /* PLL ? */ + if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)) + { + if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN)) + { + /* f(PLL Source) * PLLN / PLLM */ + plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos; + pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U)); + /* f(PLL48M1CLK) = f(VCO input) / PLLQ */ + frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U)); + } + } + break; +#if defined(RCC_PLLSAI1_SUPPORT) + case RCC_CCIPR_CLK48SEL_0: /* PLLSAI1 ? */ + if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY)) + { + if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN)) + { + plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos; +#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) + /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */ + /* f(PLLSAI1 Source) * PLLSAI1N / PLLSAI1M */ + pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U)); +#else + /* f(PLL Source) * PLLSAI1N / PLLM */ + pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U)); +#endif + /* f(PLL48M2CLK) = f(VCOSAI1 input) / PLLSAI1Q */ + frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U)); + } + } + break; +#endif /* RCC_PLLSAI1_SUPPORT */ +#if defined(RCC_HSI48_SUPPORT) + case 0U: + if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */ + { + frequency = HSI48_VALUE; + } + break; +#endif /* RCC_HSI48_SUPPORT */ + default: + /* No clock source, frequency default init at 0 */ + break; + } /* switch(srcclk) */ + break; + } + +#if defined(SDMMC1) && defined(RCC_CCIPR2_SDMMCSEL) + + case RCC_PERIPHCLK_SDMMC1: + + if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL)) /* PLL "P" ? */ + { + if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)) + { + if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN)) + { + /* f(PLL Source) * PLLN / PLLM */ + plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos; + pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U)); + /* f(PLLSAI3CLK) = f(VCO input) / PLLP */ + pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos; + if(pllp == 0U) + { + if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U) + { + pllp = 17U; + } + else + { + pllp = 7U; + } + } + frequency = (pllvco / pllp); + } + } + } + else /* 48MHz from PLL "Q" or MSI or PLLSAI1Q or HSI48 */ + { + srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL); + + switch(srcclk) + { + case RCC_CCIPR_CLK48SEL: /* MSI ? */ + if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY)) + { + /*MSI frequency range in HZ*/ + frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)]; + } + break; + case RCC_CCIPR_CLK48SEL_1: /* PLL "Q" ? */ + if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)) + { + if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN)) + { + /* f(PLL Source) * PLLN / PLLM */ + plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos; + pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U)); + /* f(PLL48M1CLK) = f(VCO input) / PLLQ */ + frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U)); + } + } + break; + case RCC_CCIPR_CLK48SEL_0: /* PLLSAI1 ? */ + if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY)) + { + if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN)) + { + /* f(PLLSAI1 Source) * PLLSAI1N / PLLSAI1M */ + plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos; + pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U)); + /* f(PLL48M2CLK) = f(VCOSAI1 input) / PLLSAI1Q */ + frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U)); + } + } + break; + case 0U: + if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */ + { + frequency = HSI48_VALUE; + } + break; + default: + /* No clock source, frequency default init at 0 */ + break; + } /* switch(srcclk) */ + } + break; + +#endif /* SDMMC1 && RCC_CCIPR2_SDMMCSEL */ + + case RCC_PERIPHCLK_USART1: + { + /* Get the current USART1 source */ + srcclk = __HAL_RCC_GET_USART1_SOURCE(); + + switch(srcclk) + { + case RCC_USART1CLKSOURCE_PCLK2: + frequency = HAL_RCC_GetPCLK2Freq(); + break; + case RCC_USART1CLKSOURCE_SYSCLK: + frequency = HAL_RCC_GetSysClockFreq(); + break; + case RCC_USART1CLKSOURCE_HSI: + if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) + { + frequency = HSI_VALUE; + } + break; + case RCC_USART1CLKSOURCE_LSE: + if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) + { + frequency = LSE_VALUE; + } + break; + default: + /* No clock source, frequency default init at 0 */ + break; + } + + break; + } + + case RCC_PERIPHCLK_USART2: + { + /* Get the current USART2 source */ + srcclk = __HAL_RCC_GET_USART2_SOURCE(); + + switch(srcclk) + { + case RCC_USART2CLKSOURCE_PCLK1: + frequency = HAL_RCC_GetPCLK1Freq(); + break; + case RCC_USART2CLKSOURCE_SYSCLK: + frequency = HAL_RCC_GetSysClockFreq(); + break; + case RCC_USART2CLKSOURCE_HSI: + if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) + { + frequency = HSI_VALUE; + } + break; + case RCC_USART2CLKSOURCE_LSE: + if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) + { + frequency = LSE_VALUE; + } + break; + default: + /* No clock source, frequency default init at 0 */ + break; + } + + break; + } + +#if defined(USART3) + + case RCC_PERIPHCLK_USART3: + { + /* Get the current USART3 source */ + srcclk = __HAL_RCC_GET_USART3_SOURCE(); + + switch(srcclk) + { + case RCC_USART3CLKSOURCE_PCLK1: + frequency = HAL_RCC_GetPCLK1Freq(); + break; + case RCC_USART3CLKSOURCE_SYSCLK: + frequency = HAL_RCC_GetSysClockFreq(); + break; + case RCC_USART3CLKSOURCE_HSI: + if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) + { + frequency = HSI_VALUE; + } + break; + case RCC_USART3CLKSOURCE_LSE: + if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) + { + frequency = LSE_VALUE; + } + break; + default: + /* No clock source, frequency default init at 0 */ + break; + } + + break; + } + +#endif /* USART3 */ + +#if defined(UART4) + + case RCC_PERIPHCLK_UART4: + { + /* Get the current UART4 source */ + srcclk = __HAL_RCC_GET_UART4_SOURCE(); + + switch(srcclk) + { + case RCC_UART4CLKSOURCE_PCLK1: + frequency = HAL_RCC_GetPCLK1Freq(); + break; + case RCC_UART4CLKSOURCE_SYSCLK: + frequency = HAL_RCC_GetSysClockFreq(); + break; + case RCC_UART4CLKSOURCE_HSI: + if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) + { + frequency = HSI_VALUE; + } + break; + case RCC_UART4CLKSOURCE_LSE: + if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) + { + frequency = LSE_VALUE; + } + break; + default: + /* No clock source, frequency default init at 0 */ + break; + } + + break; + } + +#endif /* UART4 */ + +#if defined(UART5) + + case RCC_PERIPHCLK_UART5: + { + /* Get the current UART5 source */ + srcclk = __HAL_RCC_GET_UART5_SOURCE(); + + switch(srcclk) + { + case RCC_UART5CLKSOURCE_PCLK1: + frequency = HAL_RCC_GetPCLK1Freq(); + break; + case RCC_UART5CLKSOURCE_SYSCLK: + frequency = HAL_RCC_GetSysClockFreq(); + break; + case RCC_UART5CLKSOURCE_HSI: + if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) + { + frequency = HSI_VALUE; + } + break; + case RCC_UART5CLKSOURCE_LSE: + if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) + { + frequency = LSE_VALUE; + } + break; + default: + /* No clock source, frequency default init at 0 */ + break; + } + + break; + } + +#endif /* UART5 */ + + case RCC_PERIPHCLK_LPUART1: + { + /* Get the current LPUART1 source */ + srcclk = __HAL_RCC_GET_LPUART1_SOURCE(); + + switch(srcclk) + { + case RCC_LPUART1CLKSOURCE_PCLK1: + frequency = HAL_RCC_GetPCLK1Freq(); + break; + case RCC_LPUART1CLKSOURCE_SYSCLK: + frequency = HAL_RCC_GetSysClockFreq(); + break; + case RCC_LPUART1CLKSOURCE_HSI: + if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) + { + frequency = HSI_VALUE; + } + break; + case RCC_LPUART1CLKSOURCE_LSE: + if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) + { + frequency = LSE_VALUE; + } + break; + default: + /* No clock source, frequency default init at 0 */ + break; + } + + break; + } + + case RCC_PERIPHCLK_ADC: + { + srcclk = __HAL_RCC_GET_ADC_SOURCE(); + + switch(srcclk) + { + case RCC_ADCCLKSOURCE_SYSCLK: + frequency = HAL_RCC_GetSysClockFreq(); + break; +#if defined(RCC_PLLSAI1_SUPPORT) + case RCC_ADCCLKSOURCE_PLLSAI1: + if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U)) + { + plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos; +#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) + /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */ + /* f(PLLSAI1 Source) * PLLSAI1N / PLLSAI1M */ + pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U)); +#else + /* f(PLL Source) * PLLSAI1N / PLLM */ + pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U)); +#endif + /* f(PLLADC1CLK) = f(VCOSAI1 input) / PLLSAI1R */ + frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U)); + } + break; +#endif /* RCC_PLLSAI1_SUPPORT */ +#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx) + case RCC_ADCCLKSOURCE_PLLSAI2: + if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U)) + { + plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos; +#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT) + /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */ + /* f(PLLSAI2 Source) * PLLSAI2N / PLLSAI2M */ + pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U)); +#else + /* f(PLL Source) * PLLSAI2N / PLLM */ + pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U)); +#endif + /* f(PLLADC2CLK) = f(VCOSAI2 input) / PLLSAI2R */ + frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U)); + } + break; +#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx */ + default: + /* No clock source, frequency default init at 0 */ + break; + } + + break; + } + +#if defined(DFSDM1_Filter0) + + case RCC_PERIPHCLK_DFSDM1: + { + /* Get the current DFSDM1 source */ + srcclk = __HAL_RCC_GET_DFSDM1_SOURCE(); + + if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2) + { + frequency = HAL_RCC_GetPCLK2Freq(); + } + else + { + frequency = HAL_RCC_GetSysClockFreq(); + } + + break; + } + +#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) + + case RCC_PERIPHCLK_DFSDM1AUDIO: + { + /* Get the current DFSDM1 audio source */ + srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE(); + + switch(srcclk) + { + case RCC_DFSDM1AUDIOCLKSOURCE_SAI1: + frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco); + break; + case RCC_DFSDM1AUDIOCLKSOURCE_MSI: + if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY)) + { + /*MSI frequency range in HZ*/ + frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)]; + } + break; + case RCC_DFSDM1AUDIOCLKSOURCE_HSI: + if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) + { + frequency = HSI_VALUE; + } + break; + default: + /* No clock source, frequency default init at 0 */ + break; + } + + break; + } + +#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ + +#endif /* DFSDM1_Filter0 */ + + case RCC_PERIPHCLK_I2C1: + { + /* Get the current I2C1 source */ + srcclk = __HAL_RCC_GET_I2C1_SOURCE(); + + switch(srcclk) + { + case RCC_I2C1CLKSOURCE_PCLK1: + frequency = HAL_RCC_GetPCLK1Freq(); + break; + case RCC_I2C1CLKSOURCE_SYSCLK: + frequency = HAL_RCC_GetSysClockFreq(); + break; + case RCC_I2C1CLKSOURCE_HSI: + if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) + { + frequency = HSI_VALUE; + } + break; + default: + /* No clock source, frequency default init at 0 */ + break; + } + + break; + } + +#if defined(I2C2) + + case RCC_PERIPHCLK_I2C2: + { + /* Get the current I2C2 source */ + srcclk = __HAL_RCC_GET_I2C2_SOURCE(); + + switch(srcclk) + { + case RCC_I2C2CLKSOURCE_PCLK1: + frequency = HAL_RCC_GetPCLK1Freq(); + break; + case RCC_I2C2CLKSOURCE_SYSCLK: + frequency = HAL_RCC_GetSysClockFreq(); + break; + case RCC_I2C2CLKSOURCE_HSI: + if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) + { + frequency = HSI_VALUE; + } + break; + default: + /* No clock source, frequency default init at 0 */ + break; + } + + break; + } + +#endif /* I2C2 */ + + case RCC_PERIPHCLK_I2C3: + { + /* Get the current I2C3 source */ + srcclk = __HAL_RCC_GET_I2C3_SOURCE(); + + switch(srcclk) + { + case RCC_I2C3CLKSOURCE_PCLK1: + frequency = HAL_RCC_GetPCLK1Freq(); + break; + case RCC_I2C3CLKSOURCE_SYSCLK: + frequency = HAL_RCC_GetSysClockFreq(); + break; + case RCC_I2C3CLKSOURCE_HSI: + if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) + { + frequency = HSI_VALUE; + } + break; + default: + /* No clock source, frequency default init at 0 */ + break; + } + + break; + } + +#if defined(I2C4) + + case RCC_PERIPHCLK_I2C4: + { + /* Get the current I2C4 source */ + srcclk = __HAL_RCC_GET_I2C4_SOURCE(); + + switch(srcclk) + { + case RCC_I2C4CLKSOURCE_PCLK1: + frequency = HAL_RCC_GetPCLK1Freq(); + break; + case RCC_I2C4CLKSOURCE_SYSCLK: + frequency = HAL_RCC_GetSysClockFreq(); + break; + case RCC_I2C4CLKSOURCE_HSI: + if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) + { + frequency = HSI_VALUE; + } + break; + default: + /* No clock source, frequency default init at 0 */ + break; + } + + break; + } + +#endif /* I2C4 */ + + case RCC_PERIPHCLK_LPTIM1: + { + /* Get the current LPTIM1 source */ + srcclk = __HAL_RCC_GET_LPTIM1_SOURCE(); + + switch(srcclk) + { + case RCC_LPTIM1CLKSOURCE_PCLK1: + frequency = HAL_RCC_GetPCLK1Freq(); + break; + case RCC_LPTIM1CLKSOURCE_LSI: + if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) + { +#if defined(RCC_CSR_LSIPREDIV) + if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV)) + { + frequency = LSI_VALUE/128U; + } + else +#endif /* RCC_CSR_LSIPREDIV */ + { + frequency = LSI_VALUE; + } + } + break; + case RCC_LPTIM1CLKSOURCE_HSI: + if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) + { + frequency = HSI_VALUE; + } + break; + case RCC_LPTIM1CLKSOURCE_LSE: + if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) + { + frequency = LSE_VALUE; + } + break; + default: + /* No clock source, frequency default init at 0 */ + break; + } + + break; + } + + case RCC_PERIPHCLK_LPTIM2: + { + /* Get the current LPTIM2 source */ + srcclk = __HAL_RCC_GET_LPTIM2_SOURCE(); + + switch(srcclk) + { + case RCC_LPTIM2CLKSOURCE_PCLK1: + frequency = HAL_RCC_GetPCLK1Freq(); + break; + case RCC_LPTIM2CLKSOURCE_LSI: + if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) + { +#if defined(RCC_CSR_LSIPREDIV) + if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV)) + { + frequency = LSI_VALUE/128U; + } + else +#endif /* RCC_CSR_LSIPREDIV */ + { + frequency = LSI_VALUE; + } + } + break; + case RCC_LPTIM2CLKSOURCE_HSI: + if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) + { + frequency = HSI_VALUE; + } + break; + case RCC_LPTIM2CLKSOURCE_LSE: + if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) + { + frequency = LSE_VALUE; + } + break; + default: + /* No clock source, frequency default init at 0 */ + break; + } + + break; + } + +#if defined(SWPMI1) + + case RCC_PERIPHCLK_SWPMI1: + { + /* Get the current SWPMI1 source */ + srcclk = __HAL_RCC_GET_SWPMI1_SOURCE(); + + switch(srcclk) + { + case RCC_SWPMI1CLKSOURCE_PCLK1: + frequency = HAL_RCC_GetPCLK1Freq(); + break; + case RCC_SWPMI1CLKSOURCE_HSI: + if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) + { + frequency = HSI_VALUE; + } + break; + default: + /* No clock source, frequency default init at 0 */ + break; + } + + break; + } + +#endif /* SWPMI1 */ + +#if defined(OCTOSPI1) || defined(OCTOSPI2) + + case RCC_PERIPHCLK_OSPI: + { + /* Get the current OctoSPI clock source */ + srcclk = __HAL_RCC_GET_OSPI_SOURCE(); + + switch(srcclk) + { + case RCC_OSPICLKSOURCE_SYSCLK: + frequency = HAL_RCC_GetSysClockFreq(); + break; + case RCC_OSPICLKSOURCE_MSI: + if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY)) + { + /*MSI frequency range in HZ*/ + frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)]; + } + break; + case RCC_OSPICLKSOURCE_PLL: + if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)) + { + if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN)) + { + /* f(PLL Source) * PLLN / PLLM */ + plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos; + pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U)); + /* f(PLL48M1CLK) = f(VCO input) / PLLQ */ + frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U)); + } + } + break; + default: + /* No clock source, frequency default init at 0 */ + break; + } + + break; + } + +#endif /* OCTOSPI1 || OCTOSPI2 */ + + default: + break; + } + } + + return(frequency); +} + +/** + * @} + */ + +/** @defgroup RCCEx_Exported_Functions_Group2 Extended Clock management functions + * @brief Extended Clock management functions + * +@verbatim + =============================================================================== + ##### Extended clock management functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to control the + activation or deactivation of MSI PLL-mode, PLLSAI1, PLLSAI2, LSE CSS, + Low speed clock output and clock after wake-up from STOP mode. +@endverbatim + * @{ + */ + +#if defined(RCC_PLLSAI1_SUPPORT) + +/** + * @brief Enable PLLSAI1. + * @param PLLSAI1Init pointer to an RCC_PLLSAI1InitTypeDef structure that + * contains the configuration information for the PLLSAI1 + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RCCEx_EnablePLLSAI1(RCC_PLLSAI1InitTypeDef *PLLSAI1Init) +{ + uint32_t tickstart; + HAL_StatusTypeDef status = HAL_OK; + + /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */ + assert_param(IS_RCC_PLLSAI1SOURCE(PLLSAI1Init->PLLSAI1Source)); + assert_param(IS_RCC_PLLSAI1M_VALUE(PLLSAI1Init->PLLSAI1M)); + assert_param(IS_RCC_PLLSAI1N_VALUE(PLLSAI1Init->PLLSAI1N)); + assert_param(IS_RCC_PLLSAI1P_VALUE(PLLSAI1Init->PLLSAI1P)); + assert_param(IS_RCC_PLLSAI1Q_VALUE(PLLSAI1Init->PLLSAI1Q)); + assert_param(IS_RCC_PLLSAI1R_VALUE(PLLSAI1Init->PLLSAI1R)); + assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1Init->PLLSAI1ClockOut)); + + /* Disable the PLLSAI1 */ + __HAL_RCC_PLLSAI1_DISABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till PLLSAI1 is ready to be updated */ + while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U) + { + if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE) + { + status = HAL_TIMEOUT; + break; + } + } + + if(status == HAL_OK) + { +#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) + /* Configure the PLLSAI1 Multiplication factor N */ + /* Configure the PLLSAI1 Division factors M, P, Q and R */ + __HAL_RCC_PLLSAI1_CONFIG(PLLSAI1Init->PLLSAI1M, PLLSAI1Init->PLLSAI1N, PLLSAI1Init->PLLSAI1P, PLLSAI1Init->PLLSAI1Q, PLLSAI1Init->PLLSAI1R); +#else + /* Configure the PLLSAI1 Multiplication factor N */ + /* Configure the PLLSAI1 Division factors P, Q and R */ + __HAL_RCC_PLLSAI1_CONFIG(PLLSAI1Init->PLLSAI1N, PLLSAI1Init->PLLSAI1P, PLLSAI1Init->PLLSAI1Q, PLLSAI1Init->PLLSAI1R); +#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */ + /* Configure the PLLSAI1 Clock output(s) */ + __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1Init->PLLSAI1ClockOut); + + /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/ + __HAL_RCC_PLLSAI1_ENABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till PLLSAI1 is ready */ + while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U) + { + if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE) + { + status = HAL_TIMEOUT; + break; + } + } + } + + return status; +} + +/** + * @brief Disable PLLSAI1. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RCCEx_DisablePLLSAI1(void) +{ + uint32_t tickstart; + HAL_StatusTypeDef status = HAL_OK; + + /* Disable the PLLSAI1 */ + __HAL_RCC_PLLSAI1_DISABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till PLLSAI1 is ready */ + while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U) + { + if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE) + { + status = HAL_TIMEOUT; + break; + } + } + + /* Disable the PLLSAI1 Clock outputs */ + __HAL_RCC_PLLSAI1CLKOUT_DISABLE(RCC_PLLSAI1CFGR_PLLSAI1PEN|RCC_PLLSAI1CFGR_PLLSAI1QEN|RCC_PLLSAI1CFGR_PLLSAI1REN); + + /* Reset PLL source to save power if no PLLs on */ +#if defined(RCC_PLLSAI2_SUPPORT) + if(READ_BIT(RCC->CR, (RCC_CR_PLLRDY | RCC_CR_PLLSAI2RDY)) == 0U) + { + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE); + } +#else + if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U) + { + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE); + } +#endif /* RCC_PLLSAI2_SUPPORT */ + + return status; +} + +#endif /* RCC_PLLSAI1_SUPPORT */ + +#if defined(RCC_PLLSAI2_SUPPORT) + +/** + * @brief Enable PLLSAI2. + * @param PLLSAI2Init pointer to an RCC_PLLSAI2InitTypeDef structure that + * contains the configuration information for the PLLSAI2 + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RCCEx_EnablePLLSAI2(RCC_PLLSAI2InitTypeDef *PLLSAI2Init) +{ + uint32_t tickstart; + HAL_StatusTypeDef status = HAL_OK; + + /* check for PLLSAI2 Parameters used to output PLLSAI2CLK */ + assert_param(IS_RCC_PLLSAI2SOURCE(PLLSAI2Init->PLLSAI2Source)); + assert_param(IS_RCC_PLLSAI2M_VALUE(PLLSAI2Init->PLLSAI2M)); + assert_param(IS_RCC_PLLSAI2N_VALUE(PLLSAI2Init->PLLSAI2N)); + assert_param(IS_RCC_PLLSAI2P_VALUE(PLLSAI2Init->PLLSAI2P)); +#if defined(RCC_PLLSAI2Q_DIV_SUPPORT) + assert_param(IS_RCC_PLLSAI2Q_VALUE(PLLSAI2Init->PLLSAI2Q)); +#endif /* RCC_PLLSAI2Q_DIV_SUPPORT */ + assert_param(IS_RCC_PLLSAI2R_VALUE(PLLSAI2Init->PLLSAI2R)); + assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PLLSAI2Init->PLLSAI2ClockOut)); + + /* Disable the PLLSAI2 */ + __HAL_RCC_PLLSAI2_DISABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till PLLSAI2 is ready to be updated */ + while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U) + { + if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE) + { + status = HAL_TIMEOUT; + break; + } + } + + if(status == HAL_OK) + { +#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT) && defined(RCC_PLLSAI2Q_DIV_SUPPORT) + /* Configure the PLLSAI2 Multiplication factor N */ + /* Configure the PLLSAI2 Division factors M, P, Q and R */ + __HAL_RCC_PLLSAI2_CONFIG(PLLSAI2Init->PLLSAI2M, PLLSAI2Init->PLLSAI2N, PLLSAI2Init->PLLSAI2P, PLLSAI2Init->PLLSAI2Q, PLLSAI2Init->PLLSAI2R); +#elif defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT) + /* Configure the PLLSAI2 Multiplication factor N */ + /* Configure the PLLSAI2 Division factors M, P and R */ + __HAL_RCC_PLLSAI2_CONFIG(PLLSAI2Init->PLLSAI2M, PLLSAI2Init->PLLSAI2N, PLLSAI2Init->PLLSAI2P, PLLSAI2Init->PLLSAI2R); +#elif defined(RCC_PLLSAI2Q_DIV_SUPPORT) + /* Configure the PLLSAI2 Multiplication factor N */ + /* Configure the PLLSAI2 Division factors P, Q and R */ + __HAL_RCC_PLLSAI2_CONFIG(PLLSAI2Init->PLLSAI2N, PLLSAI2Init->PLLSAI2P, PLLSAI2Init->PLLSAI2Q, PLLSAI2Init->PLLSAI2R); +#else + /* Configure the PLLSAI2 Multiplication factor N */ + /* Configure the PLLSAI2 Division factors P and R */ + __HAL_RCC_PLLSAI2_CONFIG(PLLSAI2Init->PLLSAI2N, PLLSAI2Init->PLLSAI2P, PLLSAI2Init->PLLSAI2R); +#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT && RCC_PLLSAI2Q_DIV_SUPPORT */ + /* Configure the PLLSAI2 Clock output(s) */ + __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PLLSAI2Init->PLLSAI2ClockOut); + + /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/ + __HAL_RCC_PLLSAI2_ENABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till PLLSAI2 is ready */ + while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U) + { + if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE) + { + status = HAL_TIMEOUT; + break; + } + } + } + + return status; +} + +/** + * @brief Disable PLLISAI2. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RCCEx_DisablePLLSAI2(void) +{ + uint32_t tickstart; + HAL_StatusTypeDef status = HAL_OK; + + /* Disable the PLLSAI2 */ + __HAL_RCC_PLLSAI2_DISABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till PLLSAI2 is ready */ + while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U) + { + if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE) + { + status = HAL_TIMEOUT; + break; + } + } + + /* Disable the PLLSAI2 Clock outputs */ +#if defined(RCC_PLLSAI2Q_DIV_SUPPORT) + __HAL_RCC_PLLSAI2CLKOUT_DISABLE(RCC_PLLSAI2CFGR_PLLSAI2PEN|RCC_PLLSAI2CFGR_PLLSAI2QEN|RCC_PLLSAI2CFGR_PLLSAI2REN); +#else + __HAL_RCC_PLLSAI2CLKOUT_DISABLE(RCC_PLLSAI2CFGR_PLLSAI2PEN|RCC_PLLSAI2CFGR_PLLSAI2REN); +#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT && RCC_PLLSAI2Q_DIV_SUPPORT */ + + /* Reset PLL source to save power if no PLLs on */ + if(READ_BIT(RCC->CR, (RCC_CR_PLLRDY | RCC_CR_PLLSAI1RDY)) == 0U) + { + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE); + } + + return status; +} + +#endif /* RCC_PLLSAI2_SUPPORT */ + +/** + * @brief Configure the oscillator clock source for wakeup from Stop and CSS backup clock. + * @param WakeUpClk Wakeup clock + * This parameter can be one of the following values: + * @arg @ref RCC_STOP_WAKEUPCLOCK_MSI MSI oscillator selection + * @arg @ref RCC_STOP_WAKEUPCLOCK_HSI HSI oscillator selection + * @note This function shall not be called after the Clock Security System on HSE has been + * enabled. + * @retval None + */ +void HAL_RCCEx_WakeUpStopCLKConfig(uint32_t WakeUpClk) +{ + assert_param(IS_RCC_STOP_WAKEUPCLOCK(WakeUpClk)); + + __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(WakeUpClk); +} + +/** + * @brief Configure the MSI range after standby mode. + * @note After Standby its frequency can be selected between 4 possible values (1, 2, 4 or 8 MHz). + * @param MSIRange MSI range + * This parameter can be one of the following values: + * @arg @ref RCC_MSIRANGE_4 Range 4 around 1 MHz + * @arg @ref RCC_MSIRANGE_5 Range 5 around 2 MHz + * @arg @ref RCC_MSIRANGE_6 Range 6 around 4 MHz (reset value) + * @arg @ref RCC_MSIRANGE_7 Range 7 around 8 MHz + * @retval None + */ +void HAL_RCCEx_StandbyMSIRangeConfig(uint32_t MSIRange) +{ + assert_param(IS_RCC_MSI_STANDBY_CLOCK_RANGE(MSIRange)); + + __HAL_RCC_MSI_STANDBY_RANGE_CONFIG(MSIRange); +} + +/** + * @brief Enable the LSE Clock Security System. + * @note Prior to enable the LSE Clock Security System, LSE oscillator is to be enabled + * with HAL_RCC_OscConfig() and the LSE oscillator clock is to be selected as RTC + * clock with HAL_RCCEx_PeriphCLKConfig(). + * @retval None + */ +void HAL_RCCEx_EnableLSECSS(void) +{ + SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON); +} + +/** + * @brief Disable the LSE Clock Security System. + * @note LSE Clock Security System can only be disabled after a LSE failure detection. + * @retval None + */ +void HAL_RCCEx_DisableLSECSS(void) +{ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ; + + /* Disable LSE CSS IT if any */ + __HAL_RCC_DISABLE_IT(RCC_IT_LSECSS); +} + +/** + * @brief Enable the LSE Clock Security System Interrupt & corresponding EXTI line. + * @note LSE Clock Security System Interrupt is mapped on RTC EXTI line 19 + * @retval None + */ +void HAL_RCCEx_EnableLSECSS_IT(void) +{ + /* Enable LSE CSS */ + SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ; + + /* Enable LSE CSS IT */ + __HAL_RCC_ENABLE_IT(RCC_IT_LSECSS); + + /* Enable IT on EXTI Line 19 */ + __HAL_RCC_LSECSS_EXTI_ENABLE_IT(); + __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE(); +} + +/** + * @brief Handle the RCC LSE Clock Security System interrupt request. + * @retval None + */ +void HAL_RCCEx_LSECSS_IRQHandler(void) +{ + /* Check RCC LSE CSSF flag */ + if(__HAL_RCC_GET_IT(RCC_IT_LSECSS)) + { + /* RCC LSE Clock Security System interrupt user callback */ + HAL_RCCEx_LSECSS_Callback(); + + /* Clear RCC LSE CSS pending bit */ + __HAL_RCC_CLEAR_IT(RCC_IT_LSECSS); + } +} + +/** + * @brief RCCEx LSE Clock Security System interrupt callback. + * @retval none + */ +__weak void HAL_RCCEx_LSECSS_Callback(void) +{ + /* NOTE : This function should not be modified, when the callback is needed, + the @ref HAL_RCCEx_LSECSS_Callback should be implemented in the user file + */ +} + +/** + * @brief Select the Low Speed clock source to output on LSCO pin (PA2). + * @param LSCOSource specifies the Low Speed clock source to output. + * This parameter can be one of the following values: + * @arg @ref RCC_LSCOSOURCE_LSI LSI clock selected as LSCO source + * @arg @ref RCC_LSCOSOURCE_LSE LSE clock selected as LSCO source + * @retval None + */ +void HAL_RCCEx_EnableLSCO(uint32_t LSCOSource) +{ + GPIO_InitTypeDef GPIO_InitStruct; + FlagStatus pwrclkchanged = RESET; + FlagStatus backupchanged = RESET; + + /* Check the parameters */ + assert_param(IS_RCC_LSCOSOURCE(LSCOSource)); + + /* LSCO Pin Clock Enable */ + __LSCO_CLK_ENABLE(); + + /* Configue the LSCO pin in analog mode */ + GPIO_InitStruct.Pin = LSCO_PIN; + GPIO_InitStruct.Mode = GPIO_MODE_ANALOG; + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH; + GPIO_InitStruct.Pull = GPIO_NOPULL; + HAL_GPIO_Init(LSCO_GPIO_PORT, &GPIO_InitStruct); + + /* Update LSCOSEL clock source in Backup Domain control register */ + if(__HAL_RCC_PWR_IS_CLK_DISABLED()) + { + __HAL_RCC_PWR_CLK_ENABLE(); + pwrclkchanged = SET; + } + if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP)) + { + HAL_PWR_EnableBkUpAccess(); + backupchanged = SET; + } + + MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL | RCC_BDCR_LSCOEN, LSCOSource | RCC_BDCR_LSCOEN); + + if(backupchanged == SET) + { + HAL_PWR_DisableBkUpAccess(); + } + if(pwrclkchanged == SET) + { + __HAL_RCC_PWR_CLK_DISABLE(); + } +} + +/** + * @brief Disable the Low Speed clock output. + * @retval None + */ +void HAL_RCCEx_DisableLSCO(void) +{ + FlagStatus pwrclkchanged = RESET; + FlagStatus backupchanged = RESET; + + /* Update LSCOEN bit in Backup Domain control register */ + if(__HAL_RCC_PWR_IS_CLK_DISABLED()) + { + __HAL_RCC_PWR_CLK_ENABLE(); + pwrclkchanged = SET; + } + if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP)) + { + /* Enable access to the backup domain */ + HAL_PWR_EnableBkUpAccess(); + backupchanged = SET; + } + + CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSCOEN); + + /* Restore previous configuration */ + if(backupchanged == SET) + { + /* Disable access to the backup domain */ + HAL_PWR_DisableBkUpAccess(); + } + if(pwrclkchanged == SET) + { + __HAL_RCC_PWR_CLK_DISABLE(); + } +} + +/** + * @brief Enable the PLL-mode of the MSI. + * @note Prior to enable the PLL-mode of the MSI for automatic hardware + * calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig(). + * @retval None + */ +void HAL_RCCEx_EnableMSIPLLMode(void) +{ + SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ; +} + +/** + * @brief Disable the PLL-mode of the MSI. + * @note PLL-mode of the MSI is automatically reset when LSE oscillator is disabled. + * @retval None + */ +void HAL_RCCEx_DisableMSIPLLMode(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_MSIPLLEN) ; +} + +#if defined (OCTOSPI1) && defined (OCTOSPI2) +/** + * @brief Configure OCTOSPI instances DQS delays. + * @param Delay1 OCTOSPI1 DQS delay + * @param Delay2 OCTOSPI2 DQS delay + * @note Delay parameters stand for unitary delays from 0 to 15. Actual delay is Delay1 or Delay2 + 1. + * @retval None + */ +void HAL_RCCEx_OCTOSPIDelayConfig(uint32_t Delay1, uint32_t Delay2) +{ + assert_param(IS_RCC_OCTOSPIDELAY(Delay1)); + assert_param(IS_RCC_OCTOSPIDELAY(Delay2)); + + MODIFY_REG(RCC->DLYCFGR, RCC_DLYCFGR_OCTOSPI1_DLY|RCC_DLYCFGR_OCTOSPI2_DLY, (Delay1 | (Delay2 << RCC_DLYCFGR_OCTOSPI2_DLY_Pos))) ; +} +#endif /* OCTOSPI1 && OCTOSPI2 */ + +/** + * @} + */ + +#if defined(CRS) + +/** @defgroup RCCEx_Exported_Functions_Group3 Extended Clock Recovery System Control functions + * @brief Extended Clock Recovery System Control functions + * +@verbatim + =============================================================================== + ##### Extended Clock Recovery System Control functions ##### + =============================================================================== + [..] + For devices with Clock Recovery System feature (CRS), RCC Extention HAL driver can be used as follows: + + (#) In System clock config, HSI48 needs to be enabled + + (#) Enable CRS clock in IP MSP init which will use CRS functions + + (#) Call CRS functions as follows: + (##) Prepare synchronization configuration necessary for HSI48 calibration + (+++) Default values can be set for frequency Error Measurement (reload and error limit) + and also HSI48 oscillator smooth trimming. + (+++) Macro __HAL_RCC_CRS_RELOADVALUE_CALCULATE can be also used to calculate + directly reload value with target and sychronization frequencies values + (##) Call function HAL_RCCEx_CRSConfig which + (+++) Resets CRS registers to their default values. + (+++) Configures CRS registers with synchronization configuration + (+++) Enables automatic calibration and frequency error counter feature + Note: When using USB LPM (Link Power Management) and the device is in Sleep mode, the + periodic USB SOF will not be generated by the host. No SYNC signal will therefore be + provided to the CRS to calibrate the HSI48 on the run. To guarantee the required clock + precision after waking up from Sleep mode, the LSE or reference clock on the GPIOs + should be used as SYNC signal. + + (##) A polling function is provided to wait for complete synchronization + (+++) Call function HAL_RCCEx_CRSWaitSynchronization() + (+++) According to CRS status, user can decide to adjust again the calibration or continue + application if synchronization is OK + + (#) User can retrieve information related to synchronization in calling function + HAL_RCCEx_CRSGetSynchronizationInfo() + + (#) Regarding synchronization status and synchronization information, user can try a new calibration + in changing synchronization configuration and call again HAL_RCCEx_CRSConfig. + Note: When the SYNC event is detected during the downcounting phase (before reaching the zero value), + it means that the actual frequency is lower than the target (and so, that the TRIM value should be + incremented), while when it is detected during the upcounting phase it means that the actual frequency + is higher (and that the TRIM value should be decremented). + + (#) In interrupt mode, user can resort to the available macros (__HAL_RCC_CRS_XXX_IT). Interrupts will go + through CRS Handler (CRS_IRQn/CRS_IRQHandler) + (++) Call function HAL_RCCEx_CRSConfig() + (++) Enable CRS_IRQn (thanks to NVIC functions) + (++) Enable CRS interrupt (__HAL_RCC_CRS_ENABLE_IT) + (++) Implement CRS status management in the following user callbacks called from + HAL_RCCEx_CRS_IRQHandler(): + (+++) HAL_RCCEx_CRS_SyncOkCallback() + (+++) HAL_RCCEx_CRS_SyncWarnCallback() + (+++) HAL_RCCEx_CRS_ExpectedSyncCallback() + (+++) HAL_RCCEx_CRS_ErrorCallback() + + (#) To force a SYNC EVENT, user can use the function HAL_RCCEx_CRSSoftwareSynchronizationGenerate(). + This function can be called before calling HAL_RCCEx_CRSConfig (for instance in Systick handler) + +@endverbatim + * @{ + */ + +/** + * @brief Start automatic synchronization for polling mode + * @param pInit Pointer on RCC_CRSInitTypeDef structure + * @retval None + */ +void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit) +{ + uint32_t value; /* no init needed */ + + /* Check the parameters */ + assert_param(IS_RCC_CRS_SYNC_DIV(pInit->Prescaler)); + assert_param(IS_RCC_CRS_SYNC_SOURCE(pInit->Source)); + assert_param(IS_RCC_CRS_SYNC_POLARITY(pInit->Polarity)); + assert_param(IS_RCC_CRS_RELOADVALUE(pInit->ReloadValue)); + assert_param(IS_RCC_CRS_ERRORLIMIT(pInit->ErrorLimitValue)); + assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue)); + + /* CONFIGURATION */ + + /* Before configuration, reset CRS registers to their default values*/ + __HAL_RCC_CRS_FORCE_RESET(); + __HAL_RCC_CRS_RELEASE_RESET(); + + /* Set the SYNCDIV[2:0] bits according to Prescaler value */ + /* Set the SYNCSRC[1:0] bits according to Source value */ + /* Set the SYNCSPOL bit according to Polarity value */ + value = (pInit->Prescaler | pInit->Source | pInit->Polarity); + /* Set the RELOAD[15:0] bits according to ReloadValue value */ + value |= pInit->ReloadValue; + /* Set the FELIM[7:0] bits according to ErrorLimitValue value */ + value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos); + WRITE_REG(CRS->CFGR, value); + + /* Adjust HSI48 oscillator smooth trimming */ + /* Set the TRIM[6:0] bits for STM32L412xx/L422xx or TRIM[5:0] bits otherwise + according to RCC_CRS_HSI48CalibrationValue value */ + MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos)); + + /* START AUTOMATIC SYNCHRONIZATION*/ + + /* Enable Automatic trimming & Frequency error counter */ + SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN); +} + +/** + * @brief Generate the software synchronization event + * @retval None + */ +void HAL_RCCEx_CRSSoftwareSynchronizationGenerate(void) +{ + SET_BIT(CRS->CR, CRS_CR_SWSYNC); +} + +/** + * @brief Return synchronization info + * @param pSynchroInfo Pointer on RCC_CRSSynchroInfoTypeDef structure + * @retval None + */ +void HAL_RCCEx_CRSGetSynchronizationInfo(RCC_CRSSynchroInfoTypeDef *pSynchroInfo) +{ + /* Check the parameter */ + assert_param(pSynchroInfo != (void *)NULL); + + /* Get the reload value */ + pSynchroInfo->ReloadValue = (READ_BIT(CRS->CFGR, CRS_CFGR_RELOAD)); + + /* Get HSI48 oscillator smooth trimming */ + pSynchroInfo->HSI48CalibrationValue = (READ_BIT(CRS->CR, CRS_CR_TRIM) >> CRS_CR_TRIM_Pos); + + /* Get Frequency error capture */ + pSynchroInfo->FreqErrorCapture = (READ_BIT(CRS->ISR, CRS_ISR_FECAP) >> CRS_ISR_FECAP_Pos); + + /* Get Frequency error direction */ + pSynchroInfo->FreqErrorDirection = (READ_BIT(CRS->ISR, CRS_ISR_FEDIR)); +} + +/** +* @brief Wait for CRS Synchronization status. +* @param Timeout Duration of the timeout +* @note Timeout is based on the maximum time to receive a SYNC event based on synchronization +* frequency. +* @note If Timeout set to HAL_MAX_DELAY, HAL_TIMEOUT will be never returned. +* @retval Combination of Synchronization status +* This parameter can be a combination of the following values: +* @arg @ref RCC_CRS_TIMEOUT +* @arg @ref RCC_CRS_SYNCOK +* @arg @ref RCC_CRS_SYNCWARN +* @arg @ref RCC_CRS_SYNCERR +* @arg @ref RCC_CRS_SYNCMISS +* @arg @ref RCC_CRS_TRIMOVF +*/ +uint32_t HAL_RCCEx_CRSWaitSynchronization(uint32_t Timeout) +{ + uint32_t crsstatus = RCC_CRS_NONE; + uint32_t tickstart; + + /* Get timeout */ + tickstart = HAL_GetTick(); + + /* Wait for CRS flag or timeout detection */ + do + { + if(Timeout != HAL_MAX_DELAY) + { + if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U)) + { + crsstatus = RCC_CRS_TIMEOUT; + } + } + /* Check CRS SYNCOK flag */ + if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCOK)) + { + /* CRS SYNC event OK */ + crsstatus |= RCC_CRS_SYNCOK; + + /* Clear CRS SYNC event OK bit */ + __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCOK); + } + + /* Check CRS SYNCWARN flag */ + if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCWARN)) + { + /* CRS SYNC warning */ + crsstatus |= RCC_CRS_SYNCWARN; + + /* Clear CRS SYNCWARN bit */ + __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCWARN); + } + + /* Check CRS TRIM overflow flag */ + if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_TRIMOVF)) + { + /* CRS SYNC Error */ + crsstatus |= RCC_CRS_TRIMOVF; + + /* Clear CRS Error bit */ + __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_TRIMOVF); + } + + /* Check CRS Error flag */ + if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCERR)) + { + /* CRS SYNC Error */ + crsstatus |= RCC_CRS_SYNCERR; + + /* Clear CRS Error bit */ + __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCERR); + } + + /* Check CRS SYNC Missed flag */ + if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCMISS)) + { + /* CRS SYNC Missed */ + crsstatus |= RCC_CRS_SYNCMISS; + + /* Clear CRS SYNC Missed bit */ + __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCMISS); + } + + /* Check CRS Expected SYNC flag */ + if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_ESYNC)) + { + /* frequency error counter reached a zero value */ + __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_ESYNC); + } + } while(RCC_CRS_NONE == crsstatus); + + return crsstatus; +} + +/** + * @brief Handle the Clock Recovery System interrupt request. + * @retval None + */ +void HAL_RCCEx_CRS_IRQHandler(void) +{ + uint32_t crserror = RCC_CRS_NONE; + /* Get current IT flags and IT sources values */ + uint32_t itflags = READ_REG(CRS->ISR); + uint32_t itsources = READ_REG(CRS->CR); + + /* Check CRS SYNCOK flag */ + if(((itflags & RCC_CRS_FLAG_SYNCOK) != 0U) && ((itsources & RCC_CRS_IT_SYNCOK) != 0U)) + { + /* Clear CRS SYNC event OK flag */ + WRITE_REG(CRS->ICR, CRS_ICR_SYNCOKC); + + /* user callback */ + HAL_RCCEx_CRS_SyncOkCallback(); + } + /* Check CRS SYNCWARN flag */ + else if(((itflags & RCC_CRS_FLAG_SYNCWARN) != 0U) && ((itsources & RCC_CRS_IT_SYNCWARN) != 0U)) + { + /* Clear CRS SYNCWARN flag */ + WRITE_REG(CRS->ICR, CRS_ICR_SYNCWARNC); + + /* user callback */ + HAL_RCCEx_CRS_SyncWarnCallback(); + } + /* Check CRS Expected SYNC flag */ + else if(((itflags & RCC_CRS_FLAG_ESYNC) != 0U) && ((itsources & RCC_CRS_IT_ESYNC) != 0U)) + { + /* frequency error counter reached a zero value */ + WRITE_REG(CRS->ICR, CRS_ICR_ESYNCC); + + /* user callback */ + HAL_RCCEx_CRS_ExpectedSyncCallback(); + } + /* Check CRS Error flags */ + else + { + if(((itflags & RCC_CRS_FLAG_ERR) != 0U) && ((itsources & RCC_CRS_IT_ERR) != 0U)) + { + if((itflags & RCC_CRS_FLAG_SYNCERR) != 0U) + { + crserror |= RCC_CRS_SYNCERR; + } + if((itflags & RCC_CRS_FLAG_SYNCMISS) != 0U) + { + crserror |= RCC_CRS_SYNCMISS; + } + if((itflags & RCC_CRS_FLAG_TRIMOVF) != 0U) + { + crserror |= RCC_CRS_TRIMOVF; + } + + /* Clear CRS Error flags */ + WRITE_REG(CRS->ICR, CRS_ICR_ERRC); + + /* user error callback */ + HAL_RCCEx_CRS_ErrorCallback(crserror); + } + } +} + +/** + * @brief RCCEx Clock Recovery System SYNCOK interrupt callback. + * @retval none + */ +__weak void HAL_RCCEx_CRS_SyncOkCallback(void) +{ + /* NOTE : This function should not be modified, when the callback is needed, + the @ref HAL_RCCEx_CRS_SyncOkCallback should be implemented in the user file + */ +} + +/** + * @brief RCCEx Clock Recovery System SYNCWARN interrupt callback. + * @retval none + */ +__weak void HAL_RCCEx_CRS_SyncWarnCallback(void) +{ + /* NOTE : This function should not be modified, when the callback is needed, + the @ref HAL_RCCEx_CRS_SyncWarnCallback should be implemented in the user file + */ +} + +/** + * @brief RCCEx Clock Recovery System Expected SYNC interrupt callback. + * @retval none + */ +__weak void HAL_RCCEx_CRS_ExpectedSyncCallback(void) +{ + /* NOTE : This function should not be modified, when the callback is needed, + the @ref HAL_RCCEx_CRS_ExpectedSyncCallback should be implemented in the user file + */ +} + +/** + * @brief RCCEx Clock Recovery System Error interrupt callback. + * @param Error Combination of Error status. + * This parameter can be a combination of the following values: + * @arg @ref RCC_CRS_SYNCERR + * @arg @ref RCC_CRS_SYNCMISS + * @arg @ref RCC_CRS_TRIMOVF + * @retval none + */ +__weak void HAL_RCCEx_CRS_ErrorCallback(uint32_t Error) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(Error); + + /* NOTE : This function should not be modified, when the callback is needed, + the @ref HAL_RCCEx_CRS_ErrorCallback should be implemented in the user file + */ +} + +/** + * @} + */ + +#endif /* CRS */ + +/** + * @} + */ + +/** @addtogroup RCCEx_Private_Functions + * @{ + */ + +#if defined(RCC_PLLSAI1_SUPPORT) + +/** + * @brief Configure the parameters N & P & optionally M of PLLSAI1 and enable PLLSAI1 output clock(s). + * @param PllSai1 pointer to an RCC_PLLSAI1InitTypeDef structure that + * contains the configuration parameters N & P & optionally M as well as PLLSAI1 output clock(s) + * @param Divider divider parameter to be updated + * + * @note PLLSAI1 is temporary disable to apply new parameters + * + * @retval HAL status + */ +static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider) +{ + uint32_t tickstart; + HAL_StatusTypeDef status = HAL_OK; + + /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */ + /* P, Q and R dividers are verified in each specific divider case below */ + assert_param(IS_RCC_PLLSAI1SOURCE(PllSai1->PLLSAI1Source)); + assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M)); + assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N)); + assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut)); + + /* Check that PLLSAI1 clock source and divider M can be applied */ + if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE) + { + /* PLL clock source and divider M already set, check that no request for change */ + if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source) + || + (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE) +#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) + || + (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M) +#endif + ) + { + status = HAL_ERROR; + } + } + else + { + /* Check PLLSAI1 clock source availability */ + switch(PllSai1->PLLSAI1Source) + { + case RCC_PLLSOURCE_MSI: + if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY)) + { + status = HAL_ERROR; + } + break; + case RCC_PLLSOURCE_HSI: + if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY)) + { + status = HAL_ERROR; + } + break; + case RCC_PLLSOURCE_HSE: + if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY)) + { + if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP)) + { + status = HAL_ERROR; + } + } + break; + default: + status = HAL_ERROR; + break; + } + + if(status == HAL_OK) + { +#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) + /* Set PLLSAI1 clock source */ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source); +#else + /* Set PLLSAI1 clock source and divider M */ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos); +#endif + } + } + + if(status == HAL_OK) + { + /* Disable the PLLSAI1 */ + __HAL_RCC_PLLSAI1_DISABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till PLLSAI1 is ready to be updated */ + while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U) + { + if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE) + { + status = HAL_TIMEOUT; + break; + } + } + + if(status == HAL_OK) + { + if(Divider == DIVIDER_P_UPDATE) + { + assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P)); +#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) + + /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/ +#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT) + MODIFY_REG(RCC->PLLSAI1CFGR, + RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV | RCC_PLLSAI1CFGR_PLLSAI1M, + (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) | + (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos) | + ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos)); +#else + MODIFY_REG(RCC->PLLSAI1CFGR, + RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1P | RCC_PLLSAI1CFGR_PLLSAI1M, + (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) | + ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos) | + ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos)); +#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */ + +#else + /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/ +#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT) + MODIFY_REG(RCC->PLLSAI1CFGR, + RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV, + (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) | + (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos)); +#else + MODIFY_REG(RCC->PLLSAI1CFGR, + RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1P, + (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) | + ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos)); +#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */ + +#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */ + } + else if(Divider == DIVIDER_Q_UPDATE) + { + assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q)); +#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) + /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/ + MODIFY_REG(RCC->PLLSAI1CFGR, + RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1Q | RCC_PLLSAI1CFGR_PLLSAI1M, + (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) | + (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) | + ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos)); +#else + /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/ + MODIFY_REG(RCC->PLLSAI1CFGR, + RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1Q, + (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) | + (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos)); +#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */ + } + else + { + assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R)); +#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) + /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/ + MODIFY_REG(RCC->PLLSAI1CFGR, + RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1R | RCC_PLLSAI1CFGR_PLLSAI1M, + (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) | + (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) | + ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos)); +#else + /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/ + MODIFY_REG(RCC->PLLSAI1CFGR, + RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1R, + (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) | + (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos)); +#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */ + } + + /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/ + __HAL_RCC_PLLSAI1_ENABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till PLLSAI1 is ready */ + while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U) + { + if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE) + { + status = HAL_TIMEOUT; + break; + } + } + + if(status == HAL_OK) + { + /* Configure the PLLSAI1 Clock output(s) */ + __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut); + } + } + } + + return status; +} + +#endif /* RCC_PLLSAI1_SUPPORT */ + +#if defined(RCC_PLLSAI2_SUPPORT) + +/** + * @brief Configure the parameters N & P & optionally M of PLLSAI2 and enable PLLSAI2 output clock(s). + * @param PllSai2 pointer to an RCC_PLLSAI2InitTypeDef structure that + * contains the configuration parameters N & P & optionally M as well as PLLSAI2 output clock(s) + * @param Divider divider parameter to be updated + * + * @note PLLSAI2 is temporary disable to apply new parameters + * + * @retval HAL status + */ +static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider) +{ + uint32_t tickstart; + HAL_StatusTypeDef status = HAL_OK; + + /* check for PLLSAI2 Parameters used to output PLLSAI2CLK */ + /* P, Q and R dividers are verified in each specific divider case below */ + assert_param(IS_RCC_PLLSAI2SOURCE(PllSai2->PLLSAI2Source)); + assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M)); + assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N)); + assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut)); + + /* Check that PLLSAI2 clock source and divider M can be applied */ + if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE) + { + /* PLL clock source and divider M already set, check that no request for change */ + if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source) + || + (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE) +#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT) + || + (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M) +#endif + ) + { + status = HAL_ERROR; + } + } + else + { + /* Check PLLSAI2 clock source availability */ + switch(PllSai2->PLLSAI2Source) + { + case RCC_PLLSOURCE_MSI: + if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY)) + { + status = HAL_ERROR; + } + break; + case RCC_PLLSOURCE_HSI: + if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY)) + { + status = HAL_ERROR; + } + break; + case RCC_PLLSOURCE_HSE: + if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY)) + { + if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP)) + { + status = HAL_ERROR; + } + } + break; + default: + status = HAL_ERROR; + break; + } + + if(status == HAL_OK) + { +#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT) + /* Set PLLSAI2 clock source */ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source); +#else + /* Set PLLSAI2 clock source and divider M */ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos); +#endif + } + } + + if(status == HAL_OK) + { + /* Disable the PLLSAI2 */ + __HAL_RCC_PLLSAI2_DISABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till PLLSAI2 is ready to be updated */ + while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U) + { + if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE) + { + status = HAL_TIMEOUT; + break; + } + } + + if(status == HAL_OK) + { + if(Divider == DIVIDER_P_UPDATE) + { + assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P)); +#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT) + + /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/ +#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT) + MODIFY_REG(RCC->PLLSAI2CFGR, + RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV | RCC_PLLSAI2CFGR_PLLSAI2M, + (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) | + (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos) | + ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos)); +#else + MODIFY_REG(RCC->PLLSAI2CFGR, + RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2P | RCC_PLLSAI2CFGR_PLLSAI2M, + (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) | + ((PllSai2->PLLSAI2P >> 4U) << RCC_PLLSAI2CFGR_PLLSAI2P_Pos) | + ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos)); +#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */ + +#else + /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/ +#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT) + MODIFY_REG(RCC->PLLSAI2CFGR, + RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV, + (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) | + (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos)); +#else + MODIFY_REG(RCC->PLLSAI2CFGR, + RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2P, + (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) | + ((PllSai2->PLLSAI2P >> 4U) << RCC_PLLSAI2CFGR_PLLSAI2P_Pos)); +#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */ + +#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */ + } +#if defined(RCC_PLLSAI2Q_DIV_SUPPORT) + else if(Divider == DIVIDER_Q_UPDATE) + { + assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q)); +#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT) + /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/ + MODIFY_REG(RCC->PLLSAI2CFGR, + RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2Q | RCC_PLLSAI2CFGR_PLLSAI2M, + (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) | + (((PllSai2->PLLSAI2Q >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2Q_Pos) | + ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos)); +#else + /* Configure the PLLSAI2 Division factor Q and Multiplication factor N*/ + MODIFY_REG(RCC->PLLSAI2CFGR, + RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2Q, + (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) | + (((PllSai2->PLLSAI2Q >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2Q_Pos)); +#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */ + } +#endif /* RCC_PLLSAI2Q_DIV_SUPPORT */ + else + { + assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R)); +#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT) + /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/ + MODIFY_REG(RCC->PLLSAI2CFGR, + RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2R | RCC_PLLSAI2CFGR_PLLSAI2M, + (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) | + (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) | + ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos)); +#else + /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/ + MODIFY_REG(RCC->PLLSAI2CFGR, + RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2R, + (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) | + (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos)); +#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */ + } + + /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/ + __HAL_RCC_PLLSAI2_ENABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till PLLSAI2 is ready */ + while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U) + { + if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE) + { + status = HAL_TIMEOUT; + break; + } + } + + if(status == HAL_OK) + { + /* Configure the PLLSAI2 Clock output(s) */ + __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut); + } + } + } + + return status; +} + +#endif /* RCC_PLLSAI2_SUPPORT */ + +#if defined(SAI1) + +static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency) +{ + uint32_t frequency = 0U; + uint32_t srcclk = 0U; + uint32_t pllvco, plln; /* no init needed */ +#if defined(RCC_PLLP_SUPPORT) + uint32_t pllp = 0U; +#endif /* RCC_PLLP_SUPPORT */ + + /* Handle SAIs */ + if(PeriphClk == RCC_PERIPHCLK_SAI1) + { + srcclk = __HAL_RCC_GET_SAI1_SOURCE(); + if(srcclk == RCC_SAI1CLKSOURCE_PIN) + { + frequency = EXTERNAL_SAI1_CLOCK_VALUE; + } + /* Else, PLL clock output to check below */ + } +#if defined(SAI2) + else + { + if(PeriphClk == RCC_PERIPHCLK_SAI2) + { + srcclk = __HAL_RCC_GET_SAI2_SOURCE(); + if(srcclk == RCC_SAI2CLKSOURCE_PIN) + { + frequency = EXTERNAL_SAI2_CLOCK_VALUE; + } + /* Else, PLL clock output to check below */ + } + } +#endif /* SAI2 */ + + if(frequency == 0U) + { + pllvco = InputFrequency; + +#if defined(SAI2) + if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL)) + { + if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U)) + { + /* f(PLL Source) / PLLM */ + pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U)); + /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */ + plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos; +#if defined(RCC_PLLP_DIV_2_31_SUPPORT) + pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos; +#endif + if(pllp == 0U) + { + if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U) + { + pllp = 17U; + } + else + { + pllp = 7U; + } + } + frequency = (pllvco * plln) / pllp; + } + } + else if(srcclk == 0U) /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */ + { + if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U)) + { +#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) + /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */ + /* f(PLLSAI1 Source) / PLLSAI1M */ + pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U)); +#else + /* f(PLL Source) / PLLM */ + pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U)); +#endif + /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */ + plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos; +#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT) + pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos; +#endif + if(pllp == 0U) + { + if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U) + { + pllp = 17U; + } + else + { + pllp = 7U; + } + } + frequency = (pllvco * plln) / pllp; + } + } +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) + else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI)) + { + if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) + { + frequency = HSI_VALUE; + } + } +#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ + +#else + if(srcclk == RCC_SAI1CLKSOURCE_PLL) + { + if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI2CLK) != 0U)) + { + /* f(PLL Source) / PLLM */ + pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U)); + /* f(PLLSAI2CLK) = f(VCO input) * PLLN / PLLP */ + plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos; +#if defined(RCC_PLLP_DIV_2_31_SUPPORT) + pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos; +#endif + if(pllp == 0U) + { + if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U) + { + pllp = 17U; + } + else + { + pllp = 7U; + } + } + frequency = (pllvco * plln) / pllp; + } + else if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) + { + /* HSI automatically selected as clock source if PLLs not enabled */ + frequency = HSI_VALUE; + } + else + { + /* No clock source, frequency default init at 0 */ + } + } + else if(srcclk == RCC_SAI1CLKSOURCE_PLLSAI1) + { + if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U)) + { +#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) + /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */ + /* f(PLLSAI1 Source) / PLLSAI1M */ + pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U)); +#else + /* f(PLL Source) / PLLM */ + pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U)); +#endif + /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */ + plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos; +#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT) + pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos; +#endif + if(pllp == 0U) + { + if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U) + { + pllp = 17U; + } + else + { + pllp = 7U; + } + } + frequency = (pllvco * plln) / pllp; + } + else if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) + { + /* HSI automatically selected as clock source if PLLs not enabled */ + frequency = HSI_VALUE; + } + else + { + /* No clock source, frequency default init at 0 */ + } + } +#endif /* SAI2 */ + +#if defined(RCC_PLLSAI2_SUPPORT) + + else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2)) + { + if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U)) + { +#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT) + /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */ + /* f(PLLSAI2 Source) / PLLSAI2M */ + pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U)); +#else + /* f(PLL Source) / PLLM */ + pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U)); +#endif + /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */ + plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos; +#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT) + pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos; +#endif + if(pllp == 0U) + { + if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U) + { + pllp = 17U; + } + else + { + pllp = 7U; + } + } + frequency = (pllvco * plln) / pllp; + } + } + +#endif /* RCC_PLLSAI2_SUPPORT */ + + else + { + /* No clock source, frequency default init at 0 */ + } + } + + + return frequency; +} + +#endif /* SAI1 */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* HAL_RCC_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ + diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc.c b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc.c new file mode 100644 index 0000000..2fc1ff9 --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc.c @@ -0,0 +1,2630 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_rtc.c + * @author MCD Application Team + * @brief RTC HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the Real-Time Clock (RTC) peripheral: + * + Initialization/de-initialization functions + * + Calendar (Time and Date) configuration + * + Alarms (Alarm A and Alarm B) configuration + * + WakeUp Timer configuration + * + TimeStamp configuration + * + Tampers configuration + * + Backup Data Registers configuration + * + RTC Tamper and TimeStamp Pins Selection + * + Interrupts and flags management + * + @verbatim + =============================================================================== + ##### RTC Operating Condition ##### + =============================================================================== + [..] The real-time clock (RTC) and the RTC backup registers can be powered + from the VBAT voltage when the main VDD supply is powered off. + To retain the content of the RTC backup registers and supply the RTC + when VDD is turned off, VBAT pin can be connected to an optional + standby voltage supplied by a battery or by another source. + + ##### Backup Domain Reset ##### + =============================================================================== + [..] The backup domain reset sets all RTC registers and the RCC_BDCR register + to their reset values. + A backup domain reset is generated when one of the following events occurs: + (#) Software reset, triggered by setting the BDRST bit in the + RCC Backup domain control register (RCC_BDCR). + (#) VDD or VBAT power on, if both supplies have previously been powered off. + (#) Tamper detection event resets all data backup registers. + + ##### Backup Domain Access ##### + ================================================================== + [..] After reset, the backup domain (RTC registers and RTC backup data registers) + is protected against possible unwanted write accesses. + [..] To enable access to the RTC Domain and RTC registers, proceed as follows: + (+) Enable the Power Controller (PWR) APB1 interface clock using the + __HAL_RCC_PWR_CLK_ENABLE() function. + (+) Enable access to RTC domain using the HAL_PWR_EnableBkUpAccess() function. + (+) Select the RTC clock source using the __HAL_RCC_RTC_CONFIG() function. + (+) Enable RTC Clock using the __HAL_RCC_RTC_ENABLE() function. + + [..] To enable access to the RTC Domain and RTC registers, proceed as follows: + (#) Call the function HAL_RCCEx_PeriphCLKConfig with RCC_PERIPHCLK_RTC for + PeriphClockSelection and select RTCClockSelection (LSE, LSI or HSEdiv32) + (#) Enable RTC Clock using the __HAL_RCC_RTC_ENABLE() macro. + + ##### How to use RTC Driver ##### + =================================================================== + [..] + (+) Enable the RTC domain access (see description in the section above). + (+) Configure the RTC Prescaler (Asynchronous and Synchronous) and RTC hour + format using the HAL_RTC_Init() function. + + *** Time and Date configuration *** + =================================== + [..] + (+) To configure the RTC Calendar (Time and Date) use the HAL_RTC_SetTime() + and HAL_RTC_SetDate() functions. + (+) To read the RTC Calendar, use the HAL_RTC_GetTime() and HAL_RTC_GetDate() functions. + + *** Alarm configuration *** + =========================== + [..] + (+) To configure the RTC Alarm use the HAL_RTC_SetAlarm() function. + You can also configure the RTC Alarm with interrupt mode using the + HAL_RTC_SetAlarm_IT() function. + (+) To read the RTC Alarm, use the HAL_RTC_GetAlarm() function. + + ##### RTC and low power modes ##### + ================================================================== + [..] The MCU can be woken up from a low power mode by an RTC alternate + function. + [..] The RTC alternate functions are the RTC alarms (Alarm A and Alarm B), + RTC wakeup, RTC tamper event detection and RTC time stamp event detection. + These RTC alternate functions can wake up the system from the Stop and + Standby low power modes. + [..] The system can also wake up from low power modes without depending + on an external interrupt (Auto-wakeup mode), by using the RTC alarm + or the RTC wakeup events. + [..] The RTC provides a programmable time base for waking up from the + Stop or Standby mode at regular intervals. + Wakeup from STOP and STANDBY modes is possible only when the RTC clock source + is LSE or LSI. + + *** Callback registration *** + ============================================= + + [..] + When The compilation define USE_HAL_RTC_REGISTER_CALLBACKS is set to 0 or + not defined, the callback registration feature is not available and all callbacks + are set to the corresponding weak functions. This is the recommended configuration + in order to optimize memory/code consumption footprint/performances. + + [..] + The compilation define USE_RTC_REGISTER_CALLBACKS when set to 1 + allows the user to configure dynamically the driver callbacks. + Use Function @ref HAL_RTC_RegisterCallback() to register an interrupt callback. + + [..] + Function @ref HAL_RTC_RegisterCallback() allows to register following callbacks: + (+) AlarmAEventCallback : RTC Alarm A Event callback. + (+) AlarmBEventCallback : RTC Alarm B Event callback. + (+) TimeStampEventCallback : RTC TimeStamp Event callback. + (+) WakeUpTimerEventCallback : RTC WakeUpTimer Event callback. +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) + (+) SSRUEventCallback : RTC SSRU Event callback. +#endif + (+) Tamper1EventCallback : RTC Tamper 1 Event callback. + (+) Tamper2EventCallback : RTC Tamper 2 Event callback. + (+) Tamper3EventCallback : RTC Tamper 3 Event callback. + (+) MspInitCallback : RTC MspInit callback. + (+) MspDeInitCallback : RTC MspDeInit callback. + This function takes as parameters the HAL peripheral handle, the Callback ID + and a pointer to the user callback function. + + [..] + Use function @ref HAL_RTC_UnRegisterCallback() to reset a callback to the default + weak function. + @ref HAL_RTC_UnRegisterCallback() takes as parameters the HAL peripheral handle, + and the Callback ID. + This function allows to reset following callbacks: + (+) AlarmAEventCallback : RTC Alarm A Event callback. + (+) AlarmBEventCallback : RTC Alarm B Event callback. + (+) TimeStampEventCallback : RTC TimeStamp Event callback. + (+) WakeUpTimerEventCallback : RTC WakeUpTimer Event callback. +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) + (+) SSRUEventCallback : RTC SSRU Event callback. +#endif + (+) Tamper1EventCallback : RTC Tamper 1 Event callback. + (+) Tamper2EventCallback : RTC Tamper 2 Event callback. + (+) Tamper3EventCallback : RTC Tamper 3 Event callback. + (+) MspInitCallback : RTC MspInit callback. + (+) MspDeInitCallback : RTC MspDeInit callback. + + [..] + By default, after the @ref HAL_RTC_Init() and when the state is HAL_RTC_STATE_RESET, + all callbacks are set to the corresponding weak functions : + examples @ref AlarmAEventCallback(), @ref TimeStampEventCallback(). + Exception done for MspInit and MspDeInit callbacks that are reset to the legacy weak function + in the @ref HAL_RTC_Init()/@ref HAL_RTC_DeInit() only when these callbacks are null + (not registered beforehand). + If not, MspInit or MspDeInit are not null, @ref HAL_RTC_Init()/@ref HAL_RTC_DeInit() + keep and use the user MspInit/MspDeInit callbacks (registered beforehand) + + [..] + Callbacks can be registered/unregistered in HAL_RTC_STATE_READY state only. + Exception done MspInit/MspDeInit that can be registered/unregistered + in HAL_RTC_STATE_READY or HAL_RTC_STATE_RESET state, + thus registered (user) MspInit/DeInit callbacks can be used during the Init/DeInit. + In that case first register the MspInit/MspDeInit user callbacks + using @ref HAL_RTC_RegisterCallback() before calling @ref HAL_RTC_DeInit() + or @ref HAL_RTC_Init() function. + + [..] + When The compilation define USE_HAL_RTC_REGISTER_CALLBACKS is set to 0 or + not defined, the callback registration feature is not available and all callbacks + are set to the corresponding weak functions. + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal.h" + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + + +/** @addtogroup RTC + * @brief RTC HAL module driver + * @{ + */ + +#ifdef HAL_RTC_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/** @addtogroup RTC_Exported_Functions + * @{ + */ + +/** @addtogroup RTC_Exported_Functions_Group1 + * @brief Initialization and Configuration functions + * +@verbatim + =============================================================================== + ##### Initialization and de-initialization functions ##### + =============================================================================== + [..] This section provides functions allowing to initialize and configure the + RTC Prescaler (Synchronous and Asynchronous), RTC Hour format, disable + RTC registers Write protection, enter and exit the RTC initialization mode, + RTC registers synchronization check and reference clock detection enable. + (#) The RTC Prescaler is programmed to generate the RTC 1Hz time base. + It is split into 2 programmable prescalers to minimize power consumption. + (++) A 7-bit asynchronous prescaler and a 15-bit synchronous prescaler. + (++) When both prescalers are used, it is recommended to configure the + asynchronous prescaler to a high value to minimize power consumption. + (#) All RTC registers are Write protected. Writing to the RTC registers + is enabled by writing a key into the Write Protection register, RTC_WPR. + (#) To configure the RTC Calendar, user application should enter + initialization mode. In this mode, the calendar counter is stopped + and its value can be updated. When the initialization sequence is + complete, the calendar restarts counting after 4 RTCCLK cycles. + (#) To read the calendar through the shadow registers after Calendar + initialization, calendar update or after wakeup from low power modes + the software must first clear the RSF flag. The software must then + wait until it is set again before reading the calendar, which means + that the calendar registers have been correctly copied into the + RTC_TR and RTC_DR shadow registers.The HAL_RTC_WaitForSynchro() function + implements the above software sequence (RSF clear and RSF check). + +@endverbatim + * @{ + */ + +/** + * @brief Initialize the RTC peripheral + * @param hrtc RTC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc) +{ + HAL_StatusTypeDef status = HAL_ERROR; + + /* Check the RTC peripheral state */ + if (hrtc != NULL) + { + /* Check the parameters */ + assert_param(IS_RTC_ALL_INSTANCE(hrtc->Instance)); + assert_param(IS_RTC_HOUR_FORMAT(hrtc->Init.HourFormat)); + assert_param(IS_RTC_ASYNCH_PREDIV(hrtc->Init.AsynchPrediv)); + assert_param(IS_RTC_SYNCH_PREDIV(hrtc->Init.SynchPrediv)); + assert_param(IS_RTC_OUTPUT(hrtc->Init.OutPut)); + assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap)); + assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity)); + assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType)); +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) + assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp)); +#endif + +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) + assert_param(IS_RTC_BINARY_MODE(hrtc->Init.BinMode)); + assert_param(IS_RTC_BINARY_MIX_BCDU(hrtc->Init.BinMixBcdU)); +#endif + +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) + if (hrtc->State == HAL_RTC_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + hrtc->Lock = HAL_UNLOCKED; + hrtc->AlarmAEventCallback = HAL_RTC_AlarmAEventCallback; /* Legacy weak AlarmAEventCallback */ + hrtc->AlarmBEventCallback = HAL_RTCEx_AlarmBEventCallback; /* Legacy weak AlarmBEventCallback */ + hrtc->TimeStampEventCallback = HAL_RTCEx_TimeStampEventCallback; /* Legacy weak TimeStampEventCallback */ + hrtc->WakeUpTimerEventCallback = HAL_RTCEx_WakeUpTimerEventCallback; /* Legacy weak WakeUpTimerEventCallback */ +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) + hrtc->SSRUEventCallback = HAL_RTCEx_SSRUEventCallback; /* Legacy weak SSRUEventCallback */ +#endif + +#if defined(RTC_TAMPER1_SUPPORT) + hrtc->Tamper1EventCallback = HAL_RTCEx_Tamper1EventCallback; /* Legacy weak Tamper1EventCallback */ +#endif /* RTC_TAMPER1_SUPPORT */ + hrtc->Tamper2EventCallback = HAL_RTCEx_Tamper2EventCallback; /* Legacy weak Tamper2EventCallback */ +#if defined(RTC_TAMPER3_SUPPORT) + hrtc->Tamper3EventCallback = HAL_RTCEx_Tamper3EventCallback; /* Legacy weak Tamper3EventCallback */ +#endif /* RTC_TAMPER3_SUPPORT */ + + if (hrtc->MspInitCallback == NULL) + { + hrtc->MspInitCallback = HAL_RTC_MspInit; + } + /* Init the low level hardware */ + hrtc->MspInitCallback(hrtc); + + if (hrtc->MspDeInitCallback == NULL) + { + hrtc->MspDeInitCallback = HAL_RTC_MspDeInit; + } + } +#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */ + if (hrtc->State == HAL_RTC_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + hrtc->Lock = HAL_UNLOCKED; + + /* Initialize RTC MSP */ + HAL_RTC_MspInit(hrtc); + } +#endif /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */ + +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) + /* Process TAMP ip offset from RTC one */ + hrtc->TampOffset = (TAMP_BASE - RTC_BASE); +#endif + /* Set RTC state */ + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Enter Initialization mode */ + status = RTC_EnterInitMode(hrtc); + + if (status == HAL_OK) + { +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) + /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */ + hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE); +#else + /* Clear RTC_CR FMT, OSEL and POL Bits */ + hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL); +#endif + /* Set RTC_CR register */ + hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity); + + /* Configure the RTC PRER */ + hrtc->Instance->PRER = (hrtc->Init.SynchPrediv); + hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos); + +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) + /* Configure the Binary mode */ + MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU); +#endif + + /* Exit Initialization mode */ + status = RTC_ExitInitMode(hrtc); + + if (status == HAL_OK) + { +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) + hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN); + hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap); +#else + hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP); + hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap); +#endif + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_READY; + } + } + } + + return status; +} + +/** + * @brief DeInitialize the RTC peripheral. + * @note This function does not reset the RTC Backup Data registers. + * @param hrtc RTC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTC_DeInit(RTC_HandleTypeDef *hrtc) +{ + HAL_StatusTypeDef status = HAL_ERROR; + + /* Check the RTC peripheral state */ + if (hrtc != NULL) + { + /* Check the parameters */ + assert_param(IS_RTC_ALL_INSTANCE(hrtc->Instance)); + + /* Set RTC state */ + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Enter Initialization mode */ + status = RTC_EnterInitMode(hrtc); + + if (status == HAL_OK) + { + /* Reset all RTC CR register bits */ + hrtc->Instance->TR = 0x00000000U; + hrtc->Instance->DR = ((uint32_t)(RTC_DR_WDU_0 | RTC_DR_MU_0 | RTC_DR_DU_0)); + hrtc->Instance->CR &= 0x00000000U; + + hrtc->Instance->WUTR = RTC_WUTR_WUT; + hrtc->Instance->PRER = ((uint32_t)(RTC_PRER_PREDIV_A | 0x000000FFU)); + hrtc->Instance->ALRMAR = 0x00000000U; + hrtc->Instance->ALRMBR = 0x00000000U; + hrtc->Instance->SHIFTR = 0x00000000U; + hrtc->Instance->CALR = 0x00000000U; + hrtc->Instance->ALRMASSR = 0x00000000U; + hrtc->Instance->ALRMBSSR = 0x00000000U; + + /* Exit initialization mode */ + status = RTC_ExitInitMode(hrtc); + + + if (status == HAL_OK) + { +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) + /* Reset TAMP registers */ + ((TAMP_TypeDef *)((uint32_t)hrtc->Instance + hrtc->TampOffset))->CR1 = 0xFFFF0000U; + ((TAMP_TypeDef *)((uint32_t)hrtc->Instance + hrtc->TampOffset))->CR2 = 0x00000000U; +#else + /* Reset Tamper configuration register */ + hrtc->Instance->TAMPCR = 0x00000000U; + + /* Reset Option register */ + hrtc->Instance->OR = 0x00000000U; +#endif + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) + if (hrtc->MspDeInitCallback == NULL) + { + hrtc->MspDeInitCallback = HAL_RTC_MspDeInit; + } + + /* DeInit the low level hardware: CLOCK, NVIC.*/ + hrtc->MspDeInitCallback(hrtc); +#else + /* De-Initialize RTC MSP */ + HAL_RTC_MspDeInit(hrtc); +#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */ + + hrtc->State = HAL_RTC_STATE_RESET; + + /* Release Lock */ + __HAL_UNLOCK(hrtc); + } + } + } + + return status; +} + +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) +/** + * @brief Register a User RTC Callback + * To be used instead of the weak predefined callback + * @param hrtc RTC handle + * @param CallbackID ID of the callback to be registered + * This parameter can be one of the following values: + * @arg @ref HAL_RTC_ALARM_A_EVENT_CB_ID Alarm A Event Callback ID + * @arg @ref HAL_RTC_ALARM_B_EVENT_CB_ID Alarm B Event Callback ID + * @arg @ref HAL_RTC_TIMESTAMP_EVENT_CB_ID TimeStamp Event Callback ID + * @arg @ref HAL_RTC_WAKEUPTIMER_EVENT_CB_ID WakeUp Timer Event Callback ID + * @arg @ref HAL_RTC_TAMPER1_EVENT_CB_ID Tamper 1 Callback ID + * @arg @ref HAL_RTC_TAMPER2_EVENT_CB_ID Tamper 2 Callback ID + * @arg @ref HAL_RTC_TAMPER3_EVENT_CB_ID Tamper 3 Callback ID + * @arg @ref HAL_RTC_MSPINIT_CB_ID Msp Init callback ID + * @arg @ref HAL_RTC_MSPDEINIT_CB_ID Msp DeInit callback ID + * @param pCallback pointer to the Callback function + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTC_RegisterCallback(RTC_HandleTypeDef *hrtc, HAL_RTC_CallbackIDTypeDef CallbackID, pRTC_CallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (pCallback == NULL) + { + return HAL_ERROR; + } + + /* Process locked */ + __HAL_LOCK(hrtc); + + if (HAL_RTC_STATE_READY == hrtc->State) + { + switch (CallbackID) + { + case HAL_RTC_ALARM_A_EVENT_CB_ID : + hrtc->AlarmAEventCallback = pCallback; + break; + + case HAL_RTC_ALARM_B_EVENT_CB_ID : + hrtc->AlarmBEventCallback = pCallback; + break; + + case HAL_RTC_TIMESTAMP_EVENT_CB_ID : + hrtc->TimeStampEventCallback = pCallback; + break; + + case HAL_RTC_WAKEUPTIMER_EVENT_CB_ID : + hrtc->WakeUpTimerEventCallback = pCallback; + break; + +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) + case HAL_RTC_SSRU_EVENT_CB_ID : + hrtc->SSRUEventCallback = pCallback; + break; +#endif + +#if defined(RTC_TAMPER1_SUPPORT) + case HAL_RTC_TAMPER1_EVENT_CB_ID : + hrtc->Tamper1EventCallback = pCallback; + break; +#endif /* RTC_TAMPER1_SUPPORT */ + + case HAL_RTC_TAMPER2_EVENT_CB_ID : + hrtc->Tamper2EventCallback = pCallback; + break; + +#if defined(RTC_TAMPER3_SUPPORT) + case HAL_RTC_TAMPER3_EVENT_CB_ID : + hrtc->Tamper3EventCallback = pCallback; + break; +#endif /* RTC_TAMPER3_SUPPORT */ + + case HAL_RTC_MSPINIT_CB_ID : + hrtc->MspInitCallback = pCallback; + break; + + case HAL_RTC_MSPDEINIT_CB_ID : + hrtc->MspDeInitCallback = pCallback; + break; + + default : + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (HAL_RTC_STATE_RESET == hrtc->State) + { + switch (CallbackID) + { + case HAL_RTC_MSPINIT_CB_ID : + hrtc->MspInitCallback = pCallback; + break; + + case HAL_RTC_MSPDEINIT_CB_ID : + hrtc->MspDeInitCallback = pCallback; + break; + + default : + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hrtc); + + return status; +} + +/** + * @brief Unregister an RTC Callback + * RTC callback is redirected to the weak predefined callback + * @param hrtc RTC handle + * @param CallbackID ID of the callback to be unregistered + * This parameter can be one of the following values: + * @arg @ref HAL_RTC_ALARM_A_EVENT_CB_ID Alarm A Event Callback ID + * @arg @ref HAL_RTC_ALARM_B_EVENT_CB_ID Alarm B Event Callback ID + * @arg @ref HAL_RTC_TIMESTAMP_EVENT_CB_ID TimeStamp Event Callback ID +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) + * @arg @ref HAL_RTC_SSRU_EVENT_CB_ID SSRU Callback ID +#endif + * @arg @ref HAL_RTC_WAKEUPTIMER_EVENT_CB_ID WakeUp Timer Event Callback ID + * @arg @ref HAL_RTC_TAMPER1_EVENT_CB_ID Tamper 1 Callback ID + * @arg @ref HAL_RTC_TAMPER2_EVENT_CB_ID Tamper 2 Callback ID + * @arg @ref HAL_RTC_TAMPER3_EVENT_CB_ID Tamper 3 Callback ID + * @arg @ref HAL_RTC_MSPINIT_CB_ID Msp Init callback ID + * @arg @ref HAL_RTC_MSPDEINIT_CB_ID Msp DeInit callback ID + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTC_UnRegisterCallback(RTC_HandleTypeDef *hrtc, HAL_RTC_CallbackIDTypeDef CallbackID) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(hrtc); + + if (HAL_RTC_STATE_READY == hrtc->State) + { + switch (CallbackID) + { + case HAL_RTC_ALARM_A_EVENT_CB_ID : + hrtc->AlarmAEventCallback = HAL_RTC_AlarmAEventCallback; /* Legacy weak AlarmAEventCallback */ + break; + + case HAL_RTC_ALARM_B_EVENT_CB_ID : + hrtc->AlarmBEventCallback = HAL_RTCEx_AlarmBEventCallback; /* Legacy weak AlarmBEventCallback */ + break; + + case HAL_RTC_TIMESTAMP_EVENT_CB_ID : + hrtc->TimeStampEventCallback = HAL_RTCEx_TimeStampEventCallback; /* Legacy weak TimeStampEventCallback */ + break; + + case HAL_RTC_WAKEUPTIMER_EVENT_CB_ID : + hrtc->WakeUpTimerEventCallback = HAL_RTCEx_WakeUpTimerEventCallback; /* Legacy weak WakeUpTimerEventCallback */ + break; + +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) + case HAL_RTC_SSRU_EVENT_CB_ID : + hrtc->SSRUEventCallback = HAL_RTCEx_SSRUEventCallback; /* Legacy weak SSRUEventCallback */ + break; +#endif + +#if defined(RTC_TAMPER1_SUPPORT) + case HAL_RTC_TAMPER1_EVENT_CB_ID : + hrtc->Tamper1EventCallback = HAL_RTCEx_Tamper1EventCallback; /* Legacy weak Tamper1EventCallback */ + break; +#endif /* RTC_TAMPER1_SUPPORT */ + + case HAL_RTC_TAMPER2_EVENT_CB_ID : + hrtc->Tamper2EventCallback = HAL_RTCEx_Tamper2EventCallback; /* Legacy weak Tamper2EventCallback */ + break; + +#if defined(RTC_TAMPER3_SUPPORT) + case HAL_RTC_TAMPER3_EVENT_CB_ID : + hrtc->Tamper3EventCallback = HAL_RTCEx_Tamper3EventCallback; /* Legacy weak Tamper3EventCallback */ + break; +#endif /* RTC_TAMPER3_SUPPORT */ + + case HAL_RTC_MSPINIT_CB_ID : + hrtc->MspInitCallback = HAL_RTC_MspInit; + break; + + case HAL_RTC_MSPDEINIT_CB_ID : + hrtc->MspDeInitCallback = HAL_RTC_MspDeInit; + break; + + default : + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (HAL_RTC_STATE_RESET == hrtc->State) + { + switch (CallbackID) + { + case HAL_RTC_MSPINIT_CB_ID : + hrtc->MspInitCallback = HAL_RTC_MspInit; + break; + + case HAL_RTC_MSPDEINIT_CB_ID : + hrtc->MspDeInitCallback = HAL_RTC_MspDeInit; + break; + + default : + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hrtc); + + return status; +} +#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */ + +/** + * @brief Initialize the RTC MSP. + * @param hrtc RTC handle + * @retval None + */ +__weak void HAL_RTC_MspInit(RTC_HandleTypeDef *hrtc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hrtc); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_RTC_MspInit could be implemented in the user file + */ +} + +/** + * @brief DeInitialize the RTC MSP. + * @param hrtc RTC handle + * @retval None + */ +__weak void HAL_RTC_MspDeInit(RTC_HandleTypeDef *hrtc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hrtc); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_RTC_MspDeInit could be implemented in the user file + */ +} + +/** + * @} + */ + +/** @addtogroup RTC_Exported_Functions_Group2 + * @brief RTC Time and Date functions + * +@verbatim + =============================================================================== + ##### RTC Time and Date functions ##### + =============================================================================== + + [..] This section provides functions allowing to configure Time and Date features + +@endverbatim + * @{ + */ + +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) +/** + * @brief Set RTC current time. + * @param hrtc RTC handle + * @param sTime Pointer to Time structure + * if Binary mode is RTC_BINARY_ONLY, this parameter is not used and RTC_SSR will be automatically reset to 0xFFFFFFFF + else sTime->SubSeconds is not used and RTC_SSR will be automatically reset to the A 7-bit async prescaler (RTC_PRER_PREDIV_A) + * @param Format Format of sTime->Hours, sTime->Minutes and sTime->Seconds. + * if Binary mode is RTC_BINARY_ONLY, this parameter is not used + * else this parameter can be one of the following values + * @arg RTC_FORMAT_BIN: Binary format + * @arg RTC_FORMAT_BCD: BCD format + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format) +{ + uint32_t tmpreg; + HAL_StatusTypeDef status; + +#ifdef USE_FULL_ASSERT + /* Check the parameters depending of the Binary mode with 32-bit free-running counter configuration. */ + if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) == RTC_BINARY_NONE) + { + /* Check the parameters */ + assert_param(IS_RTC_FORMAT(Format)); + assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving)); + assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation)); + } +#endif + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Enter Initialization mode */ + status = RTC_EnterInitMode(hrtc); + if (status == HAL_OK) + { + /* Check Binary mode ((32-bit free-running counter) */ + if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY) + { + if (Format == RTC_FORMAT_BIN) + { + if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U) + { + assert_param(IS_RTC_HOUR12(sTime->Hours)); + assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat)); + } + else + { + sTime->TimeFormat = 0x00U; + assert_param(IS_RTC_HOUR24(sTime->Hours)); + } + assert_param(IS_RTC_MINUTES(sTime->Minutes)); + assert_param(IS_RTC_SECONDS(sTime->Seconds)); + + tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \ + ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \ + ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \ + (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos)); + + } + else + { + if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U) + { + assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours))); + assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat)); + } + else + { + sTime->TimeFormat = 0x00U; + assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours))); + } + assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes))); + assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds))); + tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \ + ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \ + ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \ + ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos)); + } + + /* Set the RTC_TR register */ + WRITE_REG(RTC->TR, (tmpreg & RTC_TR_RESERVED_MASK)); + + /* Clear the bits to be configured */ + CLEAR_BIT(RTC->CR, RTC_CR_BKP); + + /* Configure the RTC_CR register */ + SET_BIT(RTC->CR, (sTime->DayLightSaving | sTime->StoreOperation)); + } + } + + /* Exit Initialization mode */ + status = RTC_ExitInitMode(hrtc); + + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + if (status == HAL_OK) + { + hrtc->State = HAL_RTC_STATE_READY; + } + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return status; +} + +/** + * @brief Get RTC current time. + * @note You can use SubSeconds and SecondFraction (sTime structure fields returned) to convert SubSeconds + * value in second fraction ratio with time unit following generic formula: + * Second fraction ratio * time_unit= [(SecondFraction-SubSeconds)/(SecondFraction+1)] * time_unit + * This conversion can be performed only if no shift operation is pending (ie. SHFP=0) when PREDIV_S >= SS + * @note You must call HAL_RTC_GetDate() after HAL_RTC_GetTime() to unlock the values + * in the higher-order calendar shadow registers to ensure consistency between the time and date values. + * Reading RTC current time locks the values in calendar shadow registers until Current date is read + * to ensure consistency between the time and date values. + * @param hrtc RTC handle + * @param sTime + * if Binary mode is RTC_BINARY_ONLY, sTime->SubSeconds only is updated + * else + * Pointer to Time structure with Hours, Minutes and Seconds fields returned +* with input format (BIN or BCD), also SubSeconds field returning the +* RTC_SSR register content and SecondFraction field the Synchronous pre-scaler +* factor to be used for second fraction ratio computation. + * @param Format Format of sTime->Hours, sTime->Minutes and sTime->Seconds. + * if Binary mode is RTC_BINARY_ONLY, this parameter is not used + * else this parameter can be one of the following values: + * @arg RTC_FORMAT_BIN: Binary format + * @arg RTC_FORMAT_BCD: BCD format + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format) +{ + uint32_t tmpreg; + + UNUSED(hrtc); + /* Get subseconds structure field from the corresponding register*/ + sTime->SubSeconds = READ_REG(RTC->SSR); + + if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY) + { + /* Check the parameters */ + assert_param(IS_RTC_FORMAT(Format)); + + /* Get SecondFraction structure field from the corresponding register field*/ + sTime->SecondFraction = (uint32_t)(READ_REG(RTC->PRER) & RTC_PRER_PREDIV_S); + + /* Get the TR register */ + tmpreg = (uint32_t)(READ_REG(RTC->TR) & RTC_TR_RESERVED_MASK); + + /* Fill the structure fields with the read parameters */ + sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos); + sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos); + sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos); + sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos); + + /* Check the input parameters format */ + if (Format == RTC_FORMAT_BIN) + { + /* Convert the time structure parameters to Binary format */ + sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours); + sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes); + sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds); + } + } + + return HAL_OK; +} + +/** + * @brief Set RTC current date. + * @param hrtc RTC handle + * @param sDate Pointer to date structure + * @param Format Format of sDate->Year, sDate->Month and sDate->Weekday. + * This parameter can be one of the following values: + * @arg RTC_FORMAT_BIN: Binary format + * @arg RTC_FORMAT_BCD: BCD format + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format) +{ + uint32_t datetmpreg; + HAL_StatusTypeDef status; + + /* Check the parameters */ + assert_param(IS_RTC_FORMAT(Format)); + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U)) + { + sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU); + } + + assert_param(IS_RTC_WEEKDAY(sDate->WeekDay)); + + if (Format == RTC_FORMAT_BIN) + { + assert_param(IS_RTC_YEAR(sDate->Year)); + assert_param(IS_RTC_MONTH(sDate->Month)); + assert_param(IS_RTC_DATE(sDate->Date)); + + datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \ + ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \ + ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \ + ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos)); + } + else + { + assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year))); + assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month))); + assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date))); + + datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \ + (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \ + (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \ + (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos)); + } + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Enter Initialization mode */ + status = RTC_EnterInitMode(hrtc); + if (status == HAL_OK) + { + /* Set the RTC_DR register */ + WRITE_REG(RTC->DR, (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK)); + + /* Exit Initialization mode */ + status = RTC_ExitInitMode(hrtc); + } + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + if (status == HAL_OK) + { + hrtc->State = HAL_RTC_STATE_READY ; + } + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return status; +} + +/** + * @brief Get RTC current date. + * @note You must call HAL_RTC_GetDate() after HAL_RTC_GetTime() to unlock the values + * in the higher-order calendar shadow registers to ensure consistency between the time and date values. + * Reading RTC current time locks the values in calendar shadow registers until Current date is read. + * @param hrtc RTC handle + * @param sDate Pointer to Date structure + * @param Format Format of sDate->Year, sDate->Month and sDate->Weekday. + * This parameter can be one of the following values: + * @arg RTC_FORMAT_BIN: Binary format + * @arg RTC_FORMAT_BCD: BCD format + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format) +{ + uint32_t datetmpreg; + + UNUSED(hrtc); + /* Check the parameters */ + assert_param(IS_RTC_FORMAT(Format)); + + /* Get the DR register */ + datetmpreg = (uint32_t)(READ_REG(RTC->DR) & RTC_DR_RESERVED_MASK); + + /* Fill the structure fields with the read parameters */ + sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos); + sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos); + sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos); + sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos); + + /* Check the input parameters format */ + if (Format == RTC_FORMAT_BIN) + { + /* Convert the date structure parameters to Binary format */ + sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year); + sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month); + sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date); + } + return HAL_OK; +} + +/** + * @} + */ + +/** @addtogroup RTC_Exported_Functions_Group3 + * @brief RTC Alarm functions + * +@verbatim + =============================================================================== + ##### RTC Alarm functions ##### + =============================================================================== + + [..] This section provides functions allowing to configure Alarm feature + +@endverbatim + * @{ + */ +/** + * @brief Set the specified RTC Alarm. + * @param hrtc RTC handle + * @param sAlarm Pointer to Alarm structure + * if Binary mode is RTC_BINARY_ONLY, 3 fields only are used + * sAlarm->AlarmTime.SubSeconds + * sAlarm->AlarmSubSecondMask + * sAlarm->BinaryAutoClr + * @param Format of the entered parameters. + * if Binary mode is RTC_BINARY_ONLY, this parameter is not used + * else this parameter can be one of the following values + * @arg RTC_FORMAT_BIN: Binary format + * @arg RTC_FORMAT_BCD: BCD format + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format) +{ + uint32_t tmpreg = 0, binaryMode; + + __HAL_LOCK(hrtc); + hrtc->State = HAL_RTC_STATE_BUSY; + +#ifdef USE_FULL_ASSERT + /* Check the parameters depending of the Binary mode (32-bit free-running counter configuration). */ + if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) == RTC_BINARY_NONE) + { + assert_param(IS_RTC_FORMAT(Format)); + assert_param(IS_RTC_ALARM(sAlarm->Alarm)); + assert_param(IS_RTC_ALARM_MASK(sAlarm->AlarmMask)); + assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel)); + assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds)); + assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask)); + } + else if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) == RTC_BINARY_ONLY) + { + assert_param(IS_RTC_ALARM_SUB_SECOND_BINARY_MASK(sAlarm->AlarmSubSecondMask)); + assert_param(IS_RTC_ALARMSUBSECONDBIN_AUTOCLR(sAlarm->BinaryAutoClr)); + } + else /* RTC_BINARY_MIX */ + { + assert_param(IS_RTC_FORMAT(Format)); + assert_param(IS_RTC_ALARM(sAlarm->Alarm)); + assert_param(IS_RTC_ALARM_MASK(sAlarm->AlarmMask)); + assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel)); + /* In Binary Mix Mode, the RTC can not generate an alarm on a match involving all calendar items + the upper SSR bits */ + assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos))); + } +#endif + + /* Get Binary mode (32-bit free-running counter configuration) */ + binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN); + + if (binaryMode != RTC_BINARY_ONLY) + { + if (Format == RTC_FORMAT_BIN) + { + if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U) + { + assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours)); + assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat)); + } + else + { + sAlarm->AlarmTime.TimeFormat = 0x00U; + assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours)); + } + assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes)); + assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds)); + + if (sAlarm->AlarmDateWeekDaySel == RTC_ALARMDATEWEEKDAYSEL_DATE) + { + assert_param(IS_RTC_ALARM_DATE_WEEKDAY_DATE(sAlarm->AlarmDateWeekDay)); + } + else + { + assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay)); + } + tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \ + ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \ + ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \ + ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \ + ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \ + ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \ + ((uint32_t)sAlarm->AlarmMask)); + } + else /* format BCD */ + { + if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U) + { + assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours))); + assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat)); + } + else + { + sAlarm->AlarmTime.TimeFormat = 0x00U; + assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours))); + } + + assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes))); + assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds))); + +#ifdef USE_FULL_ASSERT + if (sAlarm->AlarmDateWeekDaySel == RTC_ALARMDATEWEEKDAYSEL_DATE) + { + assert_param(IS_RTC_ALARM_DATE_WEEKDAY_DATE(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay))); + } + else + { + assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay))); + } + +#endif /* USE_FULL_ASSERT */ + tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \ + ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \ + ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \ + ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \ + ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \ + ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \ + ((uint32_t)sAlarm->AlarmMask)); + } + } + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Configure the Alarm register */ + if (sAlarm->Alarm == RTC_ALARM_A) + { + /* Disable the Alarm A interrupt */ + /* In case of interrupt mode is used, the interrupt source must disabled */ + CLEAR_BIT(RTC->CR, (RTC_CR_ALRAE | RTC_CR_ALRAIE)); + + /* Clear flag alarm A */ + WRITE_REG(RTC->SCR, RTC_SCR_CALRAF); + + if (binaryMode == RTC_BINARY_ONLY) + { + WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr); + } + else + { + WRITE_REG(RTC->ALRMAR, tmpreg); + WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask); + } + + WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds); + + /* Configure the Alarm state: Enable Alarm */ + SET_BIT(RTC->CR, RTC_CR_ALRAE); + } + else + { + /* Disable the Alarm B interrupt */ + /* In case of interrupt mode is used, the interrupt source must disabled */ + CLEAR_BIT(RTC->CR, (RTC_CR_ALRBE | RTC_CR_ALRBIE)); + + /* Clear flag alarm B */ + WRITE_REG(RTC->SCR, RTC_SCR_CALRBF); + + if (binaryMode == RTC_BINARY_ONLY) + { + WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr); + } + else + { + WRITE_REG(RTC->ALRMBR, tmpreg); + WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask); + } + + WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds); + + /* Configure the Alarm state: Enable Alarm */ + SET_BIT(RTC->CR, RTC_CR_ALRBE); + } + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +/** + * @brief Set the specified RTC Alarm with Interrupt. + * @param hrtc RTC handle + * @param sAlarm Pointer to Alarm structure + * if Binary mode is RTC_BINARY_ONLY, 3 fields only are used + * sAlarm->AlarmTime.SubSeconds + * sAlarm->AlarmSubSecondMask + * sAlarm->BinaryAutoClr + * @param Format Specifies the format of the entered parameters. + * if Binary mode is RTC_BINARY_ONLY, this parameter is not used + * else this parameter can be one of the following values + * @arg RTC_FORMAT_BIN: Binary format + * @arg RTC_FORMAT_BCD: BCD format + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format) +{ + uint32_t tmpreg = 0, binaryMode; + + /* Process Locked */ + __HAL_LOCK(hrtc); + hrtc->State = HAL_RTC_STATE_BUSY; + +#ifdef USE_FULL_ASSERT + /* Check the parameters depending of the Binary mode (32-bit free-running counter configuration). */ + if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) == RTC_BINARY_NONE) + { + assert_param(IS_RTC_FORMAT(Format)); + assert_param(IS_RTC_ALARM(sAlarm->Alarm)); + assert_param(IS_RTC_ALARM_MASK(sAlarm->AlarmMask)); + assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel)); + assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds)); + assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask)); + } + else if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) == RTC_BINARY_ONLY) + { + assert_param(IS_RTC_ALARM_SUB_SECOND_BINARY_MASK(sAlarm->AlarmSubSecondMask)); + assert_param(IS_RTC_ALARMSUBSECONDBIN_AUTOCLR(sAlarm->BinaryAutoClr)); + } + else /* RTC_BINARY_MIX */ + { + assert_param(IS_RTC_FORMAT(Format)); + assert_param(IS_RTC_ALARM(sAlarm->Alarm)); + assert_param(IS_RTC_ALARM_MASK(sAlarm->AlarmMask)); + assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel)); + /* In Binary Mix Mode, the RTC can not generate an alarm on a match involving all calendar items + the upper SSR bits */ + assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos))); + } +#endif + + /* Get Binary mode (32-bit free-running counter configuration) */ + binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN); + + if (binaryMode != RTC_BINARY_ONLY) + { + if (Format == RTC_FORMAT_BIN) + { + if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U) + { + assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours)); + assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat)); + } + else + { + sAlarm->AlarmTime.TimeFormat = 0x00U; + assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours)); + } + assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes)); + assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds)); + + if (sAlarm->AlarmDateWeekDaySel == RTC_ALARMDATEWEEKDAYSEL_DATE) + { + assert_param(IS_RTC_ALARM_DATE_WEEKDAY_DATE(sAlarm->AlarmDateWeekDay)); + } + else + { + assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay)); + } + tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \ + ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \ + ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \ + ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \ + ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \ + ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \ + ((uint32_t)sAlarm->AlarmMask)); + } + else /* Format BCD */ + { + if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U) + { + assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours))); + assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat)); + } + else + { + sAlarm->AlarmTime.TimeFormat = 0x00U; + assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours))); + } + + assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes))); + assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds))); + +#ifdef USE_FULL_ASSERT + if (sAlarm->AlarmDateWeekDaySel == RTC_ALARMDATEWEEKDAYSEL_DATE) + { + assert_param(IS_RTC_ALARM_DATE_WEEKDAY_DATE(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay))); + } + else + { + assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay))); + } + +#endif /* USE_FULL_ASSERT */ + tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \ + ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \ + ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \ + ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \ + ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \ + ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \ + ((uint32_t)sAlarm->AlarmMask)); + + } + } + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Configure the Alarm register */ + if (sAlarm->Alarm == RTC_ALARM_A) + { + /* Disable the Alarm A interrupt */ + CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE); + /* Clear flag alarm A */ + WRITE_REG(RTC->SCR, RTC_SCR_CALRAF); + + if (binaryMode == RTC_BINARY_ONLY) + { + RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr; + } + else + { + WRITE_REG(RTC->ALRMAR, tmpreg); + WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask); + } + + WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds); + + /* Configure the Alarm interrupt */ + SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE); + } + else + { + /* Disable the Alarm B interrupt */ + CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE); + /* Clear flag alarm B */ + WRITE_REG(RTC->SCR, RTC_SCR_CALRBF); + + if (binaryMode == RTC_BINARY_ONLY) + { + WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr); + } + else + { + WRITE_REG(RTC->ALRMBR, tmpreg); + WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask); + } + + WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds); + + /* Configure the Alarm interrupt */ + SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE); + } + + /* RTC Alarm Interrupt Configuration: EXTI configuration */ + __HAL_RTC_ALARM_EXTI_ENABLE_IT(); + __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE(); + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +#else /* #if defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ + +/** + * @brief Set RTC current time. + * @param hrtc RTC handle + * @param sTime Pointer to Time structure + * @param Format Specifies the format of the entered parameters. + * This parameter can be one of the following values: + * @arg RTC_FORMAT_BIN: Binary data format + * @arg RTC_FORMAT_BCD: BCD data format + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format) +{ + uint32_t tmpreg; + HAL_StatusTypeDef status; + + /* Check the parameters */ + assert_param(IS_RTC_FORMAT(Format)); + assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving)); + assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation)); + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Enter Initialization mode */ + status = RTC_EnterInitMode(hrtc); + if (status == HAL_OK) + { + if (Format == RTC_FORMAT_BIN) + { + if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U) + { + assert_param(IS_RTC_HOUR12(sTime->Hours)); + assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat)); + } + else + { + sTime->TimeFormat = 0x00U; + assert_param(IS_RTC_HOUR24(sTime->Hours)); + } + assert_param(IS_RTC_MINUTES(sTime->Minutes)); + assert_param(IS_RTC_SECONDS(sTime->Seconds)); + + tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \ + ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \ + ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \ + (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos)); + } + else + { + if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U) + { + assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours))); + assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat)); + } + else + { + sTime->TimeFormat = 0x00U; + assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours))); + } + assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes))); + assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds))); + tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \ + ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \ + ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \ + ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos)); + } + + /* Set the RTC_TR register */ + hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK); + + /* Clear the bits to be configured */ + hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP); + + /* Configure the RTC_CR register */ + hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation); + + /* Exit Initialization mode */ + status = RTC_ExitInitMode(hrtc); + } + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + if (status == HAL_OK) + { + hrtc->State = HAL_RTC_STATE_READY; + } + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return status; +} + +/** + * @brief Get RTC current time. + * @note You can use SubSeconds and SecondFraction (sTime structure fields returned) to convert SubSeconds + * value in second fraction ratio with time unit following generic formula: + * Second fraction ratio * time_unit= [(SecondFraction-SubSeconds)/(SecondFraction+1)] * time_unit + * This conversion can be performed only if no shift operation is pending (ie. SHFP=0) when PREDIV_S >= SS + * @note You must call HAL_RTC_GetDate() after HAL_RTC_GetTime() to unlock the values + * in the higher-order calendar shadow registers to ensure consistency between the time and date values. + * Reading RTC current time locks the values in calendar shadow registers until Current date is read + * to ensure consistency between the time and date values. + * @param hrtc RTC handle + * @param sTime Pointer to Time structure with Hours, Minutes and Seconds fields returned + * with input format (BIN or BCD), also SubSeconds field returning the + * RTC_SSR register content and SecondFraction field the Synchronous pre-scaler + * factor to be used for second fraction ratio computation. + * @param Format Specifies the format of the entered parameters. + * This parameter can be one of the following values: + * @arg RTC_FORMAT_BIN: Binary data format + * @arg RTC_FORMAT_BCD: BCD data format + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format) +{ + uint32_t tmpreg; + + /* Check the parameters */ + assert_param(IS_RTC_FORMAT(Format)); + + /* Get subseconds structure field from the corresponding register*/ + sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR); + + /* Get SecondFraction structure field from the corresponding register field*/ + sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S); + + /* Get the TR register */ + tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK); + + /* Fill the structure fields with the read parameters */ + sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos); + sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos); + sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos); + sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos); + + /* Check the input parameters format */ + if (Format == RTC_FORMAT_BIN) + { + /* Convert the time structure parameters to Binary format */ + sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours); + sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes); + sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds); + } + + return HAL_OK; +} + +/** + * @brief Set RTC current date. + * @param hrtc RTC handle + * @param sDate Pointer to date structure + * @param Format specifies the format of the entered parameters. + * This parameter can be one of the following values: + * @arg RTC_FORMAT_BIN: Binary data format + * @arg RTC_FORMAT_BCD: BCD data format + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format) +{ + uint32_t datetmpreg; + HAL_StatusTypeDef status; + + /* Check the parameters */ + assert_param(IS_RTC_FORMAT(Format)); + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U)) + { + sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU); + } + + assert_param(IS_RTC_WEEKDAY(sDate->WeekDay)); + + if (Format == RTC_FORMAT_BIN) + { + assert_param(IS_RTC_YEAR(sDate->Year)); + assert_param(IS_RTC_MONTH(sDate->Month)); + assert_param(IS_RTC_DATE(sDate->Date)); + + datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \ + ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \ + ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \ + ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos)); + } + else + { + assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year))); + assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month))); + assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date))); + + datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \ + (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \ + (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \ + (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos)); + } + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Enter Initialization mode */ + status = RTC_EnterInitMode(hrtc); + if (status == HAL_OK) + { + /* Set the RTC_DR register */ + hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK); + + /* Exit Initialization mode */ + status = RTC_ExitInitMode(hrtc); + } + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + if (status == HAL_OK) + { + hrtc->State = HAL_RTC_STATE_READY ; + } + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return status; +} + +/** + * @brief Get RTC current date. + * @note You must call HAL_RTC_GetDate() after HAL_RTC_GetTime() to unlock the values + * in the higher-order calendar shadow registers to ensure consistency between the time and date values. + * Reading RTC current time locks the values in calendar shadow registers until Current date is read. + * @param hrtc RTC handle + * @param sDate Pointer to Date structure + * @param Format Specifies the format of the entered parameters. + * This parameter can be one of the following values: + * @arg RTC_FORMAT_BIN: Binary data format + * @arg RTC_FORMAT_BCD: BCD data format + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format) +{ + uint32_t datetmpreg; + + /* Check the parameters */ + assert_param(IS_RTC_FORMAT(Format)); + + /* Get the DR register */ + datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK); + + /* Fill the structure fields with the read parameters */ + sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos); + sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos); + sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos); + sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos); + + /* Check the input parameters format */ + if (Format == RTC_FORMAT_BIN) + { + /* Convert the date structure parameters to Binary format */ + sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year); + sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month); + sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date); + } + return HAL_OK; +} + +/** + * @} + */ + +/** @addtogroup RTC_Exported_Functions_Group3 + * @brief RTC Alarm functions + * +@verbatim + =============================================================================== + ##### RTC Alarm functions ##### + =============================================================================== + + [..] This section provides functions allowing to configure Alarm feature + +@endverbatim + * @{ + */ +/** + * @brief Set the specified RTC Alarm. + * @param hrtc RTC handle + * @param sAlarm Pointer to Alarm structure + * @param Format Specifies the format of the entered parameters. + * This parameter can be one of the following values: + * @arg RTC_FORMAT_BIN: Binary data format + * @arg RTC_FORMAT_BCD: BCD data format + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format) +{ + uint32_t tmpreg, subsecondtmpreg; + + /* Check the parameters */ + assert_param(IS_RTC_FORMAT(Format)); + assert_param(IS_RTC_ALARM(sAlarm->Alarm)); + assert_param(IS_RTC_ALARM_MASK(sAlarm->AlarmMask)); + assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel)); + assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds)); + assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask)); + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + if (Format == RTC_FORMAT_BIN) + { + if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U) + { + assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours)); + assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat)); + } + else + { + sAlarm->AlarmTime.TimeFormat = 0x00U; + assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours)); + } + assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes)); + assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds)); + + if (sAlarm->AlarmDateWeekDaySel == RTC_ALARMDATEWEEKDAYSEL_DATE) + { + assert_param(IS_RTC_ALARM_DATE_WEEKDAY_DATE(sAlarm->AlarmDateWeekDay)); + } + else + { + assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay)); + } + tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \ + ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \ + ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \ + ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \ + ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \ + ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \ + ((uint32_t)sAlarm->AlarmMask)); + } + else + { + if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U) + { + assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours))); + assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat)); + } + else + { + sAlarm->AlarmTime.TimeFormat = 0x00U; + assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours))); + } + + assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes))); + assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds))); + +#ifdef USE_FULL_ASSERT + if (sAlarm->AlarmDateWeekDaySel == RTC_ALARMDATEWEEKDAYSEL_DATE) + { + assert_param(IS_RTC_ALARM_DATE_WEEKDAY_DATE(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay))); + } + else + { + assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay))); + } + +#endif /* USE_FULL_ASSERT */ + tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \ + ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \ + ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \ + ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \ + ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \ + ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \ + ((uint32_t)sAlarm->AlarmMask)); + } + + /* Configure the Alarm A or Alarm B Sub Second registers */ + subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask)); + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Configure the Alarm register */ + if (sAlarm->Alarm == RTC_ALARM_A) + { + /* Disable the Alarm A interrupt */ + __HAL_RTC_ALARMA_DISABLE(hrtc); + /* Clear flag alarm A */ + __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF); + /* In case of interrupt mode is used, the interrupt source must disabled */ + __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA); + +#if defined (RTC_FLAG_ALRAWF) + uint32_t tickstart = HAL_GetTick(); + /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */ + while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U) + { + if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE) + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_TIMEOUT; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_TIMEOUT; + } + } +#endif + + hrtc->Instance->ALRMAR = (uint32_t)tmpreg; + /* Configure the Alarm A Sub Second register */ + hrtc->Instance->ALRMASSR = subsecondtmpreg; + /* Configure the Alarm state: Enable Alarm */ + __HAL_RTC_ALARMA_ENABLE(hrtc); + } + else + { + /* Disable the Alarm B interrupt */ + __HAL_RTC_ALARMB_DISABLE(hrtc); + /* Clear flag alarm B */ + __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF); + /* In case of interrupt mode is used, the interrupt source must disabled */ + __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB); + +#if defined (RTC_FLAG_ALRBWF) + uint32_t tickstart = HAL_GetTick(); + /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */ + while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U) + { + if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE) + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_TIMEOUT; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_TIMEOUT; + } + } +#endif + + hrtc->Instance->ALRMBR = (uint32_t)tmpreg; + /* Configure the Alarm B Sub Second register */ + hrtc->Instance->ALRMBSSR = subsecondtmpreg; + /* Configure the Alarm state: Enable Alarm */ + __HAL_RTC_ALARMB_ENABLE(hrtc); + } + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +/** + * @brief Set the specified RTC Alarm with Interrupt. + * @note The Alarm register can only be written when the corresponding Alarm + * is disabled (Use the HAL_RTC_DeactivateAlarm()). + * @note The HAL_RTC_SetTime() must be called before enabling the Alarm feature. + * @param hrtc RTC handle + * @param sAlarm Pointer to Alarm structure + * @param Format Specifies the format of the entered parameters. + * This parameter can be one of the following values: + * @arg RTC_FORMAT_BIN: Binary data format + * @arg RTC_FORMAT_BCD: BCD data format + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format) +{ + uint32_t tmpreg, subsecondtmpreg; + + /* Check the parameters */ + assert_param(IS_RTC_FORMAT(Format)); + assert_param(IS_RTC_ALARM(sAlarm->Alarm)); + assert_param(IS_RTC_ALARM_MASK(sAlarm->AlarmMask)); + assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel)); + assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds)); + assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask)); + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + if (Format == RTC_FORMAT_BIN) + { + if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U) + { + assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours)); + assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat)); + } + else + { + sAlarm->AlarmTime.TimeFormat = 0x00U; + assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours)); + } + assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes)); + assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds)); + + if (sAlarm->AlarmDateWeekDaySel == RTC_ALARMDATEWEEKDAYSEL_DATE) + { + assert_param(IS_RTC_ALARM_DATE_WEEKDAY_DATE(sAlarm->AlarmDateWeekDay)); + } + else + { + assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay)); + } + + tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \ + ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \ + ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \ + ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \ + ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \ + ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \ + ((uint32_t)sAlarm->AlarmMask)); + } + else + { + if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U) + { + assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours))); + assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat)); + } + else + { + sAlarm->AlarmTime.TimeFormat = 0x00U; + assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours))); + } + + assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes))); + assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds))); + +#ifdef USE_FULL_ASSERT + if (sAlarm->AlarmDateWeekDaySel == RTC_ALARMDATEWEEKDAYSEL_DATE) + { + assert_param(IS_RTC_ALARM_DATE_WEEKDAY_DATE(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay))); + } + else + { + assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay))); + } + +#endif /* USE_FULL_ASSERT */ + tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \ + ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \ + ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \ + ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \ + ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \ + ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \ + ((uint32_t)sAlarm->AlarmMask)); + } + /* Configure the Alarm A or Alarm B Sub Second registers */ + subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask)); + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Configure the Alarm register */ + if (sAlarm->Alarm == RTC_ALARM_A) + { + /* Disable the Alarm A interrupt */ + __HAL_RTC_ALARMA_DISABLE(hrtc); + + /* Clear flag alarm A */ + __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF); + +#if defined (RTC_FLAG_ALRAWF) + uint32_t tickstart = HAL_GetTick(); + /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */ + while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U) + { + if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE) + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_TIMEOUT; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_TIMEOUT; + } + } +#endif + + hrtc->Instance->ALRMAR = (uint32_t)tmpreg; + /* Configure the Alarm A Sub Second register */ + hrtc->Instance->ALRMASSR = subsecondtmpreg; + /* Configure the Alarm state: Enable Alarm */ + __HAL_RTC_ALARMA_ENABLE(hrtc); + /* Configure the Alarm interrupt */ + __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA); + } + else + { + /* Disable the Alarm B interrupt */ + __HAL_RTC_ALARMB_DISABLE(hrtc); + + /* Clear flag alarm B */ + __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF); + +#if defined (RTC_FLAG_ALRBWF) + uint32_t tickstart = HAL_GetTick(); + /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */ + while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U) + { + if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE) + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_TIMEOUT; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_TIMEOUT; + } + } +#endif + + hrtc->Instance->ALRMBR = (uint32_t)tmpreg; + /* Configure the Alarm B Sub Second register */ + hrtc->Instance->ALRMBSSR = subsecondtmpreg; + /* Configure the Alarm state: Enable Alarm */ + __HAL_RTC_ALARMB_ENABLE(hrtc); + /* Configure the Alarm interrupt */ + __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB); + } + + /* RTC Alarm Interrupt Configuration: EXTI configuration */ + __HAL_RTC_ALARM_EXTI_ENABLE_IT(); + __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE(); + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +#endif /* #if defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ + +/** + * @brief Deactivate the specified RTC Alarm. + * @param hrtc RTC handle + * @param Alarm Specifies the Alarm. + * This parameter can be one of the following values: + * @arg RTC_ALARM_A: AlarmA + * @arg RTC_ALARM_B: AlarmB + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm) +{ + /* Check the parameters */ + assert_param(IS_RTC_ALARM(Alarm)); + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + if (Alarm == RTC_ALARM_A) + { + /* AlarmA */ + __HAL_RTC_ALARMA_DISABLE(hrtc); + + /* In case of interrupt mode is used, the interrupt source must disabled */ + __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA); + +#if defined (RTC_FLAG_ALRAWF) + uint32_t tickstart = HAL_GetTick(); + /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */ + while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U) + { + if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE) + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_TIMEOUT; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_TIMEOUT; + } + } +#endif + } + else + { + /* AlarmB */ + __HAL_RTC_ALARMB_DISABLE(hrtc); + + /* In case of interrupt mode is used, the interrupt source must disabled */ + __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB); + +#if defined (RTC_FLAG_ALRBWF) + uint32_t tickstart = HAL_GetTick(); + /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */ + while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U) + { + if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE) + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_TIMEOUT; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_TIMEOUT; + } + } +#endif + } + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +/** + * @brief Get the RTC Alarm value and masks. + * @param hrtc RTC handle + * @param sAlarm Pointer to Date structure + * @param Alarm Specifies the Alarm. + * This parameter can be one of the following values: + * @arg RTC_ALARM_A: AlarmA + * @arg RTC_ALARM_B: AlarmB + * @param Format Specifies the format of the entered parameters. + * This parameter can be one of the following values: + * @arg RTC_FORMAT_BIN: Binary data format + * @arg RTC_FORMAT_BCD: BCD data format + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format) +{ + uint32_t tmpreg, subsecondtmpreg; + + /* Check the parameters */ + assert_param(IS_RTC_FORMAT(Format)); + assert_param(IS_RTC_ALARM(Alarm)); + + if (Alarm == RTC_ALARM_A) + { + /* AlarmA */ + sAlarm->Alarm = RTC_ALARM_A; + + tmpreg = (uint32_t)(hrtc->Instance->ALRMAR); + subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMASSR) & RTC_ALRMASSR_SS); + + /* Fill the structure with the read parameters */ + sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMAR_HT | RTC_ALRMAR_HU)) >> RTC_ALRMAR_HU_Pos); + sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMAR_MNT | RTC_ALRMAR_MNU)) >> RTC_ALRMAR_MNU_Pos); + sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMAR_ST | RTC_ALRMAR_SU)) >> RTC_ALRMAR_SU_Pos); + sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMAR_PM) >> RTC_ALRMAR_PM_Pos); + sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg; + sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> RTC_ALRMAR_DU_Pos); + sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL); + sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL); + } + else + { + sAlarm->Alarm = RTC_ALARM_B; + + tmpreg = (uint32_t)(hrtc->Instance->ALRMBR); + subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMBSSR) & RTC_ALRMBSSR_SS); + + /* Fill the structure with the read parameters */ + sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMBR_HT | RTC_ALRMBR_HU)) >> RTC_ALRMBR_HU_Pos); + sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMBR_MNT | RTC_ALRMBR_MNU)) >> RTC_ALRMBR_MNU_Pos); + sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMBR_ST | RTC_ALRMBR_SU)) >> RTC_ALRMBR_SU_Pos); + sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMBR_PM) >> RTC_ALRMBR_PM_Pos); + sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg; + sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMBR_DT | RTC_ALRMBR_DU)) >> RTC_ALRMBR_DU_Pos); + sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMBR_WDSEL); + sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL); + } + + if (Format == RTC_FORMAT_BIN) + { + sAlarm->AlarmTime.Hours = RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours); + sAlarm->AlarmTime.Minutes = RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes); + sAlarm->AlarmTime.Seconds = RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds); + sAlarm->AlarmDateWeekDay = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay); + } + + return HAL_OK; +} + +/** + * @brief Handle Alarm interrupt request. + * @param hrtc RTC handle + * @retval None + */ +void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc) +{ + /* Clear the EXTI's line Flag for RTC Alarm */ + __HAL_RTC_ALARM_EXTI_CLEAR_FLAG(); + +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) + /* Get interrupt status */ + uint32_t tmp = hrtc->Instance->MISR; + + if ((tmp & RTC_MISR_ALRAMF) != 0u) + { + /* Clear the AlarmA interrupt pending bit */ + hrtc->Instance->SCR = RTC_SCR_CALRAF; + +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) + /* Call Compare Match registered Callback */ + hrtc->AlarmAEventCallback(hrtc); +#else /* (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */ + HAL_RTC_AlarmAEventCallback(hrtc); +#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */ + } + + if ((tmp & RTC_MISR_ALRBMF) != 0u) + { + /* Clear the AlarmB interrupt pending bit */ + hrtc->Instance->SCR = RTC_SCR_CALRBF; + +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) + /* Call Compare Match registered Callback */ + hrtc->AlarmBEventCallback(hrtc); +#else + HAL_RTCEx_AlarmBEventCallback(hrtc); +#endif + } + +#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ + + /* Get the AlarmA interrupt source enable status */ + if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U) + { + /* Get the pending status of the AlarmA Interrupt */ + if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U) + { + /* Clear the AlarmA interrupt pending bit */ + __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF); + +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) + hrtc->AlarmAEventCallback(hrtc); +#else + HAL_RTC_AlarmAEventCallback(hrtc); +#endif + } + } + + /* Get the AlarmB interrupt source enable status */ + if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U) + { + /* Get the pending status of the AlarmB Interrupt */ + if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U) + { + /* Clear the AlarmB interrupt pending bit */ + __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF); + +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) + hrtc->AlarmBEventCallback(hrtc); +#else + HAL_RTCEx_AlarmBEventCallback(hrtc); +#endif + } + } +#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; +} + +/** + * @brief Alarm A callback. + * @param hrtc RTC handle + * @retval None + */ +__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hrtc); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_RTC_AlarmAEventCallback could be implemented in the user file + */ +} + +/** + * @brief Handle AlarmA Polling request. + * @param hrtc RTC handle + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTC_PollForAlarmAEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout) +{ + + uint32_t tickstart = HAL_GetTick(); + + while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) == 0U) + { + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U)) + { + hrtc->State = HAL_RTC_STATE_TIMEOUT; + return HAL_TIMEOUT; + } + } + } + + /* Clear the Alarm interrupt pending bit */ + __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; + + return HAL_OK; +} + +/** + * @} + */ + +/** @addtogroup RTC_Exported_Functions_Group4 + * @brief Peripheral Control functions + * +@verbatim + =============================================================================== + ##### Peripheral Control functions ##### + =============================================================================== + [..] + This subsection provides functions allowing to + (+) Wait for RTC Time and Date Synchronization + +@endverbatim + * @{ + */ + +/** + * @brief Wait until the RTC Time and Date registers (RTC_TR and RTC_DR) are + * synchronized with RTC APB clock. + * @note The RTC Resynchronization mode is write protected, use the + * __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function. + * @note To read the calendar through the shadow registers after Calendar + * initialization, calendar update or after wakeup from low power modes + * the software must first clear the RSF flag. + * The software must then wait until it is set again before reading + * the calendar, which means that the calendar registers have been + * correctly copied into the RTC_TR and RTC_DR shadow registers. + * @param hrtc RTC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc) +{ + uint32_t tickstart; + + /* Clear RSF flag */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) + hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK; +#else + hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK; +#endif + + tickstart = HAL_GetTick(); + + /* Wait the registers to be synchronised */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) + while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U) +#else + while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U) +#endif + { + if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + + return HAL_OK; +} + +/** + * @} + */ + +/** @addtogroup RTC_Exported_Functions_Group5 + * @brief Peripheral State functions + * +@verbatim + =============================================================================== + ##### Peripheral State functions ##### + =============================================================================== + [..] + This subsection provides functions allowing to + (+) Get RTC state + +@endverbatim + * @{ + */ +/** + * @brief Return the RTC handle state. + * @param hrtc RTC handle + * @retval HAL state + */ +HAL_RTCStateTypeDef HAL_RTC_GetState(RTC_HandleTypeDef *hrtc) +{ + /* Return RTC handle state */ + return hrtc->State; +} + +/** + * @} + */ + +/** + * @} + */ + +/** @addtogroup RTC_Private_Functions + * @{ + */ +/** + * @brief Enter the RTC Initialization mode. + * @note The RTC Initialization mode is write protected, use the + * __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function. + * @param hrtc RTC handle + * @retval HAL status + */ +HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc) +{ + uint32_t tickstart; + HAL_StatusTypeDef status = HAL_OK; + + /* Check if the Initialization mode is set */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) + if ((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) + { + /* Set the Initialization mode */ + SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT); + + tickstart = HAL_GetTick(); + /* Wait till RTC is in INIT state and if Time out is reached exit */ + while ((READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT)) + { + if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE) + { + status = HAL_TIMEOUT; + hrtc->State = HAL_RTC_STATE_TIMEOUT; + } + } + } +#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ + if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) + { + /* Set the Initialization mode */ + hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK; + + tickstart = HAL_GetTick(); + /* Wait till RTC is in INIT state and if Time out is reached exit */ + while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT)) + { + if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE) + { + status = HAL_TIMEOUT; + hrtc->State = HAL_RTC_STATE_TIMEOUT; + } + } + } +#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ + + return status; +} + +/** + * @brief Exit the RTC Initialization mode. + * @param hrtc RTC handle + * @retval HAL status + */ +HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Exit Initialization mode */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx) + CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT); +#else + /* Exit Initialization mode */ + CLEAR_BIT(RTC->ISR, RTC_ISR_INIT); +#endif + + /* If CR_BYPSHAD bit = 0, wait for synchro */ + if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U) + { + if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK) + { + hrtc->State = HAL_RTC_STATE_TIMEOUT; + status = HAL_TIMEOUT; + } + } + else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */ + { + /* Clear BYPSHAD bit */ + CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD); + if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK) + { + hrtc->State = HAL_RTC_STATE_TIMEOUT; + status = HAL_TIMEOUT; + } + /* Restore BYPSHAD bit */ + SET_BIT(RTC->CR, RTC_CR_BYPSHAD); + } + + return status; +} + + + +/** + * @brief Convert a 2 digit decimal to BCD format. + * @param Value Byte to be converted + * @retval Converted byte + */ +uint8_t RTC_ByteToBcd2(uint8_t Value) +{ + uint32_t bcdhigh = 0U; + uint8_t temp = Value; + + while (temp >= 10U) + { + bcdhigh++; + temp -= 10U; + } + + return ((uint8_t)(bcdhigh << 4U) | temp); +} + +/** + * @brief Convert from 2 digit BCD to Binary. + * @param Value BCD value to be converted + * @retval Converted word + */ +uint8_t RTC_Bcd2ToByte(uint8_t Value) +{ + uint8_t tmp; + tmp = ((Value & 0xF0U) >> 4U) * 10U; + return (tmp + (Value & 0x0FU)); +} + +/** + * @} + */ + +#endif /* HAL_RTC_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc_ex.c b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc_ex.c new file mode 100644 index 0000000..010084d --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc_ex.c @@ -0,0 +1,2417 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_rtc_ex.c + * @author MCD Application Team + * @brief Extended RTC HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the Real Time Clock (RTC) Extended peripheral: + * + RTC Time Stamp functions + * + RTC Tamper functions + * + RTC Wake-up functions + * + Extended Control functions + * + Extended RTC features functions + * + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + (+) Enable the RTC domain access. + (+) Configure the RTC Prescaler (Asynchronous and Synchronous) and RTC hour + format using the HAL_RTC_Init() function. + + *** RTC Wakeup configuration *** + ================================ + [..] + (+) To configure the RTC Wakeup Clock source and Counter use the HAL_RTCEx_SetWakeUpTimer() + function. You can also configure the RTC Wakeup timer with interrupt mode + using the HAL_RTCEx_SetWakeUpTimer_IT() function. + (+) To read the RTC WakeUp Counter register, use the HAL_RTCEx_GetWakeUpTimer() + function. + + *** Outputs configuration *** + ============================= + [..] The RTC has 2 different outputs: + (+) RTC_ALARM: this output is used to manage the RTC Alarm A, Alarm B + and WaKeUp signals. + To output the selected RTC signal, use the HAL_RTC_Init() function. + (+) RTC_CALIB: this output is 512Hz signal or 1Hz. + To enable the RTC_CALIB, use the HAL_RTCEx_SetCalibrationOutPut() function. + (+) Two pins can be used as RTC_ALARM or RTC_CALIB (PC13, PB2) managed on + the RTC_OR register. + (+) When the RTC_CALIB or RTC_ALARM output is selected, the RTC_OUT pin is + automatically configured in output alternate function. + + *** Smooth digital Calibration configuration *** + ================================================ + [..] + (+) Configure the RTC Original Digital Calibration Value and the corresponding + calibration cycle period (32s,16s and 8s) using the HAL_RTCEx_SetSmoothCalib() + function. + + *** TimeStamp configuration *** + =============================== + [..] + (+) Enable the RTC TimeStamp using the HAL_RTCEx_SetTimeStamp() function. + You can also configure the RTC TimeStamp with interrupt mode using the + HAL_RTCEx_SetTimeStamp_IT() function. + (+) To read the RTC TimeStamp Time and Date register, use the HAL_RTCEx_GetTimeStamp() + function. + + *** Internal TimeStamp configuration *** + =============================== + [..] + (+) Enable the RTC internal TimeStamp using the HAL_RTCEx_SetInternalTimeStamp() function. + User has to check internal timestamp occurrence using __HAL_RTC_INTERNAL_TIMESTAMP_GET_FLAG. + (+) To read the RTC TimeStamp Time and Date register, use the HAL_RTCEx_GetTimeStamp() + function. + + *** Tamper configuration *** + ============================ + [..] + (+) Enable the RTC Tamper and configure the Tamper filter count, trigger Edge + or Level according to the Tamper filter (if equal to 0 Edge else Level) + value, sampling frequency, NoErase, MaskFlag, precharge or discharge and + Pull-UP using the HAL_RTCEx_SetTamper() function. You can configure RTC Tamper + with interrupt mode using HAL_RTCEx_SetTamper_IT() function. + (+) The default configuration of the Tamper erases the backup registers. To avoid + erase, enable the NoErase field on the RTC_TAMPCR register. + (+) STM32L412xx and STM32L422xx only : With new RTC tamper configuration, you have to call HAL_RTC_Init() in order to + perform TAMP base address offset calculation. + (+) STM32L412xx and STM32L422xx only : If you don't intend to have tamper using RTC clock, you can bypass its initialization + by setting ClockEnable inti field to RTC_CLOCK_DISABLE. + (+) STM32L412xx and STM32L422xx only : Enable Internal tamper using HAL_RTCEx_SetInternalTamper. IT mode can be chosen using + setting Interrupt field. + + *** Backup Data Registers configuration *** + =========================================== + [..] + (+) To write to the RTC Backup Data registers, use the HAL_RTCEx_BKUPWrite() + function. + (+) To read the RTC Backup Data registers, use the HAL_RTCEx_BKUPRead() + function. + (+) STM32L412xx and STM32L422xx only : Before calling these functions you have to call HAL_RTC_Init() in order to + perform TAMP base address offset calculation. + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal.h" + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + +/** @addtogroup RTCEx + * @brief RTC Extended HAL module driver + * @{ + */ + +#ifdef HAL_RTC_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/** @addtogroup RTCEx_Exported_Functions + * @{ + */ + + +/** @addtogroup RTCEx_Exported_Functions_Group1 + * @brief RTC TimeStamp and Tamper functions + * +@verbatim + =============================================================================== + ##### RTC TimeStamp and Tamper functions ##### + =============================================================================== + + [..] This section provides functions allowing to configure TimeStamp feature + +@endverbatim + * @{ + */ + +/** + * @brief Set TimeStamp. + * @note This API must be called before enabling the TimeStamp feature. + * @param hrtc RTC handle + * @param TimeStampEdge Specifies the pin edge on which the TimeStamp is + * activated. + * This parameter can be one of the following values: + * @arg RTC_TIMESTAMPEDGE_RISING: the Time stamp event occurs on the + * rising edge of the related pin. + * @arg RTC_TIMESTAMPEDGE_FALLING: the Time stamp event occurs on the + * falling edge of the related pin. + * @param RTC_TimeStampPin specifies the RTC TimeStamp Pin. + * This parameter can be one of the following values: + * @arg RTC_TIMESTAMPPIN_DEFAULT: PC13 is selected as RTC TimeStamp Pin. + * The RTC TimeStamp Pin is per default PC13, but for reasons of + * compatibility, this parameter is required. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin) +{ + uint32_t tmpreg; + + /* Check the parameters */ + assert_param(IS_TIMESTAMP_EDGE(TimeStampEdge)); + assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin)); + + /* Prevent unused argument(s) compilation warning if no assert_param check */ + UNUSED(RTC_TimeStampPin); + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Get the RTC_CR register and clear the bits to be configured */ + tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE)); + + tmpreg |= TimeStampEdge; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Configure the Time Stamp TSEDGE and Enable bits */ + hrtc->Instance->CR = (uint32_t)tmpreg; + + __HAL_RTC_TIMESTAMP_ENABLE(hrtc); + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +/** + * @brief Set TimeStamp with Interrupt. + * @note This API must be called before enabling the TimeStamp feature. + * @param hrtc RTC handle + * @param TimeStampEdge Specifies the pin edge on which the TimeStamp is + * activated. + * This parameter can be one of the following values: + * @arg RTC_TIMESTAMPEDGE_RISING: the Time stamp event occurs on the + * rising edge of the related pin. + * @arg RTC_TIMESTAMPEDGE_FALLING: the Time stamp event occurs on the + * falling edge of the related pin. + * @param RTC_TimeStampPin Specifies the RTC TimeStamp Pin. + * This parameter can be one of the following values: + * @arg RTC_TIMESTAMPPIN_DEFAULT: PC13 is selected as RTC TimeStamp Pin. + * The RTC TimeStamp Pin is per default PC13, but for reasons of + * compatibility, this parameter is required. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp_IT(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin) +{ + uint32_t tmpreg; + + /* Check the parameters */ + assert_param(IS_TIMESTAMP_EDGE(TimeStampEdge)); + assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin)); + + /* Prevent unused argument(s) compilation warning if no assert_param check */ + UNUSED(RTC_TimeStampPin); + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Get the RTC_CR register and clear the bits to be configured */ + tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE)); + + tmpreg |= TimeStampEdge; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Configure the Time Stamp TSEDGE and Enable bits */ + hrtc->Instance->CR = (uint32_t)tmpreg; + + __HAL_RTC_TIMESTAMP_ENABLE(hrtc); + + /* Enable IT timestamp */ + __HAL_RTC_TIMESTAMP_ENABLE_IT(hrtc, RTC_IT_TS); + + /* RTC timestamp Interrupt Configuration: EXTI configuration */ + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT(); + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_RISING_EDGE(); + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +/** + * @brief Deactivate TimeStamp. + * @param hrtc RTC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_DeactivateTimeStamp(RTC_HandleTypeDef *hrtc) +{ + uint32_t tmpreg; + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* In case of interrupt mode is used, the interrupt source must disabled */ + __HAL_RTC_TIMESTAMP_DISABLE_IT(hrtc, RTC_IT_TS); + + /* Get the RTC_CR register and clear the bits to be configured */ + tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE)); + + /* Configure the Time Stamp TSEDGE and Enable bits */ + hrtc->Instance->CR = (uint32_t)tmpreg; + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +/** + * @brief Set Internal TimeStamp. + * @note This API must be called before enabling the internal TimeStamp feature. + * @param hrtc RTC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_SetInternalTimeStamp(RTC_HandleTypeDef *hrtc) +{ + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Configure the internal Time Stamp Enable bits */ + __HAL_RTC_INTERNAL_TIMESTAMP_ENABLE(hrtc); + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +/** + * @brief Deactivate Internal TimeStamp. + * @param hrtc RTC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_DeactivateInternalTimeStamp(RTC_HandleTypeDef *hrtc) +{ + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Configure the internal Time Stamp Enable bits */ + __HAL_RTC_INTERNAL_TIMESTAMP_DISABLE(hrtc); + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) +/** + * @brief Get the RTC TimeStamp value. + * @param hrtc RTC handle + * @param sTimeStamp Pointer to Time structure + * if BinMode = RTC_BINARY_ONLY, sTimeStamp->SubSeconds only is used + * @param sTimeStampDate Pointer to Date structure + * if BinMode = RTC_BINARY_ONLY, this parameter is not used. + * @param Format specifies the format of the entered parameters. + * if BinMode = RTC_BINARY_ONLY, this parameter is not used + * else this parameter can be one of the following values + * @arg RTC_FORMAT_BIN: Binary data format + * @arg RTC_FORMAT_BCD: BCD data format + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_GetTimeStamp(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTimeStamp, RTC_DateTypeDef *sTimeStampDate, uint32_t Format) +{ + uint32_t tmptime, tmpdate; + UNUSED(hrtc); + + sTimeStamp->SubSeconds = READ_REG(RTC->TSSSR); + if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY) + { + /* Check the parameters */ + assert_param(IS_RTC_FORMAT(Format)); + + /* Get the TimeStamp time and date registers values */ + tmptime = READ_BIT(RTC->TSTR, RTC_TR_RESERVED_MASK); + tmpdate = READ_BIT(RTC->TSDR, RTC_DR_RESERVED_MASK); + + /* Fill the Time structure fields with the read parameters */ + sTimeStamp->Hours = (uint8_t)((tmptime & (RTC_TSTR_HT | RTC_TSTR_HU)) >> RTC_TSTR_HU_Pos); + sTimeStamp->Minutes = (uint8_t)((tmptime & (RTC_TSTR_MNT | RTC_TSTR_MNU)) >> RTC_TSTR_MNU_Pos); + sTimeStamp->Seconds = (uint8_t)((tmptime & (RTC_TSTR_ST | RTC_TSTR_SU)) >> RTC_TSTR_SU_Pos); + sTimeStamp->TimeFormat = (uint8_t)((tmptime & (RTC_TSTR_PM)) >> RTC_TSTR_PM_Pos); + sTimeStamp->SubSeconds = READ_BIT(RTC->TSSSR, RTC_TSSSR_SS); + + /* Fill the Date structure fields with the read parameters */ + sTimeStampDate->Year = 0U; + sTimeStampDate->Month = (uint8_t)((tmpdate & (RTC_TSDR_MT | RTC_TSDR_MU)) >> RTC_TSDR_MU_Pos); + sTimeStampDate->Date = (uint8_t)(tmpdate & (RTC_TSDR_DT | RTC_TSDR_DU)); + sTimeStampDate->WeekDay = (uint8_t)((tmpdate & (RTC_TSDR_WDU)) >> RTC_TSDR_WDU_Pos); + + /* Check the input parameters format */ + if (Format == RTC_FORMAT_BIN) + { + /* Convert the TimeStamp structure parameters to Binary format */ + sTimeStamp->Hours = (uint8_t)RTC_Bcd2ToByte(sTimeStamp->Hours); + sTimeStamp->Minutes = (uint8_t)RTC_Bcd2ToByte(sTimeStamp->Minutes); + sTimeStamp->Seconds = (uint8_t)RTC_Bcd2ToByte(sTimeStamp->Seconds); + + /* Convert the DateTimeStamp structure parameters to Binary format */ + sTimeStampDate->Month = (uint8_t)RTC_Bcd2ToByte(sTimeStampDate->Month); + sTimeStampDate->Date = (uint8_t)RTC_Bcd2ToByte(sTimeStampDate->Date); + sTimeStampDate->WeekDay = (uint8_t)RTC_Bcd2ToByte(sTimeStampDate->WeekDay); + } + } + + /* Clear the TIMESTAMP Flags */ + WRITE_REG(RTC->SCR, (RTC_SCR_CITSF | RTC_SCR_CTSF)); + + return HAL_OK; +} +#else /* #if defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ + +/** + * @brief Get the RTC TimeStamp value. + * @param hrtc RTC handle + * @param sTimeStamp Pointer to Time structure + * @param sTimeStampDate Pointer to Date structure + * @param Format specifies the format of the entered parameters. + * This parameter can be one of the following values: + * @arg RTC_FORMAT_BIN: Binary data format + * @arg RTC_FORMAT_BCD: BCD data format + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_GetTimeStamp(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTimeStamp, RTC_DateTypeDef *sTimeStampDate, uint32_t Format) +{ + uint32_t tmptime, tmpdate; + + /* Check the parameters */ + assert_param(IS_RTC_FORMAT(Format)); + + /* Get the TimeStamp time and date registers values */ + tmptime = (uint32_t)(hrtc->Instance->TSTR & RTC_TR_RESERVED_MASK); + tmpdate = (uint32_t)(hrtc->Instance->TSDR & RTC_DR_RESERVED_MASK); + + /* Fill the Time structure fields with the read parameters */ + sTimeStamp->Hours = (uint8_t)((tmptime & (RTC_TSTR_HT | RTC_TSTR_HU)) >> RTC_TSTR_HU_Pos); + sTimeStamp->Minutes = (uint8_t)((tmptime & (RTC_TSTR_MNT | RTC_TSTR_MNU)) >> RTC_TSTR_MNU_Pos); + sTimeStamp->Seconds = (uint8_t)((tmptime & (RTC_TSTR_ST | RTC_TSTR_SU)) >> RTC_TSTR_SU_Pos); + sTimeStamp->TimeFormat = (uint8_t)((tmptime & (RTC_TSTR_PM)) >> RTC_TSTR_PM_Pos); + sTimeStamp->SubSeconds = (uint32_t) hrtc->Instance->TSSSR; + + /* Fill the Date structure fields with the read parameters */ + sTimeStampDate->Year = 0U; + sTimeStampDate->Month = (uint8_t)((tmpdate & (RTC_TSDR_MT | RTC_TSDR_MU)) >> RTC_TSDR_MU_Pos); + sTimeStampDate->Date = (uint8_t)((tmpdate & (RTC_TSDR_DT | RTC_TSDR_DU)) >> RTC_TSDR_DU_Pos); + sTimeStampDate->WeekDay = (uint8_t)((tmpdate & (RTC_TSDR_WDU)) >> RTC_TSDR_WDU_Pos); + + /* Check the input parameters format */ + if (Format == RTC_FORMAT_BIN) + { + /* Convert the TimeStamp structure parameters to Binary format */ + sTimeStamp->Hours = (uint8_t)RTC_Bcd2ToByte(sTimeStamp->Hours); + sTimeStamp->Minutes = (uint8_t)RTC_Bcd2ToByte(sTimeStamp->Minutes); + sTimeStamp->Seconds = (uint8_t)RTC_Bcd2ToByte(sTimeStamp->Seconds); + + /* Convert the DateTimeStamp structure parameters to Binary format */ + sTimeStampDate->Month = (uint8_t)RTC_Bcd2ToByte(sTimeStampDate->Month); + sTimeStampDate->Date = (uint8_t)RTC_Bcd2ToByte(sTimeStampDate->Date); + sTimeStampDate->WeekDay = (uint8_t)RTC_Bcd2ToByte(sTimeStampDate->WeekDay); + } + + /* Clear the TIMESTAMP Flags */ + __HAL_RTC_INTERNAL_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_ITSF); + __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF); + + return HAL_OK; +} +#endif /* #if defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ + +/** + * @brief Handle TimeStamp interrupt request. + * @param hrtc RTC handle + * @retval None + */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) + +void HAL_RTCEx_TamperTimeStampIRQHandler(RTC_HandleTypeDef *hrtc) +{ + + /* Process TAMP instance pointer */ + TAMP_TypeDef *tamp = (TAMP_TypeDef *)((uint32_t)hrtc->Instance + hrtc->TampOffset); + + /* Clear the EXTI's Flag for RTC TimeStamp and Tamper */ + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG(); + + if ((hrtc->Instance->MISR & RTC_MISR_TSMF) != 0u) + { +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) + /* Call TimeStampEvent registered Callback */ + hrtc->TimeStampEventCallback(hrtc); +#else + HAL_RTCEx_TimeStampEventCallback(hrtc); +#endif + /* Not immediatly clear flags because the content of RTC_TSTR and RTC_TSDR arecleared when TSF bit is reset.*/ + hrtc->Instance->SCR = RTC_SCR_CTSF; + } + + /* Get interrupt status */ + uint32_t tmp = tamp->MISR; + + /* Immediatly clear flags */ + tamp->SCR = tmp; + +#if defined(RTC_TAMPER1_SUPPORT) + /* Check Tamper1 status */ + if ((tmp & RTC_TAMPER_1) == RTC_TAMPER_1) + { +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) + /* Call Tamper 1 Event registered Callback */ + hrtc->Tamper1EventCallback(hrtc); +#else + /* Tamper1 callback */ + HAL_RTCEx_Tamper1EventCallback(hrtc); +#endif + } +#endif /* RTC_TAMPER1_SUPPORT */ + + /* Check Tamper2 status */ + if ((tmp & RTC_TAMPER_2) == RTC_TAMPER_2) + { +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) + /* Call Tamper 2 Event registered Callback */ + hrtc->Tamper2EventCallback(hrtc); +#else + /* Tamper2 callback */ + HAL_RTCEx_Tamper2EventCallback(hrtc); +#endif + } + +#if defined(RTC_TAMPER3_SUPPORT) + /* Check Tamper3 status */ + if ((tmp & RTC_TAMPER_3) == RTC_TAMPER_3) + { +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) + /* Call Tamper 3 Event registered Callback */ + hrtc->Tamper3EventCallback(hrtc); +#else + /* Tamper3 callback */ + HAL_RTCEx_Tamper3EventCallback(hrtc); +#endif + } + +#endif /* RTC_TAMPER3_SUPPORT */ + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; +} + +#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ + +void HAL_RTCEx_TamperTimeStampIRQHandler(RTC_HandleTypeDef *hrtc) +{ + /* Clear the EXTI's Flag for RTC TimeStamp and Tamper */ + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG(); + + /* Get the TimeStamp interrupt source enable status and pending flag status */ + if (__HAL_RTC_TIMESTAMP_GET_IT_SOURCE(hrtc, RTC_IT_TS) != 0U) + { + if (__HAL_RTC_TIMESTAMP_GET_FLAG(hrtc, RTC_FLAG_TSF) != 0U) + { + /* TIMESTAMP callback */ +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) + hrtc->TimeStampEventCallback(hrtc); +#else /* (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */ + HAL_RTCEx_TimeStampEventCallback(hrtc); +#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */ + + /* Clear the TIMESTAMP interrupt pending bit (this will clear timestamp time and date registers) */ + __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF); + } + } + +#if defined(RTC_TAMPER1_SUPPORT) + /* Get the Tamper1 interrupt source enable status and pending flag status */ + if (__HAL_RTC_TAMPER_GET_IT_SOURCE(hrtc, RTC_IT_TAMP | RTC_IT_TAMP1) != 0U) + { + if (__HAL_RTC_TAMPER_GET_FLAG(hrtc, RTC_FLAG_TAMP1F) != 0U) + { + /* Clear the Tamper1 interrupt pending bit */ + __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc, RTC_FLAG_TAMP1F); + + /* Tamper1 callback */ +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) + hrtc->Tamper1EventCallback(hrtc); +#else /* (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */ + HAL_RTCEx_Tamper1EventCallback(hrtc); +#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */ + } + } +#endif /* RTC_TAMPER1_SUPPORT */ + + /* Get the Tamper2 interrupt source enable status and pending flag status */ + if (__HAL_RTC_TAMPER_GET_IT_SOURCE(hrtc, RTC_IT_TAMP | RTC_IT_TAMP2) != 0U) + { + if (__HAL_RTC_TAMPER_GET_FLAG(hrtc, RTC_FLAG_TAMP2F) != 0U) + { + /* Clear the Tamper2 interrupt pending bit */ + __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc, RTC_FLAG_TAMP2F); + + /* Tamper2 callback */ +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) + hrtc->Tamper2EventCallback(hrtc); +#else /* (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */ + HAL_RTCEx_Tamper2EventCallback(hrtc); +#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */ + } + } + +#if defined(RTC_TAMPER3_SUPPORT) + /* Get the Tamper3 interrupts source enable status */ + if (__HAL_RTC_TAMPER_GET_IT_SOURCE(hrtc, RTC_IT_TAMP | RTC_IT_TAMP3) != 0U) + { + if (__HAL_RTC_TAMPER_GET_FLAG(hrtc, RTC_FLAG_TAMP3F) != 0U) + { + /* Clear the Tamper3 interrupt pending bit */ + __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc, RTC_FLAG_TAMP3F); + + /* Tamper3 callback */ +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) + hrtc->Tamper3EventCallback(hrtc); +#else + HAL_RTCEx_Tamper3EventCallback(hrtc); +#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */ + } + } +#endif /* RTC_TAMPER3_SUPPORT */ + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; +} +#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ + +/** + * @brief TimeStamp callback. + * @param hrtc RTC handle + * @retval None + */ +__weak void HAL_RTCEx_TimeStampEventCallback(RTC_HandleTypeDef *hrtc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hrtc); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_RTCEx_TimeStampEventCallback could be implemented in the user file + */ +} + +/** + * @brief Handle TimeStamp polling request. + * @param hrtc RTC handle + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_PollForTimeStampEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout) +{ + uint32_t tickstart = HAL_GetTick(); + + while (__HAL_RTC_TIMESTAMP_GET_FLAG(hrtc, RTC_FLAG_TSF) == 0U) + { + if (__HAL_RTC_TIMESTAMP_GET_FLAG(hrtc, RTC_FLAG_TSOVF) != 0U) + { + /* Clear the TIMESTAMP OverRun Flag */ + __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSOVF); + + /* Change TIMESTAMP state */ + hrtc->State = HAL_RTC_STATE_ERROR; + + return HAL_ERROR; + } + + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U)) + { + hrtc->State = HAL_RTC_STATE_TIMEOUT; + return HAL_TIMEOUT; + } + } + } + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; + + return HAL_OK; +} + +/** + * @} + */ + +/** @addtogroup RTCEx_Exported_Functions_Group2 + * @brief RTC Wake-up functions + * +@verbatim + =============================================================================== + ##### RTC Wake-up functions ##### + =============================================================================== + + [..] This section provides functions allowing to configure Wake-up feature + +@endverbatim + * @{ + */ + +/** + * @brief Set wake up timer. + * @param hrtc RTC handle + * @param WakeUpCounter Wake up counter + * @param WakeUpClock Wake up clock + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock) +{ + uint32_t tickstart; + + /* Check the parameters */ + assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock)); + assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter)); + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Clear WUTE in RTC_CR to disable the wakeup timer */ + CLEAR_BIT(hrtc->Instance->CR, RTC_CR_WUTE); + + /* Poll WUTWF until it is set in RTC_ICSR to make sure the access to wakeup autoreload + counter and to WUCKSEL[2:0] bits is allowed. This step must be skipped in + calendar initialization mode. */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) + if (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) +#else + if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) +#endif + { + tickstart = HAL_GetTick(); +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) + while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_WUTWF) == 0U) +#else + while (READ_BIT(hrtc->Instance->ISR, RTC_ISR_WUTWF) == 0U) +#endif + { + if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE) + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_TIMEOUT; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_TIMEOUT; + } + } + } + + /* Configure the clock source */ + MODIFY_REG(hrtc->Instance->CR, RTC_CR_WUCKSEL, (uint32_t)WakeUpClock); + + /* Configure the Wakeup Timer counter */ + WRITE_REG(hrtc->Instance->WUTR, (uint32_t)WakeUpCounter); + + /* Enable the Wakeup Timer */ + SET_BIT(hrtc->Instance->CR, RTC_CR_WUTE); + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +/** + * @brief Set wake up timer with interrupt. + * @param hrtc RTC handle + * @param WakeUpCounter Wake up counter + * @param WakeUpClock Wake up clock + * @param WakeUpAutoClr Wake up auto clear value (look at WUTOCLR in reference manual) + * - Only available for STM32L412xx and STM32L422xx + * - No effect if WakeUpAutoClr is set to zero + * - This feature is meaningful in case of Low power mode to avoid any RTC software execution after Wake Up. + * That is why when WakeUpAutoClr is set, EXTI is configured as EVENT instead of Interrupt to avoid useless IRQ handler execution. + * @retval HAL status + */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock, uint32_t WakeUpAutoClr) +#else +HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock) +#endif +{ + uint32_t tickstart; + + /* Check the parameters */ + assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock)); + assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter)); +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) + /* (0x0000<=WUTOCLR<=WUT) */ + assert_param(WakeUpAutoClr <= WakeUpCounter); +#endif + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Clear WUTE in RTC_CR to disable the wakeup timer */ + CLEAR_BIT(hrtc->Instance->CR, RTC_CR_WUTE); + + /* Clear flag Wake-Up */ + __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF); + + /* Poll WUTWF until it is set in RTC_ICSR to make sure the access to wakeup autoreload + counter and to WUCKSEL[2:0] bits is allowed. This step must be skipped in + calendar initialization mode. */ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) + if (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) +#else + if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) +#endif + { + tickstart = HAL_GetTick(); +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) + while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_WUTWF) == 0U) +#else + while (READ_BIT(hrtc->Instance->ISR, RTC_ISR_WUTWF) == 0U) +#endif + { + if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE) + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_TIMEOUT; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_TIMEOUT; + } + } + } + +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) + /* Configure the Wakeup Timer counter and auto clear value */ + hrtc->Instance->WUTR = (uint32_t)(WakeUpCounter | (WakeUpAutoClr << RTC_WUTR_WUTOCLR_Pos)); +#else + /* Configure the Wakeup Timer counter */ + hrtc->Instance->WUTR = (uint32_t)WakeUpCounter; +#endif + + /* Configure the clock source */ + MODIFY_REG(hrtc->Instance->CR, RTC_CR_WUCKSEL, (uint32_t)WakeUpClock); + +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) + /* In case of WUT autoclr, the IRQ handler should not be called */ + if (WakeUpAutoClr != 0u) + { + /* RTC WakeUpTimer EXTI Configuration: Event configuration */ + __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_EVENT(); + } + else + { + /* RTC WakeUpTimer EXTI Configuration: Interrupt configuration */ + __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT(); + } +#else /* defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ + __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT(); +#endif /* defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ + + __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE(); + + /* Configure the Interrupt in the RTC_CR register */ + __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT); + + /* Enable the Wakeup Timer */ + __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc); + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +/** + * @brief Deactivate wake up timer counter. + * @param hrtc RTC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc) +{ + uint32_t tickstart; + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Disable the Wakeup Timer */ + __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc); + + /* In case of interrupt mode is used, the interrupt source must disabled */ + __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc, RTC_IT_WUT); + + tickstart = HAL_GetTick(); + /* Wait till RTC WUTWF flag is set and if Time out is reached exit */ + while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U) + { + if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE) + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_TIMEOUT; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_TIMEOUT; + } + } + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +/** + * @brief Get wake up timer counter. + * @param hrtc RTC handle + * @retval Counter value + */ +uint32_t HAL_RTCEx_GetWakeUpTimer(RTC_HandleTypeDef *hrtc) +{ + /* Get the counter value */ + return ((uint32_t)(hrtc->Instance->WUTR & RTC_WUTR_WUT)); +} + +/** + * @brief Handle Wake Up Timer interrupt request. + * @param hrtc RTC handle + * @retval None + */ +void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc) +{ + /* Clear the EXTI's line Flag for RTC WakeUpTimer */ + __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); + + +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) + if ((hrtc->Instance->MISR & RTC_MISR_WUTMF) != 0u) + { + /* Immediately clear flags */ + hrtc->Instance->SCR = RTC_SCR_CWUTF; +#else + /* Get the pending status of the WAKEUPTIMER Interrupt */ + if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U) + { + /* Clear the WAKEUPTIMER interrupt pending bit */ + __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF); +#endif + + /* WAKEUPTIMER callback */ +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) + /* Call WakeUpTimerEvent registered Callback */ + hrtc->WakeUpTimerEventCallback(hrtc); +#else + HAL_RTCEx_WakeUpTimerEventCallback(hrtc); +#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */ + } + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; +} + +/** + * @brief Wake Up Timer callback. + * @param hrtc RTC handle + * @retval None + */ +__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hrtc); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file + */ +} + + +/** + * @brief Handle Wake Up Timer Polling. + * @param hrtc RTC handle + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_PollForWakeUpTimerEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout) +{ + uint32_t tickstart = HAL_GetTick(); + + while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) == 0U) + { + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U)) + { + hrtc->State = HAL_RTC_STATE_TIMEOUT; + return HAL_TIMEOUT; + } + } + } + + /* Clear the WAKEUPTIMER Flag */ + __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; + + return HAL_OK; +} + +/** + * @} + */ + + +/** @addtogroup RTCEx_Exported_Functions_Group3 + * @brief Extended Peripheral Control functions + * +@verbatim + =============================================================================== + ##### Extended Peripheral Control functions ##### + =============================================================================== + [..] + This subsection provides functions allowing to + (+) Write a data in a specified RTC Backup data register + (+) Read a data in a specified RTC Backup data register + (+) Set the Coarse calibration parameters. + (+) Deactivate the Coarse calibration parameters + (+) Set the Smooth calibration parameters. + (+) STM32L412xx and STM32L422xx only : Set Low Power calibration parameter. + (+) Configure the Synchronization Shift Control Settings. + (+) Configure the Calibration Pinout (RTC_CALIB) Selection (1Hz or 512Hz). + (+) Deactivate the Calibration Pinout (RTC_CALIB) Selection (1Hz or 512Hz). + (+) Enable the RTC reference clock detection. + (+) Disable the RTC reference clock detection. + (+) Enable the Bypass Shadow feature. + (+) Disable the Bypass Shadow feature. + +@endverbatim + * @{ + */ + + +/** + * @brief Set the Smooth calibration parameters. + * @param hrtc RTC handle + * @param SmoothCalibPeriod Select the Smooth Calibration Period. + * This parameter can be can be one of the following values : + * @arg RTC_SMOOTHCALIB_PERIOD_32SEC: The smooth calibration period is 32s. + * @arg RTC_SMOOTHCALIB_PERIOD_16SEC: The smooth calibration period is 16s. + * @arg RTC_SMOOTHCALIB_PERIOD_8SEC: The smooth calibration period is 8s. + * @param SmoothCalibPlusPulses Select to Set or reset the CALP bit. + * This parameter can be one of the following values: + * @arg RTC_SMOOTHCALIB_PLUSPULSES_SET: Add one RTCCLK pulse every 2*11 pulses. + * @arg RTC_SMOOTHCALIB_PLUSPULSES_RESET: No RTCCLK pulses are added. + * @param SmoothCalibMinusPulsesValue Select the value of CALM[8:0] bits. + * This parameter can be one any value from 0 to 0x000001FF. + * @note To deactivate the smooth calibration, the field SmoothCalibPlusPulses + * must be equal to SMOOTHCALIB_PLUSPULSES_RESET and the field + * SmoothCalibMinusPulsesValue must be equal to 0. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_SetSmoothCalib(RTC_HandleTypeDef *hrtc, uint32_t SmoothCalibPeriod, uint32_t SmoothCalibPlusPulses, uint32_t SmoothCalibMinusPulsesValue) +{ + uint32_t tickstart; + + /* Check the parameters */ + assert_param(IS_RTC_SMOOTH_CALIB_PERIOD(SmoothCalibPeriod)); + assert_param(IS_RTC_SMOOTH_CALIB_PLUS(SmoothCalibPlusPulses)); + assert_param(IS_RTC_SMOOTH_CALIB_MINUS(SmoothCalibMinusPulsesValue)); + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* check if a calibration is pending*/ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) + if ((hrtc->Instance->ICSR & RTC_ICSR_RECALPF) != 0U) +#else + if ((hrtc->Instance->ISR & RTC_ISR_RECALPF) != 0U) +#endif + { + tickstart = HAL_GetTick(); + + /* check if a calibration is pending*/ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) + while ((hrtc->Instance->ICSR & RTC_ICSR_RECALPF) != 0U) +#else + while ((hrtc->Instance->ISR & RTC_ISR_RECALPF) != 0U) +#endif + { + if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE) + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_TIMEOUT; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_TIMEOUT; + } + } + } + + /* Configure the Smooth calibration settings */ + MODIFY_REG(hrtc->Instance->CALR, (RTC_CALR_CALP | RTC_CALR_CALW8 | RTC_CALR_CALW16 | RTC_CALR_CALM), (uint32_t)(SmoothCalibPeriod | SmoothCalibPlusPulses | SmoothCalibMinusPulsesValue)); + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +/** + * @brief Select the low power Calibration mode. + * @param hrtc RTC handle + * @param LowPowerCalib Low power Calibration mode. + * This parameter can be can be one of the following values : + * @arg RTC_LPCAL_SET: Low power mode. + * @arg RTC_LPCAL_RESET: High consumption mode. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_SetLowPowerCalib(RTC_HandleTypeDef *hrtc, uint32_t LowPowerCalib) +{ + /* Check the parameters */ + assert_param(IS_RTC_LOW_POWER_CALIB(LowPowerCalib)); + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Configure the Smooth calibration settings */ + MODIFY_REG(hrtc->Instance->CALR, RTC_CALR_LPCAL, LowPowerCalib); + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} +#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ + +/** + * @brief Configure the Synchronization Shift Control Settings. + * @note When REFCKON is set, firmware must not write to Shift control register. + * @param hrtc RTC handle + * @param ShiftAdd1S Select to add or not 1 second to the time calendar. + * This parameter can be one of the following values: + * @arg RTC_SHIFTADD1S_SET: Add one second to the clock calendar. + * @arg RTC_SHIFTADD1S_RESET: No effect. + * @param ShiftSubFS Select the number of Second Fractions to substitute. + * This parameter can be one any value from 0 to 0x7FFF. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_SetSynchroShift(RTC_HandleTypeDef *hrtc, uint32_t ShiftAdd1S, uint32_t ShiftSubFS) +{ + uint32_t tickstart; + + /* Check the parameters */ + assert_param(IS_RTC_SHIFT_ADD1S(ShiftAdd1S)); + assert_param(IS_RTC_SHIFT_SUBFS(ShiftSubFS)); + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + tickstart = HAL_GetTick(); + + /* Wait until the shift is completed*/ +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) + while ((hrtc->Instance->ICSR & RTC_ICSR_SHPF) != 0U) +#else + while ((hrtc->Instance->ISR & RTC_ISR_SHPF) != 0U) +#endif + { + if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE) + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_TIMEOUT; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_TIMEOUT; + } + } + + /* Check if the reference clock detection is disabled */ + if ((hrtc->Instance->CR & RTC_CR_REFCKON) == 0U) + { + /* Configure the Shift settings */ + hrtc->Instance->SHIFTR = (uint32_t)(uint32_t)(ShiftSubFS) | (uint32_t)(ShiftAdd1S); + + /* If RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */ + if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U) + { + if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK) + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_ERROR; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_ERROR; + } + } + } + else + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_ERROR; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_ERROR; + } + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +/** + * @brief Configure the Calibration Pinout (RTC_CALIB) Selection (1Hz or 512Hz). + * @param hrtc RTC handle + * @param CalibOutput Select the Calibration output Selection . + * This parameter can be one of the following values: + * @arg RTC_CALIBOUTPUT_512HZ: A signal has a regular waveform at 512Hz. + * @arg RTC_CALIBOUTPUT_1HZ: A signal has a regular waveform at 1Hz. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_SetCalibrationOutPut(RTC_HandleTypeDef *hrtc, uint32_t CalibOutput) +{ + /* Check the parameters */ + assert_param(IS_RTC_CALIB_OUTPUT(CalibOutput)); + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Clear flags before config */ + hrtc->Instance->CR &= (uint32_t)~RTC_CR_COSEL; + + /* Configure the RTC_CR register */ + hrtc->Instance->CR |= (uint32_t)CalibOutput; + + __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(hrtc); + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +/** + * @brief Deactivate the Calibration Pinout (RTC_CALIB) Selection (1Hz or 512Hz). + * @param hrtc RTC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_DeactivateCalibrationOutPut(RTC_HandleTypeDef *hrtc) +{ + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + __HAL_RTC_CALIBRATION_OUTPUT_DISABLE(hrtc); + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +/** + * @brief Enable the RTC reference clock detection. + * @param hrtc RTC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_SetRefClock(RTC_HandleTypeDef *hrtc) +{ + HAL_StatusTypeDef status; + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Enter Initialization mode */ + status = RTC_EnterInitMode(hrtc); + if (status == HAL_OK) + { + __HAL_RTC_CLOCKREF_DETECTION_ENABLE(hrtc); + + /* Exit Initialization mode */ + status = RTC_ExitInitMode(hrtc); + } + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + if (status == HAL_OK) + { + hrtc->State = HAL_RTC_STATE_READY; + } + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return status; +} + +/** + * @brief Disable the RTC reference clock detection. + * @param hrtc RTC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_DeactivateRefClock(RTC_HandleTypeDef *hrtc) +{ + HAL_StatusTypeDef status; + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Enter Initialization mode */ + status = RTC_EnterInitMode(hrtc); + if (status == HAL_OK) + { + __HAL_RTC_CLOCKREF_DETECTION_DISABLE(hrtc); + + /* Exit Initialization mode */ + status = RTC_ExitInitMode(hrtc); + } + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + if (status == HAL_OK) + { + hrtc->State = HAL_RTC_STATE_READY; + } + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return status; +} + +/** + * @brief Enable the Bypass Shadow feature. + * @note When the Bypass Shadow is enabled the calendar value are taken + * directly from the Calendar counter. + * @param hrtc RTC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc) +{ + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Set the BYPSHAD bit */ + SET_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD); + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +/** + * @brief Disable the Bypass Shadow feature. + * @note When the Bypass Shadow is enabled the calendar value are taken + * directly from the Calendar counter. + * @param hrtc RTC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_DisableBypassShadow(RTC_HandleTypeDef *hrtc) +{ + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Clear the BYPSHAD bit */ + CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD); + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) +/** + * @brief Set SSR Underflow detection with Interrupt. + * @param hrtc RTC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc) +{ + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Enable IT SSRU */ + __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU); + + /* RTC SSRU Interrupt Configuration: EXTI configuration */ + __HAL_RTC_SSRU_EXTI_ENABLE_IT(); + __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE(); + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +/** + * @brief Deactivate SSR Underflow. + * @param hrtc RTC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_DeactivateSSRU(RTC_HandleTypeDef *hrtc) +{ + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* In case of interrupt mode is used, the interrupt source must disabled */ + __HAL_RTC_SSRU_DISABLE_IT(hrtc, RTC_IT_TS); + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +/** + * @brief Handle SSR underflow interrupt request. + * @param hrtc RTC handle + * @retval None + */ +void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc) +{ + if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u) + { + /* Immediatly clear flags */ + RTC->SCR = RTC_SCR_CSSRUF; + + /* SSRU callback */ +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) + /* Call SSRUEvent registered Callback */ + hrtc->SSRUEventCallback(hrtc); +#else + HAL_RTCEx_SSRUEventCallback(hrtc); +#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */ + } + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; +} + +/** + * @brief SSR underflow callback. + * @param hrtc RTC handle + * @retval None + */ +__weak void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hrtc); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_RTCEx_SSRUEventCallback could be implemented in the user file + */ +} +#endif /* #if defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ + +/** + * @} + */ + +/** @addtogroup RTCEx_Exported_Functions_Group4 + * @brief Extended features functions + * +@verbatim + =============================================================================== + ##### Extended features functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) RTC Alarm B callback + (+) RTC Poll for Alarm B request + +@endverbatim + * @{ + */ + +/** + * @brief Alarm B callback. + * @param hrtc RTC handle + * @retval None + */ +__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hrtc); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file + */ +} + +/** + * @brief Handle Alarm B Polling request. + * @param hrtc RTC handle + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_PollForAlarmBEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout) +{ + uint32_t tickstart = HAL_GetTick(); + + while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) == 0U) + { + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U)) + { + hrtc->State = HAL_RTC_STATE_TIMEOUT; + return HAL_TIMEOUT; + } + } + } + + /* Clear the Alarm Flag */ + __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; + + return HAL_OK; +} + +/** + * @} + */ + +/** @addtogroup RTCEx_Exported_Functions_Group5 + * @brief Extended RTC Tamper functions + * +@verbatim + ============================================================================== + ##### Tamper functions ##### + ============================================================================== + [..] + (+) Before calling any tamper or internal tamper function, you have to call first + HAL_RTC_Init() function. + (+) In that ine you can select to output tamper event on RTC pin. + [..] + (+) Enable the Tamper and configure the Tamper filter count, trigger Edge + or Level according to the Tamper filter (if equal to 0 Edge else Level) + value, sampling frequency, NoErase, MaskFlag, precharge or discharge and + Pull-UP, timestamp using the HAL_RTCEx_SetTamper() function. + You can configure Tamper with interrupt mode using HAL_RTCEx_SetTamper_IT() function. + (+) The default configuration of the Tamper erases the backup registers. To avoid + erase, enable the NoErase field on the TAMP_TAMPCR register. + [..] + (+) Enable Internal Tamper and configure it with interrupt, timestamp using + the HAL_RTCEx_SetInternalTamper() function. + +@endverbatim + * @{ + */ + +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +/** + * @brief Set Tamper + * @param hrtc RTC handle + * @param sTamper Pointer to Tamper Structure. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_SetTamper(RTC_HandleTypeDef *hrtc, RTC_TamperTypeDef *sTamper) +{ + uint32_t tmpreg; + /* Process TAMP instance pointer */ + TAMP_TypeDef *tamp = (TAMP_TypeDef *)((uint32_t)hrtc->Instance + hrtc->TampOffset); + + /* Check the parameters */ + assert_param(IS_RTC_TAMPER(sTamper->Tamper)); + assert_param(IS_RTC_TAMPER_TRIGGER(sTamper->Trigger)); + assert_param(IS_RTC_TAMPER_ERASE_MODE(sTamper->NoErase)); + assert_param(IS_RTC_TAMPER_MASKFLAG_STATE(sTamper->MaskFlag)); + assert_param(IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION(sTamper->TimeStampOnTamperDetection)); + assert_param(IS_RTC_TAMPER_FILTER(sTamper->Filter)); + assert_param(IS_RTC_TAMPER_SAMPLING_FREQ(sTamper->SamplingFrequency)); + assert_param(IS_RTC_TAMPER_PRECHARGE_DURATION(sTamper->PrechargeDuration)); + assert_param(IS_RTC_TAMPER_PULLUP_STATE(sTamper->TamperPullUp)); + /* Trigger and Filter have exclusive configurations */ + assert_param(((sTamper->Filter != RTC_TAMPERFILTER_DISABLE) && ((sTamper->Trigger == RTC_TAMPERTRIGGER_LOWLEVEL) || (sTamper->Trigger == RTC_TAMPERTRIGGER_HIGHLEVEL))) + || ((sTamper->Filter == RTC_TAMPERFILTER_DISABLE) && ((sTamper->Trigger == RTC_TAMPERTRIGGER_RISINGEDGE) || (sTamper->Trigger == RTC_TAMPERTRIGGER_FALLINGEDGE)))); + + /* Configuration register 2 */ + tmpreg = tamp->CR2; + tmpreg &= ~((sTamper->Tamper << TAMP_CR2_TAMP1TRG_Pos) | (sTamper->Tamper << TAMP_CR2_TAMP1MSK_Pos) | (sTamper->Tamper << TAMP_CR2_TAMP1NOERASE_Pos)); + + /* Configure the tamper trigger bit */ + if ((sTamper->Trigger == RTC_TAMPERTRIGGER_HIGHLEVEL) || (sTamper->Trigger == RTC_TAMPERTRIGGER_FALLINGEDGE)) + { + tmpreg |= (sTamper->Tamper << TAMP_CR2_TAMP1TRG_Pos); + } + + /* Configure the tamper flags masking bit */ + if (sTamper->MaskFlag != RTC_TAMPERMASK_FLAG_DISABLE) + { + tmpreg |= (sTamper->Tamper << TAMP_CR2_TAMP1MSK_Pos); + } + + /* Configure the tamper backup registers erasure bit */ + if (sTamper->NoErase != RTC_TAMPER_ERASE_BACKUP_ENABLE) + { + tmpreg |= (sTamper->Tamper << TAMP_CR2_TAMP1NOERASE_Pos); + } + tamp->CR2 = tmpreg; + + /* Configure filtering parameters */ + tamp->FLTCR = (sTamper->Filter) | (sTamper->SamplingFrequency) | \ + (sTamper->PrechargeDuration) | (sTamper->TamperPullUp); + + /* Configure Timestamp saving on tamper detection */ + if ((hrtc->Instance->CR & RTC_CR_TAMPTS) != (sTamper->TimeStampOnTamperDetection)) + { + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + tmpreg = (hrtc->Instance->CR & ~RTC_CR_TAMPTS); + hrtc->Instance->CR = (tmpreg | (sTamper->TimeStampOnTamperDetection)); + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + } + + /* Enable selected tamper */ + tamp->CR1 |= (sTamper->Tamper); + + return HAL_OK; +} +#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ +/** + * @brief Set Tamper. + * @note By calling this API we disable the tamper interrupt for all tampers. + * @param hrtc RTC handle + * @param sTamper Pointer to Tamper Structure. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_SetTamper(RTC_HandleTypeDef *hrtc, RTC_TamperTypeDef *sTamper) +{ + uint32_t tmpreg; + + /* Check the parameters */ + assert_param(IS_RTC_TAMPER(sTamper->Tamper)); + assert_param(IS_RTC_TAMPER_TRIGGER(sTamper->Trigger)); + assert_param(IS_RTC_TAMPER_ERASE_MODE(sTamper->NoErase)); + assert_param(IS_RTC_TAMPER_MASKFLAG_STATE(sTamper->MaskFlag)); + assert_param(IS_RTC_TAMPER_FILTER(sTamper->Filter)); + assert_param(IS_RTC_TAMPER_SAMPLING_FREQ(sTamper->SamplingFrequency)); + assert_param(IS_RTC_TAMPER_PRECHARGE_DURATION(sTamper->PrechargeDuration)); + assert_param(IS_RTC_TAMPER_PULLUP_STATE(sTamper->TamperPullUp)); + assert_param(IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION(sTamper->TimeStampOnTamperDetection)); + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Read register */ + tmpreg = hrtc->Instance->TAMPCR; + +#if defined(RTC_TAMPER1_SUPPORT) + if ((sTamper->Tamper & RTC_TAMPER_1) != 0) + { + MODIFY_REG(tmpreg, + (RTC_TAMPCR_TAMP1E | RTC_TAMPCR_TAMP1TRG | RTC_TAMPCR_TAMPIE | RTC_TAMPCR_TAMP1IE | RTC_TAMPCR_TAMP1NOERASE | RTC_TAMPCR_TAMP1MF), \ + sTamper->Tamper | \ + (sTamper->Trigger == RTC_TAMPERTRIGGER_RISINGEDGE ? 0U : RTC_TAMPCR_TAMP1TRG) | \ + (sTamper->NoErase == RTC_TAMPER_ERASE_BACKUP_ENABLE ? 0U : RTC_TAMPCR_TAMP1NOERASE ) | \ + (sTamper->MaskFlag == RTC_TAMPERMASK_FLAG_ENABLE ? RTC_TAMPCR_TAMP1MF : 0U) \ + ); + } +#endif /* RTC_TAMPER1_SUPPORT */ + +#if defined(RTC_TAMPER2_SUPPORT) + if ((sTamper->Tamper & RTC_TAMPER_2) != 0) + { + MODIFY_REG(tmpreg, + (RTC_TAMPCR_TAMP2E | RTC_TAMPCR_TAMP2TRG | RTC_TAMPCR_TAMPIE | RTC_TAMPCR_TAMP2IE | RTC_TAMPCR_TAMP2NOERASE | RTC_TAMPCR_TAMP2MF), \ + sTamper->Tamper | \ + (sTamper->Trigger == RTC_TAMPERTRIGGER_RISINGEDGE ? 0U : RTC_TAMPCR_TAMP2TRG) | \ + (sTamper->NoErase == RTC_TAMPER_ERASE_BACKUP_ENABLE ? 0U : RTC_TAMPCR_TAMP2NOERASE ) | \ + (sTamper->MaskFlag == RTC_TAMPERMASK_FLAG_ENABLE ? RTC_TAMPCR_TAMP2MF : 0U) \ + ); + } +#endif /* RTC_TAMPER2_SUPPORT */ + +#if defined(RTC_TAMPER3_SUPPORT) + if ((sTamper->Tamper & RTC_TAMPER_3) != 0) + { + MODIFY_REG(tmpreg, + (RTC_TAMPCR_TAMP3E | RTC_TAMPCR_TAMP3TRG | RTC_TAMPCR_TAMPIE | RTC_TAMPCR_TAMP3IE | RTC_TAMPCR_TAMP3NOERASE | RTC_TAMPCR_TAMP3MF), \ + sTamper->Tamper | \ + (sTamper->Trigger == RTC_TAMPERTRIGGER_RISINGEDGE ? 0U : RTC_TAMPCR_TAMP3TRG) | \ + (sTamper->NoErase == RTC_TAMPER_ERASE_BACKUP_ENABLE ? 0U : RTC_TAMPCR_TAMP3NOERASE ) | \ + (sTamper->MaskFlag == RTC_TAMPERMASK_FLAG_ENABLE ? RTC_TAMPCR_TAMP3MF : 0U) \ + ); + } +#endif /* RTC_TAMPER3_SUPPORT */ + + /* Update common parameters */ + MODIFY_REG(tmpreg, + (RTC_TAMPCR_TAMPTS | RTC_TAMPCR_TAMPFREQ | RTC_TAMPCR_TAMPFLT | RTC_TAMPCR_TAMPPRCH | RTC_TAMPCR_TAMPPUDIS), \ + sTamper->Filter | sTamper->SamplingFrequency | sTamper->PrechargeDuration | sTamper->TamperPullUp | \ + sTamper->TimeStampOnTamperDetection \ + ); + + /* Set register */ + WRITE_REG (hrtc->Instance->TAMPCR, tmpreg); + + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} +#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ + + + +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +/** + * @brief Set Tamper with interrupt. + * @param hrtc RTC handle + * @param sTamper Pointer to Tamper Structure. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_SetTamper_IT(RTC_HandleTypeDef *hrtc, RTC_TamperTypeDef *sTamper) +{ + uint32_t tmpreg; + /* Process TAMP instance pointer */ + TAMP_TypeDef *tamp = (TAMP_TypeDef *)((uint32_t)hrtc->Instance + hrtc->TampOffset); + + /* Check the parameters */ + assert_param(IS_RTC_TAMPER(sTamper->Tamper)); + assert_param(IS_RTC_TAMPER_TRIGGER(sTamper->Trigger)); + assert_param(IS_RTC_TAMPER_ERASE_MODE(sTamper->NoErase)); + assert_param(IS_RTC_TAMPER_MASKFLAG_STATE(sTamper->MaskFlag)); + assert_param(IS_RTC_TAMPER_FILTER(sTamper->Filter)); + assert_param(IS_RTC_TAMPER_SAMPLING_FREQ(sTamper->SamplingFrequency)); + assert_param(IS_RTC_TAMPER_PRECHARGE_DURATION(sTamper->PrechargeDuration)); + assert_param(IS_RTC_TAMPER_PULLUP_STATE(sTamper->TamperPullUp)); + assert_param(IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION(sTamper->TimeStampOnTamperDetection)); + + /* Copy configuration register into temporary variable */ + tmpreg = tamp->CR2; + + /* Clear the bits that are going to be configured and leave the others unchanged */ + tmpreg &= ~((sTamper->Tamper << TAMP_CR2_TAMP1TRG_Pos) | (sTamper->Tamper << TAMP_CR2_TAMP1MSK_Pos) | (sTamper->Tamper << TAMP_CR2_TAMP1NOERASE_Pos)); + + if (sTamper->Trigger != RTC_TAMPERTRIGGER_RISINGEDGE) + { + tmpreg |= (sTamper->Tamper << TAMP_CR2_TAMP1TRG_Pos); + } + + /* Configure the tamper flags masking bit */ + if (sTamper->MaskFlag != RTC_TAMPERMASK_FLAG_DISABLE) + { + tmpreg |= (sTamper->Tamper << TAMP_CR2_TAMP1MSK_Pos); + } + + /* Configure the tamper backup registers erasure bit */ + if (sTamper->NoErase != RTC_TAMPER_ERASE_BACKUP_ENABLE) + { + tmpreg |= (sTamper->Tamper << TAMP_CR2_TAMP1NOERASE_Pos); + } + tamp->CR2 = tmpreg; + + /* Configure filtering parameters */ + tamp->FLTCR = (sTamper->Filter) | (sTamper->SamplingFrequency) | \ + (sTamper->PrechargeDuration) | (sTamper->TamperPullUp); + + /* Configure Timestamp saving on tamper detection */ + if ((hrtc->Instance->CR & RTC_CR_TAMPTS) != (sTamper->TimeStampOnTamperDetection)) + { + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + tmpreg = (hrtc->Instance->CR & ~RTC_CR_TAMPTS); + hrtc->Instance->CR = (tmpreg | (sTamper->TimeStampOnTamperDetection)); + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + } + + /* Configure RTC Tamper Interrupt: EXTI configuration */ + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT(); + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_RISING_FALLING_EDGE(); + + /* Enable interrupt on selected tamper */ + tamp->IER |= sTamper->Tamper; + + /* Enable selected tamper */ + tamp->CR1 |= sTamper->Tamper; + + return HAL_OK; +} +#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ + +/** + * @brief Set Tamper with interrupt. + * @param hrtc RTC handle + * @param sTamper Pointer to Tamper Structure. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_SetTamper_IT(RTC_HandleTypeDef *hrtc, RTC_TamperTypeDef *sTamper) +{ + uint32_t tmpreg; + + /* Check the parameters */ + assert_param(IS_RTC_TAMPER(sTamper->Tamper)); + assert_param(IS_RTC_TAMPER_INTERRUPT(sTamper->Interrupt)); + assert_param(IS_RTC_TAMPER_TRIGGER(sTamper->Trigger)); + assert_param(IS_RTC_TAMPER_ERASE_MODE(sTamper->NoErase)); + assert_param(IS_RTC_TAMPER_MASKFLAG_STATE(sTamper->MaskFlag)); + assert_param(IS_RTC_TAMPER_FILTER(sTamper->Filter)); + assert_param(IS_RTC_TAMPER_SAMPLING_FREQ(sTamper->SamplingFrequency)); + assert_param(IS_RTC_TAMPER_PRECHARGE_DURATION(sTamper->PrechargeDuration)); + assert_param(IS_RTC_TAMPER_PULLUP_STATE(sTamper->TamperPullUp)); + assert_param(IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION(sTamper->TimeStampOnTamperDetection)); + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Read register */ + tmpreg = hrtc->Instance->TAMPCR; + +#if defined(RTC_TAMPER1_SUPPORT) + if ((sTamper->Tamper & RTC_TAMPER_1) != 0) + { + MODIFY_REG(tmpreg, + (RTC_TAMPCR_TAMP1E | RTC_TAMPCR_TAMP1TRG | RTC_TAMPCR_TAMPIE | RTC_TAMPCR_TAMP1IE | RTC_TAMPCR_TAMP1NOERASE | RTC_TAMPCR_TAMP1MF), \ + sTamper->Tamper | sTamper->Interrupt | \ + (sTamper->Trigger == RTC_TAMPERTRIGGER_RISINGEDGE ? 0U : RTC_TAMPCR_TAMP1TRG) | \ + (sTamper->NoErase == RTC_TAMPER_ERASE_BACKUP_ENABLE ? 0U : RTC_TAMPCR_TAMP1NOERASE ) | \ + (sTamper->MaskFlag == RTC_TAMPERMASK_FLAG_ENABLE ? RTC_TAMPCR_TAMP1MF : 0U) \ + ); + } +#endif /* RTC_TAMPER1_SUPPORT */ + +#if defined(RTC_TAMPER2_SUPPORT) + if ((sTamper->Tamper & RTC_TAMPER_2) != 0) + { + MODIFY_REG(tmpreg, + (RTC_TAMPCR_TAMP2E | RTC_TAMPCR_TAMP2TRG | RTC_TAMPCR_TAMPIE | RTC_TAMPCR_TAMP2IE | RTC_TAMPCR_TAMP2NOERASE | RTC_TAMPCR_TAMP2MF), \ + sTamper->Tamper | sTamper->Interrupt | \ + (sTamper->Trigger == RTC_TAMPERTRIGGER_RISINGEDGE ? 0U : RTC_TAMPCR_TAMP2TRG) | \ + (sTamper->NoErase == RTC_TAMPER_ERASE_BACKUP_ENABLE ? 0U : RTC_TAMPCR_TAMP2NOERASE ) | \ + (sTamper->MaskFlag == RTC_TAMPERMASK_FLAG_ENABLE ? RTC_TAMPCR_TAMP2MF : 0U) \ + ); + } +#endif /* RTC_TAMPER2_SUPPORT */ + +#if defined(RTC_TAMPER3_SUPPORT) + if ((sTamper->Tamper & RTC_TAMPER_3) != 0) + { + MODIFY_REG(tmpreg, + (RTC_TAMPCR_TAMP3E | RTC_TAMPCR_TAMP3TRG | RTC_TAMPCR_TAMPIE | RTC_TAMPCR_TAMP3IE | RTC_TAMPCR_TAMP3NOERASE | RTC_TAMPCR_TAMP3MF), \ + sTamper->Tamper | sTamper->Interrupt | \ + (sTamper->Trigger == RTC_TAMPERTRIGGER_RISINGEDGE ? 0U : RTC_TAMPCR_TAMP3TRG) | \ + (sTamper->NoErase == RTC_TAMPER_ERASE_BACKUP_ENABLE ? 0U : RTC_TAMPCR_TAMP3NOERASE ) | \ + (sTamper->MaskFlag == RTC_TAMPERMASK_FLAG_ENABLE ? RTC_TAMPCR_TAMP3MF : 0U) \ + ); + } +#endif /* RTC_TAMPER3_SUPPORT */ + + /* Update common parameters */ + MODIFY_REG(tmpreg, + (RTC_TAMPCR_TAMPTS | RTC_TAMPCR_TAMPFREQ | RTC_TAMPCR_TAMPFLT | RTC_TAMPCR_TAMPPRCH | RTC_TAMPCR_TAMPPUDIS), \ + sTamper->Filter | sTamper->SamplingFrequency | sTamper->PrechargeDuration | sTamper->TamperPullUp | \ + sTamper->TimeStampOnTamperDetection \ + ); + + /* Set register */ + WRITE_REG (hrtc->Instance->TAMPCR, tmpreg); + + /* RTC Tamper Interrupt Configuration: EXTI configuration */ + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT(); + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_RISING_EDGE(); + + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} +#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ + + +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) +/** + * @brief Deactivate Tamper. + * @param hrtc RTC handle + * @param Tamper Selected tamper pin. + * This parameter can be a combination of the following values: + * @arg RTC_TAMPER_1 + * @arg RTC_TAMPER_2 + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_DeactivateTamper(RTC_HandleTypeDef *hrtc, uint32_t Tamper) +{ + /* Process TAMP instance pointer */ + TAMP_TypeDef *tamp = (TAMP_TypeDef *)((uint32_t)hrtc->Instance + hrtc->TampOffset); + + assert_param(IS_RTC_TAMPER(Tamper)); + + /* Disable the selected Tamper pin */ + tamp->CR1 &= ~Tamper; + + /* Clear tamper mask/noerase/trigger configuration */ + tamp->CR2 &= ~((Tamper << 24) | (Tamper << 16) | Tamper); + + /* Clear tamper interrupt mode configuration */ + tamp->IER &= ~Tamper; + + /* Clear tamper interrupt and event flags (WO register) */ + tamp->SCR = Tamper; + + return HAL_OK; +} +#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ +/** + * @brief Deactivate Tamper. + * @param hrtc RTC handle + * @param Tamper Selected tamper pin. + * This parameter can be any combination of the following values: + * @arg RTC_TAMPER_1 + * @arg RTC_TAMPER_2 + * @arg RTC_TAMPER_3 + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_DeactivateTamper(RTC_HandleTypeDef *hrtc, uint32_t Tamper) +{ + assert_param(IS_RTC_TAMPER(Tamper)); + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the selected Tamper pin */ + hrtc->Instance->TAMPCR &= ~Tamper; + +#if defined(RTC_TAMPER1_SUPPORT) + if ((Tamper & RTC_TAMPER_1) != 0U) + { + /* Disable the Tamper1 interrupt */ + hrtc->Instance->TAMPCR &= ((uint32_t)~(RTC_IT_TAMP | RTC_IT_TAMP1)); + } +#endif /* RTC_TAMPER1_SUPPORT */ + if ((Tamper & RTC_TAMPER_2) != 0U) + { + /* Disable the Tamper2 interrupt */ + hrtc->Instance->TAMPCR &= ((uint32_t)~(RTC_IT_TAMP | RTC_IT_TAMP2)); + } +#if defined(RTC_TAMPER3_SUPPORT) + if ((Tamper & RTC_TAMPER_3) != 0U) + { + /* Disable the Tamper3 interrupt */ + hrtc->Instance->TAMPCR &= ((uint32_t)~(RTC_IT_TAMP | RTC_IT_TAMP3)); + } +#endif /* RTC_TAMPER3_SUPPORT */ + + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} +#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ + + +#if defined(RTC_TAMPER1_SUPPORT) +/** + * @brief Handle Tamper 1 Polling. + * @param hrtc RTC handle + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_PollForTamper1Event(RTC_HandleTypeDef *hrtc, uint32_t Timeout) +{ + uint32_t tickstart = HAL_GetTick(); + + /* Get the status of the Interrupt */ + while (__HAL_RTC_TAMPER_GET_FLAG(hrtc, RTC_FLAG_TAMP1F) == 0U) + { + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U)) + { + hrtc->State = HAL_RTC_STATE_TIMEOUT; + return HAL_TIMEOUT; + } + } + } + + /* Clear the Tamper Flag */ + __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc, RTC_FLAG_TAMP1F); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; + + return HAL_OK; +} +#endif /* RTC_TAMPER1_SUPPORT */ + +/** + * @brief Handle Tamper 2 Polling. + * @param hrtc RTC handle + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_PollForTamper2Event(RTC_HandleTypeDef *hrtc, uint32_t Timeout) +{ + uint32_t tickstart = HAL_GetTick(); + + /* Get the status of the Interrupt */ + while (__HAL_RTC_TAMPER_GET_FLAG(hrtc, RTC_FLAG_TAMP2F) == 0U) + { + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U)) + { + hrtc->State = HAL_RTC_STATE_TIMEOUT; + return HAL_TIMEOUT; + } + } + } + + /* Clear the Tamper Flag */ + __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc, RTC_FLAG_TAMP2F); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; + + return HAL_OK; +} + +#if defined(RTC_TAMPER3_SUPPORT) +/** + * @brief Handle Tamper 3 Polling. + * @param hrtc RTC handle + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_PollForTamper3Event(RTC_HandleTypeDef *hrtc, uint32_t Timeout) +{ + uint32_t tickstart = HAL_GetTick(); + + /* Get the status of the Interrupt */ + while (__HAL_RTC_TAMPER_GET_FLAG(hrtc, RTC_FLAG_TAMP3F) == 0U) + { + if (Timeout != HAL_MAX_DELAY) + { + if ((Timeout == 0) || ((HAL_GetTick() - tickstart) > Timeout)) + { + hrtc->State = HAL_RTC_STATE_TIMEOUT; + return HAL_TIMEOUT; + } + } + } + + /* Clear the Tamper Flag */ + __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc, RTC_FLAG_TAMP3F); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; + + return HAL_OK; +} +#endif /* RTC_TAMPER3_SUPPORT */ + + + +#if defined(RTC_TAMPER1_SUPPORT) +/** + * @brief Tamper 1 callback. + * @param hrtc RTC handle + * @retval None + */ +__weak void HAL_RTCEx_Tamper1EventCallback(RTC_HandleTypeDef *hrtc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hrtc); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_RTCEx_Tamper1EventCallback could be implemented in the user file + */ +} +#endif /* RTC_TAMPER1_SUPPORT */ + +/** + * @brief Tamper 2 callback. + * @param hrtc RTC handle + * @retval None + */ +__weak void HAL_RTCEx_Tamper2EventCallback(RTC_HandleTypeDef *hrtc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hrtc); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_RTCEx_Tamper2EventCallback could be implemented in the user file + */ +} + +#if defined(RTC_TAMPER3_SUPPORT) +/** + * @brief Tamper 3 callback. + * @param hrtc RTC handle + * @retval None + */ +__weak void HAL_RTCEx_Tamper3EventCallback(RTC_HandleTypeDef *hrtc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hrtc); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_RTCEx_Tamper3EventCallback could be implemented in the user file + */ +} +#endif /* RTC_TAMPER3_SUPPORT */ + +/** + * @} + */ + + +/** @addtogroup RTCEx_Exported_Functions_Group6 + * @brief Extended RTC Backup register functions + * +@verbatim + =============================================================================== + ##### Extended RTC Backup register functions ##### + =============================================================================== + [..] + (+) Before calling any tamper or internal tamper function, you have to call first + HAL_RTC_Init() function. + (+) In that ine you can select to output tamper event on RTC pin. + [..] + This subsection provides functions allowing to + (+) Write a data in a specified RTC Backup data register + (+) Read a data in a specified RTC Backup data register +@endverbatim + * @{ + */ + + +/** + * @brief Write a data in a specified RTC Backup data register. + * @param hrtc RTC handle + * @param BackupRegister RTC Backup data Register number. + * This parameter can be: RTC_BKP_DRx where x can be from 0 to 31 to + * specify the register. + * @param Data Data to be written in the specified Backup data register. + * @retval None + */ +void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data) +{ + uint32_t __IO tmp; +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) + /* Process TAMP instance pointer */ + TAMP_TypeDef *tamp = (TAMP_TypeDef *)((uint32_t)hrtc->Instance + hrtc->TampOffset); + + /* Check the parameters */ + assert_param(IS_RTC_BKP(BackupRegister)); + + tmp = (uint32_t) & (tamp->BKP0R); +#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ + /* Check the parameters */ + assert_param(IS_RTC_BKP(BackupRegister)); + + tmp = (uint32_t) & (hrtc->Instance->BKP0R); +#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ + + tmp += (BackupRegister * 4U); + + /* Write the specified register */ + *(__IO uint32_t *)tmp = (uint32_t)Data; +} + + +/** + * @brief Read data from the specified RTC Backup data Register. + * @param hrtc RTC handle + * @param BackupRegister RTC Backup data Register number. + * This parameter can be: RTC_BKP_DRx where x can be from 0 to 31 to + * specify the register. + * @retval Read value + */ +uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister) +{ + uint32_t tmp; +#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) + /* Process TAMP instance pointer */ + TAMP_TypeDef *tamp = (TAMP_TypeDef *)((uint32_t)hrtc->Instance + hrtc->TampOffset); + + /* Check the parameters */ + assert_param(IS_RTC_BKP(BackupRegister)); + + tmp = (uint32_t) & (tamp->BKP0R); +#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ + /* Check the parameters */ + assert_param(IS_RTC_BKP(BackupRegister)); + + tmp = (uint32_t) & (hrtc->Instance->BKP0R); +#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */ + + tmp += (BackupRegister * 4U); + + /* Read the specified register */ + return (*(__IO uint32_t *)tmp); +} + + +/** + * @} + */ + +/** + * @} + */ + +#endif /* HAL_RTC_MODULE_ENABLED */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ + diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c new file mode 100644 index 0000000..89eb3df --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c @@ -0,0 +1,7667 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_tim.c + * @author MCD Application Team + * @brief TIM HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the Timer (TIM) peripheral: + * + TIM Time Base Initialization + * + TIM Time Base Start + * + TIM Time Base Start Interruption + * + TIM Time Base Start DMA + * + TIM Output Compare/PWM Initialization + * + TIM Output Compare/PWM Channel Configuration + * + TIM Output Compare/PWM Start + * + TIM Output Compare/PWM Start Interruption + * + TIM Output Compare/PWM Start DMA + * + TIM Input Capture Initialization + * + TIM Input Capture Channel Configuration + * + TIM Input Capture Start + * + TIM Input Capture Start Interruption + * + TIM Input Capture Start DMA + * + TIM One Pulse Initialization + * + TIM One Pulse Channel Configuration + * + TIM One Pulse Start + * + TIM Encoder Interface Initialization + * + TIM Encoder Interface Start + * + TIM Encoder Interface Start Interruption + * + TIM Encoder Interface Start DMA + * + Commutation Event configuration with Interruption and DMA + * + TIM OCRef clear configuration + * + TIM External Clock configuration + @verbatim + ============================================================================== + ##### TIMER Generic features ##### + ============================================================================== + [..] The Timer features include: + (#) 16-bit up, down, up/down auto-reload counter. + (#) 16-bit programmable prescaler allowing dividing (also on the fly) the + counter clock frequency either by any factor between 1 and 65536. + (#) Up to 4 independent channels for: + (++) Input Capture + (++) Output Compare + (++) PWM generation (Edge and Center-aligned Mode) + (++) One-pulse mode output + (#) Synchronization circuit to control the timer with external signals and to interconnect + several timers together. + (#) Supports incremental encoder for positioning purposes + + ##### How to use this driver ##### + ============================================================================== + [..] + (#) Initialize the TIM low level resources by implementing the following functions + depending on the selected feature: + (++) Time Base : HAL_TIM_Base_MspInit() + (++) Input Capture : HAL_TIM_IC_MspInit() + (++) Output Compare : HAL_TIM_OC_MspInit() + (++) PWM generation : HAL_TIM_PWM_MspInit() + (++) One-pulse mode output : HAL_TIM_OnePulse_MspInit() + (++) Encoder mode output : HAL_TIM_Encoder_MspInit() + + (#) Initialize the TIM low level resources : + (##) Enable the TIM interface clock using __HAL_RCC_TIMx_CLK_ENABLE(); + (##) TIM pins configuration + (+++) Enable the clock for the TIM GPIOs using the following function: + __HAL_RCC_GPIOx_CLK_ENABLE(); + (+++) Configure these TIM pins in Alternate function mode using HAL_GPIO_Init(); + + (#) The external Clock can be configured, if needed (the default clock is the + internal clock from the APBx), using the following function: + HAL_TIM_ConfigClockSource, the clock configuration should be done before + any start function. + + (#) Configure the TIM in the desired functioning mode using one of the + Initialization function of this driver: + (++) HAL_TIM_Base_Init: to use the Timer to generate a simple time base + (++) HAL_TIM_OC_Init and HAL_TIM_OC_ConfigChannel: to use the Timer to generate an + Output Compare signal. + (++) HAL_TIM_PWM_Init and HAL_TIM_PWM_ConfigChannel: to use the Timer to generate a + PWM signal. + (++) HAL_TIM_IC_Init and HAL_TIM_IC_ConfigChannel: to use the Timer to measure an + external signal. + (++) HAL_TIM_OnePulse_Init and HAL_TIM_OnePulse_ConfigChannel: to use the Timer + in One Pulse Mode. + (++) HAL_TIM_Encoder_Init: to use the Timer Encoder Interface. + + (#) Activate the TIM peripheral using one of the start functions depending from the feature used: + (++) Time Base : HAL_TIM_Base_Start(), HAL_TIM_Base_Start_DMA(), HAL_TIM_Base_Start_IT() + (++) Input Capture : HAL_TIM_IC_Start(), HAL_TIM_IC_Start_DMA(), HAL_TIM_IC_Start_IT() + (++) Output Compare : HAL_TIM_OC_Start(), HAL_TIM_OC_Start_DMA(), HAL_TIM_OC_Start_IT() + (++) PWM generation : HAL_TIM_PWM_Start(), HAL_TIM_PWM_Start_DMA(), HAL_TIM_PWM_Start_IT() + (++) One-pulse mode output : HAL_TIM_OnePulse_Start(), HAL_TIM_OnePulse_Start_IT() + (++) Encoder mode output : HAL_TIM_Encoder_Start(), HAL_TIM_Encoder_Start_DMA(), HAL_TIM_Encoder_Start_IT(). + + (#) The DMA Burst is managed with the two following functions: + HAL_TIM_DMABurst_WriteStart() + HAL_TIM_DMABurst_ReadStart() + + *** Callback registration *** + ============================================= + + [..] + The compilation define USE_HAL_TIM_REGISTER_CALLBACKS when set to 1 + allows the user to configure dynamically the driver callbacks. + + [..] + Use Function @ref HAL_TIM_RegisterCallback() to register a callback. + @ref HAL_TIM_RegisterCallback() takes as parameters the HAL peripheral handle, + the Callback ID and a pointer to the user callback function. + + [..] + Use function @ref HAL_TIM_UnRegisterCallback() to reset a callback to the default + weak function. + @ref HAL_TIM_UnRegisterCallback takes as parameters the HAL peripheral handle, + and the Callback ID. + + [..] + These functions allow to register/unregister following callbacks: + (+) Base_MspInitCallback : TIM Base Msp Init Callback. + (+) Base_MspDeInitCallback : TIM Base Msp DeInit Callback. + (+) IC_MspInitCallback : TIM IC Msp Init Callback. + (+) IC_MspDeInitCallback : TIM IC Msp DeInit Callback. + (+) OC_MspInitCallback : TIM OC Msp Init Callback. + (+) OC_MspDeInitCallback : TIM OC Msp DeInit Callback. + (+) PWM_MspInitCallback : TIM PWM Msp Init Callback. + (+) PWM_MspDeInitCallback : TIM PWM Msp DeInit Callback. + (+) OnePulse_MspInitCallback : TIM One Pulse Msp Init Callback. + (+) OnePulse_MspDeInitCallback : TIM One Pulse Msp DeInit Callback. + (+) Encoder_MspInitCallback : TIM Encoder Msp Init Callback. + (+) Encoder_MspDeInitCallback : TIM Encoder Msp DeInit Callback. + (+) HallSensor_MspInitCallback : TIM Hall Sensor Msp Init Callback. + (+) HallSensor_MspDeInitCallback : TIM Hall Sensor Msp DeInit Callback. + (+) PeriodElapsedCallback : TIM Period Elapsed Callback. + (+) PeriodElapsedHalfCpltCallback : TIM Period Elapsed half complete Callback. + (+) TriggerCallback : TIM Trigger Callback. + (+) TriggerHalfCpltCallback : TIM Trigger half complete Callback. + (+) IC_CaptureCallback : TIM Input Capture Callback. + (+) IC_CaptureHalfCpltCallback : TIM Input Capture half complete Callback. + (+) OC_DelayElapsedCallback : TIM Output Compare Delay Elapsed Callback. + (+) PWM_PulseFinishedCallback : TIM PWM Pulse Finished Callback. + (+) PWM_PulseFinishedHalfCpltCallback : TIM PWM Pulse Finished half complete Callback. + (+) ErrorCallback : TIM Error Callback. + (+) CommutationCallback : TIM Commutation Callback. + (+) CommutationHalfCpltCallback : TIM Commutation half complete Callback. + (+) BreakCallback : TIM Break Callback. + (+) Break2Callback : TIM Break2 Callback. + + [..] +By default, after the Init and when the state is HAL_TIM_STATE_RESET +all interrupt callbacks are set to the corresponding weak functions: + examples @ref HAL_TIM_TriggerCallback(), @ref HAL_TIM_ErrorCallback(). + + [..] + Exception done for MspInit and MspDeInit functions that are reset to the legacy weak + functionalities in the Init / DeInit only when these callbacks are null + (not registered beforehand). If not, MspInit or MspDeInit are not null, the Init / DeInit + keep and use the user MspInit / MspDeInit callbacks(registered beforehand) + + [..] + Callbacks can be registered / unregistered in HAL_TIM_STATE_READY state only. + Exception done MspInit / MspDeInit that can be registered / unregistered + in HAL_TIM_STATE_READY or HAL_TIM_STATE_RESET state, + thus registered(user) MspInit / DeInit callbacks can be used during the Init / DeInit. + In that case first register the MspInit/MspDeInit user callbacks + using @ref HAL_TIM_RegisterCallback() before calling DeInit or Init function. + + [..] + When The compilation define USE_HAL_TIM_REGISTER_CALLBACKS is set to 0 or + not defined, the callback registration feature is not available and all callbacks + are set to the corresponding weak functions. + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal.h" + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + +/** @defgroup TIM TIM + * @brief TIM HAL module driver + * @{ + */ + +#ifdef HAL_TIM_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/** @addtogroup TIM_Private_Functions + * @{ + */ +static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config); +static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config); +static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config); +static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config); +static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config); +static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter); +static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection, + uint32_t TIM_ICFilter); +static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter); +static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection, + uint32_t TIM_ICFilter); +static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection, + uint32_t TIM_ICFilter); +static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource); +static void TIM_DMAPeriodElapsedCplt(DMA_HandleTypeDef *hdma); +static void TIM_DMAPeriodElapsedHalfCplt(DMA_HandleTypeDef *hdma); +static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma); +static void TIM_DMATriggerCplt(DMA_HandleTypeDef *hdma); +static void TIM_DMATriggerHalfCplt(DMA_HandleTypeDef *hdma); +static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim, + TIM_SlaveConfigTypeDef *sSlaveConfig); +/** + * @} + */ +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup TIM_Exported_Functions TIM Exported Functions + * @{ + */ + +/** @defgroup TIM_Exported_Functions_Group1 TIM Time Base functions + * @brief Time Base functions + * +@verbatim + ============================================================================== + ##### Time Base functions ##### + ============================================================================== + [..] + This section provides functions allowing to: + (+) Initialize and configure the TIM base. + (+) De-initialize the TIM base. + (+) Start the Time Base. + (+) Stop the Time Base. + (+) Start the Time Base and enable interrupt. + (+) Stop the Time Base and disable interrupt. + (+) Start the Time Base and enable DMA transfer. + (+) Stop the Time Base and disable DMA transfer. + +@endverbatim + * @{ + */ +/** + * @brief Initializes the TIM Time base Unit according to the specified + * parameters in the TIM_HandleTypeDef and initialize the associated handle. + * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse) + * requires a timer reset to avoid unexpected direction + * due to DIR bit readonly in center aligned mode. + * Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init() + * @param htim TIM Base handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim) +{ + /* Check the TIM handle allocation */ + if (htim == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode)); + assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); + assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload)); + + if (htim->State == HAL_TIM_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + htim->Lock = HAL_UNLOCKED; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + /* Reset interrupt callbacks to legacy weak callbacks */ + TIM_ResetCallback(htim); + + if (htim->Base_MspInitCallback == NULL) + { + htim->Base_MspInitCallback = HAL_TIM_Base_MspInit; + } + /* Init the low level hardware : GPIO, CLOCK, NVIC */ + htim->Base_MspInitCallback(htim); +#else + /* Init the low level hardware : GPIO, CLOCK, NVIC */ + HAL_TIM_Base_MspInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + + /* Set the TIM state */ + htim->State = HAL_TIM_STATE_BUSY; + + /* Set the Time Base configuration */ + TIM_Base_SetConfig(htim->Instance, &htim->Init); + + /* Initialize the DMA burst operation state */ + htim->DMABurstState = HAL_DMA_BURST_STATE_READY; + + /* Initialize the TIM channels state */ + TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY); + + /* Initialize the TIM state*/ + htim->State = HAL_TIM_STATE_READY; + + return HAL_OK; +} + +/** + * @brief DeInitializes the TIM Base peripheral + * @param htim TIM Base handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + + htim->State = HAL_TIM_STATE_BUSY; + + /* Disable the TIM Peripheral Clock */ + __HAL_TIM_DISABLE(htim); + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + if (htim->Base_MspDeInitCallback == NULL) + { + htim->Base_MspDeInitCallback = HAL_TIM_Base_MspDeInit; + } + /* DeInit the low level hardware */ + htim->Base_MspDeInitCallback(htim); +#else + /* DeInit the low level hardware: GPIO, CLOCK, NVIC */ + HAL_TIM_Base_MspDeInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + /* Change the DMA burst operation state */ + htim->DMABurstState = HAL_DMA_BURST_STATE_RESET; + + /* Change the TIM channels state */ + TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET); + TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET); + + /* Change TIM state */ + htim->State = HAL_TIM_STATE_RESET; + + /* Release Lock */ + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Initializes the TIM Base MSP. + * @param htim TIM Base handle + * @retval None + */ +__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_Base_MspInit could be implemented in the user file + */ +} + +/** + * @brief DeInitializes TIM Base MSP. + * @param htim TIM Base handle + * @retval None + */ +__weak void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_Base_MspDeInit could be implemented in the user file + */ +} + + +/** + * @brief Starts the TIM Base generation. + * @param htim TIM Base handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + + /* Check the TIM state */ + if (htim->State != HAL_TIM_STATE_READY) + { + return HAL_ERROR; + } + + /* Set the TIM state */ + htim->State = HAL_TIM_STATE_BUSY; + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Base generation. + * @param htim TIM Base handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM state */ + htim->State = HAL_TIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM Base generation in interrupt mode. + * @param htim TIM Base handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + + /* Check the TIM state */ + if (htim->State != HAL_TIM_STATE_READY) + { + return HAL_ERROR; + } + + /* Set the TIM state */ + htim->State = HAL_TIM_STATE_BUSY; + + /* Enable the TIM Update interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Base generation in interrupt mode. + * @param htim TIM Base handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + + /* Disable the TIM Update interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM state */ + htim->State = HAL_TIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM Base generation in DMA mode. + * @param htim TIM Base handle + * @param pData The source Buffer address. + * @param Length The length of data to be transferred from memory to peripheral. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Base_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_DMA_INSTANCE(htim->Instance)); + + /* Set the TIM state */ + if (htim->State == HAL_TIM_STATE_BUSY) + { + return HAL_BUSY; + } + else if (htim->State == HAL_TIM_STATE_READY) + { + if ((pData == NULL) && (Length > 0U)) + { + return HAL_ERROR; + } + else + { + htim->State = HAL_TIM_STATE_BUSY; + } + } + else + { + return HAL_ERROR; + } + + /* Set the DMA Period elapsed callbacks */ + htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt; + htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)pData, (uint32_t)&htim->Instance->ARR, Length) != HAL_OK) + { + return HAL_ERROR; + } + + /* Enable the TIM Update DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_UPDATE); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Base generation in DMA mode. + * @param htim TIM Base handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Base_Stop_DMA(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_DMA_INSTANCE(htim->Instance)); + + /* Disable the TIM Update DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_UPDATE); + + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM state */ + htim->State = HAL_TIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @} + */ + +/** @defgroup TIM_Exported_Functions_Group2 TIM Output Compare functions + * @brief TIM Output Compare functions + * +@verbatim + ============================================================================== + ##### TIM Output Compare functions ##### + ============================================================================== + [..] + This section provides functions allowing to: + (+) Initialize and configure the TIM Output Compare. + (+) De-initialize the TIM Output Compare. + (+) Start the TIM Output Compare. + (+) Stop the TIM Output Compare. + (+) Start the TIM Output Compare and enable interrupt. + (+) Stop the TIM Output Compare and disable interrupt. + (+) Start the TIM Output Compare and enable DMA transfer. + (+) Stop the TIM Output Compare and disable DMA transfer. + +@endverbatim + * @{ + */ +/** + * @brief Initializes the TIM Output Compare according to the specified + * parameters in the TIM_HandleTypeDef and initializes the associated handle. + * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse) + * requires a timer reset to avoid unexpected direction + * due to DIR bit readonly in center aligned mode. + * Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init() + * @param htim TIM Output Compare handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim) +{ + /* Check the TIM handle allocation */ + if (htim == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode)); + assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); + assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload)); + + if (htim->State == HAL_TIM_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + htim->Lock = HAL_UNLOCKED; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + /* Reset interrupt callbacks to legacy weak callbacks */ + TIM_ResetCallback(htim); + + if (htim->OC_MspInitCallback == NULL) + { + htim->OC_MspInitCallback = HAL_TIM_OC_MspInit; + } + /* Init the low level hardware : GPIO, CLOCK, NVIC */ + htim->OC_MspInitCallback(htim); +#else + /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */ + HAL_TIM_OC_MspInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + + /* Set the TIM state */ + htim->State = HAL_TIM_STATE_BUSY; + + /* Init the base time for the Output Compare */ + TIM_Base_SetConfig(htim->Instance, &htim->Init); + + /* Initialize the DMA burst operation state */ + htim->DMABurstState = HAL_DMA_BURST_STATE_READY; + + /* Initialize the TIM channels state */ + TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY); + + /* Initialize the TIM state*/ + htim->State = HAL_TIM_STATE_READY; + + return HAL_OK; +} + +/** + * @brief DeInitializes the TIM peripheral + * @param htim TIM Output Compare handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OC_DeInit(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + + htim->State = HAL_TIM_STATE_BUSY; + + /* Disable the TIM Peripheral Clock */ + __HAL_TIM_DISABLE(htim); + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + if (htim->OC_MspDeInitCallback == NULL) + { + htim->OC_MspDeInitCallback = HAL_TIM_OC_MspDeInit; + } + /* DeInit the low level hardware */ + htim->OC_MspDeInitCallback(htim); +#else + /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */ + HAL_TIM_OC_MspDeInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + /* Change the DMA burst operation state */ + htim->DMABurstState = HAL_DMA_BURST_STATE_RESET; + + /* Change the TIM channels state */ + TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET); + TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET); + + /* Change TIM state */ + htim->State = HAL_TIM_STATE_RESET; + + /* Release Lock */ + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Initializes the TIM Output Compare MSP. + * @param htim TIM Output Compare handle + * @retval None + */ +__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_OC_MspInit could be implemented in the user file + */ +} + +/** + * @brief DeInitializes TIM Output Compare MSP. + * @param htim TIM Output Compare handle + * @retval None + */ +__weak void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_OC_MspDeInit could be implemented in the user file + */ +} + +/** + * @brief Starts the TIM Output Compare signal generation. + * @param htim TIM Output Compare handle + * @param Channel TIM Channel to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + /* Check the TIM channel state */ + if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY) + { + return HAL_ERROR; + } + + /* Set the TIM channel state */ + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY); + + /* Enable the Output compare channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Enable the main output */ + __HAL_TIM_MOE_ENABLE(htim); + } + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Output Compare signal generation. + * @param htim TIM Output Compare handle + * @param Channel TIM Channel to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + /* Disable the Output compare channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + } + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM channel state */ + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM Output Compare signal generation in interrupt mode. + * @param htim TIM Output Compare handle + * @param Channel TIM Channel to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + /* Check the TIM channel state */ + if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY) + { + return HAL_ERROR; + } + + /* Set the TIM channel state */ + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Enable the TIM Capture/Compare 1 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Enable the TIM Capture/Compare 2 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Enable the TIM Capture/Compare 3 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3); + break; + } + + case TIM_CHANNEL_4: + { + /* Enable the TIM Capture/Compare 4 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4); + break; + } + + default: + break; + } + + /* Enable the Output compare channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Enable the main output */ + __HAL_TIM_MOE_ENABLE(htim); + } + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Output Compare signal generation in interrupt mode. + * @param htim TIM Output Compare handle + * @param Channel TIM Channel to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Disable the TIM Capture/Compare 1 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Disable the TIM Capture/Compare 2 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Disable the TIM Capture/Compare 3 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3); + break; + } + + case TIM_CHANNEL_4: + { + /* Disable the TIM Capture/Compare 4 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4); + break; + } + + default: + break; + } + + /* Disable the Output compare channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + } + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM channel state */ + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM Output Compare signal generation in DMA mode. + * @param htim TIM Output Compare handle + * @param Channel TIM Channel to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @param pData The source Buffer address. + * @param Length The length of data to be transferred from memory to TIM peripheral + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + /* Set the TIM channel state */ + if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY) + { + return HAL_BUSY; + } + else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY) + { + if ((pData == NULL) && (Length > 0U)) + { + return HAL_ERROR; + } + else + { + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY); + } + } + else + { + return HAL_ERROR; + } + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK) + { + return HAL_ERROR; + } + + /* Enable the TIM Capture/Compare 1 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK) + { + return HAL_ERROR; + } + + /* Enable the TIM Capture/Compare 2 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK) + { + return HAL_ERROR; + } + /* Enable the TIM Capture/Compare 3 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3); + break; + } + + case TIM_CHANNEL_4: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length) != HAL_OK) + { + return HAL_ERROR; + } + /* Enable the TIM Capture/Compare 4 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4); + break; + } + + default: + break; + } + + /* Enable the Output compare channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Enable the main output */ + __HAL_TIM_MOE_ENABLE(htim); + } + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Output Compare signal generation in DMA mode. + * @param htim TIM Output Compare handle + * @param Channel TIM Channel to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Disable the TIM Capture/Compare 1 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]); + break; + } + + case TIM_CHANNEL_2: + { + /* Disable the TIM Capture/Compare 2 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]); + break; + } + + case TIM_CHANNEL_3: + { + /* Disable the TIM Capture/Compare 3 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]); + break; + } + + case TIM_CHANNEL_4: + { + /* Disable the TIM Capture/Compare 4 interrupt */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]); + break; + } + + default: + break; + } + + /* Disable the Output compare channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + } + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM channel state */ + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + + /* Return function status */ + return HAL_OK; +} + +/** + * @} + */ + +/** @defgroup TIM_Exported_Functions_Group3 TIM PWM functions + * @brief TIM PWM functions + * +@verbatim + ============================================================================== + ##### TIM PWM functions ##### + ============================================================================== + [..] + This section provides functions allowing to: + (+) Initialize and configure the TIM PWM. + (+) De-initialize the TIM PWM. + (+) Start the TIM PWM. + (+) Stop the TIM PWM. + (+) Start the TIM PWM and enable interrupt. + (+) Stop the TIM PWM and disable interrupt. + (+) Start the TIM PWM and enable DMA transfer. + (+) Stop the TIM PWM and disable DMA transfer. + +@endverbatim + * @{ + */ +/** + * @brief Initializes the TIM PWM Time Base according to the specified + * parameters in the TIM_HandleTypeDef and initializes the associated handle. + * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse) + * requires a timer reset to avoid unexpected direction + * due to DIR bit readonly in center aligned mode. + * Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init() + * @param htim TIM PWM handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim) +{ + /* Check the TIM handle allocation */ + if (htim == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode)); + assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); + assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload)); + + if (htim->State == HAL_TIM_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + htim->Lock = HAL_UNLOCKED; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + /* Reset interrupt callbacks to legacy weak callbacks */ + TIM_ResetCallback(htim); + + if (htim->PWM_MspInitCallback == NULL) + { + htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit; + } + /* Init the low level hardware : GPIO, CLOCK, NVIC */ + htim->PWM_MspInitCallback(htim); +#else + /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */ + HAL_TIM_PWM_MspInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + + /* Set the TIM state */ + htim->State = HAL_TIM_STATE_BUSY; + + /* Init the base time for the PWM */ + TIM_Base_SetConfig(htim->Instance, &htim->Init); + + /* Initialize the DMA burst operation state */ + htim->DMABurstState = HAL_DMA_BURST_STATE_READY; + + /* Initialize the TIM channels state */ + TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY); + + /* Initialize the TIM state*/ + htim->State = HAL_TIM_STATE_READY; + + return HAL_OK; +} + +/** + * @brief DeInitializes the TIM peripheral + * @param htim TIM PWM handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_PWM_DeInit(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + + htim->State = HAL_TIM_STATE_BUSY; + + /* Disable the TIM Peripheral Clock */ + __HAL_TIM_DISABLE(htim); + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + if (htim->PWM_MspDeInitCallback == NULL) + { + htim->PWM_MspDeInitCallback = HAL_TIM_PWM_MspDeInit; + } + /* DeInit the low level hardware */ + htim->PWM_MspDeInitCallback(htim); +#else + /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */ + HAL_TIM_PWM_MspDeInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + /* Change the DMA burst operation state */ + htim->DMABurstState = HAL_DMA_BURST_STATE_RESET; + + /* Change the TIM channels state */ + TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET); + TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET); + + /* Change TIM state */ + htim->State = HAL_TIM_STATE_RESET; + + /* Release Lock */ + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Initializes the TIM PWM MSP. + * @param htim TIM PWM handle + * @retval None + */ +__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_PWM_MspInit could be implemented in the user file + */ +} + +/** + * @brief DeInitializes TIM PWM MSP. + * @param htim TIM PWM handle + * @retval None + */ +__weak void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_PWM_MspDeInit could be implemented in the user file + */ +} + +/** + * @brief Starts the PWM signal generation. + * @param htim TIM handle + * @param Channel TIM Channels to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + /* Check the TIM channel state */ + if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY) + { + return HAL_ERROR; + } + + /* Set the TIM channel state */ + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY); + + /* Enable the Capture compare channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Enable the main output */ + __HAL_TIM_MOE_ENABLE(htim); + } + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the PWM signal generation. + * @param htim TIM PWM handle + * @param Channel TIM Channels to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + /* Disable the Capture compare channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + } + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM channel state */ + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the PWM signal generation in interrupt mode. + * @param htim TIM PWM handle + * @param Channel TIM Channel to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + uint32_t tmpsmcr; + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + /* Check the TIM channel state */ + if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY) + { + return HAL_ERROR; + } + + /* Set the TIM channel state */ + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Enable the TIM Capture/Compare 1 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Enable the TIM Capture/Compare 2 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Enable the TIM Capture/Compare 3 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3); + break; + } + + case TIM_CHANNEL_4: + { + /* Enable the TIM Capture/Compare 4 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4); + break; + } + + default: + break; + } + + /* Enable the Capture compare channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Enable the main output */ + __HAL_TIM_MOE_ENABLE(htim); + } + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the PWM signal generation in interrupt mode. + * @param htim TIM PWM handle + * @param Channel TIM Channels to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Disable the TIM Capture/Compare 1 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Disable the TIM Capture/Compare 2 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Disable the TIM Capture/Compare 3 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3); + break; + } + + case TIM_CHANNEL_4: + { + /* Disable the TIM Capture/Compare 4 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4); + break; + } + + default: + break; + } + + /* Disable the Capture compare channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + } + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM channel state */ + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM PWM signal generation in DMA mode. + * @param htim TIM PWM handle + * @param Channel TIM Channels to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @param pData The source Buffer address. + * @param Length The length of data to be transferred from memory to TIM peripheral + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + /* Set the TIM channel state */ + if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY) + { + return HAL_BUSY; + } + else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY) + { + if ((pData == NULL) && (Length > 0U)) + { + return HAL_ERROR; + } + else + { + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY); + } + } + else + { + return HAL_ERROR; + } + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK) + { + return HAL_ERROR; + } + + /* Enable the TIM Capture/Compare 1 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK) + { + return HAL_ERROR; + } + /* Enable the TIM Capture/Compare 2 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK) + { + return HAL_ERROR; + } + /* Enable the TIM Output Capture/Compare 3 request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3); + break; + } + + case TIM_CHANNEL_4: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length) != HAL_OK) + { + return HAL_ERROR; + } + /* Enable the TIM Capture/Compare 4 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4); + break; + } + + default: + break; + } + + /* Enable the Capture compare channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Enable the main output */ + __HAL_TIM_MOE_ENABLE(htim); + } + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM PWM signal generation in DMA mode. + * @param htim TIM PWM handle + * @param Channel TIM Channels to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Disable the TIM Capture/Compare 1 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]); + break; + } + + case TIM_CHANNEL_2: + { + /* Disable the TIM Capture/Compare 2 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]); + break; + } + + case TIM_CHANNEL_3: + { + /* Disable the TIM Capture/Compare 3 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]); + break; + } + + case TIM_CHANNEL_4: + { + /* Disable the TIM Capture/Compare 4 interrupt */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]); + break; + } + + default: + break; + } + + /* Disable the Capture compare channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + } + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM channel state */ + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + + /* Return function status */ + return HAL_OK; +} + +/** + * @} + */ + +/** @defgroup TIM_Exported_Functions_Group4 TIM Input Capture functions + * @brief TIM Input Capture functions + * +@verbatim + ============================================================================== + ##### TIM Input Capture functions ##### + ============================================================================== + [..] + This section provides functions allowing to: + (+) Initialize and configure the TIM Input Capture. + (+) De-initialize the TIM Input Capture. + (+) Start the TIM Input Capture. + (+) Stop the TIM Input Capture. + (+) Start the TIM Input Capture and enable interrupt. + (+) Stop the TIM Input Capture and disable interrupt. + (+) Start the TIM Input Capture and enable DMA transfer. + (+) Stop the TIM Input Capture and disable DMA transfer. + +@endverbatim + * @{ + */ +/** + * @brief Initializes the TIM Input Capture Time base according to the specified + * parameters in the TIM_HandleTypeDef and initializes the associated handle. + * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse) + * requires a timer reset to avoid unexpected direction + * due to DIR bit readonly in center aligned mode. + * Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init() + * @param htim TIM Input Capture handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim) +{ + /* Check the TIM handle allocation */ + if (htim == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode)); + assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); + assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload)); + + if (htim->State == HAL_TIM_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + htim->Lock = HAL_UNLOCKED; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + /* Reset interrupt callbacks to legacy weak callbacks */ + TIM_ResetCallback(htim); + + if (htim->IC_MspInitCallback == NULL) + { + htim->IC_MspInitCallback = HAL_TIM_IC_MspInit; + } + /* Init the low level hardware : GPIO, CLOCK, NVIC */ + htim->IC_MspInitCallback(htim); +#else + /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */ + HAL_TIM_IC_MspInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + + /* Set the TIM state */ + htim->State = HAL_TIM_STATE_BUSY; + + /* Init the base time for the input capture */ + TIM_Base_SetConfig(htim->Instance, &htim->Init); + + /* Initialize the DMA burst operation state */ + htim->DMABurstState = HAL_DMA_BURST_STATE_READY; + + /* Initialize the TIM channels state */ + TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY); + + /* Initialize the TIM state*/ + htim->State = HAL_TIM_STATE_READY; + + return HAL_OK; +} + +/** + * @brief DeInitializes the TIM peripheral + * @param htim TIM Input Capture handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_IC_DeInit(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + + htim->State = HAL_TIM_STATE_BUSY; + + /* Disable the TIM Peripheral Clock */ + __HAL_TIM_DISABLE(htim); + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + if (htim->IC_MspDeInitCallback == NULL) + { + htim->IC_MspDeInitCallback = HAL_TIM_IC_MspDeInit; + } + /* DeInit the low level hardware */ + htim->IC_MspDeInitCallback(htim); +#else + /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */ + HAL_TIM_IC_MspDeInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + /* Change the DMA burst operation state */ + htim->DMABurstState = HAL_DMA_BURST_STATE_RESET; + + /* Change the TIM channels state */ + TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET); + TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET); + + /* Change TIM state */ + htim->State = HAL_TIM_STATE_RESET; + + /* Release Lock */ + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Initializes the TIM Input Capture MSP. + * @param htim TIM Input Capture handle + * @retval None + */ +__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_IC_MspInit could be implemented in the user file + */ +} + +/** + * @brief DeInitializes TIM Input Capture MSP. + * @param htim TIM handle + * @retval None + */ +__weak void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_IC_MspDeInit could be implemented in the user file + */ +} + +/** + * @brief Starts the TIM Input Capture measurement. + * @param htim TIM Input Capture handle + * @param Channel TIM Channels to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + uint32_t tmpsmcr; + HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel); + HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel); + + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + /* Check the TIM channel state */ + if ((channel_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY)) + { + return HAL_ERROR; + } + + /* Set the TIM channel state */ + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY); + + /* Enable the Input Capture channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Input Capture measurement. + * @param htim TIM Input Capture handle + * @param Channel TIM Channels to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_IC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + /* Disable the Input Capture channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM channel state */ + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM Input Capture measurement in interrupt mode. + * @param htim TIM Input Capture handle + * @param Channel TIM Channels to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + uint32_t tmpsmcr; + HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel); + HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel); + + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + /* Check the TIM channel state */ + if ((channel_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY)) + { + return HAL_ERROR; + } + + /* Set the TIM channel state */ + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Enable the TIM Capture/Compare 1 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Enable the TIM Capture/Compare 2 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Enable the TIM Capture/Compare 3 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3); + break; + } + + case TIM_CHANNEL_4: + { + /* Enable the TIM Capture/Compare 4 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4); + break; + } + + default: + break; + } + /* Enable the Input Capture channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Input Capture measurement in interrupt mode. + * @param htim TIM Input Capture handle + * @param Channel TIM Channels to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Disable the TIM Capture/Compare 1 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Disable the TIM Capture/Compare 2 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Disable the TIM Capture/Compare 3 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3); + break; + } + + case TIM_CHANNEL_4: + { + /* Disable the TIM Capture/Compare 4 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4); + break; + } + + default: + break; + } + + /* Disable the Input Capture channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM channel state */ + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM Input Capture measurement in DMA mode. + * @param htim TIM Input Capture handle + * @param Channel TIM Channels to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @param pData The destination Buffer address. + * @param Length The length of data to be transferred from TIM peripheral to memory. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length) +{ + uint32_t tmpsmcr; + HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel); + HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel); + + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance)); + + /* Set the TIM channel state */ + if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY) + || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY)) + { + return HAL_BUSY; + } + else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY) + && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY)) + { + if ((pData == NULL) && (Length > 0U)) + { + return HAL_ERROR; + } + else + { + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY); + } + } + else + { + return HAL_ERROR; + } + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Set the DMA capture callbacks */ + htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length) != HAL_OK) + { + return HAL_ERROR; + } + /* Enable the TIM Capture/Compare 1 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Set the DMA capture callbacks */ + htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData, Length) != HAL_OK) + { + return HAL_ERROR; + } + /* Enable the TIM Capture/Compare 2 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Set the DMA capture callbacks */ + htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData, Length) != HAL_OK) + { + return HAL_ERROR; + } + /* Enable the TIM Capture/Compare 3 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3); + break; + } + + case TIM_CHANNEL_4: + { + /* Set the DMA capture callbacks */ + htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData, Length) != HAL_OK) + { + return HAL_ERROR; + } + /* Enable the TIM Capture/Compare 4 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4); + break; + } + + default: + break; + } + + /* Enable the Input Capture channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Input Capture measurement in DMA mode. + * @param htim TIM Input Capture handle + * @param Channel TIM Channels to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance)); + + /* Disable the Input Capture channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Disable the TIM Capture/Compare 1 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]); + break; + } + + case TIM_CHANNEL_2: + { + /* Disable the TIM Capture/Compare 2 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]); + break; + } + + case TIM_CHANNEL_3: + { + /* Disable the TIM Capture/Compare 3 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]); + break; + } + + case TIM_CHANNEL_4: + { + /* Disable the TIM Capture/Compare 4 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]); + break; + } + + default: + break; + } + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM channel state */ + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + + /* Return function status */ + return HAL_OK; +} +/** + * @} + */ + +/** @defgroup TIM_Exported_Functions_Group5 TIM One Pulse functions + * @brief TIM One Pulse functions + * +@verbatim + ============================================================================== + ##### TIM One Pulse functions ##### + ============================================================================== + [..] + This section provides functions allowing to: + (+) Initialize and configure the TIM One Pulse. + (+) De-initialize the TIM One Pulse. + (+) Start the TIM One Pulse. + (+) Stop the TIM One Pulse. + (+) Start the TIM One Pulse and enable interrupt. + (+) Stop the TIM One Pulse and disable interrupt. + (+) Start the TIM One Pulse and enable DMA transfer. + (+) Stop the TIM One Pulse and disable DMA transfer. + +@endverbatim + * @{ + */ +/** + * @brief Initializes the TIM One Pulse Time Base according to the specified + * parameters in the TIM_HandleTypeDef and initializes the associated handle. + * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse) + * requires a timer reset to avoid unexpected direction + * due to DIR bit readonly in center aligned mode. + * Ex: call @ref HAL_TIM_OnePulse_DeInit() before HAL_TIM_OnePulse_Init() + * @note When the timer instance is initialized in One Pulse mode, timer + * channels 1 and channel 2 are reserved and cannot be used for other + * purpose. + * @param htim TIM One Pulse handle + * @param OnePulseMode Select the One pulse mode. + * This parameter can be one of the following values: + * @arg TIM_OPMODE_SINGLE: Only one pulse will be generated. + * @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode) +{ + /* Check the TIM handle allocation */ + if (htim == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode)); + assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); + assert_param(IS_TIM_OPM_MODE(OnePulseMode)); + assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload)); + + if (htim->State == HAL_TIM_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + htim->Lock = HAL_UNLOCKED; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + /* Reset interrupt callbacks to legacy weak callbacks */ + TIM_ResetCallback(htim); + + if (htim->OnePulse_MspInitCallback == NULL) + { + htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit; + } + /* Init the low level hardware : GPIO, CLOCK, NVIC */ + htim->OnePulse_MspInitCallback(htim); +#else + /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */ + HAL_TIM_OnePulse_MspInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + + /* Set the TIM state */ + htim->State = HAL_TIM_STATE_BUSY; + + /* Configure the Time base in the One Pulse Mode */ + TIM_Base_SetConfig(htim->Instance, &htim->Init); + + /* Reset the OPM Bit */ + htim->Instance->CR1 &= ~TIM_CR1_OPM; + + /* Configure the OPM Mode */ + htim->Instance->CR1 |= OnePulseMode; + + /* Initialize the DMA burst operation state */ + htim->DMABurstState = HAL_DMA_BURST_STATE_READY; + + /* Initialize the TIM channels state */ + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + + /* Initialize the TIM state*/ + htim->State = HAL_TIM_STATE_READY; + + return HAL_OK; +} + +/** + * @brief DeInitializes the TIM One Pulse + * @param htim TIM One Pulse handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OnePulse_DeInit(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + + htim->State = HAL_TIM_STATE_BUSY; + + /* Disable the TIM Peripheral Clock */ + __HAL_TIM_DISABLE(htim); + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + if (htim->OnePulse_MspDeInitCallback == NULL) + { + htim->OnePulse_MspDeInitCallback = HAL_TIM_OnePulse_MspDeInit; + } + /* DeInit the low level hardware */ + htim->OnePulse_MspDeInitCallback(htim); +#else + /* DeInit the low level hardware: GPIO, CLOCK, NVIC */ + HAL_TIM_OnePulse_MspDeInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + /* Change the DMA burst operation state */ + htim->DMABurstState = HAL_DMA_BURST_STATE_RESET; + + /* Set the TIM channel state */ + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET); + + /* Change TIM state */ + htim->State = HAL_TIM_STATE_RESET; + + /* Release Lock */ + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Initializes the TIM One Pulse MSP. + * @param htim TIM One Pulse handle + * @retval None + */ +__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_OnePulse_MspInit could be implemented in the user file + */ +} + +/** + * @brief DeInitializes TIM One Pulse MSP. + * @param htim TIM One Pulse handle + * @retval None + */ +__weak void HAL_TIM_OnePulse_MspDeInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_OnePulse_MspDeInit could be implemented in the user file + */ +} + +/** + * @brief Starts the TIM One Pulse signal generation. + * @param htim TIM One Pulse handle + * @param OutputChannel TIM Channels to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OnePulse_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel) +{ + HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1); + HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2); + HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1); + HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2); + + /* Prevent unused argument(s) compilation warning */ + UNUSED(OutputChannel); + + /* Check the TIM channels state */ + if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY) + || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY)) + { + return HAL_ERROR; + } + + /* Set the TIM channels state */ + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + + /* Enable the Capture compare and the Input Capture channels + (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) + if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and + if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output + in all combinations, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be enabled together + + No need to enable the counter, it's enabled automatically by hardware + (the counter starts in response to a stimulus and generate a pulse */ + + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Enable the main output */ + __HAL_TIM_MOE_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM One Pulse signal generation. + * @param htim TIM One Pulse handle + * @param OutputChannel TIM Channels to be disable + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OnePulse_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(OutputChannel); + + /* Disable the Capture compare and the Input Capture channels + (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) + if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and + if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output + in all combinations, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be disabled together */ + + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + } + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM channels state */ + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM One Pulse signal generation in interrupt mode. + * @param htim TIM One Pulse handle + * @param OutputChannel TIM Channels to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel) +{ + HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1); + HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2); + HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1); + HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2); + + /* Prevent unused argument(s) compilation warning */ + UNUSED(OutputChannel); + + /* Check the TIM channels state */ + if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY) + || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY)) + { + return HAL_ERROR; + } + + /* Set the TIM channels state */ + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + + /* Enable the Capture compare and the Input Capture channels + (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) + if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and + if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output + in all combinations, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be enabled together + + No need to enable the counter, it's enabled automatically by hardware + (the counter starts in response to a stimulus and generate a pulse */ + + /* Enable the TIM Capture/Compare 1 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1); + + /* Enable the TIM Capture/Compare 2 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2); + + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Enable the main output */ + __HAL_TIM_MOE_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM One Pulse signal generation in interrupt mode. + * @param htim TIM One Pulse handle + * @param OutputChannel TIM Channels to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OnePulse_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(OutputChannel); + + /* Disable the TIM Capture/Compare 1 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1); + + /* Disable the TIM Capture/Compare 2 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2); + + /* Disable the Capture compare and the Input Capture channels + (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) + if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and + if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output + in all combinations, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be disabled together */ + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + } + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM channels state */ + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + + /* Return function status */ + return HAL_OK; +} + +/** + * @} + */ + +/** @defgroup TIM_Exported_Functions_Group6 TIM Encoder functions + * @brief TIM Encoder functions + * +@verbatim + ============================================================================== + ##### TIM Encoder functions ##### + ============================================================================== + [..] + This section provides functions allowing to: + (+) Initialize and configure the TIM Encoder. + (+) De-initialize the TIM Encoder. + (+) Start the TIM Encoder. + (+) Stop the TIM Encoder. + (+) Start the TIM Encoder and enable interrupt. + (+) Stop the TIM Encoder and disable interrupt. + (+) Start the TIM Encoder and enable DMA transfer. + (+) Stop the TIM Encoder and disable DMA transfer. + +@endverbatim + * @{ + */ +/** + * @brief Initializes the TIM Encoder Interface and initialize the associated handle. + * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse) + * requires a timer reset to avoid unexpected direction + * due to DIR bit readonly in center aligned mode. + * Ex: call @ref HAL_TIM_Encoder_DeInit() before HAL_TIM_Encoder_Init() + * @note Encoder mode and External clock mode 2 are not compatible and must not be selected together + * Ex: A call for @ref HAL_TIM_Encoder_Init will erase the settings of @ref HAL_TIM_ConfigClockSource + * using TIM_CLOCKSOURCE_ETRMODE2 and vice versa + * @note When the timer instance is initialized in Encoder mode, timer + * channels 1 and channel 2 are reserved and cannot be used for other + * purpose. + * @param htim TIM Encoder Interface handle + * @param sConfig TIM Encoder Interface configuration structure + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, TIM_Encoder_InitTypeDef *sConfig) +{ + uint32_t tmpsmcr; + uint32_t tmpccmr1; + uint32_t tmpccer; + + /* Check the TIM handle allocation */ + if (htim == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance)); + assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode)); + assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); + assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload)); + assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode)); + assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection)); + assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection)); + assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC1Polarity)); + assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC2Polarity)); + assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler)); + assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler)); + assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter)); + assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter)); + + if (htim->State == HAL_TIM_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + htim->Lock = HAL_UNLOCKED; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + /* Reset interrupt callbacks to legacy weak callbacks */ + TIM_ResetCallback(htim); + + if (htim->Encoder_MspInitCallback == NULL) + { + htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit; + } + /* Init the low level hardware : GPIO, CLOCK, NVIC */ + htim->Encoder_MspInitCallback(htim); +#else + /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */ + HAL_TIM_Encoder_MspInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + + /* Set the TIM state */ + htim->State = HAL_TIM_STATE_BUSY; + + /* Reset the SMS and ECE bits */ + htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE); + + /* Configure the Time base in the Encoder Mode */ + TIM_Base_SetConfig(htim->Instance, &htim->Init); + + /* Get the TIMx SMCR register value */ + tmpsmcr = htim->Instance->SMCR; + + /* Get the TIMx CCMR1 register value */ + tmpccmr1 = htim->Instance->CCMR1; + + /* Get the TIMx CCER register value */ + tmpccer = htim->Instance->CCER; + + /* Set the encoder Mode */ + tmpsmcr |= sConfig->EncoderMode; + + /* Select the Capture Compare 1 and the Capture Compare 2 as input */ + tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S); + tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U)); + + /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */ + tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC); + tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F); + tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U); + tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U); + + /* Set the TI1 and the TI2 Polarities */ + tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P); + tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP); + tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U); + + /* Write to TIMx SMCR */ + htim->Instance->SMCR = tmpsmcr; + + /* Write to TIMx CCMR1 */ + htim->Instance->CCMR1 = tmpccmr1; + + /* Write to TIMx CCER */ + htim->Instance->CCER = tmpccer; + + /* Initialize the DMA burst operation state */ + htim->DMABurstState = HAL_DMA_BURST_STATE_READY; + + /* Set the TIM channels state */ + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + + /* Initialize the TIM state*/ + htim->State = HAL_TIM_STATE_READY; + + return HAL_OK; +} + + +/** + * @brief DeInitializes the TIM Encoder interface + * @param htim TIM Encoder Interface handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Encoder_DeInit(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + + htim->State = HAL_TIM_STATE_BUSY; + + /* Disable the TIM Peripheral Clock */ + __HAL_TIM_DISABLE(htim); + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + if (htim->Encoder_MspDeInitCallback == NULL) + { + htim->Encoder_MspDeInitCallback = HAL_TIM_Encoder_MspDeInit; + } + /* DeInit the low level hardware */ + htim->Encoder_MspDeInitCallback(htim); +#else + /* DeInit the low level hardware: GPIO, CLOCK, NVIC */ + HAL_TIM_Encoder_MspDeInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + /* Change the DMA burst operation state */ + htim->DMABurstState = HAL_DMA_BURST_STATE_RESET; + + /* Set the TIM channels state */ + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET); + + /* Change TIM state */ + htim->State = HAL_TIM_STATE_RESET; + + /* Release Lock */ + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Initializes the TIM Encoder Interface MSP. + * @param htim TIM Encoder Interface handle + * @retval None + */ +__weak void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_Encoder_MspInit could be implemented in the user file + */ +} + +/** + * @brief DeInitializes TIM Encoder Interface MSP. + * @param htim TIM Encoder Interface handle + * @retval None + */ +__weak void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_Encoder_MspDeInit could be implemented in the user file + */ +} + +/** + * @brief Starts the TIM Encoder Interface. + * @param htim TIM Encoder Interface handle + * @param Channel TIM Channels to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1); + HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2); + HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1); + HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2); + + /* Check the parameters */ + assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance)); + + /* Set the TIM channel(s) state */ + if (Channel == TIM_CHANNEL_1) + { + if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)) + { + return HAL_ERROR; + } + else + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + } + } + else if (Channel == TIM_CHANNEL_2) + { + if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY)) + { + return HAL_ERROR; + } + else + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + } + } + else + { + if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY) + || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY)) + { + return HAL_ERROR; + } + else + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + } + } + + /* Enable the encoder interface channels */ + switch (Channel) + { + case TIM_CHANNEL_1: + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); + break; + } + + case TIM_CHANNEL_2: + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); + break; + } + + default : + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); + break; + } + } + /* Enable the Peripheral */ + __HAL_TIM_ENABLE(htim); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Encoder Interface. + * @param htim TIM Encoder Interface handle + * @param Channel TIM Channels to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance)); + + /* Disable the Input Capture channels 1 and 2 + (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */ + switch (Channel) + { + case TIM_CHANNEL_1: + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); + break; + } + + case TIM_CHANNEL_2: + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE); + break; + } + + default : + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE); + break; + } + } + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM channel(s) state */ + if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2)) + { + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + } + else + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM Encoder Interface in interrupt mode. + * @param htim TIM Encoder Interface handle + * @param Channel TIM Channels to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1); + HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2); + HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1); + HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2); + + /* Check the parameters */ + assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance)); + + /* Set the TIM channel(s) state */ + if (Channel == TIM_CHANNEL_1) + { + if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)) + { + return HAL_ERROR; + } + else + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + } + } + else if (Channel == TIM_CHANNEL_2) + { + if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY)) + { + return HAL_ERROR; + } + else + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + } + } + else + { + if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY) + || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY)) + { + return HAL_ERROR; + } + else + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + } + } + + /* Enable the encoder interface channels */ + /* Enable the capture compare Interrupts 1 and/or 2 */ + switch (Channel) + { + case TIM_CHANNEL_1: + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1); + break; + } + + case TIM_CHANNEL_2: + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2); + break; + } + + default : + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1); + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2); + break; + } + } + + /* Enable the Peripheral */ + __HAL_TIM_ENABLE(htim); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Encoder Interface in interrupt mode. + * @param htim TIM Encoder Interface handle + * @param Channel TIM Channels to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Encoder_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance)); + + /* Disable the Input Capture channels 1 and 2 + (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */ + if (Channel == TIM_CHANNEL_1) + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); + + /* Disable the capture compare Interrupts 1 */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1); + } + else if (Channel == TIM_CHANNEL_2) + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE); + + /* Disable the capture compare Interrupts 2 */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2); + } + else + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE); + + /* Disable the capture compare Interrupts 1 and 2 */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1); + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2); + } + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM channel(s) state */ + if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2)) + { + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + } + else + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM Encoder Interface in DMA mode. + * @param htim TIM Encoder Interface handle + * @param Channel TIM Channels to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected + * @param pData1 The destination Buffer address for IC1. + * @param pData2 The destination Buffer address for IC2. + * @param Length The length of data to be transferred from TIM peripheral to memory. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Encoder_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData1, + uint32_t *pData2, uint16_t Length) +{ + HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1); + HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2); + HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1); + HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2); + + /* Check the parameters */ + assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance)); + + /* Set the TIM channel(s) state */ + if (Channel == TIM_CHANNEL_1) + { + if ((channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY) + || (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)) + { + return HAL_BUSY; + } + else if ((channel_1_state == HAL_TIM_CHANNEL_STATE_READY) + && (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_READY)) + { + if ((pData1 == NULL) && (Length > 0U)) + { + return HAL_ERROR; + } + else + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + } + } + else + { + return HAL_ERROR; + } + } + else if (Channel == TIM_CHANNEL_2) + { + if ((channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY) + || (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY)) + { + return HAL_BUSY; + } + else if ((channel_2_state == HAL_TIM_CHANNEL_STATE_READY) + && (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_READY)) + { + if ((pData2 == NULL) && (Length > 0U)) + { + return HAL_ERROR; + } + else + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + } + } + else + { + return HAL_ERROR; + } + } + else + { + if ((channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY) + || (channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY) + || (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY) + || (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY)) + { + return HAL_BUSY; + } + else if ((channel_1_state == HAL_TIM_CHANNEL_STATE_READY) + && (channel_2_state == HAL_TIM_CHANNEL_STATE_READY) + && (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_READY) + && (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_READY)) + { + if ((((pData1 == NULL) || (pData2 == NULL))) && (Length > 0U)) + { + return HAL_ERROR; + } + else + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + } + } + else + { + return HAL_ERROR; + } + } + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Set the DMA capture callbacks */ + htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData1, Length) != HAL_OK) + { + return HAL_ERROR; + } + /* Enable the TIM Input Capture DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1); + + /* Enable the Peripheral */ + __HAL_TIM_ENABLE(htim); + + /* Enable the Capture compare channel */ + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); + break; + } + + case TIM_CHANNEL_2: + { + /* Set the DMA capture callbacks */ + htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError; + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2, Length) != HAL_OK) + { + return HAL_ERROR; + } + /* Enable the TIM Input Capture DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2); + + /* Enable the Peripheral */ + __HAL_TIM_ENABLE(htim); + + /* Enable the Capture compare channel */ + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); + break; + } + + case TIM_CHANNEL_ALL: + { + /* Set the DMA capture callbacks */ + htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData1, Length) != HAL_OK) + { + return HAL_ERROR; + } + + /* Set the DMA capture callbacks */ + htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2, Length) != HAL_OK) + { + return HAL_ERROR; + } + /* Enable the Peripheral */ + __HAL_TIM_ENABLE(htim); + + /* Enable the Capture compare channel */ + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); + + /* Enable the TIM Input Capture DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1); + /* Enable the TIM Input Capture DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2); + break; + } + + default: + break; + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Encoder Interface in DMA mode. + * @param htim TIM Encoder Interface handle + * @param Channel TIM Channels to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Encoder_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance)); + + /* Disable the Input Capture channels 1 and 2 + (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */ + if (Channel == TIM_CHANNEL_1) + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); + + /* Disable the capture compare DMA Request 1 */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]); + } + else if (Channel == TIM_CHANNEL_2) + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE); + + /* Disable the capture compare DMA Request 2 */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]); + } + else + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE); + + /* Disable the capture compare DMA Request 1 and 2 */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1); + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]); + } + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM channel(s) state */ + if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2)) + { + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + } + else + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @} + */ +/** @defgroup TIM_Exported_Functions_Group7 TIM IRQ handler management + * @brief TIM IRQ handler management + * +@verbatim + ============================================================================== + ##### IRQ handler management ##### + ============================================================================== + [..] + This section provides Timer IRQ handler function. + +@endverbatim + * @{ + */ +/** + * @brief This function handles TIM interrupts requests. + * @param htim TIM handle + * @retval None + */ +void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim) +{ + /* Capture compare 1 event */ + if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET) + { + if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET) + { + { + __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1); + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1; + + /* Input capture event */ + if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U) + { +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->IC_CaptureCallback(htim); +#else + HAL_TIM_IC_CaptureCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + /* Output compare event */ + else + { +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->OC_DelayElapsedCallback(htim); + htim->PWM_PulseFinishedCallback(htim); +#else + HAL_TIM_OC_DelayElapsedCallback(htim); + HAL_TIM_PWM_PulseFinishedCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED; + } + } + } + /* Capture compare 2 event */ + if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET) + { + if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET) + { + __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2); + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2; + /* Input capture event */ + if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U) + { +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->IC_CaptureCallback(htim); +#else + HAL_TIM_IC_CaptureCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + /* Output compare event */ + else + { +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->OC_DelayElapsedCallback(htim); + htim->PWM_PulseFinishedCallback(htim); +#else + HAL_TIM_OC_DelayElapsedCallback(htim); + HAL_TIM_PWM_PulseFinishedCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED; + } + } + /* Capture compare 3 event */ + if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET) + { + if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET) + { + __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3); + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3; + /* Input capture event */ + if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U) + { +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->IC_CaptureCallback(htim); +#else + HAL_TIM_IC_CaptureCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + /* Output compare event */ + else + { +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->OC_DelayElapsedCallback(htim); + htim->PWM_PulseFinishedCallback(htim); +#else + HAL_TIM_OC_DelayElapsedCallback(htim); + HAL_TIM_PWM_PulseFinishedCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED; + } + } + /* Capture compare 4 event */ + if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET) + { + if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET) + { + __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4); + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4; + /* Input capture event */ + if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U) + { +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->IC_CaptureCallback(htim); +#else + HAL_TIM_IC_CaptureCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + /* Output compare event */ + else + { +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->OC_DelayElapsedCallback(htim); + htim->PWM_PulseFinishedCallback(htim); +#else + HAL_TIM_OC_DelayElapsedCallback(htim); + HAL_TIM_PWM_PulseFinishedCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED; + } + } + /* TIM Update event */ + if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET) + { + if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET) + { + __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE); +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->PeriodElapsedCallback(htim); +#else + HAL_TIM_PeriodElapsedCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + } + /* TIM Break input event */ + if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET) + { + if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET) + { + __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK); +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->BreakCallback(htim); +#else + HAL_TIMEx_BreakCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + } + /* TIM Break2 input event */ + if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET) + { + if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET) + { + __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2); +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->Break2Callback(htim); +#else + HAL_TIMEx_Break2Callback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + } + /* TIM Trigger detection event */ + if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET) + { + if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET) + { + __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER); +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->TriggerCallback(htim); +#else + HAL_TIM_TriggerCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + } + /* TIM commutation event */ + if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET) + { + if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET) + { + __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM); +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->CommutationCallback(htim); +#else + HAL_TIMEx_CommutCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + } +} + +/** + * @} + */ + +/** @defgroup TIM_Exported_Functions_Group8 TIM Peripheral Control functions + * @brief TIM Peripheral Control functions + * +@verbatim + ============================================================================== + ##### Peripheral Control functions ##### + ============================================================================== + [..] + This section provides functions allowing to: + (+) Configure The Input Output channels for OC, PWM, IC or One Pulse mode. + (+) Configure External Clock source. + (+) Configure Complementary channels, break features and dead time. + (+) Configure Master and the Slave synchronization. + (+) Configure the DMA Burst Mode. + +@endverbatim + * @{ + */ + +/** + * @brief Initializes the TIM Output Compare Channels according to the specified + * parameters in the TIM_OC_InitTypeDef. + * @param htim TIM Output Compare handle + * @param sConfig TIM Output Compare configuration structure + * @param Channel TIM Channels to configure + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim, + TIM_OC_InitTypeDef *sConfig, + uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CHANNELS(Channel)); + assert_param(IS_TIM_OC_MODE(sConfig->OCMode)); + assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity)); + + /* Process Locked */ + __HAL_LOCK(htim); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Check the parameters */ + assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); + + /* Configure the TIM Channel 1 in Output Compare */ + TIM_OC1_SetConfig(htim->Instance, sConfig); + break; + } + + case TIM_CHANNEL_2: + { + /* Check the parameters */ + assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); + + /* Configure the TIM Channel 2 in Output Compare */ + TIM_OC2_SetConfig(htim->Instance, sConfig); + break; + } + + case TIM_CHANNEL_3: + { + /* Check the parameters */ + assert_param(IS_TIM_CC3_INSTANCE(htim->Instance)); + + /* Configure the TIM Channel 3 in Output Compare */ + TIM_OC3_SetConfig(htim->Instance, sConfig); + break; + } + + case TIM_CHANNEL_4: + { + /* Check the parameters */ + assert_param(IS_TIM_CC4_INSTANCE(htim->Instance)); + + /* Configure the TIM Channel 4 in Output Compare */ + TIM_OC4_SetConfig(htim->Instance, sConfig); + break; + } + + case TIM_CHANNEL_5: + { + /* Check the parameters */ + assert_param(IS_TIM_CC5_INSTANCE(htim->Instance)); + + /* Configure the TIM Channel 5 in Output Compare */ + TIM_OC5_SetConfig(htim->Instance, sConfig); + break; + } + + case TIM_CHANNEL_6: + { + /* Check the parameters */ + assert_param(IS_TIM_CC6_INSTANCE(htim->Instance)); + + /* Configure the TIM Channel 6 in Output Compare */ + TIM_OC6_SetConfig(htim->Instance, sConfig); + break; + } + + default: + break; + } + + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Initializes the TIM Input Capture Channels according to the specified + * parameters in the TIM_IC_InitTypeDef. + * @param htim TIM IC handle + * @param sConfig TIM Input Capture configuration structure + * @param Channel TIM Channel to configure + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); + assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity)); + assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection)); + assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler)); + assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter)); + + /* Process Locked */ + __HAL_LOCK(htim); + + if (Channel == TIM_CHANNEL_1) + { + /* TI1 Configuration */ + TIM_TI1_SetConfig(htim->Instance, + sConfig->ICPolarity, + sConfig->ICSelection, + sConfig->ICFilter); + + /* Reset the IC1PSC Bits */ + htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC; + + /* Set the IC1PSC value */ + htim->Instance->CCMR1 |= sConfig->ICPrescaler; + } + else if (Channel == TIM_CHANNEL_2) + { + /* TI2 Configuration */ + assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); + + TIM_TI2_SetConfig(htim->Instance, + sConfig->ICPolarity, + sConfig->ICSelection, + sConfig->ICFilter); + + /* Reset the IC2PSC Bits */ + htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC; + + /* Set the IC2PSC value */ + htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U); + } + else if (Channel == TIM_CHANNEL_3) + { + /* TI3 Configuration */ + assert_param(IS_TIM_CC3_INSTANCE(htim->Instance)); + + TIM_TI3_SetConfig(htim->Instance, + sConfig->ICPolarity, + sConfig->ICSelection, + sConfig->ICFilter); + + /* Reset the IC3PSC Bits */ + htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC; + + /* Set the IC3PSC value */ + htim->Instance->CCMR2 |= sConfig->ICPrescaler; + } + else + { + /* TI4 Configuration */ + assert_param(IS_TIM_CC4_INSTANCE(htim->Instance)); + + TIM_TI4_SetConfig(htim->Instance, + sConfig->ICPolarity, + sConfig->ICSelection, + sConfig->ICFilter); + + /* Reset the IC4PSC Bits */ + htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC; + + /* Set the IC4PSC value */ + htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U); + } + + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Initializes the TIM PWM channels according to the specified + * parameters in the TIM_OC_InitTypeDef. + * @param htim TIM PWM handle + * @param sConfig TIM PWM configuration structure + * @param Channel TIM Channels to be configured + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, + TIM_OC_InitTypeDef *sConfig, + uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CHANNELS(Channel)); + assert_param(IS_TIM_PWM_MODE(sConfig->OCMode)); + assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity)); + assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode)); + + /* Process Locked */ + __HAL_LOCK(htim); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Check the parameters */ + assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); + + /* Configure the Channel 1 in PWM mode */ + TIM_OC1_SetConfig(htim->Instance, sConfig); + + /* Set the Preload enable bit for channel1 */ + htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE; + + /* Configure the Output Fast mode */ + htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE; + htim->Instance->CCMR1 |= sConfig->OCFastMode; + break; + } + + case TIM_CHANNEL_2: + { + /* Check the parameters */ + assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); + + /* Configure the Channel 2 in PWM mode */ + TIM_OC2_SetConfig(htim->Instance, sConfig); + + /* Set the Preload enable bit for channel2 */ + htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE; + + /* Configure the Output Fast mode */ + htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE; + htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U; + break; + } + + case TIM_CHANNEL_3: + { + /* Check the parameters */ + assert_param(IS_TIM_CC3_INSTANCE(htim->Instance)); + + /* Configure the Channel 3 in PWM mode */ + TIM_OC3_SetConfig(htim->Instance, sConfig); + + /* Set the Preload enable bit for channel3 */ + htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE; + + /* Configure the Output Fast mode */ + htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE; + htim->Instance->CCMR2 |= sConfig->OCFastMode; + break; + } + + case TIM_CHANNEL_4: + { + /* Check the parameters */ + assert_param(IS_TIM_CC4_INSTANCE(htim->Instance)); + + /* Configure the Channel 4 in PWM mode */ + TIM_OC4_SetConfig(htim->Instance, sConfig); + + /* Set the Preload enable bit for channel4 */ + htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE; + + /* Configure the Output Fast mode */ + htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE; + htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U; + break; + } + + case TIM_CHANNEL_5: + { + /* Check the parameters */ + assert_param(IS_TIM_CC5_INSTANCE(htim->Instance)); + + /* Configure the Channel 5 in PWM mode */ + TIM_OC5_SetConfig(htim->Instance, sConfig); + + /* Set the Preload enable bit for channel5*/ + htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE; + + /* Configure the Output Fast mode */ + htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE; + htim->Instance->CCMR3 |= sConfig->OCFastMode; + break; + } + + case TIM_CHANNEL_6: + { + /* Check the parameters */ + assert_param(IS_TIM_CC6_INSTANCE(htim->Instance)); + + /* Configure the Channel 6 in PWM mode */ + TIM_OC6_SetConfig(htim->Instance, sConfig); + + /* Set the Preload enable bit for channel6 */ + htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE; + + /* Configure the Output Fast mode */ + htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE; + htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U; + break; + } + + default: + break; + } + + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Initializes the TIM One Pulse Channels according to the specified + * parameters in the TIM_OnePulse_InitTypeDef. + * @param htim TIM One Pulse handle + * @param sConfig TIM One Pulse configuration structure + * @param OutputChannel TIM output channel to configure + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @param InputChannel TIM input Channel to configure + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @note To output a waveform with a minimum delay user can enable the fast + * mode by calling the @ref __HAL_TIM_ENABLE_OCxFAST macro. Then CCx + * output is forced in response to the edge detection on TIx input, + * without taking in account the comparison. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OnePulse_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OnePulse_InitTypeDef *sConfig, + uint32_t OutputChannel, uint32_t InputChannel) +{ + TIM_OC_InitTypeDef temp1; + + /* Check the parameters */ + assert_param(IS_TIM_OPM_CHANNELS(OutputChannel)); + assert_param(IS_TIM_OPM_CHANNELS(InputChannel)); + + if (OutputChannel != InputChannel) + { + /* Process Locked */ + __HAL_LOCK(htim); + + htim->State = HAL_TIM_STATE_BUSY; + + /* Extract the Output compare configuration from sConfig structure */ + temp1.OCMode = sConfig->OCMode; + temp1.Pulse = sConfig->Pulse; + temp1.OCPolarity = sConfig->OCPolarity; + temp1.OCNPolarity = sConfig->OCNPolarity; + temp1.OCIdleState = sConfig->OCIdleState; + temp1.OCNIdleState = sConfig->OCNIdleState; + + switch (OutputChannel) + { + case TIM_CHANNEL_1: + { + assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); + + TIM_OC1_SetConfig(htim->Instance, &temp1); + break; + } + case TIM_CHANNEL_2: + { + assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); + + TIM_OC2_SetConfig(htim->Instance, &temp1); + break; + } + default: + break; + } + + switch (InputChannel) + { + case TIM_CHANNEL_1: + { + assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); + + TIM_TI1_SetConfig(htim->Instance, sConfig->ICPolarity, + sConfig->ICSelection, sConfig->ICFilter); + + /* Reset the IC1PSC Bits */ + htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC; + + /* Select the Trigger source */ + htim->Instance->SMCR &= ~TIM_SMCR_TS; + htim->Instance->SMCR |= TIM_TS_TI1FP1; + + /* Select the Slave Mode */ + htim->Instance->SMCR &= ~TIM_SMCR_SMS; + htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER; + break; + } + case TIM_CHANNEL_2: + { + assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); + + TIM_TI2_SetConfig(htim->Instance, sConfig->ICPolarity, + sConfig->ICSelection, sConfig->ICFilter); + + /* Reset the IC2PSC Bits */ + htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC; + + /* Select the Trigger source */ + htim->Instance->SMCR &= ~TIM_SMCR_TS; + htim->Instance->SMCR |= TIM_TS_TI2FP2; + + /* Select the Slave Mode */ + htim->Instance->SMCR &= ~TIM_SMCR_SMS; + htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER; + break; + } + + default: + break; + } + + htim->State = HAL_TIM_STATE_READY; + + __HAL_UNLOCK(htim); + + return HAL_OK; + } + else + { + return HAL_ERROR; + } +} + +/** + * @brief Configure the DMA Burst to transfer Data from the memory to the TIM peripheral + * @param htim TIM handle + * @param BurstBaseAddress TIM Base address from where the DMA will start the Data write + * This parameter can be one of the following values: + * @arg TIM_DMABASE_CR1 + * @arg TIM_DMABASE_CR2 + * @arg TIM_DMABASE_SMCR + * @arg TIM_DMABASE_DIER + * @arg TIM_DMABASE_SR + * @arg TIM_DMABASE_EGR + * @arg TIM_DMABASE_CCMR1 + * @arg TIM_DMABASE_CCMR2 + * @arg TIM_DMABASE_CCER + * @arg TIM_DMABASE_CNT + * @arg TIM_DMABASE_PSC + * @arg TIM_DMABASE_ARR + * @arg TIM_DMABASE_RCR + * @arg TIM_DMABASE_CCR1 + * @arg TIM_DMABASE_CCR2 + * @arg TIM_DMABASE_CCR3 + * @arg TIM_DMABASE_CCR4 + * @arg TIM_DMABASE_BDTR + * @arg TIM_DMABASE_OR1 + * @arg TIM_DMABASE_CCMR3 + * @arg TIM_DMABASE_CCR5 + * @arg TIM_DMABASE_CCR6 + * @arg TIM_DMABASE_OR2 + * @arg TIM_DMABASE_OR3 + * @param BurstRequestSrc TIM DMA Request sources + * This parameter can be one of the following values: + * @arg TIM_DMA_UPDATE: TIM update Interrupt source + * @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source + * @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source + * @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source + * @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source + * @arg TIM_DMA_COM: TIM Commutation DMA source + * @arg TIM_DMA_TRIGGER: TIM Trigger DMA source + * @param BurstBuffer The Buffer address. + * @param BurstLength DMA Burst length. This parameter can be one value + * between: TIM_DMABURSTLENGTH_1TRANSFER and TIM_DMABURSTLENGTH_18TRANSFERS. + * @note This function should be used only when BurstLength is equal to DMA data transfer length. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, + uint32_t BurstRequestSrc, uint32_t *BurstBuffer, uint32_t BurstLength) +{ + return HAL_TIM_DMABurst_MultiWriteStart(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, BurstLength, + ((BurstLength) >> 8U) + 1U); +} + +/** + * @brief Configure the DMA Burst to transfer multiple Data from the memory to the TIM peripheral + * @param htim TIM handle + * @param BurstBaseAddress TIM Base address from where the DMA will start the Data write + * This parameter can be one of the following values: + * @arg TIM_DMABASE_CR1 + * @arg TIM_DMABASE_CR2 + * @arg TIM_DMABASE_SMCR + * @arg TIM_DMABASE_DIER + * @arg TIM_DMABASE_SR + * @arg TIM_DMABASE_EGR + * @arg TIM_DMABASE_CCMR1 + * @arg TIM_DMABASE_CCMR2 + * @arg TIM_DMABASE_CCER + * @arg TIM_DMABASE_CNT + * @arg TIM_DMABASE_PSC + * @arg TIM_DMABASE_ARR + * @arg TIM_DMABASE_RCR + * @arg TIM_DMABASE_CCR1 + * @arg TIM_DMABASE_CCR2 + * @arg TIM_DMABASE_CCR3 + * @arg TIM_DMABASE_CCR4 + * @arg TIM_DMABASE_BDTR + * @arg TIM_DMABASE_OR1 + * @arg TIM_DMABASE_CCMR3 + * @arg TIM_DMABASE_CCR5 + * @arg TIM_DMABASE_CCR6 + * @arg TIM_DMABASE_OR2 + * @arg TIM_DMABASE_OR3 + * @param BurstRequestSrc TIM DMA Request sources + * This parameter can be one of the following values: + * @arg TIM_DMA_UPDATE: TIM update Interrupt source + * @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source + * @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source + * @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source + * @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source + * @arg TIM_DMA_COM: TIM Commutation DMA source + * @arg TIM_DMA_TRIGGER: TIM Trigger DMA source + * @param BurstBuffer The Buffer address. + * @param BurstLength DMA Burst length. This parameter can be one value + * between: TIM_DMABURSTLENGTH_1TRANSFER and TIM_DMABURSTLENGTH_18TRANSFERS. + * @param DataLength Data length. This parameter can be one value + * between 1 and 0xFFFF. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_DMABurst_MultiWriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, + uint32_t BurstRequestSrc, uint32_t *BurstBuffer, + uint32_t BurstLength, uint32_t DataLength) +{ + /* Check the parameters */ + assert_param(IS_TIM_DMABURST_INSTANCE(htim->Instance)); + assert_param(IS_TIM_DMA_BASE(BurstBaseAddress)); + assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc)); + assert_param(IS_TIM_DMA_LENGTH(BurstLength)); + assert_param(IS_TIM_DMA_DATA_LENGTH(DataLength)); + + if (htim->DMABurstState == HAL_DMA_BURST_STATE_BUSY) + { + return HAL_BUSY; + } + else if (htim->DMABurstState == HAL_DMA_BURST_STATE_READY) + { + if ((BurstBuffer == NULL) && (BurstLength > 0U)) + { + return HAL_ERROR; + } + else + { + htim->DMABurstState = HAL_DMA_BURST_STATE_BUSY; + } + } + else + { + /* nothing to do */ + } + switch (BurstRequestSrc) + { + case TIM_DMA_UPDATE: + { + /* Set the DMA Period elapsed callbacks */ + htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt; + htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)BurstBuffer, + (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK) + { + return HAL_ERROR; + } + break; + } + case TIM_DMA_CC1: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)BurstBuffer, + (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK) + { + return HAL_ERROR; + } + break; + } + case TIM_DMA_CC2: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)BurstBuffer, + (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK) + { + return HAL_ERROR; + } + break; + } + case TIM_DMA_CC3: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)BurstBuffer, + (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK) + { + return HAL_ERROR; + } + break; + } + case TIM_DMA_CC4: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)BurstBuffer, + (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK) + { + return HAL_ERROR; + } + break; + } + case TIM_DMA_COM: + { + /* Set the DMA commutation callbacks */ + htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback = TIMEx_DMACommutationCplt; + htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback = TIMEx_DMACommutationHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)BurstBuffer, + (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK) + { + return HAL_ERROR; + } + break; + } + case TIM_DMA_TRIGGER: + { + /* Set the DMA trigger callbacks */ + htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt; + htim->hdma[TIM_DMA_ID_TRIGGER]->XferHalfCpltCallback = TIM_DMATriggerHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)BurstBuffer, + (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK) + { + return HAL_ERROR; + } + break; + } + default: + break; + } + + /* Configure the DMA Burst Mode */ + htim->Instance->DCR = (BurstBaseAddress | BurstLength); + /* Enable the TIM DMA Request */ + __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM DMA Burst mode + * @param htim TIM handle + * @param BurstRequestSrc TIM DMA Request sources to disable + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc) +{ + HAL_StatusTypeDef status = HAL_OK; + /* Check the parameters */ + assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc)); + + /* Abort the DMA transfer (at least disable the DMA channel) */ + switch (BurstRequestSrc) + { + case TIM_DMA_UPDATE: + { + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]); + break; + } + case TIM_DMA_CC1: + { + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]); + break; + } + case TIM_DMA_CC2: + { + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]); + break; + } + case TIM_DMA_CC3: + { + status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]); + break; + } + case TIM_DMA_CC4: + { + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]); + break; + } + case TIM_DMA_COM: + { + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_COMMUTATION]); + break; + } + case TIM_DMA_TRIGGER: + { + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_TRIGGER]); + break; + } + default: + break; + } + + if (HAL_OK == status) + { + /* Disable the TIM Update DMA request */ + __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc); + } + + /* Change the DMA burst operation state */ + htim->DMABurstState = HAL_DMA_BURST_STATE_READY; + + /* Return function status */ + return status; +} + +/** + * @brief Configure the DMA Burst to transfer Data from the TIM peripheral to the memory + * @param htim TIM handle + * @param BurstBaseAddress TIM Base address from where the DMA will start the Data read + * This parameter can be one of the following values: + * @arg TIM_DMABASE_CR1 + * @arg TIM_DMABASE_CR2 + * @arg TIM_DMABASE_SMCR + * @arg TIM_DMABASE_DIER + * @arg TIM_DMABASE_SR + * @arg TIM_DMABASE_EGR + * @arg TIM_DMABASE_CCMR1 + * @arg TIM_DMABASE_CCMR2 + * @arg TIM_DMABASE_CCER + * @arg TIM_DMABASE_CNT + * @arg TIM_DMABASE_PSC + * @arg TIM_DMABASE_ARR + * @arg TIM_DMABASE_RCR + * @arg TIM_DMABASE_CCR1 + * @arg TIM_DMABASE_CCR2 + * @arg TIM_DMABASE_CCR3 + * @arg TIM_DMABASE_CCR4 + * @arg TIM_DMABASE_BDTR + * @arg TIM_DMABASE_OR1 + * @arg TIM_DMABASE_CCMR3 + * @arg TIM_DMABASE_CCR5 + * @arg TIM_DMABASE_CCR6 + * @arg TIM_DMABASE_OR2 + * @arg TIM_DMABASE_OR3 + * @param BurstRequestSrc TIM DMA Request sources + * This parameter can be one of the following values: + * @arg TIM_DMA_UPDATE: TIM update Interrupt source + * @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source + * @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source + * @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source + * @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source + * @arg TIM_DMA_COM: TIM Commutation DMA source + * @arg TIM_DMA_TRIGGER: TIM Trigger DMA source + * @param BurstBuffer The Buffer address. + * @param BurstLength DMA Burst length. This parameter can be one value + * between: TIM_DMABURSTLENGTH_1TRANSFER and TIM_DMABURSTLENGTH_18TRANSFERS. + * @note This function should be used only when BurstLength is equal to DMA data transfer length. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, + uint32_t BurstRequestSrc, uint32_t *BurstBuffer, uint32_t BurstLength) +{ + return HAL_TIM_DMABurst_MultiReadStart(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, BurstLength, + ((BurstLength) >> 8U) + 1U); +} + +/** + * @brief Configure the DMA Burst to transfer Data from the TIM peripheral to the memory + * @param htim TIM handle + * @param BurstBaseAddress TIM Base address from where the DMA will start the Data read + * This parameter can be one of the following values: + * @arg TIM_DMABASE_CR1 + * @arg TIM_DMABASE_CR2 + * @arg TIM_DMABASE_SMCR + * @arg TIM_DMABASE_DIER + * @arg TIM_DMABASE_SR + * @arg TIM_DMABASE_EGR + * @arg TIM_DMABASE_CCMR1 + * @arg TIM_DMABASE_CCMR2 + * @arg TIM_DMABASE_CCER + * @arg TIM_DMABASE_CNT + * @arg TIM_DMABASE_PSC + * @arg TIM_DMABASE_ARR + * @arg TIM_DMABASE_RCR + * @arg TIM_DMABASE_CCR1 + * @arg TIM_DMABASE_CCR2 + * @arg TIM_DMABASE_CCR3 + * @arg TIM_DMABASE_CCR4 + * @arg TIM_DMABASE_BDTR + * @arg TIM_DMABASE_OR1 + * @arg TIM_DMABASE_CCMR3 + * @arg TIM_DMABASE_CCR5 + * @arg TIM_DMABASE_CCR6 + * @arg TIM_DMABASE_OR2 + * @arg TIM_DMABASE_OR3 + * @param BurstRequestSrc TIM DMA Request sources + * This parameter can be one of the following values: + * @arg TIM_DMA_UPDATE: TIM update Interrupt source + * @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source + * @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source + * @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source + * @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source + * @arg TIM_DMA_COM: TIM Commutation DMA source + * @arg TIM_DMA_TRIGGER: TIM Trigger DMA source + * @param BurstBuffer The Buffer address. + * @param BurstLength DMA Burst length. This parameter can be one value + * between: TIM_DMABURSTLENGTH_1TRANSFER and TIM_DMABURSTLENGTH_18TRANSFERS. + * @param DataLength Data length. This parameter can be one value + * between 1 and 0xFFFF. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_DMABurst_MultiReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, + uint32_t BurstRequestSrc, uint32_t *BurstBuffer, + uint32_t BurstLength, uint32_t DataLength) +{ + /* Check the parameters */ + assert_param(IS_TIM_DMABURST_INSTANCE(htim->Instance)); + assert_param(IS_TIM_DMA_BASE(BurstBaseAddress)); + assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc)); + assert_param(IS_TIM_DMA_LENGTH(BurstLength)); + assert_param(IS_TIM_DMA_DATA_LENGTH(DataLength)); + + if (htim->DMABurstState == HAL_DMA_BURST_STATE_BUSY) + { + return HAL_BUSY; + } + else if (htim->DMABurstState == HAL_DMA_BURST_STATE_READY) + { + if ((BurstBuffer == NULL) && (BurstLength > 0U)) + { + return HAL_ERROR; + } + else + { + htim->DMABurstState = HAL_DMA_BURST_STATE_BUSY; + } + } + else + { + /* nothing to do */ + } + switch (BurstRequestSrc) + { + case TIM_DMA_UPDATE: + { + /* Set the DMA Period elapsed callbacks */ + htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt; + htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, + DataLength) != HAL_OK) + { + return HAL_ERROR; + } + break; + } + case TIM_DMA_CC1: + { + /* Set the DMA capture callbacks */ + htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, + DataLength) != HAL_OK) + { + return HAL_ERROR; + } + break; + } + case TIM_DMA_CC2: + { + /* Set the DMA capture callbacks */ + htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, + DataLength) != HAL_OK) + { + return HAL_ERROR; + } + break; + } + case TIM_DMA_CC3: + { + /* Set the DMA capture callbacks */ + htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, + DataLength) != HAL_OK) + { + return HAL_ERROR; + } + break; + } + case TIM_DMA_CC4: + { + /* Set the DMA capture callbacks */ + htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, + DataLength) != HAL_OK) + { + return HAL_ERROR; + } + break; + } + case TIM_DMA_COM: + { + /* Set the DMA commutation callbacks */ + htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback = TIMEx_DMACommutationCplt; + htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback = TIMEx_DMACommutationHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, + DataLength) != HAL_OK) + { + return HAL_ERROR; + } + break; + } + case TIM_DMA_TRIGGER: + { + /* Set the DMA trigger callbacks */ + htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt; + htim->hdma[TIM_DMA_ID_TRIGGER]->XferHalfCpltCallback = TIM_DMATriggerHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, + DataLength) != HAL_OK) + { + return HAL_ERROR; + } + break; + } + default: + break; + } + + /* Configure the DMA Burst Mode */ + htim->Instance->DCR = (BurstBaseAddress | BurstLength); + + /* Enable the TIM DMA Request */ + __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stop the DMA burst reading + * @param htim TIM handle + * @param BurstRequestSrc TIM DMA Request sources to disable. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc) +{ + HAL_StatusTypeDef status = HAL_OK; + /* Check the parameters */ + assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc)); + + /* Abort the DMA transfer (at least disable the DMA channel) */ + switch (BurstRequestSrc) + { + case TIM_DMA_UPDATE: + { + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]); + break; + } + case TIM_DMA_CC1: + { + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]); + break; + } + case TIM_DMA_CC2: + { + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]); + break; + } + case TIM_DMA_CC3: + { + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]); + break; + } + case TIM_DMA_CC4: + { + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]); + break; + } + case TIM_DMA_COM: + { + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_COMMUTATION]); + break; + } + case TIM_DMA_TRIGGER: + { + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_TRIGGER]); + break; + } + default: + break; + } + + if (HAL_OK == status) + { + /* Disable the TIM Update DMA request */ + __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc); + } + + /* Change the DMA burst operation state */ + htim->DMABurstState = HAL_DMA_BURST_STATE_READY; + + /* Return function status */ + return status; +} + +/** + * @brief Generate a software event + * @param htim TIM handle + * @param EventSource specifies the event source. + * This parameter can be one of the following values: + * @arg TIM_EVENTSOURCE_UPDATE: Timer update Event source + * @arg TIM_EVENTSOURCE_CC1: Timer Capture Compare 1 Event source + * @arg TIM_EVENTSOURCE_CC2: Timer Capture Compare 2 Event source + * @arg TIM_EVENTSOURCE_CC3: Timer Capture Compare 3 Event source + * @arg TIM_EVENTSOURCE_CC4: Timer Capture Compare 4 Event source + * @arg TIM_EVENTSOURCE_COM: Timer COM event source + * @arg TIM_EVENTSOURCE_TRIGGER: Timer Trigger Event source + * @arg TIM_EVENTSOURCE_BREAK: Timer Break event source + * @arg TIM_EVENTSOURCE_BREAK2: Timer Break2 event source + * @note Basic timers can only generate an update event. + * @note TIM_EVENTSOURCE_COM is relevant only with advanced timer instances. + * @note TIM_EVENTSOURCE_BREAK and TIM_EVENTSOURCE_BREAK2 are relevant + * only for timer instances supporting break input(s). + * @retval HAL status + */ + +HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource) +{ + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + assert_param(IS_TIM_EVENT_SOURCE(EventSource)); + + /* Process Locked */ + __HAL_LOCK(htim); + + /* Change the TIM state */ + htim->State = HAL_TIM_STATE_BUSY; + + /* Set the event sources */ + htim->Instance->EGR = EventSource; + + /* Change the TIM state */ + htim->State = HAL_TIM_STATE_READY; + + __HAL_UNLOCK(htim); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Configures the OCRef clear feature + * @param htim TIM handle + * @param sClearInputConfig pointer to a TIM_ClearInputConfigTypeDef structure that + * contains the OCREF clear feature and parameters for the TIM peripheral. + * @param Channel specifies the TIM Channel + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 + * @arg TIM_CHANNEL_2: TIM Channel 2 + * @arg TIM_CHANNEL_3: TIM Channel 3 + * @arg TIM_CHANNEL_4: TIM Channel 4 + * @arg TIM_CHANNEL_5: TIM Channel 5 + * @arg TIM_CHANNEL_6: TIM Channel 6 + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_ConfigOCrefClear(TIM_HandleTypeDef *htim, + TIM_ClearInputConfigTypeDef *sClearInputConfig, + uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_OCXREF_CLEAR_INSTANCE(htim->Instance)); + assert_param(IS_TIM_CLEARINPUT_SOURCE(sClearInputConfig->ClearInputSource)); + + /* Process Locked */ + __HAL_LOCK(htim); + + htim->State = HAL_TIM_STATE_BUSY; + + switch (sClearInputConfig->ClearInputSource) + { + case TIM_CLEARINPUTSOURCE_NONE: + { + /* Clear the OCREF clear selection bit and the the ETR Bits */ + CLEAR_BIT(htim->Instance->SMCR, (TIM_SMCR_OCCS | TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP)); + break; + } + case TIM_CLEARINPUTSOURCE_OCREFCLR: + { + /* Clear the OCREF clear selection bit */ + CLEAR_BIT(htim->Instance->SMCR, TIM_SMCR_OCCS); + } + break; + + case TIM_CLEARINPUTSOURCE_ETR: + { + /* Check the parameters */ + assert_param(IS_TIM_CLEARINPUT_POLARITY(sClearInputConfig->ClearInputPolarity)); + assert_param(IS_TIM_CLEARINPUT_PRESCALER(sClearInputConfig->ClearInputPrescaler)); + assert_param(IS_TIM_CLEARINPUT_FILTER(sClearInputConfig->ClearInputFilter)); + + /* When OCRef clear feature is used with ETR source, ETR prescaler must be off */ + if (sClearInputConfig->ClearInputPrescaler != TIM_CLEARINPUTPRESCALER_DIV1) + { + htim->State = HAL_TIM_STATE_READY; + __HAL_UNLOCK(htim); + return HAL_ERROR; + } + + TIM_ETR_SetConfig(htim->Instance, + sClearInputConfig->ClearInputPrescaler, + sClearInputConfig->ClearInputPolarity, + sClearInputConfig->ClearInputFilter); + + /* Set the OCREF clear selection bit */ + SET_BIT(htim->Instance->SMCR, TIM_SMCR_OCCS); + break; + } + + default: + break; + } + + switch (Channel) + { + case TIM_CHANNEL_1: + { + if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE) + { + /* Enable the OCREF clear feature for Channel 1 */ + SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE); + } + else + { + /* Disable the OCREF clear feature for Channel 1 */ + CLEAR_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE); + } + break; + } + case TIM_CHANNEL_2: + { + if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE) + { + /* Enable the OCREF clear feature for Channel 2 */ + SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC2CE); + } + else + { + /* Disable the OCREF clear feature for Channel 2 */ + CLEAR_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC2CE); + } + break; + } + case TIM_CHANNEL_3: + { + if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE) + { + /* Enable the OCREF clear feature for Channel 3 */ + SET_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC3CE); + } + else + { + /* Disable the OCREF clear feature for Channel 3 */ + CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC3CE); + } + break; + } + case TIM_CHANNEL_4: + { + if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE) + { + /* Enable the OCREF clear feature for Channel 4 */ + SET_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC4CE); + } + else + { + /* Disable the OCREF clear feature for Channel 4 */ + CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC4CE); + } + break; + } + case TIM_CHANNEL_5: + { + if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE) + { + /* Enable the OCREF clear feature for Channel 5 */ + SET_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC5CE); + } + else + { + /* Disable the OCREF clear feature for Channel 5 */ + CLEAR_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC5CE); + } + break; + } + case TIM_CHANNEL_6: + { + if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE) + { + /* Enable the OCREF clear feature for Channel 6 */ + SET_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC6CE); + } + else + { + /* Disable the OCREF clear feature for Channel 6 */ + CLEAR_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC6CE); + } + break; + } + default: + break; + } + + htim->State = HAL_TIM_STATE_READY; + + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Configures the clock source to be used + * @param htim TIM handle + * @param sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that + * contains the clock source information for the TIM peripheral. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig) +{ + uint32_t tmpsmcr; + + /* Process Locked */ + __HAL_LOCK(htim); + + htim->State = HAL_TIM_STATE_BUSY; + + /* Check the parameters */ + assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource)); + + /* Reset the SMS, TS, ECE, ETPS and ETRF bits */ + tmpsmcr = htim->Instance->SMCR; + tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS); + tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP); + htim->Instance->SMCR = tmpsmcr; + + switch (sClockSourceConfig->ClockSource) + { + case TIM_CLOCKSOURCE_INTERNAL: + { + assert_param(IS_TIM_INSTANCE(htim->Instance)); + break; + } + + case TIM_CLOCKSOURCE_ETRMODE1: + { + /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/ + assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance)); + + /* Check ETR input conditioning related parameters */ + assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler)); + assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity)); + assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter)); + + /* Configure the ETR Clock source */ + TIM_ETR_SetConfig(htim->Instance, + sClockSourceConfig->ClockPrescaler, + sClockSourceConfig->ClockPolarity, + sClockSourceConfig->ClockFilter); + + /* Select the External clock mode1 and the ETRF trigger */ + tmpsmcr = htim->Instance->SMCR; + tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1); + /* Write to TIMx SMCR */ + htim->Instance->SMCR = tmpsmcr; + break; + } + + case TIM_CLOCKSOURCE_ETRMODE2: + { + /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/ + assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance)); + + /* Check ETR input conditioning related parameters */ + assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler)); + assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity)); + assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter)); + + /* Configure the ETR Clock source */ + TIM_ETR_SetConfig(htim->Instance, + sClockSourceConfig->ClockPrescaler, + sClockSourceConfig->ClockPolarity, + sClockSourceConfig->ClockFilter); + /* Enable the External clock mode2 */ + htim->Instance->SMCR |= TIM_SMCR_ECE; + break; + } + + case TIM_CLOCKSOURCE_TI1: + { + /* Check whether or not the timer instance supports external clock mode 1 */ + assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance)); + + /* Check TI1 input conditioning related parameters */ + assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity)); + assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter)); + + TIM_TI1_ConfigInputStage(htim->Instance, + sClockSourceConfig->ClockPolarity, + sClockSourceConfig->ClockFilter); + TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1); + break; + } + + case TIM_CLOCKSOURCE_TI2: + { + /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/ + assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance)); + + /* Check TI2 input conditioning related parameters */ + assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity)); + assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter)); + + TIM_TI2_ConfigInputStage(htim->Instance, + sClockSourceConfig->ClockPolarity, + sClockSourceConfig->ClockFilter); + TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2); + break; + } + + case TIM_CLOCKSOURCE_TI1ED: + { + /* Check whether or not the timer instance supports external clock mode 1 */ + assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance)); + + /* Check TI1 input conditioning related parameters */ + assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity)); + assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter)); + + TIM_TI1_ConfigInputStage(htim->Instance, + sClockSourceConfig->ClockPolarity, + sClockSourceConfig->ClockFilter); + TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED); + break; + } + + case TIM_CLOCKSOURCE_ITR0: + case TIM_CLOCKSOURCE_ITR1: + case TIM_CLOCKSOURCE_ITR2: + case TIM_CLOCKSOURCE_ITR3: + { + /* Check whether or not the timer instance supports internal trigger input */ + assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance)); + + TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource); + break; + } + + default: + break; + } + htim->State = HAL_TIM_STATE_READY; + + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Selects the signal connected to the TI1 input: direct from CH1_input + * or a XOR combination between CH1_input, CH2_input & CH3_input + * @param htim TIM handle. + * @param TI1_Selection Indicate whether or not channel 1 is connected to the + * output of a XOR gate. + * This parameter can be one of the following values: + * @arg TIM_TI1SELECTION_CH1: The TIMx_CH1 pin is connected to TI1 input + * @arg TIM_TI1SELECTION_XORCOMBINATION: The TIMx_CH1, CH2 and CH3 + * pins are connected to the TI1 input (XOR combination) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_ConfigTI1Input(TIM_HandleTypeDef *htim, uint32_t TI1_Selection) +{ + uint32_t tmpcr2; + + /* Check the parameters */ + assert_param(IS_TIM_XOR_INSTANCE(htim->Instance)); + assert_param(IS_TIM_TI1SELECTION(TI1_Selection)); + + /* Get the TIMx CR2 register value */ + tmpcr2 = htim->Instance->CR2; + + /* Reset the TI1 selection */ + tmpcr2 &= ~TIM_CR2_TI1S; + + /* Set the TI1 selection */ + tmpcr2 |= TI1_Selection; + + /* Write to TIMxCR2 */ + htim->Instance->CR2 = tmpcr2; + + return HAL_OK; +} + +/** + * @brief Configures the TIM in Slave mode + * @param htim TIM handle. + * @param sSlaveConfig pointer to a TIM_SlaveConfigTypeDef structure that + * contains the selected trigger (internal trigger input, filtered + * timer input or external trigger input) and the Slave mode + * (Disable, Reset, Gated, Trigger, External clock mode 1). + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig) +{ + /* Check the parameters */ + assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance)); + assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode)); + assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger)); + + __HAL_LOCK(htim); + + htim->State = HAL_TIM_STATE_BUSY; + + if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK) + { + htim->State = HAL_TIM_STATE_READY; + __HAL_UNLOCK(htim); + return HAL_ERROR; + } + + /* Disable Trigger Interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER); + + /* Disable Trigger DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER); + + htim->State = HAL_TIM_STATE_READY; + + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Configures the TIM in Slave mode in interrupt mode + * @param htim TIM handle. + * @param sSlaveConfig pointer to a TIM_SlaveConfigTypeDef structure that + * contains the selected trigger (internal trigger input, filtered + * timer input or external trigger input) and the Slave mode + * (Disable, Reset, Gated, Trigger, External clock mode 1). + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro_IT(TIM_HandleTypeDef *htim, + TIM_SlaveConfigTypeDef *sSlaveConfig) +{ + /* Check the parameters */ + assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance)); + assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode)); + assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger)); + + __HAL_LOCK(htim); + + htim->State = HAL_TIM_STATE_BUSY; + + if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK) + { + htim->State = HAL_TIM_STATE_READY; + __HAL_UNLOCK(htim); + return HAL_ERROR; + } + + /* Enable Trigger Interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_TRIGGER); + + /* Disable Trigger DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER); + + htim->State = HAL_TIM_STATE_READY; + + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Read the captured value from Capture Compare unit + * @param htim TIM handle. + * @param Channel TIM Channels to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval Captured value + */ +uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + uint32_t tmpreg = 0U; + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Check the parameters */ + assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); + + /* Return the capture 1 value */ + tmpreg = htim->Instance->CCR1; + + break; + } + case TIM_CHANNEL_2: + { + /* Check the parameters */ + assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); + + /* Return the capture 2 value */ + tmpreg = htim->Instance->CCR2; + + break; + } + + case TIM_CHANNEL_3: + { + /* Check the parameters */ + assert_param(IS_TIM_CC3_INSTANCE(htim->Instance)); + + /* Return the capture 3 value */ + tmpreg = htim->Instance->CCR3; + + break; + } + + case TIM_CHANNEL_4: + { + /* Check the parameters */ + assert_param(IS_TIM_CC4_INSTANCE(htim->Instance)); + + /* Return the capture 4 value */ + tmpreg = htim->Instance->CCR4; + + break; + } + + default: + break; + } + + return tmpreg; +} + +/** + * @} + */ + +/** @defgroup TIM_Exported_Functions_Group9 TIM Callbacks functions + * @brief TIM Callbacks functions + * +@verbatim + ============================================================================== + ##### TIM Callbacks functions ##### + ============================================================================== + [..] + This section provides TIM callback functions: + (+) TIM Period elapsed callback + (+) TIM Output Compare callback + (+) TIM Input capture callback + (+) TIM Trigger callback + (+) TIM Error callback + +@endverbatim + * @{ + */ + +/** + * @brief Period elapsed callback in non-blocking mode + * @param htim TIM handle + * @retval None + */ +__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_PeriodElapsedCallback could be implemented in the user file + */ +} + +/** + * @brief Period elapsed half complete callback in non-blocking mode + * @param htim TIM handle + * @retval None + */ +__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Output Compare callback in non-blocking mode + * @param htim TIM OC handle + * @retval None + */ +__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file + */ +} + +/** + * @brief Input Capture callback in non-blocking mode + * @param htim TIM IC handle + * @retval None + */ +__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_IC_CaptureCallback could be implemented in the user file + */ +} + +/** + * @brief Input Capture half complete callback in non-blocking mode + * @param htim TIM IC handle + * @retval None + */ +__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file + */ +} + +/** + * @brief PWM Pulse finished callback in non-blocking mode + * @param htim TIM handle + * @retval None + */ +__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file + */ +} + +/** + * @brief PWM Pulse finished half complete callback in non-blocking mode + * @param htim TIM handle + * @retval None + */ +__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Hall Trigger detection callback in non-blocking mode + * @param htim TIM handle + * @retval None + */ +__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_TriggerCallback could be implemented in the user file + */ +} + +/** + * @brief Hall Trigger detection half complete callback in non-blocking mode + * @param htim TIM handle + * @retval None + */ +__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Timer error callback in non-blocking mode + * @param htim TIM handle + * @retval None + */ +__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_ErrorCallback could be implemented in the user file + */ +} + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) +/** + * @brief Register a User TIM callback to be used instead of the weak predefined callback + * @param htim tim handle + * @param CallbackID ID of the callback to be registered + * This parameter can be one of the following values: + * @arg @ref HAL_TIM_BASE_MSPINIT_CB_ID Base MspInit Callback ID + * @arg @ref HAL_TIM_BASE_MSPDEINIT_CB_ID Base MspDeInit Callback ID + * @arg @ref HAL_TIM_IC_MSPINIT_CB_ID IC MspInit Callback ID + * @arg @ref HAL_TIM_IC_MSPDEINIT_CB_ID IC MspDeInit Callback ID + * @arg @ref HAL_TIM_OC_MSPINIT_CB_ID OC MspInit Callback ID + * @arg @ref HAL_TIM_OC_MSPDEINIT_CB_ID OC MspDeInit Callback ID + * @arg @ref HAL_TIM_PWM_MSPINIT_CB_ID PWM MspInit Callback ID + * @arg @ref HAL_TIM_PWM_MSPDEINIT_CB_ID PWM MspDeInit Callback ID + * @arg @ref HAL_TIM_ONE_PULSE_MSPINIT_CB_ID One Pulse MspInit Callback ID + * @arg @ref HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID One Pulse MspDeInit Callback ID + * @arg @ref HAL_TIM_ENCODER_MSPINIT_CB_ID Encoder MspInit Callback ID + * @arg @ref HAL_TIM_ENCODER_MSPDEINIT_CB_ID Encoder MspDeInit Callback ID + * @arg @ref HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID Hall Sensor MspInit Callback ID + * @arg @ref HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID Hall Sensor MspDeInit Callback ID + * @arg @ref HAL_TIM_PERIOD_ELAPSED_CB_ID Period Elapsed Callback ID + * @arg @ref HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID Period Elapsed half complete Callback ID + * @arg @ref HAL_TIM_TRIGGER_CB_ID Trigger Callback ID + * @arg @ref HAL_TIM_TRIGGER_HALF_CB_ID Trigger half complete Callback ID + * @arg @ref HAL_TIM_IC_CAPTURE_CB_ID Input Capture Callback ID + * @arg @ref HAL_TIM_IC_CAPTURE_HALF_CB_ID Input Capture half complete Callback ID + * @arg @ref HAL_TIM_OC_DELAY_ELAPSED_CB_ID Output Compare Delay Elapsed Callback ID + * @arg @ref HAL_TIM_PWM_PULSE_FINISHED_CB_ID PWM Pulse Finished Callback ID + * @arg @ref HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID PWM Pulse Finished half complete Callback ID + * @arg @ref HAL_TIM_ERROR_CB_ID Error Callback ID + * @arg @ref HAL_TIM_COMMUTATION_CB_ID Commutation Callback ID + * @arg @ref HAL_TIM_COMMUTATION_HALF_CB_ID Commutation half complete Callback ID + * @arg @ref HAL_TIM_BREAK_CB_ID Break Callback ID + * @arg @ref HAL_TIM_BREAK2_CB_ID Break2 Callback ID + * @param pCallback pointer to the callback function + * @retval status + */ +HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID, + pTIM_CallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (pCallback == NULL) + { + return HAL_ERROR; + } + /* Process locked */ + __HAL_LOCK(htim); + + if (htim->State == HAL_TIM_STATE_READY) + { + switch (CallbackID) + { + case HAL_TIM_BASE_MSPINIT_CB_ID : + htim->Base_MspInitCallback = pCallback; + break; + + case HAL_TIM_BASE_MSPDEINIT_CB_ID : + htim->Base_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_IC_MSPINIT_CB_ID : + htim->IC_MspInitCallback = pCallback; + break; + + case HAL_TIM_IC_MSPDEINIT_CB_ID : + htim->IC_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_OC_MSPINIT_CB_ID : + htim->OC_MspInitCallback = pCallback; + break; + + case HAL_TIM_OC_MSPDEINIT_CB_ID : + htim->OC_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_PWM_MSPINIT_CB_ID : + htim->PWM_MspInitCallback = pCallback; + break; + + case HAL_TIM_PWM_MSPDEINIT_CB_ID : + htim->PWM_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID : + htim->OnePulse_MspInitCallback = pCallback; + break; + + case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID : + htim->OnePulse_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_ENCODER_MSPINIT_CB_ID : + htim->Encoder_MspInitCallback = pCallback; + break; + + case HAL_TIM_ENCODER_MSPDEINIT_CB_ID : + htim->Encoder_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID : + htim->HallSensor_MspInitCallback = pCallback; + break; + + case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID : + htim->HallSensor_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_PERIOD_ELAPSED_CB_ID : + htim->PeriodElapsedCallback = pCallback; + break; + + case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID : + htim->PeriodElapsedHalfCpltCallback = pCallback; + break; + + case HAL_TIM_TRIGGER_CB_ID : + htim->TriggerCallback = pCallback; + break; + + case HAL_TIM_TRIGGER_HALF_CB_ID : + htim->TriggerHalfCpltCallback = pCallback; + break; + + case HAL_TIM_IC_CAPTURE_CB_ID : + htim->IC_CaptureCallback = pCallback; + break; + + case HAL_TIM_IC_CAPTURE_HALF_CB_ID : + htim->IC_CaptureHalfCpltCallback = pCallback; + break; + + case HAL_TIM_OC_DELAY_ELAPSED_CB_ID : + htim->OC_DelayElapsedCallback = pCallback; + break; + + case HAL_TIM_PWM_PULSE_FINISHED_CB_ID : + htim->PWM_PulseFinishedCallback = pCallback; + break; + + case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID : + htim->PWM_PulseFinishedHalfCpltCallback = pCallback; + break; + + case HAL_TIM_ERROR_CB_ID : + htim->ErrorCallback = pCallback; + break; + + case HAL_TIM_COMMUTATION_CB_ID : + htim->CommutationCallback = pCallback; + break; + + case HAL_TIM_COMMUTATION_HALF_CB_ID : + htim->CommutationHalfCpltCallback = pCallback; + break; + + case HAL_TIM_BREAK_CB_ID : + htim->BreakCallback = pCallback; + break; + + case HAL_TIM_BREAK2_CB_ID : + htim->Break2Callback = pCallback; + break; + + default : + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (htim->State == HAL_TIM_STATE_RESET) + { + switch (CallbackID) + { + case HAL_TIM_BASE_MSPINIT_CB_ID : + htim->Base_MspInitCallback = pCallback; + break; + + case HAL_TIM_BASE_MSPDEINIT_CB_ID : + htim->Base_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_IC_MSPINIT_CB_ID : + htim->IC_MspInitCallback = pCallback; + break; + + case HAL_TIM_IC_MSPDEINIT_CB_ID : + htim->IC_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_OC_MSPINIT_CB_ID : + htim->OC_MspInitCallback = pCallback; + break; + + case HAL_TIM_OC_MSPDEINIT_CB_ID : + htim->OC_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_PWM_MSPINIT_CB_ID : + htim->PWM_MspInitCallback = pCallback; + break; + + case HAL_TIM_PWM_MSPDEINIT_CB_ID : + htim->PWM_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID : + htim->OnePulse_MspInitCallback = pCallback; + break; + + case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID : + htim->OnePulse_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_ENCODER_MSPINIT_CB_ID : + htim->Encoder_MspInitCallback = pCallback; + break; + + case HAL_TIM_ENCODER_MSPDEINIT_CB_ID : + htim->Encoder_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID : + htim->HallSensor_MspInitCallback = pCallback; + break; + + case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID : + htim->HallSensor_MspDeInitCallback = pCallback; + break; + + default : + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(htim); + + return status; +} + +/** + * @brief Unregister a TIM callback + * TIM callback is redirected to the weak predefined callback + * @param htim tim handle + * @param CallbackID ID of the callback to be unregistered + * This parameter can be one of the following values: + * @arg @ref HAL_TIM_BASE_MSPINIT_CB_ID Base MspInit Callback ID + * @arg @ref HAL_TIM_BASE_MSPDEINIT_CB_ID Base MspDeInit Callback ID + * @arg @ref HAL_TIM_IC_MSPINIT_CB_ID IC MspInit Callback ID + * @arg @ref HAL_TIM_IC_MSPDEINIT_CB_ID IC MspDeInit Callback ID + * @arg @ref HAL_TIM_OC_MSPINIT_CB_ID OC MspInit Callback ID + * @arg @ref HAL_TIM_OC_MSPDEINIT_CB_ID OC MspDeInit Callback ID + * @arg @ref HAL_TIM_PWM_MSPINIT_CB_ID PWM MspInit Callback ID + * @arg @ref HAL_TIM_PWM_MSPDEINIT_CB_ID PWM MspDeInit Callback ID + * @arg @ref HAL_TIM_ONE_PULSE_MSPINIT_CB_ID One Pulse MspInit Callback ID + * @arg @ref HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID One Pulse MspDeInit Callback ID + * @arg @ref HAL_TIM_ENCODER_MSPINIT_CB_ID Encoder MspInit Callback ID + * @arg @ref HAL_TIM_ENCODER_MSPDEINIT_CB_ID Encoder MspDeInit Callback ID + * @arg @ref HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID Hall Sensor MspInit Callback ID + * @arg @ref HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID Hall Sensor MspDeInit Callback ID + * @arg @ref HAL_TIM_PERIOD_ELAPSED_CB_ID Period Elapsed Callback ID + * @arg @ref HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID Period Elapsed half complete Callback ID + * @arg @ref HAL_TIM_TRIGGER_CB_ID Trigger Callback ID + * @arg @ref HAL_TIM_TRIGGER_HALF_CB_ID Trigger half complete Callback ID + * @arg @ref HAL_TIM_IC_CAPTURE_CB_ID Input Capture Callback ID + * @arg @ref HAL_TIM_IC_CAPTURE_HALF_CB_ID Input Capture half complete Callback ID + * @arg @ref HAL_TIM_OC_DELAY_ELAPSED_CB_ID Output Compare Delay Elapsed Callback ID + * @arg @ref HAL_TIM_PWM_PULSE_FINISHED_CB_ID PWM Pulse Finished Callback ID + * @arg @ref HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID PWM Pulse Finished half complete Callback ID + * @arg @ref HAL_TIM_ERROR_CB_ID Error Callback ID + * @arg @ref HAL_TIM_COMMUTATION_CB_ID Commutation Callback ID + * @arg @ref HAL_TIM_COMMUTATION_HALF_CB_ID Commutation half complete Callback ID + * @arg @ref HAL_TIM_BREAK_CB_ID Break Callback ID + * @arg @ref HAL_TIM_BREAK2_CB_ID Break2 Callback ID + * @retval status + */ +HAL_StatusTypeDef HAL_TIM_UnRegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(htim); + + if (htim->State == HAL_TIM_STATE_READY) + { + switch (CallbackID) + { + case HAL_TIM_BASE_MSPINIT_CB_ID : + htim->Base_MspInitCallback = HAL_TIM_Base_MspInit; /* Legacy weak Base MspInit Callback */ + break; + + case HAL_TIM_BASE_MSPDEINIT_CB_ID : + htim->Base_MspDeInitCallback = HAL_TIM_Base_MspDeInit; /* Legacy weak Base Msp DeInit Callback */ + break; + + case HAL_TIM_IC_MSPINIT_CB_ID : + htim->IC_MspInitCallback = HAL_TIM_IC_MspInit; /* Legacy weak IC Msp Init Callback */ + break; + + case HAL_TIM_IC_MSPDEINIT_CB_ID : + htim->IC_MspDeInitCallback = HAL_TIM_IC_MspDeInit; /* Legacy weak IC Msp DeInit Callback */ + break; + + case HAL_TIM_OC_MSPINIT_CB_ID : + htim->OC_MspInitCallback = HAL_TIM_OC_MspInit; /* Legacy weak OC Msp Init Callback */ + break; + + case HAL_TIM_OC_MSPDEINIT_CB_ID : + htim->OC_MspDeInitCallback = HAL_TIM_OC_MspDeInit; /* Legacy weak OC Msp DeInit Callback */ + break; + + case HAL_TIM_PWM_MSPINIT_CB_ID : + htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit; /* Legacy weak PWM Msp Init Callback */ + break; + + case HAL_TIM_PWM_MSPDEINIT_CB_ID : + htim->PWM_MspDeInitCallback = HAL_TIM_PWM_MspDeInit; /* Legacy weak PWM Msp DeInit Callback */ + break; + + case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID : + htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit; /* Legacy weak One Pulse Msp Init Callback */ + break; + + case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID : + htim->OnePulse_MspDeInitCallback = HAL_TIM_OnePulse_MspDeInit; /* Legacy weak One Pulse Msp DeInit Callback */ + break; + + case HAL_TIM_ENCODER_MSPINIT_CB_ID : + htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit; /* Legacy weak Encoder Msp Init Callback */ + break; + + case HAL_TIM_ENCODER_MSPDEINIT_CB_ID : + htim->Encoder_MspDeInitCallback = HAL_TIM_Encoder_MspDeInit; /* Legacy weak Encoder Msp DeInit Callback */ + break; + + case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID : + htim->HallSensor_MspInitCallback = HAL_TIMEx_HallSensor_MspInit; /* Legacy weak Hall Sensor Msp Init Callback */ + break; + + case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID : + htim->HallSensor_MspDeInitCallback = HAL_TIMEx_HallSensor_MspDeInit; /* Legacy weak Hall Sensor Msp DeInit Callback */ + break; + + case HAL_TIM_PERIOD_ELAPSED_CB_ID : + htim->PeriodElapsedCallback = HAL_TIM_PeriodElapsedCallback; /* Legacy weak Period Elapsed Callback */ + break; + + case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID : + htim->PeriodElapsedHalfCpltCallback = HAL_TIM_PeriodElapsedHalfCpltCallback; /* Legacy weak Period Elapsed half complete Callback */ + break; + + case HAL_TIM_TRIGGER_CB_ID : + htim->TriggerCallback = HAL_TIM_TriggerCallback; /* Legacy weak Trigger Callback */ + break; + + case HAL_TIM_TRIGGER_HALF_CB_ID : + htim->TriggerHalfCpltCallback = HAL_TIM_TriggerHalfCpltCallback; /* Legacy weak Trigger half complete Callback */ + break; + + case HAL_TIM_IC_CAPTURE_CB_ID : + htim->IC_CaptureCallback = HAL_TIM_IC_CaptureCallback; /* Legacy weak IC Capture Callback */ + break; + + case HAL_TIM_IC_CAPTURE_HALF_CB_ID : + htim->IC_CaptureHalfCpltCallback = HAL_TIM_IC_CaptureHalfCpltCallback; /* Legacy weak IC Capture half complete Callback */ + break; + + case HAL_TIM_OC_DELAY_ELAPSED_CB_ID : + htim->OC_DelayElapsedCallback = HAL_TIM_OC_DelayElapsedCallback; /* Legacy weak OC Delay Elapsed Callback */ + break; + + case HAL_TIM_PWM_PULSE_FINISHED_CB_ID : + htim->PWM_PulseFinishedCallback = HAL_TIM_PWM_PulseFinishedCallback; /* Legacy weak PWM Pulse Finished Callback */ + break; + + case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID : + htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback; /* Legacy weak PWM Pulse Finished half complete Callback */ + break; + + case HAL_TIM_ERROR_CB_ID : + htim->ErrorCallback = HAL_TIM_ErrorCallback; /* Legacy weak Error Callback */ + break; + + case HAL_TIM_COMMUTATION_CB_ID : + htim->CommutationCallback = HAL_TIMEx_CommutCallback; /* Legacy weak Commutation Callback */ + break; + + case HAL_TIM_COMMUTATION_HALF_CB_ID : + htim->CommutationHalfCpltCallback = HAL_TIMEx_CommutHalfCpltCallback; /* Legacy weak Commutation half complete Callback */ + break; + + case HAL_TIM_BREAK_CB_ID : + htim->BreakCallback = HAL_TIMEx_BreakCallback; /* Legacy weak Break Callback */ + break; + + case HAL_TIM_BREAK2_CB_ID : + htim->Break2Callback = HAL_TIMEx_Break2Callback; /* Legacy weak Break2 Callback */ + break; + + default : + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (htim->State == HAL_TIM_STATE_RESET) + { + switch (CallbackID) + { + case HAL_TIM_BASE_MSPINIT_CB_ID : + htim->Base_MspInitCallback = HAL_TIM_Base_MspInit; /* Legacy weak Base MspInit Callback */ + break; + + case HAL_TIM_BASE_MSPDEINIT_CB_ID : + htim->Base_MspDeInitCallback = HAL_TIM_Base_MspDeInit; /* Legacy weak Base Msp DeInit Callback */ + break; + + case HAL_TIM_IC_MSPINIT_CB_ID : + htim->IC_MspInitCallback = HAL_TIM_IC_MspInit; /* Legacy weak IC Msp Init Callback */ + break; + + case HAL_TIM_IC_MSPDEINIT_CB_ID : + htim->IC_MspDeInitCallback = HAL_TIM_IC_MspDeInit; /* Legacy weak IC Msp DeInit Callback */ + break; + + case HAL_TIM_OC_MSPINIT_CB_ID : + htim->OC_MspInitCallback = HAL_TIM_OC_MspInit; /* Legacy weak OC Msp Init Callback */ + break; + + case HAL_TIM_OC_MSPDEINIT_CB_ID : + htim->OC_MspDeInitCallback = HAL_TIM_OC_MspDeInit; /* Legacy weak OC Msp DeInit Callback */ + break; + + case HAL_TIM_PWM_MSPINIT_CB_ID : + htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit; /* Legacy weak PWM Msp Init Callback */ + break; + + case HAL_TIM_PWM_MSPDEINIT_CB_ID : + htim->PWM_MspDeInitCallback = HAL_TIM_PWM_MspDeInit; /* Legacy weak PWM Msp DeInit Callback */ + break; + + case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID : + htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit; /* Legacy weak One Pulse Msp Init Callback */ + break; + + case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID : + htim->OnePulse_MspDeInitCallback = HAL_TIM_OnePulse_MspDeInit; /* Legacy weak One Pulse Msp DeInit Callback */ + break; + + case HAL_TIM_ENCODER_MSPINIT_CB_ID : + htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit; /* Legacy weak Encoder Msp Init Callback */ + break; + + case HAL_TIM_ENCODER_MSPDEINIT_CB_ID : + htim->Encoder_MspDeInitCallback = HAL_TIM_Encoder_MspDeInit; /* Legacy weak Encoder Msp DeInit Callback */ + break; + + case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID : + htim->HallSensor_MspInitCallback = HAL_TIMEx_HallSensor_MspInit; /* Legacy weak Hall Sensor Msp Init Callback */ + break; + + case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID : + htim->HallSensor_MspDeInitCallback = HAL_TIMEx_HallSensor_MspDeInit; /* Legacy weak Hall Sensor Msp DeInit Callback */ + break; + + default : + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(htim); + + return status; +} +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @defgroup TIM_Exported_Functions_Group10 TIM Peripheral State functions + * @brief TIM Peripheral State functions + * +@verbatim + ============================================================================== + ##### Peripheral State functions ##### + ============================================================================== + [..] + This subsection permits to get in run-time the status of the peripheral + and the data flow. + +@endverbatim + * @{ + */ + +/** + * @brief Return the TIM Base handle state. + * @param htim TIM Base handle + * @retval HAL state + */ +HAL_TIM_StateTypeDef HAL_TIM_Base_GetState(TIM_HandleTypeDef *htim) +{ + return htim->State; +} + +/** + * @brief Return the TIM OC handle state. + * @param htim TIM Output Compare handle + * @retval HAL state + */ +HAL_TIM_StateTypeDef HAL_TIM_OC_GetState(TIM_HandleTypeDef *htim) +{ + return htim->State; +} + +/** + * @brief Return the TIM PWM handle state. + * @param htim TIM handle + * @retval HAL state + */ +HAL_TIM_StateTypeDef HAL_TIM_PWM_GetState(TIM_HandleTypeDef *htim) +{ + return htim->State; +} + +/** + * @brief Return the TIM Input Capture handle state. + * @param htim TIM IC handle + * @retval HAL state + */ +HAL_TIM_StateTypeDef HAL_TIM_IC_GetState(TIM_HandleTypeDef *htim) +{ + return htim->State; +} + +/** + * @brief Return the TIM One Pulse Mode handle state. + * @param htim TIM OPM handle + * @retval HAL state + */ +HAL_TIM_StateTypeDef HAL_TIM_OnePulse_GetState(TIM_HandleTypeDef *htim) +{ + return htim->State; +} + +/** + * @brief Return the TIM Encoder Mode handle state. + * @param htim TIM Encoder Interface handle + * @retval HAL state + */ +HAL_TIM_StateTypeDef HAL_TIM_Encoder_GetState(TIM_HandleTypeDef *htim) +{ + return htim->State; +} + +/** + * @brief Return the TIM Encoder Mode handle state. + * @param htim TIM handle + * @retval Active channel + */ +HAL_TIM_ActiveChannel HAL_TIM_GetActiveChannel(TIM_HandleTypeDef *htim) +{ + return htim->Channel; +} + +/** + * @brief Return actual state of the TIM channel. + * @param htim TIM handle + * @param Channel TIM Channel + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 + * @arg TIM_CHANNEL_2: TIM Channel 2 + * @arg TIM_CHANNEL_3: TIM Channel 3 + * @arg TIM_CHANNEL_4: TIM Channel 4 + * @arg TIM_CHANNEL_5: TIM Channel 5 + * @arg TIM_CHANNEL_6: TIM Channel 6 + * @retval TIM Channel state + */ +HAL_TIM_ChannelStateTypeDef HAL_TIM_GetChannelState(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + HAL_TIM_ChannelStateTypeDef channel_state; + + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + channel_state = TIM_CHANNEL_STATE_GET(htim, Channel); + + return channel_state; +} + +/** + * @brief Return actual state of a DMA burst operation. + * @param htim TIM handle + * @retval DMA burst state + */ +HAL_TIM_DMABurstStateTypeDef HAL_TIM_DMABurstState(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_DMABURST_INSTANCE(htim->Instance)); + + return htim->DMABurstState; +} + +/** + * @} + */ + +/** + * @} + */ + +/** @defgroup TIM_Private_Functions TIM Private Functions + * @{ + */ + +/** + * @brief TIM DMA error callback + * @param hdma pointer to DMA handle. + * @retval None + */ +void TIM_DMAError(DMA_HandleTypeDef *hdma) +{ + TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + if (hdma == htim->hdma[TIM_DMA_ID_CC1]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1; + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC2]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2; + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC3]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3; + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY); + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC4]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4; + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY); + } + else + { + htim->State = HAL_TIM_STATE_READY; + } + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->ErrorCallback(htim); +#else + HAL_TIM_ErrorCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED; +} + +/** + * @brief TIM DMA Delay Pulse complete callback. + * @param hdma pointer to DMA handle. + * @retval None + */ +void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma) +{ + TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + if (hdma == htim->hdma[TIM_DMA_ID_CC1]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1; + + if (hdma->Init.Mode == DMA_NORMAL) + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + } + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC2]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2; + + if (hdma->Init.Mode == DMA_NORMAL) + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + } + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC3]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3; + + if (hdma->Init.Mode == DMA_NORMAL) + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY); + } + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC4]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4; + + if (hdma->Init.Mode == DMA_NORMAL) + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY); + } + } + else + { + /* nothing to do */ + } + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->PWM_PulseFinishedCallback(htim); +#else + HAL_TIM_PWM_PulseFinishedCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED; +} + +/** + * @brief TIM DMA Delay Pulse half complete callback. + * @param hdma pointer to DMA handle. + * @retval None + */ +void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma) +{ + TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + if (hdma == htim->hdma[TIM_DMA_ID_CC1]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1; + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC2]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2; + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC3]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3; + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC4]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4; + } + else + { + /* nothing to do */ + } + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->PWM_PulseFinishedHalfCpltCallback(htim); +#else + HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED; +} + +/** + * @brief TIM DMA Capture complete callback. + * @param hdma pointer to DMA handle. + * @retval None + */ +void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma) +{ + TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + if (hdma == htim->hdma[TIM_DMA_ID_CC1]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1; + + if (hdma->Init.Mode == DMA_NORMAL) + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + } + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC2]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2; + + if (hdma->Init.Mode == DMA_NORMAL) + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + } + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC3]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3; + + if (hdma->Init.Mode == DMA_NORMAL) + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY); + } + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC4]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4; + + if (hdma->Init.Mode == DMA_NORMAL) + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY); + } + } + else + { + /* nothing to do */ + } + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->IC_CaptureCallback(htim); +#else + HAL_TIM_IC_CaptureCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED; +} + +/** + * @brief TIM DMA Capture half complete callback. + * @param hdma pointer to DMA handle. + * @retval None + */ +void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma) +{ + TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + if (hdma == htim->hdma[TIM_DMA_ID_CC1]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1; + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC2]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2; + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC3]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3; + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC4]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4; + } + else + { + /* nothing to do */ + } + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->IC_CaptureHalfCpltCallback(htim); +#else + HAL_TIM_IC_CaptureHalfCpltCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED; +} + +/** + * @brief TIM DMA Period Elapse complete callback. + * @param hdma pointer to DMA handle. + * @retval None + */ +static void TIM_DMAPeriodElapsedCplt(DMA_HandleTypeDef *hdma) +{ + TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + if (htim->hdma[TIM_DMA_ID_UPDATE]->Init.Mode == DMA_NORMAL) + { + htim->State = HAL_TIM_STATE_READY; + } + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->PeriodElapsedCallback(htim); +#else + HAL_TIM_PeriodElapsedCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ +} + +/** + * @brief TIM DMA Period Elapse half complete callback. + * @param hdma pointer to DMA handle. + * @retval None + */ +static void TIM_DMAPeriodElapsedHalfCplt(DMA_HandleTypeDef *hdma) +{ + TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->PeriodElapsedHalfCpltCallback(htim); +#else + HAL_TIM_PeriodElapsedHalfCpltCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ +} + +/** + * @brief TIM DMA Trigger callback. + * @param hdma pointer to DMA handle. + * @retval None + */ +static void TIM_DMATriggerCplt(DMA_HandleTypeDef *hdma) +{ + TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + if (htim->hdma[TIM_DMA_ID_TRIGGER]->Init.Mode == DMA_NORMAL) + { + htim->State = HAL_TIM_STATE_READY; + } + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->TriggerCallback(htim); +#else + HAL_TIM_TriggerCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ +} + +/** + * @brief TIM DMA Trigger half complete callback. + * @param hdma pointer to DMA handle. + * @retval None + */ +static void TIM_DMATriggerHalfCplt(DMA_HandleTypeDef *hdma) +{ + TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->TriggerHalfCpltCallback(htim); +#else + HAL_TIM_TriggerHalfCpltCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ +} + +/** + * @brief Time Base configuration + * @param TIMx TIM peripheral + * @param Structure TIM Base configuration structure + * @retval None + */ +void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure) +{ + uint32_t tmpcr1; + tmpcr1 = TIMx->CR1; + + /* Set TIM Time Base Unit parameters ---------------------------------------*/ + if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx)) + { + /* Select the Counter Mode */ + tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS); + tmpcr1 |= Structure->CounterMode; + } + + if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx)) + { + /* Set the clock division */ + tmpcr1 &= ~TIM_CR1_CKD; + tmpcr1 |= (uint32_t)Structure->ClockDivision; + } + + /* Set the auto-reload preload */ + MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload); + + TIMx->CR1 = tmpcr1; + + /* Set the Autoreload value */ + TIMx->ARR = (uint32_t)Structure->Period ; + + /* Set the Prescaler value */ + TIMx->PSC = Structure->Prescaler; + + if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx)) + { + /* Set the Repetition Counter value */ + TIMx->RCR = Structure->RepetitionCounter; + } + + /* Generate an update event to reload the Prescaler + and the repetition counter (only for advanced timer) value immediately */ + TIMx->EGR = TIM_EGR_UG; +} + +/** + * @brief Timer Output Compare 1 configuration + * @param TIMx to select the TIM peripheral + * @param OC_Config The output configuration structure + * @retval None + */ +static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config) +{ + uint32_t tmpccmrx; + uint32_t tmpccer; + uint32_t tmpcr2; + + /* Disable the Channel 1: Reset the CC1E Bit */ + TIMx->CCER &= ~TIM_CCER_CC1E; + + /* Get the TIMx CCER register value */ + tmpccer = TIMx->CCER; + /* Get the TIMx CR2 register value */ + tmpcr2 = TIMx->CR2; + + /* Get the TIMx CCMR1 register value */ + tmpccmrx = TIMx->CCMR1; + + /* Reset the Output Compare Mode Bits */ + tmpccmrx &= ~TIM_CCMR1_OC1M; + tmpccmrx &= ~TIM_CCMR1_CC1S; + /* Select the Output Compare Mode */ + tmpccmrx |= OC_Config->OCMode; + + /* Reset the Output Polarity level */ + tmpccer &= ~TIM_CCER_CC1P; + /* Set the Output Compare Polarity */ + tmpccer |= OC_Config->OCPolarity; + + if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1)) + { + /* Check parameters */ + assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity)); + + /* Reset the Output N Polarity level */ + tmpccer &= ~TIM_CCER_CC1NP; + /* Set the Output N Polarity */ + tmpccer |= OC_Config->OCNPolarity; + /* Reset the Output N State */ + tmpccer &= ~TIM_CCER_CC1NE; + } + + if (IS_TIM_BREAK_INSTANCE(TIMx)) + { + /* Check parameters */ + assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState)); + assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState)); + + /* Reset the Output Compare and Output Compare N IDLE State */ + tmpcr2 &= ~TIM_CR2_OIS1; + tmpcr2 &= ~TIM_CR2_OIS1N; + /* Set the Output Idle state */ + tmpcr2 |= OC_Config->OCIdleState; + /* Set the Output N Idle state */ + tmpcr2 |= OC_Config->OCNIdleState; + } + + /* Write to TIMx CR2 */ + TIMx->CR2 = tmpcr2; + + /* Write to TIMx CCMR1 */ + TIMx->CCMR1 = tmpccmrx; + + /* Set the Capture Compare Register value */ + TIMx->CCR1 = OC_Config->Pulse; + + /* Write to TIMx CCER */ + TIMx->CCER = tmpccer; +} + +/** + * @brief Timer Output Compare 2 configuration + * @param TIMx to select the TIM peripheral + * @param OC_Config The output configuration structure + * @retval None + */ +void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config) +{ + uint32_t tmpccmrx; + uint32_t tmpccer; + uint32_t tmpcr2; + + /* Disable the Channel 2: Reset the CC2E Bit */ + TIMx->CCER &= ~TIM_CCER_CC2E; + + /* Get the TIMx CCER register value */ + tmpccer = TIMx->CCER; + /* Get the TIMx CR2 register value */ + tmpcr2 = TIMx->CR2; + + /* Get the TIMx CCMR1 register value */ + tmpccmrx = TIMx->CCMR1; + + /* Reset the Output Compare mode and Capture/Compare selection Bits */ + tmpccmrx &= ~TIM_CCMR1_OC2M; + tmpccmrx &= ~TIM_CCMR1_CC2S; + + /* Select the Output Compare Mode */ + tmpccmrx |= (OC_Config->OCMode << 8U); + + /* Reset the Output Polarity level */ + tmpccer &= ~TIM_CCER_CC2P; + /* Set the Output Compare Polarity */ + tmpccer |= (OC_Config->OCPolarity << 4U); + + if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2)) + { + assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity)); + + /* Reset the Output N Polarity level */ + tmpccer &= ~TIM_CCER_CC2NP; + /* Set the Output N Polarity */ + tmpccer |= (OC_Config->OCNPolarity << 4U); + /* Reset the Output N State */ + tmpccer &= ~TIM_CCER_CC2NE; + + } + + if (IS_TIM_BREAK_INSTANCE(TIMx)) + { + /* Check parameters */ + assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState)); + assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState)); + + /* Reset the Output Compare and Output Compare N IDLE State */ + tmpcr2 &= ~TIM_CR2_OIS2; + tmpcr2 &= ~TIM_CR2_OIS2N; + /* Set the Output Idle state */ + tmpcr2 |= (OC_Config->OCIdleState << 2U); + /* Set the Output N Idle state */ + tmpcr2 |= (OC_Config->OCNIdleState << 2U); + } + + /* Write to TIMx CR2 */ + TIMx->CR2 = tmpcr2; + + /* Write to TIMx CCMR1 */ + TIMx->CCMR1 = tmpccmrx; + + /* Set the Capture Compare Register value */ + TIMx->CCR2 = OC_Config->Pulse; + + /* Write to TIMx CCER */ + TIMx->CCER = tmpccer; +} + +/** + * @brief Timer Output Compare 3 configuration + * @param TIMx to select the TIM peripheral + * @param OC_Config The output configuration structure + * @retval None + */ +static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config) +{ + uint32_t tmpccmrx; + uint32_t tmpccer; + uint32_t tmpcr2; + + /* Disable the Channel 3: Reset the CC2E Bit */ + TIMx->CCER &= ~TIM_CCER_CC3E; + + /* Get the TIMx CCER register value */ + tmpccer = TIMx->CCER; + /* Get the TIMx CR2 register value */ + tmpcr2 = TIMx->CR2; + + /* Get the TIMx CCMR2 register value */ + tmpccmrx = TIMx->CCMR2; + + /* Reset the Output Compare mode and Capture/Compare selection Bits */ + tmpccmrx &= ~TIM_CCMR2_OC3M; + tmpccmrx &= ~TIM_CCMR2_CC3S; + /* Select the Output Compare Mode */ + tmpccmrx |= OC_Config->OCMode; + + /* Reset the Output Polarity level */ + tmpccer &= ~TIM_CCER_CC3P; + /* Set the Output Compare Polarity */ + tmpccer |= (OC_Config->OCPolarity << 8U); + + if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3)) + { + assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity)); + + /* Reset the Output N Polarity level */ + tmpccer &= ~TIM_CCER_CC3NP; + /* Set the Output N Polarity */ + tmpccer |= (OC_Config->OCNPolarity << 8U); + /* Reset the Output N State */ + tmpccer &= ~TIM_CCER_CC3NE; + } + + if (IS_TIM_BREAK_INSTANCE(TIMx)) + { + /* Check parameters */ + assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState)); + assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState)); + + /* Reset the Output Compare and Output Compare N IDLE State */ + tmpcr2 &= ~TIM_CR2_OIS3; + tmpcr2 &= ~TIM_CR2_OIS3N; + /* Set the Output Idle state */ + tmpcr2 |= (OC_Config->OCIdleState << 4U); + /* Set the Output N Idle state */ + tmpcr2 |= (OC_Config->OCNIdleState << 4U); + } + + /* Write to TIMx CR2 */ + TIMx->CR2 = tmpcr2; + + /* Write to TIMx CCMR2 */ + TIMx->CCMR2 = tmpccmrx; + + /* Set the Capture Compare Register value */ + TIMx->CCR3 = OC_Config->Pulse; + + /* Write to TIMx CCER */ + TIMx->CCER = tmpccer; +} + +/** + * @brief Timer Output Compare 4 configuration + * @param TIMx to select the TIM peripheral + * @param OC_Config The output configuration structure + * @retval None + */ +static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config) +{ + uint32_t tmpccmrx; + uint32_t tmpccer; + uint32_t tmpcr2; + + /* Disable the Channel 4: Reset the CC4E Bit */ + TIMx->CCER &= ~TIM_CCER_CC4E; + + /* Get the TIMx CCER register value */ + tmpccer = TIMx->CCER; + /* Get the TIMx CR2 register value */ + tmpcr2 = TIMx->CR2; + + /* Get the TIMx CCMR2 register value */ + tmpccmrx = TIMx->CCMR2; + + /* Reset the Output Compare mode and Capture/Compare selection Bits */ + tmpccmrx &= ~TIM_CCMR2_OC4M; + tmpccmrx &= ~TIM_CCMR2_CC4S; + + /* Select the Output Compare Mode */ + tmpccmrx |= (OC_Config->OCMode << 8U); + + /* Reset the Output Polarity level */ + tmpccer &= ~TIM_CCER_CC4P; + /* Set the Output Compare Polarity */ + tmpccer |= (OC_Config->OCPolarity << 12U); + + if (IS_TIM_BREAK_INSTANCE(TIMx)) + { + /* Check parameters */ + assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState)); + + /* Reset the Output Compare IDLE State */ + tmpcr2 &= ~TIM_CR2_OIS4; + + /* Set the Output Idle state */ + tmpcr2 |= (OC_Config->OCIdleState << 6U); + } + + /* Write to TIMx CR2 */ + TIMx->CR2 = tmpcr2; + + /* Write to TIMx CCMR2 */ + TIMx->CCMR2 = tmpccmrx; + + /* Set the Capture Compare Register value */ + TIMx->CCR4 = OC_Config->Pulse; + + /* Write to TIMx CCER */ + TIMx->CCER = tmpccer; +} + +/** + * @brief Timer Output Compare 5 configuration + * @param TIMx to select the TIM peripheral + * @param OC_Config The output configuration structure + * @retval None + */ +static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx, + TIM_OC_InitTypeDef *OC_Config) +{ + uint32_t tmpccmrx; + uint32_t tmpccer; + uint32_t tmpcr2; + + /* Disable the output: Reset the CCxE Bit */ + TIMx->CCER &= ~TIM_CCER_CC5E; + + /* Get the TIMx CCER register value */ + tmpccer = TIMx->CCER; + /* Get the TIMx CR2 register value */ + tmpcr2 = TIMx->CR2; + /* Get the TIMx CCMR1 register value */ + tmpccmrx = TIMx->CCMR3; + + /* Reset the Output Compare Mode Bits */ + tmpccmrx &= ~(TIM_CCMR3_OC5M); + /* Select the Output Compare Mode */ + tmpccmrx |= OC_Config->OCMode; + + /* Reset the Output Polarity level */ + tmpccer &= ~TIM_CCER_CC5P; + /* Set the Output Compare Polarity */ + tmpccer |= (OC_Config->OCPolarity << 16U); + + if (IS_TIM_BREAK_INSTANCE(TIMx)) + { + /* Reset the Output Compare IDLE State */ + tmpcr2 &= ~TIM_CR2_OIS5; + /* Set the Output Idle state */ + tmpcr2 |= (OC_Config->OCIdleState << 8U); + } + /* Write to TIMx CR2 */ + TIMx->CR2 = tmpcr2; + + /* Write to TIMx CCMR3 */ + TIMx->CCMR3 = tmpccmrx; + + /* Set the Capture Compare Register value */ + TIMx->CCR5 = OC_Config->Pulse; + + /* Write to TIMx CCER */ + TIMx->CCER = tmpccer; +} + +/** + * @brief Timer Output Compare 6 configuration + * @param TIMx to select the TIM peripheral + * @param OC_Config The output configuration structure + * @retval None + */ +static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx, + TIM_OC_InitTypeDef *OC_Config) +{ + uint32_t tmpccmrx; + uint32_t tmpccer; + uint32_t tmpcr2; + + /* Disable the output: Reset the CCxE Bit */ + TIMx->CCER &= ~TIM_CCER_CC6E; + + /* Get the TIMx CCER register value */ + tmpccer = TIMx->CCER; + /* Get the TIMx CR2 register value */ + tmpcr2 = TIMx->CR2; + /* Get the TIMx CCMR1 register value */ + tmpccmrx = TIMx->CCMR3; + + /* Reset the Output Compare Mode Bits */ + tmpccmrx &= ~(TIM_CCMR3_OC6M); + /* Select the Output Compare Mode */ + tmpccmrx |= (OC_Config->OCMode << 8U); + + /* Reset the Output Polarity level */ + tmpccer &= (uint32_t)~TIM_CCER_CC6P; + /* Set the Output Compare Polarity */ + tmpccer |= (OC_Config->OCPolarity << 20U); + + if (IS_TIM_BREAK_INSTANCE(TIMx)) + { + /* Reset the Output Compare IDLE State */ + tmpcr2 &= ~TIM_CR2_OIS6; + /* Set the Output Idle state */ + tmpcr2 |= (OC_Config->OCIdleState << 10U); + } + + /* Write to TIMx CR2 */ + TIMx->CR2 = tmpcr2; + + /* Write to TIMx CCMR3 */ + TIMx->CCMR3 = tmpccmrx; + + /* Set the Capture Compare Register value */ + TIMx->CCR6 = OC_Config->Pulse; + + /* Write to TIMx CCER */ + TIMx->CCER = tmpccer; +} + +/** + * @brief Slave Timer configuration function + * @param htim TIM handle + * @param sSlaveConfig Slave timer configuration + * @retval None + */ +static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim, + TIM_SlaveConfigTypeDef *sSlaveConfig) +{ + uint32_t tmpsmcr; + uint32_t tmpccmr1; + uint32_t tmpccer; + + /* Get the TIMx SMCR register value */ + tmpsmcr = htim->Instance->SMCR; + + /* Reset the Trigger Selection Bits */ + tmpsmcr &= ~TIM_SMCR_TS; + /* Set the Input Trigger source */ + tmpsmcr |= sSlaveConfig->InputTrigger; + + /* Reset the slave mode Bits */ + tmpsmcr &= ~TIM_SMCR_SMS; + /* Set the slave mode */ + tmpsmcr |= sSlaveConfig->SlaveMode; + + /* Write to TIMx SMCR */ + htim->Instance->SMCR = tmpsmcr; + + /* Configure the trigger prescaler, filter, and polarity */ + switch (sSlaveConfig->InputTrigger) + { + case TIM_TS_ETRF: + { + /* Check the parameters */ + assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance)); + assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler)); + assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity)); + assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter)); + /* Configure the ETR Trigger source */ + TIM_ETR_SetConfig(htim->Instance, + sSlaveConfig->TriggerPrescaler, + sSlaveConfig->TriggerPolarity, + sSlaveConfig->TriggerFilter); + break; + } + + case TIM_TS_TI1F_ED: + { + /* Check the parameters */ + assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); + assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter)); + + if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) + { + return HAL_ERROR; + } + + /* Disable the Channel 1: Reset the CC1E Bit */ + tmpccer = htim->Instance->CCER; + htim->Instance->CCER &= ~TIM_CCER_CC1E; + tmpccmr1 = htim->Instance->CCMR1; + + /* Set the filter */ + tmpccmr1 &= ~TIM_CCMR1_IC1F; + tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U); + + /* Write to TIMx CCMR1 and CCER registers */ + htim->Instance->CCMR1 = tmpccmr1; + htim->Instance->CCER = tmpccer; + break; + } + + case TIM_TS_TI1FP1: + { + /* Check the parameters */ + assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); + assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity)); + assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter)); + + /* Configure TI1 Filter and Polarity */ + TIM_TI1_ConfigInputStage(htim->Instance, + sSlaveConfig->TriggerPolarity, + sSlaveConfig->TriggerFilter); + break; + } + + case TIM_TS_TI2FP2: + { + /* Check the parameters */ + assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); + assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity)); + assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter)); + + /* Configure TI2 Filter and Polarity */ + TIM_TI2_ConfigInputStage(htim->Instance, + sSlaveConfig->TriggerPolarity, + sSlaveConfig->TriggerFilter); + break; + } + + case TIM_TS_ITR0: + case TIM_TS_ITR1: + case TIM_TS_ITR2: + case TIM_TS_ITR3: + { + /* Check the parameter */ + assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); + break; + } + + default: + break; + } + return HAL_OK; +} + +/** + * @brief Configure the TI1 as Input. + * @param TIMx to select the TIM peripheral. + * @param TIM_ICPolarity The Input Polarity. + * This parameter can be one of the following values: + * @arg TIM_ICPOLARITY_RISING + * @arg TIM_ICPOLARITY_FALLING + * @arg TIM_ICPOLARITY_BOTHEDGE + * @param TIM_ICSelection specifies the input to be used. + * This parameter can be one of the following values: + * @arg TIM_ICSELECTION_DIRECTTI: TIM Input 1 is selected to be connected to IC1. + * @arg TIM_ICSELECTION_INDIRECTTI: TIM Input 1 is selected to be connected to IC2. + * @arg TIM_ICSELECTION_TRC: TIM Input 1 is selected to be connected to TRC. + * @param TIM_ICFilter Specifies the Input Capture Filter. + * This parameter must be a value between 0x00 and 0x0F. + * @retval None + * @note TIM_ICFilter and TIM_ICPolarity are not used in INDIRECT mode as TI2FP1 + * (on channel2 path) is used as the input signal. Therefore CCMR1 must be + * protected against un-initialized filter and polarity values. + */ +void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection, + uint32_t TIM_ICFilter) +{ + uint32_t tmpccmr1; + uint32_t tmpccer; + + /* Disable the Channel 1: Reset the CC1E Bit */ + TIMx->CCER &= ~TIM_CCER_CC1E; + tmpccmr1 = TIMx->CCMR1; + tmpccer = TIMx->CCER; + + /* Select the Input */ + if (IS_TIM_CC2_INSTANCE(TIMx) != RESET) + { + tmpccmr1 &= ~TIM_CCMR1_CC1S; + tmpccmr1 |= TIM_ICSelection; + } + else + { + tmpccmr1 |= TIM_CCMR1_CC1S_0; + } + + /* Set the filter */ + tmpccmr1 &= ~TIM_CCMR1_IC1F; + tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F); + + /* Select the Polarity and set the CC1E Bit */ + tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP); + tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP)); + + /* Write to TIMx CCMR1 and CCER registers */ + TIMx->CCMR1 = tmpccmr1; + TIMx->CCER = tmpccer; +} + +/** + * @brief Configure the Polarity and Filter for TI1. + * @param TIMx to select the TIM peripheral. + * @param TIM_ICPolarity The Input Polarity. + * This parameter can be one of the following values: + * @arg TIM_ICPOLARITY_RISING + * @arg TIM_ICPOLARITY_FALLING + * @arg TIM_ICPOLARITY_BOTHEDGE + * @param TIM_ICFilter Specifies the Input Capture Filter. + * This parameter must be a value between 0x00 and 0x0F. + * @retval None + */ +static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter) +{ + uint32_t tmpccmr1; + uint32_t tmpccer; + + /* Disable the Channel 1: Reset the CC1E Bit */ + tmpccer = TIMx->CCER; + TIMx->CCER &= ~TIM_CCER_CC1E; + tmpccmr1 = TIMx->CCMR1; + + /* Set the filter */ + tmpccmr1 &= ~TIM_CCMR1_IC1F; + tmpccmr1 |= (TIM_ICFilter << 4U); + + /* Select the Polarity and set the CC1E Bit */ + tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP); + tmpccer |= TIM_ICPolarity; + + /* Write to TIMx CCMR1 and CCER registers */ + TIMx->CCMR1 = tmpccmr1; + TIMx->CCER = tmpccer; +} + +/** + * @brief Configure the TI2 as Input. + * @param TIMx to select the TIM peripheral + * @param TIM_ICPolarity The Input Polarity. + * This parameter can be one of the following values: + * @arg TIM_ICPOLARITY_RISING + * @arg TIM_ICPOLARITY_FALLING + * @arg TIM_ICPOLARITY_BOTHEDGE + * @param TIM_ICSelection specifies the input to be used. + * This parameter can be one of the following values: + * @arg TIM_ICSELECTION_DIRECTTI: TIM Input 2 is selected to be connected to IC2. + * @arg TIM_ICSELECTION_INDIRECTTI: TIM Input 2 is selected to be connected to IC1. + * @arg TIM_ICSELECTION_TRC: TIM Input 2 is selected to be connected to TRC. + * @param TIM_ICFilter Specifies the Input Capture Filter. + * This parameter must be a value between 0x00 and 0x0F. + * @retval None + * @note TIM_ICFilter and TIM_ICPolarity are not used in INDIRECT mode as TI1FP2 + * (on channel1 path) is used as the input signal. Therefore CCMR1 must be + * protected against un-initialized filter and polarity values. + */ +static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection, + uint32_t TIM_ICFilter) +{ + uint32_t tmpccmr1; + uint32_t tmpccer; + + /* Disable the Channel 2: Reset the CC2E Bit */ + TIMx->CCER &= ~TIM_CCER_CC2E; + tmpccmr1 = TIMx->CCMR1; + tmpccer = TIMx->CCER; + + /* Select the Input */ + tmpccmr1 &= ~TIM_CCMR1_CC2S; + tmpccmr1 |= (TIM_ICSelection << 8U); + + /* Set the filter */ + tmpccmr1 &= ~TIM_CCMR1_IC2F; + tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F); + + /* Select the Polarity and set the CC2E Bit */ + tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP); + tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP)); + + /* Write to TIMx CCMR1 and CCER registers */ + TIMx->CCMR1 = tmpccmr1 ; + TIMx->CCER = tmpccer; +} + +/** + * @brief Configure the Polarity and Filter for TI2. + * @param TIMx to select the TIM peripheral. + * @param TIM_ICPolarity The Input Polarity. + * This parameter can be one of the following values: + * @arg TIM_ICPOLARITY_RISING + * @arg TIM_ICPOLARITY_FALLING + * @arg TIM_ICPOLARITY_BOTHEDGE + * @param TIM_ICFilter Specifies the Input Capture Filter. + * This parameter must be a value between 0x00 and 0x0F. + * @retval None + */ +static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter) +{ + uint32_t tmpccmr1; + uint32_t tmpccer; + + /* Disable the Channel 2: Reset the CC2E Bit */ + TIMx->CCER &= ~TIM_CCER_CC2E; + tmpccmr1 = TIMx->CCMR1; + tmpccer = TIMx->CCER; + + /* Set the filter */ + tmpccmr1 &= ~TIM_CCMR1_IC2F; + tmpccmr1 |= (TIM_ICFilter << 12U); + + /* Select the Polarity and set the CC2E Bit */ + tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP); + tmpccer |= (TIM_ICPolarity << 4U); + + /* Write to TIMx CCMR1 and CCER registers */ + TIMx->CCMR1 = tmpccmr1 ; + TIMx->CCER = tmpccer; +} + +/** + * @brief Configure the TI3 as Input. + * @param TIMx to select the TIM peripheral + * @param TIM_ICPolarity The Input Polarity. + * This parameter can be one of the following values: + * @arg TIM_ICPOLARITY_RISING + * @arg TIM_ICPOLARITY_FALLING + * @arg TIM_ICPOLARITY_BOTHEDGE + * @param TIM_ICSelection specifies the input to be used. + * This parameter can be one of the following values: + * @arg TIM_ICSELECTION_DIRECTTI: TIM Input 3 is selected to be connected to IC3. + * @arg TIM_ICSELECTION_INDIRECTTI: TIM Input 3 is selected to be connected to IC4. + * @arg TIM_ICSELECTION_TRC: TIM Input 3 is selected to be connected to TRC. + * @param TIM_ICFilter Specifies the Input Capture Filter. + * This parameter must be a value between 0x00 and 0x0F. + * @retval None + * @note TIM_ICFilter and TIM_ICPolarity are not used in INDIRECT mode as TI3FP4 + * (on channel1 path) is used as the input signal. Therefore CCMR2 must be + * protected against un-initialized filter and polarity values. + */ +static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection, + uint32_t TIM_ICFilter) +{ + uint32_t tmpccmr2; + uint32_t tmpccer; + + /* Disable the Channel 3: Reset the CC3E Bit */ + TIMx->CCER &= ~TIM_CCER_CC3E; + tmpccmr2 = TIMx->CCMR2; + tmpccer = TIMx->CCER; + + /* Select the Input */ + tmpccmr2 &= ~TIM_CCMR2_CC3S; + tmpccmr2 |= TIM_ICSelection; + + /* Set the filter */ + tmpccmr2 &= ~TIM_CCMR2_IC3F; + tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F); + + /* Select the Polarity and set the CC3E Bit */ + tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP); + tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP)); + + /* Write to TIMx CCMR2 and CCER registers */ + TIMx->CCMR2 = tmpccmr2; + TIMx->CCER = tmpccer; +} + +/** + * @brief Configure the TI4 as Input. + * @param TIMx to select the TIM peripheral + * @param TIM_ICPolarity The Input Polarity. + * This parameter can be one of the following values: + * @arg TIM_ICPOLARITY_RISING + * @arg TIM_ICPOLARITY_FALLING + * @arg TIM_ICPOLARITY_BOTHEDGE + * @param TIM_ICSelection specifies the input to be used. + * This parameter can be one of the following values: + * @arg TIM_ICSELECTION_DIRECTTI: TIM Input 4 is selected to be connected to IC4. + * @arg TIM_ICSELECTION_INDIRECTTI: TIM Input 4 is selected to be connected to IC3. + * @arg TIM_ICSELECTION_TRC: TIM Input 4 is selected to be connected to TRC. + * @param TIM_ICFilter Specifies the Input Capture Filter. + * This parameter must be a value between 0x00 and 0x0F. + * @note TIM_ICFilter and TIM_ICPolarity are not used in INDIRECT mode as TI4FP3 + * (on channel1 path) is used as the input signal. Therefore CCMR2 must be + * protected against un-initialized filter and polarity values. + * @retval None + */ +static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection, + uint32_t TIM_ICFilter) +{ + uint32_t tmpccmr2; + uint32_t tmpccer; + + /* Disable the Channel 4: Reset the CC4E Bit */ + TIMx->CCER &= ~TIM_CCER_CC4E; + tmpccmr2 = TIMx->CCMR2; + tmpccer = TIMx->CCER; + + /* Select the Input */ + tmpccmr2 &= ~TIM_CCMR2_CC4S; + tmpccmr2 |= (TIM_ICSelection << 8U); + + /* Set the filter */ + tmpccmr2 &= ~TIM_CCMR2_IC4F; + tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F); + + /* Select the Polarity and set the CC4E Bit */ + tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP); + tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP)); + + /* Write to TIMx CCMR2 and CCER registers */ + TIMx->CCMR2 = tmpccmr2; + TIMx->CCER = tmpccer ; +} + +/** + * @brief Selects the Input Trigger source + * @param TIMx to select the TIM peripheral + * @param InputTriggerSource The Input Trigger source. + * This parameter can be one of the following values: + * @arg TIM_TS_ITR0: Internal Trigger 0 + * @arg TIM_TS_ITR1: Internal Trigger 1 + * @arg TIM_TS_ITR2: Internal Trigger 2 + * @arg TIM_TS_ITR3: Internal Trigger 3 + * @arg TIM_TS_TI1F_ED: TI1 Edge Detector + * @arg TIM_TS_TI1FP1: Filtered Timer Input 1 + * @arg TIM_TS_TI2FP2: Filtered Timer Input 2 + * @arg TIM_TS_ETRF: External Trigger input + * @retval None + */ +static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource) +{ + uint32_t tmpsmcr; + + /* Get the TIMx SMCR register value */ + tmpsmcr = TIMx->SMCR; + /* Reset the TS Bits */ + tmpsmcr &= ~TIM_SMCR_TS; + /* Set the Input Trigger source and the slave mode*/ + tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1); + /* Write to TIMx SMCR */ + TIMx->SMCR = tmpsmcr; +} +/** + * @brief Configures the TIMx External Trigger (ETR). + * @param TIMx to select the TIM peripheral + * @param TIM_ExtTRGPrescaler The external Trigger Prescaler. + * This parameter can be one of the following values: + * @arg TIM_ETRPRESCALER_DIV1: ETRP Prescaler OFF. + * @arg TIM_ETRPRESCALER_DIV2: ETRP frequency divided by 2. + * @arg TIM_ETRPRESCALER_DIV4: ETRP frequency divided by 4. + * @arg TIM_ETRPRESCALER_DIV8: ETRP frequency divided by 8. + * @param TIM_ExtTRGPolarity The external Trigger Polarity. + * This parameter can be one of the following values: + * @arg TIM_ETRPOLARITY_INVERTED: active low or falling edge active. + * @arg TIM_ETRPOLARITY_NONINVERTED: active high or rising edge active. + * @param ExtTRGFilter External Trigger Filter. + * This parameter must be a value between 0x00 and 0x0F + * @retval None + */ +void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler, + uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter) +{ + uint32_t tmpsmcr; + + tmpsmcr = TIMx->SMCR; + + /* Reset the ETR Bits */ + tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP); + + /* Set the Prescaler, the Filter value and the Polarity */ + tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U))); + + /* Write to TIMx SMCR */ + TIMx->SMCR = tmpsmcr; +} + +/** + * @brief Enables or disables the TIM Capture Compare Channel x. + * @param TIMx to select the TIM peripheral + * @param Channel specifies the TIM Channel + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 + * @arg TIM_CHANNEL_2: TIM Channel 2 + * @arg TIM_CHANNEL_3: TIM Channel 3 + * @arg TIM_CHANNEL_4: TIM Channel 4 + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @param ChannelState specifies the TIM Channel CCxE bit new state. + * This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE. + * @retval None + */ +void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState) +{ + uint32_t tmp; + + /* Check the parameters */ + assert_param(IS_TIM_CC1_INSTANCE(TIMx)); + assert_param(IS_TIM_CHANNELS(Channel)); + + tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */ + + /* Reset the CCxE Bit */ + TIMx->CCER &= ~tmp; + + /* Set or reset the CCxE Bit */ + TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */ +} + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) +/** + * @brief Reset interrupt callbacks to the legacy weak callbacks. + * @param htim pointer to a TIM_HandleTypeDef structure that contains + * the configuration information for TIM module. + * @retval None + */ +void TIM_ResetCallback(TIM_HandleTypeDef *htim) +{ + /* Reset the TIM callback to the legacy weak callbacks */ + htim->PeriodElapsedCallback = HAL_TIM_PeriodElapsedCallback; /* Legacy weak PeriodElapsedCallback */ + htim->PeriodElapsedHalfCpltCallback = HAL_TIM_PeriodElapsedHalfCpltCallback; /* Legacy weak PeriodElapsedHalfCpltCallback */ + htim->TriggerCallback = HAL_TIM_TriggerCallback; /* Legacy weak TriggerCallback */ + htim->TriggerHalfCpltCallback = HAL_TIM_TriggerHalfCpltCallback; /* Legacy weak TriggerHalfCpltCallback */ + htim->IC_CaptureCallback = HAL_TIM_IC_CaptureCallback; /* Legacy weak IC_CaptureCallback */ + htim->IC_CaptureHalfCpltCallback = HAL_TIM_IC_CaptureHalfCpltCallback; /* Legacy weak IC_CaptureHalfCpltCallback */ + htim->OC_DelayElapsedCallback = HAL_TIM_OC_DelayElapsedCallback; /* Legacy weak OC_DelayElapsedCallback */ + htim->PWM_PulseFinishedCallback = HAL_TIM_PWM_PulseFinishedCallback; /* Legacy weak PWM_PulseFinishedCallback */ + htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback; /* Legacy weak PWM_PulseFinishedHalfCpltCallback */ + htim->ErrorCallback = HAL_TIM_ErrorCallback; /* Legacy weak ErrorCallback */ + htim->CommutationCallback = HAL_TIMEx_CommutCallback; /* Legacy weak CommutationCallback */ + htim->CommutationHalfCpltCallback = HAL_TIMEx_CommutHalfCpltCallback; /* Legacy weak CommutationHalfCpltCallback */ + htim->BreakCallback = HAL_TIMEx_BreakCallback; /* Legacy weak BreakCallback */ + htim->Break2Callback = HAL_TIMEx_Break2Callback; /* Legacy weak Break2Callback */ +} +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + +/** + * @} + */ + +#endif /* HAL_TIM_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim_ex.c b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim_ex.c new file mode 100644 index 0000000..3c02266 --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim_ex.c @@ -0,0 +1,2749 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_tim_ex.c + * @author MCD Application Team + * @brief TIM HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the Timer Extended peripheral: + * + Time Hall Sensor Interface Initialization + * + Time Hall Sensor Interface Start + * + Time Complementary signal break and dead time configuration + * + Time Master and Slave synchronization configuration + * + Time Output Compare/PWM Channel Configuration (for channels 5 and 6) + * + Time OCRef clear configuration + * + Timer remapping capabilities configuration + @verbatim + ============================================================================== + ##### TIMER Extended features ##### + ============================================================================== + [..] + The Timer Extended features include: + (#) Complementary outputs with programmable dead-time for : + (++) Output Compare + (++) PWM generation (Edge and Center-aligned Mode) + (++) One-pulse mode output + (#) Synchronization circuit to control the timer with external signals and to + interconnect several timers together. + (#) Break input to put the timer output signals in reset state or in a known state. + (#) Supports incremental (quadrature) encoder and hall-sensor circuitry for + positioning purposes + + ##### How to use this driver ##### + ============================================================================== + [..] + (#) Initialize the TIM low level resources by implementing the following functions + depending on the selected feature: + (++) Hall Sensor output : HAL_TIMEx_HallSensor_MspInit() + + (#) Initialize the TIM low level resources : + (##) Enable the TIM interface clock using __HAL_RCC_TIMx_CLK_ENABLE(); + (##) TIM pins configuration + (+++) Enable the clock for the TIM GPIOs using the following function: + __HAL_RCC_GPIOx_CLK_ENABLE(); + (+++) Configure these TIM pins in Alternate function mode using HAL_GPIO_Init(); + + (#) The external Clock can be configured, if needed (the default clock is the + internal clock from the APBx), using the following function: + HAL_TIM_ConfigClockSource, the clock configuration should be done before + any start function. + + (#) Configure the TIM in the desired functioning mode using one of the + initialization function of this driver: + (++) HAL_TIMEx_HallSensor_Init() and HAL_TIMEx_ConfigCommutEvent(): to use the + Timer Hall Sensor Interface and the commutation event with the corresponding + Interrupt and DMA request if needed (Note that One Timer is used to interface + with the Hall sensor Interface and another Timer should be used to use + the commutation event). + + (#) Activate the TIM peripheral using one of the start functions: + (++) Complementary Output Compare : HAL_TIMEx_OCN_Start(), HAL_TIMEx_OCN_Start_DMA(), HAL_TIMEx_OCN_Start_IT() + (++) Complementary PWM generation : HAL_TIMEx_PWMN_Start(), HAL_TIMEx_PWMN_Start_DMA(), HAL_TIMEx_PWMN_Start_IT() + (++) Complementary One-pulse mode output : HAL_TIMEx_OnePulseN_Start(), HAL_TIMEx_OnePulseN_Start_IT() + (++) Hall Sensor output : HAL_TIMEx_HallSensor_Start(), HAL_TIMEx_HallSensor_Start_DMA(), HAL_TIMEx_HallSensor_Start_IT(). + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal.h" + +/** @addtogroup STM32L4xx_HAL_Driver + * @{ + */ + +/** @defgroup TIMEx TIMEx + * @brief TIM Extended HAL module driver + * @{ + */ + +#ifdef HAL_TIM_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +static void TIM_DMADelayPulseNCplt(DMA_HandleTypeDef *hdma); +static void TIM_DMAErrorCCxN(DMA_HandleTypeDef *hdma); +static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState); + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup TIMEx_Exported_Functions TIM Extended Exported Functions + * @{ + */ + +/** @defgroup TIMEx_Exported_Functions_Group1 Extended Timer Hall Sensor functions + * @brief Timer Hall Sensor functions + * +@verbatim + ============================================================================== + ##### Timer Hall Sensor functions ##### + ============================================================================== + [..] + This section provides functions allowing to: + (+) Initialize and configure TIM HAL Sensor. + (+) De-initialize TIM HAL Sensor. + (+) Start the Hall Sensor Interface. + (+) Stop the Hall Sensor Interface. + (+) Start the Hall Sensor Interface and enable interrupts. + (+) Stop the Hall Sensor Interface and disable interrupts. + (+) Start the Hall Sensor Interface and enable DMA transfers. + (+) Stop the Hall Sensor Interface and disable DMA transfers. + +@endverbatim + * @{ + */ +/** + * @brief Initializes the TIM Hall Sensor Interface and initialize the associated handle. + * @note When the timer instance is initialized in Hall Sensor Interface mode, + * timer channels 1 and channel 2 are reserved and cannot be used for + * other purpose. + * @param htim TIM Hall Sensor Interface handle + * @param sConfig TIM Hall Sensor configuration structure + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, TIM_HallSensor_InitTypeDef *sConfig) +{ + TIM_OC_InitTypeDef OC_Config; + + /* Check the TIM handle allocation */ + if (htim == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance)); + assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode)); + assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); + assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload)); + assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity)); + assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler)); + assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter)); + + if (htim->State == HAL_TIM_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + htim->Lock = HAL_UNLOCKED; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + /* Reset interrupt callbacks to legacy week callbacks */ + TIM_ResetCallback(htim); + + if (htim->HallSensor_MspInitCallback == NULL) + { + htim->HallSensor_MspInitCallback = HAL_TIMEx_HallSensor_MspInit; + } + /* Init the low level hardware : GPIO, CLOCK, NVIC */ + htim->HallSensor_MspInitCallback(htim); +#else + /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */ + HAL_TIMEx_HallSensor_MspInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + + /* Set the TIM state */ + htim->State = HAL_TIM_STATE_BUSY; + + /* Configure the Time base in the Encoder Mode */ + TIM_Base_SetConfig(htim->Instance, &htim->Init); + + /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the Hall sensor */ + TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter); + + /* Reset the IC1PSC Bits */ + htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC; + /* Set the IC1PSC value */ + htim->Instance->CCMR1 |= sConfig->IC1Prescaler; + + /* Enable the Hall sensor interface (XOR function of the three inputs) */ + htim->Instance->CR2 |= TIM_CR2_TI1S; + + /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */ + htim->Instance->SMCR &= ~TIM_SMCR_TS; + htim->Instance->SMCR |= TIM_TS_TI1F_ED; + + /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */ + htim->Instance->SMCR &= ~TIM_SMCR_SMS; + htim->Instance->SMCR |= TIM_SLAVEMODE_RESET; + + /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/ + OC_Config.OCFastMode = TIM_OCFAST_DISABLE; + OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET; + OC_Config.OCMode = TIM_OCMODE_PWM2; + OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET; + OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH; + OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH; + OC_Config.Pulse = sConfig->Commutation_Delay; + + TIM_OC2_SetConfig(htim->Instance, &OC_Config); + + /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2 + register to 101 */ + htim->Instance->CR2 &= ~TIM_CR2_MMS; + htim->Instance->CR2 |= TIM_TRGO_OC2REF; + + /* Initialize the DMA burst operation state */ + htim->DMABurstState = HAL_DMA_BURST_STATE_READY; + + /* Initialize the TIM channels state */ + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + + /* Initialize the TIM state*/ + htim->State = HAL_TIM_STATE_READY; + + return HAL_OK; +} + +/** + * @brief DeInitializes the TIM Hall Sensor interface + * @param htim TIM Hall Sensor Interface handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_DeInit(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + + htim->State = HAL_TIM_STATE_BUSY; + + /* Disable the TIM Peripheral Clock */ + __HAL_TIM_DISABLE(htim); + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + if (htim->HallSensor_MspDeInitCallback == NULL) + { + htim->HallSensor_MspDeInitCallback = HAL_TIMEx_HallSensor_MspDeInit; + } + /* DeInit the low level hardware */ + htim->HallSensor_MspDeInitCallback(htim); +#else + /* DeInit the low level hardware: GPIO, CLOCK, NVIC */ + HAL_TIMEx_HallSensor_MspDeInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + /* Change the DMA burst operation state */ + htim->DMABurstState = HAL_DMA_BURST_STATE_RESET; + + /* Change the TIM channels state */ + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET); + + /* Change TIM state */ + htim->State = HAL_TIM_STATE_RESET; + + /* Release Lock */ + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Initializes the TIM Hall Sensor MSP. + * @param htim TIM Hall Sensor Interface handle + * @retval None + */ +__weak void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIMEx_HallSensor_MspInit could be implemented in the user file + */ +} + +/** + * @brief DeInitializes TIM Hall Sensor MSP. + * @param htim TIM Hall Sensor Interface handle + * @retval None + */ +__weak void HAL_TIMEx_HallSensor_MspDeInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIMEx_HallSensor_MspDeInit could be implemented in the user file + */ +} + +/** + * @brief Starts the TIM Hall Sensor Interface. + * @param htim TIM Hall Sensor Interface handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start(TIM_HandleTypeDef *htim) +{ + uint32_t tmpsmcr; + HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1); + HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2); + HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1); + HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2); + + /* Check the parameters */ + assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance)); + + /* Check the TIM channels state */ + if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY) + || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY)) + { + return HAL_ERROR; + } + + /* Set the TIM channels state */ + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + + /* Enable the Input Capture channel 1 + (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1, TIM_CHANNEL_2 and TIM_CHANNEL_3) */ + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Hall sensor Interface. + * @param htim TIM Hall Sensor Interface handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance)); + + /* Disable the Input Capture channels 1, 2 and 3 + (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1, TIM_CHANNEL_2 and TIM_CHANNEL_3) */ + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM channels state */ + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM Hall Sensor Interface in interrupt mode. + * @param htim TIM Hall Sensor Interface handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_IT(TIM_HandleTypeDef *htim) +{ + uint32_t tmpsmcr; + HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1); + HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2); + HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1); + HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2); + + /* Check the parameters */ + assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance)); + + /* Check the TIM channels state */ + if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY) + || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY)) + { + return HAL_ERROR; + } + + /* Set the TIM channels state */ + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + + /* Enable the capture compare Interrupts 1 event */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1); + + /* Enable the Input Capture channel 1 + (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1, TIM_CHANNEL_2 and TIM_CHANNEL_3) */ + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Hall Sensor Interface in interrupt mode. + * @param htim TIM Hall Sensor Interface handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_IT(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance)); + + /* Disable the Input Capture channel 1 + (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1, TIM_CHANNEL_2 and TIM_CHANNEL_3) */ + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); + + /* Disable the capture compare Interrupts event */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM channels state */ + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM Hall Sensor Interface in DMA mode. + * @param htim TIM Hall Sensor Interface handle + * @param pData The destination Buffer address. + * @param Length The length of data to be transferred from TIM peripheral to memory. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length) +{ + uint32_t tmpsmcr; + HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1); + HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1); + + /* Check the parameters */ + assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance)); + + /* Set the TIM channel state */ + if ((channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY) + ||(complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)) + { + return HAL_BUSY; + } + else if ((channel_1_state == HAL_TIM_CHANNEL_STATE_READY) + && (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_READY)) + { + if ((pData == NULL) && (Length > 0U)) + { + return HAL_ERROR; + } + else + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + } + } + else + { + return HAL_ERROR; + } + + /* Enable the Input Capture channel 1 + (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1, TIM_CHANNEL_2 and TIM_CHANNEL_3) */ + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); + + /* Set the DMA Input Capture 1 Callbacks */ + htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel for Capture 1*/ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length) != HAL_OK) + { + return HAL_ERROR; + } + /* Enable the capture compare 1 Interrupt */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Hall Sensor Interface in DMA mode. + * @param htim TIM Hall Sensor Interface handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_DMA(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance)); + + /* Disable the Input Capture channel 1 + (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1, TIM_CHANNEL_2 and TIM_CHANNEL_3) */ + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); + + + /* Disable the capture compare Interrupts 1 event */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1); + + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM channel state */ + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + + /* Return function status */ + return HAL_OK; +} + +/** + * @} + */ + +/** @defgroup TIMEx_Exported_Functions_Group2 Extended Timer Complementary Output Compare functions + * @brief Timer Complementary Output Compare functions + * +@verbatim + ============================================================================== + ##### Timer Complementary Output Compare functions ##### + ============================================================================== + [..] + This section provides functions allowing to: + (+) Start the Complementary Output Compare/PWM. + (+) Stop the Complementary Output Compare/PWM. + (+) Start the Complementary Output Compare/PWM and enable interrupts. + (+) Stop the Complementary Output Compare/PWM and disable interrupts. + (+) Start the Complementary Output Compare/PWM and enable DMA transfers. + (+) Stop the Complementary Output Compare/PWM and disable DMA transfers. + +@endverbatim + * @{ + */ + +/** + * @brief Starts the TIM Output Compare signal generation on the complementary + * output. + * @param htim TIM Output Compare handle + * @param Channel TIM Channel to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_OCN_Start(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); + + /* Check the TIM complementary channel state */ + if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY) + { + return HAL_ERROR; + } + + /* Set the TIM complementary channel state */ + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY); + + /* Enable the Capture compare channel N */ + TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE); + + /* Enable the Main Output */ + __HAL_TIM_MOE_ENABLE(htim); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Output Compare signal generation on the complementary + * output. + * @param htim TIM handle + * @param Channel TIM Channel to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_OCN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); + + /* Disable the Capture compare channel N */ + TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE); + + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM complementary channel state */ + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM Output Compare signal generation in interrupt mode + * on the complementary output. + * @param htim TIM OC handle + * @param Channel TIM Channel to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_OCN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); + + /* Check the TIM complementary channel state */ + if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY) + { + return HAL_ERROR; + } + + /* Set the TIM complementary channel state */ + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Enable the TIM Output Compare interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Enable the TIM Output Compare interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Enable the TIM Output Compare interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3); + break; + } + + + default: + break; + } + + /* Enable the TIM Break interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK); + + /* Enable the Capture compare channel N */ + TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE); + + /* Enable the Main Output */ + __HAL_TIM_MOE_ENABLE(htim); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Output Compare signal generation in interrupt mode + * on the complementary output. + * @param htim TIM Output Compare handle + * @param Channel TIM Channel to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + uint32_t tmpccer; + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Disable the TIM Output Compare interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Disable the TIM Output Compare interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Disable the TIM Output Compare interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3); + break; + } + + default: + break; + } + + /* Disable the Capture compare channel N */ + TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE); + + /* Disable the TIM Break interrupt (only if no more channel is active) */ + tmpccer = htim->Instance->CCER; + if ((tmpccer & (TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) == (uint32_t)RESET) + { + __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK); + } + + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM complementary channel state */ + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM Output Compare signal generation in DMA mode + * on the complementary output. + * @param htim TIM Output Compare handle + * @param Channel TIM Channel to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @param pData The source Buffer address. + * @param Length The length of data to be transferred from memory to TIM peripheral + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_OCN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); + + /* Set the TIM complementary channel state */ + if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY) + { + return HAL_BUSY; + } + else if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY) + { + if ((pData == NULL) && (Length > 0U)) + { + return HAL_ERROR; + } + else + { + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY); + } + } + else + { + return HAL_ERROR; + } + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseNCplt; + htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAErrorCCxN ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK) + { + return HAL_ERROR; + } + /* Enable the TIM Output Compare DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseNCplt; + htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAErrorCCxN ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK) + { + return HAL_ERROR; + } + /* Enable the TIM Output Compare DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseNCplt; + htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAErrorCCxN ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK) + { + return HAL_ERROR; + } + /* Enable the TIM Output Compare DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3); + break; + } + + default: + break; + } + + /* Enable the Capture compare channel N */ + TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE); + + /* Enable the Main Output */ + __HAL_TIM_MOE_ENABLE(htim); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Output Compare signal generation in DMA mode + * on the complementary output. + * @param htim TIM Output Compare handle + * @param Channel TIM Channel to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Disable the TIM Output Compare DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]); + break; + } + + case TIM_CHANNEL_2: + { + /* Disable the TIM Output Compare DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]); + break; + } + + case TIM_CHANNEL_3: + { + /* Disable the TIM Output Compare DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]); + break; + } + + default: + break; + } + + /* Disable the Capture compare channel N */ + TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE); + + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM complementary channel state */ + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + + /* Return function status */ + return HAL_OK; +} + +/** + * @} + */ + +/** @defgroup TIMEx_Exported_Functions_Group3 Extended Timer Complementary PWM functions + * @brief Timer Complementary PWM functions + * +@verbatim + ============================================================================== + ##### Timer Complementary PWM functions ##### + ============================================================================== + [..] + This section provides functions allowing to: + (+) Start the Complementary PWM. + (+) Stop the Complementary PWM. + (+) Start the Complementary PWM and enable interrupts. + (+) Stop the Complementary PWM and disable interrupts. + (+) Start the Complementary PWM and enable DMA transfers. + (+) Stop the Complementary PWM and disable DMA transfers. + (+) Start the Complementary Input Capture measurement. + (+) Stop the Complementary Input Capture. + (+) Start the Complementary Input Capture and enable interrupts. + (+) Stop the Complementary Input Capture and disable interrupts. + (+) Start the Complementary Input Capture and enable DMA transfers. + (+) Stop the Complementary Input Capture and disable DMA transfers. + (+) Start the Complementary One Pulse generation. + (+) Stop the Complementary One Pulse. + (+) Start the Complementary One Pulse and enable interrupts. + (+) Stop the Complementary One Pulse and disable interrupts. + +@endverbatim + * @{ + */ + +/** + * @brief Starts the PWM signal generation on the complementary output. + * @param htim TIM handle + * @param Channel TIM Channel to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); + + /* Check the TIM complementary channel state */ + if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY) + { + return HAL_ERROR; + } + + /* Set the TIM complementary channel state */ + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY); + + /* Enable the complementary PWM output */ + TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE); + + /* Enable the Main Output */ + __HAL_TIM_MOE_ENABLE(htim); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the PWM signal generation on the complementary output. + * @param htim TIM handle + * @param Channel TIM Channel to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); + + /* Disable the complementary PWM output */ + TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE); + + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM complementary channel state */ + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the PWM signal generation in interrupt mode on the + * complementary output. + * @param htim TIM handle + * @param Channel TIM Channel to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); + + /* Check the TIM complementary channel state */ + if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY) + { + return HAL_ERROR; + } + + /* Set the TIM complementary channel state */ + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Enable the TIM Capture/Compare 1 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Enable the TIM Capture/Compare 2 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Enable the TIM Capture/Compare 3 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3); + break; + } + + default: + break; + } + + /* Enable the TIM Break interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK); + + /* Enable the complementary PWM output */ + TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE); + + /* Enable the Main Output */ + __HAL_TIM_MOE_ENABLE(htim); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the PWM signal generation in interrupt mode on the + * complementary output. + * @param htim TIM handle + * @param Channel TIM Channel to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + uint32_t tmpccer; + + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Disable the TIM Capture/Compare 1 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Disable the TIM Capture/Compare 2 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Disable the TIM Capture/Compare 3 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3); + break; + } + + default: + break; + } + + /* Disable the complementary PWM output */ + TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE); + + /* Disable the TIM Break interrupt (only if no more channel is active) */ + tmpccer = htim->Instance->CCER; + if ((tmpccer & (TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) == (uint32_t)RESET) + { + __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK); + } + + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM complementary channel state */ + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM PWM signal generation in DMA mode on the + * complementary output + * @param htim TIM handle + * @param Channel TIM Channel to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @param pData The source Buffer address. + * @param Length The length of data to be transferred from memory to TIM peripheral + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); + + /* Set the TIM complementary channel state */ + if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY) + { + return HAL_BUSY; + } + else if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY) + { + if ((pData == NULL) && (Length > 0U)) + { + return HAL_ERROR; + } + else + { + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY); + } + } + else + { + return HAL_ERROR; + } + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseNCplt; + htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAErrorCCxN ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK) + { + return HAL_ERROR; + } + /* Enable the TIM Capture/Compare 1 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseNCplt; + htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAErrorCCxN ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK) + { + return HAL_ERROR; + } + /* Enable the TIM Capture/Compare 2 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseNCplt; + htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAErrorCCxN ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK) + { + return HAL_ERROR; + } + /* Enable the TIM Capture/Compare 3 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3); + break; + } + + default: + break; + } + + /* Enable the complementary PWM output */ + TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE); + + /* Enable the Main Output */ + __HAL_TIM_MOE_ENABLE(htim); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM PWM signal generation in DMA mode on the complementary + * output + * @param htim TIM handle + * @param Channel TIM Channel to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Disable the TIM Capture/Compare 1 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]); + break; + } + + case TIM_CHANNEL_2: + { + /* Disable the TIM Capture/Compare 2 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]); + break; + } + + case TIM_CHANNEL_3: + { + /* Disable the TIM Capture/Compare 3 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]); + break; + } + + default: + break; + } + + /* Disable the complementary PWM output */ + TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE); + + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM complementary channel state */ + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + + /* Return function status */ + return HAL_OK; +} + +/** + * @} + */ + +/** @defgroup TIMEx_Exported_Functions_Group4 Extended Timer Complementary One Pulse functions + * @brief Timer Complementary One Pulse functions + * +@verbatim + ============================================================================== + ##### Timer Complementary One Pulse functions ##### + ============================================================================== + [..] + This section provides functions allowing to: + (+) Start the Complementary One Pulse generation. + (+) Stop the Complementary One Pulse. + (+) Start the Complementary One Pulse and enable interrupts. + (+) Stop the Complementary One Pulse and disable interrupts. + +@endverbatim + * @{ + */ + +/** + * @brief Starts the TIM One Pulse signal generation on the complementary + * output. + * @param htim TIM One Pulse handle + * @param OutputChannel TIM Channel to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel) +{ + uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1; + HAL_TIM_ChannelStateTypeDef input_channel_state = TIM_CHANNEL_STATE_GET(htim, input_channel); + HAL_TIM_ChannelStateTypeDef output_channel_state = TIM_CHANNEL_N_STATE_GET(htim, OutputChannel); + + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel)); + + /* Check the TIM channels state */ + if ((output_channel_state != HAL_TIM_CHANNEL_STATE_READY) + || (input_channel_state != HAL_TIM_CHANNEL_STATE_READY)) + { + return HAL_ERROR; + } + + /* Set the TIM channels state */ + TIM_CHANNEL_N_STATE_SET(htim, OutputChannel, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_STATE_SET(htim, input_channel, HAL_TIM_CHANNEL_STATE_BUSY); + + /* Enable the complementary One Pulse output channel and the Input Capture channel */ + TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_ENABLE); + TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_ENABLE); + + /* Enable the Main Output */ + __HAL_TIM_MOE_ENABLE(htim); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM One Pulse signal generation on the complementary + * output. + * @param htim TIM One Pulse handle + * @param OutputChannel TIM Channel to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel) +{ + uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1; + + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel)); + + /* Disable the complementary One Pulse output channel and the Input Capture channel */ + TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_DISABLE); + TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_DISABLE); + + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM channels state */ + TIM_CHANNEL_N_STATE_SET(htim, OutputChannel, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_STATE_SET(htim, input_channel, HAL_TIM_CHANNEL_STATE_READY); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM One Pulse signal generation in interrupt mode on the + * complementary channel. + * @param htim TIM One Pulse handle + * @param OutputChannel TIM Channel to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel) +{ + uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1; + HAL_TIM_ChannelStateTypeDef input_channel_state = TIM_CHANNEL_STATE_GET(htim, input_channel); + HAL_TIM_ChannelStateTypeDef output_channel_state = TIM_CHANNEL_N_STATE_GET(htim, OutputChannel); + + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel)); + + /* Check the TIM channels state */ + if ((output_channel_state != HAL_TIM_CHANNEL_STATE_READY) + || (input_channel_state != HAL_TIM_CHANNEL_STATE_READY)) + { + return HAL_ERROR; + } + + /* Set the TIM channels state */ + TIM_CHANNEL_N_STATE_SET(htim, OutputChannel, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_STATE_SET(htim, input_channel, HAL_TIM_CHANNEL_STATE_BUSY); + + /* Enable the TIM Capture/Compare 1 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1); + + /* Enable the TIM Capture/Compare 2 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2); + + /* Enable the complementary One Pulse output channel and the Input Capture channel */ + TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_ENABLE); + TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_ENABLE); + + /* Enable the Main Output */ + __HAL_TIM_MOE_ENABLE(htim); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM One Pulse signal generation in interrupt mode on the + * complementary channel. + * @param htim TIM One Pulse handle + * @param OutputChannel TIM Channel to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel) +{ + uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1; + + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel)); + + /* Disable the TIM Capture/Compare 1 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1); + + /* Disable the TIM Capture/Compare 2 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2); + + /* Disable the complementary One Pulse output channel and the Input Capture channel */ + TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_DISABLE); + TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_DISABLE); + + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM channels state */ + TIM_CHANNEL_N_STATE_SET(htim, OutputChannel, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_STATE_SET(htim, input_channel, HAL_TIM_CHANNEL_STATE_READY); + + /* Return function status */ + return HAL_OK; +} + +/** + * @} + */ + +/** @defgroup TIMEx_Exported_Functions_Group5 Extended Peripheral Control functions + * @brief Peripheral Control functions + * +@verbatim + ============================================================================== + ##### Peripheral Control functions ##### + ============================================================================== + [..] + This section provides functions allowing to: + (+) Configure the commutation event in case of use of the Hall sensor interface. + (+) Configure Output channels for OC and PWM mode. + + (+) Configure Complementary channels, break features and dead time. + (+) Configure Master synchronization. + (+) Configure timer remapping capabilities. + (+) Enable or disable channel grouping. + +@endverbatim + * @{ + */ + +/** + * @brief Configure the TIM commutation event sequence. + * @note This function is mandatory to use the commutation event in order to + * update the configuration at each commutation detection on the TRGI input of the Timer, + * the typical use of this feature is with the use of another Timer(interface Timer) + * configured in Hall sensor interface, this interface Timer will generate the + * commutation at its TRGO output (connected to Timer used in this function) each time + * the TI1 of the Interface Timer detect a commutation at its input TI1. + * @param htim TIM handle + * @param InputTrigger the Internal trigger corresponding to the Timer Interfacing with the Hall sensor + * This parameter can be one of the following values: + * @arg TIM_TS_ITR0: Internal trigger 0 selected + * @arg TIM_TS_ITR1: Internal trigger 1 selected + * @arg TIM_TS_ITR2: Internal trigger 2 selected + * @arg TIM_TS_ITR3: Internal trigger 3 selected + * @arg TIM_TS_NONE: No trigger is needed + * @param CommutationSource the Commutation Event source + * This parameter can be one of the following values: + * @arg TIM_COMMUTATION_TRGI: Commutation source is the TRGI of the Interface Timer + * @arg TIM_COMMUTATION_SOFTWARE: Commutation source is set by software using the COMG bit + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent(TIM_HandleTypeDef *htim, uint32_t InputTrigger, + uint32_t CommutationSource) +{ + /* Check the parameters */ + assert_param(IS_TIM_COMMUTATION_EVENT_INSTANCE(htim->Instance)); + assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(InputTrigger)); + + __HAL_LOCK(htim); + + if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) || + (InputTrigger == TIM_TS_ITR2) || (InputTrigger == TIM_TS_ITR3)) + { + /* Select the Input trigger */ + htim->Instance->SMCR &= ~TIM_SMCR_TS; + htim->Instance->SMCR |= InputTrigger; + } + + /* Select the Capture Compare preload feature */ + htim->Instance->CR2 |= TIM_CR2_CCPC; + /* Select the Commutation event source */ + htim->Instance->CR2 &= ~TIM_CR2_CCUS; + htim->Instance->CR2 |= CommutationSource; + + /* Disable Commutation Interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_COM); + + /* Disable Commutation DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_COM); + + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Configure the TIM commutation event sequence with interrupt. + * @note This function is mandatory to use the commutation event in order to + * update the configuration at each commutation detection on the TRGI input of the Timer, + * the typical use of this feature is with the use of another Timer(interface Timer) + * configured in Hall sensor interface, this interface Timer will generate the + * commutation at its TRGO output (connected to Timer used in this function) each time + * the TI1 of the Interface Timer detect a commutation at its input TI1. + * @param htim TIM handle + * @param InputTrigger the Internal trigger corresponding to the Timer Interfacing with the Hall sensor + * This parameter can be one of the following values: + * @arg TIM_TS_ITR0: Internal trigger 0 selected + * @arg TIM_TS_ITR1: Internal trigger 1 selected + * @arg TIM_TS_ITR2: Internal trigger 2 selected + * @arg TIM_TS_ITR3: Internal trigger 3 selected + * @arg TIM_TS_NONE: No trigger is needed + * @param CommutationSource the Commutation Event source + * This parameter can be one of the following values: + * @arg TIM_COMMUTATION_TRGI: Commutation source is the TRGI of the Interface Timer + * @arg TIM_COMMUTATION_SOFTWARE: Commutation source is set by software using the COMG bit + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent_IT(TIM_HandleTypeDef *htim, uint32_t InputTrigger, + uint32_t CommutationSource) +{ + /* Check the parameters */ + assert_param(IS_TIM_COMMUTATION_EVENT_INSTANCE(htim->Instance)); + assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(InputTrigger)); + + __HAL_LOCK(htim); + + if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) || + (InputTrigger == TIM_TS_ITR2) || (InputTrigger == TIM_TS_ITR3)) + { + /* Select the Input trigger */ + htim->Instance->SMCR &= ~TIM_SMCR_TS; + htim->Instance->SMCR |= InputTrigger; + } + + /* Select the Capture Compare preload feature */ + htim->Instance->CR2 |= TIM_CR2_CCPC; + /* Select the Commutation event source */ + htim->Instance->CR2 &= ~TIM_CR2_CCUS; + htim->Instance->CR2 |= CommutationSource; + + /* Disable Commutation DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_COM); + + /* Enable the Commutation Interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_COM); + + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Configure the TIM commutation event sequence with DMA. + * @note This function is mandatory to use the commutation event in order to + * update the configuration at each commutation detection on the TRGI input of the Timer, + * the typical use of this feature is with the use of another Timer(interface Timer) + * configured in Hall sensor interface, this interface Timer will generate the + * commutation at its TRGO output (connected to Timer used in this function) each time + * the TI1 of the Interface Timer detect a commutation at its input TI1. + * @note The user should configure the DMA in his own software, in This function only the COMDE bit is set + * @param htim TIM handle + * @param InputTrigger the Internal trigger corresponding to the Timer Interfacing with the Hall sensor + * This parameter can be one of the following values: + * @arg TIM_TS_ITR0: Internal trigger 0 selected + * @arg TIM_TS_ITR1: Internal trigger 1 selected + * @arg TIM_TS_ITR2: Internal trigger 2 selected + * @arg TIM_TS_ITR3: Internal trigger 3 selected + * @arg TIM_TS_NONE: No trigger is needed + * @param CommutationSource the Commutation Event source + * This parameter can be one of the following values: + * @arg TIM_COMMUTATION_TRGI: Commutation source is the TRGI of the Interface Timer + * @arg TIM_COMMUTATION_SOFTWARE: Commutation source is set by software using the COMG bit + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent_DMA(TIM_HandleTypeDef *htim, uint32_t InputTrigger, + uint32_t CommutationSource) +{ + /* Check the parameters */ + assert_param(IS_TIM_COMMUTATION_EVENT_INSTANCE(htim->Instance)); + assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(InputTrigger)); + + __HAL_LOCK(htim); + + if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) || + (InputTrigger == TIM_TS_ITR2) || (InputTrigger == TIM_TS_ITR3)) + { + /* Select the Input trigger */ + htim->Instance->SMCR &= ~TIM_SMCR_TS; + htim->Instance->SMCR |= InputTrigger; + } + + /* Select the Capture Compare preload feature */ + htim->Instance->CR2 |= TIM_CR2_CCPC; + /* Select the Commutation event source */ + htim->Instance->CR2 &= ~TIM_CR2_CCUS; + htim->Instance->CR2 |= CommutationSource; + + /* Enable the Commutation DMA Request */ + /* Set the DMA Commutation Callback */ + htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback = TIMEx_DMACommutationCplt; + htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback = TIMEx_DMACommutationHalfCplt; + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError; + + /* Disable Commutation Interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_COM); + + /* Enable the Commutation DMA Request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_COM); + + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Configures the TIM in master mode. + * @param htim TIM handle. + * @param sMasterConfig pointer to a TIM_MasterConfigTypeDef structure that + * contains the selected trigger output (TRGO) and the Master/Slave + * mode. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, + TIM_MasterConfigTypeDef *sMasterConfig) +{ + uint32_t tmpcr2; + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance)); + assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger)); + assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode)); + + /* Check input state */ + __HAL_LOCK(htim); + + /* Change the handler state */ + htim->State = HAL_TIM_STATE_BUSY; + + /* Get the TIMx CR2 register value */ + tmpcr2 = htim->Instance->CR2; + + /* Get the TIMx SMCR register value */ + tmpsmcr = htim->Instance->SMCR; + + /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */ + if (IS_TIM_TRGO2_INSTANCE(htim->Instance)) + { + /* Check the parameters */ + assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2)); + + /* Clear the MMS2 bits */ + tmpcr2 &= ~TIM_CR2_MMS2; + /* Select the TRGO2 source*/ + tmpcr2 |= sMasterConfig->MasterOutputTrigger2; + } + + /* Reset the MMS Bits */ + tmpcr2 &= ~TIM_CR2_MMS; + /* Select the TRGO source */ + tmpcr2 |= sMasterConfig->MasterOutputTrigger; + + /* Update TIMx CR2 */ + htim->Instance->CR2 = tmpcr2; + + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + /* Reset the MSM Bit */ + tmpsmcr &= ~TIM_SMCR_MSM; + /* Set master mode */ + tmpsmcr |= sMasterConfig->MasterSlaveMode; + + /* Update TIMx SMCR */ + htim->Instance->SMCR = tmpsmcr; + } + + /* Change the htim state */ + htim->State = HAL_TIM_STATE_READY; + + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Configures the Break feature, dead time, Lock level, OSSI/OSSR State + * and the AOE(automatic output enable). + * @param htim TIM handle + * @param sBreakDeadTimeConfig pointer to a TIM_ConfigBreakDeadConfigTypeDef structure that + * contains the BDTR Register configuration information for the TIM peripheral. + * @note Interrupts can be generated when an active level is detected on the + * break input, the break 2 input or the system break input. Break + * interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim, + TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig) +{ + /* Keep this variable initialized to 0 as it is used to configure BDTR register */ + uint32_t tmpbdtr = 0U; + + /* Check the parameters */ + assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance)); + assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode)); + assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode)); + assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel)); + assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime)); + assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState)); + assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity)); + assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter)); + assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput)); + + /* Check input state */ + __HAL_LOCK(htim); + + /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State, + the OSSI State, the dead time value and the Automatic Output Enable Bit */ + + /* Set the BDTR bits */ + MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime); + MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel); + MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode); + MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode); + MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState); + MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity); + MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput); + MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos)); + + if (IS_TIM_BKIN2_INSTANCE(htim->Instance)) + { + /* Check the parameters */ + assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State)); + assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity)); + assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter)); + + /* Set the BREAK2 input related BDTR bits */ + MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos)); + MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State); + MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity); + } + + /* Set TIMx_BDTR */ + htim->Instance->BDTR = tmpbdtr; + + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Configures the break input source. + * @param htim TIM handle. + * @param BreakInput Break input to configure + * This parameter can be one of the following values: + * @arg TIM_BREAKINPUT_BRK: Timer break input + * @arg TIM_BREAKINPUT_BRK2: Timer break 2 input + * @param sBreakInputConfig Break input source configuration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim, + uint32_t BreakInput, + TIMEx_BreakInputConfigTypeDef *sBreakInputConfig) + +{ + uint32_t tmporx; + uint32_t bkin_enable_mask; + uint32_t bkin_polarity_mask; + uint32_t bkin_enable_bitpos; + uint32_t bkin_polarity_bitpos; + + /* Check the parameters */ + assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance)); + assert_param(IS_TIM_BREAKINPUT(BreakInput)); + assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source)); + assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable)); +#if defined(DFSDM1_Channel0) + if (sBreakInputConfig->Source != TIM_BREAKINPUTSOURCE_DFSDM1) + { + assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity)); + } +#else + assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity)); +#endif /* DFSDM1_Channel0 */ + + /* Check input state */ + __HAL_LOCK(htim); + + switch (sBreakInputConfig->Source) + { + case TIM_BREAKINPUTSOURCE_BKIN: + { + bkin_enable_mask = TIM1_OR2_BKINE; + bkin_enable_bitpos = TIM1_OR2_BKINE_Pos; + bkin_polarity_mask = TIM1_OR2_BKINP; + bkin_polarity_bitpos = TIM1_OR2_BKINP_Pos; + break; + } + case TIM_BREAKINPUTSOURCE_COMP1: + { + bkin_enable_mask = TIM1_OR2_BKCMP1E; + bkin_enable_bitpos = TIM1_OR2_BKCMP1E_Pos; + bkin_polarity_mask = TIM1_OR2_BKCMP1P; + bkin_polarity_bitpos = TIM1_OR2_BKCMP1P_Pos; + break; + } + case TIM_BREAKINPUTSOURCE_COMP2: + { + bkin_enable_mask = TIM1_OR2_BKCMP2E; + bkin_enable_bitpos = TIM1_OR2_BKCMP2E_Pos; + bkin_polarity_mask = TIM1_OR2_BKCMP2P; + bkin_polarity_bitpos = TIM1_OR2_BKCMP2P_Pos; + break; + } +#if defined(DFSDM1_Channel0) + case TIM_BREAKINPUTSOURCE_DFSDM1: + { + bkin_enable_mask = TIM1_OR2_BKDF1BK0E; + bkin_enable_bitpos = 8U; + bkin_polarity_mask = 0U; + bkin_polarity_bitpos = 0U; + break; + } +#endif /* DFSDM1_Channel0 */ + + default: + { + bkin_enable_mask = 0U; + bkin_polarity_mask = 0U; + bkin_enable_bitpos = 0U; + bkin_polarity_bitpos = 0U; + break; + } + } + + switch (BreakInput) + { + case TIM_BREAKINPUT_BRK: + { + /* Get the TIMx_OR2 register value */ + tmporx = htim->Instance->OR2; + + /* Enable the break input */ + tmporx &= ~bkin_enable_mask; + tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask; + + /* Set the break input polarity */ +#if defined(DFSDM1_Channel0) + if (sBreakInputConfig->Source != TIM_BREAKINPUTSOURCE_DFSDM1) +#endif /* DFSDM1_Channel0 */ + { + tmporx &= ~bkin_polarity_mask; + tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask; + } + + /* Set TIMx_OR2 */ + htim->Instance->OR2 = tmporx; + break; + } + case TIM_BREAKINPUT_BRK2: + { + /* Get the TIMx_OR3 register value */ + tmporx = htim->Instance->OR3; + + /* Enable the break input */ + tmporx &= ~bkin_enable_mask; + tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask; + + /* Set the break input polarity */ +#if defined(DFSDM1_Channel0) + if (sBreakInputConfig->Source != TIM_BREAKINPUTSOURCE_DFSDM1) +#endif /* DFSDM1_Channel0 */ + { + tmporx &= ~bkin_polarity_mask; + tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask; + } + + /* Set TIMx_OR3 */ + htim->Instance->OR3 = tmporx; + break; + } + default: + break; + } + + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Configures the TIMx Remapping input capabilities. + * @param htim TIM handle. + * @param Remap specifies the TIM remapping source. + @if STM32L422xx + * For TIM1, the parameter is a combination of 2 fields (field1 | field2): + * + * field1 can have the following values: + * @arg TIM_TIM1_ETR_ADC1_NONE: TIM1_ETR is not connected to any ADC1 AWD (analog watchdog) + * @arg TIM_TIM1_ETR_ADC1_AWD1: TIM1_ETR is connected to ADC1 AWD1 + * @arg TIM_TIM1_ETR_ADC1_AWD2: TIM1_ETR is connected to ADC1 AWD2 + * @arg TIM_TIM1_ETR_ADC1_AWD3: TIM1_ETR is connected to ADC1 AWD3 + * + * field2 can have the following values: + * @arg TIM_TIM1_TI1_GPIO: TIM1 TI1 is connected to GPIO + * @arg TIM_TIM1_TI1_COMP1: TIM1 TI1 is connected to COMP1 output + * + @endif +@if STM32L486xx + * For TIM1, the parameter is a combination of 4 fields (field1 | field2 | field3 | field4): + * + * field1 can have the following values: + * @arg TIM_TIM1_ETR_ADC1_NONE: TIM1_ETR is not connected to any ADC1 AWD (analog watchdog) + * @arg TIM_TIM1_ETR_ADC1_AWD1: TIM1_ETR is connected to ADC1 AWD1 + * @arg TIM_TIM1_ETR_ADC1_AWD2: TIM1_ETR is connected to ADC1 AWD2 + * @arg TIM_TIM1_ETR_ADC1_AWD3: TIM1_ETR is connected to ADC1 AWD3 + * + * field2 can have the following values: + * @arg TIM_TIM1_ETR_ADC3_NONE: TIM1_ETR is not connected to any ADC3 AWD (analog watchdog) + * @arg TIM_TIM1_ETR_ADC3_AWD1: TIM1_ETR is connected to ADC3 AWD1 + * @arg TIM_TIM1_ETR_ADC3_AWD2: TIM1_ETR is connected to ADC3 AWD2 + * @arg TIM_TIM1_ETR_ADC3_AWD3: TIM1_ETR is connected to ADC3 AWD3 + * + * field3 can have the following values: + * @arg TIM_TIM1_TI1_GPIO: TIM1 TI1 is connected to GPIO + * @arg TIM_TIM1_TI1_COMP1: TIM1 TI1 is connected to COMP1 output + * + * field4 can have the following values: + * @arg TIM_TIM1_ETR_COMP1: TIM1_ETR is connected to COMP1 output + * @arg TIM_TIM1_ETR_COMP2: TIM1_ETR is connected to COMP2 output + * @note When field4 is set to TIM_TIM1_ETR_COMP1 or TIM_TIM1_ETR_COMP2 field1 and field2 values are not significant + @endif + @if STM32L443xx + * For TIM1, the parameter is a combination of 3 fields (field1 | field2 | field3): + * + * field1 can have the following values: + * @arg TIM_TIM1_ETR_ADC1_NONE: TIM1_ETR is not connected to any ADC1 AWD (analog watchdog) + * @arg TIM_TIM1_ETR_ADC1_AWD1: TIM1_ETR is connected to ADC1 AWD1 + * @arg TIM_TIM1_ETR_ADC1_AWD2: TIM1_ETR is connected to ADC1 AWD2 + * @arg TIM_TIM1_ETR_ADC1_AWD3: TIM1_ETR is connected to ADC1 AWD3 + * + * field2 can have the following values: + * @arg TIM_TIM1_TI1_GPIO: TIM1 TI1 is connected to GPIO + * @arg TIM_TIM1_TI1_COMP1: TIM1 TI1 is connected to COMP1 output + * + * field3 can have the following values: + * @arg TIM_TIM1_ETR_COMP1: TIM1_ETR is connected to COMP1 output + * @arg TIM_TIM1_ETR_COMP2: TIM1_ETR is connected to COMP2 output + * + * @note When field3 is set to TIM_TIM1_ETR_COMP1 or TIM_TIM1_ETR_COMP2 field1 values is not significant + * + @endif + @if STM32L486xx + * For TIM2, the parameter is a combination of 3 fields (field1 | field2 | field3): + * + * field1 can have the following values: + * @arg TIM_TIM2_ITR1_TIM8_TRGO: TIM2_ITR1 is connected to TIM8_TRGO + * @arg TIM_TIM2_ITR1_OTG_FS_SOF: TIM2_ITR1 is connected to OTG_FS SOF + * + * field2 can have the following values: + * @arg TIM_TIM2_ETR_GPIO: TIM2_ETR is connected to GPIO + * @arg TIM_TIM2_ETR_LSE: TIM2_ETR is connected to LSE + * @arg TIM_TIM2_ETR_COMP1: TIM2_ETR is connected to COMP1 output + * @arg TIM_TIM2_ETR_COMP2: TIM2_ETR is connected to COMP2 output + * + * field3 can have the following values: + * @arg TIM_TIM2_TI4_GPIO: TIM2 TI4 is connected to GPIO + * @arg TIM_TIM2_TI4_COMP1: TIM2 TI4 is connected to COMP1 output + * @arg TIM_TIM2_TI4_COMP2: TIM2 TI4 is connected to COMP2 output + * @arg TIM_TIM2_TI4_COMP1_COMP2: TIM2 TI4 is connected to logical OR between COMP1 and COMP2 output + @endif + @if STM32L422xx + * For TIM2, the parameter is a combination of 3 fields (field1 | field2 | field3): + * + * field1 can have the following values: + * @arg TIM_TIM2_ITR1_NONE: No internal trigger on TIM2_ITR1 + * @arg TIM_TIM2_ITR1_USB_SOF: TIM2_ITR1 is connected to USB SOF + * + * field2 can have the following values: + * @arg TIM_TIM2_ETR_GPIO: TIM2_ETR is connected to GPIO + * @arg TIM_TIM2_ETR_LSE: TIM2_ETR is connected to LSE + * @arg TIM_TIM2_ETR_COMP1: TIM2_ETR is connected to COMP1 output + * + * field3 can have the following values: + * @arg TIM_TIM2_TI4_GPIO: TIM2 TI4 is connected to GPIO + * @arg TIM_TIM2_TI4_COMP1: TIM2 TI4 is connected to COMP1 output + * + @endif + @if STM32L443xx + * For TIM2, the parameter is a combination of 3 fields (field1 | field2 | field3): + * + * field1 can have the following values: + * @arg TIM_TIM2_ITR1_NONE: No internal trigger on TIM2_ITR1 + * @arg TIM_TIM2_ITR1_USB_SOF: TIM2_ITR1 is connected to USB SOF + * + * field2 can have the following values: + * @arg TIM_TIM2_ETR_GPIO: TIM2_ETR is connected to GPIO + * @arg TIM_TIM2_ETR_LSE: TIM2_ETR is connected to LSE + * @arg TIM_TIM2_ETR_COMP1: TIM2_ETR is connected to COMP1 output + * @arg TIM_TIM2_ETR_COMP2: TIM2_ETR is connected to COMP2 output + * + * field3 can have the following values: + * @arg TIM_TIM2_TI4_GPIO: TIM2 TI4 is connected to GPIO + * @arg TIM_TIM2_TI4_COMP1: TIM2 TI4 is connected to COMP1 output + * @arg TIM_TIM2_TI4_COMP2: TIM2 TI4 is connected to COMP2 output + * @arg TIM_TIM2_TI4_COMP1_COMP2: TIM2 TI4 is connected to logical OR between COMP1 and COMP2 output + * + @endif + @if STM32L486xx + * For TIM3, the parameter is a combination 2 fields(field1 | field2): + * + * field1 can have the following values: + * @arg TIM_TIM3_TI1_GPIO: TIM3 TI1 is connected to GPIO + * @arg TIM_TIM3_TI1_COMP1: TIM3 TI1 is connected to COMP1 output + * @arg TIM_TIM3_TI1_COMP2: TIM3 TI1 is connected to COMP2 output + * @arg TIM_TIM3_TI1_COMP1_COMP2: TIM3 TI1 is connected to logical OR between COMP1 and COMP2 output + * + * field2 can have the following values: + * @arg TIM_TIM3_ETR_GPIO: TIM3_ETR is connected to GPIO + * @arg TIM_TIM3_ETR_COMP1: TIM3_ETR is connected to COMP1 output + * + @endif + @if STM32L486xx + * For TIM8, the parameter is a combination of 3 fields (field1 | field2 | field3): + * + * field1 can have the following values: + * @arg TIM_TIM8_ETR_ADC2_NONE: TIM8_ETR is not connected to any ADC2 AWD (analog watchdog) + * @arg TIM_TIM8_ETR_ADC2_AWD1: TIM8_ETR is connected to ADC2 AWD1 + * @arg TIM_TIM8_ETR_ADC2_AWD2: TIM8_ETR is connected to ADC2 AWD2 + * @arg TIM_TIM8_ETR_ADC2_AWD3: TIM8_ETR is connected to ADC2 AWD3 + * + * field2 can have the following values: + * @arg TIM_TIM8_ETR_ADC3_NONE: TIM8_ETR is not connected to any ADC3 AWD (analog watchdog) + * @arg TIM_TIM8_ETR_ADC3_AWD1: TIM8_ETR is connected to ADC3 AWD1 + * @arg TIM_TIM8_ETR_ADC3_AWD2: TIM8_ETR is connected to ADC3 AWD2 + * @arg TIM_TIM8_ETR_ADC3_AWD3: TIM8_ETR is connected to ADC3 AWD3 + * + * field3 can have the following values: + * @arg TIM_TIM8_TI1_GPIO: TIM8 TI1 is connected to GPIO + * @arg TIM_TIM8_TI1_COMP2: TIM8 TI1 is connected to COMP2 output + * + * field4 can have the following values: + * @arg TIM_TIM8_ETR_COMP1: TIM8_ETR is connected to COMP1 output + * @arg TIM_TIM8_ETR_COMP2: TIM8_ETR is connected to COMP2 output + * @note When field4 is set to TIM_TIM8_ETR_COMP1 or TIM_TIM8_ETR_COMP2 field1 and field2 values are not significant + * + @endif + @if STM32L422xx + * For TIM15, the parameter is a combination of 2 fields (field1 | field2): + * + * field1 can have the following values: + * @arg TIM_TIM15_TI1_GPIO: TIM15 TI1 is connected to GPIO + * @arg TIM_TIM15_TI1_LSE: TIM15 TI1 is connected to LSE + * + * field2 can have the following values: + * @arg TIM_TIM15_ENCODERMODE_NONE: No redirection + * @arg TIM_TIM15_ENCODERMODE_TIM2: TIM2 IC1 and TIM2 IC2 are connected to TIM15 IC1 and TIM15 IC2 respectively + * + @endif + @if STM32L443xx + * For TIM15, the parameter is a combination of 2 fields (field1 | field2): + * + * field1 can have the following values: + * @arg TIM_TIM15_TI1_GPIO: TIM15 TI1 is connected to GPIO + * @arg TIM_TIM15_TI1_LSE: TIM15 TI1 is connected to LSE + * + * field2 can have the following values: + * @arg TIM_TIM15_ENCODERMODE_NONE: No redirection + * @arg TIM_TIM15_ENCODERMODE_TIM2: TIM2 IC1 and TIM2 IC2 are connected to TIM15 IC1 and TIM15 IC2 respectively + * @arg TIM_TIM15_ENCODERMODE_TIM3: TIM3 IC1 and TIM3 IC2 are connected to TIM15 IC1 and TIM15 IC2 respectively + * @arg TIM_TIM15_ENCODERMODE_TIM4: TIM4 IC1 and TIM4 IC2 are connected to TIM15 IC1 and TIM15 IC2 respectively + * + @endif + @if STM32L486xx + * @arg TIM_TIM16_TI1_GPIO: TIM16 TI1 is connected to GPIO + * @arg TIM_TIM16_TI1_LSI: TIM16 TI1 is connected to LSI + * @arg TIM_TIM16_TI1_LSE: TIM16 TI1 is connected to LSE + * @arg TIM_TIM16_TI1_RTC: TIM16 TI1 is connected to RTC wakeup interrupt + * + @endif + @if STM32L422xx + * For TIM16, the parameter can have the following values: + * @arg TIM_TIM16_TI1_GPIO: TIM16 TI1 is connected to GPIO + * @arg TIM_TIM16_TI1_LSI: TIM16 TI1 is connected to LSI + * @arg TIM_TIM16_TI1_LSE: TIM16 TI1 is connected to LSE + * @arg TIM_TIM16_TI1_RTC: TIM16 TI1 is connected to RTC wakeup interrupt + * @arg TIM_TIM16_TI1_MSI: TIM16 TI1 is connected to MSI (constraints: MSI clock < 1/4 TIM APB clock) + * @arg TIM_TIM16_TI1_HSE_32: TIM16 TI1 is connected to HSE div 32 (note that HSE div 32 must be selected as RTC clock source) + * @arg TIM_TIM16_TI1_MCO: TIM16 TI1 is connected to MCO + * + @endif + @if STM32L443xx + * For TIM16, the parameter can have the following values: + * @arg TIM_TIM16_TI1_GPIO: TIM16 TI1 is connected to GPIO + * @arg TIM_TIM16_TI1_LSI: TIM16 TI1 is connected to LSI + * @arg TIM_TIM16_TI1_LSE: TIM16 TI1 is connected to LSE + * @arg TIM_TIM16_TI1_RTC: TIM16 TI1 is connected to RTC wakeup interrupt + * @arg TIM_TIM16_TI1_MSI: TIM16 TI1 is connected to MSI (constraints: MSI clock < 1/4 TIM APB clock) + * @arg TIM_TIM16_TI1_HSE_32: TIM16 TI1 is connected to HSE div 32 (note that HSE div 32 must be selected as RTC clock source) + * @arg TIM_TIM16_TI1_MCO: TIM16 TI1 is connected to MCO + * + @endif + @if STM32L486xx + * For TIM17, the parameter can have the following values: + * @arg TIM_TIM17_TI1_GPIO: TIM17 TI1 is connected to GPIO + * @arg TIM_TIM17_TI1_MSI: TIM17 TI1 is connected to MSI (constraints: MSI clock < 1/4 TIM APB clock) + * @arg TIM_TIM17_TI1_HSE_32: TIM17 TI1 is connected to HSE div 32 + * @arg TIM_TIM17_TI1_MCO: TIM17 TI1 is connected to MCO + @endif + * + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap) +{ + uint32_t tmpor1; + uint32_t tmpor2; + + __HAL_LOCK(htim); + + /* Check parameters */ + assert_param(IS_TIM_REMAP_INSTANCE(htim->Instance)); + assert_param(IS_TIM_REMAP(Remap)); + + /* Set ETR_SEL bit field (if required) */ + if (IS_TIM_ETRSEL_INSTANCE(htim->Instance)) + { + tmpor2 = htim->Instance->OR2; + tmpor2 &= ~TIM1_OR2_ETRSEL_Msk; + tmpor2 |= (Remap & TIM1_OR2_ETRSEL_Msk); + + /* Set TIMx_OR2 */ + htim->Instance->OR2 = tmpor2; + } + + /* Set other remapping capabilities */ + tmpor1 = Remap; + tmpor1 &= ~TIM1_OR2_ETRSEL_Msk; + + /* Set TIMx_OR1 */ + htim->Instance->OR1 = tmpor1; + + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Group channel 5 and channel 1, 2 or 3 + * @param htim TIM handle. + * @param Channels specifies the reference signal(s) the OC5REF is combined with. + * This parameter can be any combination of the following values: + * TIM_GROUPCH5_NONE: No effect of OC5REF on OC1REFC, OC2REFC and OC3REFC + * TIM_GROUPCH5_OC1REFC: OC1REFC is the logical AND of OC1REFC and OC5REF + * TIM_GROUPCH5_OC2REFC: OC2REFC is the logical AND of OC2REFC and OC5REF + * TIM_GROUPCH5_OC3REFC: OC3REFC is the logical AND of OC3REFC and OC5REF + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_GroupChannel5(TIM_HandleTypeDef *htim, uint32_t Channels) +{ + /* Check parameters */ + assert_param(IS_TIM_COMBINED3PHASEPWM_INSTANCE(htim->Instance)); + assert_param(IS_TIM_GROUPCH5(Channels)); + + /* Process Locked */ + __HAL_LOCK(htim); + + htim->State = HAL_TIM_STATE_BUSY; + + /* Clear GC5Cx bit fields */ + htim->Instance->CCR5 &= ~(TIM_CCR5_GC5C3 | TIM_CCR5_GC5C2 | TIM_CCR5_GC5C1); + + /* Set GC5Cx bit fields */ + htim->Instance->CCR5 |= Channels; + + /* Change the htim state */ + htim->State = HAL_TIM_STATE_READY; + + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @} + */ + +/** @defgroup TIMEx_Exported_Functions_Group6 Extended Callbacks functions + * @brief Extended Callbacks functions + * +@verbatim + ============================================================================== + ##### Extended Callbacks functions ##### + ============================================================================== + [..] + This section provides Extended TIM callback functions: + (+) Timer Commutation callback + (+) Timer Break callback + +@endverbatim + * @{ + */ + +/** + * @brief Hall commutation changed callback in non-blocking mode + * @param htim TIM handle + * @retval None + */ +__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIMEx_CommutCallback could be implemented in the user file + */ +} +/** + * @brief Hall commutation changed half complete callback in non-blocking mode + * @param htim TIM handle + * @retval None + */ +__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Hall Break detection callback in non-blocking mode + * @param htim TIM handle + * @retval None + */ +__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIMEx_BreakCallback could be implemented in the user file + */ +} + +/** + * @brief Hall Break2 detection callback in non blocking mode + * @param htim TIM handle + * @retval None + */ +__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function Should not be modified, when the callback is needed, + the HAL_TIMEx_Break2Callback could be implemented in the user file + */ +} +/** + * @} + */ + +/** @defgroup TIMEx_Exported_Functions_Group7 Extended Peripheral State functions + * @brief Extended Peripheral State functions + * +@verbatim + ============================================================================== + ##### Extended Peripheral State functions ##### + ============================================================================== + [..] + This subsection permits to get in run-time the status of the peripheral + and the data flow. + +@endverbatim + * @{ + */ + +/** + * @brief Return the TIM Hall Sensor interface handle state. + * @param htim TIM Hall Sensor handle + * @retval HAL state + */ +HAL_TIM_StateTypeDef HAL_TIMEx_HallSensor_GetState(TIM_HandleTypeDef *htim) +{ + return htim->State; +} + +/** + * @brief Return actual state of the TIM complementary channel. + * @param htim TIM handle + * @param ChannelN TIM Complementary channel + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 + * @arg TIM_CHANNEL_2: TIM Channel 2 + * @arg TIM_CHANNEL_3: TIM Channel 3 + * @retval TIM Complementary channel state + */ +HAL_TIM_ChannelStateTypeDef HAL_TIMEx_GetChannelNState(TIM_HandleTypeDef *htim, uint32_t ChannelN) +{ + HAL_TIM_ChannelStateTypeDef channel_state; + + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, ChannelN)); + + channel_state = TIM_CHANNEL_N_STATE_GET(htim, ChannelN); + + return channel_state; +} +/** + * @} + */ + +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ +/** @defgroup TIMEx_Private_Functions TIMEx Private Functions + * @{ + */ + +/** + * @brief TIM DMA Commutation callback. + * @param hdma pointer to DMA handle. + * @retval None + */ +void TIMEx_DMACommutationCplt(DMA_HandleTypeDef *hdma) +{ + TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + /* Change the htim state */ + htim->State = HAL_TIM_STATE_READY; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->CommutationCallback(htim); +#else + HAL_TIMEx_CommutCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ +} + +/** + * @brief TIM DMA Commutation half complete callback. + * @param hdma pointer to DMA handle. + * @retval None + */ +void TIMEx_DMACommutationHalfCplt(DMA_HandleTypeDef *hdma) +{ + TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + /* Change the htim state */ + htim->State = HAL_TIM_STATE_READY; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->CommutationHalfCpltCallback(htim); +#else + HAL_TIMEx_CommutHalfCpltCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ +} + + +/** + * @brief TIM DMA Delay Pulse complete callback (complementary channel). + * @param hdma pointer to DMA handle. + * @retval None + */ +static void TIM_DMADelayPulseNCplt(DMA_HandleTypeDef *hdma) +{ + TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + if (hdma == htim->hdma[TIM_DMA_ID_CC1]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1; + + if (hdma->Init.Mode == DMA_NORMAL) + { + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + } + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC2]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2; + + if (hdma->Init.Mode == DMA_NORMAL) + { + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + } + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC3]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3; + + if (hdma->Init.Mode == DMA_NORMAL) + { + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY); + } + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC4]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4; + + if (hdma->Init.Mode == DMA_NORMAL) + { + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY); + } + } + else + { + /* nothing to do */ + } + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->PWM_PulseFinishedCallback(htim); +#else + HAL_TIM_PWM_PulseFinishedCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED; +} + +/** + * @brief TIM DMA error callback (complementary channel) + * @param hdma pointer to DMA handle. + * @retval None + */ +void TIM_DMAErrorCCxN(DMA_HandleTypeDef *hdma) +{ + TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + if (hdma == htim->hdma[TIM_DMA_ID_CC1]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1; + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC2]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2; + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC3]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3; + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY); + } + else + { + /* nothing to do */ + } + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->ErrorCallback(htim); +#else + HAL_TIM_ErrorCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED; +} + +/** + * @brief Enables or disables the TIM Capture Compare Channel xN. + * @param TIMx to select the TIM peripheral + * @param Channel specifies the TIM Channel + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 + * @arg TIM_CHANNEL_2: TIM Channel 2 + * @arg TIM_CHANNEL_3: TIM Channel 3 + * @param ChannelNState specifies the TIM Channel CCxNE bit new state. + * This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable. + * @retval None + */ +static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState) +{ + uint32_t tmp; + + tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */ + + /* Reset the CCxNE Bit */ + TIMx->CCER &= ~tmp; + + /* Set or reset the CCxNE Bit */ + TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */ +} +/** + * @} + */ + +#endif /* HAL_TIM_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_exti.c b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_exti.c new file mode 100644 index 0000000..5c52247 --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_exti.c @@ -0,0 +1,290 @@ +/** + ****************************************************************************** + * @file stm32l4xx_ll_exti.c + * @author MCD Application Team + * @brief EXTI LL module driver. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +#if defined(USE_FULL_LL_DRIVER) + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_ll_exti.h" +#ifdef USE_FULL_ASSERT +#include "stm32_assert.h" +#else +#define assert_param(expr) ((void)0U) +#endif + +/** @addtogroup STM32L4xx_LL_Driver + * @{ + */ + +#if defined (EXTI) + +/** @defgroup EXTI_LL EXTI + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/** @addtogroup EXTI_LL_Private_Macros + * @{ + */ + +#define IS_LL_EXTI_LINE_0_31(__VALUE__) (((__VALUE__) & ~LL_EXTI_LINE_ALL_0_31) == 0x00000000U) +#define IS_LL_EXTI_LINE_32_63(__VALUE__) (((__VALUE__) & ~LL_EXTI_LINE_ALL_32_63) == 0x00000000U) + +#define IS_LL_EXTI_MODE(__VALUE__) (((__VALUE__) == LL_EXTI_MODE_IT) \ + || ((__VALUE__) == LL_EXTI_MODE_EVENT) \ + || ((__VALUE__) == LL_EXTI_MODE_IT_EVENT)) + + +#define IS_LL_EXTI_TRIGGER(__VALUE__) (((__VALUE__) == LL_EXTI_TRIGGER_NONE) \ + || ((__VALUE__) == LL_EXTI_TRIGGER_RISING) \ + || ((__VALUE__) == LL_EXTI_TRIGGER_FALLING) \ + || ((__VALUE__) == LL_EXTI_TRIGGER_RISING_FALLING)) + +/** + * @} + */ + +/* Private function prototypes -----------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup EXTI_LL_Exported_Functions + * @{ + */ + +/** @addtogroup EXTI_LL_EF_Init + * @{ + */ + +/** + * @brief De-initialize the EXTI registers to their default reset values. + * @retval An ErrorStatus enumeration value: + * - 0x00: EXTI registers are de-initialized + */ +uint32_t LL_EXTI_DeInit(void) +{ + /* Interrupt mask register set to default reset values */ + LL_EXTI_WriteReg(IMR1, 0xFF820000U); + /* Event mask register set to default reset values */ + LL_EXTI_WriteReg(EMR1, 0x00000000U); + /* Rising Trigger selection register set to default reset values */ + LL_EXTI_WriteReg(RTSR1, 0x00000000U); + /* Falling Trigger selection register set to default reset values */ + LL_EXTI_WriteReg(FTSR1, 0x00000000U); + /* Software interrupt event register set to default reset values */ + LL_EXTI_WriteReg(SWIER1, 0x00000000U); + /* Pending register clear */ + LL_EXTI_WriteReg(PR1, 0x007DFFFFU); + + /* Interrupt mask register 2 set to default reset values */ +#if defined(LL_EXTI_LINE_40) + LL_EXTI_WriteReg(IMR2, 0x00000187U); +#else + LL_EXTI_WriteReg(IMR2, 0x00000087U); +#endif + /* Event mask register 2 set to default reset values */ + LL_EXTI_WriteReg(EMR2, 0x00000000U); + /* Rising Trigger selection register 2 set to default reset values */ + LL_EXTI_WriteReg(RTSR2, 0x00000000U); + /* Falling Trigger selection register 2 set to default reset values */ + LL_EXTI_WriteReg(FTSR2, 0x00000000U); + /* Software interrupt event register 2 set to default reset values */ + LL_EXTI_WriteReg(SWIER2, 0x00000000U); + /* Pending register 2 clear */ + LL_EXTI_WriteReg(PR2, 0x00000078U); + + return 0x00u; +} + +/** + * @brief Initialize the EXTI registers according to the specified parameters in EXTI_InitStruct. + * @param EXTI_InitStruct pointer to a @ref LL_EXTI_InitTypeDef structure. + * @retval An ErrorStatus enumeration value: + * - 0x00: EXTI registers are initialized + * - any other calue : wrong configuration + */ +uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct) +{ + uint32_t status = 0x00u; + + /* Check the parameters */ + assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31)); + assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63)); + assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand)); + assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode)); + + /* ENABLE LineCommand */ + if (EXTI_InitStruct->LineCommand != DISABLE) + { + assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger)); + + /* Configure EXTI Lines in range from 0 to 31 */ + if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE) + { + switch (EXTI_InitStruct->Mode) + { + case LL_EXTI_MODE_IT: + /* First Disable Event on provided Lines */ + LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31); + /* Then Enable IT on provided Lines */ + LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31); + break; + case LL_EXTI_MODE_EVENT: + /* First Disable IT on provided Lines */ + LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31); + /* Then Enable Event on provided Lines */ + LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31); + break; + case LL_EXTI_MODE_IT_EVENT: + /* Directly Enable IT & Event on provided Lines */ + LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31); + LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31); + break; + default: + status = 0x01u; + break; + } + if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE) + { + switch (EXTI_InitStruct->Trigger) + { + case LL_EXTI_TRIGGER_RISING: + /* First Disable Falling Trigger on provided Lines */ + LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31); + /* Then Enable Rising Trigger on provided Lines */ + LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31); + break; + case LL_EXTI_TRIGGER_FALLING: + /* First Disable Rising Trigger on provided Lines */ + LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31); + /* Then Enable Falling Trigger on provided Lines */ + LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31); + break; + case LL_EXTI_TRIGGER_RISING_FALLING: + LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31); + LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31); + break; + default: + status |= 0x02u; + break; + } + } + } + /* Configure EXTI Lines in range from 32 to 63 */ + if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE) + { + switch (EXTI_InitStruct->Mode) + { + case LL_EXTI_MODE_IT: + /* First Disable Event on provided Lines */ + LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63); + /* Then Enable IT on provided Lines */ + LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63); + break; + case LL_EXTI_MODE_EVENT: + /* First Disable IT on provided Lines */ + LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63); + /* Then Enable Event on provided Lines */ + LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63); + break; + case LL_EXTI_MODE_IT_EVENT: + /* Directly Enable IT & Event on provided Lines */ + LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63); + LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63); + break; + default: + status |= 0x04u; + break; + } + if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE) + { + switch (EXTI_InitStruct->Trigger) + { + case LL_EXTI_TRIGGER_RISING: + /* First Disable Falling Trigger on provided Lines */ + LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63); + /* Then Enable IT on provided Lines */ + LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63); + break; + case LL_EXTI_TRIGGER_FALLING: + /* First Disable Rising Trigger on provided Lines */ + LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63); + /* Then Enable Falling Trigger on provided Lines */ + LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63); + break; + case LL_EXTI_TRIGGER_RISING_FALLING: + LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63); + LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63); + break; + default: + status = ERROR; + break; + } + } + } + } + /* DISABLE LineCommand */ + else + { + /* De-configure EXTI Lines in range from 0 to 31 */ + LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31); + LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31); + /* De-configure EXTI Lines in range from 32 to 63 */ + LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63); + LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63); + } + + return status; +} + +/** + * @brief Set each @ref LL_EXTI_InitTypeDef field to default value. + * @param EXTI_InitStruct Pointer to a @ref LL_EXTI_InitTypeDef structure. + * @retval None + */ +void LL_EXTI_StructInit(LL_EXTI_InitTypeDef *EXTI_InitStruct) +{ + EXTI_InitStruct->Line_0_31 = LL_EXTI_LINE_NONE; + EXTI_InitStruct->Line_32_63 = LL_EXTI_LINE_NONE; + EXTI_InitStruct->LineCommand = DISABLE; + EXTI_InitStruct->Mode = LL_EXTI_MODE_IT; + EXTI_InitStruct->Trigger = LL_EXTI_TRIGGER_FALLING; +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined (EXTI) */ + +/** + * @} + */ + +#endif /* USE_FULL_LL_DRIVER */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_utils.c b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_utils.c new file mode 100644 index 0000000..b656e66 --- /dev/null +++ b/RealOne/Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_utils.c @@ -0,0 +1,916 @@ +/** + ****************************************************************************** + * @file stm32l4xx_ll_utils.c + * @author MCD Application Team + * @brief UTILS LL module driver. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_ll_utils.h" +#include "stm32l4xx_ll_rcc.h" +#include "stm32l4xx_ll_system.h" +#include "stm32l4xx_ll_pwr.h" +#ifdef USE_FULL_ASSERT +#include "stm32_assert.h" +#else +#define assert_param(expr) ((void)0U) +#endif /* USE_FULL_ASSERT */ + +/** @addtogroup STM32L4xx_LL_Driver + * @{ + */ + +/** @addtogroup UTILS_LL + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/** @addtogroup UTILS_LL_Private_Constants + * @{ + */ +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \ + defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) +#define UTILS_MAX_FREQUENCY_SCALE1 120000000U /*!< Maximum frequency for system clock at power scale1, in Hz */ +#define UTILS_MAX_FREQUENCY_SCALE2 26000000U /*!< Maximum frequency for system clock at power scale2, in Hz */ +#else +#define UTILS_MAX_FREQUENCY_SCALE1 80000000U /*!< Maximum frequency for system clock at power scale1, in Hz */ +#define UTILS_MAX_FREQUENCY_SCALE2 26000000U /*!< Maximum frequency for system clock at power scale2, in Hz */ +#endif + +/* Defines used for PLL range */ +#define UTILS_PLLVCO_INPUT_MIN 4000000U /*!< Frequency min for PLLVCO input, in Hz */ +#define UTILS_PLLVCO_INPUT_MAX 16000000U /*!< Frequency max for PLLVCO input, in Hz */ +#define UTILS_PLLVCO_OUTPUT_MIN 64000000U /*!< Frequency min for PLLVCO output, in Hz */ +#define UTILS_PLLVCO_OUTPUT_MAX 344000000U /*!< Frequency max for PLLVCO output, in Hz */ + +/* Defines used for HSE range */ +#define UTILS_HSE_FREQUENCY_MIN 4000000U /*!< Frequency min for HSE frequency, in Hz */ +#define UTILS_HSE_FREQUENCY_MAX 48000000U /*!< Frequency max for HSE frequency, in Hz */ + +/* Defines used for FLASH latency according to HCLK Frequency */ +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \ + defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) +#define UTILS_SCALE1_LATENCY1_FREQ 20000000U /*!< HCLK frequency to set FLASH latency 1 in power scale 1 */ +#define UTILS_SCALE1_LATENCY2_FREQ 40000000U /*!< HCLK frequency to set FLASH latency 2 in power scale 1 */ +#define UTILS_SCALE1_LATENCY3_FREQ 60000000U /*!< HCLK frequency to set FLASH latency 3 in power scale 1 */ +#define UTILS_SCALE1_LATENCY4_FREQ 80000000U /*!< HCLK frequency to set FLASH latency 4 in power scale 1 */ +#define UTILS_SCALE1_LATENCY5_FREQ 100000000U /*!< HCLK frequency to set FLASH latency 4 in power scale 1 */ +#define UTILS_SCALE2_LATENCY1_FREQ 8000000U /*!< HCLK frequency to set FLASH latency 1 in power scale 2 */ +#define UTILS_SCALE2_LATENCY2_FREQ 16000000U /*!< HCLK frequency to set FLASH latency 2 in power scale 2 */ +#else +#define UTILS_SCALE1_LATENCY1_FREQ 16000000U /*!< HCLK frequency to set FLASH latency 1 in power scale 1 */ +#define UTILS_SCALE1_LATENCY2_FREQ 32000000U /*!< HCLK frequency to set FLASH latency 2 in power scale 1 */ +#define UTILS_SCALE1_LATENCY3_FREQ 48000000U /*!< HCLK frequency to set FLASH latency 3 in power scale 1 */ +#define UTILS_SCALE1_LATENCY4_FREQ 64000000U /*!< HCLK frequency to set FLASH latency 4 in power scale 1 */ +#define UTILS_SCALE2_LATENCY1_FREQ 6000000U /*!< HCLK frequency to set FLASH latency 1 in power scale 2 */ +#define UTILS_SCALE2_LATENCY2_FREQ 12000000U /*!< HCLK frequency to set FLASH latency 2 in power scale 2 */ +#define UTILS_SCALE2_LATENCY3_FREQ 18000000U /*!< HCLK frequency to set FLASH latency 3 in power scale 2 */ +#endif +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @addtogroup UTILS_LL_Private_Macros + * @{ + */ +#define IS_LL_UTILS_SYSCLK_DIV(__VALUE__) (((__VALUE__) == LL_RCC_SYSCLK_DIV_1) \ + || ((__VALUE__) == LL_RCC_SYSCLK_DIV_2) \ + || ((__VALUE__) == LL_RCC_SYSCLK_DIV_4) \ + || ((__VALUE__) == LL_RCC_SYSCLK_DIV_8) \ + || ((__VALUE__) == LL_RCC_SYSCLK_DIV_16) \ + || ((__VALUE__) == LL_RCC_SYSCLK_DIV_64) \ + || ((__VALUE__) == LL_RCC_SYSCLK_DIV_128) \ + || ((__VALUE__) == LL_RCC_SYSCLK_DIV_256) \ + || ((__VALUE__) == LL_RCC_SYSCLK_DIV_512)) + +#define IS_LL_UTILS_APB1_DIV(__VALUE__) (((__VALUE__) == LL_RCC_APB1_DIV_1) \ + || ((__VALUE__) == LL_RCC_APB1_DIV_2) \ + || ((__VALUE__) == LL_RCC_APB1_DIV_4) \ + || ((__VALUE__) == LL_RCC_APB1_DIV_8) \ + || ((__VALUE__) == LL_RCC_APB1_DIV_16)) + +#define IS_LL_UTILS_APB2_DIV(__VALUE__) (((__VALUE__) == LL_RCC_APB2_DIV_1) \ + || ((__VALUE__) == LL_RCC_APB2_DIV_2) \ + || ((__VALUE__) == LL_RCC_APB2_DIV_4) \ + || ((__VALUE__) == LL_RCC_APB2_DIV_8) \ + || ((__VALUE__) == LL_RCC_APB2_DIV_16)) + +#define IS_LL_UTILS_PLLM_VALUE(__VALUE__) (((__VALUE__) == LL_RCC_PLLM_DIV_1) \ + || ((__VALUE__) == LL_RCC_PLLM_DIV_2) \ + || ((__VALUE__) == LL_RCC_PLLM_DIV_3) \ + || ((__VALUE__) == LL_RCC_PLLM_DIV_4) \ + || ((__VALUE__) == LL_RCC_PLLM_DIV_5) \ + || ((__VALUE__) == LL_RCC_PLLM_DIV_6) \ + || ((__VALUE__) == LL_RCC_PLLM_DIV_7) \ + || ((__VALUE__) == LL_RCC_PLLM_DIV_8)) + +#define IS_LL_UTILS_PLLN_VALUE(__VALUE__) ((8U <= (__VALUE__)) && ((__VALUE__) <= 86U)) + +#define IS_LL_UTILS_PLLR_VALUE(__VALUE__) (((__VALUE__) == LL_RCC_PLLR_DIV_2) \ + || ((__VALUE__) == LL_RCC_PLLR_DIV_4) \ + || ((__VALUE__) == LL_RCC_PLLR_DIV_6) \ + || ((__VALUE__) == LL_RCC_PLLR_DIV_8)) + +#define IS_LL_UTILS_PLLVCO_INPUT(__VALUE__) ((UTILS_PLLVCO_INPUT_MIN <= (__VALUE__)) && ((__VALUE__) <= UTILS_PLLVCO_INPUT_MAX)) + +#define IS_LL_UTILS_PLLVCO_OUTPUT(__VALUE__) ((UTILS_PLLVCO_OUTPUT_MIN <= (__VALUE__)) && ((__VALUE__) <= UTILS_PLLVCO_OUTPUT_MAX)) + +#define IS_LL_UTILS_PLL_FREQUENCY(__VALUE__) ((LL_PWR_GetRegulVoltageScaling() == LL_PWR_REGU_VOLTAGE_SCALE1) ? ((__VALUE__) <= UTILS_MAX_FREQUENCY_SCALE1) : \ + ((__VALUE__) <= UTILS_MAX_FREQUENCY_SCALE2)) + +#define IS_LL_UTILS_HSE_BYPASS(__STATE__) (((__STATE__) == LL_UTILS_HSEBYPASS_ON) \ + || ((__STATE__) == LL_UTILS_HSEBYPASS_OFF)) + +#define IS_LL_UTILS_HSE_FREQUENCY(__FREQUENCY__) (((__FREQUENCY__) >= UTILS_HSE_FREQUENCY_MIN) && ((__FREQUENCY__) <= UTILS_HSE_FREQUENCY_MAX)) +/** + * @} + */ +/* Private function prototypes -----------------------------------------------*/ +/** @defgroup UTILS_LL_Private_Functions UTILS Private functions + * @{ + */ +static uint32_t UTILS_GetPLLOutputFrequency(uint32_t PLL_InputFrequency, + LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct); +static ErrorStatus UTILS_EnablePLLAndSwitchSystem(uint32_t SYSCLK_Frequency, LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct); +static ErrorStatus UTILS_PLL_IsBusy(void); +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup UTILS_LL_Exported_Functions + * @{ + */ + +/** @addtogroup UTILS_LL_EF_DELAY + * @{ + */ + +/** + * @brief This function configures the Cortex-M SysTick source to have 1ms time base. + * @note When a RTOS is used, it is recommended to avoid changing the Systick + * configuration by calling this function, for a delay use rather osDelay RTOS service. + * @param HCLKFrequency HCLK frequency in Hz + * @note HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq + * @retval None + */ +void LL_Init1msTick(uint32_t HCLKFrequency) +{ + /* Use frequency provided in argument */ + LL_InitTick(HCLKFrequency, 100U); +} + +/** + * @brief This function provides accurate delay (in milliseconds) based + * on SysTick counter flag + * @note When a RTOS is used, it is recommended to avoid using blocking delay + * and use rather osDelay service. + * @note To respect 1ms timebase, user should call @ref LL_Init1msTick function which + * will configure Systick to 1ms + * @param Delay specifies the delay time length, in milliseconds. + * @retval None + */ +void LL_mDelay(uint32_t Delay) +{ + __IO uint32_t tmp = SysTick->CTRL; /* Clear the COUNTFLAG first */ + uint32_t tmpDelay = Delay; + + /* Add this code to indicate that local variable is not used */ + ((void)tmp); + + /* Add a period to guaranty minimum wait */ + if(tmpDelay < LL_MAX_DELAY) + { + tmpDelay++; + } + + while (tmpDelay != 0U) + { + if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U) + { + tmpDelay--; + } + } +} + +/** + * @} + */ + +/** @addtogroup UTILS_EF_SYSTEM + * @brief System Configuration functions + * + @verbatim + =============================================================================== + ##### System Configuration functions ##### + =============================================================================== + [..] + System, AHB and APB buses clocks configuration + + (+) The maximum frequency of the SYSCLK, HCLK, PCLK1 and PCLK2 is + 120000000 Hz for STM32L4Rx/STM32L4Sx devices and 80000000 Hz for others. + @endverbatim + @internal + Depending on the device voltage range, the maximum frequency should be + adapted accordingly: + + (++) Table 1. HCLK clock frequency for STM32L4+ Series devices + (++) +--------------------------------------------------------+ + (++) | Latency | HCLK clock frequency (MHz) | + (++) | |--------------------------------------| + (++) | | voltage range 1 | voltage range 2 | + (++) | | 1.2 V | 1.0 V | + (++) |-----------------|-------------------|------------------| + (++) |0WS(1 CPU cycles)| 0 < HCLK <= 20 | 0 < HCLK <= 8 | + (++) |-----------------|-------------------|------------------| + (++) |1WS(2 CPU cycles)| 20 < HCLK <= 40 | 8 < HCLK <= 16 | + (++) |-----------------|-------------------|------------------| + (++) |2WS(3 CPU cycles)| 40 < HCLK <= 60 | 16 < HCLK <= 26 | + (++) |-----------------|-------------------|------------------| + (++) |3WS(4 CPU cycles)| 60 < HCLK <= 80 | 16 < HCLK <= 26 | + (++) |-----------------|-------------------|------------------| + (++) |4WS(5 CPU cycles)| 80 < HCLK <= 100 | 16 < HCLK <= 26 | + (++) |-----------------|-------------------|------------------| + (++) |5WS(6 CPU cycles)| 100 < HCLK <= 120 | 16 < HCLK <= 26 | + (++) +--------------------------------------------------------+ + + (++) Table 2. HCLK clock frequency for STM32L4 Series devices + (++) +-------------------------------------------------------+ + (++) | Latency | HCLK clock frequency (MHz) | + (++) | |-------------------------------------| + (++) | | voltage range 1 | voltage range 2 | + (++) | | 1.2 V | 1.0 V | + (++) |-----------------|------------------|------------------| + (++) |0WS(1 CPU cycles)| 0 < HCLK <= 16 | 0 < HCLK <= 6 | + (++) |-----------------|------------------|------------------| + (++) |1WS(2 CPU cycles)| 16 < HCLK <= 32 | 6 < HCLK <= 12 | + (++) |-----------------|------------------|------------------| + (++) |2WS(3 CPU cycles)| 32 < HCLK <= 48 | 12 < HCLK <= 18 | + (++) |-----------------|------------------|------------------| + (++) |3WS(4 CPU cycles)| 48 < HCLK <= 64 | 18 < HCLK <= 26 | + (++) |-----------------|------------------|------------------| + (++) |4WS(5 CPU cycles)| 64 < HCLK <= 80 | 18 < HCLK <= 26 | + (++) +-------------------------------------------------------+ + + @endinternal + * @{ + */ + +/** + * @brief This function sets directly SystemCoreClock CMSIS variable. + * @note Variable can be calculated also through SystemCoreClockUpdate function. + * @param HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro) + * @retval None + */ +void LL_SetSystemCoreClock(uint32_t HCLKFrequency) +{ + /* HCLK clock frequency */ + SystemCoreClock = HCLKFrequency; +} + +/** + * @brief Update number of Flash wait states in line with new frequency and current + voltage range. + * @param HCLKFrequency HCLK frequency + * @retval An ErrorStatus enumeration value: + * - SUCCESS: Latency has been modified + * - ERROR: Latency cannot be modified + */ +ErrorStatus LL_SetFlashLatency(uint32_t HCLKFrequency) +{ + ErrorStatus status = SUCCESS; + + uint32_t latency = LL_FLASH_LATENCY_0; /* default value 0WS */ + + /* Frequency cannot be equal to 0 or greater than max clock */ + if ((HCLKFrequency == 0U) || (HCLKFrequency > UTILS_MAX_FREQUENCY_SCALE1)) + { + status = ERROR; + } + else + { + if(LL_PWR_GetRegulVoltageScaling() == LL_PWR_REGU_VOLTAGE_SCALE1) + { +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \ + defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) + if(HCLKFrequency > UTILS_SCALE1_LATENCY5_FREQ) + { + /* 100 < HCLK <= 120 => 5WS (6 CPU cycles) */ + latency = LL_FLASH_LATENCY_5; + } + else if(HCLKFrequency > UTILS_SCALE1_LATENCY4_FREQ) + { + /* 80 < HCLK <= 100 => 4WS (5 CPU cycles) */ + latency = LL_FLASH_LATENCY_4; + } + else if(HCLKFrequency > UTILS_SCALE1_LATENCY3_FREQ) + { + /* 60 < HCLK <= 80 => 3WS (4 CPU cycles) */ + latency = LL_FLASH_LATENCY_3; + } + else if(HCLKFrequency > UTILS_SCALE1_LATENCY2_FREQ) + { + /* 40 < HCLK <= 20 => 2WS (3 CPU cycles) */ + latency = LL_FLASH_LATENCY_2; + } + else + { + if(HCLKFrequency > UTILS_SCALE1_LATENCY1_FREQ) + { + /* 20 < HCLK <= 40 => 1WS (2 CPU cycles) */ + latency = LL_FLASH_LATENCY_1; + } + /* else HCLKFrequency <= 10MHz default LL_FLASH_LATENCY_0 0WS */ + } +#else + if(HCLKFrequency > UTILS_SCALE1_LATENCY4_FREQ) + { + /* 64 < HCLK <= 80 => 4WS (5 CPU cycles) */ + latency = LL_FLASH_LATENCY_4; + } + else if(HCLKFrequency > UTILS_SCALE1_LATENCY3_FREQ) + { + /* 48 < HCLK <= 64 => 3WS (4 CPU cycles) */ + latency = LL_FLASH_LATENCY_3; + } + else if(HCLKFrequency > UTILS_SCALE1_LATENCY2_FREQ) + { + /* 32 < HCLK <= 48 => 2WS (3 CPU cycles) */ + latency = LL_FLASH_LATENCY_2; + } + else + { + if(HCLKFrequency > UTILS_SCALE1_LATENCY1_FREQ) + { + /* 16 < HCLK <= 32 => 1WS (2 CPU cycles) */ + latency = LL_FLASH_LATENCY_1; + } + /* else HCLKFrequency <= 16MHz default LL_FLASH_LATENCY_0 0WS */ + } +#endif + } + else /* SCALE2 */ + { +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \ + defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) + if(HCLKFrequency > UTILS_MAX_FREQUENCY_SCALE2) + { + /* Unexpected HCLK > 26 */ + status = ERROR; + } + else if(HCLKFrequency > UTILS_SCALE2_LATENCY2_FREQ) + { + /* 16 < HCLK <= 26 => 2WS (3 CPU cycles) */ + latency = LL_FLASH_LATENCY_2; + } + else + { + if(HCLKFrequency > UTILS_SCALE2_LATENCY1_FREQ) + { + /* 8 < HCLK <= 16 => 1WS (2 CPU cycles) */ + latency = LL_FLASH_LATENCY_1; + } + /* else HCLKFrequency <= 8MHz default LL_FLASH_LATENCY_0 0WS */ + } +#else + if(HCLKFrequency > UTILS_MAX_FREQUENCY_SCALE2) + { + /* Unexpected HCLK > 26 */ + status = ERROR; + } + else if(HCLKFrequency > UTILS_SCALE2_LATENCY3_FREQ) + { + /* 18 < HCLK <= 26 => 3WS (4 CPU cycles) */ + latency = LL_FLASH_LATENCY_3; + } + else if(HCLKFrequency > UTILS_SCALE2_LATENCY2_FREQ) + { + /* 12 < HCLK <= 18 => 2WS (3 CPU cycles) */ + latency = LL_FLASH_LATENCY_2; + } + else + { + if(HCLKFrequency > UTILS_SCALE2_LATENCY1_FREQ) + { + /* 6 < HCLK <= 12 => 1WS (2 CPU cycles) */ + latency = LL_FLASH_LATENCY_1; + } + /* else HCLKFrequency <= 6MHz default LL_FLASH_LATENCY_0 0WS */ + } +#endif + } + + LL_FLASH_SetLatency(latency); + + /* Check that the new number of wait states is taken into account to access the Flash + memory by reading the FLASH_ACR register */ + if(LL_FLASH_GetLatency() != latency) + { + status = ERROR; + } + } + return status; +} + +/** + * @brief This function configures system clock with MSI as clock source of the PLL + * @note The application needs to ensure that PLL, PLLSAI1 and/or PLLSAI2 are disabled. + * @note Function is based on the following formula: + * - PLL output frequency = (((MSI frequency / PLLM) * PLLN) / PLLR) + * - PLLM: ensure that the VCO input frequency ranges from 4 to 16 MHz (PLLVCO_input = MSI frequency / PLLM) + * - PLLN: ensure that the VCO output frequency is between 64 and 344 MHz (PLLVCO_output = PLLVCO_input * PLLN) + * - PLLR: ensure that max frequency at 120000000 Hz is reached (PLLVCO_output / PLLR) + * @param UTILS_PLLInitStruct pointer to a @ref LL_UTILS_PLLInitTypeDef structure that contains + * the configuration information for the PLL. + * @param UTILS_ClkInitStruct pointer to a @ref LL_UTILS_ClkInitTypeDef structure that contains + * the configuration information for the BUS prescalers. + * @retval An ErrorStatus enumeration value: + * - SUCCESS: Max frequency configuration done + * - ERROR: Max frequency configuration not done + */ +ErrorStatus LL_PLL_ConfigSystemClock_MSI(LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct, + LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct) +{ + ErrorStatus status = SUCCESS; + uint32_t pllfreq, msi_range; +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \ + defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) + uint32_t hpre = 0U; /* Set default value */ +#endif + + /* Check if one of the PLL is enabled */ + if(UTILS_PLL_IsBusy() == SUCCESS) + { + /* Get the current MSI range */ + if(LL_RCC_MSI_IsEnabledRangeSelect() != 0U) + { + msi_range = LL_RCC_MSI_GetRange(); + switch (msi_range) + { + case LL_RCC_MSIRANGE_0: /* MSI = 100 KHz */ + case LL_RCC_MSIRANGE_1: /* MSI = 200 KHz */ + case LL_RCC_MSIRANGE_2: /* MSI = 400 KHz */ + case LL_RCC_MSIRANGE_3: /* MSI = 800 KHz */ + case LL_RCC_MSIRANGE_4: /* MSI = 1 MHz */ + case LL_RCC_MSIRANGE_5: /* MSI = 2 MHz */ + /* PLLVCO input frequency is not in the range from 4 to 16 MHz*/ + status = ERROR; + break; + + case LL_RCC_MSIRANGE_6: /* MSI = 4 MHz */ + case LL_RCC_MSIRANGE_7: /* MSI = 8 MHz */ + case LL_RCC_MSIRANGE_8: /* MSI = 16 MHz */ + case LL_RCC_MSIRANGE_9: /* MSI = 24 MHz */ + case LL_RCC_MSIRANGE_10: /* MSI = 32 MHz */ + case LL_RCC_MSIRANGE_11: /* MSI = 48 MHz */ + default: + break; + } + } + else + { + msi_range = LL_RCC_MSI_GetRangeAfterStandby(); + switch (msi_range) + { + case LL_RCC_MSISRANGE_4: /* MSI = 1 MHz */ + case LL_RCC_MSISRANGE_5: /* MSI = 2 MHz */ + /* PLLVCO input frequency is not in the range from 4 to 16 MHz*/ + status = ERROR; + break; + + case LL_RCC_MSISRANGE_7: /* MSI = 8 MHz */ + case LL_RCC_MSISRANGE_6: /* MSI = 4 MHz */ + default: + break; + } + } + + /* Main PLL configuration and activation */ + if(status != ERROR) + { + /* Calculate the new PLL output frequency */ + pllfreq = UTILS_GetPLLOutputFrequency(__LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(), msi_range), + UTILS_PLLInitStruct); + + /* Enable MSI if not enabled */ + if(LL_RCC_MSI_IsReady() != 1U) + { + LL_RCC_MSI_Enable(); + while ((LL_RCC_MSI_IsReady() != 1U)) + { + /* Wait for MSI ready */ + } + } + + /* Configure PLL */ + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, UTILS_PLLInitStruct->PLLM, UTILS_PLLInitStruct->PLLN, + UTILS_PLLInitStruct->PLLR); + +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \ + defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) + /* Prevent undershoot at highest frequency by applying intermediate AHB prescaler 2 */ + if(pllfreq > 80000000U) + { + if(UTILS_ClkInitStruct->AHBCLKDivider == LL_RCC_SYSCLK_DIV_1) + { + UTILS_ClkInitStruct->AHBCLKDivider = LL_RCC_SYSCLK_DIV_2; + hpre = LL_RCC_SYSCLK_DIV_2; + } + } +#endif + /* Enable PLL and switch system clock to PLL */ + status = UTILS_EnablePLLAndSwitchSystem(pllfreq, UTILS_ClkInitStruct); + +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \ + defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) + /* Apply definitive AHB prescaler value if necessary */ + if((status == SUCCESS) && (hpre != LL_RCC_SYSCLK_DIV_1)) + { + /* Set FLASH latency to highest latency */ + status = LL_SetFlashLatency(pllfreq); + if(status == SUCCESS) + { + UTILS_ClkInitStruct->AHBCLKDivider = LL_RCC_SYSCLK_DIV_1; + LL_RCC_SetAHBPrescaler(UTILS_ClkInitStruct->AHBCLKDivider); + LL_SetSystemCoreClock(pllfreq); + } + } +#endif + } + } + else + { + /* Current PLL configuration cannot be modified */ + status = ERROR; + } + + return status; +} + +/** + * @brief This function configures system clock at maximum frequency with HSI as clock source of the PLL + * @note The application need to ensure that PLL, PLLSAI1 and/or PLLSAI2 are disabled. + * @note Function is based on the following formula: + * - PLL output frequency = (((HSI frequency / PLLM) * PLLN) / PLLR) + * - PLLM: ensure that the VCO input frequency ranges from 4 to 16 MHz (PLLVCO_input = HSI frequency / PLLM) + * - PLLN: ensure that the VCO output frequency is between 64 and 344 MHz (PLLVCO_output = PLLVCO_input * PLLN) + * - PLLR: ensure that max frequency at 120000000 Hz is reach (PLLVCO_output / PLLR) + * @param UTILS_PLLInitStruct pointer to a @ref LL_UTILS_PLLInitTypeDef structure that contains + * the configuration information for the PLL. + * @param UTILS_ClkInitStruct pointer to a @ref LL_UTILS_ClkInitTypeDef structure that contains + * the configuration information for the BUS prescalers. + * @retval An ErrorStatus enumeration value: + * - SUCCESS: Max frequency configuration done + * - ERROR: Max frequency configuration not done + */ +ErrorStatus LL_PLL_ConfigSystemClock_HSI(LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct, + LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct) +{ + ErrorStatus status; + uint32_t pllfreq; +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \ + defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) + uint32_t hpre = LL_RCC_SYSCLK_DIV_1; /* Set default value */ +#endif + + /* Check if one of the PLL is enabled */ + if(UTILS_PLL_IsBusy() == SUCCESS) + { + /* Calculate the new PLL output frequency */ + pllfreq = UTILS_GetPLLOutputFrequency(HSI_VALUE, UTILS_PLLInitStruct); + + /* Enable HSI if not enabled */ + if(LL_RCC_HSI_IsReady() != 1U) + { + LL_RCC_HSI_Enable(); + while (LL_RCC_HSI_IsReady() != 1U) + { + /* Wait for HSI ready */ + } + } + + /* Configure PLL */ + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, UTILS_PLLInitStruct->PLLM, UTILS_PLLInitStruct->PLLN, + UTILS_PLLInitStruct->PLLR); + +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \ + defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) + /* Prevent undershoot at highest frequency by applying intermediate AHB prescaler 2 */ + if(pllfreq > 80000000U) + { + if(UTILS_ClkInitStruct->AHBCLKDivider == LL_RCC_SYSCLK_DIV_1) + { + UTILS_ClkInitStruct->AHBCLKDivider = LL_RCC_SYSCLK_DIV_2; + hpre = LL_RCC_SYSCLK_DIV_2; + } + } +#endif + /* Enable PLL and switch system clock to PLL */ + status = UTILS_EnablePLLAndSwitchSystem(pllfreq, UTILS_ClkInitStruct); + +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \ + defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) + /* Apply definitive AHB prescaler value if necessary */ + if((status == SUCCESS) && (hpre != LL_RCC_SYSCLK_DIV_1)) + { + /* Set FLASH latency to highest latency */ + status = LL_SetFlashLatency(pllfreq); + if(status == SUCCESS) + { + UTILS_ClkInitStruct->AHBCLKDivider = LL_RCC_SYSCLK_DIV_1; + LL_RCC_SetAHBPrescaler(UTILS_ClkInitStruct->AHBCLKDivider); + LL_SetSystemCoreClock(pllfreq); + } + } +#endif + } + else + { + /* Current PLL configuration cannot be modified */ + status = ERROR; + } + + return status; +} + +/** + * @brief This function configures system clock with HSE as clock source of the PLL + * @note The application need to ensure that PLL, PLLSAI1 and/or PLLSAI2 are disabled. + * @note Function is based on the following formula: + * - PLL output frequency = (((HSE frequency / PLLM) * PLLN) / PLLR) + * - PLLM: ensure that the VCO input frequency ranges from 4 to 16 MHz (PLLVCO_input = HSE frequency / PLLM) + * - PLLN: ensure that the VCO output frequency is between 64 and 344 MHz (PLLVCO_output = PLLVCO_input * PLLN) + * - PLLR: ensure that max frequency at 120000000 Hz is reached (PLLVCO_output / PLLR) + * @param HSEFrequency Value between Min_Data = 4000000 and Max_Data = 48000000 + * @param HSEBypass This parameter can be one of the following values: + * @arg @ref LL_UTILS_HSEBYPASS_ON + * @arg @ref LL_UTILS_HSEBYPASS_OFF + * @param UTILS_PLLInitStruct pointer to a @ref LL_UTILS_PLLInitTypeDef structure that contains + * the configuration information for the PLL. + * @param UTILS_ClkInitStruct pointer to a @ref LL_UTILS_ClkInitTypeDef structure that contains + * the configuration information for the BUS prescalers. + * @retval An ErrorStatus enumeration value: + * - SUCCESS: Max frequency configuration done + * - ERROR: Max frequency configuration not done + */ +ErrorStatus LL_PLL_ConfigSystemClock_HSE(uint32_t HSEFrequency, uint32_t HSEBypass, + LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct, LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct) +{ + ErrorStatus status; + uint32_t pllfreq; +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \ + defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) + uint32_t hpre = 0U; /* Set default value */ +#endif + + /* Check the parameters */ + assert_param(IS_LL_UTILS_HSE_FREQUENCY(HSEFrequency)); + assert_param(IS_LL_UTILS_HSE_BYPASS(HSEBypass)); + + /* Check if one of the PLL is enabled */ + if(UTILS_PLL_IsBusy() == SUCCESS) + { + /* Calculate the new PLL output frequency */ + pllfreq = UTILS_GetPLLOutputFrequency(HSEFrequency, UTILS_PLLInitStruct); + + /* Enable HSE if not enabled */ + if(LL_RCC_HSE_IsReady() != 1U) + { + /* Check if need to enable HSE bypass feature or not */ + if(HSEBypass == LL_UTILS_HSEBYPASS_ON) + { + LL_RCC_HSE_EnableBypass(); + } + else + { + LL_RCC_HSE_DisableBypass(); + } + + /* Enable HSE */ + LL_RCC_HSE_Enable(); + while (LL_RCC_HSE_IsReady() != 1U) + { + /* Wait for HSE ready */ + } + } + + /* Configure PLL */ + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, UTILS_PLLInitStruct->PLLM, UTILS_PLLInitStruct->PLLN, + UTILS_PLLInitStruct->PLLR); + +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \ + defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) + /* Prevent undershoot at highest frequency by applying intermediate AHB prescaler 2 */ + if(pllfreq > 80000000U) + { + if(UTILS_ClkInitStruct->AHBCLKDivider == LL_RCC_SYSCLK_DIV_1) + { + UTILS_ClkInitStruct->AHBCLKDivider = LL_RCC_SYSCLK_DIV_2; + hpre = LL_RCC_SYSCLK_DIV_2; + } + } +#endif + /* Enable PLL and switch system clock to PLL */ + status = UTILS_EnablePLLAndSwitchSystem(pllfreq, UTILS_ClkInitStruct); + +#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \ + defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) + /* Apply definitive AHB prescaler value if necessary */ + if((status == SUCCESS) && (hpre != LL_RCC_SYSCLK_DIV_1)) + { + /* Set FLASH latency to highest latency */ + status = LL_SetFlashLatency(pllfreq); + if(status == SUCCESS) + { + UTILS_ClkInitStruct->AHBCLKDivider = LL_RCC_SYSCLK_DIV_1; + LL_RCC_SetAHBPrescaler(UTILS_ClkInitStruct->AHBCLKDivider); + LL_SetSystemCoreClock(pllfreq); + } + } +#endif + } + else + { + /* Current PLL configuration cannot be modified */ + status = ERROR; + } + + return status; +} + +/** + * @} + */ + +/** + * @} + */ + +/** @addtogroup UTILS_LL_Private_Functions + * @{ + */ +/** + * @brief Function to check that PLL can be modified + * @param PLL_InputFrequency PLL input frequency (in Hz) + * @param UTILS_PLLInitStruct pointer to a @ref LL_UTILS_PLLInitTypeDef structure that contains + * the configuration information for the PLL. + * @retval PLL output frequency (in Hz) + */ +static uint32_t UTILS_GetPLLOutputFrequency(uint32_t PLL_InputFrequency, LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct) +{ + uint32_t pllfreq; + + /* Check the parameters */ + assert_param(IS_LL_UTILS_PLLM_VALUE(UTILS_PLLInitStruct->PLLM)); + assert_param(IS_LL_UTILS_PLLN_VALUE(UTILS_PLLInitStruct->PLLN)); + assert_param(IS_LL_UTILS_PLLR_VALUE(UTILS_PLLInitStruct->PLLR)); + + /* Check different PLL parameters according to RM */ + /* - PLLM: ensure that the VCO input frequency ranges from 4 to 16 MHz. */ + pllfreq = PLL_InputFrequency / (((UTILS_PLLInitStruct->PLLM >> RCC_PLLCFGR_PLLM_Pos) + 1U)); + assert_param(IS_LL_UTILS_PLLVCO_INPUT(pllfreq)); + + /* - PLLN: ensure that the VCO output frequency is between 64 and 344 MHz.*/ + pllfreq = pllfreq * (UTILS_PLLInitStruct->PLLN & (RCC_PLLCFGR_PLLN >> RCC_PLLCFGR_PLLN_Pos)); + assert_param(IS_LL_UTILS_PLLVCO_OUTPUT(pllfreq)); + + /* - PLLR: ensure that max frequency at 120000000 Hz is reached */ + pllfreq = pllfreq / (((UTILS_PLLInitStruct->PLLR >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U); + assert_param(IS_LL_UTILS_PLL_FREQUENCY(pllfreq)); + + return pllfreq; +} + +/** + * @brief Function to check that PLL can be modified + * @retval An ErrorStatus enumeration value: + * - SUCCESS: PLL modification can be done + * - ERROR: PLL is busy + */ +static ErrorStatus UTILS_PLL_IsBusy(void) +{ + ErrorStatus status = SUCCESS; + + /* Check if PLL is busy*/ + if(LL_RCC_PLL_IsReady() != 0U) + { + /* PLL configuration cannot be modified */ + status = ERROR; + } + +#if defined(RCC_PLLSAI1_SUPPORT) + /* Check if PLLSAI1 is busy*/ + if(LL_RCC_PLLSAI1_IsReady() != 0U) + { + /* PLLSAI1 configuration cannot be modified */ + status = ERROR; + } +#endif /*RCC_PLLSAI1_SUPPORT*/ +#if defined(RCC_PLLSAI2_SUPPORT) + + /* Check if PLLSAI2 is busy*/ + if(LL_RCC_PLLSAI2_IsReady() != 0U) + { + /* PLLSAI2 configuration cannot be modified */ + status = ERROR; + } +#endif /*RCC_PLLSAI2_SUPPORT*/ + + return status; +} + +/** + * @brief Function to enable PLL and switch system clock to PLL + * @param SYSCLK_Frequency SYSCLK frequency + * @param UTILS_ClkInitStruct pointer to a @ref LL_UTILS_ClkInitTypeDef structure that contains + * the configuration information for the BUS prescalers. + * @retval An ErrorStatus enumeration value: + * - SUCCESS: No problem to switch system to PLL + * - ERROR: Problem to switch system to PLL + */ +static ErrorStatus UTILS_EnablePLLAndSwitchSystem(uint32_t SYSCLK_Frequency, LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct) +{ + ErrorStatus status = SUCCESS; + uint32_t hclk_frequency; + + assert_param(IS_LL_UTILS_SYSCLK_DIV(UTILS_ClkInitStruct->AHBCLKDivider)); + assert_param(IS_LL_UTILS_APB1_DIV(UTILS_ClkInitStruct->APB1CLKDivider)); + assert_param(IS_LL_UTILS_APB2_DIV(UTILS_ClkInitStruct->APB2CLKDivider)); + + /* Calculate HCLK frequency */ + hclk_frequency = __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, UTILS_ClkInitStruct->AHBCLKDivider); + + /* Increasing the number of wait states because of higher CPU frequency */ + if(SystemCoreClock < hclk_frequency) + { + /* Set FLASH latency to highest latency */ + status = LL_SetFlashLatency(hclk_frequency); + } + + /* Update system clock configuration */ + if(status == SUCCESS) + { + /* Enable PLL */ + LL_RCC_PLL_Enable(); + LL_RCC_PLL_EnableDomain_SYS(); + while (LL_RCC_PLL_IsReady() != 1U) + { + /* Wait for PLL ready */ + } + + /* Sysclk activation on the main PLL */ + LL_RCC_SetAHBPrescaler(UTILS_ClkInitStruct->AHBCLKDivider); + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + /* Wait for system clock switch to PLL */ + } + + /* Set APB1 & APB2 prescaler*/ + LL_RCC_SetAPB1Prescaler(UTILS_ClkInitStruct->APB1CLKDivider); + LL_RCC_SetAPB2Prescaler(UTILS_ClkInitStruct->APB2CLKDivider); + } + + /* Decreasing the number of wait states because of lower CPU frequency */ + if(SystemCoreClock > hclk_frequency) + { + /* Set FLASH latency to lowest latency */ + status = LL_SetFlashLatency(hclk_frequency); + } + + /* Update SystemCoreClock variable */ + if(status == SUCCESS) + { + LL_SetSystemCoreClock(hclk_frequency); + } + + return status; +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/L476_ats_blink-master Debug.launch b/RealOne/L476_ats_blink-master Debug.launch new file mode 100644 index 0000000..07a9dcf --- /dev/null +++ b/RealOne/L476_ats_blink-master Debug.launch @@ -0,0 +1,73 @@ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/RealOne/L476_ats_blink-master.ioc b/RealOne/L476_ats_blink-master.ioc new file mode 100644 index 0000000..d4abba3 --- /dev/null +++ b/RealOne/L476_ats_blink-master.ioc @@ -0,0 +1,133 @@ +#MicroXplorer Configuration settings - do not modify +File.Version=6 +KeepUserPlacement=false +Mcu.Family=STM32L4 +Mcu.IP0=NVIC +Mcu.IP1=RCC +Mcu.IP2=RTC +Mcu.IP3=SYS +Mcu.IPNb=4 +Mcu.Name=STM32L476R(C-E-G)Tx +Mcu.Package=LQFP64 +Mcu.Pin0=PC14-OSC32_IN (PC14) +Mcu.Pin1=PC15-OSC32_OUT (PC15) +Mcu.Pin2=PA13 (JTMS-SWDIO) +Mcu.Pin3=PA14 (JTCK-SWCLK) +Mcu.Pin4=PA15 (JTDI) +Mcu.Pin5=PB3 (JTDO-TRACESWO) +Mcu.Pin6=VP_RTC_VS_RTC_Activate +Mcu.Pin7=VP_SYS_VS_Systick +Mcu.PinsNb=8 +Mcu.ThirdPartyNb=0 +Mcu.UserConstants= +Mcu.UserName=STM32L476RGTx +MxCube.Version=6.0.0 +MxDb.Version=DB.6.0.0 +NVIC.BusFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false +NVIC.DebugMonitor_IRQn=true\:0\:0\:false\:false\:true\:false\:false +NVIC.ForceEnableDMAVector=true +NVIC.HardFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false +NVIC.MemoryManagement_IRQn=true\:0\:0\:false\:false\:true\:false\:false +NVIC.NonMaskableInt_IRQn=true\:0\:0\:false\:false\:true\:false\:false +NVIC.PendSV_IRQn=true\:0\:0\:false\:false\:true\:false\:false +NVIC.PriorityGroup=NVIC_PRIORITYGROUP_4 +NVIC.SVCall_IRQn=true\:0\:0\:false\:false\:true\:false\:false +NVIC.SysTick_IRQn=true\:0\:0\:false\:false\:true\:false\:true +NVIC.UsageFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false +PA13\ (JTMS-SWDIO).Mode=JTAG_4_pins +PA13\ (JTMS-SWDIO).Signal=SYS_JTMS-SWDIO +PA14\ (JTCK-SWCLK).Mode=JTAG_4_pins +PA14\ (JTCK-SWCLK).Signal=SYS_JTCK-SWCLK +PA15\ (JTDI).Mode=JTAG_4_pins +PA15\ (JTDI).Signal=SYS_JTDI +PB3\ (JTDO-TRACESWO).Mode=JTAG_4_pins +PB3\ (JTDO-TRACESWO).Signal=SYS_JTDO-SWO +PC14-OSC32_IN\ (PC14).Mode=LSE-External-Oscillator +PC14-OSC32_IN\ (PC14).Signal=RCC_OSC32_IN +PC15-OSC32_OUT\ (PC15).Mode=LSE-External-Oscillator +PC15-OSC32_OUT\ (PC15).Signal=RCC_OSC32_OUT +PinOutPanel.RotationAngle=0 +ProjectManager.AskForMigrate=true +ProjectManager.BackupPrevious=false +ProjectManager.CompilerOptimize=6 +ProjectManager.ComputerToolchain=false +ProjectManager.CoupleFile=false +ProjectManager.CustomerFirmwarePackage= +ProjectManager.DefaultFWLocation=true +ProjectManager.DeletePrevious=true +ProjectManager.DeviceId=STM32L476RGTx +ProjectManager.FirmwarePackage=STM32Cube FW_L4 V1.16.0 +ProjectManager.FreePins=false +ProjectManager.HalAssertFull=false +ProjectManager.HeapSize=0x200 +ProjectManager.KeepUserCode=true +ProjectManager.LastFirmware=true +ProjectManager.LibraryCopy=1 +ProjectManager.MainLocation=Core/Src +ProjectManager.NoMain=false +ProjectManager.PreviousToolchain= +ProjectManager.ProjectBuild=false +ProjectManager.ProjectFileName=L476_ats_blink-master.ioc +ProjectManager.ProjectName=L476_ats_blink-master +ProjectManager.RegisterCallBack= +ProjectManager.StackSize=0x400 +ProjectManager.TargetToolchain=STM32CubeIDE +ProjectManager.ToolChainLocation= +ProjectManager.UnderRoot=true +ProjectManager.functionlistsort=1-MX_GPIO_Init-GPIO-false-HAL-true,2-SystemClock_Config-RCC-false-LL-false +RCC.AHBFreq_Value=80000000 +RCC.APB1Freq_Value=80000000 +RCC.APB1TimFreq_Value=80000000 +RCC.APB2Freq_Value=80000000 +RCC.APB2TimFreq_Value=80000000 +RCC.CortexFreq_Value=80000000 +RCC.DFSDMFreq_Value=80000000 +RCC.FCLKCortexFreq_Value=80000000 +RCC.FamilyName=M +RCC.HCLKFreq_Value=80000000 +RCC.HSE_VALUE=8000000 +RCC.HSI_VALUE=16000000 +RCC.I2C1Freq_Value=80000000 +RCC.I2C2Freq_Value=80000000 +RCC.I2C3Freq_Value=80000000 +RCC.IPParameters=AHBFreq_Value,APB1Freq_Value,APB1TimFreq_Value,APB2Freq_Value,APB2TimFreq_Value,CortexFreq_Value,DFSDMFreq_Value,FCLKCortexFreq_Value,FamilyName,HCLKFreq_Value,HSE_VALUE,HSI_VALUE,I2C1Freq_Value,I2C2Freq_Value,I2C3Freq_Value,LCDFreq_Value,LPTIM1Freq_Value,LPTIM2Freq_Value,LPUART1Freq_Value,LSCOPinFreq_Value,LSI_VALUE,MCO1PinFreq_Value,MSI_VALUE,PLLN,PLLPoutputFreq_Value,PLLQoutputFreq_Value,PLLRCLKFreq_Value,PLLSAI1PoutputFreq_Value,PLLSAI1QoutputFreq_Value,PLLSAI1RoutputFreq_Value,PLLSAI2PoutputFreq_Value,PLLSAI2RoutputFreq_Value,PWRFreq_Value,RTCClockSelection,RTCFreq_Value,SAI1Freq_Value,SAI2Freq_Value,SWPMI1Freq_Value,SYSCLKFreq_VALUE,SYSCLKSource,UART4Freq_Value,UART5Freq_Value,USART1Freq_Value,USART2Freq_Value,USART3Freq_Value,VCOInputFreq_Value,VCOOutputFreq_Value,VCOSAI1OutputFreq_Value,VCOSAI2OutputFreq_Value +RCC.LCDFreq_Value=32768 +RCC.LPTIM1Freq_Value=80000000 +RCC.LPTIM2Freq_Value=80000000 +RCC.LPUART1Freq_Value=80000000 +RCC.LSCOPinFreq_Value=32000 +RCC.LSI_VALUE=32000 +RCC.MCO1PinFreq_Value=80000000 +RCC.MSI_VALUE=4000000 +RCC.PLLN=40 +RCC.PLLPoutputFreq_Value=22857142.85714286 +RCC.PLLQoutputFreq_Value=80000000 +RCC.PLLRCLKFreq_Value=80000000 +RCC.PLLSAI1PoutputFreq_Value=4571428.571428572 +RCC.PLLSAI1QoutputFreq_Value=16000000 +RCC.PLLSAI1RoutputFreq_Value=16000000 +RCC.PLLSAI2PoutputFreq_Value=4571428.571428572 +RCC.PLLSAI2RoutputFreq_Value=16000000 +RCC.PWRFreq_Value=80000000 +RCC.RTCClockSelection=RCC_RTCCLKSOURCE_LSE +RCC.RTCFreq_Value=32768 +RCC.SAI1Freq_Value=4571428.571428572 +RCC.SAI2Freq_Value=4571428.571428572 +RCC.SWPMI1Freq_Value=80000000 +RCC.SYSCLKFreq_VALUE=80000000 +RCC.SYSCLKSource=RCC_SYSCLKSOURCE_PLLCLK +RCC.UART4Freq_Value=80000000 +RCC.UART5Freq_Value=80000000 +RCC.USART1Freq_Value=80000000 +RCC.USART2Freq_Value=80000000 +RCC.USART3Freq_Value=80000000 +RCC.VCOInputFreq_Value=4000000 +RCC.VCOOutputFreq_Value=160000000 +RCC.VCOSAI1OutputFreq_Value=32000000 +RCC.VCOSAI2OutputFreq_Value=32000000 +VP_RTC_VS_RTC_Activate.Mode=RTC_Enabled +VP_RTC_VS_RTC_Activate.Signal=RTC_VS_RTC_Activate +VP_SYS_VS_Systick.Mode=SysTick +VP_SYS_VS_Systick.Signal=SYS_VS_Systick +board=custom +isbadioc=false diff --git a/RealOne/RealOne Debug.launch b/RealOne/RealOne Debug.launch new file mode 100644 index 0000000..13e87fd --- /dev/null +++ b/RealOne/RealOne Debug.launch @@ -0,0 +1,73 @@ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/RealOne/STM32L476RGTX_FLASH.ld b/RealOne/STM32L476RGTX_FLASH.ld new file mode 100644 index 0000000..c695682 --- /dev/null +++ b/RealOne/STM32L476RGTX_FLASH.ld @@ -0,0 +1,177 @@ +/** + ****************************************************************************** + * @file LinkerScript.ld + * @author Auto-generated by STM32CubeIDE + * @brief Linker script for STM32L476RGTx Device from STM32L4 series + * 1024Kbytes FLASH + * 96Kbytes RAM + * 32Kbytes RAM2 + * + * Set heap size, stack size and stack location according + * to application requirements. + * + * Set memory bank area and size if external memory is used + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2020 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Entry Point */ +ENTRY(Reset_Handler) + +/* Highest address of the user mode stack */ +_estack = ORIGIN(RAM) + LENGTH(RAM); /* end of "RAM" Ram type memory */ + +_Min_Heap_Size = 0x200 ; /* required amount of heap */ +_Min_Stack_Size = 0x400 ; /* required amount of stack */ + +/* Memories definition */ +MEMORY +{ + RAM (xrw) : ORIGIN = 0x20000000, LENGTH = 96K + RAM2 (xrw) : ORIGIN = 0x10000000, LENGTH = 32K + FLASH (rx) : ORIGIN = 0x8000000, LENGTH = 1024K +} + +/* Sections */ +SECTIONS +{ + /* The startup code into "FLASH" Rom type memory */ + .isr_vector : + { + . = ALIGN(4); + KEEP(*(.isr_vector)) /* Startup code */ + . = ALIGN(4); + } >FLASH + + /* The program code and other data into "FLASH" Rom type memory */ + .text : + { + . = ALIGN(4); + *(.text) /* .text sections (code) */ + *(.text*) /* .text* sections (code) */ + *(.glue_7) /* glue arm to thumb code */ + *(.glue_7t) /* glue thumb to arm code */ + *(.eh_frame) + + KEEP (*(.init)) + KEEP (*(.fini)) + + . = ALIGN(4); + _etext = .; /* define a global symbols at end of code */ + } >FLASH + + /* Constant data into "FLASH" Rom type memory */ + .rodata : + { + . = ALIGN(4); + *(.rodata) /* .rodata sections (constants, strings, etc.) */ + *(.rodata*) /* .rodata* sections (constants, strings, etc.) */ + . = ALIGN(4); + } >FLASH + + .ARM.extab : { + . = ALIGN(4); + *(.ARM.extab* .gnu.linkonce.armextab.*) + . = ALIGN(4); + } >FLASH + + .ARM : { + . = ALIGN(4); + __exidx_start = .; + *(.ARM.exidx*) + __exidx_end = .; + . = ALIGN(4); + } >FLASH + + .preinit_array : + { + . = ALIGN(4); + PROVIDE_HIDDEN (__preinit_array_start = .); + KEEP (*(.preinit_array*)) + PROVIDE_HIDDEN (__preinit_array_end = .); + . = ALIGN(4); + } >FLASH + + .init_array : + { + . = ALIGN(4); + PROVIDE_HIDDEN (__init_array_start = .); + KEEP (*(SORT(.init_array.*))) + KEEP (*(.init_array*)) + PROVIDE_HIDDEN (__init_array_end = .); + . = ALIGN(4); + } >FLASH + + .fini_array : + { + . = ALIGN(4); + PROVIDE_HIDDEN (__fini_array_start = .); + KEEP (*(SORT(.fini_array.*))) + KEEP (*(.fini_array*)) + PROVIDE_HIDDEN (__fini_array_end = .); + . = ALIGN(4); + } >FLASH + + /* Used by the startup to initialize data */ + _sidata = LOADADDR(.data); + + /* Initialized data sections into "RAM" Ram type memory */ + .data : + { + . = ALIGN(4); + _sdata = .; /* create a global symbol at data start */ + *(.data) /* .data sections */ + *(.data*) /* .data* sections */ + + . = ALIGN(4); + _edata = .; /* define a global symbol at data end */ + + } >RAM AT> FLASH + + /* Uninitialized data section into "RAM" Ram type memory */ + . = ALIGN(4); + .bss : + { + /* This is used by the startup in order to initialize the .bss section */ + _sbss = .; /* define a global symbol at bss start */ + __bss_start__ = _sbss; + *(.bss) + *(.bss*) + *(COMMON) + + . = ALIGN(4); + _ebss = .; /* define a global symbol at bss end */ + __bss_end__ = _ebss; + } >RAM + + /* User_heap_stack section, used to check that there is enough "RAM" Ram type memory left */ + ._user_heap_stack : + { + . = ALIGN(8); + PROVIDE ( end = . ); + PROVIDE ( _end = . ); + . = . + _Min_Heap_Size; + . = . + _Min_Stack_Size; + . = ALIGN(8); + } >RAM + + /* Remove information from the compiler libraries */ + /DISCARD/ : + { + libc.a ( * ) + libm.a ( * ) + libgcc.a ( * ) + } + + .ARM.attributes 0 : { *(.ARM.attributes) } +} diff --git a/RealOne/STM32L476RGTX_RAM.ld b/RealOne/STM32L476RGTX_RAM.ld new file mode 100644 index 0000000..77e17c8 --- /dev/null +++ b/RealOne/STM32L476RGTX_RAM.ld @@ -0,0 +1,177 @@ +/** + ****************************************************************************** + * @file LinkerScript.ld + * @author Auto-generated by STM32CubeIDE + * @brief Linker script for STM32L476RGTx Device from STM32L4 series + * 1024Kbytes FLASH + * 96Kbytes RAM + * 32Kbytes RAM2 + * + * Set heap size, stack size and stack location according + * to application requirements. + * + * Set memory bank area and size if external memory is used + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2020 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Entry Point */ +ENTRY(Reset_Handler) + +/* Highest address of the user mode stack */ +_estack = ORIGIN(RAM) + LENGTH(RAM); /* end of "RAM" Ram type memory */ + +_Min_Heap_Size = 0x200; /* required amount of heap */ +_Min_Stack_Size = 0x400; /* required amount of stack */ + +/* Memories definition */ +MEMORY +{ + RAM (xrw) : ORIGIN = 0x20000000, LENGTH = 96K + RAM2 (xrw) : ORIGIN = 0x10000000, LENGTH = 32K + FLASH (rx) : ORIGIN = 0x8000000, LENGTH = 1024K +} + +/* Sections */ +SECTIONS +{ + /* The startup code into "RAM" Ram type memory */ + .isr_vector : + { + . = ALIGN(4); + KEEP(*(.isr_vector)) /* Startup code */ + . = ALIGN(4); + } >RAM + + /* The program code and other data into "RAM" Ram type memory */ + .text : + { + . = ALIGN(4); + *(.text) /* .text sections (code) */ + *(.text*) /* .text* sections (code) */ + *(.glue_7) /* glue arm to thumb code */ + *(.glue_7t) /* glue thumb to arm code */ + *(.eh_frame) + + KEEP (*(.init)) + KEEP (*(.fini)) + + . = ALIGN(4); + _etext = .; /* define a global symbols at end of code */ + } >RAM + + /* Constant data into "RAM" Ram type memory */ + .rodata : + { + . = ALIGN(4); + *(.rodata) /* .rodata sections (constants, strings, etc.) */ + *(.rodata*) /* .rodata* sections (constants, strings, etc.) */ + . = ALIGN(4); + } >RAM + + .ARM.extab : { + . = ALIGN(4); + *(.ARM.extab* .gnu.linkonce.armextab.*) + . = ALIGN(4); + } >RAM + + .ARM : { + . = ALIGN(4); + __exidx_start = .; + *(.ARM.exidx*) + __exidx_end = .; + . = ALIGN(4); + } >RAM + + .preinit_array : + { + . = ALIGN(4); + PROVIDE_HIDDEN (__preinit_array_start = .); + KEEP (*(.preinit_array*)) + PROVIDE_HIDDEN (__preinit_array_end = .); + . = ALIGN(4); + } >RAM + + .init_array : + { + . = ALIGN(4); + PROVIDE_HIDDEN (__init_array_start = .); + KEEP (*(SORT(.init_array.*))) + KEEP (*(.init_array*)) + PROVIDE_HIDDEN (__init_array_end = .); + . = ALIGN(4); + } >RAM + + .fini_array : + { + . = ALIGN(4); + PROVIDE_HIDDEN (__fini_array_start = .); + KEEP (*(SORT(.fini_array.*))) + KEEP (*(.fini_array*)) + PROVIDE_HIDDEN (__fini_array_end = .); + . = ALIGN(4); + } >RAM + + /* Used by the startup to initialize data */ + _sidata = LOADADDR(.data); + + /* Initialized data sections into "RAM" Ram type memory */ + .data : + { + . = ALIGN(4); + _sdata = .; /* create a global symbol at data start */ + *(.data) /* .data sections */ + *(.data*) /* .data* sections */ + + . = ALIGN(4); + _edata = .; /* define a global symbol at data end */ + + } >RAM + + /* Uninitialized data section into "RAM" Ram type memory */ + . = ALIGN(4); + .bss : + { + /* This is used by the startup in order to initialize the .bss section */ + _sbss = .; /* define a global symbol at bss start */ + __bss_start__ = _sbss; + *(.bss) + *(.bss*) + *(COMMON) + + . = ALIGN(4); + _ebss = .; /* define a global symbol at bss end */ + __bss_end__ = _ebss; + } >RAM + + /* User_heap_stack section, used to check that there is enough "RAM" Ram type memory left */ + ._user_heap_stack : + { + . = ALIGN(8); + PROVIDE ( end = . ); + PROVIDE ( _end = . ); + . = . + _Min_Heap_Size; + . = . + _Min_Stack_Size; + . = ALIGN(8); + } >RAM + + /* Remove information from the compiler libraries */ + /DISCARD/ : + { + libc.a ( * ) + libm.a ( * ) + libgcc.a ( * ) + } + + .ARM.attributes 0 : { *(.ARM.attributes) } +} diff --git a/backup.txt b/backup.txt new file mode 100644 index 0000000..7c85c90 --- /dev/null +++ b/backup.txt @@ -0,0 +1,215 @@ +/* Project L476_ats_blink for STM32L476 mounted on Nucleo board: + * the user LED (mounted on pin PA-5) is flashed every second for 50 ms. + * The time base is provided by Systick (1000 ticks per second). + * The clock configuration is the default one (Sysclk = 80 MHz, derived from MSI and PLL). + */ + +/* Includes ------------------------------------------------------------------*/ +#include "main.h" +// #if defined(USE_FULL_ASSERT) +// #include "stm32_assert.h" +// #endif /* USE_FULL_ASSERT */ + +#include "gpio.h" + +// systick interrupt handler +volatile uint32_t msTicks = 0; +volatile uint8_t expe = 2; +volatile uint8_t blue_mode = 0; + +void SysTick_Handler() +{ + if ( BLUE_BUTTON() ){ + blue_mode = 1 ; + } + + msTicks++; /* See startup file startup_LPC17xx.s for SysTick vector */ + if (msTicks == 5 * expe){ + LED_GREEN(0); + }else if(msTicks >= 200){ + msTicks = 0; + LED_GREEN(1); + } + if(expe == 2){ + CLK_TOGGLE(); + } +} + + + + +int main(void) +{ +// if (RCC->BDCR & RCC_BDCR_LSEON) { +// LL_APB1_GRP1_EnableClock( LL_APB1_GRP1_PERIPH_PWR ); +// LL_PWR_EnableBkUpAccess(); +// +// //expe = register RTC +// expe = RTC->BKP0R; +// if (expe == 0){ +// expe = 1; +// RTC->BKP0R = expe; +// }else if (expe != 0 && BLUE_BUTTON()){ +// expe ++; +// RTC->BKP0R = expe; +// } +// }else{ +// SystemClock_Config_24M_LSE(); +// expe = 1; +// LL_APB1_GRP1_EnableClock( LL_APB1_GRP1_PERIPH_PWR ); +// LL_PWR_EnableBkUpAccess(); +// RTC->BKP0R = expe; +// } +// LL_PWR_DisableBkUpAccess(); + switch(expe){ + case 1: + /* Configure the system clock */ + SystemClock_Config_80M(); + break; + case 2: + /* Configure the system clock */ + SystemClock_Config_24M_LSE(); + break; + } + + + + +// config GPIO +GPIO_init(); + +// init systick timer (tick period at 1 ms) +LL_Init1msTick( SystemCoreClock ); +LL_SYSTICK_EnableIT(); + +//Setup Sleep mode +LL_LPM_EnableSleep(); +//LL_LPM_EnableSleepOnExit(); + +while (1) { + if (blue_mode){ + switch(expe){ + case 1: + __WFI(); + break; + case 2: + LL_RCC_MSI_EnablePLLMode(); + break; + } + + } + } +} + +/** + * @brief System Clock Configuration + * @retval None + * 24Mhz + RTC + LSE + */ +void SystemClock_Config_24M_LSE(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_1); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + + LL_RCC_LSE_Enable(); + + /* Wait till LSE is ready */ + while(LL_RCC_LSE_IsReady() != 1) + { + + } + LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE); + LL_RCC_EnableRTC(); + + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); +// LL_RCC_MSI_EnablePLLMode(); + LL_PWR_EnableBkUpAccess(); + LL_RCC_ForceBackupDomainReset(); + LL_RCC_ReleaseBackupDomainReset(); + LL_RCC_LSE_SetDriveCapability(LL_RCC_LSEDRIVE_LOW); + + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 24, LL_RCC_PLLR_DIV_4); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(24000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { +// Error_Handler(); + } +} + + +void SystemClock_Config_80M(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_4); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_4) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 40, LL_RCC_PLLR_DIV_2); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(80000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { +// Error_Handler(); + } +}

C)>ft zye$R~9-JEDK$^Rr^6>m^IXJ}kBk>PK{kA@SQLkY!uK<>LL;w7K!$pI z8C=#QCtKYSS$GprKW-%7thM6D75N`Av)HlAlN`zOs3>2JE7n37cPYd{?zLE1`9BZ& zKM(oe;n;CyTo*%<{Es8gU5SdGRJt?eYn7NgCqSy{?9}HPfSEf z{OchSo5`c?_1-R;v7_P@>#IEEe+Oy(XTP^YsMGnM^;bf!z&MN=Z^iTaZ`4bSCXd|R zrSLviytY86@_t?+&WUxqZ!d98MctJF$Maf@`hVNDJes^>Zx1B4iS2R^yP-c%K-v;q*ERY43?eZZ zYb)>2vqe<$NM?20l=iPfp2+f>^-B}o>#kEAS^o-Tj%(jnl(^sC(~Rey_n@OcY=h_a z|K{(4VPIgei^K?8T zgKHMsH_ly&N~bH_P0()9FOTo^bzu)|NGQOaz9O+F4Z_bQg-;BK%bYDS+Bu4ISE89; zsQHV}ura@-u)n`Rh_$Y3jw9*LT8zZuVd5Muhx zZgftp10b8&_G1notM)F4P28aniP204che<@Qya~iAJ*N|?}N^*wTL$cLSGJG)1(k@ zB4n2oUg9L$5D$4Bm@I;=J_jgYJFL6m2RO;%S4H6NyVED39eo*N`;`CDzmbsrv>#9r z|0GDVPO-k8;O(OFbHloO`mJbpfVNMs1E-$_J+UWwdzn{9qYk%g%m(MJecx$1@+h!b z#D}ZAT~z*Fc#fZb0`$q}?|xpno>U&6j@)Q{ILr4V_@|@(=oJ1gnJF1laBgPBvMn+u z|J{r!`~%K$|1J0sQm*Wm*PrD5PKc}>c;vY&QN=+j{;Qxn;Wv!?{bYy*RHiBK}?V}3!y&n37wZrr~v*HdB*y(QXTeH!QzEt~uWZWxIcfaz3YW9oIGtf7S znNDAO?BD!fRJn(`pW&HqdY-aZ)7|3YnPNJzXM20WZAV>&wnL62?p(;DwypT^g13t* ztHb&V{+Q`?zaj3o(T+Ym>-!P>r%>0f@o@tr{zs6x2|j(9=k21ZNa4Q#UGjN=zut23 z{wdnghqrw{g8v5Up3?Zc3O=qc_`o8*Eb?|y)p-hk9`rB#hWMAF9kD+5{m6XBI$(Np zfbzlBLXm?-IH|Bdjb01?4>k5mPzZL2}*LZ5a zPsx~~W9+@g6ug4tW4PyR1i|~UWy6)<%j-{!d;aDS$@M()+?A+$g|LqY9?bM)eWJ$Q zG3c+ieB@Me0SSftYzX_MiU(?mzZ*n2HsmUQXKxl&|2&~~Gb629;&hR-a`~VkO zeCr743jHX9(3kMJg4AD&y7N+gaG#uO82cRs=6K~&6DelJbneaFy((3aK_yTVeDnfU)C2xuC;bUj~JJ1k`uQRB3#Q@x@R2R$Lrj` zpTcoQKFB{ujq@WoCstz?4%Q|4#R12TF>xM;$g{p+KJM+Jx-NAeX+gX4tnqaoC-8QB zpFunN@QCk6#`i(g)p>kT5+6A(Ut%-)w3QrAeN?|i*cZuv3AzWpy>LtZ-iJ{4QWoCx zsCy=~$6ZsdALKY-vIw^N9zgxA$^DvsVGWW0_-}~!3$&vT@7q4*fAkCM?)>KizI{w% zzs$*>+GafR+?A;QD}|5sO#a;8fd3QP5$h}04UU+P1&pu2;vYC-;HX1}jY|KnYr(3} zC+ii?p@J2?ebk`7|6Ont+SP>lRS@AEF{A%bh==@`|5X}K-$x3Nn}Nx~qrtf=QG@#a zH~au6S#j$K=nD8P*c1X^Afd2+E!h8*^23gM!FJF|jMmqJt-M*(puT@yV7W`#r>^4y zLW!-yK&l^@ujDA?*Z_<`qp%gKShADMqsQ7`)f-VdylrO=NF z5ZUV&pC&kECTiML`GIvwLH53Y?=g8m=C~gRp)X;7LFUOA)X8)Gfn(iEsl-1SBC#9J z@q)<;|ElnLe!;z%Pd}*n{|~e!)^WbQ;BXx*yF!A)$xocCAt&3mf_b&Ki<&CKb1?A1 zNjBfkV}*YM+R=x9_ym} z=0An^32aV3BlvGGI*u#zJ?*A?JDFe8PZUM=(`)<&>vy?xYNujX?B+9mJ*`R9-j zfjGjrk^c+mOO@|O#@ViclpjNZEFhXYq$NI|BG7I3(p~iF?7?EeYm?x|4%|s z?5zF&f;QBZTe}GZM;s=vZxHuIh{P&fKBI7NRo4-7hI;R>;B}l6>q*~U@E=26o5FF| z(Oam0(Y6)Lx4d1{(x$E>tRV`zv#ulWu^Q+1(2hQ2?f=VjY{0iDj1#%KKw>imw3QrA zb=10vn#c2@dnMTWdHfCPshjWpmUurz-FvqEh|zk|5%oXXwiXlTu0*Y^2@d^P0{JwHSLbm8 z|MMrA6*4PjGArOYwlJ(GGCzOv^Uptj?Poi!1cUhN+rD{j=sV6`iP|;}>%YQ3q1~b^ z|8boZVjW=ZVrPb9AJjn#n&gH&dd$F)V=hv+2;w3KC$U-%3)Om{1|!joX{?#-i)g7AJM`~U~Sv-R7CtRp}t^kaVreeua1 z{jnbFlfq5Ye(?TKI36M~im&4Xey2&UAI32N(kE^2ZxQStxzb_`@b<#@v8dn2+l|0i z-jfd_(QXRfPuwtLivO80B?~jA{6ffyki#J1c}jKoJO9b}Pl5>NhGSZIg2#wD-S2Gi zdb%F6aiU|qXF(Aq~dj>ZSTj0$hp8|5$tokebjkxW?g$mzp#f;I6lXC zCk)ytLq9Hs(3i7(KQi8@qwXl}2lVXsDu~2r3hC=r-Y)9=KI~Hz;xqojW3{~>ZR!6; z=!tQKx0m>DLEVMkF1;~C{JS9%vv7Kww~uCD9Nq^n#61z?A%$_~K^W^TzP;cfpBG+{ z#`A;|uK;qlwGr$BZy(K`8TKg(Z$rD}`+n)`E7{s2;q+q`gudkYex&|>)ZLi!L-s}cKk{Z_lda&<6h7#b znW*cku>OEw;3~&_b0g^De;Vz`!EE1;jKg!Nt4#ahZ$b0}&%*G9MSObS+ecj=DL=3u zP+0pL{8)f?Sl`{V}=YFI81%rjQ5+8xfwG9_n4v&aO?}&91`LDzw~}( z;kWQl#=zJ){-yUn>K>k4|G3{2?SXdJCpwP*PY`ndnQw37Em{e6&!yt^)1TLS5&8bs z+VIG8SEBBV)&1s6v`fC{7v_Ip(A{r})<8S@@{{WZNBZ|YWP$br^~7Hn^%A3@uSM!} zhwit+{ibL~wEIlkhw0D$i#CA(8xjiZS0#4J&VJ5XgnS8X7VATi+W+r4J**4i4>-x5 zZ#m-L4(;f}CIR01h5S{tY6{=pdVzL^Jt3XiIWx4gOkH`4nM$2Ht#+HJKZe5N1`2lNtTATXZkl3vX}CM z3eGp=*Ca;qRqew+_*i(}DY^;m_Eq+3x>?*ypeOc`7E%63+`}P5wH*d_iriE9OwDWb ze{o+aLS9GgEW*L%;xhgpJ+ya{XUGrs1Byod2HvsWDIy1#_@dj^l(PacjTF(J!G2M@t%cq#_T@(q#5z*AUA2etodFEeWAq=?2wL;-f!W(6m@qiKd5HBoe+speC_mh(ZhGD`QD0l_bL1A`Tj8U#Ax;Q z68~eUs}noyr;OI=)Z#x6y~J#a$mvtwK6+#o#rGG`-KqF~73Yjq)&ycizTbtkYP>AI z-+=yk+nh&J^oGLQTk-uAbe-9J`v?NxSO*l*msfp1!uQLldsz8FHTlN#eiEbjs-E{B zc|h^~G1@(*?6dh^1U)f6R=AA+8_2ufF8x71@sWFzm`xEmUFz+lM^_K)hZ&nf_h8_A z26HcC{l>Sq<2z$b)P0=73xor2#wyTDuD94YcO`nXUsylD4{(!%?<4~23GSa<$}u z@L2r7LU=+Y{tgg{*^tv2TYK~9u{FYezzpW7FBIRqp)F(G(zh4B`=M^#EIh|J@%Dts zXZ?b`r?-zD+b`?~zz=Yd&9{yKzA)|sAoNAv36RcMZ`ZzQKP=yap_3TR4Ej1);pd0_ zfEfouw`JPiGtT};LWpsox0m?Gpst_T@oLmxhqw561_uW$hMdkA@9m?<*HH8OM(8$G zd>@Z<#yZBg7rcv6cVG(7u`ToKJm}>)lSeb-JZ~R8zF(N%@B>_A^Bp4a^BehX27Ni+ z_aozgeUKT+>!D%={S>ShUc$UN27+tTK2INotHdlG#5I?vlhPr3L1`k?+TNN37E z5Ki3r5MsRL?InJ!2WHF-c5b`GwnF^H%ykm8A*aQ`JbLPOl|PoDoxJa0<0)pYW2|9) zVeyLBL)}|hc#d#fqop+&Q+6iyRq^-Cvmm$^&0GhvLI7TFf31!9O5oo|2?FD1-AeY{ za)EPKqNg4V`3$^ZY;ujiV-!~$#-Vsa2)KcS!ur)~mGJ8<-497OywGcf0i)&9UUCnocOd?ODQGuGkOXZauFoDAuo)xVqn>>oJ@ z7%YMn_UEH#?o#t@6!gjO`q<}CxxXuqllgWM+R>Mz#0C3*`Zp0WB<+WtZ|9<3ViI4^ z^mfrROVoTj743$n?NjsZq6FhqZ!i2_iu%b}c6z?u1^v0!hDTF;tGADyy+MsL?h(bu z_8RBj@&6m`$ibz)AMpdZr})$?Kiqtqg7wQm*lWdpT}c7tR>+n9^BvXEa{80=0Jz0> z+5UOtxhv7L|4}@^x8gH@0}o|r$1$1ay1}sz&dVW}COr6UjHC_yXn@EV*n4Af$k)+x zV-i1jkNg_P--Snv1C z{Pz*K^-b|pXh&Z!T9l< zZ?T`s!hIa|ttmUZ-&_1X>R+;L#fP`OUG)56VZRmrnBuNpe7E4*LlfuVf38rRLj@=qLGoA04-gz|FT3lAq8Hm0-xHwQQ`=|p zeLVEUnBeUt{u5C*I@qN);D~<)L}E52;I!mqZy&w1eRzH<`4@D%sO#%|oHN!FeS5*f zGi=F(G@d7%co#v=ur`8yk++XtIx0Lr!4Ghei*L07$Lk2!NeO*9-}fVYpM$#NQ+^2F zH=tf(G$r))25%R=3Zu=JX`{+~mCh zG9#-W$2@t*dZ2_{$eO@*$aPD}gOJL^E^K3op7_Z7;DW_iZXXpD{vW-(lbYw>L;o+u zJMzDc`9a@a;zhnMX-MOx=J`j^ORg8}kGy^K^08{3KZUl#na=%%0fM%MXV4L`oJx z_h8C@H`+Gt(#@b}jEj`p81GW7F-u$?$Ald_aMTe0TU)>{#dCFuaBfO4rlsq8`)IEE z_x4J8U++xDoBeJfeWU;0WlFLafxgQyzNJfX9E#_FpE4_U?A5z@R?SLFmu6P#IxS;n z;XXYBwGE=AUuLSFkl0^w$KJIY6mm&uub{5M4&RvP-UJ$N#@PRSu zHSc_n_KkDQuhN~-j=pZ;y1|h=ZBJja{BTXk{~i$G+_uHJE74r{{Y>_Q9AE0z10Fqz zhxq$JFbB{s6xv~(P`dq?UEOPg+551i7?&h=!!a(E&+yqt^y+3|9Z`BR;`l!4ns{R% zh#CEdLcEEPT~c`da_4=$6uA(XEIjhumFQKqZiFA;M)95%ft`u;<7fzd8RNRak@X`X z`)NN=PyES{tt^iy{gu2rO5H62Wb0nx!L|tg`OCbyuFM!)(NE(gI)GMZ0QBi zOU#CxmY(hHqt~_x_t#S78H|S%#&ZRPvC5i2>dE(YkV$DgPdMX6E(9hEk34rJdd+>W zhwaXWOwPr3dLOp*CbXk3SGaC)q<`3-C_Odhhwyzn>Lo_;^>%L;z1AM?Z>3l_m7bBZ z4}`P-`yj;lm$w(bu}&zxF4(zUL)(gR6+u1`_0jA5hJD!5#c1c&bi_mMwXw>Y zKtRd&BanY(;W@&I*A0=4N5Ss){zk8#8up<|^U?11TztC-FvID`6A=0m-Y<~)S*W`& z?FXKVR;*o9?wK0|V^=HFASn1Pf z_dwczKj4h}bqHg8TKPu)--0}nWvBMRN||q7wl?C+JZ~Spad3D}DMhX5WK;2u3A8HrRwt^pJD?&fdo*6sGfA;p#n`?&oUp5%+Ty90&Wmp&4*njZtEnXS& zVd>{tcxwKa{mEj|$YSH%mFUg=)%^b%{UqPNSNy98Wd4^WzQCVQSckoW(xquXcz-Y3 z3iT4Bp|53|d$Z`xf-wKeHb%Q2()N1(m2D>&Xcr3RU)he3b+hc${3}B~hYu{)molfr z{C{hgFz)cnl-3ay{3h_>a?4QDOv(M(6vPsa7wQoOjdlZjU3WeLx4tODI@J1d zwC~5>f6InOd!TS<* zPp0tF_m}@bKhN3-_J6#6glc(`qhD`A^nSnG-+ct0?{CnKzI@{Q5x%jGDSKJ_0X_Rg zzE5H_W%M=V=V;z!#rG2EUe)$#zVTjweKs#!qHz1*`FbVPe;Mqu_d#c_1--;<$mz^g zy?r!qPI!Kq*&pp*3VhF8ALob_{f9z4JVTZ(N#l9K5ikDf9|KGl9(nFc^xleLe+Yhn zi(c~^e5dz8XYPtV;0q)a8J`my9a)onO zqW4Y;&rdUv<7cjv@;?kX;~M~32NL!d?0lbz=j@p~Cw6)llPJU=0g+e@$8=`cuaDlF zo9vSyf6qJvl1WG*9-coe*I_?F@UR}3xkol$GUCLW2pM5R6zqvE+)VWT%3)syet?@^ z^&s7{)GZ0_m&|&X0i%%JRcO(T|fM605Xz&xTmXy?;vBhnkk|AIljH%A(zf{ zc`Lz7U1!%pf2p1 z@c87dcKF1-M(i)H*ggmH0sh8)wj6ckZcXjHSsq97+6WQO%}kDIqX&vU9FUQnN?vDg zLe5BZu4{dJ8E@p`nRoP#*N!>ykoyvj?Y|X*b627d&r0z6qRj&QmU!RP3$QsT zRP*n7*l-LUa^2y``TjJdwwFKBi2l3+k(j0JE8af(@TFwFvmfO6nGf~qN9F+ez@CTY zMDPF8ZXV?6Y`Zb?rDWoN2oVm1;|~M=M~4LdXRVHQ6^V{`UqBf1Jl|g8{R(w2^~Ur3 zFNR)Xv>eY|?CqnEE(!e4+7Rv9euaMP+< z&YQVF^Pe*W836k8HwZWYekk;32gusJ{jrVc&z=y8S=#RD&7=7Pl6@2QvnyoF-u>7C zApZUkaDsNB&~5-^hhBDa0T3T~IpM%^jB{6_`E82-OVMuiL`A$w5XL;fHOG;7CqQ=1 zfk*zQU_bIk@OlsKuRlQ++RugDy;pU#oc?6I{|6C{?HJ?Sm1zC~HU98()`q_}{^|lG zA7?>01}C`ga3mk6K?d~Z!?vP77eIt_X?uaUk3Jct#{V3&JE3kM`u?4&R^n^8o6m^!CTLBLAfjiP_9z z+fr{IEvQrc7eRMN?|wZ0$bFWRB5yDFwW#NFe43AN{UQG+9GF?;xY653pKh=C{|q`= zr%AlsIA_dR`G3|!s4L2W=lFjGdWq4@BFC>Nydwku<#v32jsL9q|1SC>2M_uFB>p#1 zSKHek+X{0N_X7Lbg&jN2C&tBo!ak1b@OS=`wJ$9ecBzyzZ`jT7WX5v z$C149dRPdd@9%qiyS_z#;CRfW5o4So{?cnuHm4u>+#s(yE0K77s~{Vhh_{M@*7*%siIZ|-dk$GluJF4fV0IucyOSH2b6Ax7{J3j8VO z{ry}>#9jUVq+T(d{)|)x~S3SkTnv`$m1?(hcQFHq0k@x_?F{nEPdA4^4;j7T(=Ok}yuYvN@l|MgcHnV5EKJLbNFH3a9 zy%2I3|bYeXIOtNV5NLeY?%uM+@&u@(J5r0XaQ)KYrqopL-$X=w{!K@N*mL zuE=R0E)e3}?`{iMd_C$u9+S@|FRBG#Ptsp|zx31@4{!F@&8 zr;irh6vm~3`RR!yR*VbYE8+8-fqf_#XV@dAU%*x4Qn87*HRQfx1K&-ws6C9!?C;Uv ztN*`o3D---R%j1SFb<*MdZ}REo0r=!j!OmdJbYr|k>{>NU;QPF3;aZkx%<)MQh^*t zUm&57H@rVtu{Qpd!tvt<>Gv@!kk=Cq47tX+E73PMCBHKP&MPJ$jvo>g`x^iumfo*q z{mzgr98N+!;~WH$*eoYFcP09!F2NyR(;@4~elJ|*zpLmxw)4MYDD=c0;LLF(?*5RS zlh#f}+(RJ}ld-mkI%OvMcHPYC_KfzUAp1MC#BbIgmFPx!JHbP~uNaE<FuI# z>k}NdI~H}hrN-cImqP+y7m-w6C(iQ_Vs&TXbfT_C;czg?Bl2{`~`Yy1|k4&p&Hs!q@^KuICmxb?)YRJ zSM&o#%9^)Y0n1jpTY=>OIb@!9a&#JwRxzz8P*DwM+0}vkTF=M zVV?#46BjuLF|){=Q~Lxz{7c=3-h+OtaDT158Rx`ud(G^D@m&Nt&Etgo&{Wi4%|`ZU zDyQ1N`M>Cgrf?ssyaM{OQ}KC^^?j)FPPC&BH~W4B{|3}ujmI!+M~y z@;Ai)G1`%X*L^<{|0}3#M*QQ(rLU`ns29#nC9jbhEtb7Fn$ z+Y8PIsC&iZgzM@%)GxGcc{G*ZdAsPRh3dLm0Nq=uIK9WI>uMR=(TA|#AoyRS?gNLP zV1U1>KcZe@GnKH#xhv7KL&J4dwIbSm?d-#Kg@0?&PzMPG_mQeUp#3u2-ar2GepR(D z>Lo@)?r`o(wCtgf->dqd-Ft!8D&%O36}jd(5@#*Q9}*mwFNw1yL}D?#=i=OzXxXPB zzgLX~&PiFkT91Lv{SrwkqtAtC#vBJ44(a#^LaXb?`_c?xYBOW)-QfButs*Z!6F&^Q} zapXA8hwLG7+i^Sv=fb72HmCUZab~C*$NxjS30Zt`yv~PE_kZ3__??WpDWO%?kN&*||WzEZg5(A~24FXJK?R}s4? z3pXEiwoeb8aFFk--f}p}4H-Dq8PrQmrV26O+?5zFX#dHc^g;bPX!lxb z8at2e{jeI(-&Mr^!I|U8`Lqkb(|K?ZX-VXf`dn0F# zBXKu?tm1H!8zpgfgh*_LedFAfc*QRj?k>=!_tDdQ?+rb%6AEo7#N8UQfx}I1l*H`^ zkr+)i`|jspGx18}6z%}%w)~ZNhd@v4y}iA}i}g$O)($thQ4)7JL}E16?0dMki&tt^ zxTivwPDkl@k*lkTJ;d7!?m?(yzD4Vy>iWUIo$O*Xyhd>DO1$#M$-E|CXG7TcSf|F3 z^`jvNxqg%DWlF}>W-uQxcmG%W%hl(>FX7Nsle6=@-|@;msu|1e-Y)**c52=r|5u;-D{LoT)&Atn~ zUHr#e6fW|A_4U7kTM0d}^Sr&_-jBMQ9j>}QvEQD=XsX$Fjkk;c_=Unn{;$60S8zL^ zCw8T`7u;E>yWioe>$3~>1-7lJX5U@jE?#A9z^!=}x{_bPeFA!7cX)fjZAIOzVF!<$ zbnxhb!;(ig&Zie35~Ixp)lYl7c-2*t?{6?qEX4J;EYWcuy#^tc`%IZC);|hq4LJ6S zCC;0W7p%QtzM1ru$;7MnO>o%mX-M*We_Sqwp8VUQf-?{8=)-HiAE}>DGk*14Z!ZtTtp7UEWj+5_e}MXVY(H|)!J5|}P%klB?yAFc zd%W6Ofmi&KyyRU9aB2+BiS@PjPvZI#bsq#A$7{{{sQ~cst9t%_|!Z!-dN0CE1uI-kuQQ*l_G>l3Nz6 zZu#y?F4Ta>ISnt zuNTGZ@u-&=O%1rKIojLBYn-fjMeYLcQW)1M5Mt@)f7VZc3=24(*V9pdyfx?1)P#8& zuW_s5^=Rlur+M`rYkcHx>%%GDUx^cY1vL{qz9`8nu8kx%Q$yQJyj{G;SBlpQq5D5? zA9%$xc@1?JdON{84|Qh`8)xUM`aHAd7Sv0OriR?9{eU%RhyBhPJi~%_Ddg`i2(hxB z|7)&9-FY6z(#rjnntLI)SaTkE?n=Dohhe`H_=s8YsyueIGLO_ugV2Y&TsJtf9_x{s zD;<8KBR+C<5}VkneSo!wB+rMmFM{0e?1fg_FY>1G;CG^~(pe=s^7}uY` z{jqV_XukS0WEXr2zl(clKs(}o1Cdxw4LSV6+sA9W@9Se-Qu|lv$`c*={SHE3!umq+ zenj1~DLmnrrc*NJk+m}`)|>`87;+-y+RTbrudG1$QNAC zHMeC<%gU-ff`e9f$s3 zNxCK;@+dh+|Dh0X5M+}SUYK_rcW?|$79M%-N*wJL#vOi`+T?fs?YcOOyN$q)`w+CF zFa2CMIMTnpA=_v_P*40(5Q$NI9p&xf=pM!QaJ1WA+h_5O{XvTn_7!BlO+@`5Ww%=v z-^js9%!ZuSs=OcnIf!&7)^zLEcHll+gPsa5$u zK0xt(G<2hKUS~D}&-eLgM_*1+e$YSU|JuW}AJCI;oy9aW%vfEwpJtbr6ZiC>OeD(my-yqogs>9r?3-eC;S|0yr{K%&X z=Q5`Ed!Trot<-oUM`1olA)jRsa($0)FXN3|T6<9{-t>5vL!WPL1l#2b@V(95@oqpn`ckI+pnt`XJGCFsGv0QH#As^iYrD6L*Qr+H-3;A5+CFQ%AB3J5 z&E8((e*|?kiQTTf^Jp#h3u+~1Q%g?6^Lo5)U&S}>(YVH>FrK*(#`;JW-rJ~aPT{5b zehqrb^*ox|@O&PxtA1}Bet?T!eESGI-|wLveVMELpnoqx9@Kt7Prg5aNQ|bIzJB8E z;&s*Ujn{q%-6PsQi*Mvvi}9hi7rwtj{oBeeJAeEDy~J#4$?0NmAFt>BeKOq7>hRo$ z@sNUe>hRoO%UHki?JZv2#;E%+g_q*HZhh#J=YJdx&RvPuo2=&dVzm1tC*P_3QMbAH z0)IlGf6Px`Xg{FF{iOCX+(Qn=5pzY_;BUn7-@2dFZ4Er(*pMrnyArSG-sk9pdfew~ zztaAv$GdJP@gMC%py@$f7R^+y>M>Fv~G8A9`r9Pd>AsvC)R^hKV%r8D}6bxGY$ z+7GC3ebtSJNQ|bAzK&P;FNOPA-5BWlYWpm{kAj{UW4yh@e=O>TDLb9Nh<_49Vm9Qo z?gVciZ!li*eLZwLBs#`(7KE`L>)Q(+o~7%?r0~*wp9B3#)<&?;@%HfsmnyzbK)dld z`A+4Jx=YcHzMSRzvFo!stV`;S(tbeCc&~y;jHZshUghoL4c<|FUjf~*+CGc#8=)u0 z72aOr$9kmh!o+U3-ua^r&((Djv#BGe1>QdX^KpuAJSSj0q>%3_2xATF8^LQr-4!Xk zz&GwE^~|ljryQWxC&=M-H+tOV_Xqi|g~;9kk34rJ{`2)}ybGYas@HgX23`KDYePG7 zQRTY9k^I=0G!LjJeh;L;wl#I+s>lA#|HXg)RE>8hbhl{xtnq#vdSY~Xd*S~n)HNx) zto&6s2YQLw)NxFo^Y-zEr>pV)8alU^#CYC>FxIDhd%?s0cwJ`-FN`LcT{k$=ztU%2tc*Bi`tuz<2$wX!od{RW_db)o{*O zmuBJph`LWxc!6)^v-;TD7})nN;G=#`$VyhlBhOulH!29@0YAZ2&hbd)mwK#E>b}+f zpgZF11d*PtPdIla-q-}*>oWZah-}r!N=yeuVFHQFns&1A6j}e4oT<>gnr^-Y(vBQ^ohS(EVN8XYqX-^u)N<+e`d+ zqR!=UdYhF;>Zd_3F`IgFdat*SH_cakKLg!yif=sQ+F0-O?FA3{uKrr(=dQ|6#@hm! zW^H)nxhwIek1M|Kh3>|je5dkAeGl5vmtxlqj>seS9&wxY1NBqnUc$W+pF<@7&^C4A>$V2E#rF*LjT=o((H!!mlq)}kJBzYkG%oC zaBk{3rr~)#-mFrM_xI3ERpb3W&dK$Q-e18(zO8>)@vQIr9Pf`HZ&({1dG1QQ*~@CY zv3F4ac+T-o=c$EgM_=A|-QY+*-i17;{XjkOk?)fjO+9`6*4xFK@1^)&1l^0;Ud>zf z|09GLi@d$W|1;`b9w*;Ae*wQ?73d{qQx8rX!t;8(d0XJSfxbQy_-0EH=(vi8p^Q@C`q}MNYm``J-VI^aEcYp}>a*u0LG9w{b&F{J%gX zMnhk5?n>O}pul&-=8WwZ;-KC35MZEPD45?3SdTRPIkDRVd}nO_r{R6Qc*}W;@0XzaKgD-B&Kc{!v+(LscXJ9a&36^_Mb?H#(@^E@MC-;eNJhB~*e&-u9<^yK?lh{R|b=9#;PsTqFBAlBBj%j#akN@&{81Kdm zba$!o{siab`c>sqADn*)X-mbM9`FA^KhN3-_J6#6yw!SYys>xCko^9?`ka*`m(E|` zpdEb)pD)OGV_nklvi1WwjQ0nK#3;W0pztqJ#K1E=!vn!+uQMOTnTkw zCU$%F&R>mdK`${Ia@x46w~x2_Uh%y%+PxI`Zd@Pdh!y>Z0=^qJL;aEzUW)I=4bf&T zYr>5hkie6z@uqA+!<%$t^cO@-V3_za`K(ZAC1SM9eoL( zFWC8Q?-6~qAHbP{F`Ny-o{F6-ypNDK#_?aepEO781Mb*|YxTPVI? zgYGiLcMr}PYmIL&cu%0NFol=q8_(^)WD)F#y?wmxFm-)5K(F5el=p zzV!Hhgm2EhO6>>qjCT%1Vl<8Pb&j`-x2;rsKM$RIA3;z<9OU~A2r-`b_7eZwsCy#8 z-781_S`59!Y#PaFcwUaT+d1&v#2its_+Ex{#`<;|uW4n}J)go0eonF1oxP`})NZbSi?Lz5;`i&tgE8ML7*|Zh(60_l$HihT) zc>8{8yqTk33*+6iBibTX^dAcGc89E)!V7*f-oHV%vL-z8+?9BH^&SQM02ev=PUX+0 zz0r=o?C83|k$hlX(&Y9T$k(o@C;kBtiBWt#z}v;!tM?e1`k|eBAHmwE^H&p|)h$Lp zZ*Q-!reUae`|`BY`HT2tAriA`0;f$Qy?wlcdXJ&$D(Kc%eB)Wy#yZTm7rYZt-%s(K zwSU)i4D@5IjbMl8^LU4Ug!v6Wz)eoRQ~9F_&*)9`L}D~e z^!0LY7w<4f&F@p7bMGSvZ(-iB|7#$`IK|sb{MVz-?aR|n=MUUpX0L#Gi~O$dFHOj) z=x_NK#(x_`I5&1o!}EH)<6-Lhsztkl)Og>Ab8_uI`=z(Mz6v0xD4w(S51Sr<{x%z$ zU_ao)jCZ_TjW_lenl8^d-l_c6RE&1?IxFOy?f`crY`6uX46DY!}EH)(+P_2cc8mU@%3&4}5#U`w{hX72jE(KQ%3Z{xfUCqrtf=@y_=u zzUM>tdQQGm`J)-WHPM%ETsJt959Ir%dD;)ugYV`IP%kl>CiseTSK^(&4}3S{S+>c& zk087SzHwjbnvpTxxaaEoQWtExWG~e9xqOa@uX!_x5q^e(`%Ci{sCSvn)iTS_TqUoICmxf zTX7g~_<^y=Io_%K)!ZNL=nK~au8%26}rt-LJfFvX>lEMP(C*-ze5djUzMpEE>C17-5AuO^N%IKp2lT{0 z7a}p5X8L-rw~KdKSMhxobfdL>I)B*j#uDQ!Z!hsyxSqy*?t83_JFr*l;E-5m5_5a z-&qlG=;_D(5c)FJ_apVl_sy52{1CniQ7ogB?dCEQzPTZLg zV&r*yi685MX6(xcZ&dNTI22GUH_x_ei{0U5*_h6A&fPwF9h!q)a9k| zQhawqkBwOr!R}7_#Cw0c#ftA5=nHf6?Gp(7cmhIS^!tCTN4{^Knes#UejfD_qiLqE z&nx`%72i)oSCO($^Zg3+#CY1P0r*C`vc(>02-z_n8 zrHPL5de#mhQBrjvs{r!dS!lLawi4QMXqbFU9u}(9382f_+55+jBj|H})l3 z`t|19N08)?mJ`s9zD)4_2;a!}EeEFj5Wex;p2TQc=<6xoF5dGZ#rNN#J2+*Z=KCMe z6XWmRUgF1kpygO?m(Cw8w?Hp3n-+2!o|of2zfgQvLN_4kn|$8|VXR?&A$ZeJ_xCiO z=X*-Vw62Kjbf@GVZ=Jtd z3eb*R+~vB#k^I=$Qas3bmq8~Sn-+3a=I!FWE>`1>=bM&uQ}*fcu1+v!czfZ$4)xQt zT{?fYv_mg3n--2~ledre`cjSe8_=DZ=orsK5XM^P+Y8=PsGE_-^W#mvABD(w33=qX zEAieND88{T(NdP1?^OPJ4(;g6L#`Vf=^xf5E!8PMgl{~zCo!59`a0L!#d}|(_ya_f|ZU1CzyKj3%!35EVy9#ekExE~0e z#AtnOJ*?B0wUNbmr$er`t$F0REAf7tD88?N?jO1N)_J5AdD!}Lv+D*&`ga55!jvEOIjD^~ ztX)KpBggA8NXVb6qu=>Y#*ciTa4cL^dyII$f2#2=M?1eyA>-!n6O5q=!WhfFy^MD& z>UF51zTCtWu@;LcUL86kp%+cJcmKD!yMs zyVjI_`uakiwHU8?d*SHMVh{SAK$!U0AkN001_-^|XbPbB{B{*lS zA7|nHjJnsHpMvM-1@XRzd|_<_`+IL6_wS?l#y&=?`gZ`*JtjZm1YX+=+R>LKz8~TH z8`NQ6U+zcN56gGkYN(eOO)GrGxhrx1s{`L{c&2XsIAx#WyDfqq7-$y?=35)qC9OYe zyLA3&+X;G!*^tw=@Vp%N|6cJu67AH#3(&R)+9Fo;9}4mIhv2<|5U0u?Q=ltGKUkw! zUy-}%x9#V+(9LrD3*+6kH)JP^z$4FHi4WK^j5m0|SoFTWIC46FwGBi&aaIG5egV1i>lzn=us6t1tf$v9`MW4*ujdTu)nbqA&K^!3&Df6yOgZFn>|cO@RMmEs$F z2W>-h^R4q&+gWHwUnaY5a3tTyL9nkM=G|_>_XVhz7>)Jy0&f=&xL)yn4%&@P*{Auw zJi$1}+e`eM(|F%L;HL9O+l|mm%%+W;hW7{J0m~HMZP1NWeBX|9#yTYn@8769Cykfl z`!48jv^G4Nw(xu&58PVueGPOMqalaGT%P=T))0@ZE@diP5yt z*GBJuJn%-vcL8)$ejyHyX9t8B1>Rox?m`{jw->(U3njSwN+XO#`)knC-uj0l@~Q1B zPxZ6B{^UL5afonk+Bl}+c|FFX!Fm>YZPd?)T&l+Vd7P8$F6CSwoWBaedkZ?=)Of!H z{o~d~uwU}_@qyc_@y6akTVwC>_6*V$^7bZ#zJ$*gq~7wF@1ODZYQgIb;1S zjn}>s>fTA?X};St(0^-fcr-Y7B_6cB;v0JhZSUviTj!7VRnd;V$X>hj#c{y8q-{aU z56gEu=Z?f^=qt`$i3j~FTwm>LpxtLF`xM{p8wdv4g@SQv-w3jjwoB)a_P_X;4LNP! z%$vstt*H3MK4;tfz;`?L_Zcht4~2MxAZw)YQhfJ^{x8;qN7LTlo5u(382E-C;37BQ zI)AheK|A^qK3}l&yB*hV`vxgL?DJ21E9zf^SUrx60XePxFz?6m`-7OHAi}Y5C42V7 zj1O|Zhf5xZLpDnJpC0eSpl5%>mAkZ?2pOd9()p|Xc<6<5(~dE1Kib>J2d}Kg`%386 zQ{#OK&dK#e-`-x&?PsHIcp5J?-ls!msz9n6gjveKqvNxX9Z}{MVuGY-i`c zMk9?lKDR<7X46hiZ}Rr>;8hggHPDSyeBX<6#(JG^FL?Q=yC{v9;`@H+Z?!gpeZRMl z2lrKc--LFT^}fD*1a#%kXfp#sU&7}LQjc{>`_(Bwgzs|HON^$SzLqQeI~Cuh&|R0Z zPxD;|JuynXy~L08NPE7vOXrXFXQ7vvO*=V#!rR9~R#SZA9^HPW;(IR68EaVI2;S$Y zD^25hzNchN$9U*>hR|2!?soc(emcT^+&l2Q|H1k73FKMZGmkuXB_6V?8t*5dE6+XN zsr4Y}z?iOMTOL$lYqbeFI%%%K!9ygU>d`Z@j%7|Be+<|GBnH=g*GSp%>0g zJLXi!%HBR6x<;699n4Yght$Dm$2vF%*XTbK+`l_EM*TNwJU`zMZ^!zO)vXDSJa;7? zx_cOJ_yI0*kGIaB9h;*M_yP%q{$X9x?)MpZSCHqgj;*1S7_F~3cO@QrZ{WLQOSJRv zBUt+s-yJ&%2HJ(f`1?ZezP;T2X_wAl9s58pF&lE)vAZ{qhpnafW{&tNT;Cl7(U!6H z_3dSRhoNrEG+v5tJhuarg-6p7p3mc9dn&$nhc5N|e_0VE_tTD%Xh&ZLDnH0K)hc|9J!wi<8bsE!@fc>fdUo>|ViaHR@OJU=2h?~^MY}Uo_UY>j&*~Oqs<)T;r=cG2+sizox9R-ZQ3Ach zY&ytkfwzwjaqq?9-q7(VhmD_RH%}#E;=I9m28c09R_b;t~03yz#u=;opbgc&pFx5Fh-N7`|7| z;{MXP3hKYsajX1=aqQd$diT46^e4i(jDa2F&hY#mk96GX6awc;8;;8DH2}`HOuX0Fjt2_nrHC`*@UlkA&kg z2|O+f*H>Kuo5 z^kslA;!!gc-xHwQGi9IV`*`SyF~QqQ{8*24 z`h9tNo6aAdmqRZxTTVN}^Kv}ey-z^C^B}t@zOThOV-4#Y!TT5LCTKs?pFeeBF7lqz ziFHcnv-rCjg1#Tt`BsJSyZ*`fbpzyb+bfSecO@Qupc?OspgS`6cYu+=hMy;Q}*fc&WD~DcX@l^zX)~z(st?m z)mZ_(#4KYPp4a0s?tKQ1_tTI`YP=h8&RC1G@H$X;R~j#MeKkX0VQqLcoz31p9&?c5 zyA-%I-j=nVbeuVE@)a9rA5WXKny~Job>FZauq7NG8-G+v7D z521hE+6eZC-abBbu;Tk=w0kT!->LlZIoi>e_k2IXx4nK-ehA;+psmDcI_c{--Y!0L zmg4(M=w3+Kr}_Q?dSZO(?InJ!t2(hSpX+Ntd_QUS2GC2)mebj>w~xo37ru8jdoQ$m zI?>^JoxM5E8S66N-r~*P26bPi@I2j_De@f!{0519Ppm)AnZN1#=c=FO^(W)q60(5> zu(9LZm3Zs};d@`;0b`-ZJI$b-dE{XS2)KZR!g?E*<^gKr?+Ou)4Y|U(EAiN6;d@`R zcLx44Z6Ai4_siM)K!AaEp{?&#4rI;9ZTnqf>ZkzOR7(Tx-LlnSF(~ zkH_Dt_&yW5<8sb#pFZq7yB_W6%cZ^_dq10f5$aCTen3yYr$Z!0Gn>9n_jd94uN2=m zL3gUQ&*HlTdScwSIWh<`YeL*&%i@(ivzTMmCR{yK=&W?d!plbw?WADOy6GOeGqjwrQ%JGcPI4nuD@V+di(e=_q|#A zRSB7%bG&`}vg7?I+R>Lb-;a#9?v z{~QQ0p78b(|0}3_FtPJr;z`;N|6Pd0Y%Hg5c>8$5(c${)%AnnhL`S^&5XSn7Z!dUX zpzetjUhtE6pF-ZXHiG@Bw~r@Wt*);((C(RDeESG|{`ea0=*xWHkMNCk$?Q4W59op4 zwHE3nMl+kfe(&w#2_GxI7ej~d30l4dHN=7VyLgQdW3jil@pr9+x-XQS&L4d<=5g#B zRIFxg3_0yu)!WC1yWbIVRamEWF~_^_Vi0$IoFiu7gwhA+$ak|Br*MP6jC(uCTGqsJ zfOA*k!`1J7z#oiJPTu`v2t}RzMcO^bt{oY8|9%zU6A%g$u`)b#K#Q!~~1%1^cZWas(e(2uY-Jesb6z4{(!nyi<9s>o~NdFXMeb_BzAwP?)X(+7IZ-_el_m(R9(*le}F#@r`hubxnp2 z?<07=bsUTzdDdd+_y5TE*$|h<$+ym9#J>b0F`F)OdVat^Vz}b_e(3rqI^tagVXSBS z_ARupFD}RN+#=fQD(zt zn(AkH{YkzbhO}A$9(nFceB^0ryc?jqyVrPo2JJ0@JUjy-7d@^U99eH;(mbG^_;Vn_ zvFRdLbG%)A>hFqg>>YHa zet*wLp3Yz2qaA%&==%}A|AV?Wv>(tT-tIr3USc#|@D=B-#78}$`2Gp)-q!Z%>#KVe z=!x-@Gsh8pcdw2*m%qt(R{rQ-7kY`=kkjrzdHeY2y%paFq1|gqatGhto8TO=qW@5c zw-xGtQhw_DF5}%CvaU7Zk>{?&N4tM#jP3pe`9se6oys5GYzto?q0qk#A**OVpk~_x zAQGeX73Z$RM?W0+?#459_v+d{i|@hE6JrNwjw9nA2H8s4>HIMzV|tM5c#qM)yVQ+q zzWYbj&+__{@t*(@&P_MQwEGwj79ZpO9b&8xyOAThS61VFD$Z#?%(s_#&q3V|sd!WO zQ{GFtSI)UaFlM4EK2IK^L zF0r5C8^^~S6|QgafVq)#zNPYK_XTK2E;K&p8`dS=gEbGpA^znM;n;MOtIHLBmzr-E zLx=Yv{9Q$_1K9sH5Mo^H?S=pAQHS^Vt(|-=$-l;K@o$4(VwN$z+1tm*s^3%Xu0=cb z`+wc{;heEv@7oJr0qQPJ;f3*LybnNbvo<{P+?DuP_Z-4@H$zgt|Cf%y<*)8yw4*Qg zxo&VIA6S=kU!(m%J^QVINQ|bNzE*g<_*nIOrrl-G;e7;!8scF8^$=o|d3%Y!33Ygn z-rHs6ukJ4BC1zte4bST_K8BDx-`Z${9MP?Q|F8QooHN#@EWCG6SC+yHelp(IA+oUN zk>{?&lMYq$yA8V3@BgJE@O;0IcJw8Dz94+_9);ik3s!)cf;wE6_P69XS8N*`8OML? zezpKu!m;TlR|{PDnRrs8y1qVw4(~$*|FiDrUqVm+Kl1i6-gqYN#(VtUE-QcbWS|$$ zWlWcN`}jEZ?_Bq6igxPv2Yc{5-%YN+_U#4lN7Q|k!b^>J&nme8i3yJe=dQ%ZjY!73 z59-&neH-BPE}S<@APaik?|27E<=37F?cC=ER*UXn-@|J}VzpQ}cO^cqCh*?F9RK4l z#DhM1upWSq2JJ$j|64-vJHDQGokxj}{G7yY$ZgNo-aI~j^MnUnXFZ1if1#b-b{_Za zhC0NA{zD;NKM1}jr|{Ce?+Lx+dcoe)o5#lwN$}{`){sBvy^z0YwjU-0#b+EUKk1tnzABc8%uP|pE`6bE3D8PuNKDeIwd!s`x$|=ZrOcz94wWcRdHD@B-gcY<{=*7QIgDITJSe z^9Aq1@B9bjJr8nLyJhFe}S&K2n+YA3wQSb6Nz0JyFJ@-N{F`FKa=^fra zp6vb|6<%L0kVDjX=i{8QPW9~t5BatS-_!GcW<7`X6hVKlwc*j=+?9Cp{)+EApt~j~ z->K)Y9;^fYA93FuW<`;;f7b%znraNI?kekkx~>^8>#9Uy6_6le1YI+zm{5#}qAuo~ zP%*8D0karkW|+t@IWhwiFrp|%6h(jUTc@k)+@A6IzCV`z_4AzR+b7g}&RgAG)#2Wm z&s-k!&0tMFIQP6+=K($W#(1C9Xy!B5S3;cq=S;=-i?HFn!Y=Dz`xs{(#)~0d>VFq{ zKaP{{^f*!gyVNY4&JXeSw9VA<^&R~FrTAWiZPxm3@E5!~=w4KLrmn;0SHfQ4Vz@Tg z_KQ8uU-yxh`H)w-&6+ntYT(-qLwM&vsWr<~v_ApSiAdpZUk0_ORl+ z1-5r}eD=6KALE$AXbJIBKdw#Z*Qq!?e&CqNOU^O+{E~}fIXCWis=@#8N7SEdke_gF z=CeHfNp z{qhTBWtaV(HGbu8jdqX=BrfRh-1QN^O6LJH@wazv)7LOpZ2QHYeqZeG+->29_X@-D zmAVef-AORu7ndH;5hEvw<7?=t`-r(cVV9Z>InCWYgxfRLReTQz{&$M+1L4bBcM1N& zcOU5RJvo=B;AQiD2<$yw4A&<2kPvUr@Yh|;d3VV6o%jwFxJ=0F00?tAFtp>2uUyPa za(B{sz|MA$f=G=fm$}M4dj{Jx?o@maf^8QapM8Agj)a{UgA^|L9u2|o_=fsZ<45jT z*rjHZ3r=&75ApWQ-zmOthwU$l?=!K@T1N+e;rkls24&%8^L;t&V_gi_Cin6XZ_o7C zUF79>$WdMLoi%>sUI#zs5}z*!-#kZ*)Oi4B3ig>c2<}a|eZ~3UGwb+oolkIYKH=Ep zlB?;e{##Uk-vArlYgGLfdE|a}CxrRm5aNaZd!V~U#ihot+(%#+&P^`+G+wXUGk;e7 z{T^(?RewK?ZE}523hxEz@IAedXKMV)odx?NE{1D^ZNJ#F{B;-m`vJ)GF8e!c{K|b9 ze$3@*-wf8|1M`wx|Ga=lCFkpGcP>O~G`Y-mZiusI-Kh9}4K}=2*kv7Te;$MwuZ4Kw zI}f@SRGc2ah`$gbHJe;=S{UN(S*sM^pTTy!;=2ahtTiwA3tlsHuVvxI{epP)kcBQr zu zYmM_8hnKedQ=Uf&0 zKW|6)`TG^ZLgbb0?*<_sJNj^}F`nh^3BmXO+-&D$8M_{49!El$OMJfJ zj;}n-OY;2vdY1=a*zO33)MWCQ>j)2@vE$YMt;`z=n|~i6T?cWGgAikAh!=iOgzgB% zZ)*I=I~{hZ+3l-&<3hY0|4BT)^6o|ds_#qWor^fudSdVwyi1@PnuV9m_e9uFcQIU> zyon*+PVm=TN@vI>4IGqP@*zO&WaS1+iy+h$&r1s}4 zVe{`JkZ(N>lJEN=#JDoVOZ^W)cZtH)Y;$qon5uEAAfYvCj7e-a{` z8}@15qXEZGSf=_rAGTxF`Sdw#lk10qztsCGbXR88o88~IZU-h8!G1Bs+jIT(7V~-( zaz~f_oi%>ty$L_&5}z+fe>)C!9>8I{??a?UlgC`&SNP|t{(c*_hje`Qd>rRz>8H0t zywqO|{i{h__%cu8L;Na;)NJy|X<3N3=Pp%ze+ApUiti?Dv)1C^FL-z!p7(YZUN+w? zuvfVl!EOoh_B?;R#k}y$KJWcbe1{6c`RqgZF&DYlE{$>jcVm{$117fnIYeqSdCc{5 zg@3l<`xDsw`v`&>>tOreK#1{4h?n}mhpt`WrpJq4VV9as9ywhd;_Z1&k?(vwKgr9F zeCMx+ZPxmI@OOCm98*5Y!i#yL-u!K0|JB8C&27Kf^ZoS}d07qlyi2~bu7C3Xf;Nx~ zBrf11zZ>Ge(Rsi;C6noMRwi>;2j&$6Ag4j5WxBms37H?m*V-r6zpJZ_5Qbb~+b{O~ z(_(+;V;+&`--lp->-&(buO|dG!Y?j8u)Pmt2UT}!{L243?83QWpXMJB!tMFBs=rSH z{#UBM2f&wH?-Tr`zlT7#a~589e-DEF?=FUGlRqfL+w=YP7I`@UvTK+9oi%>t4~HLf z84%iW=d*mwOY(c_JYZ+LV<1wa$!D%(LY$pAR`ERwwtaMb_W3M-EbPP>72>7-Q=uE8 z;`I1M{P7T}+2n)M{4+wlomipxei*jB6yFzNo3)-A`~~j{=tgDXW%E4=_VF%8uqTCh zJJDZnF|RWqW4h!!Yy80X1Wi73xhS+Fd}CgckKNME>bQS$zhJxfL8L~L&s^^darT1a z72i`~J5|T0_vmvr;o9WC7UJ!N0}?#; z%Ttj1bbn_v==MCGSKfm#mzP63k{{+J`H$#4U}w7vAX1~rXRZrEoV{?C>hJlm;e7;! z8tWkLLI^SDhj^*K96H>W4{@pSE58ADsoCU{)9Mg!FWOr1y$Uw}jtB8tA*{7L_zT|0 z(9O@ni+Qr%4oHKG;hNiiu^0LG{^(Z?SH?=N60*YT<2>qpp$@kNN2`hSM*V-=SgKNfU{U1~P@;52r3#$N2N zM>d0gU-*?IZKIwA8)KWb{+x}sU?=Fl$imCwdqEGxc6Tvc8*KZ{g?;P3XY1tX!`Jqs_pzlXx!FTo@B&=7Ag*<1DZp|I`UWq)UlUki?f zA9Fb}wBwF1=|i0d?Bx4oh}39Yt|x~$d&%93@8jWjkd9CBeLC#iPmT}qQvX@d;l8}% zJA9ib@ge>N5UJUa(*+Ykyq&a;;`>h6_DyW$doqNzVtyMI_V2Zj#n`=od9$53j)VmM;~&WP+mJb~Wv;pH7klZB>iC)s z+bv!8ch>l|ARm6@;!WQS*5t?4rg?y#_@xlx*eoDdr6JBml& z$PyRBHMjj@FWXM>-3VK0mwacBUthtGxqRrG!J7GDUb3J{=K($Oe}G7hW&v~kA;j6s zu2y`13tO#@Px1XL?8Nvs#Jl`$42emn*jYVkci3`7YQIe(UJ?Y`zQrE*S8O3+q1|g8ToD z@9-^}#D(XVmyj3cERrAA7*AbWJH%$z+9%dO7$TgzJ}u}U(Cp-o;_+2*Hu7AP*vRK_ z2)RBy_{;uv9CUadq3X@hHjyAHNDtf**4k9@=ro zm++|bfSvW829X*~0dqYq#M#Rys{S4a+u=Gs)!*Y`XJ3sA@lyYJ(BZy(s6RD+6|&Qh__cXD!y@!E>OS!SMUP1S?i48FL(ve-Ij%y z&G&rRpLQ`^n}Ycv-eTIah1()8Ga+|%$#>THQBVRu=JG;lNBG8gU+|#L19qHG3jYB; z<}3xyjx}re0rIhmUt1qpR~uxe126^Ts?B}oAA99L)$vsZ+YFt5s=slq>}n_r@xuRd z=nGVw9=}k33FGyltR_WFdaJg`|u7k3)tp6Lx ze5W-9+^4<>9`?#=wZHuWoBI93f}gO>zFr>uUA=|fp)1R(H*0^xbc&c<95%N7Vy|4S z_O~x!Z|ib@%NjomH-H~=`N=nfHP1h8AJTb1k1@3n?|>D2=+4IOcrWDKKx#J39ov4f zSDh65zwr0)Tdv#7?*GCq1rvU8>4El;OJVmUu8Z#_75*7^i7*A=xbTl5++J0d@WD3z z20^W8FD`7qCj`Iu@6O-Sem38`!~SO%!nG;fJ%rn<{CpJq0dP@!C%!|*e*7xLeHWKY zLZNGo`QaEY+*0QO3)?*eA~i{_heZ6Vk5&900KY%z_!PgmR(BW&gm~HC211Yf@}d6J z_*FO-cB$F*ePO&_wpSO%{kxE3gnFJ{cqZal>%bJ=`OqDZg%|mr0$V-W!5qouim|(p zd9$53j;IFz!yn1_IgqigU9P$97kl*=@%RD{=$kJ4J8S$bya;~e;!NKR*6eRro8|#} z;$IFCj!hxCx;(_$Ylf@-#`S3-z9*>qE%M0rabLk8vhZS_toH%PtuBUZZu`YvO4t6{_U1Owl?4z|AnLX7GVFZHj4&fk|0-=0Z)aDFKo2m3#gSoRsm z47TO3ZB=vs@sF(kM~HB43fZUedfi_8TI}zlZD4yL_IJ_muuZO4s;qjT9*$|%2~SdQ z*6~%;4ff>yKVoCsFZS9N)!(?kP?+`ppJP5S=rRHCMH@qq3nVV=567d<17_4)v;}NZ zqstZBez8*zi~U{1xdq<0Q>d{H;^MvnG2j;$*1tVu0~MDVzl#0}yVPvRY0-`$+)jN_ z@qGl^_wO|lZ!ZXI-9Grc{i|qy=r+s3i+Qr%UXZ`K7_PbP7dy2+@{K&eO{e3Fd}oax zMF+!=x$Nbe!J7GDUQ*=mGq@<|iQg9@H5!*|-wW-Ci;h;*4*8l$vds^1`Q8XET%*8+ZWpm^M<9!jnS0AIG=lKNJC!Dj09c%X2 z1CSd-9&7Id`z`2l{VHrnsQ!K!+vIwBK$HG{5<0wpr|`1-`%&2Mb}?L=qDMo# zy}nfSH|{SKP3iLZ${N3lo`D~8@z0*w9Q)h#q0R$(^8F%2YBWX6^~H!kZ4brwY}oL7 zL|xXw_Fsn(V|Iv_`sYITWD*y?y_5J5KNli3n<8@hZiu(jW+=YfVVkD-F2Ocyog4fG zuL`=^S$Nrem%*OvVg$P^#M@~L6yNW{FYEvRy2?WZVf?6rA9E=Q?FiqPmlVCO^MIZ8 zwm_stQ^Z_bLY%$fuZr(R*yif^)c(B;c49P!c&Q)rks^Ozp4q0xkKzpMQnM){r>jG} zz2UydcQKC@_5Xj1*T*(%jq@9aSB!D4s8Qvq-y6fRT#S2moTD(;;_g^8Z?sd~JK(Op z4|`|KVjPpnZw?yPUM%XAKi;oTQ_NM8I?^|H&k#q*}a2@Sx9U1%u zZvylK6yN&#f%TpVInl*%&27Kfn_f|T9}C;yF8R(HM~WxHkGY)Yo57m-odP*p=K($O zG2SLMnquY}=L_~SMYVbe&k@Y_W5zb99`!rs!+kaiJ`ulCzhN}L40^8);Kl^2BtQX^L@kLqn zMxKcGG~^*yhhRS)YO?=&UiJ6A@Vl{7e+LF#ChXT2Amklg-&FPY%kaBX$EVI`7-wByy&U4D{&~>*aa_JnllA*e#l^5o&8C=~#_M%E{c6Sc zC$Qb3_^!k@Yn_+EYlQA)m8TxZSZ@tPPT*W~+b?$dzZKv4u)W?T-&xl|#h3>aGnY!= z4A$(2MUZ!O9?%mX<7QH$DQ2$ALY%#M1I2eMZ1Z${if_#C9Y$-27rt@NpxBS&@_m|Y zzQ2cEYBt5>^s5kWZ@w(@U9vN5Z!5lk!8U7M5&Ruq$yU&{sytKUN6F@}fA3yq!R@q^D&ikZtVz8S2^_fHUiAK%ptJ>JEo#Evy;D8ZOkvWtpe zTOZNiC4UB{aBRpGw*6vnF|of({sce&K7{mJJWrrLhDo#|C89?C5ONlT%-NC5U)SvPg!^|Pu6=FWFHs8HMjj@Z+R&8 zH}U`%UG{g@_*F6pe$3?%-wf8|!}X!g1A5{QgGh~%>#z`KZ&{=GJ`#TTo}ioekZ(N> zv;EN!VjLObWq&^oy8cOA_!dv%L;O=AQnM)mrzP=v-QGGu@jVr`ofY5bV4Jlbm%_Uc zx+AmjviUw2_ETMqV4oY}?XCAHzH#rMWLPJ@Lj^7q);$TrT;lTu;T!XklF>R3;IQ7S zAX1|#VXjvx{8ftY$*}qN5d<~XLEP&h#F!l7g>TG9O7Q!CuAdl}x(+It3A@y6O2}!v zUbeTLq4=H;+bG5NENrvZIKL6Rm!O-Rg%|UjBF|uXPAS2-U4pTM&vi>)gZ!-WURxi@ z_j8b$4uETJ`^DaNo9b`eJ1EKe{lRPoLw_@Oaxu#{gEjku_4(%tj(6yZ{|-brHYMch zoe*bl`%3lqo3Q!!A*A0Tk8Gd35ktTK*8|%Hke3wysq3GTa@eJ2Q^GziiTJns-&frX z`Y#|;Re#rGo3$1Mf9da~(7l<37xQGjO^|XI!!@`4VsF1m@r`>2CGT{3d}WVc9q?l= z^}ZRb$%osQbRN(X|5J$6XiAvtryA zw*6x7n3~{WKPkmMaI|fJ(|I9ps~}mw|Ce2%%M`qnZUMiQIv+HL_|m_+HrTeq!nR-R z9Un&C7qTAz{yce4jU%N!1p_#7Aui@crQHV)JEGsn5o3?&IbbYjX;U($4EtyqV#>xq z20<{smt6toPMji!{`$+bL#?cEP4 zUKhb8_Z6hQXRuAI`%^ggK!q$K1nHaFAiY# zp8rw(iupq+-ZRMJkNsK=p-qqf)MFk}I?wy>6Z>^B^unUAox$a&1cE_-yZaTlFjMwU-um?pMiJ_3Lu@F^7&6zU!-q z@2upNW2n?-N*No+YkTjX6t9>+l(xqBa2{F%J#8yfcq^d8^|p2o#)AHwW?TSZ+?s`qJubxA`!`knIvTbCF+TL`KcS~>bchqYk3bI|iv<~0$5?+JK(heBR4RwuQYg^ayE;yuu1}c5R50das5K-}@K510t{YK`%9$h2-we5N98_RPl=WICz(Z`9BIF)@{LG zaBha~YK7x@eH{AxoG;gA;o~9BKJcjG^-kEbe)m^rta$x5{FsA0Yma$74BgEU-x^dJ-}zlwf^A~G75oL~4d|X#IG)!s=yRQ~U}8d&EcU?%6tC~XZ%*g^RWeq* zR>6-sl=x<_W`7q#-iY|l$~rMtC$*V{jFmB*X8Yhziq{6%@I622O`tM=w)+8uwg%Ut z{Gq-Ug6IC?-z)O^IrLJaSxD|a4srIOb0V*08^QLPs_R>96YGQEFLkv;hwtqL9M9`2 z=s$P9T$_dJdjFxj6t5q{wzxB|l5xZ@Gw@>$-=^@tf)2kgO(FLE6y(*zcNQwI0?UHe}VrWT-#h5Z2QGN?B_q^AqTQ7R(8D)_ zHQROb^oZ}Q^z8$Y+Dw^j`#}5fmvO%>!*zQZ?(<9k05#cf%Z`Mewmp4Vg0~xVyLkV7 zgx4wPqpiUgZ9HDxISOl>lNW8F;@8$k)`xL5;nXhFQe_A z6yBZC;rn}nw_oJ-S?HxkQ%3Hd3UT()5sFug9c34&x?aXMvEuwf>UtEqI~9)SbpiCx zy0*DCWeXI}<%-v*V7tFFuadFCFM%I(csaBq_%A~DXvB9`oEOTmzw+FG^MF~@4L+;F z{|r+Ntfi0aSKJRsxHVW(S&8@GKlUre z;DlpS#=dI}wb{pxiv7B19oS|lUO&e+v08$^@Y)0&zKFGHMt z>|)igm_w9RckWloSm9&rE@KWdCy>Ti=ckaSi0=&K71!uVZKjN|@p|1p)}VOBb$i*T zG2ZjKXg%m@TOIP2da-|$;rshi?*W0=MVmq|H5ziaXu}X^XAV@n?g77sSl1%%d%%Lk z1$D{3sBjWq7i|mMrp}dXgKfXqnde1bfsdLy^C}rD{2kB+bJ*H9gEjHp@euKy6}&E@ zNNr{jW8?L@ommxmU4-lQMO(!9z-uq)Y1=7_k|FvSMZm*_JR)Y_XQl!>oL$DSGnhRi|&Aanu{0AJCe3AAA9P>)MgejHeRpWr#H|1-g&Yv z%!wCG_wlY*rQKPH?co&O1JK{={YMT7$LmYbOO3+ab0N+?JxLv}Ku@QeRgjlnJ zzu-R&-2)28AFuB~|C00N+AMk}#M!5xP{-?YuszzDSIIbGmiY4_%wcY5NAO>V?&*l{ ztmGAA^&+WFVoO4t{daeDycELk^%x(Hmm274D-3ahmk-^1@gI>KFMOW0s2L(PnnmQU zKE&C7``=~Z{`w2#$;8IGmO+SB6Z{3I61x0=6ZhBep>KA+g86-jv;Tfl?XUIlD@pSz z8E5UUKf#YVEDP-jej9X^9zU_+7^vAQV`?!T)tv&F2)Pz=G-QQ}Ut1r+bNRZ+OSm!+GDK>WTu%;hc9wb%t{n4|@`H4I!ZqEAdpd*|$A@^~`z+{2O5BJsLp$@0;}slm zG32y7J}TrD}{&a)AD5gkl;nWr(`mFeu#PQYw*F?=Jvf- ztZ{xUpRd|kTOY~yEs$#+0N331i+%Ra_+A!xK;NYMJ2Dvh`vLfoi+}lMuqHn@Ku*`Z zLr?sNA;PgKCs%Qtw$FYW-w!I!hwUsKpXzUnv*pBoAcad_Z;-fA{gR`LxGzAYR_V() zZrj2@&OFZt2#LN$I zavW7bcW2^1Ci^gQbuWfpYBi3-x)5)lo0yS1r#y~ujeuiG7UFe4m`hdg7rf=rCFA`l zhZhechlk^+e6fq++LV77;_Y)Y5RD zsnu~=@w*UbpPvx-!*yq)A zBH*L;G`~LMxF1(w3}+6IxG*n{|H-_9QO?LZcYsK3#>MUs!tC?vIZ?$Q*+wdVwu`aQ z+5Q;fT)h?BK)+SuFLy&+e^&H_J{j-HT}2$X?F(ln=OygF6=RX_k4c-vIS@juq*Q02 z9%FySHUUR=UeuU72l{5PrhY%j&K^Ip zv0aR#No^7v$4mRd_inYInk9E3^ zCC;Ug3C>qAFAZ__#aj{_`ke_mzEi&nW4>d_GsfQv=5TRnNANFz?v#KpMz%W*BDG1Z zT*K3DU;Hw&v2$d*Qy~|Gctri`?NH#K4XRd z4E&gbyb~ymvHls5TOz(Qu+EntQk$t@tX#v>Z0D?q<7oxv7Zo#NydO_1-iDqwnG;03 z+0Z>B{&F({CgSBmq()Og?%tCS;=OcYGOlocZG%i#b(Lb9So*kPU2j5WdmK3pIh;k% z=ef28bCJUNSAxTQFc+wJY45%F?wRJ+Wi1I1ry9Z>N<%x+uSL+knc#a9+iiwOZ4xWj z@bs`ReV*CKxw73xNKq<(>M{O1Tcd9jYw9uHS5zndd%L?l!s`m?rAFcIlMrWLK02P? zD|dt6>x$R!uuZHuzYrYE6)NfiPCUQ=0R0NrHrJ-&2ZiJRA06xe1k&7zQ`1$0z4^oUa$-fAkdGnK9KE zuPg8UFQ2c`f0cVfkQ*c})N`L-ljJ)jj4$iE8dZ zG5ohaO?oNQZNMj)ZUa|gJsh!Ut8Z_}JDGJ4Kj62bl%9MafV`xS4fmbO-ob8PIVz4X zm80R;7Wb>l!{N(X<9!9!ua$d1w^^*yk1v(DF90kq4inpcv9C;y;|uW7=biQ|Va)GX z&IUMer!J7KNL-q*xVq~4eAyS*f4i9nmm6kZZR1ReuAwG;Rl_x+?TfDy@c(_+k zIY|8b4T;xlmADp9YBc1oQr#DLbwC_nDlwi_?xuJhk8NU|5b_h8G0+{UaFX$*@;vC} zdXH;^ZNJ!8FO1_0@WDZvSD&%MzX*QJVZ3h!Yw~&)WK6_&R`PlkL~1jYjE(o{?W=Wh ze5srSTXH?@P?nH*EBP5eFov!hm}RVx(5%IJ`OJYhN20 zuh%N)z;Cpw?*VKxmm7n>;LU_?vc{8BV!(SC_B-4b*QQck_rG>Uyk4uk8Mfs6ckzB+ zs6Y~7-5852nacwz59)Ews=Qw1K{I*Ac#F2Vm`dh4+kNIA``XfYy;k)eY&WX-5)qF778JwHn7|QHZmzpAh%ss)OLCzIRtyi)~`P z7W@V0W$2!g{2UHx#{X^QIlJN?kUE^ZaSo{dOL7kXyNX|1A6aJuM6Nfb=7s=fU%yEm zN0<*(&Q6|2#t!zB#r|!9A33NE?MVGq(7hb%cUIyrhX}W(lCg2Twy%Gtjw6iQmC5yZ z;E(-^@wAe*juc)ibS)8YEYH`(TMb$6d<8p>&-M-fe>&-hxkF_`r^!>NdaKrfA9MIR zh5sdV$$bD9#A`>iTeTtds}p?WQq?`g**EIrbB{{Q9V$QUl|FHG#TQ;4_zfL!5o{SB1Y5 zY+H7^ao(B#!{Emp$gf|(f7M=)9XviRu#@vj)v?e^&4%ZWsu4aYW9O>-nN@}0Z%#aa zSB-@)u?`FVQs*Ji?WJ(!yke^Fa&tmcg}G$a_gUu_)xcW%$bLQ*a;$5gYi|3+&b>XJ zS5QCtpo{a0P!`TBRcFGF9E|nNU`?J+gd7sx{FlIQ>Z2Ox<1 zJ?nZJamG5m=2UTDY7*Qyrcyf9PnM~oVl^%&Ci1IFH@cEfW>RYi!m@0=OuhgILg zc91&1VC==cJ%je+(gWKcK;F}M+4IAyR@iG@2-gPNezEV|6X%D>1DvE!=b?gloPPp8 z=F;Mu!J5apyZ@;2pqc%NaW<(@a{V&I*>_f{`Qc~qTd3kw^Fy8^9mZ!NUikhI`VS;- zz_7lZ_^$2_yVPvRX>|;@?_Lo3uKqLp@PqSiK|R$QVw<)4d(t$3?`jL(XBtoO&A4qO z7V&Wb57iq(x;quu-1duo_tDr7$Pb*Q`yo^o`(X|IzE^p$HRAjcA}zaIvF#W8-tQvc z)%{tUicj%fjr$$0mTi1E)~s(U#QFOL{e#~LNRGn_F z@9`5G@drU9edA&Wg*f~EdhtF`bszZk_VG#n+nEgYX>{l3Pt1bO|jqTIF|B(Gt z*Ok?{_D1bo3^}YG9pdf#MQT6B_yhiBAs(*1T`nVnzu@6ox*C^L5l`*Mtn&f8S)KmV)7^?g#SsV0|GeGqW{?=Wlz{Tq-W zs=eE>O{{BzztndnbmuD^(#-mvfXKBz*WC7to%d6me*qu0r}_06tK;Yy_%Vmn{r_s* z|F6C>;yaKjc#jIlQB_~OXVroCtiFR_9I35`{$-!WT3oY!TyH1bnrh}Aaqaw*ItD5|=|K>s%r^o*u*nS5xKGfTJJXip`a4mf}FVt!0SE=J@8T>9!Y{bL; z2A9h_!C#IejH%TxXuQ;MQ~~<}7sIuwR^$ErHR?E;2iwbC^s`hDkE3SzF&F;~noTpm z63ASY2leE6DMV^C)y#D%4Q{cy9%|A=^E5`Yn zy;J#(C7 z3VEFfk=jfRV<$%Z1t%(A&xY-URQ}}eQV8SZod5~$fo+b}wTb^xM-CX8nm^TC2Op`` z)R4og6>fe!@7G{lt{JTAyBXWe#g7FHBi`MR2^uf^ykB!0?AJLAt_`;RVi&B8=Y8Y> z4m$DdE09E3_d^ioa-!5ukj*wNwqGzWUA)i^F^hd5g>SMA4N!0!^p^PAWvR_gwL%~R0b zuW?$+7W(VgU&q{=rxv6&Psk4 zL8LZQ!`R{wXA1|Z{kQI~U8;|4K-C=to;?;J? zHf#PS_zT|8(D`xQ;i>%}b=R&Bkr1xA?H7yxX(6L2&Ih#{yS5E*IxpmJ6(srnzsO6d zP!a|IwOhb%rK+E;F^|8xHn`=musHYlp$_XBD5C$JO=}4B*6txSK<|C;fhG zA32_<$Q+>l5ZG>l;2itko(I(8Iwj%Uuup6E32EEn$?<$rI|g-sq52zRud9{&uU}Z_ zo{-H|oyqy67UMmzxNvQ-?H618?|41|KKi25@s%*9@G*whGKbXoUyJd-cF&0KK-j+{ zAyS*EW$Z`~pRpwy#Pdn*QLrWB`beTOf7W$8gmJ?{oZG)^Pl9e^!5cAV@X*nzaj_O- zX;P~phqY=xP@?XS)!qQx?yA1?u+3afO5sg{F1el;ywve@0qk-wfooHHL5Q~{>OL6q z00(KFLk018!9H2bT+R#axbs-;c<9{s1$vEjQ8bh1Yaz)zpq9B_8{%xKx<6KX6>KMI z-c%jro5uq&t_tzOH^%7NNfI}zE57f6U1~Ot)7wM5ExlBozcB99j!}Hiz&2~u<3GjOQ4dEUf=6NHRY6?=z}T)*eoLjHgM> zrk0$(=YxTNRc1@Kg=?T%j19FnD85Uv&060I{?fk~A8VhJJUw1uoOqZQ0F#Sg%b3k= zyKr`bN5A(V$?pKg@xZs343(_A9>QEo*+jBXUj%t0D-Yot^Ms^EQ_Eas%x0j)Z@_Hs zS|D#tkhikp<4D2wKY$RUDZ%85aUVn6dw}>y1|$0p96SPF0^+k%F02dVIym4WoPOp$ z^N%gNBD0m-0^fDyT>UOk?GM;ytse(}hllA2a*#X&o+q4mxc&zw7r|E7|7EihJoaObsKj!j-%7c91`oGpaXNYyP-nxyTml_Ro#kODUqK%SqqX+cs!SCbW zsDrpxFyI###%&2n?gRAcJEGHksBU}2CHDi!Y27v<+%CF0o=@tA!mlIl-*r2~7qz1O zxDXHHW8Hd^r{H5`$D$-jXKEp(GX(n8{%bu!#G@*jL*n+ z$guwEi-c2P!!-h*-OF_s)@OrPcPy%Q*49VXexGssk!$3zHo zIW4p!dW`pVM`z_B{e30$$$JWQ%=OX`XYn1Ea6YTM2sZb9L_B>+`YqH!T#WnfyTo#) zl18|nTn|aE<9!@2x!l6KZiQUwwzxKRHzhXkjqf(Z{rytd&ip^rkA25+aD8Y;`r%&a zFUqQaY)|jPJTUel7cP?1gWiZdR;WB~g8kC}Lmo5XM^5ey?MNO^LU+C7fv3Nn&o|G* zE*u!Qk3AFOZROGGeA5iSp=$rb*jvZipA7zjR|cJXzYp^?hZlNH`X9$u-SaMnYg1Pg z;w|3kjQl?X+k@%4Lj{ru_k$V;b9pVaBm3XW(7EUKNgg!gc;~ebpOv`z^-(z95nF>f z1+HD!{=$C8m{=zqn>un;A7E`|TRh*@W1dy_r0zGxBkOL1u=bh|FLhT!=id8sPwiwV zC+;T@;o8)(Fa5n_?Dti}gSc%CRSSt2lJA;%4GlU-(Th$#Q6sDiSrfA zZ$g}{x;nmp4Sdv|dJie2tnhz;A9Ij7fi%YYS3s5oe9;5H-as$4nL5N`+b_1NJ-&Yp z+R;Xcm;BLgJ;s09Vz(fCGi(ose{<3l@i9-S`+@Pj$NH}way+ZgfnI7hK!Wc@f+6D}opxdTl^i~H;w zJ80&PW4rzjA^+H~qZ8YKDoOh92k9;TgZ*?2^}64xz}&!HGaTxklbFU__{RH1s-f(U zo8uT<^iR3hLeAJ$1Nb9{cnF5_etJE|ebmgw^*5EAd~2B=;%m z8T)F8vvs>GUU@EgG{(CFmhJL9!?<{V!Obt~ah+XPCjNu^j~pNm+>*A5TL_U_jpHy^ z;ocqRGxfOs!?7a^@ya30CEiaEypN!pqw&-@OuTkTp=(C4+ZEotIG?G{h2N`bo!*!p+X zakK{UE7Se!GmghmgOwbRM_icKdWc^Y>vTre$uU}LGcGoc*S2AYcpNpjHe$R#jv97C z8?^l)!tuCmz5N8|Sio60J9He>m87p4@4nO9gum71Bu8|vd6kZtR zP}t@`h}32p7&|cHH~vxa+7Gr~F+T8mH1xFf3vp8K;n4kE{QD2-Ga~G-W1yEBO#`@V z7#ZShqyK(3#`6Y@UEp07=06TXtfPa!;0%H8aE0S}#k`|ojPvE%H2gEf*~T{%ub2-s zq^94!$NG#FuV=xJIgAVK2>waX4T<>9N?tF3NNuKpu@{6m+q8}174w^hlVW_}^$O@| zJ1@iu-gxNT_xfCx;rks8*Fi5e3U^nBINLN$?XMWSz`HEu^=1gMt_c2ua~X8wLtdj? zUaSk_EU>t6&27Kfrk543IQKSOkltUxtIJsNdN=%-!_B@KteMwMkjo;zvl4#>L~1h) zjE(o}?cyyIuNdna+K z+Qru?URz-Eb1k;_283Au4*pWtlhEC#aQyyS0{x55muu5d65{OQIf_@z1sZ0gdG#49 zUd!Rf9Nq}+2tMW`4eolnH||S}9N?@|pu?QJ3HJn=zJe@+ybj5S)TsEi^^yJB01<9Y z19NW(V7A$+eyxS=)f9i^yB$JXZHSY4tDq|v|9-k(e}rB*HVy2%Z$q4IzC`uwFR(qH z*nrb$uuZHuzY(0J(7Epk_8#kS*stJqF>`whaj-X{E*$%&X#;%zIpD3m58$`L5*PBs^TX1}yE8H$j<>?K zaj|lzm1f)0E%tNcCTt_d`}1Psw$Kw(?jQ(e4{ZMl!OjTfW;e^L9-iHKvZeoSH*`|~tN zGJi<$BH^reEM%0!;F{Zhu}jqN(jgCUljb{C;4)#|XF-^YJQI+%s6P%eNcfT{n23Kq zL~4{=&-d^dyF~piUE_H89jW6L;cR~rgcxCGLOZN~GUT)*ZuE%$gZ*z$5r+6vAyTs; zr;S%d{H13rz8{B8{a*mgv7}bH_Ld;x;U0ElGTsjpyllR2g?*}X7wlUV-hJ_R0Fei{ z>BM)aAn^Sl{Fux1(2nfixDU}dN!JZK>zx6S8YNdX?l1i@c~1*dDOMm7<|9-;jfaI5ph}Q&>8ja&Fj@!2Ftau;3 z3D<*-kE^=cu}!S16izvGxe>?hyu|qy(&T&vQ;qX&_s09hjkWMg{q7%Tj*@W#@6NwJ z!jCz$r|{kQ9`MCD1^eS67?-w(|Iaw@@mk>~$Yl_HysM`EqaRU!6YdY7HZG)YIs`XGfOgwjTH6rY)csjt%>+Y10sA z+yANhwKx3AV!t;1QLum)7vj6QlIK-k3v)O-I4t@)%%&Yem~Fo!_ABsFbEo4)GFJWC z^gr-p4u1^oxH@IN7VyQ$Ix#jUwHX&1$7$RCP2{!dukhO@#7ACnjqc)hRd_sq9RObL z6919?`i$`ZD!_RWcQ{09HBI2KN!|bNm=K?nH{m?fw4UPkIBYYQcz?l-Gfk&Jw`(?D zIPqiub#qr<8(^Gjx)H*>(az$-Ro-jsBkMg8GTZ@3?Qwjz9S_Fm^xy$~lI~~4AgSQ~ zbUK7w9H)||el*0rFTndVj(0ciG+h9_aBLh`6GEKr_&M3n*l%Y+4)_fo**^Ir##td= z_@4~jDcN!QIeinxdE~%_Yty90`DNF|`>IV7U_0^uP(S;S986B-fw8zLxv$_^lj$7% z*bjF@lJVc=bX$nG%RW+hVEk`N{y&g^|0^)cn?SxF9)=$|(c?dP{0Nea-#(9C9*TK9 z3c1@UB&SEcF=Ia%tn#=GeyQID>N1a6@MA6yhjwH?c>ua(K5*fXpFF~Ys^JipaL zPg`M#6TE!r=0|_GuM-dBCos7Pwv5@_wjUNG_s{890(mFBpLbF3GWaovdNz?PJPvCh z`4Qjk<7{_1WU2F$T$cNwjQwaAh2I3f)c*zOlJBqJN34%RJ94~ZKGNiVM}koUJ6)$P zX8p;0rHT8{4*8VXV=nzdJMK8g`~ZET@}QaZ zj)q8$lI!RYXFvI)>hBToOP)7$s)PNFxwOL=5#pu(anR#>yYGk*WBU&tJ$B%TKK(`w z9wuL#BmTt@so5+Br`Yz3{p6F(wr+#R*TWEbE+h3^gKgG2&bwnxzA-*89?=CJX`dqB zMX$_YeK`bUY}G@M*^o7=owfCm_1*vxj?H4sHL&d$`{@=*y?aBC>&l|ly1%<(Q0;%W zBZhq-a{_6TeB2Bf*O?FJzax& z5HI~P6S|vY+>ky)M-3i1GJMZ?@l&u12hzt+g?Rhv2de)|;deq}BiwNJo6jb z&p-EDjQjgZ?Pf8#tqyVavwh-yl*Qk{=I3IpvlT+Dir_Ce?mVqGm9C!GQ`=>^5gyO#VcTI ziSdC~?gzB32yue996G#b?~*(sx%mpb=5?T#8ja&Fo>%PW2gmtnGxv?sq)qVJydk!U zwK|1^=l_fG{NLla(StY`n}Nl}VPe}a_VY92e01>|#INkktE3#yA9$wYazGw&VP5MY z9?$<1e6bOKJLsi0<6^f9VfORVI3I0xZG?E4B~Z5$gzGm2 zc@OBNMnmqJ)x2cIeQ|$n#`P(9mxb-)`q*LZl)~8&dOZIRILZFnJP3LjXSg=l_KRJS z7x!1-g9H3uzU)&(XwID)h(83v98%B!n|ncr=l?#yflPr8_vbhVT6U)U|8(7ZPR?}i znG1Q*r?D2-tm#;Ya4WeV8}RHGJH_Lr`Dpm{iuwEFrTJv&S#x}kz?}!1abIIGe)q%G z+xMtW?|V0&gBao3un(J0SGf1ac~|pv*m|h__Cjnkms5hj;9U;gNR8)?9C2cumq5;O zn_P3-FZPSPIPXFp;3Vt#$tuBR!hXIQ!dx!&&0tOa`H+)U9yAkw8boR|&CGRLh_her z6z5&d*TRPT5fN0?!S-)~5aZeqFZJIJ9lmcrV)zJtPhrGxcOWG`#D4%HH5sG>?cFKUAdv+8}~Juv;Gf2Rs~@k zXnr1k%w=Y1NBG7V+>GDx2~ji?|5ZqGpQ4$$z8d1}%5xRpb6~q&#mgB>oLT?d5Ms;; z@xu3e(9M##k$sQs%y&KPQnP6$r&S@|u55{Xw{(YXdSW9UuESle?*)Is`yP6X>#S4o z6yG?HEWvovd;s2~?GNb2evUkZM)j1@!MkWVAE(?gLCiRhaK}~4eyI0*@gFf}V5j4_wBeG7^5wHZE3#{Rwse#|A#FQmWS zSfKJC3i0oUNR6h2x!&*LGxl5cJ8nz&hwWk&pFVFr4m+{$3Gsq^Cv>=vFnA;`NBvh` ziHrLkNv+0lsqO=Ow@dOq!DjF&f}EeUNuFPZ5bN<2&ZE%X8E}MT;=BfV*7*wNYaz~l zH!A+VObhNywA`=xjTt9rEve@%_%Vl5xPe`eqtkj9wfQmZ((e_Ubo-98GqNa zWgcuV`uK!g){C*o+2*D2-i7`x@gJypt%Y7{6z<}6yZ!!;ir25vGtde7xdy74)<%4{_3uA47-l;}dVF=Ji+TrAE_2?pB95 zyK3{u>ykZS^Y3ne*Cp#=n^>!YzuyjNL2jmeK=G6`HxSuchi3#W5CAfdcYtkjhLxx}uv@>KY$VM@It$jkjE@9sa zx5nij$7{Q4X6)A`7+aTg^ZCbqUD6AB+ICV|vR;h+OYpn=taq6I$JfNeIGS*5*mq0f zb-Vq+#``x*#vre+lQ!92UkI^!rEvCw4%hh}$8{`m20)T=)nWR58RO~?hsOIizy}BE zeoZp=9ZP)76I>2`Q}~BLzgNH)Bk?gdCACRxyk56IJRa}gEWx$)lEXs05KFw1AhaEw z!oxnY;o zHMjj@SMQ+m!~1qV*Soae2mpggj=(Ov2TSqyZR2* zuW!JH=l5CsvE6(KZSi@7;JpgnOX5FD?#{b;*ph|NC(rwru zH#uGz|2GKR-X_>x|H&LfwVRyZm*Tn~ZFAw;VB0TtO|N(!03K>i^XfB<=Ygd?;l~_2 z*KCb>xp_{+cOc~PV2IRWTVxHjQ_78FHx^U?L%qMOY ze|*bhun?K}5O*jkj3HEUcuUEY9fIPrSn&(h~u*y6z7Q0+VhjxT#%tMy;Re8`%{IeiZqgl#a&kAw& zmwV%VhqivO4N&pPsm*y4_d*D$ z{yH6g%wcM1NARzK?)-o+M%MWxB)R{;l(A2SIQ#1z>U?kqY}bVNcs_UmdfM&?ae{X% zbaARN#nEmyuI8R!N z@pI|9s$bv3Hfwz$_)DF$p-YZeSEoNep)O!?5zP7SGymjdwpZt;mtcP~-LIZ8gE3CUXJ_roI?b zApZC-G4VX#2K{{JW*m3T3h%SXYb(c&S*os2uuZJS;4gL6L07DBJg*qnmbN80#QZ75 z<^1jsidW1bmX@b^^%+NeT)La3%;A&Jj^KX?U0uX?)+zD~fcGL>mqT!0q80Z>xG(>= z_TSbGke6_4m^-%plJmPOV!yVo3%?Iz{(jtP%|Q%okhq{N1>#L5Z&j@MTD8ikYeYb(ZCU~%EvVB0S_>)6<@ zz(>vLe)SnE{N3Qk9RA{)!J2jUfNU1=ofXGRE5^p8Hq*-3eL`H$I+rM3F;8gi5#s}| zheA(V&k!egdqTHc@DImJ>pPPJ^HN{r%RV*e2GY!C!C=h7P|Y z$m1An40L(1uHle@&X;R$`z6P0s(9@KTh_l}3oXR~hWue3;c}2UfwV>ak&uHUzB3Si zEJSLP*m$1LF&8RcPh=Z0KJa=r^t7Gm)5e;3n3uHT{yDSkd(6n={CuKKK~qK()V2#x}9e4*r6326V?M9KXNb0{sQfmuu4+uYYs8`QPDW{SzQ# z)BCH>SmECZKjttwg+B?pGa|mT;ymP@N#fkoUI=*$?}^~PT?g(Rc6_Yj*VaeY^$UjAMevc_$Td_^7_#8oSuurz){|WH8bU6Na z>43h$wav9@?NB(Y)p@8Iwt_UTK4XQC`|+*J0fS&zSbqxyzrW=1osGP%gh*|sm9Z;B zRL;65sr_{YYlVcQ zwTskd_E_o5h?XS?cSqNevaY4Op8$-G~71!MMOU}Aq$NjjC z`&riS061^XKPK*QP|w+2C|_f8$!%hO7K#PnFDA-z^ZTh1_Kj31xHf^tl z_?!(lQvH25Y+3LB#TLValy%R8FqfI39XYNZfe!Egg(#Y*VBh}?_t&tG|NpvvYs2`~ zCLEhKa;3)G4bO}H-98Ss+g1MQ{>C`xYM+;?8*_%XM-bPK?^X1Z6DNK*^Kb9tcQA)# zy6t-7W z9Jg~eIw;OF+Sh^K^dy-5`#FTQwx|ZFZ-Q_>jY{G?qir?p zpT>CCy})Z<4|>{C<9{2*|296C2i`#6ufS{H6nd%Akh}Ic56Jobfr?j-VKV=6`L}N^ zSip-5@o^o|#&O=`B)qn7>#*qSFtP2IoZp`wc?CW=Nb~A5j^~f|9ncPQ*xEOPHSxEA z@cDg$@2sqoBDEP8tH%A`7e`*(F~+xV5#s}|7-yX=HU9IR&~`rm2i{Q4>p{>Qo%pKaZ zpa1)ovi8^ZTuUzNfon+n-@lG*KMi>ax5njuTF5(R zW8JSO!H@4B_^Qbt`5q5p&ErCx8;9D@!+tnd{PC7Vaw1H8xG!A_5w1-;`|!dLpR>u~ zah}tDKWs7&lzzMh+sx&>;4gSLLN`w1F+qhl74}QrwqQ^7#!Sv86XLjsJWTs(>EkC< z5av1UH^Yy)Toc-n{H}yofx-; zc&UE|bT>*I-=4@KocK>eq-Ntdof+bDHa$H4E>imf_??~D*uO78SnG`7FL!wWA~nbHIcKvA)Ogea`@D4jddB2%a&>+MKXUM?N}Bb51SyR5J1g;jf(W;!ow0I{ zoaUU(YSnmz`9nLt=O6khId65W13lwbDZC!wuRCQ{H)MN>!}H(Hd>;b4)NIIU$NnMh96M6+eIjh$M7;hG*4o=Eu_hj_ zsXKPkcqzVd-QRJDi{aXIsOx@vjpBQM*#4I0J5&()J{o?^rN7F9`Qd(l$KEOrn#uRE z5UEjeJvPMU*bc?_Nci?CufS{`*hfjP4gWp zhr)#5QY9UH^B?f{xe!0WZZj zo}G3i*Z)|Xj`+So&KA=Y-*>~7ef=L=3=>}N$8#XeWoF<__y5hME+r&zZ{~Z|rJD!*P91dwFPAf#t`+_OgqD(Sp%V}|31U|S(@6SGCh5rHk zm_u2r&JyU}iulet1@CtpfbaLRUwFRd`OozO)>o_ewe^wpuYd@*rh~b!2w*u|eiFy! zj^(iN`vd6Tz#sEo1)*(uh?9Q(7&^ZH5C3D2QT_TW^un>}VBf{-_MELwi2b^Z=k+%u zugliMHnCQva5zTud4k7D`gIxi$6uW<*9O~u$=T{A)vv4Jm;L^~Zz&u$JYO!`6oMQe zaiP8&;*oRg9wMpzBLRijLpG97mZOJxL`Lo?WL1^1D#5rEwHRq<{Kh&R{ zh_^E&x!!lNJBPTOt*=V%zq4ID<6p+-1gJ7xzf-?kVoN>$UxqPw*`FewJ3A3?ABfZ> zvFiE%)^94jp77)Ie~-roh<6}_HhtfiddwM?@%caf6FPaEF6#@Cnk2Tbs_(0Ke}CCw zY$M`1FSdIWgto&%obZV`!?FYMeXRZ%?;z-Ocivkz3VNx@a9>s;W!rcg_@VgXwg_Fr~YpLzZByi4C)p8(FE_aTqv|Z4n!ZuI6Y#2H0tnU z$0kl`q~0??5}U}L;pEgm)(dbw6?~(eyo~O&cOi&vvL+B=)}I6#S2(s1K9U@+SE62G zjELQ$O9FfL_uw`{J;p)c?)6=dbK1Jl@k?CiqwXYc$KiS->aWziJVuLdbaHBoT>m@@ z_JKhru7S@U*W18HAFg+L#Qp@-o$u^RBXOMqlGvg}l$AN0?P`mY16=Py+XN@?aeV~! zY`ZIF?+(=6)*t_;3|}+Azah}T(%#b`iBYh7+{vk}g6}Uc`Vo9~t;IaO2%@b=9KXah z6?Jz6b_gu(%mF>EdBx@&C#SY*_2cTI$H6y6=F5VSLk0$#GRM_<;G++IT_N_LN8MB} zMJsKXF9(hSp>GYudme{l{d)MpAdDjeDxDu|?*rri1|--b|Fjdn1vYg@lM zez7wj^`8ZHY+je6zF70}7%d8(_iv+uye>f7H?h1rkAwMoCHUxrUr&hr3e?T__O(Ug ziv58_3ygipF4iCQAGOW+0M`caRd{)e>*9{6r%k`FpvQ6OK`feo*eLtIPQ7mV1pAAX zlhs%*mV0=%t4{X0DskQmd_Nimz>1lVNJ zwsCHY>eR)r>){8mh~e!capTkCoxulRK)%pFQpdm#w$eW4Sreo773a37PB#bZ`dz@c zULY?cl<-pbJ|G@ilw@Z}oaw1as} z$GTt49`2JD?-JSz@GeS4#gHprA3W57v1Rc?ph=+cz4}1qpZbyUVopZPEE2n)pH=6B zgM4G1ve^9ouNyZ#fuH|{;xh-nj;eNhfd=c7Ci(OCFV>5hleY*G-5Pi7T zs=<-4fu6FW*F7>iM(&l6*C)d%#s5@5kqdVX? zAY~=x?LLimiB&Ls+{vr$dI#4L?mvOQ6xzd_t9^Oc@r%7TP(L}e7hFe-^JS2k|8eBG zEo!^df`0rs+RX0&xPI&-@cno;_~=V){+DYs@Pk%p{{xW37%ir+a_`PowcY2w9~W~x zd^nJg_v6pePTR97Y6@|A2PE@$Z@i8naMSMhAc-|vOf0{$LMgTV5y3oMi?#<$N20#p zK(zI_PfBpNCz0BdKuR>AbYFm9|A@ zZ4>9Vs2!FXJB+^tw9Nc&nRHzKe5JT-VC6Vaye$YmfP7(n9^~t+eba>bXYm2@?0Au0 z*J90Z2kMAdxS!xP{kfkQKkn}hw&MG)&V<@=sQH~LvA^rEjt zrEh`G0>OvULsC)M7J;6%^^x&k1`^C8=Cs(~udAIq2l;*gZC#Bcj2HLO8td}{=Q^YA zX3+33-T)`syB>6zmJ!?j{#@;RXpnF09TcAu&$mO+=X(#E}O0{Pf{RQwRyX(KlO7e9=;n?-II@{Mn*=&cm(9qnTd1_mrq zF)FiHD!KxY2ezRoc*VgCQ;GiDrTznKlf z{GS*H?S2ZPjd1>_+!r7>p5Z?)#qs_T?PeXIG5yBd@3Ni8yM%MY1E!7k7JwM*7mi=9 z=LXcxwti}RnRu^2yWDT`7!|K@@~TV!0Pk(D z#h-?LpdIf)K8)+8C`7TMrFTpq}239z?MRoa)&v!`* zd|!nA2mKa#E!hwR9#D2cdvOb>LF5ZZ4IdQGd&%Z#7wjYEwqz5hM(whFkoSGTH_x;o z?m)2y^OqVwjj`Vkb-16Ft8q{t-AcVD*>+BNTEzVz0|Q*|MBDZ8{#qy=hq%5DKKc;O|Mcr2(5=qC7%9S7wFq+ovB7xp ze=-le2it;eR6^h13*w&<*&nRNrB*7z|l%=aa1d)LVc-fyAqb&0pY4*Kjz-+~0= zsD!!m^S0V!=OC{&XuH|yq@7G%iD2z{T=n+YF@GVyOUFU3<~m!bxDc& z{Xc)b7>~oeE(RZc_{HgwIDbOj$IiYqGEVH#o7kcf%KH6!wZ{tqt`%te$;o?M>rv0P zikQ7p)Gapr!wcje>(O2tNMejih@Ctmr?C3hKmGV#x((Xq8lAwkv?I=Gt3GB2dj=(? zfgJ)1JEiNPzD@ILn>e>c{cCVAzBhr-JpT`HH69yaY5%X{1N`uX^=Zi0di%PO_Wyx; ziA`kx;l$LxUi9O8Ddz9ew3oNzdnwik+UBNCPOleBw})PH|EsrqV(Zh=-5@8iM#Qjm zXD6?^cJb?!(gDy@6U4VSc{{GUD?0NPaiGxl`Xb#Zn_`)>M-$EdV>U~i~jr@#+j z5+9d*1lkkgc?gKU?CtdE{#%OmNNMNL5402KLqQUw_lDoKrFb5}`6??8 z+QoW6+mJPZC}I3VK?gt%4_xzc`;xK2LHk$>o0ubFT6%)F-|eaZ@B7fUjcKF3b3u%C zsNpJ;?V7 zXgA+KG}l!If-c{f?=%+YIz5u_vrx}{4kv~7B0T5aAeFb#zf;jDT=xTUk2&!DR5TcU zVDKY>eDcR=5$;_f9}Sq6ibi9dGzgyu-3!^HK*h;I8MTc6E|BCnDrK(javW;UzXbga zc`6+m`Y%JK=4SpM05QgJ{_l+Qsh}H;oZFr-HfVo3NHC8|*{2>2>|Y=Bw~x>^z_iic z3=pxN>iDI{|t4n z89Bc_AxyOYJxF4XN{Q)LPG0SGOG-v(+>eyjf$lSHwD%i`v3}O-p#b<9HqU5 zAhZ9kZ7+24YOk5b9{Iiky`P1*kAQ&Fj|vcd`OWE(dhGv~&dcya@UBL^#2A&**J>xH z_TJpAM~HV72=5Wt>oa4ch;|!5wBgqiI{va9QHSRMM$T?eh!Mus43d~Nre*R3fbDAU z$sX^reZcpT@eTIMw#GSQjXnP_!~JP#b*4Rsw-M*Kg5`_e>nQ7zipoy|9SOpmP+n`9 z*5VOymjP4w%EBYhZBcu_;qwkW5Mx5#Es`ehjDwhfd?8L-K%V;?GOkie=e?{e+63!} zIl{RuYM-rr-pe@0S7pfifsOjH9-s~I`NG(GfOa%;etSZA7(eD`6LZAemIe3y``G`F zi`dJKgZ(+iB#(7q3=QHb+}Alf=fs$Bgz)Qt@65M5}TJeIkoSHe*F#mQQ1-1_-5R&(*Bho`f#DsBYvHax^dpVZl(Q+AhS-^7FsArpB--tat|1Z1J@Y@?k+Pe=VF-97@U|rDt@c`G4z;~R9 zfpI+oqOCh(aovVGyeFXZM>`hRmr;M8<`tVSJ2}<;(*W1Iz&9}q*UTG6+J6H?AHww$ z>#+_g!+VC-zP3_?aT4PS#>#MfjLH|`{5$8z+WSD9u^uQBY{mCrJ+R-ug1pXR4Bmg2 zSIqZiY?~Fh$#~xeao@iWeurn6`FFOo_Z>(uj>?$3FP)tFcknyWWh>Bji)o|2UqQ4L z&i|~(I;8CFz>dx90@MqJVsk-Y$KDsypD#g~^M2ql2O|{PDF)Gp*!zEF^HIln-$-eG z>Rk$w*hF@zZs8yG@0$W#E5SG4%R5{fP|vnXCntWCp{`i?3-dj$<>*6Y3p8(}vGen` z>an4}Uds0XUog*?uY+^iYKYlciMq1Dj={BjOY}`)Sh>jel| zk3FvCouLChfP4Yo<++ew>Fw*rBJ7o69M#v%G5--Gl=FRF5e>ujM;2 z2JgSkYx!QNXWLFbT=uW>?LoXBCrb9eKcgR&?++4;Bj&E$?j^(C{#%-P4fA+8?qQL4 zDb$DgU)$O%W(Vt%a^ANaJ4`F*m-4=#{WY)H#4^SdwSO;ThkW~j%=iAxeW>@?VnO?u zyR{FpCJTvQJR*m1$sAtsxQf;d%~uPt?3TM&;)? zId#C`0M}#DRv5otjK?9aJAb%s!v***;4)+MNuNSfg@cc&n3F2kztVJIY@|+i259 zeD4R*mm3|w*n1Rpmu1@17?X|m9s*6)GGhB7C$A11$xHmNq3%(U z8#W5J8F9R4qg`T-G^TGkd38{)0B_t6BOg*|?_&^Sea-QUy{}OBbf!J$C-MFiG+WE? z$a7oNL8k?-|*eB8&}>gHq6?^M@n)n5>m7(^@KToSWQ7DgTRL$uaT&;yGbOfA}YR2Re3~+oBG+#_v}G z2lR<}zw-#P+wpp?7zQF1etjYJSg%xU7vcbZ;yoH97z&((Z+D=K90oyco6r+rJwZ8%J=DLmzX2ww8G!7tDdI>`MwElosDkVJ0HYY zkB`~I{zC=dzw`FIpNtpxpG2c}jAIi&;L3308BoJ+1U1+kR5oWiP?9nU%Lyb7{wFWQ*~qOD0WJG@UQ@^&=HjPFs<6wS*c z&uvk?R`~T8>?8J!_m%^fHM$bdbnwxKX;ux6^y@*;EzZ6)(*BDevreg?tbb2W<&W^| zv5IHV_Mnq@>#>U0QBOI)zL0*5dA0)UBkN?>vEBTOjkG%lB(VyHvz)&w|Lb7B!ZT~& zFNJa7o?H9k*Arq7^FhUPnf6>qroAsgbF><<9o*;VH~RUiVix$!?*PdCL@WYAO+PT- zYhPmb{}s6ZufY2Tft2*)-%&ry*r%`ZjGPs!_ZYuEsQdzLZ)M2)j!e7dAlmlp3-RYC z)ZxBgzT0Y`X57^vbKhSwB0_V%=LqQT-gb2ubMX6X#~+$x#Jf*C8)!D0>+L& z3_F$Uqh6jRXqz~t%58pSVH+#ps5Z}s;!ABn&tr{HZR~-oRsIW_0 zTTv=C{()5L%%|{OQS56SemQ6?o*nKA>JiAVt&fa<3-~42YTt2gi|X@-fB(J`>wpS; ze;@-t#=8RuZ6IG*k2$(>WAq38U2vb*%H2>e80*|s?(D==-{*q79tL}hO&j&?4Wg|b z9KXi3a$D5>&DrsJ?T-50G%t@)Wp^j1`hMs03j4qyA+O$X$?E~&qYts?|CQZPx2?5r zY!KHzAc-xiq--B=|IqycTzjFdo0T`04C5UPVp}gKC-EMPx&!*-e;kf2>@`|mU*UXH zIT9o>MwP&>a+s4-{UURn@_M-d)XB8b4*Hw6HQ4csodKvn*xRw=e&unfAE|l8rrk5f zc+hVbKkmamVh-okz+*G)>+1#cul8YV%>EeE4{-LSk#U|4lGvh3%AW1yRKHvNxL zhj>?ocKh`|!mpmheidv=%#p?vH@Bv!0VV!>I7>DF-wV=`Vb9J9XiB!{+!T8a&{L)L z@EBG4{dqNTeg8e2$}+Ug&&JzCpf9WpKUNyA=|>sju8zgcX5hVK9q5%9HKsVXMGZVF z^;e#RdY7baGmgx|{*eE|=7HY$__E_4G0gnuGf_hOye1^(h?p+f$>~=EL%a_MpIO^w z__K-QPr#e@0)L92ANO`k27)k8E$IsSEA+Oe@}7Dc|96rtOc0UbFwd1UX$2?Eeo6^L;VeHW1e`@;$`5n{<7Rz*kOv zzO}t^&?9>ZJVr~#Ie9fW#Jdn}X5k!ODb#3xcqPM+W1XIa>kCqBCf?_RB*th7G4=Q7 zYH*16J!sqC;~mD4Vb`xG;^R5qSSTFUe_$}6(LUx=6LYkLn93YZ@6?b3{QR-x3A7!~ z>e%&uh1BW#%=yaN^MKRd9iZ#AjM%=z$*Up9`S}BW0E;-_R;3`G5%+CQkKpa+4BCM=4Ve?nA9xdlf`m&zL$MSU(+fzu0k((au{Si78sb82tUZ zDi~tya9qZEV97lO-;pDGAL?Aj&_Vs!%hxvidLjjMqN;wVe?l`0o|umj8;i&U^KrpT zsdaS=_00vn8uOR+xUbc1!Thi7e}MYg!rxUZ!5_S*`@*HEb@szL)r`OC8M9OA8DD`G zTBfylB)+&eH<${B<<6ce+$;4LeMWqjf?hITa7w~=CE6K#iIW%H7oqM0iMyL^qTL3N zU@N+VbwJ_Wf!$W{{l2G63<-9t(rBmcVE)&5*Pw2Z*xfU*Th$Tu5@WOkx^ZrcDs1$2 ztJVkKQuB}7lI$wT!Zyekm+vFl7e>gK@wwB zMcw(usaEDyR618)=X8jeTb76oDW3Z9<+-wMt)UIj~i7dpk89sV@lOAPEL)e zFykoiBg!iGeER8(D93%!%%mivm--dQ7WoF6VI$tph>Az7hFGGK2N1~ISX`L zAiuUg65q2yCujpa^4u0Raw8Kb`HlhQXLe(Y7)E3%j34_S8iUyVf7Pj|Kg`B&_^I~_ z&@uX4Wc_@tMxN*QajGr_->FvKERtw%B8Y958l60_{vyx?WApnWv2H~{dpCh3Mx8sH z+oDG8ZtjDbSIoVbOQcZWogmtpXxVXO{k5Qrj2%1C(ayafi6yFH-@Mn!sZj;SPG{8P zzP#$+8S|WVS?`NgVGh?e?s4)m&#glJHDZ_RhN>q)5=*3Io^q3~lo==9x^p%g|2S3#>Sf%=@pP&y8I>rqeFwTN7hcMcp+{P95<^V7DG^KV^)& z8FrWQTB7Y`PG0OTLEW#$uAOLLcPZyWi7~2zZk*eqj@;VYT}t2W3)(WjW!l9&M%y4? zcz!nI?6p*c&qHKyu8RINgY@-`V<_h}{JEbP18pubIM|7gIB;$j%p=B%b6eDrMF9?_ z;HzH^{<}bySah=DI8xtMv@LdfA6nQ;kCC*yCrB`lsxZbZ-QCHlBa6*GDdl^BsCyUJ zE_!!H-By8Kj)~NZc^0}^#KwV6PK^ov4=n5<)^MI-TCIm>rlI{_Ao|e5=@I+gQMa?V zuUlz<2uNZP*~6Wj8Wa2<)}{Tx*WJtOnTGa8f!Jo}1d6l152#nb&oPqrjsXqPHpKRk z`ZNEiF@N}Zbt(1`mLB+D#CtOM=))+dN9+$rU7x@{$4c5i4Rnm=6<^QRiT+j*5j?A>QGZAF=wY5z@KdYm@4C1^9eCGH6+;Cw$4%aVBZvh{D zxHe}0YSf);?VC2*zZ)d6MOyZ5C#R0y%Uq}Qe=_K5EAQ7YOQ)H($xcqjGeER8&GCz!2T?c4+3~nyPKGTOvH6md zQ)9ObaD5c*cL)6^@Hhk4*T6>~W;i`!|5?;MXziOe#)-Mv#1<{3te>aV*eg7)%e$cM zSt~ENhWjo{-|_bJ{$5${UWX3MA3nB!@BG2N``|mlBk(ckw_ie^#2PInhF>~)b?id) zM3#+E&$;P-Y0I$psnqfBYV3KO|9~EeEn4~=KL6q5)p45{dtFn}vRphrYO;^U+lxUE z&+z9rr_b!SCCM5d;*NRW#2hWf+=6pk)Nxmu{jbjOXLGduJqt%2SB8Du+}M(Y$FLaw zSSDBuG{(WQK^^yz$A1~;nYjt^wpeS)_#1l;|7DxF7&XQ?w?!SdD!~5{@O_8p*wWQA zLG(drhr;-mZD`dQf0iVP8Xn-kY&(#gYK(Dii#q<~0RIv2r_|#g#+6}z8!K+?mmB-I zN_*cS{UV!W)YlUL(%Q=98E^#5fi!hXH9W!RH<0(67UccMLk zpYznRp&(iR@yK&q)VLnT9{G3;m~}xr5p>D$!>=#QbCm=sW2vnOx-pI~n+UoXbTa4& z(2t-GtvhS+$oP&03D(gv* z)2fLhBmSG5yu@D`x7%}2?_Q&2qG4Q^cTLQK>4Q#Qo$zt$ANq`Ve*ijB+A{3<{e;!p z)2`Cq^B{>aT86O<=eDR5RvCM|#=ZvSCgbfQFcW)*KhIcoroUAt#xG3t2lv^)fJHEV zSDNrwop_>o?~eG_f+mFcix-S5!~UC2UhuH~h5o?^=qE6l`$ir^%r#8$(5ZB)!w?Fy}*6GWG`9H;2 z4+8C&B_~#BzZa;pHW@8P%s972oqU;@2k7IWAobtj0TiR<13|bqfPG)!Pc5F0E#EE6 zpKh9o{tN+$cVct66IUlM^8TzC2EKj%2Y>Ls9WjD_UubVQs2BX{Iiy#&zDEq}rdMT! z{Ri$jw!lr%Xe64+v>B8P>*>H{a6ZdxEe$(#yWnz&VxK`w{KT> zSlY#XypfHTpMuZ9ef%lk7`ywS9{be&$7kTtenbiL$MW;MfBO1eWaf`#Ey7Iyt_5AL zPsP_8ogQ^+erjudM!t(cdYWMm~5ex6pR-WB8t z^E&b+U8d}m~%<;;b@PgbYh?DJH;F4}IBF!Z?6f^+8TV^e4C{)W1D+qbLpRFsP9_QM!7 z2+#dmQh6f|NkuF0{HOL*kbjRUQ2Zx=8}s zCsp3})%Fw7BFyx!4J7xK+Sh9TJYJpNE$AmT;QMV2cq4{ttY>szY4iTDpFl5SPmtdy zv!7IBeE^?WBKC!9<@Bi2uL=4I=Q*=JU_YtuhI8~4$ooROnDeXC?c252b2a8$BO5Un z)#jcH%GBwv1$pAwzG$_1@)0HEsoL)^$hxV$aaXiRER17skj(WwM%DjzVX8C!>GK4? z5%U`2Wqi06m@DY@g?9c8+Brdf-&mgVoorN%TvYdSYSbB*1bMm!ZR?sg+QmKwb5-r% zE70QzhmO8gqiqZ&aRfd z1RkU6E1Vv6W~U%enDeUpts!3Gh51(J>J+C(@VWx^V-n=M2YJHyw*vRmc;+TLh&$#t zt<&7&23r68kHljlNPLf~*%xkcX4IMI1pVYSwAr;I<9-Ijz9M_?B1C<+fUamiZr4wq zaI#S~`@+M4-6w*6G8b(FSKCiKqDlSa0jGEM{Y13*IG%&uC-fV7*&i z1-ixnLAwh;%+=ePL;f&N?}1)w*RD>Jwu^gVBO6sS7vDQQ>a2&1-ThJ#rcLCr{XB&c z8SgUg*Q>vBdL>VblU8F^i{WJ)n6s_yFc=M4|;D6@e(iWOXytr z_X;FWWz-Ru*H6we?n|mM55p%G$%WYy#<@ECXn#G`Y>)QWe4c7H!#Q*1*B@dR>yzrT z_U+p1sb*s*t8-DazV?BC)Y*56-L?h(dn+{^UAzClJnjiSbKB2jM#T1dZ*AO@IRfBtU<_vm$p`C3&>&NB$^TpYWeAS3g zl#Q5^n%$imbp^Sj0Jbd-~gYLJVX5+U*LEUu; z^09rPnn#>$RKva?@5WJ?I5)8rhPpQs5T&&pE z=}{N#>(`wtI6i;v^Tcte2DyT~FVwd!s6)GUb(;7*rUv)99MjBL7A=1qV_F5yJAn#8 zyidy9GxB!+zkZ^hhk?ZRh<#y&eMW$B%dK__F~yF&KXwa0p2 zC~@6uwV1&0y_&c7O{Gr#F_pR$RcB+3d2ZiS&a8q|&g}61A{mEh8RqO|zo&9$U=QUS z?CW0oS}Nz|+aNnSmE&(Kl7)3G@foEt;;CRY%JHiUe)j8b;D(&9KHuCQ(sLL3DxM?w z(iP{JrRXlR=WJhjex9=~(7$OQ!Ax>A%{Hdgg_j2T!+4MUN}>HPK+NHNj$iD5jJn`?LAL!^ z{;>BAj94T`b`KNR{e?4p{%Vg$`x#03%eIj8ebW{4tX&(@*L^I1Sz5@+adAAxy)$7O z>rIV0V*dYgzkCJeYUGF|T0w06JghF-F6cj%XuEH9c@J=B{(b|o4}Gn5%OCa!tP@sz zAbR%fdxU)&n0f7!4|BPZjaIO4lsG-=qK}PV8=-y`=q`WV*XH7!eP^NLm+Pbibw9Lc z*Z2;*wZuVWqZN#~(dkhawRt>hF>kH-INo0pBg%MhYXuD0qWej)zs|FyEhGI}NBhPa z?PKi*wlSqHJ|nfIJ_8=Lz2Vm{1`p!c2r5}a+{jn$Cg4NPV8<8Q-GDl>`H=) zFt_7gm17!moH}m;)+NAYSr?G>&_L;0_{g{~1c~nv$Mo8BogH;asbA;SPC?v{ucm+4 z$n0PbHQ{_+dxq01_XEK?FFP-Wm;PO;ePo6BI>G5tmyYo3EchMO9=!&<*-vnfuKUWB zPLJdZ*w>z$E$<(~fS>-{3KH3feWBLhr>je!4Eo7CXzLyHlNWH#zH)2KF7^*<`92%o zYY1^LcBP-tF6KKU8!;EP!F~OuzXo~w3~k4+E>Aup<6UN+g8TpYdOX`d6AS&D3Hpyd z7hhj@ajMG(1bKQAe3RD@FY`1D#9YmEdIbO1QD^SYLx2235b)EV_nmB1%Upcq^r*`o z4DwWiwi|*xVcx4{uHJY2qVFTry`Js2vFr1MdDzHCwai6uUw_#*E>G#`CA3XhU7mbI ziFxwtj@4dI;bR?*OBL)c)Uojx)mFJU)#bf{JYfw{`_UTWWu9t5%vHJ5qkl)IwjN{K zL4ykq9eXJL@hRw4=Xo7yTlrCuEV)4>dM*1URTr~3%*X0m*EAy#wKX=BOLv~ z9yl?8eP8Gg=c4*-Y0X4`wnn?eta)*6iz?d9yjMm&|Df({J^J>8_ICgQ6Y%*$xt&3q z#N^EDt{M-RnY_fz5bQM;Af3#qrH7Vh#C5Qp}qY;|A^a@%R<{b0PS+G z&ttUm04J`BzVYw%!w+E7F8+)_e-C;k?yGg|`#C+j->vM4`kiBbSQg^m4G(z87}O0+v}=+8e%igp$?Cqo@(QO%T{Yj> zWquw5nddI?>mZCsk4^MzB8Zrr>hwuIo<&{HB)`CieVp7`sq_{zQ|UuDN~O1a9`pd{ z7SQE^p0)LncwmkJCM<$Yupe;sp}4bWA>S3CF-dXQP60mRa1V$%l4k;1T+2^F-4)sL z=o|K`6g${2FtU>SsiFdZ)zxp9{ZICbk3hpr8|^*~Vh+OlfBHQYG%4Ax>loyF#mP$U zUkL108@ucmKY+~lFOvI(iHIG8eqlddWAd!iC;egp>Q7DdOK`xP4WC%VH$NY%YsQ-I zC(v)q)hnka>hX!8AM-%O$j&9yOnIymR=yC*_sqInHQ#4WRLa>bxuk zKQUS0^y$3RDbzii;1}8GcQvS7%kUVjtaI{e!ui2Cz8Gy^C+P86k^a#NK4Mhu^oX50 z)Gf}E&$wLZ56oNHh}hTRKFSm|q27<9b$fu%t^tvkI$lG-z`GAA>chSE%DP0mJ~8Cm z%E@Z%>o&J$Q|j71{5V?2`QV4u83h#yS8#v50Sy zX`ZWV?}ug<`n@?QH%U*B82Z6J1&r!;(30|p@?Aiihw|Ceo3^u;lZ}Xdou4PwbzA%E zrS2TWW!HYRTL1zEb$i9^_CsBlB)dK>m`|dH!{wg3ZXEP-9OgC8F?nL3Z*6@fK4YEl z5p!R6gfphDD-5nz_*%DKa=!==b=NE7(K#96^vU&l1L{=*E@Y!WzyLn6h;OIs&-|mV zo8_-p_=y}P=n1-o?w{v@k2yNY=@C1pqwa_-`Rwa;ypxTX`?^b=9(8?waJ@c;wmnQ6 z`^9x2VldwEi``36cY2~--!X{89Zoi?BlfpAJ?i>Pg6s7qw3+wq;`5u%OZ<98->M@f zH#mKgm$y(iBFQiC(I3q7@QFoy3+DOjOM~n67PMcQq$fxW@p%G7jAHYD9p?YKTQcMe z`V@>9V87z7J)l2NIoYU=*!$;bYT~KE_4+;9&M|`v?c#pCjuv6&&TS< z_5Ali>o-H&OWEUAMg*pN==ht!PYkMJ{?wuF=PZAOiT-d7l$fJB@YZ*5^6JL({r5rZ zJ5hI*9?1gms9zWD#6+IqJN?jy7&GLC6%^$6JJhenb$_VG^M4~75$pPm13wn}>!SWJ z@O^LEXqW2)#14615EtYTOOoBp>!N-?CmRv-dOshkoBr;vi~7;9v$&mn_=wzfQGXzG z0TbZn3;JU{o-^0Eb&t-bNRz7wd(*Fi=haktbL>a7eG7UIG&2>o2G3`_!aw;FaXSPg z_xe0W_416HhSW_H{B;SOfbkmeWqt;LkR#~zg?4anUB6c--)~T2zreF{BO5XI^@UE2 zy17HpFD^q{N7F{TSRd#d40im|&v5Tt-zUj#tY4f4K9P->`}z}|9(D7-gMM)%+BQq> z7ePe6Uz`noViG?8XTQMQR^KVXFPbG@7lKaHKJdtMThz^u2YERWZG{PXV&i2!?z1&U z=UFv4(vPb^$7RYNY6ndEaV{mH{u{RlY z=Ox%Xx~FKe7Hhv`x;|qtie#_m!c>S|Mf57~&V-M$-&bYtJLw!ktJ#$?)tcP}qH6qqH zw?*A{t+5AO8x;5u6ZHAg73aI7{?p|A_{fZ(^yjbOug&&HD@FVbTcBNH*1R~kMcuaC zUzZJ-;~Vm__1NpO0r$l9zyy50(EbjfziPRj{d(p1#q$;pE!ZXp8|{+>gNPX8+!i(I zC3ByF>#^Y&=wD`^g6AHza_`hp~8;XTrctJ@3w?-?{)1ipRaddx*YJg`2} znDlk>g71;2?-9!N>s3%V!2Ps{=EgoZ$0mN)SKq^Pf8#pPd7yEDzP0s{IGg|y-*v7V zPIboA?X&%QrC~n!?AnlVUjQQZCpdnI`&85&nG|<0F4HdNZ6hl=zs%`Tw>JdiBJR%{ zc8^_mrauITx^b}q`01QnfR0U={>Ng9aZSh3XotD>1%d{ zlUH|MVf?|k-nb?BjxlY_$0`sp_}%gAd^F~u?yGEjy0>He+62$$Ht7udD3w;5fpYP= z9>?B+p0)K6@iykdKfyd|0LD1CMcw(b$G>qG@O_kwzeCVYEWo32L+~R9h~F2?D~;=+ z{`V|AgoplYjCR3X^EUc4si?@u&h9&OCY(jyZK?Qab|$O-iMLj70|G|E1`>5qk@ z`t}(xB6wP;`(-126 z04Ey}^TzH@jk@b~Kdv_(1-lK&`LLS9@uIOObO96K<_lvy5wu>2qmd>T{pk%lK#PcP z{hheFdq+R6!%xJRpeMH8Z5#qVVifjo+UXDK9?B01!Z0?;SKwqLV&6C_@Mn_W=WZ-Q z+m@z{c{v_L3 zU%3BoJW{1Kz{ z=NXX195s^nnZTbXg7NA}w8?#bh8H?6;(@tXWAdbv7yGZHep;4&u6Cp!yp49jAZldH zZ##K)@22MZr2s1Y&Z+!l48eIF40qiJvOeVZJ=kHB0o^rsaB3}D|E)Hg9k_}a9! zuTFKwIrg_3E3^I7Tt%sB}R>L(>YFF zJ@9>i|DE77|IP#*XKaE-x18hiKU^1r!5L1U_%j~$vVUOupTw`Zi2qd}i8*Q_?^RA- zJ=inA|8lgQk>Ca6qWy^=Vsg2Y7yCD%ZhRRQ7IA_c^IexMCAnGp9vPUoV_}}y}+9k%Qi5NfZLc_{(tJ0fj{%X7r*}xHTtVV^27Oq7=7jNmHaG1o!tM2(t5d| z@hL^Sx&LpX%~B_?rcMa_S%S9s{cxx;?oSQ)iP0jbPy5rnGwNi2Ae5H7G~%-oWbV(K zXwy%)YHF4Dr+FK+ng9C>MH%BqQvYqv0Y5QX8TdncO`y`S|6ukXFvNVp!0>{vIqhWi zwc708lULJ5`1|ALVc@&YU&qZm;2c;$-WTe_`k<*P$*x?=nz=}?5z_eYl~D`(RSytk z^;+Z=uWqeq)yuY)irrqlA&zm{!FG;?B0z?HET+hvYK*$ODgD;(NehKs} zO2CC&*gwJ}h;+vV*ax47eIxuY;`JT^od)Xf)wJ^|z3=2ydi|l;M_2?|vk$fL)v5Hl z{j}b8#DZ$#(GPTpt`lthe5|H5`TYUlgd8Wt5!)YVE(9O?2=w|wJ6I1i?;pw!A26hU z-+}?*KZ+*bNGBVy?==VS^c9%75 zGuCL$xQ1GWfUq`evG3XiYX9_)^z#~!_#UzEH3#26c=&O@KhgXM+O|pVmm#7W8TQMG zAm$`ohqGT|o^O`#gP3v4N+UY@gLxi4v50TMJpafhX5J;=6(D)fFs3Ky81&@9Ot&EM=ta0z2-S+8y573={TPVy4SMf$he;YWz6r4 z8}`^6XzzKDncp?m&pUbb$V|W9YyK8|=d_;(i6HRjHSiOIXPiFqXC~_I&5mDl(VsU# z5_8l{-dRpwJ=)34AB^i)&@$A?+Y{&lQ*5bYXaL`xLEQ6k&e-QUezE%n>SiU`^_Qi#TjFFRjrl^SM?E^rkJl|*fY1Ct zfcX5$44a6=G2&4PA|}5&eL5d4#ByeWUu0uGmV)HIj>o83_PW`s9@{M#FBhWiiv&Hv zWx;hg$C_qhw3I4Lp&dNOXkHkX?=zy;@B;seD)?Hk);6+HGq7*j)GC2LQ&QXLGw`%< z{GJo!h2tDBfV?m82jiWLf1Q0b=c&zm;hi?jOIv1s7b(3Z*Xe7!FwRZk*NS%Vuw90H zU0h5N`$WqQ&N=nimj(~4k6R9dzIOIY*k3%-zzlt&1^d>`zb4yfzi8w;^$-aczJ;TrQqA5{qfUB1mB3q zu^?cAJov)Aj01H}#IwK7%gJaTqeXa(T26N2>WNW7Ua;)LZoYN!y z<6P7ggnkqj^d4dsH^gr|$jt98z#Qkcs3+`mZCm;{ObFFUI{bJoM*B zki;CdkoQL?ucqJN_f1-`u4?%puE&gw#2?T9TZqZGPG0Q)fx6E!F{JF>D-?|fZ$MtypTiHi}3H13w z{p+H>A(Z1R+JA^&tbm<-%E?B=x>b5Ub*ZQG{5rDr5a|2WM2@_-ZVy82koSf9*tTwx zT{|g(oqYdtvJo+F-NmUY5-33}XO0UGEB*Js42yVfax=m+NQ)}2E6zWwkYiR48{ z`hn;628)Q8Y34gUTVD+ZSmhb$j}&U&@ujTAY$Ox8{*F~sLPnwwLfB$@ndc@F-NWBz0|ss zQqR2a=Y`gj&^9s~M;#aKUkxHACpmese=X{c$&l;q@CT+X*#F_)gO;WLz*LVpzXy8O z)=LkBcwAMXdW3Iw+U92K(Ze9Gzdu04c8NJ6FV1aI&-XL^zsRiJF~^7Flzx6V%CfJ;Bd}k!Ib+L;LuNt7za83<6Y%*$ zxg9|pg>wBe@{gaai&`ZI5p#@lTh#M2g8UBw-vZM_dwYX`IrRHN`R<_2v+ddZui78& zf^ozgrz|8w3ns-xvCG2x!MFe}sqmKO7`_g!gbKu4WAN z!)+KI`bPG0)oaMT?V%Jt0;ufJ8J(JmN7tAH`iZBa8`5AeSVZJkXM z;~fWL%)>1^j*J)c^r}O%?K%8UL%YNntpdiYPIK~V#_|CFX=vLc8Gjc+i2wQECkCQ4*hhK=gm zcR)cu^HmtlO+T&!iEOlrSl{pTs24u*>+)3?W05B*%)=8P#(tgS7rXbP?y@AiIupWN zgzw63D|?Gt4`ZONpFkf5`qtJ*#*I14_#Uld&i(Uv^`ia0YFE^M13EgnKLm(Mk036u zf*8+Jf%EL2zktq8z=dq|=M9kD>x*yiI(hZtnf|^2ej-N+dZb5)5dHWN#2mfh^oSk2 zXRu11>zi2xuj?lDi;tabq;vnd)1zMeCg>M+;JeDS(JpgH3_f=JV)t{@$@BY|-Jo9( z2h7_>R43eqjnOW#M#LKDwy2q#`1NAjzTo?& zZ@Y;wA-FuWVQ+pFFo1nuaDB9GhWh4ge>4;Q>4tWRS@YuD7B%w2g?J1FZJmH4ai>3+-%So8ZPU-k>g6GUKSzLX zU-OS}+{Q{K#O{us`60H<(NOOW=l8bbK?f)J!#9BF59WV^Nz_K0em+(&zZLj{_X67b z#b4N4jX&ptpBNn<^XCH84NdTeZvfGsi$Q`()JB^ZJ9+iWKLdZRK-&@f{rCBr0DfY0 zfzv0~^Yy4ZKEa>8jX&(Wf=Sdyn>RUm^~#-rKM$ep^sfKCKX-ti7+vr5i9dIt?t;)C zeA{SPpP_pBL45872__N8ES%e-UQGq#*(_XlbuxUw%c$)!5HYyRvg649@g(T_1bcQo zdj{X>GX*|Gf;O|wm+JS@xKX@n4>oG zzUk!EtB(fb8RpWqC$sgq@$5ac6BB^u3h|f&ni0z3>nQzuyZ71KFuxlNqBdZRb6eDF z8wU6EU1E&di1E)(UcJ`W;m_S=5Y&{PD8nhFWQYSC=SE6o# zmc#eY3knOy=DY1bJw7y|T`-8+h;gHnSFevZ*W*U0Uj>?F+WwAtC=ch1d8Om0y>x0_ z)Rku0lf~6P(aw2MVkE})KkHG6di_~vFP%CYe9MjQuHfU?_jxQIv4~7IxF4NP?F9ZB z9M?5Ec%Xl{M{Qdf_s{SY;dvnV@tZp7jnByZKIO)~p9Bj3y)pszf)MZK|^ zdrp#0bzyArILsoC@%IAdfgC7M!}$AvwhQG34(xB=fkXUw$3j0V)obU9RC+AAW3=*2b1%g)9`{unBEK8nDmq)*6$=^|e}9myiP-0OZi{+jqUj%uuMo5osE=*N zk@1ZLb;*j)_rD|2E|{`UrBg>bdG*G-MnC)86`=UY;l z&85_vUj*ZC75D}vU++EwlL7j3Cx{qi&j0DuB-F|LpW%+JXg8aR4`YqUp`!($MUw|Hu;b7yUAM-(iweZfjjVbl^!S46Q z)2Z*l_hC$rx$LxkV#i#3@8l&9i%}=<-n?*zt?KI@En1`f2Rh>#hmy5@R~WYpco0tG9pk*ImxmXp65qvm)@Mwi9c(AfVSga4zUyr(!?0&wy1Yz1o$5UzTZs~WOB9#A!g|Jh4wHP<>V#UGx+E1 zf_8~9O^k7Fi+ZOtz<)68RVDX(A3=csUeE;$VBZ(|^Doffvi;Fa#D8Cq#4Nn~J8|{y zumJy2;FIU~rWY75%($0>IZtD}@6*=}e&8n`)+6wRC7lDT za}Lv=`A5C`zI)$3opT=A{%YEohv6W`-pBEazQa%_@A(^lon12sf}eJeb+YLkV4gF^ z=~3@Cx%b`EIai}C{vJSFv)wqLUnhcyN%&lf`M|uF^RFa4j6bKK{aEdT_;#lEXVyt( zT|&RdfDTL2V+SS3(GSe~8lzL39*G-kw45=ae6PX73uBp~or^#sE7)J|^r%^j-20p9 zoR`6Oh-stUi6CNdk>eM;m!s~?cI?{B(C%YSR2fs=y59NKd6)6H!xZC(wr}Ir|CH}okm|vZwJCykxpUm+{F2{_C64g8KB3s z3BhKDGpA{{TouH|I*&4p#Oyaiap&G7|)j=iB)p_rIT0h z?d6`6rE^w-@9N}!;36>Y=zj1M_=&-%PM`FH?@;$fmOsKoe|`a(bxRI;7dmcb5fpgq<3HZx!aO`fo>r&?otSQ#LyxmELqVjs>7_p7I+1 z+)u=z8%T1a`vA^uQ6K!pj2FcH01&W8Jiai#gF*5;y}my%K6VG{&j$&%I@dV2MSYO( z*D)PV27W8s?FR-i-#q@`@YbhexTj6@zzZA2XnWHQFsfTxccBZzmDl}4)|o> zK07YraU_VC40iI;udvV1AwRU=2Tx<{4`~`+`hmO~S>1O#9Pjj~IUD)wvct{5#lGZ0 zyO@u4>_+*iI?VFsBARfGcaZ-_VCM!l8tXc->U9sK>cnlm%F4lh8PJSWK16Tc2`1s^fGI`D&b zu+PvTO=qkF47$^zjYWL^v8#BP7H2${1V^Y zsLR*~uy$j4dDh9MI}rQnPLKL@P-| z9K-?l(;ej90v>s8i~4YOkeBIbyE{QoJTJ4rM~q&!YH*|?*-Vr4jy9H{Pg1o zkYFL0`~7k?w--iU7LNazzdGC;zkO&=l2L?pT7Ox?{a>x$ zI+Vjdv(M0hxh{A9tGSn$c)P;S_0iVOeus|8bppuq`m6yl2gOdG;J*}g@5k{lJjA~d zB$%f=khjsvtGSE(eq#sBVI7L&dJL|xAEnUFoW%D3qX>0NL%IHahM*_d`|hYC+64oh zW1QQfK04COAIN{S2l(Fc`Nw)&#|-_xApg;(s9%|2&&*fRKhQ2QYK(Dii~4A?pRXd0 z{lBzx9l8hte{e5A3}D|E`m+rv%JxSy0sp8ANMaUVqY~}vqg8∼xEHqF+fGeG>= zXMhR#e4%~Zr$pO?a)X`s90#KAAi+RmjB{Jm$EOGQp9MUEc`E7!ImXQA%C^v6AJC2o z_ALHb$025xG%=1wTj7-Y_^|;0E6}!nGX6e-0RQ8_PYl9!75zCHB)@xS#vhT^R*P`& zb_C*@i{n+G^T3Py98-#wH#uJ!5z#f^fm=zzq{hXeudDQqsLxmjJ8A7VCdYKt ztYvsir`K`v>a(-V{te^9bBieBIf2uYkr(c}MZk!Yt}Bp-Ug!w%={ICpAyRFhv5}d4 zm@AE}#y-8d)1p56#owQ$asM05_j%EKe!u|ozEI!hpmmb$x~zy@tYeI<#y)LSLz(*g zZ~i_YJrH)wlk*ZpB+|?a=6SsrDIz=m(N$(!?C+wy4jSnErwBEscAy^aepb z3UJQYds}uKX>SB*-wc1XJ)I5O!@Ou>O%rRJ+oHbM!Pvuik-i1ARXcgG5!f6u59fi1 z!3e9)_=7n$-8;)4VJgBs$-j`N{@{55ggG`n86<0xK+#(INIWh93FhfEeU*E58dP80 z>i09#9ayP|M*S!!-;5@97v8QI(hZQsv!T*gYV!V z|HO%yPjLK_|GQB)KHHwl|9xmT`w}|G_c?j><-S4wG4G}0|7Xz79C#&L{{xjU|I8gR zxZCLyf2N{tLY6dR>X{!gIo?kqhXfA$|@@`RHY`!i8DHIy4L zWT3qOY5z5lV31A|)%Tm`=8gSc1X zoUs=>ez9ADx}THmX3k5wIZigMG50TMsjmn7c`27;``gL+2qF^4fJbf~_=!nF;1|Y& z++9(Z@jir+CL8jRyDlh4%kY@a#mi%+sIT7)=A{0c zyMKWl*DWXcs6%Aa#6DNvNh62)W{)5*!=Z11&r2?4fdS-wVcpiC4U_D~^3vPMrip#7 z-w#*coEYTgc-UQ*oR=UXpBKzE!~}Wpg?Yigds==s!HjZ7np{Px^k0~_Bf!VJvY-3; z%IjHMpNQKKkj(Ww^4u2n&DXwP04HF)27H;*ks#_FVAbGA92n!Sp?txxp}}~Wi+u%? zi*zn>j&oboxBdLSN$$01Q$c??1?R;62+MBlosPNz3HHo*nR_`a zFU}eBjgDXJJ%Bp-exUKw*t7W0KzosvNo$N}IC=Hm(*gdAz;}Ey{yu`hpVz@p3?6X$ z#GjW@cVl+^nhV%-&no9OJWs@0!8}h)E7(@E13hc&BlG_yNH9<5($_DYG4=hXLH^%D z+XLBg*!eOS`~SJj$y-id;-8PYm#y5ug2Tu1EnD*|fQWx9yo1d5i#v4#m8a6%RHxEA zVozp=mjgY?AJd)IOW_tJmELwU$Uc%vcRn$d-uc~B`tR^HynRX*M=j(34J3Uaoy$J< zo8wmB*ZB2nUM||MHErzg@HLk?pYQl3-X*AeD?4628_?czkYJq7WglDa3;h9YXm=Yu*B&Te^#PyewIJN1b^^)osBu23tpVtqJEg{*Q>cL)Sacr ztyl9pqMexd^@g^ehaBau4CU}Sxc>7nZyOBK#2Dwcs2|ty*MHtV;In%{z(4OFI7iIT z?@MQ#Z-sid4j@{_p1J<>$RiSIVvKWJ)Q|S}^tz%xA9@xgwxQ_WH}~j&@)IK3{0R2gu#86A!#)Yk!23 z_74Je)*@+QjB{JmPn(*3(v47$`$gnO3i0m`V$3}(JC3x6bw}QAp`Y5G?*6>q@{R#X zj2dH{+oFCNVC)eS%(rpX$uJ)j9# z7mWiA1BLq#*26#hNIbA!Fqo&cul~8b`sro=+%6CEWS(1BxI7B3jQ=7Ka}v(~)PD}h zeNTXL^8T>x0y-q}UFu{d*F`Q^HGf;bF3x)jeEXO-+QnF{vA@*u>v1&?*yg$C)}dW- zS##4aaEEOc$@v}nGykahqx`x!?=`gNC-;XSBIy$J>j4lk@#_icpR-YSLf9XSG%eB} z%){`BMSOcqf94-G{{z1+&AS8bMG1OjL=++V@eGI<$vbvZPdkr+?g-`O{oAa(Jm+N7 z8vB<-1^xNCdyto3z-RYrX!jiuF?i1LOMEY(&OOIxUaZ|%UgkO3w8nmp)1!VqGsp|} zfb*_R&WqJ-ALr=n6!-5MlW=|08P{GK^|vPAL9@i`Ymn?M@R-h%XWeX7KhF>HG6!uh zCFqIg1@pef=xeGlg?4@b%?ai0d&WU#$hQzAvgtfxUuTu1)GtH)^MH<>(DsyRLtZ-K z9ypH}EOh)5Umfb?dw`f7nHO)@Wd_$2$12{tt+NczXevNIf`G?*M+W-V)dQJC(3Bw zI&R^_)h{c}dWwFp13h(#dVJ4dezpZ6N6_mF<+lL2=K?xEgXQh&%zn{v2Pd0m?mN0k zDy4oMAM}f%@aGp}f_C=?0RzbULc5q_J8qHTx3lZ|1^EtfvT0)9aet>q{rYT>m$9(h z+)iGc<{&S9po^IJ_X+ek+OZ$%(usaaUa$^;Pb}h_pO@8dTLyXAAMNgYeVMqr_=ryd zh#1Mn%Z|6BE&e+|=F0aG1pZtAeqwO4 zRcHLc{NB;+<9mNJ7yY>iBr&Huk~etY|M$K9`m*DFXgfIpN5(}wCV+^^MS*?lzZ~TD z1!&*A4IEq+8W-Ff8`-qR`evs`{XW&aAAogcN9=ER92&&Ubs1w1pa0YD%^>$)e1=`u zZM5A-oorfTF3-McT>buov5WO)$M-;Eldp>~BJCORm<}Q)_qjNve_+1vn6d7$(%_@t z&x0P-GCcC!7PX+aS^tvnA<)fXKCB);TF3;YUjvEHYBlmk`|u?bL%+!Dg0iQw>oHMaJNO<%OkRuhv;HqZ z{#@MjOL?9)?ic)CI_C0KCt?mC3c|RZk2#|N_bLkxit1ZY|H4j8-_CZm8e$!$^Hh4t z?V(@haUQxQw1d3PxF+_?BID4H@;V{UKTnb2cj%W+g!;RJU$8f_dEtJ1ddU}|f99=6 zUAfzZea_h+>-uM25AY*4h+jx(r+L76wHM-eI%%-c9^em~n2c?CVLnd3vvug7uoGD2 zswcC5<{`es3iXCWJy<8?mBsS*x!$;akPmIb$|}YnFFdE0e&@+3K3l=BZ=?7O1}`vx zd`PTs5U3%i-Vh)1ZQ^AWvCkXnt4Y7Rauk=@DC?9vF0n^GE)&2{OosaUOn=Rrggk#A zh3&>kgOB!Lo`+3LVq2J()9>yc#RYSAo_|g-t|t+fZNNv2CYd_r58KCfprJ87d`i~_ zg?8)+5-e06Fvqn^>37|Fvjq7kf%-)8*d5pOeLKgFPwLwXG$~u32?q7;2NGXZ9|4lZUrq-JuB*8;_(IIyovQx-X$I2%J@GGVoVo3YhwPa=NEnNATMLSvie;7fwlEfnHYcI<|2vTQtn$eFotIC4@O*^-*C=}@2afcM`2PYTCSQAb zqd%XxeiF-tr?lB0@)gPj1CX= z`ooU{{`n)omodL*KId)LdcXwrg~a-sK@~9`?y2Z#VL-kCURDw7{B?Xa>7~=dIYa&) z@bjn0Z>}@pJLE%Red~albL(X&Od=oV3@fYhfqDKkUrl=H+2NcaAA808{M_-#@Q9|N zJ?75|PWmJF zJNLwG8fcxIeuRYyalm@O>;-m;aOjUb?1A$)h~@bd_NLQ`>`@lZk#A08^j!){xyqlkKZl2WdTZvh(<(~+C!Gh0{tNc@Z zed&+xwffgfsp6aPyyVTf+euPGe2&aH&tP?;uUGV*g8Yp2L!uV46Q2bjkrm$-_xc!jJb4b+H*ZfFp`)==K>$! z7>%nhfp3o}UR(nZi>nj*?nT}OIrO=4^+A-2&*I~QUOxTtN71+>-e<_iWYpBTU8<m9Nd}P6gN_=V#m(!1L^GswFOrrNqYghHID7pDqUCO!Th>eDEFhg~a+XrxldM zxSRTAuw?xML4vi3HLhJse^zSiXFHgJ`rpgl4xGgvUD|`WnV3U=NVI2NP{wlvl(sCi zXBeo~Tnq0oFP{GFpm0CB0DI?xH9GK%`p1BP3HU;y{&Ap;^Lq3AxE}`#CZb$0FntZz zE~P*FB8-Ct2LO+kLO;a)FY!6tXE5!)U|Zx5j_tJi>^N9}bq9QAG8p69rS#{`VH_;L zm|oDB8~@-zWDnK_27_%~b@-(JGeH^m@kQEj5&zvl;m|Nfg9 z&-fI(3^2t1AP_OxEz-~W_Xf>~@sOvlU6c2A9O`8iu`W2$*OUIDQ@HP3fO)N8bmaHn zaZTS3_55bOg*emdYr<81#6IPxKVFQ%Syey{t0WFLi~f z^j8Byf9YHTzN@3Se1mIZ@UG_<|CS0AT8yK=`R z^2qlW?xhSS;e5fwrSodY_wOO#xD!2B4jejnM)_~X7k={ErSw-XM*Rirl!B#y;2+|` zbwL3zg5Hp7ab1r5jCq^SBiqhGJ2>|V7K)hT+NJc@6T^D0^F;8y8RF5o0le@X^@l`# z&7jp{dqtm#2K8aSwZ1B1jcb?EUmqXNX*+KVeL3C(NF==n)*P-YI*$MW1LzNl_6z}) zXW1h>?Kmg=0M9S337#E6lR&7a6YRuy1y+0_9%Dg*x!5|^t4)9Xby!b!9u2;XbB735 z`cK;%K%>39v_q_iIuD8cpE|{bpZ%iq79fd%VvKR^Qu>?2?D)WTaX6?Xia+rJR-LCf zc6<`=nV`{G`lK^bALcyx%%m7&T)UM1=C-hoD_VlGn%w=+dEmlt;=e!miNQ=)9X@H# z9-t{ndn^y_!CYs37T$0_G5w#OVI9}`XYkET)?>#;;(s)VHtZkiXZ}8*9Vs`wl|N%) zP9LcEWRUnS*dFKQ(%+V)O3f87$B(XlspGMcwp5LsiJ0F4keS#j}-_Az9JVPKl z&-QZZZ^u|YwC6a`L78}aiyhF^KOaOJ!g@pWpNhOAyna!_danYBZz6knr2m>!k-1{M zmw-<7@&YXLZ?a{VcsbE`5%T8;{{AeczPmtI8D7yH&HLY_Q^lr)e3ygHUJidB0v~O- z$wxGvx=6KDuZq5c`3E_c+iF*?5)<6!coYVdkFkgg+smF=^wjB`Ujw_ zZaMHqA1$N}@&2Fsu}&&%3Gp`ln|SXG8fE>bE!#)>4~p~;MOotKhjRMA8~A9$cwdj; zk9A3*IY$>M)4wpj^uzqkdkKZNfgVex4#9QVB2buDqKf|Ff9e08pq)*{NY#OSmKYn2d;xt|4|^pT(J)q9v1X380!s9p1Gi-te?~w#_#m91FRnM9R}Jn)6ZaWSg#eH4nEp& zlDAj%ACJ5Pf__uVdKZAiH)Uk!d%5(o*HT@~75&0qzwr1VZzgW$UunzE^>U)`Eaaaa z@v~!7-;JOJhF5f7z&2)fbg zr!Dt*x%5w$M*6Qo+5F|u{}1rdhC6*dqM!Z7oFmvMv13#Jzd;XL{j}wuUM~Ifs*(PC zP!5#I{j|kBbB%S&&$A=_INvC|XF2qL06yBV zIHCU~m!-o5p)KLHDAo1Dsox+d2T>9tttbX*XqC)WPXUo{mz5`L$2cBR2#5qIZ zOZ3y|G1HCl^GD==Zg@rKk6teQOI76ON8o#XRN@EqoXt_c`W1Y%A>RMfF6_k%-*x(} z4)|HL8uGlf7|>}S0jgIKm^LSH}Rndk0}m1Y@YaK(NcI+;ZGFfW(>^$j~d(yoD^hUM^g0{Cdd z#=ai$7wh+;e%@Y=R;IreO+x-?bHz`EYnRf$4T~<&vekFOq_$ok$&vQi)h2Hz8=v(8+qovfg)u}SufT) z);Co|*>GO3Q-i}iScG$gqS+Bnw4eB$2x3_{R}g*sBhT#Dt(A5jEIJMOM_PZW`|sXP zow_XQN4W1$wEJ@Sdmi{`Lwx_Ac45C?w0~qTTNeGj33Qs(Pg|}H`d3;l(vP$GqC=NM z|6Smt4d?lK#Q(FAcU+_&{q;9I=l$uypgE~kK6wOmGw5; z{(Dh&?Q-CceYVl{q_4-Eixs_+Qk{RM{?U`Bp|=|t9w-vumFdG_J)l?qdpH*^ z;v6>B)=j@Y1kvYL68dm1P$cgI%Ft&f5aN#c-}35a~ zZX%&Q--C#OoC!#s+;3xkE_x-)e<_DOUAWc|pA9drUD9|rZ@IZ(Je0 zfG)dkV$5;vl3wLvjC4%&x7pe#Il@DK`yzi?jCba`tjikU5sVdMjBA(lDlgmm`y+od z)UzbHE=yt<#(QGK7(jnWv}X{=oG-+(mWBQf28oZt8}{c~4GZVOUDgL*-wymD9*h$( z0bfYe-wGNO%eh$@Y}Ai=*J5DW0Q;*f+sWR*BYIDPq4HiY^bL zY_r_sU+^HZ=L+x>gA;vyV$Y?>Gy8rQJ&`tC?J3nA`?M~pl&ZQOG#`Zdz6xuOs&Kz1 zs_-xVmv~$U63kT>+IpSWq4Dm93UkGFeHG}$4sd1sZv`{D$1Tr))V%tU2x8BFnQI>i~gm^f1YyY?FVf`6Ys0-@)gPj1J#8Xf9mCR-hx!x zT%rFJOCOX%`iuR&@i{zKVDuHQg#1@yeFD7^q`yCdzA{(*my%)1xn&$zW%E%Au zEeAn2C?w{0f}D8{z{p8Ur`~Ghi?0UD;xKRP{QJT_u6Qi?-VNhQaU*1@OIAXni+ajH zoxFb|OiQ4i^+45z&FI9nOB&Bn`h6Vq!}r|y8l!0fc{T#khDKM7&96tE`96X8X-YAk z^#;{V!y2j;v`$Km#P~Aue9*~}{EGUQ{*M9)wqpAzuS^$g9rlsM!@*adz>oe;1hH(m zmlGU@Aa5h`PoCC)l))4+(K?10TYgI8X~lySUB*A8pvq*CYD3LEfgpPg6=i_XLS= zs+h8SdO6*Bmk3v^CyKWT^6s3v7-#auEZfb?iN3!fZMtkZnz|C_|HTI&&z%1g3h6FpJeZ4od;V{9&JB7BYr}m#=!efaarNEB z^q14YM;j97|Ha26&#VKCeo;a{&jpEZs+h7e7qVOz9uw~C6`zGNbN(OM&vtYR;q#mBBJPhbU?b-`gq1{DwG4qTV|}v}sX7FZS!j z7c!osv-J8AlzJcavgSJ%#Si#;G|o_D1X~aH*RdwbZ_mO#yK?_!4AevWunsWTg!P2X zPhTM4oU3M4A-Fw_@<)v=V&ij>UGDb>Y5xPDYyZGc+OZf!te*Duh@R(=_drs9vuSNZ z6Y+W7%PJFta6Y5EMDK4Y!Ff{grBOe?{AnO~#7<@-C8Q1aw!P+3`*q; zJ=D1({-cfSfW&s=d&ve~kuGuXnI=A8^x;)e5JvwAD5N~l|&c_W7|eLk}5WR&gvC+xx* zd zorgSguAgm}@9MN`k(X5^)E&+5Wj984J&3ZC|Abw)fS;Hp=6}==-;;5iw%Ozf(Jv;_ zuG_t=;@njd=4qX-59^Ln#JCtQqBV)*Hun7`#N_q_9@wvyWY5P&Z#=J+Jnv;y34NBm zFDujOEu(queUx4FJM)@%N#?bZSHMq968rzsJz&3io-B@&5tcZ<2ASuLFZ@&`Z=3)5 zN2mW0<~7&}jB?}Z{Ubgc_lePKz8=x@Hu9dyEuS&3eePvd2{HJ_*Q0gxzW$OQQ1;;O z%xg(}Fc%q&KKJ#BUEd)8?c8?xc@6EQbS3bKtfKDHRee2L-xu0(X=m`g|2y+a!YR^M189wKWiNz!tuOPs=chD?owHaur6J`dSq7(>igk$=9Q#fn6u6N9iAgFc%gpS zmK(2lUMXz`pS@3C3f-msynDKQeq`4Gly&}{c_nGry5Q%UqS@CccJ)JEWp2CTd8HKR z_*PbxQg^ryt}8l6c1=cE&F_pyNxN|FZq_;R`9I@00c7s$XZ647eqO=-(C=?gt@6WI z@X|ljW%@GiiGFuyA_7iPsF| zO~@UucwQ^r$IGfx>W9ZqhJD%0q4ExVk+zTxODG;8=FyDW0&%}83E8rjcdo$>4Q@8kjv)7}$ejL8P1RM~X z#4;@M$ZU^^1Lnz6Vt<;DM}kuT@;Ms8x%?08O8`VvU6H*Kr*-(FsKd&b@;VY~Ydbf7JxzBfU{ zJl_A)&JRH5xq7kF=yMY}^(_ItWa<&!(Z0X3lhsGQe}f**6?f->tWQcm1|MyC)7x$K z!KGM#lt%rHQpVq}kS{)ptzUULUAe10Z=@fefu0WSCc_W<{{x6RKJ)Sh?=qZemwpiB z+LCzxgmUrOU|JT$b>%w&@3OVQ_k=BkzOo`*)7PJZ0R1WJguJg3`W)Vlm3)XHc$th0 zu3ggID+BJZ2Rd@$?mQ9P%P?QlCQwMUvjFlxWZGlw?2j_xRK%#vFV0fBdwamWtOw*j z%ar#A9IPK>K6QXEB*d$1eUN-lPuh9gz<@mF!5`i=X9z02JwDq~YV<%*Pf)-i)c05a zNBjqaM3-W0aqW`s{sT^Km>8p-;Qx2Fi2h=KZ?KN%fBHKP)Fa?DQT&z2Q{P08V5~TY z;o2o#wWig_nCuOGGjqk;)|fbdEZYJyjKMfp9X@H#6p%b05aDlmXwP;a@mYAc^YXgt zoNzy|Y-{kz_x7WDYzrVBn5zvY@&2FscLB-w^h9pzq!Clc+aqD>-wh-f7>sf4lI~F$ z;eRIh)=*zGu#H_vUc-7|L7j>{jS9l#=2`}ZF7G40?9@X`0HT{ZY*J9q>n=K>~b zM#{0E4Rn6gjy?aYapzyKPp}qS|K*HJ>FOK8`l9S9`qlxS><3sUnD6O4<>kfy#mIjo z$Z=hp5%+gcF4!v*+c&(tu30n0J-rI}&Wz&zA+Cw}V$U!7Fb9@BmDCr-9sB&UcZ>`_ zRaw}V>zbKS+}ZE`l`HPv1Bv_h;G^#!C+zqJdGg)>6L%x!SlIr41&Ob!jJ&_P!j!K0 zSA_dAlzrTRKfpbW`Mr!-Ec5aPhjbqDWFIf1MFczhTe=kG_FRG3rVG8i?l~c>GtvXV z_d>uu&3PR@qyCW4&eL_sUl#1ddT6|#m#Gi)Hgqx>-MDs1_dG7FFJK3-$c4M9QDz(Z z-3Wp$ppckf0W!}A`1R#@<1hB<)<ZOuvo(Es-xiimh7) z{dKEFcyA8Abu#6ByJ7tt7pY@&FE4mwKbn?(yzzhYVG-br;T(|otkT4EmY3IcM@Qqz zT$Bxn@ZJm8^i{qSAVS1@U(n{kPSF>}l{D4?(8(ma-ChXudEGr>T!9@by=5-Ey$5Do zNgoM5`o6E2VE)pM!$9Wy{?fjUlw+aamx*yV10qP7@Fyyc z7PPeMW)QJh=&Hph?YbUxI`PXCH(a#qE|5LHFuZqpdEM($+y7Y4ZJ>qO^_V_D{SShO z&23&@^kZF-zTU(SuUX=W(a7<`Mz)P}-=9gpf^xw^8LVIN^15Mmhy#vF5vQpAzl&@7 z{D|ileb~3BZ_A;NacIYw4PQ!N@BixlYZ~)DFlRDrW?Z|Z8y1A;TXivP-8-`ZjLt$Z z!s8p%#~6Izs>3IIO@9HBbxnq};bQ#10}1BB8}{Y8u`tA6GsbcrkWr6|zg`*TjLCPA ze%6n3g0!p)tQTD|>|KLqu?kvkqy&3@k3O^^X5z%3-iL-#>F za=$4H4}-(%;Hfhr{8V~%FRq*V+4e#Iuujnhf8ZZtrq==iBj^o@cB~8P7R$Gd9|4P8 zztkI`+^z$NIj&vOP3J}Za&MHSqIitLHGN;#vE!5a#(?B^d#vA9pB*3drYIL*4c54J zNjE(g^$W~5x;S?nf(Ma3n70iEV_bFCo=M1;_X=j%W4MU#79jCiY4S$y_?ei5GjGS7=NVg0=_;)nAc)iodQHNl#;;(gGI zQGF}wU)p(qw_Rz*`cSV-H@oL(*e@4?21d9ak85IofajNfekk&G%jLK0l;Ee{GrX+Q zjQJ_P9^L$QxUZpaMcI(t?IA)`3}Zab1u-V^^M7og_kkwmu#0MG&wS7s#s;x%f%%_* zbnkIt-2^*@E5-$ne19qDoJdT<{RI=3@-pPz zm%}bv&@N+E#fccF9tNS0Ry2UHm#fQ4Z2_-@?r!<0iVb4efy6HWnu4xOPeReKgFYI|UF)rWP zsY~g8?)RztBmV?YpWOHd44zsR1w!#bvX zFYwLCuE*n#dAppL?B(SJk9Opl=k`PY8PR6Xl&Jq`kYJ$7iSf~1UiW(`!v7kSMc)%B zKLywHx!v=NzSEGmSB9Mfj6R3|Stu7D1>>{4yk5Oa)c)@V-xeLME9B+>7$LG(SWE2JHMi@XvHb$;q>9bJ=hj5PwW1l< z-*(_9@ZlPR7@_`Wgl@rhSTV%QDq>y{?XUZ<71nDN9CJU-9goNZ2?*^P3F11dIhe(HvZ57~ z%3&AT+EIqJ8t(DQ9AAvJ0r#wHftsRvR@A@5V;pFRQ6Sii^U8Gpi^F;iI054venj1p z`>TpJ5M$Kp>ydW3Ir5rgd4C#d#)k^r53sQ?Z4cKj=>aWvd|PlW5V7Cf zvE!4t&jPh(>66Alzjp*I*Ft zCx|_JB46$gMAB9z?ZNW^)@M~g-b0)@DLvq+aDTnx0F=$@z%Sx)6o{C_`+wqbEJ%Lu z*6PQ{(BZO;qW<$hf`P#p*DmRS6T`SzfiV|jgCy#^97Lawb?o@0zC|GOy*|G_5q*pR z+P%iOSw#Z~^-9GZC|i_Wk6W)83>lLVFa>7$_6tC%wELv}1VRPS+;z9bwBDf5weIKj!&G-z&(I=LQ2>?v^k0y$%u| zRRuAA-OKAi=ZE+0bX^-|7v&y@QL%X7Iw0+NAH;U_imy-XS%SRBviuh&+OrfSKC24y ze&*%%TAjlCcDiCdt9T`=9vKCxpXY?cWT}^z@r`ri>ltzbChfHMzH@epjxuP+GSJsX zmY=HPH(!rl>o|KZPQK4TOB3}a&qZL5IlCk#%X~e?p01oj9t;r?D>s4a@pf5gBb1MJPnM1V@Mb;x|SnfzMq(759jT!Jy0%K7~ZaRUR&$@7)i~2%hULB~!$W6qfSmXI~2}6gC8@c(gDPcuVK8#sbRofhOE9S(m<+<^|_`S-nC#6>TIh9)Fx6?pJ<9bKX zB+!Vco)z^k?cD)1)hG~bcJRvdI(ypoK)y+!{<;0|OBcpx7Z79Q?m4qMwx>Cu!IW?1 z4*>B+E&STJye@?GW3INbP>eaQUDE3g3iD>yb5Q2ibkuhUh}h3@>{j35$eW%+AKL=; zVQzu%Op39_wM%;4UBbN8bs@^u&bpVK?F7e8+H*397#!}Z!zcYe9yBN09>Ya@P6vt4 z!W-_->vdlV^Hx{vp}QWQU5}f$x?=rdFbVe?ME?cIKRzjE-;_iB3qXQ_G8ixL_UrZ9 zBK#MFZ&sM6yJG$~K40MZMc?(vH}?TzsO*aosPATw_^1rVH+y-#-boSuOTo9_@8T~` zIQ;JcKQXx8*C+PefxHW{{Wn~+=YEj*th$o-1uw7H`!T}*E0me%0dn}o_`e1sCii=J znI~}m-t}hcAAz68MGu%hW;{PLUYOIKQXBp=rPdz>+5@x=2;=aEkAea|QN@4pzr^89 zZ@cQsSikFa=>PjiIA`frgtBvN8U4oDa#v#S_PQ)$eeZ(I`G1z*Zd4Y&Z@sMQ%9w}! zxL!XM&RM!*Uhldvt36~@ZU$!9)s6j|G5N~-VcJ8tM&y}wRZ>*!?zRfb#dk%W-SWJ= zMr=?m66Tz4J-}zy56OD`sOSYbK6EPvKd?gmAps}U51+H!hwY)lOTIEMs~CfBU41or z{cofAY>fJ%^Z0J{-~|?t4~g}41?A<`n-QOGYj|1Xb2qnE#JST3tB3e>+Z1}2{Xu+O zk0l<1K)?j?2npk5w{=jDxi684>nP5Pw0nKf8b*Ylymm=%aDj~v`EU=RTh~AEk9G_N z5u3quR!`O&so4GOWK9Bv`0!z#P{u=?!ODJFxcahVdQol0?Ekw> zNB)SUJys>{!CYs3R)%*MXHH6Qlo$5f-F60_*|%p{A%0Q+z93?WR03la=O z=UgwZH+nm==PmFh-us(@OgOza>xyn?f}a?j=<5@E&Ox3zAMnzybxJ?Mylyd(HaOqQ z>%n8JJ#3%<25oH17>_GK#NZsyFZ!^j?sj5^|80JxqyL!uy4iUYpS*TS4{o>m$TuI9 zc>jN<2WXwN<5m!DxzbgGPv&D?*6qwpJIuI%`4e?Bscy9OpXPu5(Stt>&%<`R17+uA z%6mUp|MMW~xWmhf|1TlW?EhOwjhTcWl^CIlnQ>k$cUr~QZwYcWI{C!fN1)ln z{n+iTtogWgRE86FCZIhyb0!AR9}?{$ndki@QO7}hu%EX+3vbw;>!G)W=bDGUx2Ez6k%VP%b_ij4QYD@_JZXg#SG7b?FFy=R}16j^HN-qkVm1&vwXL zJ8BOUbu8`p5r~^p>b@hvLw_jWkV@^-9b~I^tSjV`_|F6h=Bkpm?&>w^VfRJxKNn@A z6Mn?;-y7xhVWyXt{*8IzmH)fF9K<{~M5Cp^Wd}I5SduU5$O@lq%3&Hn6;{87z*;9h|Y|jS&EulSi$Nrs| z!Jd$SSNC${f04_+fnr}DlnX|RHgpf;x*l~`WFPjzmC5%2bz~p$S_=fspg$zq!|`mD zT=ony<6Y&!Sktnv&=<OX7pQxQ&VGPMv;oPU+ESMD|QV*&2!W*d(ir+w(N=Ge%<) z_F(To$O^5=c4YX`g-)3O~Ug# z-LZe}PTx=V^7TpkxB+?o{)d|{Axt*f^9X2>krCS-@$!1i7hzt4oxtP|{NuRxFAy=h!Pg^p zJcqoCa>-*}!u_~!cfi`=IWw8Ii+pjm-D{7b6cXvPQcjm=pT)qN7 zWAmJ^Pw@B;@@~k52j<20lzG=Hf3v3N0MJJ%RfBqXPS|j3R8Q`IRnLNys>j?=R{>e9 z0c&^0_e1Z8{5?1)$t{za%XaYtNZNwxPM?49EP9i-B0PRU**|_~UQXaqh4p}GBmeRB z89b_1MgDWS@Q``93O*r5OsYF{;@TxWc3iNhsu<;;B;LoDqwBkVQ-%4zJFtcRkTCC5 zu`T~6mpzz=flpNrlnW+`I&tli9(!kGPaXJv`JH(%iBB`?0!Gju67A^=S~ZtFG7nZ^ zF1DDcD(J+uOL|;WWX~X!75~n-nzRS|dtwCrA<>=XFKF=n9ClS2dgj_TTDdfj$U4GIw!JcfAEd`6ZZTK{KRNGU!T~6@wLjl zAGmes7<^k${$jyHHn!)zK!SG5mZd4TKc^RV`eo?kS-X+sQlbL{wJ`)CKr zJ~h&3=R)ekybKJOR26+Z+WgNydi<_dALDT)XlnMpIjYpH+RXX1`JEkN(C+IKdoVXv znePuq{yP@hGY=#_t19xI=?Y=b%i$cQ>L!%6o47_MSidl4nBV$26rc0Fyx@B#@??EL zxlP-~N(lT}8rf+F)=yT}U|n^YuSZX~IP90J{t3R>wv2kO2mKus&;P9NGLW3tC-i2n zORDbnvV!?-k=~cXx}?Xx;M+fUJTjfa2ur&j0AW1<+(Kgeco=ko$1#YKi*`Q_y4#5G zlh-ckiKD{0r0O=5U6!Msc-=)io&gb~hg~)Jq#geT-6Z{V623$`+$@poSMz8G_WRJm zqzvXSn*aGnZ&n=6^{bYl{5)GmeeZzi`@cQE==&IX4=41wP*5Mvz@d{#bieQA^=6~O zeVnQnQT}-1zS_jt1B?IX;G-??_NT7UwL`sKc)oK8_9*Y)S0;V$Va*OtcYn3<>mDx_ntnCLp}O{&z-^4 z;u>dwtXrlWFC+h;yy|DrR|&ll?maYQ^9?&c6|P;8@5M~VAP*uTt{QQyWO`Wn_75@*b#J>VVsF7`iuXiUo$|0vFbsrW_TUC?IHX7G>qG}pfxh=4>;2A*&zD3t(O=4 zcSYXRSZ;Xhc>D;l8QG|R50GGPVv1{*^yDTW%EWk|4I;)&)ORq5Scm%zqVF)|ZJVV} zLQZ{0g2YF~IRw`(>B-wzef^RDJlfZlx%$`0@y-KhjhMY2jsw~I2OJee z+Vaqz(?H_0@Sf)7_2kFG^AkPhg72^n{30G~JH%wJmlyq*^LiW?L z7kha<<^Q7o_9*yf+A`|HUedJH`JP|&-HQCVnffyN+YKnc+{o}#^|-;y>nVFg{q16u zot6uK>w)WUcY=?$TLD~Ea`ONl?b%E)# z_jq~n|4HQE8q2xX0zSt38Ibs_dJxlRyu99gRA}$jolthREhF9>6X@%co?rC6j=X!a z^o92RCCVQ#GNw)U_|nVk%?}Ojz2+D2?VB5K=Rrn${}KGe;B{Z0*n@ey$CF8WEKhq% zRUd>i1dMq#4}nev9R)&vtBJ?UsLH?eU*KPzf_;Ly>H%AE?ULU7gQ&m#Oy81z*d~B@ zRIi3|#^h%wj?Y@;7a;H3AUA1bcpQiEuTG;}VxSn~>MmYhPu)E9w`%NF(LN+mUlp!_ zIqDCI`g$S%=S+QZf2*zmPuhqW-MDs1PyKu7Z?FSc5)!U=2lP#k!V?gwEJ(yEXE~M^#N*xAt;++P7i-Ry_@6 z>t)J&z^Qi!5OqxR^5Q?v@TxZpa+BJkH~!H7-9h5BGMMh-<@FX@M(rE>OTLZfh(4a> z%)QluxvFMNzU~0YT+dHlyQH@~BkEs^Pcw7OZ?&VHzsUCl=#J&^|6TAAgK(Z8c6@-mM-q16mVimD|6|ab=1Oe(*p?yg zTek5xzK1Sl1M*>=Q7MO$mS`Reu7&xZb9gL8yxd*6WlmbH67XkSm1LkIXm zs>O9Zs3`b9dHCe;d@KFOzTWz*h-poe7uVaY9r}9>$D%JHyfOD0OzJ(qiEqsY$kz#d z&QR)G2V|eKGrDn%Zj;_-PU!Ej16bt3)p;QO9qUY0LtEV3!^(&U*PuN!?J)5ki+u4> z8Cyp=^(np03!%T)3z@dsj$vM2{BJ{^dH+u&7xniV%;z;@jSN3k z%~UV1w;de%dkyC5nst`Lf2?y125r6`v13Q%oA&}mc0~QXW)8|_Ex}J!Gt0~CZ7+}P zz!^eK*6m`pz(gGO0v|Ei(bpq(?2Ej%%s5P!^9gDH*x$nzCVr}#1HHVSUKrUi3uRN6 z1COJ?M@;th^@ttEB5%ip9j?u=U1Hr)bC{9gC$C-7)Ax?-I1pvCmcx!y!ADGvb=BaL z{qYRYzQK;RiS{>)$woUa00{<)eXiylFR!P+9*ut(8*8eg{&+dA>H8U;U-Vszykj%< zxn^wiEkgMPMn-hYT*wT)oet|Q*a1v(`E5P0<6O;+;G->aCLqSJzgz-3HNy_^_g>_S zkE({Y-XS7J|3T6CcMHnS$dJz*|G598j$6FE`2Q&KuFaHl-O>1u`M2g?Bg0Qs6V1Qd zy(q;jKe4iA^-$9d_r3 zH9w$SVxVf+#((hgdPXOEzEOhb57tE4DYgvltLG}XCiaQ>zvrsRllec^CtUz>?b#jW z;;Z7B39enzGd8sP5Qm-{Ax6(9UxD2k*O_s@uxBsS3k;w?B>3MG^K^~OXMh?UJ5xg&ha!M-zR^ilgAlcnkm` zCg2N+a%+KPUKamHP7GhXp#Jqh5(5)sT)U)qD39WQJM4_sBRz*h4w$3|6X%zqI(DzHC|0g`Kqp?|k^u#*AU@*$pXT|~iMg(k3+GBa> z|CS)}SsC6fy}aJxwg~^t!8a;dj~x<;|4txcvbmQR{j-oaAxln%MC!-+zQsWGgwMEk zN$*%=*JtbxdxAFl6L??`ZZHY!46z62hdu502+epP@sXjC_FygsCQPDJ=4f8)9o_F= z(4M0}iTBai-sxLdMtn{HKQTIpRoTS$ax!RE7Cy3Kp*{0Jf{Eyy=Y(O;mk~Z^f^W}1 zfzSEiCq^gx`UIZ~k#|s*J+gA4JvV{ux}_&|-sI)=PFqCwU>@vw)Ss~DPVf_>3w?cJ z&ppUHIm4b2_}-k{|7n+J!+3^LyD6v=R0RH?Kp#c*tf+s9#{(dViRy_l0@p6-ogRwD zj}K9{rfm`IFHeCOgL@o1KG_~{zTfl0EPuoJ@f^wpbJdd=Kj-E3PRpY4<6D%S*#Z6* z!Ho9#8u%H5a6dupc^P?ff544CkhVJM|2v=u%(d!C-gkmMJMR#UADH8N%6S9>n;Yb_)!kKco^|AB=iFw4A`B zHXqlYChfB#h)1nPxnN*;aqW_xxqFC5E$dDt>k08-Ut&K3Ur5y71C$@h;UyGXxS!6Z ze)0$=swXhVwM%;Ds}>)$|JoK1`YP%RiLyBFuQl)g@uMm05BLv6x%i}raqU1au4k1+ z_>YGD$>$qf%d-||;J*Rt;`kBnFGzb>7kNFB{#u>%cNnPFT&r60hW)vob#R3DV3f)I z@7N0Qi+FJSA|`{qKcask^5i-FSgya}qW;Ms!9dl*XI#6aXDtciaqSi;Ys}dmeFQV` zz+7BQOeVVO@X7eh01Zy!G2PFfwfmu5Fi=M4eqLVB-Xz#lcOCdf{|S2z1wS#G;p-E7 z+L1RgvS-ub;d~Ee^(mPn>dwHk!{}elFM$@}`Qh-rzNo^#_+Q571dznU^yS*4y$(J5 z*08^><=FSDjR4!jsUXIn-SdmT=OWL%r`YWUhTF~oKI(&?(8(ma&oKY$fi+JYF| zn6Tp^k}bm$id7J?7>0-_{QMTi6F%mcx#x!ADFU^7RNF&m!-}$c_<1 z!vPQdTnrKn6x&$s3tnFT?E>2$F&ES^9tTJ5ZwapH`?H>3^q~*cK9tbs0!MxCf$V%YBd^^xxd&|}GiJ_)IH!F+$T_A~I&mL$QK_~Ep7de zm(#m$6wX^~zeL%ynex5?vfXp;qK+@Uyz#$oCFFgSkaGW0eldvycwZH68q?iqT$pR>%9qeD;OUz@Wa=em6jVX$MkqHrwSK&^VLHPgNK8#d^-`5e`^G z)HNl)=aB=4y}*Yy0lz~c4*P-zC2&~FvH%DA(tLet)sb7JQhjSuDRmfLUbuZqJ@P=P zri1^~ns24lus2d_-N~uW<-4TR#i>-MjnE#;HcF{4CUhVbXA_6RK=%CKU~-^m(7TO@ zaF_+Y(aG;Clctk@4zmMSXXJ#8<_&D6U=7yWe8KMU3mo$tT|jS)ja|t2DiKF@JV|f z09~GCk1)|5%+1zk;eE=>>pg1hx{dWb4!S+79+|qR|2YsbiJ$+a+>4+GBDvwMc(ZEQ zN7pSzxnN*0#@4B4pBkzHO-{Air@Dqa%U3J!;FOetD0Z2bE(w2wz`~(u8RULVM^74Am zI@=HE*Y}_gJMatm*O#H3n0)W$4IcI7$cyLe;jQ7(b?C3h+-NZ{7~|R{z2^xQkM@-6 z1>&6gKiSVP{zIVq*${vHR;j83=I}2h;8c$}uI~E`oWi5?^p|t7V5}HpT)U+Ad@zdt zRp5KGgZNtnK_T}FLM0e+O$!V!bX+)$Abg|gK_;BFRu6cG_2F>cLQIEEu%i1%Nw6Z zdVXnd+alkd8+d)uI=y}il#e$uqI(N3ulMd1*6FYV*d+1yHOf6G+A#w}TjKM7=HtFZ zy*w8%+(~hrUOyWoKB{`!Iy=&TVpylw?}W0E3EZ3?tbY#>b?oHj#s9sLw{4Ic-r5?@ z1*rcJkoc?&ru%z&z4y0aUtW)OTKy1PMtw(v=<8-4M!xu{>S^oQk^a-d zzP$c)lI_8zBC+;vc&I7 zw3?P0JRsyI(Vk~P#NcL^iBIFMBO|-*cn!?RoIs+ySoi|4k5M^1PQ9|Cb=|pFyr|^3ZYq!7u9n7$h-}7{Bl3 z^}aua@8$OD48HlcjQYL+5%VRUU-W&AyyuhpY>%V9??4|L8PWZnm)H9Z4Bxw~e;<4= z=jw0X19J{h{~P$|``5l6u>GxQ*9-H%^-*kfdr$1E_P;TVbG`b5ucQM%SU=VSMu$7wp?3N|7}O`oxu0$^ z#u4w)Ao1B?+H06MTOZIT%qzWSg0HhJqrM3s`kFZZ?==;9(Yk^9GVq>+^3kRq(LE{B zw_Suc)+N2NjyKFmEk8cv@ZJi1v?bn8(>|OT^pfWcWqccM@y1+eeN@KQ8Ik_SBD}W+ zpS^G3w0b{SKh^_A$F^Qx@ZJ^qQv=@Pw-_0|FhIO<-q1^YRtD2Oyu3cp-EUy~#{7de zE{XaM1<_Zzw=VgN@0p-z-C*=NL#b~bNcQ@odtRjPh_G(zwFmfSazi-zWYHk*Ng7^y}Ul?^e~U~!WlxZi*v=>dtl~~UQd9JzRO-) zDx=?zfUZi|;Z)I%e}TkT;r*8@gx^0!^T<=+yE{>j1D-hG{+GexDK9TLEJnUOuW$PI zuxR;aaDNBo;=AfaY~S$m`rw@++s!5$>O({2e31 zPu1&lFRu@tAK{Mkz+Q>pS&{Xd_dsy}9(?p&)&x=+asLLiIAMoV1>7-|J6{cNn9frA z5EbFRjCCjKiEwY|gmPlB%vFw0=x@kF-Zw!GXJQlFvN?rut6?C@U$8Q?rxe$Mh3W;Y z8w!1W`jFWc7vSDd0Y3PQ`a`0=O5~g02NIM-U%r~6e0(~)Q>sA z`mTsAu3gfHMZcHZumEKPZ4vby1ESA6J9d21-{V2@{l83oG__scCB`{5F_-?=_GJwx z!#=@SaW9H%m-OL9;dg8ruE)H8RgSo4AZQyo@xVI9#Nc>WoyFr+g40+UlDTpySC!v2K^5nUE7Y`h4g!=#unEx#X%EUO# z*ZT0K;XXjabKu+F)=ho4g6Q+YguXkFcTR?#MxSY^^!FZ+_^606u3ggYJ;Qx~h9xLF zyaW852X2g^J&%Hj!5ywTd=j?@K?}3&5hmL61W0@q-lx61Za*Ov|8^Jl{yS@p<_ zL;aYe4JJ=`d9y!icpCZkc|P0!!a;{)r5!JWL{=HBUw4Hm-TrNOe^X;Q_!ihQ>ct#q zd=KXfqW5*=+xzvIdhM9ODySFpF?2I2gLyRXAJH$ozo`-X%!cbbh)3{9B0{@<01=bK z{NKoV=D`dcMVc1So}WP9@WOnm#uD>C|L7ymiNjjLzKe~uL-@`h?j8Bc&r#FUuI{h~K+<4hI1LfkY zY6RA}c1a)A7RJj)jQx$t_Z_(r-+2&?myLe|KQTz`{~Ko_Z(NrDqLXph3nV@(!@HL= zC#8?NH;k8!xNp)J_Vt;55sw2w#AG)wFL)e+yqOvLaRd|Lk3MNJPzK|6FRzbYKf?bC z@X0xii~}d(nm!-m`9!bIK@V^y&Q#$Ae&Vv~L^TAIH z=KA`?p0km6NR~aqMEoxSwVO-TNZw1lygvH12>%OFHaDvtKVLOoiE?6cp_do^*C6lg z47qRwMEy5_1OwGbjBoJr`k3hVavPVTY=2wEc;5}8&)0Z<(RUy6F3i^F@yEKu`luR- z@pE2Y9~1pvZsYeTJEjBtod+@guYsQ!+~?~PdtOG~HCgru6Wd-&*0BGp^=spsut6|a zjkNV$Z@)gaQ;2^P>}g3{XxJ0 z@*z=gBd8*m-b7qB^s4?3;G+_2}bY zh~hF2Wqmt{OYkVfWgqYplf?eN>0IOu%3&APGA{drb~iTgQ#FP8Sf4N?ipwr2%REQO z_K)}+1tLanu5o&>j%eB?!wz%wk`IubF#tYTwkA=*P5k=eEWTZ$^2$G zPNV!6#A(MpAi+X45%YVT87X~I_prWe!aRj|Nus{TLG(Sb|8IH{dG?$?)@PzYeb0cz zSJgzUpNaHs7S?x7U!iOs-d~*c2z^|u{fap4!Q5;xc+%G={y&d=dyWuE3KQ+Y{BC_# zP2>&pvp(tmXnubcWlu``j_UFAd(-3MCyN)2nxOPdOyiLHr z8T-1X2RlGN_~83Nb64;agT(oNa~gR|v+NO_?Rd@`=k%z_@v9FR$nJx8raL@^QA-jE6%^ zqQ6)V8K1+tLiEi>{w7I%27NQ`H_t)&_NErmJtxvPD~$WF1K8xo-+Ex~gEa34KKee} z*CTe|+@RUc=MptYITreTBuIQ!&E!4Q6{hsuXTyDvX6%`p?R|P*kDzY$`OU|noLC&_ z|NaG%-xd-~qWj*boEzbAA@~km4jf(rA7gTL zWHkHXV$g|#!-!3XP6rJgF~Z)71rBxSC){g~-VA)`M;yyWE?K_s@9=kQ_>Ps)=p%gJ zO7mRvJ(%VH{too>J5>DMPu&@i{|H1s5YzwG_gI_XfIex1($~>0Y|``Gyohn2cPH?< zy#dDo+RC=K*sE-o2_j_pTrPQDqDV3hjbr4cA z{E0xi;nr)uY5%EeO)z4&|zY#Fb>o=(|$V&iyaeD zZujf>RJ|v9KlJG>ksTYOEb(68oOVnFA2Au{>k&M*M4oxh&q$5ma$MVlRvaR@^?2`X zQ7#ymHim1L^y#OD^;qvS!Pm(aF}AZo^nFXmj!*i%E6AMhXX0;M=k}I+8~jwgqxt@hH5M^5q@^KUMEvyqrGky+}XqJM?}d@qKAuRnXt30DQDz znXgCU@;&m*_X)kwT1J1pv4PCSmOj;9PM^I=r2iMlf0p=OuCFT6-xu}322e<7mwi@) z{P!90Upv*FQhg^NAD_J$A7TVM$=jznh_A5!i2p!Pz0tr=)n|3DO`m;3@E^D!Hp}7v zx~PK~#PdJ>Zw9TF;r}`Y|G~%~X!X;U!9o8y6_NhcQC7Vi`bUC~y4LsgnDM?(E9}47 z>z_DkO!SNN!~y#a>$@3K`-J&gpL2+P9*g7c>8R&SyTYYkTY%_uYeFCP^L@-YfoUY7 z&y7^nhkZ44GKubJzkkjx;rVvh0ZekN_q+$Ng?8)&qAgoQb})Z)kojI;u*2ZKC-TKd z)rYo*`B|S^WpS@X{wz>y0ypOe>)#JV9kU|6l*7E=XZwU)f6GJvj|A;$uKB6@9O~uu zxu=Es26h3f-*q|czl$Ub+0@2c#2%xZ@1aWROP#PdJ(zYdD}zthj3 zxi{nRYpGSqU@k^Xm_%oEpa1-KgFP*nYx_L^C+ztV{EX4( zrf&H|dwvGJF81I}_LHVgX&d8yevJ0??S%5T4ZG@bw?Wn}oN`X1)x z^@ZO={cH}(67K;v$Oic0PCyjOWwJzFr_cr zD(YugPxL*g1AmAE=01bPiC$jxpM(6Pg4~2S?$nPt*!r&e5?h%IS&6>ri3oSJ55z?h z^(_R^=fwQq_e$j1`5&XvXwetpel5xum}*4#wYE;``z^wKKKSP5=x4S@Kfc`tKKg#8 zuSfj833+zj_jWiI`h71*d{uqPd#@`@>5FGZxZjDgE0g$He~7~)AYyT+mlyqyBkv|J z=YHHmn5h3*kod0p65FS|yuSFwFut|moCR@_M18M-==0;AU-W&6ygM`XWsGl_i=dN9 zbbsRI^@74^e0vJz_vXOedEmyk|A3FSyyEMTaqmUsneQ2z_D(6Y&S~Mg@II88@eiLE zqg$|kZy6cMuc&{4cMI0A7Gu>HShaNa%JhQ0qVW~$+`jg_0`10l?QsPDE#)Yuk8aLk zHJD#o7@IFM@psz}uJeZd9dtM7mXsP=3BulI1m?xzOT8T({!{vFYL%yVz!;5v#>PiL z7X6O(4LlZg4DC=X6wrUn=fHr;VA0aU7wZM?cf-lo8Gd~7$MJ7z0w3A{{0@mY^dUBx zIJj*O=h>ElAX!U@O{;rxeaS}QoE!GRmgTTxUGO0$&>Ir%SRd3a(+=70gN=4z{|{T3 z#HMKff61kh9jl|f$8y*)5`4e}dPAZet)M>Mjy6mi;SCP71N;9L!9cOEw?zB@OY_6{ z+rl|Y&I?UHGku4?C-(m>TOiNw|IvP}zA*l_Y=iR6jESOq8*i?@GPNa7d9-XW&@#iz4bQ^89p&P?BDO6D2mP0oMYv;rL|i1X{~rU|85Hl&=ElpUX_$E`Gp!=)f%k(mEm79!7l|4-JZn65M1`~4^v-&G5-4f|z%d3A*Q z+bEOunY4Gzvn}*_p>qbG#2xc&OPJ@|M4!bSIQMHozj;k$&A81mi{ph`Lq^s8<^K|I z%%?5)o0|E_YnSxplcTubg|hiM;%+^1>m8mA80-`Ce+$+VE#`ZN5$;YC?H~q%wKBY~ zxx$pb{GKT8FM}`4f0=kP?(cvYij+}G_l5qxh4{QEV4 z7rvwZkf^U2w3@fm>oYx%_-_CbUkwJhc1d5cYq+o5Z(HbFmIHrZqltjXqCNB*0Rjfl z9}?{u0y6La%kW=#+EMlk^k5BY{GmMK`3OkvJ%+kg#DBzNEJ!dHTgQ4u`ihtA`kQ`? z1~qqpEB&7YYA}4h0*-_IrhtYRId1IvBf(*VPyJXI*cd3r7}qZ8MVHufHMWa+AXz7x zakt-&xE=v=_j)NseKSF$v-HWpOMRHf;4_nAjB)LfUbHxzI}+S<%vC*??=wbvPZUJwC81zU?4hQw)MlS)^qmc z(589)u!nt%7(H+0i9MKSM=o&ocyD7-`>~OqqFgWuMzRflVC#oh9qrCTayCZUDY}g9 z^IH%xc*pW9eK~6)@A*u9dR3_O<*bVGPgNa$2DmmUyy`Z09s)anRg(YO12#_Bk@HLN z(H6JPknu{5HyL)Q^N`#f!24^|D*ov4>wl~OP1Z>n#-v#r4F~zk>;nn7M z*oGmWWA^L1h&Y#nfHma1M15({Ix&4F;M9k+cbLTkO_>IVYnm{+LCE#LRVI&i>#h2D=(@_+&en4pP7W zSLfFjCfYLtBt8r83|l|E_CmJ~%Q*;qyJq94{38B1tIr`O2if|f|5)Tr_v_Vn)R`{< zQa{e|H3osg*qzsh*RA8`;hgKiC+9SRKjwGkv;X}+`g<1Wpe%jT@~IE|efZ22D2&gu z_J-GWxOq62J~#4V|DSVpY@X5hYY)`9PY&ir z<@_#b0LO&thhRLxU{X&HXfzqdewwb=T;)fdis z%$+~vt^~gMF+a?}$2ef`t77q%tuOP*`^cC1UZd9B)z#Bb&k+zKhcMHQFF{gQV*H(z z6JEbfN@hXCKNs^F+J_|Q%^iYkV(;(&DepUw`W}E8Z=7D;3Y2}hoMWYKz`mC2tv9Ye zP3y(Hlv@bClat$lldQ)=+O-z=feCPP3GE@5^W7^xj<&Ygvo3hnR8{yHooTPXn#veE8VklYjFXOKJ5)(`)_i95G~o$xV1j*E)K zWeWI+QLB|BdL|-I&I^1m>a*gqt*sjn``qbPPWbn~dT}`$Wt-?S`j2^5VX&>`7rmID zb0=om4ZU7mFkX!Uc09A;SeJVZ=v>f=xc~LBCvRE(%Qzel659h6``=q-;oqP4+6DH( zxrKf7SGEg5)U^xvkjt1HVdY7?I0bnX3Am7r_WT)iys9I%{n^$JZ)o(|1?J@3jP*ye zw!*`g@gbg!k=aX89LEiu$K)R2+ksKETmO&`?YIOaSOmF@`6ZqmbKUcTx!4b*y-1=y z#*n_tv-XlteX~HPBB;oc7!U5}$?l9$P=WaeKXwpqzOiIS(+ixZp^?sQ*C_F_~xU z3;quyPwwOEdNs|qPg4KWAi*F|7(Z_7hc`ax&e8Lp1fMzMp}rSD^!Z`SFZy0a-aH?F z>eFq7`iQHX^^5L*+4|v4%X#hYaq!)f+z+$|YWxXYp_Hs;)@rO8IOi@^TWa~@+`W*S{eL#$ReY&;@D~Ei4^8|j_ zfk(7x3saB_U84r8|M@4p>4VgU>I(56g?szCZ~Jz5`!LusYBiJt3&?Yc@&_aTb5k#7 zhv~xPi)>w`3)d!vbILtCu-?o4#>jK~K_!ZIY>0ATGHMM|9iOxx>w{54O}$Jz6b>U$ zF1`zIiLD>bIY#$O${7P%!^pAvg_-)RLBL|v2wPup#@ck0oag)TFk2B}?gbCq?+zgL zC$?|)DfH`~YMvNXV{I2-8?7JVoP~N_M;ux}>-so&t`LU~5Mlv&E-}uHpb}Hh#z9p! z%|XQjbF;21y3E*%c6syKo*kXwlkflO@x>EGJGKWgCY{a<)gG`87$x81i^oIawIj;K z_h1xxceVAyn|IXfN#d{x=wdkw4kgvp9I0JMa^){XkMz zbRBHvgg0NAT3=n!j>AFQ8hNzC6Gc0Y0uhV-Y<-b`F!JoVK!zPQ9LkOpY+ccHf|V2A z{JCexG2q)PZif~{J5B=;lVfas>7OSd?{HJkw*!2{0ej<7;(IWPyyw{Z;Vo5q-%lK# z03BoGXdDbH_5T$_Ed29-%D)hFf~jZq+f9brbde8pHh7t&&ecYED!k?Bl$mm#_(cj{I9B8S&<5=Afpo4v%4$sQ{=L9?R*gj=Vp={3c=Ji|m z!3fAif3OZ2^_+<-`-@s%XYOawF7h@2AKC`wx-=Zu>mVO}E^l?0ZU3VkST~IN$jHya zOPU_}R#&{Ns_Nv0R!Vs5TxT!*fDJ~TZ?A2|$}iLp@&+5exLz%rdg+7Mu6)Vc)aku# z6*sQswZRYheu3#f5^}N=pHV1Bn}Ix+D1R$Zm~4mLoRY6V@v^SeDYat4+a`JbZ;JBa zMxOQGic+;`Pa1@nL9R>GgLaj-si~idi`}%6uTJr@uGDF^V#3@0>e*9@@&Y4o5%yp_ zAV!eu67@8LN=^N^J(`t#-L`JPSmbSO#e}zg>cwd)%H+O@AE$aXB@-9S>k1qH{y*h! z4QkG^!)>*wj(j_Vq;8N$U3)k?Zm&qmsT14OKA<)ukGOcEXb0wXj**b(66Nm!+S=5! zc<9Qyjg#*{TUT_=uwug7Pw?!(xRE#2$n)%=DB6MXNnvuJtuKDgK>i-4Ud#@|N;{4R zN!=iix=u8Osqprv^tl4@I1RLqk>~7C+_d8i5HXQ60TDv^*kk9-F!ih*-X;>PqaB_o+A#-2OwP9TMgFzOJJHn3u)_^Jy?B24_ZSB-ZvVID zzdY&|+k-s%I@kIU-m#m9!>uSg&G=(*(5?`N`5?yRR$E`K)AIg-Jo)|~`j?Lb_!x%= zK!SascptI#!#n=&)@gZI8|2*@({EU*|0xh-@qo$H@*hE-dM|IrzSg{7E?DK_8$?jY{?_0D*Q2vFgqin;qN#WcJ z-MKjI1V)K+%xQy~=kiwsA2IsDh`}fNcmB%AllunkN%v{ zzXW_w>LRp*{B>~+-yz>6>f_w@gR(b6pNa+IkUs(>z6Qh^*CvH`UZC~mA)oWyzhZI7 zkeGR&HXrjjF@S!TXb;wU`73AHBRsSxAEehAiZ|a@59h7u?$hSyfKR^HmtlqSi+GfQ zfC>0qqJEr9kh4XIF`iMWq{QNK(f8&Afoznic20t-S6S@{jdnSS896;md?Zau$ z4j}Pacy}=7q{6#4cK2!Xw*y~mAAS*!T|vZTJ6m7yz`UI=_vy9%&aUnbebPz&(?EiO zU_8y%5AQPXVJH571DUfY>N^BPpWQk`^c{x0?R+~$pKbrAqFj6wj8FCSJ?^#t8^BkW zjKB531c3IO10n{8S$Sg58OW3Mg73dD_2PR$*T~#h_ZU7gN7Y@2chLo)$dj|I{w4kw zg9P&+pSE6Xm4$a#c>V8ulpWRwuJnH^Wh8Nle&Sz`c*3@{KpgS{$IgL;QN~{qh736 zl?-}auzZI+nz8jL`;dvwhpv5sI!){h-$C@Y?ECOPVYm>rzzH;+YK{@!I)Xh5i?T z#Ao3xvem z8|?5e>_pj0x`_HP|0|!X3_CuluLG2qrO)Btg>vyRAjSni{b!oWF%Tw=6gmWmAki?%O<3wBra6v6yb_i~IwS zx09(Cv%?Hkv;%Xat{W&_XIMGm{QW#TaE4y6yOHPYP@-tZg&<;bl&vrEI2U<`ntGXb zq^i~vZ2>$-u`b+eTd-oK)||5b1Y_|En1@I=uLtOHam{%-3_ zd$<|-az6m$Nv0j9IjDAdKlr3>pmg1D<%IWldUo6cKDj@j$0ucnh@u^crNZPMTVL7( z)&&K2zR$2j?0gdC;(Jg)Ubim~?>GB6jyu?&7s&VYJ^fl2^}hxp7G`hBBI5ik=zfEr z)$iRr(|m8(x}xh{EgSbE?|;Lcs}x}UQn1j-W4o}cXqhK5pDHZgu=T}`cai_Bsh44g z4TrM#TkuKUK(3P)No;evbheJ|RP4|)GK@@R)!)pFi0ECvA!$a9Hyj0D;Je1aW}3dXCV8)R=& zcp~^QHW%&&!dZ1;gA=#R{-d2`AhBKfT3Bhdg%7Oh;ZOsV!{Wex_P4z<7Q#Lk>}!}xM>HmV@#TDeQ9@X$g4EzX8w{Pm4$Tf}D1n0=Vn3%BbF7tKri4hQLZ z4WB`wJo83|@WBo}ZjcY_kitFtlIPYts=c$VA0D&kc*;nw@2~p{PXV8t_46|*{EL+n zKKO*ji}w5;bhwen_Tue=Ock~ptTz-!rMtFVd9|Bx3HX3ziLO)AvK_%`+v8RLq8W6>W`2Xh8x)@?uq%Qz7S%>TfG zDNw$8^Z!G)xcgj%nEwki)*oh?;dVMecFM3tLp|zmpA_} z3_Lq9{}*P=|H=+&9JGUT9%B-l{|hny7beXA$_{$ZL_09A>$*W9b$QSGFKl=B+pxug zoqoIU_MNb!2>XA9i9i2S{&%2vO+7m*c{j<#j-nO7Cv^krDq2NZ$Uou2GhF*DS_6D` zJ)!!q+keuI2<5;8@?3%)kOx~5?Qk89eAqAOx&d|J+N5ydtDYUym2obhc9AwNMVq1= zm=vvTs^fDwu1A36c|X6u0uPi^zu3x3!kfc?RSF*-iI&GiIpaX`{vOCNIH*$9K8uP_ z4lE$gCCbhLt)GnpzO88=qg8g4+PZ3PE2^+!!iV?O^DpPUoq%hno>_H!gxah_eo z@i5ScWIPlO+n~Ht)e+maxAntE*46tr+Ku%@QAM&Gd$dJ6b^#HiZLA!@XM5yjuM4v7 zLl$8#uj?x8i{uQN!oo*RcK0ER&H^6}i&UcCLqNn}cga$JY49Eq=yY2@ zeAIkzlKveDnwBWXhDF)I`G^>uWaWsS(Ht|ts5xp-8>yWdXd*(o&(=b zUR-U!hwr-%Xcl+V+(PzB=@;3Mq&gE@So08m@bLz%594MrbzGkP{q2|& z(m=`kBZwG$V&#ed-y%=GN8nY}Jg}#DFv`W}pa{IUHYt33wmSzc9z@xF_yzsNn74@u z_*?@1#j7J<_Vr3XCczB+i+_P~!9Zb*Ym>q!Hudly4Zi1Ge=Ob**YFwgU7|kB+r@*N zom!v8zZmnq_EBMsYm>q!w)60Bg8aApz~4Dx@h{GWTwnnGF43N?K&!{?(JaKj7$iOm zZ?UZ&KC!^VKOcND|M@tIU&J5tHZdvAxAj&0i>r~hmDSG$2%nFW4nY02Ai*Fg2FAEH zDSXnqKV5tX%7*G9>T3hhXZJjT=$nAN{A_*7Q0l`v1U@qb#lRTXCWTLW_os`GN7>rR z`1?+%0MMSjLBwE!5rP-bDm^ZlBQFZChNuU{^y*)Y0>R;lqKS(ea zTlcrh!hcq~`_skK!8akx4;cdKKW%OUO}F*M|09qm=k;tigpTV_7k})tbqoR(9g_w3(CdEK*jhkwto1}cii&{#kYd5 zsqgq3Cv5yL06#G})yfll&OzQ0S@sAM@xK@(J_p6*HTQn8PJ3#ShyOoNc50R!hd<^X z)pjoS^i%%dK(g6IZvNg&@twr-#>pRZ+8@Bg^_)5RZv@A&L^#DvR3Q?%jPakP}sjs(^LwdxyY^KOEw0dc~*mZKLZhie;Ias zQr_Dj+3#oRwUGf|3D+D_H&EDn=l#z-?bh+d--7Sf_)iLoBQc-U_ZCYc@Dme%|34i1 z*q7yb!nj@PcN0qTQT~DQMcG#3&Vj;b8+E@muJ)#a(Ku5r!#)18<1oJB{_5CzP)RB^ z!+)O1@DKDS@na0+dy8>@TnhnD$tK`KtibOQ>u&&(bMvmIiTsI!w)VDWeBrBUVtt!w zA>`ZK)(zMOO1%3K&kfV(Lx^R`B2o5+=LFEk zx{P}F01=DW{vY+B+qc{5wcS_Qcc87SVo>rsPw)O(FXJ;46#rSY1dq%-SAscCVdAe( z*nh7_oaMe-tTyx#FRTMf4pcVqGblOQv*$Iv?j_&vKyuCyljFJ#$JG+-g%w8r{LlJF zgMR1Z)71k(Ew0mOd$4|hO-zFQrRsnF318U8#if*dlXMyNUJD`yvHgF^rN}!vQLl?j zZz?Fo{h#9Qj4_G*|EC+5Znd^c?7eyZh10xt@gVqi${N>oOngkyGKkBaAjaf+i=&!v zOYTPA-buKCkMX(>bgQbvPhOi8zBtHh7g$e}T$&^&)-E0cA7ga45ra>*Pt5Bj*C*Cj zzav=k49W$IpoG3ZW9x@6?(3dgEO`-SGxPfBF$uU}{#Mxd^FQr*6Lfc?J?eJ_OWsAf zU=b*t-nsvauX*<1EWYHyy!a0b_8q4$z)y_cwEhV`UnB3yM0?cl43>P4a=|1hq0aAZ z{qUs;&Yn{2(@S2=D~g@$^=VJ(3g9P3Ut4*~o>H85l)RZ}kNVxg($!Edm;}^`Ym>s4 z%=0oB-%7E+FZn1h{=7<< zf9at7_#4{#w&&O22S(8E679(a4NbJCnEk4>1|*mSrPNtttA{UN;MvoNvR@P|zCEqr z2S(8E67A^#$^C-3FC{$hEA0Y4*z1}Um3-JuvtDt6US6~0Ax(UCPzWBeB z&h~+O@w!a}rS$m#t1f(HhKC29Eh%j*TYNl@1V7t|TW?5z#y+&PBN2}>)m|}g>zD+k z)Omtu&wHLdI6p7lEpPGdIR*TTky~%5c?a_0vv1Ett`jnr3Cb?ES*aUvEl_%vv+LEZ z-M+Z=F0}6x)GA5Mhox8#loE^6Ex+hJ3wiQ=f89@vUbjq8datu}gHrl@rIi!DdYao8 zmp+QJLz72aBiVkF2=jF54IpCT&KV>=*pHTGtebRgs%3kb1JcjY<1;9|-LvOMw=agB zz$gh<&p+Dn4-he$W95jR+mUx=R{gB?TPfBJx^6)1OCPjy!q?1m3d7LPE<@Q#UR<8S zH8F7O4AF}@zx4J*z0Ppr@S3d~DC}SK^j_}PPo>z?m7d?%`blA{eS&So<1G*|apw&Z z7pwzHwC6+6Ysv<(?L%kJzkcb~Po-G5ls@<${G%P;fQXS>Z-^b3|4ZfE zAZ7=Cff06;rBE(d1oR!(CWZex&h_82!Qgweuk}+lE@dl&pV+wdhO(y&^MC2PiTf!58diIP*+2(z%-xBP>zPt=Ef_|5153n!GOSDI=-^zMWE|>&m)Y)UJhi}w+ z_H2i;^1jw@3HIy=eqz*RKnEGV0vj)(_v9?b(C5t!#W> z>$e1Z_6I*P+S$qzdk#XLd|x1LkNTbGvKc5BOoB4%oMG#SZ;tTn!JJpNU0>^`1bdDH zKQTJU$`gD3fV`a(<5jB08_dNTlc0<`PqOvHH&5~G!Ten|t*`YnF79$yO*Ow=5RYm>sa_ICGG$~e~F<>p8A?sQ_{)*GS^^K#jF+4|JvNPY7_7bz7% z8GW2*)TP3={^sthl&_1j)05XL)&p%0=S9B52k&wZ%5Jyv#GZSRm$6PzwS|fH;J$+P zIVdCVW43K#V({dt|o5Bl{A=&?Ta%36hdAKAL< z+269yt(@?kHMHI`=*3#F@Hg4_Rr+vBB12q$1Q8qm`+wB?4d|7=?9(=YuY8c=WrnI# zKE$){7`=|7yw5@M9AA=2;xFteUln}sE4fw>@q%2)Q1jc=uB(|An)p0KR-cYxmgq`p) zNlxZ@T=`h=QLkHXh~MSN+dQK_ZmA~3rPkIBh<$mJvW#J+rMD<^#KMlUX3qio$i;^KK^m*0br813TOK|Pq~%eVIH>!%$U8uKJu zue=+K?+D|2(5t@(0oQ8WC;6$~7g>I+wLK_j?Eh%}2;cwO8&_{aS(Pqhzc>@b7#wT) z1>Zj+Z$_Vf+i|u099vh7o#hu=IpGJRym6It&Kt??B95qTwQAfizXI|Zn{%vOvG1?Q z`(t1BXU{*|=Yr_> zMy42_l#e-Y^e+z&cXe!cp3 z{HEK~x{l^L^B4usXV$t$&S*H7{WsnpI(mE9DYmP&JlcCM@sm5;bK#>;L|lIKaNh^@ zi2e34zjs1jM!)y`mQh2ESEDiC>$(ABK3eY4Q&{-P7w)<6(dVLUi{$p;Nw&{ljmDg; zVzRGi7u)C2AbIXWwGuJ_T(w&QL6@YCPw_Q|*&2$J^-WXZ8B9kz>;LBvST z@I@HyI1RL~-!AZl1M^Fdlz#?Dun34bu1yL*eMsBE{&xpx8!sLgFOA|^N3`hv&Z$h*d`hpqDz{ni}nzYioB z2*&r>`r&8hIbGmCW(4?7^!$Ac*Yx>r%P;yckB+_}Tc7F*)b}<>d<;et|Fb_u4)~~I)@bmq=dGK?T$#Vm~AJPR8|1nq(jAl$exAm3(W3VqD{Xup- z)G;#jj~R+`i9s+LnB&@{@bl;N{iZzRuMWNk7e5|jurD8tm_WZv=nrGqR^^-^!w)r` z(H_p{f`QVBYm>q+>O6Z!f$xWY*n|0=7(u^Fv}ZGroF8a=I=j*>Eq2{DW-F8nCaMqM z+NAJ{Yu)+YmmOsL zqHOhK|E&jJ{}@vbeqvB&#Nm_nq(Phc?L*ZTCdQ)$Bt8qTdpI|Ch4G$7T`K(YV>dsH!Q3-uR5Jd~1J9oQ!A}f!werNC z>B!4iKS*uGMgOsG&^`xa$m^X)e6@|6AI2PnvRxB!)bqob<4{ga4vOjj1M;RP)Z+j_ z{W$*zCQO0y**pLL>MngA!tvpBP{Qx=amGu;<81H~lRqfg@`vs5Jdm9KXU2yE1nrpx z((4wbbC#_ier>*wOM7kv9odigVE?QzI?u|J_{>GVod0LqQvkkR%o8}z82t=*(7(oR z>YdZ9Ln{C+^DM{ehhF?!5G5MwmgGoJBz6eRa2 zGHVxtkM>~xM~s+)G1Tei08in&-}@RH@1_V6+CAI;LIhHvFR=4tJ7For(5 z`8fRMGUtB<_P=B1C;M+aFvB-$1!Fij6N8Uq_I!gpc@Kb&2Wx8{_+JsATzn43fEU*$ zh2O5`zITRc2D1C`3;MAh3dR5v@VNy1D^^4PH-5d&4E!tb{FTN)VT@~&!f*HS@W-BX z%(D)EuEFRtI|CVvK8(!f$7K_#Y1WZzbbzJn->X>q1}v{Vvg# zEkSbsUE|N%nuYjdEYdy;uXhgc-5MVL$ANEnAAS*ktP9k-G|#DLd#fl0ZIV&1E{}We z&iYAh4eoc)DyqRJb%P3ET~TM{gx^iq?-61@mdjBOX~EdG`GVGKo#6l`HmbhrGJJ?Ni*u4|8J0 zcIt|sLB;M?PWb)$dS6by9uU43(m0jxCFiWxnQ4`tXDcvAtG$FfR}g!!=db9=sNY^! zX9A>kQqO)MsVlKK*t6$2_Z(cs_2Bcqr&n<_u8GBdmS6N9jJ(~G^h%de+|+xKts7LJ zZ&aLX<%Hkg>7IkDz#gk2{@zA|i1SDS#CCfbh?pE_<*9MBVkYwBy_K1@$<~YCML|r} z-V8qdH|Euft6|?o%4WglYV|+=gg^Y+J%es>xVy_>h>QMpMYwz|h^H;?iAYyR8l_&PRioBb$>=7ok1Fo%jX2|+# ze+xg=UiVH<&a(QKc)Sl1%!3Nr`o2{b{#fYtKNWAI?EWl2?Ea_XGn6wXZ`=Cf|Ch+i zILF6R4sB@{|8G$)F$h$QzqR$lAJ22~uN(os>s|aS2jiNUe`)!ZzRDGm_jab8)Mw&f zxeCg~$AB@$wMpTRPrCS5VsBb;XJ7Hx9(eJujKB{Jpx-6TpOtGM|H~|Uga`Onu8(r@ zS@Gi9r10NW4*yEDvC0**hn$zV)>TR`GtK#Xy1Qj{9))-RQur~jRe zzm@1#^XfiYWjACIgV_GRasu+~{@>KrD$)P=8&%xnRQ&~nHA?0FpdCTo#;j%dNj$a% z>GKC=>$X;3l)BWdpDKI6XU`vu9}<3!Kg#A}e7g0A^oO01H^Gm;8olJ61@&Xz)-ebe zV_cgQ4O-isKUAKIvJtw7`iN6EXlKKYPsaZskX;ARPOXnEfcj>D#K(X!#qmobb>|P2$D{0^ zY&j|d)PFjNm>h5G3m!QCuRPMP*VS&ipTgrplnVxd!uT9pKUywV&%;=^R?Y+Mpv$Q5 zuORv?XX{cx{4WO`AJ-?{PwBe~6SdHQy8^M2(yDEm`#|I;3*?_pQo06zMD zxs@Y+&qCfAF*^(kamQX4I+%h=^2$ASUPsFA^~)<*)yPNv&w|8v!S-2GITbBm>e_u3?K@SMQQzwz`h2hD7k{xAuAGyg zkEZrw?Z2mtHPzTpRlN=RCkSh!pXxc6%J*QOU>vBv^`5mqT7GZW@2arht(=w|cZZ-i z592&Q#o#R~Pw@B{`SN_2j+@k0T*Uu7kYFBElJ`4XKU)4-uit%zvbXxc74fKA4&{u= zSGK;=U&Xo5?)TYl-#DDH?pK zTX$6LgR<3<@y9u@^1v+nIPX?!YCmM2) zdtRUlV?5#{iFywJ(RY9Tr@TEt+xDSX58F!bQMPWNFh9)Gd!2h;pz1a7RrMJU&m%;I zb{z*ICI?%25)a%5sOm_zOWA|_098k+I{XZ(+tmX8~1 z85Y`c3rKtos>u7WDNIEx=D77h73Q(3D`IjC@Qgp_Rbp|AtuMGfj6D0C0CDIT-&HrU z!#t{?xO*}7E&x?{&!M{c+7q~p{v{62Sla^?;}@;2XvM#}_w-a_eyciNk3{tQZ4j}4 z#`25bFCy<@A1~*(>5i)Xb54`Gf$DSadAw-F7upxKFbDZ6nT8&t`?1%3v&HYr+ZoZhDsua7`4Cdx6bLX8X6D}av}eQ(6z6LwS& zMc#XUeZI)m%~RE!s|AaInB&@{Xr-I=yfF;N3+l#>Jp!Y z*USM}rw^Ut=BetD;9EZ~M~49IKt0n9Ou*+7_2aC*dQ-oiyS>78SzQYnuBs@EtLlVglqad+No3V#yX%{-v6V~qCPhsR=1;Ep7j^q?Y4fja>|W|umjj6 z_XF*L8V{>`z*h=#>kVmlm^-WO^J^TB+-()*_ckaOUxRA$ZtvN#s~ZoiF&|ZD%=4Z< z#C;bKvDn7em;SXq^4bmVU3`=m2SfIWUSTHwI3Lh;1BLN4D<@iIq&u&#o(Vp)CZpa% zK=j?6Cx~9``Kz~2(rZT};XA|DRc*c6?7`6PR@u>=*H_O0-!JgJqlWBQ#JrMtoC|(p z;?^4yk9o-JO0bLW_TqiAY4zLXLCp>Ly^LRi0{ou&mp|QmW~(oNeX`f*XHb2q7l$Xj zc8PPE>S+mnm^RL8jL(%I#^?eoM{vIsd8cO7$FN?@`4SJT=)`t`b%U-OsMyaog{f%O za<5%H4?gex!_{}-nlW(e4AF}@zgphQgMO(Zr}f6#1?Fd6H&C&^$J0CAYZvc=Z@)fU zh4YC+2Jyi9Kw&b^%9D2S8S>@*!U%-N)N59ht-bs2HsJdGHkzDtycId!a^zkR*2_~hHV>R$9% zHxEavzozw;foCGl!<#vtB4vlkSCDZIfp;RRSOHI$i0`(r+pc%K>g1yR<)D03g`dG# zZ+;)v?fMVwg|A8YdVUh8dJwRJT$iW^^YvK$-oKs(uKLxNY#Tb$libKgz9w5Y7>gK; zZM9;eHGb*V-(wFz+3LECdZ&PhL6hYd|5}k(rR>JWJyWl>oO*Y%byW<;Zg1s8YqV;; zh);Sm@NJkKn=IijI%<3yyF2O;n{BOJHNK7A3wc{4+9&o;NBK^wj@UTe){oYh>(=40 z7g#0AaXp1N9Rwm)ds#VR$DzoRa|3);%6^|lVnck60Bx`BAofSt`q7%FX*-4?AA3K< zO%nC}0Yu*qwfv&*MC9$I?9I@pVnThVg2dN=V-~JWiq`b*6OYAup!(gcu96|shJyCs zTwP&sq7jEr_LDO}_ICxX|H4Fjus7E}3-86Ye)NlCcb{_1bp#?HtuluS2qozs`M#Z6 z9|J&t?*fUB0Wrq4NzpGpa_6OEUq{)|v4JYf1J9lZz)uYBFyin@{Ot=)O)*oEM`BU_H@1jPRt5HVS3>x+KO)no7T>tP*l4kxJpWsqPHD2!jW z^`r1Uhktr4@cqs6_g!4mXET?u8vXqMv@k)R#y>p><>F&NjB#yJ6#nS&Pj3Uhgx~vR z3w9njd(uO}PYgaV;>4cx5ad0dZI9yWm3Lk8w;qamK-YlKri%Xf)2+YLtHM6PJfN*< z_nco8?dIa2{w;mW_QS+K&G{NJfjpNGU&sT-e!bZ9S6qIR59bHEZopWlM_4gY^pJbb zE!_e=PkFfKfEU=KzDtxh0<`8L^qTg7a{yge%|U6i*Ta77mw|iE?LzER#!gJ`kJ%o1 z_EkeZut~e~1vUSqMo2IQwY4wdJFSa`f$)%9u7O;npjM*{DQ+IH4^wC7;ZUaF4R=Fa7#wT^Y`JJ<<~66CnmgIdR=F&3nW(f%8`3RaJTAdCegD1X7r!q<-u~J8R5V~?^^rIqI1xOU4{J69 zVcnnp;U^rgu7EzlI$*5RS6KU_wKviJvQN(iZIj#%EP@&i?vvBAL5#s=R-WK-E%JV! zg@-V)9ozyE%!4#}Z?W~GwNG;Em-LM&yDUqNv;ykC2gI1%XzPpq`N+FAyPg_OsQ*Eb zU?4s}XzNF7f3Djh@pu$;UO(_ad=)11tvs>kS>)fCZBIVgXb<+Z8UxYko%65rKb}1w zgKus>?BQHZjGm3z^A_^v`}TCUnV-*4_PmF3!6Z<9;5}PETIYU!?mP_bnDf-(UjO(K z*Tmp0%P;QT}MM|HcE;JXQNdA4?O1 zZ|(VJ;6fBz_m%yy1TjaZ`6a%xO_c$Q9tJD z8o3{D#_x>p;nl2%a*?bs#}vV+jaj9rU|IdkR4E9D(n@@X(%0koYXTm9~1c z-rjC}s3`}ZJXh_@vExHc9m+Z0mfQNOJ=S2}t|{>GFyBG}AN7w12?hZ%#a7~}xdPDS0L0);5KG*)YL%H}E5aXKdjJi~`{%T(P??u`0Wc-Z>7HZWvGT;8-yknz{gC-Rni{Mdw9i2ed1cO~kZAn_y>`AEW%uD1_3sBFCcDM-ABeo) z`1Q=UP{2q04+RMZK@Bl>`}Ju3XFdF9qs%le>N^%hpAU@bI{|sSW$APHpO13!F{mNN z=iB%BWc-Z>8TkJV{KVh{D^Kvh1bGL>?a@5YpFS=XZ1o*@HUsIk0{4kO z)$iEVTm!v=c~C=Jud((=8yw=r{|c0y5cflmbBxCgAjaehTVMR2gS<=pdiE)Li9hCN z9fP2TF_yWALZS_xbK_s_awz+qMx6Sd0ul2$F@2bSYp%%Fry2n8Ce}I7sm@}sA5(kM z2M`At13Y2N;9s`)4?u!(P{TI%fz=ajxTYI_Yloq%H@W>;1Wf}Z9$$hOgV_9E^C|M? zWZ@x7fk*w@_+9Ul@DA~URM3QTPxC(U2G;A!W~n~zk)N&jj+dTIt}%o zOa;x`D7kU=>}%q|IZR?6C|iH9Y|(}@yzw9Fikggdg`l9~3jfu8Ikt(|{9n5Q@;=S< z-~S#$?aC;Z7zAu%xHc);@C~p10iT-LuKm^i64$^S@?9E^>vfQyu^y1`Jt#ZjZ|w#s z7as%07}q968*Sjle=PX=SpV2>Qh4#N#rQ!Cpx-6hvoUCeEdPav_Fz4reHPvvTRqz7 zIEQ~N))lquWXZAfZ*39EfeH9rqW)6Q#-<+ccV~VNp>_<)1%sd#7~|TcXn2bo|7(AP zvgLFUc4 z>a=GPh!`{*armS?6G5eM|1}Ts$9h2fEWF#<`qA+B-S}IJbwzD+T#g%mYk!M!ViKGG zYj;83M8BSXE?=K3)$W0E!5~l=@8R^1*g>E7v7MrCBR-Po?*SnCyo==*e-B2UT_+GN zt&b6)zlVXu$3S6xn5`d;I7{ox1J6aEvB~&554`?(Ecl7R!B(Ewa}@G+$@X7y(Vi1Q z;&V_--V<&8XyfJG`Ccv76}1Ov%TW;^9)AWAlM`%x(SIiLj`Hhuc6IC5)F?d8MY&)g z7@uqFM;jmLwf`r;_ZwYCeSZVd=QAz8=)*i+Yv*a=uk^Y0e+SCNN5S|GTR+Y}hI))+^^qrM zS^dlSF8~SVK`m|do;y&$a`cd>YQc^=tV@Uy_^ZOIt$lz9JjvLEt+=V+@Mz8^N0N=<5p8p zV;a7ZM7~w6Y}Cj9-u;11F4J+N9UDL%Faf_ytiLA6o)7qXGUHUYrLC)CQMZW|6K(Q> zJKwG2m>hpTFxvxhly>EUfDz*25@J-B4>|IDWM*x0(Qcfl!zLzv^4g?m(zHgtBFUIxa_r)>B@=TXwZETG41TCX~iSv#i!8TxQacxqx>Gy8Dt~(25@$aw4 z5Yw$&tyk*y1V1sKYQ*7_c63JGt?)?qcv^tiyW+d@BT3 z#^X>BV=~RtPx3Px2X7^5Oo8uB-ZP-RY(<6>Ywi8!zi_N9=yoWz>5Ch`t|g z`K3Ldj=cSn^m^?S?SXSu9%cNO=Bv6Zt?hw|xjT=KHs8S;2e8Mjo0RY{526u6RXrcc zc~`~cVhzuSL7m%=N1H$9jRUxEQg?cSocMS>7ktEbwr2+Z631IE7YJ}W2MqSR{_m_O>zSFyHFBK^?Jo^KrDrG%qecqU@}s=SFk{q2*j{h<{TcQ1QoSklTW_4(=m%w}_`dej{f=mT z74%9h0%DJAlcKFAx_w|h&ZO#o%wBh9cw`oy#G@HRpJLDd*B_3&wG-Qm`n{)m+^g5I z2&l7u2V+hu+Uicvp8Zi4|MkvTq`5k=?POQ*Ge#{|p0tAgcF# zF|YU{_rH5n!6nmELpD1uH3av1hTyDwaNXvq74f@ND`xzjl_z>Y|7APe!`dFOZ`SW) zHAKHY!HuW&XCqE#@4z@0enJBBxY#(vSCLHKpLH(aVjEO)0v%g#qQs2vn)uvk7eKP1cWdlEh`ai4x`6n7V z(v7FE6F&Y2|7ZvH{R*R#tsK$wXXLB%0%J#Gx~sk^vtiJl3qVpgAolf_S~=0k)4lQZ zA(ZW`%c%ES5HYyG@{8U}k@sicZmZV?hI(;tLe~ux_U?XsH1Yv&JbfN~`zOc6N;ZL^ zU3Y?r$@QLHjLYkw!;|a+AML@O9X2tEZS&Rt{1fGrdgJMhC|BPz$imh6M?0`zR~X%G z<%pj7$XECEP5q9hDV^P&<|s#T)1JpbQa7k4_TKjba?Wx6r4f4_#7z?Qz6v4+kHz#p zg}nK`|3aMkf2kYP6Z@~NoG9lp*Iyb(qHJbzT#RHB7S&&V06#H#-O5w@ga+*S z>aS0*i)_7eAD{+nBHTv^8qNcK40;*l&R0Bv1N<-X!2TVWFez*ryzc?zR_gu=+#5pp z0qnu=665$aNPYhy9`6|LtCQEqp|h(!HjbbW-C1-C?m<9nB6(x8=>uCog6DC8kO?wS)V#G<;gtd$)i0b zAYh4h;nHwi7r@TfGwUmS$VGq4L4t+iZSd9squO+wC}%s6I@gckLOImm1Og_I=Mv>( zE^o;3^>g&e98Q%T;}tLKN}UcXCK`2?hX>Xz4dropvGJMqYz-nN|3eGky!Vnvwew0_@#b+<@ZI^@#_^JO;5HZ=y)))O)mo=#O^icmqoK}0QAnM0l3mcfk z7H=Jpcci{wM!xBw#B~KmGozArVD3{`#OD77%>!Mke=q13Z3k_-*Vd2nZ}RN80cDFZ?_*vPOzyIB#Eu7$ zKg-}aajL;XanX+FK!QQgK;D1a`cc7PcmJpX>w<>6j2yNLPZHz7xsh1-^FQN({eQy) zrXIdk=C3-a|2@!iN~hTJrl-HdYnT57-@Qf-^=C+uO0P-ds z%6c#odzMuX1fid<+Duf>l>RU*ETd3PHpLEZJqYpo!qzC)VSTav8@|$t=YJ_6%!Sf==lQ} zH@0Jbe#o7-@Hr4-kNPfA@8%%2e~#<*;zmBqkGgKawPvH6kE6o9wcb4BV?M8cK64!! zm+Y@Y8!?X)6X50&+d~6L{T@=RHo0ieIFPI<#I|v^dQ@nB2ZDT9hcs@^c*Nwy&L}ovI0yL$B*Z5l ze6;5RkYFG>-F`eOUg+6#Dfo^k$m}SKvgZo$6Qgrt_FRoT^?txuWj@nEduD+Ilc140 z-FzIClzaBvh_X|Q7T=!Rz)y^>j@g5`u2KDdV9cIEZ4dVKz=$bmq|Uq5|NIk`c<-BU zoR6|g%NF0Bh2SSfbFDmy*Q3b0Iw4*~;3GabhtQY=N~hZoN2T6#qmA!?@5a2vx9219 z6Qf6C_I!%Gxe4}g{Ogrx?fC4T!j}F}27UX;le4V;B_3abBqo9K`Ae%TDm~1#mnOz< zen0T|4*c}vQ!7u!r)dcC9!TBucp<(2h1VQC5*dG z4)pLfrJvVjN_~U=mFHtTSsWBecCPii4di}xmPHx+?zlRo?+9+>-x3HV&1{sxfR*JtXVs>k~#%=;Px z@!6aA%eVE~XFK@TOCIkN@#qFWF^SFpO+CmfO7KIE_f6ZPTrdclsMCEPKPorhvtfL& z?{BJ19`6(F*#-Q>Naj|-i1=XsZ}Qg%rm`OIoAySzULPo(ds}#;(M29UnD3j~lgE1_ zGNZj541Qwd)*I4)XCSX90UtfyH}#@iFbSHdv)8ldBF`SoZB08QkN1i8{1N=bXoi(1 z_MC*g-4pE5<9*X5C>KnEChEMz){n-l;@NXK%JxkjClc+s2K>b6Br8wsnT5O=3HIpm zp3hhF*=kjnK2Z+(CB}+npV*(VkJd2>n&|TlR&9jeUb5?_ChWzVj_C&;cY>e(xb=qM zf%(7bqy#+7cz++tB_@H=d7o#`>z+N&g75Nv*n_!8Ve8f#V$Y+#B=kcs3q=v(fwg&8C-8j~K+}|EAZFr=F9G=`-W~nW4_lI1k~BQo~<5L&h_jW1-|e4 zVb8{p1&koyCEySF@Y(Axwe77PEwU4}2cYEJ)YesPv3V;iCaT)f-8XEW2)iD1?V`CD z^?(KHyF__gf!0gZ>kbCUm$r3-X87D(VZ}svpXvJQ3iDs{KA=?-@yPH@SC>!p@;{aUK_sNDGpKOvp&J+1|S?{F7rhHZv!zV zY+sjv=2@-L*iZEPCND|_Eh{l!+rQ=T%F5yCy4w6LhtHTXeA`ur4qv>q#TEtuBcWia zB@}MCWs39a0?!@I)Mon7@4{ooLn zr&V2%%NRax2|X%pq~^9@@+s!8c~O1mEi&5PMnP^iUf!-&_1paq^?ALE*sy=vu( zUGF0A;dEPK`=!3GK-5Wj*tdx<44ekS|6^*VGq^(y}sTR?R{TX^V>V8 zpZ+%Z;jtD^83kytI$_)xhkoA-?BSP7XjkJnM}9^>6B-2l+!W=&p7l9aj`Qa6+Uxaw z**y4xeNOW}8BIzxQ{_!TX0zZpHV$*bxK+Idi0-8F3z1J5>p+YtXB;hg!0Yp(#UqQ6Y%`eYp2*-jw3cWbh3%|>;S4xC)?AT z8nW8qkh2YV;Lmf%r-E0O$N%SocCk{H-9N-*cMxL&f0V7$th%WFXb%tclW|QR9(8F9 z`Hsh}Hfid#;|I{}Pv~5FYUF+0_<`#~(34tQt1*)#d-4FkJ_qXwUiCQNP z0$-21*XZ}pIttI9+OXT6`|b3*ynfCrcK(WW*bJfl?)^sUqJ;K$1~f9`LraFGoD`85 zpKm}rdGYxU*KD)yeuJ7{fHPvG;#1p{ZfmP=NeB>dAHSTcD{^P5YtwKd+!IoFu9iDK zHKgMfW+%j_cGn&D-g~D#mpDLu_^rh*aflWzc8P^IEq!CKqL#ifSWz5fm@v3+7(_&h=xH3J}{b^v754SH?qCG1v=JiZ|~q5a~s;1OKflN zgZ`-6TSMld0@&Ezz5ub!Q64`(w$-Bv)AT-od@q7dj<;KPo}+5fu5Uq4I=fo1XB>~d z06ScQT`ei(Jxh5l?X}}$mO)<&&ij>Zlm{DeZBjI`Mn6YKyFLcJ_@C`+!I|3lx3pc< z-yk-?j_gF-aDFiU{etBE8|~W|<iE_&026SKmJ=UUf3UxM_Yn_F45l#Pyjq8r^nah1ttv>+gtffhm6Q!U%UC~ zslh$NvA?}JHDv8vP<3j^T5E!)J8{eGKiWA?+X}yw%{T^TuV&d+ik3-?h~6_{^uIn4>x3d^yP5H@9FeZXwpk7_;z6zs>>euKdbA zsH0yv&j7Z8s*kfcT$>b4YQ)JJQy%={{(GJ5b2{-3D-LxmtPfsr4%Tue=&0;-x|S=n zuGsT`Es)=G%p%&uER-__^qai1jG3uu(q~?Kz;lEx=PaT<+=B96uRYv`Yub9Xl_$8} zh`dWXJDQU^3~{>~MC>S!ym#CB(c}}{dnQ`uqU>tVo(bLQI*2vrA1yf3Zn@mEXCbbM zQSAA@mifrLv8^%59MymE{2wq0lsxjj?(FH=(8K3Zl+E?*nb_8-qbB|L1C-z5+4B*u ziP580p5XHi^5%CX&p*AX<#xcYwC|FeT5nA9tpk^QYGAIc>*1ruKLF9NUq3lKQ)d&X!a#U^W>^ zHFg0x4EW>%uMa%j^Kgx}2%KHQ_}01=@;|L>ZB1&4#GUgf+5+W~7uP05Ti@iq@6d`f z^41YvJHTOWt2s%gJrh9dd-hfQB_9_Irv05=u*G|TA7mKt#?{yL)X!sKXY(R+ui*awN9CEE9^N*`BUFki`(bCagN(L4e8o? z&qHyBc!OVIPWi<2R?p9OQomAH#QPOcuZOpGQQ>M5D4Xr+!M?YZGVihcB5wimZiSx0f*LH&x`{!e z|DUV6K`Z4VmaU&#Ini&-d)pA_wtG=_svl=W8NFtB|DLcgcZXs<5VDFf`V&Xo4{E*B z^Y1%c6U$euU26T&c02N}g?}{@>+wUWnRj%1Q-fbwm>QhBeQL;r2S5#=lR-Ct+`h&W zIKcm+UA199ffy=(+OThE`-9aH?Rd8y=jrc{py!>xZCFpXBBrSC68PHi3`46vzgzAV zQxuB_dR@QcksXO8iE6eKoYM|~EjXeb04X?~9RMjfm>mEqIG`T@DP;p9C7;0b>j|l> zahhX2fmwPf=CC@I8q|~uI?`<8N$tD8ssML(>s0s+h$MyKz(`t>2A1euzQ&T{&>t{v zd~U|c&i3w!$@5^_JT>O1@u=-&{6Ei(F{x;$qvZLQK^+)B*Xb)R{cHg+JkjrGt<$cQ1@xeJs+mnb7<~Yn}E@8dV_B8TeVcf~qXTuVH>4ExcRP>cDgoqH?qxuf=xunBV+{BQ|=wU0vH?eMF%Hb3T-TDP=g zAI7#wd2O%Y)9tUKU2|n0upFF{l;l@G+hO+D@bmn~cAJgMlJv}MDNE8P6QnFbZ%mM) z`yt!!bhNj}-8!rt`&#x*v{#qdeh)zY)2jW(d!@ABLr{*sNqOyMphIl+Xm@>1Iq3e> z;1;#B___Vc5Sj5eJ5B?$ejBj%%OOuCwwvofTY2r~dR$}dLpyPa?FM_a_EDn6BJTzj@8YC*ci{d2`gG6^d0dm>+N5auFnzv>_SL~Lz&rQuD8@C~805ROE3P-g zJag|dX%}Vo93JhsgLBxY%CC|vzi>Z&xsOx9SmCpdGL*?(9E zci;>ieMjL&OmJ;dH2qzTEAZ+Wjk0AkZaTaezujTacdos3?1^i%8Q|y=ah(QQRpDBP zr#dswujm)X6t)@4!(N!zCPlxyN7nb)ClCJqWwe8B2cR9GgJln(OEP693R;p?U$USj zSokFia_0@)zjR=~)lulh?O9x-?;%buF>Wt_$`H5gsHyc|$15mDn^f`+!sjctdbD4! z-oJcp@|IQHmShW)h|-dr;w1`Nl7qZNK})h0OcXR=r!7lzqL*mV|M}jAem0>1ePVal z&n6V%8e=5-l}qSn6H1XcP4~0f+ROnGM2b>}x|g9To@ zJ{Q**v(b)SV!OT=RI1jqJ${o`Ol;SefiPxIK>dj+b#3ZLht1aO^tF+X=M5&Dtn}&c z`HfWf%_m$bb)m;4=$+Jr{L@5l>|5z-JvLz$%F(A-zcU}7H`?maar5+ZdenOjNbcWf z=Ozi7^as!UO}LDD)$`$X&6Aoto4v;!6*KuB1;Ga5*oo&Bacxrc$462ds*612 zKZEo0ON~5zpQgTRBEPSkbx@9TflD6(?VcL?*WanV*3iqx<9bGF=wzdi&3 zgHGJP?qWPYwECix{+-%HT@lwWz(Wk5vE}MHjqbgX$LA9iewqHp4_5!(iy?O9RBDYQ zQmGY=Os#O<#;Fxo{8MU$*~OqIJh^@RI~?~`*1(h1Yi^iYafMY-|KQY$!;eDUXHzTO zwixyKeA0xkL5$^R@V5r!o$H?Z7wzw`RL~9T^zMU9z}|1dKUIBa9ps@tFpK%$)tuRP zfM3^L;QK=NKP_RU@jew#iqrmAz$6+0sv|O19jRH`7fre)v*MS@Nf;0d(W>07n1E z;<4)>c{krP$(B z!Q<-ws>f7W{8f+jC1Kgq$1q~6EE?JW_3ro4Ykl|o?zS0Gu~h~pE`4-Et7Q>Q3=Q6& zLu{1+GAy|#S}lt<%-o(|&hF8Z&c)cQ%)puH%745{T-c-5KuT11S_V|2y5%yU5-}SM zu-EEvctCAbcNzy);u78|GR-Qx_4wy&I6s+iqIbT=vjUz)x$mLK`7+KOI?eO{IAiF- zSxC}-jU{iAG&kE++2t=`zeyG;#{dH=QqBnmRHQ5f2UH{)`#^^Wt$oYXpm{iVI{4@I zpx;P|iGBYM?FVPfvGe8Tu8A23%xHJrk*cfCt=YD^*LCgg zj001{d4+a2_`r3+m+&0o&+V?i?L+ZrHdryC`^>Fdx<{dX;9dpVlS^!0 zY&Q$o4%=I6n%nB@3Okz8o%J1)W8XLK#&aQTi}bd{ee`oT&@j)>J#dXa2YX$jpLkxSdtLFfwYw|b#hZcklj__28~o(kPt_H< zcuox0CPioeTl^ffYijW8gPHvk_=)B?pvbB9_rOYAvPb?@KjWY5=z8n#ZamA|o#Vy# z@3=-=#{Ef`@^GJ-_c)(X@s;mVs~1Uk*0;u0XAHD+Z=CvQ(=kMkiag&X=dJX~cM_)(# zS=3tz&~7FTQFTQw+6S&piZ0kHrN+TQH{+S>|6z7^yIGpfoX}IyYz9~&&pDQ+ac75v z=Ntnok>?x(E78p--y^=)yY@1v9@iLiFuu6Nc7=0+?yoc-t|#G4pxeCvALG#!&Xs$k zJvH%#z@7DNo$Y+TL-Lz0*sfZ@&o&7ClU7#OMqhN%PN_|KG3ZgWD>Z*7w5z28q^}`q z>0nNjs?O1tCU}Wb)mhqrOI7D-11{ALPuw3&!u#&JF(yrFGU3MOa9kgQ`RrnjM_p_; z@?sOi!uE0kh+`4j;iL)b+LT6@%#r7{1|5%fIGouD?WO;2W%ukQ8-23nEZLZoEoaF_ znrt~sHoj!bF_C7RuLEH$L0ny8oM(fYB+gi^WQLk?#yW*#1IL$1C#h>wKlhptod_T=M=P(?dIHb9PFnfr_H0{S_CML}XW-_Cfp0&5L9AEs+RvG|#+Zoq;1b)% z6wolVpZ40GiS-S5%(p(Bwa_5n1*&c^nR5R}T^l*kRZaT$bnvd`K^I{ho|oN@`rkdg z0AwS-wArzX!kplUqnpXz4n6dt4_w4gYm^Bj5j^`$Xf;N zWnz76I`ggFGJn2?a<(bT!}^<6Td&vOS<*J!q@AHYvL9p_IJUp7S*JU6Wtb ze&f0aYxBu^|37G-)L?uo25CUr`636zC2L}f6v-3f{S+Z2 z7`re|xx{g69P-aWyX%_R*dG7l3gg{|a<)yxlkXtFwMo(Sx4HLpEqonqbF+ka4$KTL z<1zg>1%y5XyIrCmr-Sn0M~^y3$~q6|L7!vWWjpNY1f6NCN3+k<=K=ORK1qJ`Kjhg1 z0|($GXgk@0mhhA)ThJ073}p-Anr}c{V~-sWL1x#W_6Ar+;r?pH%8smt(!R(ZIAL>F3#y zo8uGii+XMco#f3kxRB=m13og~4$Wn8ttDJn(|k14nZ+e1wL zW!%Ci@puI^Hxmwie{afq$VY6HocGkVsTj?fffj(o-|fUZ;e&DeEgc?7&h!h8Bmw=} zN5lmHkN%xqCJ5k@W;!7jQ?Q2bdC7|h=LBGn`w}kYrB*!cS?vE)s(q%ryV`5g-E|Yw zUG-Dz>br2~H1>^I#%U7dpzTsV&X$8I+gNeYEvqAvNIZAmIt95CmM%^*E@c0WJ5THT z6~Anei9?X;C;f`+;tK9}y!#jJ)R~rr_L&eG_qXiE-Tqv>y9q-Nfceco%tn zTe_wtcCbXg^Htqo3gvDOa_6kkZNudI(!6iJ^>oY+2M=`omqFx{L@s5_<01zj+6f|; z>=4Q|q?pK-j&9hAuMwbGaQt{5h~wl zOszaZy-#WY+ieWyC763%$g-Z5S;`SAZrjo|)C6fu(MDs^{N}0J=eLOAS#EyY`nR~| z*rx7->Cj?++BzTe)y=AXPHt#vpX@Jpx$fBd|Izj(@Ld$=`=c%hhD6z@xHB%sECTUwMwl;tJYdXYg?^n)vC2xtrw^W@_(N9 zotf|MW)uHEHSZ_0JNxXs^FH&=?9Q?K-C)inZ5a8n&%&{j-oI}&d&>c?hiP+=?!VR^ z^L-Nmc_XwD^nX3>I2Y*;{88Fb%oE?c1tsP4eeQJee7=&ADf-@{gG+&a31#t*6+0A5XyaZ_I|8Nzdy3w2-D@ECgMLvea7g1-|9@t=6lp; zJe%)XnF-lM$05^hgP%kHCvw_dI7XiW|EGl4V>!ZL)>jArD3a;!72SaOa;$-4C%yl0 z7-oVHj6=FS$oso)uYN1$;Ja!~s{>a!!3-?MJNBg^k~&4%)f6+CqL@;*Q9 zRfIXA`#hd6u%*FQ$PG+ z?Ic!`|NE7ll)?Y04a76}Ki7Cd2C?gS8+>?Msy?O%IHvF4bZ*5S_uc6|aoueh2Lc)C zxsgRCoJYM(-w`^zhMC`gAj3y6ZhA_-8TUA675Y*y1Joev`(eTq5fr)1}RZ z{DZj`eT0w_wAbm|q1>;_m^(EjpHYM9W_LNDe|sa{o1yh7cik`n zbq~h*Z6O|q0E12FrG)t$fY5VFX5v4tB%h-YP*==P(jMj2dq4f_)c?_(emKte4)MuG zo^C;ceDF=O>7jY(^dUH=Zw~kQX}jqU?0^pV9FOzxk>tm;$9w(We>yqD2lLtKhllt~ ziSZeZ^9P6gGXlr-(Qu!i`Y{XGpuFtdQ}Mz%{V^IreGp8iPU^kA-hckebQf*bZwA7U zyv%fb8dG$6g7`QD>V^ORFa3k@$MoSLJ6LD2WmBEhe7*Pjejz)UlTFXa!;=kfMeXDP z=edcY^3Z+`f;@_g6Z^Kf!FK3eopHD+D%`NbN%@=MfCYitD)XD^DjZ5 zjX7Rl{dgWQ{0DLG$Fp#(Wm289eEQz&SBA=0g>-p&_>a+{0@BWM1fC0j|Ce|u-#mQpgs+z(-#+cbG_HUWc2IdXa~RQ zfpc?gSy`UT5m?scKE2lO`M}D@^$(R&+b7m%rmHViH#J}H{cJabue3p!FXl?q&mT7+ zFKg^1p9%4m_FVY+KXE)?ntnObhpIuY2i*H@SycB9&$IWl=^=ZonTOi*nK0jb5O{92 z*HeDC09!dO+OFxxhY_?)s{63l>;3G4kUjME({E9GJ`>u*di->rd(i8tz59XPGYpw-Bbg`%5SfCZ}DDcf@x1`+3BlM|dp3?gzlNY^wWi z$nF?xm-={KG5vYH-*~IUKSQ9+x4fR*&u185>;3(rZFw>Gn*M?4a34(H==FPVSZe3r z^vk;lFZz7^eaCa48hKzIFI+zJ`6&KB;BT}o_ly9zmQ{3d?4D#D_6GizyAL@9n*`;V!M;z+DtX}8N$=;nq`tQ~V;7{`8g(1XIRpJR z&mp9Qcu$1xdSCEXY40EeEt_z|v6J4!b zWejFyhIH`G<#S($?2bmd!D?6T7d{i{u>Fihu==y>d_Du7G2OS9^V4yjd7#gpy}+OE zHrJT0+x}s;H#-O(%s9=T3q`hV+lK37+nd;bG`^~GTz*|y{+#l{?80Zdz-AiPfx2u0V5X0UMuot8To%sX%GFpl#%vQ|NFGZugxw|d#Uk5 z)ZRDN-o}ZOGxE#J+q4_Z(PyxXS6h4N=cSCaM@(g>Bg{@wd#Uk*OM^Yix5e7~UuNN) z`SZqARhHCO)v8q~AD-vWU>W)U>sdbZ^HN6IBc`&`b!NAyz0~-@rNJKdzIElxDXc7* zIJr&vo<+Va;{!-edygZqjI>8grDrdcPtHFFoSbmI7NoApo@bh#Q9gfms%`h%J^`;U zIgtsK`&H!0vOk6NKE;^+S$ zUzVNY3flV+fn}q;)L3KZSK{S*FJ{LbZg1^UD{giM%PNgeMlXH*-(q%QF5C>G0fY7{1#)tR7)^goBJZ z#U|mcwTl?5V)Bk4>{+&4lT z@r}_e<4615Xu7rH{@ZIYp66|6%$y#`W0Wy{Pcr7z^P&HKTqAl6`$7HDrt3ksnl3XI znI4OKny$D1%XB-Xhv`=JJG0}OnrQm?(T=;BF0ZaNT@U@e>9X-BrpJRHnH^W|Y`UF( zf$7#T*6jFnc&rjv<}v+@`MR_%_?bSjvdcizBXZr$OpPO48r^rXe*P+#{|!SrQStM5 zvdb#dEox`1I~Ch^b@e%F>ZEL)xrv=J3Zi~@Nq2bAMKFktU!QIrJUeoW!HV<{w#5)V*4G# z<$9;@{v@{?uqd32^vamc< zPv{$GvTW?@X%BtlOq5OR5mVWHs@XkSt~=bR*uH0yy-@+4Cye9pFyI_Ip@+Uu2|@ACNZ*FaP)nq}V$a`J;@p_JtnH zHvj=;6nn%}dVdldFU~sJor>-EwDvw1d%08n;-&THiO8R2JREwohjoBiD5KaTrn1-E z*!XEysxNkFbl*E>Pj7K@PRe%*@@E+b1ERfg2q>f2Bc`&~i*b9S-Kp4quZX>g{BQ8i zp<)kn<5?_Y2J~nTb7PiK>=9GhJ3DS~vO5*q;|&*SFJG|#8=j|Epr#Rf#mJv!JQW!2 zl_H>wVvm^0-jBrVFVz>jG`imh_IUk##3j7Ek-4YjF%mYb*F^*Du&j0+U>5pFmR0Pg z)&cf8Hn#3Ct1fEJAEB-3{YLC!*w20F`bXb5i)H0KlI29-$g+yP)O~ZGmGSHFOm86? z>0`_JAF-GCyhQwa8SJpEb{$~W6^Ns(VmGx8uy1d(cch=3)n5O&K!bC-z#A zKg)U{0G1PdB+DxHh^g$mEMA{CxKpuxU*^ksDeT$1jo7&p`Lb-+AU*BejexR=9bzi` zeiNIQ&bq^$itYCg*|7`kVrMP#WtnWhKMQ>%%OrME{eGXyxSfY$`MX2h=X`mz`&GX^ zjeJ?A`;n04LEpqOi5+4pecp=OdD5MV?SBG09AA8qore4LsPF=VlK?Jfl+(8soRQ{?;YgNGH!q#?Y)P9GKxK7D*OF0ZtpF3Dz-l; zWG^kDe4inImhm;{(cTvbD5KaTrqcJgxV_XI*rn0^!BKl{%C`;qvy2}gIqc0rVh3K+bFNCgnBvJN1jI@plo?u zXJEOGLqOTYUTW>(fUdD|Lmu)?l*1zSY{@jG*vmrxC}ZA%NVmiUD?Y+nLcKA4uEM&) ziwMiGHZcaFAF%TiE&O;O%S*q)$5LK!vT{Ikyu7JC*rm}u#vVE@6aU&fn4XgIPD1|l z@kzjFZ!!XWEcS@09Pr<`y;L9U(&+vOYwt7m>*!wxqy|c2Zw~UOkGal3dzd${jAAdf z_VAOu*gAV&s_%{3`J{MrhChY@?#$e(4LX6>DYILavYh^hSKg}A*6cPh3& z(%SnZGizdI=s61dYO%Kh`Lm40I9`I^xnK-9`+9`i5grmesOV>cvgb|Eiu)Yqshm4< zJ|}amn6)2vNdLAXz{gTvaI$jXD6?y%U(ZYR!7h#NkFw?c9R2Jt88=17g?Vd`KYe_z zl$ZTfkhckCJqiKOs(=T1>k#gXX4@%8Ebm2WTw#WEi`$s8n zc$rq~cP;W~9p4N++C$$+AB#O=DhC}EyPxO%#+{1okFoatC-&TUO?)iv>1pIoAJc!d zhc?49ioKLi54s`td?ByB{vY?PQ2E-7)AIg~{8`3z)*j~jETh;XrgHFZ@$$9T{~rr` z(qCa-7#ct2y^VZXHumu>7y3w+P3#a;Ie2NjA9>TAitYPbJ6~mu3$KIbu@7OHUPXG^ zK_8iiGKn2xDhGcVTL;a9x;`l zmd5X=-?&q;eVX$h+J~L3YW=eoMw8=Z*M#swerJ`Sbwt-;9DstI9WNYZ@isM zcc)_eVb-r)_eyKK-aES-`O~+Pp+|d_2=J}gBc^iLMX~ww>=Jh>wx{3R`m496!$k4# z0_0C0bDe?qS`bi1u}4hh@a^OF8r`Yb{#!xqdOJbpJ?rc#%FE>D*n6=`Lm4ILyz__?qV6m9x)ZXq8S|@&A!{6 zitTZIN_z>}bDe_NTZjBv#@nGsdoLiMjAD6Tzj`7!2e2FDolqRp}$v2N+_ApaPI<4sUG&2)LK%5-^UrU|MJHC^Xm9kcSanBDJl z$nyRZ0X~-Uf|He>JrFPNtL{{6KLX{D@dI8P&e7gh%K0JkU5D@@($mgI2=J}gA*OQV z;qm)Sst8*K5oiq{|g`I?;_>pI~`rt&M?76)67mi(QggI zT&%!1raozQ+V>RXF%I03|M?h0ly=2froDAc z=D_j}ML-?1yyRr%s3r08Vtke;nYO%B z2zM&BAC+WJ2L{rfPDTFkF|K#DHxY4^QS1>@Il3rrZ@fDd+h*GcJ@v^Ej<%s)406~#8i&?ecWD?I~Ci*Cps@vd%5xQ zp^waG8S9`&d*~xsMzKdsrC(ayUVHb4F|eoWi0R>V#QZCeFUxi&GNhfW5KuO;LrkUL zEwTG*etZ4@DIq)dE+_5dCgjU9*?vF&7Q}78FPPdncAvPNR?8s1!`hMfZ{x%%IpbW3 zG?Cc52l=yX*8yX>&_}XtQZ8aD$6gq}zVC9UV*7EnTwmb>J+`jI&hL;f%XS;m)6VY^ zP&TncOy$^bWAn}Y-?~$=J+42gr?19l;OA`eNKWiLgM3-02a%q3)+3-yVuzSY|C+d+ zr`@U8KF8Tf{e(sAyo7vNravG(?YxYDGKn2xD*fMy+xfdY72BWc>}2JfmMV|D>zmIq zJ&*LXvk3uZ5*@<@kIk$tX(+6%J2qq7 z#O#U3W)?P-%q={2;w1cy8<;kBP*c;f*_Ct4=NA+nTUTE(Fs&S!G&S`rK5oFk{sRXu z5=$)SW`vjJD9C@^+aJmGUHV}TOF~~Tyz9@WeaQE%dHrt9o|x-krtgJxn-%C)jN{$W z-;FQ>yO?e}YXLpx;g8XltQh5IpDD?2awoi7g2Lx8S3L{Wk{q5Cw%F?g!vEC@ann0H;r9*ssZSI6RYQe7WEseB z4g!1vQB0y{&|1?)`PBlSrJ(R@5PpOE#`%?Nn&_7NDm|q9CXUO=9UxdDzok&24|%g8 zzXk-oKory51|RD9os09e3JSjql;3%AeoHh>bW46`c__uN1OHtK75Z=i)W{EgE;v#Y zlc*VdvE#QI__+!SzctG5vpB!YHBEFIzI)jF{+GFeRqd9lV5&f|S0d)WoPS(y~zAqsDdIb1tMa3WM z#2-Uu#{Kc2)r{;|U#Us3)YsNYwl&c|3HOT)P+^_jgN(>;9RlhAqL@U@kRo?Kdmi{B z3JO2?6W8OAr{nyd(KOL5`K|YmwM z6*chV9>E_dAALd*PS(KCTWx!v+Xrd7Dk}a!5z(H8b&vUD?w(dNvO|5%-OD3VUt1=g z>Kc4fea$@@Jm819y`V;Z2OyvhAc{%U;Aauq|IFfTCujBj*G);6%enlP1vT=kM1W5qib>QAf7Fi8=C%MYRZ#dX5q`%V80VKb?`Ok-mKEXW`^SNL zzgUj^>9blSBA+D)@Bu_IiJIen=C0Qjz*`g)K9?$=3*&q)&@|C)M|=h;pH}2gA1#F@ z`CN*yL~>C~Gd%8c$7dzZuTW6KcwzE%^xm|GfeH83l#k+rsaJp>clff7=N8z2Z^NFHNDu`gJ~h0cpq& zeJMCng1N+0P8i|%eFppu1%=-x<+n1<5B+glA-|73?D=(Y|1AihLLa^dHS*hp0G~h< zlc+i24$H3qyXeEsPyj#J zBS(s25;Z68<@ohMnyv~8KQw3De@|?R^J}mFFW5_!u@!#){x&4>`Y1r(MIRRQf&%%W z|EEtNib>R*c&5ER3ef)-^ifdwq3w_#e#RH|-w~Q7x~2b)^pN^*OlC*dN5KfFz=s6~ zLyi2<|AQk%F^QTJ|LgpR{vRAggkP5MJ868JUwi$3!AYu&t>=d_Qj)HZ0`y(t!y!mO ze(3+fkrEUTQ#omhS$@8^fa`6XT;tluJ4#@73@FlCpGOej1BhZ0 zH6vbj^@;I7!9xlPpAEt%{rEVar!-A;+Yz7P$_IT{0e!R%n&gB2ADk$PNz|lgIzH(C z3!YI>_`I!r@VnyZ{kOgTzu*;B##ZYuGdm0akdk0x`*J>e0SU+t{XaNTf&yYH>36&O zL;qj!hJxf*xVP{dxm%oHd;NdG$1YFh_jLxoH=Uj_31|{Ou00pfhwmW)_!aJgID7(8 zOrmCFAG4#rf7?@^L-6^2TS0vV1>eeZjF0&oBcrOKqN>t8&ImupDBPi~Hjtq3&`x`f zF|_}{f&Mv0;T~Z6nQ#aSHhC_YH{f})_+fALh4|xJe}3foc#a|G@h%+l5RrPqJ8|g8 zN8S{wr-E;h<{+;dir_v__)~u@?PzO;e=d?#PlZFFl83M#)L2h=mc+IJQB0y{?;R*`B6NO*K0dan*-`;6r*(O|fU%7Qqwj< zUveJrGk}wb@WFF6_$#B0zwq3=tBbW46SJ!JX$iF+bH`i?$44Qk|f1_FEnQB0yH^Jvtk zTsQW*E3|#Lo_1SacZHSmd%+L!d(XT{P2=)Q%12f;xl2zHMy|g)ryJP^g;#Xm^*3a2 z|J3z&HW=rN?VvFA{z2A$_->H+<2;0GRQ`g%b$!;?bqHu95XB^FM)h{rA0|wNS1Bm`?pA)` zakTKeMbkvL^8gJK{&*(TDd#jr{Pu1RN=fNz{zG%kldw@ZT#a{JvIx zZ^!vPt7)QJ@_Wuhj^F5x_|bRt;UA$!exD-1ClJLXYDRqsev#|(H9ZmC%JulBT#x_Z z^_Z2NHKFYl8Mz))&&tDD1x4LD?Rp&6f8e0h^|%q`{HvG_3SaURPF|1S(~3XvOiO%1 zzr5+sXVu#4u?X|>!i|cvzKVKDePu0YeewO|t-1dCa@y|sKJp6+w>mVuM?DsG^*~a) zFY1dVnFvgUdV}4d5N!pbm_$w1752I;!u%XuMTFIP0$n3Ew9U>iE>@OC)Z_3IbMy)Eu2@vS7cmg8NM!yrbctH zM?uko&buxL4NddcWf8BXEU_9CjqzMY-);KHby-x7^YjVB#MF5#A4xx1v>dpd(Mf$> zEcG>dWT?KN7Zf#k-B5(})#Q(*zP9@1*u-&H(G5^xsK&SqzbAa|4b$z@D@^x;CYkQl z!%X+9pD^A3INNmJGS&1LaHZ){f^SznpK7w+){hcld$||^Z4@G$Y`&vUarc8(;L8;i z|2(PwSs3>Z=ihCF{<+?x&Oi3@NcIn&MHDey4mI*ap978*#UyG*FO7}+ic;_5X$sj& zdtRgOjmfyL-S@_d?hUD>qCwGLJFguN88$T4jvqt$TE%csbh9Tg@qPQ=SkaT#7xc#( ze}42f*N(A(U-X#bQco{SJ!S73uBSCflj`<;CWhpE@^QZzJ7JVxB z0eN>}#s<^v?}euO{8^^^HTXd5`c0ou0l!UmU#og19dpBH`0(F=7X#gh++~oV=!cv z`}{m~!1E4LQ21dwjQR5^;dLQgH^IDPHBEF&egiz@_zmcYA0`T{!+Af``osEdaK?kC z+n?~D{kdmMw--;seH{-q4jSRJ?Ys#6lZ}8nfe0sS>=Z1+sDDleK1xyX&rJ1CcwJlk zlj_E>2&fZ?ViGl{+~V3-1@O}q6n-_r zZ*2IvnedyZX`);5EAf!>8`bgkcLr2ghxt$=zZwMi1frNk&DftherE!&P*C`tqx{0p z;f3EqO%vUc-y#nwzmaabn(RN^Tg8X-p+-4*u{Sz?n4ir%Q$gYPxbPbn z#IMhboN9PaewTPa`1y71{@{n_7E?LsM$QnfZ_T?Efj&GR0Qp^m0G~hC1bOhCK103|uLSNz{zr55EJE^Dh9meS*~Ui&D?y7su;)y(&hxRrzsA+`d%#~%Q22cy{3dJ{=l7n zk~OZw`^;BRp$}hy8u@*I0G~h|3sn>-}^ zwq%X#sGlgtynh~j_%YPL5BA8BqL@U@1YEw`N9!X^)AvNW&6-H~?y7vhiu3(e(?qwa zx+Ko_R*d=mJov0Q06;#w3MZacj4@+!_OSI?%rrd}6#IvW{hY}7AN^`^A59b8!e7OG zJ!Jhgu|t3LhYEaFyeHIX`w#?_8KRg(P0l5@Un|CX062;Wzah%+iR4N51$nu0Tbkd`9C;O6qBeqbrThjMEGD%iuQGCW1P>%3es%`A#*&t^l3{;EcR4|3sEgp(q z-}Zg7ZYiJ2^@%=9d{_@P@>_}kpFo0QVk#4NbpFGQqj-sc;q{M+rKV4$-zr{VH6uIn z3-$Y4hy1iIE3)W=^wKZ%1y5^%JUO=#UoJxe^1KgWsbn4$6H}RZj{BZE?jihrSMd$* zRCv$4i*M9^Q+^j7`GHq>y{ULrSkK3U;-@=no}M;faA+O4_(3qW*Hivj+S7MD7cG7o zDh!W8jrGKPKiV)vF^QT<>F6KB>-NRE)~#p#R_f^`Ss(mJ>M8mF+op@u*K1xm90^K# zbzXf98KS?(!}?lK{1SYO_1hBc%dkdKF%)4vzK1Y3OsA9L^!FBoXC(iic!RfdS_Zy1 z%KAY4Yn`xOQqL78q3K9_DcM!>5JhP(gSEZXI~g`Swfduo-qFhM~Y$+HK(ny@3og;{$Jwe|3@Rv`TsFy@=j()-%kj? z_U8X3r)iGZYCFnq`~3cBO~U@6qy!-Y!Os6-j~pqAY0}Ai+HrXa)(gNH!?(qra0Y!2=obQ5_PH57rmJi4v3$QFV@gJx51+rc5w@>icvRb$U)}}3w&SD{^g-e?&gsby;|y@51SLApXMD<7 z*S>B7Zif=W50B@`FZ|w^_>0fq+lct9*uhbM>F=ycevSO;vuluwd@yGQCyHVcHB%mN z{`w7YyOtn)ek**Y?h*GF=iP0D{<`0z!e>kN_-s2SPV^VAMf!~I43OV%5#R%eViGk| z(G}@^|IfhfS_1i%;ynB{H9W5pe?6&+(JlG?(L=&-YtDqR7D?pCYmq+WI|Jm0{stT= zib>Q=jXzf@`J0}IZsorIlHS+(uSp}rHT`aVHy!VlwA25Wc3%IVHf+Ffxl-8w<5^0# zq5ys927Hg^MeNaja@QM^$NRya2+v_WkT}+gmiT)e(a-4rOa3g{wB-apdDia%px(7E zSRbkW|MZ{Qex+3N5It!phe$g){lsuPM*m;hUjJX()7jMf(0BZvy%h85GK^76(bvO& z-8SHV#Qp>y|Gn}H)BVYHru*h)rpK{(E-?@5+|MjB-TU@3-5;+q-M<`-LGXR}o#P9p z+yD0PCVyB2WiLHMuMK1*oNR`tXW9Es=^)?-Dk}aNrv3^4UY%pV(!}{cuA|caHcNY- z{(9n+Nx9i4bImE~Ix5Bdz7%7m(j$<7{DvW*P9Ta&)SSK+?}N(uslW#*DEwv!ziEfY z>n}C!*Tk|Vzf6BD*ZJ3(qjLwO$xj**`Cd(x$6wj3KH88E8^AG0#rJ?zMDdxJk4^F!# z?w|JN|E0w?OILs5pRpW@CHe>Rf2qUSNI-to2&fZCP&!-o+)P{P_$>imuDI0SQsFl} z{9HoXS9|mS(iWeo)Zb?C8>YWVN#u7a?6D5(p+#6*n zjPv_U(?qxA_l1XqpVlwwCHk+d4^-&G|Kj`-?C+6ya5?&o%dvKJ*#+3+o_8sHeECZ3 zhnV2v)RK<3^`k`KAC#9qq6jCO@5~LheU)KA3LlAxe-0G?%o-l^PuX5pGqQt!%J%Vy z_-9MzgpPi1SJn?aP={r^LXG^CBlA#9bDK5Nj+4v!1MjP#@EfH3?u_$0Qqx4YSWLRCutUN#AMe+7l#RNzY!i1 ze&71X*2(Rw2rBSl*)VNi_$~l{XV2rH<~@8{1@8wnd})HlCj1X!%z@6qx$`hDx!^c_ zdlB)A?3~CO{UH(h2jd&~h$5V9c6mqI@mU$Kxk-wOf6CQASH%4@$7)7)^iP3D#6Mdz z{KPfs{#CXBDy+j9P$NHFYv4#xOrj?52D|Q1)&jg(LE*PV_{|P~4}E(?@g7hfC}rd8fxUX1OYyQC?-)edw0k0V&E+b3ct&h-=etxF3>d5E%`0?knsCv z;^>L?0!{QE?n&aqrBEY3j4!~E5|j~BnSHK(o>X=-@QW1`eyf$=r*VEaIMwi;{8~Mb z;-?pAB0pSs;=`+Fyuvfj^|6@IyaDelN%QCH4{I_p~Zw z>-gp7DwO0u&Rxpr!*xhQejgyfClJLXYVzL(zwq;bvcKzz=$7jMWiQL~fd9(>&&bn< zN6`g=@biGO#BqQL%1x)O^A1i+OT8~#_AwZ*ms0S5b~q{7+3czJ^UrXeK4Ey-oi=mM zwe#`v?SX%+IP0sttJK$=)=+)%IYZeNuN#W6zP|OxQeT_1#!kv;e?CyYC)Ov9fZ8Ug zp}t@*C_@{8C?-)e=Qi7)m+yr%+bbyi`UpRKekax5$*+7@O%vUMU-|AH3h_%LnAD!i z!40>spu7hXkRSR^`UIkwM9tj29ls-i+p&c3>!lb;fHxSuE)6_#Q6|3s<2@w&zC!yOlQEhL9*O)4 zph6#JL5=(-BfuvR#UyG9@O>4ze#+6el_M{T@GDh*PsRDomL#za`K1N|-hWvg_z&Zp za{6!@vLe4y1o#A^m_+%hZT)?EImQRzC?fn83%|laaenohCb}iR1`i3pFX_L`^hxQt z$^Kgo75cCeYUGExGdNNdlc>Q@FZFwL`(2AwaWKRkN#O$ ztGw2m{9zIL2Yn}eL=jFl!y>$AukHUS;P)vi{&`0I6MjEW>TjLZjO^&2$2}7A&)9bT z^AD)BBCLfP`8|VxI)NxAQB#EPPb$AxfIp?6@Owk~h2Lipet*+6(JlGC=po_vHQImr z6q&Rn*57}j!aCdlHS&7{0X~5!CQ(zg(azV)(La~JqM-2mO!&>47H?ngYntem{66qd z$bT7G?X<57@}Ljjh8p>y{|85kViGm;=34(%p#KL)5%R0(s{F#=V-)|j*Z-G)tIF7V zexs(2OP`wD{wvsb(TAI$0DiDXjugctYUcgL@k9R)jv~UZkMP4QVbT7-qP_mVVs}-> zHq0-3d^`NmchQFxJ)l5-=>O>xh++~o#Xooa(EnHLrJ(T3QGR$#j6UQeSu!ovJT+r)HYh4MlK0R?P6nQeR(ZjOG`C+gqQn zsD;X-2$P`3`a<6cjugctYD&(v_lt^p;IkDJeoe|RJYExim6|5HCBJG9h54lcO=?dS z=R#!`LNOAMANo#kq$nm)Q}VgvcQtT3mJojE7crhJ#dptrdl!D}f7=N8E%m5gj~SzJ zyUpOs7m56ChYEezg7Zu8e=`m-LCaSBpNw?F?o+C0_p@J zoUAcCYSI3vVh!-C6&3&7BmOB1ufK?YR$0x+j{aHg5$B&NI^0S258D>&uoY_LcMk&U z1frNkP1){_-#XxH6cm2%D!+z!{jJqB(JlEs;vvTm^s>jdSAT3TCk3*V?B_o=@`HSJMQ@p-4+r-lw0n)+^j z#ak%fIkk$BlEV)2I~W1JfhZBK&Z}PvnO>u7nROanBTfLlB2gAc{%U zR7`jLFh2%I5#fjXFz)vi;r9_(pOqstO>|3sBR!<;5dKTclHN6mpVTdVcpUgI!8e<( z#g8}M!v8o%|Cx*X*2GNH?J<1Z?D53+4!x-#C&Kzee_V+=fe0s?am89(2jTU^$~=1} zvg7@#a<0B#jQ3iKZ_m8xCr^M%TP0DnS3@gMpT_^&FwUMTJB1*aO`li%MwVEK*fkRN?V zAFhWQ`JrD1M~Y$+HC6es=L?m%XSEf%AG~AVGsOL%{r3zj*$=msplYYiyAKTMpBleZ zqW_1lDM96Ho=Ej7`<`DV#^B-$`r{pczUp`OK2WtYaP60+9aZh7_4HD>9leA9=eVQS z4Mk8-Ro(ru-Um|uM<}TsRZ)duJE)AYdgxetGdbkZq-guVdxDt^20rfK7lAEQByr8){d%luB&JLmhGsjU#efp zEv%VeSXbXcd#XyD|09>e&TCJ@2J82x*pFBBL#Q)B^=drVZ^m=|-4RYkSndnec@g@1 zBEmspg8xI*NzMMYUqk(Cov>a~L#pZrU3;D%R0Pgdr5Vc z(q6vFz*j`|#+cZi3!%a=9r=*|QUtV7h++~o)i2||9Ug~NrKbOyLblRg>g2xj#i*&1 zvZD# z-*+(nKprAePpwi75jSn z5B)!V0#Qt&ruHs7KB+?g4~`;Izv!F5uP*!@Na5FB|6djB|G&xVnBNDmM<1?-N%DIQ z0X~5!CQ(z@+wuD^aP2p>-}^-Qg@6Am{N7W==$7s8eGiHMHcy;_FO!G^6Ymq>LWMqj z6Kdr534-?5ifL|jEq30H+e1+GUj^yE>OlFu5^sN-HBEF&ep@^w{I=fgkLVBSkTZn!114ez_X`0yv5YzrBQCefWEL^k22ksclNP!+nlkw<7%f@22#3 zO4SF$E__zq4T;DHV}1GnqL@TY{TTavu=)_-yDKPsj!-_~-@yr=12s)_+YulA9Z>ZU zaTi`hr~Zy@Swq_ zO=@2pkkDt9=!mk0#9+Cc`x>D0bx8&!p9(Vuc z{jCFjSUaw!4~vl#`86THClJLXY8u8le(0aUQAGGHSAKWI`L(zHU%gb7u@(R6{Y?la z`VW0qHGS9u1@c4x4~`VYBx)KSaQ8R#|JBPB6n>8hzecQoNB!4c|6hHzDq}1BaDP+p zCEwrJw^q}K7ej&k9!7vqAc{%UH13D{TX>vSeT$xmZaGe?UM=IaPqMOeM@>l|J2o{| z3y;&P?~H2NqoDe^&Kjo;>^~&*J@x9}f$8;PHK=a&Toztuc9n5N^BK3s#@k&RS#y^DWiF1YOKWm!kmhJpm59xg(W8%bgg%aD*zcBB>Z*r@j zL>ku9-x1I@Ac{%UG_H5|39Qe9qloasd>s6m`p5bGQ`1DZjzkw6~qaab)$E zPA$>yqCMaekj`n&_7NHhM^}!|{_dtp}6* zSA)50HGEk85!A>J^M7!pC?-+UbgR7%YcT(>4$c2-FxLgY=I}U8=7R0b|7*Hyj@Syn zZ^%zQn8=Ssf)8u9g97-$9ywAJlc;HS9ko*?J{8!W7{2wz%C(6&e zFR^}W2Eqn>SkoI?MFE#b+l%lYCA=fDa%+4KbAkd3Ib>b2{*o6%;-*mCx_v{yNR6hW8!u(Qz8@9X0gP z1n7~^Oazn}qL@U@f@d9{3gD+JD10szJ`2<0d~~j>3H_E8QR0uJ{zA{wlG;D-9pbZm zsFB|V2=DjgC{z_dc_1~oO_{@Dd)XX%G(F2#BJf}z=;U-+u+hiX;=U!l0v(<-f} z@bCG!UR9%gozFlctfw11CiS#6y~E#g)L{NyhdEFU#~-YxRS0Ms5XB^F7Jh5*^ED3w zU#Xz*!?O$Ar&{tt?MV3DqiLdB^1IJN!f$g<<|(62&n1}Dj%uEUN-F}_AINVl0(=5d zOroZx*xl!!0sf$Z!f%7}`%|3X6PhNvCBLUUr1vSut{r}uf76FGk3x<7HXy(!5XB^F zT3&GXsW*T>qoDA6Tlg&+80Ys7O%vUc-zy#xeqT?>nPe#@`VaGO@!<5^TDCp<@I9!J-zEh31frNk z&7xKI`FU+u;GZc-eziS>-{Ku({Ax8xYzuz1+j~s;`O71*{ncV3SwkOgh8p<69ywAJ zlc-s|tK-)PX}T&X{0>llHF17>YMSVl{PyyYw!cyS2U$t=TYEHA;6prDRDK5_4xd02 zlc-s|z_!2Ie!%-EDE!it->Y$cM`)Vpmi&(NknoGFXS7{Us~rIq_^|e1sL_9E2=EC+ zF^QVR?mH~Cxxo7=DEuZ1zcWU~`JJF?qFeGi$wTTtTpzg#CHfEZU-97(T;Kd21D>;f zQiAuK_c7fox8Pmpsd(4<5WMTW1@Agf!@JIR`RsrE2>mk|0d)ciYQf3M8RK336#=*9 z5&x8`f9{U^XSP!f@9Cd89uWV0m6MS>A!h(zFi!Lj=HF6>)1XFvr3k1KNKi{m<&1~y z`x&)pXthNO3ctm|ZwcPt_VZo#54CpA?lRCl`89Yb%#R;KPUMIAcP;C%5^ChP7y&+k zC?-*}z@UA6S#l~5o*^#9;U zQB0y{$tK4S{XaO02*0($@67P~mQug%_5Zc^sWP_0&)+{du5J7O8*9=3*R~?u4h8Z< z{|}B7#UyIZ#J_Zq@l`GQ|Jnx?6n-0&-(zwAwb%dGKBdaohT30RyVnQ$u3Gx=Q7Dif z`hRewC?-*JCO%oN{Lue{qloZ(Tlk%IRGeRX{eSH%s*G)zU%S@_`Y!R|3s4|G^#9;U z32KR{oQ2=#C_nW7wQndW{5C1S@b8JGe%tH+Yd>~*DnDKyY3*Mh9DCN%hwnj+{Lue{ zBSkTZnzL@O?XM2~f9+=ql3(3X%5PiDf2l`tnpU^Ce(SdPfWJP{+P^+H_N=83H$x5l z>VAqid;(ESqUP*w;1{09)a{}tqT2(YRkyp$WB!*lE+cPber4GJKbHy5W9s&fYTBcq zZg{87V+IcGKWvfMVL1;+=qg7+T@TM?>8WNnX(#Zz_=5hZ+uff(dySpP)EzH*$O);Z zYN@BQ!@pC5UQlP}>^=vHu%3o`Na|_JNc@abp>3b^ID4ONnQ*2)T;ccU>aac_f$IWBR!q;dseAs7t*AdCq?J|5(;l<2>tv!LElO_0pBD zoh$)fuH2-Z+#>B{=_8@*S>DT7ki?(uq{W}G?F8SKQb^iKXhzb^*K<%c@}1PWUjx5UajB<=rJl|?H(XB`N7UWzbwd%>)4l#! z>S-&+ofb(Nm(=~y1oekO?KUK0Jw1$owgFL0qUM~7?7Bo9z7GhFBEk>L@mQBQC;VPD z$`#c8LDNLH1!>6dEd=-kqL@U@x%iBz-p{d+ z3XUSeZ=>>iHqP%uO%vUc-$x#@{L&{)QYeXE{q|6y58p)^^22+3;7CzSqUPKeEx-Cb zfq$wX`PJ_u{LYi#A3TlsmAm6S>X(;wTk%~*z%M8#eM1pWHvjW7?0C2S2&CClQSl4f1ls+1x5etM z{$Q&a*`eO*5AlfBTgU4SZ1b$U`o2&jKdeEsE+C3Y)SP!;?EYClKu<)synogYlKbZu zC+B2O@V8D$7Vc;3hetK-QBXg<^X{L+`=|b2Y<)JE>Y7MUf3)Ya{3ZJySp7Jhr!N== z`SZ(g3CR7kekSm2#igF|rJj~mhUy7=LH!i38;Y==PWQ)BPv4BguV?fQns|LxnPC20 zsGSNm)>A%$-Y*o>+?F-k=R5T^I6qTC;WuCT{XNdF%+m-($gjd53%|`1CY_$61QYq4 z4VCE#g-|2E`3Ud{L@|k)WpCJVfBhA}YZMfI*9gD!!|&mU|IW}f(JlF%=^^3w^@NEz zqejU$mJ|8i3KjUUzFF=ALDMo5oO!(omc5U6@oz`iY=Y&zOqaDwG>y-^Ga~fQH3+B^ zh;XuI&L3shZR^oL!bc+FAM{JO51b!f{d>O}wi87i#9 zUy6UaJ&g~beEG2He)0g*{n~D(`^L4V$3Tp&r>-*H)?={Ofdq3l;TxKFn(q7m#&oY* zZMr|v6+ae6D16!kmz;zD_jN-D+B`-7{0;$a0wSCwX3Y6(T>D1<3m=Jyf8G-RT+k!l zzW-=7BRl%XcHY3nKU)*N&t0ra9B0;}52!}NHd#_Y7u z*`~+6w*kZA&wltl#{)BgEiyax#C5wI_4$h~2$06*Z?f>i1|AQk%F{N_B0?Thc zd;yLk)FJ{cRaJG1t!%LX!lfV*SnE8}?X-Uju;uU@rhi zieeHq7r?DDewzO?r0Jrd@H$i1;U6 z{e#Qg-^=kU1kS!3BK)pZe)Vzxj&fg zM!X->h_&RVRueS$LP&gX#Pj=cA_u}guHpHGl3g&r#AkcSDEm97`Pbq+>w>|Khmh(Q zhuLxFe2h(yhlsS3yQH1`VnnE&u#EF>_IZaQY$vPyv9@FT@id@G?PUHV@E85YKAQaR zLO|PuC?-+!i)`19Hvs2aK1BGvp!~w`i3z`lG);6%errAC_@!ASk>8t8S&eX?-Y1)9 zn_wyCa_2SUTMZwef325uL38rN(cAh_A_v0O3kawah;Xv`{^C~WAFR*M-=L`Y2kYYK zhkt?JXZ!o4_~$jN8QIZ4Z+Jwn^9kwp=MKsB_XSi?hx1>A8u`74fI5LFCQ-8j-LLj@ zSf8K&wt~WMv+!FH{(g|~`$W@3x8(Pkhde)9fl2k(&R5^b`C1ry&hEZr2pyH$?e``x*MHAvFiq#Ihy7e*Rea zZSDAXl6a9kXn+qJ4ucx`4MEVg3dJ=ZW0ccnMt)-u;1h^q5;YgS>iA6qo~5Ahn{=>pRTOq&69u|IE zaz;6ViS=6!75Z>I)W{FxKyaieCQ)Fg6g2$0)5bYN(*_S%Bz9QNn-I>DqoCnj&*icc?0QxM=C0xk`eTJZf63W)oYC+b z$wN*^J^fbd>5}k!VjM>`-0O8i5!TcF{#feiTQ}Qj=RWo)jK_LI4Raf*r{5xuwgFL0 zqUI9!o>;@Hz<;Bl@cXCo`!v+fh2N8!Cb}iR)Ixyr%gJ?V65IJlQ28~&?`53P^~4#b z>!88-R!AAX6Ox5*gkUcAhkZ@=J=VHhI&shX{U-wI1R|WQwM#bJ=MfE<+rmd8;-AmO zKbMBzvl9RO$7)7)^v{PL5&vw>wZ9%tuD{0Zpn^JV_!rd3?{fsy2}Ci8noGyq`)DKP zw%{m2evLaSziZ<4w^h?bx8%3YLt1})gF_{${-kZO4!=Yi@Pj>aq$nm)bLmR!zsAFn zW(Ng@-&o}reou$~YuruKM7QAAxQB;?-vvoTo1s2Kw`tp_i0( z|Hc`>M=LJvWVW=E%a(@PvCK77-M-I6);$`h`eSX!ZZweGP8!j_H)1^Bm;*J|(`*E^ zO^9L=HJAOuwc~2wGZYklm6U&zExZEG>eZYTqBC#DeqJMA17^$%U zYUGFc7dTQBlc>4uLw6ro3S6Jh%XqYLnee+jJf9W+rMi91LAK<##2^2E-3KuL79Tc2 zjr^7&z$cKPk(kQm+0K7g17E73`0sk<7oN`wze}BJcu#(pdqDk{(eZs0;}!AYa;TBt z^$73@Bxoe2a=DvNHex-X@oEKyAMOvR-^;&@*Y7H)8s6hNrPr+pzprvfO&pawc@)<6 zxlSr=jXrBdBJ#Nl0X~2zCQ);RvGa>YtWScIi10yw06tfQ=a1sAhcr!eOMj(0Q1w@C zx?6dZb--Pt>wwbM=(GEf6Zv6W0FD&JBx?wHU~4W z$ekYK@Yu>QGLuve%^#%R$j6Z+H z+wQ)F{uz0QNIjunWIct~A-F!)_>tEQMOaU^^9HK*)bTv9sVmmnu%^}cZz!;yzC_?y zf%Qa8<;pJhzR=VSxc1L-Uufzn{H`oxyXL%PYqq~pZhJqv{^~Mw-~W?xeB;pYp5;gl zFxcLk`T+VAdnN-<*dKBxcw%{lt{Lq(@-<5HGMVcnM zCBI@1DZlg%pKCNNh6;T+8*1c-@dY?i6qBgA`d5zM65!Uo_?XM=}q>syK zx4&w-C8}wUf~J=`t-l&RXvje6ueL2QT~8c_`SPxK&T_m7@~7ZChoxr6S+fv&Aq+8H ze!I*BGmlH;_`^Z^`ALM!C99z6YMWujQhlu^mM!_E76O#t1oxV4@_mZjUP5>a8IT|QO!x$%m_*IB4_SWA znA|=w!?CyzT(^JdJ|O(s>!+KxYL3_nzi-CoIEIP-BRBeRBNV`|nMH(8Ac{%U zT!+thMy|8w9(p3W<#pEFOaD)kUS}Cq6%|#Lk;^SIuWjBVnu9$Gng@5@^)@W@UDf8F zg7J1@HE8bQxm-WY{+}lJUwlHp;Q6PM>u_mEdv6{J{HF>_eQCdU-F>0@f?m)(z^R7! z%ygg!{(stg^I)hja1PG;nuLHh0#Qt&=DOdaJ%#U!%_HkrN7|HT*dM}|9Xu5WVng#I6Sh)6wY z|9?Gx=IEa%LN91;um5i@_LNfyqL@U@_1C%UehKhU z|KF_r|MlVZe&N?%|KHrE|IbZR8_E38|2L!mm*>6YhyEWNDdA_p*Kc(E(Em3tk@GUo zXvPJA`_eD5q#N~Ld;NcNtpDGdk?UH1(tW9U73{%>&C6hu{II@2pFk9osQKjt$8R-o z?YETQ8s*m-=eJT7qg!5wH+#s{?;wjL@>>fP`tW)rBEK~V@CigQiJD*D=J-7Ve6@no z{?;kK&2fGYYMSVl{2ua<@^fGBOCBFLZ-5GYcn{RbZyf@B0#Qt&=7t>{zc+zDqM-15 zNBG?^Db6o7N7lr$CBOCl*zxPI{e1=%`tS+xU!wczZ<%g?D>2Co~DO+0slk1FaC%4AQLQk-vsAAg7*cX`=iK#u>TIiI>}8q*?e!9>HPBr&cCUs z_~$G2&s}lJYa0CU~u zFBBxd1?Zn~eg0|(^5Z%{Y`tp1K1h!`;O)fC|K|3symD1i{_B9>#ZaLSYoSAac>Vy6 z6vZTJZal{EL*KSwv4X}7dl>agXOZ4B(P@xacMH2GES~@sV z6qBgA@jS;5ecOUd6%>BAE5Go2&~kmWYMSVl{8oA><-ZR2Jp>i{@LH&m-|YzS2}Ci8 znj7D8{Lr^8Sf!xwdsO(XOpE*P0ZkL#lHY?KO8IY;V2S=)4;A|GE+iqpM-ku?h++~o zE01^l(6=mDtDx|ELHXfvYP5cz)-=&A`90&Il>a*5_a;>6!^fdUelH-vClJLXYF1w1 z_`MB$gMz~EJ>~aaoZoAjCb}iRH$0T`UzT8r{zL!1fIfT?NyzU#1o#A^m_*IW|2ck} zfWNJv@Y^i>ZVEq-llGVD_BF9=$?r3Nobq4${1$eD%9{uuK#lx1BfuvR#UyHO%C`I# zqJLhnNkQ^k*h~3c8}r}7K+{CG;J2`=hf@AKS+FGkE$j<>^x?Ni0)DVZjugctYHqs8 z@k9R%jv~VEVCDBkoZmj0Cb}iRJ|0T>uLFMlp#mQ++#PDg z2Pi1~P&F7I+&n(c?`TaE-I8BF52gG!TCha_q3@s%7ak_#;hlQoy`v?yrpKBG@tYX@ z6OdPTH{Is#hTpVTnc#x^eAb;4p?}c-!$%b1WDVUs#rdZQ_((;?KNqThR>%F*UjM%^ z*JjE23&yA4&o!aMPQ2(N|OMNnfs{R#nX6QYo@r z9}(aah++~otHwD0{Tuin6cm0RDnGoE<;M}i?=PArx+TBAdPx1(@q051zlI8Z_-DNj z;P=^DUc#M6jN0=`E&NDq)-ZDMz9*+Mvbv*8u(|z_oeuVzP+Btkg5l+^~s)y~o zyoLC`6{UZ0%zornyk{Qu57*z@2>tV=M{WD+@V%H8^t)1reC^-}6Z{H4SeWs1$s$-t zOy$-i$j=GN(XuP_P6qBe~-PK+PEyI8xqM-0QLHMmMkMm2@G|?^j4f2rIbGm+v31}j}F;IaI zTR8q8zY`GP6Nq9GHLK@4|BVGcOhMs?ei`+S0e#iN5Ht?|u3cmv3ciWh_|E6i0=$8Cucu4qtlQVIgeU&=V ze{9S2;UuV$Ujc%SRTR_QZkuSwJ1zA%KU+cJhj}^tciY2pewCUgx+TAA4|#sJ2`2J8 z7b^5&G1SPf2?0KVC?-*J+vASkGT`+J3cuyT@Af0&{La!e(JlEc^^mr|oa~PJG4`=7 z^dT==@>`AopFk9osJVTBYk$`RU#6h&Lw^AO-F{V^pU$Z@q2H3<)&5BMZNYnImSB?q z*vGcehZjSQ{P5fw94U%P)ZE@0dr!9|@%cZ;Yc2Zy|BbmB9sO>zeL zPS^4moM&AytoG;c7;VRk=)0MRh_sV;rJdXnUN>eLTVD0Lp$OZ_>;72U$#;wwTkwA0 z8JNqr@U;W-e-}Z=DvD`tca*vN)JB|tOF`lHwekzEO9;PIU+ekEd(17L`eVHhWM{Y^ zASbosMLWXYKN0xa0r|1dgij!fNz~lo)+H8o2X4m_zlCQqLn)F}fvBT`MMTpZ^QbwD011I#lV?L3!^1A}~*$N83 zYlPoD+r{}^qG_UA4%VS%MfkHvSmvy1%>*dp|Ki>^>m z_@F<=IOCoR;(Tt>G|?^nb&H3D&sXWAM-IrH$gxJEzkUl9`s|lbBfmQl-~)(a5;gZ+ zW}k~LdKUO?3JO2;HQ;w|uQk0}R+%10_r?AV>@&T&A0DB9(Er0n6yanuy?1ZtAN2q5 zk%;&QeI5OCY1}{U_5X`rw^_2j_}m-yH?RZ$;C;MBtV7%XFGBwhjugc-w|lR1{5}W% zmV(0XOW}9lZgGBz{eMU8UH`wzV${zf)|u_^7k!C1d;n2QP2cwu+uj#<1OB;!V^ z@{x6Zmj6rqUw3K0$p1Uu|Cj#a8_g@aWxLzzA-?~=7;R?}e7Be=>J@eaaHS|FQFGr- zjwjY>z*R(e9wYnLkO`gu_1&ILI@%Bm*4aKexJ|h zp3kQ{v)|wEr}tydx#zxL=XE}>d7tz7ob&l}?`;ve>^KqrU-Es~@y|7=zT=_DSZ@kV z^qEF!!+h4-{l5tHF{h1gWlq({={V!={@auKjc`5PxUQ5GO6!Os}s)~8h7?PI-@!N9W62IV8;o* zXI#qZN{&~P`EjF_?*%!}zQykXyc=(Mue_6ZoJX=tBC5%4XXy!He_aml)&Uw1u1(Wl zOYcs`V{kTw(qETEfcDpRInH^ipUL$H(Z~G=G>WB1XRb*sz2B`P<%cFl z+jVojo;I2t1%3ZGKB>>0vujIHCi-rS-bMP_H=vL6Z|y_5{vi5Blk9rE9PdN>$0?z{ zD)5`lt?{cdefK5xRfJUkRrF1Y9Fe{g8_+ioio{T^KZw2>k{&#q&szJ(!=b(f_^ZsR z`WC9b2ihg|*|}z<#R?6L_Y>(~+P;q@F{^_idboa!CNcAAF?irt;don$e}Oqw&oa~V zP*Tr5RwtfIyp}|+==dPxtzA9i?P(|yvqjKE-!c+0z|5z`;DIN@e4a?g=L5%#y-0jEMIJZaIlebA-giNfKHLCJ^vRf` zPcT0w|9mza@899ythgR8#_Xf|mihO2WPTpK!|KHIhQ@n=j`uP2&1mVftuWC;`=UwA zd|C{ao$bc^m}dCDGpEFB%%P^|nMAzCu-@3yh}W0{BDcotTRFb=?=2C_c6=Sf_5IPr zjP#O=6Iwu*wBC8Y68yasX*?7B{_9bRrU`o9Dl86Cj zJ}m|hg})OxW-$I<=2SgHOwa2{Jr`P?crNi87`ZfF-^lt<bu(N#BCg z@bKs1c$yTp>S)F(;@wz*5X}orJ?b_3QHBQ$4d=!er>~?6PkGT_#V&>Cgu>4zh zKWEGu{BA9w`qrwxN3Kf7Yq=5Qc|-9!#p3lY?Muua2=ux@6&D~@J{;tH#&3N6q;ZgY z?xY}h*sLJ;k;8-BFNX$=yK{Zuq79r2?BHJeGVZlA&zJLAJN-VZ_{RV5-$^{ylIR0W zHMvF}xh3qcjriA?SL3nC;*q@GIp!_LjJ-&IZHPSDU%R?Q4{BuXFYXD9kv>}oP4sOd z(Fd6Mv=}_{y}J%JW*h#E<`jJ;bitLKf=83rImdiyb>g|`+Zwr4-|nu_gBscN$vuHF z(ubR&p|3>dOJahVPm95$9+I_ALd{EY|a?1bPlK*p?ZZ}<`FPgm)-e)5I8WV{N_rpSati8L>RKmF~ zZK!E~0nlHM_44*FxsO)T#_Gg#`m4kySMh6qeHY%1l=pjHk0|LBq{}Xcb`%8B-<~A9 zX~3)a%pN<}-DfK45~R_nruw>@K7YNc`Z`*jcrNmi#b&v^D^;U(IFW>n^Ub~l#9N8(L2)@UX`vVezH$>BAo?I^j%0I zCYbrO7_8_V>bnyEdFE7o%*&$ho}@mTQ>|i@i@wXFceXz^{Jk9|qo7C(FNP-it|r-9 z#eBH272)S~N=66ik}K7x>-~~a)%Upn{J-|E&8b!~%0=JJ(L2?*t8c%C?u(RELy;I> z2Tk;ql5DMFKHS*jzjVj5lA0imMm3Ee^D^;!T(2v-@0(D4Hpg1UC>MQI(L2+3zJ52S zIJ52_w?mN_PN0J5t0NH;%zRo59{+QwZz28~bE>{Ys_%)W$^Knnb>g|~c(9zQzHQfC zcKv17-FO+}L9P#!JV26|&7zX%SwtcRnEA9AJi+fd>iV#RIk9A+IaLqyGVyxCe;!=p zb)VIV=Mt}_kxTXL=-jJcZ+k!_YrLL;A~9PGP4q1%5d+M8S`41(>3%n&WHtU}=2U&m zrK0bFWW1iXI`Lfet%_V3ef9rdT*+HdB!(-Xi9XgdXcRM_7K0}q3-xWlzuKItkGT|m zPqt0!d)?~9bJ4dxa;d)E=SN>um^FT1LXjBCoG$uUU!YOUd|C{iJjp%3QnD5Q26L)D z<{r`KUmw=~{mkmbbJ4dYa+$vV4bJal_k|)c+yqVZvA#f~nEA9AJo#6rZ)^^Jw}cRV zW0}ve@ z=F?*E6pzd3@pPCgD>HrTlln5#zE##-^o@$%tG;bIe`ptH)yMokR$@2; zn&>Md5fjXOS`40k-_37hYw?$uQ}xYIegEp0)R&p|t+M8#uR404(buJZeRo2U7*;?N zeKSbJ1T&u&gMVEV>SKOJqnhelZ2DFu_1$iD;<@Ns7`as6cMX3((b$KeNDSvd6Mc(G z!~`>+7K4Ai;MSvKnV-ilGNm|*79Vz8=5xc@Rgqft%utu=j1lkt1T>cn%=w>ok~`r0+1?_DSo!U+!T#BUPb4^Y1ouioVi3)%T2kp1g$j6{I<&6(stil>fJsHpewJ&fd(w_s%Cu z>zn^eTSO9~_!Kk{ADO%8!&1>teE5GQMq=jEV(?7(dG=D~e`2Jj@hPzQ_@9TB{j;>b z`Mk%$RqJ}m~%?iY?P=6^J*slI`xZ)8%RZPF@6Ipe>y zIC>Z9JEZ}A%w44t!(Pxt-#`*E!OW+{;MuXEKIZ?@0p?VF!%d%my;u9UzWKj&sFBGd zeH|Lm$J|vaF&qp*^fCXVQOtZ=44w_I_m-C6A7)O~SEl+_4@t(azWKj&l#$6JeWx~{ zkGZQHSAEa%anR^_Sk+hG{9n4z$mAJ) zHi2c;_YB*U7|x-739o}mBZ9{F-9f4$jUf#qT|nx=Z=rMx(iNw1{d`3rzndn%#hw1$ z4ZKSH|9>ryZ7(O$Czxt-O+I%)7@yVnmzh`Nv&Q1{bTU3qJ7(-f_Rm$3Cleo=K(of@ zEhy55E1-!!))#0LGoKcN=l&Dw+kk(yIaS|A)%QG)BgXr$zVrXm^+qPo=(7nltG+MU zp7h~b2%?Ym1scW7r^Vp;ZlS)d_&1nS^=&hK{_`?AzUn*wFWq8f@{B&4z_RHZw=dh1 z7;b_f`dD9}QOtZ=44!}3=^K}Wf2%n~-?%2K??3+Me?;H7`p*ByrHxFU(PtA_R(&#e zNep*EKp)!^jbi50V(_1Kp}tns$uXzu%QJoR68$@_zWIM#3nPs zV&>Cgux47QPsUuKIaMEX*_E9Fo}`WMzvJqg|Hl;@nLMM{t)3-UPZ<5uC=c2DN za%J?@KYxz99g6f}88p$y`T~t&=F?*E!q=g`h4`z@srnYFz85b^>YHbE;<@Ns5VYu;HJpe^wI0KsKTSOuznEA9Ay!iW2AM1~C3(cwemYY8R`-pV^ywB>ybJ4dna%J?@ zKYxv5?$Q{__!fQ4|7aBR$NY=$g!-8O$1PJ_?>CKGqxxRzlZ;<|^Z&S2MkdebYheCj z?$Q{pfFSyq|IsLx9=AeYC41@oP~QgptIeI! zP4sOf5fdyuPJCuBJs0X@{vWr&oT_h|>RWqSQeS=Z|F|u#Nk4w|&tGLScS#I4K@)w< z|7a95pB96)U7fzN7WlWCQ}mU!GJX0z4DvYuS#P(mXFl@IzsK#eHsZOA&+j6a+#f4D z4i_;j!>h;NwW>?rr_1t4%x7cQ@yfhWHjwgW)&)&Ttw|lCrhb@$Y){q~^a-Y#T*GT0 z4CB)le+%Dj!<7Q z{!ZppeFIeAE6tMn`dFQKF8caLu1MdB_0M1Otc1p}2wEQH0VHCA$(Rc5m7j+CWXu!OXanEFT=s`J)4fZV&E8wj-JEn%{;8)#&)t+wMCnl7YPxJ#q~+D{cc989 zgG($VjmY4qy60}n=Hj1de(k3xw4Yw>@AVVBblGhY*DFXr&5Yh_Kke=jJvfqWome&- zilnK~@_2oS#Mr>hr^Vpaf!s%p_0ydO#B=SZyR@G^mwxIp?3zn|AN7|1d{o&zai)8h zE?cwr`lPw(P?)OgxY zA6P%V>Gu<#wJdXUcC-a8NIyLvxvZZW{{7^#twDNxCA6n?KFL}8M}D(ChwlOAdBhQy z2e~u%;d_9O;Cp~S;Cq1c`5s{AmCJq_q=)i;fI*CiRB%(U;CkQa&1m(lw$KJA?++c+N2{9eWys_bKpPwq(% z1i4i~kRI|ukbCvrdKBTq;G8&HCu1tJic4`ir0e1t;g^?jGKbSzw89>h#==* zH9>Ao*7Ms$Q+fLTN{qx*ldG}r*I|5GQfFWDYJAvruIv=7`%5A|MuZDhSVSFbj^x^oUXi4<7ClM3Od|C`%JH%aY9nZNf8r4)^chh%mQeS4; zx5}D}zB8luHokiH?&myN>4jIyx7*m{H{)V(mcM4jOpq^79r2y z8RTsFW00HIHpsoEX^?x{upsy84ngkDra|NU(Lv+iajdy;6ZO7{Hv9ixkob%y(I=Q{ za*e%S7>+N_ZHbYZ#^-*E&w^xpDjYNRBJr6Nc{D!Xg-^Rkf9~0Ta_rJREQKce{z{@x zu=IHGnZ14&{pZia1Wn}<(s=l#C$ zc)nk7JO^qlJ-#N=@a`+__jJbJk6&UTX;y^4alV^}$MgMvw4tW`^e^qFH~ixOy!7}- zBCc1EetIl=Z{xV{+2^|lMYHwOc)kmu{7h*7geLv;FA`$|GoKcNH*OBc5x*aUMm5#P z3WMY58*99Ar24oLxTlG}mm+t#pZ(e$=(Fnk2+HH6XQ7F{H%P<;GoKcNH~2bGUFVGd z1plk%RDFCdAARdjNa}mv>cn%=_hIBxeY-pN>)||E_3eg249CAsCDHdeiI`yK(_*l` zgFB8+5dSCU6nzuYrq6#aPUE-T>cn%=w=;5?zOKFPG%3q|xQX_gL6I1`?+j2fI@zvh z74xz6;rH)NXigo4?RYwYb7_gAe|=DNPLTO`4@2jKrjb{5Zs+$i`3c~aHwwxez%rTeM3#((4;=*-#tzA4UXIyeFf^v zs_#Z95<@ws7k#pC5);gPS`6O0F4Q*?{}6MkzEP%cRZ`z|Rwtf|z7dg2_3bF+XI1S$ zjlRM?_K!(WB!+uN-@K>5s^({1g6O!@E%#l`E zbI~^^dT;$(*tNKyjmfO~?t>yRtc51}7LtewWyJ=vzi2CYbrO7`**i*uSgrFEyv?Tdn#wbWQ4e z!s^6x(YG>kslMI)i#t0{R(-ESkr*zglIUAaA|{ymv>0sY9nN#>@vkzc>f2!Y{+!hJ ziq(ndqHkT~GJW3f+Gg87K7%4LTmwz?Z6Fa7%zRo5HY^VH$(*y^oT_iD>U+n3zDoCx zkF8ET7k!%}m+ITqyL10vn=9M+E8ho-#Bd{ZMBi4@2CZ*CqrS7B+ds;gpC@cFr|2us zF?|D*@%zr|#B=nOXFRGe_B~s<<67*KIl{>NTYf0plNfG;hd#C^8pX_~#o(PQ-RCpQ znV-?9rutf$zDE=K%9~l8crN;yM=sU3y?f8@XLr>dB-{8a=i0Tzu)GO0(Z}_Fi3w&t zEe7wba_fU~=4UjjslI&G_b#8`iJmW!{w+Vo>cn%=*Cuks<0s$SMEv$o#E&(!#IQUM zn&{&|hek2;X)$;={QjZxzWCdkQ}x|o`bH)7oo037x#;T{xorGN{LGbY{K*lI|2jE&ywIN^8rY?Yhk zd_j%_d_bmrC+QE+q@TF{k47=`X)$=Oi#v{%^Zk5iR8xIigBE>vCG}0SI`Lfexi9Yn z2=&=2w;p|*H<$AriRE%lU-WT*0gYnj(_--6eWAX;;pdu+nCiP%^=GRo{QPZdLvm6p7)VXi4^+g4T<3w>_75-v|sfvaHX^nKVesjpKc!z+lsF421(N4vW; z_KSf&{PQ=}bGg-t=Mt}> zk;~%M@b>{!jD{jH8w^eK4JX-rZa!=6!%xF_m4FX3r|K(HeVckF`}1b26VFB8sL18? zg}2Ly-=5bGDr%re3`al{ePtwKf|*Z?!KQwpzJ>Tp%&GbonZA3H`l_r>JQsb{k<00G zSD~}d>lF_`kr-Bh6Pqh~2k8-ybC2?Z2;R_O< zMI`zJQ%!Coo5JsNsNnp(Vxf68KFc*eA03>G&wY*=dy)7ojXV~ge%*UHPuBi>28#6I zVk(Kg&(If+Bsm z0-ESsLn0=a`Lq~(G&ai99{=l)W`?pPV0_ zAIX0HCoXsloDt;I91^5|JDdMCP1+Xh*YY9aji@UJlllk2kT%r$RYK+e?^}uU&)MEq zZAi8o+GocG2k8AI`d#}%`eR~x^^ODZ(i82{c%}s{ zF-|6)6!~hODc%|Gf0e0%zRo5K56FGpA$KbqESut zon!j^d0F*^H@U2;%SB($$fNpp$`1y#Q(snngP@#3>P!{UcMge|VCK_e@X2_$exLYT z{JqVo`YtnlpC{vYk=2RkqVG46%i`B+7K2Z=h4JJ39F1zK?+>bPv;Q2r#_t-d6VFB8wUJBp?dl(W(O1^^l|zvjUI9(? z{eeVGF!O0K*!+8Uop2)O=M!%*r|O$*`d&`PZ=BVM=b~?XXjD^ue^Py)7A5uF=9sY;(Kj>lxcEh1^paJd>>CopsnA5< zpGd?6GoKcNPZ^fBe{+65ajrR4-v_3Tuf~hk{o22OwL0-!^!+VzslMI)-LFv9v;WGz zAu+rIn&{)0k47=`X)*Y8CG(^nr<(-9KK}#8@o-O*^RS7J*mW>&ANdD)D#woVS?>eD z-n!S0^X>B6ovI^3j`I^A3DT9^pPYPtkgi%x`Z`EY;eOT>n}hfK*M3Nk#Q9y)z1nDc z;y3)NBN6@?haEf4e}n&B^XoX-q2uJU8~ky?|2Q!-?MIF1^M4b+ zjNaQgY4|$aB(A?#a*chW+=b=Jxoh@TGt5O#%kYhzAMWbkJ3QgZs*iJ5iQ%MX&_o~S{}L0-d|C`X zFLK9$N$v5=X(*=p?EL@pg-LyFtxh}_eaA;GJ5Cig_`5Ze3ZW3gNyk7FeJ7KM31&Vm z2A}^e)W`Wh8r4+aSsK4Bv2_OhIjNJ?iRYrPOXO00|K&R7B+ln2NeoYeCi>1Ix$}SZ zS!-LGx$6^?E(GsxPSwZx8U4HE>SX+iBN<*n^qm*IxBa7AkABXRwSPIk*BJJplIXjb zL`*RGebCUh+!T(#tMOlGZq;|4>3b=uZ)iyMUq#=Qkwf+I{ja?nSO-lifg&-y1e)l( zjzml_^Jy{Ivfj;;lS=VlZBErULG^vnA*nBO+HaLL7k#6n_ZfXQV6w)q7K+61MrfjM z0*RPl=F?*EMdwgo9sW{ts=isKZ*EdwwbhB|qOT@$slHuZyM`A8vg%s|rGzvIn&_KF zA|{ymv>1GGXSjddjla&Es_!1v_oaV7SB`g++&R0|40F+UXZXgBFT3qtq&Tzc3=VJ`X}3g0+=efxKHo~-&f z|DGf6;b=>6_7cTPo1+hV0K0^}P0^if9u*Y(e6~ z{7;O;RFm7lSEsr7+{*kv=^OJ(d~Q9!;!~ICzgyFe8G9iP6QJ8If-70gJ z^x=2V(8u;fqnP=$7<@I~?Vq%{ix zL-~A!tUqsMY@d55{nwd$-UEa5)%f@=;&j!U*2Z4V^VmM?3+WTg|IEf#BAy20R}>$2%^_=iilNYlx1J15^s&A`qnP=$7;L>F)OQ~K zF6LBy7n;7OlKS+@h1JXCqOV`{HquvMuB`fG40j@(MIF({`T~t&=F?)Z_4!cWmH5vy zr|P>}^?mJsUzi*pZXIHE;<@O%JaU=7E``NTa#nq#phyfah9>&1CJ__Nd|C{?J~7lc z8vm8%RDGqUZ%Q(LBdtz67kxKJF4gy6es})XYA6!J>!67~))#0LGoKcNuV;kEkK6H& zHmB;l)AVgk>Z`Om@m%y(MJ|h9q5C%5diKwyP$Y&EZ2zo9*QKoCuHbsws7`@=2eo`o zz`rLQwf}<`Bt9%8h>@6Ta@+WNci4Xq;J@9x8lQ(WKHprBjL#CsjJ-&F?u$Iue`kk> z*X+lyRZyf4?}jG&9wN~vnEA9Ad~-?If6w55z?`b@dDG`VkEP>(rPYb&qVMU*rTTPz zYX^|5<9|IA>BC2%i9U8jG>Vx|i@`Vla_h%i-@^ZlIaS}gs_)yQlkr<;b>g|`dp&a5 z`0CoVpSyILRo@mU62ljviN1G9!~`>+7K3lwhW+~`{f3B};<@Pi zEOJHq8=JOG;LS_k<=VE7DK>Np>H{eAfE*pSkM@m6w8_ZBEtqJJUBgsqZ&dC!UMGL6OVGQFIw5 z`+msv{YvhURGtq_^!<)ROfd6lG1y)gj`N%FUusU(cZ=%VkxuH%T=uuhnv1^cqxVi< zco{3ZKCbUe3@d*RP4wMDA|{ymv>5EzKh$?C{+rCH`lgt^Tax-Rm;J4>=Ay4Wdhhf_ zAJojYA6CwVA~75TP4rD65fjXOS`2oSh5F{>ztx=hSQ*lzCV+Q31&Vm20M1Td8(580hRO3srtB9%yDezkfgrMWq+%z zx$KazoTs^2c7EjUk5#@3{**aY-y5oLmw(*X z||M9&)}Vt|=Xi@~nJVZ1)U|Ef7v&*!G+`DDD_w>t4$ z;`L$V3dffVSN8pLClra<+t5Vc=Oki)nNN$su2;kH#e%Z(6LX5b$tl&hyHir%cB>Q5 z8;Y0x&gJ9-XX`IH&#e#*sb^3nJYGNdI@VqQg)n(8^-^!T6alkq;eoz;ow60Z{@ zSGYg+aCd~W#;Ye3VmA4IpozZINyGp%pB97f?sxm+bd zFR_p$YYVgQzjf=d$tC!QnN$0zO!_Gm9OR8_xmP;*=8)>YNPQ4#Cd6DVkYe%B{;;OI8>cn%=R~@-ReGQ#& zOy>N0GS^5ZS1`_q4bS(>eMEVm{sU?9VqWLqXFj^-q98r|wW#?Yz98{gM50eH)npq< z1!KbaEW^LhyxM=uEk17~<8zVUiy$YSpO}jOrK!p(_$*v z80uS%-`z`4eR@8dO8N7Q_Fv|-Ut6$D^sS2Co4$sh7oN=dz4qY>XcE6QBw~W4C$G>~ zvQ(;PsBZ)Q)#g9oEXo^$;QX!bIoZ�E_pyS^Jbji`k>`FU zOOhC_#V7hUlGZ40J}stF_qg-z$y^VZyg{9T=&Rz~5`FtLO6tp;_FHAmb>4AXcjrmb zI?&cNRh+wO%r-#~J)Hkb3^4iqb!Vx44s`QQ73cqGQj`9y%GdF>&ov1>S$9W?S5@Nt ze^XY@LOM(BGt$MYit~Ros%g9kfy8TVQeX3s>%WS= z61hxYzdfHH_Qx9oU1K;9n&@NxN26G}N_=Xm^tGYBoAD1dua39Trf*eJ-;ItM zdueFA*}Ao=lJ+HL!y$^E(IjGknNN$U^o!wmtHOV?IxSu`s;5!=q@D_^6VD}HlOmVJ zE6elXe!S*Ek(iZ26MeG&AO@KEw3upidKj+-_}#&acr{ux$Mn@C_2J*s8j6?wKDDeZ zG-h?MMGw~^(Il3x5}#VC(H!FCuT!h;3Ninc?eP?wu2a7_uV1(BUC!<9tyKMWYLz>8 z_t})wRWI$eb?PbY+7(3C3#%SyTMKmS>8gdHiqww}3=Y)m3sqcS&{#-37DxEL$GLTC z73a3Jp{DZ=>n@H1`xbirqR;dFC*=CCGHzao95!yE$6qtYb+@0$JYDsnOLC4c{lw@0 z&?uI!5}#UX-|%||syNq0qnhZO!h9h57AN(+XLaJa=zBkMIeiTur}*q&m83VJp>GQF zG8)Cad&#MN|G~J9jUzXAYt1OrarCv0qpjzkUl@BzpLx%_?pzhkxe-|k=_#%D-Z(1A z&y1rf%>Tq%w^{Y6zLKSKt_YgwI3n&E3ysIu5&q*|ZX8WH0=%*LwV#+L>8BrG?)THz z)M*iN{a5;FikrM~Yd`&$>&{b{f2S~qO=$)}`spZ=tQ90?;!{ig_!@WJc}f@jau~r> zUw6~z-#^o5R@+*gcrN;mk6dmXxo?m2)-T>TS8c7JagAQicdlaWUd8>is}=<5Ki(9i zr~V`eF1Rwtd2U|R?A|L#e7cil?IQ6(lUeG=|8mFYDd*wuVqT5UEgGL3|Gt67Co}Db zjqob*=@-4X{);XvXFU!~k=RHd%A6wlt|!qanEAAr%8~m9{(d%PkOGNJ_OmIM*!`V; zeG8J9@@xR*7ctCXubIg=6HjYPj2-3Gq;T}Ho z2EW}bpJkQ%JhIPeov87>QIK&mpTyY2yzQlO9t!vKzvG{68`t>UZ}HiYj8E2iU*hvu zBa{EH#<9d^B1x|Ci@y6w^a*A@Ev9mR6zbzz_msb@(~d(Nb2(1t`rqrL{r8B~iRYs4 zvB+imqGfIN{YXZ-*8CVfbZ*mtC&){dsMQo4XSYrKfzm*Y>v#`6p(6SANR-{GU(i*3(n|6{<)b z{9SN}&1GTh&`<9AC48Bf(zk^XwiA5Uwj^Hs?8U!}jI$U|Q;qKm^_`60=11Kxt4~vX`=yfl@|Bp#L|^;J=k&3IG@!2tis)h?uKG@+Z1b}D zw6)ZJjYEALYpYMTO=$f3m_Gk=YSN$8g^>)eAo^@_6{pkJuYYj^<8UApiQ$X5^)YwRzxzFzjGvuTTg50BebHnX>SIv%FYZsBtmAJu6p5iM zJ47FI9va2Wr^VEMt3!RI_%Bwc>6@VXnzT;p8)kLlx#+t(a=G}SueW|BSXOeji#MyjjTvBw6(_zgJ5v-=HPY$MXef z6f>U|QwKD2ze`=c6aRo2?R#>g|``&r~teY?B%45z$o{X3QW{}Mwv-&TFx|Cg9x=F?*8z?0m0@YGZAAFWR9->IjY zKL7bN8GlpTS)F(;`c8~os&9Lb{(buPSB+Wq^@KtUnG;Ok>6D2HWT7y-Qr`tuC!UMGiz1h=uRY$Z`mTi{G3-wT(RV3{m|*79VyfwYP#@>j zQwOQj^xb6o^mnz~?`CQLUS)OSx#+tla{2nC*R$#y2SsA|J1U4i&i~OUW=Gq(;M z5v0d-;Tj+xD0=FmAZL|ZD}`Yzj2eT}Ji;h%0^9q)g$cwCo^ z$DgfEJeU5uBXYU^>eaV*{p<3n4?~eYn+r|!aqf&pG4p9Lbv;MP6zRizp^3i7NyG#*pB7UGt#{80O=WJI z>aHcIKF-HkmpAk8i>kh7m6*sx-*b`A##4_%{U%q=yt3+h4~oR_DQKdP>qKZ2GoKby z&CUq>_iOwwsME&#cGJf&jGjYLeQ#TxcrN@UC}CLJ}su2?RM*q zn&a^|R;Tu34F_z-*}>;0`mv_I>;E+^jZCinxUI;oD&_s2=l3<8*dBdZ)6Dvj^VD=* z{~$emL(urxRzahOUJY`uI)LA6IVTAE|Bd4r58Qs!JqU`4U&7K;WqrjLI<{&`8$qz& zPpX4P4_^XzY|!}cuLrp;pAT}YR|bs-v8@Z2C)n~<;?tgFZL21$l{$E^TQ}BlY$Zl& z+K(KiB|giN@#$!F;yL5I=FG@tcsQRu~Pi1FFFqAch%$PO4^s0Euwuw@lx|$^Kkxb>g|`dnIx?eP=hQZ!;8$;q%Z$-&-VNf|*Z? zsY6zV`o6>ex;jDfOZDw6>>OTI&owf1K7Ge`|G`p0iBPGs$?hw>t5>K|KYkX8`RJqiJn*{G>0vj&m?HjpjNm zpY4!m3Ui*?kMBbLAl~v`c_;BWi$u&Z)nwaA9r{uj56%;biJJD$#Tt*FG*8AO>%1@H z=R6~myYX{gmvj3U_T;=h>-ZT4Mf$7{1krafi9W#0r^VDy4iCrA)%Y(|r}fu$rqBQU zwvL~nRwtf|zAGb_>iecp^z}WrSO0EV^_4)8KD-2)=%fG8C}ut_rhdXQQsf2seT-2}r^PFj1yPhU7yb+q{U| zQ$N`p#_w+Yb?UVE-J|+iv`Ol-Io2vhx#+tydgsPpx6WOQ^bns_AJ?okhV!6_KCb_x zQ7k=8d}^r{d_Rr#@1ywdHm}C-3Db8~QeS=7|EE3V+Kl!O(O3WR^?9}@F}x3&=zD@h zOfd6lG1Y?ggXvp?|50^X{FtXX{yRiK)y7vi6@QG29GI^z9-M6U=;COdZzQ#jmyr{%z{i_|}% zIg!is6`p-=u>~+&{ABGvjTqJn3w^bx@t&Aq=F?*8uu16i&nIgSQ6Q1=zo%;t)APv> z!{?!I8_ei|YB-z?5UE4I=LhA6Q!C|_8)BoBh(l2OrmTK9;ozK?x(>ByE!|0?4}CSo%kFM57a|NK*X36u{=-QkG-^GJ+Q%zRo*wLIO;Kea>f z_fw~hXO1?aufiM8s&BB>iRYPpN&NBsEnnALwT$1|z9d;Ah#nUM-kDE`L8|4{aQ~{n zKSZ6Tr_%I%lGJmZ)rsd4uMv?e6E8cX$hLpg&VV8@8;1T8eh2(T_OEq(C)uBaoXbZB zjXwM$kl)!$-|~6X?A|L#d@4!w0j8R4W2u%~!~SBvuB|Yyj;DDVpPzP4#>dUsRx`{S z>@Piku3b#~(r2>X5Iyrq^Z{l*Ev9~YR@h(6&$Tu`TYoVxGJbx#FsWye5)+y9mz%sn zw7<6L^)Kh857BfhPK1C&}7D^odU`)#}nvAM`*_0KQUkB3rCY6eaE z>nIXq0yCc$Q-@c(@iRRizYGIR^%a=Dx0CwXTAg^_(DV`S594(u z{`1sn@w(dd>`dx$bGFqCbBWjG;hXUI&iE>>_xL`26cmZs#n43G)g)qonNN$UpQYXL zefntpSE|$Wm8!mVlE7PC#AK!KCOAN1rCi+TA!~`>+7E?d_ zZP=eR_(!YL^sO>|{&Nqi&*oUG80Dg`Dtf2-qU+sq{M_^RMs;717*2pD`c{yL31&Vm zrhfKd;&?iJwgQQa@x;nokEfr8$J3%~u8+Jn(DWBWuKz0IWo_ip@v^I^!TVp+KPE;zCo_FD zG||7F#2CfQr^Qs>ba($|`eyv=)M?{+i|O;9yHI@}Se}d@e&))yo|^t0 z6xK-7H&93PZ6Og8%zRo*en=-H)g{nmTS@knvS#&jB7eFfqRBWGdOi#0krp``nj%jP}+& z^j)2-J4DwnNc06}J}st>yv%+6s*dOX(59xkPPcyZpOe*V0PUv(oe`mWAB|5wNJe-aDKd|FH$d9OQ;*YW%x8r4)E_pUjQIC5(;ZuLF?SC@GH zZ)Z`1_qk-Blo;xB>JmSWX=oJlo?TBJxjXFFLHNDr|LVr8zN7qgjmGZ+Z6lFM{4R=o zI_|frzIv~N%08(v5ND~Q&SIYSuS?ZMqbIB*uQJcn4U4baWuECe z^tV@EeOdS+Cx4!)yVmDN<#gS&y*AGj6r7y-zR0?o}m&hMJD2nbu$5c;iW~chyY^x&Ev4*VM?N{k5a0YuBRAdL+$yoZ{KF z+xCMt5t@uAp8u0Ef|*Z?siVGk&#%?-{2vd;P;;Yt9#t^`S&F>e*aWrB9r(%82Q|B zzH3AGo$LMsg&5Y|3r+O#{2v;{%%{cF(e1+hk>~&F9#N;wLob`YPRaPy_xxYob4Dh2 z`=jWqcYmzonXx*F;ZqPq-^(Oof|*Z?siXNFOq(Zp_Nwj$b(+49OdpS+M(bvcUwzO2 z)xBe6^00qxRbNm4@?4b0@HGgc?;{d1!P0f&Q%fB^B_z%FI$1V-JBzy7sy@3u-8UqLpVE-%+f5=SnEAArI{J^Ue{bX2_PXurl=w9o@TTeW z&$}glxBb}a#B=oBmK(XOf5ZDaqHoW2z3v;t@U|2*^xbxlYLqt2r>&)qu6F%<+adV( zM^onXfdz4JpjHz;*VSnwNaqIWd5frb6Xhp@{UZEu@I!*2O%<<)t2bbVO-DF$Cv6yh zq{DegD#CwmJmvq~;mjEkek?dV#g8?-ptFbn5*(i5zjQd)CL?}3aCnNhGyJ5VcsO(C zZSWL7$>E%SDSn2-pY(9F-Ud(c&W4}Dd4AM>H*k20cQd?0 z+QWN-!&AJc!>{r1-r(>Q@9l7|)kW=}0}fB|a|}O~ZASRH;P4bb*WpV%`~q-zieF&( zXzs%utJ^TuAc#2pl_+*FA^YE$Q@D!hFcvl~v z4h~Q8>4x*9YUcl&2@X&3nTB`!v4_)Fx4~0cR2h_ z55Ef>p5k{I-o4zz{{{|E@xM9zB@e$B9G>F$8s39*2rWtf|APci@qaj+K8x@N!QmDY82)R2{JabfPw|%>KFQ<11`bd0*9`CF?|<~wZSWL-)8P|5 z{yX6C6o1F?KD#{peQho|^6rSQu3?FcShciZK!*F*VKfsII494ILc*?i) z?cjnA9=`=RJjLbQ9J|1qS7)>Who^We!!Ja)mPEfKc#7vayw<~8gTqt2wc!_e<7!45 zZNu<34j<+5+k(SWep`ogJwZ#d?R*kE#q$jxIK;yXz~L!g;Bc;~MSNmG8-{l<{5QS8 z(*uhFX}=>0p7J|7e1(U10*9w~C&Mphn-RZI+c3P);fp-H2ppdBiwqw`%p*QpX24Ut zm&2<)ye~LB#rqmQ74=)3Ur+As+mvi17@hiaL zDPH05KX`a0I6TEG9sZ$*GZtpRQ@q;n-<|8>wczj+uXVVrTf^}^100^>GYlWv&co+` z!&7{Y!{>YW0&sYWFEIQHe|#+jho|^Lhx`4*zAyux;)@KwvY*%fVsLnhFE;%5sE_n7 z0f(pf5{F;w;Y-2cDZbS3Vfh}u3>==~%N#z%!I+Zuk$FFl-nc_uu?^BvBZi1-EI@DwjFd=&S%BfJAR zJjFXWe5Hpo)@Q;~yrbcNJl?}Qfx}b0lf!3tcp*4E#S0A|y^n_%fx}b0$l=30ycak; z#d|sY6%X$V4o~sEhL1s0^#2uu!&AK2;dguZ0C0GU4=}uhF%$6zg2PjMpu4#?%_kh;VC}U@X}*EoLJ0+r}!|3S9|zyaCnLjclZtu9{~k(l6PJ|b1^tP zZGW-hx1Q$lmuMS?FLC&vJbWoQJmoJnyfVkbmx04me3`?&>uxg{t25y#zT9y6Z4fPq z{uLy6im!0E93RC5UrB*4e@Z5Y1F@G4oqi3xwTwqf{chu`nv^yN%=+Ws2D zryS(rYqbr-*E-z)|JH%SQ~o-KKj-n+gTqsNz2Vg|KZuFG4J3GqZ%}VgJ<-EAg2PjM zqr+wWDkl6*+J@nq44=xFjPT9i@RYyV;rJqai?(6-7Q<^gdH7avc*@`EaQ2CazYQFo z;@cdKrU>5!4o~r2hEE%l!Dj{F@C2uE{@RZ-w;okU~)f^n2;>``OyWG>)0vw*=EgUZEA2HG2iUd#b zR)*hJ=;2Zap5l29_r~X}*4l>Qtqq@Xl*exa4o~@Q96r^<+k(SWyshD~=F*aEJD&tk z@qCAS<9k*CI6TD*44>7}<9EM1L^}p5nz0|JuU` zfWuRKfZ_Ab_V9t)hT#JpewT+228XBo!G_P5^A|DM{tyy8#fLat=GPD(3O?B3Lk(Zx z9lvG`(>9Dh%;CTH_`|{BY5T(+{*;H00Eege2*dy6UDuyA5*(i5BOU$+k3R|=p5mh% z?#)lLO2FYMUSjy|vOX1)|G$g`Pw_H`mwR{xc!|R+9R7}nS85x^uQdG6{_&$49G&Eqczho|^*!x#O|!&iXAQ+$QPWqmFt`d5kVIgnb-aX zaCnMuaQH_az7ZUr;u{VB+f^RE2^^l{n;iayhi?Xlr}$>W@43Olw}8V_e2c@kd-zsx zc#3Z|{O^DCaQb={JjJ&ezGS?I?*fOX_%6fm&CTGm18{hPQ&zjzJHF3OgTqtYdNsJu z+dpUL7*FvW4riL%Q!^4|{!&AJu;r}?+!&`vEQ@n-4 z|K{PXz~L$0%J2vN;o*!?=0n5t4FBh;9^M)pp7L8e{1Fdt0}fB|Hij>I%EQ}&!&AJi z;Scuo@O*H1isw7rJHE^=0Eee|f#DCm?D0E*!&AJ2;SXQr;T^%@Dc;fH-u^MW6F5A@ zI~l&*8~?Kl!Qm-hX!s-E_?}$^4o~qS!yom=_v~Ka@D%T5_+vdheSN{FV9G>C>4S(F5KW7gHho|^phx_Au2sk{&hZz2ZH-F6@ z3Jy>4p$@;-+x{?cc#01*{K;Q<_;7G|iVt_VzkiGXho|@m!&e^c@kfHgQ+%YuCwllO zaCnN3a`^WiUIGqJ@e;$I^82q09G>E34*$gCSAfG)yu$FOf9v6u;P4c$boi?tUJVXU z@oK~W)!V~s!Qm-h>u|aLFDCo$3=%xWXBfW9-+$+T!&7{Y!~gE_7ib%XFEISyKlkv3 z;P8~c(BaE<9R9e6 zuLg&w_-ezSKgGk>fWuRKjl=!p_gZjximx^NKi>Lb_BwEQim!9{Ot1a*;P4b*Z}^%6 zJ$wT=JjFLS+?zjVZv=;@_(q5C^!S^=;VHh!@E5N2@Xg@x6yNOd4?TPfI6TF-82;jK zJbWuSJjJ&<+*`lT-Ubd&@ok2`)YIed0*9ygE{8vs!RG|v@C2uSdc#7v3{_>F?zX>=z#hW<%HVhQG4Ehc^d@r+9ORkMr;r;P4c0Vfd?k zJiHY+JjGi%oH3)NJTOV{6wfn!-5DO<8XTVDtsQ>5hquu-3~yujYd`kzw&3uT-`3&7 zJUky9p5plqf5F2Gz~L!gVEF4Ndw2(Mc#3y$xOaS-(-9n=;vEft!{2@}e z`-R}}6fZP<{c#>%1P)K}fe!cPpEEp zhHq@{;nmuP;nfajn_80gYf12wU+eI#9zFvcp5ikMf1f^!_;a)k!{<1Bt%olFho}4n zhJUcc!}(w4z*Bso;U6C2;fuiGDZa?zZ+rM+aCnL@Hhfc|hqJ9Y@DyL-@Vh*GDL6dE zmm2=j0Uo{#9G>FK9PX_T<}3$?r}%P*uk-jTz~L#r!tjs%Ev9X{V{ ze+xJ~#kUx~#g8vzoi+^L>hLQ({x)!U%HQVj=RJHEI6TF78UDqI8GLR44o`5(YG2Io zaJ0;Ur?^Eu_`*BB%*`>L;yK3u@)D2V1RS2?O&tC&4{r(%Pw}RPf7RB*n}fqsyt%`t zdUy+Pc#5}h_%|Nj3LKu|tqk9Kk%u#e=E74v&*3XPyfrvH#akQxwRe6nw+%Qv#oIW1 zlE>$NnF~+xwhs5MU(U@3ho^YH;olT{`~q-ziWfNiK@aZ$4o~q8hJSm6hj#>rr+7z) zd+VpUoxtHK-pS#NX)Q@?3Q6!3FEo6ccYZdv2ppc`MTT$p&VT0i(l!k5FC4F8@nsU?Z;a1uPlhpRUgH1Y5e;P4b5;c)N# zV(v(7!|;&~f5qdE0*9ykQHG~Z_wW*Mc#4-ee1V6Tfx}b0%XMn>~e1_qTe(B+Jz~L!A$MAiB z<>CCVbKxnzz~O)K@P**;6kllgkG<;~a~FZbQ+$!b{rz(>I6TD{8=m9uA4|aDDZa$v zaI_@jV<`!q;!7R=wTCYQho|^5!*kE{@a5Wu;maNVnuo6dho}4%hBx-+uemG1;VHh- z;okYh+*RQ46kp}=U0(aE!Qm;s+VK6n`F-vhaCnNZarmPie=RsX#n&3%l|L<;p@TSDZbv}?|AqIaCnMuFns?m9=;JAp5hxF{$~&01P)K}O@<$k_VCT%@D$(d z@TWa|3phN*w-|olFFbrJI6TF-I-Gq@OENyTk>Dx5&EX$;IDIh}p5nUV0pe)jQ@XL3lcoVTR8lF4{rqyPw`fUH}}ThJZr=7JcoPd_w!oAho}73 z4*$?=zYRD%#oHKuhER9sZ?i2ixgI_Y9G>FC3_rZo!-s>zQ+&ALN6=?l zlCe301W)l14)@l#^G1ThQ+%Z1KkM)Di4|=aKFaXCat|*7ho}4!hx_|)88|$}%M3r# zJO7I{XVy{|s<=iqA0o z=*AvC2OOT_a~$rE&jsM{6kp(QZ+$dxAviq67drerul+^f@W30rJ<#FTWboTrE7FF3 zF8NQt)Xya!vgXvx=aT0w2^xRCi#kh`Ygyx<-M2yG96i1*1zSv7>fz0T_C14UhA&fY zdfqY)hsOpvZ%aElLHnUWPA>f5O6D4$n}>!F{~k`l()0L?-aaXQ4@NCS59zUg_45}$ z{O0u4T{nh4J{Pvz%HOY`^0S54U2)@O*Ij=?*WUem_CLXX)#HTz#r*X?v3;+Ckt0v& zdG)2kZWwae3D=Lf>csZL@EmVDOjaFyN8g@0X0~4N%YS#iV9xZ_cdyLonD?gBu?ih) zLLJd|2NiYhHORaoA+z~GLw`F=Bz(UmYD){>^F91iTaiWu`<}@UqVfAZ`yF;kuwTnp zg8dHe9_;sHKF4?EEyQ(s5M1$Eoclw(WBb9OHv~B~eChbxYv|X(L8Gm`f<~9}CFQ|} zVBhgY4R2+iC1~Rd>E2!u4+V4UblYzd!F5AP;b7+#?_U2$3M>tCZhF47-7C{fvva)doppV=;Rj{eX7*pwJ^to-w(*|yuStH$F>>e&C5 zo-b{>@4l0*Hk%u?)U8W=Ij5fA)!QD=2+f!O)qR(r)|2f`ClzJc9u;K2$|c5pheUeb z_w3gzNVf(-dO#5Th+{~jZraM;%Ot+6tz1mg^O+}jA6c_cgP+KoR13bZw}X`2K9FUE z=5_3t*S_G`f%`Yk``_89HqnloXif&6G}rFrAF8?b(p-nUAEdc{U5~XvMmS`Dx|bwl zZMwwA8U4OM#_DR@%%O}e8%Oi>eaH@e+AcU)-*gCar|joiZ7p%+vGF>DE@-i5=JOjy7Z8+p@iX zx8gxvdKQaYbUjRxF(G{U-yY7?Z`I5l*W~|RL8|G2kTdeyK-ZwicAq5OfrBl_w)&i!o5vfbB75)J|nq|AI zGVQqUf$7${&^F8dx6j{)k)9_#7Bu?JgF&N9z784f4&(t?6O}kIO+fJ_8#C>RaqPGk(>a6C@Muo6bBoYk%Vp;2}uZ% zG*T!kTu~53r3mO)i3N2mBPt_yLob1ZgoKcggeW+cK}9UsP#i4Sd&lvA-?jHSYu}q2 z=lh?3`1kXy+wVW+r|fdhJ%JtedC8v*2DZb}y`4SIh|l&O8M>d*UxHJLyPr$& zvZ9~}-w)ZjX_-UE$c`poHU#^c*TE93-(fo}-TQd$WMdevZCdf}?m<9J-R>=xz~ehJoK9{)$EbCPWp&!hZ4D|7?b zCydX(%gZgus$;p?EpD}ad<);MmlK)rpqf`42 z?A`CWfQs>72Qm5aOGe|nd0*XO|BQM6ZOJu(k^AYy`%`A2i5Bg|#WM?%TjuwQ(B`mh z_WfHWe@8vJDG_Z)H{4qCoFMgn$?aiVvoDh8U-Q#(tVkQ?U49ArK9M=7q8|@K=nHvR zXUbvA@t(3Mp7}vj%qRE5SJ)4~1uWbK)}2=Fg+6((#uLWGI#Ui?Xa9dU@@jlBezZPs znkXFB;3X!A{gW1h?HE7W(tJOx3Yy$c*$?G%K72iN)|3loUOaWm_)EDzCPFRh_*>`N zh2Q;>m%{Jn3*+7^$KL?^a(B=$Z&*)|+%P}OLLa(y^$w8t@Rhubdgg{w9=0F$u6vx6 zqwU48t=SjZfB3&3GW0^L>_4nImQbEU1^w6wp)cfNohgTXgZG<;#|e4f4w_;|@~M}HrzF*)j)Nbg41*1S!9l@S`^mWW!f`O5cb@_7b!b5wn;RYn+L?E& zvhTlL(8=?e8_AEZuXF>3UN3N7F2FUrrDBeQf}+&a^nwB?asTkQPa=G?ANJ3Jqag4_ zxXj!B2-l78>kp3u+I44joDv)dzozHs=b8(v@Eimi$|0~J57rgJm{?~@Hw=yBxL?o< z?ev8)xA)rp{+TFrTY=+1?6D?I49q*jlDN&Tix58vf_{weFI>1*)(O4V`{+91g456r zjK}x$5(hkMAX=|9^8>fPT`(|&H~sDRb`F`8{MWw*P2|JeSvb+>F0_3`n?l1Eg*PNH zLjKu*2YAUbc)7r%k7ojJwy|k5B@SLz3wV8!qWv3Vear;jO&0I&IC#$dKgz#8G5%cu zJo<>aLm=n&THK<*-IER^}hy?@JTO|3u1hF7wq?V z3A?Jjgsc+SJI7CpNQ?*fL>F)$-GO-Q*rV+sapGC7DADo6?C)w|F-J>)_pq^Pn;ZwP zvIV^UF?bt+MIX`UEqvVKWyQh6nsrd3{2SopoAEvip^vq|Gh|e{@yRxe+v`9#T>ndcpkCwyxKgT zg^oAq_o7Nve1kMT_Gb$_0Gm1c75F8_tnCkR@Y^Y56kbXUURUGu!ZyHLY;5-J7zeLY z3wU|a`*R`sV*0r7Krivs*DYRB96Sucf)eH5h#0&Rfkhv?0nd&p_Z=Pw4|Ca|MB(Mf z;IZGOkH>h40}nSA`(7FcFF8Q-qWh2h0a53}LiW4#@f0s{+_4t#mN|;{@yPsV}W;)vDx>PICw4f{{=DmzS8pO1E6V0@7{-j0VmH#qGNqa7Hy4kwO(-r9ffv_Fn^VBi{^INr{syPWK_ zFG4#oaQ#jk|EjU?f`9HI-rpUs2!&`u4Pddv;!NTLGc$I>~)OyNhMVK*%%zCoxbr}mrv zqW<0?R|a-xpzRdcO^>k~jCyhocKkfUJET0YOG8_K*j*lDmw|e6W;k|f-XR|acEizj z2JO&4x_QY#Jvnn6yW!rUM+SEJXiK9V`a##O2=(MFa_sWGLq`R6=yMkhhuw@AKhH%y zInQttFG^AV1^+SM<+-YV2KNn|r*5L3XUdv5 zY5WCOna7&=NK@oesrd6n?mEsQyT(Ig8P|LzcrtRxO3z419fJlQ<9B%NX8kJs{v!0> z*bYm=hqwdE($Vu5-vqrKwuw2K3%O0iR^o&8bG&vl?i!kvk`c*I!xEb`lIKCl^|EDb zA5^o%`)of)`}>Izi3VW(W47&nwG+PkP(N4HN9DVG=xc2(#@5b3X`Q&m;ad#7`wU+Q zK)zKFw%NIfu(EyuI!y=CTgD=wGPY zp!{Kus7C%*AtqK|bnV!Q&8=rU{CMVZ(UT6p3q*eOwc^7zTH3<;7a<#Q4=FdRh<6c_ zlFv81yHIapHMY9~Bdp7v>EwGSG1NYilsrU^o872q+fKEU`W>iyQ}vU2TfVPRZ({Qo z(e`V#Yjcgm_XXN^sC^`?S$`B)a_RNfuLhvaoG8bOicbF*t&;dn;Lsw zGCw~1)}IrlhxI1U!KN8P_vzd!kcLf!+=ZesI^f$gxg`9^scw}sx% ziWBK?dAq@eb~-+g<7hGN4=mb~mQt7!$;GsV4=og?2Ym&3kAN5^pSsu%OWTt@vkE}} zdqUdhj?9n5!9qS3=4520M^bZhMzWdlo(?fF8f<5t-nLx-&(UJ^ zjf;Dx=cYztFo;9m6bQL>d|>MPqwctZ^bsMc8LEK^pIcEe`_~h|-EhLY=#n@1d zymKHXHlsU7?e~4h>mpmk*$tTy#2JG{{@Wq+?IyLC{(mmc-<#4$rsotIzI&l#Vly`P zs(!mah0huJi|>M7amuK)h_$5}dFDgNW#`Ib-4WZ5LT<9kj0{>S~+KsW# zxe)Im$X(z`a)?-uK3upSrG+izSqYiz@SyKqY+^7rs{&>4+~e?IT(S5e@Fd6ZRG^+* zE7eZ&R)e}n9iCcjn;87Xw5e77cF#IIRcKoVo<1==m~)F=joOiC^?y*m(%C;xW81{w zFQ(1Ys^5MeXa8(QTNSTsG5co=>e;qg?PR|_fx5<_uC_TIFb=S>_={=lj04&awCfz) z9~fsWe&VbVxg#A6)}#NIwwV5ZG5Y_-TkxMDb8^zN3al?YF3|tmn2fE{|F@s+T*r1o z@5Pj?tcZg_zAqtc+Zhud`v1jm@;r0&$@dM!_WyDYeWP~mOR)!7cz*o|xi&bz91OOT z_g4tHb$!6pe}=jpaxG9J@GfbEdJ~&qV>>MEKepoz@^b(04$o)Bu)Is!pq(6ct|1_> zThak_KMu_>BjAGcoPyl^NJ?6&w3Gipw3}FcVqiNg`yFquD~M}JJLvr?Lt+C$E!KB| z(5^#hCV5(NEPV-hN9Lyw4O!)QT5>pSOsoduD7D{jyd4h^|4>Lf;U$Rq7nrO+0YdJ> z)sEN6B}YLHOwGzo9nL;HH6<%OKa!W4H9V4*IWo!WQt#x@)~Byak`-sahwXFm%-;Y= z2f>RJjLAuj!lECiLFl71t`I*ko>+2J3w{J#^y4p~t>H3zMx5DihvUaE=p7r!4`R`e zEC_S*7mY*wNJU+83x4#qy7VJAwDp&e3*A6aIvnZvF$Qe|;`l)<`Y{&5oa6@9_#{61 z?(AL7X6qFVNRy2J+C86ZiGxuA6=N9kH^~!^D{GgM+*B# z3iC6NIP%{Cxms+DFSn?DhY!3%Ws7>VAQN324nh@5^ymlrcge|(iX(nte!XP6Yo8P; zOiqfVrsBXN{v!~xW?+1pulD<&==gC9^k%s@#*Y9h^kV_^m=pU9fz&e}=v$ZE=-Ma4 z4<{e1(f){N8=sateoS}#z_??{EiR7r!$O6AR6>tAaVK8%qZ)FbYu|@{q^9!tW z7Z&5wbH|#K zSj3m5j`;!4IPrgi_BUM|#;;If20xbef*y15qXUFEmtxMnrHl*bK&yOx&=&w>z?`Z0}dd9Dz7?OpK6?@+7 z-kygKulN)P5;p6@L0m}prr@4*{AL)NXgF2N-xaJPLCv~qW4OV^rKd>=iNTj^KScqYd;XI zT_H~Ic6f1nABEX#-}i{KNDj1fzd@if^y)gI?rA@4SMG(4rT;`CA#Fl4#IsfEwIKX z`LBXptaieWVZCUP|7M7Z+34P^_6J_=@E1dGn&JQ=n*T1eGY7?LFZ_Q)-BoJGl^FPL zl*m61Vq*4}Qg@!(A6VygmMzACzH@1@;xK+-8D+-*D14oPF=+TEK6i4bYj#*l!_E?GF`R~6O@mgh_f;Q%k`|nY&b!sjI&3nBtu5TbF z=l)Xq{*AI8v`N?Dm!hv<+8E`3lEj7nSlZrIJE?yg^>1L6AU!pbfnRL$2b*|~$vYJN zWY=|Aqx>Ad(NFQb&KKkU0-itV;M`wxkp8z{5%02n;FsCQ{!;jk?XVpDv0ZoI@$w7g zZS|isV#c+M{W)X)Ei{ws%(B*~D~XKC%t^}~g`bwCW4t53zu#`2Sj)TK?@*jqF_y#>Kw8PwdS!>tM{4PTdBl0IfOsqyXn41Ho)0=voU)CLZ z9h&0^8Tn6zAP3OXLVm1|FYCggYGwoj5w6W==LKtrc>egY%e{oh?|=-241_M?5G->g zR;<18jq#^IOwNt3IQD|l`A|DU2KC!?J?7_0Uk`7eZwjIryh>$JF*=dBL^WyFrfarm!BJ9BWE+6(^` zsJk%6uAjqy1KLf@{xa&`p!QulIQ+NzJ$8_TeyxDd;2W>MfzTU#Td_DJ_Ld> z|8k6lmz%MO1GX2wG7nhaxBEcm8rTlYA@AC8Cwy9+kL&#aHx6@Q&CFq*^RkKxnC$Fa zx%JC@yaVArdMSi6`FIm`<(x)mVj7%Zh`FMH$jp^>g=Lt7*nQzIqwWW4e`u0(e7r|& zjC?|R0@y-++>@7m@?KDhPhKBBfxH=)KUt2S@6m2@V06D%`$MNV{9i-wy=eY$Y6*TU zQ<)rmt@gr?{k`myxcq&{zZ`4oHfDbrbg>?slj^+=iY8^el@=DLI_|K@c zj7Y&K_Sef%$DF`U3-YmiKh*yc*Pp)PPgk^?9Ek4nu4;bhZpR-yAGkar+Mm9GD*4HU zoGd>$sKh7ha6e%AesTHx3IB0uH#so6$Ep2c$2j~wi5<<~FHj{v&nx6$dC#EI@}Gpd z!{hSz7ydqIH!=ImsT-^n!~C%G9sZk$9nBvsZ%h7pZZqC+Cjo%_8~yz9<6swcG9*R% z>Rk_`moB<=-q<+z*$-RbnI{g2HxSat`jMTPgYz;53<%5zuQAL?Iw5VLeFQSFxj)IS zKgC|_!I-bEz?@|z_TS1gAtUg6g>hcuu}24Bd-0QgP7+^9Vtl?-`40Qg$;a7fPmjq* zR4}k(KF}A-^>>ou$o|22Vfopy`RLPp|6B#V>0--IfBE%_)9pmZpG(m;DaxN1Fze5) z(BnS3N^!)W>rr=UtUvC~fj;wtzR}wH%Xw_xtvKDLdFCk^9*>y!FFz^D9|dDx9)K`6 zx2wJ2-;KKKWBo`=NyROMVZnu%emor78m=~k)tQZ^~oP0TR^03;A zA0?=}y9Gaj3o`v!6WaR1wMKEeeed|O3VQS6`2jHcQ43*CoaYGSI)?iP%a_FS13ct! zf|LlSznr>F@?HKMJ`l((+#mIjRq^3;*}1d$l>g90J91t&*`8?N=NM=>_>5*R2i?&ffZp_*ZmBCSU%H!O&$|M@LBczDIA`{T z{~0pH^Rild-dXN(^Iqmhll1S{$tSAxq19D1|ffMh{?IXg1Wuc{>V-aKl=C; zhsW>-0~zuUg7Elp*Z&dQihht|n)AyTg#3dcJ%rQf4tDtS9sbjy7kxd>%nb%INXaz|Mm^5;QJ%tkj)?T@@ypTk^{1-;XQ`A!TF`Ok$g z2U%(_{6(lskK!MenK8^Lkssp<S!iZPMYf_&u7nhWk3mp^xtRB>lJ(GTF5kKQQ6NNkc#W0lC@wL7(QTAAdSU@1L)jjkYN+j!bjmN1tdv z9)ccoa;M@*J}|FeagA#)e)I|bSc>+4SU>2~0=56sRgNEX(Kg$~p&xyk`%wx#=ER-< zGaqG;J6-$051hozM-9Z>tmUV_qSEnWljFw%w9R#K0zdjnKID?j{ZbEMPRbNV^05(h zkGl5a$H4ITcn0k?HXroKS%2u+!SMt4=2t9map=du@c0P*cpiGp$;KEzwxX`gwHH5< z`sJp|e0#gRV^dkvZ9FF*~#!5$+5A>;$ldUm+e2n^y zuD!jNPPJlO)6atJgbt4_?pNj%?}u2hkAt(fzB0b=AZ8!0rQ<<$Tfo24N4v?rzXH104$IO1(C4UE zdc=<8<&H|vZw3bbl^xN}aZPBAFE}q&?u+`L4S#leT4qtU;{o|Gf44D2dQAJbi*(_eWc+V^#MLl9UJ z|6~X_pr?g#*Fg?3yhV84D#f)UcW=n?Vq$y=`dU;S6S4g=^{~FM@?eL*85j)c$C(i3 zptrgqah{60p16;bn_rkd8jlnf6lSIl=ktlUpFcD+L$t|*b%K?r$`(KUm8L~1j{S?y zBUkoATW<@4pWh5Gm^$n73nr#copRyD;S`qsjDRpVLt^|vKfkh{StgZVPsj>{yf|5J z7}1|Xi0SM3>8~84ILG;@ayCB=TGg87H>< ze)6^?W7)S1}mq8d~#WrIOd?<#OSZ2?Hsi`{!)kUMzl>2_>8&W zVjW;5+uY~>7~gEjwIQFzcOU9aO#VvR-skYGb@=8IBjB?We&Rj=VcT4_6F=@k-R+}N zMmm>$i4Xm(jmg+9P`l%Q(cf{bd<=Sb^_Ef;sE`kRxU@YMRN|BMSa(?YfaS|9Fc)a< zKipTaF&SHDy}s9(PJF9~k(wVNL{h|@&BU#Oux(Wg-wM<%6+S%FnZln1nd7h#^(H1` z+o*QEZq@tRD=`LGxgz8<2_+x;UE!=#I~?Wy%4Z=*k}o4YCp|w!-ozR7M2z!!h>6W$ zJg@e>UbNRW;{Ov;WAo(nV=K3zp4`u>o$&5PU0pL?lVS3{4lyzMg0VyGPw0X@!$RIy zA^)_z!Tw?Wzaiv)UG3yJ*@3#}V|X>wMw$Gdg|-IkGsQV!oL%=K&j*lKg30 z>{dI8`)kxaizTTDI!;XUGI4WhNF>vA;pE)|F|qn9sk=w*PyAfR4=aB{+ir^!1H-(O zCZe6b{iOEfFWm=qUkChY=~1TOFWnFACRWkKc34j8W%Ev)w#2qLF)+g48STgc^t90K zK*&D%>DeiHY1t`!ra!{Z)M32Tke|6TF&o|PYJSq!4*%)I7MvIm=rjJ~Ajkpmv=IMK zko`jbqJotCLOiiN+IoS(JqqT)|5@4{?S~jY;)B74{tSX3C&1N0 zp1zRovHs)-{+Lk&^#+SBZH>)fg*kbS;}4#_DLo;|pBOOM(Vt8Ra}+cGFHJ|?fuTPf zoA(cMLqGB$CKtZw<~e?B)B6~uS;RJeM1xp<^sADSEVY;8vk3L+QTzkKBZU0tLI#VC zUrOEaYX9eM4nM{RrCG|aAkb(0lOfE3JO3yCcnE&^VUJJQrG2aeeQb9q$Hxt!tzSy6 z8yr6-=sIxeWoRohel!E4ALtuPnTyNRUh;4Y>MjiZa8uadEA|pQ;kfw_`{Khdz1C-r z@LH#>@e)tC3!fVtoW1pxdAbK;a_^VY*L#%g&*jd3K!06&neK<+V3K=Uj34te*%x=I zy~K}u`lYu-#UJd#0g`|8_crH#DRmd9{hxnw__3Z)dYAGm2=vLn62g5DGygALin{wl z{(`*BWP23!H~g#7ZesRDw^I2}NpbkmAD2FA_@hBA{|2-(2dmXy;=_EsbV0~3hmPZc zQRaSlGPLze$@Qe-oN~K!9Af-Xy43j542*gB7lgTR#uc(3oHL?4p)ZOOrzv|@S1!5ciXb|X=|1Ah}@q*e5|8~?p9rE)$2=;@yPNR>tG5e*| z{kPipKEkelu-|zH@`B-y2C@8jR#|fJj@k?VN2uTK@&|iifZ_iJ?Ivcwl)B%jeeVk$ z{x8t>PRQ?o82(kft}_Q;sJ-z2h`Ntl{@`kaGYI>CRRY>g%zi0!u^pD)Wy-&b{pA-S zzXM|V+rkz;K(ut^y?_38v>@|rj(oYFeuaFB7mfrjQJa43k9rfkzlvDSyubHP_IDJp zU)7!%=<&tgQn4QWsMzgq>jGT1B`94u)6my68-DELRi>}!r@!hL#Yq~V&*8u?_=^Ak z6u1x%koM?D>FcT(AMX%uxgm%Bz_k4F|_qpk!!NXlYFP+$5gasJ9wcVz@i_xFCaOYsP>YN$*3RW z*hTq)HFXyHfqUZcg~eY*E@xdn`E|#SVziBO@IpU;ML)16FFCc2R!Viv{yh7ux!($n~P)^lj_-@e0}& zI(VTUz@i_oLzokH{!jcDA!UwTlpg~P8IFgVZs-S=LGFNHt$+2)kiS44SAX`}H~NXb z(faPMVyrurt#6@|hY!%U)`=&~17cwwK8A3gyruTCKX#(-MaM2G4}**{{lL0_we?q# z>ubg7TjKcf1KM73@IpU;ML&LlaG!jp_TtCasN3n-Mfs6rF6i{*x6syK1+LYt6sPZJ zwtwk?`Zmz}z`+as02cgM%|4Df`AzNV2k;P^V;Aj*xu8=I{l2vouGLPz-*1rP2V?%h z!BaovcNeP}!?JT1gOn7%l6(SDc356cM=!Lsaq!fSWXZ?L zXh%+fr-k@OLk@QAqWv%zbn5jEZT;2cvX?f3^?TXz<5aXA;^3(teZ&u*TgVCUv=F}^ zn(+K+JkVs%Pr>#ru)P=)E=!|`J{+Il&7>PKJkBNy$=Ns8Lb@i7#2{T#b!Kf-m3 z)uTgOe>J&AD^CB*96xaWtv=PkQ$PBN9~YpVImuUhkGUR;XHlMU>_R_+y3}F4@z}Tw z6PUkCAto1Mi|w%Vuk((R4dPx1$qz6vt`dKOZ3mMEJl?K^FjwySKXIl*#s+ro_$;Wy zV{Wd0xYpVn8QWskAmxCLVzYsI%;7@Clk=b+b@LpY(7&uanP=kG5!P$`RU1A3 zmCNwSaT>=1?2FkCz3$-ct*<=pH$&=$fS>;AXO(Q=LEfKai+b>Bb+d7V6AKlY5BC4u zXPXsA^6>)dYFf-kGM~s1z1N`kg4puYU+whA121s=d6pawp6n;_$6y8ia7@B|^jeHR z7&okb*0B%wPg+4{#QsZ2#*MkVwe?r?TIBT01FQ5pRdyQMhC6uXxG`AF3;SZ`=A#%t z(66t4%dv~{BRw}fet(9Z8B_4ncZQwbpnW{kE74z!Lsoy};DvrzESs0IcF<#PevbC1 zERh(Fz50`#l8m=;(W8!-3;qZ1;itjw=6?pPCY}%t7Tc(4|d#1Jn<*Mq91t> z=4Oc6%khwby8aqRxSQPf3DDnhp{-A@GH2d@>ffC6YYN&e zbIbDb@^drtQ?esN#>f?ixK}|;4*W94e3kO&?AG^%mCZt1*04z7n7s5D6mxu_4;GGD zYR`4Uvg;vJ0t@`d^P!`1^V6&j`EP@mn2qjjYM* z2P|>XzXF@ZFQc!{_$2oeeP3G{`slKGhCc?y@HU~H+*L8W6{uTiEb>w^(&aQE@6!+y zt1sA3t6g3%ea}tVCg`npc|#P#yA|!^FweLd5FT$^Aoa>C-vSEqZ-^w^6sn@Z;Z-;svhAe4s-94Z0i=9nR?-j49U$cObs8T zBj3po6N4{4pR9Hxw&;0Nj`jZXeJx)!ioqX*c5=J-|H*kAmf!a9Jnj}l$T45-CI2O;n`_4f?mnX$`PV>9%zim_OVz$$ zn2v|am!WOG;ctdU{%QzgU#9lLzaDiZu7#5`@}s|p4=lzPGgp_2g4>Zf7V4Ek9&XO> zpqczX1wH0sy;zz*J+O^Aa``gXk8pHk@Lxi^iQVXKQTu|eP9B~ic5^=jjd^$t!dyI~ z_L2wmf#pxQ{6kX;3Uypu{s!7#5*vQ{yO<7;=o~*Wvn9hq*&t)PO`y{-@s<=SdI)Dn4R6EQPzh zwz5J0;oF*a!y+6d;}!h!m;|qLYx+SD8}_Rf?&l=L`>EZ}m_dfeKDEe;e&6O)bg>{0jCqqoE{u*LWR=c7dI?h`&6>TGiMMmak6~>^LykCKKa=ZOM zc`+VZQ=}HjgeNc70oIrpeZh9t0Y)C?@M1o{=Db*5K{32@&`$0v)NeTsXP|C^^7aXM zZ$rI_(O*OC+thC4D2Mkhv`vlW6%@mZzHSY<=cv8#Vs5@>hVu3ec+r0&W)^=9v7LT; z5wv0cADw4GF}x*cC$~HQXP)nY+~^)(U}BzEK}?MP8e%*B^T?NU9=2u?+U|-z zu6UM;$HcFIkYkb5m_I$RT?Ki><&C7|q(v}Kf+_jeLsp5p@x|$vM;)NQ(}Q2gNppS& z&BTv>9OGp2YM~zukVX0FDUl)gMQKtb1z%GF4f^p6#KdlNp9va0Z`4Sg2d~)-y{h~? z+Bbt@9$tbl7n{{y&To$48={TEB}4MR4l%L&YpDCW+K-y&@V|n#&CU1?6#3tSFbA)w zz3}fq-SYu|a`X6iqus>puc7X4wI8+3;eVgl4!;XU{_h~n!TV}2{GX!^|KG%>Ekc{;2k&J39P(h~11ojK3lQ?eyV0wU_hmYt+4mxnSCmF_EG9>FMl|koSt# zs5i0tYk-aIu#C>pd0oY!(ED88_Y(yn%80w7Jp|kkEv)xo_qF9sNiD?x9yPq3P;X*1 zww=^$^zHh)m5Kw2p}hG;IdYs=;Fy-S1J#akR_qUH4?awMgD@q|o~Spm`HZEar`nC) zr001>fB3b>@VOA8O?>8z+&$D@c)O!+f5RJuDZELjH?bMpB()p;AInQztf5zQ4|yd_ z!9Bya{aNj#{zTNHpO^QH20sy{Z-XHwHlMLzJ1k@RJ8>4E?NGB`6NN!-`jZYJ_ZgwN zsmC(|6(<@vBho*%9zXbcTW|=p?9jw3k>p|4Po2xzzUzN9|lPe`0_HO zm3(6%gJsLFU@T+hyZjlm%JOkPoe$~n^6^@1b%~Gle&Ie_?S*#~>M@Qmxyj4OV>5X# zg_zh3_N8h!X1DfJ71NcOn2k9G0>86qyMa6jLx`%*X4>5 z$Xqw>qJn(du#kTx#N^uOt~5>jd-g+mU9P~Kq+)(7zr`Z|ItYDm#uwrj=4usK&$q{! zIX1~#3o)_!f?ezIzTw2(2)z=QH|F?$3hm@xr}o0T7IljQUfjcFA@4H~6Qf^2Y-b#B zPG{%5LLXgG?(*j5VfBVT6EyjL1?}X1Du(w-)U6G8^D&e4Gtavqv!eh)D*`W3`>*8k6W-ia4$?G6wc zrUi|jcka)69jhD+z1}XrgGK&42xA|t_QIcuxAb7T{%fCK(!G7Y!ZApnD{#$Y{-ht6r~G^E z8{@{h0CLabOKek>ZR}OfaefopGu^mt3{+=)Ga-l(zq`>w{Hq`)mvT;GJ1k?X^#8S0 z7DJD@yE1H+=Xffw=edmYc-SbjpKgVY@zG~n<*lke_Ct$@^S|afVsX3*L;5!tLLYBZ zeK{`fMBPPc_&sk@a%5y$8s3zF-!|iag%zaB^Inzrq212=E2;Z{+K)R#e*GS{4i+D z!)gd~u~_XT4?OlB#iJgWIcFB)MNq@iQ-@0uphx~1h>6``)TsTqhxGUKm2054fX|Fr zAVxvnCJ4FLs-5uGqi(UP8(tecd7p-uSp7=sKCSlSUeVu)Rc=DtT8G!oANgN~(6>!$ zFZ^3jS3e|D(0mt|xY7S2b{4;qx=#Na>8Si`JD_co;6xt+v?M?JQ1RhqR@lP&t&pa) zyokJNthZ^vak3W2Zw2mIRqpW;e>wp&5Hi$D{P~r@crSi3@83a8u8r^CDPJU4-%C;X zHT1Ry{_A@pDt|^j+rCyi$-@_@`!vwElTGlgZH0Q1Tc5Vr4ohT?!}mM%z6k8?dr6ST zwQW$(w%+A{&%%Z9C}g3G5>VfPCni$%*~01?S(| zF3{hCyYUe`TbGZej9k1KEzM4V$%{VO#wNPh4$FD>ILA|WViSk2V~csPg8U~y;M-c~ zJ_e8HwZ}rbG~<^GH_zj>CqqoEMmJpK@x1e%*X!BZ4Cr+a`Q5wZlGnAv(asz=&lL#% z5Y!!o_wuCje;{HNkuPbI*JIa^aFjeBrp==Hv#o7yMgLH>+ho22!1V+#A~ZYsocVaV8CN{CEUySI77vAke2DB@pK1UbPo| ztOu;UrDZ?lJfR8xj2{AG{ir}YbFwJLkL9SF-+~|Z@+|&V zg|_}$a@8u%qz(Fe{k4r~dnC#a{%qbTGar~=OHQiPUhr#Czq|!M>}6Z@FlS$DY<=N+ zQ*kE!=J@e0^j63EVS(t!E(mkt&i|S3HzBnx_|eC56??4`I4*e2^Iy(_4D$SKFF_F7 zHg{a5uKjPn(NFMO-~F|W^;4y|=uFK+RVTDH#^%8W!aQJ}FZ;w9*GQhfLj9XLycd+0 znu@nT;e|g#(^CrZN)YXg=*LfxuY{YQzPno|Z`0@M;U9b!y!cpzpg+GsxNm;ac<4`6 zBI-Vk?@!n{!M@7IRMjrV9(^S+SOlx;0ByhID0`hH58BuM)ZEXIgJ#sj{JqKx{mD+p zL(+KH{HV;d!eNo%{HI#2+^gju^FK-Q!cf6pk4~(^f-8~L-c1Pgg&|bKkLyKR}IR@%gl`wvHtjL4s2Yx^_VF*f5Xfk;U_JVCX**YH%pcZ|fs7PB)hFL| z5EG-Zy-w|>&er=LRg;Mkhwnzzvu(24$#F0VbrT{fLosbGNXwL^oZoR>JaZ$Y3{rys zr}hx!cF1fm@wuZN`@Qv*@uIIrj#>OF`tIC^nC`rvu+%=MB+XMVcY#`C-qo&sG1A?-VyoHn6#2_ z8N{yli>KkFQ4e_|b=>OQrX9+-TqAZ&B{Db{0sqUtgF7sFSLdJ~hetyVv0J?8LL z5<~4nzB<&ity1kIzH-#9f_`!gALj9hk;Si~tutSr^`67mgtl_E5BXk1J=>ZD!~9`< z4UoEsy!17EGdT0P4Ps*Q<=V4N?XIY{d_ACp_5Z4V)*d%*M}#2IC;mGSa=)ndQjax* zss?Lk-W6+(oA*#}Vl&w9sofQO^uBf#`uVD7T;2f0@_vqXay!o(3h!H}+Y;E>2SFGw z`)CuRFW9E<7V;~H>Uv)l#syW|1AE3BzJ=Vxy9e#${#^YQ-cL~XmbD8^$oo6Q#OMpQ zGf%(r@5)<^zQ5{2mlyvSW{f3Ao~wPdlY37L@6V|F1jhqj)HSpqEn8Z_Tip@$c6>rx zY=`CQp?W-3V=iCyv)Tv8Q}yA76Tj2ag1)qR0-kj)Ku4FEotB=JGA2C@_q7V~gBjdl z3I<4Nfd&0I7WgJ+zq+$*2d&;U?Y*9|F%b1fdS1`t1vfoEf~PSec+ud0BVbk3iePn-U+){l8>`bow>J#z(j1bkkW~yg;|G}sqg8%#5=fC-SV5t0es!Va_gjwN=r5~J{J;Bch#bGi z!=5=eN1AD%-%}y||JdmnH`i(x;=Gd>MZ%%)EZHD7F`l0F}|3|+=BFFD5V9%US z(7bp&o-uE$Zr6g}LsIaXe=cKLr+GXVLriW>%*Bd#?OLywY%w2KL9+jwzflBoeW|_+ zcFgfrit76SRQ(FX!f$h)GFMXdC8HRsFm>nsYI5TzXtSK`mUM^bn>qm&$ccP2!uw4JV zzSp<G(BT5&tQ)C}TgZ^U%(H^=)V_>zdW*%d0;N>@u41uVbHPa^X`K+hLjA zUisH05Ie+a&fgL3$N}`UApUjxp?*(bhxqd*UViaZdvQek>$;-d#4Nhl4$JIJy)V4( zU}A?j>4kXOBs15J02n{HkOSyxVIBIub^8T&h(DIUC)!QSMmOlAfin9Rhkq2YL!9RP z=nK~&2kXp8!}!4X(9f^y8rX6FUpn=IOY$zCIOBrxm)gUC=SSyjz1E#x#%EtIambZk z>(hsOtxv=ITTffB;q0|<^fO(2C57?%EM=R$N$2hB2BN)Z7!QsE-ao;MaSKvYvh3l= zaq2pZ6J(#r#N1+$Cl@j>u;=mEJRiKitvg3_jX$(GNBt=d-fu=d^tJ2o&xp+Vh3R}t z{$M=0j{9ho;_&=jcOK;Mz+TSJ%chOLe4=O({}PDFh0(o4?TfRW^J5b9Muj*$KeG9d zv}iLQGa<~$B()d*X{b9du#@vMn*SQKo7nwz)V)USi|=swuOxPe)13civ@-`+s=e?R zqi$MS5k??sY1oSe?%#iSrt;Ssp84WqhYjw^qkWU~xyjEk)NX!BKAAV*0=u>RY z{dM$pgW{K;?c~1(ZS&*AL3PHz8Nz)~qxKSi6YAEub}{+?7urqE{dLs+m)e&va`OK) zv76(FHu+zHa34Ia_QJmvbxk?B1%>%IW`{Z1haTg93u0pS*HQN^wJ-nFIsUh!?dfJX zMw$HYLzsi@YA^gdQMXm?oahbzuV^uX=+SXwI|VPNzzOg>*84^r0r|*lmH!PsANN`n+~Tz=YVukY*5Wf8 zw__dGAE*g4czL@u=8M(=e5eiF+Ac)*e&o{jXWK;N8_`**Lwfc(C_fN_;8f1 z*+Bkl+M~_nTztiLSl0YikH4BWj4e(a)Mosh(2jioJuQsCBgBic(-V;VC&JF;+~}UD z=J=h*p|VAsu8=nIaG*i{z7XsK=xL!{Z%9YpJ2!7wur~+B;MM=UkDmAo^2m2|$-8#` zjL$qT@uj&C=f0Q%{*S*g{?i~P=f>C5l%wK7C;kD@>#A|!W{HV`>Wn`Pf_+dkK<(xD z8;rW%Y8S?zkNC--0WmrEYp9#0_7yuFe#|p!1}Kj36N82PMG)?T3{xe4iJt{IP3`bj z4W0v0?u#FzLtDRwTw@id@;JTEQ*%Dr1}k0^5dF9i!dzI_LO;f$E=%oPKY}pC4?HJe zZGGXI;`lMe@nZ(`Mkrphd|Zik=EQyepZS;q8LM^$S^SqaQBj!vf_wMY)~_MgY{!pk z{r|f)H>2%*#fw5>K5m0BCs(Vz#5o&vQ`FA!BTR?r-4WXQ!sX1%EB82lEQ8(*#cP(2 zhtSTP+!5o)KTtP2f`5S)8G>7+1u5BiS>YX0JNy?v9);dN#Fn3a%|gXl`@G#R%=g1td3*29@}v{X)pxSo`pjZIr230Wr3I4P&oRoT|e#FYB=eQ*(2CJUMUH zp`E@s>k?95in@o=$Kah@S-B}T5#+_S%Es>3&~~H4`-whxRa1|)(#Y^A1jfA?!nS&~ z6TVv1t%J4+RpZ1uyN%7*zO8oEJsrNMp;s$>iacnL?Y^%8nMdZEMnDcav| z&g;JRg}m$ALytNCDTML3p0hp?%A6n=~{vKl>|NH5`Ji*U+Cl3@88_M zZ%ck*ZVTU7jE~N|8}HUuzm7wDrxtP5uR`b{XYfM{{kju!RCD`*@%+O1_V^uM!h^UT zuScB7f5M~BK=50zN55Ctz4nd!VH8B}ddsK3-nk!NGu6op=Kt%DYcVd(%S7mLpN(?7 zCeOK$v#fnyZkBmE+q@hwJuSn`->G*|XzTNuz5X)Asd-A@Q&`I}4%QFNGDI|<95>7< z_t8aaFX#E?s5>{-&c2;6aD;xK-(P>Z*z(g~@AUiY546v#QSUOyMJ?b3)Vv=24Z_^S z^#AKIZdiX=tUVWq>5M(I$a62`X6p}a?hU{_Z~Zu3H-ewwh{cO}2_yYMKfazhx>IrF z`ZOPPeX%Z^pPBLBE>Dur66l-U`0HuAMDf;FdFBol&WjD)7kB<4Zg@G8{Z|fs=Bz~V zgl{G4?rnw>eK}&jDj_SymY@E5OaOyY+g{&q3xC1U5}rA%#h)jj$DCCLDEK4~`tbEj zn%PHRhNy@B9=a^X=2`hJe`?1${?wqovL!snpO>M>9Boz{@#h89)ikq@zWmUi*B~#5 zEkFJBX6|YHsc`&x7Hykb!gKuj0D8>PYcc-pMBTH^?Ct)tyPW>)hU~Qd(B?PAsat{> z6btpRPO<*AKf=Q~gX6ol4fL3!-C}9}z`nK>F`C)i{bl_r_S%$A^xBj!^}Kzr_1cX6 z+G{h;!@ZQBA)h;Vd+RIxY$v{wL42+~QpxIma`N#TWBj9dY(Cg8V;=!m3we%4{cp|e z?eP-kBVqnuyoCEP&c!)ka)B}0u{iHjuT{7fz9r0m)=PMx&`bEo7}$UAB_4AFo|%X8 zz^-26&gWaOa;xd*DdH<@#b<1XWy5gI2l9j%|0o`tkAcubP9R!%-1LI9k>>{UCyt*G z$s0duB9FV;Ga+Ul`0RVI9hUk(>F)|_v5v5Qe6)RJ;Q2+cF{hePkQ7@WWX@?QjD?8DVw_$Qz)P5mz5;(W^G z6US4n*z;fgE1nPDANNf5_gbg!!S5W7hx9?+R0n5oeP#SJAtvX3Eq!%(>lf(yXze9v z8y+VP=78~E1>rup#BrASzZNpV$(x%1@*@ZEfyMYzEZ^l%{Rcp1q25$TBpyz%6QD;w zFiwxOFw75Kn1N2p=02{JYU^VmG>X3$y%bILSE<-h|$@E{;Ba zD*W@%P9NOPd z#Ebd7v^}JD;s?eIwe!;QBS|x6MpDP5^55+WUn%NMYO~$oO7`n3()p+P>=Wo#pUtL)#OPzId`HI==T%&$ex9C;5C4bz2H%j-NS8k5=-% z4>2+MwLBKzSG$d^^tr&=kI^;v&$67zG>KVc9s_;oSqhj~!kY3Vzikq8+}~xW7LRkjQfY+D%NNi|w#%Y_z`{CQc{l z?QwYQ5`ri*zHSi22+_j&ePQ=Gmn8U)B5WZq=DIc}!Nzu2HvX#d)nQy&m+0`iP{bz| zxx0nta=z9HH~vjG7juFp>YfNOG5TB!!FE`hPPe=rF~7iZU-KVpO|0G!+8-aP8=hlO zcL<(1!PPBNFf4N@gQQ-6h>6MA4p+OTDSCd?q0g&3Cd%627NMS;{nbuz^H6tU9v;BY z$;`ncpoKVWGIR3y*5B~X#%p!SG_Q59 zZNM4owVH98*Lu*Cp}mQJH2lnyI)3_fW3~N>6YV-G^Mvt5UH^FTWab9(@cgWs1Yxd5 zD~{yjeAEq(XFoD8DNrTPWQZ9y@zbxH8Z>&|6IVF?j78h%czBt)As+ofzhB3FG+A-P zAB-#N#>TTBnU@@>(jSZu>TLgyPrvSlpb`E&;rN68zix6oyv*DXkN(^NVUFDXpFFof zrpB`$nb#+vq~6~}mo>)bzM#?bp4`vz=LWQ28xJotH^ieq=-(wre^(sI&jYBx0WY^s zPi^@aravW+2gH`2KIUv;d2)=dm(<;dw!gQ8XOAKJQx0K{Nz`|LZDS!n4N^{dpO}9J&2Jc`%o+t7*yJ9z)bapA22&4{hF*@A7BUP{*HV z(YCoIJbMh$pIs2<$esVQA9@$kDGxvXiN5${^I}0iK7p8A7~M}CKjz~~!a^LZrPsaI z496TWb}fwW;l`w0RM(|Xg4wYbJk(=TtH?(m;V>^S_)BjZQE${YYs3-RegJ9GTRJqD;vJ)_Gl zV`H9V=C-#v_+2h_Fm~9`B`%(JK=fw-1UUh&7TPC6y2Z6O#{{*hmnyp4GB$tVS5uy9 zqxU&CoQ(G4z`q2%i=0)(9FZ}<79Nde-bjWga5e`cc|;{?YaIc0>j*z+=RoIl&kOZ;&u-qU}9 z*JdU1R9^>iuB)Mg|LZTz$4wBEAc+~o00?y=CHe?ZJWF`VWey)^&xEXSW;pm)W8@h8CL{&@_-eRPjNnLj*kAA-!z z&BJp7k?aBTXi|XFBQgY*;%4b`(wsBmB>!ojG_y?J*niH#~#u zcF&Z;6jqaOE5yVoZP*UWbEkT3WCM2fZxM_CfB`k!zpp~b;jY87{y9ja{Np5?$9M#u z0OWZGVq!72?+CK|d2X_<18pGBbLKxUg#g6e1!3D;YA1fYj=EP3Urtf>5P8Ize4jx~ zEXMXTwR_H42ikyjgblA-z5sxHUqjgTvDyhA#uFQMjmhGVjPrxvK!UFx^IycsVr-r9 zz;kao@%@PQ4^yK7z=t88zkzK(#_)Ydyg=Rlpb*!Gr|H{mhL5)356iy}w)4)QhWHo< zZ1^tZH9)N2-?X7!3+odg9uLuB>A~YG+>iBLfn#!MY`d!2zp^~DDnNUzBh)9PMgy?^ zaNE{N?U>j410nmHC6&}{UJOvkcPzxjW^9i&P5k?>8}#{=`Xh318S9Fciz0dBV5-yu{;9z`dkGFY(wukRhJ`__{!8FMcw9 z%z2S}7UOG?^8M>aT`#Ub8|}$>m_A-0jDH-2ImlOg+28DUPr;#O|I3=}GxAP^m|XjU zJyGqpjMDohxOV}+kh3TNt4rP~5OR!Hd&&D`)SWF){sb49;Ak`ZeHPkHtbRRpXQ};` zd!4wa6WcsO)C`FHH$WJ>>01p5_xsh5$jKZW)9Y9LozS~JGa7(= zk3-0Lx5LMHAAnqq%ZM)1>WvBVE`*pEjqXCVe?Cp$i&4J}dUxYhEWDy9mRa&8Kl(cH z;c>N>cppLiowRY5e94Rc8!@x^g6;Iv&)=-Sd#_)I_6Gvqm?dBGHbBT-7Q6j!C-#eK z_d;uX-RAy!1+p%hH-sYZ>kx8pQG4Ni7Ik&tb=Pgly93fBx(0iP+P#pj@iz2>-c!-M zAryK44Iziy|8rcj8`tq?QVQ|(X^xyfpP`VvesbKj=|8A@i@K?4!t*`0O)SR7>F;0si^KB`^gal9U~73AeAJWcdxwYl`W^BK ze(jT=T~IUxSC-ry{1elH;gOuFQ^HFj^cvcTE{(;e!SuWW_To%k$E*JZ?cc}4!y~%^ zHR5i-e7+vO0#^%p*f0N5h~avAzFcjFq@)fn%4_yJkcLA=m$qWlaD>9VSZklZBHn(G zHU87=FPwi3Imq`b@$n=t z7&l06PFFX0JT_pw($Je3F}Cs2B6{eHq03@yoPK%hU3%QWKfmGhSU;kkRyF(S9OyAO zIgUS!V-%!cj6XqI=r8(4n**bJf!c4~rt_?ZY0%4w^}{}`%l&d0ggF_f_7dkssLMBY z?r|HqAlmc;Yw`^j$reAk9hR56=<{(67ocsN!HYg_tuM5qKi5H+lW8H0jQ1LFAE9BC zu}_L5W8RDLW`0p#Fh6RThjx<#Uv%fG{Y&F?yxCApZ2k_;`r-nS|4|5YQmpnI_cS~R zxk~x_I3D0WQmYU8d2I)mK%6;R4cbbgaPXe5l%lLc=rjKf5bgsvSImDcWJQ!+UP^FHBL8NHiP`9GR{m|>bsW^t z1idxUIJpH$Mw$GWlQ%F2O=>Ukqwj2}jke1iXm!Yse&5FIH&FK#wcj?v;opk3rf8ff z{vBv%4z{Yj@V|k&XQSXQT(T%o$>Z?_?egPkPhbh7oPmYN`{zNeZdZVg89qib-vk%KBm!*6KJm| zJrs#Q07C9lVt7wNU3Z6Q95VoD6c2a*T z>IOLaJjuzI3o)@7+g!DK`ALUw81znc>;t~hs3&L4`hQ~~>W(jzX;}`2hWhJR;FC83 z87y4B=th+H)m{4g;70VBjl-Ma7-hzL5rn>-qxL+n8z(>t9XtJXs^Px`?Iu>EJ5B9h zJ3;%^#!bX-jw9OS$Gp9fIk-gaB|fYdG)9aa&cpCGaClrpN2Scebr3th#;4zSuj0Hm zQ=gk|#CWIik`OP>kLqAYe=x6=oLr|k;?I24PYdm%{0YZC#h!oYa4&IFcQ4`8;~`xk z?Y)FSze3(}@b=bM<^$^mjq`k6`eHlS{C zXdmTI7!dt=8nVIqLz}1NyZqUHF^+r|>S2ANu_DBC{R!d3AN1RjqfKII{_y<4T)uIF zv1hM}D{J&|yB+N&7e;rx+HbGdaeCv+(AyLj#~iOa(axN_toCyLzKyyq(RSf+%J@El znArVB>VBm5ueZ^0VdE~ey&Mk*`aC|qf-ncW)L!^ML*3iPj{o$LJ0!e>kpD-BiP>+Y z?vHB!dVv!^?x8pCii;!s8$Gl$2j8l_@b5w0XVG?U{2MXPw=w&T(8YFGUVlvE-9XWuWmLAyN5A}QSR*`sb7(x6Sk3+kOS#+@-mN%wo{2Ou4d}Bgf9K+um z?Z^T2w2=QK$bQjwVf@9OckmpqeXFU^DTYjg5CgGnL^rzE3*#REF*!HB4p7!NDxCcH zf!@LK;($K$KNv#4`=~wl|HjiHCl%nuvpJZi#=PN#{236FbEBJ~_HTUaO)yY2%!W>+n_QHQD>dtlT!szAt zy75Z1o0$EL)V)&e->lW~!^RoJZjK|`y5fRJ9-bEr>B(CSvG+MQ(zaUd-YT}^bLJQK5jNfv zWpCofdbqSX_Z5T>GDZ!jbmW2Hlscdvb8yiE|3 zTYn>ce@fZj+Mwg~jSXmf-1Q%N%)<*1+BK;i#|gke?h3N;UI+Uo74yc3Ec|LbJy^S= z-m9UlFZ=RU#d+&{yKdS8Ixj))a`7A_`tc@&KE9;(a=ib9y5}&`z`sS&9c^{UzYAhw zHW<6q{_Sde|BLuLAumMZNc_8P+fKEU`W>i$)9MF1oP1wEOpN|U+J38cZ-4C^U!S6F zN0hzfy9x7cvHL>pB;VhnephNfZdhfd7G=plUW^xS6XyN!fyLj5++aH_JN~TaRTJA^ zijT*nY$8_2W;jL_$3;_b2=)o|w9uv( zLKh|SqyI(@Sd6aIPw)6a*FT!D&fe4`7Dwz%`~%TWAKdW?{W=-aJ(8OG*YpTi z#l?cWSZ7D?R{S4>xmzs*DK(2FsM%aA_%$hxM5gWe-`94+_D-ne#XQ|YQC&Y zk{9d!Ha27Htk=IcNbfH zsoK3a!{NIa?W2`X?8!GB!nTXmPU5~0br%GD1=*?jXeZy*5EGNJy;|+wTkV;%fw&k? zG+h|*S$o#cwr$S%LilE)etN){mKi+X)N~u_O-#nt85g{_+u@r7y_o@@wI|+HV;(3>0ZS$p!;LfE!I?S$_!)IA*VrKV={2*vv}&d0j%oin_4 zw;Tl-1DWKtn}d5FbJjTad+RIX-3Bo^HNJ0CvVY&N{eII%=sgz1YyD@u+aYYj1Su@6 zuZPsS@g_^Wm)-6qOn%x+xa2#0e(ANl`Yf;Am04c9zdG0b5GVRe!lV^m!ez&J36~y= zPvBhA5%v+-?|}Vz(aLeR81GJq*{8<$ovQioZBD%Cx0~wSc;P?e`T)YV9cm}_7rLeod-9<_Z(`f0F?_pG_d&=PKJVCs{uVK^7~4Ja zUHpMWm~|11}Ue9X!JL)>?OSy5zdcWDo@>Y8wM4Jf8n zFf2K#;4lFOCNVPv6W0NTpaVk`!|GxLvuoBhyXr2w<~8fez%T)r$V4)zVAeI~|9$Ip zS5@D8@%x@{m;LK`&fMu!=bZPPQ+2yS_wAOLMAw-gZ+*kT`weY`c!56cVxF*+b-%H2 zjBn|FpuI!90)2Ybc)tT*ViH}sH%%*V{o27hiZ(*LK%aJx2eIy`IJ|D)bq(>-WWZs3 zeL)hF==QaGZ}+nOWoa+SbqnzVec}xQu}%+wfiC$cfsS|Z(4BRB!@v*jx6``A9K2Eo zZzydzc+{s|>=P_y-B7Ei`KN$4$id^-&-l&(Nlc=9j@5hnaR(1${L)h#Jn9p#1jM?y z@qa1C|E0qnJYp>Lc3-qm@8#@%HLj5?eGuo>H}TmGpYDA`5Zx(-@y-NEPQ~|`7U}IR zPQ2$q&dxv53g|!MoeN@}yZ=xAG*C$x@38bDenE)$2hcehLv;V3|JQ%s>FVHJNE=~( z1AW@P48*z%t)BMdeDLOmcXl?G4riFY4}b+=nRjfegIr8k9md1n5&^fB-y zCeeM&>b(=bkDYcO0o@Yf1^VPa5!5|m^)%jt;NKVGaXdu_XZvCPu~cFb-50FhySv%( zY3Z|&doaWc^ojQhh;`3eJ&pGicu!cof_|tcUO7l&65VpE_imb#PmJ+PpR#ybpLmrZ z*2RtgOELa0b;kdK{sCS+_!5)o);oBYI(Vxg=ZwEvpLoq6*2UfbzqAIt$}qmX0-m09 zd>g=*m_&DjgZGNlKi5L8CX6r8C*D>N>(*L5ozFJ#nk^nrPa5w-@FgbE{m|;Y`?-Vn z9^~3Ap4KPcXCT(SXZ1ARyWnlLc)FJD_dQ5r65a2u-nJ9%{CMdXkbBqSX(`~9bDSmS z*H+KN*o2f}otANa$;^3$W%K7uDv6DmHMw|RNr+p%2XrJhEsJAQwoS9^=JMTWJ7X+v z{FV2y#m400zVi$%O#J;(58ohX3-R}%4=#S1xov}aELXo9}PkdAZH8lwGUBz-KQu;{Nq6qv&bHA)wgYP@Ql61kk<;L$Y zhR*bMUwpQ=`;rH|-T$^7^bM#r6xxZO%>S7n$+=%nU(d97+b22kk3-#nX#6G)#y=Uv zHW+91b^Pammmi5g&rCUpe;!D3?w3>cJgdL`AqRgd>c&OztsUae1F;RJT78W_3%qk& z{GvJ2r%shOLlFOBki_hlQ}$x3zkQ>)1L6cUpb@{l*wtejU%3^XJT+mt8V* zDxOc%t7uN~%(+v7*K_Fk8=g5_NYno-qZ5McEm-!|}wNUiu-QnbH}c$9zLcgFYkKCt(-!cSnt`6Ex+gFl60kN#j?t=nj2oIjWcl)oA0 zPoE_IV69#r?6c$3FW+MAyx+(1ryg}Hr^KveeZ&?)9$^_OSVZpTLOo zr+*TEjsz}pw5*GDhxx%hNQgDgp8-kyIY!HhKh)`A?R-$^_=CQ>tV^6f1CsdD7jnqa zvSX|r?GM(c%YGZ@&%h-9U_4(Y_xkbEUzTm{eDG(-pB}`B^GBYN80kOD#zGD`S~kGi z(f*7EuSc9egW~+b`udLFVh(_H_3gbtsi4u`?$;d;8sym9S^u&fPX~?G0Q~fq$zHf- ze6ZEYM>gsP#N}g9lJ=PfIkwU1j?=`M1j>%fN3WjIgisFi0?4w6&Ma%^!{hDmQQ#*q z;{1UhdP%#{>*dynT5LZ;{7oL zgq#5B&-I{bpi8VB-Cr=yFPjzbPuu`Of3V(PCSyH6{bjdVJ0HH`_;WexE{XRiZh)Xa z_k)jCcg9XCMGpNBwqYh8Z&%bfN7N1YshFeWb3`vdOy88<-CpJzbK z(L-_mJOSQq@%f1xAn4EYpeF)7%7*N|h5-1R?jmZyNXEu2rnX@5r|EA}T=WH+b-!MaO_+Q$C(+^Mkx0=J@uC8?cz4gFwg; z$QJTy#0YJ2bT8K5ZUwjPGO+ zV?V*d>-_cyuN&VJ61k-}a+`ye8v;4*!6DE1^p~euJ74_Wj+4uKq3(qE_l^YSLKXUh z@l@wzNXWz|<4ptgO7JIg+k=+NgPiF4%Ncu-we!Wl?EOB=vCdt7OuRp0PUi*VsLoBE z)z|h<2R|)dFPauDR}48B>-p&~Ki}HhIO!{PdSUZuP&~!#hYH(GToHEWg^? zas4pg8v21TPy6y0Ye(k^^N-~>kChh~;l~@jf_?JkFM%(yi?1(Py|2ax`{axR^M&QN z;+O{iZ+{3ND`zZLWr zsLATVJKp-QQaN8S0vnT9Nbi2dJkH zTdlrs_f6o{+eRD6YT|wgl34xa)cw-xeLdD*KUj|Y3YKq*wEIA9_b2eF_nFnx@qP#1 zx@aS5%mB9n^NS!xe>r4vY|7Wp^G7NaZ6~z1m_oiQ_Ch^;gPbkhaE$SJ`FGJqir{l> zmRPlH#c!}%hh`M@{%_IXMidn&r>er7{p9yl&B=D6{{0^@&0 zpV+w6Q5j?Mb25rX@P6B@^z00LzcRvjh>!6<(3Q3ca|4-guCwDz1;*!!eIxd)Ir@Py zM*A2y{#RfuuSkpN;hkIZhId$f?w!r)z=#t*E`fx#lO^Y#Dw&$kcS^IgSk)ECFu2}Oy2 z5r{dN9WwC={1pd)cW$T`H}7B`t^i5wV&e*{|LywV`$zleyA?B|c68i}gSv%QPxG<= zP;pUF^e39c!wDufcmi^0Xz*U(p%-ukkwt{Y%cVso7(2wkQ4`;7e?N1#IHjlpiVre6+_3sFm|ZkJc(Pt*YL;^@PPhGkMNh~bY4Ca(yi>p@rZb<>agGD;0E3sGk(-VQaNrYh(?JrO zzk)W>t-n7$VCO?ChN7;g!R>8uv%sg`Fsp}Ei@)L(g1e9mFQKo$>jn*B#s$kQp}rhfQ-msh;Fw>Vk7%zRv`pjljo@^EPb_!*2Tt`*;H>~oQGkPSKZwC!K^;5pD{q2>vk7(e8fRbx zXFK?;+hqKc{<9vu4joU9IkmC9J_AWC{tD`TX7rSIttX=-AR$@Jn*)({~()MR{B7eUX(1 zGX}=nHmTW_l|#U19rqimB<+%?tw#$ zEPf?*CrcInD)pv=cQ)$sh?f?PZ+f72j?weHZs3)ne?5oue5`0ZmqD@2F}yM*g}8G; z5}RL18*{@-;C^W5la-~YI~%wtCKZh50uc4ejGo|P{Hr|2;^yXIpFJnPNN;rz_fn9= zC^l|2`f8U9??8P-`xk>sli=P3KCv$~deSd%1#hm!l^0~;ZRbT?@u zbbDj`uPk%o=iXOnnz&fUS4yt^O4@iftn}2bzSG_q`z!yPB=0YRPd#T|p>baa?|uiD zkEjk!6Zb8U#OPPj##><}aL;vcF+ZUr8Gq zjK1=(c5qu!SH%-nT)dbMXuS@jr*W%z{#dDTd8 z9Qd?}R9MdPi91-I}pbwdj3D!f5{I#*`@%GKfv?Q z^3yU!59giAE4)spAvY`7m+iR+b1V_rsehS|z90edb!>eNqU!XpccMN*yHxc6b?&K8 zJdu20+}C;{Day!46VIo6{8B!`TgwWPvsHpu^kQ^>?KxZXBRoq0#lVtwNiR-QKt7;VR4@s!ri5 zBKke88V^2w$TNEKJ>~e;LHq(4cg^4jIpR(LNvyuMG0Etw&ZF%92Ii}NRd$l^$29PX zJ;CUS-AUjTI=I6!vh&8pibfP<6pqNt7DVFXIzgc8SJ9R;?stAXxbDDypy$lMk6S-g zU4T03$#3t(3EIVcqH2QHgVB?`-vZv{ z8W#g!^3$Sj_vekSUqxHb8#`+Eo=$(e2X)sbY4?}Gr`~-=PtJ>PqQB|$GY4J=pNBjN z1+TEtS~w3?_tWPhIsbCZt@`iIf2x)v2Fbl&#h8|xc+~EwceEX< z!KdDvMo;IV`uE`7m!uuSJjlkXD6zj{eh{>QUqzd1j6Jo-E}ra?(vMZ3*XT#zs2}a% zQ%}ZRYj+KJ%aiz#nLP%tQI!b_@i!V>zlyfrcJQwW-YZCau4Pvdzkd|}J@Bcw(dbEk zd>gzq&i6oG*%6%w6Cd-1K-aILtuKrnwPz=%KYob1b;OUZ%d5TxpL%wlA^05g-zGjz zMtEwsUVC5>5OIL`KO0@2wyJ#xe_C+=6XX8@^da%1-^c1-flnWPHhLN#b`VP(KKp<> z1OUH!Z=>teR`veIj@om*Jr7my3ArCMd~f%BP<;?|sJFM#6a4+b^W*U2+kp6o8(m-9 zI@;J#zs|7jUwtU#_SE>1bsyg8CVGb(J;6U3{Qcwb3&y$8i(CfeMAz50%woY)zkbT* zzxo8o9jfvBN8%p|K7IJTgO7RIs>_hCH;K>jw;&@e1M9C?enDPQUK;L?jC2EUq36wE zJ8%wxc9vNGyXT{7%mb<=_kJ~Fa^?Yh9d6G@)%mD9LFb`YBoE`kXI;LN2lU(O9MH&g zY%9x~Nn&|pGdT`a7lS0%el>NAjh@o(}$$n11a75DT(c zz0mW{ZNod9e7w8q9DLsBrMx-J^Z1OF3tn*achc0a88TF6Zg z{Vx#z8860jU3abHB>5QotFH{@Gjnvj#CsAXIThU}jh@0Y*5&L#{o6r{Lj3~KC;uNH zV%}x+^gOZ}>-DNjb^E84&73lQYFa^F*u{Qc=ygi#0eaX=X}B5G0eTX2KgijCcP##A z|7F~-gCw^;eZ_HD)ZPuje2Vk3mqB;Aam*>36-qMx3J`Pia>&Fd^_GI3mHt1ocw%XZ z6Tki*twO!zT4YxleYH;~2fvE8T|063ZK!7(I15#c-vHiHt(QK1Zkz**e=SI2_Nyto z*1c7%ef1?Qe~q+Ru5PQjG_> zO$Ik&hPXAmp`O@Z8GXV19K5$RZomHhEN;#2;7g1?ZR0pBYQK~1eFQZ_v9@l~xzhco z2IETgC$1mXtoGvo@df_aLjN#-sQz5?-m70f@dWYLaJ-k8ecHxxSk!*AY~E`QL!D=E znRjDG;~s;0V!PM>iQ5I_3vOQ&ZJf9yiP_h-j|*Wvwcq0oF7_pA_Kx5hGa9!S>WM8g zTQNdh?32`VaXT5Rh>87zAV$B2w#6grsr@zu*KN?xYKlOIrQ_`?e9=U-n`zuZs0RkF zd)Y$!*aJaqEPf4TQcbn$a)7;#S91#LdWH6b?nJ*c1HGX}&*Sw%yjv4k!-whCCQcqm zd>5TOBd@xQba1jEcZ!2U1H{3&TEn_*qo@08O%`~Wk=B*GVcZU4k=)pET6MY9$s5+| zH7AC6(Qcw~r=p(NXU5@<2QLe_wsi%!6nu%zuc7Tyqo=yO;NW8avZlzzbqq1y*&t$^ zYxE_r3&0yHry<=xF2u3KCOQ`ydDZ28FGU~G-aOFM5HDK{kbfzNSPP7v;9$N{b8fbL z0oZ<5gCrKwx!TC9{SOY_*GhYsch<}caZ<$q`PYGnb*0f0oIioLAX`qX#K9c2Mq&`1 zM~uAMKik2rX~caGnD1%HYeh(DQ3?662h=W~%3%-|p@Dkn&O{ zOu&3e=Ae%9PWYE`J_C{*iqFp&9JT+YPP;t;xf{bcvn2q=iLp}0`jpX=I9~(*Pfq`M z1ILm>(RstjtNovHa9)Po6CqBj?H}df6U&{?;QPJ$QShD$^2vCrKoWyrL!H$Q&IShu z^NgC84UUbc6@2Qs<3H^-g5F3gI6Xg>RyJeS{CUOmrkBl3n^ih5t+=#wV)3N&fJ3yERcWP2QigI>=6HJ5Oear_FVq(Jdg3YW-Imbr{PJb z5j7p(PpFsJMfNA7uMT|K&WCDnJ)!1(jh|=;_$x6#&^d7T|AD`9SMWa{p%<3v{bHHZ zXHK6xErdXRSMG&+iCN3yI4tVGFYJ79CFT<~-)a1u1Utk(5cS9b`~e{30CKhvzYpjrgWs=zJpK^WOUxoW#Hg#^KIY&L zrfq{CwL|>jAm(7O(bx02m1*GhiKUiKEh{W3Et$k`V~j09F~*+@l9+uhn``vdK`Fs? zWyUcQG#GC!9-dd2k&X9g^D0_shxp?_%)v;bFZhMvr6uAcgMvQ+^%AqclCl$wzB(u^ z_}v!q&j5`~#MgF+KNZ9roMH3@e-e0j%zS+Oz5C%t3dTPZBr*FdDLd2XtAnm^@Xtlv z8A`jJ`T}j?=!6(YCe|8N4b2R{qTEbQMef*yM&kH;+r%swQf5!aM;K6U~Un@Wov%iwED~-N7bOuG(c@r+pp-+3Q)3!T<2TjQ?wp zS@=F=o+0)q8zTh}4>d+JH{{E`pKn`sId$!R2zTp3$?d$PA(jjS|F^Gni zUDeg7t3xle--lI4(ssm-?U1zbI}maKd$!PiSJ0jjJtq-?DCMvRAL#lTOU6J7s6*cj z_VF1{AJD!Ld$vQ;j{zX$0`_d7eatIXb&cqSegusPamo!gx`Jib<*Ms$_It5vEaZ-i z*s~pjeqdd#b28Yvq3x%Ge^Nv*^uu-x`hm6js&uW(Pk+^DV@Gw(3$CkBZYXGQ#GccE z0v-Bu28g-IHg+W5(clfGKIZf2A)HA?`Uu5|bGFg-b?g(39o6+dr+w~+T%QDc(pTsQ z*7rI$XB&O7kNLu?(FuA^ZUR5bAcr+43P1f-=A`JUuJ77)%BqQ|J3GOi?JKlEe=Y?v zH)Ui5h4ErvVAaF~{m>ujGnBht%TiHv7KKJUbyy##op7#ORhD4S_8F?tAFStfjxIBH z^mXA?)z}aEeS&`IkL^2DqhGgyuGcoi$GeR^b=V(+>p_%T1e%v%H`<5j*TW#@>NaCX zaP9_gk)w~9aMJ$ssL}OTv5z?8{$UMH|5=B+u?hBU|9JuR%+aH9eqbzLb$5cElOM=4 z-j_g6Yh8Z&tDOD*!w+`)59TSW9!;>9*ncpd>)gB)=MVP%S1n1<5B;(IXAR_*2L4c| z&e&0hPj&hau2ZafDZyT1|7nLDb5w2Y=>D_%JMb<`&=37d>_1;Zeof#Pef-qeQ-?qA z^q)G^y`Eq;Zp#2i_;hNKa41pYS0$f|@M=I!WCm+Q#Cr`XE z=%KWabvS%s5uY-Qx;kPxEVEFqFX*Vme7NScA9;{tPEw5>=^q8)^>p*$Xwp9BBk+Yq zd>U)?)sda-^Hx@8puTUCd^qN`A6Q?nW=_mSbl77)W`RX&${~x(^#^mm&o+>}4?>@BKh}7&@=otVc=~0;D@=NAS zpEa#}x54q!L28nV2a`d5|7L*lW=%U`(u~O`gszc~F-7}4D`eu6@s@)M#uj8`X5mRM zdGqIC3sp95P`?m!>$OF7w-N)^K&C;Mt0ex^I~Z;CIF(=N;APws$va@W3T$Y;-CB1nwOdwsIg6v~ZjZn|2@IzJYzqaF3n- zVr{*evDkTro?oqg9K0LD1O%Zl4vbAYm$0+?Iel#72%mF5-s_Z$XLip$#*HIM7{45V zsSSFi_}>i7a85)2TS4@-Jahw}?2li8X5kLW;OjAL{uDer>zR&O-= z>geNx{*do=QrCF9|b2-*Xtu@aExFrEfqH>nHS!BlqF`Tq=9Zvt4(ao{o9`_`z{;=yOAoK#EFc z%n~Tmw~~eAis?2&|7yVe7de%J_-a#d%r^SU_@&#YwljF;BVr?pOQ+-)Pc6xxQ#N%@ z@eC2dm{$7@#@A|n=rhLJJ&nFPc4IJphAgya?Y^+L5w|Dl1zJ+8x?k5G06F9w__m;K~px91P|34cRBq|`Y{F+tpBx7`9@zIx82S=YllMaq$GYAW6+}?XMmU!cl}R4 zFmBbJ9Q7k(4z7$5j((gE8l$nrr`h^{{!!hJv-8f{e8>$=;)gK?4f?_TKIX(-|I-hg ze`~X&ewgnL?i1Sw=M9Xtozngg=rb0^bgc1b=l#PxVC{=sut-j>FmS5-bfoIRP2cf*J_|ce;xp_ZEiMp#GiY>yF&ESr%#a!m!E#^ zpduC4lFQte$SOeES8Tdn;SBxFi zV--eH7Rq6at$o1c6Qcra3xTual#5+P8 zq}(f@7mPjeCt?+n^yf-bSq@o z*39pJdEdRR3ow}r628-Qd+EseM;$*S_#Q3xQr@2H`A>i1j_Wedl4h6j#|`ngV3HUY zd3RYSh*mIK{BP7`YR2~H0KI}abDZJ$^+R3QN4_!f=zW*ELy+_Dpd8CVgJ7msSTcJ) zUJ5k5xHP68em-NmxtzfDL_O|OimaF5|4(9sK8y-r#kf_>s5UlDECiS6$|HK4Pi2+jHMQAI}f;x9vd7Wiwuk zS;!5GkZ=9WblSW^mo`?+OIOmpB4B; zAJ5hQ^N%{IkKI448;82|h~0#AX}@sZ(m9)K?1*1jbJvZg{x5vL@VFMO#e7{3lD&R@ z`gNBWd+PU}c)v4p*uSV77qx2>78qo{7J-JE#VG z#r-f({LD)kb~tD+{Qm>agU5knUhe?^AOB@P!hE3aWv$Oo9*0HsTd1Gc3l*q)BxEnwct54awtwvw1Dlh%4SZVS2ib*g+KKN8eP8*eHq7L zQ3HAe*S9e4HGT!T`y&1%vnaZ_{?WSJOX+hr`tEh0JJ7dh1oMJ$uP8*>8K2BcH~5RT zLVMZ*UOo28>spx?nTxsIgzZy*6zZi-v~0cX)zgL=u+ZMeSwEb%B_9cvh~FE8wt+oc zX#YgeffhfpQ6Wybep;5gqBGc-Q3L9NcA=d1+4UodMf!trlsSQ2Td0e5c>QtKpQMdS zxqK~4UC|k3%&39K1oszEZZN2y>rWDk^k)o+IT~*4=L2H4Xh2$CyW#GkNPpR6FraBV}C;H$r(zNX%} z$(x%6!M{+;Qcra3dRz@U(5@5fOHn^n@~}gT^m8$YzFuhJ5S%N(D^2hx&EA9!dHQ`F z=nAdNPrv>_V@C~|ZO?1<*pH~cFo{2|Mf&qM5OZ{$u_HJSf_JItr{XTu^Kpw>-uWeS z(&u329g1R{?OuTK;HSXOtN6q@yMCQM4~0@Y@00n!+CA`H`qHxoP7SKE_v6&R2)XeR zkDN!GXqX53&bE;~0Wm`R&w?Hlz4Vge-#`gu$qh=HTXPxA4Po|j{mgZ1S%Ij$z!4$x}RcP4Rn2t<;(*Hzv8qD*7)_63HHQk`tb>fIkDF%X;Kox#A?1FlU-LHo%j>Do(c78Y6up4cQo$$<&6G{TV0qa=p!zUpVpY-cP z&^mpKZEjux9s$7Wh2Ab#f9<d$hO9+%G}fK~IAo0Lk3lF|rf>W!(G1FUhsf*l-*c zb#h_wJ6-g{h65nCooDR07%0uS4+bH2kS*lz!PvD9ABLP&$VWX8_Xv>WSlh;NSk%e) z2lopTw<~BjgKKS2n)Y!WfEbXog?hgO9T4K0HwTFf@%w`$R*~&x)YZx1bKYnN^MZ!1 zF1}-n_*mQO*iSV2y1zAGKceAxA-=?|-+~mzKMeK3`d|Ap%;>9APPXG^Lodi3;o`^H zq8j}e1!6AT^*{X|4mwf$p+|ZAKiPRz1NIjhh8RDhwupZw zh`Gqsw&V}-$AN}B_)hwCKbU}eiCttT8GUui7CZlMJe#)T@Iza~p9NwLCK!GBUQYwB zz`;+FKJCX`$W7C_{PY{<8awLLzIL2!m_&>?KjLlDp9?_rX_m1g?KA_tGcz*_Gw`aD zu+7;Hmw_a9(Y?&*sZ(#V&yQ@tINdM<FY!L5i5bNxGL+~yJ?*dmCc8PZrNMaP- zn;g7W`+UWQ>mhe>T44l`c(;LAcfHXQylcR_Izzv9Cl^mG*6*?<-hCj6Np$UcT@C4m zE50nWdk^RuzWv8&3;*$;POb?EDCO@2-KN{uq*KSY1bm4}Uu$i!*X`AiDc&C10M-Ew zKVd)hv%Esx7_|2^h**ycg#JtZUqE*bn?5gh{)~y?3x^rk%OHtGbY%@sH8tdKP9Fb3 z8%g5AJfMMf|A@nT4!oyhQ9$Bh|2BxlZ=kN-uUA7pvCmO$ScbaiqRpW5yApiXEsMi@ z3%obbZf=CcTLTLAB^s!^#^|Y`{q1uc8X8ddR$RL?Z|xw~H5ffDo(E41Ik#yueS4edE!MdY#ZC=lvEwvgW$ zl#-6`k?la(S4$akjpyb32zt%)@_y@ixwv05_n-LRuHUVl|MY+8zm2DW#IE>$iUCol z-Rs2LoiWh=xOh{+XI*!rr`xv?^NYr#qVZxrx9gve^me`XRBzY2Ye6@HW`R;c`Hue1 z`j_#J1WB9vjr4t_0aK^F<|8K>=>o6^Lc4I+lS|4%)P&y8mn<_sHC80@fSPseq(nfl@p@v#RU#3-_MU9N^@ z2iF^E2V-&LWU(Xb9>)&xF9$L9d7=CGq?N3@9~j4VF0P961M`E%3mrei{pb(9>BpZz!8nUg9*0E@Yqr;+8?Qy( zRbnrhDXm0*FwW}S+!>m|C-eCr=+eUctXL*4Ku;^UAanYZvQUJ6JOPp%i0l(#rKj*b zpf37|b{+@a2|L(FPOwD$mq5&kJN{Ge8PJ1xZ%GVSGtx^+i!aQdUplvh`H=R&+Bb+@ zWM8%T>C>EkQ9;{DY*3u|{{+#8myEvfUjXkf0e;4uIeM>{aaV&RR?)3CdMf=T=lfm` zxfg&N>V|k2hc#w}(UW{{0RNc)FRggiy!ms2U?E4`H6V%6Z={WOqp#9`wEJw082cN` zf$Q2}oEYb|o{YVsOuLvbG*~XlIw+jmcs_CCaZb9-!ypja2=;8D{l1{XLOuOJGTUV{ z&c~e@5T_i*RLHW3PPq2NI$`)koZ(m~_j^!}M0=qrEk}Q{L1-KF4_nw@knhH?67_Y5 z)kaL~3f>vek+EKUwBxWE{*t|}-ZTtyzfZIqF-gB-Am%F1y2a;IH(_1ZbV{PW;}^c} zfe!O91$2f!<|mKCqDJg(uZK2a?$9(W(XRLvn5182Am(ghXa=ABUY-X!O27SfT=97& z^Jh8DuG<59-N0ZGS-EGA$13YA`}^vqIjEmVJNQDxTO$7DAm(NcRf9r&tk0Xy%PztV z*xA!(me6hM0rP-yK8Rgp?KrJQcD3V5)5nmT6R~5T$U=OKzuJe(LvVbO|3^@n)+;C} zEiTj3A>!T)l2}FecB7|8o@v*8O*ha+s9#pB^=bD(5HW8ydeYx+2k$B^UpQ~h{7Lh& zaN#p^PT7pH(3U3Ut)Bn?<_HP)W{oy^D6q)nnNI$M|;TojxCBZ{ldP!_W2QG z&+`U?_cWd>cw!R2QYT~ZE1Ar59IkdH>>D?|0$s_Cwt?fYsF9nz{Dz+L}S?kCWj z5X&gg@A+xkiergIbhd`(J(b;L-@nsT54pE!pNc^t4&!BAeaOTo`Kv)SxSw@69Lfyp z7JA;VYP{XEKl3_WeS_zn_nGIF9^!f33qb=M{hjqM^Z753rVki{ zJg?FOz__p`*D-%=^yK{VHTZbH_Hgd^<>93tT+)Ohz+J=fT5{_*L3WKFR(c9+W;1Wa zRL5`nI6D^HmKZe${55-_9=^$xD6oNcZRZ%VtZ;Mz_jtRZ{%9P3osB2Z=A`0%usL}J zr!$zs5mcc+`+{Vw*S@VeAh3n=U2gci7|Qvu^DpC1QgdwYHAg@Wxq)3_IVr2ZtB)qeGcUE~b;u!Z^Q2lC?l!aLlw z5d9tkI#D0-(_b^lsH@z^gLyCIbd1UU3C(Fg(jbc*0oNA#F&=bu)Q`-ZG?Ah0OwbU0 zC_arc>MHjO`@2c_2Vau8@>RzL#@_!%fbF!a51e$K}BWASyzoMSlcN=}dy#u^O za$e=UvHu!}`zUyKWC!mi3{;5w z7D!_B*U&chJA8UqcLc{ZG9r&@6Q_Y+Y ze4~>$qA*K)uj6X&Au+>_EwqdMhvvQH=f|0;g+-iJ<>OTnF}&&{Gb`AzjUrVh%D`=f`~mRRL3Xz{Xxg(r@Pl%*x#G6Rt{nmU0Fj@Sz$W8kG4Yn z;h_H1cTma48dcW?DKzrw;N$HD=A46ypBH-GVNIZ~yv`5((et`ujO>bQJ%?}cyaTZ| z*|pe9Ic=+#GSppjYJ>lwKa6)8NOCK_Pcybv;W9gKZ!UpcI$pHEUpnWe4%07zW4!oY z=(-Z4C;6QSek?6!Pe!OG9_|xBj#)%^vHqWbRMB4cdPnmt)K3&VV}p2q3iRe0J+ZqO z{ArGVd`AuXays6kmWPS1E(<-s?Hj$PmQvf(OIf|iOX2T>Hy;if>e$;^|1$pDK;pZv z`|jNaOckBse4p-zTyLG}#7LNjhe6EIZAM@6a5s31-Ml5L>vs5?(e;~&^*3Wj6+IdJ zJ`m^SW{joHH%JR4SfU?Kf!HRG8hw2}Z#fmb`^Ar}!l28f2Qth9#_?u}U2NF#S{40l z-&fU)F|_$%V?hiM_jM5KUT|>9e-`vqTFht=lX$B^5~JwaaaoNS?tHKRNgGDn;x&R# z%yI{>CytwO-aEv^S(ukuG%mFO&qgf5Ru;yc;bXE>&AOg`Yyz#;HpHj3#-18;lie?D zu7cc4@Z*;(GTwJU^tsvC(ZAnl#(3IXz9YY~a!2A3r5SE}V4R04tY5dpql2#yP_H?(-alNA9{Ri84Vec3-#r^mjnK(k_TCw zU|%nL9ZtN=?{ z;>`z1jG{Z==&A8}_IFV&Ga+}5(G(%#p^s?H*+x(Dj6T#-6y!N`ctI?6TzapxpfQPi z6-Z+9TPS;#(O2VdxA$eXT!y;YcnD8u0S{fw$_$c9e5~2EZpG#CG>Pc>Z|=w2y-;U-ww*n4&!AoF`!P z1LHG%VG*C4asKq4_IhT^9jL!b`>|t-^y_&LeSSnB^k4e*BIxEszi=8Z${1f18$Bjt zjJt2!vJ~=9X>IZGbz@JReytq`TQE;)xx@7qrXXzb|oWh=(3mPZo(!i*-3 zma=lk~XRjacZHQD?7U3e0dJ&0nkktL-8GM`_!?wv;L)@*sp-EEaJ1pRcD-R?@vLV5TnjV zvPi^3<^$uuZYy{FPn=Id8=QPF7p8r9Gb>C$u9bd>uHS<1AdbVL&iE5{5?GM0mLEWu zX@3$e!H?Dy)Nj{vS|!wL#XO_sOUDm>vG@vL3J`y9)JqPu4IGC>o$+pPJ(Ko3L+)FR zZ!M4?U<1b%_}jWaeQ|JY@PdmqN)W4-Z9Uwmt22AsaibOUjn+Lhu4_SriH++Q^bK;h z5Fcyv*8LrPyk)hZU<^kM!9NN0606ua$*8L{7uxe#E7tR^zt#BG0&xd`i0!WbiQ5Mh z%%7#TaMKE30-b?fH|Bc?NMaS)Ar9_JC+@+J>ycnVgo%&!y7q0b(bxT?H4XeePTV+I z;Q{_4MEqQk#OiBV$q4J!SqIs1q;(|Z25Wq=5W^knAr$e)ftZ7lArqgBzYvrr_)-t_QRh3VvQDe$6)`H8f)1x8PBG2XXgznt^uwAAcOyf_l4-ONm#E#lq_k{JC~ z%HC`A)!8}rIpnR2QFlRt1ra9xqagaW*ys!XL*QMO1Rql^%#S@nsn z02PB?!EtBD&d&Om@&6Shx%OM>>l+44oqewpKdu+HE{?>{2&6E6jK{hS{%Z8)`}_v@ z_e%Ul1><8QvWAa{zD!#0i*-8rSg+Fw&wHJEj_^A5+SNK@ubB+Nq_hMVcPQ&_cJN)`(i=nQ3(od{anM1U@EjW+2?FoLc-;$P> zlY_UvU>=l(3-Z|gp3DB5fyF5G>;N0wD)&M_G7nU&ko;8dPt|WBn|f z#j?{x8RS0D^)=Q&V@Jh4u=|c}eIa*f5=#`PAE_Y5-Ph>r^J^Q{^lc~N=`##G-Us4i zoNklYeJyLpV|C7{_Wag1p0<-%3Gv6Ep1BD3(8$L+s4WlejQdPDzU1cRS_64OW6-A@ zTyP2d#aYmi9BAFPvrIhdoSTCF3cFkHBG&(CQIwgV5)gAV-q@4;6oVJ;Pe?zdt9eBu z;1Kgu3X+`oZImrF`s$pIocv5f-T0uNSPK>(`w(r+(KMqk_>X{B?DUgZVRq`+U}Z>r zta*bR_-(Xtt;==53(j2r7CUAMsKNq?CK{%pbJ-8?Z)@fPBo2h0|n zJO6*}N42qCCCB3XUB+)!yx8tbx7`l8dE&X*qF}uDfmnCD(UW*@0q-V>S7wC>nE8Di zBsmq`$BmvUZnFC^Z4W~3mOwKEB;J!CV!G>peh*&<1=nA+R>7#)NamP@xX*zkHnH)N zRN=3hc(~o~Z+jYY55`#_?lKUupEG)5_a*QimpIeVtci=g03Y*_Kv#TSVeF`h)9k)q z8}XA5XW5H~i_(@w`;VPPyMb$qNKHFvmtp(wY-==wUgZN_gkX*cJ5 z`yu3B$I2_2CHnCxh(6-lq$#w&4b&3&k)4+|3h!jkK=9ca*a8e4q1@+2*KY$>duL-s zO*+Hozx~&cTbq{L68vb#I$7uBbEB{O0qnsS@q@dTaTY`v^XnY=+k64+ME6p#*Xh{X zS^pvr?U)B37c4$w#c^2Fq^IolzxGLx`)~)5Fb~)dU@kzmkiReVK9xKKcP&bOjzpd0 zT;HqOexy-TlXtPdn`}P;aCI~5oB|S`wJjWnMNPiO!FdI8#}Wsc zw1+WJV+{($@ku_eJG6HxReS zVIJF#=jn5(gjR2ZHy(V6MRe_WtxCE$co<9D(~YLZI~#n~jful6058wr^)h%O4XH}3o&iV}a3(e<^ji^57zm3(N|bM03^ zZc@VeUxew$^&t9qh0&MzG2XWS!TQ1TKhLIGiul-H4`LP@&h>yPr`Y{7?(eoQ499`M z0&#i1BK9qDxVX;Henp7eJC>1`X5M3|zc-JeUSjpzDf^hwS5p?*`CR+Mw9ULnEQm1i zp8(OfhmF3({U&&Sw)pxtXEWy&l<;~D<9-1ov5JisjJ}%E;Ey|Ae}}fhKV(LA3d%k(c;3 zg7Cw>?U#QhpXY1fy zaU2#k?NR%EgI!=ISP)s_V7%@4l^eI+PG`P5uqF&*)xP35ENa>pHs2iw!Ji)m$5>!| z{XmEjIJOY?WKeh>*X_(RS$b9hr55V7lAc3#45VEU`U){{O=0I3#yu1yIh7cO8dx>` zG$(HO*Kv@U1&gV7v;?ijQ`G{CUrRY&q_A!d~Y8kNY+{ z{s{jh=Y9u${iE?;ox8+||6;}#i6R>RV$`z@E;jlS|CQj)3*%3Z#?Sm?>89-}9?kAQa_et%Gqk#R;w40~pnL+Q7sL5^`_ zOblZ6J1F~<(O0EioVb^u4!<7?-WTPVgFO4)OCb8T#OMn?`c((6&yUGKT#dWqTZplq$tSEV;N z@$)?Rs=>Fx^bX>0MLly+WAr8dCh(R;<2N2K{tY0B+3%q22BWV^tDN{dP*-E{-S~U! z__v{+IdBI$o-ek7n%wyNMB~S}AH*!Oc6?Sdc5~u?pSBIYjlWM2|JSHz4&FEZOZ=aM zw>28S@qqDTo)*OHcTn~xqpxNRbK>V%{l39>X8G;*+TrIKwaGU`$gkF3H1`Q$ev`>)r{|*_xVD#0@`A+;JY1`o2`1?bi@lORY2P2KX;71 z2T9KTwUoWz=&Q0GPX6yf-L(ea&Hn(6|2XOwf$lN-g8vA3x4QWsX!B3}r$7?3zm~F3 z8GThY-HCq*>h3Z4HvWN-XZ$aLn1dxoU+|v??~!Qy#slKN36hxowUm9+=&Q27IPt%V zx+MnRjenrVuS7j_@T$=l{AJ)h@5VnU8hYVX60^USvY!}zH7jPXTd(~AbsYxZ#@`EzCdU6Qh&g!Q=r%km z8p(&95Yvx6Q7<{rvg@4n{jBviAL|aIZR3ZNk6t<->kdIZasqp{&_34W>u`U6#Bu9^ z$Wjjb`H*E19cMp(_Q5tE@DCWqkEmI(CjJ}`IphR>+roSt3rdOP!%R=PK3I1WC|Hkc zS*3tluHaB0BcEyqbNN zlaD^AKgswJ$p@$Ey3n5-5OZ=`z~cw=kp((7k`FUo)%nOrz2rb-?Y_L4-R|ULB5fN# zoP0o;_%RT3lJDR%&ND#RCx|$1JrH5aP0_ME7M&@^j+%3TlMh@wSeI}7h?)&m=nwWE zbWSFQOnfpQ=Yg^!`7qO0oe%8$uag{zth4VwXPlD{tf|*cG=4bwzyzB3mw}j*ISxMK z#C3;t`2BpuaqEEyQ|>M;%VW{G%h*wKZgcXn0QGZ>A5pWR3jKKq#GG6iGV#fL+y^?( z-UH2{tEx34aC>K8voUtW@MU$ar^~zrO89k9t;Qdj30aQ zx=sF~HRKQV{tmj&X%9C8Y=@UYl6#ST+32ge``Gbp-3yTWi@`VTpgkb|QV`qV1*0#1 zzX9IgP5!x`VU`oRKQ2eT#O$x5ti3N!%`J5LV+(B?e5XHRK|_3u#X1Me9el=z`NF!F zo%o|3h%n_aUPG2ebnLjS=HBe|$7<9sH-4BrXtQEX{K43)bJ7wr@yYhs2*Q1aP5@?k zq4R<30)&24b<@eSl~oj-AZ2MZkL<4X{8@~+X>lJvop5WxeOt+bj^_@{K zInc7}yBd8pFMR$2?ew5+y>Gb zf+GB6JluZM?J)%P(gq?s#Hg!ztAqW1+8GS$Vf+Z%1Li1B{NW(93FK^{UK$ANf8)68 z0rQXxlGsHy*Ql%co$U8x{Yc0SHu$bN!5@cu=3u1Jm;P7?UYd!2+_-f73@A(h@h5;J zW`8|pCm4No{zOE^!Z2l3M!>KXr35OZ*b){sBcn*=I!;&(kD{!Ea>EV46= zzB>N_d%j+OF67QI_$Ges0r4@eV*kR2oGrwk3z}r&&q|2@Qq)V#B73P(SLbhX;=hQt z4SoLIS!dsWL0239hR&$F$l#m!wFkt% z8^j!3>)_Kq_T<-JYUA&n){C3)8GJrXq#xX?WvMJW4;edZ!5s7e7TUWBbgl6t%!6YV za`fj35OZ>`)|5Zg$Nd89ao?Z~z)=l7qTEwjmU^P|ys@JeykW09ug4g@{$ArxQnT70 zjKw-fPZ>KB&&%LHYg(G*!&o?&|`k;K+Mrw z#*X+?1K#t|{1{a?Ke*n$zDDcv(_g>M*ijdZbMjL`4C9ZRA7fVg^BLrrqef##{P_^P z3O7G}67z%S$m=~cTyxfI3eKZBe`^AL>Db#@|FXYe&A$Fa4Zu%-{kH~8UGSLGKHE^& zX!2p($Akqvw9f{PC2S+v6A)v-*}(pY`vBcU8dax#HeekOSr)B>S$RU zhecg@8Z5KW4s&3~-5^gihkDi>1451~9nEpgkZyuCZ@G4mKPYs^gRRy+B8p__Omlk#*Z;AnGM%kv-Mus|#Os@JG_N!4KjW zb2|RvsAmoa8hzb<8?gS`aDo$m)B_P_Y#8?;%fe3{heciZt$k17hEq{D(D-4}8h9c) z%m>Ckos+one*?z!4ZWiIFe^s-fpHxeEWVbFiAnrb7oB4Bv9Sy46UKk-g}(l`VLIxW z6L=v8-bfNb*<)!3-TM5(36bx;Tgwu?>4yGS-;-B+yA-5 zA>qC|2Ad42yYA1oAjauMSrSC>rDPso0Wk-+oA@P<_kf4rJJ>*jmn`9NRk%l99^k}0 z{!{CUod@v0UC*keHw3>gs|UZ@+kNh=e>0B(@P8wbNulJ|UvhqY9WmXKB%fQsXHNea zmrv{)Y`DkGXYleYw_`G&ShMMz(hk<{8$LF6RQdHzK0im@1OH||gWeK)@?YqfQ7AW` z*hkp#dSX5|V$QLFxp>dyLHg&%;9+0G_Rr9?(?OBXjR$I7U)w>>a2yu3?7Co_uJ=+p zcwVahH}e^Gn$VShe)P?BB?Th22>haS`PFgmuv->|?I~DOeZr`-geNM)n>1`vS>R1$dVQ{f4>K z(;UuXkPoa&_xVzOgUR{nM&`QQ>y(Y({bwI!^0o8+VLNRAU8Nx;hIRv|s!j>|E#oT( zJ)$2&ZzCZ8eGp@}`wbHJR`4Ek;tswl+B)KHALXU=KNipTd=Ag~yx2?msXM69>+~DB zR%V@^hufXCM5}g>iobV(j#jpC1`DRsC-8 z+t&ejKN-x#`)QPlQNe>M1r{&=M;SayO2089H-US@5 znN^t4{r{p_RFH)qbY^GhAy+%g^T4r);~~2q*>nuDg?^$peVNj~-$Hl1{Oenx&l-th1d z`^-1izQ{R??yEQsi>lq#KG%Fx8sgc?7dpg>;;e}MLg*7CEmX%R`+qj=S`B>N3rB<^ z#2*Wi7)5q$Sm~+Se)c^Tn{I$y+ArXriF*1_X!OM|j3b*)13qpZFXXwEg}7MX2eJB_ zs5@Dz@K@DNwa@q6RE)ZOgDX~;Pn?%^U9r&F5WzK2n%BrXWqm4}bHgcy{kUz0QM1g0Av9 z53UD&g8$z#xI6D3#``CbPwp2Um!(k5IdV7%DO z8*P6)9^k%-`Uka+*m%?EtNNk#_Ya$1g4|!@ED(1Yh}d=>Cb-q$;dg{O&p0#c&GXPS z<6RAs7{$iwu+mfYH#m7-0lAm3$KqNbF0KP;>}sPYxNYFSD!7IC)~54`!MW+F1?i9@ z?mCdfC^ps^eO15Q$#XO0R>WB#F6IatyUpkc?ib)!ySRK{dmuwx%x4fYi`cN^wQBI3 zJa0pNv)~#F#QhA!I(xlC&KGZkx7ooZ0`N9>247;+V+4-Fq8bL;-*vxT2f1T4p0>9c zYv4_^`9&y>PxRl-UBGJ-oB@0`dun<*29K;FoG*S}i1&vizE5QLkM9Ma?;05oa>ok{n8MvJdKpmpN@ z4kWo18@~%-J%x95ix;$iIB1_Z3*;XUBKDC+Px5^-cvwdhw^z>~;W*vsA%VCUD}xxt z25uJ#io$!GEiUE_n-7n(K-{4qV)qKw@JYK^?{EH{i#r0r;-M2kTWe{`4Kup_X8P)k z`;A@gdoDL){N8+|;3rt39~fUZ)5l?Pehde%e-b~!+*6!>j5E5v#u{hrD7=UF5Pih{ zi?Mz4$q_%SCHip|h&c(zTq;s;A}AOy@LDR}?Q;qPXNf-rB(aN)DGvU<_PIKnW02#E zty~MlJr6|eiAGOwXM=}*C$@j6mF?orN4>-#-=BKB;fC%B8j z!~KH9<=NgmYlLEq_X?22C^oJz`l@L!d*0r>5OOo)ED-m45bG8iJvr}O0^UWv3-Nez zp0M>aMC08GzQpElrf;_zJ%#t8?X8d4PB(#OLqC;`<=CJAaUTE?<0hjo@!kdAVh5KC z=}?66J`9o={mqnpIIQ&4nqBPta`S7byD1Jov_<^KLGWTXd zNMaS;XN;c0yFT{PN3{EQ5Xbid#|HWT2V(Y_7bI%co+wQ*hII^=&9x@ z_Wco?UxwV0057ybyfzRqUo(1=-!qYZsI)9Y5&(DOZ%|3 zWw2vsXZ_2#*McOs{$~2R$$+WmN9=t_o8Lj*Yuu-ZL?FV9|2+_WUu*QG9XEkj7sQX} zla10lePfDJgGYyJY51|lGrB&pa2yuZyvaF_eF(WVcpgzQOYmdMuTYQtZT>J+$0xoY zTT;M#2ko9L0<^={LAotch75z-H-a#)gDr2@#g3hw^)KVcxE$nO`-Te=0MlqLM-%$peQ_V_AvcF`(q{XE?GF&=Wb?=`6<`hl@k z=fvJ;Abwyzuw__wOkY0_!@w)8_;BX@Z~&km7`NdIi@$|f&N{zsrk&?(nU1>Q@%92k z|Btvg0gtN4-p0F&+kh)7;0lVPjH06Kf}$*8hX@it+y-1wQ51fPihD-IeHRzh5k^Ja z_gzOBcgGDCm4Q)_gak-{kUb#oB96V^T_Wjo$2r1k%=5w{bR$ND^=4b$Kx56;ocLdQ`Sb4gtya%My~$bjga~=$Ll~1; zR$s0UmmzO@sK*24krOZxPtd>NPJGP!#`j<~>w5G4@(pHv&3^F{WLDIUJy;Z7!y-+^2SdYJ8sbAaYJ-}yc_xAtLWZs_0s=-!~M?N>N{v7qAla`e&n+Z z*EE}mcPr$k5HGJMet~AP#={(Kd<#}n*Ui^y{Qk&p+6MI>f!r#1MqBWnFlGM!pY`WM z?zecoEZ#qmFFpmUsrwJhGQHw(4-fP9>iGswv<2@&)a8;`JsT_Gu|K zH;mAAJdtm96Z2Z;iQIBz43SrsjR!{OjLEeYf-##|JE08ZS6Y{T9a`;qbShTzm~yv+fqFpI*7YhhI(GQG8=X@S9N17*tz*?SBE*6RS7*_+!T9 zhE?Ey0p~!oA72d{_#CG6%BgOjP@qt+!r^NxXy=06kWal#sD@X>ybJwW?tOp7*f*Z4<{Vv!S<=}>TE)oAg$j%o3xIriA zo+fpOFTV40pluv%)zd3~bLTt-`=fj}gCAO<-5u6W{z6Htt&Fa{ZAv zZfu_ZTX3kKp9*Su9#V!jV4r2*<#h;Sv&P>Sc&7i*w~WI{5Hnxnm7l|u{?DoCK}@VS z64L9xdL!{T1NGP@a`vv(bw8Yfysq(hn7>Ux`!gZZ20;Pqo-3;OKmDKZT!{S%=LZFo zqCD(hIADLkykEdJIm_xxf4CHRxKBQA(vT@bC*kLe!X*%^5&tg8OsykaZngSpd{;ou zhgk1i2%ak(cfxqF#i!-MWr#KmJ@U8@!dP5t?Ff&x$iw#p9glERh8qW{&>h+o}F#=mi|2oxl02`Odhph>0iD!*O#D zIu1{x9^2$WYe)Y+b;0BKeNg-^q>ck)Xr6V#Fd04^$7d#_qC~t`AkroQb@4e&>0gg9 ze?O=j@}GlX{~X~JwvYcj6}8z;SWoD-dM-4FSK7h(eZk|+^YdCw`p>7RFR>EcPp!T5 zuk%xKb)wxRkmq9jOx)u1G{5gqpD|ow?Fm1u3kvY}du{yWvC72o>Hdv*-NY;?psvhy zG@AZRdHj|UE5FRq*(|?E_%y%Gs4p=K3aDFZ?WKP^ z&-@)G#IF$ZWWll+KNG(=Jsm&H*9DB>T5C_nVIA@=CBNLn>p>ysqs>}}uK_-XDgE0I z-t_?I3k54eJ_)v{#W*!W7^}L_3|?_PE5y2>V6D%?3k~!N_eMEsZ+)d0lKZC(|wnI6-hp6N5|6?2$_JocgXxs^ZdMM>G`zq-!iA_KFM}x%-IJTo!M>nj_rbdzG(~L?w#|m z+TzAp;ULuO_}}AWePevaL(mtX=Mv*H2GZAy&;Q{%P6AZR-LwgMQvCYH4DaXI>g)`(7G3R{FZvxfs0UY;(z7mY?I$* z5XNx2wWqJ!g%=?2WU-@95sn))=7d3`hfW;lO+n;!rPU1ziTzh=Cyn!xPWlu5y#q28 zv(L~uQ-(~x=(N*kOdEN@>}eNXaN3L$PCIYf#93peUob6HB`?gQI(AovnRq4M4Uh{G zc{#sWZ=SA8Wzm^u?W9*PH0M67_gBc3!fWUS&CnvB1rWx{-~ZFE`H+iDyeFbT8KAKz z9Eams{+(_wScd;os4p=R-KQKc>`^-FPqh0O(Z#$7yP#>83tf5^;BFUXmB!CBMK z7G?5#6~dT3X6@a(muG$(eibV#ESm%12sEc)#=i6rq7smaJMcY^e&iB-p0B2CX+#* zDj;kVfBq-`jga?Z{>B&H`LKs|a^V4btxG%q>+9V@&aE4@KbrHJ9YSYQ>B7s+xTZhr zAn|oa7~*iji+HTTK3VqxfBz5tHHcl|y2N*8~m(rX5!q>Iun?hCBhGiEnzC%=bNoBWP}pv|D?673ubIUr^y#?Lk!`60e0R-!x1 znoF;F8dn@9+8qcvEM`{>g zF|_U?YcE|qCUuDAhx@o|u8P_HZ*j!^`ZbKDyPu%nP<)+P!dTFzxPTK5j9|;UUi}wKT z+lCVT#J+hA`_xL4#~1eZBFIhRXC9uL?!n(a=W!kXoX^nllZN^|jDA-^q)kP)%Gyh> z+ugfvY(l-2k){>%GqF17--+P=(`U+V1N@439b#LAYn_na7Ubb~f7suX`FSk^enqWN zU)myA16_O$Q+nMssXyxv@Vf}};hIgtPomj8Jzm#}*mn>^^b42RPj*B;{yqZvO&T&} zxyBSiFVr3b|hYt&O8(5SWbM_L5xt(CFXU2>=?m! z0UOT!nVVK-&88aPS(x7s?R>#LXqf@o@OJC5q2Wd*V`?e6VLV zG0?jB9H#X8hY&F)+RcHO^?-@1o-)Fz(M}sY8)JM%Lg>elp*g(b`!TzffZsXU{Qm3I zL!MJ15-Z^{)!I#$v`QVWKY?cj`xt&#&})Cq(_GpkG&RrZsLxoAvG%0>ah)#eVC_uI z8|?L?{8aGl|G*Ed-E|*Kp)T8k{`T_hY^%47$1I4nRZv8(So4~cF1ZMvF_F&<$e4IP zhC3{0J6#50Tg_mGNz}U-GA-hNv>(q!`BYtB>gF3=tXE3B--9Z`xk1s4SU)!K8vhoQ zvkmCmL1uWK)&e6iNyYf$u>)lYBy8J3wC51cm?*?H8&*0;ra(J6 zFp2tDM-)Bg@o--)z-OjAvJX7`a@1R$g)fGP-vnU{ z%47KT$SWD2gTLmTlb3Vaj2Wk&cE)*O75HD=66NA^P=vbp9Hw+xlY1_W?^hA`D9C|PTx*B+M?h%r zsE{^ZsW%$ZQ*iUf3?1qpKXd#PPk`iT9pN(8>Zi*ObK|%e>zQKA|Lj47@Hffmca}Z! zI0eEOjJ9@!$86*sxY14P>UnPqarK4@1c1Hfu-Xe>3vt;70)cfkV4k4;Y_=Vsdr!bh@Iu zc|MH&`Eke<7C&l-xX(a{{csHTLFC(`+88~vXDr7Jd=eLd^_1A_Yt7C*@zc`S!82C^m)W8|?C z^0tY)Trk3@$+#~>`476faKd@CN$JYNz3b06sE6PAwLIJf$k`*0QV3(>@Bhi867sJI zkI4SDm~)@pfaYs}&tXbeUg*|&#h9auze(ib?2$)3gj`BPGk9hGI>_=I`~gvK0z#bE zVxI%sOqwe`hbdk8rt1%Dai(0n(&9($!2Vj!dBm;{)$vN)TF5$sYa-TE*3{Hgmp37| zXOH2%SRKy^rJ5k;r!srql*;UZXYTg=8qcE+fE?l3+g5KG2dooJ>;w9W&tXbeR=e@I z7VDDY%2*u2p1?TJ7GeQ$iTRlSi)#^w*mzvq3uWg11Z}T%{- GW`(Vr_d5*SACa z{UN|u>(Bq_e`|+84g_w}_#xK;5Zws+m7l|ut~$?+NAN;SJp3ek8kMgT>6m*In?4u?a=;75MulDKl4XG`Wf7?o#^+e5b;%P zpX%ZM;74k5;LtFN!WYp+G#>A+2DAL8R29~_v3i#wlBSC91C`+St2>ftBZBM;20 zn#<)L59VJAIV&&H++6pq#oTOs4m4LcPp7M|_u`KI^;&!%LHmzC!0unRbbrEGjmEw? zhI<3@FO~XXGiltvBVT+C*3$MPRxe%swp;J6eGp~WMsckj`t>A)7!O)~iTl&YyIXLx z)~ECvbM4x{YaPA@YrXlty41}#;Ds1P@w4oa$2$)l1jR@Y??i zls)b6{b8ir|7VmF;|r@V?XUuQALb=?e~n*&a@p(iHCX$r)lb*_-K{slD_9%O`{;j3 z-Cy%qi+YT~3TsDrlpybm6Y-$6-LSa8u|Hs4u(m+!@HJTL&HFVgy#DYj%D$F35rVN6P*Jk|xsTM^N7>jm;?f>atF|r_c&yt2^~j~c z+L7yF9rD&19$_S4ciqm&7vBSN#pf`kYtMB3VO?9)D~aKUc8I&TU<2PJ=C_7koxu&6 z61OYz#n*tg@i|QC+K1eAcwG;a1u@*v4(<1W5PR=X9k0ya1JW9}UdL_9Po)l8pW5!b zp{dq2n^W5#`#NNFYWrMpo_Z$+XF7zf(7W326T?f0JFn6KBh z_5Aky(Eg1=IeqMB^>x2rHy(LC;CIr1A$~4ou+|YSxmG`2*T&61>yAOat{#4pJ;wP& z2)T^1b|n78k=JMB*vP~|{237OInZ3)IeEHnwC6wW2du;I^6B|!Sj-M_=Rk;kVhnc@ z@`juGrhlT{TmSuK$TN_0As44o``m$wC!Xl*WuJy)Q zKFY?&{PxG$^(d$BbF99^`(orxg5Q2WA?{reiE*%wwr{n1={j$JvF=8c;dgayynQ>2 z_k$2(+-UWszb!;wK5&!z2k{?<+@*Dd%fnVbUANKeZ?~dexW8w6C)p#9Cm`hF&;QKF zT)ggj{NSK}zC-+%AmVedj$EI0_*=SoamQYI-Hpco5ivWo{}zN8a!){vbi(H)kcER2 z>GHb0?p?@B#(#2o*TesdoA1C2v2yrH?(1>?G3t@aTh@-W|Le$mVsP}FfcQ%x;o7@t{vY5!HoTLRo9!o*(*S*mq}%Sx-C-tvvt{$HZr zyB>a$J@P1okjrvwNBsX0c^?nX+TX2DAzyqB){$$y)l1iJ=lNfZvd=7j)DCdhw?;WJ zimkr(fBi1VTLs)CzSvji3{3?K$$`4yzCHtKhxhk+cDB`9#D6{31Bd|=U->yq>H2|Q z{OiFfJYN{mj6aM6xHA?ImzWQ~))fwp?vse$3HcK9fU#P?k5x<8U*Y1vo^x5Tjepb* z?b8-x=bkT+_;*9zF2GHSKXnd;bkdlb3qFS_UH^*nAG{D74?oEsdGvzNuH4BNTg>ka zX_r0z)(=F!_#CV!*P}!DRJwkH=l_u?+r!|Gi`k+55fEbd_x};w_2VGjnje4bN27e8 z#^h^&&tXb89O(IfG|IyLJ@K3Ke*)@}%ZShnUdeALq*ucDn~Hq#S-75T_0kPfJpWHX zJv@J?=bv#gJG6fegcv7SeQEz$$YcE^zHF!SAXBvtU->yq>4y6~|4&BQXb(Th9(h~} zA(wMPGk9hGG{^+mZiLHIUjNr$4iTS&_2laI>FI{=-2Ait8kC(N_=88s?9e{;yc*lT zFTwoTkZDpsTqbB-oC_FV18v)_bJC41-F|!h9jJ%<`HXvrYwghfJrH8w5cBssa3k|JadD=+o*4dhlKuUC$Q{Yc+opVU39PNB zA>NroQmy~pm}-5`IjPq7W6bQ=XnAbAH*D{>AunhMzVdUJ(v26m`F=glE7sra{7>p` zx?g>QdW^*zp&7g~KCeRV!5>-i4`zt}IYeSEvHINVr5hJ};|=@k_4f(B{!=Nw9oqj6 zLTvY(f#BlIVEwBGH|!|H{RJYv2J30t&Clt^U%hr;hB7=)#{On;Lp#J>4I#!d%Uj0z z8svR#aN`Fu#NP<{Me7Kcbyh#UwJjpX#CppipU3dy_Q<0e!WgWvc7(@PM>W>Zi9(a_0)`*P-6>L>|r_c$6sABNz94fwV&f@>YX~KXBk*$pk!a z*5i3;+YgfLkw<3;xIkQDKF$nE6uvIx-A-Zqmh^>)&zdVfhbi5(o$H4s*x#1mIb)0O z8>0Oo5Mp-@)$z*wKSA0Gu5GA%uGLd1Z=Nl=1@&fFzXdn6L)<$c#J<+*3oh0pC9{C* zw-a$6f{2fSw(aI;mAb(5_iofP`+4oJZ-=;#L5Sg=Gt}4Dl4p>23viR#hxm&i4{5H# zWs&8rQj6Srt_16glDVGWN%qL&WeB-EX6=ao3y^n*Jh$Sn=Sn_CzW5wyt{+=Hm0IOp zU%o&+JQt|1FGFK?h`SU*?3b;+;J$#o1yVn3CfuKG{rCgOr~h}PGCP+*R_L`3>U#Ry z>Me19fJm%^68a|h?un?>z2pmn%fGSZ+oAo95Muvk^(Ef_LEhJnv1;tvFjxLKOG`I3)j=Fo@&v@ z^B?Pg(g6m4e9R90$2mYLv8Pyl!Nr=PG&gp=B`)^)@SQ0rrER%q&(EsGdG2~wdI8EN zM{#XOChnCGVq8E~lNk4FAZH71yqoBLcN5BGuP=5PbeM6@U8EtiIrWiM;n>?L^!ni1-+k()RCGPX(2pzc_CwHRtv8H>bZotZ|DfgH2)mthCV27uT?ac4c)D}%6#MIS@1%P zV)*e39(f!KK@5QF5_t@R>=@w@ve(Z+?(}3Tvn%#`8}m|`y(ok6{`6F){Q=I*Hhaf* zz#bT}VB#x3he@^E)m`@yAGA?o9GpLl1Mbc1Sh(*O=<&A!=lvV@MjZTsL;Oh)iM_+a7sf zzSc3hJI3QNZ?{)yYzF)d?MOT@ zcWk&jZ%A%*CY4I$@hRk4{ZTl5YV}pC_r3n{B})EoOr$3xU=S>d63ga*{k!jYW;@kkFdXSci4fiu;&u_)k4g9g7nh_9P+^V|AtEP z$R19b2hRV&g-JNM^MBQPllgrN^5xuI>&GL(9{F~LfHTA;=C_4@UBnCq7tyQ0jT{}0KH*`fXJ5Mp-@)$z*wKSA1>`eDNn^B9OZf7iC%eFwGO8E*ZA zzr%zW8oxu_&<^bnh7d!(6CmJ>`%p+%gB$Cjauny2M7;5e4@vsr|_r_ik9wB=@Z*Dvh<;NKwz9oqQPww+hqFf> zr$fj^)&ydV`FW7R;Nf>uw!;Mw@jcL7r#t-ZJ9zCs4fTe4_`V(5zXU>zX;xqSzZ!Xe z0d7Kf)$MQ@$}iA5!sRlnueQ%~>z9qwQSU?#Kgk|>%!QE4CDxAg!;6r2`k?521p0py zM0^f5lB?|9sjRlY!}A||;f>QQe$)5FyTOh1SKRl{3d;RZ6l)diZ`*w(n`F|rZezf}He-ZM&0dCTGAwHgy2L~qMf`{Hr zQailvjlX}R+}tm~^*`Ajd0_t6F(?Yn;FbNc2J+*G-1t$8t_2==q@G-ugj2nK&;Qg8 zWgd_9DF3&_Vd#Wr?19Io4C*l^HP(*iv8grkimaY%J60o)T{Rbe(wsKAeYx84P`6Iq zSPwhvvv@@9k;m?+hnN7@CB$RXUgV~E_$?`Q$OCg4xG)JPw=Y*ap6TKNe!<522#;)g zOSV1o7y&^{ zfa?-@jE3w*9^)rxZ6Weg!B*4`I^cH{8*tvRFQkpTemO(i=pEyLd)$Zxlf=ZGi>n=f z_2O_W%FRAs;*j7E(J!YY7iq9j# z9(mjfVVhiK?Ff%MkT=8Q;qxaC+-C+CCgF6C)mJ;s_u}zal$+-UrC%5xzCH55dB2Xy z9oCNU!2W;JRpW=Az(4*GIjlxK@^}h@wnY+7at6-NYNwyPc-({Xze+rYjcmpqd0>5_ zV-h?6--NyAraL@6pFeqEo&*;r;q;n*&;QiU?Y($Bj`DjFc=-0n ztFPL$a_hWJYf!!{nTNFp9%Zz{n3P*Pnnzg+k36_eKumz^QYU;1_H%_YI_9 zCfFkn%ms`Ia9tt~?61pOjGQnmsXynV>>13ZPvVuj@TIH=WH#gsXJ(tdV|(<4bkzua z<>xS|HcMQ4AU;7^tFS$q@rQ931Ysgg-JNws^9ZJwQJg4H_NU-IsX0**Sm2Z)*g9aeW1DAWbH`5#5qM7 zerG5$dl4V^4Pcu|xXRf*KdW7bxpRRstOv?2HTdRvj0i5~SB))e0_qFyJmk;KzJHD1 zV59F$fwujQe$W5Zu2;DG*JZqB+!e*O?MQzy@0JncNvkjI{~7Ykb9%Aah4&GI&5xp- z`aj}~{%y!pcwZ>z5uT-O^OkYPJd7AH@ii#>(n6_SUvTFDW$&Qup{V~^{?L!*5VpZ* z){ews74n{x_{Vy!UbmFtJ^{Ee38$4-U+ucdt>eHiD0?S~hiwgM??Tigm*v)u&l3zo|BGDZ=zlGQ816oU_J1?|TGjmX1Z7w+ zfCH0okvW^6)oy2a*ToW)oA2KdKjCVm{oIUsRC96n8N~l844eFWm|6zGCJMe#VTL`crE-^oVUX`gIHWhLAL%#SL(DvrNt(w~H2N(Cv z*gJ1F_wy}oXovO>f&c^cTL;FJ@#OP!7 zrQZ!l-Vq^gY{U|O9Atpj5iX;xzG^$iUH3O1g?fj?@niPL1M|O*!EkFwcuYn; zkGD`xjEAhg`2Q~Q?hSEc{W)LGoUmsIHh+P+xeNVEsP%Uh!!e0T1I=I~0MI8WGI z67q55w4AXNC2gZzu9Q?(yLWWsw48H%L!5^jr{x_rc7S>=k(cHc;>P+l zP=26QSG!Me;{?1Avp9at9`z50z*pe9L=N2{SWhIbWXWR`1ost@gws%~u6CdA#tHZZ z@BXDHCa-XgR2&Zu`cf7l*VA#9WJ){eyC4CHlZ91_MAdCY*EYHwAEL8dgrp>7nI)^kAv{A_Q(TsvL0WHtR3O;2J+{T zM?!xl56qL`!X%vDvHEIH?_3uA5G$WYf<5xUIzh+e4Qoeue1`l*xS|J-u_;@|7qv=MRiSqCbp7C4{k98=Ao@^Ksr^ z{&A@1#%Bflfy6#2XRPY2p4zj{n?JGcC^zR14&RN>iVVt$A!`CL(h2uGTO+S5#Ep$7 z_+POrL~8RjsMyir?-l+|KjTynDRKQ#{Eyj#pB31zGX}tQi9B%szq}^O!;UBN!2N%4 zVG>T>{r|l#cJn9rflD$EYmYn*f*>Zqb%{K%@2_Z09tq=#JbFUR{eR8raI3ENddtmU z6_}eV%>939j|6+<(HDZ40M{k*I2y7Sc_fS{@)!c?sa1rN?A4i}_S)>`uL{hK73TiC z@JO&n9%CSk$a^5IfdpbXXaE^d!OybM+N5iilbe>5PWZZT!wODob2J! zf6U(%6GGfrf6mv>3+Odf#Vxod$u%mdco;g*d3LtdTgHDbMCN+F1{L`hOzr)sTi;g9 zL>d0RJV#9-+UbXsapDEt>#CoN|e9vFvkzkMUSOQ^8UbJ>3 z9-kxc(UD_^C(WPa@e$-L!-JeYvifSDN4$7oZmuxT*^@`2J@WVpLM}_J9T}hhK;Cnq zo;N<1BVT+ED#-N*tEcw)(Ho!Nq6~j`C~ObG_r~WhC@03ZR$u&Ig}l#0+*p66|LY*j zwGLl{ibAWeI_&6;j~`I>Q5-*JkN$6jFb1ov9pSMVdEZ8P*#1l&I9~@BCgD_N^;L)C zz41|q@*k3USbN}6xeMwsCY!At&7-m{@>Y>YLVpI2$_^-(80f#vR=J1OR~_b={?IKI z)C|PmyUFo+B-jg8^HV_;&R_BT6xU`!We*7Mz2Z5npwizDh4ugFSH@$1;G=Eeze}C) z8T;vq&5TFFxMDoILON&_9h=I7t-9*)wHv316WY*^M}j@_=nX;J0M{k*I0k}q{^p*~ zsqBk#bN^p+>TA_i$L-xX1;3zj562_X9(geSY&)xVgTt`?v z)iKA7(@Ly6D!qNV;Jb0E+nnt$YXUJs|0hC@32|fNiaz1~KR7V)HK_FN|98CHjnm2z zC^Pr}d7Tpcm_7QB{lAXEM4_PnCl8!;SK`l5`g(R;kq72UaA6Wo=j!+TPj&pjjZ^Ro zD$V`>I1g)&JTNEgn8fb?S7P5^IgvaP#ua(wLu4%@oUU*@_ElbgI2ZNI{eR(+V2?a* zf-olTd_k@kcOmaA@<`~<!Z?35y zHXLy=zr%N?ppv$qv3hFX7v25G$|q4~?*Cid&<=55gAgNj{~v#w1$GT?to!o0sLG`f znd^nimmYqh*AJgTy@%v_VDaPj$YVK#F?iG3k@jDOyeA_(LiYOm%pLHI?Di|M58nyb zc06mm5B{dhK8Hi(UYKWW8@y#4Rzl>Sg2ZH{#ZmhmlVX-s-FU7P#l$!3(kS@RRI;M^!7-BbQohN9Khp zQv0oN{#Ug@J#+sb{V?nMKvh_m5F6qW`2^6bGWEljLfotNL%#SL(00|{R!w!<)s4R@ z?47I3{eO!a+M#{S|HME&mpb9|L69~EH$Gm7-wm>#R?%Fl4z=p4(=a#wzzZ?4aTmYi z_Q<0zgfTeC+L87jh`ik+JVN&R`IoArQQpn)Ag80PzUp+d>;K?~7$x#>_Q+!hgk0SE zLbrcaZ{+ds4Eg<*ahM7b--9Z0J=w$mm)HKoQFf4r@7p2nIS^tDxBBA$EaVLYZc=~E zPX*PuuUCm@@^Q@xs&E~xTBNT%nSI82cDB`9`hOl|ss@l)oM*w*{@(ZJ5f`+L=YNtv zj05I<9gB0U9f|)mOn-*J27@f3tH@aO+d`1}&&hKOFsUdG?EC|_uJ zkkhjsj}mYEJ&dwjVsQ{2&K`NZ1|gTHtQ~3pMaY{69{#vt9F{=Dcj5Z3)l+}+zK>jm z^+eSJ9=>mfxSvCa5u5+3mLl&Z;3oA~;(rNQqA`WbmmdBZZvLry7xkX?@RRJ3$IlRQ z`P|wO|35+AYq7gp#9sjsp99Txh1FAkderNOzoDL)f5+s+>=3sALhPTdzThrH-X~Ju zHWYC;LB!XfiniBVJ@uy_-1DDRxIR^x`}iTQwL{!W2r=ZD05QUTR|EMi@h+C`chxDB zZ_?F;OTEKCprzOE)}!7EiF=42@BSDqL3L}?V+?An9X$@KcR^l}&%?489y>r+RQMWH z?_l-S0mI$%msRz!vp$K3XOBGE2^a8jiTN4mSH|v&p&hCjEAc%b*Xn(&nmWMy9mVQB zP_M?}``usr-&rtF&n4KdCdMv_cfrK}?kMl1RWz6C!>qbG;9a*5124qJ;U{%}&7%+M zF$M=)JJJsQkhjN#k-5=dB#=tvI2h91@F1sStiC#+(v3s#LyQcMan0CcyfI%_Gba74 z9pNzwc?VlPuklciJkEd&Hay5l_R7pq2Oihges%!dX+RJ3Kqv>Mi3i8zN_05);|06Hy&_ zPD)m*tcP=r>SMCv5b;O%3!HW9HaX8D%{buxL-nXw9KtBl{#=MT|JR)It-d<&MR#se zJrni*(hQH#9@_)+scw_l`F}Oe|Etf_JR(C&qmc*B{lJAuIC^!)$o+-~IeF**osV$Wt7@G8SDW*H!z0@sdEoqC z$0TnBe$Xog&UxVt8r3nA4&QE*e^;MLa^M8*=)E;?!17S>-SUYmv z_zrn5S{~8?MPJIy1zf9K;; z%6WG*>TtZVuQR4><8M4W+v+XiP_rYj!g&=jscB`w)SvzSS&e!>M%p9WAI4!<)I*!V zZjzSn|OB5?q*sQx~hQ{=C+mbAlgY6~?0(d#uwFf|vl;CGx;M=9+d+FYHRX z5_w=Q1Q#aZbhLiY|I|U9-F2g;3(EJ*<`J<+9>XAvNgr!R&*L>mBd?3&5go9mF8Sad zj?vZkglgoBUieH+$!e?{&IrqJe`HHGpG3RlbpnJj8tL(3d`^ONj`K2Jkq_1%;KU@{ zy!FRHPrK^~cm_3QKR#w$Gxo^i90+4{Qj7=IA2lOIFRR0o2j+ip5gz2^&Ho3LdHn_R ze@$*QE?M@-19P2@No@YF!TeuylJLmt@Z^E{A6$e7Ipyp3{7)U+)$J3&FQ~Eee>3*T z1M|F&No@YFxexj04KhD;9UjmdEb_PuV&;F%=`N3l_xv^ZAyyKPvE!PtM;`MblcfVpRX|k&2^!N@BQ7HnnzIY$~eBUL;KG_i1CQk*Yirv^T@j|#Etc8 z`u_%Gk-;aIm#w}!_*XZt)GS1qxnJP?kJ%%ScOi_y^VW{=cprI>M0waTPadB^-Y`7K z=|iipx*UL&CKKzu3|SbDgYdBS$m1&rWAeVWBRsxE-t**<)tklsa+H6jb%fIoR$p~F z%dI=W4_tg63HHe27YJkWt+gXORw3_w^2iz;!UOmJYnB@x*4@!j~S-B~bD z&n5U@%ek&D#Etc5^tal*A=_ycz6Q1Jt-3m7j2j=|h1kULWA@-@?S80-7y#EL^1xhI zn~L(V{h2&4?|}=GaB}maI^=FQKEN-i4U&0Sd*m??f|vl;CGyCD>`ER9{W(7s6dsTY z3i`nZ_G`8oeW4w>=iqE@i+7B}7>KMbBqrEDo1_j|=Ei3&)+4p;{Wv7}!#GTUpiSVn zON_%QkUudF3FC=8unqthCgF5~Rab}ZJR;=6El_vzK4qulvoE!G3I=6RTLC&cU!7xSyemNkKZGk+@Nc&Tsu4RNo4 zh_8XReTn6(4!y>mFV1_1s46e2zcwdDG#)l-Kp^yY;xQTDj_e|%od4*kb^pqAJlS$)A> zg1nba{jjNsTLKYZgId~l=i}gwabe4w;_#dzbxFnE?Y+sp;U;`ZvU2A>z^j z^5;~l<<6eH=-Z(7C;WaI)-nyiSb%+7*}`s`F{ubWbt?e>8^H_u14`H6AZ zL&t)jbWHF$OseZxcO61}&_`nZK;mHi(Q!cAGZqk+7@u9CUxqmN1DE)RK_vD8V^w#M zRa0H>a{a&V0LIqC_wCSrF9!nmIS87;W+ z;iCK943wX&tMfIeL!UKC^=RSsyGbY;7RAr9M;@~wjKLY98N8CmZIJOk56fQSfO)NM zhSuS0P>l_Ed0wD%gVia0fr9 zuYH;A@5DLILflg64VC|`>)<2cC9#)SJz#mO9@lyO?_Sh9!?lAy{IuUspqxJ5YxO1m z&mr%&#HW8H{)dFrrEsk_nPCk;Q%<5konmnWESwfchl67v3T>W5vAxR`T| zuR$Gcd-HzJgT1(8e_r=o3^%kx+@%m=xN`=H`wz%_*Wktn4DtU1`BHNgEd3Xm!~flD{|c0ua{-O-+X3#D49ba7 zVfDrT2IQ3jH>txCpSq%=x!`k{RIfeF{DbS*mX6vsak3NJsRmN)wNnxvu?|GNvXMO^ z>(Knv_Qzh0{7WI=yJde!H^?A}e_hW;{$p|&hl7AEvDd!hbC^`GJl76e4kJhFXVee+ zN8a!e;u7=eQ^xom_CVtHhe*r=+TL=cRa3ogapQ1HPn4PO@uB?%H?%|hj1@6@T7BLA zTZSO-FjGH1ZitU_a&TZ0E+eeI>g7G}4qk{+%}rg6JgbF9AVeYsl)f>*F* zvWK5!k36o2kjur^j`)8e@=hB$HZuN*eW3{w+~*+TYp{j3z4^Cysn`GSMcGv`+|UkjUxN_iUJsYot@j|e z<;H%H%+%p^2lYo_ZLHhuGyIHZJH-7CLJWWZ z&-gEcycgDwT`-9M3*;+}DO{F&_;x=dVW@Yesb%PEz42zJ&e36mI)YREG3@Gl&uoIIK! z8}(=5WF}|is3Z6C`UCdeTbBDg66}FTeJj*sOsWkAU%;cj4f58IN5TaJJnFYcd6U-B zobWkJ>d5i#Tz1PA)LZBCNU%p9y9*caaf$f>^efEzEWB+({JoGbzH6@d942+-ovvTj z?~8iX27g@44(;Q9fX3cERL3jx+d=|UKWsSS9u5&-1KO_dV)fLKpStT&eP@)liQ$HJ zXdm;n#^`MICGLHYzpufKbzks>ztFT^N@AGb#y!y$}8A8SW= zV6R%=Il?1kujk|XQ79jvb%c|9K2P;M*3HNDN1|r_dE`OJWw^(K`9mN*!Nc#q zjKdU&_#V`g>q%Bm^}WVx|4At8uX#Z>oF(z4k@qZ@r#sW8?yXtm07v)oo|KxJ6 z)mMGraPu*E1@)sm{3LtiaS4Q6&bD@>AD)T4JhLwH`~PLg7oUTAa=pyzslML6upaB? zdUGy-W7(|rX#KS)C-x;)UvMu%-kGL;*iwx9qY&{m(6;AWJ=M?K7uL^3J#!!5;)ZtU z@8b|+%(eOw_a~8ewZV<|*ZfrGh-dU(AhXXpe9vP!>SErh#~e~$;Mv($Z|VPwkViFu z#NrtXruupN()#(RcbRQ>iF@21#sTxYZi6SS9f`vS$e$aDLl`|7fA64Np7j$>?^u1+ z&)b*QlZF79R5+^zLfR;1$oEAPqIfIMG$iN+1e5R z*|$C#8U4Nt?P7j4J_q&W>a7Qk^7e!ESU1#%=K|wmc8FUJA$Cy=w*Yy|O#QH>fZKre z2YhD=wCy^pr;hUWgY{J?|IPX>{6jmyZNPZ|#!P^EE@9qpXid8YH{M@~zpLgz9nGa- zN2{)mGW)@%vZkh{y1WUwJ$sDl#$v{+4ic^d!Z^h3lNaW7#soZEBCqbquZr*rz0vj? z4nrNe*Do9ov+C+-Z+{5B;1Y|A@No9Xqc;RxATBX~cSr_2ynf94B&`2|%YwVFq z?SXqod*Hll_g4_4B~E>ty<@u!f=FBFST*#wXzFNhf7;L&^;&!Wdwy`;(=ZZ3ANyK; zJsum5M_zaMoiu)kKL?U97b7^|<2_V%aX6*QRV{xL5k+ar(35ONu5?db8?FbsLU z2SxvED)DhfZ+s3kS2??Q7FV^5CZPDK7NQ$Oq}#GM5Z zUjuF1J)ftJ_V%X@nA;o7-|@A$p&jC4FWx{5fBt8`p97gX$b9W1HeiU4JuNse370D^ zZ`FT)w?Aq)59KGDc8A|`&>XWz9ydT31KD$nG4i+>a&}ZNq|fo)a1Z3Ky1H<3&*iE9 zXSsE0!g-JNcT+Pp_|3)t!SWh+Fp3KAABagQs zjLEY!VG`Q~=NAnRjmtGF^>BqK70BZgi0t)+(~?j*rH<+D)~O9x*EBq8c%0CTJ@UYO zs$=q=wIl8FHS(XedX~DbMIM;rz=cUT{jT5hKXuFuw{LA&g7O!$ctq`yM+t;6`P$kM z9++<%-m^TS9V9>1V%4-%rWdZwt#A(Bx(#06O{Lne$9w-=!ZZ1YzGWP0ATrlWOv){S zI%bi3KDps{)LW7jhp0b{Lj#0uB4+|(jQyes@^vf@VHClmu{FvuUmY_1*!=!)p6eIFBeVw|jXR+p+oZ|b(e2T=3-UH<9{x-tmB<5gEVwXfPL1uP2>+{N zz5WS)K|^^Y9@+ND1AB7D1h_6C9*z5xo92-{gOSG}5Si z2)!VWt0AZA>cZ(VtFH!}<;F|nWYim;6_4!kavkb1Cey4P884V?8YgHTS^XR9%*=o} zsn+vw?dte&s`Y)X@E+&T`{BOGez>2~3VWArdR=22?u1-z;=q{PV)?59e*e4-W#N4Y zX^$*_xZZ5UoTl6425U#+umJhfbR4qB7kOYE04_|z$<5DdK#@0IZ$Wvu4;LQU_Q>N& z2)R7q@nHTu$aS%A-4g$4i1;2flIzn}PYvws&Yv1zK-mq_AMh=w=>2`#e+5G9C#}9- z=Qd&;(>Tx6_xs`d$QNG&ZToGjrv{$l&L10JN4*6x+|UkjKY|eBb*nFN{}g#IBrgxS z&TGWJzwv#o!`GnkUshiY^q!Ay#N6Cye)re<9UYD0=g+9e7<_8&2oLP38()v`2-)lX zUL*GZ;KC%FR#<&CaG5)Q1izs1?N}V5qfvMipdPtk4B5muErWan9)9m-95zA3_n?tn z*IO+$$a`MCu?S^m|F7fV+oAnR2r*<$AVzpSs)76l-0a?}{ojgt6&#p^OTDP#e>G@~ zH&3ibx%vLT#!s>b9$U$UF_1NZ7z2;3-H=z5+r3-lMxMb!9JU?`k-3(y{2V4V=teV7 z{x{Nr$NSr)wkg*+p8X8et&>*Nc4ws=mn8@I70l~9{QD` zp6QDDsh}w*mD%@FbfGs>neJV&|HnMb=OQz!oq99xs2enVC(lH-eDMF`xyaBU<3CRO z#vI*NTSte5=m$&Ob!h96s8{30f%tFypnuqV(nr*DiS0ib(v5!m9oJOBe02EK)DA7L zPGxR>IhC3HQ7SVS_q7jxDAnrJ-<+9d-evAQD3y8XlT_y7IjPK@uck7KA5Ud+ufumA z&{nm6KWxSTuSZ)?gGe9JvDkWwt*i#sxOEERg1+hdpWqMUa2AApz^ya%^=RvKU4 zBn%+(xDaxh#uiTJJ063(x%*+@7i=Bv^GL8q9+yMdCey7Q;eqq|t&?-RM<)_fhdgj^ z9$c7&(^aMn*M-67d+|6Q<)=6viT23j1_-%aZtdvn<k*U z)l-9?^!g*t6Shu|<9q$_0hALXw*TLXd4KD*#7$^F;y(_#M`H>XZ~s5|7tjCOQO`Ut z!0SPxJ^KF?gfVdI3u%XEk#{ro655YEK8Be6zvlFTi$l)tUVnHL_00ZXcqG^(kFOw% zNo@bW6?4bdhjP0|Z|oQ>UY~x(wP-Estb=U9=NxvG|H6Ok(~Qkf%aDuRj(dUt%BVSh?$x%DK(!k1J8{S=S#0-|LTz zA2C*jpm^o=u@th5xXtv(DwG#$9li!z%dEc2`N;DhYlyAi`uGX<=qK7x$Dq{O5gv`m zUr8Pb{RjQAsU^zgte>wzQ`+jQoCdEymZ6@xZy@cEU=KW+c1AtM1p5!05RWFD9d9ko z?H;{hVrr1bu8@}cv*v`)VNyf-xp;sdV&&qIXpcPhhJXviCFbt{{VgF6*B_exj56_E zb8Xt+s;MCty8h7Ak-o+8U4Ll8x`!C3=Mw!t9I`uc6WWjd9|^(w0Ew?bliQc8A>Qw8 zfEQxr<0sgopZy_>fjko+T*zYpq$7DGv>$m)hR9qmobp5!|EnRZU4H<-plN@fM}j@_ zmm__v)L>^Yy$g zB-*3@Sm)~)^I`>ehi`nlI1uSdO${5T}oBag=*jLF^B zj_`N}dHK2Bdnffr@>m2h`)kc*aVCw%@8@=RDiwjrngUqar| zI(!Y9KDGL4*v0Og3%n4kxc@PG^nWRYF~FI-P2}+d9)ML>@b9E>t3? zOlmu;uZH(A<8x2sWBy01Y0oA0t6E60-%bfQsC)bQu*_{^j_qbw80x8sxj zNBUA{t1s=)2l@MkxUuoXcEImzg9DRrIm+s*;RSYlk{4nX$B)^gpF<#wfxFKjJcc8$ zbCic2PvkKUB6GcP^3EMb9BjvDCUq3*ndkp_osxDC9@ZXtOoT8d?mmO?n2fwW)Jqtj zm&Ff017%JpF#dTA#Q9u(SMv{ zrDU$>YbN!A)mI~r_r~YnQ0DFX1wUqwJl=vZ2G3YK!sA`!&5!c1zhPpu%0-wx$*fU%4PpAoR(UBHS*tHfA|3P z%-{dzbt2IodHe!lO#J;n=Z!Uxcd6IR_*{i@83TOHq*gf|qjvMg=Tek?;Kw7u9(j~P z$mJJnhwHjbY6awr*sngaJvKqaci}2$_f%G+#(Mp-67{~a_|an!+OLHW+u#2)e;s6n z!3`S@xaoGtU!^%_Qm~zFqu=vCHOl=yZYEWadTV01p&i&ybKWI}yU(EeVY&nIDw7|_ zN#*0(^P|2dWjY>;GylCIxe)xGKu3R{Vk!N>Z|FbfVZ?w*$0FT{Z*@|m-gV;uaX}l! z{ErPswr{#C>Y)wbw@c`M>E6h%kHjI29@n#(G=2jQT$qGYH><8jZMFBSGHKdslgPu_ zBaeO%aDlkQeC(ssdx3{Py%B#Xq?4|yxuyr|_xw+d9^m?48f}yA;NkmrXdmsTG5TA5 z=?9p<)4hS4FkH0%n47_YNw~Bt%KBUUs2$or2SRMO&d}pNeIoKk8Qid?h>O2TnigL( zY1(%EUX5OB@7HG1=b>z33^%kx+{+-uIM4EyxL=99GYxLMzY>2gWVZ2}T=K2H8q?A1 z|1(iGC59ijM;^CB7=tUV9pSMEdFMrVgzTmNFGTrV!-Jd_T75NUs@MPXQ8qJ?hqFf> zPeaJXtuLe-gnH(8|1b|H z+anLm`2>?H8hq%ij#P;WZ z=3{-5e#g`gdkS$2A>wN$P20bDxbFA6GHLt`qx2^>?t&ZIp?%DK8Y6oCpGjjbPA@aK z@$o|ZDoCNm6fR{R{x#nC`wjKn`M==D?U6?#gfZ~v|4!)N8RV^u@Ce!K@uyNKuQEKq z37^BHazFIOUm5DT^M9X*vj-k(JJchW#?TC2$q)OD^g8hH`z_+2+9O|l*Id;uR!<$* z!nMEJ5%o&FcJS>Gx1(U7o=fz;K?|*m(F!_Q(VC zB)LFbVm{V5YP;O%abSKb(_$QW-zC?d@Y-Y6LQa2My<_}wZeU_Av68(z5!G=Qd+{HF zdOKSGqkho85fJ+B&;QKFdPMDQ{0@5xaVJ0|))__HW37|wxaZvbr?5X)y<@nc9oom- zr!m|)gTC%5%*ASm!Htg>;!lIfvwp&5s)zr(8-L)17{&18_Q>OW2xH*S|LlJkLqK7{1d^$A2*D{T*y>| zPpPy_` zBkvZ28@3d2KZb~}8AaP4SUojvXRrT1i?aKy-+~+3Aui@OMT}>yzVv_0h3W}|8}F}( zC7w-c{Q#cJ`G0hOEu+?epV|NGSgf-A)wmpQ{C$9W3u6Aq{b3w7K-dQU{ND+mt02!t z;t)np|DD22kjeyDB_Z3jbT|0?7zIx!`k{ z)VQr~{DT)_<@ujvk32d+zy;zG^S6h7U9KEsh2MrD{(catsk!2FnAGw8oc}Ejq;D2K zYKQh|i`X4Pb-XfvFUa-=H*6`^?FA8EGql~}2&<=#pXJ7X3!IO%XdlB3?a+Qd2r&+| z`g;7gKp$>#puvrg7vc|v^wK)QWuVnp$1if@54;eg7=GLydE`Q9x4*R`JfJ7 z?}&JG{Frq;{cZIY{s;71VxD2F@HtE>uhEM?=KmIM{*U?rzk?l7P9J0Qe~>|5mGRs4 z6u}^V8 z`xB-+zk_{H=I+-=?a=;V5MZF5OP%n!7o;6_*|k8SXXwIluDb>!VTenRxX+SFkj zUV<#rpZUtqVN#R2dps7R%&Y_WSC|s*u^+q*A(!VvGk9hGGm!bAp6NTp{{*s7*Ubdv zxwO0?>i`!A z;bHBOM=69c`PJGH9-EN&HF-pOvQ(n|T1c_}D4Z&+zB-|c*B@4+-gkaH66}#jBZM*8 zWbJ4knH2JVC69z24IY`jP%h6DYEGGUR$rZPx_d4ns6f5dK92-@;DNuls$&9NmoQE< zoS!z0pAbDzHdXS`b#a!$YgKrC3ZDhf?CZ>Ivv-WcfjSn1&@sX1FsTz3xb{GNGC_rl zL!v*7Lstl50da}>cxEtY4CCO&XQm&@B=$O18QHT_SDmojjn7Os)HC-d*e?a&jn53` zdt#uTON{>@NSCmFY&_BbQ4rY+^EHzhYSq=`Hg0@^7h)CnKW2}9j)gD=gRC9tkK>Wo zEy}}=C-T6&4lYc>X_D1flP9?G34WQ3SvR;iWRK6xRMcZk##=kW;|%2K_$7=d^1vJm zE=Y3m9lXxW9Badq#jLB?kM|jLd-Wdo;(iZ{A;|_@I^@Y>TR$raClUv7T=Aho$ zCLVds*dvd7A&kjfYe#tCS+~q=t7p50u0cqd=-=)Z89zyxeSv;cl$OCh-j>%%7 zp#LY2w;=b&c!XY%$3G#mmJm*EUREc5?u}dAU&uVv43E$rd3*|COx}v|_yT#0HIM8L zP9EPw{;73@lbe^-Nq+yp`XXb#XE#y$N47okz_S`UCjS1I@xb0Q^Ook3-NDJD0P?-z zK~8R7Rws>c>+KBIE1CBq@yNDE9%~_t$%ZBXJ z@$xImzV>(|*&~lS2xC$b z+5?Z4d!rs>65Ic`?1;P)%Ol#q^HZ5t*b8EgPwjacqevb{LjJ5(gp>FE zzmo^M@d|!ut7dqF_Q<0@1Z@Ibm&juPq@(7MJ-*0e1Vq07C!BJux;okGpDlZ!p85Wt z9Y99w$OZXcgf!!K$m1KXl`@CC(69n(yBk9@+ND z<1Y}#WSq65=arVHA#VV9M4#xBO5|}ab@iBo5jBFb*F<*d}sMK#Z|}Vyb?9E%6-~ZvdILRD#6`7WW5XJ<*mtYg)u?q63RSbKQR3VQth{QnZy7^h1 z`u`F49$;1!Ti5Wp1ua7yat^~J!Zm@3Yh;)K8DU5RB3^X>Q86M4Vs^}!uAnHGF`{A? zFmN#k%vmuY=rw1|;i}(SwX3Uk_v!KbpZC-Eujkow=2X?*d+k-#y{o$WobzvYywVP? zJ8blt<0Ea3{=b8e3%MpB_Nn(HWW86A<0?i0|4sge_OEPr!4mSa+4H~Z_`rH)qc_w3 zljg`nla0`iT*x&6kE2Ob)P0!3q3*9YX=|~tzs1y~rKsYs*=vY8Utqnm(WlusVsjQp zC-eg+@EZ#FXu@3gqs5UwugOOVq^(uqYt$rMKQMcp5#|N(MH{*M3^FhB%~>3@2~OZQ z6yiXxYtq!>$e-8Lse+U^9K;mzqS@=oaGU^N)TE{6Bj23GQH_4!1b#yyj**bAz>#$! zq8@FJBF-EHV`}4|4dSZ~X8yAO=m+^9T(AfyAupRcwJ!ia7^}cTRydXiPCg*w8XHW*{Uc8T1B+mp>D5i$zru0aWHQ>vr2Qw&Sssv+n~;lxy&ZerY;rv6_V7H2Vtil` z2l6Daun4A;yuPV>IUJ`=us3hwo&!jS6`Qj-kdrMZ$9p@1<6P7qY;oitSj4diB5Ml4 z6rRH}le?+o6npa~Gc_Oi<}8lO(2ty)o5Haeb;nyA`3Dwp+yGf*bp+EjUf)dKLmj8M zUeV+vjU(Tj#evV$H6bU9y&d7>cGR5<9LXn&q!V#q{Q)d2f+^%>Gx-X|$2Dkozq7+} z$uehgV7<_UoZK!h?B621zZbIDE9M_3Z=hW`kiK%yoa$!sdUc#UNZWxA!J&?mb!aCS z52pO%dUlh0t^fRitjBM{K9Baza#7)62+oa#_`hJ_|K2*Q$uICPdwsq}O}_W|&6FZF z4zHkXxsE?S9F9W)$CG36uD4_7LqQ|dJ!pBzpGe@rJ!|+s`Cd8d{=a^&TvX5k_4W224Z!IRg zkBgadO&Aa0!&n6zS>`Mb?5jB@@EZzo;QB>DBab8RxG2~J?ZScd?d#Rel=s7NQBX?T zX&m9W;9M>M7w8uX{ci=~em(i*jPxN7J3=)N82dR|)eiG2{9Eijk zS=)2Go|*bVc%Gr)SoCxE@h3RH-VW{8L+E>&*B8H2P&aN!;%?#Z_4pkL+!yRpCf_T$ ze}DWI_ZIjqa$MuxJ3L3A4E@RfGH&EDaLy9h*d%B3z1h21@qIGd_Y8a|W*y_64`Ga{ z{eJ=W{{_bi->FrOy$@S}90m+5f<k;TWX${{`2g z?qrR_uW|$jav89&@HHxsT+R1p?<>ReBn6Am=J($X*dvZRA>`y*nsB8E?^i$;45=GE z9>2w0o1FflHwtdZ#1ZTf#~KJZdEDC(9P3fHVo28AF^Tg{v_Efk z_!j2ZHyYn*ncnacv2Z+aI#@R^b$A{=gENc`F;zPbKc%&-%t?jh?2}EL#3W)U+ zuV?n_74F*>e2KQlg@=g~Q+8 z$DOuE9F7C{4F$(T)6I!3fg?sQIIs@~78brnO~d}!?DuS#hrkyV{G8$;eZnD*Eg^y@ z;NbfXkjB8FPHa3scibF~x5xJzW89+AJ6qB?a(i- z4_F@)y}ld=(@{Sr?yqtJyV3tl$YiS{SPruP^N*PxU;ksje?r3d{y6_Bd&Gh31eSy8 z-j3in3iT6-Ll2zmL;Kh#0}G2_l6&=hZ>ERuL5`Xpg!cG3JIh0cJ>obWLQamN30F8D z&V)=Sj*I~$j`JaMO+hfpy?Poj`wtAyD>OY0{latp+4hKI5rmwa8H2zpaa;m9Djt{A zflM6NK;)W&V7kKVoBae3*7i0!RUtbND{@nipKwI2a$XGxiFvZ_iUUu3pmLFXZSK*RsJqOJr@U=Kv18G3>9KVLj5!eUD%4 z*W00A@V1J{OiWHYQ!npGv^&a+1x zhe61}6l+udaQ+<)8KZG{^nznH+7GbZ`5HBw?e)z;J;Qz%_@ZX+{(sCv>L?Jtk4HaZ z(f9v}k8^6T+T_`i<8UTKVi&BZD*t<`@jns$rUV`mXIcQ3(@92H<)RQYUJZ~2sydh+Yubd$<5A7;&8DD zj#X%vTrZgJ_WI`F0(CxGf_@hY9~y_Z72|ja{m98OZ%1$-H#WQ4@AnhKY58~-?W?Q~ zU!!JEcztv52z7qG8*NJj2lv_TxYng8GA}3P@O_)#u0+4GT+|%-t2xd) z&Ho;**(r;E&A;U1Cyza9_7(pB&AT!Ozm}7y(>4dLM!Cj649?>tJ1+3joH>|d^pm$I zy!?i`PcwM&Ne}&jt2y(d=+bx8T=wWRW)3OCH|Met*C6zBpZ8buCE(I_iHqw5j2Y%h zC^)Y+?}7S91=sLYIHJTBxYpl%i+o&q zm@Te7y{`D)E$}pBw3^r0-!vbT$CJmEuuEK1A>=HqFXX&~eA>K+`}}G;krMYIkUcF1 zzDCXWS9mT{=DN)5OQ*aw<9>P*KNK}{Ciia0ElBAx zgOHO&-j3k70d=Rxzju_vPaJnZu5>tv>1MBQ4qdMJxD;(?1srlcD`k&3?t+k$aGybN ztVi9VBo2?CIPQhq;cyU>+V3Cwlj7rMw7JjuVV=6*lgi-ZN%SKp;XZ?$H?UuCe)I5} zipnwL$JjGVDh5Izo@cyn)SSoai-DJ!JE`-_YiM)V$A*sozt|-|Ya!(58E;Sgy@P0+XmF#pmC`)F?sq9 z^0C$7E8oY(%zQnp`+*Z2X5mrxfTIO-E;$O<87z(#%~7{r<4_R*M~jWnE?h*-5j)<; z#T?e#o#&7bS~5=eJY$jz7;H6EB_yd>*>G+PL%&Fd&DsqLJkIc zJA$JUb-f*5=|h(|Mnbl8IEZOyuWt_DB;>mmTcfQ^;Rq|YFd>Np>mtiZrMDwE@Vs4% zfe9R80ujeV$Vi8Sn8NjWbNHNaUIo6W#nzcPf<5Bc8$v8P|Fa&sxW!&tQfFVvj?zxsHk zU*vZeW7LASukm_j)(Oh*Vziy9{AxS&dkcg<7JGe}=eMKoBKXZZPU-(%h~#>~vfS&N zS@)~s{u=aKp!{dqBM#(e%fap5j^KC*^@|%=`W_BZW+%HGJYZQ)# zj(hAOEhl>37NPD<$n6On@#xt+-r`lXKV^OMHNyM2;ALu2w1#IJeT+Hm}!aQu*6#d-u{5bCNzNfNfOSIFs&i}-Nyxn3Q`s;aHpUXAw zj&n^3p0~s`s+P!IEtxaW7k2*o!nnJ@pKu&8wwCR^TXTfEkKM90`nl%`Y}`5y#OHB` z>kW3^w?w{f*%WbS9WV6XAJWD8v{+iIynn>#aQp!m#zc*GmObJihZqC+4F&VQCGvmE z)^5Bqj=z@3wZOt6n6~!n=7{sc@dte1Na1MU_-lzgPfp-B6yo?Nq;~>GJPYmd*K$|1 zyZmo4?dsLd5pRX#ujSV0=kmXwhZ0w?M?R)Ph(+gr)(?hkR+abyq2KFs1@rsonhe?j zx$ogzZr?SzXva(Nm<9HCJ3w|kJ{Rq@J7h5~Ch7CLhxq^a59b4NFJfa6uJ-XZ&77ie z{I@&+?e24lBgZG>;Q6KHObBD2>h!MlEUk6t8FIT(11qqwN5hch;}AL%+y< zE$O4)>&x*sA9Y8;Z`Scb{})5fusVX}0VQ#p?LO-n`{03P(f7-vj7JPOkEHgpY?&H=p~kjLkFFe_!FZ z+CJwwi~5MA4UXY9g}L1ShwrOZj{b-Lay;IGthD-kjat6uZJ8qv3fB?9Pt@`P;X(F+ z8S!vD-hpsTa6J3M@%S&~suU0LJg&#@f`6QgTI2U>zsB!Je$xlC3fJ7np)T@P8vLip z{<+2*@cYVNZw0~c8h%p;T~JuK8v1n&s)Yvffc-YOU=dC}_RZ$VJHq`2@PoP101t6I z%xo-CD=J<{02>W99yqk>6 zAJ_%1R^4EiV}!kiFYpKZQOl3>aK#Zx*CO;AfPR?Mt(tr7@DJ@^5ASSSY^_3mHb+&3 z>p-or?{E2q<}rag>6dn~9%z*#zHxuZTPqwt4qHSYtx7yRbJRS=8*N6~{~y>TZ<_)y z#uWBLp^Xwq>pWcf__y`CQ7h_g<;|F*-cY=}j5fF5m+?&CO4=o^ogf%fj7umSry;=m z-}ra3QztxHO#A^lgd{T&HLiuKT;+zfRdBj>912WLgXYuf#DMQk%r#@e>EuJix*tn2xgl^N%_D zTgAt8v`-9tY@tpj-X3wB3?V18y&b`E8tSISzf+vTPaN1E01Jy?l6&=hZ;shk@qsl& ztLXuUeC|4Bk2n@U$jNCm;R^X!2$`M4;qep4V#v9+zhJr~RtApa6(47!-%;5(yglN$ z7D7%IdOO0$^{6{-OzpUe8p~w3sD*ySaXVzO)e%fLd3|%tBVpar>Js#G*A0e@XuuwE zAfH-JuJ?8X$33WD81y`Lb|a35Ah%l`!L-Wjn_~;Yb6u_QTth4OoS(*#utyw^L&(WJ z-j3kFHRV><2ONnJC5|T{4>=sf^qki>$Bqj5vehcIx$pVaI1=`V;|&NodD7dFc%MVv zsx*#76w>bluN$@EIrJTG#~gcMIPbT``m~k%yiz`%lwIQb6he;HdV9jp7pS|ZrmA9m z1*XiziZOt9grD-0C@*x0RI**dq?CpDagTcsqjQchs*< z>BV6HM_~clCD&U_g^j$vIj&rd)7R+tP6Ie%d%#hMy{_ftcW=kyC}e*A0-q;KUKx>2 z#L>lK;d_gzQ0@DVJ0v{s1AO30aMS`Z z7Qv+U|Hs`Hj$`193jKZX2J8_B_W$GrenTOSfsoc#Pw$+h4{>Y{I{lCy%|5x)PX^%Me zfsm8&DICc2g_S8B@hl;Z=@57S-(phhfa4zu$4lXE=(ls;JQWr-JA(n7m!S2rs zr=o6bwWP~9+0g$Sh{PTh66+j~-<;4aT#qO`7H#9jKd#3l?a(iBob?^9D~R8jsGsWk z$2jR1>jA{h5?R|JPn#2lhwB1`XQBPzl;7A6{bJo{#qy}P zBl7`khQiycM<f(_ZQMUlWxc>Z(it(Z2$rAh|NLX>Ur>4S zBebtc`%l>e4qQKxG5F5gvGbsH0qWl)4t*fGKE%<+Vqt~F)VhV&Hz&4pI9lg68unW* z+T^#okrk7Mje0LCg)aSLfA3-!tfPYelgh&J(s~#4>mU3l?9l#h5c=4~>&ra-C+aF= zzaFV{qJQL9U|LcNUn zTyK9b%wBIyoVTz?Xs!1R%H*H=FL^i>BDr2TsrMetNlO$DGtkd{Z-MZT5f6Dd6T&e$ z*4q&t&OzNj$wS8RL>xG80}G2_3fJY$Ngt`>6P&f4q31(}J>tOnz>di|DIAxh{@8dN zGmg(CXqUBwU<%je&B>dp<8wax)oUCL9G|zMA33=^h2t*Nos-1jXBGLl10rh*zVdxs z%*ltT zeQ3Kp_)plO{ih-Hai8*Ag!j)u?uz|-q|%A;uYo*n-|{tT9q!AUlhyAs02jDP`%l>; z4&-FZLAc%^^Kw1v?<0ZY$490;;^47OPS&UR z*nqm{Vm|WcWt(PbmwO8qQ=7=^n^Wr5yu|vV^-F0!QuctOO{)$(f2bIY`^9tp<< z_=#G-m(7EZhdf~4Pc9&#u)YxbUnCzp09sr>9;4OQ2KkE^owiv%KA+pJ!=xnY8&qm)Ju$!wLQe^nNv?ues@N{e&V;PGG&MMkw>lXoxHyI-5&Lu zxc)Iv#yb|`)+cRfd#u+pr#=+UKW%nJn|r?B`;G0;@9q%#4(ki?i~AUDwufJx#_0D5 zh{PCK+cSgT(~R=FC;GX4y!ET?(C;x2`jBe^Vg%>CHpfGDh2MT&#a|1kd3AxBsj!o^A6ojGkt*w?n1iGE|%cxS~!9?phv4CJ1G7$Xno zLiTjyo;p3*dAA7dr#l?PbiTr&eh;vI=& zI39OHB=)EcvEJ$R%;_!Fd_-<kzlE zwOC$O{%gYe5V*ii+JDL(al8#72M>5VG7i}9x4D%#GA2@eE~>=WsM`l9&jM-$(VfY?N}Ub8=?N4cwVFqP~d3W z0`0#z9Kh7JiPtxC+od-Qu>Pxb}evs$uw#c!-!XlWey}mi4hr%%k?R_+k2IeJ?ZE`Zy+Yubd z_ieW%j*R1qIA%a3*9)ctyuLZ3E*z(AtI;q1T%a9~40{~+SrBrvtG6RKaJ{|l(0E)@ z$49-Kt8h(H<_&Gc@%%5Hui63wxL^@Zj`8@-8R~bP+a7@SYCRqe9G|#OU}Ko$?FbKZ zQNL@F2R}`dn=oByZH=xflJ((M{f-@Pk~__G046 zINr$5W02)mhp$oF2fe;I^I>)T-i9`}-&c5&M#;-l5OTB1+p##>J&C%Th$G{8BaUYw zk2xH~^pe*%XEjsD?}KQ&&CS~|PD!K0f%QgPa`LRVW7l=Cix`2!e-bz~XV{&1ur6`B zG8S@go~`Dr3E}yxwz!|(HeUY(JlWQX3whphr1L-hVU5%FrF>j^m@TgF&`)%uwx8nv zp9#qpbJh~~`NToFsNIFR#vi!vHB;l2!j-UY=XJXXHp!j7{!e^ALp~7R@!bvChX(q! zEAYAzxoOujh6mn$!4b=X`P~kC@3!uKgu)l*w@Z<>KX_~BxP$#r=&vQQW#jVEu^;x_ zPS^Uz`?#31N9N=madm^e-}B~Iz~zlXow$&D$r=oJtAq$kQ9J4m_x8-$ zKjg~nJL209ve_Tw^Tvs59E2QJdVBWxYgdCh_xzsBx8$kD_9m_gkQ)1ruTi_*y&ZGT zSoa(c`wfRw=HW^jB_2HYXE~eT?Fb&^^mfBFU&&LB$8#L|$uq=!joKaO?U-{GyW^91 zc85&J!;>^hJaZxBXg_a9#t-}7cH1gEsUuq-KDfRRowOkrU7yQE*CF3tyJs#s2lprb z)dHfglPed0>c5N^xz~+N)Q;Hadk^NEZ`Axg3vK)5@sb@K`MC_jF+0oK6Mhz>&h5+X z{7G5RhcVBq?XH8!Sn=G+_i-`*8tdlwAk;6#`Qg+58@_~fIZxaHU5@4A*eqUoyddYc zbD#SUII|CDi*qIV3wIVvyOrLa`PXge!9tu5K-_(Qb$+!hG+5fIQx*# z#p(H$u;dSGixYX)aVS_q9yaH;&Gn0M4qSnLOSAcGz`EdE13hy3q{3N*_iti+R#nvK z=Ue@;z;VWP@^-Se;A_-wo!2+#s_%PghxJIim4b^8d1l(<{QDR}&ffHPWWDnl>Yf~x z`S`Qt2YDP=SOn8oUf-O1UwD24_@Z{t3XaN(2J8_B@^d?K@|m||abPhLvc-`MM$c^ifOe7mpEZ(SyiV2?O{g@6;ijb@%~kNrF`wr}O_3%*vU|19gn zF6c*m*yjTyi^bYLT(39tMu+FkfIDjEzAvaM^TRW+fceqB7bK_s1^CvV_!NKi9ropB z-i2XYfCF3!A4z}89^=OKb#el~p%4d-{r0UY8=N2QtI;k;Ghd_jE)~OwnfJEBf$IzH z-8!S9ssVe%fqgp10DeOujs|>LJrRNb_B;V)SUzzVdd}B2-Z_MT=TNu#bEX0SWd_lEZj!f`K$gV533-u*B4IY zT0K3Q^X97gxCH&&bBJ~vvf?2Rk3ty7G6kB)#WRre6Fh|ZLmaCivey?(tG&KC?|C&J z??ylO{9g)3utyv(K#1j0Z%5|iL#V^^e~HT&^uHG3?o(K-YrLL0zl)lWFQcD({;swv zWru#>h0w>#USH1;c{j=r|{r?78Yjp&Rdj9VGJ=A<$gMO=JK3e}-_JE^9BlIH& z;XZ@K(P1Ohy$l>-{5)^J*W)wKFJtcQjPC=vGneb|Ej|;Cb1D?>EN-IO)*LJ2B^9spbKm_iOL={g#J}czFKlz}$;5LENEWK6YUKem}uO zI4+5!E2L0x5EI_V#hm|1I4*!MYVV%+OW_Fihy(eRSRkRWzCEN-#lR|khoAnjKXzRZJdP}eK&@27xtqW{4V+3O3I?YzEO zFgsk&11@lr_Mfsx977@GK%dt*4#Oek#F5-WTW`dHbp^1n2&R$tfBrEG?ol|lL%Vy< zPk6|%M;y5RZ#fz6?Fb)}P`?dvWE@b$F%=@YUNG(H_057`!*#_DBhha=%}0hk;@A&D zP9}Lff&Ifkki-Q@z4*cDOFz;SjXB-|b1`@b-w~Ob9tS#@n&$_710_?hxS< z`&#^DO~$wq&pD7&tu9}q4p>CEVlFh{`VDZxhuDkvvw22|=L!h9(bqNTXCcHrwAgpWKtNu$KG6hcf_csn+qb+{CDXI8q;$GTGv{oe%< z4x$bm%R9WDxp0v>f82sLci#l-yQCfZy&pm!w|IS-ACIGMN!;I$q;#Tx6$!xkciGDD?jtL}HFQ5bKLx&n#5= zyu-6-yT$uY+M(Zd5c&w$9VGq_QTKT4H-(q}nR8yVJ_XCW%Ks!4|BLANP}+aW9&vmD zA(n8RLE?W4bx*l{SDbO^e*;8fjye$Q2Ic?a@Z430@6qP23t<15_*n*hP8C<6;)Q5#~F7 z&j?(F_{D$99&uogZn5kTo53sVw}tep87SZLs^Z6f8Mavj>lph#|Co!qsrZqfJ8ta# zC+*Pw?hyJ2>kNCmcia$?Dpx+q5F??JD_K4$H2ssJs48d^%>h|<{ z$pDCBE@Y1NEtpPLIM#;!Ovl5}&wbCo!jZH`9LVpMlM}oh!GXPI$3vJo8sOt1w9j=o zh-rb>Hy8I(e4LE7!-S98ss`*4$K?=mGSAx)99N?51n4Etpwfwa+z7eI;UK1Ky}r44 zvcj} zBg-CfJOCjll552n&llJ)cD&N_m>f^?@ib(m!$C}sD;)2t`LP0R*D4$`&PjX3fxWKf zJi6U$kPr7F{yq3C8Y`n)({<6C>$~_NqfYByl**4?f*NzkNSuG zxFq$61Nj|TSOn9@_J95{m+Y%>tU>$Z3WtnK(jIYq10g4={eMU1jjf~F5r?I)%^Gv{oMYWqnv3EI6C2ay5;11ACDcEPEAn%KJ}7IUE2$MbYhJ< zmu?#P0KTZBdwzhUoN13Zkk`ox{Dwjt10YSPmw}&rAa4T;3t#y@F6Po1fe+vVSDue- zd&GepZL!E5G_l2cTupE?R_J={} zW02RE`G8#4X#o6YgwN~doyI{btd3xjd-bd^mwp|Nk51d8pUdyof0jMsmBs^~*d?5dK zvU(W-kdIlAy&Vo>l4tc;VJ@4k=EGiStI;?z>=DON5ON~-1SBZ(fn3*Vcdq*y;Nw)Z z&vH13sa{m^*IahD;$sHd_6j&M?GXpA16WQ{pa1KGT-WJ9;>f^HJ}!i~{Xbr#PV*Ix zpA;YUXmg+c;>r(?MeY=Dm?Xur_<7EEg2fBE)`kNN25t|I_P zwmssw2|`Z7^M*1%kpDZKL%jz0xEt+qPlK;fCtS~U#aw=z;se(yI=SZq1xJQG;#dVC zC%49C@Jc=&fLu-{GYH|hJOR1e>hLw{^oZ9tmp`D6+dI+bt^>GrU_Qabf&IGWjTNM-NB~!9h%&5s)k9iYEgO;EOuB>joA_mObKdV+y~a5JwrL zk)0R$^NBb%g~(oCFonEq7PkoV6ZpVYVqEg=vCkF|a00)f5XaV#_I6zI^@w99$fj0B zFm3DA&Ehc%2i7s2U7mO2l5dYVsvzWKYj4LMubp>BU6~!1d_Cg8J{ee81k(twZx%05 zIIvgm>^?W>#wFh#abQnwIoa9U5gfarerp`9?ja%BFu8{$h+_(5jMWiLdw6}b_>FKL z?K}eg+;enxl(Xy+$G#A9vYWRfIQB=~&H;y8&_xk3_DGJBI=;yw-pExq@5yxBz zIXT+f5gccsZhxhx10aqC5V@uxn9lY3=E`fs{khJ^qo4cUpac$Wk2tU=x17i`0b-2D z%cYQ`xh`*jkL75WYYKwtHihF8#mBkmcf22$Yg@<0$TgkMQaChzeC~5G z=0*E0A$5>Zc&=t5WZ(b2=W9AY27JpcX1+$9AN2UmRhz2uxD9RYbA}j?z=Mv5JUj*A zn5^=4ga_pR&X-nZjfTBn)cG~EKjv@{(~Dl;Ty?lQpFfB;_xyk5&<5-g$6FAN$+O;$ z;8=&cRbEe{7aSj<-Ch5;nEvDS%~i|QdE-U&dr;}2^G}eE93RB=t-|r6;^RMPd(q(-*ML3Z_zgl%zVdb~A6@>2x^-SJi61z+G()>Q z(_k@miM+nKT73@!@I{^flZPW|4>-CMq8~Vc-%!9um$ssvT?~BSN^oEwnVlbqgJS?r;5QWFD1rPf=p_Om4(#WFg+(y+@#^O42f}#+_@XXR zK8}Pv;urt{C-55zap0WLr7c!r8K*DKk1jhvWOkrPcu5GLMI1p{S zdp@%55yxo|a&lw}#~G;GFW^YvCyw(VCpsL&6!zuj+6jt}W6^eCK8}Pv;#deFCugK^ zT#ULStH%$^I$((7YRGvG2Qh_xxw-Ztg#*_sy14HR95%86d&F@)gq&QQ!m$)}XDB@# z0C6mXTb10T2&J`y;zJ>s|rLQa;ZaQqu}7yI*i;&f`yACIDanZrR$ z4|siZU2(`Szz41z4m<{!bvokxy)I8e$jQIG9my}xpl+$x)97u!?eZ$xA9Xm0DeTM5 zb<@;5eE@B@=HW=%BaSyAAN_K0J12snY?P>2Kj|E_Hm4vn8Uwuk)PstBfS zyt-NPtKy>^{W@ge(DsO<0s>CpHx%N)Ubky;_2{aG=0^?Mw|6**DLj{Ft{-0;wb_?UtAy&Mi=3eV-4>z`75OhTLc93gRJ+9Qrx5ON~V1Oyy& zP&Yy8Y5e4)9x}t>Ag1tKp1Gk=&5r}nHYv;xk3-udj#DAzM4kxfACExfo&sN^uJ;EVH^#r?%6_*%F3Z57?GeWl5ON~V z1OyyUqwdD)(Zd_!;}x_&V!I2b=M|296(9GbpL@=asU&5bvz`SCp3?hkx;9NHdnd6TdOu@LXq5cmE6NgT=^aCB>le&pnLZ^z>3)*5wRgnhP7x3u4_pT$BYi>X_w*EdU# z4(meT0~X<T} z=L#;z8n;ux6YTxj|B;7nA^ogj;bbfC#4KGEjuY^MvC8Km5f6FT34$>}+@X*M>~*`f z4*UGP@fd;jZ5<9`8s^o_O@CA4u@%}%J&p$VlikLkAI1cJLm`e@2%jf#vpRvFeCz=k z;cyVsM6Ygcs#1ImL!0~l0L+VQd*ovZgq+lRJ2F3~p>7E7KII=>cK&xe80~vF9KzkYADn2HnZJ6gH+a7To1|cWYydA+Y8+Ek-M;;%?qh0PP@HOgol-D;msdWeNfvbER z346qGGK8GW_I3ovX{ehvE|U&>yq=5p;8=*d*#|TnQhwlNzu`94jE?iqF6 z+E(S`NZ2Eek0IpbO>alW1$*6YPgeW$P97iMq5VCFgP6i~d2`EkijQ?@bIz_)SWz z<@wtn@|);*y&n?x4Z+@@{U3R#h77WXg_A1p#N4_}@xBH6x$hsazw40|4|x~`!5l!` zp^%5MkY0g@1b@V_JEYpG2&M^M-Q4pSo2 zh$W5#A-g*q#1!`B=C>8uWxRv59f2>i@Lkd|J&y){FzzVBaRax#&vA&zq($2vZU zDeTM5ZI3BF=Adm~#YdJs;y4dNPEJYTxBzvBYa9wcaa<0OdkTUn?90vV%@rSW(Qi%` z4rPxxu7;443sN|)L)|IBk#%Mvj$0v@J3fdh?90vVV-+8`UeSH7!jWZ=k$#p3l zccJbAjYHuljt3xePeCw+eYv^)Ld6HJS9HH93x~2t9FIcC$z3TNt5J6ye*7?hcH2DL z{ROl?;P@b>urD{azopI}ILCFr(c$2aDQ4Ltj#nY%WOWM1>!`ac=qdDq<6X4B;BXLA z*q56-da3gVu2*zlnU5o3k2pSrkdxO_I6gt$YCKJug`eZ{4dh*igP6j;+}yFZ;$tn^ zo)#Q>m#)r6_VZNTe?&iW@<|HEFQ|Jx;7H&HjvmO9z``P!!oJ+xah>Ah3$(Az$C0oH zK6)@GlapVPIC``|-6u6!N4p)D9vv(ei-VYYgnhZW;}gZl@38ZQ$B}K1IJ%-AIDy|# za9;1xgV+L&1b*^S4(VW3_!{--?bXeln*=_9FY4~T7ZBs(aU|>!$KN5~1b#yyj!hvg z@HJ8m%#R-1puODTAf|y{-P}1d@Bw__%JY$Jk2to6fD`x)g*bMC^awZ-_{qm`$TkiK zF;#kXbLTR}$3V38&c~6kM;tW}aq8{3eb`kl_voF^%{7=FT4# zAC+hu=y7D*BaXcwcZYv>oAbWZNT-t03fLfwv<#u-ENza=?+mPd;veT;^~P(+ytVEU#94 zEJEAq`8X2xh~rKOIl0!`5ggd-_E=D}O@n;gk9OG`2&Q|zzFB^b;^PMNTjX(M+ar!g zAmn6)w<9>P*X?m_z>&aDKAwl%Z*}+@^?1tbo8`|dKJG=^4f!|{_K4#Z2swG&+YuaV zP`9FHP=kEDgZAeg4q|%C>zftr6(3Kb?Ou-~+a7Uz03j!9ydA;uG3p)2D$JdZ| z91ddo-0Pba6BQqCq3x-B90_~G@dJdMeC+KAj-OGthQFJhkzjzMXM}dSr(iMl4C-dZ zB?`yq==YY#k!=q+dNxBpa`JO9#QjUpmZ%C0 zz;7tTF&NU5zoXs&AJu4g`+ti`?f>t(S@E$2`V|Kpnf8bSdtJ-P-~hwUm$9hdOySV@ z$;a*xxBtg$)Kl&M@7kdFs6w0D|8w2!acFzQQ3oL>sr`S?si+%VGaxfz5(oDGz``P! z)c*f&^}ENw7xi@ef8xlrM;wPj$VqDd-}7+Pja7OYKXD+}0gK=uCY68hK3egyFWTJx zKY>HrBM#&m%Smeg-xK+_=hT`3nF$lmt^bBOWw7V%)gQ7aWF+JS$RQTnU;BqVAlHHm z;eni}{D1fTYJMXB_jK1E$U|m4+Pj!7#2_eB2hdAQQk{1FH8Kd=Z6Vp944oYk@^@5R=OP_nfWxK>qI;@_)dg?GXoZo#iBz|9h@M{R)0Q zw}JB)axJh34q{UI|DG2VAISebL;laUM;yp?mXlQe?}_~1^Kpek<0l`;|2>VN3TX`clqC9`pt5~Kjz-u6(7j| zJyrhCv{~zm7!02t0I_+yt=vfKYf@3o3b{sd}uM_kI2+q^}A-g#o#5B$8o0S{X{HR6S z5W&IUugSDW9EU*2$z*RwaLh#AXr-qkAdaIU`#T)OG~4T&e{ZGc$27FnX5i5Fh=Vzr zoXqrg1jk9Jn>=oO=6Z!V&Vn56a1hgJUf=xtXvN2Dv`q^*GVKw^JP0{C$=eYe=c8_> z!lCgK$EA?791dby==IIN)%T_YAGpfEq3sdJl@M}rzPBSdu0h>N7|^UMy2Noa#;1*Lo@d;29r3RgWTtE5L37>Z&v+F&C`3(cD=%pWsf*shLDrT zQaD~i-ExgX;U|vukmno@VhZ==&8n9aA5Ws~o-7>79&x-6At$e;aD0Ti$ABYi14tYj zAnP3tV*1SMoBO&bKHfyzlL|+cJ>vKtLQX#Nc4SkhxqQL{CyDe3vhs|Jby`hh^eR_{DBkr z4TU&1hBT|ndOApOY=!nxhl7|l_v+^UehNn~w6zi(6DKxck2to4@O5Kv$Ig$U9Z=UT z=p_OmAHyJ9IUK}P;q}e^2Zi%G@I^(v@^K{W(f>l9cycrI`z?x)<18nm0t`F;yU|9h-|+W(7fnV#m;dn^ z6{)=Y=zrbse-RJzf6=Jep2d^-JqAU{F_xRjDLlxfMJ{hQ_&wD1ca94{KT;W;`aX*(@HUkzvl6c)$wx!`nmnT!Vy~vI37hma-#SD^z#73 z?c446WNfc2@2hQJ+7q2;#5Dez$7hG{Q7&4EcK`i+mX~~s+iH(KvmW&`>nNo`Brq++7|vXk3X2}Y2UHmGmzEscxyb$BJq3-A*MIH9huiypA zdC-i#53Jqipndk9wf~GmEFZ|Pu+0+Lu~h4U)vdz!uoW>!U%U5!lm&4@zu!UVTkro_ z{{iH+F+;~yj~Q+cIB;S8{ulKUYh-QzS4`orSv^|${Sp1%)%uLx^@aW3SVveNKYD$e zUwZ!y^&4WoI4?(!8dfbEIQsA12JI4S#J;^-czv^ap38GZs4qajA7eXme0WRrk3B78 zN54?0*BkOT(c5|G_&Pf$Ye!EQS2@%k|GjY?02o*-7QBy(S^aW2K7lJL`meTQF~pWc zhd9b0zyb+{^&KJZ^ZwNXYcT|9X8c$OxR?cN$j|15LvyXI5yrv31>zt22^x7`=sgHR zAAN&cuDf~)(pMN zD(l9K99cWA(zVg=E)a=TZ13Xr%nKjnWERjbt_SoUz>$N6y3w_jnsLUB{Mwto-ITIc zSYHL%sV}1*jM>y+xfXccyF8`JerfmTvyi-{p{VV*PPdlh}>**SWUKy`I!xg8D^r|8r!mowX9* zt*DonME6#&XI?rm*V4YD-J2knKp)Dyh3f0?a&0$xJ@JQp-}^f8H(dL>7xfZT)Z;h& zf3MdwFI}$u-H$ffzRS0Z-DRk|0mp0&ZZd7*+Q{2#h+vO;Q#a&m^V0K*H>@vuFXJ%} z1F=5iL;mf}wntO`9zxyy&YvEqS5Yt6MfX*&XI?hS-%IHCknf(J|%*%_^ zy!aLUK6CzJefTSmP|vnsV>P@I$Ip--Vt9WIG43n${yFyN z^y#l11Z|K|SYH5%oWFr?!08X`0T+|#s`bFjzbSvn@x=wsU#w5NSZ@@wEtUU^k(-O# zIe%LyKDR}^#3Z`gdYI;w0m@$=^urgs%kkj!>2D_p+xmDt%V%*Z>UukWTgrg{UY|49 zPlt@mMURcoMbmzVU_H5NDZY!kGG~_lk~25$ir0@Iuj79`CzSdB@xSDEI7B!V?8Ch^ z^U5?8?@;tBb@4jO1-}^sH<`Q;`0;zO@l~GqB~9bdrJA6f_`J1zgVCCus$ee+Z3-S zp7=Wmb^9Yv)>Mx6 zix2uc5h5{(?ulN{ygDG{+2W(o?;z115F4OBT&9@b4IC1^X&+rhWW`(1*>bphIm;hb0GW^|+dbWk@3=$vK8^u>UfARdLKje8AQ&db{mFHh;qWmGp7hmW6 z#rli`IlP!{sr+Az{9k;#^B2!I`db5$m_&Dt=f%AC59RMs^jqfq#rpJzeR?t5Qu)6a z`M>yn=P%B0^|`3zNSyE1q3sI@_PXph?d)8%uRfkVgg^No#`^)ptv@XG54;ca+JP$G z{}7vtH^$F+KZUUEKVDD9b3N+Tx_AeueEBWvg;UY}*6W$qE>rUr=l$aK&R?uge?LLk zw!!O(Kl1mf^QZDxi9x-@WOeaAF6Oo8l|ST~;xC-PSRejMnxLL-zsG8LB@T|&PtM=g zZUTVMlGdn~n5-_|$HlB^6#SL6qz&gU)~CM?5VS!;VSO`56X$QhKp6r0>j{yVL|3i^ zQP-^5IwzT%`rRPSoWEF~_5EF2x8RQPl~6jMznmL!))_UF=bMsEAQDr=a~a;p#jH6X zT#qRkhWJi{zB{?XfZe6q&a^!cLf`#kb-c13YlV`|!SBf0YI~k5*$(v*o9N0OnaXC( zbzy&4GKe;mUmBp@!4S5^bC;T|$Ns-$p!SEv%{X^~NNl33_Wx_%R{kn!BjInTwTrxN zeGa1|SBg+K8d4Jc$u`)v)9)mR#3p_1hRn8`*E^~_f;?U_O!?J@7#H$!2{DBAgv5)r zLP=%tk8PvGJ010I-*0uN$DniO^|2~mY?Q ziwZB{aV9|+^W6haObczqe~`KX(z z<9G8L`L;y37TxQ-o_YOOHQraC-~5DMncugfo<6VgdcyZo)SVOjVMXUI^I#Fd`Mm-n zF-9fqyTa?6H@0%uGdbROK(11L#gKGnycnkvV!OlZi~p6VTbk!z7ESd37(`-?O4#=? zuW#Ns)ZJ&Gf8^nkJO04`b7&_A4|#p@{}k$0=J}UJJN>^3k(i?r_I=gsn>UuK_+LaD z^KE?o3`7pJ$J@JTCkHQjeewS$>YkE|d;ZkTpQvIt`u`3hF-Ilr`<>S}Z`Qi|`ivj@ z-I5nmc8~&W0sp0q&`u2RdVQI1>rnR`e&Ld%4$QR`)dPOVakk40$mCqKACBYwa9-N) zS)jl{wHE}Td7h4*nWZ*_I~8vK`bMZcfZ zI9ylSN8Y!-+s5j6Wqlze=ltT@vTdc`GKj=%ZR34h%vUbqyG zaGVU_d@rqrNUUPJ%Gsjd)oR=aqhJ3&@H-am^fB1$OWerUrT<9!t=r1=q5ts^83n;I z-s_vS#^rPNtAcEq_HQ>|-kgndGWrqASZ_z-ABDOd5;z9h`1eM=#2l3p>)u|^tgTe> zPeAEA3Sv*Yo0t}|LGc^rKaF~cF)F3)ry^G~{;;+UffVuP=VF zE-Ae$BVOc27h_aP+i!Y3v+i%o?|QU7^ap-FL_2-U-dl`tp1%TlEF)gzV;5soO52|( zzgsK6U!v^=oOBzC_j|O{_lI6z;(ZTwuVlpg6Y3?#sFb#U@_J_7fyyuPaOwJn{gy>& zr|<8*zWDtHb?*(d!{bjKIDX5>g~S+@!ZzN=#jIN#&R1nU(C;u{%ceKVir#0UH<%Mx$zwJ1V7#rTl z#jIQ7u9p^}eq;3e4MF2BdEN<=@ofQN>{$5t!g{PH%1r+JD%%?M!m+iD_i-`nTZM5h z+YbGDU>!Qt&Xv6LblDKJ(|3H0npWs{b4c&}`BgR)^%7%bZM!8cw9NWS<#!kK+xQRs zA_rUFLt@y@?@p-Se0*YWwfo<0qc)cevzZgwi{A4t`;^j@=_Uca2b84 z@_!lff7wn}Cy|%RkpB@gOH@YND*vy)S^1rgwq5?fFLJQ;J=xllKjaztzigC%^^O@Y z^1q8QDx+WH3!f{l_*cN+t=A9Z9_qAx7^9OO?gm%V$nb#LSE=FC(`lIYt)Cy&H8mOd7+3Ffp&6LA}HnmC^PyUeCPqnVQ$wzn3k8-yvcnapL0q zdL2UFPkMdv`#9?EuCUWGk)Pf|y~G%m(e_(j&%9f#@)PD^*~7?B*m&nrO}`&O==*iA zFMeM|-Q(kiCQe+OSHD0c#;A<8fAMSHt()ghR>nf_M#tpTP0@3e3AYxr?|0DSQ&(>-(g)L^;j#Emr`j!a7@3$ArfO$PTRwk-vizCP{vyW*{rf!94i~KU*vh~ zJFF|jFV-pLTcp6!??i~iD7GgmzgH^1d!XNrv0qJ^ix+vmoW8@lLi}Q_P(H-6w7CzM ze)ok)j8Qpl@2mX27S1Q-2coTJNR?wc*ofmro-e2Gu&xlllTkMo=Yyf6CycM#wPNH1 z5JJDRArfO`ZO;yV-)p7fJsSP?s2Vb+E@dP3dm`HDJFF|j?+nyUPU+C^0*J&ImDBbD z<+m#M?Q;>@4#au8A-`;=?{Hl~{9>(8K0}rheo0uLi;mj`$MdIXdl&L@E?S25QXk^} z&HMlB{$bo#L4@O|oY=4O?#z3~=H#g(9xu3#P<}i{*Z*0X zdv7U!$noVj!k^nRdVk2__Dw3juTb}Sy#8_y5nrG7 zsF#?ca_HiHT+I6~PceK8r-HrM!!{o@3jFrz#TXc`ih=PWce4!=3hTQ=y2Sf7#V_{Vj#JSM z`ycbcmWtm^Xv6uldq2nTR;Xv&Cc&NM9qW-ked^*15aN*IiG43(WQqDvca+yNAM6{B z$3EMktv|l*e4MhuIBFqm+s^CBI1fVIR+@}l?sx3-Ccd1@&Hf-4-9Hf5YsO=Jx&rbZ z_IsPC;%W%~c=U&f1E-A6bT?0a~N=7WnAzmw2!kj>j+KpF28 z2-_xkJ&AW$)YaCx3jjhd^L3vCAi}BW9^m!N2kQCOKKr5HuCh*$ix;p#f5^wSZ9lIk z_0v#4MYe;^n_VCDITG~}ljt7l^~?vqhVxyY+2}V7=R0?4+1jAL;~;Dc>k9FQoZDxH ztd|r1PD8!KB)X>se;;n5{GE(`huQgR*ZSVyS*T~*$zD(VA@}z=&TqrSCHcfU1TnHi zeW%gi+(=)(Y|53vufM>f(J|%!jLUvP+=dWst?eZoWbF*+b%c6hdy6#pWEo z`%$+v*m0kN%LYh%&q9Qws1J3Y_4dq1Wnh$r_*O%f1-lve!ei|PhvB+{;QJ8uF9m!te<^zcg8U($JICSxDz?+NHR?VL_&`_Xgpn2Fht}a^%%dx++|EOkfUj>?^cT(|>f(J|%*TUr zCH4*Y=*yf3PH8}bRF^O(f@b`&YzxS;`zs-aGFm|KA z8VK7eyq?tWh`R0khra46N8sr!`Wp|Cm@M~r9~bklOgzhyR3(q_CJrr$|^Zi>x^pCu5IXKkoi~plg zzki;8tP?>2{htDnn4`Yzdy3aLpEgqd>(O>-zJF_o{?CDsgLC-tm^4aeii2Hs3YX_f<2!@;vaXbJa7q@#mGR`Yeca5Bn0**u$k$%{- z_m#aqU!%SuADhoQyX%_7vjTFvvL|?w28riI2)TJUh36U6x$gxKJo#S>VCUy6==Y4( z*6iNBnF+{ToU@<7-eXo}bWfgTq6eaNW#&zL6TQ z&(P-90dD?eey>Wu0`wzCKPB<>YlOPbG@ksgK_Q-g%^{5h4|Vz#c{}Fw+VH&)zzHA9 z-T*F0hF0LhA})3hl`|sv>4$wSIfC6#=!ZGfeQ#fw&$T0m4jmI8U3UG^AM2F;a1Fj6 zj~~Xx`H1oFr}IRx{OA5hoSRszv}-Zp&4)iI*>9-rORu6cl>gddKL0k?+y2LX10kCsNVP@}&|5aGt^;(c7q7dwY_dp}%{=(ke>mpjfg3=`ip2sx{b&Eb{! z_JZu9?8ILzB4*Sd<469t9Gvd;#s56i*ITb4amU{= zK>wFOB<83e`(EPp&6n}_Xp_fHlBIauiR#s6Z|%}e=@KSM(Q*qghU zqkinW)a#osmxOgwza?l}nD*}s(f=|CIauQL#s6)nbNhR%tv?7!{|`VU=BOY0uJrom z%MZi4r61?x5;f2DCo1XxQ3yG>%j=8()u_8o^tgW!3~nn#|G3T%3@n1>Y5PC_n6FC1 zx&^qvP0G#ywWp#6aUjoIF2Z_4aJ+!}yVCr*i9j6K$Gh00e(W3e=jN+@V40-|^=lxj zv+THe@IKnf#Tu(2f2j8k_%Y@G zzo^?_^#ch(b>sG#GVQ3!DF+=ib;{mu@kamuhL8j5 zUu56M0hn*%?+YEC+o;CmnpF<+cB-b#niAXU+qbT6c*Urykwfe1`fXe^d;ddbZ85NJ zR?%To4w*LN;4KDD-G5d;vB`0|7IKbs-Z=Ke`bQzeaD7~f*CM=s5Hb(>b38A746PVf zH*93Z&aMycpT2oWuJPK}a*f}fh}Ug$jo)et`8%XW+4-yfC4X24xG@u~k_+k4e0OZP ze$#(7`du$^4Bc&fbs`wXkKAXuN#+0k$m#tb6g{_g#x+?N5dFUe`L}%^*}f|OfA@m& zzXtudzXy-jzcxny$bEJUQu)6>@_+vqoZhI4AsA%u-p*g-e{jGO*}jtN_}+ZqGpvLA ze}wim%D=mjVU5B6-+Q2)9HjF9-%Ds$>FG&;`2XGq?cl)bW37PqaWOw0BkRz=O-B8` ztd`J6R*<E&4yqeFuD1MHcrBmqDaRQIRGFY#`}{6w+Rjm*j;cgd|we2SRAlq`27D zSl7Pl%BrlZ*mfW9%i8$<=bX7SbKiRj=qKOrn_o`eyL0B$X=i5c zy|27H-MEAEBD8NGkM0?5>6nmSnNH1GBx^*t-o{TzFHN5@uwVMmPvfc2a5Z$R%U+Qw z(diWSMB7qn6hi-MdchKFbO%4h$oDz5(|1wW`hWa{3ASHPq`vwN+O-%YU7PB4FR2^U zqfIC~k;dxxoqBcK1J&y+;L*02K7+3V`d;7lmT@s{Z{%M@*dW!ly3;9&1`v=v5PpZ#z0XsYO>5eZ{pXUS6S0@tvT)qw% z^!ol}+fRS2M!kO?uFqf8Pp$m_uj=#HP-}B4)Rhx-Q?A!F@cq6i>J{@C*Uh;>wMe~Y zAl{$2zf-TY7!Iajs#nDM)K@1G{Y3zKA6c&-hst>%`e~ox=Kz=SE7WTs|NpC6{l8ag zbL!Me(KSl_^a;S46!l4SBGt*$PJL2+y#P2rRG%%;HaZV)-^)zwRPIftRTIGngE?IX zsn<_u>-U3`e4GJHd?JPX_mB_T-R*un$Ga0hL%y^THId4E7O?evugR0uFY)~t@EU>@ zo_ci|%Eua+aUUBxj{hgFNB(;}e>X?krwEel_#U9o^O^R0L+5*^+WVm)Qmr8O6vK-MI{|gXDWpd0W#(+A^;X?x5?vcf$Pii^jA1s8dhByzx^z z+XB;6vUa~PG9vwuHZ@-*$g}++BNz4ZE$UIC7pW7f$6BdNjAu4s-pVLP`Ew=GK|jFp zOY_v);7ow(xgL0FGh7zeLGsgv+W0!731th6T-@8_@FMxG0Mem0Ajc==M*z7Zzb@7! zH$stI%(1#nDdxSGq4U!Yu+KSUV11rZZsi&tRGj$F1dt57-@x;A#th^&iQE|7f7OOy zGY~=Y7Xidp#bxIONY79Ei;e3uW)p8KKg5gV9}FPdXB&EvkNfH}W{7<1Y&50B5oUIf z?@2!P1)u{Z(dAJ7PXGM0&tVxQDmM?XmzAHyi^`E6#{$R~D=9-KqW>*mp6G!`lWH0w zZS~Q3?Q{%@xNX@fx0cINhS03lIOx+WVt+3o1N#jbE3G~$d6GVt0LV8d7(U{c3z0Wl z>odKnX?m;i3ZLg?p3Zw~{VvV&`d#XI{SH3?@E5?R4xcUcmHhP&fYgP`AYHFC!u(!q z?7n*j?kmhV!SRD@3)z1Ifa*lGLk&1uZwYW0d563lJL>^Zqd)^8DUA zS$i`_quiU0+<*ra2mj2ifF~K>8hW-XvlsF{g1T+7j%aJ!R9)}(jGc-@kIa66UQA1$ zDszzGJE}NNS z$bEH$Jtxe}Al}J*cs?NcWdQgDwdeG{ zy3NjGnK-Y{%n0%6FpNk(=5E%(-T$Zj62JudVGivrn%_w-_WQN1LL1B_m@oPVzl%Wh zh%Yir=m%3A29%HapJg^$b7`HOiTOUWkmS`(Z{Z;*UOl~C-z-3Kajp-WDM{G_487m~ zulDySGO@nTY-G8~j7UD_Rn~1^L(lV5=4|2{l3y2zHAOkBA^A%HVyoh^OANi=KNz3M zj)j1I!}1LylK&e3`Cy@;7x^oYH=E>7Z<*3Eb*~oV2b3fEn9tz@N-C4e{+7SfKYzej z^mIxj|1iKpmY>Xs3X#h<`1~QX@6G&ce1fRYzWzZGl1&gN<%O9 zUyr;?9Q(108f~ey?GN*CrubZCQrX81y+7bTj{k2X-mZLy5y^i6Ky`4Np%?kjAn*Dn z8g953$i|s21OE@$-RnR2Rj+UPbU@VWJ9(_vx9mrJ=M|yDYfF43|9=7ypQ}vL^%En= zA2{5uS28iTXX1B(*$!%ft|4UqHvp;wcmAh#`y~MP`v>-$IfBG=dFuCwf6v>;Q>RSz z)cK8`YR3Lh^A4VB+0W?F-4}HU>U+(HC?EIKu^30r#8|WVJ<#H_^}_DRoP5}ys?wpq$L^Zz#6*#4M> z`9Ev4Bj062@-fen4^Yk~l8^a6Yga2@t1O39B)ipG&%MozR1dO;Q9m;zIco>X!Q4sx-+`j|5xUA6r-O%}ij?(KQ;=2}b5&{rxy%+|R zf1SpyHFP5H9OR!JuW7E$p`|Nc-T-`;=kLCU=kIz0;3Lo9trRc;Fbes*IP_cUE7^Mo zKzu8@-(iILgKoCZ31!`ga_8V)0@nbt_kIA`?8ZsdzwZVdPw^%~wAy&A&IEhlPjVjw zh;OB=J-_z{ed4sQH&E^tjyIDTk^IL1&<*d8wTbvY4-i|V%<~5A4{nuxX7pl}g}FZK ze*9Xf%sf(v@?X}tXAGUxydvqMwgmd%jaON*m3Bx&N-cYD9?V(R=|sGDhp+C9VCCqcsp-r zVgDfOjWD0ufDhznZv#B(_IW^#Pt;>}Kjf_s=-NZ_H{!YN=m@|rfNTKX(-n;ZFm~U$ zzr$xseMLQIZx8*%*Q_h9gX9mHW9`o#LbiqN2-!adc+>&P*+lk_Bp+zH_LZ|%u3BNM zfaLEA5T8rgT@ATEWSyNSvd5y_kR(2$0{K4+fI2`qn@Ij1fRPSerxj2AD7z3KHcQz; zL+%fG&Bh7YxhOX_k&pHO$*%yw2PkI~$u9-$f!~p?iL}+~h|Nq?BtHreo26{jko&_T zj{mWjo}G(vx;X_el0OYVK8P54X@8B#D-CGe-~#1Heg{BoR@qcmFX@2whaG3!!$=e<+lJT0{J@FC%JO~Vyj}_a}1q7%z6KD_Dqz+^8!|`vtS_p zxc7}^%rx|3_X6ba6Uf!N21Q6d;uCGF%BHfb0;K2f(AVzIWMi*68^612{PI?NaU-lsk-N)2GV*oufz0K4%5}AS0wlGEdUyECBiB z7{f>8V2zW#DwRHtJ>-`)hE~y@akia@{T-{}qo>6%IZqx^W7jgY8;4P!amit2W@&G{ULb0wd8*%>d z-SmC`WdHjB?61>klVF9^1Lj$-iw6w7w2#-3f14Rx@T)5Hvb^B*LYKup!=S;Qy7_Xi z-^XQuT0k*iG~oYHyp{bC^n9K5p-+YDAo;_c{qAhUAK4GM_V9b~*dQ~+QhWFuKyBjv zfDJy$k680&X1M+hM zI(Iz+xjB7M9`~n(w-wotV-v~6eth;f zfn0mc-GMGa{V!)E@M0sE#dVPU5trHamop4y`?RC&1-A__2PsSPcLqQ=l(UKC?*tfR z<#+H);c!1hM@<9E$2_iWm9l#na(~2Ij{Mz-H^~oiu=2BkCm-x)=()ag5C`P!P<}Ol=wz-HVzL`?L(Xol-1ZLa?8?mm zBp35;j@T+?^_Dvr_#^kW=NLJNBXSBwuERm(ko*Gxq?>8{K#}|&+k%;{dAskZ-&jET zm^ayW8(;8vmxDP!XCK$@NK>>en4N1y2+3a!5L)roYDfN4`aFyLcqSmK+g&0j(&I<~ z>0;vy9*=XDBX1V;XpO~l`5xAey}7-gfPAr4Xiu>S1uQp|Qi$?T(YRv` zoybF-=HPe!th_dnhj|~iQW9D_Py3^Sc#Qa-4(Jkjpp-=Un8#V>nL3X?$S>;vOGF+& zV2n|;CMZJwy%Zp}36Dzyr00+N$>~>rM!C}yIFMZIH?Zt=hEC*Of&4R@;?psHB~64R z_ZooMsB)<6jfUPIeXG;25O?IPOX47fN&cMx((M{UFYW6_}noQgV@Y{R!~ogEtJl$X}1V|4<{4ga77eM}xW1isXL<5SvvFmHo=l`#WCm z*pE0N=Z!=@x-9wsCjj~2b3-rkzeC=7qH{wkJqSa7?)Jco%_;|FaUCRo$1kn?+%)2? z`6Pxike@pic=!P2Y(oFb9f|z!66NFO7Al3f_BZWb-=9W#UP(D18*mcfaL=3i|0u4_ zrMX3X&bs0{NdB07TmQKe$hIErr!@(D0I-StG6wvAB06VdpZuN=5ML|ioo~qeG2h$! zH*$+nZY26~djbzCPW&qYBpU&pNtB-n7(+CAEkuicl8ZP%+o+g#wW0ENDz)$3$(@dJ z69Tyo4=PUl>j5O&-d7;`I8VsUw7N2PlG_Rp8-=#jk$aeZzguoI%Hce~wU^}~4q=@8 zd=u%>2&i}LB(@}PCO~XcY|BhX-c9ztoLubx=N1R@lGly7n5S7r!v245C-SlXFM1}d zbV&X(fY_+G>@r9GS2kYEU4(KolBWnRP4*oMAlnxidhXY`tB}`8b|=WDVkEx{Fq3H% zm+j*3^v_SvxBDu&*#FO6l#+|o=Sjem4-)qObB{;fD*GspjBZ*6$;a9qKA@zyteuzr z^v~`7aPED;AE9rGGVC-Tvj0y2@`1bmPyGJ~=&Hku_2?lWyvvI21dF%D+UdTzXl*@@ za8&LBE-QKv%_W*Q{4loGzPBY8@l)=pQ#)|eU3+kk7PEF)l0H`h$R~2vF3d>IC4e&% z^{I>CO}SPfDtE1+?K}0Go=1}yNCUc6#68v>!8+w1-LOm{1xd#C^rO=011|*~h*1_zf=YmXp68)!u z2OD~BM_rzecNqI`M7`bvz687lc;4&X|4hKuF);kGs!l z$A}?vpCf<3CbwH9wBx){C`WbUuA?9aeBtXve}rn4$DcgRYt(o1`il~w|HP-i;mvI( zZ?GxhT;*Z?hQ|Ox@lFJj{!2mB&zvT9uw>#@VWGo|Z9CM(5{?5lb?HTKr zJe5LzH|;qu1Nx#Z!G4?2p7XG_&ix_KE4e-6mx&d0qC}r6&zbLcUT@no^n{Hm^hs#X zdF3dFI)q%CNRKMO7@C)=WoUH54r=dtm`n7pB-5wLbN1VJsnzRQDu?(aZ=CRPn~}?o z=HA^n^7>xzH^9^0)-l{Cbm5Koj`O}9Z2V>U{o3Ei zzJ&nU%MhP*8X^8J>-74I%Hez>FF)B2jyXI}<}F1zs*_oUkMt9)uk)%LKhVYy9amE^ z;(s_`A=8LXhZuT)mmi&Wfp{aYBUulZ9oGkZ%XPBc@DV-UMLyQ~rd_!AIglQh)1V6_ z(Ft+5PX4aJJ`a^U1kjnRhs%!jI2+~2C+_;6`upjC?HxVv&M$Y`4yJOJP4cj|g-l99 z`)B@6|NLEV^kf%}_~Lv%@7QF$bbED2KdGGcf!kv|mW{@blTj7dyQ z{s82muE5_Wk~a|fxG&IcKcO*(N>e$kxiu}z#&wYV@xyIB<1c3C60&rf?vz|tZEW}7ZYOmx| z6O@BJ@k5-SKe<~ylZG@_iuA?0UHekyPs4XR@A?y_dlR`_70wSlulJ3(Z@FiEQx9+K z-$md}{mfnelYGQC`M7V;ZJ+kcNk39d{c=kB%=AVV~pRALo-auVYO`<8DD;&|`mfhd&|nYKPC3`bz$|86b6|^2uhz$U6CZ{LdM8 zvHs6LwOfA}lbDwL@oxat)y)Are3HC709S7Fw_b4yEQ~9LJ_lBRJG0_=!HvsqCrt~yY z%(%;KmVCOw@a1uL63uPvll`eVbUW@AU|pXtzNE2L6%00f{fu+XxZ9_`80DsIO5g6s z-2%+l=xYk{Y(o2lJoqTAcX)6_aVm#3wx(57Ck4*>KXZT`cMHD;zt_6eGt3(8vmgV| z7m%?2FNlH9n${XTjW>Jcf_$9L5HofM7D!>T???dIm@xkrtVG`ICVG1n`72h_y1aA6 z>{+Ct6qRRPI5-s+JZv-cGgoDAH28o|H{$KUwvjA&c%;~}KSnEj0$7nTB54 z0rndTj-=@?)5egXCi3jQo|4F{5UJAh=m@dx<_aY6xpZ-D%r zV6D{03&4wwQub*_ZmT^HD!7w)yL=Mt#azO=-D&70j>7z0aI?_KqnY&UciQ9VcRxIZ zb5QhizE|Pz5>L^&7WRm?d?LSNjal#li=t1u4w9eq2WR|!8o2Ak4!ppd+{r)GM5j2l zcG35%d@p6c43M6m^Rm6~x8PHh!@R`(7_BJ8 zi{$?Rpt|_f&`Ujhi#*)F$8?=5YnHBBvQi#$Ksm@S^nn-KRRPN4I!J!*XnQVKu#tFM z`OdFZala}Y06h6%V?d5i*k9Ned3esB+hHpC+X62(bJ@ae4ZWYcpOs%Yhbt5P`Hz|KS_Q$@bE!l zwxJjQS0Qh_v7g@~U%TLt1uGUTUBdRG4;B_P4SlLYXWqw|hTLIDHemn15bw1M?B`pe zYh!!jfYshVM1E)ikT0qd^q7V`?EeStVA0aq2Zi+L1U{zqAf5Eogd9I_wxb8)ltS#k zGanvJ@$QXOdMrUX^2xLWJr*Jl`|oT=Xcj^_+<$WJJ6^x@`UCy|_{8gX{cGag`WFFe}XPj|CL+M*(i+TjHN^1+!2^4B6Sn7?T}N|b*k@M5zn zq_US8dOv@$BmW}eZS7Bz{}15F2NxN7@jvGK!nM_H(a4lo3+}(uKSjhZRA&EU4k^5n zY3NfG-el-~toLnyybQQCsrlpvB;<#?0OSiBSBM_>BJZN6IBq{nc`jJ^DDbyyJxHg2 z2TVO5F{ZRbsxO=&6kaBLy4?sOJuu%Fl27h6d_<3Dk%#%!=;7|v5dZ%I9@Tn~PO|4r z8GgaN_FNA7L6>AbTy{K8zln0>lV=n3cn5j+I(kshZ%xqlddA0{+-8R?vkKebRN1{KA7Ae|!M^i^+Pp z>`0GEV^EHK@^!!lpV(iSgt@E$=W?cAy4_qs`E-=80}uERbjgYI9tynpOwnEgu7l*G zKIGi482LM3-Mk@L@8okkyRFXpjwKrs^flWb?j{Swl0HQM(ST**I!OMcUG+H~=~D(! z-Rff`V1vafM1HM-KB(hKV*|GM%<=lfK11Gs)OsduvLH@=?IBM+_b0#xPrWb-pV#AE zim3aaDjdFB>MQwaDnRN=e9>rx`IAn8Cn*(seOmTHxg9p;rvwYhPaOcXL9`#6s68!! z|9-%WrkZ2zHL!BR5&tUyr!kGly28-=#WSEWB`S9!0PhcQ`NW!=qqQ-5x2xtz_FV@c8*O|c zdR&dX3w}PW!qaxEquCaA}hNG=S>henT(vA4lGuxH%uM;-s*?mR|eL@7sq4 zB>yFV*sLZ|*_RBxUvim!PGZt?z}=sU56Y8#nybhM&l!4=|0?nx57U_zK=R)Qh|Ove zm3`mP`z0Ufafkd*WB+q0`H1|FfhQf@`JeQ{Ts-ON_KvpbRQm!}lKTxnY*mwp_8Tj= zG|RrfcM{DnZ<6;M2H=b7P3XQfbYd^!jY+T8#pJ$Om3*RFhD) zsIQ^-OXu5oxCr~}lfGm=ysH+EHn(={qsx-~p}<2o@Uw~d4@CYqj{K(16)SS5t(vtQ z+Z1)H7A>OERBn4NOIJ)&B#|&(`=yuL`yHVlWH@>>McdnRr_p0C(Y89ge3K|hpIrdN zYkSJjiR56NU)0ypCs7wFO64YUS-KJ$Ibo)2zw}Ex-a}8waP&#kg(yg$0swpjKiZUz zYl_8waP(=IwP>#E7sN5z7hJZe%#iz&OKpEFiV<%|5B#JW0Y3AA17GCo#i^+iOu9@^Tz~ z95q-E>>+9&C@y<|q4y`>XZO>J4kF%;9)T|c`SXD%p9F1~^2yHGfaXXnUQI9k#LU}* zH=V4Kt4GrV1rL;A1eWE^jpyl zZO{er4enA8ijcmT=ZnM#Que3->G@?%jz11Zxq}k;;Cbs9Ehb6+NdWT6;f7x1BQ`Bs zNpz4KkF|s%E0TXI;5eocUF>??FFQj&PekR80xS*qVBTQ=I`0%C7Q?+h2nWO$r#gBN z{U3?PwAOaq{4ek0iPuK!BGa2X;=$i_#rMRA{}LKfr)nbQ24Rk zh%ZHnDU9Db|l&-llXe?Q*oi1lfap1X%X=HRi36TDk5?2(u*^Zp=fcseN zE0(C)oA{d)a=uL|r#?r^DMnmSM6$ku9JFgn6Hn269K8yW@AyR(CHMulsv_uA>;bgD zCthgvEgp<~l0|+&AxaakPu9118^O_k$1ioP8tN53C%>xV{(ys}?8JXNaxlh`tRkwP z291B&!H-7%cG_kgh|4EK6pysM`U(DxQh&av&f81Y8&Xy8lmxr^|h+~D9b zh83p^{s6hV&YL{b!DldC?~7}|KTFfEcJPQ3ipPU~f8g^p{tO3?xwJR~_<6wVjgQHf zJNRPY!Gr5l#}H+^JN9ATMmh)|x=tnD0p z1MY03 z{9O)y74XD^`oT$pU+VUQLy=EBNWPvQmmTELABp@`+Rw)e{lVKhc&w?5!Gra?K;v(B z@W%rW9yETI3>5q!dpP)$fInLEm;F}nkO~KX7VyLa`j=??4`~y8sGiRd-t^zCXYLy0 zXT%GzUlpGQK3`}(<~nk)_g_r1$PaprcF184{sQDv%t7PD-J1S%2Y)g0!Gryv=ix&x zcJNmL4<0;DzajLiiv%CC;|jsif7cE(4&MMiBnxwXv7Rpvtxv({y3~B~DVzN9PXOtJ zJ^JE@r0k*lrQqYt+pa#r`~zR8V$$grz*CyfQpfK5kq=qyxBm&g>j?+{5bzXp&^Ymx z;Ez4Z!9Rw4;z4@q`TxQ%9sEX}D527#Cal`|cI{43l|3KuIAn>8|z%33QdKVK95B&8w`M{$N{(r!M2mAj=P4CWg zKLQUPRDY#|HGYGoht8@PJczzT3I4%$2d{u99%SEG!9P^!;J0SGg??+nKl6=)AIN+K zzrEmJEp_lifCmpAUrrMIC-*q`?STgmYCk1k3;xqd4t@mk!GrbJal)s6aqv3=4<6LM zOXM6Tt=|p~ek}4wX#dOjoi_MX2R{*b@L>CoX8CD@*9qS3_a);+H~R0!(*=1&p?JEa z5d28yuBLq2;2UIK5AoA6K@z|G1b&s^MLOF12+{^Wnu4F*XGqYmB&^>);6*x?IQo5% zf}gYhAF?;!^27X0d`LG{f;gyTe*oec@+JD?mQNTbvB#-O$VX<8Q93~AM{VuU9}PTs@cjIp#_#Chj|Uz+sLo2o zq_k1F4*n$I!GraCNz+Fi{2zb^59;5gy#>E>s{Z57|8{-bP!!1zx6eO=AIUsTl)?YB zU9(g8U&m5Z%BjzWqUr>Ge+4hn@f?R=eF}b;8hir3oUne^f*0v{ktv_HYdi(Ns|{ZG zZQymG*gH+*sJ-0|ARVtV<czw_kaiQ z`;>C<>!oFU=imne4<0-&$$msy<~9y~JK({C;}#S`O3NJQ;D-Yb9voN6+?JN<#097$ zinpZRVG_~fUA|^t33Wv6LF)5tjd#{9@DbIs)TgX})3Wuth5a)gc<`Wcv$RUnJL{3s z4CK=u0{L%_#yjf~_=Nl_{+qAy&U&P@0C=qbY2U1Lk;XggkE3UzJs5GeDGlVWo}BVbK*vvrKwWz;QGB((@%8h7Xc3*+&@-pe5He5 z2K;5}f`4$egYN=< zwU&RJ#yfFu>2bh=hckw!J$!&eeg?LU_S4<0OE%JjPXY={1G;K76I|8K(o{?i=%-+;eV`}YQozsSK~13Y*z{bz!I z$Q_?<03JL@|H*wd{zZrW7T~YZ{5J^xKc74JJAeld_$NrcUe@Ok+zwpFCLTH>`K? z&oW=y+fxVh)A)@xE-rl$_$RT?huHoA*-P&A)o=&@3h;Qp^2Jyi9xzhqzjEU0($|5< zJD4vX1^gI|Z*=J21|B@f{>h^?-r1KgeII!6K>H3-udfew^#2HW@Zk3I0~hg?JO6zK zJb2K2K3O>UecbtP1MuL%?c-aa@9*}HZ-M_z>VI-?jo;sq{{!&gLG+U|1V8wGi-$~A z3Ld22B@&Mq$gWK-_jo;qE4+b7Q z7{8t1hdS+l@^-+32iixF{GrbLJb5_q;KB66g}(eihyQ5c!GrNRg0J|{!KVWc9;n|S z`IVl7-vxN^!1x*@ztYuzJn-26$NU^5KjQR%_*}s+~pnihnM{aiH z7XS|)&_76i&Z{v8JSLKx9ptxf0f<>LB*)^rv z?H%~T!DG#;13PiEPdqoPAS)-7mA!1ys(A~RtjM0dbaB>-mH1nnpEn!Dvlh(h%vwBq zRaWO}+$*wV)}ob5mo8e7HE+qPO#YTRcj@v>E}d1BnU|AWoOy6w=Bj0L@Wf))Zx$@c z&l6!;c{zDGIYl|exp_Io*-V+eXu*Nm^JdS^p0#{&=8~mLIx{C9fSa?YI2xmoi)@B85!H-5is-*}`2r_T-Xw6tyHYY+gZr45Q#OPHj2yb+)G5wcv)GkDb*g^*Da+lZK;7wychjuFEiUdbZyHGj@Q@V zUCNQY@nhn#`j&VHX-Zi}v9z@QoFO7eOG0bTX=wxFvHapm*3Q9TR?`4oZC1Z9Gs79i zY->?Co3Fudlt*jR(zc3|F!F(XBdz*!9@{cF_-ZKz*(~-`TAEWR@Z8pB`H_~^&wPiJ zf${cz+5-*^R5cy@v_|90RxY2jVD8-bN-~;rRxCKIlP(9!`#~>l7P-q@ zumyNUJ**)MSD|;|4ZR_AGXB)R}9e5boL(F$;@L(rTTkIAKOzvlju~~bgrY05G zn&}&lS4XF|$01|@zM?(0L_6~6a$r1OyL{HXrAz7-9ZJ{zRYDQ)7L?9-1ebOgnf|RFCK5{T&c;y%rpY3DSJh3kNXRjtOT>5!9f-I%E$q$ zmaJGXZ%OBzbd&;DL6K1KLGP-G<40EM0i<|*D|GPO+`J~37IZr*w^cm8XEWQpbv$qn zwff+DvKZ(a^d!)uWIT>G&&Ci#cq0yFY92-txO zs4syf5KB5c=fqoZcN$ajmD3>M6wV4-B$VQ7(V##1;6%y#XbB zsC7g>bX;-hia5rxmG}{&6L0YIdVpVW~?LUCV4Myk8*Zm8dWup{K9@P&7b*G9HISC zwj0XovwV`W-J;E~1AFtJQB}KXJHA4n3nXY&Sq{Y$ft-BMU~?r%+a0Cn^~8E}{Z-5~ zs%j5ohmphl5l0*Th?&dk1MaW`&(6_RkAA9U8dU}RWk1y!88j=F6LI7;fu_Te^Ow!A zV;a+_Dx804If1u2;;x()N6tQ=ndQj2Z8PK?z%;4~_g1i+&v}Rq$zpr zFSwqV2juXp(W6J_;14J2j6^B%9$di47}Orxq6fghd6d>M+vSXq{X{eEM|!=QPJ zQT%VjyKNM|PC91M3*W|9O

osr04<64-J@S8$Ia0HOQum( zM;QLP8R5Fi>%0CP;HmGUzRNztcZ{FqlK>MS7jrn~VQAM)mG^^O%%edXnYC&A$}xX~Mpbpe9%^SBcpNr15--@PDh7FdFTz@Q4C>#<7`(%8 zy}p-h>v;!WhTDYadHu@gfd}rH@ejwdcCh^?d*7HUUk|z;z1|#3Cd{Kh&G6L5e+O1TKH5n60LRYVac$4ry^)pr{H%xh zxjchuRMm0X&d-AAI9Ts#IaF`DJ(goFUXJ)DNFzJ+IM$P#5~fjACu%vLC&&Rawg+v* z$ibXl-WW(hyI;KNd9A#TX;jsz;79YoM{d1Yn}{pRt8wH_1uZr(f;94Yc`l`=eq7$c zG^*+hZI|OeS(<7&X#d78)MGiu-yn_r$7c9%7SpJzv$dSh^?a@4a16I%58?+SX8~vq z4y3?;FK&kamN1Q~Lc8O3|CO_l*R0rYh#!ocLqKz+Bj>YC$2sNb51>(1=R*$P=gaMZ zV=3m3vBU7kTwU(O1EYFxdi*Q@9n+|)b(;UT!IDM$={Sc!=KpeM{vVCsRwiqDtar@+ zpixyHp`6S^?&6A_!FD9f|K%4kivNvyR?kCDyj+g?A7xb4x0>%)@wiz^X;S9v!~x|v zyDh)k@*P*P8UDYDX;jq@R*qS(x^gae{DiT*{5D6<{+l7^7N$|y=97B&m8_c6(i15GL;r|HAKJD;7N3R!q8n>Qg8Wll{;C4!J z0Q1-SKj!d%0cBrx_+POZ`oF?7Dl)+6Zydz_dCB4b7Rr9-@V{*{^nageRAjK>A5=5V zU*5nqfI9$KcMW{Y^R}UR4|P(GIk{pHV6>I@Yk%8FzJ;8ipJR!jD!Au~q;ZdmeSzGb z`eTIx?V;FPMm(YWBki>qTZsqxv!a(H59|L5S^pEQH}2I<$AuMG|AR(Ff_31hMuwSO zSPuMX?85rL!ihh|ZIJh|^=J>)|DaKkU>*2bq8x3Hvky>#`M)A7@RsN8yv?TPl?u%N zpivQ82g-UQ@L2=f;mrFL`6xTt;lKN)*8>&BOrs*f`VZ@*@Q#+YqtNkJ6=)h9Ii;In zN0ez)gw}sF9%FtCZ6^lxU+u_g22H0Ur+w4&V?`U&s7Rfbv%%fk7G4||V%#fRh4zhk zvSKREK``$3F7;I9!{}$&6WIDbEBDv_#`T6+#9Q6I&h9%F76-P^%2<%{ez6ft#5);Jl}xgKU6E!UP) z73YE{=I{zFI~ULMa5-w1UyUDs$kGLK()XB}y4UJN-|&8S%xWl?IDfwge_}qR=OHW5-;n6s(Md!{BJFJPtkv;Zi*QU5 z$Cd;qwigDmAHU=*RXJ26wzU*aijC~Jm3g`M&L;uLlUpTf?- zDeMfK!p;bt!p`7R*ctj1c1CatTbi4nTY{IMQZoJ(n^ncTVl@62-tYDAW$b+6n_eNg6LlFWtBc(o;SQj$QplY{D3*&jq>^A)BUe*Np1#Qcj^yh8Q;Bhe_IRpB z3buDY9j6BPGT#4DmAc>d9;@Ss0FO0%*`PoS=FO7ial5jH@v73!!}g#^Z^#>c8lh{I z!*7P3{{nd}s3Xi9m25TS9iim~c+C0bX8=E6c=SF;&rbn zv&o(+pekGN@4W>2W!j#PfNw)X-a5gam10libl~>{es^up>oR^;k}shjY*Cdnfv-=V z&npiXdr?;GMO+v@MKtYARh|ewtGPV?>+_t}$C)=PkJtQ8)ciKMXVXG!{C5`k9b@@z z^?_~=F2CPverIWZh&S95T*4ZD=Y!v=mS0~#MSDF@_(f)Dewf$I;kYI>{4N7O>@8GY zA&9=|DcZ{=!msi&@YCl6!C|@KgE_x)oo0@YzAXv;>^hNCbtyj22OfhOm3HUp%4?Wj zMGn()z76gKz;#gHcYyxysBe^^)Nh!M7hHed$|x1F^__6fhr{my@Vg28P?l1^i7Dz^ zVgVIFJ#v5fJRZJL0dz*cC&BM7@Y8kPuR+K8u72{&ql%oM`F$C>M}_q;{Qd)eI8&gq zl=^k1Xx}=9sQi!Shx#^W=|X1pdlmei)tUIf8eHlj@GsWzWf-IA?2*zo<5SerJB(75 z?;C%F??(aJ=uiFHi7y6yru`Af`%Lo*K|%rS$nO4hH6Jq#NVJL&P3{bi#oM;^w}s=khXpCrhG93F2sKpy6hA^pPRE#^T! z?*Iq#nKxv&a6cqJ^L)8C=nFh=+oJG%iF*Kee!*Fzs{9D}mhgCtGkjGh@dYcn?feA( zdjLP)>c8z@!|e-a=c=sG!QY-hp9g%z!9SirKM8ouBS@<9Rp|F-0=^XZ{T%wQ!|e@c z!>SDR7^LmC(dWv#z2Quk*3u?zHzC2lO~5^PcDN;>y*&pP+yq;%l_)%KTg0e0{(i7AFl5oHT`QD@XmSM z@M#J1G5?o6>d?>A<9%S?YT#dV@cRCK!~Y22-*)gPCeU{QkA54Z;pZjbkAr^(1X#Sz z=gM$AhchNRXEbT}zY^-_RNyBWv^P9B7YXz~19*uqxzO;>^f^#~KO1=ctQi#;F*1Sw zxxgP_`H!ecXz%9(e~^RUFQLDz1AeuGU+Qf|SH^#r0)L!?KPtgLSEC>P5%Uv`kBA{g zjnw?z{%{r3tE#JYfA}(V^ByCOyj#!?FSqhWHS6}^^1D&LA_U9e$NRX?|#jhVCKI-4Rg1E`8szJMUCIpy^(-cFCcw?&Lrleouqny#SP@ zG%+09>Lo_0Dy-3&Pm28k=%K2f z=W_gS^a=cqR;w@K0O(6eRXqeb!8*j1^RC9fZ}pYiH649vTzQMj@xReGB(xulOPF6N zsVc;)=A0^M{~KidikuAm-gqo;O2YW{t;~nmtD`lDmwsTvc>M$TJL6aSVd3_VsYaDM z?JfPh1U$|E(%x9f^n1ekV-rS|-_0n&KNHpuXDzB+;yuB?lR!Thc&RVJ<2;_e1nnlW z9q$|yZVsNse`?DbCy7*j9kp)k>O0o z|HkIXd(YhVAK8sjDzb;>E9c+(2JsME%NO&1WM_x(0pam3g83h3K_-noQSa;O_JA`A zx(~vnvDYQwG5@>gNMrST&5T``|0|sFdMw_ZPs|J+^M8dCpN#!BJllGuosqW?+OZKSBR1!T&DM(kJ|r zw>ZInhyj2X`o93bcLE-D!tDd|HnowwwF&ysUj8ji&;RgyyMyUVXk5CLQ7Upf^7T9_ zH?BMNK>Veixp3jkke@gYdQegk=sc;H(S!5o{37x&$Oow@}}T7-i5-C)-K1-x-DNJ&nh()tX>_*D^>9z1?6VPmdwTj zLU>SV5h3Q!S`^pM3K55mXsd1t`TISKk^5og{eFhOJW(%&#zX&auno8)U#bY^e_Wg7 z|69M`6Z2vObN73@3o0bQAfUTr=^$5PU@|tAa^wN=! zxxBV3T0bFuxAgJgF=0Y_dAa_^c4v_hg>?f=}$yWfI$bUJ2{&-({tYu1VGa@)jqzBHw z*(dwsb248G4*$1$PW+!X7{8apx#_q59 zqD^=(DZM;>Hx!{9Q*3hjrg?@4vRd)uGfP&2mn&^@Sgjs-9-01|`FN6Xygm}fIQAUI z>(@I)?TjR)k>koo8{tItuo6IZF;C~w2er3lfIXVx@=JHxQu-OSDDYHIM*yhJ5IvPW z!qN{s9yL!1d}uEmS>6>#bRY`q5!J6Cc68HT5KV3o`5R zHt4C%5FecRms~$Y>(kz%e-mSjOiYENH6m`o$!D#IS zl;2Elhr6u1|Gt^rz+idj%2mskurk%t+xJOmT_RyKxgFWPJ}zc6xpgjD(dm+P^L;b9 z{px;8Ri{psvL827w_nq5M{<`>r#?^pW+Px_5B=s1(+yZZ#RE0lTKXWKT{dg>L7j7u-{qFJ42?U1H=^RZK(}V#CJNN zlruz^AgDstuu~*%XZeMsgOQ&;emviUf=6}77feXy_v%0h>4i89`<5cVI$9rV5hR{J zxg-nEPaxi`$;NXPy8;RTQGi5hmdTd*M)uDFh|f8O!nH}mzSD8%V3fgqc8Jk9x$|UA z+!QzSWLu;;UN^m^hW&;$H+)P<)yxGr_xX=rDD$M3!8fVvsU0e z5ZS+EU52}dN^+0nIO#lSEN2v|=5Qlhz2Ob%#dxgQX{=#5*5cvzKI{*lECyU`a7kZe zADR3ybqXP|9#l1WX0PTIz@L$kj?e1>qzlQSJW1-9;J&j!&OZWF!e<)sg`d75InlPZ zscjp3myS(1B zp7gu}F7|q_`>Us(SOD1IsV8>;IOBPk@vnGAcD@QApOQbJlTPY7udm#17ufkyfJ*qJ zcE|U1lAZb|A#@S0Kk_O0_E}_-ydMDMTarh4lGMX=|Cw_?V$FL2%KhYiv!3OBPVy+A z4SEgqaQn^YE}i+VYNZXE43FBw7U(yH#d+LsFo%$jDXE$_jo3cRyg}S=YPUf?`GjD- z#bXGy{boJZ)>|7~(iir}2J%M`mq-!ve=XMR484&D|JRNJkS>r{OL>y|M7#mEzDeE= z0V?5>{Kfa@u>Y~jiPo|ltfSytRXY^rNe<$Jz&6g)a`y51iQPK`4_zW}TmJr)_IFom zGnfbO)74@P7x@>SIebU&k2(7owR>24iCeHs6L0I7+OGA;0UwgJyDc~HQ5`Rko&^A` zH`CGQYT+14L+_RSR<;9c*V-KH7ZSb!_r{!q`vLyp(3c^<0Q9KG+9sjj7W;Jkjrdmq zz@w&@*JlR!P}=rW8=pa@ss#^J4HhLRC|@D?){#xRP7~v%@_2~Kf@cw7lS=D<#JEmx=^ErquezBeh`Ixg9cN3GyKg!2k zS$j=L9>EwA|@?dMUE!Nsl z(=;VMy&b>UmaEH?^HR#Sb0W^K5SM+F!rpvqZ&ZPw*r;m38`mb`eHq*F1?-LX zL%CO2Zb3@9PJF;}KTePfH)B}mgg8w_ZwJ3m@Hr5lcLSaTyoT%Fd%dox2TTHt*95=z z2mBq~4)VmuY#XjkDtk%Kn`AeQCm*ui#i{I$I`d3-b{7VmNiOD2?PKPRYm;zKlI$9g zTq@g-c$#?n=ebmZZzKKfg(&eVQA%hIvDPs9CV zdV4j`+fmGW+9nkxp4VHt%A@4|819d^0Cy@^V`_QpEL|#jk=h!54@q=7_#ifnjt0C3 zcnPoqaI~f0V&AAf?*WKURg`SH$4aZb-Ld!Iz^&!xliJ=pEnTX1+rC$8Gyj$(6(hM% z0mQco@8PCvlW?!KZMV+@cMCV8)N~Gx2>Z_?EDyf#5NTro*!Gf>Y#V%GAt?7YjRxJw`__=99RJ|eX3Qv((jf;hdj$1%%g=B?eb)^z zwyWq5d~MLxzZbu|aavtpgBJPkQGb=F5b>c7f?M$wgCX(98e7|{$TnP?RC~1kU1-ds zb?wmO3)0f+8Ir5lM?}o+>D^Rv@d{B$X1No=a{!BCAJk1WV!hfMy^(xH{>g#dA8Kl1 zt!>(h_GnW)htVPVyIXpe|3NDG4G8{`$nMDiv6W@u+N9bq?eG8A9f)%2iSnfaL-LCZ zx!9jlep7ptijn*lfY_|+s`%P4z`QTsEJprWp1NspJW+w1^dr*Az{LDq+F}mr<<9>U zKil?@7j6%*iS)vK3)&Z4=eRa0`hn9Pu&$~b(nEXL$B-qq2S={c9u|Y29A_x@`C?07 zx1-Y@mZMybV|HFQ?O}nXPiPO0e5XB}2EJmesv{YvS^B#Doc3@7a0e#JPthKnc%pmx z(jI92P`4)l^GMx;fb#&Cd#Vv@nb=o&w>5sZb=^3t&#(TC>U|wRe9mnS*Cs(9+a8}q zxhl8aNd+XgN6t@fkLMekPJ2WQP}kl=d%P+^t{tBo zxlVih7x=AX8dXPi{x3^kzt(Aw_W`%uX%G3`w8z^meL{P1ps-rr8)6zE#v+bdN7;tB~?Li!n+#WbTxjo3< zH#29w-sf?fR@X_*fybxMAy0gv>Zr~?cl7!S5hf+fSM?KsOW3ywjf)>!I+iQrVpy(j z4kWie4gAChst!KKwMnrFx*cM^s_%nx_v!i|Znimu$K@Xlx%7keDeTtGf#uWOEVic-`q(8}K4jO=hx})Q z_FxFTpwE>h26A=`pSS>$4{m{9Qkg0m<_&StEwj%vn_q& zXHI)K1-Rk_`Kj8&R7)Rj4~~4@9%#O*&wxMCCh$Yist)s1-FASv0B1dHIsVGus6QS8 z5TA3K!?j6MGM)B_eYyH!PJ5IJNNSIqovJ-9H*B3aM(;)?wn))4I-9-4P(d`OZTv`CRb^8W}BU#NPj`#&1-UQ?zwimzy#_!FQ( z+J)w7TBbWr*1PL}iXVA=PSQhKCdt1EAU2DPn;iLzbbloI{{@_qB%fPmNdCo^-i`-J z^0{SlyZk-)UI@T_CiU27nKKaUE6f>lJbYr0YmQ#*Sgya~H?sdBfcRY1Q`>vU@^89I z+mCT_$|Jzd*X`1+fKbbH5NMkrzua&6vR`<;LA#ZSjS}TZuNMJQ7t;1#wDirh^n8wX z*#LjlAKpW|eAd$0`UuN4jgsVk3lJYjojdE}<~6oGG@yR!|0L~!xS7TXaUr|kPLR+0 z#9{ftFiGuUHr82~2UOz)`2Ggq0RZBeInKG1<@hUqgZ&MCVVC$?k&U=Esrjko=h+&1 z8#E3rQ6BqS_5Tg~MGxOH9tHL8tZHa=&t*tH&ZSWYl(=qjZBok-PQ90*+~eKXd&9Pd zOyu%70KYqO-Fk1>-Pp=D;M$~?Yn*z=JksD9`<&HWxZWFfHsm5dsCP$xQ18^<8;Ss8 zt7;$_MV7whBYi$V{+$9C9hPtW>)c1s;KUW7{^msQA-~swuh^^_;M)dg+?jfgp_(+u>6#MKhx@O>pek!aQ`XEzZ4)gEB5WBmVWvM zEuZF>D*y+Da|hT?NqApx>G#Ta>id1*u@6sax-R0*D-Hj! zbUn+}^?fh+iH)j(e0r~?->2NE?+1Z9+1T6t_~z^{g!~=0TZE9m-vWrOs)1y@<;XwO z)_1HAaJPizr>t*TQ!|rpDNmiFF@{R1r9=-Ot zYIvWoji`NYblTfDz+DltKiu9vF=R5Y@c1I9l+FkvGb-f9un(Ypts1}^*Cy@zj%{zT zNhtSz5A7{+{m=7wqFlOJ1&QQh{STWdDXLRko3!5uJ)dAciw#4$2gP3DW=9yey~h&Q z|0(6`k)7m^1&FOI1J@?)x0fS-Hv=eiXQ23HEDIA^DjJ@@>7lJv9jqT>x?Tj=byKz5Jkh+)e)cZ_htBR3~nE|!u&A7yo z-w9kaQGSYgmos-}(!G4U4;jPRytY}zNX9Zp{u_?`MZir@kRKGqyc0uQ!1acE`Ankz zay+0@PUUQWZ<&g_{-xh_0Y8%|ghv;D=YI$6qT?yzk3IX?f*$Jqa7$;`^NDiJ%qE4Y z-<<&vn?=_%ET04ZVb}99%>S`PVn6ICD7M``G~UHdwe;5iDfFOXB!3;Ci)j?gSjXS_ zUwk*m|L3FJ@d@&SK1%+%3_x|@?Eib@|EmCN66H7BaS!|d@Bt;^;mp(VKWq8K|8l^2 zVfm;X6}v&xIs5-C7xQ=Qe4PF!RXQY*-FE`kkyv~Z59geI)_Hb*iM;^a0C!c`UVSVYuJ4B}J?1 zfY_>7hO<9^;1Ye#Pxba6z`Y6b-TFp+!hZXYmCt_v0Qt{^xZ``Hv%g^LJ5j!7 zLHtJp-3wzzV``w)$?r_RJISM~w;?kHQudIyI5d=YMSH%f>TNZg;U)xS@)5(U8B7vGmq%xjW0s zxA*fjA`XD;o*g-Ld<0;1`AM=Kgf0raRNh<^F{IlE%Xm&EVjEIr%J^A>&rJ4UbEh~nn>Xia;&E<^G$N5ghXs*!BC zLF4eTe3l(Yrr^Hs#?#}m=C)k?%PpZ&A%96dy76U zaF_+CR-iWdBzre(r*+S^ZNg?~OYfD?Dz)Ij>h!WQzFR4UmM!ttr7I?Ej;iC44A*JI zwW18hwYL@aT7!R1dt@!hzP$j&Y&SJQQI7Ig0?77# zt-d^7V$X0&Rg&G)lI%W=X@$=md_T(ax#AdYH`?Qr<8XhZ_jB!@Ms{1nfBtAqMn3uAFsnD)e-!fKN%prT*?$Ssswu<=Hcq*~^7&hhwZ9pAQB&spT>CNO zxc2}2q0ZRZg!^Ns{D$o}1C2YMPFZX9?ruJfwnVC%^nS~fYr&6fzg&M_Yw7=ft&UTv zU*J4<%29YvmrSNLu!#CJ9-Gs>cWTQ7dau}&JMg^ICBh@5*WWE)iK~+5`Px{!C`R%y z?y*epn{pFh8wP*>UdL5fi!{yf)XnF$(QDFr(oATfU(=J|b$JT??l$c4`$stcc{52r zgnv_~cf^hNBp$)~oqdQni|#R);;i4V{l*)^T#F&s!+G!RMoVXAc89=t4ZUrLr10BO z(!uXT%oA(5z8$2r`;dQMO3?p}?({ca7X7iO&c22mn(L-~WBFWnkhc?GVeD+~4_q(D z&zom~Fe5vD06e`JcF3MP({Vk#YVD|x;-}qZ`qg!zBSW;8rZM18bpbi#Yh0Uj<7b{k ziO{3zJCyk_wH_YT)0e>K&56ZWDFP(Nzg8L-ewd*oB;|7j0;{VtyG^`2UsJnrTF z?0A|fbUo&U*ZX<{gZxhkdcu9Ta zCTjm=w24}Ylf4LL7Q_`zN1{CDM6?r|sNF0CjB)4HyyWf}GvEZC^Hi3|ZFV44#`;i7cJ$Lf>oRxSstWN>Tp#0N4z@Z6Z5P1S|~On<{>6 zx|nH&4`RfozgjlWzh&dcy&7O|^yk_eiXVSg?XwnSAJz{|U0na6__65@cL9*?LEBMoyhhNRG@e}+3Uz+(pDSpb+@l(^=Xcu>g4xxGF zxdgr5OP*KE%uafJ0w9^-M|~dGCcS!yjh~tkGdIm}=JnK?2`%EMW~>tsLvae}_km&G zP5ea1t;z9Ib06>{A7WmnxfjjZ_p>5}MHe|qZN$2@fjJ}-ey=V7gVu5+K0<@hUq zBR~EDKy47?3yn#*HtDN*&Ul6OYSXK=wgGnMM%uum@#zmcMyIYByT zySzSAM|u6#aJ)zQ7_Z-2e4g`)*YCW)dDw_EYIgUf|5lA&|2`eequ;sjc&czZX#0Ep z&VSHTd9~eLvY&iu=kv6*zd3&X0=RQ~^s~OLp8YJMQurCWCg{_o zhef9Ja}V=B`I!Z{e*PYO$=Bo;@})i3PxCLaer_26+_gRVS(~B#+%gp9Z%*N7cmC)5 zXYF_c4&nX;Keu3w+e|tVz?ZlVQkr_+`niS1y!$uhXVacVlyxO(E%Wrp;PVpcVUdBK z1Ho>)Y4L;H)a{xDIsR@L1^$ph{vn^@I!I|-J?8kk1m$`hzlgJK*DaMOpJM!K*&$$` zvR&sVw(FJx_OYV&Mn1)LkkYVau{~cjAfNp7#ismCx33578ltRA#oxq#FYtN1CWH+9 z9rANdphmZT&UeR;7Sa*ECcm`6m$(j6TK{jXpQj?0X&JDIc1>mk?fNK`A1bUu`Z?n> zj~^e{b}esta6C=zdIf-d4f|V~`P%3=^q=}Xx)u4Sd40+=di1lf4?GB&D@vwD>r>;eu-n=*9GEYs#*wPBQ z*Ox&y@~7@@dH<^4$gd{?sP3tr5QE}6NNL-T)c55TBmZ*fwo6a-ZrmzumAD{I_&?lz z2Y405`u?8C0s{7~D6ycZD7~myLJ~+MkWNBPhlGR<0)mR|iWU3CD|%6}>s1lG*uD08 z?d@8?j*4Q#uKeHk`(}4$Pfh}c@c#+(Jd<;F-kGn>H{X=qJsE=M-r!S`BKA5>%lJ28 z|GSZma^fsqe1QFNu3QHMV!JGI`X6hoA%oZ5|6ybku_NKj%Fq6P61fQdAE}}vE~3ws zfjEuyzn!tQGWA-9JP(<6f{k$KZtNjgZ5vJY}RBEd7bA9658L5 zbd>WIWcC5=K^wmki0Q@J|HIlpdmylL*KPkW(uw^e;Vf$ZA3*Q#uz#dV0{c797dANl zY{XOHsn<$m_5tlg8?Ur_?e(Lze>Uz94Y^^R_75UoX#Z@^S>{>Ki2cpn!-``6&uzTm zFU0k9!XM9zvSXmbKA=4?m*6@`vAwS}?+It1e0Si5YLP4f1zXNH^A@9b=sM)W6OljJ_Rpp zOL{r&oC`WX#9;~SoPAIzhx$tbJNF7EblSN;GHgw|(3ZFkQmoSlj-9^&)^c5TrW(f1 zHK^ZCNk!~@R6ySN^GfRn=Ivi=Y05VWnYM=hj2XBNQtaS)=6o*)n$&6Ulacq8-(YlmLo6QA$9b+$;>kx=ANqB`B{HE?uPMm1J?(^;f$Jc}4*Ay8 zCpG(`{6gsUW@C1@YJ~xjetsFUJnaQLJMVR7PYBo;`#b9?eH+D^U*ZYoQ0W8O12)b+ zH*6p4I>CwO*8>~44*T<`5CcaKnANww+W!vF%VmRl=8x)Q*C7elQ-)2%{G!*@pwB*_ zonYf^d+r|V{+tuf9|2b0xc!YHjN`PljfZDjIMi`q*_y!}d?Gp2>b0^w|fr z6K(vm)vM29YyX_3z%E>;{p+n~vVTOo%M#e%o&V$PuWx0<`Tr`=VIR;Qh~?R4dqB^cSFCP-{*LsPutTz zi0QZvQfy$Bu{-9~oIQc}Xw2?`IvVeDI1fIpq$2+DTR`5#n^iVG;;jhB*rsan;$G)S0`Ri|A;bm>8v4niaAa4yhEEcuzF>&%c>jB*l_mA4Q81!gk*n>9A zvGZ@Na9hW|(}C^zC+s^L_4id-BK9qalh5&AyaiC-zLP+QHm2UR;iRyAtoRUX-`rea z-5Ry8zK$T#LO59q29cWf#Tq~7aL8fNsD0}~{<to35d-fCNTwDh!R(gapAAbZpJknUdhi0|* zWB-4FJX=Xd#@E9E8xy~r{@3><;`$%^Z}9>2M-KWp$L!@mC04Q6_J1z+GdX8A+W+C} z7}Ea%Gdqr~{Fs+>_W-?%FsrVs|NrOclc4_%n@Io5y!SQevkzz|*f?iRNGCS7wY7il zHo%rPX8%wvD?jX?%Q@*jLlbc$Hwo8_QD29AbpBm~vgPjcCf&^Q7A2WsD1^V{a&Csq zLKm?h*FJX_JE6?3BXajcz3Jg|1F4zm!IP`_7CcRumo_Xj9s69$xijj2;mB!X9QfHp z{&=q?XH8U2^JIV(l=V6wLsrtI?Qk8W*a<({eOB&?p!bpUd_d!pDhx`fhK56H(koTys$AGMqfg*niaOz5Wh_AVoVf)zJLyVo#SGf;E{!y;{f%LA3`cIvs z4`RcagONwMCnBdB9+Z1BGW(z;JNA1JOkIX@wAY>$~g;Vl~Fkpj=S@ut)EM}7+bmLg>+&kFLlNp z)-So+tZUqbk}46}6>}tPtBH2S{3*6QE99g8@Nbl7MCFZ)yDNcHC(@(Mt_j=6P8sfu zyElQ=tZUp+PBZS7p#JHOe3(=DY;mr$|Cj!}24&|(;GUV%(on|sg#VBF;oMcG;P^$5ou=4;qi z>0xZ;I`;)m4bF2jytZwI0LyJ`+)=~?<4%fA#Gu^oAumy}-StMUyZ`6>>^x_t?^xpB zGvTF6eapa%J;vt`k=X~NOJ7)NYy$hA_L{MOSI^J$fnCILM>2;T#TPI2A*1+rIn8|c zJ?cMgXwkknx6h@od>GQ#akmm>X8v&HjEp_X`Lne3b4eFtE65bW$a_)orur1ozL^>Uj{rYkSc2z-56Uuim zGIXQdv>~p86#Lr>Pj`^CFUP}|u6-MoP-)N}z0vLuLy~fn7HkYTZKB*_gZgqC`wmFS z!fV3=OVZN@V&`{q>S-Q0d|)M845cAJXaTQA-Clvf_G!G7pP#HTmyd0B#Sl$V)r zyIK1AM9^hllRj;JVn{D`=257@#QvCxe1z@iymj?6)>W{DCie3=$kczPDdPv|=C?-K z_=fvAA~5ZIDKc$M`n2VxA-&jHEsbB2&wS*euALi|Sc%ZicOg$TG$}XM1LC9eLp~Z0 z??w5k_2o9>$%yTGDcV#1{~*)m(ks-EUvvYKOtHETRZ=mJreD@0y$V~(XJmL(|d<)N;B?n|SViIb3#G|n=?&kZE* zn4tZiFfHwh`5V5ZiFW-JnLhh*sK5H%=P3J6eY7IZz3(_q|BKJrL;`82_bMu|g@e9X`2J5A6dpSsaUg1LO)NhEd0V_GZ2v{4+I9iM~3X0iJ(Hvj(#^YBod zpJZ)q&H(uP4W{ocIZ)2T4_d6pk8gy7ldq!dsX{{((`5@y`7@9Y-~mMVwz=H5$kXbmad0Q3vxcLh(MY_!;*5(kEzF;Ng3)*Tuh&-G09P|8V$?70}2^Pc6vI<_mga z71BKknLLMvc9Q*N{^=Mu{{}yOtSvl-ms<4OGm&X)w#V56u7i}cdrY4biBX>O@DJNd z>suv`Y>E8x&4I}c*gK(N<4Nd`*fi8->qP=95y-GXQs5_qf@2cyBl1r{&QH+K|3W!! z7wn~Jy<}WtkCZ<&u)F;!Nii<%z6_at&i3cYb!hiJ`Z#uf09XQV6r)+PV)t%Mu)9N| zsdjfrG}Z17iFmu;0sT)&VE1=XPTMUF%x3KVA@pVxrDTe3~IyF;R>c6UfL)$R_7c)PEF{&ys>`zn;vcJBV4{{Ag8{_jzV zJoFb0GZNo^08XDr`vT0f`9FmHmbB-m=J|4tGp+$vB;d~pj)#Pe{t4pLHwG|RV;I;@W4i+QYQA<8>u6*9cH+BRs40cm6Kfyw*p zuPMd-(`SrEGZ_W3KKOUgjf_*yJnJOgy+P7M5>IvV`y%Tm-J?O$M4C*R&p4ue0)qs| zhLG;nAZbCGO4>ZR7Op95H-<=4N#i9BM(YFy36TvTO)p4HT9FMPO)p4HT9Kxb*5}|r zyxx!rkqsi9aLDL0W?(tJxYu|Yy)14uW}jUc^Y-H2ylMCkgq4w0rxjfW~4ARQu2 zC9U`ELA{=bgh*3K>n-U-q(h{sr1AfA8!$+SG@0~}fen!kkfxH>r}GjS#2|Ve`;*M6 zEwe98uufuJ50?Q=S|&v)G-Z_(rO=c`Qj|ilMxx%h?^N(XV!iD$q^Wv46q=~FL!pU! zI}`%Fu|6xzGHWTllb{PCtepz;Q2s5}VP zb12SH^B<^h*Lbo`v1~mWO|We}8cncnJsPfkvtgU$xOFJ)J{g&|b8eV%pIJBqd0*I_ z>xPKYjooJh#~N7LkHF{b!0cYq-cOk4{ccD3T+i?SS$(@l$OcAlD6Aydr$*ZwgEzUo zF%<1F4Ot%i2o6D@7t1e2rmbd#dg?v_>v&jI>|}SFrVjmc5i)#K+QSyO4pP!Sk2`j{ z7TAb{cCuufW+$h8lkDWQckFZ-Xs5@J=~HY^ zTiECDlJdc<@lTAo zdK7e-(R2!#L-Z((cKZtX!31{Z+(7KBz+Cub{V$MLs-5ZJg2K*2yP%xDh<3Cku7i|x zNVc&v+vC1M;TQG!4aGSs+rr;%N(P<3p==@e>9!-_sCC$HJ%K-+u-}~V*TjCSN8wNR zTa-dm`pu;f^xItghUN{JmvIg+=Oj48F2WgF(Ur(|TJvqRZ|rY8>&3Cfeq$ftI!H-f zl5wYmiTzWC?A7m|useg1g`UOM?N9i0JO#O}(D2qV!CV+mfzbz>=?#)WZbZP(hYo{% zeoo-$=sRM_HnBeDx}o`jpR>~e)6Tfh&9OC`-W;ogE5Iw6jBji#%+3Xtz_5hbFM|Z78SB^f&j_*2%cWefL8ApN8<(7(a%?!UGPOiMq8YKwB(Ebjcj zXgieM1$*NNDf9xz-bFhBhp$U}*c8`6O6qs5wRh3(sP|xfd%I+tWbX)prr0~4z@N5v zgh0H#i?)W|3GRCo9i}#eeQkn&7afiIyzhZ?wS@Lg1r8sV_ONMDYS=vKs0TuOx9#vg z>aD78Z>VM{6niHi@aL985dvnXpyyWb@1lOlTPN`EB4e|oLwiX)DH?_H?HI?S z|Kdh!A)XXruB49_v3-VI2LzJ(muejMW}+PLv}B!I-`;U#o3JyAr(pIrl!E%=UUN~u z1o}=#Ib{x>onw9a7xs8X_`gFXdIB1CG3t97GJLFv?V(fANo*)72`^*pEZ=5&ZCiW5 zGV1FaM^^OxbKM(H!RcY@OIr_5pfA_0l-ZtxsJ`c*Y!vi0uIkLvvMwq*A2@X8b1kC# z`9@o;i;nfpzL$2vvj9b9hK`(1;EvwV6uE(@&WCoCk85Yjcuq)1<+uuEv#lJ1wXs$r zeeAh~$3lEwBG&DYDPqB@O!4k@F#7m#mkZy+c7M z=M%^a9XX%EHEnu#oSe_1>?$i~PQ08i0H;k!kFvZFwoe+|+R9m+0qmyGlDrAgr%?6} zd>|#XCyKkF-1Ic%`~>+9N6wYFrcIv>`KUdy&n>#!%9$G{Ctf3_4VB)jo^M|(_L2sl zZ{&o%i+#_(XJ$m8?uq5(f4ND#NaP*9hElw?=oC_kFIK05{>8gM<|nNF#k=8}ef33D z|Kj#2d)Dfo=juPtYrDg0{64DhwfV9iavE}9IdnGm*G|x<7vzM`P%qlLxNFEX z3BNz4s~Yyh8L0Q_U#K4rhdiG+{lNJTz6iV9gmGPrbw$w^VLx<_#KE~w2@mOEeX zwYf3ZYjfS1_*{bPd%V^u?^`krd~1QXL2akgG@x%e`)s|@9A-4C(9m^QWV zBdDCOp{&Nr8Hr1syteK30ZyBe-Wj2c{F0RaRu~W3w!zt1u^*B1|1vJOPQf`(@hsJU z?VDbb*A4<7jIu=$9n8gE9+1WQyJNhGVirl66KbXv%$ih{RyBqdg$@>cLg&UrbU@|v zn74Kj-W$1jc9*Q4eR`LaO`BR$URN`r_K@*qQ>Rr;>5?|3=D4aUQ@i9B4DQiAtLMy_ zB^fDMC0g1gb3#Rzsnf>y=w3&lx~#5bN<~FU)yzYy5AW8qXZI6?Dc;ZVvhmDx&fcC^ za;n#+XKUnpy*B$H-t70g*QR4Wvg?ltMQwT^__y8lP_ISFaIfudBaqX)wp$&F&)&#K z!e{Vaz%J99PJf*(IlkUPR$umuFArO^JKEbhNyZ=c@Wu3P=EWiI<7cK?3XVNGXh_<+ z8sEQ`uRcQk7HeOGzicV({9=1<5)$#`v3;~MY3)k%_jkdG*yOb%xRx`cUBF`|!=0CJh&gn9^kIS$j>0ZQ;&G_7tkKPk=5oRlVP%DpTHhzz`JXy*h8Pk-}0+? zdmNKUyhiMiYwUq_!7$2kINI|Qb3bHa(lYt#ZTVv$56<0(rD>taqtE%bi62+P-241m z9e*2<2ld5&F_wn0kFrpm@(f2-owZD9wRt3v2kV7lL$y%k(f7{U&Wg8BrPhi5jgyDt z{2Mc#QtKvG)Mihgh6XauF{XymR-;isxv)NlY)o1vU%j@cc-tho^U<&=3Pk^cuRrX# z`1z=NBlFR)*-;AS${)6HW6eiBy7xUy=OfYgY)Gtgjz7$3el#8r`xj{Zh2l4n}&|ipr9a>VJrO2wg zmMOulZwvhS5#YC*Le39Q$oFmL#>?}d)`|XYM4liXzYLnR(K588JWn92&RV7fw>dMA z=T+d3Xrb8WP5HiURlGbeYMtocM&t?N@kgLf8$E-Tl;=%k)mh7w;I1Yd~4g<`Q{J%ePhL?Ufp{3wsC3rUeF(FWh7t2 zv3x(|ByU$)-=IIlRyBNV{zE%|cxNe(`xDoH z{JqOnIchUbANf^vRTa}}CQdNTl0l~@vigYIH#_$Ac2s#W_dzBmu6zBFy3XEdTW{xZ z-74}NWoSk|*nf7lyq59kXEUFn9_O*)d9c^-`0R@U$}<4Drx4LHrMJ@oUMrOcbKda& ziX-m(BX5%LJNJl}2jjVZqC9rCaOLTa$|BDg&_4$GSQJnmoI^k+CM}b%-pHza`*D8=i*#p6hv|{^zy+@gQ%@1NwR`xA@lcKgBt6 z(dl06XU!Te%CDKPXrIN%kON6%l5e=9u_Uk$=I7yyv{dY~Oup}SPP~2oWm-l)64>X< zLbzAYMCMWde**m2hc|!_<-`61GBRnIeD!v_#M?o~<5MVKs)ZuobMk%nx_J2>(K^w; z4awK5Vfp?Ce(b~hL5cD`hpaZyGG(y)^gzCMfIp>$BHs%6zDMtP`CivL(Z31g`yy-7 z^aci~jL$E@k2ZV}lqlZ{WVMNwDT6(Z_I6VHtp?7y9ZBT-PQLEp?x!Ta>bgQe`zKC5 z&evaMcCUzw9+YbY`;WH!2(2mCcgQP*l9nmaJ%04I7r90x0bi|!lxsvw`QHAnc)R_s zb)tV8kSi`~h+I2>4{i1%C_paop=?ZACSSew4+e7WggQxDD01y4-}jsoC)bE=wNCVJ z19HVh3z6#pwb_U^pg_5H6WK`4mog>1=jnl52cq1ZxrZy~D%t^7YX= z(Z3DK7uTcOO5_^?ezajXlu^DEWVMNwY1Ix-2lC|rKT-=tKAlsOvF?woGe!*3I?=yz z^2s>JFRO{Op2&sg3P#X&>7YQlu%3WyOj;&iz2pmneyu>cSxbmqW2M6074dS7)`ro) z4agN|HIZu?_|RsY%PH4bWVL~oDdD~A0=cj^9Z{i$BG>WqeV@X3xh89!=-&i#tuCBe z9v5{*u6f`?o7I8><-*(v*_gCUzIywN_O{cwaTdzWT0-PHPb%zN9WNK=-})&|E*S^; zmE*_9M>K6I@?lLng0?#mWt0zd7i478GWqK5J2~*PD^PCM5+dJKQenT5@$xOuhS9%q z^3l&$=S>)!$Zr1vAKLChP@r6R4gs<;X_qP%1 zk}IXMB9UC!&yS$Zt_20kh4lqwW70DD>UEqN$n_Y?Z`VSROXt%4$HdF^pw@~0jgw3J zbH=3c@gq}PNq@c$ezYCubjpYI1!QE>GWqK5KQZV}?9WF$riCJ(&ZP(7{5BdlUe-F% zzlr2a8#A@Ck+_RJ>dCb_nk)kq7Cc)jd`uEdbR@^T158gpYrY!_Uh>~OU%wQYf$RM31e!; zVtu(~`rb*<$?S~RuG~7ESE;j|LXeZ+N88G4HM+Og=A}tsu}XP_ z2Upfbq~Lq zLp&2XMayLz{g2;ccYXtX1fMK4SO|Z@_gR83Jvq*wN9vqPFq)um$?w#+I4l=^KePI# zPbe#|t8&gSqW&8mbcA}p2XdoBa@yZN;YroJvI%3WobtJz|2dw+_`DZ#Td!r_E69&~ z{%1JjUU@6>#rS?BauG7tp`T%FHfy4Nrz1-Yz$ea%HN}?VU!JJ_XQ5oz5r8p z5nFmQ&RxX*nD@=uklJ77y4ccJ;_aVs-Z$*UZ=_&gyX6M)v51;}+8C3{!&hs%67rxD$FlqWU4y)-^6Dq`;#m+aOu31MQo|qK7t32o@%$*~z zlVYB9wYqTyzsK%6KIo^1fZwDz?AEea;$7^ntK;>*N9r{2hx$JdVvY6_43My&FjtKf z+v9UdKq_|EQuI?KK0Om)ai8pmew5>d5RiEMq4k%dvf8S`N%_+zPQr-&ANgodH+J_{-k$1T-vBpf z2@NbtIn5 zptF12cy;e1UbVVvud27KcSL*nf zKTL}K`*Lqb9k1A@LnlcXuPuu-4*mP~`0;A?>H&r5X97EZVf6{eO`s6%cqX#M27FEo zsKx$`NB5%rcY1&&`b@yrS$C=(5&p0g8$7YHO8W0I@H<{;`J+w@XvUUpiS=W|Z!Zq8 zM4xed>o7Jns5j0PpgWU4>ReOq#g-ifzZLneLOEni`+I<;k9Io&8TN4A@nfdBms z^Y7jmf1Kls4EKP4C#A8~Ey_QlpYFA#g04HPe%*6LKdTz`dJ&njV?ABkSLtro1#e<7 z5q}l=IkjuaG{txP!Mx8!9Onz5A$pHquK3QoIXL$Jw8!-Eo9`L!TE~UA+guO5W$=%HW1l`9YyHt?yzE};;9m+2Z#w#A^i*l(wZF-enJHqIFBIcn zncsiIFNO3pWt0Q!l2PQf5_Im=^1b>h9g!3B|EMoLZ^rGwXDFV0qJ#e|G`tz_12^mK zy^AeA8utrEA;!!>TpE3nw%@0x*M{F*IY%obe?`vU@fu%H202IL{C^aA;XGsXsS4~f z$lF4`5pRQx^Zyy0@Ohi!`;M^o<{Az(T3m&3Qg(;p9aHQ$8oj;HXmQoi!0$3Ro+}OM z?+kov&pYl!e4e5B{=*#lyQ6%2&zp&Jv(aZOe!!9D_Yo-HUdTIpEw0`UpYs*(w7o-r zAC&J7d=GqHWblI=e1DYh1-v6ZO|0nD-@y+;`98q0P8fZ;Y46H^D9Z6pz}1K0^PdKv z;Z0}pPluA z`eRl>TB_Ekzm3j7Ca=Sh|E=W*9a-P6M~8E<@$28y@^zbvHl%~~!f47weeP2_2k)l- z5|Jm{@WzM8^HX+eL3VylW;a7;INDRDEM&x9rh{>~z|ROBdpr=O!!--#sX(Sog~*Sx zwdZwinSf52V*IP)AT=*PC?Xx&moi~3P^#-t?~ogualmm_VdBn{+OXeD$4@5;4UId` z8vJP+R}f1i9!cDJLGdGZbMP6!CxSlX&MO9g$rCjmzsVZ12W zSMj6UI{2x;5l0v=N@f~-xW)^y;~Bs~gK?l_j=?88`ZHdhs^hf8%y~zD=jcBlIL0r> zX^A<%J|@i>rxyV~8-C1j`k~T4<`T!x|Bmwcz&TDoHTbO#emTl70?u*zg~1BQGN|@j?-Ta-qFEtL;3Z< z=|^h~j%VfN8~y7}WQHjBzkp{+5sls0Biw^!Qut(MZOW)KA1KT+A zzW^NLg7a=E=2xbSg^qu}0vzLl{$IL6VDDJOUin7*yn&2yLH{o`>#ZS(t0De2aL}NA zN-_U4<&1RjKmB9-fd^PY-fx|ybwAa17ItTv__!q#t0N=*6Kh42^1il(L{Ig^SgD-UOUx9xI zoc+6t!IwJtTHrqdhkusrVescH4xQ+?;-4iQ4E~XWw*tNvIL2qm0g4yw>)>rsz6EgV zf3U%iaPVzV-U>MN?_%(L2j2nZh)1G-4};e__%6V=0Z#q<82nTRC*K`_Q~x6jez}8p zK>04fssGUizth3@Mfo1UF+NLD4gRcyAAoY$h4HiW9L4cF5uyJ06r z2LPv>%M9+y-vi|b1E+oNH@GW*ACz|iPC5@8+?D?bl=lEm`#ffFSN@|>-Um4CW7h0N zA3FM}-PAtMnfAXr_&~Hf8trKxGyaNqaPTse!)}aUr5|Z~oEONt+nujVhA76ra<00X z`vttq-?OjX1I_i4uD-xax*^~5GqRDpA|LG~UG)#-8*TfI_6_l-qz;)n4?>=#oJL)$ z|Cb@6Pqmdo_CH@zpVZXMoIL#3b^hQBev>+=Lb{WXX{##OX{7?CyV^K|J&*Dx-?@sH z^*8?yg6(G_Pcr+X(+vKN(;o4a`zFrgrC%#vzShp;peZyskC&QxqGD$|50sn+oHW3{ z+~`&@-r+wF82X3%-jaDrzp}l<{~VN`rg&*<#j751@bjfzi>vOzdjBoO#~kDM(Z#?K zm#=yh{0;pv#SXpz`1!z}2X4mUm`M(fIi=)c;FvGU&o}h(ezkm~{T3lF0FH57ezCz9 zIrw7W3xWR%`QA17G6%mwXtcPx74Y{Bj`!U{`nLdI>?OU2b$zLsXU8ruzbi%l*w2;R zpzEYkGtX9!^1}UT3D-xr=sGD_lGYU2brNC+X=t2zRr%L^=kUKD_)_4EGiDwh*Ve%w zM)@+}j5B5)9_PmK$54)Sqr{mNN`IUi$DacJFmT2hGtS55JM^DJ`D4HtPga`tZXA3O z)@?X2Q;`3Dx0JDls_E$?SzKJhq7skpV`xn zf5bW;aY4_u+ABVPp(p2BZd@%jYaG_7cW#y==Stm6dUUgM1}jqj_Q;fBTjXRGdfuf^ zDt*CO2Qu(nt=#zkqVW#CA8^t@`|{7U{k4C0@J>Qk&Y#L=Dt`C*j($CXgT^Stx6)%2 zzrQkper65C8u9vdZ%n_wpi3D#BllDKPYiVA>xXj4Am?jo2A^!t*B}$m-K2d*O!23u zIPKGfuE<|*?k~Ocvx8><2MyA%(ABy3#?=n}Ea2daeQ0YBag6EnCDuPNCVi~Gb^IFt z`|4He-x!lV#OV3yQ z`&c7C?Cp-8YlurXr{TCYiG6$cF@|nOHzZMzXIoF0x ze(4{Cx*M2j!;$r~an@zyI06&qq1zf^~H3!B=YgAJAX& zEg9Iw$mgIv?Q^^0KcC~YUx4!Sfzv)q4ZhgH7oz-P;Iz*&gWvDqi%`A*IPG)4!Cn7b zjPixRX`hD;?)u*iC|?Ae_IXV4UtIsY1?7u@(>_lb-1WcPQGNq(+UGfgyZ*Nn<+lKb z{$*+v@Anms{L6sf4jlTIwbu5(|K#BJ178Xp`j@p+{EuxN{9)kBfJ6VXZ4Hj!d5~|k z|6|Da1Bd=)I~v?spFtSNp{F8{y#K%kv5DbIL2FRjkkN4*gZYK||K}s}w(~yE8w04IDIx zm)9viV1k2x4;<~delMS?_>hzA`WYtqq zUghB10&fkR{@K~!Cph?yC~pUx{@K;w&N(1_j()5D+0)>+I_=v7-w`<1KYb1UxP!w- zKtuhrpTXaC@cn?d2M(VoJI3J7Iba$3y(}3x$7h=2RbM&nJEMF*;2fVBijQgO;9XJP z2{`r7GWcE&-V^1Wfm8n+gX4EKR)Q`OC3A|<;MW0{vRto_9F++LU|f+>aXjk*x273JO||&z^Om( zZz091cXaRqlw&-L{&J5TcxMMM2A%^P`j<;{;Asv%5_kb{>aXjUSoKH;FGYDVaO(fF z;Xlp6D^WfYIP@=XVQ^>u!J3+Ok@a`^Q;LuO&Bh_Jmicj0pj!&$qxh~iB z_qB@8aMs^gGy9|=>u){lh|O@;-&k{UU9RivE42Lyo{b+^ll!2d>(i?gpBwxhCjDnF zGHA&9eXip3-*V);3^-^Aeyifwrzq~O&&$pbO#bNoq@4WVM$p>1p11vz$gg=VZ$8y) zxy|KX%WZe`TK;QauhpJcAfM#5JgUUDZ}xB0^9rNuX(9F4zsj9{x(fJZYRB?7rA};V zjbq1ag@)L%yuIRg^>uK}Pi3IN^YZc+6<>xQX_0T_kLN_oK!g2Qj`;{FwhZqvhWH)8 zL4$U#*iP|#4s`nAE}_BurY#rTuJ{9oJAQf(@H=o$aWwFy2G4Ww2Y}xNJQMgb#UJV8 z;Qs-B5Ab~8_bdM7YYzT6@CSg81^$@9zjW}Yf&T|M&Mp=_toU;;J2=i~${q(k8MqlI z&wcLTF9ClV_}ReCIC>BYrtWr za`l1O@;@9L=RY`ql5?K&1uFlitsVSh;5gsqIZydQgC{%qXTaYFjyPDJtoT>XIt{Un z@loPn`F;j>)@g`MjE@or%R4Fl<8u!EHNd|FjyP7{)8KBL{TcW-z%fsh>pYs|4YTbL z8~w61z!B%l`%3#HZ?fX@Y@W97fU~p^-&JVv zK2YoJ&sTgOtan4aJ#f&#`mpu(7c0J>v;Rb2aowon`WVGKK4Hf-`pU<6*M3bixZ}6z zEB3ecYlhN)3LYgQuaqpRte5&q)XU=GZ3#xS9XUZ_xG! zJL3X6`{ic-FTcg$eI5Fk|I5w%Uw*s6a~!+?xS9XUmm0jU?=5E>z>;G2o>3!m)Zq9vLtm(Ng z(DU<2+P>RG_WZmY^M5&LVEy0fz10T4!?Eu);GiMr@6#0TQQ)-4+)WyS&sDtl{tk}0 zyBzJXe`vM5mEwo}Z1)f4bAf{f&i`92*HvZG;oI7I2eHz}zJl~y4PLD658ub3KM(j^ ziK{J7z&J)qI%+4!KIZ^G4fvy8%M&n;1$WLzaVF1meV*U9JYiddJLjV~ljpfU&+l8F zu%p49^HIcVp6m1czU2wK8hpCLejvP9WPjA^6f?e453>6s_&oPbj2|s$8~&-zeKh#Ik8#8J(Q>xopXS_0 zgU|b*!T8Z~_I}Dg?O;c~Wx#I--UWCkgQq(9{lF0q5kFea?riW84*oFkWx!K`cQyD_ z2Y(Fs{lGD=&+cjPvmN{?;12`Gx?r}MSJJL=@aKSo2F|BjE!X?VNdu~!`1~Sp(7^e0 ztL5oRf8ZOA|Gf$vG`Oy+*i!L~o9wy?Yc;O7WL;IUmBAl!@OOZ}D(kvdX~uq;A3Ng< z^EzqZ{I}Ke2ekdM`JSFX^ZC*b?DLD=hLj90%qr5Xkh-w`LSR2yU^gD zq(Nil#c?@@F30>|4ql~rR(Sd2$|vh2<>RqE=6}%OJk%=H%p=*I965gn4jMQ|ZngY* zZJ&Lqk#i;92gHoX-=Qr3Nig{%=g5xy_;J(*<;U5t%Ak8Jwol5r$;w~h1BVQyox%S# zA)l1{h?O6GJA4cWp z{`~KG9$IbMf32UvUw2(rVV;2?ruUVjzZWWZ%}qn>w>Vy9&RVm~YkAZkp1=Gy*yJOx z&2f)-{!6FeJ+|`$E*s&q6KqoGwe0h&(Do}hb_*?^ElxImy)DXzdo6qXp;$!UTw7oC z{el{%_0K6O$Q+!WU04wJJHHhbpf%9&!*hAK4paLh%;IR;=<_SiK(6C^3G!xw)QQ;n z#ITwA)#tQx9N&z5jm+eG0kZ0YxR8)^cG1Qzk;+MwC(qr=?f9z65M3`F7(QFOnkt`?PJR?@>#H!g$IaFd%@)5Bqkbn_oei<{1!H z=@9I*=uht3&#za!l$wV} zkkYfwvq=%XJ_=fa58n^}HsI5LSWb$0FOGWQ`Mio%QkS2+4pZ_{vp!_KPm$j$QHCIq zJSUk10|5?XqX_@+Lo&*L4XZOwMeSONxfZmUe8v)7hiPwTeOGw|@QG2o1{Gbtm0JX* zu6>2C*te2>q&kWXD|fK<_g>-HmpZ@KKMe|^v06C7NB02I*xHwTqV}!a7dq+cf}cLF z!?e#JYhTC#-Ae+7*1|za_K*W3{F6g6j(zbwTD*O`g0AZ5S3;*sT{}zT{r+aw9h9pV za+|1qBmB(Tfel^11wXYbp3^hBDXpWeeEYra*tIX}brQG94E&byzcLq@G8|#salKhN zAN}wf^h!<1%Iu$)Qh-(^Y3Tz}3bP70UMewX8=Yj%#C4cDe&Ovd7o1NQfX;A@01>@3 zqDVD6{_(%<;_WyLG*l;*by+dnuzqaHXHt?b)~9gA!`Ye(UycASCss)N#+Ve22z z%dz7e)XPoHr+Ws5jObNq+gZI3KpnlX{_-m>L%sp|-=3d-1@beQRnnwH+ zbE?QN-?pQFR$YhkBT%^^|6BxIbrK(}Tx8oHc(3)(u~_?J%_k|+k5}0G(vRP19OrYV zVI-v;F%MU&PJSh2b>?B5Bk7KlcEns+c}^pCbmxE08{d;3UXTnIbr}Efn=w7~tgY%E z*x)AQ%aPATejW60urhCyZ`Ai4O8`0Cs))L=jD~U?npQvS07%h;()X@UB_JSi?laKPK2@DQvlTnv<;3x?P*2w%3D>ig&U(U*6VX@43DyI! zEt6kKS~^!s!67Z2aq=6m_r;GAu3szT=YR2A@R4W4`UpMhRfYM#Qg!hwK@-O08# zZ57r#m0t!u9JkMpeR`QJ8X@^uQRYcgkQK15V}24POP(SC*?S+sM-Ti zCZL?yP}@%A!1%Aq3HX`*o9nf@?NF~Ju99y4)l0f%C_Zs!cJo{KzS?QOvA)v2SbrFs z`c;&DhGlldt&YCafaNFfpE)QeHqEvZeJ7)ALZGkXKc}NyZR%IC?di5%zZMQZoFi0C zPT)Uhp`4gA{|mp9P&Oyv=lIV>C|8~QDz+_gH^CiH!An4RopoeGDJJ`UA_q*}p;GF`O&awyM)F zmdi1>T7Abrma11AeRJdV)wx$1i@tI$f%+x-e?kT53Z2gJT6SA1S3YTif0$BsHS=^( z0y~evyk5osaT54*UX<^cmO*9MlfUC4?>nJBx)o33&E?#5Ob3*26Yxi0^S_!0RmlG!WYyW1x(5ZI z=k<4K50ef{w-dE@oRoNRRVg@-dg_kY{bAN&3>9TM=5x4#Mb zlp>x#UN}p^uS`VsKNfUVXMYTN9BbuI{mS8=4Xlgu@9x;Yd)zo1Gr+d5&ma27^T&RF zjOy%7rKeig!(FyoNf9e0x!07{V^Zyvk|6_JQz|Bh;GBCZQt4POw$MX$F zSAPuKjpnFkL4T`5Cg$w_MUFC*jSl&B3;9h)x!He9+vyI!_Z@yy zP_NA82NL9WJTkET?^0x9=f&|m8)frCe!74ozuS;i zCvAJ1ZI|(e!*3z#o$c}i3G!QtOw2j|mvWrbjJY)A*NaqTAHEvpm=vM-I{9Nj6W3un_EEczK!|`mE zJ9UuU@^n@&vVItw4Bo1nKNhrc9i~D5G5-&j`gBBYE$ja9oFT$@&#)QnjdhFcGc4Z> zPMg#db0loLq#=B@`T+QUc7(6lm7xat&PG-pm4-9F z41Ubv3!fNU74TIO5q+KWga-5t?&2$7?9q*m{#epJ%j!F%qr-PTu*sG$H+B)ef3xj` z?`Isp5q+_UGiy-ldkM1Y=#M4sf7tdz{$`(B7<(bGxdC60U^UwLpU7-?iESr#{0GX; zitxol7X^j+K_9U?`Cl8hRa(ycn4RzKAymodYUB$I|9}X~A3~-K*T(U`7iIrQ#NT!| z$8~i#Ig9eEu@0|pk2YW96Ki7EZ5+zY`<41*J!527U7oQlvTt+r#~NVl)uH~X1oeLb znKpRbwiCNPgR*-Q>o11^tWN%~g>9AA|16!HwhsT7QST9lKZ%h4a%9Tznr$a^|A(?? z67je0C-qi_ZI#waOD89IUXOe}Mt(WuuMWuaFAeswZ6|Vlfb!+apC_H+Joy94RYz_6 zgKd|)hci!phk73fzl@x`bR|K4zakU+&bAYN@SCw;T7D8kVc+VOC|8}NEw00qJJs^5 z#(H7w*Aaf*Jq^RJM!BHS#|WQ*>)e>F0Z4*uLH2HBmDXb-9u4M ztb=VQR6BD1p(Tu`#|ct>}j9Fy+1J=v|0< z2SoH16{Irt8;MNa^%+p5!SZ8~54L)D>y92K-x6fCv0qKvB_Ufczq>t$tj6BFdO(D) zkO=wK0w?d0w!QQ-WACw+Z}(p4X!4zatUCHadxCA3f3CxKD(V$R_zH=T@A1INyVkZB zzSSrjX8HE&h7nA@=OU|)el=-3&&lPlbogR^tgejk6%rxe%Yc*j@o{`-psbp!+b~M$ zIq04k_wc=e*v||^>>v0N?y16$2mbD~-&kL%_bte3W51fZ-C~&)TyO3la9rJiJXQ40 zL7ePnwLpFP(K2M}ewl4AU~Z60QZ>SdEiR42XBtkYTSRmx?c4J1=RaKWbI?s?LJ$t;CDywhfz=0Bca~m zx|w?8>{@hRX4{M2ccJ{!KyQiC>SxcOTy5-EleV)CC@gUJVy>;eBWiC$MeY4MaPodK zj_+eAyDQ);(OUVwg>u!=uO@BXBTM7Ln;pK`qgOv1-m^_v>+dUqRVp0bdhx zX=mK$H#+*&r2Uy~H#EuY$KhW!^nn+me1pL4u6wJU`Crz(@_ce0{`XJTAoo_4a3TMn zkj;5OHD&+F;lIQ@FU)?#e!Kb=+1DhzUse6RZD-f{5x#g>&eQ?lnpU8vx(aPvhpA|L zyUwp^hk9T2=W}@=hTkZ|(W$F%jWho@$T!pByEEvijy`GE>>RT7icWO+?tyy0yL`Jv z`EGC93Exk+zli9IeGQ{PkM4}0HQhvKHu7sg8`ohf`rJGh1UuL4h1|~J%UUe&jf{49 zZpfy&p1=499p9CpTY-6`67zdy0rqzPpY9*m41ru~LzQue6|eYT<~<6^e;D#!QU4LW zFn5Y>{cJl~@8wfhtoK+9J;$Y^-ZC%ghIzO*e!rK5+muPSzUw93Ho|F__-oQlXmj(v zUeb-&OYd_K+OQpa`#7}1dSKa&?(wL!j>_mqjcZ#&@ z0%X;R_Z)d0rV+aseqB+13-0s%QX&C2P|!RA%^T=}3rxg=6m!3lj`cs_al$9elQO6bImOgJ9L}Vm>pQ3ws_qUp8bXS zzh+6q4(bQ1P_BL8*Sv@Ct86>`D<7R@j`93c@%t3JwTQ^kwVoUeNk;xZAyYP;bCn6p zVf&g_Aea1y2g958`4!o$3&f{>wQ}M2qua?gbOHZCr<`q{!jB7ce~^01=~aK!@}@B9pg9Xr;mO9gtfXzI_d8@>QK#;EyBiP6oqA z$sG>gLx61)r*A-q^m`(ccSqZvc(kkfu+eWkt?$ZA`a zy}~lX??Y`RSJbN%`DmjrH3;;rHdv``C;H-k#JJ(mm$$%N`%Xr=+SDJ%wv%nUvWX5q zoFj}ICH#~^!0$Me6VpAfHl}=7kBqAZKg^>MekY+^b@Iot?MV*5|2q8UkcRM63IRXN z-Q$SOvF${^StvVB_}TuXJzqTBcX9Zg1#Fh#=h_qV@i<~<#qq;BWZY@s zhxsz1-{mM*o&0fZd%0~_exAc`0kAWKpHc|)!#qEZn9jM{nD)E``9kH#$A^R`^}7k# z?7L;`-DLSyY-7(^#@&W`hXni#1@dGf{RfcA+gVpg`C^n^67uaH@?C~<)y)^$%aj!V zR@`m**7icZMGjw5Fnry8*|@uHd;8ou`0{_WQP0EuMEd0hR(HQhDwie6ZUL{v90F8%Z}T_xwTIgBIfw#}50OeX!WJ-)P^c??=dLQ`PAs z%dPTS$B%H%HSPh?S2YOy=v$N%d*8N`{=}ML+}i`PQU*Gafc(}Vt4)2bVQ?L$v4hO{ zGuC>@%Y3aqu{rV;MDm>7>?x)eABxmB(1Ie!zXYS)D%eNsp^|#e1 zdr#!B5dw15wnVw=D!gzVrm=TfIcnRY-e---p;WCLIM1gn$Tm?v&ZDc196{uu90#CW zZQzp^uET^g_HE<>_NeWQdcQO(2dP>)x}yzc*)b$1_Nd(sWuC}kBMRmt>|uGY4QDCX zucJRJo+2__~ zz@E1Sb_gS#R-!yv$l4cvE#_%lhpA>Kb6>qL%5(8P`rjLu$52<9NQM3|0-1f35t0?T z>QYeF%aKbXp;n??qmk7%QTAIqa9@%5t3DTi&2&?a$)>S zbe8kU+DRx^+xWHQImxygcdF?(+G#p+E>Fu6kLdp94cB_|U>>ifOyezGvEMk96$kPl zqNV|-eNI7En<&pyY&*mTJ*B2Rh_kg7>z0RUKF_RBSBN0~0LbVZ)?P&P;88Bmm$Umz&uxei%v z;@6Vrb+%pIR_0un_PH7Pj7H@Vx&uPvfDY|*7cynK#?qDYMJPK@ zh{>-dPv;z9`~*jyZ-71Ds60wHUY=jkjxxpV|7)@TuYFbI$sbT)<*B0_=J|kH@WgeP z#=mRjsq;~9d86_u-8gybu*a^YOuFY*+VrEJkUtT5GKTuty_M1lKGkhEYAx9njlQJUP#B%s+?N1_KQ79kf*$-K3`s9i0 zFim*Lk>@~Qexvdjx^eRKKs(B`cSu&^K;2#_YbWw#c6!fU`6c5z2mO%|@*A9AJHe@VaVj2qb%hw`C_iDONrx~kvUM78PvBNS#?wz<+lCg zyY2I2btR}b*yXF|+I3@5PE7B)Yh%hY5_wq2S2>d3WMtLNm$uHnf6AU_|Hk&1&+A4y z{79MQ*t<(RcmAiIm~ZQH@(Z$aN{Uhjr5ECPP&@)_9$q8gxyY)U(wM8F^6!*)K$(g3 zXCaTPf1jf6bd-~~yZlF~m5ok_m$AVX)~=c&V*1J_}i z{-Gx)YDuk8F8j3Pkz2J%{L62etJPk|IC6; zQ09=MQZo8?OCOTgS$@aGT!@P4Lk?^j`7Q?~r&ZOJ%}OpCGp%Y$a@houPM%aXrDjrf z)s(Wj8ib(m)EX#H$F zEnJ7`#J6=mr{CeW1pM+Z?{`pfbMm?k zQKy-Gj$T2(dk;BS_7^q$RV_zR~Z0L`KY|KH}RyT5cz|G3!|B`y2AZ27|s6GH}hY_MxrM_3MN| zD0@6ySLpgREi<1B*tO92PQ>Qykb3bv8mA=nKE#{{Fzc z_1hK%p2qPr0{*iCpM!!zd~*CuL-~i{_|bK_89$t-CX5EoF$@1B?+F#Q{k(kRzm%&Q zIb}WM;xaNILAkK*;@Acso5;5UIa}qj>$X5JQ9`U3aNY`?CAs&pCoHt|^?Blwl8h9UZ(vSlc8a@VqWxAQ(}tvn zScvN|o%5+(r%(7EnD-ZplkjK?LQ8v%|UH>@0n|Ks(j18d&-@Le)l(ABPPSoY{Gmo@l2F|Vf`+$Qb)X-crI|nyosPk-@!+?#m77Bml*RVk{*0(qI2GV z(Z$y9@aO^ja+C18w9PHvHC>^N;CDDrK#bBvzxxmwF%N!b6a5bBwuxt2ze|tzyU&3m z=1l}W@vYBo^GjB%-*G)TkumWVgOT4i$n^Cf<`N=5&ei7Jmy4|d@%(-QPG1MTN!XW9 z{K@iLaIEDwnLOp*7I5a15IZG|p<4A)`0>LRZLFF4;##=BXQUii!VAJiO>zd8BehAFfW{O>mS z!nVdm=zn)0BlaQA*~GZF6#nvr`X7GvIO=%xyQh%hqmxMwzJ=>BU9;TYcc0<`>+qNN zJE*uhdEJJn)670cuVCDJ9=X)G2>p(8C1M}^%qIBV6zuILSE=9S4T$M;TyBVSg_^ z;+!YYUf}Cb{?yt_?=!^N3+<;2M!hvwMt$Deuk#L%GsRT$dt^Z(>qi0s^-)tNQUe_3w~GGyeq zm;xE5)H?Fr7c;f_TXmGsEfPBGka8h2x7LFP4wTW`nBIBQg^SO4O z|LHk*0(s|1TcJCJGM#M6+`FeE@85t8UmtmSI_t=LF4~ouYsxzx88)8cKL1a7Pe!h_ z^6L3$0(mc#w*C~-rA)y+PO!Llu_Nz7V3XEIUY>3_@?L{>GaPwwuU%|>p(*1B<;8OX zQ%<(>>iKE{d2c{H%1pYH=~heUzJnckmjL_Q`pC;u7(;{pa1U~DZ;bZ651BT;!SWG# zZ$;VPt-LxzCy@6+X{&T8)1#KoeM=m9p8~dUedJ|8bmYbQ0k+UYd0#@NjUTjpMBYbH zcB_?F_wNbheO21}Q%ILGInR;a-_eoxJzz`LM_%qa9eF=SyL%jYG4G3wUyYOZEtEg1 z^2Y7^tkCqEuaGG-=~AYzES(4T!$~?*U(9#U1AA&+@`k$u%3*_w=;0qlJqFU)SYenhkg6J&eVHQ@4I!$r}Lc1 zHxl)KcH|q4YuFI-*aZ7cWqkibzUmI#(bvDAfhU4O9seyB&FZ^}F2soXp4u zpW_z$e~bmC2j9YVn4aip-y@pl0o&s*ww|uvQB-kra=Z=Fr`bJ^euq6dVw5KO-G7h~ z^WbMT(eEBZE{n#yNIb^eD>0As5Ob$G=St5Hu<>}-FTh$w<8l3N*Ki~87;`1YhL!Ji zTytzZX2s)tHWhQ#)Z636MIa!@#kIKVT!#dnf63f`#=JZGS;XV_)+L|m#()Ct z_yO`mrhs<*2${BY)*~V(=DMkmshkCwgX_HqI2Gpuu$|D8G3q?8_u?zYj^y_>aRTbd9`)h{=6A6T=uJz(_h9aWDzEI}@WXlmI%)#HX;`0$j_zI^ z{V?qbl$(7%^y?YVZ`w1!sUzr3I|bQ!4&b%pEWhchqwwSYUt}Bimx@<8@_ubM^Mb9p zDq*K?su61=Xw;lBOZ$%zaLDMyA zPCwxN|LNE#a_+;tV-x0~>A1f?bxk<$^@^W|rsFqKFxUB}-^)vX$^og=&Q6Hh-O@?1!4Fo^4iGDYYz8Lyl?}*>c#XYZ% zo__(>ivPq~EqiOvzZrgd!zFkJ)x0BQiEV^$SO-s^2l=oDqdxR)T!-m@yE%S;F6#ZY zo;zsJ?|W}{e&2MBn%(dJ3mokG9w6YuvoVXW}o>+5hn zeLmv#;5qWnwSUuDmP`ZR{K36(R=Ldc@yeWk$~T~abM${*jP~iCf6k2!v~r8-_irF0 z=1-?S@NHa&>76p`_xKqDjEhZUpV4Qt^ZTZ2)a-u$4*X!EaS_J*_mC0u;paBd@8Q$a z&3mO;sgbuyEk%RNlMKK6fzvbJY2-!w>iBWvsn#*>OKVeKqnc zI?njRaglLGKgU_U_&Vqvhy6UR!}Q_F&i?u*V8OdB)DPz}qGRxk8(V?jah&7cSAIB) zt9M>;+>^kmBj_E6y&0~<^zqY{-;9x{6WoI!Kit2a4jnE;G-^&i z;QTaW3FeE{;rvwZe0v7>Zk!V_-y8>@nc?i$R_|Ak!G-_6V z;`#&kzUV9P8=J7Mg5O|mqkdMHpORM)T?uJj)+>{?KG!=lc1L!e%lf=dpGQf8PtK_I zS`_?u6Nq1`?B*50Hc+Q#^*MSD{oz*lUGU5-{qQzqtcBrEHqpQEeBlhU&lWYJ5l`!~ z-rdqx=)%`{9i~A2*6+hg}BA<3(lgHM^@WYuy;1AC805cd15fd@b+Jt#` z<`#&D!Sikihmjk-@V}XOCQE#k?crm%4%6!P=KVVO{mgd2Yc~b|qmoVTs{iAkPELGu zTDUDTl% zT!-nK+13w_$63jY`!*3jZ2E1HzpNiNU8RlShm1>Cz#oEVwdsHVM22s|-)y4)U5&hj z`d?=E)Ox=kKl3`^h=rubJqE7B^xYHA{^MruPc{Mnqmr9f7~CL@n$`R0cdL+x7#E@6 zeT9tJ2S2lkeuw)YGxI~gi|$4k_tqdI_6a@s7Oune!`6=9;oNuT$W6oVHnVdS_+8UA zYHq)qbp-t23gaU1yIDu#nlaD)EgtyYtYc7ib?A4|-3R<`RvK``JfR2Q!gZK_8fyJ+ zRwnA*ylME|X142q-!)yMX7{_Z;0OADon-wt>up>k=E2WwqTk{E+stp&?^08S)SG8# zT?8C4Zx-m$w{RV%wKnjgB2C%?

B{wg(+Yp7C)$8P( zZx){aM~u?MdG<48%(aMbHZk5|9XRV4jdy7&_4gICz6Oq%M|$F0Ux&?OtuNMi$8*J5 zjETWJ2;}!8GGZ*~+XQ~IA3@oB$}c-7WpIw`>G1R8PX$h22R-hUaUG;sn|I9n6X19J zGpG~1g8+WVKZk4T=-$)sir+$Lf#>P&QGQuDcxXNv(F5A@$@_gL;w*I5f=yuju(LL= z0klCHHRlN8eUszoVg7En3HX5wqRq<@HcX}F^aK+g7?)l^T=-h!4t?YJ;GHPXi*2=o zz0Ywx=I7%#h35q{7;avUvw=D_yXPQ|%-#cj6P$@)o|?TUt}!>lpKPLk;eEm5PYvcN zo|q??s8DY<=1}?~>C)F`cMQqIw#o9^^NR6n_Cdhs{RQJ!_sDx}-Al4^MA=Q-5u017 zX7)t-Lmm7fcn6YxI04sKGr^y1qJQDNf#Y9QKg=)68JwBG4Y?ngjb~Kpi=<0mn~jG~ zO^R)|(8j~rvqA5zO~4OT+0DxhH&CZ$_Cnd0%zgmAvWM{$`XS!qW=w=X*+l<34!L6x z59__btaVur?*WT1k}iA=*FlQy@OkKmZ7!b!?4V7+4`mK(`g!eN;>KJ3aJWHlD{mA( zd>Q^wXIzDTi20W>5&Kh{7~kH&e7#EjF!Vy_egD~SqYizQ^qxh2J8T}?xuf&G{|f9w zpLgH)PkgW37)psSZe!n#F{6ocVvj3h#(A%V&nM1ah5Se;r=FKPa?bI9bF7daWWjZi zVmmLea?bIAKf7LX@^DvaK+ZYs&@TAxLdZF1Yh2T&ar^%{+o9}@P)>cEBam~h=U=o7 z+7@{JmDt}eJje5I{2ae+INb9uo*Ia|5kC=6=IjLd(5KXgw!n3eV!Q0+*a^?v&0euy zcH+|qM-|6E9ft@HP=3MqE>CJ&GxDHZmm&J~p zU4Z%PB`0r7+dAz4zXmbdlaW2uSaU^df?QbQHep zKYhoc?z{9<$U$n|QBOnLoHx+5g2-r5o3FyM}*%%>Oq@ z>@2H)s@o$K^_*Lf@aC1Z7mF94Y?x(NOb-V;*}9h{yibs}v>>lnSiH{@E>C!Q zf7nwR-yh1cybp8kddI8p;p)h%c~#GsOkQhOOs@w!*?PaU<5{Ec+oau6fY*I{XRL_# z1A-qTOWzL(()guNj^%xwa}P(}yaRIAiuVhX*V+}+7r{=p-W`#*SBbPIitz?V1aGeu z$oIUn32(3O5|_rGgmTPt)=U0+nB~=nHaU6W?4^6>o@7rf#Ql-2-#R{Lz1HNqw;OZ1 zk9n*Oajr+c51dJHZa^Gu;fe?SK`;61PXcF6ztw9;($Q4*#6sL3+4>hHoWCTkRESfP z32Q@~Z3zAwS#h=_pebDO5NAii_X21B>1rxfMlvowdu{dAUC(e|Q)i2Jq` zt$p+VQhgpq@b@Dv4hzL(8zkejUOh-#vye{ysW$ykuj9zKp0g>PdJ(8obcu&_LW^D- zTb;u90^Sdic06OApAO&}^6P!roTEyWng3>-oBpmnTKs1JC7pgtpiPi2p{Bh{(wiDf{@pKZKO z99Q%jN?MP`oc3+3vmwqggyURX^*N59w%-)WG5tty`o~@!ZGDFKp&nG66A98(_Qc|S z75;kT5s99&Njs}Cr+evTA;h_eaACr^gt*$?#Dr5E(+C4BXMB(9LEW{w?jn=d+7*-c zRpR|B>7TD6ZD?a&|8B;VAl@4ZV-nt*iA&pys(3Hw+%(IZyob#Li}yB@*V+|R>`$^y zj*9-e7k<6h?8dy|m4I->`zT>i!uvRJX?$B1@7YPh4SBsZ^&@jucn7pq- z-%V~Wt#7Vt&3XKKud8Z#YnMv=ayU7~`zGN=$EJ46e7Ki1PUrvPc%I<)gGttHYxRA{ z}k9(6{eM`{$5RY5RelpmtM{-ZSFJ@i*+xGi%Mhe}+>lsCQ*jr@) z@&C&$dG~Akjo;BXx)!PSH$g*eUv@a?*2ibukJlBv=`G)(|%}sw%v7a-=#~{7h?8ewNKWd$Xn?xyYy|u z{gG|8Vbbq0x9R=;Z+*M7xB9=-_WsK|`lj1opIvANGhGv*{q@<6IDH@E?|5v)dCgaw zZ2QA==if%t?)r2f4{g-gqiqrQN4B-whe+S`_1TN-F8VB326?^@@^cxrclCD7;f zkv-a0pI1Znti{K%-8Gd++v{83?&u#{|Bv-||M~qalXmwO?O?cTBWibV6X^43NAXa* zdX+H2wmb7qChuwOwYrYEt!abUZBiSH{yN*K&eb?UW%QZ)t$%K875y(gIsfGyeUs0QX$OO83*Y|r8I7<0^DPbjpMNY?JK_KD zZs?nA1@ss6cTKF3s?SsZ(xf)=Qs_^zR_;3+(_VQ0)%0!q?!Ugg|M{lR-_rK-pWo0o z++OfQeK)7Q_;=Izp}t!Z$M@lP;(;IPyEW(k75z|dBkLyiuKp$ORD1CK+YsgtCH8G! zy;PaQ{Pq&>%cHe#{$I5FzAa$J_v(I{Xxqg7k^SOr>vz@e`|@tFY4Eq+U#eUA&o_Pk zmbUx<{Dzi6yFZ6^;Qtnv+WmRN8H3TzWD_HCnoccT7IZIwRH*rRRrjla*zcAF8~9n%lm<^Lbr9nSxM=&fCw|6+IJWzz0= zr%fMa54F1|3G{iiqj;!YJw)hZ+gqS zgu9Y*|4v+O-v9PqNh$Stn@VeL|Al1xVgA)$sP)i|b%Ec3~p!kF3+! z$lGsUu6v~+uX&@zgJNtjp3zb1JK$UYeA}kKu=aaT?BTl#c z?g_-%L^vqnWNsl%;fjYi-ys|x^t9{Wz88?5e9tdUjXkj>-`{n9C*hn;+A)nd(NoK{ zo#ne>A8d;P5n3Yx>g)~f7j3bJ(gs>)RS6^-1DRZ?B5Vtbabh*kahbjPbgJ> ze2F` zZmYikqg*r#_3GAn^KuzoZ!>wVT`}FA@ZRkFU~A6bPpJC-uht*wc?n;W+vnv`@-0eu zA1AIlzAcnv>-TQXx$pmECI7=Fcdhh&%H*x|lU*?--~a8se!|O~reD?ffAx9e&zsEi z{U-U6@BjMYr;Wx{-~UlAT19>HKX8h?{WGo;v+Tk|+#lKAVvl{;xi7{F#$@ z`+uK&$@hQ#S0yfu{X18c#&h2Phnzdz@`ib!Zw@>+0|u2UtMlCLi;rK#?_w6xKV9*1 zsdCv`9(Ni3pL*^8Blyr%_aiNc`y<=uN3oyjzb@BReRo)^lbbeq3({#5^11I0*}bdM ze>39LExN=*I`Mv_-#bC4{8y6VWPL_;Dtlt-ALrZIKGPD;?MPd`(en)_@M(Y8pJxpX z>>*CprBtVs8xL`?p4IbhM`-iom+rnbRM)@6&>ANAjpv~?TthCzch zB3=3J5-sc@-u(z@OS$n7M_YoM54P{pX1gApyC<(&+uLh(9pBO!X4w@}@;&E%d&Td2 z`}3_`|LxlMXxsUKExNU9x6N*CI+;J)>^`Toksc}ueK*>8*Ns{nxTSes@U>`R5AhyH zkj7Qt|4}Z?PTwwVS~kmjqRCt7FS}x5@z5RFewQV@_^sdJ6I9pf`+xCFB=olR z+^$=@da7A{7n!`)uIe)S+pOCv$#Zl$X-78Vrlgcwyw?!?TC;esBdD&u@6@e`_aeeX z%X>igui<5!KwfKCOwr$F-OfyS?pBl}Nk00IzxO6W-6s=igz_9tQ9}qQ5luKFssJ z!#Vf+{@in)0;BJMlF3`?FS|Tj11e4neur@2fu#*ijOT7ZN7DN@;tkK819rA(#{<}J z08Q+%5x-kwETORn<<}nKs*vvdZSwr3^rqbpV0@r^kbP-7;Ag>HcHj-MpB>Nwd(SuG zch8@v7k4Z2eeP^Z?_Ut7jZkhp#QQTsrRMp|^ER=c!f_?@cT6v(-n#ZBTtR>P6Eh!) z_LkMZ#JP)MH}@q?2DAx;vF4M=|Pcj(N7oALC3jzzfJ*5~d?e($8k zjlVaVpA@m>A1EL8sCQitq3dXq1H>-7Vw)7~WQTnx;hs)fl|QSmcg{mtW6~R+fadlP z_dVTev!046yfezpZiVnU!QRQjkq*_GL&bzpX1z}k$cbPxbe&6tqhP| zu_fQ_9kF@B{RwIJ72(!j9j((&z9Ro4k$Yf9T$;!6h~<{ge=c&@ogdIn2FkaJU3Ot3 z?vLzjD+94BpFGg}D8^^M+9rY<0pTNx<3)cwF?f}QN>@5S-&K<32*S8c=_ z#ut7>WQ|GZGYIVx?%xrY*6}@r=xJ`?$ z<(^IcGZOB(#HIPjP@d%;$2s@jNVONn7uDPgOy0^s*%jN;U?)4KTf%)QX-!4AjeoD@ zzMA|)67Fk>OY;SxJj=b5bK|1k!M|5?-(d1q2FkA3ZVh&_V_rq-5pLt(Yq=jJ z|LlbOA>z{fhESg6zLj%JBX{uc)!dJoyp@5nE4HVCo$T1t67J_oyR-O7vz61;r=&q zY5rEw$?E+s=iEAg+IR5pRosJ?H+d@qWfwN${>Y9yCvp#3ne?i8bp3I^@$WU{|jTyypJBlyni6tQ+_LE8s2 z*$L%1A0O13a&~FN?fko^#_tT;ov?bs+lDxrQ*J!Ou{~jZ%bWQ3THf|1ueA%)pw7We zcG8H1w<~FzG~#vsJ>@-+d|M{G2NOr*LG431w!S-aZhOnyu}kna_DeEiHT;XReOH1~P=NZ#PKvy@0f?jd)d30<8AXmvCUh+n=~JPT&8F<7`5Y z8hvZq!yuE_+7**utLC{o{h5S!3~9$S;&u9_?Eznl7WUv7A2gL9jnfW8yu%4@f4@}U z9I&pNVe(c6$*!2@Mt#pX+0A2U*TWg(47#8Zuh-WBOW#WgehovsmlLG%j8Kkk5BSDG z!>zu&*ADB+xdtrWD@|T&m%eMzwZTqy)_kY0`n8(~E2q3)yRU72!YFQhESlIu-1iWq z^_8JK%Y7~9<_7NVn{CH`GI_0Cu_fPep1pp;{Wxih3UO;+uv%_>ESg8|7l=#qKUHz# z8wXt*xOZrl`z4dNGDvpC_Ij|Bo&EcS`)$&0D#WdQXKT6tN&e*f!9gDpm*y{p@~qzS zjqdwF+R2X1a(`;_RtCwg*!~^tWaqSs+=I)cJzj`gA8gcc4_=A<&pX?+lfmC3F3mp; zT}RuGo_I{^$DnIsM7tJqc?!=C=FB=CSoYeek}7jT621 zCywTWtKR=pKJ1qJ;Dg(TVRdysIQRgQ*V+}^q2d0s^IlB!{uODtb&&e~pvtPN_i^NJ zop7H(T$&#c$}{bo^3l$6<7AudzXzXe@>T}RuGpfV&CWk8;l|$%&V2_^pIc?szJ9BxxUR!z8Ftwf+pJ(EyWrPx9y548X=gX)wq;c* zuJ(Nqp_j9*=kgMQG@lyEvwF|s++eG>u~koTabIroTDxMqD%i;`_-n#_J!vBfa#t%Z z?%N3y67D;ROY`_WqUFAdbF&<`*(bM7k0Ne-mSLA&u{{vE`FjxIyN$uD(+{3sfZOep zo9j`;{S4uvg!?(-()^xKp5=akb5}*~x(-v^_$u%l!)H9j z$*ul-$cp6mzh$6(50QVC<{#y`hkT!NuLSOTPi3jpg7^JH@T)M%uGohBFxbi1L)i8w z{uKSnkhQS;W+DE%{o#-e$^V`+D1P~Aw1+nyTNn=RDe%{OI!n@h$Yv&QMRvtD#LrRD zz1JCu?#$Ew}c9t?Tf0owO9Y?22uV zU?%J1*B5jRYtcj2YRs*&s(M4q-G%%cTHERVjYD=0<(16-jjzW28};{9>os$ucQ@?m z9%WZ-2M0S@(?mCK7dP{?AwO@-ZTF$gH*?d@k0Jj~&bHbKep+p1NVia4$?zP^x%BUI z)&rN`Cz`yKA+jsB(}JC>?;J>9!EGP;l@uJ&6}#Y2Xg*2 z%kB25tpyi1^LWE9yJCy;?5yv5(Qgi!OWN-mbBBFuQ*d!FCHQwNYA5*rA=2E>nT0Q& z8H9nJ+y4Ey8gO05I)P!AU9rV^cGmCE(ndxNweM>Q!)m#!_kWFlzAXV4_pJo~jz!$~ z=^@hG&zU{k_oxj$L%lsdOw)x_TJ=anj_-p76e%&9S!5Vp^O8DJXEXOc3~e|+(x(Udgxx|Kl~D(!AG~D zYm(o;YgocPMN_y>Alty$Scuqa1T5%;l{5I-K-F| z8BW)5A4Y!v+Y0H8k2RWis^VtcFm$KD9oC;}xO;G&*kxC2-ZzQ+p@bX1K6K|o+-Ci$ zhWiZiw@dWK#}1X|J*v1FHw<;}|7j;-{i%lg9Fw;)RCdKSJlM&2CljB`F{I_*|JPqv zP+4`K%PHjd?=qzKG=em*djC)PXy^Ljxc-#GF43Qj`wM@c;#}6(HO8V}ytplUtKk18 zof-I--9OZxXBzg(P~DfbnHP%720anSXG0g0mizvozHV;)D_7m}Uqde=B;Owly@I&v zd}b)GWS*~ioOAC1()F*LaN_=>$!qP3?Ydwm8~kNb-#3#srg1y<>t8u=ao877B}Yh>t8k8v@0~Xhq(Vr zkmmP?@+|kmoO6GNUTac*0#d{MvdLQ+D!XEPBiPA?Rub;NlXi0%NPnU+cU=EU6jwW8oP##@ zK<{DlvC{mrSfJWB<)dA~T~BfB4cmn4K6H7NPi5#{C`YWrysx5P9{TU(KGxxyzZblZ z>KYKYd@Pz%UOZGjO2HbIOm0co;VfbH4*j*S}J^jot^EywPo?R1hV|ziR3>%;bwk3Oq%x(buH?265Qn?^g~Hx724bPvwoKp5GW z+pT-$uuc2EgZvX6qn^vV2x===L~g@#HRonqz0KcYa;pM4a6P~Gn!J@^vMVs~3iuES>;cG(r%tKt5$ zF^iIZ@Ga7AXv`hfy;5*-zfZU$;r=IaY5vzxo^9W+a_&LPonQA#z{M?}C3e{roBt*a zy~nN+{Ug%??yE6(T=z=A;U2ys`Jav4!&!?SCe1&t;{JkjuX^s>x>p2;d$@cS?6NDi z;mLb|vFDaHHdblh!PWkZ=&ks5Oh2_q#dqr$L z2gC7MVwYX94c{`D$;N)1=*|3pc%AkCYVNr16|wbP4&RC3*I0Nihqor6IpxPgJX;dn z`oCR^sxy++b&L}XyX=Z>k65#_tS2n*4r^ zMcl^{qJ|UE2`Vq=SGpDotdok6t_PRbMueB>J2LwCW#8hYIal@GmS+IxPPN>uNi_RjYdGTt@>;uSIXwE?Y|`@1PfF+6 zgsS%ywcIKxd8;MfMT83y-X+APwfC7yQhiS&3~)MYKc`xi?R6KKyw{--%1>r>nSGHyEDm0~F?A>4#0?{)fqH?TXFM zfyI4$95;=Sue`qzx7u;dR|xj`V=j&6_R#Z(zaB2l|53%wy20?j#OE(8oK|s8kv|?>H$uM2uN~kcM*NWY%SG%@+Rym3uh57V@Syn!JA$|OE>6}B zMttA(AKHhvnf_zM_9m~F+2PX3OjLL#kC+_jQ!XTQPQ3*Z#NZ=sRuS*nf;TiL@U!;tl&Dd4(;M z+WDD;_6he{#HIC7RowW-5nY|mxp7i{Tsnfabi*#YV(S^~WYgb_TKYJ2&pA;vQx4R*YS-jSqIR83Pk;`r8pFHRSgD zht_iAYtcM%&m}I+M}_h%_ju0rwA^}%{d1U5+v^sXyp<8MtG1i0!_QpX^%t!mv~<^c`GAiS4^)ZydOv2k$PsU*8S`H12gVPct0SY|As-l z9}-l@FNSg~?`xcM-~H#uJqfXRKQVbLBVrX;?miu3vdo4akVce5o%Rh`<#pJEXuGmJd9_(bZo{0VJNNM!9 zM%;RiYF3{u_eSLZAmNt3MRUrJhj>=!eDZf7!nmiJ`zI!EWh8dRHgcKQ+KQi*i zMYwBU7aMNo>u6&S>9a2Z%}4GM%Cp>UIJcGSzmjoJif!6SH1>BrF`@{S=cjjQJWl#5oDH$U!4h}G`rouSd5I-8&p$ z+QVe*=-y;+2w}3*f^pjXxo)4$7NyFlwfWxnb7kB!?gQDa`vEKrwK%V%I}Y4uOOspA z+k8SY-ygY{nUM$GW}IRQ6QI7bkq5$9+IYvd%y9h}qY^vI>YwOD(@@Q|L5$8s{FfI%z-3oKDi4bpbTD2k}wc6Zc~m-Nzcl zRp*o^R^tB17A=?D$JSi)_eS>tL2@5y|1)Y;Z?;tPeY)v?x^>v6L!0it2eKE751(eV z=04QdjEe8!v&HAS@6%gweky!Jn(2pHxWo5D(sM_yr|n@s9x88hg8O}+>35prQr(IT zJx8IzVhj{lU&;~}u^$7D^Q!dQT z|ET|Ij<>7HYwQ}P?vZ!Nb_wqxT(@;0-q;g~w+CVSg!k9P(RftXP>$v8&beLFey9$x z>fsoZ*V+}+iNQ{`bd$KQG3qqZ+BW9R^+e)5o6tGoJ(svNJ|>i7c~9hA_t+2Bp|#gB zUNFqEE2ijgv!w%Kzd33EX@@lC&GiW49Zu+x@XjSJjlC~bl60dF9Cc#s51QqjVDehK zVww={J6rl{!h0!cr#0ryJ^A9DO*q@y%=H6)?VO}KFr=AyJWqD_dU|?EW(?3D(U+P;r@j8Gvdl z^lHIQc1iMg2S)#h^k<9kw$JH1n(+==*n{>kdPCyU*!y;+pd00)RpjkZkC*Y(#mv?F z({C-ppIy%S(PaY(rxPx5Wh~48iBrB5&2(SVWVD|v^88%-<5<6=cj3DCis;oLuU9+r zed2CHdUYU99aC;R#L<*bsB;BRD?pG#nWwh*y$<0x@BD-vh zg!cr}b}7QUXP)=BX>rlAr7=3?Y{fB`*bzKdzQ&t87;eF8XC-Gm(56c zN0HX82ydr6??mz)n($60E{)F$<=E$UDCds0`X>8x<)L|g&v>d-+2#eV<-WB~miEGQ ze}gA6xQzZOU1u5g%4pq}G?^93$}XSj);C&nem>!ZMtYfj!SZ_jo_xP`HdVhof2NM7 zg>uY%eDr0En?JRBX+N->P~v=yAWdaYEOFkMUGbwh-x>WhX`>o(QbMFO^S04{C7=Ix z0nRbY6Ib0{mggL+XUTmZpnbq{oYd!7+Nu5~%q8?Mv+#MdSLJ;I{o~y86Fc?)S<&9- z`WqAK(#`R({U+;Dym#~gbu^TaMab5|~# zi0Vmwv)YvOR9*OY*7O%w_KWp2W_8l$H>xKTuCAvq$@hDUpN>yQzZ!3;`ghdKQ|r&K zno7(4<@=?|_wV5+l)IOf`(nA$a{ne?Vy?d8U!%Qd{JB%*W1KT)9j@_AEod8S z;0LERGj6UkZyvKA`FZvzFCHo%|26uv=m*-=n~3T<+PzrCp}HHhSum4by11<7|re5CR&H*)f!3`~c;`9C_Q-jp^uebrx02=o6_qvg6i16Ggp#0jw0+8 z^=e;FFI|VfG|aLqrucii?3#m;`n`~}+}{DDGoVlLA3(a8nYo3Lx_J8$4oY|j5LX?a z;m b2xWYpf&GBAo@>;uM@@v)joohc#cyA(YY%$*8d&GMuVM@Y#H*slvWfkwWoO8eXv*Xle z+QWS&ueB>Czh(^Yb*aAihB1qa@rIGAc%LO)n(#hPTpHh3#rtQ@xqbhVacUk~?FN5N zUTarO(cfm*|F&djW34&=7U8DGyt$F0c;6%3neZ}h86%Co&r^~(UM2k5wg-(9^Pn!j zuKUR3wRXkyxl2Re>;D$#0b{-*?XkwZxe+70W96HkbvAk4#;Wg^#vg@pEbr%>bKm`I zyx1J?SjLHBHg;hm?vL!IqayEE-P>D@d2=Ht@vcL@_pHfu+%$G&UrgO~z3p=YT*@B1 zDR#Ig+0z(=xIeO6_l@g%WAR^OO8N20_O{=x`+jlkw%A(UnUbE{k)Jlecsm{&5#NDv z!ezGpwXbb%{4GA(ptLmhY~1J1ZoM^*KgaHh{jbvTr=xT0c_ya)Y^%nfW7}gp@%v-( zo2q-b;vr6+m9cJL0JGm}3M#Iy1hh2vU?J|0?6!U4`^B;6k+wx6PL+^=s=k@8qk%bc z_1)PQQ}=z&_H`Smcz;EZwz5mzj{RM*limK8_&#US1k%=MrrxW^rQ+;EXzy&P-un`$ zd&-N4%Ksg~eeb7wulpP|aSd}Oeh2pd?CUzclty(#~tl zn`?>U#cxu_=E$|fX`!6j_X+$IHTPhP^Fe~{N%rQOxHpj9y{>&;vK32}37eIc+vkh_ z=~qBR zY^DBR{nQJD9c(+{E3umQIAhfZtBuH>+JOI73_p5L=cJ$dgtTPcC5mS{R3A0_+k~D< zoL>?Wzdx=-Ty6RVe>40a&T-%2+@(}?4FyVPUF5u`lGQw_riqVW7#$*ozxxJDn+MptCQ~;XOicB+?vFx zQ*?=kbW)%2LeOc4>gQ;jd=+&ndtxE(kL=#|3FpRK_emkn9dev{R=;#6#mV<~s#Cb) zAtRy@^XxKX+D=>YcuF zod12G_AgFB#W|25O=V9k0~5}h6FrBKc2r|d25?%Ih|l|2@*SUWjwdcn`-XBXC;iR1 zQ>>oY$oGrloJ5eOvL}}5A%Av%hlFzuX=fMW%=b%+$>-OWRqsm)(sWWN$IOE$7mX~Z z`HDKPsJ&Rc7n{75ak49>D}tTu{_Em+WZc!H4QtG6%W}%9{%<0TbvDI&3qjh(?+`8T z6`Y%%@aC0`ytkXY)~=XXOLj;0K=OUgxCcm^Q;^pyEZ)Zmi=9RBK0%PixBFuFzjV8Y zaE0SF`>~`A)?KUXo;G={T`|2A>|_tz6vwCI?7yVbE(GdS_aiNc`y>1FcCkMk--fgm3h9*V zx5sxPpMQrVo%SL~zt+AO{x6-n5LOR5<$D)#?oXgjjXkmKAM$5^UYKwmMB3JcIDM~T z-gk~al6>1co8ml+K%K%B4{@GLaK8^U`^i+dyW>cgrm`oN<3jfA;ms1xlSymSm{Vos z+TEGtbKfqc^T+YO3FX-N;~Vk2cZLpi42C*99E_Z@@TFD3;Q=Lmu{l|8Y{4f(T2f1K#Kh_sU% zbE=F0s&;q@;mm~dGUBTH_&&n)&yv^{D0_57(m&rwT2o`a%)NTSq}LsU!Oo`Y^)7nnH{%~AZBb)hTb2VBFY|Qj*dF42j-Wce zH@vnG&YgSh5#oX6~4Ncz4c|i*_J=;KPRl@i>b2?%%ViS1=g>4-p8&;=t!6h!wP(_GK6ncXkVA2 z!KI!rn*L`0CB4+AqOJ5`t*H@^<}UmCBw z4mja(^zvg#wO9FRo-uTchjiVS5ce^z|GkW^JIds($gbMpgkyu5?1?9m=j$ZWO6hv> z*Q|8;5tQ2b8H5hbrg(ox;2ERbc!=Xz!oK$T(pp))_NxAC!Z{|dwJWB???1VB!b{tp z!0$O~o~UGlZk{5$L$@DEi5EYO7WNP?zCjvOZalr08fW%WH?$h#Fb25 zYZs=8tA@(Vo;f7yJ8=!Jd$R~{vXUs?b;;-bGWt$jpEw#*Zal=XD(BsIfMy-Bp1`_p zBa_$I71PA{d;9E}mlEEsu=iy_-lRXBxE(et4o$qw)1@)x#zP!GA*^ckb?b?>#JX-L zlec2*!ZdN`U?zL^;P`vG6LIw%Q7+7m*Q_Vj%4@Fs4cCcT zcExmju#-L4BhC*dofo^$(0-ntG;_jR7hYwe1u zSHk;t!rPCugNpJxhb3No6Iw*x;l!o!d7&ILKcHN+vb<(Jua3OtzIZ2Zm}OT?NdJh^$Ui{cZX?%Ss$8zA;C%WJNnRT}2+QSnjZ)KwFiYa~{oV}2Y4<|lL z+NDK!lNC3$hnEOfS+;b(IPu}gYre04Ex+DY57)Hc*RiL2lU*@=5$t3y9v=NMuZy^! zBD~4U8@!X`8_X9hQw); zlp7Cmtj75-?DJ#S|LO>)>ozfYja@NK+B}%aUg{Y8(@9&CR%kw$tiXvE|4$v;L%cf@ zsAI~Fhd4GTxZnS|^|xAJUDw*=wRXj{YcP|&^!w;vC!I*zkBaDN%|ZiI;kyj?Izw>yw6ua_W7Dmw$gJ z&e;Urlk80(M8BK8x|(}G(SkKW*0#r*Z9)A0LhRq91(d1}-c0G@yPPn{u}IH95Yz^} z?^Ke?XM8bfv}=EM-^aS^z>^p!7*^SpX3^hfubveB`lMS(>yxhfI7+u{ZDMYJY_|$* z-k(jnn|%HoM)BTDP#bW*)7*)8uO}>Uymr6G`n(UBycJ_tOboa5vBsY!2< zc1t5pl@KVcuJ4iWZf8@R9}uMNi=iCL`4Q*tce-kS$5d76&ioq z%(*8$-iVVKaTVue)&bDK9&k=(9AY&6D9<@rZTQ8YXX|Rt$t#hLrp6vDlUEJ-v)7M_ zoRgVrPkO5nCwjKd>p6K{^1YXE;{T;7<;DZOC>M<^rpGj_?My&p%8iFOb|$#_zpUgxBy^YRI(&#> zmR&LZI+)4cn4It)N7`0Jc>UrecEo!sA({VA{w;B7Ts8lvT$n?<-7fz@p<`+?ze}$0 zd17VhqlCZl?QPk9fBXBEfqU8gLwcQK*zJ8ulXF6G*_$gTdR<7`9!2!>i<8)qUd*|v zV|%E62M|=p{vEnfHX=Tl_U`^pwsujhdCrG(jWm@#u|&U{y*Vy<&c~2;Tq91E5SyXl zB--A8fo9y05c);4`zuDW{INlbe$~4v@ zCQZoy93hOKk{5+0w>Y0BB=7wvKTBL~;GSUL>iPiZ+B{)Pu*$BqdpX$2 z-X0Xkqm$ntZBc$a+HeFV-ggPNJDX|;?-A4%{u0Wuyf1U^0oPvb_^EcjA>MzQywFVoi*a~HU(chrE0!kw_T(oE9or%|8CTI3cg7iOxeiaJpZS@DHqLx&aIo} z#s8Dn*fmUv|9@vl!n+68RIUHl<3-On!V>SEgv9?(!8b_bDOLV|%Fdii*Z=D&toy?M zlh@i6)BfSUvv>ZLwBv(Ft6KlB$D12riT6lC;{T`gATEuo{6FPZrX>Eqx%KoZzcG2O zT`?UWdEZUe|EHWnTGjf0J>J|1OT51$B>q=_D<_7E?=$!J`){!h7R<@yJWZ|cZvp34PX zCuZ3dQ?ma5k6V-H4gWT!YW=?+Z*HU`Ugq^^5qa_dM&q~+Vf9_gdAI(Ljb{Dv6y~y1 z#4NjFO4k41+cV+CH%+Np|8Is@r?)hK;=P~X*D$0n@BNL&aXrHFGUuP-*8kmjr&eLL zhldGbmR&JD;k01<@ZQr&|A23rQnmhHk2g2s5${Wcs}g-#8=fMK9}eYM-X}Qc_Wv{c zt+v}|?;hRv>Cj=n9`;Y2=yLJCZt_~YVtPB+$v*UdH>5S^-y`Jq|J$y6m-u(e*nHJQ z&5qCdml0UJpAh^ShV*6LZ#1r2|EFBEvhCOG_uL#W<72}tyD&}765cD^dMmtBmnS{9 z|6jAbEmPj9-zVQo&L+H5@w-!`@xMYjMmNeuE6Z#5eXawHzEgi_@>XP5OjFkicCwEa zFyhxC-u1XHxBp&!UQ?C_M&GHMlJ65^g-w!(%kQEw<;FuCYY{TnKXhxu!cjB4j#+la zGG`?MdY1NTy;Dqlw)}(a;}f%t?r)!uy~o1 z8)n%R(?!8f_SwAn_a3KSPTGJX`X)V;c&{P&wG`=l9YGo|3guYdi#RvY@|r%Qp1|Uz zEgELo71M3OPWJf<3GdycO)J8i^ibk`kTBQT6ff<5sx-balw)~s78IF`~0DV_XE=IF2bAiP~!cJ@L`oI?hhQiB>b!(^FVZ$B#@pWODPDX7b!`vn z+ns>M)Ak7ESl$kt+cxrcXpWaTIeD#JF&!T4luO@9c#k4&hhn@PQeNiWXlxJh;`fcl z2ZeGh@8O*95P3T`$IG02nwVu*OlJf;<H;CuZ3d(@bZ(R4Qj<65e^Fol{KTPAM<*ZnUt6+5>)fnlxsSGaTZbNf>N- z1Fag8F{BKM_d}eAIh=3A9K#V->)7=gpm*WPG7;~tr)v7P5)l7Q(p0*IIf&7-}G93 z+|#@#ZeyA88`Guf-xJ<-h@&y(#zP$64OG9HTGg!W?lcBYS|+^sr0IQ%>gz@l;{5|*P{PYN zV7fG(>&|)JMVuRBd8@|}Io_L0UTarOHw8Q8?{Ajy;*+LNEW(?NB*c3kVMfAxKXGa7 z=gvxMLHu+2%S$b9-El;K=6bcCKNED1vM;vBTp5hlR%u!Ksfnr2!8c96s0ep5k`VV_ z3I1CKe8}{d2-5n`p&ZNc80T)X-1%`t0xaHFOViXvF=aW%&;v{faNvEB)a{K>)uVrU)$$Zv(X;9=P&@1 zZY|08k-cBNcbLIkTXjvj@u0m?E_G(>S^L7)l}*>RGI@>N88FS*C73C%mHeID8Er^g zvoSAa1zdgCG@}z?y@Z#!w(6R4;~|b+2tT#FRrMSjrmpK^@>;uM>K4qD*Loz*duAL= z+RyUOQA35r`zu1rg!d@oXiT~B5Jxw{F7@<{xay~79BuMiyJ9*am?^J4G-(f~lGdgO zZ=$ex&mwe6c$sU@kj6)ca?Ep2xiDK^-mBN0RvO;(Oo#ENJKE&6cEvOy*eS1f ze8M}Gv{MW6nufBanV-#=L%y>T-g(5O@#s*F<(G-WzF`UPwZx_I!cdOo{XOU0-vOjO?AR>t4JL18hU|*z)?lZ+{)GuI z^ZFT63-a!m@IFAkInJi~GyM7tX?#N{$MW9Fx!(tUcWRdR5tFwvLw3dF=c@F->wl2& zGOwR;SwY^N5?=fXTG&Ip_{bU3_>n5!CpmX(;BD0`?;9p>WrpmE$o5Mzbz+uXm}dI9s(3$$>kBhiApN-_ zyp-l}()izbUdlx)%X{#_?bGQ)SSC|{Hgk28*Vq-)Og~qJccb;A zzBAY7y7!Cls;pbLgyAwejg>~IQCU0e?>~q4K_a5LtvkyX@9z)#t zWWz4IY6C-po$@BL<9Kc6NYb`1#I4e-+|n7pi`J2M5^-tWKa^v6hj7k)-!I;}4o|%J zWWy}GVwx4~lsDZv;hj&~xkY)M!xJxlcV_Q|_hRDGcxoue^3LMi5Zf-yJ_vQ>HT@et z*)Yqln3DGZn=VYAzw1aFS%g=mCC}fjEdGXUQjv8M|Vd zm8}17zR-;)&}o*+@?#_ZJ!>7}Xhr^bv?jh9=U*#wUr_l@TO8jbpIiSo`ykW<)^+$~ zF^flK%}Un)w@CHfoU~FA4wV-5oh85fg}Wt{(SkS{Q*J!Ou?fMg|J!{C>HzCHe6nH2 z?kq7S>;GGfi~ZT`cBHLVgx8d2fmJUZ2!2c@-aQG_4duo|9I6|){_pl7s0G$_dzrk} zF1~D*|3-}Q#1@|{_dH%c^l(*by`Z7dQSC&FvxXfdpy(>rkHQ zFDM^&`~1262x_oPP5kbScA>we%D&;1u6+qtu)oJo_|DM#)WqyJ{!i&P#IW1@k~Skl zDdjDnN$PtXX$KV1&E9P)o8}d>rV);Cwx!z)g6ceuN33r6{8{er0J?n%YIPI$Y?Ig8 z72ATyz10B;_fpbwzX!DIB=zcB>oPUm)CYBL4{={fP@T^XPFWesGZ(Q7?-X`HUEUw<-V8v(-Lm{tWcEY+p+So&SzeJGc{@XdFNXJJBHw3-Y z^`1QUt0u3tE4F0a|7W))-123&7UuRVK9*D5_*=BGhqyl_Nb^_SIsH%EZxJ31-03hl z&;5nTYwg08G`I5BT_X4F3fDbVnA@-XSSYw>f1mt+b&PQ9??M~Ry$^KUln;C0PS<~O z+_Qhkb+F5>*k-TgY~w$+zB}PwkL%to%u+fS|fQE|h2b1ImZpa#yWO<+*#Ayw3s`9n#bQGSnkU?H#Om|r?|LTA295)E4F(Q?hh002S}Us zf54q8F7C$(i=1t7KS_}0w}aT3Yq>_`o`e6K z{XlW`sIVOMYu?Oez|Fd5ycAv>gm$fA>jT_v4C0bcZ7B2Gq8*(l8 zAU>5j$NLEQw_h>#D|7HobE>T?|Lx%U+(z}je-86`wV62^x^w!U zxEVLh`F_y7-qUHX+llMMj$OkR{d9Tzz6rO{vapWn(`nwD&gq2xbxQUSH{%YqnK?Vz zQ|7Q>%=a*V(V7&M|sCp6Yf(<+p-vUva)4uN$+0~wzE;A_ff>r zd`=g4PX7~kH-g&-Aius9vCVb(F7jHtj6vqad3AZG*>QX_cSY*8T`}&kawXog37tyz zkk024q;=K%f69f~>Rh$H6@hhM_$=~TyV9~x$sgrbYb81lAgyZOg67(FvchF;iF*X$ zS2k*N9z|SQU*OK^f8yywaNhw`uX6=(U5C#y?6NDiNhN=jTa8KjLB^(YPA#T$veIR3 ziF-c5f6FMn7ZRlT*it;iGl}4S2UxS-<-v8`%>=Q_uGnra`J>$Gljtw!+(BCIcYt3r ze%+6mv|m${HF4ih7@-JDEXt@x<_eK6H$NhEMa=Rdat(+8^{ZKT^YZDsHwa>vU9tJKZTv^;za;hkK52Ip-0D_O@2V9fxaTq_ zMH_p-J$E(Y()>$zPXB|4^3l%eZTG#byIwb!xvAJ?SAFf=wPnB@<()5e{X=WcZ&0et z$$i&kmgKsH$7iTh6)P|EX6=#zVR9 zEavizk+(8ecExmHuv6aUrNqx2Mq2XwKehxjt)g1rTn{FFnJ=TUJ;Zx70gWj)9@6(f zg8Tg+^UM0YO?J)uvOluc&Aj$v#%R4u{7uc_{QK}|Zkhc{oU8*F&2(SVzdxc1?dj7oS93*h6}qPf#6K&HpJE&Fu4o=B=Bp-<~FK#n=^7--P$t zgm(~Whc#}GDl5l3l6=2Tc$u%8I_??DvF))h=iR*D%xCM>u=E{A5VP!xX>zbr-ff%Y z`I$l5>5X}9S;_M=pM2*gy!Zm6@wiZq<(jmCb?tR(6C4B-yvue4uO9eK@lf8#na%dVLI;cPQL*!`pA zdHayGdmHm=zbM}vG#;EQ-}F$z`)}gX_-~;c%li+`Jrj7-`EZa|yz}Tk$!qPxG_Mlu zl=tWrdFQRfH7^w6HIBh7OT#-)zUj5dJ8yO3XiT~B5J!dc|FFDnzo=S;b={9lUSn5G z^VSV!%57GS{lmPj*!!?CuPrO~5A#&lUpSjQZ}YYyj>eQ54{@wZaQgwceJ3MtGG3gw zjmcY)-FX`kS_U)awzHFQSF2KG&incCVto&5OABp6=A`rPgw>pFakn9$HRZ=c3@r)k zx^_`Lj!C)Oo4nR8Z1Xw?Gv#)>C){I5+o%wCI+C%*#Esua8+(ZRU;>)YYahxp?V0jn zx7_L@ljqM<+w1Vj$v3 z!MV;(=lpmk&wIMbTbU=jV)Ap;QmNejmkI9$q;)OAn~W%=FMbz|BX57=()jc$Ue+V# z^$7Z=kKAF7Mu9$`gJLUFQB)p4BJEjOP`uY)tc&8Bjm`d$o8bKNl3guXR8S~9M z+w#_oCp@v*`%IJ9+8x8cW5-kOutjXg^VcM;RT19Yh{8gN`%*$*$0+X03DSCI756;O z4G%i!#uXmh^vhS8ywR}=W97P zFY>12iX88KCa<+Cruciia)*B=ypNH#xG1k1S%~*p!leoC^Teg`eO0`F=G?WBHyu~x zc>ikhTDxL;HP|V4JSE|Mi?o}H^16|Qc;6%3necupI6QyXp&w`=i|HM@c^+e?F!NZ*F8^ZHaqF!t&0vxbdyhn)SPQv>^V=5^H=`XR{w= z=k7_AU++eRDjx>1V*HK3FIE(HHg zqxknFpgp|t5Pvs<`)<(ePuYn75U$sK$i5g43FgZCY?kmJN!m6A`E7g2^B+t89i46Q zA5Tyn#P<^B_p9?y;@mH-{&qjOuekwnpH5I6$i5h(e=T>}rnH$UQR!zBIuzlL`@)4A zkp8_0{+)*S`w&zICk4GM|E-*J?+x_J?(KRs;P1!vssq^0jVGCkpEjywOzBK)RQ zGjPiBFChQ1iT;a-s}A}l{L*tW;dHCN_KT}a-&CsfJfKt=v6O4kVa`$Zo7?ec@pl~V zPV6nKe~MFOOFP|{wDCTwR4RAyW_{W<{q*45Qb*Wrr{yX=ZB>Q(M~cEWu>X)}s&`+e)GxbdxM6SbR{V-{-uaI_S5&p2xcIO>-3IzESdnv2H{0LkZvg!ltituG1MG{DxIfDK4|V%N(O)fCmuud3NtC}}ed1_H zdGXkT`0AX0rO16I{i457@oz-__bh*%{;rn)r(91Rh)-oN_-Vi?@BfM87uU}Sr6OEO zf9JV$|JzeevYxPDN8;20yzvl!Yr=}n^mloBGj3e48`o0@vTqo73+Bq*j*b3uK|9h{ zFTx-C9ZzriodtW7->na<@kk z{=-T8SrPuw|K$0PCcpnpgZS~!ssniAA^sBx?)L)P*QQPW4)Oyowg1xyssq^<<7vTM z`JnTY=l6G{@w?o(67_Za+t~fDLJ#@_@?J>T+u0U>FM{gegixM+ew#SApVeRdZ5#0q z;(FDA?2Bm&9r(Gk=f9kDO;P{$jr6DQ zNAt=8*%xEte-C~t;lH1>;YIoFFS2v|kCA_T!cX77Ky`4rJLmbI=G>IX-{I@{X=@sD z{r-+pW#Jd(!{(R)e1C8zdjXx8*j-lt)boe$q0TD{bbrz)@&AXMn&|fmY4eNfXZP>Q z>GwAIFLF1c`j_ug8>sUC3*O_L`(9D)x8v982miw5xn6BR_F*LMkMg14iTn#!CcVo4 z=hlUNcVc$pwflLc{0mnnf8zfau1Q>NpvwO*)V(?XFaABhj-UG19_J@+T&j$w?;H3! z?`8j1sw~=``&iT8#xnfB^xFVl+JNp)8WHzL`Ov9}ew%V#)wrU0{p_R_ec4#brb%bNn5#S`?dRx<@no? ze|2Y?I$qd;KpTKJ9^&sr__2NdHIixBh`%e>QwIxWUyNOYx$@x~Cj8w=+q4M3DYa(4 zxRCaRM)nZ@kp$`h-gt7A3*I#Ru^2?ol7{1AiH9V@7c>o z+!N<*3t9JH*u4n1-;XR%n{nU5q2xc@F^YRQLE8Iw=bpPK=Z>|yYhSWvxhI&s6=PRy z@%#F6kMk4msid7$gxl{+R>eJ+{AVWI^NCCIQSO}nr}nal&?)-6s_|Za#46n{Cg@&e zUyK(Ad*xq$9OnxQuOO{&5q|X&ZoKD5tUn+x@B7in9@6~=g0x>0%Cr18b8b}RuNv>w z^54nzssq^<pbp`Uhxoe^Hi&vxjdyDK58!$<$zC9t1Pi*@?j&nO%{yO8GTK-eGUUeY*Vmu}CA2%c6KZCS3Mfj8PPRf5i`8zw? z(*Ht&>fpFgp5^b&IX7NtZoCt20{^vW06}#i`(hjr?3Itdu4KO+-GlQ(35OQpPsTeb z|5)<>I^iErTy@YplxO)Taqc*)f6aI&fV({6r|(De$|BhpW8!~LXdl;$7F|Kw8AbTR zxX06*anGXb$bWvqe*p9p^4E-es`$TZvfryBL8a?U{Kl5&`2Xs@4bl(a zW7>f3PZ}lu|D=x-{q7@eXc7Iw_$#m9BjoqLsZjfUjG#79<^LBkhgvkr>Sy*1tvhf` z>Ywp~X#=t^#^*wPlz%%R;eU~|D*tbOG>StPRp--TI=HLx__Fy)~?w88M)6mK8|}AeM(xD->=W@_YsZQdM~?}wzVkn`-{uO zrTsghJoDTwu5iwcTWWQ$YPj$(UYYB;S7RSW;{GU~nXFSRmUb`Z+f9A`urqG%J{@s(Y-7HpJeOiP+ z=$~u%i^b+GtE`p;>Hyw&=$ah~?z=(0$obl7w&ADmR~;Dpx}Uv+x$-&3C;a=7_Jfqa z`QI6-+}uQ4x*S6AYZ~G|j6fa08xQd_2VA_qZTHyOzJ9}ZS(><(zVnQyN|m8&l`4bo zDOHxLPO&}VchT%J`_oxk+`;$g~Et+}$Id3QWoj}?ah4nK{drSWaO25+yeoaOC zF+VqL;K=0eq~FIOo1w-5vO zVV@OBmGM0oGu&TV>D^lirj`q>ZrQvIGL z{}g9i`aMgaoh-g9lxOv0&bD}FXn(D~PCwIs{)Ow+24r81F9&<&^EXcT-yrSU!u<9_ zzm%Wv?a{~{;(wo@Ht?5Fo>}Lkd^EKD+MlJlal;bzSz?!6u_fR8oqtUnH!S%9X%83U z_WPrFY>gY1i1q2ny+qHaw2$i(R`<_2cbDZh`=rzbcXnD}cYR~S*cT)BA2_ED+d09+QBme6;q&B(qOiTk5`VN-0sOLPwf{lChs_Ww&dkw5YO zOZFnZ4x!5bFX_TL=l`+u_5NSH-3hd1V_%HjJ$|X&bFGB`M$!uUUzJ>>T> z^Hm4%#zPu1?_c8lulbVu>uNy!%sEvDOJx5L6ZiJYJ*T^QzqC7}wEPz97HdDY+}s^l zn?JzL1qApt`7<|1aU&uO(gV^JwgST}|jd1`<>kvVVq&hx_QYX>uRKNIT^J z;6Cy-5$|I>c9L~~B@>COPWt#_`M>I83c;-d*!_sVreo24%p#~xWM8bag1vIDTikmm z)yI57ZXKZc@vtekPIZ|6k#z?&vxn;AQiAHl`zodAKCU3ReFN-1#SQM`8m?EJ$i7&w zab++r?R{vxkEM+LmJBOcAKD+ex%*)Lk7oAJecVk@om>&hwfDi?dWriE!0ZF_HMb%E zy5u2(>O}VS4Ex`v=|29NJl~I#wnwr12>ZLF{p<7O_iH}le}SO7xUY(z^_3-8*yqCR z1Jj5f--`B?C9*HZ`1|^DpQ980zms-jVgB0wm2nFiMg2b}t~z+BivKgt-52=3?x{B8 zi6vigz3M>r#rRdQSMKvhE*=Oc6bIv^x-I>V7d3Ypl=oaT^GdqGcX`I~Q`(Z+{HU7+G?!h+pkld$I zuswE;57}LF>(^Fp^PZTDg1aV?zbge@4SmVjH6oX|VUuU~I$NdY>&M0A^Fduw6XHr_r>f)0m;vr$oN3?86!ClkHn;2-uO8TyQDn-)9^eHzc(gS zz>$<57kBBwns4S=p&sVFDw+F&u9qHnQ{)rTm#lXS zFh}CXj_&`ub*KJ!lwq0l$n<^@!?*s7COsad{MvDl9@8oENxVN|^_W530$ZScZV6LUVzS{o*pl8E}yK4_*y;wL|y#e z;I!;JZ39Sw$_L0BAG(J1|EzfbKW+angZ#{G^1&>%MaEe@B65kzpL+850c+&? zAG^8zH&6b7wD;Ekv(DxmA0TghNQOZaxBiDt+WuRb{1bUTl-Qp;mFI;w1j*Z;;`=we zt7lb^yx+G=%;CrVCVLH~5CgNMpKLTVVv)FIjAy?QV2#{=kluC_^z1j9_TK)3_O46} z42t-f@nhB%)VuwMdi#HA=F_}7>l%t;K=dW!H4(kUtYlLjXWD;D(SUfFu{20tF^>NW+mUA|SU2c@ z`ThZ)+<94~$FBRL_+?Fv&y%yH-xhNo@=HwlXPnp0`i%Kwe&g)t@Bf8e&=6HW{13&; zLuP%;xnkkHkS(9>INw2Wc}S-HzZ5&7$86?(d~fL^E9c>nxc!P)kJ-C%&6XdaM`|Qk zn&>fmZ|H=38^puxeK}W5#QPIQkJ*Zq_gp-f_dKVhwJB<7Je|`yWb(y-+xRsqlpLBoQerUpD}E5~(=)^0T%zKJdp;$^QVwt^1KbZT~S%e&YBR=0-i^aqGw+Ia&P?yJ%nVzUh%3 zyY7qPm~}cnPtKNpvQfAOCBL|Vq__#BP(jocsc z_CZ4rSep1@P7COG_W|a}H}XX|M>;*`XnuD00W$4_rYIsk4&-`#A^MV)^YBRA*DB6W z<{Zj(jl2)w?}Mf&B0Y|R&X}~sXrhU+Q{$R~1 zpBVa*)!TRYT?@}2eZUTFoF4u@sIP|BpL3Y^v6(%j$2k;yg52>TJJxPx+@li$8aa_90hKVy4K9~tL_a}o3O1C?%^QY=3}8JX&b2IP<5 zC+W*So%Uf)Bl#bv$Om_%$^RsE?*9d{pR?1~BN_WM{~I5OzGMvNBIN&rcb|9;^Z%Tb z-~WXMZ}3goq4ehW2Xj`?{uU>zjbJIi|7%EoaZS4yp!j)_66SuA|7D7NkoNrloIg|Ne*cI4^Bcaogx-pO=4Whf z=}X3N4nqD1%RKqt0!w-Rzaja>HG}*g(0+wy|BpDA5B%r<75|@5+;jA1{k<~}AphJZ zTrVGpJ~DD19*GD49LN9MX5cBm187Ko%QZy<>_4|9?O%-LpSw5b^1&w|J3f(r?tav{ z-~TE8(>BsmhM!yzz}#QB`A6@~ zY=Kn{$-+|2iEm+@1%Afj_l9_+z-a>nC{@4Fjm@6No z&Hr%n&Qp>a~E+g zAEeFybC*)*=70D8?iBe`@<_(NS-%XD_xz1}SoyTWCd!F^U&HgtM@D+=x-YWdYKme& z`pHJCBX)^tYg`^n{xr9e(y08ydyjay?J4_hq2n15u*|5EHH z`Cp+Z21H*nz7o+(OdsLN{}-^Cjf!6{|8rTm{Z`jYYEh+cyC&>vyWWdF}7m5q^Kqplskqcw!&|C+MVlm8pe<%6{S z|9Js*&$;oVUjA2K{&_iEFCU0LGIAasiN~&r<)61Z_+J_$f1LlN$p2s3hkF{>f8O4l z;{)W45A>YZmin(b&Z~mXh*l&DrM;t!Nf9Em(&kN`Og7n|vq{%-qNM6sq_}gC% z?EeF4X?~Aq<`wo9cKxCL_Y6fbApK;cXCk%<-U|}VKl5G$Yux;g)~W7S{ypz66mR~Y z--L6;K-&C2?_28J{GTcROR*sKdw_m7N_bG}& z=_eb#6LCpAIX51E7qtg#RQ}=TpWgV(^MUxt96R0*5&`$w6B@t%9`OryY}v76$Ghd_ z-Q9h{&IN@%`uFKqR9aM4-nDnX!f4A=aJTH89k$G(X{+tst^P9$U26>zx z#P0>awexVlvcht^a&p&5zC$UFp7}g9YM+=hKiJ2d>AKyazr7**LAj`xwO?DVO*k5o zYcz#Ef*kQ7xkgc%#&Ws-V6PEB_SD65zUX0_`QCkkIo}5RnhRw&`pCR*8@8L1%+i&f zr%-I`!1wQbZ~ou$Ch_-i?BDLC#r5s>E9gi@(bH!XltJR@p`P8?Tc02QU%)Wxh&ibC z#%4MsS8s}&*Hh#Q=SnU!a($F4S3SF(4IRlQdip%uaL}K`(@!|N$-dn0nBT#(TPDdQ z*A0|YER7Vo$|AbKju)`kYpHS-7W6Fc+^?Vv9nUQ2*}tf~pv$lNm%2vce=S8aC=R$k zJ^!kRUSjcHZoVGDzFIP9^6b{GXO;IW>SnucabamFtNAKJmh~$xIVP_SB9s=_<6Pc0 z@03&W==S9)*O&LXbc{2&;_+e1K^Yn!gItQ^8!7ZL;w?TDf0HRcwQ&sdg8pT_OVGNo zytIs`W>UjO^ZfjKDbihb)n`2KCYB!S_Gxw9Rh0Pu4Tc)qxG5;@S}M`ypZh7jok)`N z50ufA@L4%Ql5-?~+#jl1U*+fsDHBtM-@(p-OhpwAWxg#2{Qtj8H zsGsS2l8bx8=x7h@x1f-7*>HiY(+BafpcQowr^*!>Z6dE4AeLuqEIp0#^Z5S<^9;$Z zKcp{vFGgqSBVTWc*d|u&9UN%Rh=YaAz$Q27uh25KvF!6U#XZxR(*IwH=-YA08!t;T zjhEY?BN;_cpC3i-6Knc-Gcv5%`wOc8es#UJGvGI`&kaJUcxRKFZo`NbNYDcu1_5=7xsnEf((rrFMYii*vK=on)&O! zc%G2n{R(<@D=IJS-K%SHH{*|9=!Q?!4;LIx=@qIOBsLTUCX2|*4R)Jd$2(Gv$osz@ z=kBpvrl!g;8;HGr-Aapkw*6(MR;I22iY2|f6#L%r1|rlq+M9_hJh78yd0RMTq&Ok( z$`K<+4R6y<&F(?+=}*|}?USNmsmrVjOZ%0h7Vq)H#Tk{V=cPTFb?QB>`8Vdo!TP(41Ya62tCl*=<`=|9$uCB%P8xw z>=(i+FZ3J!nz>VO{m2X2kn%Hvl@*mUX|c(mBwtp+-7&oe+g}r3v$Jmvw$ICJXud!O zL~xTugY75mjBAWF*naq^F~fIagwAL6DJU&%n|U4)`CY0%+?@d$l>h$;`^9!{=v#yG z|L^uIWV6U08^W1Wy8}@KHON0NZ>Q};4>Z{Re~Uja6VdqfCjEZ3>4_=%$J1wpeckO} zq|7&I3G3OzH#M`6Y_^~alYRF}2^$l7e^9a&2eFVw-pZm~GD5Uj* zw0%Eh2}hC!wP>UtcOt`1MiLn#97%RUp^<%ICltQd4&NKk-%H{DFH5F{U&hl0z4>EU zGHqOFD5e^eq29<+pMv#9gB1SPnDj=MK>J(^^B4>4OrJWwyc>=M^~V?Oce|CPy@>H; zA$gH<6sT;>0c==P>LOW9voc%-e<-}L=)$(5eBFU*IQWP_ghJT+>c z_AIU4wTVGrkn{D`i#$Ejd#?f#+UqPTGJB2;$kPmzq! zQ4De(9*KWH9@x7xicj|WpZ>&OcSEtTYd2>OkGbBqF1^0G!=ctR*kxpuov z+%Du^q>-U-$evGpxd<5-v`W#VB-==gFbWCboj0oA*9~U4MiEOTt+^lbn?IqV`<~$^j-Sjpa zuZd}4RYtiR91Gp}uiF<=Ltb)@$s2E$EM8?v{imS{L@ijFYij5;@+}}&?cXx6;I=y}X9Vb^`QDVEKJ%SNW8O7`S!^!q* z1X(=KZKuX*ZKJ-Aqe{SM(7unM=Vl!G)sjxc?%8pF4m-{%(T3p(oi8t=B5 z^GMFUKe7AGx_`DP2fSG{PeoE%9~JiOU1$i~p_OrUQFE^E1-}qT+ZSK>ZOEp+U1K>@ zW-l|3EZQHs*jDr<6X)TPy-y!!SIOI2`grr#&Loz+hjabE8#b;1Ii02Jn^vC~r(lrBn=>Rj^S{~7; zY4aG#&0gA~BgH?&Qs=Ejr-y9o$A$Wvlf7PlTQm^5vNip}*m7V*C%g4qURPT8+rHtOD?T$`+{?bBDYCKJV?)lv zBRg-F%L`=RD=6)K`=%wRhWMGr#u1+|p^v zKIWEl{rGqQy0Wq8OU9ccI@yPB2!3MDBtO5=T{Os-Ki$CG(H_vhu!oHjdqOZ86(s*e z%5ZauYHe>({Q`=3hxgFMFc1G+OypCW?Y*eB{5KDlrtSbad0zbw0|kn4{gn5 zZfr>L*YrqUo8SL4_LqH@sk}G}MbTgBc*tIg^_5Zk?Bn(g_BLnjs9#4Zj>hxC;vzC< zBrfh%R@ARw|2}2bBet>ZUrU)7VMfvvIhRI!>aCC5C>{$cIiI7*H=-+9o{QRNcYMmN zk0j^Ilv&<5zB5TB=U*rbb|UBIh!68T17SyvQ4o>N$?8)%s=DfvF7)b2#SH`3(W7R#sc&p2E1eMylGMNfS$zQ3M*>cfm& zI_Qr}H1AyDk9WmgGsvf#2lZu^y#J#7B~@O{GmCelUcB8sHp36O76;V5ZTq9Or+aR( zXF<18a}j^A+cNb>?5goqZ5HnlfX4NZACkW**Zs@NDZ6$>KKXqy^RSTzI*VJG^RQiZw>PZcv&IFx=Z#XeN%Ym! z<)|l+qhd*A)Ti4`lfr(P?{8YjrVtk)MOWpIWd z`LUEDAN$Y$tDfg47B?;8-zN6zQWWL_^6!}x8*7%|b3KG>`c3Ogph;578S; z5w9qSfmGjzQmF3laS|Wa|HP7xUh%8iz-lT!%-P5h)4P&$@%nWdpNps)6#2q}(&t)=)xpxb zHfopMqtxT`7T1k%n>Lc0wa;SFygItx%-c(@qW|5%h5(DF;+{PV%6j)JJFAa-h*bRE zp-4BiC%57}JhFSQv-5VMBCPVLs3*ERp{bU2HM5U8}vD;J1L?1$KNSehF!oV zysH0(qS${cjB!5IkH4l|VQ=%R|1Z(_qQ0s6_sx0OAiE#`6Uv-Sral?uoU+|K91wR9 zBCou6*RCc2G$89d4dp?C#@HxxYj@ww4&F|Fo|#$v7HpJ3qUVy(2LBDkw%0A$PdcF| zmNI%C!Z~At>d_^+B!2!cyX>l1&jI8li{Do(PZOQ_dS*a>fS&bRXV7!W!N~DnPfymS z@+tN4fj^fVP1(=*v)Jf)9OwAd)RVg{IX=2PyZ?z!&oiiJ9$fSfJXY-KsWV^C3}`Q{ zM8vl<g;)21S==pPA*^cL>Vmu$cg3akpSyu9{Y=XtR4dN<_I|ZoVGh-Ab=V7GC7-H)ma@tEqa=)e`Gd7L zv6fsSziu(-VZ-dRX9g|JNj~)-Gw!`+#=COc9H)>g{>-d|{Qi({pJ7!)^@q3k6k9GG z5F`iieE|Jtz@qT-UHA#lu9|Z{jy$I&#z`zt2~PEj$bVY=Qy-6KOHZWT=bn9jiTv1z z5+C?)>49ALrL|9A-#({Nj}Jv>=@FFEqGs9WUgPX@7xjgVYgeWSqWysk^65U>5A9RF zez-pqSuboAw@dp|_V@J0XG^8~FC+O)To`{IX!Y*r>&?A$#fG6%$Y*)fE_={XvED1j zfgSPxklqg=&xxMi#Hi8n>_~nyuc8mWw0i58>d}odV`_ITb2n`4ZexTyT=?%ol`WWE*68)f~_s{ z9LG|gQD55Mi}_M?6g&Lr6g&Rt6p#PWDW347Q#|oUr+Ctj zPBH&Sr`YL7r`VoO^FuPBM)aBXCiNr#SvG}!{gQs$Y4<0V-OV{;I{iI9)c*%l|C$>g z!XG1M8YiZjwuY|8>}69UGT9^h*yl*HG@h@4-t2~Z_5Ufp7DQ9~ABJYyVDDiOs=XX#B;xFSPcgsS4Tu#B4h7NlWoQFsDMN90uT=zYD zEM?#BKW?3+r!2fxpgk4Vo-Gl(Pq&wFV?1P|tVZsT0N^RT(+lc!;Rc%^(Az>oKMvc=~ z*T&|me zUHM@Qsz+PV<|5hmDGGhlv>#{A!}i&i4szrA8K$bq*(cW@*L||l9r{L@l5XP;DO_(~ zI)yN|?9|N~=cACUwl=<>u(qgo0b$*WCGa|$=$C&Ur;MsUzAq=AFt(5Pg{*&{rv4)Q z#}YT$R1tg?vLQ_732}iFQw5yFUmP>@8V`fKKPSD*)>P56?qbJ@Py_2#QfpO%J)n;F zH`Ucs`|9KD$SP|rIzB*{u`kPehKl+*MfqvLT zhmpzg$T==(X6&(2^?$Rqvd79M)*gROx5r1WWy(hedwh#MO6*1Q&q~c__-Mtu*kfGK zY~OLgZa)J);>w`O1^nt^z_USWirbaYMnwfj%Cz^R@ z(#$(6AEe&p55^zt$J1Y$&-eU6yX4B7 zqPE_bG=J!KUH`&HBS(!of9$1~YkJnjCQfGu$yGdKxN@S6Q|6`J_n$*qPFYA<8{|%Y zKFB$+KjjXO#jg0OxIj;Aqr=GL*fd`rw6NnE^EI|Hhp`LmckHsq=ybcxbS+ap((Gd9 zV|Et2`FQ0T=<_Vq%ExIad7zI>I&7W!8tieEn~zsMPraS5HPa_ozHH=a(KcP4RkmU3 z-%Rq5M*H%-0Zn|gl82xfN0R3pLTMi~8Gl!hJo^PxpIrG}5DdI0mGUk*lReN6o9Hky zIX*2qg!W**#wO-4_ITIY%0FKldG>rTU7k=Z_jW(FHf60Y5vQ1nM zhL3z#L`%s9A7s;E>&(|+ABJLUx67$_`I(XHDI?du&C=yM&o)f`n@Y(u^Jc8-b&fd*hmguc4ClQ`;#E|lgUA|{Vz$Syi3kxkKa&iZe(O~eD-Y> z>}KsT3H)+X>#sxi{VHe`ts^y`ubP-iLhRwSGV93iSf{v4We?3+s|Hi9rc&}uqx{BP zVC(F)`|TcNr{q_wZg)gdKE!X;U2%R@IO^gC@~c(xn%Sq2T(x+Y&(|+|0Zr7yJ{o#?w)~>=UF4q{&Umi zsj&@H|E9^Ke*A^Imv5K$=5iy~U*WTuvX&~z1s`P7Ve8D-VE?5-a~roGQ@_zx8o7uy z#=ir`q|2rGxZaULuFng)cjm@fmyy32Ic&J?5Js-=;DgOpy=eM#?)nx%?x!U|vjfg! zUEMlp)@^0b?92;-X1}hg$K=PakX_Id+vqSdIVJ~;cjMb?)qiYjWtY`Wj9m^Klx~;* zxRxm&8SL_}fT50dB3 z%f9CHpk?-sI`-4ZJ+$Ar`f%GY^WUFv!I2SU#;JdW{~fB!a1B)gcWi5#L=*9`hwLWW z`VsW2}H2DFTdqpN8_W z4lBI$k_$#&$on>06j}Ka`iPc^<~<^NK!W*g_305A`+knEy7pxA@RFfd#q~yR_A}5; zM{@OXA(nm3)j>Y5s?_d09sJ9s(o#ytE9q;dZW0q%tRg*bkT#fV}1G(~u9R5@upnYcUPZEbI z*D-glcI#|o@6X+JZg102k$*3yxP1rg>yGSeHUxWHJJC;8Uudc|uO!!)YqPI;EwmGJ z0yNBF`qfnRtL*U!^(#MqH4kSxvV*3lUm`nAh|tvdK({D9_N~o2%-Y2N8|uA=J-*d9 zMr5pgwvUbi#L|@=-2O=E*vqdNI@ZR~r>b}JdQ?yU+aqW?eHD5a#&o%x)bzY=LDMJx z?CNAk^j>|bIZv)06JDD={^c;;P+d) z2A^l}345j6`Hvy*OrOca{MuAI7hQ7xkWs@6OH0i>xElJaA2L@bS5FIDWl!i7>az}f zmaRAPR9ksU)8$zaw$1b@zpse^(?324`$xCoV@t0ZV|q!~%ZFdaRc`!>GY#1tzR0R0 zxjM>CvL_4=_P6o7mHKrCH~SH*nM1Jagd5Z4e9m5z`LE=BDS}e_F>>lLASa_PN|#gl zI5teKVQsaVIo-r5dBmD5&Lf#4@<09;*-3LJ_b@mlgFCV({66gGtjkw#wbjO-%we+A zqI5fb9=6T&DLZYC0Ar_*J%8${qxP|(((PpWf#%Nl4TtvN8n z(mv(;iIU@x2&gAVJT;nYc5G`_beK0aM&q91>V}96oVWI$E!ZWk)ZwI(knj#jb0ymaga9k?RdZC zjagQ)Rg)}q1rujEP?zD)U9oN75^_Y>D+azIIHopS1&VwZ_f=%zI5wGr2Lu@2%&H(n+ zh{J22PU|mg&N7!Y@F#6N)_zE2r(Pw9-LG%=^Dh}T$}J2eH_t^7^E#4i`h{e(ul*9a zQ~Wa`#4>$m;2Y;9rKRl0j2d$OP&chxdyR(QAVVv;=KPRm_I2mD@ng+cE8Ea^A%-=F zx%bIQZubAzj1Gb(&4T3m+k)g!_RF##biG4oaf5d|-R$j%7cyeE1&7-zW%eUR{LdB1~MLf%U@X50dLna2nPg+_$g`c+{ zVEBEaJVEc%(i14GDS3IFiKhplBc8XSUw6yz@QwC;U@7!|@5yiWzeF$P^%mt(DlIu5 zrAXGPal0dr_w0)7Ys4Ep*Y~v79QCND=O4kKVf1|4>Ung&hc5(w+}eG;>$1mQl)>(H zjx`KSfBuK$X3wRMc{Zs-c}IRj+P_a9Uejdl&wc`aOs<)YTyCs5_67GIOXf6YSp z_TiJ~{D%B92u?rQ(~G(_OTkaz^F8n_K~V5J53izrrECA8ZC`kUhp)GE2h|2m-*}OD zV|?gR&J#pB#D5c|DrhpD`*7>Yfrm^Af}(@Gczh0gJvjNrdUD_)lfgT9_)CUHlj-ai ztS2uYG6nos9{y+W=V<>b_?6(~enmq(oHgv4m%!fwXWcgh{}x^C;eQAJGx#^)*MZ*; zevgOa%Qb%unmpDN{04AxwW3)bj?LCU!}$FZ@QFb%XpHA~Y_{fYXWxH;W8Wd4dG@0X zcDMfdH#q(odcTL$W(_n9{r_0{!}s^-(`L;lmj3#omi~zCUVGZC`In`?{z6NC%VfaJMi<`=FoxH+JNHb;;W0bs!naU zcDJw*^;%bb1N{zNY^CVzOF^c!*n6#;vTrz5|D8FFj$O-}c81P>x^*2`Qesz$qH`bx znbz(_In0v3@qX@c>JWYiMZA!A-D?(~yu`|D@Wa4F13A{cVewnfv2qxkyu{Fe{wK@Zx!LAJ- zMxJlG7nHhr$LPhFVq_vuS-Z+!J9p0vdW}q@^HuM{vfibAic6q7F-V@*pY|67$zta{AD={xjO)6XhQ)Ca+8)(qxS$v>Y$|5HD!$hG}! z&7Se^0f=?e|JKrfD%_H4&3|p2nK)eLXwWYz_Ob%3y*@Dg!r-gGMT2;+FxCx%b=e-i z4oozNuV$9^SzzGLzAdwb*gYt%#I zyqACH@s79KO!u z4^8AU{3}>ni2rlN9{o?jp&|Yiqb>jEc$m;ol7634K4L6*5c_ts^j~i7`DZ)$r{J@| zdszHW7kc4D|o@`t=g`8^Qqqz1FpWF1(4w1zu8Qk*CsB@uzU+RT)o(|EZJ%QI6D+2`cAhFM=w(Mo z(?8bzlJ?@&fpUYnHY@8PPma^6hu5I*_`Df8#|K&2+dVl7ssCjV{AO=HZ?o-lz43vV zOs+c}{8~Qmr2VuYtL1H;oqJGUXydnHl5M}=EgpaQkGNL+R!p||{%#&Mb|?iWt`)x( ztN}Q(_P@_-KLDJ#R{U151`vM0H6DHrIB~7`tzZox{J^Zh#IK=W4lWwRVa5FpztM}s zpUkQFGIB{690DPYy>k!|+#Fl6%4lBqlh{LQy zulMA;4jdYa!;0l54zqre8^rdx0sI>1%YLh^em|MwwI^nXPZM7i6&BBP`JJ(^`VTY| zUlld*C%*FT_vjNd#GQ$+iaOi=un8Xhd%=l2#aG2Mv?soP+Saq*@4@eM^UpHyVL?{g ze|q?X;P(cJP1t_jDodYkWoJU!_fg94X|MTzoyFVz!{h%r^$&ti=d;@4onG_o|3~T{ z1;_U5HU!DR-Gi)CPW0N(rv7no)}iY*gHH*vPP^U1=Tra3AQ*>l);*8>GlHx$wz~II zOFn$P4jSi?_pf^yye`NpEcM!>^EzmpSIFn9;LikEtW#tEt)hMr{F$FCpeOruFZb-T z4t$xlPi3CfulwbmeX7B+o9t6*=kKiIzkB@AS$30sD%;rhJtlhgL1)=b_NhF^+NWnz zuRS_rH)Eg5cGf;UZ}V_;#%{(wmB(BAlUtlKfs}(_2#-yEndogrTHfReMEtV z=vUhOA*+l%lL-G592#10R*tak&%D{A|GA|h`jw+BK44#u{&sNqYQ0%;jK$AptO@B? zz*l*%^4p4b4*$mC#6%_ESB$awZN>2xKj#*Qn^XRvM@19pYIIg}S8Ya&zv-tTu(`CL1JAy*~Yx>bZC-&uEty3x|S$sHSdeolSmw&ZRshsTak3AfpR6s-itDIu-3*PkbF5vi8>y*m7 ztp6^&#PeTwaA?SXl~Zl|5f{b%u%ah8G~~ZZH_wjvGKl@x2OJt&r&K;<+mD>!;na(U z{8u^6;uj@7`uL;*8uDM|42OT=`R`nC{3`!d5)1O*#gjez4+e(@{>v?~IaSuh4|@I^ z1`ZARuX35CKdPVCegybnw@w&q@k{vqj`@}cHi|OLtrNys{L<#}IH260^@Cj}j5q6q ztVJucW_oWR0%%_(QV-xwKBHq#p~v>@1HzG%KK? zb&|#e)+t$+edy7j1P%@HuL>;x%dhqD$>0;ovmWI01xx>m7M_2mP(KM=dEP4yf6&8; zDdm4A&)Z`0-?Z`Yso=z=$@5;f_?4|a{C@Dez?G-G>F}9B9A6Jn4-J#&ZMFEgj&Yt> zF%6u!yy6T#-?#WxJv{m|s3$H>p7*iCw|Mwd;M2gB=WQdt$n&m#&Wn#Z)XxByAHD!5 z&%5S)uYWC|{weU=`1}f-Jnx#%JbW?rbHJ77eG5*WH~xK(|8nY~p**h=|0vI!@VbYu z28V|7yvio{uVs*Rt=m5{<9h}8a_D2f%3Q18wV!+KYrvtQbwp)zi(kj@jLf$@usRAf zl;>6M1%L9qiF*XG{htA^v3XwQKDPZtZ@om!h=$4YDi5GNdEWIKJo~)@{tW&lzN%dN zN&MI=;=cu)xKn&p9boBCTH)cZgA;d(ud3D-zp<-_zX?v=d{yOx6JNLO8RLo>;?BfZ)hXb_ z*OZ)?zhXvlr}(Nu2gTQv|9E&VeuswQtE!8QuiI}9BKr_CiaQfuRo$(AceM1{6Enn} ziLa`j4u8bM_W_57;;X6;{E4qSf9}yIW{5kpj;JcL?e99oYu_52xY0VIY9Q^2ue;xk z?N^xxPTZLJLHaR2+;@hD9|7Ll<;h(v{rgJe`Ju86cpmLFKRf+?_ln2=80v`|lP5d< z?!U*gKR$(q&6Ck@Fzbj1^1Sx=l>FJ|$z|ZIBOaLT;rNvN+2+a8Z$^;yhZEyGS-Ec| zG)$g+E;#FmKk#Ebqlt7!XXVc(PaX`;I^w}0o_+BtG^~A|vi5nX)U!`_LqqGV+>(2& zeIB~NvrkWO>?ZqE&9V5y-a4xion<%Kr)q)4AAQ2J4?0(3H?1S87F+vF>*&dk&d@OS zsakIBGi|MhqjM#3p>YD<6KT^>FKe3HvQH&}fB0Upk^KyGoF7##0-r&Aw&9cYp2nBOms|V$`+1e~OyGMN zhri(A8^DPNtvjllTYUN19=;izc+k3|dM}4>^>BPy2@S0~s`s(@3ZFh}_e$bH>yB#f zSIX}z&-VPzd|e3*`MuiZ?fg#1Y9jq#qd-G`ukK{&ulkecSJv*8(2(D&PqjFY6la@n zYX6RNy2#>dYCOMxWM~+_R}n+t3O$5 zFZBHPIT$qLzv_XOKKssb`|aTPRrg1#od3uZqjiUJb*%@K_g6XpRi5m|4PvqS8|GY! z^8TvkHt(;jb@GQIVFzey-C*%MFYsvR!uyG)(?C1^=+V zc>eCVACc23FSPmJT~_}Wy!$oE=|n^8i>j#(_x7>L>5`&h@;}CD<$o{!)T2KTypPNO z9P|5=%CKOkSpK8V{#m`?WJpCtvj|1nrYQ{Xp&uheD)Sj4thKZkQ z#w*3oYmBWCPE1ry1Sfu~8Lt#SuW$1B6BCLn#ZNV3p5o_k-hGm)yTGBL_^D>hQ~dn> zbWi`O;8UP4`)oH{v;OYepO_F0#Sdeej;uF)`#%H@4aE=UH}Uhvs~-Jn;P>13sj*he zdXxX@U?|CcGbj()_^HXIJ@NDQRi6Ex0-t8*_o_N@#`&$h#~^Ay$IwWu+l$X`SB|j{|DoCM1MK;3&2HZOJLRy@896HUrqgD z@VEGU9h~*U2e}?zK|OJA^5Zv=pY_8Bx5xRha$e=lCO_T^&idg)Z+}KQS3$$%$M1u) ze)!PcCsrPU&dQt3JXl?9?emd$p9Y)V2;axh zuzBPNQ=7P zvI&|8u%0Dvy!f%W-7fnkJCWm(2a9jAdbHt`NWAOmsXUqI|4cqSmN*(0B(g`x`7k-I zp<(jjakhPv5pf)n<0?C~CFa`OC1&O9(Z5*ZesgG%E{+M;p`{6pMv?P9_Oy9Xgb{j|$ zZ{?SFS-wqg4h}Higr7@+x5=ZYT0EEk*%aY}!3Pq5tb=NnTby6g$MHAJ&@k~^Lu_y) zcDvKViS_EiHhya=K*4u!?ct-qiEFKcYHA!l)5AxDLqqXfQ)lt!I`omBIt!@cpf8ebDHCN65WTD;{WUR>M-PP}M+T!Swa7p>ZR z{+S9c8u+({iGd^0s*C5}`@x_g|JH1?IBz_O{reC&emConr!2njwek2`Jq;WhX8ke8 ztUnU_HTUG30S*nb{#anvABp|E`!m%~flqVmpT(B`{=bOVKh@CGx=8$M+d15OPOKW5 zq9OjZ$6Njf^!E5K28V|D*XCRP2k@gTLrL+moU*|3uRX=mKky2V|7vjLQhr<0+~TbV zdj794G)#V5vzNo)_V5~T;$Hb}%{~@CWR!>3fmhi4w#N3l#Gz+ALc!Oq+D3}wDRVfV~ES#AaU3ZFRsXip<(jons(sLgT&$f zxIiup4U;$5;8*hI#7|p${gzyqeA?vAHTadhIdQ}up52%ul}{^gt~mw#0Pt@-oH5hFEP3DX_GhCbg}yVEPQ^jO_1#J2I3%Qal8=frCISUPP&K5F0G&@lV&HD$D)79`r%#daj-lF%^m zS?k*W{AaPA#GHv+t-or^Ed8G^^zZ|~iCe{IE#o*x;+WGs9Gfd{wf?F-*W$-|_y38V zq~ccbSv%O_?zwQI{}JHOP@L5cv-mHH;y5FAO#CU%YDZZ7xS<|@Vn^|(IIDH}$#I{0 zII*MnQ=HX~#y-SZyLUYM5Ie-5iL=_V;KW(`E8;j(>=1t@&T7Yj6K5UpnUO@g5j(`6 ziL=`A;KW&nuRZ?AEgFim+KJ%AS;vn&yo;rwIIEpxsQ$Fu(^>WLe({+JSIeU>==Jx_mp4h_5hK!4UBi8C(oaD2|X#I8T4 zBL58Vf5+<&ttqrFG3yWM&swTrs@EQ!wJtI1kB7jY2@;)Kd-lcW(6II)24tVYW}bcU zc?~|1eQH0p`WLqL>@yjBBJHtH?KX>ddCcRF&NbLg_No2C;$88H`6m0Kv+O4O)P7~{ z)Aa+dJv!GAH(I~eerxU1ZH$MbGc=5S)(6%;-M;hegU&V3kbTxSvG(cyu-ASXI5cFR z^|{tQ#YcJenE?(BvwoUm6aA-h3w~LZLd$9ceaOb1&4<6+uGK){dwN~!J7BMp`mq8ZJx!;KZx@) za@M5sUX4GsM<74_Yw(Spf3|@`L-}oO8{2;H{a*k20vsC3Z)=aS`1#&*ocPS-z4$k0 z#`_i@+QqZqx8V34|K`ka{vG<)7{_PE@Ax<831|OdqdmL{IDW^!IZrtI4A1fKT;zfV z{%v}6bIbpN-8>wh;dl8rJQ5eS@bJCB;mi7^=^N}p$iElPi2aMtlJYzL%`LIN4@`_$ z9Qzla$?x)SZVBsSj>O1rvH$Ry{4W3ImK^4AZ~qUU$?x)SZpo1rzsUO?g?uI&_&2wt zt;H|)eg}ikjNgra@uU1Z%3FWnGvjys8y<;K`^NrdO(4I^zu}P>^?Dp1S`*0cX8mx6 zxg>Gv_3`+iHGycD^#gwA{z+o=!EyYtCNS#?vwrAq*AJtYdH5ON`ELEt)6&1JG+sZ{ zLK7O|pIg$^;h%Z@p;-$J_&0rn7#9D_Z}sT+1cwIvb4z+z{$qHFxS=H5_n~w*{7n^q z5@V`7{$=3ErS(hgLze$TmIK9e_^{BVxLz30ow`II->{Lqd6SDzZ^hva-FZ#4NK<1k0!n#(--M}vcI_2a;2@>vH?et2D(C*LIMp<(jFXTZr1Cwlvv+rVzr>?|KloiPKYY`+zhRZv z{vq(GEG+C+=8(y9iheux=pD88D0fFBiKchFZ2vple8C^g_S(H~zczV3X|laH8D+!0^7t?;$t>#lho z{)(kReB~CbwDEO!k!PPR;4eV`y->X%ara-m_QVWvr})Zkg`6CTdq#Wso8ZtOzM8(V zJN${Sdz*UniJ98hO?;WgYCqLmr`Ns@{-%kqrf(cYd*bW9?>zf`48GOQ|LdEBGe11w z{Z5LUISCDuU$5WGut+@ch&Mlc0sb-V$XOA5zXt-fi>iBanXv_&?+PS~;_5nEbj8 zIO~r`?~mn^&Z1%R>tn!Ke@yd!hk?$@yOkd`{X2Q3>@&SXY(I2PLPPcmkHqw%*goi- zl-;mTZmT-0|6?C}{LxuB+UJRjy!Pmf-DIEK6821F zpC`QMSJ$I6G-RKq*Y~vcd2*^}A9P+14eZnOjh|Ti{PA>;emihzV4tRM6j}TH@s&9K z)*lZJjdJqW^{0SO3=;1xjo$~cKA(DMnD>E{8~wAJ92AcaY6A_u|D|b3g~gj*64*$S z?q^V-Vd(Q6`q@R59{n!h&@edPh5zbP5ASYi7`%_gdmilJ*knEJcz;XNo@JJQ>BaW_ zEm~i%r_Fk3@Sc^Xokv;x%yO?iYw7jSF!XP>^asqbxW9k6et>Cf{>1x-`X3wSJu279+mawj&~V$f7cwde2AGLiFQ3AK8POdHAK^r&e5ZZ?N0f;oP@((B!aS?_9;r&=FvF2C2t> z*;gln{c?9OpQRni_0t%*vv`kyIYM;p1#3SEZo2mm_dWCehhZIbnU8hssNmwdANYTP zE*w4b((>WselddfjLZI!60dV(#Kh|dssDFKZ|x{A8d%<4m$gBrwY=a+Oo^^%^h~Z_&UHoQ1zp?eH`?VVwCm1`B*o`-itP`! z?dx%~)9!HoQ+v%9%P$$5Up}^NyK(K>X=#+A-^RF|dB4*aMkDd##gh)37$i5G9VDOC z7{8V8L6EFtpSF(ulREaUcljZGKcukv!eMoa;~+R~N6_3L()S;f>QsG=9Y1y0Kg^Z( zkFH0b^=}#bmJaxp!^H0^inVESz1lMOhR5lnJ$_$;ZOy=sebV*9z6@LODSrQ=d}{dh zEbP*`xS*7J_-$aVj*dE#>uJk*beyrbn+IsWAzL)+^V_hy#lYi3*Bg3@bKShC_ANyt13$(EgYmog=+O1-8En`ce(lT4ic8vCNc;|`Se=p^ z)b{YGRZ!5~{l7o8XYSq5BI4KHEag>yl*4`!x05|LFy?JIFy!ZcSTBC@~DLFva_i;g;y8`QR^h4i;`iN}vMpUaa)11jZ11McH@M9h|m^c3$er446HT;VEg(N3Zr~dv7 zpYpG4E<0RKnHXNQ3qPgrIEuAta)V?a7xU}C{~P}`g0c7?oT+?a9-64Qjg}ZrA0v9>2L@4`txDgnD7#{BQWpqVA6& zKd=8Y?>n868`Rd$RfcJoEgnDS_zkl%@T;a?*s54g!*4ltOW@a0@#6LWXQ{V3B{!(; zvvIqkvpjz5!Q%P9V-znhQLlCz<95o|Hf#x!o6isVwJ$I1UDC%zjh&~+JDhIG4Wi-Y z9Ys&OyjgMjC(8Or&zLXyh-tSamG4Hy|Hf3lZuT&I>zaXE9g`bG<3Dlxt_OI0ng2KZ zsXkwpoXHKs(&qmS%4anHA75VFq0n)p&ukn-JvoongHQQ^YwP^^H5TE={njqX*}G+s z+|kXDO-gq3kB+W0oqxj`>|K{5`69iK5B*%nd@PI-AG$u95`=ok<3ip3&~bT>X}f>i ztef5ju0!p~AL_C*@MF9-n4NoVV_lCvbuB`E@wiZTB=uIeWS!dDy?xWJ+c_RT@`t*X z8Tc_b)Cu$Q2_qkQL|tq6olwrp+~Pc>t|RqUr(~VlI#I;1+uuEYn8r9Ub!X>{&p))hSu0wguKC`rG{^k01F%-LVV6sVJ2BFa`M6G)mrodeSr1Jiy1^vn*e%DZMbxPK$ z?KN?`;@^4vMt}{7_?;B#N8hd!#=0*$6rb$d)eVXH84qe4INgo~bvJ-BAJj4D)iDp% z`Qvm%=tuq{``$vaHci$^_FG~e#h-in-UK#0gTBnib;7)S!q`{(OpNt4AtQdjr&yaN z>(uu5F~48+@%WKH)ZLJQAM!%seXDB@=)YVlh{u{tH|)OJzKuSa{2ANfPwqZ#-ur(T$s zPZ)lRjai0Y&py&n0V{r$6suFRPHihaez(Qzx;pZQy15znt*2g?mrodeZo`u&Y! zbxPK$?cd^dJx9jtXfWg zTlu_P5fAB6?U;8`fY4Vz11mMM_bOLqt_F$|28(^ zy3ZqiokRULHm403B|fmn#w@P?ulRK+?^@yTYjYj`jnU{Sp0rUu{tF;s_jqXcD-lD{@a)bwr2)@q9H6VZfE!% zLft`@pK{i4zS!8FdaF}%quRQzqSk$~_YvyV z?!LI4)|VUqL%Au9Z`dcrm$kanF}YDR{usCK*Vp4a1MHp*`p%(V*o?THvF~*19ueQ; zwUCbOyM%hHTXLh?E{WUqd&jfyLa^x(zoN*WE2$T@Fm7k~&8Kco#IOAcf~8+I#p;yY zsJ7K{yV8@r@u322eg=MZ)C;SK+Zldqs9PEHGyg+D{NAEiost{X_N};G={+95=fKuv z;P)Q&!k&xU8Gf6otBd)aBzPk0)+*|iGYj7yBscM#LYKoRc4qd7?1Hb-_fv|sX>y}v z|1{=P`k|-q$6%W?==%lr!ak1M8GS#X?mero*%(y>!EaMQy|rm_BW*d4jFsBzpKLmmy89yg+Wr~#lfA$XXMc35Zax)sHFC7zdaG+vG&i+~#0bj5 z_oUHZH|@@K+cU_qx5dEYL)Yh0l9Jxk+sgjGOg8*4;N& z`~4`n5x=gk-{kD|Tk2`YeX#hDJ&&fKi}aHXIFFA0x5m#KZqmH-pSF3YoSN6>ijisb zWgq5=khXunYtvB?IqrjT-|%1Nepk1mvhw0yU5W-8v`vt+*QL;qj?me3T--+AR`SmQ z^_lf%kX)YBw{j5~S6<#W?^NW`NkQATr{}f1qG#U8=kBpvUZajSZOZG@=`1?!|93it zqSN7jr_)7rI{xo;ibUu5|D8@((K+FNr_)VzP86NIldkA#qBNlQ=Ik{V{~vCgdyMIq zmvK&9uAe2p+avpOcVAcimU*1mH2>#kGkYWaub&`$NqoP2(^cR+S2+CyKEDo<=ReH@ z<=s7ef}zo5I%DXj@4y+ma|V03`VGIUCSOTz&H`V-%X07Z@EgH-KkxKX@IAoSfdA3M z*-zN?TX1CC%s6p=E%-VQza5<4UroOdoc!wiO7K@b{BH1Dz_G*TX5bsaKlO0(icP#f zclvGM`+`5qFnN)OKLCC=_!Hptuk&97zuv7zQy=kg=x*Y713ZtB+{86Jdl8(v)Wc^|KOOv8KA#331OA+c&!zqeaMqujD#5P= zf6v2dvx(o8=>OJiS^`e~cj|vVoVrbO9sM}I5NT4wy(AAPY>@WDSl`JT_gYI zBf*is=QgiBGNG51f1{;elI!8ngocrS^ReK_Uy|qHv_UV+9~(%1ZY$VPU;Jeko|}|? zHn+9(d-d}07r{5$_M6+=_Ps9f@IM(E=KuC=J^}o?AUML?e*^y$cuV-7%JV2s1;OPDJ^Hdc&ka6yFn9s@9PrH^{x106z_H!tB5?L;?pfyH zAAr9FejIo)_+s!EJp7;F?}8)S<`VGb;2(JSXW;zq<*`EWzTm5a;NFCXe+m9i@Im1H z!7IQI_VBO4KLc0)It#o8{CE%l4*W~(dqR+te?IZg_^{}>7+0TX+|c-tlRq4s@nKOn z4^M)B2VM+*6*%L=;>8}`48B?5gTP0E)BhJg|S=XtGszN>$&Jj}yS06!L-=e6?ruKu;MlZST#Zx7D% zTKRle|5!cS!%qc2f%xEgt$e<#f2^+d@B;8o;4Q)VuKuyEuZI_bp9+33IN#Mj)_LQv zVxE4Z{*jZkGsbmjXnxJv>u1>KwjijU z9O1g3nS61mnU|A1yOy(8U%vA^+DSZ*mg#x3&6i|)-t2F8eR|NfmE&{nd*)1dxg)vx zH};!(-fZ*#;dwJXY{s#(=gs~<;=Thut0HUvQf_D>D2g3}6_l1xL_b?d0z@H+NkFm1 zC=pSLQY>p@?OoQjpzgZ5c6V*-uD$N+x=JS?orDC0goLtUcjf;)=S+Lwysq#WzW@Aw z^S<|Qg*#HdOWCID97J?3eG!c|7w5IX6g*J8m%ZWsHYs z-imVYr6i2YXHJjOS}YZ~E06I`JoA3!8%hiF@=N;&{~0((8$}{bJadLG-ZsyS$I0)v z$Tv-xg2y-YL9;%1bcgWYBa`laPbYF-0_;|ilOb}R#5w8`Nok(+<=fhQ$jJ|D_A`GQ z%E{~=j_+qa?&)OzkgsHXPkS;&4(95{2IUpZ+uPO#_B>BLLOHmlO8KuLQwLl(F41rA zAm1a&Zo#PiJX2SXBN)Y z2Bn$hN=NN(4di@`a&HE5GVmxM<;+K>tZ?E=IT-)Ud`IN;7ddPzww;k?X&`55AZH

As&v@;F86FUs|=4fs~#^qY6Q^?P1^-h^+%MZbj%zLgk0Hg@_gX7FwJ9@P)6 zL_fcNY|ZuLEjzxTGbQAE;Q6ZGN(SEtFHrr^nG)LP!wX%0mN<)e0i6AR^0Vae9iGe2 z*qZB$-Sx}0+Usvk=g-)h>#=Kpo3(ZJJ}-usCdpxM|AKXDu76`|t}jcHTVB75eJQ-0 z&(Gbn*Kz%2@QP&bx4iW$-$nkC9si2$^_6fpHah#?PH2@IU$HgUv;RN8lAixP|C*qR z@=7?L|35O~@o%L2E7+RrYk2lAhm*Yb_`Dj<^M5jaF;+>*d(U<3|LoL{?e%rZDPKD; zS3$^Y;q`D&zrel@-T>DRH=_FM;f?A)d?o%1>>J=sF8(A=Bl|{pvx`58(}*|0TU`7} zoJPDE-s<8{;xytdaPmLx7oB3>%5m~P?H8S5-p26`+kVk0=I!uKZ9i>|+TQ_Z+?M_) zI#EJ>Iyv60?MJ7GcfotK{pb|&Zg{U7zhsKcO!*LeMD;^wO2~)dqpBY|M|=c6ruw0C#7E)d=*Rq)d9a<|2In7xlm8#~ z_NM|q4k!OV{Li-Txc&(^`TyY`?!qVG(|rHl%r1NiK4ZVXZ|4uB{k(rg^_hmxs(xrC z`n~&J$uG)h;B%@UI#WVE3!hj0Ml$#uoV{C_Uy9C@oV|S?{eSAKwA*>XgZOivf8W#o z*b@G|<&VLiuzHH_QgZcK{yq59R!`AA=1;(XVD%K;WBxS!hgMI~J?1}v|JZ(?q=o#D z^B3gw`XT(^lf1cO$xF^q`zs%m_Xw(;rW^}kH^ zUht8f(v-|;CtZtyr1R8aAN5LOE2L2;011ck#UF;TralfhQeg;pI&9z4lmo$ z3tMwTk=0Xlcf338-`JWPimjfad(4aAC00+-J?6!5*8k`!y2l)iZYWbd(MtLU-F4uuc%{`(bawjryaHb3^b?&a;rT1!01r2)&9*mK*{6#hEiSwuhafLm%(e{_1eGZGk6_b_y47x zl(7DKc%$~`?`7}?c$4<$Co*^=ob^BBqx5?zVf{_;7VXbJ$l%TJR{FEwpDJYjyExwC{3CvhcsE@0zxYwP$+fQs-lx~cwaE2d@kRN3PTSuL@7L?2 z9bzBwKKOuMpXS$q_rnME`ZT`=d;mT~{LA{LCZqmA_^^u~;!H|-{vr5?iyz`F=ELw& z7eB;V%tzp?|8JP#zs(tZl;f=bAAZ=f9s9zZK4Wn5Kk*}R=J@{P^c)}OIQgIWkvNO_ z1jot$#E-;T%qKZMt^UCm)<1szQ}7w}4}PTNUE%X-IQ`zn4}Ofew0lndgC8S43zzjj z{t-Va=kptlk2#JnX#2+<|6lL1{byYAHMZsk*8jHs6B&E~zNGD+%;1agWofesrRQ_N#DR|4TnpF8#-~Zwz&1Kj(!pZ+*)N}2825*A1|3B6SU&!FiaQ6T0{Y8rzyai6% zWj>7`t$%{+Yvp*m`UgK!@&e9zZ|qS2;Kzu!!#mYK_%Y%g@GkXFO^&nwuKIPtyLoyfXh0KTtwG$Z^gq`Ahr|@ga_nsJ{3i;=}M! z;*ZatWSy#fUrxUf_?TWF*CN+<>5q~>%kfe8xLzOa5c`0S!6)?kRKI|a!zcCnRKI{v zz^AxA$**%6^-sd5dHUhyYLzK92|Z5{+-x<7CsOEEx3C| zHEjPJoc#Y#8T{D{`+4|cvbX-fgY&23%L06fbu0e4dRy%;lKpXwf8z4SW%quuYc#$a z{*LF9cK8x}h4}vK#9X8C-Edt}YHKR7w&uoF_$T0vuKs|p@HcC4+Hp-&2497*YkUw3 z5+8y68hk_JgE*pud>y{2@iCskH{e?uAH-2)zX|90KZ#$7bLIQ&Z_>W4#Iz?||BYOK zhvS#5ruQFWYufj~xxez7&X{9s+V{c#0^XIu_rUYD{j^ou@7Is5X)nij!+E!_ z?Z4JPYueukC$4T>$>5AV;jQek;e`)*${9gF`;iBJMM*Z)Fe^B4sS)9S&55LdZa~>(-`9BE1 zAO3CXpU>d;!9NOT-g5Oq2EQNv2{_kJJEes6f0W~&hS$-)!VFH_v_AwV&aQD$5!!zm z{;+EwI>hxq1pgwu5&M!1{xJN@aN_J5m(9ZZzX<=T#vidJ@fYa-W%$< zc0RMP{f9V>_}Af&X#5eU5&tIqJ34Re%;1l}zf1fX%XaL^>l$C*fj{o@KJx?1FZjCT zedXVUKMDU5&&7;7e*UQ3x261X_%qI)^H}@34$uBc_`f)N&g1yGp8YfMAGz_LvEK6Y zz9I7pt^Z%(KVkg(YyNw>@&k+uz*Q^a2lKb`h7@0NK+#9s@4gPT7vSJ>gN%(ee?_!|@ZxhCsp zyDmQWkgSVUpEtnY{)ZlaBm6BIzfZdQ&v__~Uu?}yZ&Q2zR`xy4xz@9P3;ayw z{BHT_9)BDBY~}neymrmwXTr}@&hM6g%;RUn$^Y`+r&c#B$UEzYvTv^KI}d(|%OB(l ztIs<=BkO+U7s4-d`GY)T^GCohfxpwO``I6e?Jt90;nw}^55)YP@T=UqpZ$TDUjcuQ zTle4ClEJTnU+3bFIJNN?T;F@(H@f(fIHlwT{5m+}s*Il!rxCxA6ubPr_yV`Dq5f1AdQN_p?7B zCGQ=6{U_n~x^+MM12M;^H}G{ZWp8TCbmLmGP z`hNockX}FSq=fv_@Q3yKX=lVAf`3u3pLRz4VfdHb_$1?4#J>ptD(~g-_8o)k`!f9N zaPPT@fPWSKO}Lvo#r1z3{s`Qj+WrXJ_f7bB;4Zdf`$yp4h5uo$g3$gu@W&JRzCih2 z!Px%0@F(H&-laz~_~YfZFSa*H{=X33oxy(sm;B!h@5$glh5x6<7qKMq71aNW#2mm( z)_)R*l$4jT*Ycv|CBMfS`AXLJ_Pg#~jGy}5=ab|`ON`@EnCEj2b6}6gA@NE{>w$9) zbAa*Pj#I>I#999z$R`fje~|vBJlBt~H3te92Y$u=Vw>_erSk-A&4EI6;Qc83+cP+A zI8X%V{V4l8GI$}J^?@Bn(8TKG*UyacK#A&vo|L>ZeO?SNb?p~DBQ6@0x%P`r5ogAC zpq%zIPmul^aeQ%r`~P@9io6SDhv()A*qQ^CF3yN4%isQN8fVy=168!2I3uPUzdMaH zu{}@?C(ek+m{-AT;KUj681rg4@h$qHv(@kIe*HBZuXFl|&Xl}>*TU;nzmg1I2X9dQ z(3uk2*TZH1pZJkDQ=Y~TUd5pU;sC+(+?%X&WI9q=yV zhkVw`btuPE+Wt;Bi2mMyic#6c1HHS z@P2pw($0wY!3VhhzvKE#avX2y_4mUE-8_-`q?Ek3J($oc@O4$Ah_>{Xo+7a_fIQ##+pU) z&^fMuhU4u2k1wOI_P?P0vvBtR<^65@wf_Zt4$l6+ydM&s(AQw1()XNW>@NLF7 z@&mcR@!$3G1GWbfIQfA*67y}i?Eg2zt7DF>IY_^<;|p4fzHjyF$JQJqE@U1eexQVW zADp-YaqkK-Tpcr9E%|EC_uTRmO}Z_xVr-PSMfAKdX@J-kslzYG7PA9}n2-lUx0E%(pg z2ybSc_GX^HvCU8NDp%8W8n)&j_y6&J3VDx()u;S}@_dBG4{?8x`~P@9g}leY@jE@< z0&h!x?aWEuuixYN8$OkAf0Np`!rOU&)IIcH9lzet%=?dacpJO}J_s*Xd!M(%JK>}7 zk__Gf@6z}yrTxTTP=6=9TjNjTBj8=|9*sYZkAQc>8P{z55vP=}{vLQA&%g0ROv_}B z^Z&H{z3~3zl&7z@%-O#=c}0%*!3W?BBwF&`;PZa?AiQS>bAF!>z=s$=ce6*=gTwHa z)c%Y|-l#q|Z(bbL*_%Y%W@G13APX?caPrLC^#!*UG{}i12{~JDN*$zJ~r_VHe zHrad5mpy)(Jb$G6&A{i9)h~ z9!~y$dTSTH04M)H<35>{KgtX27vamQKU$0a0bhczsQ&mVvR{U4{ue(*dL$UH_1Nr1ok5Sc7jQrz}5cnd9H``o}ta6YkC(^9}eG{O@v!Q*@EZ8>U3fLT*7*lNTK@#~*TCzXf5eZJynxrj z>z#kZj}fnfH#q-@A0u85Z*=|@Nw1G_2JNd3_hXp zO+QfkG``2-lf=iRmO1`DdgBPfO@FOL(&xaSPfAC|( z3*bfSpOqZX`3GBbs9628s{Ef*|6pqlvHoA~u}psCy~gLo@X};&-7k0HCGax%Pdt8O znjf$=hsxdgIhT~Y*Ss>#57?SR74WOjcQS*Q!zl)egqFJb4YuYG>wlTQGLA{fdsS)LKd?22nst1db-eg{>G*`L zIn<)#(_98`hPUeYG@rp+;BBfuT8sWc{jKnJ)gM1mLf!`NQ2n)k1@`UmPSw9A!=AV} z#Qwjmzonm0r2aJiJ2~E+obseMzbyV-x<81mIn+aZRajeR@AGbWFY$fJF1!ccXX}^i zaQ5e<``jz{`&s=oMv67mK3lIn{e zBEAU6xw3yHeu(%I$5*ufbmn;4f0p5^#E+N1U-@rd|B-sh|4-5eEqMW7g|q&zE7`$G z$k*Vk|EXWDLrUH&Pk8-jo#U+kpZuz2G2eib|LY2N;hS*Q|L6Ue$6x97pRL3kPW1fi z_HXiv{?Qwsx8dafC+|<~eU7a;ybnIH3*Q6JSO4Nm@o!+i56-pQ{NywYc|N>Q{YxBB zLS6tbQvVVM5if)nYyWZA7}^)XOXxq=G-sddKiHbX~x!{yq)rd|E77*6{aw&pPTU-nn%hf?xhadFzeur-It|F(b4X7CDlmG-Z> z3|(=MOA%{Pk)7!qyyag!k;i8{kdEx0l~u;oCRD$^XQae-wE$l{}Kn3kaxj*)W0=?U%HTwFaJG{kHE*^ zuYU*PkH z$1U68x%C0I=I|o%@lPKAK)OD_)*N0+lCDXQA5Z7M*qX!3JZJG$?w|Rf{hPdB|GlI* z7e7nz700C>O5RIZx5%Rx$KghK`8GH{sAATNO{r^(mo+~**Ua|VDsXji>hm%)iejqwh z@&fw;c#-OZju9_}7pp$#81W)_iN+^7D(9-)_=2rDLjITMNO)ev@|V0X?Vs41BW2v5 z!{^I9&*S*DX?$U8j+8sj?~ea|8eiC&BjkU1j)&)cVqOj>|I2ecJns|p3V4;%51nm% zy~MAdNIp{S^b?&ac>%A2*Esz|=ZIIsYn^_gbHr=ly8aiPm8bgE!pXbhU)o`>@6>N4 zZ^`Lf$MFWeKH4Gn0k4NQ>h;l%h&RBS^!jQtIJzEbcK(%iP{R6~;N<^@+PTkmDuXw} zTjBS@r!#m9ybb-GPdZ(jf}QvJ|M^b2?)yjbU`k}M(oPOAv&T@Bsw8LKC-sjW&hpp+XaMvg85c`0a!zcYe<0_$$)= z4Qx$kAN=K(#k?2Z5C6kmcpsene}R|3_xkns!(IND>$LUnnMtD-o^8b^swze@}fv;J6IZw=2 z;pG1(U%HF^8hnHO!~1vP>u~w}A3w5J?CL+m^WO%1%k3W@E_a*{vvT(rV{1CM-TpEA z%+@~O`1NSw_Ky$i_!RJM_#X8iz7qfW99wgApZX6!Q$oH6p0EDH&k^4TFHryC=ZNRS z3)O%4S$WQX*qWn7s{g9;$<%+?nxn=Ed+*S3h+*eonf7 zi>*0YX8kL15c5)aIrV$@$DZQbm%%IGnw+R0FYk$Te8bipt<>|Excc+%;XN!m|H9TB zt%7^^9|XJ-UJd^*Yb!tU0$v5LasCxwihl!M4X<_nl{kp(Yv6UxzY+%#uZ7n;|4JN0 zybjL$|LpiTp26$kjmh3iF1KvQ9poI1v@GjLCKSaC}PX3qqh4eG!Y5(cscn|S$n`QRLubxbPJEw0qyca&d z3-5vVS$jE8Y~Kqf|3C5RUF`ed`TUHr&hg9B z@ef;bl>9HBpD|9xdmPxSssHe^lz@-I$JKxMIpSmR z3H2X-j`%p7{BQk-pOvTnn}AQL{=LfI==l%bj!s+uiJxuxmCvW(-2Zo8wPW%#;M4F~ zt$)(}&3}I_{rm!3b9B!7SK`2yfX~9`slVJY`5Evz_yYV@9)FiNe$T@f_53sLZ~l8< zy1vBL99@Fn>)HE!5xxu`-i0s0SJc1wQv4g#zYJeh{}KmM0=@!YQ~weN5nqL`tAB}u zh_Asn-1sNsWW?9un~Z;_JElDMd^5J@D4+kIlg=-a{~Ax{@7S87#Pv~6pa1&ngw=$O zpIeE!S?>R5e#ls8%l6m2{c5g0 zj#+*|+P|&8dM(U{l3>zx1av-Mw4e=VH2 zmi=S#vy_0>alFC#Py8J5dU&JrpZGcA4RG?m_)q+-JoR5A$D39EGUXrf{MQ60|KmUL zv$OYkGspS-|J?Nc&*XWZx4_%9e(gWc|3NxFVry=0xBitlaP|AV4c!;^e8kq=+@G+7Pxw#wuHqYMYU2w_&_-LmD_TBJa^)J4Z{u%Hd zc%S;0IFJ(XUUiD?r{^tKxc>QYxKIXW`nK1bh-ct@`7qh)=<1RDb*w z@oD(1_AmOO^0a@=z~_=vzQ634{oBs|KZn!)iLE)t{y+YeIItz) z`S3#OA9GB82D|`X1pjM~|6w}*Vrz~SyYq7{TmEAu{rm!3bF2jJjlTgehLiul|9o11 zz)Rp|>R)^*{WIXD@N)GpaUdn&W$+61FL4m@ayW5o$4BBI;uUat{-5zt#?gpZ!mAk{ zA8|~1?*1BV&9NHB$7ei#XZraUw&qwZ*1v^Zzn`lyOwbbDv537q;eD zy^fEg%CAVrM{Lcp1|1*O$Itn^9^RRvc&D|O z^Vkyb4mkP$`=8pS{!TdS|8sYe6Mq)icfosfd|YyMY;Jr0>xTF0__(b6v+4MVtvS}G zOcG}CEx?_A@v`Aj`$#aSpCD`h1k*i;vxG&#(RK7gu`Y<1~C0{^x1^ z0iS_O{{PS}d=@^h{>7IvJ_h!4@CEfRaUdn&^YBIWFL4m@1vqglp$3@DexvF;3d@vw_rq*qSc#zpS4b>l{BT9sjU3U1e_kW1Nh6 zDZJc`e~gncFN0U8|L~RdpI?7DoNJf$v-nxc&wO41uTuZv=ZIIrtDXPE&k?VJlmEqk z;%DWl|Ef7&tNIrxKh5)B4ZP0!PyFoceO?Ra^Z#>89h09w^LZV-LF=z^f3xwKbo|5C zbTwN4N*ve{@CJAj^(&J<2zVpB8J^xhmTa7zj(^yit`Qi97Md68Zx(2zwg!}h-51uV6J?Z`iwx(;yaejBaF1^19ThlcR z=lyrQCokqh@Dcca_;dyzhL5WM@Rjt>6~F!w_?Y?+KT8StD12P~ho2)p2A@#>;pd2t z!}a+;@w4)MJNviTnyx9mKW)YFXTIe5XA(Z`_|84@&-`V2{~ETYi~KM5Zy#Azd!J9k z$^UZy_K~#=J_Daqeb7Sm3F@DPb4az%6cK5HTyvb9~di{F|zM}W1?Q`}|eZh;bW%#P&)MLw2w|num0$+o#@%d7I2497f z|KfIRMtl>#t@@#J#J3W2T<`xAot3Bh zZNvA_KN9Zm`lj;J()WjAYmV=OzZ$M^Iz_w^PP-&O zh)xl&;<)C2(MfsQ{%Uw_a>`Q=J7)QZ)A0pcbG#0o-v68|`@9xj@9r<_>~?i5-;(AB zY|U}<|EGTH)&DzQ{q=D2KV0gu<;j0f$1iNn@g{hBe?t=RMtC#*@7L4%1KtF0QT@?c z`d`5D+woS_A3sS6cniEu^~X;UZ-uw3{`e{4ZSW2qzqWInUh#hWJv!K$ z>C*x4a-4c>dGc&epH6tU8{f$TG4F!+xbdAl5c6($uj+#qRv*9q9(bSX(~@D|3-4Eb z&{0ZoeSPo&)dw9T-VfLPf6-BSs?PwN{Qt@S!}|xzl_#D)gK+Y{aO$z;iA7JJA&!&( zKRJrM`ZwUi@KN~Rz}3G2AAyglK4>BO1e|)0kE=fDC?()y@Cnri9V0#tpHzMNGx!9Y z`~PMCPjpoKRG&$Xlm9>E&ENQ}$F;P?+M46!|4-@IZ0&tM&EL$zS8UbxM_@k#pVRi! zR@;8xein`Ke7~@K53wx)-vcNA^Zml|J;X65Qg10x{m@GE z3+(gZT&;~Cbe0nE0yue1_Af-|h!?_(RX=o&coAHm|C4?e@nU#sa>{TC->*E8!9@e| z|M2fS7TK4=$^XNb?83|76|Vj06t}+|Ug_E|Iz{zYz{xApe$gr7l^myENd6a{B3{Mu z8aIB3P7$w$*OI^e`0)K-11J9vJJZ;{7Eb;jetG%_f&c2@4cdO%8u`B--l*+ICn&zdD_J4eH^LzxzviO5Eey}yS7BIgie_gBo4|qPj5RQJ=s(%As z059Tu;CMdm+Cq2!fEU7x@elo=t62G+seiCFx0bL!&-|vVMERMif3P*TlK($E2rtdx z#K^7W{}0p8`5eHOMc=*@UatPZ7c#yCybNBU{=tt@0$vWURR7?|h*!X?oPWfR5wC<- zyYXB6s66#g6}$%jOran3SYGJ)ry5TFANvP*bq242lmEw-;58Y%7S8_v{!hVcGk6`m z!Obt3OWN|?;dFk9t+}<)%`cgU#=HT}`d{Xk%tK?|2yb@!<0q?sP=6D=#py48k`nM{ zc&pQ2{1ovPc$?~vpCaB0Z`b+7cm{8ScQ8L9j+lqq5}dys-U{``(67*r-=8#2kiV( z=Akj~hY!-eg!a{D@BujapZTTCLu30vIL0zQqEp=dA&!q|`_V~CaQ(yZQEh*Z#UUSo zk7@hSNlIWp3g`KMS)Yqe5g+6Dgq>f?Tylr!=9k!-TPNN8lDVYgul2^K3HX$oUosDk z`6Qh6zsxV0hsJygKBM}eg^drt{%QEE>Vu9_zU%WD_?+r9VsXf4;l!Ne57ALdU_Zxk z^1sY4WgJtUj!*L(Uu1kCPOjDVJ+|eIPYduRxXiD$eF0yDv;H4L=W9D${Q+NslmGYM z2k*?_%kWj~>skN5Q+XesA4n;&w&vC~cpLnR48F?WkpIVy!*vbum~X!Z-%$P0TJ#V2 zI($?0pUJ3y1HPsD<0mPB{U&@{^~X;U-%1Q&@8WYTgKxw4Bzr&qZS+~s@zd;Yv>#j3 zz0b~n>^w=1Kl(tLU$HgahoU-Dre;@q~ zKHrw&Y)y9s{MGh|{SokT>?`3FyYLElRkHW`m+itU;nnzu`EiG~f8j~bKUHw{|G&}= z*Y+=*lJ+lbO*i?U?-wu~+Wzl+EnR zPpQ86A>xzpX&v9Se+Kqb@R?-q=YHvI)xOC7KZ(C-{>l3P`yPLbH$Ke3=k)ux=xZO~ zTE6uh-_IpQ>}UBmpV<8g_9ATg)?cRk6WE&W1-C!JUWDVfr27-tnr_zr^8H+VkC!cf zTPWYZ^?@c^{{nmoPV63Rar{fa^7ta0_5Zuic1(VL=^XYacI=nnA9QtmvE1XU@O3!%uN)pyUg+^PIM4sd`zH?% zJN|`jkFUcw;kDWehf==q5xM_CuYW5sx3T}v z`z6g`;xOXd@ICN{;Oal$9$RzUK8ik3D0v&vAp7^y4_;V5w&u11jqi-}V{2|J z)cDRie*wJ6#kcf>sQyBDv3w=l&+wer(NcCHDQ1=J2BO-;n!%l^4THY5 zm-^>#zLV;Qt+}lXeh@z5>;qm3C;va)16Th9ybNC9^h0N>U%<=Zl};P~Woa(|!lI(P$I-rq8q!RgnxHNv@nq*MD(VBY|5QvJ|M;xFKh@MhHyouvf4 z3Eramp|g~LH^W<1KXi_G3%t$6pXeO%Ryg^e_qUkNi5w^DwEb;xKL3B<%;eO^+LX7a z{TEwvTPOU@@OI^wdAtKo{Dvh>|J(iX9esV?1@D2&{`ii*KJSM2s=jDx z_4PS%eOsUEiyx#+`n(t3ulnMLi1)#{Zdo6SA0pn*asB*X{1EX0_z?Pf^J~tZ>N^M@ zPOLuYXv@RLy#6}`C;y8+=os^1j+6gIA9RfQ2*<}%AG8pCg8E0{9ZHOtVyui*sWv;oybNXUyZZAwudFnFmzgbgW zCGX#H<0rP}_98g>xdol2e9q^E@M8F3_(lfjOt+V)K4@X}@$HM@rK%4)N(t&OftNXb zL`NwBFNK#oeMHBIm%%HXKB8m9%i)#D-itoQ=T9krWv=}d@GAHD*DdOwi7%w{S8UDg z)wG`(@6}wVl!;@WepT=qIQjQ#t~27*@LD);-rnv&FI&}^>dwCf2tqHZ*Os*@7=Ouaq`e}o_@{n z*2I4QV@IpISJTXQ?>|K$nxN7^!YE4&@f_}I~&!Q0>+svlZO{5|B?-wy9o{q*_+ z-U07Y{m@xTz&qjHsvkN>ybIo=`k`~gyWzd$5AJ{K=*{u8|MkH8Xy2vm@2GzsI>Xba z7v2x&`>hVCe*)eIAAr-2LmFQJ?}rbnK4@X}@#`Oe52-%rXs_SrgYaS12OT3m1Rqg- z&@tk}aNhqb`}d+_#78(jhCX+3{X70S!|Pw8@Nx3P8eH}N%rCw88iP+H?)!^qrnL0N4IC?%88&?%1dLp_S+t@ICN+)o&%PA6s)rf$E3OQUd#Yc%kZt&Jizw>-t}G zj(8!Q^*`S~Vh;D^cuqfT%^f9)y#LW0t#JI)i}HRwH^0Ev+))bu3A{3cm%v&7^L{;f z51%c8eJQ-$>4T0|pMaOaIj_vWL`NwBFXuStmGyz>81V{@bKc{`q39U#N{;LMe?`ZL zSHao;=ly!-XhV+EYHfctocz!G;mpwm<)!j`jPe?I9sFMSVg|2;v;Kc#7`~Lj>)@PM zKA%NLr;lHMJ;xhWA9R%RX`d69cQmO!6&bt{-mLndqm;nD3EtxRpXeCzW_T<5oX+)c zn7_^lO86z~2V%%HZwrPB=R7 z9-r901CE{5kH3-r_bI>rPB?ZpzR+1pz`Ni*svkN_33xZWSM_Vk;63m@)vq~&_rm)b zzkbQ}59WBPUmtt`{WuTr+Og%6PkH+F!v~X7zQ4@p8%4@Ll+G`(HFpfbd4KJ(;tW0r zABH~G~a8bH_C8zZE|1_}H4K-xPcX&i$*$W-|CR zd=~y8_-qEBfzPRaXeIgu_0PgNX5()p!+s9Fp!%V+l)!!-zNq@4bHo?mOR66_M|=^! zjDGiV{mVI?>bC@6p?$oOv#VM8MV>yy-5sm&DtJoVpeEG6KD@M6^uog-cZFH!x_IpW3eQq>Qgm2=hFz7jZ}|6j@a;HEb@{&D;M zO68^Sa@zM+zQ5R@%1sk{$@D+TKcEx zC?()69B)&7YAg=Pg+Bx1ye0_=QFL8YIf2QLTwx*|x z`@7KLCXKI;ULns{YW#J=yLtYW`R$QuXaC@Td-`_4dmN`8TORxePv35MFMJ*QnGD_o z??c}NKAXXN;r*&FT8h3w{eAEO)wdGvHYl~&oF${aq4mW?Vdg(@G3#*TB zKMtQ%eb6zge*!+G`k-UPC*k;A)(4_v#HTnuqxz)RpXxIWpG{5~{}%5@m~r+G{KV5| z20rIF_1N;j!=65~@Ok($_8K1npMx*J+21%Ymtj8-UsQe2Li7pj7vM{(4?0Q-_#%8+ z^+CsoFTqz-A9Rd3*WJVC|F(akqw-WA(REGV53r*AfTzzYeBE*CvE_k3^7L7QZ@~F) zR~BD~Z^EC4uVvV8z_(N%w6Oa4^>4zrRUdSe5}bc4F()`C>r2s5O2D__dsH8Ed?Cly zoY<%OtmJr3A8gHueD2>bOU&_3$4CB=`*(DF!q%K9aGc+58ToL+U%T-OTXUii{zuq% zW$*%c5&S%OcLwK7CyG@cv=DuQ`itNtst-C!33xHQRP{l}h?l_2oIavs#7p7jP9M=x zd8!XBJyF5<&i+l8>VLm?e*w1U1o>a?KfQIu+28*ud4H|yQvoOc3#T4i?(dfO6DY6b zc(uDf^;V6qfLFn5-2JJyYJ3H}8eZ%4LuadBz-!=jPCwCEO2BL3^-jMNB|=}o>);Kl zA38@|+SRD~p|kQ-zXmw@|303NInH%R`N&gg{=?RsVE>={mrVDJ#mW0NxPNI!pC)(< z{GXVAE-3%37oW{=*8k^xnfo7h>_6!77I+){!+gH4GS9vP-UUAa*XtkH;`ybW_I1L$;YZ-h?)(GK zdb|tX1LrzB`jr2Zcm8fT`~T;#KXeE`N*VaP$9v#?aQfe&Ddq3->hFcK{y&HL@8J^V zXL-C2J^*Kab+}*o8$8|*AB58nk2Wg*P5FKYjqd?Cpa1jzb9qm?E$@BQ^Zy`x*uMW) z-V^Nj-+FuqK4Ra0DeuX2{G(p`hT)_3{crM~ILG@vJ_2X|pZ6n~t{&x`9v_8|bN>eG znYeD`KwKjPr|wX z?*W-VYJB#e=J6>w`Tv23T;1~X&(HGsG<+8RF^`|&@fr9WT%V1XzqWyyqUN|C4jpegV$<|AEUqe$eBK@MZY< zDZlOiczg-I0%!l5du?pFc9ar|Q*UxBZ=`xCph|M8x6#wWeLRrtEQ zKe2n!*&n^b<7@B@dw-(o*75&vL&B%EYQGNOwD%{PZtcG}{a@MNSH1z?;{HF@H{C0) z{u?j%u5T00`v1Wz;j7Bu?(wa}+?l|c|8}n_f1Ss-;d|ipU+!bH<;It$99wfI`Csl& z?A~zvhUYxamEM^Te;r)==M7JJ9Hs6ofV1Op)jQPw8y?Sx7s45_uR2HhXFOg2FG}`| z@cHzC0p(XD)jRrNYwj#2fBXVI$f$vaH~72=UXs}RBe{>#mVg(-OX1uf*}a{?iQzlT z;13ZW4u|!Z!pk*()^Ps$7o5KgUZMH3HlzM>c%|k~&2Pc=Rlut>f7WN%SHi2&hrc_Z z{tfJ_;5FRe@)f;!{sZURXkC0^YwoOd_xE<+raTA=U?K$`nS#J zjd0fga{uOSB^mZj@D}(%cxeW2hPT3d;AI)S1>WZTOB`7L2Ip^uw>$qz97qXx8@$8$ zSK=Vz?eI?LUx|Z=cfh-xe!v*aq060;|KZf*`28O5<#@llKlC>B|8>7E`_t;*KKMXluJoS&-~VV* zkmLRELG<5?{u=-L^AkL+_SoJz1izI0Ht5bD@Ig5FpYQ)QM}{)^5PXF3#lVLhZ?*SN zYyHFUQO5u0;Umf?z42!RJ_aYhlgn*s9rpMrT=GBpoq2%cy&fNfOa3RnGY@dw-v6oR zABRi+C%-cfaJ|W4 z=i%gk8NV3^Z2!K-=L;NP((9kjuwR5P!^t1qhwRSp+b_Xa;C~3uI{z|!Rr@!6S;p_+ z{44M^?ca<8QUbmTU)TQKp264P8`{4+GWa@tQ~URh{{HoEz_;k%mpWVd$@vR&`fb9u zwSRZJ{(be7*T1(Cb26d-vVLKmW6RaI%KAd}--hpToO&GJpK@%?N%FtUpO|Mk{`xdN zu{9^j|1y7Kp5=If$M?Yth)?!ETQ?oQYA%gWY|Tm5|8jrxZ8OSWl*Xsno-BgX|BlyY zaFjS%oa{aSi;l_9t9<(+IQd`VlQ_2J-Cs%L6I*k#RQ->y#sBZ_PFSrteXunr%hdnG ziIjks!pqhF#7V@<;1%kB;w0kb@JizU6Xfr{3|;}R;{9BIPy4n12j{PZv;OD(Ugo&= zkAPRfYv8o)_)JFq)$m%LkNuuw@-winfs_9~uWeV(=ew#;Exg|O4`12x?(#G~u{9^z z|L6Tv=D5aJ!0X|S`0ty}*4FRaH^9mNcKpCMQm*`mbo{{9oNU(dW5JCd0dIo0==IfE z^U%H-PX4#|H_vA97I+){vBcaqm%&@%?Jj;KRwRCc^S8n2_wxCI#F>HqlA@z==blX`vF zo+STE|7V5C@NxAYewGsOG5Cb~PsjIwkHg9T(*I?gi0mggKIQs9<3!9S;nS}FGfu>O z3O?idKjTEqr{S}<|I0WL^BFk#pZ+i7#12pU|18JJ|JHv4%3IUq!9+tT!0x<0_xoLqMOpK-#@9|FDvU(xGR{|9^-z6xi2 zJ=u~`zw|ry|E2#kPS_IIi!SRLKg5c}Pr%pU8yY{vnUsL9!#6d4h_i@qz_&Dhh_i@q z!na-jmvJKETZ!o<|6lTmW6E>u18hz29@qb+ugm(N>0@dC$JX@jqklg~|8IA7H1($A zJGQ1b-*JAorRfHb?}Hb(=TCS}#g=z|KV2VSYkCWHeCT)l&(_lM0bA26`CrC|W#z9* z=LcfjTMU=+VK9Ri!App*=Nyxtf9Bg4!%N-#fVqGzmp_q?57?UCGW9RM6#rh{myQqE zn%;8t@4DLiybMmiw&Oc-ASJLbhtsd^_)Z)|yaHaOpowV_zBM64)1jFBXK4r;2m)KwZxCaS;RXz-tFQ? z;w<7_@E#o>wla7(ob`Xh>l{;idX>w+*qYuxH$Lxa9x$GCt5wYkxzU z|FJc_vi}d~cgHXDct6M4|L6U3@*I{emwhAMAH~-64!P&6Zd+6SS$V!nuWt}e{+Ijj zZy$5~(tl6(sB$xc1M$ehfa5oICIh@zI%4{}g;i z83sIrswpKacnzfTT41 zt9<^W{+oxB|AkYJju5w7_kKU@C=d ze>lI}!oAcv|6*(IDoE_}3q0pw%f&-!|HRhZRjB<_^}qOn)W6u8yNa}b;!EkD0WXA; z|K<4yc}_w~z>DA|aP}{FP9o;TaPq%A|G={jF)x9asekdM_&2D(6ke|WB@UznybNBU z{v{3~UJkER|L*AHx4!~T{+IoIiG#?#5?+mezvP(moPV)3ch$K5DZZ5cdC{Y3|HRhZ z#rj`9pFPp<>bU6rp8sm#=SxWsxIzPwO+|}Uxho7zg0$vX% z|1Up?e_E`0Xpdj+YJyL|TQhhgycte@<~coEg8G}_EzW=V+4?Ww&2Z|K^||<2O2At< zPQ5a|ik~Ci%JFvRKk;+K+u$9}f8ytex5GP`pWo-0^4$C!TXR>J`VU`;|LU*x{MQNZ z#y?!giEdX%{W-VN_n|J6Bu;Z>ghdfYaBRfA~uLcj0e&{u_r+;-Aa$UyrNf zf=$mq6Ywd=smGQJp78i2d|LgtW1pY=$xeR7*4#Ct{=-+|zYBam4WCWy^HDqt|KTg~UvU0;IOD$UfB0ESz!%_4>OcG(@kKao zlJ(PFBNm7DOB`QO|KVpTLH*0{Rs8oh$CMZ4^pkpd|F3+0hM%qf&i@O~f2$l{$3MmR zZ@|@Y{`qqMikshHYwqInf8qRY%lU8g_&UdB|DX9OzOtq6lH`wb_8T1EQvcyA@n66< z;oInc8~WE|*l#7~?gV}>yf%Yx!}q|4;oATG`mr^4?^FNbEAd~z_rUYjfB0ES!1uum z)PMLn;`#7G^&ftYcmbUJZ~Gr@k9Z-x82`C9itTXjpL6H#q-F97LS!y1UW&SK=Vz4RF@~ z7eDKm^3=bL@Mh;<@um3p+*3XOHo;rm{b47DTpi~;;`y%`-s(8@*mBOp9&dr8yF9bS`M7$r)`v2n3Ii@_9Ke07;52=6grTDk@ZJvJz;jI7pert1L*wu0N^J#v>*4#bf zIKSI+_76Nh3?Ie6H=*C8@=MeGNo>vClK&Z>B@U#V^()W6qa5e+f9qd-DdTg%$Kb60 z<@r2$jxVwwhfl(JK9A@4Vm<+%f`14;lfft9*xCMzFU7yX`KRF6+5X#;VLuI@RsRwP zQUd!K_?-HeIEeTxd|v%a97KE$&ieo26OJiQ{W}j|RR7{j@$XqZo_`nMOZbofo)~d; zoK@rbZxO!iIQ7_a*6AK!f=m7v|KVpT@9^#q!`9rrs{X@Q;=h1PT(ka{=LdPtFt%TX zufwb0D;azZz5(a?L7p>=?bqR(>OXuX{tM2(0pC*pX?z5H6TYqfo5`quD>3(Q*!Iua z489HDqyEFsQvCX{HTSUozxW-FDbM*2TXRpo`VSw8|7w;~|6yzHDZoFh&rYcRHN&ZY zur>D-I?nI5)SUEq0lX+VWe(r8p_7y|A5A|W#MazX4F3Wgog!WYXZ=6-O*lG5yck}p z`lGezAJkt0FH`-q&R+^ISN*fjUk0yG{j<(r4wwAT^&hOvxV{Q_RkHWCHm<)m$6vWK zzrfbqQ?2p6?D(G?PxrsEHTTqLd=twO-vO_N*Cz7*V*4H|sUhGs@H+Ub;TswC*TU=J zT<2}7PhejMXWWcAG`z2JQ& zKh$9q-vW;LpW_$Dxlz0i%Q63d=g-OvKi1{n4?ZCEkva;$i=Tfr_1Ox(P3prsN;}Wz z1K``GKCI(tz72fP)CaYY`uO_o;5$rxP)D|yefIkyQ=eYJalQk5r>PI>$QIKNf$u_n zaDT`0nPc#s;JZLI9d;FSTo+#2X$nN>2ts*nEDKj!N-H=>iEHN zh7EeCbo)aa)=b3rdwb*a$Ipw#UueS`%>PoK-KszLgJ^t(Hmt$?FZD6=bBs>{$Mt`y z&+r)fJn*SnAA~3MiRq_+Pt*Faj%+bL6&(8ouOG9Hqxdu|N5A0s$~unX*lsnr{?GB1 zbu>Jx&rB?zh4}|xAZ6RR`+4=r2gmt;Su2hoOnvhoiN+sj!y3&0WeZvLMc{M6--W(;41F>9ydby{*I$;jjKSxEW8V4d`{3y@_&o4Z zQy;T`!GBbr67YqZKXR3pKbhbEWcpVrc$wypI*sNF!Ix2At#j#4-4Ca9scA@imUaN9$|A(QkPChdN4qV)m0*o-+Fn z_A|B^uLnoJk^N`d7(4}zek1$O^f7odc-r(2^dq*I{TA?y=8rl_i}5u0M$I2}8qG7{ zU7A1YG@5S&-(>PfuIwK%`(5DOCV$k4Eyg#2_n7=qr%}8ce6z_PbsEKczkIy+UIzNUstik-x&oAFuqWZJ%j_!|vHmupB z9M7eleUry`gAeQZAI|lpoi!_Z{~X#7w^qvaDV!(D`Cp6=gJ%Wu{kvbEFj^07xFQGq zx`5x)JIX$^;fnF#OTj0O!IAR{*p>Ys+lt%I_YZBj0(NcHo_*8IQ|L5l~?;JM#lOCT2j`M$h{_>k9f-^tn@#)~0|M~gLZ)O?&5gwlj zj`RNwCxYiFKjU8>&j&96#}VZ>#~c2Z$I&NN6oTXU@|$M+pYaQi7l0RO|FE~{p79m0 zK84`L+CR`2q{Vm<_+0HD=trY@G5EY7yQn`17h*qTi|OZrm*D=;9{fILf#6`qo&dc< z=Pzi(6{RM=Lce^D3s;bZWH;7im$d`X+$;Q22D z$N7Izt1|w7ddBk)?TQNR|Lp7R|EC`ko&Q1`uBg=h&;3O7KCb{@rv0D$$tYe4j=szJ zkNe3ez6{H&&G^503|<9}`TwCgsQ>aYcr`fY|A(#suNi|c2Ty{d4hxfG@EY)X+&|g} zUOxs;f~WNU(d9*syW-1 zhQ0+nqvJEjVvf%r3!?EE+Hl22jKAnVcVauSo%U38{|mI?iZ11NuKXd7Zv@|@-`|bz z>Q;VqkmdSk7kIah-x#Z=^Ia`clyRX=4`md>9jQ4{N znEtzL4Ezj`17gyzI_d}^b6TPuphC-_%v|z3m)HaKN`iS zgQH)__>TQ(6rTx>`JdO9I1h~C`QQaQzGEI3&1ZoZ>iCX%U^FiP$NbOn9rM6wUI<>S z<2&Yo(Yy$Ju8!{*%Pn`~JG5c#Jl#In7RoEV?St)BTcZ5~eL>ok!KnX28`g6E{{+T& zQ{Nab0mu9QMPCOu^^NgT@G>3$SEP0PpK?t!{zDtqF2VSIGsb^2K27;ZG`>R{)?)rA z$8(J@^!O4iuh8Eg_-@f-9X zyc$eZ|IpU9czWq$!c`A#ZQAoMeKfJ>_~0DXLtC5i^v&X*T=me_ZZ!NQGPcCu-V07u zJ+!r5o<8lk>Y=U0wv+muNXC|U=P8>%w6)!yexu{6=XURLditV%Xsy*lTf5oQZ*pAq z(AM@EJ;r#{n)Z`TK>PnP`y+S=Woe#mjvLtDGY zaMrJ1`OU#es)x3A*wgQFT=moj%D=IJj4d(vW^jz^sm=2AdmIk14X2o88#*Ii{j#L~T0e624{cq!r(fvw zvn76L>nc2bnd7R5wysim_Wb9_*b*=9O#~W0v~|l2@4@rZ5ggjOD$oCt5ggjOYR`YU zQ#V{quKP4sBht@sIw8z9f9M?SIhLwHThp^W~0fe9+cmIkunLuNVH@U#xv- z>oT7Gl=6pyV;0Hwqs@(;{btA2KD2dR!ZrUI<+s`Vp{?7beEzq|*b>kFEU29<_Mxro zHhh)R7>BkF+nxRI4$gl&N9dug+pJvrXU1`j58ArkNDp6V;(xaIhqi8url3c|Z4`aquWf$N*7Y0y5XK+ffBQOuajJ*5ZmZ+8MgM&zmP1=NVEl9Yrj;LJ<~M5V zwi(WC(d)R{hqi9Jr{604X9HFbZQY=!A8=gt(AMn`o;@4yfg%^Q#Lwz%e9+bndG@y{ zFS7Qbt=s9@moX^uGjO#JZQU-<{-Ef8y4Tu=wr;m)e~0qT);_d#dp!F?j;noW>xR|- z{8f0qN%=Q|gC@)Nr8ZD5`Dy?8>0#DCwOL00ZRop1|I8afj_5_3BV76)`Wjl|nU&`F zN3`RWOaI&LxWt#Fc7n0b`1UA2(ZrXeHaFsUP5WCuu$PHcvVCANUe}rqxqBMY-rFI<9(ZrwZ5pzeV`dmzn-A+G&R0j{dLur)LI-sGi#C z!u9w8zHt2T^s(mnAxZ7bi1Rghw&m333(ubaW%_1IJhdY@LhY-T<3sjr++&Pbh5yL< zr?!C0g7Dh2_Mk3JIQ8XvUDxoV&D1L{ToWBdfEa%hwD3?D%MK!+oL(2UR2CQF3t_}!xX zD$AiwmKy&YKXxh4HS+_t$%Tfe@w~`!^$%^bEV7SS&=NnwTOi7zO)iP-!=CVOn&T5{ zljWZMQpZ&fZL&gm_WWWpw!{yI&G8Af$x6fbR~qBcCYPyw)*tnb>!D3ndH$C;uKuA- zR(twN$7jp-gEqO`(=T&e_0T43glEr>&i{Kt8$Yzkq~W-RgtAA*d&7NNS2kmS8&?Z|vefEE(%3V-Z*b9_Z@GGjR7uNlFiO>Xr3 zr$%sSlU<(wX2&&tXp@^fea3N(AKGNMr{Czf>Y+{c2$%5(`x;sTKlfnvA83=C4IjYs zxytbsg{p@(*(+T3AM6XFzr=EAlUs~`>_6zw!ar>HA83<(hO-u%99R3$Ci^}6IzMzh zY3)Os-0Ioy6@Aw&=J<-*B;v;Qk>hK`f|ejx`_Lx03D^9)mCv#HGw1EfOLmj7B_3X7 zj<2Xq4jTT3(in#}xkLTS{4i;R9@^xPav9&YI4x1me$vuYi_+(i5O=kY4HaQ$|yhckrG{tgi1L0X!+`j$7@e^En{Xn!? zhI9MwbX?*SZH}i`{|}~(ekHZzBR$qfOOUIc+6ltt_zJlQ|E!5mw7Eu)_+U?XuC-6? zM8gr^${felKDCpCi+$Lme&h4jKDBwmC4a;syvEw6c8cM&pX<2Vr*^9F?2{eB(r z8|?WpwBgF6a_JvcVxL^?Q(Lb*-RSJ!urAn7IkhR_`=7ri;-3$WQci8N)6*AP;)W?! zPi>2G{7#%{i6xtZ6BkK+sb$`XU*f9~J-OPaHlrNzF&4DMl1Hq4YBvhs|NL5G9=s}; zsCsI{HvXda=J*^^XR} zX?)afRW9-MIZ#o!cC)X!N&Zs*g}()d>;5$eJ`{xaV*ir-`b7VQDs%h-ZMbr$a>=jXag7h! zmAjP7_T8lX%Xa%hyK=X1_J8gxXo)Y(wEZ92m3ut>PURP4I5>4zN`y=ccPm;81s&zSh`rFMdF?myhu&=QMp zHv7-L)aI%l`w#au;h!-3k7y?veja$2_4KN zqMY?XKB5O#`_xX2^jP2WMN%JXrzsbGp5v;gcDiugf40c}L;uRDovC{EuY0G6zU*bQ z|A;nUx!9lTxaz5$rMz+)8C#;PEI3#>wFSbnx1On#{Hov}<> z|4^;?7yC)EPpA?x= zpV}VflAn(6HL>IWVdfGcpn}E z*uIzHug+gr|F=1Qg*LpmU%A-V`JY_vQ@d5U#MdMKuU;IStof-{?2Eq7an(~R`&5v9 zO^%E2>I;J-wf_x(Z^r}2cVfR^^q*T~^Jh&4m5Y5nJ|I{7)b0?w*`*&i`=2Waj!^s5 z4&i}&@c28w+7czt1=A)=|JVVxQ@PmJ{hM6vQ@hLQjW5y97Cp7QJ^c_p2v@yo>0kHX zD)gTviIPgY|57_FQDv9DrqNM9FE~!)-xGxQ1$a!r@$Ww!zw&)^{{^(+eOZR5VQUxH zNsx4$oQFiH1j!Ok-z4R%|9#R&glqiNay_G0U&1whYNsd{{X}P9_0&!^ zoab-LgkSzlaJKrVcABTpb6oY*PFF7PFINly%-g|LizI$(XL|anj;o&9eBs%%2XOw| zBYf^obA3&;vxMvQy*}mbmQ!0GT+R=XD_Uai^}!U4pV~shS-Xgo}N|B6|D; zgmP+&g{%Ep!Y|ulj*mq<*Kpb|a9s7&&J!-@|10Mz|A9IGzmM7y!+HK)ro7FZe~Y$M zxb!dfC-kq&YRvv&wA}vk{s`7bOI-FDtEX0M2HB<2@y}(8f{EJy7J@Iq1NRuS{-`(g zm;S`&UxsDn!nHny$}26WwnDhpNBi%kXWRNyTWL7!Q>=P$tq--!gsc4}!Y{#3z$vG; zO1RoDSKejbpAc=e;j~}jxaz50E}ZwLgmu%DpBl`XEd7((8sTz(3i>));u7#h!l_Lv zm;I;8akWovy>Q;&z7rue75u-Xz$zQ>32A;dT8(4Z8*1Yukyuq zeu4JBJ)VB28+iKNj;o&9Ea5u78U1;te~30mxb~mT zqQ795<85er)40{n!ea%v|UJ?aB{!p}7Q zv!2>XhQmJWS+06&^Mq^v>{C9@^iR=FF`WHpoACeolj%RAohn@Cm#xx2|LfPLf7Yv( z{YT~(tdExXue8-uJDtnW|L%~#_%HEa-!tiEGeP+I zTP&w`mT;**>OuYa-?H_mw!m=KXQJa;A8HGQt9{+S&M&m~sVx$&_VYzQYuL;$qAfO@ z_GdY+_NkpKoc9-m$pYnHGxJM5wey6_{RQajXo*?ii`aifTcVu%A7Zgw?NeJSJbOO2 zb+SeHc^iVt$)cxrq2chAEFZzCEi)YV|0S1?;M6WLobL~(M{sJ(g-iU17cCL_r?x`5 z#6Qn*ji1^|Prt#JL@I`%=4H zxNiRf)t6XKZH;i<{)NgvV*3}hNyF3lTj{vQM{T`uwO=hf|CiQ2wJG6hU+bU0((d2X zHXBa+HL3?!`_#4w*Zh|WKl>`1Keg0x|HA%VKUMj8cK@U{BV6`x?$4Ni&YoiTZ)!IR z=let9%7vmoYmb?Kj5e~b{qL+_So_p&q6Yi_CGr>lCC(Z&^AF+*>$`(+6~^6zm*6@4 z!T(1eGVdQk8`k#-*ZS1cM&hHT=KV`*>o*(DSW}K`eW0!H6`s9$CmCDf)PDxK%Au{_ zqI%pP9@gpjd+KfG{X1&w`#k$Sss~p+wDtW)zYXV)+k{WuZO$*Lt>5bDw>YkPXzK@r zYyQX=`A=PK^M|$`c2OVAzgzVe+5Dlc-|pG(cUqZ zy~axX)wev{v|^@Fw{FnZ3P17d%2hpiv94OyQ3-HwZW zY8!Htvwo--TH^R&Q$K1O#z%UrZ@KEBZI~cj>$gLBtEnHg4Y|fX>o=tQC{sUb8zy@8 za~xOu&^AmGuK6QhJuJ)mA$QLg8F(2f2 z^g^?Jsco2L^vDnS(Eibf+WeqxDDdo0cU3EaT=PRd$nVG&n;*0dB}UKu@5fiTmR5DEc5)A3IFh4?EV35LzU-$iR0=Y+JY;6@F?yaK4JkjBt3n#$;&&}u0sBLKR^g2J1s~*~hwBhVO^HjgyjIY!-WITPd z;Qr{Czf>Y;7u ziTop0>h~|T{-JHy?CCc-u6k%2dOdx&@a%us`a#>U#nbmVu6k%2`V43NT9o(O`a#>! z@9BFTS3R^1TZQZXSFZdb+y9|$7*M_JUzNhM`po;Y)HZDM?DsjY_MvUqZuD3Wb1hn8 zzgim~mNg7|`T@sP4{gH^;X3}zmGNi4Q|^7Xw7bOXMJ{1AMCx-)Q8%}36Xu+ zvs~>%+n6g{>$6k%zjmAYP}?}saMnk*Z}6{LGd@z=I7#hGeRiupCzvGlp|&y4^FQ8k z^$%_16r*Q-hJ_DTnEFuLIMvfna$NP$Hck^R^Vy3wOPs0Z6Ww%GbW z+c?v+KgDsi4{c+jQ1$GNWgG=8Asz zcWiy2ZLIR_mpiWZp>3=duJtKVUTo_FZR2voS)Wqje|f{!2inFOwJ-HqsQemRA7~qs zp8sWztAA)4>y4iESt9)1Kim31+nDn7HIAzu+Qw$#S|8K{^?A46)(6_g7Ncidp#%=JBL8@GD;Esm=m+QtFHx&4}j zZ~vw3AJ8^#^Ys0Ws~+0M?Z!XyN4{+T^CxqBMQ!7tryp=!_0Tr%@buf1&$fDK8;3mo zcE?o@ZR1W)KPdb+16B`h<1SCX!*SI^+qm1)4=FDWrcdVlPHp2JPruV~)kE7jY&h$; zRe5OpKed6U-|e{Ssm)T(^Lw1nv%T`I;3)Ag+8j?m?6~MfJKk{m-{ZLIshtq%u|6B^ ztDf52NWUt_an(~h(bJE2T=mpW5*~aJH-+xi@#B?S&He47MIG(+BgDeC?O&!oqMhQ| z&vjhwQ#)0;?B5%ef5mLyRn$)N^m&e}p4#ccz3&GIUVhKq|0mj+j?)&~%b&BH+I-r<+HvaJub6^7IP zLdVrUwUx^G{v-BxwqMqm`9rkJJbk(2s;9O}xNg4!*?up!+wDhfwb3*GC8B@vY8xN5 z%ME9Im5!@@YHO6s_A3_t!qc|@Q=3#S+ppSj)l*w<^xKeMQu#PDzKb^H>1!NUJ+;k| z9_zFH;x2Q3xQf~qPhao2>ZxU3U3z_e73zWh{qvK}^?lK1JPupr2UlYW zt2VNa*W^F9oZ3wiQ+Da;@|XYhzid8Vfw;m|-T2<861{$m@r3RB>+Sa61m2@u>f7wN z<_GPn&BC*`_Qi1Y3#et&jgQM zYwH8;s$HJ_LD7Hj0UJNGt9E<#cQ~&0px1tv)O;BP30K-IDbU0!t(>Yeobv^yk~#daj{Qr zYJ#y}B24so!J%p&+Ei|2ANJTb-D>Sao0=Hehds;HKD4Px#{L{(!WUTk(58@w-MEF6-#ygYhc=b(*`F%rb<2g#bW>A0dswf+SEeN{#?h^KD4PaV}GkK{`c_a;PBbf|DjDS@$73K zet3$xenM@k+_SIqKe^h6HdSHl>)0sv#|MY0eP~map8Yb3;h}}rKD4Q2p8X|`t9@uw zRmT2CVf^o*B5NPoRJCWnLe_b3t?i%Crj~p5D;-z+(57mP{pG^=--F+@{S(?$(z9PB z>uemd_MuJHd-kgxSNqVWQpUc<#uYYhwf3P+HGB4JRDX%J4{fT&v!8Ta?L(VN8~eI# z#Qs^iPZ%-cMkA;8W)Om)g`u&wjJxY9HEEm)ghoPw`$y(VrjW%$EKGZEBP8 z|0!X@&k922(5AX0|M17w`HuAuZK}ufpK)CMLz~)c{Nw&g+>0st?bbiEsb1%wu?ios z{-I56@%(R6UT*zEo9grYcRQ~Bp-uH0|L}!-ImP~U)<3kVt)73~2Ri3l|Inro494ed ze14ywhZg-Ifqp)k+SE3q*ReJwuR|+-#AoFMIAKKKQ=f7X&?( z)<3i<J<2(MV_UJ2YyF{34IBT(c>hED_=YEJ{?rD_KbMbn zcc}hR>z~>z;o={$iv9DAf6?YB7yr8*7yqIiulDi%AYuJN<*YUai+txp|dCKV@{zSjt`loh^aP_a- zul;Q6pIQXV?IZqkRS&NIshuV~dp_B`0bB;}K>e`;q6m-|m~zQ>ks zHRo5NW!%>P6vx#+wX=lF{)7ER^bOWOwFSz>zwTe@71lqsg~G)@{IRuFne#Kz7Acqf zXF9I_sVx>R-#>u;g{`gJ^#9e=&Q&h{XDKhU{;8d3_({U}-+kAZ@!4o)|NflA!Pkxq z^z+xE)jpqHdWc)$w!a6Hj@54{X(42ZO1wbEymx&g8jY`9F_z90e@$HXkTk^cB^LB<+}fFMnuPr@;&G zw@UfZU-R;Zc6A1P2L4tnKk5`Oe`r^41U~_Pmn)yR#mgVs)m`9+;jbQ>1V`TFNq&E{ zsV}svd-eOJVMp3wJ>YD4q77GXF?_Qu4GydHcrVuJGrZUE(>=Zgyx;IG$`9S?@jmda z0ly#JwFxf^OOevQT%&?@O~`i_tPU!WhRsK4YnisyjivxoeBZ00$Nqo>}VYvSMIxQid!@cxM={$b@GzAuWO+WRMI z{LGUr#wUX3Y5dHSEygE-Pto|9=O~VScy?>^OA9=EU*yq#1^G*E7a}=KmKFh?PHwMoKFEH^VPqvu-S>S~x{;7^f@fUy> znfRwEKe*G2AKLqiP5j7{Eyjz$=bHGD=O|tbKF`FDJV)`l;5hb?`XkR#d>(kIiNC<{ zDE<=gg+aI>R3`eXIlk)nL+$-#Cci>m=b*O&9Elqa?fpwkey9UmjF*9zoBU9RQG5w_ zg~<m{uK|ZenUvA<@ zo}+j*c#Vl4d5+@C!ILI_~@Qo(^q~lTi8SpL>f4%bYPk8Y|d;caAKk{UY z@h4C#W#WXnD~+BDBcae*~Fh7gZF^ z+jyUE0q-~QBhOL14}7bMA9;@A{owd+0qOt9a}?hSzRkqH+3_g;0r2f6{$Aw=zUjpe z?fru$e&op(M`kIe(+JDNA_R`XR@sLN=TBMVsUF^u@+g7}1M%yy{zaMf#_i1@+V-TlmjPKNs=N zK)*k|iP~J@Vaux#PX!06p4y3qKOgbZ-~i>+PBQ$7h~xf$X`(Z>o zMV5!|=MjS77HJFo%ER1L)$b{dFw4MzLRRr_Mx^Z-{_yf^NH&Jf?%Bbhqh^!@t+^*bItt~)HW4( z`kAWV&+4IVDm4D*IsJ+M6X^E~Q`=M|Jga>o?yt~3dSZT%y`SU{ZBwza&-!Q|oAO7S zAGA$#mAC!c*`Ko6d_N1dP4hf`k*qUigVjUZRHA(SA0z!zbAKzfO{K!wzuA}BcnYlX zLEE&@vp-jPuC)(sQ<-wa$6VMZ|IWq-ZPOA@U#h&u>Y;5aH~QJaME_Z+lp@H+M}&#~;2=-^ zL))}mxW-p5>+lkQa%h`sRFCn2;{n_8-!#`>sclMn`fBC&^HJ0`)qDEo%FniXXq!^X zW&c_xJnwrperTJTm9N*n&lU3SvHcs`rWQ|Mulk#;9@?g~@qdOe(c>qMG(TvYGQu_g z8d-;zFqA{vw9&KQto#SoKD13;$`K!PVLR?V8y~byn>>9+`6sL%+NN&h*#9|Ji2f+s zKcH>u5w7v2h4T`M#s_WFX3u_?@-@~zv`xLn{uy}QqWmj1e`uSwc={gYCtE$VO?}ES zzHuyMJN6%Te1o>BU%1BCtsIwdG(KpXwi^4p@H|I(U63_d#t&$l20Z`0%4b{u&^B!| zoa5gt;gh~%$1iA`wkvN_-&|qRg?9gdwrSAQ52${s)kE8~L;3n>emdp@bN>UiO+&&p zzdq6P5|ic!ZPQNA{&wZ~{F3GeZ4>gw)tC_RF&DOD%B>#Srrn-?NIC8wS3PUC$LJ>r z<9|p0*6N{c8Wyhc?T~eNiA&?7Ht_84QvNAxpV}j%Oro%PK@+epN*H`R8Q@sNRRb} zqpPT%+C1egScrIqpJU^vc8c;=t)1|L%=Kl_PWAMYM1SO8t)ALxMjvgTBVRD%M>Dn4 zg-ia(m5rAOHGXPms$SxoqI|ZsPi?+(#K&CNjy%f7N9`=-qMt7Oh@V?MwFSys=VAL6 zDDSlOr?ybI#y3qlE>UWH)E22;?B^>#$=av3Sa~bAvyKmk@3r|+J6E~r3q^nU_pP2< z#Krw%Jz~Z23ftjzX8aUwiExdtKshdvYJAj|svgIm9E;cvKgNtN&D1V5oZG)xciS9-oFd9%akLyWD++U739cRM{V5vd;9=1rbHBkPc>9@^$^!v`ZhF43qS z+U6cl-=%tR)kE97+3@~Ik4q$~hqk%b(|4;LT=md4Z!x^b>3NAl_0Tr=dHT(=4!P=~ zZSFT*bK?rUM4)S)UL3r5mAUv`(2#+lZ!gCPwHTA)P;mN^)`~Nq5>_&_S;r+zkAP4OKO4}Q4 z4{I-M{wIFSH`r^MUHrs>Uwxpk>tENe-g?mA>@wu_Reip<7pwOdF1_KF#Y=BK{fc>) zoOwp^%w@|K6kS-nK$o6=#nMHm-(30SGtVd|SaMzYg324d{INyG)&%4h2HDpvF1~Wk zf(6s$-346lUz6>O@_xC!9fyDX{MA42GO;6q@Y-T8 zk7xhi=dob%GED{jfqkh{-wO)ce`E4Pe_CnY?=^jq{Y}T?3R&mC(>JOKD@l#g|+@1OKUiJ87-DUl$T{AnTVW1zA0}Mt=We&sg7|;Gs1Q*D&^Uqm`tj%$Q#`kX(Vb?NVQ zJT#|p4YjXFx)0ZR{J0gEFLebwp@X(yXHPrqi(oLA<`P&2bw(}=) z`diEWm~2m^lQ`bTviBl?GD5-MTF%d!lW6hUwF#>ue`|5i+M4&BKONxc?_fN@@Q50h z?}tYa`I8Zf{%}W;$w{?GMzRTi^8Dq}hV!Qb9PLiRgDf}FN#2KG*};)N8KLO!EIc$P z)taG%>O(H_{9(Rddx-O=104O~Ud6R!-hEBt?>H=*6!{ag7(dsQ2Or8upIM9XXf4Kw zwU6NOLp+}K;{8uOWxliV(3)!OI#-IvL(*Qp1z7Jmm#%w^@hD#z zA?fckc&J*npNVvb9^v`Bls23{9bjn}^Z#115%d3A%>Qe>`CmpT`dfg9ng2z*!1H&j z=dTp&Mf1N7aP)`ye=XUF`F}0u|FzNlKSM?+`osK>9NARs&Hsn~(esBneyyATRWAJm z^Z#115%d3A%>Qen`G1CtQ1plSA33T&YQ6dYuuDCE%fQ_HuX6E+KDd@_nb^?(m^bGC zwbA^4h8^G5V*W>t>W^BTD`ml9TReZ5Q0QIaw;w$#U**(fogg8{hB-qRA;-OKtSou^_kC z^M^Tpt(*Tz&_dk`3-JfDP*^eWgEa#Zj6Zw-} zoc;3!JT#|pEwwL1x+4zv{Na3k?GK&5XnYyKa9JNmFMp_V9z>#(fIOPEGLW3;nd%+v1}mn=f)Szzb2<}Ew$eKd*mUWzag++JAZC` zS;ujLY$&RW)bmX&`)%Y;#uw~w>;4$z?7swmXW{WFJWBBR0v^jf{eS8yw&yy`|E8uP zW5;XPj=V3*cisM2?@gDlgwMRz9gGJU9#P|R%>V16`Tq<%zOBRjZ)&RABR$zcp1)k$ zaQ^fFj&>*EL6#foBo55~>!SJpOgp}uBQ>QJzPA5%(Fhv3?ieahk2GS%=FnGVB7g%&yOVd9L$& zrX5$;&Bb!fO|^3)-BG{v^1KA=&7!|E@Sn;hjw`X8?2bh&OTyqN7 zQG0EqJG#j8cQx3joIjC^-9=bVc6Fqav<<0WH*fP$9;QIwXSPPRJIiN8iHyD#!*$MtpJ#&XRm6z#Vo-J}A~UkBD}bpE1o{b4L8>xgvX zkK3y?@+Si$>)DNm<`k}@wmZ^I`myKlQLwc07mce=U^&^Nkxu-fZ>)Pb^5@3YpJ2J> z6t1K8Cz0-0@4Ru{X0Y!#f6=(whvn2g8R>XkyamT->!v$@9Cywa5>K5g^f7>Ux)MmboyZDaZK&i}>VyVl<&mle)gaPd6a!8mX?#+tQ%fGuoi?*CE; zZnIao!hg6Sj}~0RU$^7N%KQbDr%YcqeY&KAy0;vNbb*72kO6THYz<{zS&b`SzbKt{IFg=I;n63*@@@A7cJ4p0_|< z%3Ab$3Lct+*v4zu@@|Rd%a)H}y$R0m8KeAq#}ndrr}aDU@{2FJXwKyev@1Ek`LL%s zhGJXyc)`aXkIxISF<+c-w;bpE%65q5J5$z_|HSX_NBX_|;wvt`^deb-`Cf#F=BT!n z2tNMiXg_T!#(E!fen;1N_6Wc4jP(0S?5oBx{eBh?%`p_)pN;g#KWje!#(YchIN$jl zUFXXq-QI23Uw=E&ujaeJb1(gCG3;ut>SJ+a=Y%|b{)>(NEAS|G{?8n>oj)Jxq(ASn z{y)3)hRVg4FTNg}`L4i&In&-3<+T$|!H@093w-GHgtvp7YfqW8;PN>aP34<1r~TIg zKF7Oec~ciGxavZAN9+{SDH-1_c$AVmIt_8>EZ=3=EzXVRb2FA#aNNFp@pWYy-ri~~ zn}Nq=cr3v6=>j}1!{b^!?(p>gsi#vB?_2QAZGw3kb4#q9SZwA+&O12YUH9bZ@<>G{ zz|J4=zSXx_4~zrbFs_f+alK_t%%pjN%^bG0>ic1KyIp+a4VCk5t5{sP_zPw&v4e4o z^FzyqvFu>^Q;A^jM)be$+Hqe9$9=qC z_wgC|XP{f-)@m2lVLY&pnAmigJPpR-=dUE5*6~>WcU{PM zn&(M82i!Fxo>p(3*R}co81Z~CZ|M!!U%z-MsMLqs3^l^Nd=gJ9&an{_oB#QO1L}hC zLwozsZ$sTLTlL&pR*e0ZfbLivB(≤SGo%2h6$gy3dy{#({u4Z{E8rXU_2ws&;vq zUk`$b33%j1)}@|%=HQ)mZfh(@{n(FDBQ~yY+i4l|d(f??VmWfcL+%e~Es}nJ+7Hn0 zMUUeOv2lXluhLo^gc$!$`<1z$vb7LgZDie4kLS1+JaMM*MX`FEYh91{%X(bEdYm7x zhdWMi^>D}Y`>e+qF!PDX{+RVZeytyqb;4G;NFdK=++}_rlle(bg{B^u8!;};SZnJs z7o0W>w)}Q=bC!R!M!}s|GljT@@r*In0#bhOiDe@P1t&1d$-cY7fe0S z2hcyxJ=)wa+gbyrHne~IK>7!HydL|S*IAFdSdTm7^>D{?Q9W!2*=Id)Y|{FzsMurH z1Nos3vxVO0S7vQBzi-pZKF*wKOg+9M^_Vqe>w)dvN*gt%9^aRGoS(4ucnC~wX#W_L z{y`qEM_UwU>>2CP$$E6e>oMex7jD))rpyf?dv_f)M~4sn-;E#5FtahTK4v|TANnv` z*s9kF_`L8s^Lt;d-@|g|^pL3sUSog3@8y~C1NpbohUEjwzh*i5gRvp^!?kXgdKI>q z`@vhcg44!Bs3+>id+#v5kWb$0kGIb-tT7tv^*rnKY`k7?k5w=2LHn#1-hXKI&i}`( z7xHWUfy5EE{@BG+lrq0R+`0{%Ic+ud!fVv4sLs{{`M1)B<(O~DzhgQ2i?Jc~T0cSR zRkYRC>#yLnu@(29V*F`NOaCH|*Xs{1w)hj)>s{9C&+&S>{-wQZ&Mk{?tTa>9KKD0V z+i2Y#nIE%W$gg!!)(O4))i3+0>0ivRl{w*fg5%G6!u8zUxof$9FWKM|Mkc1BN%L-^^>`M{uSRou0Q+R$Mk1jPr~s6 zKhLxNq{!}A+k^E*4s2ZCw#)x)`Y-d59HyG>aj9&NE5@1rxqc=%ZQwfwcz^5q%O(FS zPO$lZ3d__+Rz(4xFGK%K1?2JkFR-ph{AK=gkpKGG`^ewS2VMsq)lY0a@?oYZvOi`$ zkRNhlFctRB)K_F0e5!ORyU`(xGv`JvCUh3h}()-A>F zn`k|dpX5|->aj}dQTjVu4{Y!Cv{7#Au}+|c?hW3x2O8+2_*W)hdJN|_A zsAWBBqI&Q;%$v3z7u)&K>mh1lU*rDzDwtatxf!!A$P;~;EyVh^Eouvn(YiEYIdi+u z)CI3GjxD<1)&+G~PaBs1K=}_XN55FFHgvywTI#mwRWt6d|2{Zv+=seiT;V_%)?_g*6mT&?Yr^1?bt`%?7ll7>>dfKr34dv%pj{ak8Xx-kFx?Mlt*6mer+W0=^ON>YS zYzD?7@_60GJnu)mtlKu$?d5pgerM~ZAH?h8u7{4Qi|bMQ9H0IObN`CGjMbl*=lXYK zopAjh-MUM0yeRu2^JH%9ay*`BJ4foW)b3|(LTnA+gy zd&0KQqrY?oOVEBap>ZCqvQa<|mwjsaVj+rZR@_Sa3)U&-Tj(R=G$0PYFvQpvh3jn`$+ z*2T@Iqk8PV<^?%Mztwpd)n9qtsSSBz-(ur2y=`~R4)U}vcVannyUo-EuhC!b`nc^c zsDs$B9CIRhndRsoZE8dJ^De2|UEeatA#G`J+PF>oQ**EMC-TYueAp^f;5)DKe8PCr%i2W-CmHo-Tk_)8?Ljr(MDQ6|0ti8#P~=auiFo8Xe0izZcnpr z_>w<^;_svByz$BF%F9PisQcUxyJ60|J}_q8kZ0Q_aTvBm$1E%Hy&PIM3urFDc zH(8h8#p~k6r_pu!U&p6k!`zT{F!uGqHssm%D^r(WyLB7Rw&N4>Y-4V}*Se$+mAW)s zW$W@+FxvRN)+K#})TQAjQo@5Wt?LngneQ~_duo&~&xhRj zJw{zk$Jy8ZgzsGm)A*dAZDZC2c_KHq5bN94a-tc(nWyA7!_=ij>eBK_TNm^L)(Y!r zT^34RS{B&4;MmL9(0)@V{f0bV7w`Pu1|ff0m&;g}OX77IJwA`>ar+vd(-*?r<&l>$ z>w-Md$JuzCWn24JGd`zFv7EW#xPjvgUt@f3|Cy}|>X4=l%fF%gJvjw4RvE9`Yoq2hzi!f__E|UPiFw+# zG3$mr)B0Wpk4pUVeuF#wqf6-R`%cjrhyD@#diP+Nf^)+^f5;dePz=7caf8a`6?P zz4(8*t}4gxJb^K7%z7cebe*ig<9*v6e!^T=O(VZFb80vB!rX>>J^V{sk4M00quuO( znA`Ba&clDO_4o;x+Q_jxug7n!>k)rhk3rVswSCm%;+rpAREdwgf3o~Ka}8mi z`xDRSeizvvvmVGV{erB+^FP}j|DLS}&l8!`o2DLkjsEfYgSH;XKTR8kw|`i9zvb_P zsSVkm+K-faJ^rWQSUFy5KMGx$Fo-5ndv(jAmY(ES(kP{vRmdf9mo4Ch)lddAwdH+0aJ(WxaSD(C!@vaQt!i zAM*aIsBcldul^?JPKSpBUdoi{>nPu)fXvh5D&YaBr&)2BekN;uof%#u- zSdQ1=PabVK>SJtZy%#7y&vNvqcG@t<5A9!)dOkVF*7IsG+8}5DYmoj&93?{Q zdOd~P_q6|A4@Mi7<2Crxq2;KLv7z-`p&YlusUH2Uoi?u4@vnWQ)br^xY(4J=qYZHB zpN~oZB#+ngYc})|e_79J*7NK8sORkR#n&y3b$!u^MJNo#ipFx3nWa>;r6Jd-Pd_=k7N5J+vb~ z$qDzO@wl}8zoj0}wc2`Mdy9<+v>wd^Qjh1pZ|i~ejScA^_zozJU*xl8eEbFYV;ZB_ ze_8B5zZCXk^?F*@8TEf6$lhGXdOhQi-1oNI9hc%hN=18z4mS5gdl3y=OqKwQe|G z)_uOld|y`kU%`K=HktRsuWR1?zO7i^Z+L!3J!RfI+)~NoJ)3voVw=d`U12s)#o$NU z-fCRqy#?p5ynZ|z&v)SZ??gQB#v?k{cXt1;Kgq-U^T#6em&LOG{WZ@&5geS5Jly^G zS5z+j>Y_@?1u=I1CJ6ISIAg(eH{ZN?Y30WxqgcKE&H4Ygcc5Mm{L7^y+c#V9+uLw} zTdbc4aG!sW&s)r#4ve~Gef0)>4j9+h7Tz3WU57V&Kl!&Hr|7jH=Tljcejm^FfB2bT z|D#UEmlBQ(vKIa$$bNfvkaH0Zye~c!dcEek52;zqx*d* za&+AvYr+EAd@J|PcXU|eC|IdBEw99O)-6^*H9-4POF($K$&^ek=G*LE^XXMf~W~J$^g*%|YUK$9nt` zkADOFR&X12=BiH*eXqGS7DQm4l| z!S4wYJFrjKcC7hcrC5J&v=rk6Kd<$ke3g~?T&WBn{QOkn&7F8G39^6xR*?P2KL?4S z;UMu=L6CTRFw*biS@zD$gY2E}LDv{$|6vnqx?hlZ=d>X4n{!|%cONQ$G3)gp9?Utq zHV_=!?&bRk7<15W_)>3#~0po?D$jQPw4mDZ+HnD`*e&yBR2Ru zJmH2{z`I89XR-V#{hs{|uj0G!N=I)e^=v=@i)LHCvf93nzyC!1m18V%qSg#@~TsQI7AtY1eVY1RD~6 zN4CZv032f(f5)feAdNr95z~hEHU5r6wEnYxDE0pW>(7`re4z1n zd{yJeO|xU|3r;H z#t#QS$i#n&#$RYZ|IPRi6Y|Q!`%+=YY0wwrrrMSu$JVz4F?Aen;-8`M^QKqF5ff}^ z{AX$WF^-sEL*qYJhcapRe)9IAZF+SjYa~aiPXvbi365A*nB7>Nv&3->LEA zCes|$S2NsNRm|^0-MB|Tf#ME(?iT^Vie~e!Uey)lCN{v6p=YXGY z;-9baU-oF!|2q&9^3whH8r^?!6QD?+jX%Z_Q^%Di{;z2Km;c6#A2D^zH}Suu@#7}SD1OA$agB-pHjSS* zS-SWUQ^$2C{yQ}O7)MMUi%tA@YWy+&74REO{C8{oG5%HXFPr#RX#Df<@#05J9bZBG z7=Joe>i&zH9>=-(5EJ%mt$%~Y&zmA0M@${JnfO<0{4tK0I_@y>uhIBpdkC-}eZC}QpA3=}t2R92w;}2r$ z=rr*^rSbD-LKi<`>Uhw^|BS{TOZs<6VtEgX<4Ge)BnF>Udw{&*W9MFGLzKIZBItqg|Whhj7u4;&;1%Vk-7bvvBHMtHAVB{ zO=e<=_7N*=$h?r5s(HmYVuB5s7c$c{uNa>sHsrV>GhO44ar&5O;y35kcX<1C1~DNo zjlWsr$IV_*{D=v8Y5cP^e%=h`;zvxdq45`J{4tK0ke9|^sPV`6Oz>%@{zV#pjALI# zURr;QIc#^Giu&^oHs*$yGBXiB_TS80=&=rNx2Jx zjlW#u2an=MOqqEm{tAsh#t~Bn=kPqQ$y93mFOYB(_-T9(fDH=F=f&w{>>VHjCX-&O#HnXe~crh%tjOc7L6a@ z#qwe2A2DURH2y*K1&*J%DJL3#5EJs!`uA)6ylKbj5mTny#J^SJk8#A5=`rySX#6q0 z1$?uKf1Ac1<9*=0CjRZ>HNf@zD1OA0*@E~v{tQB29Ps9tX#Yh_nLZQ$4vn8T&$##z zQ>Nd?KdkYCNAV-3%npseGtl^B95H2vH2%&kjX%bBgYVS%J99Mt7~ccFOXKex zukk;e@#05JncavV<4@-V-G6b@iQ9h}Q)Z9G-Yz^k8#A*Inl&FQ{#{EDd3Y#{P`MxjH6F<=9&0sY5b3`LH&7W3vDAN zH7F%0Sf&M@;Bf8h@e2&zm+}{D=uQH2xxuKgJOg^3wVjYy2@j3w)-Df3C(K zYQcbFVXmMlZ5O4ortNkz{Fpw@$)7M7e8Wx4UK=H#vkK| z2{ttTGL1jR=YbcS_?Kw>F^-rz=bHG-HU1y}!HXX;b>iMU*?%iEe%zFR`s2Z~yFCpCWFBp{ZUA7bjPH1XGK{4tK0I+vOFQyPDaFBcnf z{L|U2@yB=#c(sYYMdSb3J6`;VsdG8v{|o-6p)UvmylL;|uTI3&S!3eQX#9LrUo0_x z#MGHI@o&`lV;nKThStAJF(EG*f4-ylF9gq3c=02q&K8aTw}^%D z<4yJ`e#C^lWdG&wxN`jAoA54v#MFspye@tJpvE8Lh^cd<#GiBMpEdp%?*{ME{xdjB z@Ovil-Pd?6lf`NfFlHR>+1&lKUl{JWP0jo$k?X!NfxLE}AE1&tg0 z5uYa@pJ#Y>=LhY0AMv?dK;SRAju2b^5cyMlJ-!WJ!{|Ab{u`h^gdbgEIr8J58~^cD zjHD9pJJ1G6RrhIM`3Vu$@&mUTRym7mEDZ>pi0v>vcxf7zn5BE7wuQy~lX< zGF9e%jnMlrPAtldss;PZGVkf5JlwOV%=-QDctta0p$o`F(?sb;9U&g&9Y?paKxOhv@ z@XAN2ntbA?h=czK77kyXXd?HyV35#?WCxKWAdFZ(E^* zcM;YA;BPc;T@c<~E%d1u2fdXJ-bHt)eBuL-$cn8)BNK?MU5GeA&yQt9c zpB#kqcPPCs2qy_0yo;~~0Dm~Xr_hA|Z|3(&$-8KU@{fBQ{&`O7O#Uv|tF7>ZcM;|a ziw|9yCM~u2;9Ug2ivGRe|6HYCX7RzhXoJDmr+0*Zq{RpCqAG_EU75~YYVpClsM@1% zPrK|tIyXZNOU*qFU@Mnwt;9c~h$G;_k zAH0jU30>RoL7`6^Y}*gKi{4N=+Yi2G%Ky~*54?-E8-Dl?z7~3=^&fZ_;s5cZ{r-UO z>y&;k{3p+;?1{BkfbtKdT>i*&DqrYxDtP8mAG9MS1NDHl2y-smYusIE?>B^H{HNC6 zz*_XB&>LR97uvJ0(&q*pCka1z7k#UA@u$Yic+l0K;9c~ClMmgQ#vfqigLe_e0E-V< zOlQ>E_5^Q11C=lRaccq{yakOte0~0i{DM#3f~Fq7t}RHH_9Sls{K$Br{-|&9l^?tX zdkbCL^F^f}W!jUx1^X*q+Edqhr?)WeN#24#8h*B?`gh!0raj49aEQ>u@sNe~U>djH z^at`59IE`|u0Z>IsPrZlAG`$^C#XN$2W`nT=1J2&0+Ng|46#p2i}4%PCj%I z{#+{`yakya{YasY{>F@#eoZwhwpX$A3jcSN*|TaGS?}RYX^Q@D|)9bk+YNp${vw`h&ON9z(}keZH>M zhkj%A2XDds9{zR0@95wy_^XG1Q$$yM@D@Dc@!u2CRe$gnEb{p8kLbz|-hw4USN(5O zdJC&Rcng*p`g_oSgwThaZ1o3k!72~`uL*SU7Oe5`ABpIS58i?@kAGQ2SN*|TQ0ein zis;G@-hxd+SN#_Weeh(fKX?mjl|Bw<4)fayJ$Hp2pTJx2l!w12fezk+zkB#)5nb`Y zTkyQcUmMX?fAAK(?D0Pp(Ul*(1+NKR^{-U=K30G57QCtSaespTU4?#1zSSSR1@CzH ze@~!;x8Qvb|M`fn_~0%0x5xixL|6U6TkxsJ|4u|#e()B2DRkBUWuc$E$?6Z@f^Q8S zYoGZOl-@izp{?{^@D}{w;lH0i2XA5E;r~0Lv{pSdM z;B{7i@D_IR@DEI&gSW7&hu2wD{lQy!x`#g~fezln2_AlKL|1(9 z7Ebo~M@MwkAH0QAJ^s@py7Gg!aGKCn|6xkE^8tAap*PyE(O6*3e^BUI*k8A0|08eV zEDwJ|0v)`Cb3FXX5nb`YTR7L_zc8Y!{@^W~=kd>q=*kb?!fS-C`cD;l-}9{h!CQEP z@?TLHgtuvYocNF6;7OuCcnfdweD-D*H-icZ{a$nb3F@NEM4V;w{U}#4_%mge{1D~x3J2Sze4GFeM+{-2XA4u zC%;tbO>Fysw{VNczd`87FAZ8x5`OR&ZuR)9BD(4a-oocR{%WOP9sEi8!CMHwMdRC+ zh_3wLEref47yoP(`f)!6N3<1u@D{$|@jn;Qm7hM{F7!r>FT@kmakI>NpS*?ddGcQr z`mz79{wL3ep8RbQUFCzfaEHogd>|f}j=j*v2Y3rVH+1S+sPs(RKHx3@Ovh|D@w1q`EtSsk17nTQi-SLk{)@@GuhJ#H z-;3xfpS%Y;e$==8svmh>&`9az?P}-alQ>7&i~ zE4;mwJ`Viz)&3s6&3;07d#ilzM=@70IXZd!DqZw%7ts};y!{>j;$9IwTiTzzgFOD; z5ncJon=5n~AJJEsy8mqAUwDTZ`jQ~LwY}1}22GToyd#u8_GFy5X#eSkW$+}yCok+q z`|*60XR%D(wwUt*;XU2(!&aP4Fm=7&@{@Oh;r|2ZLzIs5YsDw;WTESM!f8T3YAM}mqyRGO?-V2q^^JlatQ|G&E`;vE-(#PRm)_jex zPG{KmCGQ-e>-l|O;dgZM&Q-eTH#wrKe&n6!@oW5%KU?%8?=>F3#t-SrPu?4ZF71o< zWa@N?ZC~=tPi*^=_YS4AeHRZCdVAbDoh10=oiB80U$iGv`x@ImahrVt7N8VCH$D#fm8sCT3274(! zdDj^_`HPhQLCa6x4TcVWV2S)|EI)axgf8PB$4ZQUhn{5KLm<4>%0D*1d9?cf&;x=4 z6<>MT{~Bde{yLH0=3^_Lyj!J=|L<>8o1e{laoBGcKc~eUe~AbDW<4$bR+PQy(Q!?> zeGe6Q!^PW#9*!Sx#Rtv8;E!n%KQDs*hR2Wk;BWeimA?)2?H(Q1q}%t%fHz$Hp3obO zIX?(*S6!N3AMCI8ZwLKDq5JoDn&MWh;=c#_4&@jBRLl3K6Rdwe1pRXe{5l;4e5`?&-1p zWc-*vU+VJyUR&|sPZ(3@0>hlwFX$i9_ek}8$dWzrd`Md2^C2bg-2L_ALoPdg!Pb#e zt%|_ayXk>EAM*5X`~9rhv(A||vx^GD?+V3||Np~F{^&^ZKCB&iBk*&yx!vc?;Xlle z9Fdcomp{nVX%C$`2I>3!DA(ZHy)%+Fbx8Zo?{5u4(DJ~F3& ze!ncd6dibWkcg&ur$NrK!b2OvB|2|PLHauLTmkJHhuqc4VTBm3p1%v9w%@R< z>{GH%N`b1lQy@=mQ`u95RsJ+-Z`zNz z!?N=7@`n!8-5&ir3t4Sc8M7S!eoZ}lFG0QW=I269m6*L3IzF+N?~^i7>Tq?DBJGO* z<6ojShD#{>8ppriEc3hy?Lr@3a<1TZi=L2S`HjfryVCKA+-p!aOYAicA2DXwfc)H3 z2M+7m-BzXDw@17xOUDnXv43WuPu&pb7Ua2cyYV}Q;gb81sl)A7C_X87KJqn5_@i>O z^PB>#_i)6kvUGe@{D*>8@`X4LBHxn2{>3P#4i6{bKZdgTN%*wCTi33pF7cN~yx|hc zDs^%WNcZrIKzmT|Gh_Z=k8<+qGfv7(xuwXDCE@owDXW|LF>O?3y^RrXxP-D^^zdhT z{@(yvk>DR4!+#a!nM17Fr- zfA?Nmne|#kydh;R-Pg%Eu+-r%g{@0|68x+f{z2d&Ukk@4`1_))VG=&$&!S8GFKr$1 zhD#}{os)A=YZw1ZTY=VG@cYH^JD{9=tsS4>w?o;!N%%7Ubk})J@sEml!=;qf-N`xV zCfEO$b^@)H;AhA1k3~88j&gj0-yLP`lJG|k#0U@#!1Vu#5pTGZvidtY2Yut=_Xe$# z;P;Q==b)T?CptdC?~k(Xsqv!$koY4b-f$^pMZ)nurU_pA=YrN-@CQUy5SL5GB9m{Z zhmZ9To>vT?Xj%_`&to|Nb?er{@KBEl$ZEUFobBZO@##RLf_P^j=TeVu?nzOWUy4j! zCOAIv!)%o4{F^ur!VUTT^KwvsUeLJkv!LO+Pw<1HbFtq3g1@^OG(HhO)o~)qc6*}z z^CI2VmTMjA!9B5pVWORvBcCDm$L67>H=&$9m?t&$59Q*_YU%8xc94G14HJPlfc5T( zcter3z{xrIZ$TTmBL1z&mkWMu9$I=o%BjO0j!*o*0A<%E;Y&Y=;V+DMLy`5klhdlX zhmSq-(pyvDFF`qVSm^i!|8bNps0SZ$7}>uf;tiKl)@moG)x{ouF=!77erz6ET847+ zt#EvTkLP%oKAwbc=V6V%_Ce!O%_80qvSO*#J5l>L9`!fWD;E47BTcQH-tQXzoWbm`@`bj=XaFNKJd8AV~*`{ zxrNLC&g+ zTJvMAUVDSru!vs0M6W$(C+Jn=&L&K4e$=Cv+4G5?s1tpKxT2qmx*|6e5n3i+gFUZ+ zK7Je*`Oo`n9sFe+7qw1^WAkcC_nY8;92e=#5lJv#!lD7YCytNq)$544TSNe$0cUmjxYS?`18TA7Q8XLi_&mtM+vR zSE7A8u}^COMO#3b7Uv^l&(;#ZUE1PHeByu6TY6_qDM0_)|8D+O z|7Lo~hT7Lb>3xFEG5dbDlU`uyJwQ_#!D&_a-X~~0p;d6? z&LEWjUyS<2lmY(JzP0c{$Mis-<3atfm@=$BqBf{wM&&!69lM?|vY zU(&Gl?#=ce6_xAzU`_jXJAWoyki`1l+g^Mn*iVnx^?pfx?Fs+DCZ@1>aKzJT9NwcX z_Ts#+IA6;-9~NIG{_J!v+AC(y^oTe9B@O>ec|Gm9Fe;Zg{0{b<-+#)qiI>!G2Yz$= zcsIuK|N5GKbX(B$6AsQyY!B#DJV~y?;&X}G*SKWEKc#oS}ywEqx#>UsQ+~l zZ~P0!i{dfV|E8!sx?hnuWmeuLGiOaXKl_3iQ?jRBV0vb~?Xop!x^rtJM(_WykFtCV zK5sEJ+66sf8&in(w5fBWU_Z4Bd-&qJv{>w_7P~qhZ2M7_$Y6zr3$gDh-Xe87_rUW` zv37f0WhDKj-7{!+VMLNR^ozat%_{lD~;bTLI1ZD^V}j_rt?(izXS)UKfe_jtib(XxU7xT?fjXcFFOeIFQrWU zy$s_mQkT~BH-G=He!t-+tkjME#QMVzQE~hW+ou@qvn-6tchT?Z$G5<97_J*}982$g z5k$2d)JcTld}P@lf@TeG)l1`d@}>9Q09rExNxx4I2V_2-Q$9`s0 zmyX8o@M8$yF{$5mZ0|D2`W17xX$$qcj;&o5T6!Mn+7|SCvq0yuF3%;z`LeDSI^nY+ zVi2z_3YYbW2>(l*58^#~rk&dky_S&;U>#`mZ&J)h{yQFipCGLIhyLjwG<|0n{^K5@ zJ0ffFumQvK2Mo#TmpdRoXN1QWE*pfp#~I!X@Zem38P)~JNlC`V&-2FQVa1g1Et#+{ zk0r=YnFP0yoF}Gdz2a4&z8GgrY=_G_M6@n%*!ILd{AGOh0ZGOsTw}e{1-I&?A1%ul z84>+Htn)xW3L&U;%>T>A37PTGEEp}{j~Zgz`)trPMi>vxfdkW;#9M$NWzjOOD3p^-?OE?TCIQ$}#`X`ZGRn4jP~SobanBi4U2}FwgRR)yr;I z{)`14J|3W4cBR3;Tk$jA@bGU|8G`>8!;j5qgnv8e&`aO``@@i z@!R9xdnCUcbjVo3b1#!X?<`-5zY%#Y?ALKjievQ6pqC52We<+z`}Uneqx!Jpvs z*`V>nVS#K$BKp%P-y8&ki}3jZ=ok;VS&8V+qP#8$4!;whuLNPw`3dwFQ2sRdDgSkq z&&^204<6vEd~E3{KSqBYbgU^v{<|taMt=+RS44i(pNouq%(szz@Bo+coBmvA{-Q?%??y2qa*yLA# z?6Kgv)*4xq6)tbCBIUWgXMWprdow0Y>N3@6lwux;o;O>*m#KsgU0=tZ+vAI22J!yb z@-{(wTh%RGj+gM=U=a&sFR+qyur?5&00wQGMPYU5<@H+cZ4bl{a8S zes*@wFfRFsa{}_dQkAlJ9i_&@qvz+s<=LR=IzsNZF2|l%usTN7wVW~!_HigikwhHTyLsnm^jB%ET<=_tU`$?2P0(n4!5SC9s zCiW=DC%9*!Y>>kpkcfLO=xUqFIM?y-HPpkMgnAmsSe_WcX8+Nd%x=i0RQ91r&n)cYTUYlRT^ zL1bdzZMpEtxOxQn8jFjKV4}TiKvx@8#u~@J_v;?+!>D(M;5s41-H1%=M;xEvVqRT- zw}+dTmD9~)&y#0B()*(i@p(f&YqA9Ul%>VU%{@80>nr_@d(!YZQ@EVEx_jHfzKt+{ zFwuWl*DZg<+U*+wI_<~&yqvz-BpmvOe3;jlm&fhTwDuGKWn}fW)_vLW@4Ldoe;)NV zdH9hKga10{Y=h?=zvzv5bNSO2KR0hcc3xg=Jb4dvwK-f)8Sgp%{f_n8{cX^m6?`Xz zc7KFS+S`s#{P8BrUbnagl=fnthRsaM`<3I{ugJ^`l)D4@O~G>-v;2F*_nG6PohvBs zdBGcK$Ia-t2e>O5g08lS3|vQP|4Pr!A5m{dc1}zPa93d8L2TeeiT6u4RU*TOn;t_k z^=N^5pE*6)HDh}01G?HQGFR*qi3<+MaC)q0j(R^DJ**JwVRQkGOT;~dx>;Nu0%N$? z_ZXX1#-Wb=fU7**gHf-!;5s41JOY`Y+$-Be+|I}?EUpfLG2ATB)kc+(Wtp*7e$T@_ z67>!iTqlHh1CfcXD{*BeF2;-%hd5m8BB?MBv~@u`o(~OIVjf(HHN{Gt->!t5l?OWf z-S&;~HVj#PtTtf1Z_|MTJ-cxqV8xNfZfgYX9*Iobb9gTW9g6o73cPcWmy>*4e^<xz7s;b5uYnayUFp1Kdwia z&f6H0FccD${(b;iZB*U|9N)pS+&H@8Uevo@@C-BR5pN+fY4cj#=kY?xV;Hd}f2U9OcAZ5sHdqHIAAC^Cd{EV@8 zSk4f!mw4|Xt522JoBvyV=HX$EU-2CAEVIGG{J(;V+~wCBp!$ZDJNwsvfXoa6k9c@Q#)XPHrtW$loOd9dSS zKV5kwZ6{t1j=FVUnq$t>IXZwj4qD9^;GwNWI6{Y2qEs#$izO<@d@s+C_C8U za*B-M_5odOR2km6dh5S?xIIzt2!m^d5Vs#Pv5!r_9fYzYEv_zwVz^j;z-A_u;my+- z-922cJ$eeR6GB|Aq4AjH^KPH5@S0NKSVgJAK3Y6*oUs=pjM6empHzKQz zq13(6>3!%u=qXI>7uO=swz$3!(237=Cw044IP?$sZbQDpwlnMoE0-b>{$kM0Ie^q% z?D*UE_wX?{t-RL5kAxWfWuVgs3mm`bU5c{XEWR#9BEQcI!c~Yvtf93%sXt^?>>q?x zXzbmd=zn6X&%>3pVVy&5`<&PAD?z(U>~}`c?>Ji)zEa00c5g=c0@#h(^6TIExkIC_ zK-@ZH^|i{tnY&Hx?)S#)D%4xa{|oTmpibPa$i&83ew5hW&m))mxPu4u&lx#b(24s# zvf8LJ-jBG0!d;akvsPa2=(?zI5@mDjoGc^>9(kyU!Y~ zinz?VJD(rqX*);ztReWnYqSsX_JSO>Eu>6bN9pkOZvDIpeQf0qXkCv#hWCevP0#t0 z@ZcBXVI5#>3MmuUQ97c9hle?LRl1MYEpA_{h^-#HOvURAIcih5iZZ?Z`Vmt+yiCyc z_wh30c;5Uk_c4;}J6iFMha5BSucFN3ot{UOdw6|8YvqyH9A9d@ zp1hBe-sTC!9riw}bCK^v#(sJ=)>f;%xN(wx=WmQxtOJZs!&S6tw!>&&;n{mBXhVE^ zd&cdZ;rLS9dyM+`YRFNahN~#^YRA`M9}n*a(5Cr#$HejGIlk0*2r$|QpBkIORg`(B zSDq?K@Vj0_`3juUpsH__oCH)q~ef@X8@aZ3;zZx#K(X zJcn0;ad*{YF}!XuJa1i*h?l1Wcz3~jDzYi$+_LH^hu85igO`DF&d*QpoH9%+v93(-^$B=3V4ykr=6w_{F}TAUy+XM^uHe5%kQ)kcaeNpezxZTlI1{o!P0v&y=WZ#Hg)tc>B**6s~4iSjk z6IpEyMFyrNn>y!txJRL0hFOng56v6EJt^(QdO-MW(36?Cxc^Yn7Pxq<&NCOC6LjKY ze{O748TL#AWIP0_8d3fU$VX)lJP8LQI> zY-Um!-aOsq8V`3c=qFfQWfyzL7`|a5L;n!B5;-dcF6|=jBxJQQETN1^j=#%C9`01o z20L7``2DFQ-|@+F>>rwWA?{~vYz^*o$Wt4`63U+G`0QkB#K=6`PP7~QeZw1;P?k5}cg--rf64Z|4Ea2RZw0XY24wPGk${hN zM9Iwh@J)LW|F(!%Wj*TTbe-qnW1KCyEW%d-#4kjq4&MAP_CJcUtLw*?rk)psYqkX8 zx?}N)c&os;P*H`9xvJt#r^jylM*B-5-PM*7ht_qwXa73XyV!oD8c%oq+DY<>z+-9QD9?zp+_(aUG?j z&oSo;l-rzGF+C!&qR&B~Ls!&uiG2GZH;U`yzu%^`E9lChb#eS))6sPvek;n3;YVTw zA7cf5QtIvh+5V+i7nSZ8$M2SDT4G)hmR+NJNgYRF1J+XIKLz1h|D4+@^m~8O|9z3w z=c;R82h#m8^L{tl(Hpr{%>Kv>u^;>WQnUf;xkSDJ$UWlrXZA1wL43^nXagp#JIt|n zzsAGIKD)Gc3_lVh_@{%;HsJhe6Y)nP4~XOU=w^C8@$-@U3WL`5=IQS5diax3FE@rC zi4lCv!==>WbPJA8_LDKlIly;6GpKQo`5m@1g{743&C@*!%zl&lW4AM|&8pkiV zSdWyJ__!vnK0vwJ7?x7@2ad1TjUMg}&?@7&vAFsQbYj2g_yrg1kINuRABUxoy*hM!$DZiodi9~GwY%s)qF^M4%e z-h{PTZ|{gVq^#8kI5Ec^e3N(`nx}}+8C~;jQ$oi z2#$Xp7BSJTKFD3fURZ$R26Mk{HP#2h*H>!lAL0&0?iR<@!v<6#ZXUAQ7>bNM$KU%j zGd~kI7rBp*3jb>TJFdP2|M&4h zz7O1WZUzs0{i1FigqixBi%eZ7M&i`}7ou!vqCT=4RX@xEU2RtxvmAe)L7pGZN4@br zHbz(CUWrWX3mu>M;VP6(jN@Vxhpidv(GQqc;R`0(%IhfgsWRWBF#yD+YgoVBqU^|=>WZC6ZhK0cw3YnO_TQ16nMKHYv*pF-59 zkLD-nQ-!jt67})g1^Zv)lW_Gz_+IY#PgrgALEl=_Cun*p-fPPPG21bc^r=rnwqG4G zbu4u9#gC7p>`tSfT?fp=S?2dah^=?Hsu}Wq$XG+HItcj)kAHW4WjkSij<#Y7S69h( zgw}Vko1a!c3)+0^mS`uhb!j*D)M9&G#IEsNjq=BRyLBD1`c;%`8-ybJRma!2$isaT z^{NtZ?LvgO|3W7A%Z^|C{Q}CWecbLEmmi|soWHN8><=AZR&x*c6VRSbz=a4&#QhqX z*#C0;g8L52Uhr`-i__28^TKAPa5ZIr=lHUwdAL7;_GSVuL`VWImU)W(wc{7uFHruD zkE`o|HJGQ3jp1s@#&wjkwz_q|nmthOlLTD55Fjq+U|^u0OBuN4{QeVg@t@*3!v^IK z96sRGkpqTgkI5f0lyVJxPA1>=*eX^#F{)eHFiOD#lckhgDJx7{hSo9fydersk z1buo@Mk;-xRe{9cnn4jS$GC9KU?->loALt2An1$o;b^aiFe~z39+MTyFmq;{n%^~= zH`k1X4Ek=6lP`W7jIv&-^o(Y6)$@#qS9Do(rjs*ZhFPys&$E&H{8l~P{J!P_@YAPf zIQgRInJ62aN>4m+W2>^=W<&pU3MKagQoVk#mUAcD&OiUBo;Xif^Y2u8#{0qA77=eq zUDodF^gQ`+7hh|!W?l2yZ`ITFgSDKm;Zxwb1U-QVT~p~9?+0t!MZ6((S!-h#(oSCM z>4~{xZNuNFrLb-*l4Zs_InFfe zIO>PFWNqKyrk{yE)eqy5_|m(tz??I$-b@M!#Mt zUxVL5Iqf&;*FoABW2E>lVg6r>xqL034`96Y_?39W{Exa!{0!H6^Z$@dUc6!cUmMN; zlvz)_Vff>!;u1GL zI>NC(JQwkXYbom`C+E}`%)G{N>lx&V~_%QQ41moaiJ4g#22P9_ml%u`U3eKKU|156+eEr_{qujL>7<9uco#txI=uFv7NyE9kKf=hbWR zJOFon&L5^O_1GVD_yqD?qWpA}e+NBsGP6?$1*)?i=48VguG5f^fdGHAe5gQ zG<_&Hn?I=*y?KYb;mqzMJD}IMm!nG2l7MWoVHeD_+huQ_UY7}3@Evenq8`{ouS-wX z*9DQ$Hz(o^*R{p>94BVPFUD_kP(CDRcF6qyQs2}DbGTH>~ z<`UcSF0=>FV-ng!f^(j(!AoC39gaVUZ#j488Sj-&%x?Qe|4%^Hwx{pHbyFPL$U1Xh zgnost>)QUVe(knPew_(i#?Az%m&ETBl=1lh_|@Ot`pY}1cTvR4SPs`+=H#4K?8W(7 z(DvL#`($rhPn_QlIgEvi9FFL58Oo+4>zfqk_e8wv^Lw0}QM0``e*pD{{FnMB#kp?Q zliI`D>Bl+dqIGPOyPRH}C)d4&%;!}S+C$=;aaN41z7N+?_f?L6^a);^p%1K^_q*Da z9A~NQssb+C&Y%CO_bTLj)UJAV(>k7F-*0%sb&RDg&b~42T%1+*0qxvfv`_Yq^~Bj5 zki)h}*#83;Iw$L!6ld>7yx}_f{9RAq9bTM$2-*YxrM^jVrkmlUIJ0*8afbPH9oytB zrx)XFJ@&lo?n<^ViZkrvjqk&C)ZN?1k6rEJY{N02J@dQTl^ka&>{_1=T((`p{vUdx z4PaO9un{?f>zTRR!~SLwulQnphV#$(d(3*BewvJWZ`t(&MPhEYRWVlOnQ#}v*bz-NV`XQsufaenNu|8X$k;+eQ*~xK#{eXx!q%P}Ec4G3& zJUxekcG#}!DWMkEa}@Z|roeNF_$MQCTuzEBw=5Ms$40#2dg|isyCshDgSv4m97+-6V3$)oOQlgLLuOpMM%<+lb zXHmxY1f|5!)XIptl`rGj=Sl8)=M6afEH6Ud>dD((U+JfJBHcrtY2Z3aXU{SA_d@vx z75?oO=C$%(nZ&$>n;aj6QiYg9aY?6T&Lf9g7;7v=wq4BJuP zC6t%#h4LSwIMPv!c3|JU9?wt7xbkcM_4@#H1%9~x8`akzHSp{br6@M*?Tc*g*HgDL zZ{I%cF&F1$oO?<4?n5x1Q6E_K;h1=4y-pFY*o5mSoj=OOQ&~6E3!J^lqbSr*97E|p z`U*ZoJGsPmJ05y}ky1Zxw-ZrEZ4L$dM8`h8sTWWEQSXpl(JLNLWv74-zJnevQLj13 z?NjJw;|Y6o1zeXd|X9(XYv7PdePo!S` z2M>;&EDaet#I8A5Z+yh7vSvn7f*JOH3US6EpOSpuScWrk(P6yflX$|Ovn($az8AUk z(54%)4#nD3{7YHDsc4Mx@lsFT?)pmmuS8bewJqm6uo^>M3Q5X_ur=5y#*wgP!hf*;H<#QQB}SQki4EOh+hhsRMqKb0S%r(m@o zW3GiROe(8XzRRDPuNysxQ;hsjTo1utZ}?U?J{k9)L^a%GBnt zj54Yn|LiGl+%MYzn*8o>{QW*<&!C)q8y%n6U5&ERBwVi(pg!?2HyhrtjJm$)g$0yvSDV8!%J|ChU-Z4fXS?q}{%0It+WmW!lkYRf zM}5oFQMMhpBlG&DZ1-P4S6jm}$SC*D=jYt*wfm2#wg+PiiyZ-IJvpCIoqq#A$9TY(N8QO_mX51*CuygqI}^guQ0*%n!C z*1ByS`z2+r-OF2}UW){LuieWj3%)=-mx$j5`M@OnsNKsk?-`pzkztk^6msd|uHDN! zqF$>wKHI(g7-V91aj??v*Q2a8aI^a3CSLS3LDb*N`+%;ts*HY)|FXkeyO$q_dL2`= z`$;G#b|1$l{={CnJTnP5x!p168Q!p*vW7c3m#s4GPWw(qK2Gh1DLU)0d=xVIyyp-F ze>lqe)q`(+OMjga@v1EEIl;MeJp8e!hkZWd&fv@cAD5qva_Vq~(_8S*L>X@~#r+;T z&XjuRN4%lPn&ISJZqI{g=efvZeSFko`Nhc8;e5v@a%Z57&-LYv8a6n-GjtD<(EiIK zUX^u~lXJx*ZoQ0k2y{r%{x_qXI$ZAf1pg|O%}9kG-{+U#7V(DV*W>%$PR^Bky7{)e z5VS68znUaFQ>{!t+>1;dZ*%;j$K5Eq3VQS(h!tRLhYUZMK%gJ~8u6;EN1dFj`+9zO z0QGK8;fErWQ-{AgKEZz!Wp}5-_dIXF`!4F$O zr;f`Vzl;N0P*w;%5}!9_wRu>7w$wF~+_S#`dtf~C@PD~KFMk(!>hrLiy1wi5ziFd; zKXv)Dpy9kB_EfR0$~f48%(l=ywNmJ}50ST6`@J0`YV3sltG>i~`w`^3kP*9hw+;U{ zJAF9jk|pR{P3Gb^k+7G?61nk-|3Uu5g8mMlY=6xAhyf2S8zD+7q53B>=3nsAz*HOCVKY>2=Pdl5V-VWmjilQ1UXNC`; zhfCB8=MLq(pPlfWlT;$^p~z~p$~e@q-}Jc{+S#8w1c5VXswoQ=CL^)VLY&b-5Q$1H9@28}03G@Gk9F!da{P=x* z5i9tZ|6n^)$a_m0ym{>Qo6Y|-%|ZE@xL5MwF5Y)ae4ZkHfJRNwTHL^Mf>fJKA)msq zchh8klXq^?x88FT;*VJdU>VCK5zcV|si-oXz7wxk58}0KqNp`V9QoLBMxLpqd_s__;JG~@c?nT)w>4)+A zl&r>nhE zylK}1QC^N*r1<9eR{Lok%E?#h_yiYw;0?hcd&cnz?i(nV_x~iE`>`7B-Hxm_s*LT9|K9D!-;|FtfDKP6uHA3Sc>gby z6Z;LvC%7M@jPL)6ov)ZW#Krt=Yz#M0hBr^&SMJ`cyWvC7a8BUwa|QQnl#}n{1l%7` z_6Bfc`&$ne`+L~T6mFo5U*x;|xxc`}{SGv&6B2PN_Aq=uI6m52!MT?2|B3B$OdZ%; zu_x$iV@Mgej?x2*9WKv0H{kg{;_Chi)!=`=V?p?uL~JrnRqT!WxWACJzhO1v{t0xo zF=Sm_N9jTQxUpPN|AUa5C~m5KMaAKuLpRiOiF{ZuRO}7>#C-*85x+CC+NyOsJNAbQ zJp2x*caY+zTF+NteIPzCkL-yQ;`c&66!`ps-4y%!id@ju=1^qtoWrC??{xe6iXNzU zc=CRx;#8CqyO-s{Cvh={R&+?h)tjR8@IT1c>AgM~C(vi@Ll5p_@1pMdkqjiPBdf59y2PT!}-8Xpb zJ@>qH#Z1sAdHCcY{*{K$fBui{js1DWDB$ztMqh>LZk!PJMr5^BW!y-CnjU}6jo%fk zQEz5E&iwb*Rd~-K$omp^nD^E>Tz5cD-20H#M%D2?iy8!rj&kqus=&U!;vxu4lanl7+Gx%1!J*?U+Cd4L%rJ)@QtJxzIUIYUi<+DgZS%^)#k8* z80#EwLYsImA**d+1#NlB;T7KF{@=agHPDtZN^L_Aj{P4; z1)k@xAolZ)U-WqvWmP`z(Ta=v0I-!Q6xn(a#Z zDe-cUsSBDtN-WPrZsY3#K=j8-tSgKULOv6W>nIhSX7m^oG#<4B=LKtbMUVQN1hLcu zbFt`{6TxWtK$K^ye#2#a(($5lEXvh4$~)Hat=eq#qgJZzX|A~wBLgfe_*Tm%< zl&ftbyK+th83>!V&#r$>7BVVzJ} zl)}EPC?~DL@riw9C|m2}nf`+L*4PwQGB%%ed`~~?#qEorP513PHQrxd2c6hk9lzi{ ziLx>u*YuY+QC=l=!%E72)A4Q1@o+x^ttO5e>o4zuPVCnmzu;~|*^@r5=`Ww4Tx|?1 z$@_`p+v<-;?}N52hO6!QCCbV7k>lfjr1E>@7Zs1^Fj1Sb8sc_i8t7_cSV5 zx^;Oa)*F@YC%5ay#waJ>_l}Ra8=Ii)qeNV^EfaCEF9tS~=&;e-cfUHz;Id!+g!~EZ zrS^8srk0quz{ohi5%Vu~1g=Ze<4BbAK7x^;_M@$t=7G-sbsatjA|HeA^e^Q!)+)R8 zFa6L3*_^A3PrP&aSHE?BfPdf%Yen1-e%#Rpwh8QZiGDa5xk;iQ5PMA2;{;@L4j^?; zP!j*XHpl2eImaO%nNkml!;RUXqb*R+CGzDUAMNm?v75DsKNwkU4@Jgc$Nt4dE)KPw zQpDkD;3syDOTfK$4c@2ujA>) zGeKtzjdA>fKNV$WvCXKB)*u%D&!DTVp~#r#_`hoI**yjIPD^1o&Krbps^b&fOHe+> z*{!%<|HFEEO-rpuEdKw3di2Rn33}X(vP%;6@ZukPW8;HxBkL}6{9oT? z^k5v^k9<=~Jv9DHK&LP6cl_dq^(f>0eI17~WAQ%^eLDahYZ%d;{A-YDi??s~B>ui% z*$$YSjqk&aw4ow`NIR&)i$l>XMI6?GhkWZJJ~;>6xCv$VC)(}xzh^*KUx!lnnTS8_ zkA1xUhxvNrdh0!}|7Du~_dMv-?a7E=@iE_S+~n|+`rq52tF7Ti%5dlOX$R+dcE1E# zZ3??FUkKl}1YE2SHkx@J{XR3P|9uJi+rq=oaHE^=(++;gi+kLk*!WB;yA%4~cc@1l z6XySoKcH+|qW!M_RWa^#ug}jA*EXfK8s+JM^~uIJQtRROzpDLEk3RXqioqxPO;sb5 zx%GhYhv|RZQ~wf#%d-s+;;{;4#wWsyYn#$qy=wHLT&!6)%6^Gn_TyrB2mjoxs<~yy za~#`u?%er)!tZbKXcxbBF{FRLF`O5wS|KY7&n0+mQ(DH0=Diod#_xEB8{vEC;S%*4 zi`)o)#~Gsh{1xR7A2~!SQ9jNWj7?&DRfmW@t<8zwA8|TKss(V2jYvp))usZSQBGV`5M*OnQshWkd@!(7OoS&&nJ#fB{x=j4! zwM}X5p7-MA0?^K_Paf`7Fi{`O|Dw}eEsDyqKB+nz{G(=^Gi%E5DQA;F{JW7Un|wH< z!nI9lN9+-_kc+M;-+(!@(}4Wp15V;QIy#?_&#(CTkc{^E`KM*&jvSDmAKmb$9(N#L z!U_?&lj!%Lq1|C&@X7kOBHsl4hEJI|*{CP_J&JPpi075k7J4t7%xOpbBlv?z$pGzP z{Tjaw33%`k>!|1j? zeKOolEVD4|ka1$hF(WgM%jkBD{cr6cfZv{I3jH?xuYQAE_1hCIQJ=B4BeGZh@de7B zO7dIxUW4O)dtx8qRb2Sy2{+HB4QL)%exE%I+^g$C}B3r=|QIs$&v^uNU+@9nZ@3ug`x5Tl=gLZ~Tb4 zj4=p*xJ3VCAs?9R$5;Te-dVyc_)iSPcXz)$?R@+G))gqfFlhS7*8ej zDZi%-Nc!_SOHUv+;TM_2+;3X#w(iiT=z? z?&sLoi%*GzD92xafXvOU@_fi4eB>+#*~?pMoc_&+LUpe&sZ{iKpvbh zK$_@qeOR1JTK)i}EK1`=Y^gJ3Ad@!=vqJleZWmD`Zm`0=gm>_-fB(|1s)v%aVP+?fVZZWH1x-&w5@GY`J)^qSL zY_U>lMO*~UfEMX#jZqJM752D9`!IiO+B+J|-2rv2mg`66ha-(NPJOjR_=dC$M&{RPJ|);f`2^CRRFgMP@fobs8r z{@-T*T_x8|?+{hBhxh76Ody0wZ{OG{Qj5obTp3wo@ zfd5A+-65re#PPkbuZt>=D6u-rFurqJ&>(0Y1P#z9H|ZHb%n<>H;c(NO*mGyu(=M2F z-pmn~TsWow6tgA~Iq61@cVEF17B2rKE!bIzbGYS~9hKYtn4b9)XU)t%bJ{u6&+B~t z#F?|E%s8t5jB_rUGGpdZc_RiNotfKx&Yb)~S-JUIdQ{HzNk`3`b^g(r(@2;$Eq}(O zNnNHMmzmi!^K$;5R-@661&zjB6f_#!Bxu(BrJ&gXCnH}PG}{vEe*%r)mB8}2t#{Z28y%^;WYWW|g;`_=VTsAI9{}?}mzVkV>Qxo9} zH!X>Hy)QHpTqeoyw12K+Y5u?&Q~o@A%JfORPeVN+chf?t7;bvZFa$yR*Fj6wvkLTL zEf+niMUN&&CF)Tg@p@lU=<%h_RGt>W&d-7I51jwvOl8w*uv0JKKsP2WldnOOUcnz! zuNP2WrG=u`E2`I@6ZQJL)`|a3q1PAkX3dy;M6dUNgEh>iEs#LHfCJr_v`oGRO)d>u zs9x`*`~@wfUYjpdy-E}HdRyzn|JJ7$Mqzv3|}ci3d#Qw40r0$4BD+2l;(r4mbT$zCoDvq0lG!dT+*fQh!RJ_eW-R zt6r{Jspw{7ba9@}8wzoPcYG2>j$^t@RY zTsZiG$y3A}{Gol&2R>yAH(xKG_>;B?Kl!2U1AR7A$GeUGI2S64}vQvGg(EmM8e-lqh22g+Kv-ts$8E%g5J)~`ZJZPo*L!ZsmajDV&8PR|9 z--EW=KDhrNGDxTXn1j$CNRR7ZnM!Y4#`xOo;*0)&$J0M&rp`2z;})chH^dKo$P{i~ zYvrd^Izbp1ue;ypF_Pzz0%20bh5PM0F z$J-kgJJn}Gd&S2~8*dt4z=uzn!p$#PS!p#-+3^bao2k=VMqkXoh_9Lt?RfPKXp})Z z+6PM&wh!s?_W9DvPW72WU)TS0^8N7&_?tfv8R6!St*o@#hfRMc{$}cA=Kt!$MBmy< z^k-R@`f|;Ffx7B z8K2kV^9T(jF4J}Ao-Cfpy@E3i7%oTlDJze6r?nV>8^oz*&lg2}J zAMtNpnHevuj|E+2Xgp+zA4!kJZ?$=U{YUm?69&7X;Df(}D(dv)+S!9sTHX0-PlOBtM>Rc;3)n^L* z{qe@cbCLnnANoK?CdP_MX-^iI@rC+SQ^!+{{uhbDp#y;Qra_boB5u0ifwlqzmYp7t*t39K-VdTuOz>wh%?w<{kVwt#?Z89Z?gW{2s(AfTrJ}nt`TR?{*Uz+?5m~> zL$AqIdYPrezG{`B{&-dV@oaT~r$g9Y=wsECu~z+2hxH8NjP$rao=@s1z@aJp% z2eVlp%6wf7eE6IxtbW=GNqcF%nXjw=iE`@nl4-xsMBkTQvE#$Xpiu_sS8l`SSJ3zS zG}7ba!-rOOs?QYq+If}wdh>NP@Szh^SpBw@mG<%?JKq4mnmT=~`qtoF8S9IeYl3#- z-YqBxE)MUlS7rTC--Wa##TsM2- zg%i&_XWBWlcsLo# zQ0M8!U%1A&{l+%yFW4tCEWJwT|HP4w`V02es0{5NSP#G-|NN63S8fHJGNv1UED(Q? z9{0zMR<~52Df)+fKY$xoV&|7N(4$7@^{__&4*`PH{`s*vzpQ~CHPr1^69EYSrqb7zrO^9hv%d5Cb)-1s8+t%Drm*HdD<|!(bA$b4Jy!!g zYN*>|M(=9T`>k8dJXx~=G|B*7^xh(RlOESQ+EZH$|C8}o=HkykC!*fJa!yo(_<)W~ zVNJ9)N!xyonTKkiujshJ#2e;O#M|}>HlCob$k<@)dt2<=ey5Em%&A6(+V?N9kMwvv zz2MuE_?`B>;_Tx*<&U>HGtngdr_7o%Y1S01-&3u-YoK=x?;X(2tyX^8+xOe?7kbxF z*H_if+MZ(P+jm+!p|{9*)!6x+*!lJr8-JLuYgC5Vxdr?fM@Wy``MJeT^_dWV@%2vZ ze4+;UHUAPBVa-QYR@w(wnDtIA=RxZ9mFio2i0J#lgWS)x55i}D#JT$rrC+%N`=LXz zA4*RneUg>N`5t2s{l(be_#M{bydHRA?cui8?)&t|-`WFy4JU=)+`21vPC`GxcTBX! zq_hu5ns}!l=sRQ?A8U^jzkN8%tP^W9L4yp^#cwBw-$;-3*V<^0Z87{$#B*&|7titj zn)7S@m2n9jnY=bg`>4OwANq=pc z`|2PAaY1@4j%#y#dlJ8=Xb*c|0(ZLob$c!Fp%YVB+t12L`{W%P$C$fosZ*}e_bh3T zPjL@i=Cj%}L8A=PU&1H$&NycyJ>DMqR(7h-6#Clup}yX_y%zX5J75ZHM_XBGpRTq3 z2fpZZrqTB*)%Rs{j#7Im=#)V^^}SB@1wF3sY%4p}C*x;M>iD6)zcSu49^fOUuoi0s zO=+JMS^c4}=!iAE#Lt%!Kc78n;|KbRj7yDu_lbR<*>j>=%+s|hL+yJ=>?1uMKiH?& zpAy=`AMaiK@IiIGDUbn7=mB3cg|#PB8FNfs%4b(n;s2Lq^dI~IA2AW%q_nTs2CZfNMSqBoUNrvuR{Zz%ySCjw zH8M!2|9%kvkskM-o~>JegirRz9j-qn`Y*bV;<*qKQms>J(chpmQ&_uQKJh2*n}1n* zpnolO#t6s$S+}qB&u`wa{S*3&j8E0xx&y`DZ~th<_qvv#s|>NXu9etJdaQreHL}$#uDiT0&^XcMLo^-W6q&%|IK zXEX$BIAxGu!xs_E84tGN0E$Ci>5RZVo!i{K0D@L;cZC{6Ts)_m6eB78#a5 zD}lcU=&VON;-_vv#2@!(bkEz`;D6GeN7wI9>>oX^q>P(7*bQBo*!N6I`)Q%|Qy-L5 zSM0$hZg7ot{7-+eeu7;h!_p@xeT${Tt~!;Wew-|R_{pBH*PRYJW%N)#JUdqWKziH{ z!>n!zpNy+f^utK!hs1tl<0|VcJeZa@YvT0DXYz!izWA!kfw-{_CuMxWPP7?Qi25d_ z{c@k_Z*{O!Y{Q;h{D%1te*0y;^$YtTWt?u}Ynu4wmuG`68eh0JGITw4A^eh_M!Loq zuDQmF_-{+#$6Q)R8IaHQCT>Vs{!ZdGxP~7Z*yk(iV3)|S^uH^8l=VXi=qf|~@Vxk;!9;T(r|v1xDdSPZ9rj~&FJr&? zUIWtOeyFs%C492K)zA+K_y6tl7o7Kh<9(bu+)t>}J+^?Qx{p%_J8>_7DMWpf8tn13 zxi3)%JH@uA)NflFieL8l!1@Jtij1dBe|t^*vd7QnK29C3jSTh6o8lMJwZGw-z5<5$ zbxZR&KhzIJ2I=tY7R)X1EBWJojrQEu2LF?O{nW*me}9aAwej`8+{cmi)pUr0UuCYu zc=r5IOBoUU zY@s*ebE}+R>0cv5+apujqtUVEd~8b>&?zI3_8>mngY;N?Y&qDdmhvNEeH-6zXAdksN7x(zUTpC@{Uqs_R!Ws;Ery6Am@=uLWD?`Y3$G0Z2%vn}J%@3x%o`W^Ll z=eN)s16tk%vu8}2B24wI8@8MZF%zA98OMI`7-=u!7&bA5sQ>@b_BL=L z;!~26VxnMT@>N4pR7@09OiWTtOicWWfr^TXhCzynNr{Grib+L@g^EUnN=1r_Is@|r zGsDaDwhP3DFF!9) zem0ueKv$mgv*p8f!#LdaB0PVz3!ZdjF)aD+X9|cLUuDS@WUoukq~ zZTgQrFZG;=OKo`lkEYX{j1zGcm<{VcUQiBuKH~H0Idrix+c=c`MmdNca$p?JyGUL= zB^-Via@g$dcO<25zh(I3>vABv%&P^MvAK3VRo=WJzJmEGX9^a0k5WBfj1JWModV)3 zkeHrxysDH(&l1n$FKA-pIhR*2DUY75(U*-E+s;P!8UN(}SGj(wNQrKF#dd+%@Z~op z%9o>w4bi21bGCfQv)KEdZ!J96=I1FXwG+>suR{xn8{cKg6ujZjk=o~F LE;w$ef z=(xl-d9}|Ao)dAY4X+c6=$pMxTm@!B^Qw?Mpr74mo0~T%_!wPmlpBY_J(Pp!AqVc$ z^DdHC+l0e=`8kkR{zGt@Q)rhloG8_Myl=NL+ zvtNAund87V91cF$$4Oj;V#DjpP51K@g~U~8HjKkc<#6z9cb#3h3|(x<=LaMoRw)P3 zLk^77T`$7nkGtZKXkU3a;5WX?lHp-kx1{==rhA}s6`hW%Nz&BBHD%MA%{}$TVgH!%zEKak>eou%l^4w`fV<* zbY|+3E3dmc{$O*L{dWQ8cpu*{+TZ*`KOk$n`l1sjbtX%uP;O3jNqw=Kd!D$EI144V zTI06*Gs@+Qe*UJAIMqfiaWCZmx0K5lPxRv<+s=mN$Ggf!bn9=}RvWJT>V3lUt5ar^ z^K1FlpUajHx!T;g4i$#*?3917pnBQk~W`y*3_{n2q- zy(g!{cV3!rvQ54n_LR#fiBoK3^+Bfl`yz?c*-);lPf;$1z3b+^Rv(KlHd2nu*OZIs z0hiT>dfyUj@$G2g(l^IN<^#66>-pg~-tgUPCZ0e10$-Pr21d$ zJ_o$|MD`1VV;x_%;oE<@=L;{j;dRC}(dT*{Ue1Q`JyZGie=Zu6j^zAo3v=vS-kq&{ zMc2Gt&Gu@sAv$@#`sze^#z?i{%KwzPANm6+AJ$Lyp4rFf*7OIf<$ZwFvG)PwKHh&% zB>jQ@j-@tdH_J#W*}p17S<;)WBk$&#U*TT(~&jSklPE{Sus#CEyk zZuj#?`{ycFUxOw#E_Yn6S1w17jm|T!Y&#p>@B9t_-z29+u*Gxy|9pn3m+ln$|K zKEcUiWu1MdAvN$~H&4ErI9E$-?*4wYjl%yli55})sd ztNs3GoUGaCGH<0_{ULWA>sQQ5Kv?n?UaM`MAhUX*FOxdc*F`7G`2!%da^!QT`pXDZ21oqxV%> zKIF@Nc-}?$)(GD&p8ta{-vAWA?UHK|X6kZhvHq9R4(g{fqf8O^ZL2wMO^P)<*8DKa zluTv)KfEr2-XYSd-_t+{+!?ljg8DD9~VPxug%ERy?fNu6@D z%fmIqw?<+*-SNCZd7k3$BiEdVCN@rYJTFilrydfWqy5Snww(>*agm%NCA#sv2wiOW z@;4{SUyCL-(3R(H+43RJ?>N_!E8#goc>Zt5Gj^T9573_N}OvXwrd?%#y8sMu%Gz$c^jJ8kk9WeWc_{RGVFKJ5aY`B z8na#PyQg|E_sec@96^^Av_+ zW1i!=NO=q&8l7l7*q%H%ZweV~f zo{e4dd5maR{V10^nIe1dTTkNp(Mv|3pBCemSG}iHJ>)tl>wNf+a2+BiI5EuA*!ZNsKfF6!xuz{THD}(q zYH6RTCJI+L5t}S>E$o)m1z+)8iL*#z`>v*9+0bhA%%YQJy}$NNk`h*BROJAy@9x^De^mD&cx%ey+@m?L5D*_gP=W zn4bmm^EpM|!pwJbXVLcmiOnzQUf~I!B8`#txBRiG%f@(~Q`j#tO>#WhX1u@bJkN6~ zn%M9<+oJpX<0AMJnGMVHM@)afm!E+yHYU0HppBEKm(7p*Se`zFCN|KO=WoSF)kB{5 zdfyXk;d#ICyf5VGpQjU^JIyO}!E+{N=H~1x&wuE=g6$NZ#8;$s&U&UlHuar#YS9_y#Q)zp1|$bL>C*yRqlr}16}I1_+;@hC3;w|TfFaywbbi-QmX;cb>=SqCQ(O^FhwO z*5?kH$8h_EC-D_&?y+w5$ELpfhP&=4`jq_=6VDCEb+K&2>$`t*Jc`ro6B|yKZP7P* zJ!56EI@_Xu>h--~BsP3`w$Ug0c2>MEy4dhK+oJpH@?!3liz$=UxxW@&o(qc4LlhtE zV@s^zUECMm#a|40`|(rTQF0z4Kks6$BZ}Rey`07Rd7FpOv%0eHzJM*@nlBKk~dTW1raYI@_Wz_Bwo=4J-cx z)u$Zq^{ddu#s!Y&kCo??Q=)^lKPbK(O>Cem&-=yql;|PP8**_5{|V2j!t>^kXDmN= zo`2|q=S0kWFK6BI)8-#^uka+kVy$!56aBHN+xq+byo>!3)9sEY+wi*W5YOWtG_m1z zwnabP>+mTy8^-f@rhmul_oIuA+a1q8DbL#``TTqWO>Cem&lknVl;|N(dp6DokXsAS zUkc9!ADUFzoduqoRQ_pSXnGK-1uM8Q(R1m z9`fA9_+KpJe{t92|IYIcUGQwh%ueIK%sV)2@GKFIZu~FKjsJISl>8hJWy*~zk;`M@r04Q>zNGq{{(2cs8D~T9vr7gk*E>&h zd0KJ=IyUe_^R(ndwdA0zSK&Y8Y005*Ejc92(|A8BGYG+ba(=EQ`(dVU&b;eK zM_uigDt=Fla60>3TY4@Y|@=*}I zj-Y-rC1S&Uez1glOX~C9_k4YFuPSvcy42@WHs2w7SfA6oKqU2fm(=H-VSV~>k@t;w z*FV-esFyCjr%&DoEt!=&k82;<4^&8f7A)X>xLbLBo%y*Xd?to?p1m{b(eocskI(WD z%4hkY@}9rp#e>#+@}|aKT;T3Wxr~xE+45n1KJR_cx0d?+bN>3|zGmn8-1)h|65_^JSz>K1HSZ_x`laMG_KUBK z#d3Wu+vN4UyF4f2QX5V$?P>apUMDVR!}@)@KAHE5`(B_D#@Z6G@mI%z@fVJwha9qV z=J_}zKBp9aj?2Ca6%>?{dg1)AmL*eCs%!qF9=^#vS5?CK)u$R)@9%59J^X-s?zQAy zX9Hd9jq3sY75%FC{b)&7x#nd4j9!`VO=e@lC*zoG~JmZtO^UHl=>Nu^7nryrAR- zzRHp*`G>CglX~u#Mg;>PQ*yyk`rufFAK*RfDf z;txK`k}2)&?WX3Bao^Wgia+XOf9L-&^?&{yF0V?5IveO(Pb1WS(ZhN=$=lAi&f~xT z{*DXz!j3C%$sd9Ek3aY*OQ!UAZ#(ta1@80QrTC*h4t4%BM@XJMHr?mhh0X@L_`kS8 z{TDs-pZoBxmxTY)j(xk}%TnUs7gWmm@ky3U=}2!e_48X?yO8f4C>5VBbpB3Oe}Dd< z`@W#kNoZn2bnXXA8Gp~{NQoZ$d$qTnZ=J_q|9wH?um5;tU+i;!e3B(o`WcfmEj{o=3MnCa@HK;v8Rb06O_bhDxHtvg8L6TM%& zUoCx9ec1U=cgp`>;)~t)$LGtXKJ1xZYra?T`#a9crwxbPlM0^ijlau7f99UsEuD*b z?$iBZ_pcbX_jSVK7IW-EJ2HFRH{5pI-m@I{Wa7B<^Bng_j&t+j$?Gi{*Gl0{PRNqM zPq(BNO>pz(r7PGkjF-9kVViM$k$-==bS0YD@H*R~`{$zg!rqLtVf{1PqA&FIOMR*h zSH28CMEBQIrA6psgXjO`d6m*Kt^Y-7XI(-4&q|4|*Hf~sHeC6# z{SxJOpoMU%C1(>k(zthS%8^osYt6{g(AaHyfHivMu_{UZ+0AM%MmF)BWdJ zr9Pz$y5>(=Z>|63K7V9eazb>;pRzt$|DtRD$hO$XmLHoaKLQ;a+4AGE<%9ewv-iY3 zpxm0+%1$SL$_DOc{_xAXuJrEaPg!5gpO8CcHh;cp`+WZBaYH!vc(=cc{L$mM?=Jgl z;!|`rOz4CpZKcm<$j2W}#KBA0m>i?BTeEpARpV;s^ z+oJ!@>tn1;R%csu|2f_=>a$F2`0@{!{<<$ueU^!h5iWnmYyI={s@DIMv8^`HHGd{( z{fln-!*-e2@Z}#$l>Z5u*zo1Kx1|4)@?rkm=-DLJ+@F`-D*1CuE`Q?h3(EM#J^J}v zdHPS7cXfYWCVc%IAg9s#`UnHA;HNXA%-R*aX7JiV&cl7}B3{I}wu0Ai%5(2p#=Txy zGuyeDz=YHPkDGn5OZ}8h(DE7lbxUg15$?XT48CQ;^d~M~m}y45G!YQvZ39ych@oO+qqK-YYDIa@xg&!@ca`PNdO z&vsp(+@pu}x%2&b8F82WQf*6}xFz*Qf6wVfbn*4~juYE(dc(h8Q$}2B!|Uayf77=M z;wm#6*00tohc_;B-xE+)iY_*O?>KBy4x)z~R(s#_t%XBzj)Pox{+)cjaQN^mB(LEh zLtDQ4#xndZds%HtKDs5v*I@0dpT{YyLKh!PUHohl|C<;2_=rbsc>R6T{dG?n@i-e6 z|35T-zItka<|Eb0=dKmv^?_0jL#Q*j#E;g7ykan<^ zP-sV@2l21n)BBchO`)}W?=t>xQY>Hm;x9hR66=Rj>yC8suRVzU_{dAg71<{Kb$wj? z5|7x(>L-})KmRN7I2#uKsT%*fi+udYp^J@uUHqqO{Gx~Pe_4I(;*Xr)+;&31TN$eLNk8|;}P5c%7w6NyyTH;wNHoR`*X2n@vC!V!t!{TR* zqaUoez{k&+sy2>u@sHQ|MGxcuy7w*LTH^mkE`Ax;{P*#=_CMm9+pd{lUvH701AebP zU2V(w*ck0NOj8b`ha9f+zU5md<_nVd7dBVv?@zP$7jl2M7Jt@`SDP|UyCqd~kGsBF zi$80{$0;@*u3e!1*E|~?ZFw-?*+AEJyiolY{i^u=_1e3=?R@Jz{`=p#lX`UX9mxRX zdV@Iw8RungNuGa}?;gn%(w`Kbn(sXS<$b~r9x#$cu6x{)s{OkAoxQd2SSyU?JATWQ zU+pc?F~)Bxn%F>Be#@1g=pnynyzPAJJpBCk>+A_5%*T`;3 zZ92#E$Dg(0V}tX5hx)(iM$dmcn%F=W|JPBEjH9B5{=e^S=UeCTzia-v0E9pOthM3j{KgM_lO?n65MA>p)jYy|Ka2RGzJ1C0eUAFw zJkiakuVY+R8={Nf=c(VKhkonxr`~>Y&A7Ynv~b)_`t5(?k)rvoKV+Q5S6MRa2I-nV zsg|$#IPhD2Wo(vlcis1NTy6QP8&}0|wc$R$x9(nzv*lVJ=Pl@FL*uOYmBuN0zxcSc z?pyxciFJ3%-ym^bmWxxyRsX(+ub*J<*SeoK$`y8O_PE5n zogO!tr&JuWftqQ~9Dao5D`CFbpfH;iSG?*w&AYTG&PeVcXD*)NQ5arMJC*FD=N z`ue#OO>B6bZPBNB{cbd~VfD+l==XY^`dlYAeECw-{k+aP`iXU7;})0aKh^r*_Du8* z9aq<}Ejb~&_A5Wrens@*+K$*(8@~LbiSlf#4PU-FTfU!`e;i$G`0~H9^8bqNu=BIM zPHaf|BUwKYWlp|0wGG|Q&-Oa8;mdDIlwX4;HhlT_v*pA5ea_cSVlDam#$o*V(|?e^ z^f;K=?fm^6=3~!QWb;jKI>nBAKZ5U)&8&Nw*Nbj{7xRXC+$xT9<9OCyGJnNhA+J|r z_LBKazQA0T*mv2c58T7&Z#nyg@fw%EY(IBd`oJT7{#Bug4X?8;`iWkzMKc?gzif-{ z?|;@&pX0^9(@@bveSmW}yUFtu5;59yf*;X6qn!j&J{;6*H!}dC{;mg09 zD9`pfvEj;>pPDUi`Aa^n6C1w#M^=7?&tJCJi47?)`TGyazx09Vc7C?ki49l2{G_ma zc|SC<;mVhvmn|RUZ@GWi+p046m;5c4@7pVneeUny_P;!%h=twG-%m0Bx!ftU`F5f0 z%jT~fcMvb;0%XY^m+XJ#xIVmkC5}txuN-$cuP?-oOXRQQ3(RGa?_+jL`b!_X{4GC* z@-XJ5`6t`t-%($1`Bi=#8aA>z+oFHj>nEU@4J*&K=zN`UTKYGsPqpFgGX{(9?|UVm z%EgBJe!%k6wf>K~+~u!qs||F?-}2#_f1+#t$hO+><d)Tgn;l%f(m5e7R1NZR+Xh zY&{c~+VDEhz>9vFuV>f;c$0u z9FptvJRIDxk)H#8mrqsOneyy=5a~hwIiGT#|5sn{aU9qt&O!b;ABn46YJjQxAjv`}yT? zRU2NfHGQqG2e_7-4XcM{t%t$2z8t@kb8TI!+l-`0a026n0k z?H}>G{0+xpwLeGt#3IjO6T0|XD7RGk2^ILGJ`QmHk5KgtN+7q z_52@oHqgcYhp|cf6+QI-Zf`r^I^qA$^LK;d^LH{1at$EkPo{h|Q!UUA|BG*?bmbBhOy*!Pw8P zpe!F;>3LJs}WQjMw-oOQs?>{-6C@9|wM`uWo#=+*il{ zvwz{nckx?oFn&v%m4|7ZXRmW{R_=vvHZ;zkQD4L^!~?N<6#zAI<-0d;27J;_Q8KV*W>u`xI9`vSYKyCGMZ)xJtRE-H|vhasRBxeU@Xp z#g0qdKMQXd%Od@PThbH9x_-Ix0LsIdm)>THYtV^@Ebv?FK3 z%Cjx{e6NFEZFu_=P4~~8$^ER_*vr-bQCj~KSGfD&R z!<=MV&5^Kp{`MsUW^ZtYU{m4_Em7y^j6D_$rsb zY?FUK+_fGO0j`1^FNh$YyOFD`NMXl*zo1=O_XQ5Qf#>LPc6unxBMla#AdeqPp$kd zK7ZM+6dO`r^7m(&e|MwX`Pr@%8~*%D6Xh47i49+VS+;zbzxE8Bub{;GFbw=Am%lsD zdkpf=s7b-({l2zSxZ}GlnaW3X&7btFdUu~$xrF`V>mrv2Y*UZ3DttW=SEbnSdZFs~ z?BR9dayD!nTB{uH**6+&dGtEE*jVH^GUn0`h#qoy+547nEgWLM1K0(JUCsYg;&>_YmIHBBnhoRdo^p5~%b^WjY`pF` ze5f2m4>>gCi{I}P4zbSxbiu)QNqO@Dzbh-%UZ%3f+f6_8y3dDq(8bp_$AN7)JjA7$ z)hBUPiVde%as4lPwqGEwO0%IH)*qrA9{R}T!}^2J#YUTPSWigggXsPA`~SoHCV$-? z+;)4fSEaW;&o)MSN8N@!TlC$z(`;T)7m&y;- zqWIyK^v^fC{#m#PD_+L&1m*bnp6~T|`gHwy>i>fK++e7p-)?h$Kd62`)#C1J*5B`Jp#R`|{Qod|lombo`^WkG_4{_y@3Ufl z;|IRUl3D*lZzuiqbKY%|7T`pr0t-=c?pFZ8zat#`|B ze!(^7H-5lKmdyIcyv_783%uX>p}sLbYdd{e{eEVp=lxf7u_5EP@P1AG7CrR)MQ=Ob zdbj)@8TgGK>zAml%=)F?W_rm_yx;h-UVP*8`RX@g7QB}{=lyO%6C3F2H)9sOMGyTh z@wW4=chhf|Co(_6XRI^zTnq4>HuC#d^4m}HyGQa{G?|S@Fwa3->*}k2^Lg+e?UVKe z2kJyj_{8%r(eQbVLeO~>3?kCRgs{PT#2D!0)P_|AF5! z9{T4nbN!in=hgWx=HM>=;G-;=sy%egpY+n_-E){#_#-~@(tNG@AN7A}y?c(k>S#2v zfv*04Mg12&^uNEioo}7szAOI+CH%)9e3T_qb*Q(U{=-M!fBaD&k9Pi#Q2+mUnD>7e zy4XNh|3|9-qKEzu^|te^6aMEPPexvJ*6@pT$P@1PQS}wIm8trwx0(LaAwF;Lqe^^p z^Z!+sso#G(Jvv;kXR9u8He~)^@|`i0d>1|RJ3GeubHvxX<@cz-Z~Ulo^Zr%2dH-bx zdcW~QeY?c*X1<#KZP_V4->0C94RrDQf!XS}=%L@&#{EqGe;5XC2=6cb_fnmE%NbWq zz2>&7V?%hp`w6-JhnXyyD(>}dNk4y#`+lM-{H_vTr`Y{O)q{G!@Vx&$k1FOR)rNb2 zpz2|b^ZCo%@8ec6-a8xJf57!h)nnYpZ%d2bFMgd{b+12nzO}@e`2OE6;*_pDZ=Cpz zud-ySX6l+h=@-{dy=QPe2zU%Ir#BYh6W32uEQR95!S3b_C(aeU$`GUqN zdKf47;ax8h=i=R{PrF3O8z+9_t1OwSU-&bnU;LA=PyDVDU!Qhy)@qzDKJDYg?<%qJ zw2O0-#`$8ikFyHRY*?Jl8mH)CoUizE=UYphukS{jc1e+pQ^x6n>Ab!fWmYxvJ#$~= zMg6Q=!^_Pv=R50vZC_v9hg;PPYB5uleFieU{3Fj9ZdJmn%5mPVoR`1jIm1nDR5{K& zl=GjD@|?G!n+@e$O?}dCL=QP<$J%_+3FpM`|K@Esbje+{8~m+tHj1Oi?f<>lz#9p*SR>W_eV1u7U!WFr|3bP)y$)Jy%1;h zzPpi6cFB^=CmH|6Z+w*{Q{CPEp?~=6oi0xCTYTlE^QG0?`x570Z}V~Dx7u*m2h}HO zoPYhjkCXd-XT#z=RpS&rjB|iLcfPg68T-7STp#$~u?+hA@De9)y!c;j*9n>G!~MC^ zFHLv9vnc*oi_gcocxh|I`_j!mUi=pZ=-MAvU##)I^n3TYlYCBVXxj#qxm4|&E z<9D_A%5{atd7sAl${ZgjeoO4=7Uxej&R1S{?^{>ji)J<~&Yx+VqK9$b<H{UKgj_&ksw#c7SiM z-0xSL4UO}Gc^aqaVVwVN{=Ygg|L=ddAZV{=Uvl9^WAe`bSL1i}&s?03X5(Dd&;1@j zHGWr%uUuDXoa;5tRlJ3-*T>b&-Kz~ZKTy3v<6L#2ug`VpW~2L^Tlk;%^3Ujz7Cnsf zum0Tm)>5As7{eu0iFxB~wE`TqAvIcV36{%C^~j=l?J5 zlW_okFq0)yZSObmZ~FC{+yx-Xk-lIlea$(oJb=<>$>Rgsgb(23``i;N%c=5kleBNsD z)-VPV?;C&c@#25A*w||E)-a9|?;CHqcx(1XGaDLj4dW>BiXOyUlkw-ywXev1us?H6kX zX`BT|xbF$9`7)Z>usBcDI7JWR?C;N=Z!K{S$kl6?agILs8(qbT-}owvv>&&m3;plw zh~Mh#mtCCaX`F>TvZ?u5gWnQ6$5@;fXq<&t`Z&))GaDA?MH;8*VVr09bLU%2oLzkX zZ_r;{boQ98;>2%!l_gViia$r1uZBHXpWCd#?;7#-92e&`8t3ZCK2H3u5gYFPftu?z z&ec!)IGOu%HZ0DYG)~dOIKSi1oo_91UX`oQF8jqxcG)j#{^Ea)&0%C}F7f9|uX)9_ zQ}Mq>e7@Sn%e*D+bj@-fFaFnvjjLU~{zT(l^PX>~KSVPd7ViTZujpaCb`R|xNUSB^ z#P9#+ZKr2mAl*{lc8cFMH>uf7&8^;inxFb`^@`s$;wy9bGTzm)O`Jua_&D*qMr{1h z#rbQEv-kvGuQIln4U6+hjZ^e6&d2<@^R4sD7y0MMbe>Va!&7EnZqd@x|KLZ>1G<%| zdC1#Lm-Khfi`C#qjrjHp=l62;yM)hMTDx54Y@o|H{j*u>x9C^J=TU01bM5{d@%1kJ zw&#n_9TR)INAnIp@J*IX%~Rf1y7Wr#_X_rlZ|?i^YBs6gd?n+N<~R4rHDW`)KTp~u z_q`|Inif6u`%P~<-+K4__HXy-b;KTAM{xZB>&&Y+@{Hnv{07myD6`>1Uiet+FGBL2 z?*H#Tsc+6vvqBAJYF2uK>9VhTZg8j(Hnpz4@r!Y@?0V1bJ!b=5xqYJCL=U;`^8SB! zxaHn%()z{^>PVJMO?%dFzUt*b>sRrkMtpnE{NAvy`n~pB&hHI-p@|K2@q5Do>bK}u zCEI&EZ#V36{NJ58a&JFL9O75aCl<#BA4Zhs`+F=7@k@N=rQ_U&FKHZn5@}KfC9*&s+5yKk!YK%!Y%!$#nT1-f#R+-}wIh84LOUH1)fD zfcN`k_K6L2_4^F|DD)M|{0Ie&^o)QNQtH1J@KRnGMH!Tj}z5yx;h-L3}&e z`8`JcuGruEJsM4HpsU|w)o;;5zq51g{v7dj9>4wglkMMPb0d-`__5&(wUOCymbaDW z(FPlDHsHqw@olv8`#SY|{kPqH|AvXq2DzF;H&iGG6qV&C^;_q5@Vk{$A58K>YMX!_>tPoZ1{<{ovyjV zz2CF}4jY8cla3p{Qr|VdiH_27cmw0K+CW!stCXAQA-Cn;cE0s)a`PRU_>CXmfyL7Q2fS^4Xe~v zW}8o1G1G^_wvhzeNxI<~h8sm)-I^H}Hwy__3i@ zEy{I{ThetSz2Eq;L44b6e%ErH1n;`Z&hOf8&IY>pUHe(}TlCQHe|p>b*1PFr2KmOpOEScJ&y5>*1(Lc9Qi$Ch)NasKOIQiaK@BL?-R2%5( z|M%2?(L?_)^S1M?6aL4ad&u$64um?M{Dgcj;M{xj>d$K^&la_^FMG|G?>zsdeZmb6 zu#qKpFO+Vo_jwD4T48ge}4|$SwPYf8o!aZ%tgazuuj=vk}?c#!==$S}*W%;&-jsc*4a=u2Fxj_xd*K6PGaD9Xr^YFI7-y9~cfPg6S^MwfbR%)zIPtr-NNs0o%ltXg9g&X{ziY+UdW*Ae zKaI29{|;U)e%FePdW*BJm&Vy~oR5?H@>;W@an>>B&<~3q#<|U(JKtL3+`c<;cA2;0 zH@?b}seRj@Bi%WMIFnqYA7n05juR%CI_Z-h;WeGtpV($xtUHMp@2m3LKAD13yuJU@ zx-YijSS##4aomql?w$Vk(S@VN^oiqsoO18H+i|ZuDr>{IpP<}D54hL$+m+A4eK-0+ zf8`;5<0rn!BAnck-n`i5QyqS)Z%4Vf&ega!``=Zl!%wwwl#A@+eg~-z z|Ler(vs}CrHQu-V=U(dYUu~S_;=NAeeS3TKW$pLtc;C_4uy}9OctsE6&E9K!AL46? z_sZRkH+v9599s5KX<;h#2fqFpRUJmed053ocN8evPk=POM2^8pU3!JC%(>f zalWK+Zf$q{e;s~H?C5%5@YF($^Y4fGJf4eYHZ;x$7%S)(MenD1#qrpXrTfB;Xs>7t z_K!^e{q1P4bbP$8dt8s{;*W6nWmfxCzK8yO_x&Ryu0HpMYo@B^;+ON-(wAZ{@S3Ze zGC%E>^xr>@_U;y({~50(*4z`-{Xx!egQ%$byV-u;i|?1Z==NKtUVXj(1mi7d-+c8= zpKkr^S%;^XxRjZ3Io^FwU)>_iER#L9=;v2IlrPh_vdZf(9J5gM49B}A{oW(d!QE7+ zeuzmHXI=hHzxRizm$kD>bazdmd0V6P`JVhPY!Gjul*_Y7y!_Z&rmi?ECVwaV;)~AU zXYMB7c-3_ht$eOB|L=#^y^0y$$M=iY+cqsd&HomLYEn=5S@)7|Whm#C^m~m_Z;P9; zyROo9Yg}w|J@%e|U#f1K+Ry`3->&-m@_lPT+&(w_Dg0XEen;Zo;`dlR`*|zs`Qk9_ zuH)u9qVDfmGt@u%`hk=V!`Ax5&pNJ2STc2uzD)Z4v!a76?j7uR*AyBT+r<6;<*t3! ze-3@Sl@q=GK+_*e#9iOj{6BHm?@iqGxd#BXzWqESai2TLeqYpTyX*QUj78MQ!K-s(;n=qGY^B znvI?QO1#HNyhmpxjo0575$~wcVNG|H-}0Nc_1U?2Y3JH6X=xv_oG!LnFIe2n-PeD`c57U0OWg1IxJRoEJwSEoM=win>zRyugtwhoOWa?VxJPD%WV;?U zdd#`!??$_p-~6pVKWoO~-lnC4uqD6i@w5J9Jyw1z*e&U8yEZg=S-?zY_OvCGPB?Y5jMsAG`1y=j>iRKZcp7a%XVk z^f%7&QA@n|SO2gcBfoj=mh=a6d_8l2Rqw7TG#<7kUVmR*U#K>;oa)7?vg_Fw@g1R8E>7pomfk}O%iWIR!FvEKK#3T@m6A{HEYJTV@k*4#lQNs zdW?Kt(Jko@&-L-Xi{5U#H6FGl-tjKpjf`{kZ{_rjHjaHL&jAPd{E4@nSQ9Uwb;roR zvcgX7_>$4*$9t|W+wuF@N@vZu{`w**?ITuE<_n6YZ>QZCb8k~mxf13Z3f^GMmTTAS z^-0dwfAv4wm2j$mSFOtV-ID%rzUxOeGUmco7vV13!rebFxsiKRY~*yiFaPkL3GN$n z!@nKu{|fix;J)#H{2psp{`c0oJ{WN}ePArpy5cUMXWcj`YsPWc(mQc~jeL8Jc34Fn z@Vs57pckLH;eFUQY%Iwc+4;Xr(ck!7&fXlK;u%c2=8mxQCS_T_v1;c6JM9tfaDt^Q z@;O|$q(Azs=YBr>x%Za^?mc?ErrbaBpHtiTO|$X)ee4+doBrR(uH?l2#k{y?=>A#0 zyRw?H)NT54?gwQN{Zd}vjH25cqD;f_QD)o}j=esztQGxoUfB4}SM+}^mf16A|4Q~_ zL-i+Bjxry`^sBYpXHNfdl$p^z%6w}^6!qLY`m7!)_OIc^)WYe@qRjN(=#$XzkLlN= zUyc4Y<=r*F-tqD`sg2K^-iSWL&cAoO{H^HMM|)gx9_t@OnM)a__URGrpFRKW?7u1c z%&>!^%$2>Y{66K;7qU8KHr|SUWRw|SVfwyvWBOg_w>$g9DE1FHGiLuDJ#Xsqud=>B z%8Xus-X0y0wNIIicSWhkxz619Ao`9d>h(}er_9ECoc)K*{ulO%*{96LA5&iJGk%Kw zFZ?l9o-&-*?Ek{-A3QFmQ-<>zpI@8(!^>j!DYNlmXP>!Bv46z0Sb55DUbA0g_WOM) zray`P3upf$vwwP=&r|5wAb)y93ytrYXUFpAS@b8PR1N3eM4rkrvN2}=59m)tsSTr8 zKX3YZcgM;<&;Do87qI@b(|;4w|IGeBSouvCn?CA@nEp4ltK~OcYWg>xjOny@?51j$ z;@{P#f9pZxr}Gbc@arGPa7?T}(EF8lbpB!ZxuY)}bOpC+gD*O3l(xsU94qI11$)<+ zz02;j^9A-wOq0Jm*^@7Z_4X>UB|fgf-c45Ks`)Yhsk4o1qf|Y8=BDdS|L#+<`saDR zjg_u`=_@5aCw|-b2mUlzS^1mKpF!TAcI?SH>p9=;R_2=T#r)wM8=LWm>-kMTFn#ju zm_Lm78{5sFO^292*Pk5A2N`qUBH!qDHr-?8Z@ea^lY<)>=e{=p-CfJy^i?;tDg6<7 zw()(Jub*1J-tsbHT{Quq$qCNFL{1cnl*yHklvcBKx^K$+5CTwon%g*1#oS^ha(^9eX z)6Zc;`-@HdFYWpEJ!9vGDK<9arb2Y`VaCXq-VgndXpiqOmTo%N z{F`x2)IIC}QS3h~N-;iXHa%$i5B7;{_Cn%2hF8BRy6q0u51W3+ak={0bRzqYA|}S^ zO^=y==b~s|`7fT2o8sfY%-_BhYj0=hwSYDewIJs`gO{B9I9|VSc3+J?zmwhUy)@?& zyIW#*6K177Z#s*Y_$)krZFYY+JhG8S^mBQg0k7e#pEP~eO|kkspZ#Y!o==&6&xbLd z-&7lWe24yT)3c_}=F1xOKe2x?uk)?{{LwVi@B3-2zAi=ortAMMH+{}Ga_w=`n zblRb|w+<`+i@UA8X@372U2M>9-g5Q-i(gy2QT<6Yu|fX7HNwjO>fl)ZKZW*d%l`() zXW_({|Iea7Y5Cva>i5?d#`6CU=ue@O|8Kec{>_=O{C^((*=Ub9#@M;#?~+e)*KeEt zjL!J~IPLG9l~Lx~bE9ZkM~u(k(4UX?_}eqAx1rCAqUSG)m4Ai(e}=!rvBS<${H^Fv z{ZHE8>%9Kv`qQn}pH|O|)o&sCE72a~_lq(OS}2NYC&tPbs}1dM8?Yz+?FSdc%CAK) z7uVQrk_;9N3?G`;A_0H-I=xaIuK+0RM)Ghs-l@I#UIxV4p z?EXL2@7epDgGQYDtqZeuTim&8IPXH;+wIV)k=;RxUmd&};5sA9v=lK;EsVMy{%Wk< zY(a0aynAbimGAezvAlyNHZ*VF>S22SS7LcfU2WRpxNleP-Htmv#*KZOwpzWu!#GL3 zb~|o(tX`S#r@nO@{QGz-e|Dc-`GyF6yVZMxJO9~V%W-euUWa_JdhKrhojob0_lPps zQ2jm2&2AT-7t?#9cX#%CMzVCfa!E{=eCc8O->q)C-EezMXMAkviB4X8aJ&?cx=oLt zpL;Fx#p>O%q1*I_V&(gw_cHy1!BRZxcJHk*ojPpjZSC?cmsgKe=GrA~IYWEZyxq1; z^S0Zsu8r~I`ip$laqq1uSjYaN4|DClLGqFQ;2`d+8%A;8`f}85#g)1GmwVL)zT5v- zzhga``_}&Gk4BkD7V&K`uYvBqc8uQFif(t>q7UH(mzzGrdMx@>EuYhevY)sob4}1N zF3Ma!HlYt=KY4lG39QGXk4xwy*grH%{nFlF&0ID&p^ro#hJIfpOXf22FYu3;8%Cht z;q>_lotPU&IzCg3&)+VJ@gZio8K3#a=Wlaje25utcHckE_@E!AXA?fe+(2F`pBcs{ z(1{st#%HGS3G@kS!}!cHK7l?7eLV5ud&BG~a|wI`eKPwepv!si`x5vBx|ExQei7@r z=h{t-xp{{MVs0R>bzWqF@j*X4l12Cs zbHg;pXQA;4bYjMa@mXYi0-cz#VSE-FpFk((hFQkv>N4XK=)?>+<#TnB@d ztTH}HW%<)$e9-$wvIsw7 zZdmE~bQqsNC+3D#j?Wh36X?W@4a=Xc#wXB;xuHn;L@dfD(1{st!pC&@1UfOpP577& zpFnRwuQoo7J&n&R`^ESWb3+|`xbA2ii+`h{Zm)bZcU{&%%nc33r?HpuLGK&MB7BIs zp~d(#_BK9&PR!WQ{AuiCd;)!&+E6}?*pvJT^zGF)nY1hVQobf?tW`adx zCuX=ApYg^g(1{rvmY)-hPoNVsHY`6U8J|EWX1E!j$;Kzpi5YIjXNvI&bYg~^@tJCT z0(~qx*T!d#@j z$9iRy8M{FJ%bkA_`xl^}%6b+0!h}xDjSJC_WnF;2D4{Q5|02hy$oRbRlNcXjZd`2b zx2Zqz(SF}}Db{|8nRab_DvS?$U#Sdjzr@_Q)bXh{K7mfmjg0@wr_T5UIx)k|^0UGC z1UfM{u24R5M&%Re#0)p#WBNk%zprlfMI&ao2_Mtp6O=DQXZ+XpyTkard3%fxF=Ip9 zZ_`Npqy4`5mstBH=EgGP)70Jgpy$p{%#9Vsr>TeW33Os^tTsMPJ&jMGx1iS|3>R;hov^KW5)3;I0P+t3RVI%OI=(C=lv9la=_Q>Jl?*`MCu+20r& ze<{Ox)&6vNtNpkRQ_idQr}uI8W4g3S&a3>JC@=S?1rO)=3)99OuKiM%(tZo56Rk~- z7pB;V*fbmDq#xG2jlLi8aZS)P zg#K-o`jFJ(OxeRe{Z7S@fl@&(2s~@k#iF>+>Fm?;}ht_j1A*6#`pv}F=Ip9Z_`-g6X?X; zG+6n_8I@0<6Eoa|kLmCUbYg~^@G%`efj$y_nBz0q_^df3#)p{UX6<(&{*8*dt>H_4 z#F)lU%(QFcGu8N@e<`aIbJHltXPWT|bYgBA?fA?vK7l?CeT?HX)A$7Xc=WMR>eoNl zGs++FFL(Y4=;P4cdssW^lhDVbPiH+zZG`1v(lkMJ6}9{$Q7_%-i#El|X?`s*e#J#G zelTg89Ccqvo-`B7<$a@WB?si@&6{9?4db`S_@Uc7R$?C}O;a7e#l|ntVS)|IuO-GW z&}XR)%de%zFVJVB&x}&P;rg{{8RNrB^)Gk+IqaW>E_t#Xo>>KbQTp(V16o;{UNl z34I>>=Qw>u9(}%+>;9|v;X|yK4@;C^fX@B@!Xwa$^|?PK^o8j2UH%pr|I(Xc{9)R( z!1A}5SS5c;SH<#oG5SKszs&ffAC;|Nm^Lx~%luPQh4Bw`m^LkT{Hu+Bpu@C@@n7cW zn(B;ypu@Cjsq&XoD*r%-8TBIkO^1J=uS8$&`0~H-5A;>&jQ`Y+l^6Zp-1{O;Fl$pFEpc6CPl+V3$j8CBVLhtGL3^qPhKg#iunBivmvxNA_pDI}U z_$6lY%J>XLpQ3udtWM0>(EMp0W_&20(}@`y#%F}_3G@NzeI1{X#wXARqW6zdo6cc9 ziuk%G&VM}n2cYxbdh=-X9toY8n+KxHdB&jkOz7l9^YM<)SmRTDSBwuaHxG9CQ$~E` zPxW7O`6DrtSH@?&@j*W_%ZHeohdMqJj8C8wGd7IRB;yn4#N0f>@tJIV0-czfM=BpV zrSb`MVuqXWF&#dEPRwuet8ekC>a~{-5{%TE-F|{nth~t1-zhVs2*qm;0;c3gd&GYoEm2ywvfjHa>w) z%-AqKb;c*qSE4U>d^m@Ue}TRVo$-HDIqMenD%1MYMDWN^k19i#QHB{ZZ30twi_Sx?DbbOF~iOJ_Z`M3(1mNY z@gY1N{{p=Qz0UZwbT>YM-htj=e6Hm@5`Um?L1+9IKG)*sPC7BeP5E3~ltuArf0Fu_JO6&{m+_xCT6&{Xzd?D*wDd&h zJCR!Ypfi34I%Qh8{}=oBPIdPGoZ};9IIr5jcZ#zg*M&iEvw!boXFsmP6dT5WjPY-b zjjzI#deQ!^WuftJEXeT}rqqk^A7}j0v+cJ9rr6N@Y#DF-1AQ?1K*xWA@elMN=*PSK zoMik1eJDEj|2)HyX&GVp73jm*KLmX%>ydf%5$qp|-o$!T9(^SHhpBxP`O~fO@6mp` zA#6wS8lm>{>!Z0jFy>zJDBUt5Toe%JUcGCt_p`!9*PWv1h^*!ToG zF=NB{EHOTTPR!V_{$r`}33Os^nWKCn7UdJ@#0)p#V>)~SotWV!d`yQ=pf5z9@A#A% zpUz`qe2BTl-T$}t!9V)f&e;4_3o+B~jZd}lLC^6a=9Wc{Po41zbYjMa@o6wVfxZlV ziR05^d;)zr`cmS%o%PBna~}O`ps!&6GW2U$uR^DO1D!H0-2XR@V_kqw{~G9&X<_^q z`#c|Q_8*GuQ#yUE4Cht*Ge$W3alMFR82`oojA71xT!%U5)#vAC45fY-a{k!!bJAv8 zid_9{v-)|vI95L}Zz;3(-8u@swC{JKSo^L+XIz%+rf7Y!LrtKjXj5AGA_V zo}UVIn77nf{j_$s`U&(7wW0aj+QaH6(6^v7{y)zAU~5n2S9&MxZ$)SPfBZW1{m}a) zbYgDVg8m)!Ug&)j`gZiK#;3Kn@p&iq{<*~5vd!9e>lEUn{@+=jYu^$x?Oyq`!b9$l z(ffKn5;Hc8Pk+ZJt`jphG=EzMI6iTmn6Y7e20A`*otWV!d}J{`ah;gqCVWg6K5?Cx z;U;`c7d~;l4|*@hXQc6Y_h-5Mk(lA8<9F+F{G)xp%a2m4HPMKfc5i$}8z1z(S)G`% zVSL6IpFk&OY#5)h#wXB^M<3w$j59ugJ{Wx<@%@(dP~N{;r2gg3KZO0qqd&rW82aLb zPMKE5|HpsKdIb8Cgie`O#(%Lto%q%M_T2kRQik)Y{prh`{kRTO&a3vPFLn0g`Y1iG zUO%-?HvWJAX^cNiTSvO~I}d)e-@o%Lah5MkY1hVos_{oZJgdXBmGNKO?=<5d=rC;^ z{&B?D%zBodRs74He-iu0qpxGlIK~p{#N0XoeHH6D zdGsmlpXBm$uJL*ApD{kf3^yI0+sP$qzwZx;wO?YUT^pbI#s@t+f7MFNt&IQ5XMynv zbYgCu=J+f$K7l?9eTL(+$oK^MZ1kDNXW|fxFVN?p&oVv}2j|g=8E(pF;_-QOazePt z{ZH#M8G`6Laf4$7hA{LC@76F=NB{tTaA> zPR!V__Ddbg{Ai#rMqlXo6d0dCUxL0UN-fx*by1YLxF}J6Df<_rN36@x%Mv;w)%y2V4b;c*qDFZj- z(_nl8oicD!{(SyR`F|L@{%xg9Yqi;*KG)fg>o9GtGyBu$IQwzE1HHlcx9w;AKOPlp zzc6iWVgBrR=GTT0KjYKK_c6bidF>gkpRMQ}#=ot%@keJi-sv!H-D3RP`WXK}-;Tc3 z__y^n{(-&&eVg%b>u>zydRv6Po%k=nzX6QDV zA?7yb|26-XQl9+#S7~m3yN#I1OXD-i_@E!_`v-{`ZrVS#aelcz4s>G1hVj9F;S=bi z&__5v#4mgTeKh(=?hm;BXq!g++LF-6uzwW#!>nhZZ%ydrRNH8Do}X!(iM~Cdk7K{w z|4aT=aDMVHI6utDOUu7%%fCP;r^rj=J4^Ydq8p@tT_sQXX4+r|cgw%o*vHrC^<4id z%-SY6zH^kX=tpMx!VDY6cdqgcb(mqp_|8+lp$@aQDUR=a+ zE8pqV1$;xDnBlH`r&E{k4RvCMyYX3Kd{XlKbY|7H%7>WS-28uAgYijSDecqg#N0O9 z@mXek(7%+`iMfsOU#?%;mK&cyC+4=fj?W6?6X*-j8UN+_u5G393G{{RpC6@u^`X{? z{7D7+BJ>65a+70As4qreh|YV~ZHx7QP=`qy<3GAzQmOkQdL)*=rqF zM;^Ue%W3;=pMrl$`!J>5Yx{1Ws_i?p-+*3i`P<&z_;+v9{C!aC2c~Ux*1p?kV4wEA z2VV+Eewq$b@>=<~_cZ?KM`d-GwzU}l_Wg{1pl?NI{FnFN+j|-RK!<4?F|l`?UbQjl)wBh`~w{(ZH)iakChjF0?&WA_~n|La@zje z2N=K4oSn;GVFFj3e|>uh@iP{F=KE1bt@TBN2{w%1@x~85d;cO#u%Ye0eX#KhbeLen z_+g*%N9^ay_d%z%DZin{FVOp<_l{Bx)N}hV^(rjipZ$H%%ULsyv4lD?xA#To{mu4~ zdGvwo@9+4GGCrApnqMzUezg-b-1PqL?Qz66IZ9>5=I-w#X72lp&lux_o*h5hi5VNl zXRPrFbYjMa@xi|E3G`v;jQ`4KyzvS25$LpO;WLSGOyUppk?7=<@R>9|k50^RQ$CXz zM_I!1qtW3e{a^buuEiJVli5E3y&LO!dGsmlp9G)x zSS5b>)%$v?@tMR2KrRTcY*QU^V}HUndmbAFZo-9efqaO zAIV+6w8M;k&-gAfzUaC9gIW7b$9J*u4Rn}c!}4#5@eTC3=(An^Ej7M@J`a74@triq z_yqcV^tr}&(&RikF~eQ?PMVZQUx*HO&A$TU(=#@I+D^>v%>T>vbNg2OBma7~#`2Gt z+ZQ@MWyS~n%X+51XvB;SYo8UyC(wzxeX-+HZF~ZKncA@Yt1~`b=wBeejR`+kaUs|A?8qR6ZRX&-}gUx&Dusv7!0b(ck#Q zb&0usyYcB5V0;3-JNgdCXQ1&3^d9&fMX5!HvYyT7zk7z~@94???!^C3)^pJJOX%cO zM-Oy3bj(HXmC$>!zo*N;p`4%m3(gNS^3w8e82sq}0v%@LrSTnMd=HqJ<15VIuI;;H zr13rA%^Y8026y8-%J`xm@9RgHVZ->2Hok!lGi+%8*D=QU2Kw>n103J6#y8LhqYsQy zPjY?Ou>?N+ALv8ae>^(hchs>Io&N(JW*vj6pMSAlhR*+i4zrFSj_)Mn8|X0W80z>= zHok!lvyNeo?-b+v`FSzEFzXoM_%;~d&)3HI!VK=lcbf4<&+&y>$0)~lhVcz_n01VH zd}kWpKp%%b#_^qHd;@(vI@d%`HnJ{*&!{LB=o8pK4xR5O>8L;-ozP*{F&=#t>uU5d z2_0q~6O1oiwB~PMA7&ksjBjUm;~VHx(HYmYf0$={d!G~I3$qT!e;L0!=3^iKdq14( zKRaMXziNCJ7+>@wviS?Mj%kkXLgO3gFvEuB?;_(H=(EvhI=+jIZ=laXpQZi7o}a)< z`iDTDi#}WXhdn=;fKLAq=)_FFA^pRipHNrQKLk24({C7`<;LgWlVf~{xnrK=v%>fs zJR3fl*K4GI?I32j8K0HL2fbfbC+3a?j?XIN6X?W@4dYW_d;)z5I^(}wUw0H4pFm&A z{>9|aFX{}baw%pJ>(PiIf# z(`QC3e~7tbh2zs=e9*J^R~^LMvC{GBFg}4!%pHvXa(~;g#rOm|Z4Mj8XRGlE^a}JM z;%{{Ejfzr%UX5OczSilZ6FM=|Zl!(7qU|#%-+<2eFYT+dhw(XdONR@kRfV zdfFEaX4ug2w{wW`4Rn}c!}tz0zJYEwH2*q>8Q(zfPkHYDh3|C(jZdHtKqn`J?{$t} zpc6CPmG5%kg7N7ed;V2o?i}dyZxa4-uKv&E#!rcvyfi+OjSo5_9*e|A z%-AqKQ;bib6Eil9&s5_R=p)pI@tJ0P0(~SpIq};LJ!9tLA?jc5{G-rEpxgXs=3?d& zg7Tx$N234PmB&_~k3lCVes{Lhu@&fJ(P{I)`>NBi73kz_Cu8#Oj&eG-0)0ICSeM^3 zh%b45>ZEg=%kP<%-$8lmguJ)^YxQ^ZSn4nH#`m>;sFTh~ zuKwm({h^%8?xzhLrI!rnjI(}uwFVKmpbCKg$Vf+G}m^v4`_^U1cW1o)Y4>5Hvaq(}p z_>cWq^GBXS%5)M_=TeJ*b9aj${Z#mxPE2sI_**RgKqn?_So|Fpf1s~IXZ+Xrw^;mv zUVy%m@5SW)?w$gro(l9L^i}9@p|8rL!>qFay&ipK9vx<#MUL+_;~UtAS!bE!yWRK( zdL4R&UT5Duwi`17+>^rvV36%cjG(O_y#)6uwi`1 z8Q(yM+2$dR?|9=I=rDu3@ttCP1AQd=FvoYQ@eOpC{C~8ae|#NPneeB%X>+SpD^#so zF}iUrS|lw|;*yn=rX@&#SONwpHY`P=1c)}W>DtwRamn(=HENY8QL?*HBLoc)rE1io zQKCku5;SPVC{bgRG)Z&wqwQ_-exLK4d*__n>F4wQ@j85_H<|C8=bYzz&diyadviHl zqTdTUZv9>G3%)-w=ZU-I_&Q9^hfA%$di7U)t>cfJ50_a#d(}_zR~ZEA@rSd+d#&Fd^$X{(RV~Na;Rfq>zxwq!&JH(PzrE_$<1O$eJN^!+ zUytvDH(S4b>c``)@D}U0KZ4^7@9K9Tg5wPDI=&C8UoUU{@J?VjDMUT zPR;)#+COmpYuQ{F&JXw4{u$N&@i@*8@3;LkuKnZjJ`+R7|CIKR$NS+2w0|0_H9wCJ zz?uJL{5S53;5a|b{4e9b(faYq!tV8O5Y?b;i-R}6uDg9!OkFnM2zw|!GKTe5Z&Oc*o)IYo+9UrHMN7Vn= zTJ`U7oE{!k|6}XazsD1BCMLQ58l$~3|9N}?&i%jSH{M`s^?4G`{r_`({`4;LWbwE- zJQ&7w2QdkncSo->>}ASA^g1F;)UEvi-AH`{#;v zl+WouCiBA>eIorP--|weK+9jTJHR-LaQcK8rvJuAwg0Yo+UY;~gc#a?joN?ku>a^2 zVrc(0Y5#egKA~UD_03qb_MgXhz$TmLRN$J}#Yg6BqX z`edvMPVBoFCoEZBeEMX}KL4MHYyWw?7H*&aPps1Z^LQP+M!#Qrd`RP$-@yDKi}I&!3$9$%z=6|9;JXC;!vA zbbN9eYq$CLYW{G2S}*mJ(-`fN&o7Q0(EL44PGhu7o{x|9Y5pFkO~lar`!#=$)26X* z+x`J<{|(Of$BfY?^3wK?X!~z)zW-9%G{$i+&rimtwEghcr1PUq#L)H+Y5P4+n~0(9 zKcwyVIBg;?Z9jF${N?e3@P6C=QEmTwA9DN;!UqC#e?G>~a{v8a?q}2OqfOkG8{Q;- z;Wu+XnC7&Ja@zicw*TfgJN+klb6gq!3)+5<<7|xM%FMq>ZNJB9^VqQUI}YdgxOtZo zpKW6!n%{U_^Lzi3PJTEa8`bjTtF`=VkPB}Tg#y4pGx8D)wFF8vL%BPmB+n;dClQS{Q_#MwzKehi9`jMQ8VaD%xf%<{J zD%JmzGv3rsq5APSITOS5|9Fx5@pv8_+tUBz#p=i7>)D=b{=X>kfa8!QtM~AL-ViH{5?*a@S^SCrR}eG{(fzoHjOj?%lp&g)!P0& zS3B*eP2;7u{WaQtc-Vimi5S}cT5Z3_Y14SQZGWA%-{U*r6}J8L+J28$!7I)ETRhmW z{j=xe;q}QlIdNYn_iyo_*YdV-{*|2MzRvXDUd{i*l7G(6FO>OboScZE`8R6*dnNxA zCnsWP|21j;@GyUJB8KMQtoeJKoW^Ty{wl^Mb?mDFTfAr_!$+C1K9^Xt(3;9-8WnHZX1r{?Ez z+Dr@`pIw@t$6MhoHotDo&*S7YzR%o$#DfFc{)Y9=@kyKIzQpujujYT}4^97>zh4-q z&Et0dAMexr?s}~=erfY~yUnj(^Mi-SA8jUv<~N}Ed7L(nciQ|8YJMK?fp^*b1~osA z?}vAr>-%`nr}^D=lhc3X#C5-1-=~(WyFM0P-*e4wuKP{?Bbxu+Z*$6%^EffMzK;j} z8vkzj`-PmJ%eN5cjFU4l%=n&QtIU6Q^FJLodkQCKyy^HJS3mI34>=P<{Y(r0O$$5NA{Y^Y=ua`f>S00O$UHI6ugl zSg-kc924Wr|HH3^Z;0S=w&QG==L-}05quTfvl$;eKRB|V`iuSci8Jnt%=615j5GQC zfLA|bYGRf3TcCdTIp5DI&WNGouYvfCzkQE~{Ugp8m+H4j{lfE7e#IFv%=nuqR=*y{ z88OWGnc`_{@Dl5%M*Voa99~L(&Air{R!RH9`YYH@pAJ)Yf_aR^=j1$54&TXZ zeFWdZ_6qA~ulo7iddCkr<4ynmVvzi5f~?P77pydq#1A=7?67_s)ek)EKXRU^vVNM> zkH@9myR08_l;hLmweV`|r$zmEybeyAj34GP7QcKwoO=S}r!|6;Gv3rsTLf=_tt;=@uN9TCpt|0Xx?pNsQ-iNzx6`LKTapQ?D4yRKaStlk2uFKPC2gi{5GWi;oG0et`TQ<8{=eDD4aDA7FbQT+Tn^5uBVS zc>X`k=c^{BBKRQN2kiJvsGraOljDb+CwTrZ-(PiP9r9l^>ZYyemp)7A5lMdQxA)@FRXtGKB|81rk$s7 za>kqSbN9gr&X^Eya{L}ytA4)l9>)(kPw>1%&i_*!i!y$`@TqY8NX`=r>gPzV`hlNi zYT|dvc_L~3z##^;4vN?%N&uk(}{n#?MqY`7wU(`)W9T zj*v6s${b%uO4JWLH|>XX^;4#PJWkGdQ$OYE$K<H}NBj@#ArF z#+&$2jvtScGv36Ha{PF_7+z@o)Tp1fYaBo1e543J+`mtD(7rOhi{K04`CoEoUQj=E z>Ia@{Y7@8Qj5qaDuYNpE&cskZd)1G}D@+Xa)1ZDlUI{NJziD2p`2Hbs_4p39SHSsv z|B+qr!VFHCBh1NP8sxPaUX;Npb7Y6cmuI9V{`Z3yrSqc<^_uv54%zrF$0_xi_C;%OAV zkilEn-UOF%G7e8>@O^A=4zj*>F|Skn|4r9q@K(0B!1+YNkpz5g25)2gKKOcG7vSnI z^wZAvRycouek2Jm%qZW%_BJ@LlL5RagLlH);h*ER2VRoFyV%|lWIf3IHdO(~mFKS; z-U;XP!&8-TTzQfB63jXMOpu@cGY?e)s|V|DPRzS2oQu>$jk4-q`2jK%c{wMQv{O_0XFAMRG46!mV%CR{~AItcM zhy8m9&b%t`zf5k>@$YfU5yOoC$$TCE9v^`p((yl8pyS`;qwrxJ|C5C}{ymN}jtevX zCyR9adz_p(F3k9!EY|Vw@dSLF{$>16mf(l+@9_or6rAxtSqf+TdprqGz;QEK2G8}m zjA@PwGyW&b;f#N`yo@Q13myLzaK^vK&^7{B~{Eo0f^ ztKrQ558Mgo=W7|u9w+AHD)?@=#P7-AjOoeMw*Jb9`We%-OUHkWj(;zHE}Z$l{q?-o z>iG9KV~*p(oS!G_bo@T$GFw;xmU+0JUu>T%n?J! zXM>JUj~Bo<*zwt@=WunEL69Yj^?D*`~ z@#%5K95KxG+hmW9Pmj02o9y`9ujA9>`{2!XeD>=2^f=BYTkQBepySiyIGfz3evhtJ zzaGcgWUKl;x<>tayaV25{r0KfpUC@jIZwV`=ATKNO|}zXu8;eP&shD*b>a2#B+j^Q zR=)%47yhQSUz`y`{T@`m9>*CmbbcCCzaGcgWViJ@q<%e)GrXJQe|kavdK_ny`_=Ds zQvG_IoF{wL@6ka0dYqgm4_H45_4C9QXZ(@#WS{jz{o?0|dmKOHj5qZ|{W5>UIU}-& zUvi!tP(M@DFW0XgC+Eq7>Sroj{doM4iDAayR9yXdd>B5Y=a)V09G{$DJU#+Hr017C zZSbNDJ_;YU$2ULA`Nbw_xllIsJH zlQY*1=K7$Dw#xN^$H|%N2K7^GcnBZ zJ5{QFJWkG2dDc&v`tf)^oM`g-f~j)#A_eL>H@Ux(#oS+cdJXNLRXS!Sc41L`3L(X{9@zbJy;GrLKo~pKf_NgC_ zlk-%K_0y_;JYEm4wSL;vkH`1IIcDYh>}WRmt)cyH{SEMXIM-)K*=9w%J4nft>V%Hb{WABN{IdFIG@P5pJLzh`S5e>jrsF3vrTX2!f-OxV*Tw`e;&sPF?4+Osy~mnn;3fh9Z-KB?|`>){Kz=y3v%AI z-n1{Qzmx6l@GE)khjXlY<;i)f1HP5l0XWC1$Gh3yY5g2jKfik`esZ3il=*LpoTudZ z|F?KuAitU*>vy}u=aW<9%yUciGo*gtZ%+FmXJY92>5%&II5`tT{S2!gkCXFMuN_|_ z>c`{cJas_*+*6`{JWkGdGk)$VRzDsmXS^9d_Y|ogk25ClrsF4}eh&SM_<1UB{E+jM zJpX6>Os^w9#?PVqo$*7?j4Sn%R6p>r|Hyf2Nc~I)>c`{cJatI@OlPYfkB`EK)z5TX z{djyFK0C{mGLvp?{fVG=hLW`lk-&4`pHv29w%pFnDH~c zUj2BSobhIkujviy$K<H{+*~_K6>llQZ6opT;8f<8gAvoAJ|FsD3=Y4!*|vp}d^G z|F9|aBRS(u$4@o+F@FAVdpLfk$(eDbeoE92JUxCSXJVM+Yr0hZc$}Pxp?=ELkH_=j z%my<5PnWA7j~B3g1M^c2uNCBnE02@&H0P8Duj926jw_Fo^EC7SgO~BT1CA??<9yoA z|I@qF&#?LY+EdkLe30|B%>Ocen#qsx^T!L!_)$*Ij4Sm+8)f{!)90UQa-J@+ernZ^ z$H^IQ>ZeZqc$}Pxp?>PskH^UwZ{kN5#IcpdWjQ%dw^%>>)sM%?nHcJ)SN(XLoTpo@p9AX0{w_+@H*p(7v)D zYvldm_2o1sUMH`!R`D%olrj>?}r~C{~f#@ z0zE9<-_UU>vQ1`hR@fgaZU`=KS$ST|G+O#w;$)zquM`5X`kF*dmQJ)F#U6s{N(*P zk1xQdbo?I0kGwzU@gzK<&wq~A>GL0#%QGFG3z_G?N9*t1<$tk7ma#<;qldQ<}`DE(WLhm9$y1r#rU7$wUqpd{rtrFQ9l1C&qt4z z(LcO@<(0=d&-Ju_s%-x(hW#VXiJ|?o%l6M=@R3yih;#bQoPUp2+x~I+dU&qwpBmdg zF5dv>Xps5+XszuZm&>?W&-`hGA4+jwm?49G^J{&GV0=^yyKKdpSO5iuL&X#}T={{$;;hA4;Dd z<^Esh-hU>SsmG_s6Yz08K4*96@#*me_>>->vsHS0dOQhF z=NOP?KO{+Hu(wpx!*kJD#IleT{gwSPU1b7E-!7HR)_9Ov}A>7UtR+dti5 z|A=$?P5Y`_IjvKA9=h{+q3}{pa!$c#%E+D9`n8 z?Ce*C^WzMC#&N0lCzR*@BzE>q;r+=>8N9^yZ=Lopyuf54?&&jPX#du0|9YH0BZl_x zUhQ9xSDF~+`f8>@``6<;;1$}x4O8mR<2akC)c$Q4kKi0LGdpbm@-x?0l3&>VYIv3M zhEdDE82)|J49;eD>Gj7=S}Jz-li~Hp49?`b#GKz+)bA$e^Y=42BZm6jr+zox?)b$S zG4%LpRlo4CeK;eA`fXFc9>>{Cz4hC!em&j@-)oPb4)yEtCOGrI%s&lwe0#hZ&ipU) zPeZ@@^*A{*FPZtLp)Z1yv&>7zPmlU3XmQ3LInOZv%lq#$`_)gu?;JnmJhRXG=~X}Q z&<{D!*!h3vfco(`InT6NKYi-Q!)A+c)SbF{4dwv4V{{w$GhRo|8o7^&=JAO znd@?M{oO!4EHSSmq@q=SIKHv7JwfggT!o)EC5^L0-#~0wt z|6TNRVy))q@g$u2zl-au#JW?tsA zpWl^{Uri8u$2xgFY&kh6vaO#D>IZ&)nv*jz)K9+p@i;l-P5l(8ACIqvuh#LEC{#Zl zUk6{Kes2Ap=I3$Af%#wj-1?gcPR@8Uer|m_f-@$>n;d_MQuT9T;P@fuM4lZ#wdBY6 zxo|V%C*_Bn8CT}`OO&f0I8U3cKXOhmZsqxJqC)+6oSYN+)=#DS@puuu!1~#temq_b zFXZ^)@4FLKnxDr@*j@zZ?>`f}A~-oGis6i-M0EsbOe9LIpBnX3d{=mWlAQ6T<7XfF zF@B2s!sow|bE3@psZ&4j^G!|CcjQbA^;55YJWkHU(DAcZ{dl~}#L(lbLH&4q7o7QD z{OnF`m5p0|Kev41k-o$q1 z|Az*6?bQ4|-pqF9|A)TKYgYs(=LGZrLwr6y(H+4V6NzT)XTSQ{a-K7O$T=bNzr24i zOn!`?Egy2m4>>3HSw9EV4?OHYa!#~bKYi-QJOfNe<*>I!~yGXRQ-9Jyc2!a-?;ko_(6ET z^*5#dJU$3#{=feoUTN3m?WTQU{X=YL{=c8UKS?aWJ2E&qCkElS@S22oW^l$#!p{G* zf%@5cuj7ZD6EgoZzUIh9#@E)Tobg4@j636JHm-i)d8VgwVdR_`Q9rY*)Q`u>IWek! zW>>2pkCQVo%<(t7M*Vo4oDkqSbL$J$kIN-zycs{YGAoH6k7vV^ zI(}x0)X%n0gnlGvVwmgix%ITKEQoEB|NpKmWYvS*&v+-S?4_~kGch}nZE-x_kF2A1h!yM-! zme|GTgx9aLh46gtFQuMB%iryA`fRp9`COUutF}12Sj)-$Guxy6d$aTT-C6pKe%I$W zwEz0tAa=9!d{z2vw%GPB`Sbq2@bvRF=`&(z|L)cP^*DV-4DH_r?O%^qz-hP4KeLV6 zzaFn-d%1nSHlWYfJiY^7VV|!Z)aPp+uYy`MKF4eZJ=LYPK`~ z%jf5259#wYkJqrB`QJQW8`kG*9;eS|t2usn{yp14e#II7aL#iZ^L%Z#lm2-$gX4U* z*7nbS?VswGgwNMzaX!oZFVDYu-^BC}JpKOGYy;bw|K<8}_JH<}$8k;!?VmpFACEV| z8*KmdYyWt>8P5Fw^_v;LX7~j$kGH^?|G!Q@&vBk$@%cV@Gn^~p*>;|$+u-})rSO^vPR!X>_}k&N5u84mZPWVa;t}wnlLJWRCe?&L49n5%tq2v`fyv@iX~WZaM#Y?aPC& zGyNAolj|cn|9X5qJl7t7<$C-z_J!9+(q|l(dVN$ue6Ei^{*v(eNcxQHChgx!?O%9- z$wb;lpAkd*cZc?`$LTX-nDg^omG-a4i%bkNf6ndF{`Gh$O-~V#`;*1#Tw?X~FL%%qiBX4v3G^$^Z<7{q+_1mO=Jzfp3vd2%e`t^7X zocUkorv|Mx=J8s1H5_*h^dpPU>)4b9L5Vhx+?;m&^}?=KI^`aDrFkZ(+as`}92HGsSU24E5Kg{@|fMoDf6(b*n#* z<7BSU`s-1D9&dp+S$|SL=O2&ngERlj`JrKz=I`-VxXk~Y9~$BjybUh%Kj()Adwt=R zZ-=+ykL&A(S}p&X&CdA48Q0x8e|Xj~`6qU7Z}4*SoA~WyZMS~=)$bR6>Ky+#n`8c$ z`-`~+{BVDLAG2?|JkE%reh;c&_*>H)XLDWF@1XkiIL_v}t=}Q_>+xQAkM(;<{d)WW zd_R8H^Ezy5mG*`8_p!Yf{xV)iA~-qE9e~UHGaA7M*xqOTB-Brv^Z%coBj>q({BVCg zzmEL4zi#_K;r;a-Idk8wev;}3o_>BaN6y4B<8MAtKOQG%Vwm&ee75@W_%M7({mjSJ zkH<&g%>Ux&7TUog?F;K4g%7KrTlypTIDAC?+=7Qw%1^;Z&GlbAAP>WT9i*@S=5WS! zp?tr0Jh1iO{~*_YvdH*jOv!bjoFC`cs^9;8sWbj?Mhr9l=1cIy`1@bpYf6gi?g|;^_!=DJ&rSCs9zk(^@Yb*!D+4Bzs+w@zaC%BcA5Xb&TGDDm0x}h z+hzX$KfLN$$LHicFY|v5uZ0oi8B_CX0`*g@emcGs`jMRRX2##iR`O%~bqt5&Z=ReP zm+Gff{lL@xKTpoY(D7HMemqXj#85xw>c`{x@b%VDh5GS$0epk{*}Y5i^LQaVU;XT^ zir_`?0`;?-d5lH!3)_zqyvg@l#siKM;a~m`Kg%L+7&G%lf%@B}{=W90;}0kE#ddsE zlRx9@Ya`D1!U-|dAAKa_3yu*RA1Cvr)?cmq^EgiC%dEdT_2=*-z8{<#qR`uiYz3@8gr%nBMya8TM{ukNo@Z<4D z_+I$N({OU0Z-BqyG@P908w2&zrG6f~+ZjLPJl|yfbgQ2S4>*3vdA`~D=}|xM&<{D! zw^%>>)sM%?d48Yu)2n_w-VSfIeyCTjKRn(6ZzI2kFh7rX!rS4upN5n3dzW-PX^L`hkaj$a%iU`Z=V2JWkHU(DT!< z`tf)lyw~~}Q9mB9Z#^Y|2e6#nxR4t!3|^W*UEoraV1{8V84ERe5!{^RTKa{Q31Qd9T1kV}Hqco`2-|!oqs>15f*road9)&j$75adM`(`pH*69$y8|wtfoKkH=TT zng743-v}VUoK#MCJN#5`UMFNEtA z!Ku6iUIf>_cs!NkWT9B!e>_fKmnVbR!xuRIaKihN>aRxqJ?#AdRTglvP-^|vs=r5g zFI_5<>kn~)SM^t?{@|fMoDf6()vG^`p zuQRoYKXP8EvwqstkH^V*q2BswS3e$aG%?Ke`$C8M@pu!wf&9J|=I8Ndcq9BPr{Uzh z&;f1yYH^el7ykn@7P|Iht(GEe>V{FCE{objgPr&s;J!}A+CFSJ@e z2h@+p$$6p8`sq_Y9`A&=+ws${emvdNK337rNkmr{VkI-PX^D z`uXM=_{n+Zh35DnXT0h2ol)Ay^T%(>_YSJ{~+53;B&klir_NWmL)c<2&2+t4VlzvhFrRx8&=R^PElzvhFW$GWE_AgF} zVdj@(2`Jecy#pgJcdX4`&^}qi)$3ISw zm017v>i^qsbo}G=SgG~DSN+37|2RFy{4dYvk2R=&kK>enQU8tV-{U*r%>TxJllu2~ z6}*!C{+riolVZ%{yV%bB|40k3H4(g;?acp=+{J5c1g~K`^FQ%ZOYGa_j{jPCwTU0i zaZ0@sKehPfaVqs1{~hZ8JFj>ATL1gizsJRE6Zt*GYpY2y=J9=OZ-#%L*R}}W%JvpGZ9CQ;!Q0rr z&%`&7e`4R+=lE}jx0?9T9H-PP@l%Um9;Z^T@qbADfA_tPf1DnZ=l^p4A6Eb0{f6UT z+TCgWkEnlm=pU!Yx~%_E_3v?<9;0pY_oK(g)xXDk+1_LQPpN;8AAs*CKjzL#O_jliG4ew8+Pq^+bKe*m4NqO-$qWyQA_R0M1ar)%gsP^A+_P?Iz=N?a(80P$S zJWu=2;|uU9o=<-_K(MLP7HH=9WU4Z@%Vapt{z{i_Y*j(?mUm*@YS-;UR*|Hpsq_{ZsSt{vq1_ISPehrixb zChl>1ywv*NtNuNXQ~E{yH>iJ)SDF}ld^DF_-bj9b;dP(MG3N0Wwl~3_;k7k_?_)dj|D#Xv+7`iE+0Ohg@!#KW zc~LmOP)6!C@!y{+?{b_{uZjQuRQ)c;snl!6|3UTN_X5X1PLH=+|AXqkZ@c3kr^h?2 z{~`4c563@Fk9S)Cht$8vaeBPV`X5&R9^VgV{+H|9<0ImQ!ems7F z?fc;u@!B83``FI>|0nJbj}Jufezr6J6F;@Y`s%~~KN4l6UWuPte2!DTqsEwLZ}%o+blc*4YwZiC4Or0%8OH}*Z9v@|3CTf(7!k(hWam1|34WE{fkp# znDhS$a*+8Kp7t+JiDAw^CyLa+$8kywbN)F|to}W|7QR}?|A`Xy@9}l;HRSgrUbR-g ze#XFwweUxHU2hclJdf?`;2pefh~Vqlo@?T#{XKDJ=$|rDuf$I+F^}VvdL@2p@i|VV zUgN(?{Xg-n;~%Fd@~!_}>c9W>j(?nwlm6|LF~mf1IA!W&O9Re|YF0 zrzfhd|2FmSah#s0vHsiDzsKw0wRZe7Mz81nYme`R*OA}%cx^N(`n-Yd_3$oUn<984 z+xNo1#A|Z|Z(@6ciJ$iO({~pIF zG0gcV8K{4c51AO|{FBU9{~kXCA0+?J@;YK_jd^^S?L+WJUPmMN2-^?A@8ESjf{(I& z*u*!Ge_{i#a?bzb@DUR~n&XsuC4Or0%i~n)75_4_=zzeroI=lz{u zoac;xoSsOi|Kxi04^NMOae87w{U6;A_~v3eGr6u8ZJn*}mGuH;{i~zi__4fihCB#7`|g z$0_wn{M6#}JgwLGFH!$bz9jT7PU#nY|FIN*eE#jpi^KOH#c7h!zK3y^EK~pR*P6oPPs?qU7&dE~ir&j&I)Ay%Ia>kqb zsZ&25Cuh8=pL+G<@g49AJ3jZSACFhTD}$_V?r%t)CY4bMRKj4>{va$Im|X0}uU>GcnXptNQUc zIVbC^pEmX5@dkLk_0z6?JWgLFng6?af9m8x)9RSVo8Zj<-P~WE9E{-PoMis*E`bk4 zaB@yISwG$C=a*;UC+C?PjURGOHd{YE>gShN<0r+*IoV?U>{mbVH>5c^C-+%Dz3Ru~ z-JNfbdR6Uu{{5;+TXa4WT^T~w>PR>c@|LzaMO!a!z(zKSS#0SMvFglpk_V_EoE(7TX)!mVJUJ&B zm&VV6_2YbhXOf(ggVs+{{XD(iIljm_Ii!A02I>bM9$(~440C*)%vL`hC+Fm_`Z*a_ zKOP^4bKN2HadO6+ zIX|B)P(L1D4Ubzth3d!SYv9cP4|DyoSf%-Sd@Y>$|6$(WSmZp*BJB^`w+_zy|1j-X ztd8K~V6A>WaIr?;KN@^z`2LYNJGoBZKU%ES_m7_08@@jw&Q9i9zh&z8*K+=nMPhGY z&9i>X)$gyb4aeU}oDsvE-%nPkUwHcc32{aY^;@ZaJ&rSCsNWsx*W*R-0_(R*{d&9@ z&iwx{ZCY$Lt&VxT1kU{ba4DSgEQ`>YaO6#vd{ds&B ze24YdsQx@&4QKv;n9tNM_GtbdXH1>k1*dI`oM%~L9w+CM)$sSjdm}hGpJe_w$L~J% zGxQP14{=Y{8b9$ff2V$izUBBK=aY5TPn-IIhsOswpRBij+SQN8$@%17>!(Bgc)SVT zVEuHeACEV~8_Dlk^5ZBa96#iI zavy$har$zap|uzlprb*Z`jT;e>-BKd`!oaMUI_&KD0 ze*1364>_OQZ~Y9bpWn7Pe#jYbdVU&FKkzU;({doK!yx)$W zDfQ#=LHGdqas9c(c~J86_z?Ucoa@ge&V#3La^||!Tz@VVL~wGJ>r(Nv7^t7$ZFT&R z^GW;tKa1Jw=XW1*{E+j>VfC{ZS3mI34>_M4Q9p~T)Q`u>`Q)hjSzN7tJf47$tDnU+ z>c`^?aGC$P{#@Fj`FT7EPrw`CRi|>vnd?$>{kdf4Pq)0}EZ3#RPoDZYIWYBA!lN!p9=NkadO6+`l(bu9xsA3?&bP(afkZxcrn|V z|K<8~iQ}9l=J66Z^S@kwE**&A4d2(JXv3}~*&vVZ6lSOh~l+XW* zpL+H4T&d%Sobjf9_NpIv=!cw%p?(c``|;5(Rq zxc*!k*Ze$Q4VU?!>(8aB2wnr1`F|BW5y5NW)#my$F5l{M4S%2V+{eP}&qbVZT`Hen ziu0fO`;Gx4>oozn1Ls)Q`va!Daq0g>#&+#5~>#Z-L9- zM{}HI=Wx>ThZC+#)!za2_ec5ro}6d?BG>PWI9Y77{`%D4AAgU( z6vxS8yY<(v{@{!jTOKFG(D6B-{ydJ8#ZK$*p!)N854_8c&q4L)@%?b-f382{0pnQm z_joV72VM`~5y8os>r%P?j0aT_oSfyl)STZ&)X$&#o$*D^i}L*cTYP`Y-RkH0WzP5_ z=fytjXI%Zj!{e8n7yGTBDfQ!Va$X#;eiG`(<3sR+*3W|a@%SP5Ao)E@eodO6$A{rV z@cr=S2u{vim&)~LJZOpFqwrz%v$RJ2JU{06A?L*r{P6jNrM0w==kp`Z^Z7+`=DEE& z{+8CMANW6-nq>Tu^WwPrS>ks&zj>UTiDAzFOL^+Y<4F_49Dhse)sM@$rp#Gf;QYHgbJMRR12&XZw2clk3|;)2f)q3)sE^F4wn35xkJ?`EYVyDvsbqY%ehJ z4dkELpC5Mo7sF-#cRs)4afvJQe@Uu%MtPh{y~cl?`v1#k9RE0_U(|oS`u~gb{p{j& zsnq)4tN!7kf1ECrS^o{{-{UwXhWc+*{~q4~XZ|<-o7BI@tKgO7C)dx_CdZh^cd?!M zzni+3Y9e?w+nN96`R!6|1g~K`^FQ%ZOYE=99sjlPY7;-2+`k<-U?^_m*>Mv?Ge0;I7Yhll=gy3}R;537HV z<8-Op`X5pM9`A+sSpTEy-{S}1`^itP|NBjfF^~7Ly%#>t>p%qWXZr!TT>l@8-~(*$ zGw}`NpV;3Xa{M2J_nY|99H-PP@l%Um9;Z?-{^P+a^?&%2j(?mk4F=*r&b#tv{yqE~ z$3IS&hK&C>pPDwGPlJd4ak_NK_>Tu`)xXDax-@M3$Afk1-{azK#Q2ZPd~-dY&++&a ze3a`8xxZL2Df&FY_Hnq}UnC>=0^6tHt87mA_2MVt2@^lY`iJo$*S8+8Ffn9)j|UCfKOV1S zd%5kOM(rPu?|@g3zuX_~GOhCCSFxS>-`pQnNAO*6=6`d4Waob`el?u=pZKXIHu)>3 ze`-v<5Z|=X^B6usD`JecyB{qGDbN*?AGyfAmwfMZ<)GP5*i_c{& zw*@)>voXl|+=AI9HvOsK4D*xt?PP5af)6ov|HF>2nb!u()4U7b0slYn^;&*rqrt8TL-2#<`^$3f9JT!GY?FoZXT?p7AbTapPYuV0UKhMD&UI1d5)b|s1X;_L?2^Kj=U-es_v~3MpZ&#~ z{yVjedZ+d0r338#vyu3xcl5ID=s^4Q&~ZM{m# z{l!7f58u4;t()F<-uYLh_K@n9equ;gQMa_d#qPVE8ndVE=7x@=t9%J1prg-3!{n_r~v0@gJoaoN_(wqI5* zFFP;0qGan%xu%fzZDrN{(&c4*FDqp|$7{#-&6n9-r2aBi%{jj8pUv;-@~fKdaahdu z8-ko~-!B$38?Z5VZ!Wn-p?rOt-L&s2Vu-8Kba?Hbcd@O&ZQr)bwxo8E_Ax(OC-G&n z?~W7iLdB8xdAFb^*K=O_uAPVZ-<Mkhv_9e?9B_BF1kk+ojxx!*a$8^Xjsih>=&=4y*J&s;ipSB%(){=HSnJyb&CUrd>#yR7l z(~cq7w=&vM=(OVyT%0@^mN)Hqnr%NkZ9Cp>_Lg@1Aze1UOzIj5#~afQyqqgyl^;M%ecBY1%>W%He7Dn@X3BFO#}v!#Hc+7`)c}CgbBc>yX=yjkXc& z!T87u;NoN|EN|k^vTfw_?U2J&_RET;%bL2f;$fUM4~Ff?dJ+5m&27h~upP|%S#M{a z=YhUiq+Ks%e;g4%T%^7@+h5 z=hXF_)OQK1IDJQYcQYSlalMe0pHW|G!j}5VSv3a}li$@K4 zTHP-BUCa88jQUD!IjQeGteR6iOJcsqGG1OW;?#E|>|)ELzMEJj$7{p=W!}rGW-ZI8 zZ>!x$>f?IB<`mD8n9h8?_9~~o55Q6vic;ThR>`qCqrN-Xc5Oy|+noCT4X!!Gvn1xf zh2_`&)~WBKup2Ft`tD?v9K*jG(*EN*C9684zLXcquZdN2if2j8rm((Oy8ZVF*aw{Y zxDGKnHir8fpPy#?9U1kN+I^(H2U#_zc$UQcN?87t3+eoF9^g8i_UIz{b+by2pAPpo z^*zeAMyI~AOD^AgXos1U*iYK= z9P2Mk8EsSeoF-Uzk<*TT_IoUB$F}^_wBvd96DQAPwBs*q>&s||nS^XRCgIQ7c1W8J zhvnCO(`g6Ksj~Xh?VuT_X-9(n#K~X6IK~Ih5VD@hXh-Utj}NBNc-EwChqOuW#m$D- ztasXR81`(s9U0?eV|skZwRx5}nfKcfi?i)78SQwh-ACHNTw|wn)27&}u>5Q8bJ}r& zIES5fc;mxq2loeAIHBHf$>sM~O4~Bpp;y;te8gUF+9GANO|J=ypY`If9kdTuVLSZs z;j}~UQE)=N;UevL6RUkrV6GG7yrEau+Kw&o*P9~p8jm^i;#qe(?ciBJY*o4)8RNrg zM=ATsJ(E7^*0xAHE@gdXhL6-Ufdq~xd5y=e z2x~hl;dtP>B=(xLhm7&LDIA~Iu%F~{X&6V2lNk5?u{ULSNL?>TJDA&Oi!9ovD)Y1X z=e0LG?YIK|4yPU7_;lLwe)f|-ah@-jcHGLgOEcQB(M~AR4(4y#B8#>uH7By+wZFB` zk7U0p)+@qx_~X-Q$A{TZoZKoQ?IJ!t!nz}~9rlDS@$Y8UxnA3JSE?}6{$)-(xQ2*T zrQ4A)KAm5vfgdVXq!G0md`!lwBs)J`#`!K8RO%; zaD04`{ltm$T*I`ZooyeC+G^V&ZR!Zy@w)Szc6POD?-;`_|2u?%cXX&lu7Ut_Nc3ARdz#&xGY)|JUH<<~OcuVmwEP{lMPuZITGw z7|8bDvP!vMhUHAXQ*5)(1=97FU#)ivQtvRU=BzRP9G3rwA*bHov)_~HdWm4`Wxh3a z4~OOC`X%;fRy&`k>%EdktebY0Z{B`M#Wk|K>?d=dmW{_GRw9h^hI8zFuH-kt`ulYK zSC&(~$@>`FrQB3lPV&x{arH|*4$}3PU9siTtGMx^-t26+<{FO?gWuE3KfW>0S&(|= z{g2p0y522iQm@2+2`hCt#nR=C_oTE*>o;k?dwV&VUu>?qrT#PFnyaaU-_y$*|BcLK zk@}gxW5=lf%6FGWYrushP1~n>$f@ezKQ)_?bb^GsrPNHQujHj zQoKsOMXYB<)GMbvsh9h1a+XD7(EX`peV0@3+u?6=>m`8H%e}LyyC_wPSE=_pR{Q>e z*S~U#YY5`YNA;Q{`w{lzx;uNAb&2gScH;cKew4g-vZ`avVP{y`*=IO;SF+#R-MmRa z^4`TNxnCESGkL$CZAB5j<&-M*-o~nqHO6gW`LpYtdT(aGO1EADNWI*9n!4W~mNWJ4 zVf%Fv^~yD|)cfzOnxn?}_ptog&pGvSU6OsXTQ32mUglj>_nxqvske#k?~kZgu7Raq z=00+kMPoFZpUppSDsk%lIQ$N`UIIwHpR(ne!g8kGd)dAxqF%Y?m3r@E)f_d3^PK)o z4>is^e)U9)@ z7S82&o(E)qC8}Ny9;tVTRdduBLr%SioO!V;{V?tC2#J>aV|?dTXL8WtJrXnllL&}aWC&p zCU53HQ||e&oaDVci|zJ#gLmHC$oaM*i05>{`-2?$Uj0X&4ssrN4=bM$dB8cYoQUp^ z@tjpbP8;Wm+`A~t-_3rP^56JMkn`Y8LH7O$ch}SWOy0{^P`~zZJewT&J-uw`bn@n0 zo;~d4eV*jK{Do|na#`tOX1-YdQno)I)!&?NrQVmp)v<}e@9E{77l-vSe=v`D^%j_V zU!`?ZPq>J0<2nN#g9YZ^}dT$bBr&S81HiG zeZr~tov;hMdJ9dxSF>HpT^5!z_3mJseILL-o;cr1y|t{GV|=;9s13`XdyZ4@HL!Pj z^}gNI`ysYVxs3b&QZ>Pm=dXS=DiT zx#W;~Moy*Ye#XgL+IEebHwmm|TO+HK`>@kW8DICX+UE_P?@c;iEdMXKI@TEf6_!8u zm{YI#sQ2nM^Tl%RyG`Bqgyl>>f1d3hj`GcXA^CohRdbA+7+(y_=kIjtl|H!JtJj>b zm;VpjrS8v%>@U19nBA3ODa8U8u1UOitvY|C|qNB3(J{$c^|K{6}8BdcJ&)?NaWUu$-xPgl#{Gs@I+`7vP#>e7VF}2+MD}-l>=Cl;ywj z>ech*Nw!P5k+7W9yCTLm`+UGZjyPX7z^XWh6!R+i*lVEdH<{}oC(z&NN5=Jv9O_la z@#W;e@9AaJkHWl}I%%Jmw>e+0SjBcJ7fTm2^V5nm*ls_U;ODL9>lH7DtK+!D;P>=$ z-q}vQFM$PKz2orRj&T#?4Pp87KIznZ7W=)# zt(O3tFIPz4NZqds%b9-8XWJQ3_3HU@MFCuM)EILAY?t$9oqBn`u;MJQUUR-&@piUL z-K3FTa{2v2*4JHh@nu`C+F7xE^OmhUFTdjQt#%LT-z}_~W8B2pk}e%ww9Gyym%NHt z&*3pF%T=jeWP2H_)O}%UBd=0#DQmu4@8&D7xqM5h*-PrZf>m?WeJjH97k$D$ZzE0) z*N`hNr14v}+xA~_#n#L1zEXb`tF+B|pFz&YD=JvGxb>UrcV2nPwOcW+i|lt}x@>&K zHT+zkf%RxElA;l0)ptt7o!KXsXU|8)iPr*U*+7}vC~p6wOU z?PDg>g}+z$!dQ@VAD=t^!b7azW&J7ZZ&?4F+Uf83Dt?%saU_d4h_7(&KeqhX@$)Iz zHUH0k^plO!f32+2hx(p?CL{GWv(`uZNgo=r-+k$_@fFgBb`2r_mfV(Z-wWllVk`dr z|FwPL=Pp+~Kso8d`@*=U|Cq;DG;8}dmtVAT=f&I0H}2#K>!zJoR$Ni8J4^c>V*RrD zRbJyO9tq=Yy)$@?`Azm~XT6W%CBe2`%SQkiSDEp|S1+qLdnk-!+QW6iiuQ>1oR`s_ zAF!X!_3|2D(HF+qmglsG=LahuifE4;PujzCc;n~?VI0$*pR)ati1rj@wC9)X_fu0= zUgIl%9md)ATcYesvXXTRUs_DGr0FwVs- zPJ4bWbwsqsjVJ9n$|{bY5965jOt9_O5$$>n-)~P2*8?k-Oj&u2=d26kl>XXj&vB_EqCIXrY0p2h zAC8C{E*uXzGEX1RY|r+JElzWm8iM%0T+iRu@NJd%@tmV=Ij?`^^-R{{Fx=nmCut}5 z-n3N~)8?GFgtc9=NB;7UMfO|Anv?0n&quBwatc}LBjSdOl;=4?&bmw=?|yd)SM=`r zCg%dPuawm?#bKCtt_u5yc2Y-Xdotold)~=P9}zcPq&-_%-;&v$OHOUiWoBO~t7W!_ zVcyx{w5J$;L1ue0;z@gUu!H>ild!j9Mj+LW83zK_GHWtIUiuZ_nETt8qc{SjB{zf)1F;YM?`zv zc+#E*R&n%!Fpg=@huO9(qCM{UTs(e^^~1J3QpR~6Uv`Dlo;zS4h-i-+PulZoR&n&P zjP`tjZFgk0XUpcx9lfUApJl&K*!D=7FNAT*e&ifqO;Sf@dotoldpcOf(PzUrrk?xR z)|A*fP&rN|zr(CaC*I%dN6C{pJLhpzfxO0Zo(wCyqR#QboSgI3 z(8nfoeUp)o_!wf99Q2w%gGoJ4v-YNaY)W5mg}tNaS>|l^l|{=8o1e`;<+aZEWlqld zskUd+wrf*YTW&P-K8rXVxbp+EeHZVA+p3n|)=`GDkIp{QIsmo%RgF ze|JiI+-Rmfaqf4GBfTcjU{cRK>u^MSHaZt1>=&1I%$s7SOnkY9kbmFxtw7(+mUuEJ zPn^;oH=4Q6i{~*J_zIU?em{qHCbw_hcF|Sac3yo&Sp^@B*m>oa&1Lcd328$itGY1z@_Tx@a?w5) zkT^U)i09p=AIveI2R66rdKJNO75`^eoUmWGNV!W{&xxvEpG(BI!8Lb{u`MiKaeMe& zB7PtHZImRoT)BPc)!VORH}~&M<6FXVOQZaq=@I_A)cmpI&a%xFTQA>o4S%U9`Ci4U zIcnR|4;zBus!PMan~q=0eg&mFH*?>e4)AWNHKShVdgCd#`%P zsdo?iUFz4nF{<7h!t$r7cauEddp-S|+Z*KcRI~mo>wmCzuug^L|875tZ{~ZP%My=E zZq7V?^^2Xnn_$=ad2fo!yTQaV|C}c8^Neq<3*zcH9+%jk4$EC#>(qNMY>!{>c~SK` zpZ_~ey#=P;FA-03jK?MR|2p*!I`#el*5ub)VC&^NJ?8XkRuZNKT(8)`4R>DJpn zxJUkOJihgHG9$dW+Qc%)^NR@a5bO8C@Jmy~Ii4!Tb~&&7i1l8xkL;gXcD_1Tn`QVD zaB<9Y1H#ASqx^0Cb-_+fV==?|44;YdgCM(UfuH&Q)tA)=J1-6XN%>Q3(-_(R$vHIs zbg<$RBZhA=<+)ynON>--F)sryH35fpN8RIUZKVd=G!|#?`i(8+KP;bi-}8 zTz31en@&5f=;xL3bY#XK<0>ho>^8;~`NiW2^Lsq5?+?f?H~w4jDl@LgFD^N;nsK%A zJmcd=ZX+~b-dB(qaP`6WA~CLRd>}Yq`Kw?WLw%fOd6{(Bu0w!44QFu(|c0Rp(zkw8D4X|x5^$*E3bx2+b*~5 zt~Kp`@5h4;+HP?nG2s8XnODA(=w*8Y;WxVHg_SqhMn%3z|GhWtzahr)pTpzflHJ~d3a?f;l3SK zqt{bgZolol@4I=M6GfiCntitf@fW;;bq8y}x|?-tSpM(!Q!e!%WbH6DNLy0N2iFJd z)c+t{91qyzBVmq@5Ayg@{SVm~1A+F>g6W?RRtIlV&fG|!NqOy`r0E~we*Zk5sygFU z`sc9p!&&hcT#m#fwUIc@(OBAj#of4crL=R@ZIl|v?6eC45Z+dgzOb$rQ~lpML= zkn_h2HyA&6tWNn!!XyU&k3bo}FW@`EIM3hle`$LkI4#Pm|9=dW2^Lsjfdv+JSr%9j z4Hc7$3S?2xRW|;cC?Kq2u7I!#D(Y&eq*!RAXqa1JQjw98VWMtIhDnA!m}sPEsFb9r zsF*zZd!KWzYi6#Sdo6$8o_W1y=f1DcT<4t6=lVZ0_v|sQ{k3ibW;Rrx)?9n1{RtlE z(>i;7KMBKs$Z3BvFU`y!tp1LfFztkziPOf69VxtsBmT5q?s z`)S+@PmGSxa&291HUyV;*LtAFEqEBWjiKIt&hZn(UG-Iqn*o;CWRo`Iw?#+$xCfFh zv6Z{Hzo>C9I?cz;z4q2(16<=Cp>Ycy#(k_eo$vSw;+}Yd#m)5tG?FcDo!;ZP_{%r1ePtmvq596-R7q3tI1aXgbaZkYK2+g1ElP)>g$2|pH zVykg+^PV&6_a*av+~3tqPr?|MMCN?iU!^b@r zTw*)N#eJ2=ed!V(_vK(>16u@9`^6)_qg>BJP=)evycBiaEbA57ys`y{>vZo@jvElfNT6uYW#wS@&6{Vo#(?R ziC;Pxw@LiJXTMLs$E|`cCC0~G{4Z(zS8Vn1KksaSYy7Wh{DOz^+cRy6 zgYd&AiC;Pzw@LgjvD-b6xb>er5H;NI<9`KQVtn4k|1XWd;YA<+yUqr<#{Z$lFL)UL zn~Ci_A3jO^(&4yG;{O->EBZZd{SOaBS8nz3e+VuyzH9NfvFiy}?sxIGY3FQ!OZ;uR zX#9c)@wfSOVmr@=PZU2LkK2f!c;eO{>i4+Kr#ui{wbR8pa^D)s-wzy6A#MP3c-TaOC<2Dj= zrJKKfRp)O@cr2lX%#+#-VHX>fj_;Yucgd{C)*o#qftd~CdzSJQyiaz$+s4+^NdVyo z;al||^YuMeE?-$s6jVoXTgtGYg!vuwAg+nU1smCEGpv8(HbdFdek}~+|Mi>bB|e6z zA@Sw6tAFJ6J`-FtV@SMJI@EwDz9d~e27gSv>@EJ<7~ z{krGN_}@li=6;0oU9WtXUgG(F4@_*_5W#%Xr+z zY#86?l&|0+-`^!#=lLLfxBTaPU5}ra@1HQW(Uosg;_CWYp6{Q*C1%EGEnmi8>htxd zd%n+siH#?XZvk&oru|-jv*-IRnAs4%vPt<09`b!T@g08n6#039b=>CfDPLLd{yn{3 z!+jWeMZ@^H7tWtqOYV<$x4-%jcOyoYqr|P7zaP_vzOl_4mL`Agx_R}vb0o8T-_89Y z?%U{j`#A1#>3V&=X6}5u{-)PY+x!dsImP9CzumMf;%#tc^urOjXz;G-$9K{1CN6We z_-Jq2Q5K(zQqFJ5xnk3w&v+~6-|O@)h!dOIe-sp`-ZyQIrt0{`ce5e$3GNLS6h?>r zU{@q~AC0GwG;Cns@(;_&Uj&W~!8QNzoczUVQ{(G-B%iC4a_WB&Y1okXdvaf)V04OS z$H#&`UaFiU*MAE7OL>3TY{fB~y4UZ2s{Er?V24*(2y%bz+_#TfB2NxTIoc^b){;KAHFWlHR8s zHGjr}TGf>f!IiblN&L3z2)B+cmsFB=$QRY=`n%I}HpN+|x%(0H;GyO)q zKcCl*4@9g7wz6T~YUbA}B zwzcxSlYbqrJlh@yW;T>(+jiTSGv zHlwX@>+8ysbtV0P{L2aB&GUt7qp#DYN_F{pVN`1PaB#EH@*8PCBY3FGFz-6w@#D+0 zdhX2gGOVmT8N1sarM6_u@!N)ne0ehdx0TrVA3)N7wYB-f{iRWf#myMoR&0QO<4%s# zqQkyAJQ93lP@bQ3{Lei1G;vN{7ky_8WcJFKmZ`m~e0-t{oxY)4#f(!3ogNMA`t#moz;7#iB zMQJ^jdCzOq<0^apm43IX_M&rV){e1BZ|=N7<6Mjhn^wea{c|``^uQmY&Q>oQz$Mm2 zu3mCIgL?VECSNa?fQb!{-)?wPZvffH{7>5oE&Ye3)mB_0D7kJt(Rf}=kWr^hnPjd6@ zw%-SrSZ{SYd|!D!IKt~7bysXSydD2<2b~_g$m2f-GaIJEgQ~-W4PJ-)!Nta{s)Ga| zItU)>us(?`&xf4$EB%^0C*X9jevL2V>uPJ~$+H5^gtUhT+3lJ|-1cXQ>4&a#_u1S2 z23%sipZKI4pVs&v`ibwCpCV0cfX|6IJ_|l55`1P*j$0Djc|PQcU+$y3_}zV-g9%9d zPqY6_zPpBn$e>)m|5t<*iS0j}}CsqqUQ#=k4Eo##WI z_+@^1kpA^^v+`>@{3pJjb@Bf-G2L{NoAsLo*HM4#M-PCB4RDFS z-KRBv!Grj1m{08IdTei6EJIU$4xrKV6<7TFQWy&WcD0V(geu?pbi@&GF z|C=T^A8FUk`2yGYdu#lHhw&FBG35CW#;@_ob3O;_KV#0Uvo20rfW+5RV-%ZlyS9nx zM}Fv@^J&+cbcwN>i+_~H|HzZB{SYn+a6sXmFhUsZVb3+G{Wh3 zuIl&bPPe{mH^bQgSN+ac{R9v7o8V3791kJ?>5K#IPD{rD>HjkN$@*^ojG47H=gt|i zV8OZP%sIbyj$9gRZha?uwmUQRqtD^Iotqn6_}8+J(Q~C7{Px(1p8vVv!f}R;AMLK! z@!>J13EF{L(g{nn*Z1Ic9{gismQCue-!{MN_4*d+67#iAuWzYd zoB!$c`Zk!@@HqGB8E+pS=?%!ZCv?f9Q~%sU<*5{)oDxj@!VY+S2)h=0*T@KBG; z`rZerN2zZ=7Cr6?_1KxV*Yv#sC(N&{y`;9LcK*5ZxVGDDefuuv)}~%`9r3>9(rXb? z&uHK6>{-XS-FK67|FADAvvzhLxNy7M>Grhh@?>YP%dedc?*Gd;-cH8p%IL`>qH@!P zF%qpLf6Fkt*w`0!t+cSqcUEmqFha0A;iFCW6t;6vuj;DYJWVqaARH}*DKree*x)tpZ$Z^f0^Wd|7i>>IuVMd=evjMVnwWgy`%#g_&9!@tjqCHO^TQhV3y(zoti3$oYzQuKKdNyH9>)Ev z#CDz!dE%DqL^(PqflJ&Ev)f!GZqKs=Zrk~!yDmf=aeImF0T(wvlcRp@-0Q9fw13Xo z5M1JZMdKDcjQdG%I_D_u{Ap?D{P52~$$Hbr&4hl^+`4*xdpUmQj5>dNtl9Zh``=-1 zd+JBq`3I8KT?i50+%tolY%%Bi?WH<*9i;tBqzkv_BJKYQd47QY@1<|}cK!;O*m%zA z@(0hyEo9iF-AVpF*?D~X z_kHO3j-qSkezm_&x2M#zT_?GIsIWJ<*od4S{HzW=1P}Bm?2%6gpN1ZVOl;g& z{T-Uz$MAZLSs^g%azR9M2P!=PPG=o{Y7HV#DM1eBCQIdHhr`vtc?cRvlhh z<@%LE22`|>{4Kx9oV~CC{EkTQP>0hJ(%}dCmBMMF!x_!%pce|VI^_SIbm2J6*t2!& z!}^m+GwLq1{)Fo?EvNsD{mrQ5!bhT(GsZ-1y8kgc^h>nw8@Wz5_5A42R|kaQ{a3%0 z5g*s?3r|(6G4cBC)h)if7K4kX%qwI*SIF~y^k=XB&6h_5X<~!t|EQO;N&9>C{iv6Y zPlY#wnGGoq!|zahWVSylZ0`9#DUTbaJiZl{$3JO*_WlS;qk2Yt?VOp~`0&u&dZ=&- zW>#nn`p4#RnY^OMZR`yS$DHrCJu{+CIvy8(4_r9i?DTk8_1JTv*W(Ay#?4X73%H(A z_@k)R@l&EbH$+F99zP<@Y_z;U?ED0Ls^Z$e^F1yU8$SQ z*brRG?|qG1@R>n-_-CGQlcYRx%l%A?+s%qIflIx9hy5iN_bZ8^w`RKgnZywnN^JB+ z5_bol>qqammO8yVw01TGC+-eB*N@(U2XS{u*UE{L^aJ&-LmbvS`JJD|J!XLq*_5A^ zuijBlL^Ijq!v9SyzrDacmqpyM#L6!HRjXUewcfq`HCL~QI~E(@#*^nF;Q96sBAZWl zV2pJ(j3>_*z*F#`UUgucZhrgN@-cQ}<}9cmIb-H*844($4vhcACR^O0yB_7wz6Mu5 z9T@*LHtz3h`3%>%_uU!w(R$Tkn6n|cln?j+iCgfnd_H#k&l9&imlD*gOyCmtaCSG| zcSy(kcg}Oqp%6!`u?=%^Pu95KxzV+U4&$8-!6k0){}Z?1VccUAP4axm6L;DkOz)~0 z^)s@1PsUf3nuIyUHfJpcmJ&>|% z{=j2rQ_Hg>>wD~dRP61sc2}F;UWM8dT<62+V>Wy|WtM-W>rXnCfMY}Br9O1z`F8aD z2t3fUBiHGh-}2N4d2S(Sk9hBsLUB>&|;KNko(iVe#zfoOhk%RfYIrv67;{vW$}T}Q^} zj$%Xdi+TTM>Bu&#D7qKkcWW8Kb^hW#b4viAHu(9wD-RdPux*r zoT~B52~vJ7r?~6R9cMcmg0rSne5&FzrN8W0$BvEYZN>D@q1U+o$13Za&| zFJ@=>TnvZe(a~X=pKH)b{s!xij#pF-tv{Bn5Gx042 zZ-`o)%yqg>pNS6pUNQ6bdo%o&sf`xZC#psL)A45!XR(R>lJf6UQ6FJ81NvQ>)YU&+2aI`oX)95J5sgvQZDs~vtu_vQ=vcMb>WH0D)Sc@(iTyR;jZur~ndfegcs_j(VaK)L ztE0mvz8A$^_iL_bNJG>q$-fSKO%&CC*D(2eLg!5U>%rH8+ge>uI^l^7&Vsw+I`I3` z{3l+S!8d}h2Y)8TNB=H^H-T?ZeOp~!VCS67Gk*F>^xMR~F*@|&qtpDSjL6`d!JAb7 zR!h)Pwp01-yMB=TThvChP}WIq`%23Uz7>3P6fOL|M|ofDj*Py4Q5#x6yX~<0Ii71S za(4Fpq#ZN-^!n~=*7;}OFM6zh|D(k90=xL$minFig-pHW0$InuL{V4fGM(DcE+3Af zX@^DJE@zYcud=@owQL*=&b!ynC<8w^V%6&K*TDZ~?XnZ^)RA^6FF#Chp54brG>3ZK zsVjJO4*oXyYf)6!1Dt#I$597@{M4t8Z$!~~$AFjOe`*f?0r=Zdi<4;Ao%*QPF#kv3 z?}6V6-v3~{Qw#79z^?~CJP+Oq{G+Jl9mLs*HQ^b*d>WgNgd&@h1%aLcZ&p;nuY8Y!I=#OS`CrU&5y-r^+edVQx2`;+P%2eMk zo4x_gr3`GCz9UWF0Ph3d!|8jX=^Nnv!An(N6NkS6emHm^)i*!>8Swt9Z+=|L^>Ej( zo^1Wcyg7vN*TPjvhi8ovM^4}LPZ)RRlW zOLFW_CVeb8*Oxn80dD-#_)jODwY}8OF8tO)>Stho8aU79Oa1K9VD&S=XM&&Z^!>W& zTiYe0?>XSpT>bnh_R*(ycBX!w2R_s3d%fukPKmLJzH`~nar*M?o9G+h3&78F`hMH= z4e*6(!}Pty^bPP!!565$;!(%t0KWo!q3UZm`Ud#d!7o*P4KK^VuLZxt>2sIqbN0y@ zeXa-pI{Mrf#YN1Srq)IB62?!9G3Ea)@N1nuKR12A2POEo!LN7v+-v#-_$}bya{Bzr z^a=3qf`8k!-v>;e0KWtL7Wmb0d|18eOCl5hKP3IT;L=VW&4b@X`W@g$ar|8#{HLV< z(CPDx>2uEPj6OdHzsu?m^A)W>ytFax-|hwfsnh2L(??$Fn8f!h@Si(<{$~0F_yged zx!OLN7fSmK@Q1;F<@9;Y^a=1s!5?t?JYoC-{CD6FJAM9`2Y&+mQK!%Ua8Sp=<{rvb}!11f&%Lk_a*WSwL{{r|k=ubHoRZu@G(Bi0c z-rMPK;Eew=z7#Ppm+>1st)H)gzhL?ou_l)G8{n^j|IPF-;u?YIAK-6*ze?IM*e^8w z1N?39*WgDzEh>r*n@0N#@b|#q0KW{p7`!aRX>)NW#{ZM2ftP?AKZ~C=>`!{}+hJEf zi^@!&IcGS1yrT3|aF08^=h`v9&6jpO=k~N6!(H09>4aU;3H(SkA^8i`hK|EUgG{FY zF9fI7OFb=OZ7ezkc#+yLon-wpH3u&SFI1hxrRo&qF99!7oeVF_$uBV$t4@ZaQ;@#` z9POnZ70GYw=_}@UO6yTkCFy0Z9!;=%#LFdHi81Nt;4Jma^cimYfDcS?=8xDgeX2~K z03V_@OrO!FPk;{vXV#`o9uog__9-rYo>h=`9N@FS(Nyav^9ZS*0nV6@ z4U50Q;t%jT@L5rdQx1>f&V?FPn13GlY{ze@@mth0!>=B^&hcAj{CHVp%5M?)JjZXj z@spQHCj1wJ*E@bIj9-8^fG=|VRvNzmUjn|^@mpp50(>br>;F?e4?n9FQGhQ4U*hO4!m>dP|| z|C_)!I(|Eh-=(87{5FF(Iet5hA1|p)`E3E;7ZVvez) z^|N!C@eA+*@Rp8Wh4BmULh#t}t2BNAUIbnMKj}X=7{357CcV({8*Kb8zcRzG1iZ-c z8)E!;8D`3lHU@7UpF0mVe)6)+gkJ@CiQ_lS_yu?+c$woj-1r6fAaLr8^e>&Oj9-8c zCcP4V(tlD9Wee~jqz`iZs*T?j-_GzG3O?BJt1*7OEHmXd419>=H^KPH%QV%Ia39V- z)bX2Q`~tiRe3;`m)%XSYXtiPdrW?NiuLiGzpY)&m)oT>sHKdPr{AL@!hSeE<6Tqt- zzdGaB@M4DF6!03yZ=Uf3Px(y+pWyh_8@~Xb4nD>4TV(tKd=~grSAL6)Ux3dBpAJ9b z=u&L_0=y1jO)Wt(aF)q~R}WgXIanemgCaVF)ri1c}m z-*V#@;ETcQ9lsUEFTfkX7dd__jbDH-0bdM1`p+&yjbDH-1#fWt8jasoPh|Kl17BkN zidPvwUdEa7TMoX|@mpj3y2N4H-fK( zAN^++>Va$lz8ZX$fV&g9_&rJC51>bG_yA&Az0N)3`$M|DdpE)~X~ zmt`jW;S^&-`>!sQ#$R5h>G{Jc#)i%xx(qV@0bT@N;P?+V{sCSLUg-D_G5!Hw0$v2a zDI80TVt~^|>9++>wxzo>{3|S<@*i&ezwvxp{&0%BlsW!Y#{aqj8UBO7D;)pP#veT8 zKN!5y@vk=i0X_tLkmFxt`~!R__+ZC>g7FXVVc-ib&mfE;~(IQ)Q0wdUEKH` z;ETa|w!e`+smm&(7~l=0^KKrwPtuk7?HR*0{xrTN;ET!6eUh$H|L@Jgmx4Fg_}Hb< z^tttW8GV+4%lOau&}FmL4_+Rb){o_+FLnB?F@5Cak{YS#vx0q@(`T*e6W}Ysmpgsd znLYu&N^O`v>#cqScq8~q)yKr)FE6JoNc^t`M>j41O~!9kafaU-@J9IEg+5KpZ)oeh zBr;hac3BI)+VR_B{NyE)iT!opYaG9=#xKCvgRgb`wi&+w-vGYO)&K3rFTgi~ua8u4)~Uh0^Z|5otL zPM-s&kG%9zy-E3RW8Y%>bd5}(0N)P2)%5Aw()0=N9cn|%ziVvz1o%$y?eLTOx!X7f z_%70SfZxk;Pab?X={v#i3F0;QY2S;n3IDQ4UM`vRPiPv`Z|V5lwc7LtKi|iPrZF~jeC}Ff z`UiMSz2{`PKH7DH=^x+)q_?#C*>#HPAK-=HG5p}!)p{L$`DNn2h;-KfQ@9_~b-Jd8 zcroc*|DW+|62 zNM8efJI4)q@b#pxb@sP8d}&mupM>8A_I1ww_B^=6#rUuGcjUpF)Q0K5)Aaw*fK2<{ z1ilgdWqz~E<~O{IHJRUZ-AsCu(|@<=FE49N;@bkg$?3nx^bhc@;G3QPdrkiU-v++L zjUUV}ME?Na4!%|OF>?G3@EzdWRG<9#PH@J5^hvfL|1NNJ)B4H$MEbY8n=<GR{R`;A|5k@4H`<^FR<*mu} zJ7Sh`L+200CB{!)?&|pwbBqn`zl+O^Uw{{a$Btix@eA-G@B%CUVwu0dFTjhzX$?|7 z#ltQB`*&vIFCks7|4aOXEPh_%n#NBVz{}zvZ1KxWUX%DM!1*TQPw^0oKfo(VFLUt^ zwfF;k5O{@)f0)G|;Df>W-#!vww`v#Pf=qlvzz1o35|Tb&Auo|l;u{J+SmQIC`V-*8 zz=v3T-CX+$@ZsP?ExvB9eFbGV*~qB z!6$$};P4GO_;m0oj^ASA_ux?(ezU-*Qa-E?y2<<%eh)Te_{|2N?)WV+e&A{Rb>Ooc zzoo`6z~_N8{=d=2#kWfBr}^u_8UJ5@-{Flp_#$w||JPsRxCnh#=irM;XZ#13&G38D z=j)5%LOyFh%&(+>d#EnMU&>`M{OSLTH$=L=<)yDl|5m(|^ajVj(fG?tVbzXj_W;xAEbW%=Bf<8?ciIj{JJqdO8Nb!DN}wsz_&Sm zjDzy~7jRQs`0Zrh?)dEohhKp20%!dXKhqz60lr&p2tUK&7vOuqcPT%^;TPb0!FL1FaKLEbZ_;uqsLgAOi zyG3fF#T(S)ZahbL#*`eqCHMj2=bCOeo+Fg;H^?889)U0ASOz{l2QMJKrQ^r=F8m(7 zBjrcTF}$_?b!)Wpdvs@7e#9J8u3A64@!LA#2ad{Y@F(UN8#;b;8w?J=051VABEB`6 zL-_@`*${rRDZc=(Ab*MSGkkiE{YvmM$8Uo1d+g{8zd_&?cKxM$eWcf49=kfd{zA-h zUB>uLHGbgZ#F_FN0uEalAG=LAegQs|^ufeOJLon`bLmT8ll;R-9|F#AZo63>4e{Zm z4+Y=Au`W;kD$<8VE%tWfI4=)An)Kn|tvJ@_!K+EH!v21ai}K(#q>rZjng4WOfj+~d zFun=k-2a#B&)sEw;`&3te+oEtLi)dMZv5VydA_mRRMID4pYgjp^-IR@$I(im{->L? z`v#}q3ah{JGFf#d@h@Xv;`Cc-^*6wmgD-XdSDF7mzLW94LT%{$qg#{t-^%ZG68kH` zmplJ5zo0IFr~X%guWz{b}X)-_Pwg$Y> z`Co7T<>jbJd~3m1JO3NZe}Jz8U*r65H2;6zoAJLMe691(_%7qyGs83fH-N8m{x_L_ z@YMfC@b%9BX7eB5P2ki$Z9iMg|FgGb{BHu^h=1mP-Q4=0mwBf8ZzjFT`QK*#nQqKK&fEgd?=_P6cagrs;_J@(UB<7!{xB2YZg98$?>@-tCoj=V z^X~!QW%j%Cu0OF4-aoOwSN%qF?x%lZ{5}&d0lp7>kFDRj7uotU!1sgiwe?%~V){4w zssKL#zAtL=8s*rX@%v1;Wby71_*jMSg* ztj|TC=QGcTz&S=Y9pAgxSo!f%&ZPaoIi_4y|L%<6qK~|^)9VB07#pU~5ODMf@M7>n zr_WH+C%{Xz z3Gm@+L$4oopKkgDcojI~|7*NcqWdiDS4B~Pk0zb*|Fsu6&ITWygIANz`2X7faI6Eb z&cSO)Cy&;jd8W_K`!o7X0B8J{^;wVAR)2WOXj*@!fY&&E7Ga`dIm+Pk`5fGybEG;cyM`dEkuy z=wmqg1b97oozusSk1tKm=(7lXp3N_N3?{y^NM072+~4cI7`)!;!}uur$je04o7A5M z_C-z~#z)a7z?Xn8cKR?riar6pRBf0(>r9^jUk1J;YOzP^IpgD*#X0$xlfD$ZJx9jJ zGfQ&t6{IgiAKs1BeIvN>OXFWj`f}mx3F(=`s_D-44)8~Nc6X4s_hTdQ15{TBn z0N)OdrlL;|#%CG-0(=MfHu#^(aToSCv-jsvy zCVi*c7fNP-c}AZ-;Jehm;bK3F?*-qj_6={!!S|_O?H_wE{>%9K%BdOq`@#2`{ypg5 zrGE0V)Kvci;QLJf9y0z@Kjmer;!Mg1P2=wSP5&M;{-b4pw*)_6^|MEX=^x;++A#gy z_4xoV&~j<9XPJ6D?96#N_6xyd_+RR9`l=v*5qJT(J&|zOnTvApV(>z%pFNm=i9WCX zD%A(hF}hj*P=h|h!QW5E4>(J|A@dK}R3CZyseTizg1tobF&upYyb`=j^=WnU4$~*V z2dNFyXSmhR03QraX~_83V~WMUr#ch=5Yh)}|K92w(*E(q%Se;{y~j}S!S4Mq)4^*L zKRStj82FGVx}Y=1S>O|L@ZqEnC4Qa{?lBvDN)BE{`Y_kN>cFSw;G@BZM~D2qp5r|5 z={a~c=~dt}Io5;E%E4<$9}PZ{<0A0cIrs$9W&Edq@9Fw?c^PZMZwh#g_V2B}u@3#{ z-vfLqIGk1A#isAx%=3Farh`v$?PoLoX+L`@i^Tpca5(Gxcb0&oFL=^_p;?R#(|0L2 zz5=`s9L}omGH~<_@Oj{H*8XcbIKBd0bgff;B_!21z!!nfQ+*A`SAZ`DuUCBy$5((i zfG=|TG@3qdX0HGDSOV_W|2_8G{FIlSCiBxCOTinQK5K{%edJ}R;!OLOW#CJkKFl9P zp8#JDzSQYM`H4OOz5<-SL-kn?jy?gt5_~!Qm>=}mpk70K73nL$_i)^p2X7>OCHRvZ zoAThRNnhpk*<|{>mFa(btO0MN{xCl+DY5zKTT3(j%UbZ&PM?*H-Y&PM-td)F1FGK;s_JZ$L`}y&G;Cs}5etbVTex-jap?{R|Z{K+t{SSceqkeMzrewIaUtTJk zv|luhY1i7nm6VzO^3qv#Rz{wd;0K)k6{dfH$DG5-(!Z5dn*IS^pf{V>tQ*_;B!{PM_(f&%0m9=u-tg%+;Tz zR)2U&Zd!jvgAaH5%r<@GCA#8F`u~z@_9~}Oo#_+cHQ=M2KJ!eU0H2^Xtp3RSf%pS_ z3V03tmlfQ%RoyE<9NOuV~7_r;|Pf{5Xyc;G1&rS)}7r+t(7)=e^R5KC{86 zyZW=%>JKl&P3un`_$;T-GSf$1mYe7^4}7-MXSwMU;Pv2jPM;N~Pk=81pXch&O4BF6 z7lYTUKH^gK3GfE+MXHbCO_9FLSH5WZEdgJw`bdiE6XahC-r)3EWBTl$kd$iUrB0u9rVlu0u}S?|!M@Dtv)=Rx@Ri`pojw~(p8#K_Hmv?^G<^cR z5qu^5uH@JRzrh+`>VGxqtH7n4Hh~Yx!Pk)92!0kv*8eMLOM(5hq_1}RY%zV_KO>{h zI`B2F{xE({rL1|GZ(4uWgRgb^Y%_hplku@+1Nb_pkBtBHp8>uRe7)0Whv^gGP2d|` z{n=^y1o$R!#((sYP4x-z&EQR{kKyPO;9I~qsXm6IPk?U)-|Y0+Yx?}_=8Qhuz~%Zs z<5y4mSE)a|EI93dwu5hV`s_D-Dkis3Gm(EjQ{`OeMUWF^jVo>e-Ak0|34lA=lcJORXO-xaK`_CP!D@@{eMMc4!#e3 zkLlC1$n^Q(`iwsN!Dao={IlmOt3SMqIITYi!1tLxJxfd<@TC60IWF06`t&R_eFD5C z_yMO+h3OOEF@BL+=I1>tO`iZSAibsPBPF8x1b891jQ@tobg}gS3T#s_<8wrqVELKt6lu{F8(Y&1su*Y|LnQQ z#h=Bek`8Cpf3b@{i%$oa@t^f$&vnGlSR^l>PW;azeJVKZxF^@I8<*wavq_&0&O5<- zZUA4NgV&Kh%hk_~T0akoev!6cILAF_yYgjzLHWwdqm%aAvmU(8>9Z7^xsJSiI*D%) zIGW4#ot`qkV6GG3i%G9{`YZ>BYk)U^FLL^<0EcUUF9Ban`97*1rGAF^Qt$?iztzpV z$uIF=o{4`M_!1X?Be=xR%dM06mxH6Z#=ja|;?LqMz|maGcMZ7s&*Ce=(Ok=SEx5#= z#aDr^(E2GZrGAEZBe;A1ujel9Kjr1wss5|MSGo8%x%hdxb`t*@@J1K^W*2`JUkkq4 z#lOYHpT*aKuW|8jb@6BM_26r@ep>uXi9d^P0AHu|)9__E_(t&cT0ae6o`W}mZ*cW< zr`69-W$u6U+yrj-|65&0|Ht@y2ruVO+wW%ZCZ~^-KjkYg?-pk={`TC$zRBsc$MgyC zt>BxTK6_1{0N4>RQU5`J24_JFP!^z;~%WnqTw*AE2&8pS|q6 zRUgBt{{g-ae2?nW>bgOuPk`@N8=_CEo41=j0e%2{pX#G7`4iZOv*;%J_$|a+f*(+Q z^5L!S<~@X>8}BcdP2OLA$e|I74)ec3XcHZFLewVyhMTg>-I@GHyvCsRZvHN;z zkN+r8GkM&!(cC?Wdkv1_rDh=RW#5yGEiQNOu`G<@@{gi;i9LJGi^s`#EIa=Th&|mT zeIWME!ut4;xx0Mm96&N%}~KeId=K=|f3B z*87`0G4WST`d~fR@>Zw$TKzKPZw%)RRevtC^Y<0f1sjv*Q-3FrHZtSySa9LTbH8wu zE$$_Gzp9`0PpjA6bu!^Gnf(OsPcpMfI`6ksY_cUK=@Ur*O2!{^AoVw!bmL@seI)>n zD>MFTId6jZCz;vA-}&r<)ml=L&ib#{w2Z%FK!o2l?8eFRUX$jF&&v2)zPpfqu4xKWF^i z0rpMrPcpNKzN{;I33i7iCF#r?dfh7i#vL_{8m`q@{HQ7sg_}k5HoZ?=R zcXyhvjeqZ^==n1HHs{YZN45J;hrOKU)AW}}e8l~+JW=-I=-$sDqpVi3&x&qqC-3OHp=(tX*H8h87p-_{FSqt zrg5p{wI@F{Z<}3d`!6j8Yd3yenwe9?Zhv;cN>g{5UP4;8j6bOZ;%_j!ak9KNR%+&g zNg01fa9)Y`=PHo+WBe}_ENA>LW&AJgpYbPkK>RWOJ5H82GyWHB&iG^eFCFOprTu9s zpKcCt8yVPL|gn--Rd}-S{{`)NB&EM6eyYaVF@?PyT@qc-~ znDKX=*hu`5nd=srd2p#+@72uu|5W7ve9G*X@Ft>3^@I^8j$*PpqI%R(%5w$wj9XkP zwpV2QJ{fh_ZxZ(n?3Yd($v}m$(*_R^K++kzHQ(|ypR6BC8J~~an%D2q>X-4~aWos5 z@xOiRjNdyr?}o(hQHkHXNf#_<{4ZtvFO~8Cl(ALtoG`YAMj_?-3wGnCvGG0G+OKf> zO5F6hrOVY{b;fC-*+e3O^2V7wkqqFwk3X>*o~XnZc6jDe>&s$x14uZ z=-0?Pzl_bL;`_lgzv};M(teutOCKVBx3U|@xKwO!P4g9Y$@pd7P+kHs zowaN`DK^Rq)BGJ~L|yco@Y~P+ zcl_%BH!7*$Wt~YE-yfv;q+GEBx76>Lu}4oEJneJl*Pq(Jc^et0-;Ltle~IEg{I0wA zAkxOMPxmMNA08!68JjKkSh(;#+4%p53I8(HAmMLSkF>H1cFETx$)?w(%4EFVlky*d z>YsJ8t3F4P$Fw#Z_KR#a((yd^emJqu{GqHk@q3If@3Lb^7vJ_vOmj|o_x=oNJ+gj} z_NA@ut!x;$ag5c*ur%(DdtH4Kzn^38pZFb;_#NS}&!zdKeV2Wf{TTIIRXu9bsOo8h z&EH9+8@ISj@}89D`Zzai%DCen?Q<-IA**SSr`-xZuUC+m+YBmQn-7wn2OpQbM+?c%JzW2286 zxVF%jI{XFN4*yTN>C;iGU;J;>>Yg_2x3cqpfbQwWZdZRZ2LDSRMc+nt)6`;bOl^0b zmEn6k=Pl0iJ=XZ%NxERSr}>ocZKU0j<@;IFmod7`G>yw7Z)Uvi{9wi(<969?S%053 zfA^9um_1)?PDS@M?007U9cTU+N8u=2Tqb!l<7F2=-b()a+1F(K9cTWYa@hT9!~V$m z%ty-Z#oy!+Cy$y~Gp%OKsYl86qIeeR_$uEKwc7Yz)arr5*+0*o=?5~F{<|NgJfCAX zP2)0&-PX$Lr^_quI;zCa8ox~D7spH+HF;u9I=;Q&u$=Wj>s{;xe09E9wwrX*G%l08 zne~6y@{B*`1!db3f9ZJgPtpZ@IU|L{$NIla*8i!#$7p}R*y%XMWs>*ZG+);pGrGyV!V@596&jgbxAdUs4mey(RvRA2DIVw2`Anj60E~$M`YK#K%oL_GCL*&MQswnyre|PBH%!T)&B*683_@ zwoO#;=6?X`5<_NQq5c`Wdlv=%6Zc2?0L1?>N#3}(*kTy)Tk$&gI|A{~ys38y{D(}N zbo{vS7J#G=WtV)P@wqsb@%;dL4aEPcW4Q!5;uKjIP8fCSgfU}JHGNpu_cpF(V`Q4Y z+vKR5eiQqn*$0KZv+KOxnd=E3`Ts*L>%0>tvfw+&vpEsolh}=``S?oezk7LPvn}y| zD*I4rw&TW)_oqnunGS`)B?7Avr zD)TXJRS>mWCG*;=$j@)Ul$N%UY|L=01 z#PE7*NBzG>+F!i?ohKF$Gwen+?%|7Pqto}byM&6Iqx;=?~lribLEGUEs#K|A4g5Wc?kLo&fLicHqV}78`s|wqBo4=fCA`IPZP)dvw-sC-Q)?ryKozdCY!j z)~~JC${D8}x42yLmZaHw)o1)MW|zn2Z%Ec(Z_)*`5zsP=zb@>Zvi=yngdf)d9H+Qk z@@CfSz3$HVW1U~##rzG;`eQv`E?9QWBmS5_l=sg1v-Mi}Xwr>STrPQC6_Y@@Z_+^n zmi))ESE#?E250@9;xK>DO)|*&N3#dz$O-gYy}xgB{A{1)uH~q!|I_uaWW{4|cTjJv!ifI_ZKXlLyDQhO|?%`hM2Rll6?#G%lCCvoijsX8g?nt5JVL z0)OX{E?8!Mq54Xne|pxRt=G!ulWv^ia>+YCJ8H1{TSdBYipwSMsx)6&Rl1%i zzZGn$_!|=XqrNM4Yno5_-Awwo1AltoqWmYM8>hHj^8O^vSLUDNk@j^L`_1BSXz1_f z4!bMOr~X!x{{6t8u0P8+kZzpfa>=_P%~!S|!|#`1t8qv11$sV6x?sOd^QpgkNc(x< zPuHL2kCASi;&RFRSemcwt&G1%!S2DAw83ooJwdu)kEZ$5UlVB$2L5#YSu$#>E|}hZ2|P&RkZbOWy`8wR z{+{)Jxvc-k)y|mZ!jt&=#H5QRAF(sG^F7%rzT}=4DI>ilW5a=i!m}k3bF-f_hW4tI zc*tJN_g>h;C;8G%?6eg>#4%>Uh?(^~fpYzO~2w6~-k<^WyK?sE4nN6ndWR$XoN+=VrB7uL=ncj25< z=FX~hCyM{xNqli1>qQ0Z_l2nBQyO1i7h}(;<;7p%^XH;g!|I}bv!Y%t6lc6v8-h>g z^B2MADLylZpUdveZ+YVXn~T5d+y%`NkoZ5x-d8QheUgQ4)PGde)8hXkxWss@i=XSa z#NU5zRA%urHmeQ6C4T1W#4mUle`daNFpoU(znth_Upqg){Hotq@cBg-|A@qL<;fAN zYvCs`NsO|m$8)spqJfj5*y_Pm&c;Qqp8P=T$-os+ zso}SQn+>ZcKhk<4c%PsgZt&c4j`U}JRtVplLcYG9kFTw#JG-!M(%icG8RyiFpE;xM z+&S9&!Z#k(J40BnW6}Tg;d(@$TT(yz-0oX>42VAPrEbe6`TREMKHpA$K)P_e&FQmA z^%=ylX8eByCN^$!`tUAf+R>o5qoWLGKGDZ)m_B!_K7x`h^l1r;rpEiR_%uP-&zEhu$ zJm2fJ1x#!>yrPfcYdpRc%xqY{`Zv|%$a{Q!djVW*G&wz9RXqd`_4rE?Tb>Vj+Wp^? zeo4C3LLrEwo~k{=J4 zC#VgZuFxS!{Al% z`HU#a?owuRjaG#D>RzZFsH6S^HO*4ed88u2UU8=jU@3*MN(Sb5w^`KjybNv>U-g9c(O2 z0t`Ro>3@9vvRTQbS+jUz$!C)KaUJ_YO^7Ql^*}V@o1Qn<6EwDKT={=r;~sIh>o+TI zcQypC=QHmr={+wJJZ$eD+vntodr#PJ27yc5^l=sLIzYuuN!-Vu9Ti!rkY^tsD_xVV#kDvdn1zm{>Uf_j2x zvc(k?y4yz9MqP}@L!?Wr_gTH`+ga?wJpv{+?sGi(tv&OTkvIB&i*N;PqSo>E&3DWb_rdil30%fc)(mkaV=jF_-1nD!=Q>S)`o96YqWJKa z*_rzs{!@0^#o-r3@gS#l-r67c?ci((F1qzp-2@MG>zlp4pSbZKAl0}1zpvL$xqS6n>M60x7WYlBL7Xtt z)obF8C02IrPx~IH_4)*4Hy&JHP#YZ_&o3y?6TaozZ{K6U&4%&(vhox>sMmcfEr^5u zG9LFmLUy?< z3n$j_s>fp0qxyQU#|$vBG12M4Z}Djd)jy8Pt^O;Ga-r$qyF<f+KX!Inyp96$o}2b?niskeZS8|dKoyp`YzRT z;=aq0bH~+39j*Q_{`VCww>zDFt2&Ik*6Z+NXT!}8`u&o5L5 z!AGip1nny}eEvV={!Dz%_ph&#E-|_Ff8Y1D zy!bbJcAc#6J78i%aK_DkHs26D>@Pma`d{KbsQ)BjiT8bWx9;zouKOq5=lVbV#~RZ+ z*1z@Zs_{Iv|G#OyYo^~5>2(vo)DL2o zE$)|&_ml5;{TA_SY{aMidA~EYK22Wd>JxFAjrNZ3k;-@SOKyDYHxS%x2rt>BJ_#Pw zr+zL7J>#H1IrT|+y%vo3W9D$xd(LDA9odA}k?eM@BJRhv1Gi1t6m`~qrr*)v65Bu* z_b82f$}6s3^&8=A2u|PIZwztAk>Fu@*tK+TKj)YyZokfO_Zfn~CGJt|HX)DurPm}* z`>~sU5l5`Cjc{?FrE#CO#f<~~n24zj!6ojqHEzMfxF_U<8hoYy>Nh28&LUl6Wz8=0gnsvHz541}U$4$4O>BJC@w`}he)Vs@ zUR?-gHjL+G%2V*LUR~f_=R4*pAHU9U^T>%cRU^;l+JJ6SJ{Pl}t>5B)UvueEbo!s% zJip&%;1b(~F78H+`}DWny1U;hXG3r)AKt}7y%Ibu9~&bR2jPc2ar^e*>Qzl9a9JM> z;2KEfYxtvRxvwL!OMfeK+PEL%1#3OIju7`}{_$VmM7Kuv%hYn*@5;o()JJ@KTn#ST z@IL_LzF)rwRkx|Te0l$pG_fJL==K}cP4G~+pC`8Se2{v5Z&y(qNbs;;+q3ma0O5z6`jLI!*y^=Da6GQIzIIOixpU|E%u-I&3AB|>>V@CV9`5cB z_Is9eiP5e9`~6kR>Fn9jmyF+E!Ni8(Qcf>w{DO~E{x6bdHjMu}Ir-lN7aKl5<30Q( zf5?B24=vv@4}X7u+O?0o0to+i*k4qeale-n+vl9+?oao7A6#O5)5@=ZCyoD{>s>wV z-^SSx9RB?o|A}Alpq}OU&$6Ul|vvue1GpoA|X3gKK&9|E%(zy~)+r{*1HEhVkV$E$|gQD6jtI ziSO{kA>_?=e^?EasSUd8%H`_zNEU;MbRK_2mQYUZZ=Gp z<5d^IwH@?79$akr{PS}1&jJ%0f=fN(oqXsj`9odPvDI_P97Wf0`E_L-(!8$WJXOXI z=7zGal{zHXh2)xN+--OWdCdb88y@F6Aov`H8Y?g6-2Kgl)$^OQJm!q@^_=VN{l&&CR~|QOc?ces z#}z)boTJq9tED`?o|cEqWBq*4`sK+p&a0g`ujX9slAEpHTu11inIBmF&SVw6;76U2 zEjy-PaI~98_P>dA;dGtTiwQk?T)_0w^tc&JY+UE+_j=Xif|)!AqV0!?nzLc`bA#$3 zc-YTWPCS(iH)^RkLOg6`Xz2&*Z)Z{vtfEXuX+d`>XCiE&qpCg(c^K^ z<9DGRujcmqsUpo?w~}_*e@kjSuO9I0zd_HDcI>x>-;cW4xbSCi;q;`_gYVRjg)6-t z&w+^zk25X`{(#4y2QwSmo+?@QalLBc^HERJlX14c*mzRgllYhZP4KWi{oRL_a}>Sy zie9g$dS&N1j2p+#sIMP6d&c~8#?>x3cR~H!`OZYM?TUV^f9Cl=)op(!v$QLC_J3Xt zNx$c}%h$U35j^Am!tEW?t&%+Ga`|R-`MC9eC4H*emi0fKQe~`qUH+mQPx#Jj)6{Ou zi`Eyvm(JqN_*sctTudpo(V+nG=B*=Hi*me4@&X}dRN+*=y~NFMeoe@g{xZN`=9y@xBu zx_M<~6}ZGW%#}aSwNidpE^_@#n#xHmnzh7%7F0vn}f0g`m zLzkq_o%(rVGA}-uLB4r$CH04xWs57P>rwuEy~fQaDlZ~kVrC?kbzJ3lw7z{ksgIYC zCN}0czPBphuV3xv3zav5nGNH6yYdx0tZ!E*zQYgnZ&(+TQ5}JO1f~n(dojtNISje@4g-0 z4kk8kbh_{^X6o^^E!@1Jk}=ZRFkPBd7s11Nu*SR2If^bn7hQf9>f-A`K3ztid(Ldk zG^@+^F?UbuC$BE>tmK{qn>?rGH(nKM&wEyGBwe_zce?yVb-AwE>(T@!Hr6{`?7I7P zXZ!a344Bz4UAXQ}|1Nl_%M;#p&QWyvljyQF)Wx^&F$Z55rPy%zfL4az=kZs;%!c;s z1MK;~8=iIZhyg9Y#l|z*uZVxqP4KXtHFy30Q{??nbbB||P3Gl(9%}u%{7Sdx!n(SN z^KkId?)Fz7;vSH-JBCKv-#3)&Y?TKrP5!EG?}~|2FFgOO+WFb@21vQt`rOVtAm_Qf zWn8yIk4ksH0lR+t&Pq3L9l+XMG+@_$O1`7-cbKZ`JZk{!f3cC^d>8y-j~@gs*egov9;(%VEe*Su~8&|Rd{yY5!a7|)BMe3(H{q(#6oZH*Z z)$?-ogAW?W7IVJeZok=GhaPYY>7v2mPCvfG|Ms7IeU1YY8y@Go;179xJeb)q{U#g! zZ1kB>KU=$c|LIZmJ5}^MA=J-5FQ1HSse&KvF1q>Hb?Ty7{p7r_ zu-kR|{Phn$18hztcKvqe&)oBw15O7Q4aPhD_>MkzuJ-y&0}~q_=eyvWJw6l6Y?yw0 z7yKEIUjZ&QeEzQ+{y}tPs4wGm-c9tqq?AANLw)_aDs10Xa~IC}x9wZ5r4PtlCvR3? zIqx#|3oWv|^%Fh=W-2b%=>7Jyoo*dA;979efa?k}50UTa^Rs_>eXb`>YPY1pK${`&*c6OkFgqpPY9myN$c~ z>nD5$T(7p`0qNZ4mmm20NkbkW8r+!8%X2bN~X87>v zv!Q+urF?=G<_SV z-U1gJKL5LhUlAP}>YR>&Ns#FW(RpukI%j@2m)^USy!qA#1MpAGvdJ@qetY;$uLliq zfW*waLfYlPP8#pSyB(i_l22^BW%Ip(_8dS{AJ#+p{0(f+xn{HF#SGp9?V7Zl-zPf` z4{YN@$#)d~InUqw>x;qf2Hm5?WfnKF$`%i7X&?Ce$S>S=LgJ1kHg@AVSb09O#`Emq zY`FXX1Bd8*|B=7Cb`gY)Hq?rxl z$!!KU!9$)SHNBZX!t=!ci02S2uqfcUv5 zA7_5I)=WH~Fj?vox(&247T%(H-_xkPY?YG|d-uIr8D9*2en+}Wfb~PcmALq@H>1;=d z^OpD2o=OnU8Yh0AX&g(Niqa#eL~(u-TzvhSi*tj<`N;86oVSCCj<31;2j1(Hi%B*O||Ni*JuRzyG9uKRPe4=hDw)j#C|iGr67lSJfeSjW;j- zCf1$h!+Y{OdU`96ag1l{gso4FfqB!y>kZNjC; zPKbD8u2yc`{66YPTJg>yhYC^CG~BSo`~Z& zenfQ?p7~C!^Rc(x^GWy-if?3{$3~4%zaRgwd;WTq)1kQd%}ocA;J)9(V%=Fjyhp!f z5|bo0N05!9aMZC@%>R!+75P09T+SQr{I=f}JpN|n_c*6RaPfPx>JZ%bTL$z#(|hzg z(jopZmpYEZQLG(Y+In~7_hfMKZJhJleuua9SCQZ6I30qE-{-0Z!F|7{Myj(N-=p6$ z$V(ExXONAfa8$A;dE%zX?{mS$w{x7|muNeA;`@=`%+snvaPj+6)hxL0_k~*C$A9n9 zZyB^DiQlYg97o}(PgpVk|7t&^5DMTsr`L? zR{VkaW)y$q*nQXEk44uLy!9x*G2jnqWSehf{&1Yh?~$VP8 zl=@eKg_94N6s}|#~t;(AeT#Of}ffmw@2L?na*~U zIKS~8<1Eb{Cw}9rB>C-Cl(sz^#mQQAl=%8h7bo*5aci6ek?CwliSsA#G0u|gapE@|OOoH2Md|4&QJg)Li?179oX=^T zPmhn{lsXa}8(p0CT;0=GL~%X~W;!fRo~xri1^458GBTa*C~-dX9^)*|9w&Z}+N`?e zH+4~Z=J6;_=IT-6>$5IS=27bNnP?w1>SZv|@vMu}uIE4V*C38z#>tQ>aSHCo zxj!}kt^>$ADY_n=(Ld#HoMi2v_>HfU#F_hzQ#8)!`$cii0v8=k+COve%F#HVpBTk?KA7o{ zI3-Ct6`V^|V9d`2v$Q;?dmn$FvNg!vxgvNWC&=%go_7l7>p6Y=Cp=snWA?i{_Z(F1 zf~LzZu?O2+{9?zF*k}GP;MxKyEcm1q^ZyHjgCjqn{#`*iKAv=9j0OEa?cQG|@>h{r z%j6uv-@{=NI*C5f|C`C**(|sQoca2yw>jP)+C*K_eC(cOW_krJS zf2X(LS^g&LE?!P{x_jT8*uS5AkNutP(bUC>J>c_`ztdar0Qh~beK3bh`v5;lt%>~4 zRY!2yksO)Bn=3N#hbe!6zf=52j=u%3%)lR|{O9&}j0;}F{=p3V3Gj!5e)E}#3SJL# z%NAzfPf`9T_(+a_1aHs4iMikja2eNmHouJPXrBMiQT~+U=P$<3$BI(?Fn7b7{GHx# zG<6|=lb4s99TCUR{9o{#@iUsgYa#r|%gSmVdTh1b`NpV7w~KOX)z`0K{c=o5_}4<}}LQ+`IDZ2Wlm-@)H@{P0=Y z&&aU}KchbY&i(%5SP;o)!MT6T>`J12j2-~~cZU}nerA0NKSJelZl|4$zAy++*uqQ4 zRt8}#PrE{gj!&b<8^7|>uoyoYoZ67~H+qus>)~()@5XPn@$2EogCFhqtuuZ-{6z3$ z9lxg;zaD-v`0=5;$Xv%nzd% z82{kKFM-faBJOUhz?F9l!V_`SvW z^>E?k636eY#;=E81*3dfGylVH-rqZn zUk`^9cpo@!n?{s-8smH6E6MvrWzHFWz2omLZKwgHHtJuXNpFI3F@LL^!4;X(Q{%!DY5dZxg ze~x@@hWwqB-v<7Djt_%3X5hp;`rF`Q=TY$H4E%1&ng6wYJ>mFyH^t9A;CI>lRJaVB z`H7dD#q-nX`@rvZ{5*?(<|laxTFj65eUIbkIdJ-~hZ8e8j31f*;m5;&4t~Gm=Vjx^ z!=>Fn;P{dGAAUUiQShHTeqIBI9}g#Hcr$)p2ZtXIr%%C~@>3WXKji~c{5%W(g!R8d z#yFW@cv)J~|DFSX%J?bd8Fk@DUZxiF^CI}O#!n&7s0%+HPRyg9GkywrSD*0X;lBlE z{+Iq&IK=qz@Yld!cKon@5q>=Ub@1Ohe%=O$9}oW{xXl03e*OXuKOX)zO`Q$ zy})&dZk>0=thRZFm$k+74qS^4?bn6u!KGg0Wo}Wuz;%cYo%ajbgG;@5I9#Jc+ihVb zIQ8P;L%|2Tda1H{@$g~bLx_7X$J!uw?7|FriE$|Sc8-nU?HM?8N#QW?M>z7%!?BAp zaORRiuI=CcRuGQiI+@Hno_#oDKGJz-Opnbw9xn6sNXPFS<9Gas6u)KQ?CoXVVNas% zo|m}67)g9*|4)A~ex+T&ue{_f#w)=olXX=g`)c9W!{H1a#&5gv>*2NFaIWosk@4%{ zjo?+vub5PRJ-ivbR{1p?em%Seyixfz9DY5#6}*{!8GVzKTetyyO|ma5oDJRrz9$Ha zY4?R2gJ4ocia$6lYz_J?IK+{8O@2pJbs*_CG8du4+IOe%UwutVem?jd_~&|W;ZE?L zKwd@{&s%UBqQm&_GXCXdb>ghnPdoU0$NzHU-^1Y)9mf9(2%Qnb!-~89(w;yqKRAly^CPc(16mPY)+%bQnJyj2{nQ1-`=Z zv(fnR@YUce9X~wtFZJ)?-QcSnKRw2ehZ8fr89$qi9}lNb!ke|99mY>hbBdpJ;A^b^ zju~P7mzU)w{dYb1TF1{W<40bm7xS|L9G|uS?lpcqoR|x#Q`wgn?lXQod=ur=skWc} z#*c^hfNymCY%zX3d^7ka$In*d$HTXP_c(sG89yGr6@0VmmyneIn)_1yZyPx8cc*UQzq?tyQ`nWRzI~@rRrxF_zvse zV_Ly`0(mK5(!ckr4sE|l4}l*5{}B3zf*(}>6aR?0@E~{yJ`DVjk4v8|q)gVOW8h2X z_quZueuz0NJnZ^+J26KB2`=+L^YfTx*1vgaAQ6#7cL8~X<7c+Sr!_w&S1mfy_T14yWia{+Ag49*$4wu=css`1kO3@cGXFPV>Kce#-wv z;0vvP6%7Wbe>LBg>R%n;?au!$^B??_*#9Nqi=6+<&3_Nar!gJQ{}txHhvUkq z=D&y2rpLJXf6OZLfBLeN|6SlR|4aMdV(p)o`z7svIpxco|J~-ly!?uVQ^(#QKrClIvzOx|99O zm^I+5o&Q_SfACSU|7*d!o&Vd+e-FnebXfb@ZvK1tdhoT*e|VGY<{rKQd>!{iS~>0v zaz9d*fp4UIJ$N0*UEs7|Pks~S8^9|#vVQnTWd`0uIrsKu|56NBvVZa9;f#Ha?q7=G zO0JuEICVaz$ML(*_-%bU#qU<|&DK7O%B+3x(!Qj9Yy;oo_&s3!%1ixXez${fb^IPQ zemxw{#%y!^9x{GCd?)yJ$M0d|*TZ*#?@)flr1IpSbm;h1gg$A19-ae!IOul?_u7j_1i2?H&A>y-gP`BS zcR4cupU|0s6LV1xIL{;$G5?=H`||V;rkvKG{1h2K=ccY}6SMH9`-`IG;Bd*y2jlez zF^7zsy8bAtFn++}@r9T}bm;n{i1}Z}cMm6KbZGx9sxp2&d<6I~$4{;C=FWc+w|BY2hLr^ER1@Mdu4e{Dal#*c@$ zfHVJV`VXe()aTUrG9JQ9Jm2$NviBUtZQI#;Ap`Xc2j#x{e5AURW3H(jq$oxB!w&3B* zC|?SGCP(I9-t*w&a8lF>ej>+p;8hv;a?0UU`}ca|@BEc1{#Jl@S^q8`48AuA&fl8q z-z&kFJN`Brf8a^~UIo6w@wdtN^KdvRTIu-fG5$Qf8+?^(znhIe4_^bm+VQu=`1A0! z;N6bDt;U~+uLED>_}gauc{rTFtMRwp`19}$;OiWJ`;5O&tWNQ_5u9iHW&KrLX8oU+ zO(y++6Zi(l-vQ%KUPdX+PupJ)_(sRyLF3QE;iPDj-ceAorf z{7?Hgoc8bGd%>Civ2Qr--@~bsqFrj=@Tv@aKR9h#+JEsNtG^2#NY&o~a5w*#w1D>@ z|5j@JI0(Mq>aTc+)t|hSQ;cc-9RfdK^;bO9>d(WelcIxGf5pSB{?d4H0Dj2ouXwoC zpNHpw%ltnd|C#@}R<17vjqDePln3CmIF1A#mVpyE=YL`j88>u(E3PnpOf5X6sIDRUP9}g#Hbm;h6TxI-t z_y}-flIst}wZ@N!kEDFKC^CL?PsC!^U0nR zKNa9^{x9BY{hya|#{Ivz61>duv&i_7mv+YdRDsjx<@#cAhwZa3@>0<})h2DTgWT@wkNH*B|MJq&7+(Uu$kpF^ zt3MB?PS9cXx54Vq!#ly3xcb{@_2=Qsz-9jbGRGD0w=%PWdwM zD><$LU!8%kpd1}1^W0!D`c?Ehu| zTLRy*|Ml!sXT__jpHsj`P(Q61_*(F8SHD}VelMPus^4|sa{ZtCBP9#L8NYbxYBGMU z2Vd*zcbnC(yp&aVknz2E1DQ6Z{d2q3uZL4-#p_-D?y&mx@J*`2#;=`LzaHKLzR~f! z%lP&1&ET6Hzs#>vzaCD^#XXMSea5ecZw24%_&IF+Ec{%GpKahGA;L!A9IehB=4+2@&8 ztshSw&WjJ4{SxMX>3?Zl#+>3qRzD>pt$sdxPf|Z{9u{-`U&p7_Ha;;N#p4s4%ebZU zZ%L8W4|qZ3Kb(i?(DqwWX7%IYaE=ZgpGqpMemr~#_#jt5l~z9bbKn2`5S&bd<6I~H$H5_KI4Oj!x`g-jSuuC86P~HHqE%9<9|uB z@q6hTDSnH=0AA6 zzAxzjr$MRzUFN@s;}bf}|K;YthvO4E%>NbUzlV2%FLC~_GXFo;ms}{&$=I^0L&J|K;HH8TEgS`S0QQRMO@AUu*t*_)75Q&i{4hzlY;<$qLqA z@2bUIxfi~qAox&he>M0@7vE-!?+gEtimw~ouK(xWwB5!xUQU{fZ)?CA6Xf}YlC2h> zyu38lzn1cD7oW`E^d%3+=aMxpzU>yDhpz`;>*CvC@p+#!S;;0H-*RulR~g?t zoHkL?mFv-ZQwO_TPs4Sb8^m-$uJxAOASK+IB}c{TwuY zJsi$TwmE*8UuAsr@SUo|+W%qW*TZ*#v;T)*Ny@K>?*(W6hhM|t*Tab!-i2So;n&0W zgYPwdN(UJ~*H1|Ca{%1!|4ZkC_XP5C)nt4-2)^I=DIH?`$jepLn(%Xoe8BiA9cuh| zI5C$TG=55%|An74UK*$l<);*Va{b@KbHEQ1e--1`2>4l;frpd_;KdwAg12Yj#9W#K zK7wNbIAfKke=y~=2H78#78yTZ{8+*dF^BMG(aqZ9lAEr2TmKZ15JeW~`j5Zqn=FI@-T6Ua+tSqy|HlzH@{7+qYIGm!x z`0q0QJsh9VVf}Zx@$cdEnbHpD{|fW}OUI@B?*w1s`qxHq`WG*EP5Rd|@TJcGRp!6E z{5AH!3%t|$zuNrwaC|CV=KSwA|2-U^O1qr@Ys`NSr%jhGcmA(6|8Kr7<^L-16|Vhn zw)W3UR+IL>8hoYm|B(4FFJX=S?*?Dx{6B2|dpJIot~USaM%w;89G^_Ja)VDj3QBvvgCC`}^&RkB+H-YnRUtNFh1gCy)doESK$dqn$`nQ;VaCxN5#t%5fu8luiP5+&#`!}Uq zzv|GrmJ`geivP=0d%jaY=ApH!vzK?WVBf4}Jm z9~%VQjw(*35tY=r6m z*^ZR{L*NHYf7wXW&&&A|{fEI1TKg|!{+0EWyu2^c&)2Z@khTA^B5VI1o&$c^wf{0} z{~jLldt#Ky_3<*PA8dK}Aj+Bl+dsu|h+6gW!IX#Kywjy@Xcl}3<%7VhIS$K$52c*_ zKliLscgH&Lz)w z{4Y2D<>iPmJ|BFJ<9~(m@8NKY4N@$ccn%Y4^ARvG^uz6g9F@x8%uiCWc{GsgBi zC~pU6&t0}O3%-Q%Mc_|y?975MrMyG+8_55gPfYcXPVgnFKRXVm*cJV8^5mu6bUOYw z82_7}O!2=Qe3|2aqw&v65flDbfYUZ)eOku+ChcEdnyAL4epZr~JN_9TWqst~a9Xy) z@xR&l_wd!K!`lBA%rHm{_HrMVpsIX$&-guv8(NWukruz{uKY4z-9iI_P@{g=Vgrv|2>p% zbo?{F3IFmkM>Qt=ZzgYY{2ws>JseKUdK~`;jeif{sydASL&m>{Zv)>#{H+{!Sco3J zo${^VWgK^A!FN!;4g6yqcV)qMQoddF8_55^JTJxnF7O?yKRXVm*cJV8^5o%E>Uq0OU_i#8ZJ7D~m zvo4bTnTJceJZR%j`AFkGjkC}Q%MKAA&#af5SDt)%4)|ek)-2_Ni~>(Sq@4Z#rQF{u zADjgrL^<<6`s4ISN5VfcVpsIX$;06kyP`i%9uB8sSNX3s{?{CjwT>d^LIKHK>B@FMV$ z#P?H+wI3cNz~XUE|T zyP`i%o_wR(RsI(m|Bn_X?H^9V@>=-k{%SeA%k@QG(i!hB%UdXKbo?(e{^cc}YE1ZV zB{w_%JB)u1hf{PI|4WR251*qtjQ^#^zlYBSpB?nO{L(l)@h`DIAAAn@C;PyOxqL2o zRUbGpmoxt>Kg*4u$5Ov*E?)$`(DAdv_~B)o2|pd+?T#N=Uz7!bysT5L2|r87iyS|) zKc@|OI5C%ZIDS?eKOWwxI*gxgyV%;m@` zKkFSoyHf3ECHQj3&j#a%mwqPvtO8%*_}OUu$V)+EepZ98bo|Kr0)9N4n9GSxexFq? z>kImrhp(Z0H8}g5^3BGNhp(la`Tz2VlK4D)9XRv<<@ff16LUH9|K;E911IM4b&j9y z#?RxMQv7TLU+?(Y;rMwo#m^@24UV6kjvrn=8uQZwzR~fs%kh)OiMf1}<7cnqCyj3b z?{WO>bNr<7t>Bx3el*cI$;(gm%W$x5Waj_N--zMB!-=_^`Tz2l`@o4A9oBvh89!T7 z`>*ny;M*NPhm9XzVw$v{UEn*6A2#*czvLySv44BPcN#xqbBrGkC+6~9#?RQ$`0?=l z;Cqdqv4e~s4?h6D4}Q)_;`8u>;QPUk?*k|1@&n*U^??&}`9b4n>@ef!iH@ZG5OY|5 z$oLsceaQIy#P<_^h&e1j?D&!OMVaC;Kg1lOL$6RoRL!;#3L%|1w*G6cDeqtWW{(sT9K5$|lJJj)0W&HfACB@GO zaJ&DX`*msG@WV@6x&ANPjF&Jhw&rp3;6Nm z%T$N)(`x*9cm+7~|Dx3T%EK$cng181)>j@*%ww7V7p2x$9$pKMPclA_U1a<`d1;ED zM#`&bKkP5YcG&ugm$_1-B#FP7Ox?)-Zmi7Dv>)(z{u9ZUcX2IuE&isGr7LLrrl05wjDQEsi zf1I9tA$k4}8L=z+S1S=D5;A^zapwcYy~S zS7pIhQobC1SU-+kodsV-`3lunHH|8jq5 ztjxcRA07_pW7oU-*=P0R;hR*4jUW51emuMfe4~rcwLuTx4893`6vwR=zlU$3ya)Uw zj?BZ7JbWwV%>TR>GEPtbM~c5~;LQK%kCTUQ2WS3Af1ErV&arFnl{{dlJiRBSAI`^a zxB3|uTKznex;{8|7r0#iXZ#vB$m)le`X=?W7ksDH&$z)>Kl0LFwIubkkG#w3XWS60 z9}kCf>P^S5aYLw7Z~TYMgV2>bx}Mfh*9zLYrj?=bj5 z@bkfQddnjdjyd%hDDLO=doIH6r6}vKijjJ&JpH1E0htrUH zG5#x!e_k#e^AD#|FFJpWt1|xO<-=+W{^2x4hxU(gwZ^}P!znt9f0>^v?d8R>yy-Ch zn~i@@egyKvi0|7R3oJwrA4&Oe@LM<*Wx)$59|69MBYj(vCtpPQNY!tk;9pDj=g5d% z(H|!dhg0l|{y2F!oQhrLf1&aJ>z^m%6P!xD82|0YKQBQ}_^$ycN8e__lJK!+Y&kXUNZ{yajv{$GPC$ z8TcH^ng1{Q5y$!9YclY;lr#UMUy|uBNbx@(e2(fjyc_v64yV`^{f3MFG!CcOHU3u_ z|2ytX@xKUM_Wv^etTz66Idj5)2j%UK|88sl^73Z2Cj2iUFLL~^vG(uba5}ET@xRvi z_wY{DVf?Q%{ykjU?NZ|VGsoq;*K%DDcz74(o#3x>Tmim517A+L%>U1GFDaDwn>_bsivMo#Rmy*E z*IwhFmqsW2uK}mc(f)J0qli7x2xUw z_we!$4#o$*T0eS_29>F?8$;}qI?7R0FIlp;60Qx|D!)n z&wo0_|7P$_sy{ov1-wV~XUDgy-Q4dK6W<|t?S`MV$$PDXo#0ynd9Sr3eXsS4sr!Q; zrG4Bo#9>w|0e25`h6VZIyBoDU{a-ll#USVx@LqjQ5tKjw$TjP)9rD(#Tkrq3sEqg8 z{oOvl+r!C^*Is$a)eEj%JZ5I=w9=C1vL#E}8mpVztaQxGE9Z?_+;M4XNxJ~;?QK_e zT++U{aGog`8HDm)?FkPBc`vsFIi1`2K3pMgU45*^PU8Q;LEdZp&UW1XtE^}+pMOXG zt9{qMzdHc`S!<2^V=NWu-|={5R%=u9%(iLOv)k%t)O~zb-8nVqx6Q1nZmug1Mg{|? z3?L7gIc@s%)R5^Pz+g|CP*e$`X z#2JqJt;U@{^jf|%zLO;GQ)7h^Cu^#T<6PWB`ON*ciL4nbQr9h*RlWUt~e^wUiEBe zPvVifP3pBKeF;>{`M$M+gS3w>Y+nYYCH5H)5cPhEYi?41*)AZW5 zikWqBLz4JTBUh*F)$mf*qcwL{u*c2rP`^hz|Nrm{>OrxADtcK{Bm-Tvwku8i$QSp4;Vl1Pw9ET zJ_^4zk)fx3Ykue8LE?^5jDl*L|W z?3Fj}`1VR7dtpU4dicE}XSeZhX3LDaw&HP9np$V7HsSLo@|{`iF_%ZFZ$8T+dtn9hXT`F(|K}f5 zsL~Q&+#Pki`47&!H;cXRN7ndzF7o$Y+&Hd$mSm~FMZ|Yq*7(MH@!g5NpJ%a`niKoB zm#V*g=;3`wT7O>&@{hIoky|bU{P^zWyqB`r`{jFy&+6~pPISl|@$ckskiSR1kIcOJ zT2YYq`-AWESRnoXI`Ws({LW~tscAmDt+wghk|-2uKR*w`@r@R5zBFH=RSjy`nWKKY~rnP!nOWll_ z{NLPkPJ^st+7kN9i=zs_p9yEd+uwt5(tq2L?{RwkL&^1t@%`ZL56++M@hMH)f&r(d z{K+5u1U}erID$a@k$l8I^rxg;Zfr=xAMs^8>#|9Yvhe&dpFe1j{QuYw-S3TPUsWfO z3;NbOt$OC!qHp}k0^|uX{?^nP**!^Ms;h` z^mE#ZjlD=x^o|PhKg|0-COv?kkLdRZ4IW+Oo;xoJ^82-d74@aJBvWsGzfYidd-JTi zGltU~fZM8@XAsQH8ErFXM)$4;Q*VsB6JB@yhVK#rr;jn1y-IZ6srpI&lk=_t^8%Nt`l)e-k z-9NSnztt1SuD)7lG&MBT&1h?EYG`b(JGZVmI+1yZu{QtMS@BpKR{rAu?RZNp(gwAi z*4&0aE7iHu(ZRqto_PEkz`6HE&dcA0qg@_ecx6XaBNF#0a+9?y8DrY&o2wh3I&M=U z&iGxmfxIfndmH|aTFB>(LEbx!!OIL4{k2|iz}D7Oz5a^t^x5$bCH8gRdy2BIs9xEv zO=~;1n&CmulKy%dd0qDY8gEgg9X&{XIc1NrYrM3jr!wrlLfJzpd*^uegg=>Ur5#DX z&mZ!%%1b+n`NVITuVfC>`Rn)#7$d)}=QSM;j_M!tJv+$HPp!L^7p`MWxFYd$!eZw-P+W~lw8NCUOi)48=d8x)-!ZG_yRuWYdh8bJ>!EU84pg4-7Mmq z!9o5tBo%K=UoR28vThjg5A_z0Ev>LAK=kGZ z`A5lkGDr6#Vkgq;`+GX)4*rLFD~iXv1qpg@8N>Mn%&Yu1_^oZGH2VMX|902Q#9#LJ z6Wn~=2M=XMO#GU}U)BM#)|s>iz0$@`jW8~(I?e-e&vQGK?)Sf){kzN8((H|NNj zMeWvno@14sSNgs5yf&C~STjxd_tf~q*fE~5lJO=<@H}A!<*%g1pZF>or^&dyj{JD` zak)6P-etWJPOyEi@R6VQpqk0#LwE`&{4I%-F<6qESEHZgKm4C?2Y%H%|KlRr?_9JE!bH|Ej&+(l}YN2-!}RO{m*^nAOefdLKcd>VqR92c^cZvUu{S(~v6OE5O?Sx;Y>Sr6@WqeQV z|D_*Hc!s&g)wf^!eFTK!4$xi%wow&al^v|K~=Uh(y z6uE`moyfg!pWumgrf_9Ev7U6lkMghk%6!AS{*RFPrf%9loolYcT(#h`dA4+s_F?lSQ>0Cl zGHd4k-~kzjxJQut-61^;X0~!e!i~SVcVEnTUrNkt zJ^rnBLHmVKPjr~*le)M;b0QFZ68ttY`w+$p-G@xHdAaGlAUsw3X8`^U>L5MNq~&kL z-w?cCRG2!7e#U;rB+;+eJtpr^yy?QA-#l$E%u5sRPU5X^YHqEY;dIFO5Q2YOb4s!M zDDC4hGWWSO$@ja+^W1l_FS5*)c^h0=`XKmy*chDHw@Xperq{}nQ}DaV_h?Q_>Sy~q z)s0-4&KL}5?@Ik1 z(ky?kJnvoWSJQvNWp!|TBlA9Ua_=PeKcYSuCf{?=b-9?0d%_=vszl^Y{5lV><;cNF72;!0{J7!zN3=* z#z#vcFKu9C>|3&jlQRSt9m6y`q0~We_Owg<^ikwH$s=6* zy)ww#*=h3k(|$d9yFMLB+EIMReq|NwuVnU5&Jo}1$rGwu3#3%OSCEI!((j)B>O?I5 zB>t6=8__=|E=@j&z8U0t)o%K0`Cj2p5&0@|GuJDkHjzjhzm4Fn;6F_R?z8Cs6ge7a z<$DXcw#5vJ{$}!A(n3 zT-Kq-g7>kGsN|aUyK_}GH`<2qZNa9f|B3#Enyvpe>$wZoyZ(pnuyP6dv-6*y%etoW z>e}k_g%RP0XViYk1tLx2-y+&b1@gnJDE)t$pWH)f#C;a|E^>jkPrY7z)=*ogv#jm! z$-mKu{7U3IQ~hJLp2zi8=^w0jUTxFotddb|r{`YvDcYBUPtboME{HA zhf_SfX8NObO67CtnC1W()BKJj{XD0Tv}3u!n(}`x@_*5sUH_3_Z>RjXwlcwgX}>2W7kw1@Ch~Y^-^Or3r_B%gN&Cv%-AP`?^;oNeNYaiX|8a74 zVt=x&lcxQW=fu4D|I-)MZz6v_xykIy^R<&#DkAbVp8S$N?JRji6 zkBqV8gUDY?zQpl&QxKk2r1117tedK&epYeLRhkpM(I@a%8GrFn z+c)=5^LB2G_51$W^FEQJ9@T%I`x$yikoP<5x4m)tJ!tM>keO3m>S5N*F#;nX!q+e|yZ$#eK z6aE?SD*Fw%5PtHHWd7Z`R!@13KQZa^GSnB%r0UE_|2gU7q`0#{MNI%eW@( z?kspw9~jr=d6~)kRsQ)8WXSi=KCa0)Ek1~SZqIXUSI?e5HltqqXBpSjex>@L@yl~+ zXSJ&Q3qu0#Ba43(@VAv4(9!NBeSt*y-NHF#ntKx@@{Qyo^H1)3PqsNw^vk>$o(1>2 zx7o#)Qvd3UuDf<`<(w+b+4ZyTK8v=k@&BJ7?}bCL|E9kM{o74{NjClTyR+EilY1xp z!(WLZ;wNwCrdYqui)XQJK5L=rFV3c)wZvJh-O0U@-Z%T3-cM7k*L^hMhcu{C9c>i$z@J23<>d68YN zIRkX^tH8RQeCFIH@*=xZb9VV|u(eLUEaMcB7unUCGeBp5E!cV|Uz%}>$cyY6%^9GR zUk|p?$(LlDBJv`;PICt6Y}&Mw~rw#CV3YkwlUNpp7jEnwSBzBpU^ z6WPt0v&&2W-r?l4wLg*FsyVy-4zOKLK3n?}+3lLM%kKi)=j5}sKat(3IlKHmumes$ zTl*8)y_&Pj9{@Y#Luk=?I3yZj->z`)68YkwkpP;*xK$pP}Alh4-vME0=e?D8S< zgPnY~_J{1`9L?F~2ZIfD@>$xS$`0b3LA}Lg{FywIJly0no1fw$J4ADD1tKqbq{(MC zKb05RVVbkcj|3|+`ON00@*+Dzb9VV6unLpUYl>~+RJ-+Av0iuJ`uQK_ik?2~EsLDe`jnP;lj}<1LT*s;C z7umc${9d5nm;124Uwu&ij^kc+Rg0eY;;BKNwXc21hqk|Ha}U9!udAawoV-_aZvztF zA@VMb&-RyxbbtBcAK71O{0GrL$k(5~uD&Nk{($DJ`l|vk_N>&8>aSui{7z%=;@?d_ zy3x;l(0-rkEiU$}L_a=B`#+wsxN4}L_nU$IUPAdp-<~1JxAh@E7#TPg`Qx_pxy$5- z1p|!#A;|OmAiqcJoy7i7a+vaer279G?thv6p~w&8`N`y(ZK6lyCF5i4zfE$#X^Z?H zhCJu+d%)gFWJi**q5ks>e$^^H?Kf8ix#qvLp%KWR-dkMxD?^5JkT?Dt&Ho=q{v$h~ z3HcMU%Y)_Z!3Un>@14ZIDl(k7`0`$`e)OCFisBRhnS=RVLhmH<73ePj@5}#2&M9;8 z@8a_YRr8ytqWBAtFG9W#|LHH{V-i1e0qyUlqoVkWkcT6FKhisif3wMOru<9)v+?Vt zlY%_sAK&&=AkX!!UPU7xyV;q|FUPgc+-OXKDCbXq;An& z#r#k1okag4@@&{t^p|=1shcXCA@@$Ae<|6`|2qEk=xMvS zEK{THYYF;mJ^dw~{wm}AW3? zf7ymlZC_i}M%4fEcFtD)yHBA1CF>LOzwIBaf2ub3c3<`HK!1* zoc@2X{;As5hyK0j->Uj^I!}S04%5#ot!jGt{}0wbRXh98e*pbE5`L>g4>SF5xaVH0bI`v;pPF>PF;K54Xh%M7|dN zE5VG6& z*q^I>H}Y%ZhhKU2wXL?UzIs-3E9Z%R+RL7`F)q)awz=OE8om~vdVJh|e z$yd{UUp|OZdvH4X<(-{_|1a++{!Yz_T=Z!$_IYlj`b+%oqJCPd+&8W6;<+-nSIhSP zw(47XPT&K?r72Q$&dg)}ID6hZmA7vFw`-y@o^w3gKI{A2p7@9FZ)>_Nn!COJ@_m2w(uw))E{>32YjwP|p_vgb%e#degzhki*q~Szq z8>!U)3(5QPs(%89JbXEEYH~vVPp5F!JJmnd_vwYz4>Im;4TApPO#a@Ml%Zq5r#=S zP6J0e9%-jDUgJD_21S3zRsA~O|G@csYeT#FqH1fKVh8ZozZM@y4sil!$(d#rM z_Wn$^u`fi2e2>!+F9yfym!Xs&AirF%X;yRwL6MeePrkR$a}eVDvA({AmwYFWcz zcSgcmCxMH7etW0Bos!54?^BA&CuG{MnNcIBiT!f2#cDdr z6Z!n=q`s#Va^6QH`^bxRu{(h*w$p1-v0FtxCDU%}%-C)%xW#HZYEyQvOWB>od4-W( zPsRiJZpEwTUUknRaK+sGf#{5-;;NF-r=k$hoPpYtV`m-z{KOVt3{=X=$oK zK8mEo%{(zhd~1;cmn7~sa#JI}$jsiqrYr`xSWU;`NH_?NEKSADI$_GREd6UKrN$?CHCL9Pr~~RWaHX=y&VmF4${v>3ID6eUD@o@;>G?QWQ*C(y(4A+_bL0gbKY0d_O->^$jM7Eg2DRS;ZiTqJ_rtJR=>_=()b-w+r;KISr5_z@1g|dy=?AM$9XTUAy zaEhG!Od|im{FMDCMR(eMy>EXfxNyKaAx={NJIKtde!rLY+hF$hfLqLV?w(jW_~7D{ z{g*^{+J1v?e?Pcz@KPeL@$aK-M>hL5&(!n>x0u5zoXht(eejW#{XdBAwEafUe$60o z;ouLkxX$l2A!YkA?N4uQke`V&{?tAm^tKZCw~U+hUjB z+1E_Uv|B$duIDyzi#1doZHeEzNv^ z@zq$2rsLW~p8NChexc@S&bv4Z&;Lrf*iQDz)~>lAS@W4pyIfar>vj1}i;FR=k#lcL z+5MJ_SL*8~@-^~)MtClkU-im@-6e_pyJYe0rl^pk$bEb2t7O*XHZpiT}s_F%|z^5?eZc8eDX$#Qzhr)WKa*AxDXyeRIusvcxazMQLvj zkd1RY_kl!y=y@so_jBG|Y5Qfq{a=Dh9o(PDtNmY4_Twz}W$iBZpCDVzVU3*oL?S;_ z-i#ti;&_yNf7*VzZ~xce!oj17yvjXI*)Ou#AIo`S|3$LJ9M;IWFDCNG4^G*C4(!pi z{jt9NSHOjX=Ms6fznikBv)CW!?7t3fF^4sB?(2#C@hvI)uZixo{c*niH^GI2*AjWP ze~7Z(nf9A&SWRmD9HW@S8gyv6Q*r!vQvLpI&U+=cj{?lo?rQmMoygVLwHcF?`Z`R0 zEz|CK=he!D23{MAOsr3UBp&Lemi39_LUr*yP9M3}@gnwRErM_8OOoh6n)1V$_8BJK zxKlffb4)_d<$IhyvMu4gR&0c^pQ0e~Q!swJARKUBlEnVW7b1M`16XpdU z(Qgt*1$ks_-xNd)Nc?qV;h-XsSNp6RYKyblFV*R@3aul!#@*@fBSXW$k4OUcH0SS#l)P2`7t zIc0wd*h0^KGVlujHcqq0$UQ> z7X@+n8vm`}!a-Leul8@D?D{PBqyE1d++q%E<=oYY{E1^z_E(ASwEc|!e=itJ@#zbE2KSJ3(nf6=Gn<1x({TIj< zb66`nUP$CWIxd-aYBz)37u!bx=B3^3C5zl6iJaQqMcKwoyS3HY?mC$hZf4E*7Hhp6 zr$hJ~Kt495=l%L9asQ2MT!*#d>)#S%AH6!o`>SA&#Boai9`EYEaPw*+FY$Ag2ECc_ zPjBJTA{qDkpZr+R|D>((aJ9{wb*z5}(#8jlPU*@1QP;}C9oGQt8e}u}xE`tF=%DOE zUMca{se7=bn(rfAr7Eyi>=0vAW#YzA1k^xkK2o!8`2_ZKuSuHDz2kZHHMMP|JCQh~%jk?gM5tFIGN_MZ-n z4T)nM`8XFpe=o!oIRYg9TJouSUP=MqtH?!}e#|_tWm=Q*e>S+qZ0DYxh@ZS7#eak7 zj_sR*H2+-xS1uY7d2Rn(FQ}`^w6E2t>z=v`z%AymPR_j`kw5v>l>PI-8e;pVAZ>px zxNvY@BCqx@qO7GQsqtaKYMJIyC}o%<&>Y7 zX;=O(NPUC0kADHTSi?FwH}zb>DLtvU85imn_iH;lab&;#Jhd(5tkKl=jTv!&newYM?ar*7 zHjNQq?6Plmv4(YWZfbvgYDX$==FqwuBfBQ=#r;EY@$J?O`x_|xa;AM9ZS?xWd0bDF zYYe%pcXh2m-KMJbmhJH{S@qtO4r28pSXE6TOskeL&?l zq@0xceu#W)X54I#-1?%9`QLGEIvz>nN1U9p+rxSHM0Q2q*=3GW+Ycpj+P|Krd_$&P z{H@?TiI+XFi!rPd9luWGM=Va+eG;rEvMch=F4yfy6& ztdnzJN#sX7oN8z6@#~(B?3%pS&i(){zU@xr)&B1(dm+=l)RV2}>;49Av4(YW?w=C* z(*~yI)i*_VWMAcD^HSgS0l0ARW+E^4>-$so`)u~dD)05o*Z3ewjv?RUbXvW$FZJ^$ zvRp^d@kQ*XuA@W};)l%RaDm+0mOTu?!Oz0BJdyPnJUIGy&N2@mxj65VM( z{Oc+8!@!A!^O7X?PazM=v_G>tYWMZb?=JRGb)24vpY}%5{^~!+8TRMmv`UXp~N0pS1h>YSA6pHTk&VVSff~wqAUzj-)w?{i);$S?z0m z&)5rYvC6q#8rhht@42EotDfR_`8(hN?N$E%W&JEqMe^kXU>8WGogWNzrTQG)K3;*q zWq5a;!Cp^X(|-B9&&vCA!@85@J`XQ&kmTM^8`htLnontwmCN5%`Af@!D=%5JaIus~ z-1Es6kDMQ+!W)C3`d*;=h2Rp?TzkG%z86dj3cux^Z>?{4IwJfI!~ZM77lE6OoTc4- z=KXy;yMn?egOlX>L-`)6j=4e37e2w~CF+9U^Auk~ndksl`5&nKnBw50CVxAa=!oR) zKC|GbdVJpyg_dy?zP}`VcO`tw-$nYZ$9L0WV|>1&T$Q|g;K(|o-TsexUy8b$6Fd4| zg%t1ab_U^*4+r5jUZ5#d}n7yR4^{}H(9uzGt!>#gi_QN0m=z38~z)%#QGgW!I>@vL6f zB=y!K_4Z&=Z~DGPuik1eSuF4Iwp#16pWKU@)cl`WU)m0duin~LSbuNq5r5|EcxbgWanCXyy5GBFqdF^;-1Z5nBkKMw@ zE}xIrJU;j%3-cDtSg?3O2jYG5@hob7o9NHV2l3TgorU$!#^;`OL2#V$A#LP|v)EQxyl;Vtj#rJ3hNG2_v;N(+kA@?_Oh?YOw*_ItvBALEoq^y!AMeDr{SWZb zkOLnL{d_)N_4t^vpnbuGiyb3<^6_WXq}CbP_>lPO-%=OC`aj36)GTrBgZM&;iLAd9 zXed%XYFMHxAH)}m4sh)+4He2q&G&-N7lw`#f-ojlH_O_o?A}<#qZ)5w8qf4Wi=$$IDI1%k&q5Q>;B+ z3uZcm*C+|@x5q0ZDB~!+ED>I=PI!^=+pTllb5W`G*!OtV@LAM+KGC0*58`XEx(hi! zO6TXfbxy;L;1bidjt{=m4$nU|;^QVT(GlV64X0@sA2)-U4r@oZC|~Edx^+&&E#RW# zTIRdUINloMPX3QT@Ojz}Z>3ChfNMM4X!1Xa#=~`Bq9c;uWb)vCJM4}^%Qy<(-xI#? zO!!W%a~$9QqjgRL*JK;MpV-ODJ3JAqq>%HYG%wGsGa5EfF0pZqUfUtx;e8(N8m}9{ zL`Q_P{}r6=kKvoZOo#FIJLPR&L&O{V;0DpL&hh?+@+P>?+ar-{8Asvm3E}PWgtyc> z!||5xzkQFFJ*e51=+ER!)`bn6(|8d_+H@n=MjO~i3(t)!ZEPjmM1xz)gqrgWNCA(fSbF zA2aO)gbAO1RLpT9qfG)C)n;kYri|Ie%!>7Np3!y76obrPkk zzU0jiMx^~+5F)-7SbL~BR<^|fbR|JB4 zyfhArOlKU0ms8-Sak$TmTkkkt-qU)AwiY&?mgvvQ2k{Y;q;%W-!b`555MQVpWG>~r-uvlB;-u~*N&k(~O?SHWPU8&9CAO)K7rw*GO^-ypuz^w? z5zd?>IF}!EyyK^%q0?dQh~GJ}pT6l()W29bHHwa@tam=b@zd&p;PbQ{f0{DU0WR}Q zcL?uS`nDFW2dWSf}Mv3hj$NTNd>#ZyejaTOGM$vJN$jFw-Ht zMoDnLJ+6qLjHB@Kb>U@Y!b@tsbY*c)A%&F#P*ouo$v6z`n-tOUxSH`2tR1}(g=SZ z%ybxUhm^O~w?(`i02dvPIo=Pe3xfN+{Wfwf<0!oSUU+*g;Vre^alE~!^-kk&P-AnZ z8p+BR@ikiAhMXUz+wX|xkwf4T(*fhFiG?40-Tpwt$6+whalqP9)0xW0?a#XLu;~;q z(;@9JN`ia+wkbD)GLG=kbR>K<<@54X;7_3@t8Il^nxlth1KeaL(%@ez|GsfQ?ix6HLq;tMqK~% zu5+~QElBKS<%Kw@J4w=3qjcB5yLC>}<&;Zo?75W}zSB(m9ob$;P{*d#i@WqxV;mdbyBO2qruDH9!$ z{C8AdaBrM!`cf2H#!+~`MR@;;&%0aaWEm%8;`>_XNZ)T-nb^t7J3P5qWvqzO-PgHw z4snJ}65H1u@9dA^{qFBXyz-$*bbQ_MvRQe#`=@T5)5Koc=@4F{B)H!m?~b61qwsRC z@N!SWOT5l;&&w3IrP^cP>l_*Dntqb#&&mh!HCf%s*chds{>80xntH$`CZ0#ocF1@5 z_^)FkJ~o4ijtKvq;bS6v3z+G!cC=Ob`mdU3JlhH`IyN%juI0Eb$emIf2yX3g8)c#c zT-)KBCjZ^29lru5I-LB}(@Y-RZ-*~Lp=BI}@0W$|m-^rTUSm!5u8}a z+Ro)Wyl?%5;}sr4)e+%UhQAu&r-7ReG7dm?o0bZRBI=s4Ee`P46HI~CmLsVH(S z<0w3hgQuzGee=W%^8Y9IS>=zIO`VX~$;umX(x)VaoFAoaRS|EjM>Mud#~a__ZQHnr zmqu{W5#d)GJ}1JNyQi8C6j~g|`b5 z-s1Im+`it^dR*3!Q|Bi7Gx?JB=hS`VFS5pDqNaa`XJ5egUy>8<5(WR;pN3-xey3U= zlr?XZUi_|GZ%zFdaN(5u3NoHgU8VK$Voy{bU!Y8MT&~G+;%O_J10 zly*HF@v)k6iHUWC^6^vUW7kU&AKhT0W2NKcLFHrDpCdkg0%kg-eMU)epN}6zP{vXC zxJUT-k@t*c;IyN0j^k?OR_@>$# zM#i!z9e&RB7vc*wroS2=XAf6C4!`C2puWSYqT{cQj}gkp|0V8S;I*i#|NnsmCN;$S zjSLhOFCceNQGvrj@Z4{3fWx^T-~a-0QN&B6XsBdpWN73qR5VmFEzL_^+Z%@K^f%&+9d3&g{=#Ykk(*YxZU4ndkX<7dJmH=t>MshvbKB zk{^O+;!$At#;r#9mv|KHOFRnrK!YpS&v%9K=vVid;!&_OY7X$q+lq(yhflJ_)OTAu zKEi09TPf&4x%kx8#UoGR(JmU1#G@ye=;-R=Q6TYX7fndwaT1v6ko=I1{7^g_54$Js z><0&l$8i#mAwC}I`ZdjuV7-toqqe(#mHQ(FCwLoe#sxpgW!dC@ird08DfwIAfCFJfhWkY(WW_>CkyWL50SRuP(81i1WBWbezQcwUVQb z|Lp|Vc`WC#>HwE{Y=O=z+U>S;68D*uiH=16W^qCBL&9;apfT|+=O}S+mAFsYe%v$b zhR+ap<_ZNfyqz}VPMpkFjuVr*?e;h+i92I=f%rDl#hr8Fx<^A2*M(rBBf+mT{M-cR zp90fiaXU}rzQ^TB+|L6S9W#kL^M`^9g+n{RE$$amCOW`1?l+kH`$^n?046#T`NvEi zJRA4R65n!;689An_bak-*ZT%(zK8RNH1ONIZy@&t3%>8|v>A8eWWI8|IH}vN`+@Gh zLBS1_i*G-0aeqkT+Wo{Nt~Y~;jvu(VJfd;wJ~leU@_ikc>5zPOTRXwC{Xj6jC$;n_ zak*FGa?keTlATxWI4;a#3m))R+KdZ+7U;FZF}1&KPOnuQR4D~#N~M(m*9TNr=MeP|9(mV z_aX{5di`z21OEy%r#ad>AAxp9zvI^T1+3i*#HW{CJUHk2?6qqW57zDlqQl{ZtVsoD zsb+cdHkj$K>+3y@SFaP?bEAUyz(oh2A2@d-N7ny)&ub^RU7yTH3Pgwdd_f`KX-T|$ zUE}T#6!M&1bvXG#*8d_8en{^6KkO$9|HJ+N!d)f)ZLjZL{M%l)y7hfw6vc(R{pYw# zobXk)nEGyOH}GAzPAz2pFTSzsyjISM>%h$}uEZf09VyP(0zL>4jXQCOoeqtAVTs0V zP`@N@j8&>*cZ+)=;}vleJkzfg9-VN@Ig+P^{fJXxpKPAGc}*M7eYZP)7jiG6aG=+p zo2Q>F0+%|E5;JnT@cZnHmm23Yz1$b}UpH(KUt%hoaB*8ZewNebRm3+gl$f6E+Urzp zj}!ixvNwf@jl$EkJx=W8)**$h;HE>a1KFfK1kdyvg|&)(`j50nv$RKJwmsas z%(cg7T8C(CxsRW0x$PnA)I$6tXJnJMa9g|lAG&o2{>AE3tBc3CH6Ho*Ch?f>bhNs7 zd`IJv|5TEnmw=m&oz7*xS@=EXnX}soo{h(%#CFb6;&GwGV{tYf+5G%W^X|ekQ4`!B zXfq!8S2$le#MF0NyP~B@etZX9e7eNN;|`5S(Tzzwz6T~cE^+brxyGaD0XL5+yba8B zNIYbdcnF@2$Mw#1?m^;lv&7>jACF+({poQf9d5UO-O6>i#v5ugF8E2?$tKsW+uBt< z;pTsZKc!rJyUoRgbNaC=x_s-$ehwx&68t5_$L^Nk4}h5t>*s!{aT|L`a$WrrTy)&V z{O@dzx@K-Cc$4Pw!<2~*@UySw_&1aPW)k-oC=(rt{A=PuyRqQee)7r0x16KIeZ9o} znQYwM{I89EG7bFp=6});7C!Iov>A8eWWI8IG^yLJ_8vFS!Oyr*e0#y-K92sBxYu%P zz~cTInCN&xsN<|# zqiE;v$=g{qJ=CVFJ;g^`a19r1DvtD=qupogKq)9A&Pcu z3UJ2zqTS&)5PTar{&m?Uz#0FGxVL}y^r+Kf?gvIZ&+0NavK7DZ@6NtI@*~tW{j>Wa zkv&Ne{809WprgYB{+VaA=j>=N(Wal{B=+)NT@m-`lTELK z_vAYU``3*aUXianMo>p=9h=mOqP_BiIE?~3kvQ6Ym3WUuQM7lt&%>fqz=`46MP7by zo}ucQ_*u+8D(X5aXvaCKBbt9Ucr$*l zilVN22YGxtIBWa)mw=NC(Q5E>1AHMk_x|VK9Cf;YMaLf8v;OMgf&FvAPba>7E^^9F z^dmn9e?0K-Jn)71*H5{{d#sD1gJuWv7lLDN(#Kp!%dn6BgPsZGF9tskoNIhB_tp1! zD2lr8AIOutMHfcV={z4hZwd0~@Ba0`|I5Kyf0O5(7Q|YIj1^9Iie=Ld)y*P;9_25^5zZ7-4h}@Fxu)cx( zjo?>D(Sp4=-UdJXJM48B#}AHHWGj|`KT4z+pU^mEY@;0uEI zF?ORv^vkCDd-e|W{}i0DecxYle3|d(UlB#UX9qZAchMcZl1rS6M@Mo0&EVY2S8c-Y z0d~%>xe0tfaP0FkslPr&FFB#($RDxKI3h2brt%M~j_9fGrZv2a5=>VG|Aq-GNwj_5RhxKA$r$V-_5 zD-K6=XnPb>U-Bh`!x0_Y9>qP(p9~I1{M7a+?rHvHaB>(wwLOZDHh)eW<=dkePWWm0 zUTFEwOOk263n#7v<3GUo%S)6ge>kDT_zyAu85~aNF#bc0e+GvWei{E^#y^7-Q~Wai zBaMGvQ@|fi_+{~5VDaarMjwAT(Jscn)cDIwk12mR6%TOyD~*2!hg0zo$G_V6XK*+b z4|V)&jDH3n4L;2ApJ)8X93Jo|=EWmjf3yt#^haY(_x({Zoav{meU@AM@R2d!K5#BB zbpAD)f8a!%P1+95=&<&gYW`(#I2Tts|7Mtf8N6O~So_R2|1vl>i)-LVe^k60d?ozf z!A@cyn_TA>|Fa!GUVcn*Y!){=ev2Hx5XWZmRL5_z;}_z@w0MS#{}RV9#L0=`*)IM| zE&e5!1o4Mc@jRD5>n(qH3DM^doQk<-rN1v;Vf?`lPWi*Bm}^%0`{I?xKZC=mc#-3O zt?|#`a4KHx_^&el8JwIbUgG%QXZ)+*4fvB2#Y-)JO1fG8j6XieA2=5;bNREy@`slO zeg43?c)9a$jrk`p6{h~d8NbcHwdP+2hckZL^?j%Lm%+)2;%l9Mcbk719Gk_fT>h*B zN7s1z($qdS$t#QhLyjLWEv7g&i`O`Qk2roIj?Ln=j^AUBUx*Xa;yWF`Cmg>Jhg0$0 zF8)tj{2Sj2;t!|d`;33d5aZ9wfu28{iq|>*8;rlaJecx_Q}IKN|3>4V!QoW=h~vM> z_-Al96+hbmlF0aH@Gao48vl}=jQ{-k0e?6ZZ?^m{>0$ZJ zOK(2E;Z(fE_?PTz{N<&%ls}w`w;KPFF2+B^g;Vi1<6p9u@z3CJD*njv-_Q7GaAJxM z9luJt8vk=2_56hse(CsCQfl$%CABpE!ijd#{4eQg{N*LKguie?hhCp0M;reP4kvWz z^;y!#_-Al9p+o!kk^#m)gLebp&+#ub{ueC^_!D#d()o1BRQPX>qKp3G`yb&b9Gm#9 z<5$TdaQYu!RwLqU;yX4=hB$te#!p^mOL1(L40Zgfjb8@GCOV8CdSyPE!HH?fNXM_< z_+@Z%qGYs-f3wB^yWHAI?Zc_0(B;os%O74U^Z5fO^2*{n+xW{%XQ@1#N-7=ydB#73 z!>Od&@n2y4GdP?|Y8?NwjeiCwCraua|K-Mi#ms;|IZ@K=@@Jdn&x$*P{DCuhW%=`n z-gVi{4+S5N>(}k>x_Q}Ukkq4@qftpUvp`YKX5AH-F#Vpm29;9=jAM)|8Oc< z>-axr{N?4Xls}wG?sWX0F#Z`FP9=9c{!bhK3=XG~`yBuE#y^8U0=~}i-(dW&e=6V) zr;>+Uet%^7{loo&{DxD>BaZ(j;}7oR52upH9RF91e+GwB$rFzMX5*j1;Z*XpDaGMbvdQ?D z?qvKkIGjpeHU6cs@z3CJD%ouOOLsN?8GIY~7UN&q!}#BPdcdEUmu$8Er*s(n(RDN5 zv6SS8a4y+q?Nd6^+J~2f(*8#{mwe>>+spg|@0QBL86A3kl|GJrf862DVt>af|H8|HIFCihpMt!l#b#3uK+W3KYPjPIP?&bLPF@71`bQr$@ z#xH{tQ+VtAp>&Ax%i!chX*U=Dp%(vJr}_Ao!ijd#>$mg?%O74AO0VBiIFVPzf3)!j zPsguPIHAMhTWI_OGi8Z>dn6l4(HNB=U=n=m%+)2 zQW8+^Czeh%|1vl>ODkReECDBf?!6H^vPs)xle{v13miXQE=qB1mex3aXFGl&j!kq} z{1-WXAx=z7n;pN!j$eoqQ+VtAxpbw)|AC8w_!HC885aLCxXShWz#oG6!?~3E^Kw78 zEVB6XvX75HoM{*HZ>jkQ?&A;V(gn`HW#(T7hjZ!K&cEg6Uj`?prHh<@E6l$Pj?L1= zF8l-D*8kjX{2z}4{%|V2*73j3_=9`?a4KEp_^&hm85~Zfs~!J` zjDH4)Q|TJV{}JP#!QoW8*71ML_&*Wce=CJkDf3Oae^s`?`15j&k3XDB?{@s3HvaPR zO&WhVp~L#0^~OJg!>M$gRN!_%r`0 zeU<#)5Xs9ZzW;<1{i@~nX5%j}tEBwlRQj~zzs2}xa5$B&cl@^+{|pYNQfzAfvd#Es za5$B2bo@Uu{u|c@{NYr($@rJ`G5)+f;`ze~zm$L3PR3teE=l>rsg!G8?!T4A#y^9@ zsdS6+FWc4lXK*-`ZZ-a8U5tN-OP^7?&G?t?W&Gc0@A(U-(vRRT{mXvVzwok0+P?@V zbQu4x#$R3rN%#vVbQu3`#y^9@2_4#hmh~|H85~aN(D;}2H2xVJPWYw$XW7xle@kA# zA5QpX{F{wGFK>AMaKbO+Kfw6Q%N;3yIF)sE{D&C-3=XF zpTWrq{4)L{jsHgv1^nTJUz-1Aqb+|v-o@un8Jx%~<6mg}!PEJJa4H+%_?H_03=SuB z82?J+pTXgT4&z^K{4+S5%7!`qHOjwTv}eE{PGut<|8>e=UVcdPzYI?JW&Ecqe|{+&+<_>(hbHE#S}2LH`b zyUt7f_*({N#%0T|<(gmel7i1KIF~g$|IRl5z|-ry49@7V>tm7mm%-s&HpBV1*!;`j z3&3YP|CX44862Bs^WZ1_|7!4+`Vs_J99uWau*tY!@n2#5cHJKTY!ZKL(k>SNha5j%mPm1ImaTF89&!9a9GmE{_&?_Og*Y)SyVLP| z!to37b>Mfq_&;s&@7^(pKb*?$bJy>B;=3V|mlpi>3#YPmj{gSZFE2Hu{NYsgkmJA6 z_-Al9l|AD4Z!-QF98P7AIsUI2{|pYNvL_t>&BnjS^ngE{%APj<`^fpXm-&~$W9$+vnIDz!XZ~eyY~r`}Kjq!P>3?|HAkBZV$#r4;dN_W(jF7~? z9Gmdg{;|BL;}_!CM2F^o`O%JFh!azE7{5M_Ux>pA-a7u453u+T+~DJ14ky~h_^&Yj zeCXfvhZBAo|DncTUJ6M0!wDV6f0*&l;Bdk(<3G~)XK*;-m+>EM{4@9v@IH=zq47Uq zUBDks_@(oQ@~M{pd`Ldc|8h8ST^RpL<1ZhgPx-^Ce5m7JZTvGhoX}zXYm9#ehg11T z$G_hAXYf++(T;z!@#ptp()<7Aa4Ii!`Muckn-8_8`CSet^4|E*F#htP_mn@J&|&eP zZTvGhoX}zX=NbPD4yW=O$A5wG&)~$gyx#FY+xQoq5%7mod9#cET8lrQ!SeBk6YXOB zml%Kfkb24=PUSNk|E0!1gTtwOw&TCd_-Al9mCtkhmmB{Kz6gAQJwa>NYUj~PB z`BLZKD)TRcuK-`>{9A4QWpHekFNYuVpNYqU)Bo^c^f?=${q{>Au* z_@s}(*G2ld^a;e6&!xAkTj4(sJbY8M^Wy82O+1{>7E(U~?f7uCOZ*9TbGEqrPkc_f z9p4+OTY^5atug*!_Brdm``Cp8lQKS+_HX9q$88hmdX3d$`vYmdksD|M2?wM)JIp z^2+?`y3tmtC%*G}K7M;ewz&K?_IC`Dza9Iy&jojh;)+X%&0ie0AN95&ccRLB0nx{2 zi^?~Ruc#c8S5TK%SWrx;Rg_FK=?=J9a8|q253G z=vL)wgr5g5cQF(web1hs8*9TpodEjwP>xbPuIQxa^1p67&+xzVQqfu3y0vL~U0!85 zaZ5cZnmb*7=ceL7^biB;`K=r0`?7Z$UOciepPz9bUR79GS5^xbsOatG=@sLO!R&`;>=)%1xjN!MIYSI&v$}Z>o6y~3tKeCPhNH%J1@qcbA8&`;} zxn2+Ny;xR>KeO1!DGwLMfQj(>?~)hTV=S(?Ik5K|&Lzf-<>@Bz<@5R# zx8>UFZ&k$J@7c|#xI%RPK9!ETd@Hc`6xh!Kdw=3we0C)c=;}W4(z=I_UpjjUpW^a*ZcZv?-j}(&9yhsDv5u5Uf=l?SBOqNd!KB(cMt6S z6YQzL-dmiDk9?Lt-6Wn{+1KaV8)Q|)-ZpmgDXtKm+fwOh_vzkV)xW`B3hXhrt`Hx$ z`ugHu<(DXXCD-2I)L!MT;O0|YfsRU>nJd2gUCtiYA01m<@s_ifn2_?_DHpjfC50Tt z?p~B{^>!=9Ovtb6-*1H0!q3WH?5x|_)c^I*9uwT}j7mM3Lu?yR)otid?U2fc zGhnN-(phuqigXhmjJv`SyM7ZMysK9Er5qlE1{jY;QCzn=imR4dpU|EDzB_$w_kXZ| z;MII#|A~K$*Th0Li%IZa-5yT{anM){+;JT8&_kQxx8EcVquBS#i9_FhLo^VgyM*1w zdgFA87vFQV`@LJK#~P`!=b#<)sHC2>$tbT!^Mdiaa$pXRegg-kJnF&a1EUfT;WW|9 z@3}7EaSGV6gLllMg?bW`abAz|m`d5G93BJvT7rt7r?JT~jPr1j%{ZOoWI61$Hpma=E0q(E-7$}EQcq%X zrq`qKxR^4TPq=YgFR^|BkMDq=r!sPkD=+o(dmkR~V4SU-F?`27R!~o3a)jakO*@p*uzNmlYI(dfu*J?nHapjZV*gi{x>tr3+H6wQ%hv%s$ZSuI+qj7kV zvNbtz=JCH8OK97z3k=p-6`PlB-pzA9rM^sJ!z8{y&mPkm|XdI4v#@DL50UQ z_P;wG!s#6^zwg-rkC(xo9JON}GPX)g{^|7y4@P3Ro?)i zpMCcn9)0DFcQ$F4q3lQLnH=LPHx-kT{p)k$N&VE%ADk2Yr3j896)#xdb5= zmCWsRjJuj~?l$J-UDr<+_Szhl2S zhX?(6%HwJ9U#Wy~`a>!meYI=A;{od3y5sp*)w9%-xy$do9*qa<{HmYl@Ss0WdHfCh zX~#o2ZS?YA{cgbH4`2`Mc>bkxCy7aLKS6oCLD}zec=SEl_vi0{|IP6bPH%Z02Xzkm zjg4S`*zx>F=WY^{H@qIOXG4>*kt#`}XV2zb0jy^TAb|BRKf zjrk;Y{l;^OvG21U|EKF*g%{(0)f+jy1_ZnqPvIt;9OJRU_(H-Hzu&V-KPp z^IPotO?WV-j}6BE;*z@Id3pI26;g}qXY8Tu789#`s2Bg*^X@tpJ>A)N&zTPmFRjzN z4fI80d$SW8>iJFNj$}W;$3gCy)|HR5I%0nyyZLT)2L|H(-F+6()0e$_&O9ize1_Tf46p3weGaEU>gmsk7KC_Ba5xA^0` zY>OC2)<*F-;wEbg9S^z2WF5@h>5JdQ|M~0|^LVUqo$t+dzcpz8)4E(?B7GVjrDSj z$KL7X4!I$)zY1)5&UM$8{RgNg9DeNesQue0yE?Q#!0bOr`8`@!j`7%sy(ogb#`PVA2;?BZ+iJVE83qU_uV=#x`O)whxT`$-w->jt;haO z?^t8oMh`E~ckU@a<_pfJc&zAnTRqZ0hkoG38L|61 z`}1};J29(%e?Ym&h2y{Y^EUg--fnS8WnIR$SfCywP9m#gwHtxd{$b;z1N9%q@o|jH zRsXKiQ?Wa)19HOYBP-Is^vC05T$TF_&fmP@d80#r$L#`cKB|s!UA+9^2YY|V#nk&i z{ml#g9k;L9Mvvdb58)`|xw9+&W^7Assn?s`WYs6m)9vu{0)M#&Jof#-U)Jfu3IF^i z{#H=$BX4&^)u>VV<*tDjfmKCuzVvA)vUg@KB+n$j#r`9&<_r5z{5_W4VjPbXA5Qev zdKS@=vPpXmV&7NeJtBR~ z*Lr$O-mLjE=e5ikHKSpQ$bYh>Q-^~%c24fCOFNEZclUe7*|;lJkNQz`kp9lrxQXDj zHM@Qv^tdzS`#Pheu6N(pIj+v>03W-K|Idj!-I^aA^_QrVexK(!#&f45lD=jfzXN>h znCPfiqn$F}V>&Llk01ontsOG6#ow9UU->+de7|twZ$--%wYQ_a*v&%aVJeI6(N;gf7J^^>jFV)y;R_!p~B%u9%4Jnm|ZM=zGO=I=Ks6CL0h zj|(&&y8h!zo>9BZQr122EiC#S($JkGdy!`bl-@8xL-{h|X6CI*o;(4RW3!eEt z-f_YFA#uVVC7vs`AJ3C>Nyf-TEJ`YEIjQ0koLvU#yzQdJ#7d+cOkEFWW z_@@otn*-kNR~r)IpDc>vU772Br4W0}W8f`q5_3Jr<6dQNiaM>?rwucoSCPbRBm4cT zP&g!8-<8o`7Pn2{5*zLtNPAcFwYu~ZeeX}&`(39)aN<_Ilg3T(Y~22tsBY^hd7bn7 zKd%RIOTRteBG+brNS@MWvPtZct>3Srebf(l$K!);MsitIHAAe`O1t?ujwFm0OOcj%GM|B)Y;m<;n+{x_ zv{OIIh1-$NuQBS^z^%~$^9!D;16=(oQojT@zqoerRpq6huP#%+R6gU^aOJR_KW+H+ zYQ``1sbpsUg4TJc5WmK-4^nk;^>L}%!O8EbR~LZ`H^yphuV(dY@ZXd6f~V>LSHGsJ zUxJ%o_28z%+G~dTrSciSYEs*6{L_YC^8NPGUaoJ-I3|8IvzIx)s#29h{^-7^zFJ}| z-0GcQUsu15JvJI*?FCQO0j_?XuYL(`ew_twI?S(cs$VLf@hiN)pVCPFX~VBetok zm*D2t72u}B{9;Vx`cnCfUzex0+xVvqzjE3un-25qKJ`oGGkyin5mFZN5A(um`TgJOoZtVI zeq*%z+^>!AqZ;PVkgIFE^TKN8BGo^Y8n)@Y@WWKh+8KV;*DD@VKiN(^HR*5Gfs0Rf zyK&(~_2+mcG|?L_OZ&|5wz6;FaS%!{)mAU$upEgtWKnGT6ZvI(Az$6E>1)=}c|?x*9CS6Ve@WF52I zF{jR+(Q+!6bjuvX+nNtl!`rn*T>W}#WB7-OpPzsW*Y};DoO68+=Qf1;fnTxeaQOJH zijO!v!8?JQ4vRw%jl+n((J>~^8dY^5UwH@r_f!soXXXXt_ei<5@egqrzfU#}G7nDU zFt%Y%Yr{;vNRVzT4#ImpYg4v(yuSyLH`mRJ$9JP#xbA0hkaOaYH!bnA2bkzc@DmLG zeuDP|GaVL(e2qii4bf2+hhxD-2l5(+G0H{oY#jP)`F8$D90q6OAoJ=p4tcX?&YhPA zqRlwK+qFSF{^-=q$UEIUcl>a0;mUmjnK#HeaTxid#81ZV@uDNaPc{671ZVtrIxG(J zH4Y>H?$#IMTfs#K@*0OTm4o2fI8>(G+W1G}FwVz8=B@t><51c#r+C(<^5Bz2I@5riUt)hCig(+I{qQ!-eO^V9AH-|CwY~62w)}UZ-E}@Y{xoojQLBqT z=fpoB+LlN2osI;*TJcf)C-|A*ro-aT`kMLhs6(P7O`dUayy!q)<8Nz3!L#vSoKS1) zDDhw7<1hC!GI?0ua(e6B)>$)6Ha8EY9mu_Sw^La2Esf%N)$H^QQ^rN{G`q9ZmeHgv zE*y;fc;1`(Htp6oisv5`#iz5+W1qqGwZl!?fw+yg+>=~Lwv*>3*8$`Ic!?G3d%X@g zryWjC`vb;Y)sf&&8NM=Uhg-l+hqQxi(heuz7#(fx!1L1Rd&|9w;jRWCfWb8P}+&Oj<*~YTgk>x(SOCRmp_9`ESXnG zJ5AVK+u;=GTAZJEI>3AUnEyYBI@Yg`P8l2xH2g1=nU1K(qsVi+rM^<}JeePl|0}!b zK)!3an(tUYEIQ@;Q3sQM3rutfKG5)mPe-Tx6+D~=j(;=TRx) z!`dBAvPl~xTfw}jv&G{B%7qj2imrAauw#8;RKQR8C|~?D9pDm=3H-b+@hEsH+RxVi zTb$kWUIQkuJK-zHnQn{I{u(Ed%ggxrAJ_LJ(*$1nbgXmx1+}xgwt>`;oJux+MyiYY z2Vdm^A8YUa+TMjXxb~i~Ke*@sSN|9;@vrcysHgdV44CNP^v4s<2XBr9&(rqEqfB%p^87{% z@hsUG9d7c|!9)l6p|u>p1HM7=rZ6ui6erYkj*PhzCQCfa+m0twn#rwGf}qeZZ9MRT z_TBACz^DI$yWf+Perm#aZ%^a<-tc+z=Cn4>pVu-sQ%|^$wYpmGgW=81b6VzVKN#w3 zqTWPTPp;D~74sX7U3#Tv^fH!Ds1Nl1D{w{Hmxh{P&sU^hO}2^mB<(vFTw*-kwJ+z4 zLlYlQ+V>2nBf&Wr{KW)63*2O_0 z;Yt2{6HIh~YyRA&`6IaH&m~}@Ba#2M$)6SVGX38M6CEP|U3I@>{nJqmxXFJ9Omrmj zESJf@nunq~lfM~EbcnpP;r-wn6wmZa6Ru7|n{$-wd6nef_1XNB`HWo8u2q9p+y3?Z zJ=EOf^|yIF6JM?o*<}1owz?bLykmm&$>P(^*4~o~wLR+YP1@rwFwp_7?ZM9g6OXz# zlJ>X<%ydY5$R^jb;1D;VhJFu1bkybkdk`l43Hj`_y(JnZ9PT`K>q>WGTgfOi1@OAh`5_@DT# zrpv&;49-}Zk$(yN*(e(HOOAh2tksr=3#FEjk; z-2!=di(ce+{&;B{_*zTlXJ%O=((97Vv z;~#T`4E{0ryWmfQ?+yNsEKW>gbm;eZOdPM@;}P+2FO4rTjro2Li~m=VC;syAFNqH^ zm3FcC^P9pF{|x>W@D48ihk_IT48A)!I@G@-EIt{0Z*crp|9T-W{)P7U2jAWK*B4y; z3-Pal@9n-vW4?ZmM#RI%FQ@#wgEQW0e)0WD;-5U6Oz}g(8HY8$hJ)i@20sG4yYr8G z0ODT;?*)zy^>2*%m%;mj;ngOd{zdpZBg!0|7G9}7-vX#P}L{v5N^=g-6w zzz4eTLE#$Udr%@CO4^eZuD^-H*^hPpPeMQb%R|f5|9tQhoc|5r_@BYYs1CcnTEOu? zgBO9L1OL-4gO`C57yOq^{mo|I zhWg<=u@(Qea=Zxq>>Qk&op`GA?_1_y-){!(dnWj4F2C=x{N^F#ms9@dfX{dSeb@Yx zhmLSz z{~k2|GWZSPKXCr>dyUe58T@AO>zseLntvJmR`45CUMQ)2{~qr1Jd$7dJn?3gH=Op* z;I!$)TU~q}xA+Vg7{uou)uG?>RkN$LKMyl~``-_K7yhl~_@}7TAjTkh*qO%XLCWs| z7d_8{GlpgGUsHa+i_Z%dpA7z6@CWIWmT`Ou`4u_xaGv;U@bftS4V?ZbBmX4jzjgk- zX8sNQdf?xmz#n(l?;Cdg@=()Xzt4g{>HK@k{F8^Csednk|H=9HuKAb2Ujl#D`S*eO zm%;xA{(|}^D%HOX4rlxp{|v{!3=U`f*8aJMn-qhI&*0#9LMFZi{+jt$)6@Lp;imWR zUGO)|znU)QpFI3jYmz@7u)k&g)$C>dg?LQ_{;v5~!|yLh|D52gTiV{xTf;gH-BIt` z`JZS1U)|5kMS|lCx})A)KQ-OJyXN5JB09`(?t_cpL+QY@S&8Wt@mjh`CYWHj?R&Xa}Ck#UBR&$yf6o+O=^ZZ|7y&?emvat?Kc&?-ubt{ z{F8^DYEAr`!OmJo{o^-%#lH-WP5d_h7MXt;oS34+_$@Ym!)gP53&7?3|9{H5YLmsE zhmAh|XM@jk{FWL&c^H}U!zUTbl;1Mrm%*_qa}kaIa^si5mw+#F{8kyi;V%dLmVz&a zALB>OYVeg!S1wZDw=C63=3<0lUZQ+zo%Iivj68ovy_0-TsCzdMaz244xjoVDIW z)u?|m__g3Gz>7FuYjrX>KGnb(Jl#e#`*oN2ByuwE=H`U_{xli#_LEh7T-Cu)GBB%auGXF<@Kk)xC@Q0lLubTfn^z;5d0se^df3x{7 z4+Yhj`2RHfW6u9A=6?oX5B`Mnf2;YQ!8fRm=%}kw`cVeo2)-WwBu_V5oeYjoH5(L9 z733cnT;KR4a^nA_oy`CI=K}vXgKskbC&lJJ58b@~Tfkp6|0nHg{>wu-H75RVW#4T6 zPwHa+XYg&{Tg?ASdzt?k{3F#79rg2+zCIL8^iPVwx8Wao%Ky5B^5Rp?M~XW%ibj?B z@0k;yL{9zhVg8>S%RB8V6uq*W+pJH^#_$Ql=5ArZf&+s3gVsyy$Z}_rE zAEu@Fe&Ai4{{zhbjC@zs5gqlKO6Z>qE;jbVzuyIT@_xKv_%x}j-nWtpdf#evXMf*n zQcv)1&i|q2|Cqn|_MddL>e%U;cQ_7<;z88qAynEwPwGQ?Pxx~$b<)VFV(01$6=c zk>EpVKjA;y`1A0`^B+z5Fvq{z_{+nglz$<(jQ_&F#`tG&Y~q*p-;?T%e+DOKCKWn< zGmKy1cLRRa;H8#d3(0jEUwEkF^Q#8D((#*T{N$le%C8>0+VNXp{4#hmc#Y%7_$~A1 z3_caS9$ex()#97M;Y{2Gmrdi(P_n0%ymP{!_Bi&wnOK zyDmar@^_`P&qJcr{!+>pJNwr<`ysvze2KHa%GnQbVlruI6y@Xlq(@Y%K4ePuOF4al z_CHTp{3Zt9p9`mWl6?QKZh2y`*_{&3#RR1b)a!TX3*7#>|bWXa~ z@xRmfXYe)PGX9JGyPf^B0{d$zU+wJQ=j`(kB(;Ah_!?(_owFa}=$y3H*?-8{5AplJ z?{xNQKk0uMkG=ov!0&eU*E{<>WJ&Em1b&~hzrooL@khYdIs4>=Tp#H7@{fT(o6Wxrz6pGT^N;z5_?N+7RUJD2UdaD^KeIeE@%A@^Z&Lf}pY-qY z&?U9M1stErFT=S$Gx%2U&1!$=kKOf=!MA~L(fFzY`4i&$oy)|1r!PnGnZL5F0e9LJcHvN9)#pIHFKl78@`F`eFJp1(bGyiheN2gYO_`s0wK7Pv>)us9-er*5i z_cK5K|MvaN&8If>p6XO_f1-WV!QL;c-7D44^Io3AzM1)c=8;9i>qg6aY_&b~T{h(* z@2YX0ZeKb#+CxveL~+xVyxWjxP{vO8w7S{ZBC7K$@(auBN=A*U$gcz!JA59$c3-U< z*B+tgsbKtg)J0GFM4eVni*`Qi+zk9AUQzV4}BEguoZ$5*0d%&5Hby1bLejN;a- z@EOZ)t9_Fl>%|WFse3zTxpXZ5uU)AqBhmGbX6>=G}h_Lfk7L26H$ zpr6`fymmgBEMsr79r{S%AJ=W|65oDmQ0#FZvR1Gw6Df{T&S(B>zmwXNCNO(^UeEbt zvi6xX6+WzAV2}Av?G?WLQhVGNtrhI19DA!MyDqgS?PvBLq1=3mYen`EFL&6=z#jMe zYghU9OYJ>QxnSJOPdD+8&r#Oip4y}R`s?>%G#?wqjr-Hjm2u>=>rEZl=^LBQO{KrM zeADKDqx%mr#6PyLnr>96^-iE@jn z$!_v;htCe;%l-b^Cw%^>L9zE5yI?PQIkm?JYigfQ?MeQay|*bhpG@{`FL(HJfxUlH z??s+*MD7S%FU-(WI0ba-Um;w|2jT6RQs>A{SanDZ{42kVC;UA z@|e9tYERm4fV5v7W3}_iWV?E?Blh$D)sfS6v2Q;$D0;iI3%0+PQy%+Jwr6Tj+RyAA zNxAuCvUcZ1g^xHdu*Y~=w~ueX)ZQ_a3uY@GGb%i|#_GDK_N4vH-Vn;or?^gJhj^Yx zY!2)V6dk_(QhO&*E|}dR@b>yqc1&uI_M?Kta}>Mz6xWIDC~xn`u|fOgf%Qw<&$Npl z1?+;kIg(0C`7rhqQhU;V1Jzz7<>r&gRtEOg1^&?=)eZCQrv^pucy__cyqvaQF=Yj* zJ!wC)*GRefWU?~BcH2=$2KMTxSM1v_wKs)w!NLnkc+{|uPwh$jnZ4PRn@@3_$j(lz zaSv&EV2}H$bv3^IQhW0$7wl9or~XZ&Y)Wd6_8VmFcP{1TQ(PyqLBD;}zk~KW3v622 zeh9OPALp|Rc2j?J`7i2Ux&9e{>nx^mop67~8|!srkUy*q>#k4p2l8y<7vpc8V88NmTE335`%`}< ze+Ea)P3z@)T+NaBNd4cz#e0KeR0x$8Xe1*Gbk4Wu#_MgNT4lbr~y>MUTt@ZnJ;O{wLHA(&i{$4=2U^(mmde;B-y8gEm(Dj1Y zyOiBx8rO^LrQTlu;X(df0=CfQj|x*y+U+~+f?eX}v|Qq+>wlL&A|v)zvM>b#>ZA@LJG*jPdn%xb{Pb9*$1YgT_^-LI1sTcR~N1*n63B^T}ji_HqO75A6MgdcRNF zFR=G_$_4w2ms5KiD0|k~lj}dRw}tYjwQgK5vRk~|pu+=uZ-8w`+Apy8F6Dx~;pNmG zbEW#fJ9~7&+PzCW|IKbb#q}clZ!b3}c@83R`;h&0*M7;^KzYNL9QL7?Q+wMee>d@u zE?8u+*C6As`J}R(r`woA##{Y(J{7>RL zgmO3jH;8O7{tx~`U~eE;I{pXtPM};cSER9#_%i-C1mnN1SHwTYe|(fJZV=f~`oI1e za;(4p8yMpolJQ@KsUmtA!xhUJ|8>j@$A6I#dyN0iCzGuV?ENtCk9KZI$A4!~>@kKn z2$nPcH!%J;gyVl=kKA!SnXIjq)#$Nb3G6Y(H>Bf#U~dZLg5`|=4UGQ{;rO4}WBreh zvc-HmVccMAWwUoiV2?F^LpuHj_U2PASkC%i)<_My{H=j#$r*8dIWQ`{i3!TSH$ zmxA_Vjo&cMUH>W!C5h+x?1JU2|Cz6#FS!0iM(nZvcRrbHu>L=;An=bhe#3&~`gaD! z-ev59<*ff3E~HG?|M(~Kx5OUnf9I3Q2J8Rh?h5REk9rp-*I!`o8p;Lxo;HE~5gx4n z8+83I;}iXNVsAC&ZvEdNva7w^@m~w<-5@&DKPOB*(R(YqU^(mmhU+Pl^?x3ZznBl_ zi&}~2Pubo2TV;Rh?G5c0wBJvtcYP@A?A=SbU_bG4%402Mw>o>oGqv{+<>ph|AhHj6 zxuM?+>^%s!R_rCh&fae+7wkbVr}iG8?B2w`d~ffMl$%d+gUJ5T%MJY~u=fYB2h=|& z?CkxSa>4%K<<#C|l>Juh@g+dT`Gs|E{nW6La`P!}5ZR4h?u1)|_Im;Bu}}Z*Xv5zq z7wiQur}mzs?9YKcnKDcJy~%Dq#VY%zmpkEKfxUlF?>V*Cw<@V3`SK3CVE;%8IZFAf z?0*aFx%nZNdg7DH2Hjb7;>m%%4@8IB>lfNCBW zp8lzxL=^uUcR|j4jvGGG^8}4fT<-Zab^*gSyWjA$u>s;z@Buyi+DD1H|4)~cwdeuvC|JXP736| zsDH)Z!R&Sq#JIaIOiZ5CJMeb^_4ZVM2WI>oO1WTeDydY(U-6}P;IHfF8uKZ)n8uAF zs~v;zp58mEqrO{=QUW z5!gwiMv29=iuf^sUF1pwdlI)Q_I&J(98;ce-#T8JUp}UEbX{dh9Y1VbQa;}DsU?*) zT`gYEuowOJfj2VFHWsPBsr~Tt7LD~@PQRb{FT4*fpN{bM&8pZpCT5>`f%7?58}q%M z;iCill5-QJA4FkNMf_*|t#ZM9LgUJq-`KJp`=S4g^Nl8Jy3S9ON73**0{dJGji-uz zg!{2eHL<^hU9d%7PRq}sY$5iGN=D}M3()07!>zq9r`&ur*~`7$i0MIlUqZcevhh~E zjM-{4xSyc?(GTb^K1%H6jVaHoDjc2!O7emAeWUpnH;Rty0=rMS&n1gL%qto%5kEzT zt0Uz%vWwggyqwxyL)oR+b=fthIIldvD8E>zdSaLHw$Xev9c#UO-U|Oc=#4j1?<%od zii*JQU6hOMHC|5bGDbK4z}qb@2`r1lY0+A{JNX{<~HKYd_d*y z^>S+WQOegyob?*wYyETl<$gCl%N93^ju*ZB$VUTze*<>6=2O<+zdE@`y`0*8jdGbs zIJ+5tCI9xP{kg}Md`>~zk(mBpeO{sQV>noh<3{n}W6wXoe-Q6iz<%@TcsI4DT;yK! za^iPWOxdH-&Lf9c4j*1P=H%kK5#uYZS6&pgAMyruZjU-$_2;P5_jwQN%FFo7SO@lS zT@t7a{*5~kua3Msb=9Hl|3H2Q`y0se9`h~1{4bEn{!5-Ub%md`aV$P?o^JUcyU&f0 zXVNZ>ue9Me>wc9B$A9sgwQ-|7#|Zo$J-l$#xRUabpDc_Ne`}6QlOG ztd2S~KbF>Q`ycW9DEL_$$4%nHQNHS^Q{8(W;y3I0rVe^t>rbclk!n)jhh5~t^}qN% zh&|5wEk3Juv3nf5yAPl`jtlI*5X8Gb^?G=_G7VO{jKeA?^P6N7yNvryhs*WVMxKe? zG3@4J+$1{2B*MH`aZ6yAvA?N*8|_?7xyS|c3C(ZT{Y`_ic9V9NajdDD-F%FjL`Su^ zJ9?iW&aC~LMrePMjq@bRMb6gVCM^CovCI4*@HZ1@*67a1xJh(O3GAL1_*)NF=Iy3& zoVqa7kK$GKMwrmzCzP1&8xyXO=ju| zpNrW=?i*fC?JlEiPH1=Zn3G4lI%1dgw)4?+Ecf!K?CZznrf*U2TxVB&zJ>gkqyS-f*L=cZdwEO{WjW@F;uZ|{Fivk*mh%J zPhzr&K8f)_KD*bvveT6X?7WwM<=>UV7yC#2eVpB588->{$Gypd;J!=~^N1#! zcVyPRP23kyEFAyEU*-!<4+Z}AL$BC-p52YRD*L>*SJ*j-?|RXp@y)Dzn>JD|*m^Ig z?ffUo{utPE>+B}xAcy*PGpZi&geuFIV)tz~0wHhuRw)t~;90QE9c0PAaEWj}{&hk8$k6Jskg~ocTg? zSBX=nAAKRLfLZ5XR0_RnM&4pNV~1?TBjeqpq?o-jZE z<$=-8*L7%}>E7t5OYc+4@1t4c9ntN?ZasU>PwH?JftNn)t%|`%9MSEhZt~Vgzi!9r z%O9y|F#(S{~Q>9-ilMk1KMId;B#R7c`HsC4{VF^z|Vp4=dCzp zJg6tE#O~2$f>8G|)er9ez_UV55)DNw$ z)Nip_eyXRwDf+6Mbh472ua44An0`lY=Kkl-j7T1K*mioWy4>C`Cj#_S(zS=3z3=|~ zVDMRZNC)yc@bFz|nhgJMJf!RWuX*4^ZajSF`v1n`e~O3ak;db{Ka7Xxk;db{^=IV(B5vZs~kQ;$8nx5ux8M$^U;j!d4N(Yb=0#*?YzwvH|Ccm5`GKVdQ)*hMVnTv*Tbs-vj?-J@KPl;x{?D7n(#sj|3~8JRtpjMxDCMY@Jtm z=IoY{Et6HA=PfFKY(_9Si6>8J7k#pt?@74*tYZoX3?5Y1FmG;MWS4tkwsq!~b4Sgu z8p_>$WceMB$@TiZ=bd?sVfpoCm5V2jO+>?^CezfUM86;5AEhmGT4zr!nZwiViaAaG z+x#W}(8aob3ip^Mmm(!?k3BfbW@Y+s)VVm?+xX9>yv7v@zj?}UHy$Bp`AxGr*}rY^ zD{47))|@ky-^jW1KE-blHn_JjnHy}%4|{Nw&C2xOXt!$+X^*)7b?FlujleR z*Xm^d=J1o>6@GtY>zo#Tg_$4m(Rf{sequIx0g~M~qMsPZW@Y+s)a9M%%NDQYl%HpX z%4dc0*@N3p*?5Kb`K>yC+u-w2(X8ectDt;tM8Cx7V#HD+d0N>KUz9D5S8m1q)v*n^{NR;K?(d+`-| z#_vALS6iX-Tc`Z?;W0@zUO%-u*}rY^%jVao`28Mx62rA<5`Nf&qij~D|3>>)GpbWW&6Miq?hN!WzGqu_rNn2u;Eddz06xRx8tg zqy5Ia-!GiJ3H%8wRDQ22zXJ}<<@ci1$^LDNUp9W9;l^(0_{jI~ykqTI-g4Ufmbun3C@<+_ zC074N5ME*jZn9aK{u_Pmhwk^BrW{C}FI%DVI!SqT`$sOXeXUORZw@bs)3(w%t+Tjy z&;47?s|gmXDe_!F_zYG~q9)cdQ`im4?LP^A&wk2b27Kyod*u2tznOC6r++_0#%cQ< zE_c7zq(6DJ%LVPaw}d3Q!dACKo=)7u5p3}i|7HtpC`TdxA57Hj0 z|738}VL0c4KbznM;G!duKf~~M61)UVbclUv8-9PN>BDG#hp684^PFIc=%AgL7sgY* zsV)e9h}!4=(G<}k@{2fL5_Oz1TjevqKQyH_aXsfK?Ke#V-k5E_ey z?b?24d^c&ov%o|L-z%i;$2skD2E(Dn_v>J$!*I?8UzgzLgNu$t{zryCm*C$76CGk- z+V2FYWw|4T@c*b?h)V5glTm_MOTA!u5GpmuQ~x`wf`rzz1pHsj>Pf zxV0}6&?%xro3!sU+4fDYPy2na$~g@)=T6pN!R30} zxX-V1`q!YBmFt)Fmh`i~V}HS$)AiLmrf~k82A%r~nyLR+WS%pb?dFB(Wj-)vV^A+Q zFWvQ^xTmwuLZkEe*vr2cTLKQhr5Q%7_P-wFKRMf2qR zvC)T`C$ziiz$eXz2_I8uJlk%zk*xkB%dwHkz22<}C)6rIcL>@_OWs9kwY~Or2`kMAfQ)$kHCqffwQmaua@o=QL3`Y6BK`!e-^$~g^kVooq3FCEL>ZNgiKCxwOUQF3+ykJX$&<$s^8H$K@{1|EzhwG?_O|y&l|j zSe|lDo-SRT$g_5yDmoJVoD04#!EXT*9SP2WEBJE>ejAwR5c`tH|Ij>Jx;0v2d3*GI3T}D)6qx7`dD>&@JDO*TXZo}IlhEWGr9b<<>wTg@Q%V<0+RXoYPLrUQF7F@!sjMJm6e#mfY4(e+L&G zi9F}vmvu<+e}IV&hqoSNIFUE`e}ah);U{_UzUIMYeWNoCe}^*Bfe)GoAF7LjTOPa* zCOSl3^57HA1Htoj-29L-(c$#B_RG=#37F_``dbHO^|u}XCOVw{*5gwBnf|PG=Opww z$M*CGd*f~ESK7`q`m-cMKG{M4)k@B`?&L=Us zGM6{xNi4pzYrD4|rtP+Tv}-px7aicbZf<4y$T+#Y-sM&6kzl67bJC(|WqL>+)YjXK3EgPBCpQxaLjkLUmDa&70O* zFwr6M<7e$hWc+9?_4eAj zpYOH$ensWRA*(O5ZNFd9dNtImG#hQ^M$X%U=&IPypIFB;XA@Y(R7i)e9o~PH(g_MboME?Uh z`Y#3(9f|&5Y6!jl8^J_JqW|Gkf3{!wZW8*OV|!$;ll;4~?fj!(`BeVxsDHT>b=P=1 z+wEVZ-YRyvx6jsQ{?H!8Ot!f7Qa#F_@4uSl&ux@T3~qG!afi0w_y3Z#ALp&2<3^WX zw(iHG-Ir_qDVXW7{NbGZSh;5+|8sEBk?7}K@S_s^0Wi^#;BOnwbl&pgmtdkp>`!2R zXX}1mLv#Jh!(gHVA0&UK*}7kF%b(Z5M2ESwHv%S>tC|>`@Pnne-Syx^44cfcDwl@^ERe&Fa(dC||$&2yhv z@h~5!ZEyWge>1HY`8e(Hw)0WuF}eA;gZ^e3>-yGzCr$73OvZzov}ayppk5P50OE3`co&$Q>HBs4ik`j=^^NqaVA+f#n`-K~FY{79Zk(mtQ@zT&j8 zsO4r@vf1x7n6~8e2$|=J?tY}o%|bSO9`HeU-`eh5YQ1^Xn_(8(%#VfO<%-ADPqv#{ z-E*I5w8u1w;pwjZ8Gq?tZaOz<|MS2^$LTJAIH!GYx-4nG3&Bi>0m;AV1^Fwg!Pp+m+bR_z@y`0g1J(%c7^goxQ{{b-3k?4Oh)t{NaOuID+ea^8x zviC^-{kZM?OXn{^{_Utgxe;|g^LBFk@#KEuG^uwV`<+&|&HSM~h?#6L^^@&KHA((F zOu5A10hb>%EbaTFilqHGpC&pUu>6|dQS<9ZrzQFIdoa^s`NO%$FHYqD2rfDj{hSNF zGQpn#6CDnpzO&&!P4MTyM2FZXf2JRx?fauAq6L;eFM^2f1y3&X)h`+_x_UY_B@v#(jF2+c3mG&XS}6rD~rVq2aZS^nHX%Av1TTK0A`$^v~GMMNP z`%;hJvZsB2a)aw%rca|xbl`*L&&}$h;Fdq%0uvn~FZsi7#nZni9`-NO!}t4=D9Mrj zW%?3nUnXv@T)(I2Wj}v$Gl%2@Foi9rx9E)Fv(96t&qVz#Ywwg2QE4idCmn-<~6i)tU40>Im7QyZ0J57e59Q9U?DzagXMO;Cb4w+(nt_Nc3}GAfx{t zFwv3de>+G2Ghm`4(f?kmKijXkd-F*Hq(|vjo|L@%ZQFTAzp~xD+fn~Q5U2kkwY1&m z0@J15)9jB~-8TCd+J)H37E?dj?wy$A(TkKzES_uDYPMl8{9nV;v%{W@~ z?B0b*p1lHQIxLSkCr|Dr>?Z#@xadgqb1ryt|91MDV4}m}Gg$8l{)K0D5#jIpd+H94l>}Vqau!q3IYlWIxxe$zzod5zzi@j zgJO|Ul40^FB^f0qDJdxy7LQVrk)o3Mf`v(mii-08-1oiK*)N{M%=PQ(zpiVaefIjU z^}S#BTKnys?ao=$pPyV7K3^Dl4(_&3yekuH#-q|h$cxgBVP3TJc!ohKecR_DpFd8O z`qG0~4lpd&xT5V2quqg#c9C&K?pMm3B=-d-JkR=e?oZZo{Bl3hd^!4S*l$-A){t`15Jzgs19kh&VPafv-tu)^_z%}1wn|yilM3*n6{lJaG zaJB_M$K(CMg~Rt}TX3K66(wF%=gNH4VsU3 z{a$d($6|2dkp3K`m6inizO^L~e4yqlaZnD=&pT=v*FydhaN+R$t?I&%zZ^_BJpaNB ze{5VU9qC=4STnAb-X{5bQzU=6pAk7;`oezF#&}jb47%~5oSgY9?U)-&?HDlY_2g3G zfzPC*;q~RI-}wBgp5D-U=ohB46_76^-xHX9rV_e<5|kfeo5Je^nC& zxBS77QsI#P%M_FRQ9OFQRC>2}O=7(deOF6-e-MxF-`(+&J@(~(hB3BMdhgkM>@#1A zKc_2ai3g60eo8xc98|gpdY+^6MdKZLjw;q}1#Qg^i}#1&k3eGWn9ED;*wM8Mf6NkV z_Y2xRWRi2{ndtX8%fpd&k#SP@!(W3hR6LD6zN{bXo?|a1uB8%-Us)ba=&gCQzRu^- zvtYu(oU3`rHhHrC4xb1A3uYXKvn@D>OqK_K02dD5pKZba=J7v)35Uno7JQe-{{ki) z9%mc;*@Hd)3Yc&>d_unAy*&O`FyRpUBv0SbJbiX)aFglxCUwGr4>V8TRTl|vdHN2R za7h0R%s2Z5`;OZd2tH8#`!1Mpc>WKR|9AU){(pf9hv)xT`2{!r55R;&`mbjF8T?xV z!Hxf8>V(7bPe>X6lb-)GFyV0g6ZSEFaOJ0cx>PtE|Aae?A6)rqFET^^LgoMciH;w8 z)5_ubiO9KJu>;LmedW&H~shsUQFj!46cz=cEfW51a&SM%ce3xb;sFQ!g7utD~l2`y@( z;N4X}u6s`q4(Ts>@q5h+!Q*)mJ_GN4WNXO_d5(X=^*QsxuE764;b9$*|M*Xz z7t_Fmqs-+6+r;$+c5{o%3^3!cykJ}KLpqb91*y%o$&4_al~jO|Pu`J^o^hm6C?nmlqp-d>^J>eDI)) z-=pf^7pHpvvOPgK9(3cvdm8^2@AmO$z9%Qb{%jM!7a#Kdp9B*Q&(F5tzw!9fV8Y?? ze;B^iW{n_s)5+>#Y z#bfgU=gC=%#P@ZH?@Kx3o7_{|dd^JF5hrX7rR9vTv|}!x@QSs~8ejaySSCfzJ$-rU zP#@p-s23l+?c)2s`uC+y-oI>55RSJkz7tQ?_`YbsL%{CSRx>jJMH!EQWmtM-qL?-Q@~u1TyVFUCt= zT(`Hp2v4r)-tN4(9NN*Lyf*Vf+TX%*gZ0Uo7t*ejWlW@9BroK8Rqg)-9q+AV`8LZ- zLC1Ugv0N8)T*}{BEsf-AsNMhJH`(83v0S2@@~povucv%ok_QtdcGF#6KBam2`Vl@a z=R1z+E-%?8uU_xv^X7JNT+viU`D%ge{WghTpoV4OTm=Ow}8dFjs0y@N7q=B0^`NM3Sd z$5qD8Q{=cKIbOAK+%fTo(7AJWq0E_I(oXiJl_ogbyfhJiG1p2-!|ThN_xSieMZNgo zF&94$2=M=#-}e4xTR9$c@&8=o|K=}z{C@{-92Q@;rT??O|8wBN;rZDXoKt5TSN;el z93KC~aHcE6Uj!2lk$)ZWIZ)&K)}ekrdI?N8utDNmcCeZ#xW)HFFyWB?s}+-RNAcKv z^rm-BV*Mrh{!8M^1p)_UiEn(|X)C_3Lib)MCue-6-AC!ttTSw~X7!%scO#<>FhmFPL#yf3~H6vG2dX zac2107JQ7y4+IwuFMojH(>;DLIDJ(9b=<$;cUsIV?<{ulWq*{I3$F2V$*m4m5Ar?saMEh$np9E&?+S!!I>_qsQ4U6At)sZMtj( z{Jm30{4;n&_v^ANs1pv)&$jSq@TTD4?DVs|t_Bkh z`X6};>qmlgr^1MT?xapQ1ebmAm*7Q)$MU{GbKr{~?Du7@lJ`y7^PYJtnW=4^PszQu zviYH?ocSy5?qHc~ZL^JQW%#Sio{5lqc&?<5{FSv17{{D~l&%-U&pY1Z?pg;L5Me;ZA*kGaIKLQgDFQ0AV8{$6! z6Aq8F9m9VHCLA8$l)#C1nQ(~w>z(|3<+uF!C75u~U-DyKU(JuaUj&Dle(Z>nGm4WR z^Ul`%P&}3&>y-P8A1V6&Uh-po_WZc0asdAtHF@md($Tl@4)H!P?AdnUprcqHIL`gu zf@95$Z@+@>xlmNrxZ?+MSxUN$Yxh=C$9DH|-%P#Ow$a7?BlX*{47FyrjAg>H(Z&5! zjr+0Z__)6hW*i;Lu(6!D-n=Vy?1o%*M{`ltJ23ICKI;5#MO;?sliPx)8d<)72(-j;vLIj$=| zG?bIgKVmOFkdmgoE2$o@c>jn>*v6v!d--|lpB|)&=1qBbFyT1d`R4-lPmd2=-juWd z;4{V5FN4)D#~q&Z%PC%VVl93-LkRd`ri1pDH~F+_(=R7L*DsWl)i2nIZBo+ZC-}Ch zy$d-JKitM-Q{B22X#F4 z_kLmSE*Fjw&M%AAFDLxe`(+`RahPA0s9#R_L((r*UUp(FewikI;Q2m3_G)PZc&%*V|iq0$~M@0z>gG$M_=Kl~m82J}!&F#kUJxTprc9^h7n=kC!-(g)T0SYg|t3uw8LElkRQC1^<@+ER>UsiyW_(V`upiZ6on;CH0Lfyk8y% z7u&dQAjj+FFR5R?QRMydBz3~^u=9&PPnr70c<+}N!HmQF^1Axv8!bt{{Lafxti><# zykPlr?eI&|vUncFNemUu#;MmylLb*L35Gw1xiC=b#U;foDzqIFg zq5LiAKJo&{uPpxuSB{`bd|ADdq$kz*X6p3JGb?nl^}R*sJ? zUnccXznpx6%a=*r7!QoY{KDVmupga#QNk~iI(ylPHGL-?j$bBqX_sHxbDS_~Kj^*| z%E{&zu@l>*q-pO;>Xb6?mmbuMZQSdZ{bTkSXxc)D`0@vfqN&Jq1{pi%UyWstU^0vk$|HNcmp7*j7Yl+K?5|= z{_2+s{s)2m_>9>}zx>sW?vk)b}3eC+t=ZaLu2J6V*?BpY(n@2HZHzPbaIN z`u;WHr;5Y9?8F*BRUCz%D!$$>Kegw$LC$F=eIAh`e!wnlks{|juB7^X+56!{>cy60 zoF9tR4`+Vj{ctjva2(_O!1IsfOTVvsKNNx)hxuWM`k~*sNk2r+@4Xhf7C)RXe(2vW zKeXpKLC@H z=fNG2i*+5%o*|Q+>Yt1k56d%G?8I99vRwS~ zKkf2MdyW(2nn=Zip`5IK!On`iw2fRtaV2$brS}Wh?kmK$pE$p8p%TBG%b}vqM-^QE z7hi$fIBWMe&Ta92*$8GF=9ew%mveuT^vhnZ|5wQM|BCip|1TNTo_Si2gW9X-BP zPx{5?K(9c!mVA-x{}t`I{$DbvJ@YijhUtobg(9-%3wBm)(KeA|$yC9~-Y=hmi*4_l zUn;+*ekthT{jvv4INbIB%A<5YDj4MaQh6Adaj0J^k5#`E+>-E1<^G|bv2XaL@*w79T)?F+9bYO3fe8oqr{z4La*X=rf<4|Z z!>Kb4^UFB(%fMrjez7^xD-f>5FV~1)_<^9S-CMr2XP&OS2)gS+5n26$o!BNNO?y{T zg@xWPW2hI~hC9DBs$UAv@qS^BsuYgl&M*A_f#bTu;odJZz>LHE(xQGToSyWH&52%t za4mkBDt?*LF2A&Ao~|r~u09lz)i2mtIZoT8Y41vE(7oO-bHT;78O|^Ft6v5!_I_yr z6OI|qFF#hl4Em+_%MZbf!~F7)`eo3|Nx#^f=oJXp;+OA>U%uBazqDtbuDk=frJ;zd ze!?%A>5ApdhmVe)dg zd@AJ5>W}rbc}Ux&Y41v^Xt4WzYUKuSv1y&N_bs)z=z5|IYK4t5QW( z!Ev$YEi3=*xf5%#_Z6}C<+kmW$(NGTUXCLww`vpp$ZGFfwAr9=x{_lKE2)ddczgd2 zE;hYx_EvRJdoQYW_EyO_BOKsjZxz=Ku=k>GChh&eb0^kf@26t#$8FmylPV>rz5j$J za-N&bUi6okNJ&@zQ`dZ?E}rG=MgO$e#G>;;6}Pj==ZnAN?L7qy4#CylzH0BqD--rs z9pbqYYwWE$0(+|x&;Mu3=X~p%%igL^&~yv=llIE>x|*&$8}S-z&P(NeJX0pIoXxVF z-|=(ZPJY`xZamKyGBL_?xsl)Qgv9@^-}2D!G?ugyq|w)v)Fn&3zx#rVPfv0F<~jlX zzT^?_Z_bsK16=*hbV`0*@?6s213Y(PE&jex{LO)lgLEFw=5LvVDLMU(->NRQHr9^k z9TU$bR^jI=nY1K_c;>)Ls`v?SFZY$J#HM0rFZT(sx7eQtS8)QQ9N=nih1y%ZJ!$Vq z&z)F{y<^4Ro7%S5^vrE9x#9myL!>10E0Fk3WGPV{(pAH}E~!hmczY|r#im=Gy{&5R zrT_BrZFU^sYA^qHKzuLTKWT4de)m#zE%r8wy))ak*Bw*ljPGP<=7j87?QNwE7yl^f zs>!}>>atI~y$h)qo0^@ycARkeSG~Q=l~uw4uJ&@AfW4RZOxk<5=T5A}UirV^svopv zuib>Edro_K7NKfc$e-0-=I*M6+9qAK$hS=m`I@))A#kzD{l9OO&HqFE^@}Rz$|~Ui zS9>?8y+ewE<74w-)n4ZRDw+SQ+MNGO2DULDRx$rqwK4yrf0~zuNlDY*mDCmIczZWc zFE+XPzslzSD~9;^GFK{xoByk9{=Z^;(%!wy|5Y;oSG76+mkexUKCEK?uiENu$g%%2 zcUQUjpZ4C~q5l67(LY@!Ho5t~+UEbE{{IiF#ZSWF=KpG&|A)>`+Pjzeze?u+sy65U zl7Vf_hyR48jrkw_)7T^>T@}v%SJu1uqJLU!V$u1(+UEZ&zv<#z&0HlMf=fPE+x&m! zg9&@9_cH%i%lu#6=KOCrc~Lai{#)G%nl|Qt#;A0)EbQymjlQm=O78LgX8u>7y7|A_=Kqq1y}yechnxSaZT>IWko5On=KpG$ z|Et@a|4Rn8F&|druj)4DfAp7}kdmgoE2*oV^!76USBp(<{;#(A|Ef*iUgk>WaPxn) z&Hq=uo3wW?^MAF>|J7~I|0M(4m=CL&|EuksS?$O+KcIh_m`F*}-j&qVTfM!^|J7oX zoBykA{=eEkcUsL{sT^+pueSOBngf&e?q&Y3mifQB&H3MMwxVIq{YmzdHs*iyPZJX< zvR}E9y5=))FY~|J||LbQZ?cK}#UoG>0b(`~lQOOymUe0`GUaM|n{zv~bF_9wk zpew22lbpTipB9@~bpD@g^Z)QUF20jb0fR$ung1u-{6G8$3415+W&WQm^Z(>F=l`OT zzNTI-dvy+PYyOvGK=Df_7MZ^o(G|P^`@FxoR;?Uv{-4Zsdd`Qz|MV?)i`#R(BCI467@%tq#omrj;(gziJ`?Ido<@BGl zoNF~p=|79>F%$XC{98fCA9Uw8^Z4(eTeJ2HEA!BA6pQ7J9N)Q;y5T|Z?=j%wQ+IuT z@^tn04Qsu>r#cRB&2Mg}4H{^r332j#flVmDQ3lQX|1PisQ{ zY{wtypC%`yNM5^=8oA!viytS8O;g?e%47=%AeTwsC%{`{Z3Ae^z^!Aja6xM|6`LBIlgcub@OCzZ(r)gCO7|2;b(Hh_h$c`&y*{`gu~{4 z=`Z{5&C8PZ=9>S%MBieuw=lF<{-@xd?*CHlt?Cz*j4T*02huc z+rKis~Oc@Pk9Qs^{Yzxj|pW$P{g~Rvfyj5_f55u`9q#PpuI=(Y+-t=jT zSFPP>_yp>NgZRk*l1y1DCMe!r?h8z5W)TkQ-@tmA{BO77H${JkJS8%}J15vm;wIL{Mx1y3Z<0kjKW`^tyiKJ9GCG#aJ+YR!JtlGcc^h#n z8PsOnI2N9=I^@q8H)+Sc%qfpp+pKYW8r+T_aJc@Yz2Y-H{%0`Z5c$Ndrjy34 z>{~u=FM|mOI!fGXI*SP@!7Xk)`!+>5q(5=1VV)#zg2&_bmbX2zmbm>};>HCF2kAWc zt{W!{$5)QNv2?5slpb$uynGG1ru zIM?(ue6q)xyM;sbkT^2!u>Vyw2V*o(h>OHlbQ^B=^u+@ z&C%Wmi8XPoIf*#(dX_fgSXAP=wzVJ1GXym!hH`T4huV(0yykdon>CL4;9V4#XA@jW zRd<#+=7Hf)^+9hJ$5M@Bbq}{6*7OG#j@~YQY!jdAGrj){G8`5kwgvb5De*`vhwoo* zI8&9yrwCj)M83qYPUBZS&Bw2pI^iHr8ovfHAtkuQZycC#NdE@bO&UMJ7NdDK_22*)@VKemZa%}L(>HDJbJ@nc)?fgZ1O9KQc5!#R{Oe(||* zhFbkz855EB%)_^kvJ4(TuJjT%4cACF(=Svl_mx0d+bE%EzS zJbwRh)0Nb;qk}_j|6fhL#9*b%k2M2xVXmVI`5!xE&27fHjKz;OCEtaInSuyVOmUI*Z5cBP|~Cyk#sN^R&$uKV*Mg zB=Km?VD>+k{=8_cI8iabA133G@#`#TzL}xP?N@2{9Ts( zVt&O>wRX%Pew8BoS>wCjuaAO%U+Z;0YepXX2{SYAO^>`Mt#*aA`NC(4{&F9nHoOp^ zetFON#nMWBlexd+-cXkD$N$iMRmiOUv*e}b$>X%WSKG>eO1qM3IwCm8?0pjaQNzRc zprx8l@_E3yJGqg*;UM3aS5Mv;9IRWChn&0Da&F#XzaZVTB1oUP0sQXZfDF#Ld+pP~ zK2PAFsf&Ys`R~G@L*Jld24@0+BdA@cHT&MS5PVHwBZ%;G?q2(Q@ITOhRj}`E<>1dn z@IQk;9|Zizh?ISA>%vECM8B7nBPeJ7t^FJL@&x`G^?we6QVyhR-wx78?nvN&qn=}m z+fHZw59}kZF@E~ga$c?c?>qi`gZ)$+(VsrZHU5tre-wWYoO=q&|Ec4T;tb$$1e1n3 z`^3n{BKE;q`<}^XcQyMWICbgT_f7s(=3lkX<2{4@pP9)y^QR_%YTC*7xQgThJEU*z zM@~*>C+GRlPU$Pdh4^u57bho*cTx_ub81&7CyF!I!Vydw?S*2@w$M)DoZ89B@8;x3 zaX6=TcJk3z?Tq5xz{w5q^VA+reiRoQIj@#DPVMFRKa1E$pQ&7jSNoV}l|PF21kZE) z%(I#&QJgUrxxpmz*O!imMeKufDs!*O?`QI3IGpHZ@|lN4ehg>sp4!{VFEIHroIX?Y z9Y4obvLAFjDPkXeruK9E#g0FU7lQY9{LG7DU#x!-cmej!@YaDBM(l%gYN3-~;^aqh zIHwjl`NN$2C|&|y?Box3@}oF?rVerZV;ujr5&P&fwZ!p{bNo?!6!xW1RddCqIgpgO79aYn=QjPM@izj=#b2&yCnepQ+@Q z=4X@RkK%RURgS;e@kj9n@EYu6eD3`c327 ziRc%@B`!NmziDaHFNW_1-)Z_y>uUNVmPwkkoZV3{&~Uvx+VNwSUM@c;ldxq zu?armH=Ovy@NUYX@tM|a_Rm@qv0r3#((HB8um9{9g*LI`ffq$*I!}1ko~V& z@lP}Q^`t%z`8>-oZ4o$Q75ziJ7xg{B|HWF4gBK=nk=rv!Jw+Z(V|=bR|z{|nMffMIC;y-?K0bR`z-z$E!S4ZI z56)N`^Isi!75EJB4d9I7F}wl12At~-bsNDqCh#WkI>v|hSuYRLee)7{GxZJZKgY6O z!Tz&0fwxl6{4e9Y7e_P;f@|Hben;EUY;x7PN*7`_yIG4^j`&HO0)UkqPH{St85|M0Kue=!`NuwUB# zhks@Ni{bc${nGsRhWRgs;}iU9{zC`xUkqObzQXx$qxr9Oc*K9J!MQfBbA0M2JgvwmyLfhoR~2#+W5EI#=jU&%;3=Y)^)M?#&C3=#{4h)M_pHo zZwx19(-s zKHuxdm@o5&%@5?K%nvafpTc4D1NkZQLk!2KaG3uK&HphRor#P2zsUR_!|^F`G5?c8 za{PAp^AY=cfO9;n{vTrgUotZEe;s*4T*N;0pV$W;`mYyw54F#5?2F;ZghT98T|Ht~Hb6uhHe~tM+hU3$^B4^(yv+ur}BKDPl^V>f4 ze}nn|KIS6zmc(uti_HH|nE%8+@X-Im!AsOW^{?0$!;uMx*k?HQ#c+IDH{9u0XZk%* z647rQ_$cT9MdtqpK8*Ok6rA~Ak1v|=-_{@iU!c-N|8f@Qe?7iv2Iu%9hT~I?JM8$P z6`ZjmhT~H>%>T>G|1lh$>#Cgpmz)1%I6kebarP}V`yLz^v9AeS=6@M~R+|4G+!*nH zGxZH>pZO2_z+t3_eXT4_YM<1oeK8!Fb4IsS^__>|)^JO1MMLXN*;I6j5L z{J+WkAH&hPj`?55|IOzA7>-ZtmOJ~_ntcyR`dVE+y}_$zZ!g{+9y?N zA9(2hHQ=k%KEtsuh9eWZ#XiHaFNWjOx;0L}EvDb2eIoj;2Vd*_ztjBx=<^Z(ZvbBh zzZ{>wfqv_Q0DPKC%cG85;<(k0Pq%?@NZ|OC<5oL9-44$2X{UYR|F93dI)iTq ze?#pv9Q$H8GV8XfeTHLS49BN++fBdvPNv@z+avnz0^ec&uWvQ~KRG?(|J~p_gVfVq zu)m9H6@X9o`qc;EyTI{Xeb+2F^>w?^kNXYv-Ll~L6b|!$zWG1KkIux!{6Eb6AH(q} zaZ&%*lMgcgKJ}B(K6FlFw~jycl7CBr;OVnN|D$u7xQKn30xq{C0@=UOS?m`3G9`vf zo33hKcD#pjn0|$(-})gD{d$7KapQhZU9 z(d!2>9G}7=*AEO|7{vMef%kU)=X>8g@TKAPrTYHh`3~p1;J@2Hf){}Ib2#4>e=>q& zGaMG*BEx@wVg#qIzQDz=*!=U{{Sp6ASI_(}=a2P6tpD>DMEX-#U*!6iSpPr%I?|uI zdYS*F|2XTu>ec)t9*Z8)f(p$-n~KgRn1Wp_kA zb#Pez)>!|SS|k0@seY8}Uuykdc_Y%Fy81Cr|8mp+)rN@v)M1y&ud@DsjqKm`)YX@| z{u`}7FQX0ZN2mI7*T2sCzd1W1pE@{9{|3{amz}c5QS!j3tFLkWo2~yl=}7-3aOQs< zKQ~!_UZxrLrw<%*eS80B7LvbQpZ@!ogUt1H8I!nfZT4+e{?rlEBm4`&-TD6=Y519I zdFkW+8T}T4!*Rn=thZ{dzSJ;-qf0&e#H2N>nO|;Orv2^7cCl{>%OZDwVHx=H1iloU zF-Pv7)Gycj3vvEs%AxlU>sO%vibQ|<)Gu}X%wJ#Nr%(Md$G<%b|4Nl>{5!JnuL4Kr z)6Dtx>)_v%kiVLG=KrU^&3Zlf<^(Q&Vg7$w;x97s7HSHF#AtLC3nY5viljHC!o%*ji=zgy4s2g#2ZPR!x3{M%*u5yN*Xhvmm^ z%a0gNpZXojFA~4VPaot8f5-W~zQ|9^()GLa{#nPn@TKH;l%JTT>vy~Oc7dP#i{WYf z7P$C!1tKVMSvQcB&xf783LF#k*b-O<(ZFNRY`UP}H+ zG5w5aI-l{eCeW8liZIEK>AhK){~x)HbwBXB1fEYl^Zz3^uGekfA?D=_7{N{IQz$#{k$A9w7(d< zFi8DE+Lfq`l)OArzlnZBSc<^Kj$v8w66%Y=8K0*Q&w>x5eu(lb$VaOC)`~72qB3JES zYW5$0OvL_X@CIl9GP9qTJ%;wTf;S<5E$c-pA|)?_)Nf+{LY8Lmm8=(M!52~A3Vt8! zC0X#r)Gt(i1^GxF|GkL)OTZT?e|8+3kSqMY#QS5D$W{BXLFSJWBF8V&mxC{L_OCPh zd8uP){|fMBL29-5VU>zV$x9#go7gXQF9(-6tRDK2dNS*Le z#QrtltCT-Gj!noFeqZAKu}S2r{aelco-aq@zaD(8v;PgVpO+_w_HO`R7o>h!#Cns8 z(3dOfH?e;s%X;vBtT$)DH&MR4Jtovob^QrFzel_d< zS#b6nIE3Gq)XC)$`}>3ED}Qzzn~*E~zQp@ulgQQhk23pDxjJG$`}K?hXa5+ppO+hk z_7{T}GQOVAxe1H z9K1yNv*Xx=T;ca6-XEJpuG-&V_MiHTi2dWhM>+eO%zj>C7}{S7K8Ep?``0t7R76T% za;V?L{&JRa$mbd088un(D(XwYUu9jF1+SsLT=^B`Bh@?dd=-5}uJHR3$FT{y!tYBQ z$0m`h_AfR2`y3XrzZty2*}u%}=VgVV{jK0l==Uh=MJhsHW~kr9{)H^f;194~oCRM* zeJl9)STD(fFQ$H>@+-(ks?Wkm{Fi_)QvU2XHX&E|eTnzSCXuW5uQmHmn;fx!Irvg% z|2ngumlB5duK-`h_$vGVDix8EmloRDK2d zNS(GLV*eWORmz_o$0p&;p4P1J7yKb`fKEcj;XH!8n^e5CS+MC{)JzDfDBkZJ|4$qf=t}@qnApFA zWg9rhj5BtDk4xY?soxGRao7!Bn!tBazeD+j()d?I?B5N(Q~3=S{s`WHO~@5~!-YSJ zV-s@Ce)N_3zwhm#{S9gLi_ZTIJL)8MzW z?wSSfLVYK2ey`BbEeqb2`p(L)ARnnS)1m$J5xK(eOB@#+yDEQn9GgV0#=pSqKlASq z`+I`tx%d~F{k*g@NZ@aQ2Te`_JMxWJ)IX z6|)pFzV>BZqP6<+z6?Hu`XX?CN7*ne3tmEfF*wg3HVn^#52JpF@+-(k>a4X9`-g*< zD1UYwn~*E~zQp@ulgL&38_fQ*e;BcU9QY__f0NnIOZYN=4{P`t+Ol zr<{d-a`his*JQz~sAr#C&GpHKx-57N_2tU1ARno7x<%}-1Fus4>^L?dSNMI2_s1rY ztM)H7`_G9y|I^S6-r($CX7=;4z0m$v@FwOLo-b)wq$2cXeELo7U&zu7F5|=EEchbo zTfupLvtdaVd@=P4m0v+VQvGWp_Adcnr2N@&Y(lQ^`x5VuO(IwAUu*WCdtD^{%fXjA z``4NMyi_l=e+Bq5<`=I2HLOw*DS7FheiQpwvMdMZ`d`E9EchzwSAcW*8#PwBqxtN==?XcgW1nZ@H}wg53`?_;brWf*$KP@^9%QXW_D2#DS26* zeuHmjXO=WL$4oQ3X2H8q-wC{ib+;^dSL!<}zk+E0Wi`d^2JkQx*X!i5cyU_k#;5`^$N3+gX5h?J{{@&F01ZT{g*)I#8Pkk?N zxM%jyg7>4oxAH5XR76T% za;M+K{&JRa;G8qgtjU5`QC|wahIL&QT=t7{2h4#0CH!;6(eQ)L>6`?P)({Ez`LY8LmyI3#I zf-j=J6?`7+C0X#r)Gt(i1^Gx_I5J}Y67WUJpB=|0@SKu|2A_u z_)_fW`IMQf?f!I8Rrq|y%oWrxgZ~enKG2uj>6X~Pl4UvguXEtYgd_FXsvI~n;js9u zH~lWUJQ5$tn^jJ~4W=J2o69^uGIK5X>LB&_T_L}`j4q?!I`B2%b8_Iwgd_EMZ4Mln zGdZ_Z|7|h-E}jt4ZzK46r{7l7kC(%R`fUQ=5Tw>j3;DrA{WgPd1iwB9j?9^xz|YHp zBXj0vr{50K?~;~?es6$par*5v{dk#LsNXj5twHKny+eL^*_v)ie7Cc_0iKrwN9N3J z;D_YEkqL+TZ&nA>ulPq1{dR%#{Ga6CthDLJ%g;jnc7yMP|AUYpJfq*N0DKqtn>lb~ z&fE=-k6cN``Xdt#)32-Pcj<3K{bqFn=lMU?ubb(|%gQqP&FZXrr=Iworw{aHX1ay{ zW_4ld6r`SbEC-HEI8smW+>tBs{>X&G^y_8%T^1R?W{C`b|EK!(HvKN|8PTr?c()++ zr2XPZMCi-MRF?GZ$&v@ojTBenI5KDT0C)e%LYp{_OgK!x0@H8EJ`w-rgZFa!6`Fp$ z3@r3tKk(j+51)JSK??kM-4gx!v*d%nn*&GYtbX9H<-m~%hv`>h`dx8+M86_%ng1pK zhM9i6yerhNnEFD-ho?h+dAXNviGD*^iok!K14rhpV(?`-aAd+^`i(RFhF%!aZ#X#5 z|EYeZrXMfc3iTTWK8*2UdB`s>P){Y$3^rj z2OsD3YcTzIIaa7&6?iH8U-*1!N?x9o(XR%)9K1M`AH$J3s|q|a{>5-)&f>U3#^+fJ zO}~P%Q<>gQ+P4aIk%VO}iLisTqnX{IF zN5;Pxj!Zbrf2&QutA8KSZw2@=r{5aWkC!!t`mF?K{(o{qC?7o3Zx#3o@W*rD$egtj zJTm^p`Xh4|#||3b4W{2U+amg{1z+v-+i3dna-~qeb>M5*|9XY;<>gDdCH`B_vKBmY z{VawfbJjZWujJ^DOgK!xt)}0#(eZB+_y(un8>Zj2(eZCH_(u5u74n0J`fUN<1im!~ zj?7t`!T*>8N9L?8PQRU|-*v}E{I?B!tJ80n>37}Oi2t^OzrpzMV#p63>bC=&`G3tb zIdEjo+7A9`4jh@Yc>Yh~+n6@}u0KDb-)``ore9+x)9?COp?-}4_%6nWyF-5PjDC$B zz;}b&FUF)%DuyEyj?}M8bM!|h9Hw74({Fg>_p6PaRc{?%8p)@=c|nSo17-5Bu?u)7 z_PC=bZVmb6Wiq-Y`jxO0gI}8iM`q&?@Jn*w$b`f6D>eN_ZH(wQ3VfK0 zZ@KBm%UweK#()oJ|2sP5mzTd}^cx303jDwvI5Hc@fM?(!73+`8#&J%+2Gei!yAl1W zz)PKeO{U+Cy(9Y7fS0rXv5&c;FKf~7;=ekUD&)WK;UJD9v#|y|a{Lc}Xdg1+F#jzw z{cegp|Jv9LF6aLo|1~Z){cgH6qF*cZP3ZS*C?7oJUkKg|zB&hv%*IymALqc4*|^Z@ zx7_p_b3(*_OTZU7{Z^QMV{VP;w-kIaX&G;=9rGyLog(zjfd||1bL8fjk+XZ(bJBZ$0>0exJlSj4S%G5&bUuZD3gk zez=FVf2cn)8`p!I#nLF=f0J^Ues7q5<4=$1w;7!0|MmZWw(0->$V)RiX5?=H-voa> z|G&fYXM{;#s*%CBf^P<&0M7GgWgQYYG8?ymj{@iUv$AvoM`q(z=f7R1U+HlX{kDU@ z;q=>W`tfpzP`@4E+u$dUntH;|TqZA%$mq8dd^z8il253#8~{KQ{gl91`2rXHWJ zeSviWc#i~*OgK_&f5W;Eyk`RMOnutvN507Yg^I}UkBC_sz3u;#dg%Wr$)Epc_77r~ zZo+38-y!g$i~RY2M!#<0_)Ozl0*)>*9GP%fe20M(-x!We;;#AElyCY~eH!s!Pw+ga zUq922Kd%q<>jjQaG`{8VqpSS6eMZ0D;P^!2TLq4;F&vr1-QrsVj;=8rnZ(`nD>D72 zycf~0KX|_Bx3JvwidIBd>4UZOAJRQakuy`2FI2d zUJPF7^c!dTP1`r3-w^O3^yB_^QzC{++>xQ9lG+ z_TN$9#5aZyr@jPy6zehI#5aaZ{V?ShO69LRDCm^o9|JyI`3;9ZhGP?Qh2L=aV>mV; z*W%M`_D{b)Vm~oylJkGDzt!yL&#y!KtEex9e>v+q^do=d&#_gS_@{=Y9DFhB25|Bx zhSyPF1uo-56FB)3!yBltQGU}O{uwt%>~8|EQ+~tYkKx#aT;Vqy{uqu;$W{CA=wSBG z{8_~Qh2YI*{~f)|{#gYP`xk+?!Y}!`1pV`Z6nJRA*u4;3@^dLT`5D8PP`?OV#-C;2 zoU!-YSJOI(&Jzv03k#aF0Y{eQsQcVpjr{%kqO{J-D+ z&xroZ1N|S}+c$x42vSYk!~fB3S{k$ z!^Q6Z#id`<%F{~oYidT8mW~`VVf2LRnp4JU`#lXo#~*hH_8rXss^ua9wxysuJk=MdVL?Myl7xlrEhPPF^f%X9rjUKbWH zmas_uek}WXd8ZjB^0;5@Y_h&bhTRT6G9vG5!r|q){=$1Ki(p?1`-y$C`EAzhE?(a0 zp*&*kY_h)L??HltOC$0`x5K?W*I#&hvk2BRA@4Zqj`i~LLwRRWZ#G%qv%-D{KOT|C zb91wg^YUDOk#`=8V12`WYTxP9_4e}42<7qn$=PO;^}R6ccgX$`d4;q)-OF?RMP4zB zV9e#2BJ~4U&hzq|GUA7;Sj;BtdsU`aaLBb0c|(Q6%X9sOm**j83l^T&XnxMVoVsE! z?@S{Vd6g_?ll85P$XgzfH;Q(bdwH(E$g5!yY*g4!{W*fV>%6>v1~vrgIX46y?|v6d z{4G8Zy`=55NdN!VSFxAp;qb8()BVm+*dZT9?B!XE*(1EYPJgkN`|Yy@n;!O4dwEW6 zc8#~!B_;M=)f%KrRt9OVZKtnVAEb|AUp}@+kUsj^NdN3#)3bTDea^>0`pQLcAX~VO zxtIR^f^=T?KJi+y_XjK%Q`7wiVUsR{Bla@i&z|P(b^43F%;U2KTN3tDd%sKFUEbb4 zHb9EJpRkxut#5dJJ?Qf7;6P;&-XF7k*UNMLrT*s*3$I&P{_;DA*~>EWY=9JbkF%If z*7xyH&n|C8-0y zAIZqG{=)kli(tPA^;Ca8P2JjzJR2ZI-k({_ChPm>u-~E05qX{^%r?tSOnV? z_EUL(pzgVhJR2ZI-kU6Dll6Tw?04v2BJy6R-5)aYtiQnH-f%JJE;Z5$)F;_EUdVgIkK2@cmS;pf<4&g?AtwUm01{hhF%%Dtbu=7`+OhYY%`aOi-G zE~A~;%e?JuOwSRH$UOb^qp(Pd$i0tc(a6h7t{pOHC@VcckouppNWc5FrG4bF&3rrO zJ0kbWA%g}LjvPF6&=n(#FTX|`h}>VYn2pBq%dr2~Ux>t)P7Y=VL!F^ z3F_`o$h~w>;YC+nYW6bUI~&t;q-|ur@0K4Np=_f6Gc1pcyj-=%U|q{TB}MH1Ba7(v zjMmtP^y7G7&JzjwMHgMD=f-09pIFRRYx`2zzuP@7&ceg|I_H@$$j=<-%y|o3eDJ5R zzsB<=>Yh!=zk1NnYe#w|XfJxalj&=+-U)e*Ob1-)rHCH?WO**BhifZ-_&1B_@|LTU zmDF>cYR(@+Jv8*loy&Rd9J5)u+0K+BX9oxAhRFSZ<+ZSXEPvpidnmZb_#o3=^__bl zb^i?e`Os@Cxz6(j_zgOarRN?D&oOLcLvwUoj!^!eeii%0H|FcK=*o7c9JxN|q8r#h zm-GHPAB1+O{oWX{pK}iJ0ZUk<9-HR;JJN5!l_e7IxxHA-*UCNjgs|ID2WGCrrJE~g zcVMKy?6*F3gg>7}WcLXBOT5L8a}N&tX%~@uCQC1EYdV}6_B(2*lPm2`V9|LnGF~L} zR^;?&5gqIZ)ySk?=BHysz6`1(FVpE+cscHKwpw4C;k4gTTf*bRxfck>7sr{o7gI0T z1)<(*FLUAC{uy~!4G~!6UCClLrnT>tVZWpO^U|X45SH^%c1Yn+{dDv7++hw=Lf2Q? z%N%@hMqc6N*D!#KywNOXQ(F6uj>v0q`;+u1=jUD;lc)3K+?ySCL)cI4yPo=CB5%N8 zf4NQNl~HdtrL`|NB7Dg^+g&dfd8I7Z#}9*)x5{Cqz87n0Kc3}gC(lMXvybBdY?P9o zD}5u!0eRnv$eRi_Ugh=ihh54$i+aJPDu;cDyeTYIPM*75ruMZ^Z#JdpO5c{SU*67$ zyk_B0d8ftXEu>zs==?A8z=Ev+^L%m?D!hUM+&!~II*?We=#J|kr&Zp_Q(l;_+AA3MV-cw*dQ+a2^n1JYM;dGcTS!k zLq*^SM$=gZ2VB5ofDvvyz`<9b;mcy`*-N@UNo=e~8ZqlA!pU}~bl(zQcWdr! z9Poric=w_IXI`Eg;Dq-G7HgT-zIFtvH9gLb@E#@{s@DY>y@dBD7Qqe+#i<>KP}kYZ za|4{nW1e-oTi?iWK##={dCc+6hp4=PF?k$EGz*rP|C^crn~(DH+yE!?&R{W{(#_J> z@0+OGWWZ$u2aOzg@_8erZsf>bdDLG$p!g~(Pdw2`g#QYbfxdMw-#F7$59QGBsFP_Y zx{nRztDkf(5xs|w9X-a>7QK(^PFvBP<4e}Da^lzBahS+Q@8&CVtF4;m(dG{Jrz5|h zr}FOE%zevFcHgpjT1=GNIEqoFd4}D`^mi}im9r(ao`#zXzR zsbJ4??z=uT?bPD@Gy9GlT~#^q#?tWbr`wERA&*UR}=GxIn; zlag+poYA54RlyQR;6n!~R;OQs{aS)An|_Z_f1g#Ve9rrk zzyI+G`OQDGHu2A-eEhuo(y}ow=Tsl&_vU+99;Bz}13x-Ru{!-4?0;&|!Swkp^^aJk z>hpWm=YVUH`aErI;-6Xc`Si;2v17+*Gu7wM@QaUrMV06SKRQXVI{g|PFe=!`^!W?* zzqLx$=M~kb)6Aqkf3i05&n)_UczJbId9`M;>LbT@;-ly3Df+;VPExE+zXqM=2m6~o z|DgUaR;l_h-xIH|{5q-6+tw!jnMI%7L#j*NvA*gfxg$RMD?LRY_|Zv<)#=yZE5Gyc z`i%O2Sf%JQkHkTr1NS8L`PkaTKeOob(STC+%88?^#>(>!mOJ93_vwi~^JG4C^Sss> z;aAhaeqY)XdB62M#)Yiq%WxcVG#>}B16tAdQ~%SCGgpqS;?{y>@t&=RJ(D^{U%_70 z%T$ditj}M31*#Ow!J#yJuXkiWaPMo^c8AmUt4^-Ge?4*^BgWT_c3mRvK9$=KHC7>h zI2J#Arkf()ms1;qgEdbi4&p184pq$S^Tq}p&wo5P^{$|kzCV55H;e;Z-xDs|#O>4v ziJSWQ6ma7(e6->0zJ@dBD~IqiC(S!8*!PFqf>WOhN(XBHzSIea$0ud*?us+_(?{^& zNNIOoknU8d{f(dPdBP$1{;V$mFN)x7&l3*czdF&M`BykI{cFSiu{`0jW7hH|`VNyk z;bBeJAf6`|hIz8>(Ag>Uz)`Ve$;5LoG*^dGlJ~D-?XIWomDX0q#|W1f4`^PTF~H{q#{lF?*q?3k;tURDEH0D4 zgv0ZbFoJW~U^sD@Cmh0W$6AsXXVe8_Ebhc%o^a4#<6f_E6Wsc^| z^Mu3qXFMct&UiC8$oey%&JzybpYe;lQ9Ks+){O7sUu1l^N8-*yrVi2LkZtktAsoen zpxxudY-nvRR%VTFbUyIogtS}2vd9$Bb|1^2G`jLOsxtW^?e1myZlql@Uzq>#p_KHz z+18HFv)>N7+BiY{=84blbNTSH=EFI>J=pyDQ!wG+7(vH(wu$#Shx&Lkm(DW|!dgbAOd~e_(mm+GgEf@dq|bNzZ%S+VNR1&HMjl>cs~yIRCz;{wv7r zPi)TI2`}{BMg7W<{tzm9D=jI&OcfAH^pP|i=N+S+`yMF)29>h zn=c2%R^rF~HXnyaapb?uo6+OC_RiDqqvz+L@XUTh{e02AgOi_YUY2%WW$74cm)PHk zPkNp^KAHD^M%Lg4cRnEg7oV}{ygdI}jptw=&-q7!!2z!Elx^ZU*vE7JF<{1F_*I6p zo9X^K|2S~r5Prrf?Vc_2PpoTzp4p{E8p)@nc&#u5kJB zJF+X2g?Z=C|z=Xs1|GD)SJQn{3@4CcV z#)~^8{*7V$w=o_hj^E|1roHp>eA!PJe|*unM$e1fysYi+pzU01nKMs>ZxM?-#>ko{ z-vh5!o;19^4CPjz&dc+O+kElWT`muJzMA9rp~v_<_#v2Z+~x9!ZSr6!hs+kI`@xLE z^5h-E3qAg0aN!XC@3a0fUN5j&1VtnrnRjkHLk*@wW^#ywc<3!F=Hm{_m@Pl9$)iyYmOhgZaWif61Gc zeKcZc+h`g zd}=wKylde{nyyZdXSPSq9|jEOV18upk?uZGd&j93a-${ueYfRT^m>UKr?egS09x!R z5o?#_I)k=5k#@(JqRDYe^0oV%pyP}G3_8B_GnOFe_}ueB#|>`=9bXyl4bHhvpHLE{ zxed|rFTW2uzC4ot--hdta1;j}U-iz(*&TpWsti8HTU)IP<-7z+c^m@0T+UZVyKME@nAI$eH z!r}R!HGI6siARfYz_0o72aW$tmBCoc58}}x9Q4=m>TZpn;1++jTZBV!iT@8Yej(0w zi*Wez51;@2V^4sSgyffK(L;XuCT%U?C#(%T=L~jjdzH%-69;We=9oz$KM&e zRrYt`aQ$143j4?MWk(pd*f;6FTk>URj(o|C7h%4%HD0^}UF7<}7vjH_t2|$!4edCj zPPcp%(sl>y(V6iwJsBtW-cKdZJ+rj~^=jp8%YMzw&^Yqq( z!HmQDvrV3q{mAz}3|u%oKXZiOq?X1};-VbzlP6MSUMYJ%xJ~m!;zDj{f60T^V>OO~ zTYt8d1AfVaRu0fOP6=_gl|%4Tlwb0o{QTf>>p##qML+sWk^YKD^Ptsq(+05*@!fgk zL2KVI4>ofi_PQT822C7&W9e89bOuZuU0Qa_z_N)|6=kKuv1eQ7*@^oqO6{-5w0;BH z{-HF@hb-4WwcP;Py7O#pm$)87+{8Ch(zN%bYG-hi9zV1amsat`Ko{q7jdS%OZhmNG z?pBV0E>Eg7j@3PV981BCqeJzzeCNLpez-fRE(ngiDdxxPyy(PQ{CJD_ab(<&fAxMW z9ABBkk!|{sdiFS7tbCdjv{$_^TO1TOSDa zy{|FgRdu}w26=2h$RZpbe^Bumso-eCf2w^#{HKN==lj3xIDG$q82)f@X!ltD+c{^( z0huonx8EGi#}i@Pwi35@ecUdpBx({ocNbscxA*&Ptq()DE+Zj#{G=Uoc`I|Flw|z& zG;kg%=k#ZBu0E6dt&?f{9_Q?AFIdI*hppd#?Nj1IJX?RN5~A`N{q@Awzky2(UUvEM zw#L8lAs>IXmE&d0uLX9z)99}!w*CX$ICQ^Uz??^ZHEwnN7f5`BgZ`2~3l7xyHl>22 z;_>}3hZj=x{Y>KfNj$!P592#vVr?wMd$t`oD0Vy5QD^1{i9tkMGH#OBVh6TKk(l{1 zyMJ()?sxbhEw-_k-6yKu@-u1OZ?IE2z;*s#aI)@~v#)gf<$~kDjYIq*MfR)NQ-b4S zepzsY7oAw+mj!wFWxX|?S*=NHa-$%nZIc)zf{Ksb(bezE%(bHCyJat4@jm|w55{+IgxSAYwL z^#3*M(fF-PF!!3EOWbb-UbVzpVkX!B7bLF#XZ&_irFm`qMD84E=eEWR-JdTG<*47X z9B*hljt3U(<@)~u>|Nll|I^-=mI2;IH%o_7+*C4fmlRM;;8LQ!fG6kM^e;#x3-bVv`?zACG% zWi4xAU34w1VyCEU2YXpp{_k_{otgU$@zLk?|2>!2Wxg|?dp_sfbMMT(Gxuc19nWqp z3RKtIHbSOc{KreCETqr>!t0%!*KzKn{{Qp!?$%qOtBUkA=ojj7tC@%Rln+wgX~Few z3%Jy+#@72zt#=-`7N*~@f2(lRSikL5zvYb!{KgILt%k$&yBCf8;y``}xNwNP`0XwA zTi);MpVtourq$a@zk62v_Si4@EhWc#Ej+P*^}J?`zV+!y&o7?WQtmnOlcsEg{-wV3 z1xYgY2dQ9I;NP7b7a#1f{@tbiDd2QA{$>AG;n-pQ`;+>&V0qx*x4;aC`Zo_fTz3l! z0{QR3g+t`=Z{CIK--7$=pV$8mOslsQ|9&O@WrAj*L!L{A4mJgT^}OB<-4~IbU-Yk( z`eX^@;V!n8tR|;!^a1be98xDUAgU_;t%x!?*LT)ov;2| zcVFN?<5MYP`XA#Q{cqi~f&WG$Z#bGRNmlyi>(BMpz3cUg_n%$U2n-0f;=d8%zcV8L z$^F^>U|h*qID57}FZk8_Gg&vw8x}JE;{0CAB~$inQ?^0BaqpftP;pt03sP0J*HOol zJp7O+bsug0woLt2#iy(Fyv|Dp6AtDCGM>vmeye&W@Y{tPGaQ1qSbLPg-wE(bjEwTX zuj*yIsrroTrkodfF|u%o{vRxUiC5j+OG;9l2UhfDNlj}$B=<_r2Cl;`;Ta zTISII7_agcNxRGsFuseU7E67j zMOLlv*Fk-Q+EU-$oi(mAs<6~M3iA)^&3q!SAkw3JU+C*Xge*Nbd&vxOU|jh!WL6uQ z`u$SwJ9RG4xG(3vuG4Xk&UMj^^^Fw%zy2ltjvGk&k|eqJ4N}d~UK`U+_i_AoJuL0i zB9FgmAwHpIP;g#sR}Lwl_sw~Xi=>)l@9_A3`KTU0^grpBPf9yI9%Aw9_r|T_;DZNR zCTp0sZJN-}4}@0QFf#eN>*Y zn>zZ}zZ-}W+BVa^k3#&(*q!$xCuvLGC(=pZpXfEIj^3Y`$N0~C6}>C_c`fELwoU9r z*=(3^3G1)TdDY(4hHvM zc5u!kIo;&@1FQRjmwDca3+&%DC336{neYG5f&JBEJpZH$@E5#RT3f;4T}TXVf$ zJ;-amX{+M%LYy{*qjBpq*q#i&tsb7h@ebev*$xGNq#oXbwDBBPDPX-^T{*goK9|_tH@uA>@)ISEtKXEv9!f)aqgX5n#d>HspTYr9wf8ua# zUVWCur&#=b`}e2fJKA*hFk8P2Q@=A_cIt=ER`dRUZU333{RvWz+8>|6Vf;(IPfheR zh*_-_emGZ;wf?=<_*a6QLmZ#schmo-8U4eiJNmI14t>Aw>Kl!J3Bry1i_GfDwtl&$ zegxUJ3Hh;k^%Tp0z2P5qnZrK^e44G_22($RE~EO*1E1+NPT={)>Q%JgFTA{ z|Bo2|$H`OY)mI@e{rhp_|2Q0V)6KKL*D?ad-uIk*zep|q6keBoLJ=6XK<3;U%C&xEN{`}r;PlVHG*pEg~+)#AGvz-iOf+id&)WZFMYo;t7Q z{r}Sb`JQS2IGi@6Ul{-FHvYM=v*Vu~;7^(M&-YFH6EqgJ|BK+;)jwjg`bUDwLi=}u z?@<339RI}O)Cs?de+<669{v{iPFsI|i+|$ev3d0_i+^o#9%?CDA{cGD8lBSq`Atpz zrp|Ec_aXRhKBoN%GK$*&Q{`xU?qlGFRfC*D{sZ72dX3LzUYOrOkH+KJwE9!< z8gS+wk|c;pe~5kGlMh(?`7QN}!)epiUmH9>;ZR)K6b`-q=AUKS-<6j-ul@;nY5!rS z{o`=j6b|Db?2++*hVy+8>MVZK>u>%T)BXhEgzZnAefov?CrlEg6V#77i{HdQVT!}4 z6CC27Fva0Lz&qLc^IQBAhhsB-(fL9C$rgV*YJX|d{2sP`BTfD0I^#=zUvL@!2YD@S z+G*OKppdZr^9O?W@fwfp&33FYQG!PFm*|#$(-&O)Frfh)o8V}i^ab0D2JoRAA7t(4 zx706=pEjjlrhbzfz-iO`p|<_6GVLEHPo3!(ru}P7`^Vw5DgDB<|4iebg;~-0L7n}4 z#(#Ogef}2H{sdD*?LUFzW7I#Ua{MpB7P=$;$smta|1^wKC;TS<2~(W>6y-4W=ePJL z4xa`-S^XpOiW966p8xsODSwLBc%<@=9?ye+^*kmkj49!q5M+tMOOa? zBY(AXeafdz^K*GeLY~*+#>bKWltuDCdrd?6Yr&V=_FrY%pGEA5|9bGNIKNh~W&W{w z5b`W?hw?Xa{95pAwmh2Od~!V;&iw1av)J-(`OQP?;rSew_y2#zmfte}W05@4U&QfM z7T<00V;sCp<&1q>jeXa!h#uNk0bXS7+h**G!)w6HtbLCd`{HnXiruFFzi9gZHTOIH zmp+|eWBq@p@&6y3`AwI4?~5?=bQ!k9OLBEBKvOewUGF zF*K6jro5*9kDL0-Vrf|aN5Hq*`afmrABWQ?^0(Rg6Vfm36Nf(q{s{OAWz_axS?lzF z`egp&$}a`9{o`=zl>e0S8(jEZd3>6`-PV7nss9bm_f_&amcPUL|3l+{7B!>#~}UN1+UWBKnH``7r!eim;c{n(WMp_TvI$QPtK@*KNS->u zA^lg9j{j9RJMzfDA?Htvo9OE&J?_av*wB7?rhs3BzeNeYl=Gj5un~VJ@HYDVp+yOG zJ#9O9cJ%z=v=_lUc=G&5l6*hItCi=Mk`j3*AkX7BZqq&aeuhbWKO>RvXEgNvi8Y)# zhkk$Jm{k{bKQ`y1J;ggtD6|~tTGQA3HqRxK7G`JZcP8d%&RuZA93bAa5SR4%Su^+t zAbWfS>2u2OW3g1;PO2Z1;5$$w-uL`7dTW{HBe*YMKTJ*X&3i&s?x#7~x%PRl`&@dB zeKsEo#rIiw>$kO!)reB zLHLU)x5(&-iE#Yx{gd`=n(g#TsZH_5VoZ7pZ>^l{e=_c$^>pnw1Up|FMOCPD(v}e{S)PfzfkV zf6YxsRPFdE?Em_ml~`s@PF8mAub&5bk$UZi2Vyb(!b)s-dU|qNhCLrzpGhFW8hk@) z-R+-Vt9?)DZ=XvCkw!MjwWQK(_1z10zc2f8aWbiOx9!M1t~<^7#7-l7+~e(0{+eoX z$=sR!2Jx1v4qoeiKMU7DQ-q7fnGdqRQFmK+djg(E3=i>M`W$;rE%?iqqgNEAap@!ON zT;mPTOnK$S#Nr*t`^qK%`D^}aemB%k`eC5CzoDJ}7V@#)!un#+PWq*t6m6%25~uvW z_Jj0nzPGcC_dv~$g`eFy!Cs~gy)JGi4xJgXUKe*pdJg^7z;)}Jaj7YBS1qLQX93UK z*1TVjp`F)+PYw8S*U7#0%Eaw9pl|<}%$0@Dbfc49&eJOT6as z`s$4dQDOPjkiOKc`Kg%;GG}MG`dS_Esbdq(&C?EsEQi%!pDYNWhJMu3SI;)n&LfuO z)T^%cSLPE19hK8BI5*@zj8Esry)USsU5GXCqn>{0SD#PJp|0^7r9GvtM_PS@L#mEf zdhO!%^$4*Bel(!(oAgOZk!OvJ=<7%}W3*pzbV$`Yg73qZ&{X9%?|}7wOA#GUm>>%vC7$JCmHMg8rKCLV`9g<4-+bQ@}5<_(vh$ z`U5&NXu-zaYo#s}TP+Ibi2Sj8_F$QZDeL$X!KVpd|&9 zeXq+so?kM8^}IT}-Y0U`k#pu7N|EEav*;ul><`F2j2wNV1+hhnh}_HMD|x?P7Dq(x z7BV_We!-2p?{(RZ+yo9}SUVFq{wQ;+|IVF}7>mtaV8vCw2n<~+pU>|i^uC7tWaR%D zy$`%#t>;~Oh04!bm^~vaB0*B@s3hNFdDiN_*X1L4m~*up7TpIF)Pd#Cn3uCCYewG% zOx1IjWH0Eaa)xIUI5v=cExQSOzJ~{&wyd?GHHlz%kk{sB&z-&`H!BwF+jmJ$)=cL; zk_Gr2n+%VXy@%I!c82E)&ui7h;n@mS=kQ#Sm3f)Vvke>@NPdBor4J{Z49~Uj%#QA# z3O@n6!{J$!DG~jKN&NFT85@-6QQh|vlHtK;t#&%?#Pf-Q8$~oRCy1+1|31%gbN=`R zQf51LOhUediOf*@9DsH%6yH3m@=F%XU1)lu=-){e4(UI#WqeP-{*qecAGG&zQf@o> z@mS25pSWc1g4`h|#c~t-_v^c~U*H$%hwqZF)B2cp+hb+r`0M07@YDZG?jo{f2yf<; zG>GFLcug-lf>(b!3I?BQ6lBhvnT?LbvlIJXo;eR?qUTfc%LCbG4k-40PL{gJ@eg$0 zOIU**;w;)cY`Lka7tB^B2fxpQpc?&(;qxuwb|5or- z1NEt=ET~W6VU+(Ns!w4jxX~rYb=wI&^o5d77;Mh5_xaQt{nXXz$C>ly&R&o;(`kL3 zrx$jmthv|Hb}8(xvZCHstULVs;OE-d?soee9zPczO+JjSJ(rLn(RU14Y?I^kUG}|% z1ITf$Z{ODTOX=5dVAs?07iKSu&6tz9U^W(M|0wJa7Q`3|-(WJj)egaMLD$BfU&=~A z`+r2&?LyAI!lU)irHuWIi^v)|;W!mJ>@8(()!_*H99sAXl8?#i(}&?AHa2AhH%Y^j z&hOLb;*>sp#?GB@0?DM@F!Gs}Pq>G{*AqT$>#)qemsiT2N*>rS--yf{xyl>+h?@|b zNWR)m98A{%@ZqlxZ`<=<{L3@B!u~UI7iQ-exit2NSvmSpVH$F$BZpr)o*MPzl9gbd zZFh4u9hjJtH6xd6NZ+H> z_MXN*HjoT94Y@Mp7)J;FD;ggQv%oK$s|8h#YZW>r`HIa(ZVPfNJa6!Gj@&%qHEvTm z#_qytR!%V7(sdhhH+$YmS2=R4gx5Yik^YwF`QQ_i#gmHKZZFa4!T{WhBu6SninsflMDLyw@I+ zjnw}u@qttSS140R7I~@TD_Y(!-QsztJ`&cy>F#!5W&bbgKmY%x{dZyCowlyjzmzdZ z`@l=~m~5o}JdY{=YLYo9{h#qZX!AnhFwdp@Qu@Kr`Of*pc~iK!k?`3hdB;l8Jx$H9*6@INp%zyZ$koiL4{)^2%ekqoH zW2<0sDe02XZm;Kh;o{;)vT>bWcjkv>w>lzXXH&{CR!i!30Gwy2-G1^qJ?OR7`?4b6 z)P?$JoVM%}tKI2t8;4y){}YZ7XC5FpRcWHnufL1Q9nh(%v6$YM7JK(B=(8pX_IeD(oZVtcMhwq5b1AW~%CL96YOYzR_1Dt(i41aI(bo52fBzj zha%zVX8GBNzw>_s`D4L^BfuH!!Mku+<5i2;hr{p>g`c6MdywdAmwZ4B>$_M|_IA`8bkmY;q2yPX@zr-BJbfL~y6hN>od-}||? z_s~>b?HHRfj@R%jFXiAiep`;-eDvmd-Ae<#JkKiG z2RQph^d(8%OW-eKd#~5yqkumXTsRo(wO_Fhe~;aPJoADg;Rx`#iu1`Z+wSZaWm^76 z;okuN3tq2*0snk(;b4lO{OrTui>5IBW-*v>1o#qz|1QAUFPd-pUxlA*X7|0`k@>-S zu?$=|m^Uat`|uz6$3T8Lm~aI6bq2pbz}YWaX8Adp%DCs_QCi|%0YCG!BH>tW`Pqj* z@!>%JCNSX$@LLW3R)Di#w9@eRu;+J=PTqi2_Prcl&u-qZ`@QBye=WFhthMs&Q@>%i z2l5-igd@P&7yO|BzYWZA82_^`_=^F454dmy@;FX#hMgvIy{~$fapGlTpZbG_DZ0(t zJC*j>%lkxfys5nI+t|x`M3HcEZ{O}Bwhww<*5TgNxn2uXU-*lJBfuXs_|gD>Ol1r% z*U^8fJyU5`BmXy!2}dCRHzWUCApb0wa0EE^i~iRG{2yS#5#Y>Ez<<{wz|mKPjHI5c zsUP=UJvVx>CxZID0xlf?uhDnFqI6W9K`9_aq+y{($GNWo+#UM~l7DbF|{#;9bF=WV@JW$W1-ZKRs%X z;$xJ<>%s}WmhtzHH2J>Tc~UAklc>EMIG&jsf;p;sqxCyu4~ zZ17XSCxDMa{xhDx^@`$niid-r4xR~q9{3mF*E#-A20t4-2Yej(H$3-hZ|~#9zbWM5 z;5UO$LO&I2Q)Ztd37$$$2Co7C9XMk^+a8Ym1l0zXP7_dBOY^1O|)`oGM) zMgMa05^(9?*BSXEg6C3#a|{k6ztYHeK3?V9sr*XtpRN28M*hev9C?lv|HaDlE=TeIk@6f#W{lE5o+dwP$_kV#u zZ}n3~uFnG&Ir6WAzl7WoZ1=F`{2Fk#yxoo&rPz;5@xM6E^|SbWwwzxBKIQrl;Cnd! zy5;8@E&Ruiaroa?4&`5$X!ws`rTlA@pYdGv!oQAdhwvXSap25I$vf; z zQ_~)&@1Z>;_2t;v+}D4r{GmN(4zv8h5&VX%k1oA#lrT>fznuAdM-MkZ=u$oW4Yu~1 zGjFkaM4ovO9H!kFlce3xea?}GQ~HCpJJ)m>*N3%@+P#El^wJ;Xx>eG{=pVMuk>}Y6 zb}9cl={N8vl{z>wa2S4R7x|ZiMw!rv91QWyQ6jHk~_dgN9)Y22kTn2*itf) zJejuIj@)MEe{F0#&<9Gfe_igO>&zu{k(praoyzZ-$iGHe?n|0qZs%`9+286lt*(k& zf4U-bS&m(_W^phlH?uyy)@uQrjN59T=wfctg>!b@!|;D==YQh2ndHe1e=HWPLdSiF zkac3UQTdo_$-1$uL$Bl7*(}9*5NTrp92$vb-cmhDvr7S zlpu4hN~>%M{Y=)S*X@P3+P16kmXlY`kj2!@++U*?KW`#qBgx3t!aE7x&zMgK^IdpL z2ZQG?_)WCh&Wzv6E&Wq;+y(D!c)w?!eZO;lFpnrH(G~Q>jM&7KaT!BSvWwWqpL2OX zHH@o+UqauPb3~Ka{U}*v<@kNNuj|<5T#wouZ|8wyIR28?wC0SN{rZy3LcLYPV)lh; zDH+M4?DBGzr@IWCk{opP3rS5W^Ie@G`%X)YD(af(ej_O_B z670SP>diXz|Ek`cnPR9?xJx^o!Gd=I{!|ZwAf#Zy| zrGB(dUYf{$XQfdNS2^+tdo~>?|As* z%*S?pvww_;vE`b? zzOIv(6C2fOx$XahxX#FVQf~XfudI{1<9})W@&B7xY<5;|Y}ADGq%>8_e^Sp>veZHB zV=QG~l3$+Zd70DgI40w48g@)H!8sZ$Ev2MhjLo!}ra1lQnPc+5&Uewz`4hrimzVMPnoS-3jE|)wh|`w9kbqkBPa!AU15%%9WT_Jm&=s48U(csLbv(!0 z>K(2nMNaUEiG8z$O!l+1yde^vxn!}8YrSG~;knqrS#R6(LF5Ggox{VtfbtPfHv3}J zBC=rgv#yt7&mEpOtC?eu;IoZ6Y7gTd9KgBbz97q3Zuxng-oFVcBWOS;$lqo=d8}f`db9+VdWzE3;7|G{IjD*NnlEnt` zOR4TFSNTrj1m{`#M2^?dPp^vPgYX5_EbYY@PFt8HywpK$ljF$BIy%WO=ehD_a~xjA z$kNh?HwX*R(!zT$nYpkg;k}LkF zU+TC|mH8EH7Tg~FeQlW!wk?f7xwPa-w&nv92cIgZyPjX4fj{EZ|3B>im8|m|<?7VgDKeno3$M|-V)DaV*w`ievv_KU@)FL4@T@Tp-#NIU#M ze#_c{9G5+#Lyn`1eT^fi=;C=f*V*~I@b4$@i^k!^zDG^JY*B9FQAax=1>BeRoJYCO zqIy<{ENxxNydX@JOZ2Hj@01KZMj7t^!n$!z2Fb5rewMq;+L7S-mH(yO>Zt!_PbVae z{wM1qw2!8)JK-KcJ>K+MaS7CQtTO5@ZA8{}nzBKrfxi|s5lM0tJiuje;1(odw>fEeYM?rY~}riydUbTfM0AB4)AWhkw2I1 z0I&5=0YCTuWj!qaiQq}#r+IC!wCkc}_^3=c5)FUFnabamOO&pol`*EGQ*l`&uQ(t1 z6t8Vzz)yYQF!rZ{j|ZRVwQnETe=@jmFrSch-LkXPKkZRz_=j>#IKaD2MV@i9+ib6W zzkr|eWhYzy%fK%I&+$5J4(uNWE*wKG{}|=(@L<3{5==P2yZs*d8EjX29Uc$(DPK0s z@*e=74gQmta8$rQ7F;++T7LFfhf82OZR}^fFB6UczsTUIBwj$jPvLc64)33g4*6f> zMt)e7J=cD>RofZ4vazO&#En!eWqrJ>*F7Py1K$u!qVXi^$4u4J{n)?`_RB7^^3o5k zMSh^y^K~0nQO3N0SP_jEQF->MN6!}ndFBaa!ZFp>bH2fGiK!?1aA@j|zbjV3pXBxW zDd1lWE*uQA%FjOhy~2LF1WY&roD&56$ioAE_RAJq{_*ga!GE#Go3LA%^8g{H#>|b~Zhi5O&oh=N0AP)};M_@sqfaK9>f1%fN*@-|DSU z-afg3UiRTI@?6U*crHWS$8i@0@-^VXfxpx*>|^(F69V}SV8RjLTMWK1z}YXWvHXw1 z|1A73c>N~^{C9#22mVt2KdF5GSRl`S*%mARD)RqCey=y^{Gi`%1s9GxtvvhKH;5^^ zX}4`)!V%z)7@Y2DaQ4f#TK>=Be^cW+hKvpPp9B|wKaN zyo|Y`q#p0V_deSny~PWd66ksO9Jp{kY5Ca4-o>Fk%q^57z}Xi(Y_FHW4Ttd;&jkcu z5!44CmAzo}%lBIn+K*>-J@gd1b;O_#C$Q z1pXye0smf(84j=Kd5mj~;J?Vb;(M>H@#hEN?^yj@4=NcGiOVS9bFfDL$Kb-T7ygUb zGS4G!prB`aLuOa?h+e+;#O0)LK zzH%_HkovDZO!?vz^r#PONr*&vPJ-h#u-$m!1FwFCxm|#`5c}JF_&4J#<~adCjWZJ{_{9K0-OtI zC1aJu8MJKb_-~wYXq-XieDE*8S2+HsBT4*$#2HjFo=KcR>(dG#{JnVCK39Tg!~Ze(S`+7R*Z{}BSA$;;{u6j5{C#+?_k&~q z3h*nLYqtWg1wWbRVWXlr2VxgA{z2j#DmQ`;1;5QcFO&X(-zEN`>oMTBfuF^5tTs;j z=Yih_V@`3Ege@dp_*&-wlplwf{cD->bR9e;@emR{jAa-|HPm{sC}!RsJC(e`G&L z{vq)Dto&b%d}1R<{;%Nhs{E5iK5?ug|0MWBR{l97-}_ug{uyw1RsIDd-}@#<{yFd` zt$$uN{^|Xm`sX_J&kNxAP5p!K#s7UKIQ%bzqgVOgF#LTA9sXCrU$Fe|82&!*D}TQ7 zzX6V3<=<=gk2}-h=e${qPUZi=@E;dE_mcjzm;8q1|Jd*!_pb7nDgOuH=vDqN4S#=^ z|6}Da{NEb>{#QHpe-8eE<^SC9_kU6OHz@y?;ON!<`=h}J-U2R3?E99CoapEDQ2z}& z-l^Y@;MgVgTW8n(2mLZ|;V(KqDpQGHl5_tlP9*balAzHtiouTovr--+XGkb9f$ zNO1bbDfjc_CcqOo&R(y7v*lWO*cyZ zmKXUdu@Cv_g^v8mmUkq01~_wytQOIDux=>$AdWMasG7_+4V;_4uzqKOa}C$_L$|cw zV&{Cr=RO<;pJMPOd|V`yNAEi1ByMNj1aR7C=`pmA%%H`0W60R7?IZTlK1(J3A;8Ci zQ*ZUZ*hl*;ebnKfpd7~kbHMTcvX%~>0ZzM!{wk>_`d1`5{bMpXc8UHf>M8nHtakdx z6maZP{WFdJ6>mEH)4;Jy{WA?5{}lKRJ`)_j2wr)C!HdpzaOS}4kQ4qY{3!J+xy-@m zfumRYR~3Ge`jtEw;Z;T8Qg5z1Rrzc`^t>&VQJhZ+^PrMGo}1)vftvnJ-aA9zmzapc zFJ>&9zbMnZ#D$UvuVr3vhu5^~5%TlAdxTb|!nm3gfh z-&=Q`?yC6z_xs?sL*)H+)a}ssYSq4Q-_&(0rk`8USjid z=btb~p34%4qR&c&L7sU^TuP9djQX1ozk7NxldE?SwWQ#eBYl?Z32Nc_IC( zf%hYhkMxE9Hk#j(NW(`UmkLVyiF5B}PNy zMG~%re;oH+gYCS2496*3@=^ow8~@9=m2#fVmN$;#H;5DQrH*>MD_hnjByOde=k(!w z42E%hDEjvt8oz=1-xR-5J{XR}7~myIy@!ygyB;_D8n;rN#r@vz!g_lN*HETq1NHu2 z#;ue~9eO+U9?ibg-PWyq1odWaUwtw6li!4KD_%kgWx5_(@824?QqK5YKG>=EIQB)i z9G5NaobWQ|^xwHpy*i3p!5)0%oL9dPw^E)?xnb&6Ju z8oA!a$YZ0p72-$ya*>tevdu*90Cq9gJ}fo5?i0s?&Cz<QLsL+*6s?ndr9+y4jA1{_=WrR@j561Sq~RT*4jljtiXml++^PZ5VQ zCyE0puY~u`L*r1&Ymm84WlVpnV_$5Q^`rNeLYP3%T&nxRUbC9JliX zweJr0#m3vng55#A&sP>Nt00QwP`oCJ2PyxPmNx~ZUofU)i(h^pS+K3}Txxk9c6bE8 zEs6&zWUfN_i02XZv4Ldj@CZChJ-_BK;z1VMd5qNW336q$J{!b?5VxVaRbI;A=dQ-* z-t03S`M-nxC6W)~L5SPX*b$YNGCPppBIfXHGI%Z_`d=bH;mUKN6hG`FqmyLH>_mQ> z?t61~M*8KQ5aoZ5C&UDd?Lr+qrbco$=8nuDP+vRwA(z`75%>@_aK$^Nw)r{SoXv zhqqolNFn}&+a!1^#D8M*&tzoT57Ye9BHjv~l$Gx{ybZ>K&<6@%isBF|Rzi?&%=vUnT*L=9u7EfPiIvcJ35koS7;WMrz6Z4|50LT7#9dHcVaYtbP3~=GN#PVOJ{2d++_-BI&2RLyNnj|jbseqsI6*KJd19nSXMBjja zA-Hf5FQM(rKK9F>cN+h24X+T60B776oM}}Q7vY0nZn))t6BjXK;ey=kh4bV9*QW~P zDi+EP&#}$js>Vh13hcNRTy!n9c3iJ|2z{`2un&ikxBWokBHp!e1r;}f3&*uqo_*}> z`D!4)3QRZxJm28o1~~h082+Jlo8%qYIN&b=7mihypMCgy{Se5PfeA-|S15jD*8pd~ zqR8^n7bJBjF5;MgzXn`5$}B(o@F(^NVxuq5bPId2h{W!Fy{ez$@(B zL*gQ8N13>YJ~l3)g69UrN@%=<)|Y+kUEDpe=L<05c;D({U-13`E@QCaF#h_l!G{Jo zCq%^;rXIvaXp*>yae;oy6Dy(d5)v2jG>(wCh*5UkoHz%Km5_J}v9GeD@-NA-{KPr< z6^29NA`Cxq5&Vgz`jd5djg=6fr@h`17qR9|8#hqd790+VmuPnp+qSxHzvh)dKl+p- zz>hFEp_GRI2$eDNV&5@p-e%N5J3H;7I|_JfTuJ0=%EW z7Y8`{Dv{Cpt+rd@B02{3>jy3zTqD(g$E$tvIwWI1`(m@=QvXwwzbGN#AIvesVdUAT z{fiJW@~40cN5Fr&!J#rZ`<22WI0ttn82(iO|Jh)|VdZP8Rlb;JH}b>5;2k{jr@e;ZYWdDA-S!y)zlvoEiG%li+^I78}s-n08o~`>5 zFClRebxmzt#5d7%eqtRYUcx+wXWlE%>6>31Jx3?jL7&e{TtqF;;N|@b&G$ud5yU!Z zyoAI>)SZm}w|SnJ7ClcS)J9&Jd)vp*1?x}36)=IONk$A*(JIUddd$75Er%`q1I$MR5_tI%vFv#6{GN1s@8|%ag+Xa~JqV z0d%DAl@$a9(@3Q^>QPclw*kne#%=zbDK( zY{F#DKbb)a{wVp+^c(tj<Pi*1H?*WHb<=;2*i4s>5`1gJAx2^nVM!t8lBmWUN zyej{Nk?+0Qk^c<*ee0iZjDLE6tp3q;|H?1G@tgYR2gBdTiTkSj1{}S@U&WoqL($uYj6G7XD$ZHCZubxL3f_T?J<8w1@b|wys#jGf z@HUp8-Y)$8U)6d&tNhq5dZk}iB^rF-8gScgRZQgJF#0*CMgO27QM)0dcB%fpM*kq^ z?`Nv|fHN^v{(**nkj8^BvlQ9BWb|tNrWpPqLmhtRT5xFnYHhsCkfl!j1}TT~zkRLY zAM#Jf{*%E)FLT+dnea2NoiabVE>$rBly&i5^zW)U;Lm~oC0hTk;zmW*#dUp}YmTf> zpW4i^Zx}e&D#hm+eALwrJ`x-`UB6xg{todG&pG%Q@L?Q3g6&wgl$~}@blu~aiF;t& zteOB$*=e6e*JX~GxCi9xq<+Xxzr>Me0;;^o*Gc`5pT5?SpKN(YdYUvoqHQ!TR80ZT zKrYqdY0Qhb`O`gVziH&jw*972j{d>7eCRPG!Do`ESo~UpFB$CMbCkohPcAs^bH$sq zkIb}1ex7oe_E`!}`z$?<_6hJs;M7a~e-$|Gvoy!y&s7fN|5f1lf9Ycmz7(8xk^WIz zX!Kv_#Pd~M1&&?PKWa;j{uRki|F{+$yHx*;M*oU64*&Jw*romZdT{*1_hcgf+z5_e z1g~pj@WQVgd=)ry!e3i$_)B^_cs@9KrGM3ygHykf`62El_5+uC@8vydeb|0Td_;N_ zAF=K^u3ht_vBJc9y4Uns;v*W0L#V24C=TJ3k{jN<;n~bdeD|R^4F1US1lm!PToV|JdEO|=FJkPM{U9~H&79u{Y-%ZG6(u01`VG=WSi&orSvYr*@o!9k<*0Hod#* z1+BM{6uDhwsRR8)F!saLBKY2;$O+Cf0Zp(KfT_Ym0P(?>K8B9tq&?KX%I2G$O$9?<@?aQdaZhdp}j#@SKmhy4S8 z>>=(!V@BXooe~ETqz+d*_9Rm7JNZ5YsK^~2+Td4z+CEyA-Sk zYs>{QT1M7~gLK%rc3v&=$B{c6`dtd*Z~~ovHMU7yPLK|7VaErti}920uO7(0Na3;Ym_15jC7i0SosTo$d8j%AHOg6xzW>gAWa4r0{*Y zdUmDTvf>|fOT0&rj^KUD`dj=OBcGBTlMi~Zij$p{IkWGCjI@4=i+?AR6Ro7^=fP;T zaLaMoUTiToohR7)At^VGoD}k2kv%szONa+f8a~#LBOv@U$YVJ;kbRN6lq|AxTx`pV z_`57}>@ENsWB7@cIMnWi;FGPa@Lo<9ZaFU7#Sw2pfn#?T*u^35FWdcl%FS@>Ue3Pg zkmIsl9`Sb#;)BJG#pEm#$HN6b6HVp?G~)Dr_7ybZm;1>J9s5_RtQ;_XcV)!iZAiGD zqo}7R!z;%3e4-J5#lZz6vOxm@JKXbK~LH^+@mQ|9hSz6XEQt9v4UfV^JfDPp;q)90C9 zDE2=}HablkJ?hBMxBW=kkFm7+_X~0_&zf;m+;wGJR9?Tww=W#Wc^6Sy%DD8Dr1aRN zZA^jX2!ldjagJfX}{B zq#-`$57ovdA@zkvw>-le^_9c7H`Ep4TJ96i8{OI|$CwU>U;PnTd;uP$(S2+=@sr?B zT1580BLCa&OFjQX7M*hZfbIu0-slv|BmLxi@*Tvba4DFWY_Dwa)%4`}N6B(k<3SGl zQa364y&f_DiTpR@1Jc7{bF+hM68dYHA6VN}mi;h|elj{wYM4`0e`Dkqf=T3h`Z zvEj&&#v5~_y{{HKx{;g27B0%l=KVzWdsGR`jsM1RkuyEo2#Y`ap!ciX*wP8vUy zP9U&RF^L-p(wOtZ`GME<8R5!}iI~c9zpgf(#C8Cg`FW70{mxzohkE|~$8gW|*8K4O zNyHtDIDbM0pBhO_JZ8{QiD&TdsJTbkS44#E?sfi@Iy@7`A^6N=HKxJpko_<%#unX? z`Y?}hY?1viEl#%A*S?Ig^l6tPEX0q+ylh?e4?5rLtU1pu;rwm{&v0NL@`paapxvEO}Aa#1k>!@)Q zHO#}LPm%Tg4>dPv96~1^w>F8ZhrK5X2*Pb+WampgW`&2e9-qh6L&x!h2imM`)SEh( z%0%_x8AQ!xp}1M6cmA$Atgn%UW~y@m}-x%wcMHcB{S; zdB*3O^{jpTQhg#b{`bGc-#3satEgYYa}k@4;E|Q_H)F2)e1-A%Kho6SM{t>o_xGAW zwBADRYCC5uXLA^Up!Q`3tzzg=Z47 zo>#-T%z9jBE~oMJxIGZ9x0QagRqAn92-NR4)T4oZGbidd%u#CY3&nrA-$=O!$@UpS z{eC0Qp~QaH{3L1ru&fCkgLd1_ajElPY<+iVeG|ClXmW5D&ndW)$a9LCXRKuW#;@7c z$k@mCTkELCM!QATQ zdCl07X~~l>laySZ zjeYz!=1=%d>RHSEevNQgy!L2=KUuH;);12g8~D-8>&?+d7EwEYu=SKy1|MC&eNGKjH?(cIebjGKT&(JMC)q=BAYyQ9INefHz3ze{ADWYR7?#O{1*e*vBvD?+N^p zW;p_!eZe`EO~0N5ZaCC$PYg5o&jHT!gIeYcJ#E{H0ZnhU&)vkn-;pOV_hP>HCXXyf zP6K~7S`Vn54$d>pf(B#Hbi!@=Ly`L*`EZ1$F&uM5uoHymE~8`=KVQ24El ze)VHBa~-XnZ!q~^zsvra`7Tm&+=r2D8R7jsS#)1Yw)YkM9g{vai{oAD@ap%pgYPYk z7@nRSeQ&9j`+c=_3EPK^jGxZ?DH<9g_(~9^{l@@=Ll2@~CVD1(5Fu}7C&e$#MA*_3Z zsg?70p{zyddWfz&uqGp^)z)y`!LQu}&e$*O7IkbDf7Rfwzl+)!O#c_Vc-F7n%)x@x z>OZFcxN;Ty0+g-DJwO(n&U~Wv1&7MjZjI#h{QFk@cN+ahzoSK48XNA7%C+9?^zXk~ zT}vXIza%|O_rwkc2>-!QeA=itwP3&*7)?6rB#{=I_8KSvf0+O6&uQ>N`TPP@DS zMth3i>#8mOisSc}l|$D{-{oCxvfkWIzT+TC_+KS+KQD0{KXGrR-|@(E>|;J5@g02U zB~0zUwD&}GIGZqaxX1Aiwi5qh~B zoh{Mv?ns_vel5Jj$!L=Aq#Sltct7i}?}P7x@eV$T#S%{Cv)A>*@*F#Q z;6?g`$3j6T*6Tb(`3lsWv{s6W(oQVxk*3R9=4(Q{g2 zp_HTQPPRQvkxpBp_TZQghr~^V>4+uvIhyE~42Q~7cS%QZKczneW1J9P;+DeHxz^F& z*Knx(KvRT!^hkc7a(D?fp}5!OK}Y`}a5z++>zSm4CXPJ!@OAJeWExEIeNlg}V;&*# zV#KwDsq5?ZIfK}L78wq0zhS0G*MB?hHw>J1CGIUu#KSk&9g!btI8@&HpxZJ>ehm09 z?E5Jc_qzQj>d(YNX*?BiQ(@{p(LP@i{t4tUOu)^GftKmM$>|^5yTc)IQ(@}dvdRrKFNhNEj1!uk>9E=lT8ne{#E91X#=y}07E@{kW=e%J2 z7Y@Zs4W7ce?#UgG@H76`!J+s)20wq7BhUC>hn$Y@n+-lTi|dZeOhtaZa+q=I4vXLK zT$iwg@yq!4euGcj;MjkMatMEzW;^elsJjOoy^Molnsc1Pe?K@J*dM0wd7jw!AQ=wY zH%#GkyhNVk5l>bJ2j^{=g6DTyzb7@8f;Gbs_Uj&#?@@MW%-Q4DF)nt^;KkAQowXX< zfL>XHta~_=ksnfa#KZP|6tb3E_m~D5mXf4QfvIMx2P1kQJ|10gO&U5lHFa!k3=|WR$Bi65 zE~8PSZVkX8A6ASWH!&#|Yvi>GSCnFn8nunZQYTD|O^`3O3khKQ_)!_7CP+zYjSG@u zW5%av@NJ`5qrt$Fzzj@vCS@&{$r4!lvYd>$GcHS7xM0@Y*^L^tjKyZi=WLK@)SBOm z<}JyQ+^CUu1oyhRzH``5%ysjFU#^AMm-q&*XI(m|j9>e+*$)_+ek-pQCP}$|WV0u8 zB7glkK`A=?HhZ4Z*VkXk72{`%ao()wdMDQuKAE!1@ z6Dlr#m`pyFd|o84ejU%Ta~k$T`os~Yu-Fj`WqowXewbQTMC0@NOTd!q+X0jKU+mx- zNSpYSixStd^~~efXEbPsX@BmEZQcF#%mLOr_e-sg_PQ$Bjh??d#cTZ1e$J?0Y}v%K z&fmx!|jyl-7`RfIvzxADl99+!f&8$uOIqUoMb(0djmX!;W;CV;C;Wbf2`t{$*ljX}Ri8JKw9(r8ldCqTj8E&4v_x&UC zmlH33vXvLT+^?;_Q{<5pxu?kJA{p!{4l{q+y&SnedQBA(xtGWfJ90bNM~BLZO*@cd zUbOpq&pQU+D}udSnXj$CzX5w+;W)ZfUbtUD{t@I?A%C@_cNf@`j@~!eN0-V8_6Bm> zkz=lS%pUu^KFNq%&})10$|L`M5pqIjxRXOGlAXAcTNc2+lJj6 zq#fSXaw@l>G5hFLInnVWhw0C|dCqf!^S-zZExj901yUay}I z&qJPfVl!J0t5)KtHi!@R+XL9Yp*8#1O!7q+`(8h0&AXpKep%#)4UAdqzYXn3inBv_ z4kM#mc|^})@EirtbMSl;wZjH{iZ4tOx$b0il6=v@zSr*rHLb zacpS8=;X)*smEwCI+aIsjDUyxwcYgblULgNbJ2eRndb|dL=GPzE6H$-MJ^vX`t-^F zv2s$5ezxJvQKPWn#QvNODRMTXkU1avpBRll8`8C`;S*iy@X7V#6VE#%$7zR5uwhb+ zB>ddhV~ZqT>pBHF?w59diJbHP#SL@7PZKXlWXGZB?Yj?_6Hw z=wA$WftEA+=dq7Yl@lHFkbBzm_cTWCd8Z#P1)Ch|k3S!!9yw%mDv#*Mfro42p4Ogs z*13*;#^w!~TF&TayceA+Cps8o`*A(na~N{LxSGiE8_9D*{fC~1w7KY19?|g!cs_%N zK7MxacM{SM){qx#Iir6S`{-0T(Xk4-ACRL@pY8m8#)dMmrJ?>q&%;7+bSjVNDCF;Z zIIj<$<$33{cIv+w>^d!H^w+VEPL&fKb;uo!ToQ8EIR4)Xc4MeN{ya$r7;uE=F|xIBgV^*KeoCdC zxQ6f?tCg}!`#w)L^A6+R?d)5f8$`!;c6oO*i+^@r)PNm>)d{t@}MwDDtO>7ynLx1CMe?I$v}lKc%~+fU~ALFS6d!8#W0 zwy_o1+lndQ#v1lT*AMoXY(x)ph7BKudQ4|S&&FmPr*0%)e96B4K3GJ2WJ_iMk`g)I zk#akwos-7%SkkeV))t;N;MPX5iG8pC3$#}yJl9zsv9}xLzE)Nv$MeTPr|8(o6U_c^ zBFCUV>OYSD-e8Sf{i7x%slTlL9^mLCsg8|3;9<_TXDsoXIri^`M1Oy>>GekcG3=YC zrv66JaSY#uZh;)<+33%szcbp%Ik2&#t3Q1L>#1f;mHH1Rqf_;Zj)CxWhGz=TEoVFW z8Ncy?Ng{VDd9dypj#H82I<|)~Va#4DC*=l`k1=Cu&;ko4q^0NuH5gE(+}T=I2>p$s z>umT=#-A^E-uT{jolg9~H2`0jBywZO=qBkLk$rCfWB9>;Ay;AL27zTTulq6T@A_CR zJtKv|eOyM$$hhHM`^9)BWST+OOivmSOPVkdGg49~j7?7Ei4+g?q8YgG&LU%j@`_Hz)B(Bh zUc=u7HnGpo#hyjvR4r%v$z|-%vU0+~#d^RBzA;JU7>h+W z$<&>(Y`_8JxUZRWjg`YMo2~)B0>9|2H0m&X9WF&f;;|$+o#eW?@ouhHTst?eH>&ji zME39XTE0G&SbF*w4^YRYrlco_a|N;IAu_g;jIDn*zxO=NcMean>xWVg#w2`dlIVMh zTtmLs9+OQXy1wMt`uh6poI&(GMy9SLqx&)Qd(RH^Jz(`oxj&OP2PaE?KHDXv+;%N% z_~hEhSUj*P{(P11EC%+AADB06?A-v5ND9v`vb9CaGL8?V-h1AK=Y?n;bu;7O#;5A@ z*!qcI-X+r(8+U5G%zvVPulUB5OB$=Ee4zgm%Gh~?`uYPE_4j<}d6#85?eGod?zG(K z+r<5ww#8n1Og8A-+@9k*>+5scfj+nK6P1yzzwv4 z{I^Nk)7rdIZ2S)YF;4AaeCOFsbUrX&pnfKa9OF8&l9YpeZ{UfZFV&g%z9YvoaCl9k zT{cOZnQ`2--*@aEIK?{8v^9XJeqZ0FCg`oykItVo8)g2U01@#^=2<)b58KxXlcir z$+NYbv129s=vKLF_`MQ2?ico6f!sk_RMH@h*U^90x#P9Av8;#6c;^^HdGYfaGB%Km z&Q&}YZ4K`Vz7raZzhX~0d8w8&awY7qv2wyuf*j}I-kXp+=$sF$z*ffjB`rB4W4uH) z25wP1Dk+C)eTF&@|`GeS?a-#Dg z|t&uHYl&?d;;D}spm#` zzli3)o0x}ex=YI$Ir_NRpmL&f2Xgegy?63HibYmV{IiR^6>}nEhNq+@rLpjxlyQFY zMXot&&nuM22IUomTx!;Kubf8lj~a|@1R zE6Lx4ZJQgL-+SLc{}<79eY0@vQ%w0bw_#s&9kj<}BV}X^-|y(L*Y(YZ!`(v5%GPIJ zlD~J4=lyoPsyR{nVh28nuXmjNQhBkTF*~qXY}|Yj{pEGe@9W_EcQk+4JO<2Mm5p4I%8GKs zk%Zj8k-O3Jmd}o^m+<+U2gKWf|3{~dpEx1x@8Xa1$g~0VkCON!mE6<#BmJUu3Gd*q zF)oPu+Xdj*O!C#nV0>rpxcvR-{&jOE_#jIy`tr%r2Eo0xK%$TP%FX9CpfBimQ^2V! z$(M6_GtX7z_r4~cclF%pzIXF7+B=+AH^66aaa3B`VGh~auC~s=pWnmV4&G0q>(AzF z%8gMe(+=}hR&7v@`K-fnKI}Wf^R8K7<%E9*c}jdcIQ}$EA?0$ltl<+~Jm)xpad02k z`)l@l%w|a)IL>`EcA6w|*O1Xo@}=(Vdna&wAAR-OTq{Ta+QJyJc~ZO`a!F=78I4-O zi7C9dkg-8|MduChUJCDE&%5r}Xq?zw0hX=hj9*Gs*2oD*DRN7Z8;aaUD<}Lnkgo~s zNoRmaPo6Y>oXjo4?kU%y%~fRSqm18SlKxUlPF1PIl3B-QpsGF_Lo5jWl@FUMx_N9B?9}*q^KMhu)dQH6_S6O3+a6FD2 zZL;rT zjIAVpv)J~Y`Mqz6=dDchIJ-%5K7CJqTK5d!0ro}L9(znSqKEm$=9jDd{EEGUTtsT|1Vi|o96{eqIy5$*gI05@I|?YlSKWP z8isX}I+&><{$1&LHw=sFx1|&1-ZFH;w?)Q2(e+<@Og5rl<_w=%Jx=|$wCA|3lhlEI zN&dc7=-KAfuQ%mBa_eX84eGarYnkXKM@j5yDY`{3ae{9BdVradzSLn$58d(i6?@(v zPjKot82RrlCFA5tM^aXFnR{~sh@Q^mmR65jzkwXLb=pE5whXj-IH&%&DXQNc%mufE z&m$sx!}<-u4z5*O`dV9LBkg`F*N(TOe0s+D>ZlJJDBV z^+~xi$OGN>tZzRxmvR%dtl<+I&nJGPIsJoc#!bDV>(rKu!5BL}<+7QQfb0WKs^@Bwuw+fe-)e;~H>tH^+|4z*DrGv40l(nO06X zW+6vg?t1~bwT>NAz$UtOjAZR)P%I-Ynog-5jNMz%P4c&hF2?2)@%g@8o_9;<=z6*3 zDlo3en#3Phkj*$MTiN$cOhfKn>>7?5(Z(+r+-`xenp%e>AX}XIV05>!sWc%Z2Rgh zs=@r%*K7F}=fztC)5pjI^fANJMvfXjajZUBAWk^A3>>_cF=GXpvGjym&pVcL;@IcB z<`?olp$oY_AG^lk{J;1qeq>zVg6~NF7V#Cf$nSmsA8qFyCsmQX{c0rK9tBYsT-P+_ ztRP4*!7wwx00SdKFe3^oihu-jU|o03Ij!NhVitxtWQI84D(af!nga@oIj@2D`<%MB zZ*?>5Kkr(fPjz>N^PJ~Y)vZ%iefu_hitCPXeixzZ6F){f`yjg)5w9frHG$8U-ABmw zhV4$KB^yWe$WAgbTf044?>~Ro2)*yddfQOv73Q7ulYVFzH@D;!uhqmyh+Jp6AYMJi z&C6GpmvT#b13jYlV2_@(f!U1zC1e{t;N11Y9jjG>+G8D&{<0vw_+V?3r{g@mNpC;t z-jv?BMWh#hp0t5%CasWdMEhR)q}@Twkz*dcsZqKg0xx>>w|qVWt9#gB%aIY@_C$0W z9=ayC2Jd%hbIo399Xbf7Hp&*FhEpB%3xcvspT^d)l4qqh_VJocijIG;yldF94D zI#CbZ#zVR~aZKCTMISZ?@0xVKJ-H`kdssaipOZ^Tqub;d3#45euFntQdh3?yzIk## z`sK%b9@T?NOZxQDeC{XZc$9ct_GIE7R`l2^aq?4u&h8_~14J!QBbmy8}KWDeGzVyd9^J zhJ(pT=V{0dLyk7&Ikh`jiLN7j=j49*e3E`@kPm14;$XPaISSl!!EFQXLjfQB=;UA> zFqu8PIGCJto{!w$kn8B&9s31*nCB)B&F7O`M-B4%EA`=ExY9Wh+(#J)%-DC#NY?|C zZ=h_X)${FhHR-=vTJO>1tC5?B9OnyvPyXLi?LU!N;DzU7g=9YLDtc zDGi(F@PX9zc+z!0cpuTu!@!#rw8t#UZm@cu$5hgf#B#!zirlxzv4*;2llb6Rj^j1vz8S>-x3TLpfP+Uhm*yoEgA(||XFZjFEdr9V-$*c#k&j;zl_sIu>p9b_z*_yoN-v7n=^8DUp)&b~L@Va9k_~9|m-IF|* zTfAN%uFAJN|_&hgi@ zj}PdbB7dni_&mTQsUta>dkA1DY8Gdee#dsd6?{G|8VaA+NJZvlzpf-F25ZD z{~rtj0O+SF^1Jvp3$)`D)&rBhP0?g*n1WAk+n(`089nn;KQ^Vc)s>jZkale~ug`Su zABP6@7~4}^KA&XX%8^m~?1*0ahVhUFjSu4FXMFqQ_6H*$Z@ZJLNv4F>5%G+B#&x5_|l&+SJWcw86 zgSHcqW6a*yGnT`zPC1ddPkJ|&Z|TId#!QkMvc%^YA{+?O6zSx;Z+kPiUpROFX6bx6 zWdvpAR?qVpMj8$#C!NEPn}po=$lVspiO(2fpS#N>9#G5zC?~ok7xzwwP@r2F%cW_7WSo89|jo%>%?_uIS$@OQQTG^+%s=R;U z_*zCi_L9a=*o(mH30@_5YXZEP!rUak_Bnp5skbb~6ZR_bjscIc$vIHUkMoNuGxPaz z0=O~17pb>8#uGOF{NM|~8w%bRL4UAbnX+h;{MzOCy+u9dDuUjlDeU(Sz6LzT^yG5` zJk}*sa{k@7-@v{F4Assb6Pc?FPuTB+$8S3tPXO=N^n4FJaNi`qwmE)Z8K%b*_ImK9 zfp@8MQ!Wqi-lr`0J*4p~D=94yUMwmY=F0(viCR1 zuT8?QM*fw#hhW$miU&Un-YwwW7~p+R`TBI;HHIwjatw6|!>UE6qgnc-8hk*Aic)tXA z2UE6p9>0Q%BW{=8)MKwf(0f$V9lY+~z3$wMOVaUz9=LCUpTBxNKlb-Ey<D+~=K}qt$2Qh$CV=VYA0>cbCgH$$cLnuW0~nsLF9UBe zc&)&DFrDvf&ZBJ9CiwZ;#pB&Xy(?loVP6a0zrfqsx!L;!c&s66&dcLh!Mu>RogmbH zcN61%IPX!-?clu)9u9hTaQ`2A;O_b5uf>>OItTsxkYNhlV^0F_3-H=GH|K9b``u3Y zwR!ybLZ{m?$Cmd`evRPy&7j^xg0uIihK*Kxo^#OT2lE(Z{HR?*0ghP4)CT>HYtx^{6$Z27RNrR=5gYDiw0^h%Ado0yra#V_QjojsiO9N zmKghg-lLi)O(NUmDCg#Fo8G?#FKpd}J;{88o~hHQCk~IN>UEw_gTJqt6X=ikOEs^P z&s;_DTwb!z*(S%K|E@s)law#Yvp;7CL&FEz^EQ#WilBF;UHcN+bGUQ!w|84viR!&X zd~y@^g!31EmbxDA13rHY-cjI<2Jio3ykhLWjdPJ*^7!@bR~mm8D1G?X8rB8`y+<`) zfpZc#T+a)34D9@vvbQ(EE10*Y3Wv3U;Rzcb-+l~uT+a(81$e9>YCg{6Rnd1))keSj zor-@2)9{2n6(8UJCh)FxZs9J$Jk9!~=BrKc3+An<_*XDJp0KwB?|$&Oo))Eu<`NjXM;D%xkdZM`w`V+4KcOJCin&O)>M2sm>y5q`1tm# zz~g#el$^5(k2S>9-1h=Deg|^?&2yG`s&2A!Q@w+%uE$e)U+`WAZ;o?yXU6unB)>D) z;f1Ex=98)IP1ef^qdju(A;R2 zQxD_+|5*PtVSTaqw0J!r9=(XHWh_XpoY>V;9-|yN&1+91_hGt@01u8ye;E(^o1)+@ zEzjd9>Yv-w4LBEWote4gEa;KTBmlMWm$n{0;bLWO@0LL%AjBH$+U?Nk~@zW z`+vh=zTp2JvrVb7yh+e6`2VS=CGBB6__k(1Y0s2}x9f81p_>p*l`i%vhg=U{5qJ}W zez~5qkyg*kT}ArxSWXyMA;-R{DKqNw--3R*l(L+kHy&k!2Mo~D&vM%w>z5m;hi*bN zRl05jZz_1(JGbJ3cwW``_y_S~tLJ&#NgCZI$DBL$PUIFMw<~hrrStJLttUUoYY+XO zh9{wRWnCbhh9e!5z*!B>e$Lg83i@L%W!GChuYab=dO2aRpFiYP#IMR{64RjkDezy_x4MKog-Wa1wv~{zTRmlytZFn>+?Lqq zY*W_#E0cL&?Z$aGZRdmVo+L^a>x*1aK5K=kQvyA)U!M9e^6Rap-Xqcq*`}OZtlA;< zFX*QYl6DSo(%!c7)TyshPaK{!9RDKytQDrt&&jpP+4&Cn-ZpQ`zfC0Dv=aTd$NFXG z7sR*N4QH61h=kru8T1$y2>;-WK*9gly9j(SL1v9ZcJTdN0I?;LRRS`df=} zCU4Ti-uazhQ#~?MdZsm_>=&!5ccm4wO<5QHvstW1*ToOSPttLlBIQP{>6x|_7>z9& zkiDRP8vC4fTa!^RuNc(dd{*gZQL3q0m zrOU6}()_93(D_BJgk&87R!rD|C<~e$N1vdrf8aM@IE!$l)3zgRlzvAjIv~1A-pq) z(sgW3i??qudA$NX$vDC{PCMD^>OGp~eNeXP9nP)p8jPb8C`-=;^7!tPsFMCGh~jWY zlF7UBPa_VN{?ftrdp;FUbW!a^F2c1$Gv6n^Ol1Amo_V7EGlBf?^-<&KYNBu3Xqwvc zYEzbNdLQ;La;)YF%)is{o%DkbvWI=N*~&P`1?975n08uXr;Q>%FWpJLZ`)`ZV`Uot zoRDq$sB=%Yi}e(f&)NC3@N18>#rCmwe1LN4W`B_j(t8W>a_KGapKD*)$9a2fled9$ zenPhCEc8wZ?5m^RWig`gW)P+8fjCcZ%AZ8MCD9YuH;;U8leb}>$z_`^aPFzyQv0Sy z)Vm@5kz9gg(~Jpjip@r7^~=1@VZ~N&)KF=IQR4)({&;| zqG|K;?F}ukYeziZB+B;Z4adKT2fljRa`C8W*lzafv8|EW#(5(l+m!kF>01N4f1+NU zhqZqEinMI^YXVC3kpUySVvk-ig~_N{%+HhtZ>e{CJ>YvZEnSF-=R z47=0kO%&LWe7T7{_D>g{IDKV!{zdKbIg$IwtL111+q%};fBI(Rdt0Mv*hX3*+w?B!;9bV6tUKje(!1X=7E%kniv!wTD;^(PeYXtgz`qt!on(fPiQC3{`^PttsvYs!u?^Ptq!qHw8l(5YwEw2dXZ~ho9*_O|bm{64=jly)+7b6m z_2lg9Nxru!nl2l9nq0Qo=FUC0b6_7nbNa3Y_IbYEzW$U;H|GVpAidp)?UHs4?89fr zHbt^wy7wK~W`98M-vj$Dpsa0-D7+Ji($znw#oO19yl$zUoP86>_cle-Wy1uM%QjAa zXDEAT6NeVqYmH46>BINNZESNKX@zXF{hWJYi&&rLzbTB{wfXl`_(>pW#N=8LpZ_DO z4{kC%|FSo2KZZCw=2KE#-LJHQzoi~jF~ELN9@iBw_UN(g-qwe#EZdCh5ozFZI8@W){}&6Gp>;rZ%yw5 znZBNScUzgizMdnkwqU)G3)1%@adx4;xCzwm?15vOBeT)(hqKN4Irmbl^!||p%W)x9xaZChzXEY+MJ_!B4)*~;G z_hO#CdE;+J6UzT%IHsGlLbe(6*vmcAb=dUpsF!{}P|$wyg(x2QWN{&;LH)6T_<78u z!v9!T^T7=HRc~V?n`Xr8fo5l-e`UH)o3R)5*2j?2vole;3jF^J{QvX~fgV{aJ@{sH zDVR>u3fX33oqMHAx=%xYG^0r{&b*~D<9LWkKYrgh>})vxMfp1rx5$66o#{V_d~aJM zTV@<&BH3maq5u29PJATokm4OdTDrUsPV-qS%-A8&li1mnd~aK%Yi34Q6UjDXUVn9L ztf!5OW=*G^p3Hw9Nr1*Yl3q?)AI#`Q6c^^DTu}a@#C^*6dVBDY!6oses`kcb$2LYY zWRv$D*=C%PzP4}bzh?}kY_Awmc*hW>t5;5o%`Y>0kauXR#|E+V98c_ObtCy`(hAvT zT)(d+=NQaGGdO3Ner)2uQ=DYqG~-n2NcS-&?_b1c5V41^A3w^;=It4y$oDoyX2S>* z$u?te^!iSLeV0(LJjN8>IYj9?wLs4)UT~?DViZ0?l*~Svt`b`(Iv3&amw%wIlLL9rR&}}PjAw55AlXn zPtLx2@*lCfdXHw*+vjYvf1-y!owk(v@qXfM`TZyxW6pk}m7b@G;y^#-g7T*l??Hcf zLDJ?rBbq)OKSsOe{90%4+j8>1*9X~!ABx*HnxVFQ)|6$N;alIlFqr>1|E3>&kUeh_ zW$V)cIpwb=P7Ul-Lrc#)#FwnD*ZGcp&Nh1$JwF8V{Ik@n55`f@Ua>dx{ke{M;_zmH z{@2M{9qUg9l=QQ{h;55z$QJLjvd!Le?ya)}JAa|<@fcI~{6v(lbp?7pBJcG;Pi*JR zmgIY1Z#qdUWSgx;&u4+1>#6rn!FZCb;ebN_%!I>F1^T~7{-cTkrIq?Ax;=*6&huvc zMm}c+7T_{d^ZhSzn(;R6EYh|7{xkjnhw$mMXlO7_s%})b&S4fX3O;4Dn-i8 z#x}lYa&97BGxs(e{{r`!?OD5h7fbQPvhw7&|EeMT@WruBk@{k0Clf7dg@1nM{&?Lc zJMg_`V|x#6ufo5FxOX1DnP}z0?@9E&-s|#v2Idpqa;#?`^WNHFKabD{9pj{r9BT(abaGr{H{J=E=xOSAVPT zU!cr3hKujt8* z+snvjKSS_3xgH5ctyqV=-#i$%V<{h=u76V`3{94VvgcZ&I9zHt{zds05l5Eg&lj@u zR-(5pGFxsik)l>((4Y8s%_9#H*?(CO-kn70x;DwC$ zl&&Y@JiRIZG2((iPjbD!K|X5+g5IN|<{IjW z!)u1)U!?zK;$yM?@Ou4>d~aJcQ?{&)^*@0An&5i&E-dj{ipEoE<{*K3NDf4$CXL_Kl%u0a3SI7R|&K(h5bb=Ai$H)XrJ^Q14wUvwq`V=t#PVX^{OJh+n6A5<6$@PQJIz*7l?o zidr%5J}!;*6muWL^UU+tB>kD<*q{Y})`3Ln_A6qx`#FZ9o> zKJ?l0Qr(7R_xUAXHCYAW<3D2?BiS^oD(3MrJd*qMnEz)DCnguD>^gxcoBI^#yMw$V z^Yod?IejNl9{W|(eNwECb^N;H()kb`(X4LCxXQ!Jn-6E^YsSl1nf<6kt6A0qZ)^y`s*75whLwBJDg2Mkn^y_1RF#%Pvonrxy) zt&8CC2^J`594{yOHI}z)4r$r^kk#-n(l?)Y$42`6SeCvzqPNw~>_{sVwcgUX^&?|_ zZMYBQY39fF!Ho~`1)OI>($Q+?dZOB3zNccZ;`12sp_tDAp8V;*LG_iy=NY26+1t3< zii%qQ2|nx7`ypq&O}$B8%=+~e(rSap;yk@c-#5hhp}zDow)SS9jZOux`*r(V)Or`^ zJ{ytVM>%UX<#pjcH*SE$2H7sVKOlZ{JKITz6z;4Pl{hyNWZH&w&u3th? z>;2IGVQ?L@$E44F5Z;$W>G~kf)0^_&CB7KwNv`7`$p6&p>OGqEgMBV)eXw(%4+*Yg z&I4w>o{sO>%9wF_K3%IZC|%zej(?%OYqufqv661O0lDPpipl}UROP<@k-fD$Q0{Gv zW?@t9wlR;xo%^C?`hDOm_MEhb59q4ZoSyFgi(1oWdyT`dzDumfw^CES_P}B<^1Hs$ z&b6#7)Cbs`hGP0n*V{J*_9sJ5_U}d9!9=VrNGlYzF2(*EV*6EZTX23z=F3>2|>q_UoY#xsT$#)?N`=At7AnkdL8jPp!EQ7uS~}m`e=iEyApo7ge*u;AEG#PNium?{^7*^)AmUA z^R)xW_qNzrsqJTSMXgVC?yE-WbyPcycKt2J6yEVf=?eY7@>z$}9v>NTqHWBn5 z)v}K!6t%|pe06bPXFtkvem}rT`c6{PGlD1%$15Wa%0Gr!5zDc9&e?f3`QEljw$zR^ znWEOC(Vv_@>Uz0}82J6#^GQqBh(rnR(!+NJwZ{Z{5<9OYpLHui?@_Ja9~ZSg$GNYQ z?|C$yMiPhQ_owCz@y+Yc+o>lG=NqPfk^Xatr+WR`TbP{_xsD(AXMBF$sWmo{y##a4 z?;m8>KZw3@id)!!>r7==fk9B>+Nx#-el)3#B%~WlXjj={y(g) z*E!if7qw>H^37?%c)F8%x!(l_IEC#zn|k8#u;KU@>3@KDij|7*Q%QLSv5 z7wf+X{qF^K;!&Lj~O<*LQ&36~KKWYD7^IpVvJHtcpzM z>&|t+&JQOz_wyU+^IdA!QJ$<(B=;c^4km|A(yqg5##py>q_~Px;Ko&)53@3&`Wsr+0O~f&EK^AI*UTpV^J5AFn@ZrIS5p2i`wq?EU&N zSBL`h*6b}PTW2XR*UV&oz=ek#-&b1l|RoBq@h;@nA(#ArhU#@EcFDWWcr;75 zA$|MtvZs*bkUl|F4K5a&>j;h^XC#Y zSC@V7B<=*M98y+MtxF<(uCBG~_0+)zLNr^Pud>fs{wyrB^@-{4Bxm1C*{N1${&n^( zq{kEg8t3Uv`tZfG&&}5-mt;Zh#~7H++(yv5(hAvV8v5Q!e_sg?+Q^^hR}84+so4b< zs6%A;eMD?WZyLnoLE>Lcs(S?|Smh;U=^cXN@hH*T8kud6ns_#v?=ssQ8;qv~)SDPX zOW(^x+5TXv4!g7Ob4|>?y+B`Lxb)2?dRrsSS)>)R(NgsNJJ#2R{AI*#5owfk?4RB}TaTGMazDHbODSv&uN!t5q zI~$(;CUScr$2`+|-&l@*okL&GD$;eTwi&>o4o{Ov{!K{z!yetn#A`9O-ZUO~rsMn9 zsy@F-E#()~+(0k(R!i+6JK;+3+&;0-+2~XBC;!_Z-aiqav@#oibDEIWnD{8p)0=ok zc-`OH=WO(~%WS)2FfV;Vy*J}?pv2^S6Kp*+N4z~}&k7C!Twn-OOeFxMzAEGn=);>~F(%?=hgdJO2ce z%+bQ2{pV~$J^BFq)1dZfP5wvL9@RXcq?*Yr@0?=J&XjxqABp3fKbd$o+Z-Nq((7@K zu92T&XzAOXNFRWo2I*tpKPM{C7qtJJ{V3nrMD!k!R>)@m;4<5_Pum|Jv`J|9fIR-@ z7sP{owrodl8pPueVr%i>*#>?3Z1mjdIY(0NZH;8xoX#em&F%z`+VuLJ)048TVrcZu z<($}TKO|MBdFTVa{UlUXH!|oOoZ&do*VNax;HIe1;cyFcJ@2IV~ix#6Twvb5f#Im40TIX2lIF0;c< z0gvM-8xZo~=j{#gIGcLtCPZ_jYb1C)$0mCecz+MBL)HWE^g-=?4)JVD>RoBqX+3gB zyUdQQ((4dBIEFl`kLkzqYygv;!-dHVg`9QpC*LmvDyX2L=^HxvDL7m?|>4jlfkB0CnG%Y*)4 zpA0`AB=--KRoY{)SMR(Ba_76u&QZ`G*HQjAzwS?_Mc!iyv4_-k`4In8y_)yCVjX%b zCjBV!vWmf+nhvms0s0-fuOuF`h;SxEbHs6~FXA<`^WxyTtf%anxJ>%y5$_;+pX>{y zk2U9nj_o1FBO%{u78U6y)DWA50Ue43+S8AKGR?Yy>;K5x79eMj`R z+8T>=5;D8q6YIkt%zcCFY*}D;0~Unq!MPc5J$KLb7p@=vV%I@)I&?dK{P2=fP6^im*f)1;>YVkd3aebCyc$3yAipm$jwgM13WmU{i7DC z8asU4@KNJM#dnRc+7r=Dh~`SyLEzoT{%>2CIc#8hUCqTO(J{VLP5Vd0e%(QSCr)fK$u;O*@)hgYQgy}9^gc={kY z{4lZ#9s^(7`5EN!^M^l{?%TkFb0Lp@1NxU%^-hk3tX~FEuWO7aT}OfU4tSki=7=uo zdT;JYlpSgHe81p_=MIYHgn_R;6i#dK^G7UB*KOdzc_SV?qh|pBei)Au*>xHb-Gs<= zoeUmlR%?2>%#j^~_P{68CO$|GKa8w`$H3Pf%2-~5pFeVT&>kmKe%wYpN{=Zm%^j0j zdz?o-bQ_*@u`@Z8akAz(m+5jqz=M4;Jbe(4%ZcY%QtwK;Lk~j^Ki_3?z+)U`BRAqv z)xUedgZXT()&s0%=T3}u=&hJE&kFir8-E6ROeseR>8~Drzu@!4nGnqt$D8eQwrC5N z>AG7mz8Uj#&$cq#FU-SlXe|qV8qhcIHS#9r>C5vQbMK-24inLPL|P$Rv<>?H5nLCn zL*`yyU^lIwSYRtzwd12i&pDbaj`+4i`+&Ej%am*zjK^Ba{JDX*dz#5gx5t=<9RC?p zv^#RQ2IG-6#N2x}=D~Bka?2(g2dopM+wi1|P1&Jmf_I?HblWmLUz)p;viq!_=dqNu z_w{;@<}O8!=UEmVg4}hnoa~%K)P9~FbZ(yL-mgztNJRCXw7Q;$bg?%-l;>F%b#a-} zY|tJrQC1u9c-CaSoG_k6?os5rBNse(5j;2+@aR)LFr;Da@e1|gbAh?i^$K`A_o=AL zWy&(CU!IG9r%iki|M!UKCYTQ;?GAk$xxvUyO#SP;35@qI3V2lOuNd=~7?AP#3_Lgx zBGb7R+}FY7dMo=iXqO)-f60rP+}ET(i{*szHFEr4YZ2?}@(Y4-vX-*<3iy;CU7E)R z`{qeMx(U%->G}ygzE>$42i|u9kKZUu)+Ul`VzMSD4ASnfrpR63GTq0fa`Uz`TvK5D zeA4s$bk8dSe_QY`2S0eO@4P=ywxz-AJtFN6W1U}gjmz{nBW(}l z;aH%T_Q0X!T{rWJy)Nk$_j%ic$GWHJHt^P@*Uh|r;rE+2OLooMgIFB%5XK(Jl_7VJ z%k(@Yy>7sRV*!t<((01Rs$^4d=P>iyQV-pPNV?|j4<7$NQ^a{{&v(*!a2|6sJbe(4 z4#c*W)VtE|uv3uZT(siYbUp(Qjs-ll1so7OX-#%e&@5D&9@p2yLot7AD~9F5#8*a(o0=ajQd)H<9bPmSH5Xz2jfQJsd%3~(t zF@}h4LNrgh#(>AOyNW&mZ*Fk?O{DAutLJ%KNE+QH$DB3qLgx;bzx&E%Di4n3*e}ex zg7N(ZJnXBd+zjv68~M9qkIOzq91K@FF9UaLa5*=ud^KHn%)^hu*9X~g9T5%$(@EML zUhJ})b8gtTI+hckJBbr={}W(@sw%YRVDgBU9^w9F-mTP!gW*c&t>7LEZVQ*`*EHbs zAY~J+p10#((r_Sno%bTw6}eW(T^8`Eq5O(GKFlT}62IjZ?I6j{hly}7Tk(-2EZ{&WBT!n=YT#Z}S^dj?DzqP1-)MVf`>*uV9|%ykp*awST-|3?XUxWc@sUbLz#M z#gVi-T>H6;!MitIr_Gli{mOLN_?h3@xR`GBHEDM^>!UTS7Y6Q>uG8l4irlje(BK(y zr9FdZVGBw2?dUm>ilmdYJE9ca8^FCgy&q$Kd&;sBB1rBaA{+>jbdq*Q9EIHNE;DF{ z^nQ%_Ln(`Y52#5k*DPfv14;%Z58<%Zv3<_`4)AAe(l2RHKXoSm`84t!CTtRuZkL zg~x5FpPbJ=oOba6yFcnpTDBh@=jjc7AIYv>1^SXpLi$c4#vUqxn}O$Cz8g_oF8V|2F|%H2?gheMF|Z3NizZuIyKqyBkOCeLE4| zglN8W-2~ov@V;}IQ)UG1GKsQFte)p_H|g7BIbqz5+-3AH=d{E2kL84a6Y*+4KEVyd1t9Sp|== z1i9tNaXxtJ4grtZlus?-(S5ucW6bbjL3^yC9=Z)rx>kYrJb0WBo_a^RzL@_KWqv*3 zc|1!R-6p3o$=>@&=Kqg4A3SZFbbSHUX#TixeE6OjSuv_=?C8@(B)1&2c6o#Pa4=ly ze8ssg8E_8;cXcpc*HBh(^*o<)$gLejab?Lrt{`Zui` z0}qY`JjzFPFCFakk4CV^^C^?&iAETa_R%p zu1h6yC%McS17kVn&jpuq9`Zpfm%OnKTOi-OI_x){qxLA*{S^K^=s9>UU_Bsi1pAJJ zwCloi&#xTiGH14k*T1UQng|!wlMd3Z3(q;fasu_PPuIx{cBRY(?ZZtyZTMYuW%B)9 zJcJENxcGnRG+f$(wClop_sWSbGjface$@pB!0&sj=iAA1@^aG2xqp`%kh=o8>(l#H z7qD(v5c_|dUvhj-=KGLSMo$R3P2+gML7s#0K__X~0JU+@VA` zn4ENS*xh9Ya(5yZwoiA;LGF3vYLE-thkf6I_6_mbMEe{~eK;7dbXJ4=HMsL!W^{}6`{D&BQ`W`m zc|IqQK01~Y#tF`Kb;vD2?uzvLBJkiEuVeEX=-_nZsJ%xJ(M^a<*D&z-KZGkE2k*Cl z$2iK5vU;8eejZsbCk%XS*Bz02#%0Ew8}JxL*$EBtut&Y;=9>i>-Q?Y2RtWepM_4gEgsUfuqAlsfp@OUoWEPZqXYGRHNBokTk5uo zd4RF7Eppu3eAOk$CC`t62Y7JIyTEntthGouuPy8ZK64xMN*anuA4dL-$(+z8e_mt# zFzgAp+3xt4VOJ9`B=Vnt!}$JWSa}NbyM2;<_-eHoAzDZqkxoM9f+N!TXkkCfTEs=n ztIL*>W^Tp4G+^(di^UmU_^eqjDh{sh#?~fzXbvbzS z`^Q^@cS*qG7V4cH@VMS&mEke2N3K6|>|ZbWCE#&6l!58Z|*UAKY9 z_hDDjFPEN|?uQpXNLjKr5r5VJ3-5~MgneMDsM3*VCVNovm`{xTzUi6|9{Yz=;qm7)((}xPk5li#fJZ%PbQ2<7 zqYLYiWB+g}JpTM?dY-xP8OqA?=FNDhjvX*|=qbZ1Mva+}yQ4{bRukc1xYD^A+^^{G z0WNdd&A~kMI%RXMo^KcS@Zw-{(#c-A8@}UX?sNIe*1>%8E@g}J+Qoj_UODuP(PIak zKgOf|e)flqEe(H#@|v3>P~lM_D4$%WeIYa$$sk925hjgzh<=CQx|Bbd=8iRIO)P#EI zCPWL-wTKVp&$?{$rr=!@@Zh`pg`ZkI`+dfuc2?hKV9%nhh)pc1ccoo9>%8WygO@c< zd4Uh-d|vuP+&o_RqeZQ0pvk9F#;nDln!xA*p#T)}-ti*}`s7l{_ad6D@>b{ z2Z+ZZL~LEOui^L?+1ZJ>o##>7r+>e`Jaf!%o~WYsW`7>r7O5{59d4r8=A6SVpODUf zinF zxp)j9%Jzx^9)rp2l+PpA#o}=i(c2oywng}NLbiElmsv47y^a@+p{!kuEq$jGW&7Yb zPjAI8yOuNVMHPkmV#B5HOyWr<<8_~DpR>)oqHldVPs4*YYS`{vmy5>)qPU!HIQ~WX z!-)etkK8{7NdI|6Z)0ROd0(Dw&c37m%=mXttZ5f9|Ii*O-k(WJ*MtH+W62wy)8h@5 zo-2voHe2(NR>(Hze#QFt(%)CrX?=BAzMY;gJu5qIAWDb#&0e|27vK4=y~OJs*u8)7 zV>_xy|J}rRonp4!Zlc-d$GXhQW72tO(NyY<@vx?E5^33*e7CM5>3e{9d8jWL%#=&t zBgDH6$LoH?K4+T`Mc)g-e04kZuFSVL$3MP|jmLEA$@T{f$G?cjEaJ_cM|D-7ipu1l z-Bm+877@Lzk=f>bVYd01F0-mK7|*MycU_FFc7Bd1+h@gjdXv5vi4PR&3&!&@%KZfC zbuTmdZ1b_`domc$bE)@8zTJ8JWxM!4Mf9AbMdJ8R=KaqZHy63gV-@jysPXwGajNO^ za<7tp%F-U=Rp+{Eym24;V=IGs^qJhQF+f2N-294!*Z?`g-KXvcrJ%;W7+ z{&n)n{+z+uzfSi49P9(DL#={7uc z)%_8?wX4uoa?T>HQ>Qmt1Iy9JsWBd)(O&W zc+$mC?ap~X^XFaW$t~0CqOLDxt*xGK5BzYQUsLEks;fYb`*fRguKVO|>2(1f9P`^_ zKu`T*C*GR~Qe3Nv9W2I5;(VW4u@e_2P?HiJxCw)y)m^Hg#A|7&%_sJB(H|>{r|PPnb>}Demm#`tA6U)TY8;mMW&%?6F0#79k4)FO;LUg0 z7VQ82b$l@1{zmyQPs8N!oydAQVbIUrA487)-@m>N#@o4+jq$silnE_8U_d9So*M4?G&_9zY`{UC-7V?(DARKUOM0fisS$$e)mUARCtWq*?FwE; z@RI*0*8I4T_;*z!NNx@h-GoSEk+kb^5OPPl%=2T?-&@u#r|h@_9%b>aN;q{ybQ+Fy zFyZ$&5}Y33tV@6IS+|<9$yU$n$EQoD$w>!3um|&Vi@q-N!mw2Ta^qK^zq>s@-tK#@ zd(P`L9O-xpoa4Y53{LPo(7Jz9wovK_;{7u5IZNqXY1d-}awodXi@|d}!Gl|Y{{G2f zUVNnpk9CN26C%@vPwc_G+~RbXd8x?lY$fW4^~BYd@;p8!jc!7uF(Sm zv0NMSzad`d&m}Z4D+hJ&--iA7kg?4unWLNxL4;fP1aWys~F{ZnN08kySLg&8ZIuLL{AwH%IPG$4WDZ(f_1j+@1YQWpP?A?+u|&G7S189rvn__0IBjM3<^ zXBDCE%`bnb*6yovcLdRZiT+Qoet?l7<5zGM!zKt3vJxtqkxllzrh{2RG90zPL`@6f`2s-{Uc!RHw2!+{Vjmd<0q<@=x(Yh31y zlLJ0yP*!gBeESS14F{7ukHO~YEcn=YU)n+?L#it(%Z7{{ ze%gp}?SFaXHd+F?{Lfdx4&hfd8Y*y!lXiPP-Ui3~wLQPUjNgLWmZtE%32D z=OVYkW!~C1J*QoKD`kE1+o`SQpHnA{<36s+lK3x{4N16vA;Q6MrSlSS`5n}j`2V-2 zrT%&`=L?I^uzJ3ot~6OMCk%XS&zF(g%4Ob8evc^pONi$-z^7*wq~b-4>aoU@ZbD?b zZUFBi@bLd{*RYaR(0Ild(>6Xx4*x6Ngve~izxVtWxm{i6odaVzjpv7nXBYC|o0g${ zZAMP07?N=BBf`OOrSm@LDq4e!|9>aA|8Oz;d-(bwxv4}r5WG(IycN46*WP8`Z4;l9 ziO&M!t%c)iy!v)iE?OMI(qEzvf(FBIBiH-&rzcX{#{9qlU?|BLyy ziuV;>mA&rmvY(t!92JUI^Gq|I4bq?ADjw)rE^IyCHggiRpYwKelk(IH>uYz{H6C@V!Yp9ESujoi0I=>UFM@JW4-Dh{Qu$w zT2B-!wEHz)nS%q8sK7ys5UpFaIcdk@S_HXw-)dwg*)Ty&Cl z74-SXoD+P~DP4ChIe@aP)$?+a_51ZmI+yH?+|S5yPVmW+bltV2J!LH$=3~Fx2`3z3 z9z=}KA57;#&h>)h$1k|dr(M(Qdr24SZ6EMq-5?Hx$aEfx+67a!LlU17A{-1?I!nMk5?t;BU*A3GucIhC!0P$-=|dV0CMTVJkgG(F`@q*f z9rV}Hl(lcTefsnGjl6>{@u?=l!EmLs8r+kZSD$s6&#Hp)%-lvB`5?IyiEto9OQiEe zGi$@U%ce#hWY5pYCNPQZ=bt_^?^7Tu5_|K z==A`&o4d>xqk{2s1!bpLJ+)3F4tLNodzlej$N$0J|J&zpz{L948F+VSvM7*eBJ`IlN zyQvQc!ObuHGZZM;b6GZISt%a;C2CbS>3kBoQsjFkI<;9$bDW-I8;M z?=}zkyhqs*tLOQ=Ng56&C!KF1$3CPb_tSlML%?S(Wp-W=P$}2LbMk&U?t#@`9}wYS zxYGFnxPJrpB$xSqtH57;L)o)l%=-Cr(r_?2>11!+`!?iGL+|n@!{JJ z`Yi7`dgAjP5e|kco!^1Wa}-+gJ&-b~%kz=D zH=UoCZb7}Zo8nV&#lvT5GtWV|(n;F&eiB@Mr}yJ-0iSKD_l?vOB)2uury}Vj?RxXP zgqGJJH#y+56LSCA6d&#%2+zHRyB!e@glH)`NxR;kf_uBm{B%G%ewOY-Srbpd`0P#^ z4km}rrMn~d6LSBD+^lr`EajSCy2YmWP`mad!hsN(&YsBeJCT;0JN*1aIv*|_KzW-@@X-^t z0y@U0ANAp2xYF4VT>N{>r(Nck%7D)h$_}%7zI~1*4F{8x&SR0ozqjPv;g^>JKBrP< z&;KvH-f176_PG(Cq11oGxpolRM#)$@Etl7@rHN#{u9ZbFW8 zhhN_d`s+N(?0JC=@L{o$*Fb9baYQ&6u5^wAcMiDR@AlhiLHqoLvLRN_^SOjH9869+ zFF|f4a@_Cs+vh?1Tus@jo9M67p1n6}pTANc4u&h8e+8Fw{;e9h%!YA6``kv^*;dc< zxsfy+Oins)L~adoS>%2W+UFk1&f5f^zWqw8LPBbvJBV;FTwvr zo@ktVute@0;g87SqqTQm>V39X%>H@(P~yON|6DR~Ku^0FR;$daz7=JDKC|oeX=Jg* z_=)?|{`1;L;rEK$)l#x+4e=36+4qo3Un4!2_;{SBH|afHy8nw_?cCMB?-ISAH`_@o zL~CcbMw^`y>s7n3rdv9_pr1BjPcp6PJY(s{MA~NQ8;0v&#E)m9tUtYwU)(71lEwIa zfo$9sX8RWg5v{F*-{)z&EQ_dDAM21__KwyzpA_ijJBjt<|BK$ZU6yTz{JUP4Y$vS{ zt*v*B8efpM%d!gU+4DGq`6kyc`SyhEvaAR>wassa>tEC^R}e2O=uDNz*pVn#Xy1lius4d((RDphtQSA;xW? zYnQY_wDx86-Vp0;L;h9hx#z!*m&6|Xz524lk)chN6&s#^5ih>;U4MNcuj(oZC&R=| zbkQewb8glddEv-Lwe4%HF%A##ey@*emoj492WoTD3ennkU8AOd4Ep1E%A%ME<8)aS z5x&cky|s#D_axcAX}fd%F&Npn4>T5+4L0m(?Z@bSAlA$E`{5I`$G02JYr#kjS~Qv1 z#P39++O#_6thZv)%xmkCaaygT%+fO3IICRkaRxDNgJrULxC&^GZ(O5h$^S@bd|pWO z=Nf)|jwY=(8EW$p;(`T*V^_@exKS%ev&oR+x?SIhsX?p(^JZPhWahb!5 z7jm-uVxnvxTfk!?dC9zLa@F1XCj(J-Urvl|HQO%tJk~XKjiTUw@n!c=@Aw#7`feb~ z_KA7=vY#DD-q_IYSYI+v;h&eqw(6Q&7W>9^o1^dZbX~oSz3{Sa8?rm)pEp1KgZgTN zn*%-?m(LPcZOkY3WWKW6f&D#gp%9s^@!p#IxEf{0r0a%dzfpdn7sFp<*R!v)wzx0O z)0_0N23r4YgL>mZVD+M9vyhM5z-*pnIMKQt(ffV6?pVG(^{(3JdI)+nJyx*syn_0& zX(@3YaRuuKuJd(!yGC1F;rtcdm3+>?|G09*sPXL%9x{HPz0Vmsa>DR^)a<8@7(Q}X z@ou{n+iszF&maQ>eA8OXdfqlGP8V~I4#o6Rl=RM>vVmU@R#?Z_XE{67Nu?F7&MuVuwMC?BZ22zWyy~)B?*z_N*VHtyK3Kjd zyld>=rt~Y0V#2=r=(U(j(8F7b7dzKmzCSW>GJeRCc9rkL?=P;=HoG{#A`xy|;`aPq zOALy94!2uFxE-kvN5hqDM{vIe_j+)zb^fG7xcI>3dyX40;*>KJ>;yOdn<48WarS(> zQQu#`UbdTaeQDQqcY^z~^DQmh9>lg4r3q-tx9=cwbD%j~_VD6pd?m{sxi9xSZQaW? z`on2KJM^dQaQ>-dqju1<8$#Ha@6ptUqv1;SXmAgP?}OmJ5a6CbS&sn?;Oc2i4d9+a zeK;DfWKRK?wpqviqSX-r?&*~AFR2^z)vxy&z#T<>I2x{GM}Z6Pb&J4#G#>YA-;0PR zBwxB3dfad6dOb$>{dO+(;b^!T>*s>YdF0mTxJG}ZjjTl10dxNHtvxY+U3PDmcRgK3 zIh+hf94-Tg`yIBv6r820-S3@G+35otuv_;&G+_5N)Q6Mdio-SFK8)Ruxkh_j$PBI^ zem4@wF@maxkFOd#V)WP%k;{azB z<+b3be;UGhf^s+*j_N)E&d%&}SV!)aJl7dMD;h};IHe8BtFj()dx2xoo@gvUB8dmbJ5z%ctREIrPKjy+uS|NXD{QDKP>s!Qs#rDMG z&E(%DADt$zI`1Oi3whRKd%YOQbFQ)cWv@ROuO`2id~}+;>a0cnXyo^BjrMLH$bUxJ zThf0%_XnNTpC`eOH+lL{I!#`6zC`|1#Pm0aV8fz*NAiM6`OmEg4bxpYmMB7 znHx52sJrl>KJ7bp7&3JHxFIKx95L$51I`+%JF5;V8%yVp9d}S^WpzdMK^3D;898Ct z@Pkg_#+4yM$DVagr?zLEHS)mI4{h6~L;E%tdw7k*?E>CkyXey+ovYf;9l))^?U-*EEm!t_6&JGFs6m^FQO=A?CedB7Amq(JSY;=v8rJtkg$D*46do zt-P1$ufYaM{eNewUAhvtGbC|I!afhujn-~`DL>q2b1!YQ0v~sMwcBT|i#FTv9CcV9 z%7zua64CH|ClW}-VZ)d7`}f>KH*WaYbA}IVvjKZooJf3b7eU`c+ z&*voa`}$1dGtBd0nCJ63-q*>0ZGg{jJ<5|h#%B!peTaj|6(8{7q~P=HquaMB$D&p~ zmi&`^rtzWQXrFzVBJ%l+@^$iG8{m_+Pg~=IAGbDAD~b>Ja8ig?6gk$P*v%;iTa6?4#RvGJp4I<+qc6xz98{ zcX>WP74ix9`Mx@@4e?RO_+Wfkd#q3!T}z($fDb1HpJyN4etdo5`8-Pg?LO1^Of^3H z4J_ot1+Z~wh)-#*n(MkpGIlVAitvWy8t2DyHufYA8NO zw)A1oil?oL&-1nSKRK~~J>~!QnXRrlmFU~{eH2mddBB9WEI~h z13ol^I4Sr%`{?%P>)J+neu?`48VFH6KVI4J=>Ni>wrkVAZR}4IMdH^OUh93vQ5pQ| z*UlZ)+O_W+`_=kwy$xoEUuUTD!5lT@`PKU7325GXRKM5%%CEL-(;?w6-t-&X735Qs z(5^}B*Xs8ne_Nkz{d|D+bGz0-KbtS!BM}YX8|dd>E2_Pl@cmrh8GOZ^krN;A;iTa6 z?4xV9v)jz(f%?P9w^fvR%&5N7^EtJUPe(79|Jneb)Q^~-t=|iL#kNR_PX+M+L-BbY zu-$0BAmuRPcHB(Y50?QE&foyN9v z{ds;}dg3q&$u04;($h+?9y|4A9>1(v|ivQI* zwq3^#ozit|J?n}3$v_V^3GnB&(Zp=i9CPj50|)Xt1Vo%L;Dc-clxaHg?;r`8NP9fH68MOa=kC4 z{1KmP?Xkq#qr(w}?J>6@jt#U&;q|^6{M(2#kQX2D;iTa6?4#?@Jzh7~KSlmRpJ{xa z^?Vp^xpl1eB=wK`I{B{+@F`eV*S~=*eN?{!N$~+6P6|HHKDrJZd;0m{E%Kl8na1Zm z&*$AjKK@MJSIoUOz$a}VTUXaJ@aok@FCrv9;KND5=h;WsVO`QbUy%Qn&on;Y7@v-N z7xMYk*U5ivfX{{jxhh&0)NdfFjn?^z8R@(Bq=EP4 z8r{Jawc|Mjcb(`OPuR{CwS6*ROnb;a+C;%P#ibpuj>pT&-Kevb&$afz*Qq^NUgnM8 zmGZ|Mg$CNAVBfQ{9eU}bmD($d5BP9W@Ok#pb^IXdpF_ys&1V{)&c>$`F!_Ask2eYp z@fnn>W&KkQK7F)uKeELKd^joiJp1T69iH&P_pLm{XBwa0p3e=1eA4ZVuWYXk@kuKh zpTXc`+{z;m5Fha2q~P=HqwDndgwF`_d-zP_bC&0`wvf+2Unl>yAwK#09{GZmYNLL! zKbXPV6&>r_6Yu9->vDVoexa41e(#|6KsRloV4Px=oxV!i<3jRB_*`p`>#RLGcP(s> zbXgNa=&hml$lrI#7pzntv7WI0!C%8k!ROgW*O|wk<<@^Xhguo?Y+szbqA&3B4XyuH z-ifT@rN|WXjy)^=n#AYD`uN$B&G#$srri5WKc6u-bNzPyG_+rQ?npRPs77k9;beLY^gu|3XP|E;Xcm4zRol`sFV)_)z_whMXFUvO6l&n&xr z60iSOzDoXMo{Eicd>#GU?dPC>IqQs8${%kO8tC7jM^*K&@N=T|@5l7Xfyn<0VU0KN zSFSc7pXV`48@ndH9oJF*s?Rh&pBbOh6AJmrA8!;I;!|D4Z8%ob`1}O^%fxrc5+Cs4 zq~P=Hqbof%=Cexq>wKp8C{6p6hUX5}K0o+6`L7M|`Gserl=xcWvuX?QX`_{2k;kIt zoe%tX0i=AMuUfjuHE!fT@>-1CPLzMuXpe$*sm6@@YSo@dO5c&hT@A(OdBC!9!9HEz6RbKk zUz1OvFSr^Tnx|LwMOIP!BI&~(Y*g@h_R*Eq#`E;5D)Nu?nP&f)W`B7mv|oJurQj>( zUK_B#V4uE)?wwd|C9DKejB(HMU*<_}|CwLu@p4#2UtNwbQ9l^5kF@Pd~sL~_V@ds_Q77-NWnP8%6jwIZ{NSO$&dZ7 zwGVq+=Ih@37q-u|STgTT?K2~nW9{=xMd^R-Km7hG`f!!b48#w8a8&Sl_EA6Wi|47w z$)D{rjo(wA-z|mwR`@#kuj02dmu38Z z8ovGT&#U6I1mpLP=QpR2-^*Sw|5f~A=S@M}e$`d~ZT#bZSE&uPFBL!Z!BN5I*+%c=lttbbys!YzJ0A`miHw<^}p~tVanv;`1`E*t^6`7 z5<^*kz)$?aQIg5D=!ypV_^mvPI$toM@;le~J(=RS@(in!%;C54OOZ(VMe*yBJ$|iG zA%-hYLrwVM4~~*drbSo8E0}crt!#_@EE6if4#sa)n%~#0PBIsM7eyi;zkdBcWBje; z#-7A*SRR_YLH2O{n||l;03&C;E4#U1M9tC>MTpC(2~}x@M2x zm8eJzyI@54;SY|IOr}LQgxfwAzY^r%Fro6h%J>aQ^BZDylDY637KwcPN{5!1DBJwC z@@iBhhL=-E_~8$Zl1!#WH)LcOKj!C^-k$RNp7G0nGJf5%$B(&d zrNnS7YQpb2wyV^H$;{f2*TVQQ|F8U(2^%qKtQzDpQ(L(qHLgLDUw!lc%I}ymx$^t8 zFg$$OKkfTxfA|Gk0I&{~`F|yIhsN**6oen~fTN@g_x8dxWS_r3z49l>|I5T0KPC?5 zx1ojU_|-T6ul!MH)A&WlZ+G@tpRCA@768hRwaH3};rCG!e)xlRau zxGQm4$My@e*^-;D|KJ>4`jnfz!q59F=_iey#P3&;?s*{DXv- zWaY;-=qia}cPdHzn5R~CRt1xpZb@m#ZzQ-~uREF7))PrB$H{;mFRsf!LMbr+lIQXUo}JH zR|?JK_?u#i$z1qNjYKy7O5{aqD$5$bIjBesCs0NF;}4FKOr}Lw+9Mo)w;{jQgxbIJ zjNjvFez#biWG?(}jYM|*7Vrn^5^JHGXt^ zvVRv_on$Wjo`^)oZ@_2sV?nt}Vz>}B;fFssN-~)i-H01QelH_`%7n`ARpYlI&F=-P zlgx$Ri;>92-;g1L`hCXut3X9!_$+F|4}Wl!WHK$f5!K=Nt402@36&r7A?N3j-O~Jc z;N;{a{MJQci(mhc9>;5z`Hi`Q_v2?)z0UDGmutzcd{6fV-_dcN`#a~4zw;l5OsbWeVXF8+Nz{-`fqhkB-8#o!rzt^57Ggq z=ii*VC6ug-SIgWbeRu>l_=!I_N-~)i-BqW$Q}w!WHS<3lH7URIl;2flX@2$1|Ete5 zW%7vMfRNwG>$}yAA&KGYMkokB{J~L@$+YOMnile7B7mbNYM*pYpB#f#ILYK&v44`)D%A%<9*q#Kt=fB4~~*drbRdE$00u^g4H8UsQhgHAI0sy zWc=!z|5r~nWpd?rw4kWax|jVd{mb07T4Fc>1>uK3I7%{^7Tu`B{`|Z8HssfuQ2EW% z{vACu&9A=sfAy`VOs@Ps<%KU^l9eBG*J_F3EGh{<{J~L@$+YN3U**?#tDiuAn+cU4 z^DX0V^sm$W>YM*p-($+;%I`=)L5UAwR(>zwPhxln_2+Uuc@y6S@_Wc$16-{k#sugh;$;qospb@`KuT<%@RBX|G*3lbmNON=BbCvSB0^WpLN zBJw9ps_|jICq82uq~r6P*GzoK`SI^-{!Q2A{%e$&(ZR#=^6F8o$SB0v85s|XumS^4cmMf&hn)Px`Y;3&ytT6AM> z3dcX|kJal;sQmUCzinxL^JLnrT=_-!#r%Ekap!?xS#g(HBXgI;@Erug4}Wl!WHK$f zu{?68=ifD_B0p$C;kU--|FM%({IV|J9R0f{$CSyH-?7iWFSbVJE{Wk06yPWR;3&yt zT6ANl`}N71X4E;=gv!t6|FN6X{OX(k*PLm}Y|iFuK3I7%{^ z7Ts80O=$6JkGz=)m7mT3W9jz9{II6J`F~9tQzp0Zr~ee8vTWzKHGT0%4A-1b72$_J zI7%{^7TwsRe*CTJkG#DJl^^pl<8K_(UXovZ^Z%O5OqslnA7AR}{>ks@Gw62tCP z5PtZBqa>4Q(T$rN@?-voqbB7CG2!=mnqPhM{~9}&h=DqO<}hpgWQ_M^y8;E_hd($< zGMN_Lxb-1F=KnP#O{n~4D8KP-(){Y1|JO`4W%A_s^WO^usqx3$r7@g@LWJTeox|0Vt5A% z!ViCNlw>k3y77MuQN#=6?dm<7kKZ)Ovk^Sn8-%F@S3>Ts% z{O|`yNhZ^x8_)MTc7Ayo`BNrTey=LO3BA(%>bw45^P(w}8@~a{PreGv+P@X}lNdfr z1>uK3I7%{^7TtvYAwTBlH7}b``BfS}zMe^*U$Rah62En(Os@Qn!mq@>2+PWEH!2dt z*HI9D_=BS)lWEaSSQ;L`dy#K6q4Il2`IViT=Eo0DPENwFHWG*NEBLJb{RkC_VKr*P z4}Wl!WHK$fveU!(F+Z=_YeMCB#Q0s4=J%o1N#?@uU?ht3tFM38W>DG9_AY9|4}Wl! zWHK$fvRR(r+I-}POep-;HZp!RG10$kbFEG?hu_*$BT?AD1)tHsYn$UwVt5=i_=!I_ zN-~)iUD;OOziXMF;iyUZov-}LnSzr1&bB(qT=+GMM9S~*fP(M<$u|Dhc0`33u5E&v z@WUS*C7Dc%uAKW{di<{KkNi9nD!)O-@3Az$c2*~u3%~Y}NckNReip#2{Fr|whHEe6 zc$(|-&K>0PUc1HR9lGD;w;iW3%sZFgHoeCC`VPH}>~@!X|8(SXyno(F;zN6hktF5h zU6lXIUtg@9ioCx`H9psBd?tP|9iRH<|Fy%tNq_!`*2g_;emGTvk7bhFe_DGBoAluo z8lT)dGA{R9UuJ9Va_2wea;G|%e`B@Fy?LKIW$gWt>HkbY;zN6hktF5h9ZlpfW^DZ2 ziX2jsG(NXkeA=huGu!GUa~VH3MuK3I7%{^7Tv@i zVgE6Z*WPME<@bc~OJCowoo{uLx$wIy68Z7{+5DbEMfz}__FrZjbHT@ZTwW{2G*39> zZR+mwa~mrOf4?B{p}oXNl5+CKCWhDd zYoAB{m`OE0FKT=yotN&vXS`xLa&Ldv zxv~G^`E8zGYRS9ezj~d^d;MXT*;sdKj(o%lxj*?4`meg&A3ul<9;BT;%eis9VdSAT zE`Q2k&VBy4iRmPZ5+B-2j3g;1UttobMLYi9MJ{tWN#pZ@#b;+aKKrdsGMD(g6N#e! z^I!31J^qfNB7Inkn()IP93`1di*C|ieE+QzIq{Pu{MO|vzsZ-S`5m@8$z1pyiA2gT zI)C=G^Ji*(Ezdrzl|DQu=MSFKJ=(8-^o0a`#Xp=SX&rBT^5y<~wyp_vyioaGY<$bo ze2@D|i4XX$YZOVc#ZR7nSW67oWvC{6zRqTA6O)1CVt;@(c?&BZ0({$XeBQDBa_@5b3I>a(Yp9f#Zvu)VW zq;cei64%X#y2RqB&-L_(bYlgHW8H&*$$t0GTc`Vd7%F$N$)&%<6@PG)WHK$fL*ehv z*YRu{95pGw5yp?HB|5Jtzi(QdWG?*b9t2c=JntOdn5N(BZt9~b^ZGh&SgpH+Z6E^S zhd($UUw7nD@~~UcwS55_iCD7nbk?=!f#?E^2b3zsoi$XdfwC6Neubj z0q4C_&*2NC=6CVC6@Cx>(|u^q9L@4=9rb0PPrH@dt(vv&Jvp384N-Q`a@ z=5lWv6S@8O3lbmNON=BbCvWV~YQL^t_e112nN;KRq{ioCRFnND&)=PtBtAcgq!yoo z;^M1@t1R1bt9>VZD2IsfTg3KVt!^^2_HpaA8_!SN7H^4+$`7yt)V~w z>rMxe{m;E1@u9uMNRo2$K8{=;#^-(H+fAzR;oKwfS(}be-L&sb$cMz|K(w#%`E+DI z-+kH78`5{uhr3Y|esZp}dle=#Ye#tHsrDaX%dC6fgu-t<*H`d6+9A!aZrZoXnhU>U z(Y`-!`xO=TS6SBcuJoPs;YU<~-}*06wtE#OGiyhCrjFb7d6AoVA+!GW&+EAD(Yb5v zeIx7neF3r2bX9xC(}T`kRS-1caaW658{;ngc@Ea6;8c#b#P4L+w+OMsXJ-B9_50rL zJvw*qRd>FT=i%TkNuJI1DL9qog7F@Typ4(F`MDk3kC@sjICW3#`8j!}cYV)LH~vX~ zukRfRw7-wv6xEE5*LGG#=Gpb-Y_r)q>+yQZm~rluF*Dh2=X&`%cWUl&HpXA^qmkMF zTtUX$aJKg9LOGeU;MDj1dmh$L0v~G9Mtteje2Z)FjmLuqePhRi#%EkMni8K05n#vb zO`W=XNfe(eOrY_R*z{o=iA?x${J~L@$+Q?W_-1&#-i&;b3U&Ry{w_IQg9eM!{AOC6 zWG?(>MIz6y3tgir;x{ear@C+}XS)`e@VkS}u9HlrRf7gk!!LZVlRg(d*K8zn@jovT zssCfe!-kidNT0uGG2lFDx(r>7&jOw=-;dx{1md6euD@C9n@o#A17108<9i|a9V)c= zJf`uBy-`nG!j|=@sCellC}Sqqe2YVKS3qohd($< zGMN^G%#XwI^*VCDmeBctxkUK=CC!id_v9q}UX8@b_;n(FeE)Jf-7768Y5b~Ckr=*+ zK=|Pgj*?8K#em;t`uK7GVg2hWwD{@$hafNh{Da1Cv(-uF!mlzC`S^v8|H9|w=Lgqw z?Ye$B+d9;QAO7Gd$z)m#@*0QnV{ThttwQ6+^*Hg%iM=YQ9i zj^8m4QG05ZZi1hfVXpH<_6)L}qrpAvYWRl-utCP%y-;qe<c5JPRwtPYpU#oU`mfMmW!2MvgHaJ)ZBUa>{J~L@$+Q^cHw)u+1@i7HG=8i%82|a- zN%Qk-e5)De!f#NxW8>x1!r{Zcgzxth?R3wJd2;ql6I7%{^7K8l1`1z}17V-%y zG=9wY@H?$A&2PHZN#??DMkGoeZ~pm}wyE*Q#G^5sikk4l9~>oRDnzC!I4%5LT*V#8 zXPH!w2j*kpmp;E$%(XhnT=>n4L^l44{L|(2#E-eFLSlF;YQhhHaFk>+Ee5B}4*Pc@ z@;g*$@w55=wDsxu)i?iFJY>q`o?rO$206c-JpP!wDkO&YpdkG42S-UJ(_(O1RmksI zuK3I7%{^7K4W2?`|uY|0|wV zq48rrrhgk2rTNu2|5vSogEUuL^$>!xyO_{O|`yNhZ@`&~SwR zez}7AAC8)I{4pO3zZcT{>YM*7DovR@89)DgNN(!*VD8cwu0uii;SY|IG8H1z6g2!( zcz!;DyxOG7@3`^Xn&wyE{9o~ox9RyEy_&mOO&zfV5DZkUUT#88fL;fFssN{Su#!RcQL`OQNG<7ib&|R8yFU^|{N$Y!q^$gwpfZ>3E-DB={J~L@$+Q@p&ezd;eYIgJ@`qGt z{Fv|Q-^Sz9{GPNr$z1q76^V>rK_Ra+(v+3oGE^jnk5NVV;SY|IOs2)4@zjvttH_tC z(D*Um3%`wNelJ;_WG?((jzkf^&l-Q5QIQxvkDBnq9~>o_Op8I|Z6Uu(-t$SYN-{5End2*2mj z{B~QNWG?*nMxuz{XN*6&x3ocGSc97I6)F-VKr9 zBECk|@4q%Sp^g{Je7NyUjrT>j#^Q}$X2YkUZv2yYZ)_9^IDX{jqV$_4x&O4WCGV~n z%%{x%!Uy|sl4LS11{Zzb_y5KVkvCDH^?w`V!?2C!7vZz9h1E&s!sq-*r2T)SV01yj zP@Rpk^6QC8W430f2|xV7QBv%Am*Aqe{PP_fdn3P4apQNH@@v&T&CjnXt!9`DzwY6V ztsjmQ6c>ILzamtK;l}o;2|xV7QIg5D7_TPg0@r<3Qm2(|Smn-%P8M%q4!a zB9Xv7GH%)Px`Y;3&ytS`1o`4C8kf@|#s?{O&P+yb>gNeB5qzlDY7^ zBN8dUPX-Mu8ejyo#%~cS62se26Mp!Eqa>4QF=+jqzkb~K81lPRX#Ac~er-6!lKd7} zon$Wj7DgiFcdR&kJww*@!^Y=Okr>{On()IP93`1di$R<4{UsZpNB)=!jUVSy`nOH| z{+XU%p0PT~T=+d3iIm^bf?-37Z2^%rek)Ls7(RuX@WUS*C7Dc%L7Tb$IggF2kUy_N zJ+2hd($0me&P>~l1!$>pzW=G z{B2@>hNC7~4{T~?{5GceZE9?Fk~#b~HHk#Y`1#*QrsLNN6}W85M@{(Q4~~*drp2Hw ze*vuP|4qG-pQ%ENAM+u{Z`=6y1#HQ5i z?kWB!;VUlh;U`>v=gltvTApXVp~B_PWX&^1jw1r~;V&Z>pKn3pLwkvlB;{ldg0|uJ z7n_D6?`=};KjvfN)9#9N|J67DZ@R*i$&>x(?{BC3uN;5Uhy76ye)xlE)M5ZZdH#;2v z%>SDvnN<1RYW&uu<5%DOziF1YnT}uf`^TH+ z(8m8g#_w-we)Y}&o9-}W^5poJ^IMkj&)l_1Vt5-0!ViCNlw>k32JQGMza5{?BEL(8 z#_xIMckzHUzxw9?O$$w#JURZd|Gse3a{NgQ@2CD;KCk6n!@0a`m^tJBI=Q^Fmb$!V z&+>ie$C26pTtVVPdx?=GfP0OrKGMDq$tC6T~ z{M!X?*8ZzPMf&hX)Px`Y;3&ytS`03p5sv?AwsoipKm5T_lF76fT)aMvpPbvPRcQP^Fn;^e{PtU&WG?*PiA2fqFY{BD z@qY{ziD4~j!ViCNlw>k31{c5Y`4N`Prgv4S{5CTdIsdljw4IFKVXKqOh2N1#l#E~Y z=l?f1Mnz(H&>t_l9`zTW@D=}XmZWvec+ft4{(o~5>X^{@GXD$TvNYf0zEa`?zMC6G zl5FwY+!DXUaC3%g!Uy|sl4LS12JPkff5k6E-b97Qr;YJhmg2Lyh1E&s!sq-*l#E|5 z`uF7DCvWE3Rbsfg8EV20e{hs!GA#z}SBCxD8~KGQG=8@JX#aMaUwzmAo4cDbd2;;8 z{Ce{E+syhyVz{|I3c?S6aFk>+Ee7p*MBU;y0eNo~8b9V+`m+PgOpL$H_09jAuP|kD z<##B2?|UcyhcHY0X5vp`$o$XwH}}pKE_Xh^=enB<()BO09(tMkKY!$z;U7k3|8oV2 z5A7vJl9ZD<3p(`k{{yyp7V-%umGkfBn=L+L((##Yb&|P^uNjd@k31|7opFKoU8`79M$|J`N$;@?ln`e^f9tCP%y-@Hha>OcNBEld9` zKt=lSR@8(a{@^IdWLgY5EDz(i5cwS{G=7g6za8oLJ!o~3x$t`^5+%pKtdFvc|7TE< z7~X@L@WUS*C7Dc%L5IEJ_-FmGd7%o8pRGSSc1`nJVs(avjs@JeNQ1et!2SYpEAmJ6#{S`TPnJAKFWdBq=8| z9&{`V&;RcruQaJ1pNw_RUmgE99iQD+Cz(tC?TtjK{_B#p{|=+FoUH~m;U~vdwVE)Q z7K4to_ zOp8IMm%{jsLEc@3#&3f0do#^%fYnLn!f#L{N{&BSpJy3=(@~KaUS{+Aef-d&_;UV3 z^6&hwG$$?o4>a#f5Ai>I9bMiZ`9H~5&UASnaDMr4mdkJX6_@|@-}C(G3YUA|HzK$H zenH|xdx?=GLhdFcUvT?8~;63mbL#LL`C}W zW~vB3{J~L@$+Q@BzA7C54k323>gUQLjHM&qJQCLgUAL&+*x{WvYKG&$c?rT=+DLM9KJd&U*b>$-+irSlI+M z;fFssN-~)igRU2c@#~EIJQW&0=6m5cD9x{()k)^UuYDv^en;f{KbBXdtnnLw3Nfs_ zkP5;Ne{hs!GA#yOhxzY!DLhdF*FO@a;+OUMuW}SB62so8 z2|xV7QIg5D7cNjmKnB-UA{9k#SDU-*>pMC+DHGa%p8pE4W5PtZB zqohow$TS7rhJ@pf`M+|WN#*=pxzPAMk>*$5{9k#$w|P?hvR;2xGIwbV??O%Z;SY|I zGL<6J6m)w!jNek^51CZ?J!||{r1{l1|5rZcZHD}!@yGFzW&AOBR7wmVLrwVM4~~*d zrp2J!hLGPzmv+gx{k#&5tfalfNRo0g(?R#v zVSM%?-)K_pzjrJ?{nPQOZ~m{WHD&VH_}4RL*8Y>ZOZu=H1>uK3I7%{^7K85J497q7 zf8|~kTK^p}ev8xm>YM*751KN0s{gWH|82?OZ#Ub!C0^%wU6Hx=Ksn= zDpY=38X3RWQ~b8%TAgIh`FG2yk;wQ(V>E%v}=0EA8qE59Cy6XSnNee?g8W~NM@ieJ|2uPw}762mP`P!N9jgQFyqX))+=QOK_| z^7B+^@w55AN8dER`sV*F?M<0HHvaSrxUBKx#4a)1av=)B4}Wl!WHK!VJqrE!+cF5b zj%NFP!WNtVdpwrr*H;x&ne=b}NS2CU*6Xh=%v~D8-lz#b{J~LDW{b!)1wDQh#%~Pr zK_=DyWj^No)?;~^Uw!lcmXY3O*uT;EV}8go{+R!_NDPOfCj9URM@c5rV$fr4$ZrPn zF)FnFWj=;qPr4vE{_30mw_Iz=k320bqi#~<_mmU${P zehZD?qBOty=Kn4Cn=*MSep#=7wk*NlT(-MV5PtZBqa>4QG3fcrFn-McTOLxO@q55cdAmqpVyyaCD8oz4e*C)-d z!s;Y*IlpX-M6vPLO@vwFw;vUW;VLQ!Km5T_lF76f^conBKj!Bxl`1rT?;1abMe_LF zZFQ2l@Y@@SQt``r{j=pTDiXsQ)Px`Y;3&ytS`2#qB8=Y=ex0M;RDWc>{*m8CNDQmmpeCRAgQFyqX));i^DutQ z&v4YF{CIGP@z?w1G`|5>Cz%VsL6J!L{lENvSbiI!F}w^l;l~fH;3z3mB{EGx?>Bh< zJO2Bas*(^(d}gX{{G5It)3aySUa{ZDRPh3usw>Rb*yS$sufOnJ=GI_hj(@Jdia05E z;XgFw6pa3@{~b&f?;pg5CXMTNHLj!A#o~%yrs{@JH~uMc{dOeKxE?JjDfT0iU`)S|-=oO=GaeehpBuj?)BJv>im6QE_i!Xr ze$jL5{{5FZ(P_udJA5H0F|4`|HQ|RpI7%{^7K1V2|Aklm4*8=hwD|qr_^nLyd)n$G zbK&=!NTmFZ^(!d$C!Vb5?Ke=782%D9;fFssN-~)igE1TZ@1Ck40!K|6KW^yKzhgV6 z`Tg1IBy-{SS|m!w&p-Fi6n)Px`Y;3&ytS`5a9?+>lw`$#xyQhxlP zNchFii+cS2)#@a3;rF*ll#HJ|7t4F8zF+s?qQ>t8DiXszs0ly(!BLXQv>1$i!^dxH zfc)<&)bY3V6yry;qIHAvJ8E^3x$yfm5?TBPMX&kIc7EB)d-JL!hW|nhe&P>~l1!$> zVC*}7{B8X*bpjO{zjKt|IHsorzpbZRon#Kbt!G4{kYD)XqHM><){Edl47cW?Cj9UR zM@c5rVleK?kY6w4Usj>Ru=?oUnO)$Pgc>H}E`FN9Re3W}iIm^bL4|{c*&;P7zn`HZefV9}gdhIkD9L16 z495T5&+l6wM*ag88ox)4-$&{AJz#Z`x$ygGB(m{USlX|&KR;U5-yNK^KHB;;DiXsV zqbB_D2S-UJ(_%3G)3AU4g#2L@8o$?+--Ll_e!sFh$z1sTIua$vfA-(KY~6&4#PH`f z{wt>P++2U%&uqJw<6sfb(B<)82y)%=pH31V+DnWiDJOFoOyJct`n~MdH}t(BNMTuWdG^!_D=4+Ed~>ohvWYfaH*YXkIysP8a|2#i@Q8W$cI=mVmTZtvV zxiOyDhpQx$X)!39wh?DQa(&j633sW_*B<-{a-EqEomGN7Zmj?98xl{RIY2X z#IY;>h-I}LhY}C`5d%pk(_&D@RIbNKHP`=e)TI3E`oE0ZLWy`)*LVG2ox1)veg#Eb zD`e%z0!w08?XUl<@drmqCevb2_Ro+X*Z*+Tr2Lo@h+lcXG{5?;|Ep8i|IxVdzt72} z`ga`uB!-vaQh4GIj*?8K#i0C(uzx2Y_t)XdZ<6ujBN@L@s+h`Typ4%ub{zA5vqEc3 zw&Pf?p{pf^axEtOa0Ew5Cevb2ew{y#t7jpfph7#2?K-;rg*3nVp8v0&VanvnPwtjV#)uE_skM3m? zXWv*hY5FxYuDkg9i8s!^dRB)4v#z=M>RC5-C>T;wSkj?z#^mWYO}V zm*4aEPpX-pv7t%({pZ^6ubdi-D|(sg`mX=0{p5`WjcYV6{q=v{@(?LHKQ zKmMv^tsrp~nWo^C)5CH3JLEP$TEG9^__2hI#-;LmI@FDS%DDVZB(QNgsJOsi;AB0n z-#~@y|LR|&Cj9URM@c5rV(?1Ga9plL{yP;KzqQ8ip)|kxuK%lFGiCCKpMUdXR({*? zCo%jZ3c?S6aFk>+Ee5YV9`f6PT;_6;_V3%uZ`mnne)V1dSKH(&`pWOfpyC0a@xMFO z@8M5kD9aAvhd($Ib6#8)f3KGIZ++MQ)i$|`zQyme z|MykLp2Tnu3c?S6aFk>+Ee6YY4ZF@O+s;5Pb2&-)ZEI)z_NL=k-}QfW-2`37um1Io zjy;JX%MP9kal@J5UVGhT-uSl5yvJDl`*|*}X%n8?UM`IO!-@E8YYCVCQ$NbdJO<0& zBR=u_#@m`@<&xRf`|~>Qb?(xoYuD(!x2+Z2&M=>443>|_J6CpJuz#^@Wc@}z33uJT z9C8cxZ1(59ZG3To4NcmweYIcr5c=r6vhB;%@pE=)!9F>!Z0i|`tX~HV4qteZ?YP~> z{JV{Q+$QS}i7WmXOOi~c#bD1z;kYYC-baNt?n;&4UZ$iZKR;(%%`g{!Md6M=E(R0~ zue+~((z4QG1z-`$Zt0CVig*{TZ|v4qa;5+XIsrM7k=g8 zP947ivKWx#_~iBAwmVRf7_$E0xRCEK^3H4M^1fchyF0mGv3@u2@9gaI-4f@DWc6kd|xjbGimY>6aG zKNfn-3;R~5`7O0N$z1q76N!x9fPN!N2kWI<*7(V>DKUH!HQ|RpI7%{^7K448Lw+le zKc_B=cTMwq)#@a3;kP^z`Ti~W%=3pFn-as9P!oO|*^Sq?w&htG&;Seja51 zo|2q)aviPuHQ-_+#Mu|TQ;64snGK5<`+{=`VETK(#YU*lg`40vhxj{SVgtOT)H~=h zqo2xYx7mHc^r^p1Y!H`KjrcqyZOLiJ|Jz=m{60V?HbVRCWB+0<%S<18+r);)x6|+7 z?Q=r>5SZBT{Uk6<3wD065r)~j>zfolEk;M z%lig%)TD``Lz4Qr)EApaEZ(vYpAIbjl&|<#n<36zC-{L7Zy4Foc1g|;jb_7@OrgxYGwC}yoxbaG4W~WZ#RfiB z+`#8x<=5$ZF82b}Z-q>3i2Z4NvQPUv-5Iu@`G33E2yylWe z#%X-I{7)F40m#HgXurtpFA41r1``|L8ozRlUzZoc_)(vj3NG>UDW}WJVf>20#71bJ zecIpU_0WDPnAiyMX@>tb#7BV@o7r-Xo5S>P`O%ziecTxqpK;(~gE>;$f4jE78}~J> zf6Kwd2Dpw7<|4*Nw`;=oPXRL<*1mhSeck4V?Ss#Dv4M{j(Y@iEZuf-kn+_&6#J<#J zpZ0ZoDC9pAnaD$&eZhYh;P-+Va74}Cd$S5CLTxKj+D112^E z??!y!I(lDDw||B>_O{<*@tb%7_!Q?RcFXCpz%{k_-3~4`=6L>htN$K93H{Fp6C2+I z2krAIr`KP@_PqoqHpKokKG~;zy`uOnLnbytoPF@#`C$en59V-2|2Snk_@K-+)Gx9LRqe#4pC zZG5r6eW&@I$ah4C>A#5^b1wa1IR6{~7aP01{|{CF(z&7j`(R=NT#k<&`5K=~7l!en z{&usW@!8Qt<8$fn!}xpzE;d5@$IL#>Fn))@#0Iz=A3M&}_+5G+j34#4iw!ug{HpUQ z=h6>+{J7%#nd9T}m+@v>X!|nQ&@}NN zu{s9cET`}`*F?w54)nz)o5f?0#-s2)9}n6uF;ZOma|Z(ve}&whGd^b`GaD8!t~)tj z7yjADYezG1v4MS!$8e2DA^&e+`q(2z%3fuQZJ@9IFEsy5 zEvC=Da1#6a|9su$|M_yRI4$(w#@h(>JFET`mxlVBSaygFa9Ka@n565WE2jGO&<^U$ z8VNkJ>Iy!mD!(hP3;PRyJH$q4zqi?EXc<5D)rR2hm=8F1gx>=pzstbIMyTK4^uzgN z2m3pEYxlWH!(HYR?&D6HoKv(t?7u#HrW(3umzbF5|t1FPK=56}=bs zFZFkr4eh_0uG)V?_{#^=$L9{Q5!xT4_J?!~?T-W#8{pEvhjX=mhx7{jm-;)z1{~>M zpK^wLBkbP^U}7V*&pzX8$iUD({jo!Ag!r|FN8@iQnAiZ9{;MIztpA6E>+c=Zmp&E$ z^k3xvw_*R?3MMu}`?s0>KZyUck$;=_A@F5L$6trKe2RQF+YIC{rsUr-osMrLZ~6VEE&LGft1Qew@VO_4rw_p(o>xdOKb>*<|N3N6vL_@`X7g z?+?e_o8V%bd-QtVWgovIe---O>TQHL`+`H&#s%Lm>@XXq&%WT5A=6B{AUzTksG{BK}lBgEMk{EiUk`-L51BgEMkJZj(nfr*U} zXJ7D7LVXU99bzNI*#{qWPKZ-+hu8>l_66_h@fu>jLu`0l_65HST<^!6!YtU9K53ck zx0+mZ#CE91zUVPTH7+$7&Vgb(#Mu}8l@MP5ro=#kl(xZTw-**r)yat%mwFVneR0Wxg7q^VQg8 ze!i+{iA-#O%ea(%{Ew{&?YBZ^HVkK9@O>fP&U7OEzJ?zTaVEAJv4MS^Pl|Ou8TSRh z9$g(xbi=16<=XMdLG}T^OHHU}6J~#K)(c3H;xX z#b+Ft*bw^?AFkh7FHX23j1TdUm`R#kOZy+;^FYpoqkg?pgTETFG0w;D7L8vSe@$iM zYZ{o?09Sr9m0x*-kRR;{ZRq{2+2SduyrHxEaW&NEo|o$D_?oNjFF!ME|7Lh)K-(hhx5$~tdd&Ra3obVB zq2Glnm7IA4LjDhe-EI7||EjeA9x4m_Zvi-cDrw4huuor3nV0j>w_L+Oj}Q3NJm~Q| zz=^|@pXDq#>Kf|xNX=q!v9Z9nkA2#=;9$uANiebD@%OG#{NcP1Ujk+}+*R!_2cuE`aSI|9|KMKB% zw+4lHLvU>T;!7&gEVt4%i}1#3!{u^7z17NP?rVyz&hE4bZ;HGjt{P!~wQJCQv2zX2 zc6P@>{8N6bG5A^F>)|(@I2>}PNBYgdv6(CQCh(cgo$=3@zS(eBb6!2dvnN;gbgoIG zSo>)ATg{R80pG@FKky4V;oMhwfoNO$UecFtarQ)j*lx$hno8T()!Ntm+F1KK zg15qMA@+CiIgEMc4>A7eh>c(T#B596ywbslB=&od3hqo?>3 zk5|R;a&Yuou@HZ21$cYshVo}@k^L#i$AK^8a{>5;yt|P9!;bK2$jiO`X=eY*$71%U zgX35IGd3lD!}DYKOmOrRXKX6Y%hV(Lv%%3*e748miQ%_^qo?>ShL;SC;d8*zQ+$rc zpN`>k!O>HEuHmJvV)*Ug=qY}?#~+U2^TE+me7@l$z7WIj21ifvyFET7hTjX0p5pg< ze02A#U5$NFzE_yUhFHvFp5G5kqz z^i=;zkN+WtF9AnS@g;_HQI_i@wE*LodJ8?ppYix@G5k4j^b~*2MnV#S~8+&|N4Brlpp8DTz z{>KlD;XA?MrT9*dv-pYl?FL6r@!f_`=n}*CgQKVTevdyA!w-O?r}zQG%QziJ_TL9b zPx1FXJ~@Ve2#%iOA9{RM4F3omJ;gsVy!^r#ei$4*!FRUv_<|UI3>-b}zhmI^|HRnw zP17=O(XWD2HvAWL{kt<496iNpmFQ18JBDXWPw|Y$Z;Ig!!O>H^p~tIZcw=z%6mM$y zG%IXM-~?RR3(#KlD;ezd1N|6>o0%$6UNc`W&O!FuaA~ zpYY{qgtr7oPxV_Geq=%nZv~E?;(a{+MhtHUj-K)_0*C+6)-nDa!D*NFUq|rvE;w~% z4DSj~zbf9<<8Q_Ap5W*y-qY{~y<>PEaP$-(?D2&$ye~L<%D*pocNb)Ci}4=-PP-Hz zV0d2a{IPQ|IC_c~d;HFrei1l&>c7HEy2pPP!)Jn{r}#|68=W7+XM>}s_-v0q5W{Z)M^Euv3_m?LhR*>< zPw_b(zbS^#1xHWuxgLKfhTjg3p5nI~-uS8*J|7%C#pio`O$@&q96iPFHv9~}tZ|a$ z*t?evJ;k5#_|h2uAUJy3{||yQJ}=_WmLmNHYQyja9oQIAh|4YEpQ+$cxtz+xYozH-yr}%Ro=SPu|{&V2yN&DaK2+sI# zlOJpU3*f{>^F)$bPw}0GcPNeFyTQ>@e7DDWX-33vKR9}d?>D?-aST5Ij-KKNJkE7y zr2jrRdWyeqcqeYYM)-%|=qdi8$GMJ;@Q=XJQ~V>tI}eWGhr!WP{IJJk>*t-vz|m9u znBiTxxfa@g+kvAeIAuM)y2R$Mw{yYKQ#{x3u6<+r8PiidH|T1xHWuriOR#6T{C2M^EvyJ-#f4HwQ;g@#cp2=pDmbfTO2)3y;4X z!&`!*r+7=ld-jast-#S!yp_je>yNkFfupB*JHva$u5UT!GjF4(cps0y7_;9M96dch zbOq=9(7Sux`Qh!J;2k~Q)8jmR7xix+aP(Avu;HV5pMHe*1xHW)_ci}xI>-DE0Ed_2 z13doc7(N&rJ;jR*A3HRL7lEUv{)^53SpG~r@?Q)NFV&xB`s4b?^h?39tNNv;KknI> z{wQ$lDn82a@v-akx5t5_r}#LJ-yhR22S-owa*y+HOvG;rIC_dtF?>RK44(#$p5n7T z9-H6ao(_(lwr@H(^HPP-MK>G7Y$@Y&$#DSo@h_s8&Cz|m9xx0wI(aWQ^# zz~QC%y&jLpZ!S1`Q@8W^oXd=F;ey*=lBc#wa%|krHivsgpYr*FN`qf~wFF1PIz6BmX5z~JV96ja#pz&W8Tfe-$0GxISew4d@ za(pb?8EgL{aP-vvVza-8ha)5Yi^1_L>&K(~woBIEdq>9fp9Ejz^`A8Tz47zo5^(IQ z{UwI)YZtTs3^;m8$H2~{L}FL?PK^0;OI&J>}sd|lXK?RV*T?H_;bF0 zUeZ?OoYf=NKg+=BH|f9HxrU$9I)*O?NAFwxUFKLzJ_oy;mM_Hc72wN|7lF6pv&7}J z`j%^|mSlXaVO!4qVV)Cs`y=ij=JGZ2zPkIDZ&x5+;oODN&I9mo$iwhFEYB0)8+Ckb zM!p98k9@ul-Z+I=a6W5u!QTa+&i&Dl-+u6&;Iywc1O7n@r%i9~Hv78>ir8;|X3Rfr62IF1 z!`6OzSU<8)n~00G|CqHuffG~WqV2DB*8T*JP2!^QuWfAc@9;SB5BX!0eo_Cm51M~@ z_#Ucye2dMu51aqm1?E42=Yk*e{+pZs1fC%-n3DMIYHacA=<4n-*EY1cYWx~n{1P~v zC9Z<+VpK_dJDwZUZwii{jIY`j*1k^XX#0-H_^Cac4ZlNVe78h@q|=A@qxQkM7P~`u zAfdJu_?Q%KHY~pFtbOwEf27|Mz2@G3NAusMSKau=rtmWVUCqBd{2u9JQ+TQWp5{M+ zV^es^_^$0^{u6jtmz)1y|E=wxqwOCBUhMr(G5_-LbmSkKweV8^)69PY$7U_O)cFZGKY>39zR0(4nYFLz&$0F`0bgwGJJ!eAHzam{ zqZXUBv|HkTtgp2%feUZit?hfs{3mcYW5e3F#@Z(jn?~(Jhjv^0Dy)489L}`c>~Hq= zM+K=fBhV%fn5P zKAf;&{C6Aw1YQMR;rZ`3{s|nPwVRzAHiypx#P@ZVGp=>r`lJ@0wN;+qhsJMw1^hBK zXDfev)^7LwJ~Dn2c(^Fyhfi!6zr)5afgb?h?fD%uehK`2@cqW`(*eeB!sr-3I0^5w z_PNZbrQoYv&V-t}?_X=-RQta1-__ChPk1L5UpUo%X#98O8h?5Ci1zi-_Q44o%70hJ z_{VY9EScKF#(!5sS$oXZH=j;}AM2a)cC2qC(f?vo);)6k9h3g!_$%k(qzK0* zywv|O=|7IY1m0L}==j{#$NP`#HwAB~>x;bh;-B?d`K-G2!LGBx8|(TZul;mz)(;81 zIe1g&_*yFSso)2}f9=kR_(>biMxO@`Kb;AFD22BKZ|>YVJlnQwzH`_7+~rJ^`!kuE zaoYY?$Xn1qJP^6-Zk|tAqIiP{Z->04KYy01*PMy(bN&qV=~Fqc%KHB3$F#qN%lY1s zy7m38uHfx_|4+02|DO-)`hQnX@Q!?E{S%khfpLCKBc~5nMeQS|*l4jya*qRye~M<7wjqpKQDzBA!pnVmU^SW z&j+6u(=SFo7`!!~motA@ zYXaozlkj@U5!bG>~YE{p8X1;?-2zunu9W3< zu0gRRrWBT%N75baS|EJPE?8@^&N8Uic zsmponJDmSLzUu|JccKoTB&kpCc$sD2$){6nB%^wS%V<-3gyU=}`uAv(bG; zkruS64`X2Qkg}6awKiTy(fxZ?e^J0_zDCLc?=gW?_IC0{5t0v}Z z=*Yr?vXO1EOp$bImFpovP#1`X_2I)ZM(E?zTqT7lFIf-@-&9$4_r zGI{@7!9YF+6%HL(qNa?5@6I4NgR1hfv(UIWJon`8A26_Z;Lrj6hL#4wIVYo$wJ(;H z4JsZ{RxJN}FLmK``OpysWo3cOFDol7D1aV20riH&>j9Pw8&o=|SZdN<8edR0cvwm4 zzyU})0gnVTxDh+0!-m&6p|vBgo-yTyS!E^Py|MI~$=4O!Fk|X9-wJ}fva-q3C(ihm zcsz~r%;`7XC|eNF-7=o~G7b)=#}h+^;iNdfRodMr+js(J-0mI|jn&LGd56E&B9n(W(20)-C3=8282e7XM$9j)H79X+q3~w8r?B!O@TP z$#+sNL(K02j`wpe|9Sshr?l&uy0%O{SNC13a_S9o?zDTX-ihs;C;oEsP>2SKI`w`z zcZx4bllgJO?ip5={EXS|T-_7DH=8f^GrO5H*>|mO#V@+&Jm}}WvyuN$?99Gq`qeEa z-!S9G*^&N#gPHBj?*F3v-{{lMI| zHqY%D^UFNHdtS^h_xr_{>It?Gy*21z>)c2D`a<}^W%qqCy`Qs>57iUw=jc_T_ao=N zw#)aw=>3*W=2A%#AJ+HcgOu4V$HY>^yV1Mfx${fvo(JCjB3NG;%>DTLhO(h$#W&n& zgU{Rf9XLMKj`;W;c0Rz)BiP|jSQHWee`b4J_ssvx?BkP^Q6DcOK7!s8&RxKtqbt$^ zY!%y6k^eC#`F{-@pK3>Zyyjf%40fKz4u6uUi1^>c_FLUE|LfStC&_%QL$4`%&-1&N zug3gWgTEO0FF48no8b6VJL2O_?3|CCSFm$m%>OR1KWjbnU&B5=RZo1>pw}L~*PZ+N zDKYlqK`ck!)y(pJ_9t)F(86Re2ah37BE!5*$acUMasZpk_h_vC=%Q|yQj z_FZefgE>J2E^Zm~Z?VvdavbboWhy>Z4-fc1e7lAd1{GT)q_b}$f zr`i!8=VOPp+KG19`7q|cBN*2en#6xwHhhvYd&Eau^gcnai*p^O#QgUFJ1g>k(m34H z862N#M|^a4uFVkajKfZK%zt077E+BQ{x4y}Cn>W>d|ZMa^Vf;V&UL&Z=6@8}MUnr~ z^l`A~a&UaA9r4j0JDi(N%)!pGy5nHam0%sUp7}3g|8lPW_rNE@wYVti!2-x&uMJIJP|#JAcB?u9*K> zU{`8A^MAeSnx5FW9=!|DTj5-{Fb@$@p62GRx=4X^Bvj6!b4E zC>~Kbpsa96anZmbtW#OI*UeO7_eX5DsxY5-zz2>e4m#H_Hg7u*y-(1))9Z=-JJ`OLrZckN@In^YAr-0jGp%d(#24@XZTkSfFX9{g{<;2l zM8e}&Y_^WD{&|9Ze3P{8d!9h==jbuR^`GzcBrbnu`)-;?zu^Ug3rhzU=%qz6F3(aQ z4r*6?{u;agi(T%B7UcW;y29rrwx4P}qcYw{fSY58o+wp!pHyk@#JTL6*`ycAPm9{hF#_K{mAA#Ha zZEgRD0N5Gp+~wEC;=&JV=_^a(pE-q>uu76o*_V{(CZYFUEH3{5JCH3dyfQu(m%ZGv z-ebNqd+@avW9`0%z3F;y^-Q%+|Li@TdVkkFjlB_m_qBXQl!xmA3V)YslKu-6xRtoIA2)s5S|#1@{GM2~qNT}ftxIk+7!adRB= zg$H6h&H&HP!Xp+A<#7@9@U8anwfB7Nm0|B5e&04V#-kJ1=~~a?(T@F#yq?%-hu-z* zajakQPK?L-VCSC9qck0lp47uPDYI96b-~^}*n8Z$Z%&Ev=nvLH>lu$r+2`0I$!BKo zrRXg}?t|-~O!R8dvo9FMZNWa|4HYLVm9{c!KJsS9IQw&azR`2p zNaj8{zsAU5N%-8u1_!k(K7Yu%|1|9W3%lX`A$%6F-K6zQ?*aBXwp34SJb>Og=pEzt zl)16-$~}a=^Ad3xKCrZOSpR+{1H-T=kA>93x7rh53$fS6$0uzw^jzhj$Iw|E$DHKmHyuA2_L>2*!%dPct`as99}S- zdzJ;I-yAqPij7zjKCH=w1Ic{8iru@g+sC;Po$J<mg9{*Vu z6rlI}y7lC~4A}4L=TpMJGew+)&sH`#s9o{78M{ld%lTqt_t?a$Kg5pf&D2{PjvEV&jNg9T^Nmh2VvlQg@lDF?6<>C7nHO-rxT<^XJoh2k zMy+RYd5`^fyq?&2Ps@1$$L3Yf$If$H|L?6y@?g0iQBW=6@iCkE&g>Om2faOx*-`E4 z;;}CPv-N}VIHtN%*=%t9kn#eK$x*+F#p59Odr2Ps2Mr#?f~oGL3y*zYpq}~8h%ffd z-u=#vZdbRy-uETyeW;l7*w=`C^PQ2gz`p4{jNWr~>+5}OsrN>bN6F|Cxj9}seBhNQ z#bsZ!h(ktv?)x(ReVFz=$?sNU<91(5upq|gtL!(^efiAn`zqJ*4bXcUy>Q%0d%w)q zs9rucWToDPT2~Ba)YpaB<9rqTp5L!__xEcXgLP;7Qj7<4xcF8*+P;tDxP2@17}H~4 z@p>JRA7RTRdB~y6v|M*~X&tl6d=DqHD?XX~+spZ7wR7XHuRFi&yBw@#Opm#IA8P}W zd}j7BXSSE~3uAlS`(97l%Nk-|r;rbStWj1naOAL|G6zJ5v7A@-4b{44Pka@s?Yv++ z@4LUIZoRT^6j*n~Y`m~;K-cudhRvCI0b_go-|Ei)*n?w&N72B6#RJ&t#)|MLV>90w z^)-fe{g8J3jsKnbRxBRZQ19{>57rIn8V|9-oZ0?o=rOi=u7=S@68mG=O0x1u#$%?| zHGATVxxf7q>>c5MASTC-<6FT-sdcl@T)vNEog|-`eK(=^A}@8%L2rNEag04Up2TC= z(1D{0qZ6#~WsVo$YEOL4(Q;l+L+8pLc6M~ic)g458pVvq57@^yNv~!0{XolkIgIIv zXL!99VE3_3*dOxXpKHqc7ym!Bod=jyMb`JL5w#mp5HYS{1Vp0bD0u>m48u4xAO>~_ zBA^ILP+SvcjB8pG>gwvcnB(f2S#`~8&IwjvhMbvUNb~*9IdyN}+cf*U&-eP)^W59F z&cDt%|2kE-s&44+Fc9MZ1~&6)K5p=K4#&h**t>x;#IjruPuA3EFy^ufVX1}XQJmK7sO^~HUx4tvqBhVfi~Lgc*o7(6oX%O4t` zYkFdXais(QOIoiSy(N+J;&m{+zpwWMq#tCEz=ZJlk`3RaCs z@iW+~TF&&oBmbq>6B~>x9lD@50lh^L9;_i2zZZ>19{1EbR+N{fyQT72LOFbsl8eO` z<4uP=>`mjHtI?73a}C(XTF!VZC%?q&i4De;4*Zu#z4OrfC31eUhFJVvl*fqTfklNh zNrZ{SV>27RNy)|Hi}9wz4D8L}I}4-J{R5Z6(-L}1>XF~9S+l{o(%~}nu0d~Mq<^fV z-0~QYGTt-DFCP{e!aHJbZ_2ebd*TcGl2Y|<;oY|f{Cfr}V#j!~qzUEMc!BWQm%Ob5 z)E0S3sd{(uZp*P=U;G?Oxvc@8GWk!MiXj6_^9lxzDAFqno@xiDkF?X0rfkMVeUf(_ zxo=aC`c8f#y$)Hzyl>5dSJ7kM_Z-wGdB=M|sXbU5oY^tG4p}mda{4?#`mOOP8<{(> zs7T@yCFAWfcMAtnQhhS_c4S=NV-R+qi?mla@FrT$_(7nK+04rTuLp^^IaVe|9;67kgod+%Y7`SYw7(*1Wy0a%L&kAbRd{KdvV z^u9*#6z8UNOZQ*w!7v3w2tFiY&`u^*ZNnizv84vEm zFJbH<$!BuOcs)+-aieonJE!lzVh@gS9;}%oB+!#~Ig`zNC)L-P-rg(Ndn(djnTwa4 zq?qZ=B5%Hv+9!!0DYeHxotxG<(qAv5+@WzE;rSD1V|JPU;Up=!M0^t8?%e-K?&aL{ zwTwO5aY!x^pNuQrKR|CE=VlC!@VO0an)0z1Oe*9rYNXaGQ^8xH`!)`0=ei}KSp9Zsagy}JtqicF% zgE_ND3cU`_%{no1K0g3<_b%~~^I2YDGB(14IbM8|l1s!FbAOM+u-6NFpGVH;e}dhw z<&4K`gwbV0S2Xw@3JV1@^R-GrdpA!$I}l=lE0fMxn>~eg4H>k86r0Jb!z$koyFY zTPeQ5iiQu&t0>La58@L%48x-E`i2cIYF~VRgMEHiF3CAOyH$i&6&UA^Ceizq4K5`0 zP2Tmm06o?ZvmZ_KS}Jqf`&oI797w+&QCiAVF=@99Ud-LXMeU1k)&)Io!2Y?;T`(%b zYYW&{TF&aTk-W{L@|j$+5k39{AUPYo@4cSzXWg;n*H}MdIWefBn0FBif=(^v>a?u! z5MRubJs!v2<<9+KRQft>X$q_=&0}eO)iphAkas;^M()@sRzz^4Q+FzFTQeD#%8;lRVK0)sj^gc+hgO_#yYn91kczJ1V$ex4aaI z$BAGk?7}1W zmugTCy(c3)#(|x>3y+f0f(#zBDTi-Ta;f;5p~tCxsOxQ~x&t&P{q%CSF`6?T7n5h~ zAjxNP>BV}S+GjL+Uwb|2e>2#o_~-u8Q42;CbN8Cpk9qnZ%#l*=N-b;l#MhP1^`U?4 zLtSqlmYyG%-VVlCr%Ckw$Y#EE?ji5`tVVAtdLMhej+B|ldHiBJ9wCik1Iu|&H_b&1 zi`_fe;6O^M&pVv!n~U8GocmK@di}8U5pc#lO`^wmAsk5Rlf3JDB6@Ss`!KzJSo#L| zwORP&4J;oxvaIlw=n6vYKFJ0LwJSd7>v3wI>z%u!Ffz`)1a`Y(R*&aY*Yw23b6)RO z^xjL4``Ckf7Cx-?q_woEgvZNl<~zAme7)@L-Rs<)(ewB-uty?1J|b_vlUnzWyxv3T z1?RD}(=TlE;Gu7?#X5|(ln@C=+CwP&g-h+ZgU|Q8FZswJ&$UKs>cHF*ZX}*Gyo|Bh z-Z0TpQjhQ1jC*paaQ$A9)ILu+cmK-Bc*J~2JuTs{@ECT)%w! z+XCkvI5cwpGM`dUOQOg90CXjpjm_wlp+_7axGi%2t^{8aw1D%YRXpnwbhf|8}@#6?l1i! z_6`N}*WaphDCL;H_ksIgUX7G%M7ahTe#>)9rcanLVd~6?U*>Z0rGBY%C3AAW=di~* z?4j-vds1gV|MQuwWd85Re7z4bdg%E`xg)_2&G1_=Q!0DTgwrE_JD4x=E3vKYfW6OM zs^Ol_J$zhxo~i6lJa#HS9XBd_Qx@N3`tUQhb#pV0dy+CMDvQwpb+ zOrJI}cDl-WP|1A);h=W$Svk=C?!>0}#t6D)3 z;W2>?&ZMMr9HYmnhQ#U-{uEJj^y|uLZ2dJS{!-)4B0rSvG%u46{8hC?Rvh&g3>x6# zkL!GVN;2PP>T#+eF?{6XNWI5^muA#EU4z!DCHBr^8>2bn$Xwb#hdB0f?r(YN`xlkh zP%d)cpprQmT}ftxIj{e5=nX*c&Gfpok~Ku-nHfCtrxx&ikl<{v_+LxE`GT^Ss7>1u zk4mo9mwsI$4}jQBn`K(QjPSpi&F254a=clwR72K<^Dl_-XO5%|EJ=Ic&&Jq|{dAIg zPeOJ{%wM_z#2@oHb(f@loxG$}!xQnh$@}9xs452U8oqWdLr~0UIA)8s@Ohj~INdJ- zpG3|&rSjS$2Cu2*x_%Z&cs#{sbxl@E-I%9HsfP5YM;~&HG$;M;Ew*bkXMSEGFTNi4 zGWifc^V#MFe$wxYRlbhg>X?*g4&)`J8jg4FvB>udD?jD_s$VZiWdlpPP7wR=v5D_j zRNr99z6|_C>bDNL zpNIKOR@xk&YIucnPvm<)67Nd3@2Q`zvw{{ZD^kwE0!zxt9BEvWmBOut_h>i6oBNhe zZ1(dJ{jO>+uwOh!^r{l7D+0AaUf!2YHDqo2WbplYv0uZsE*)q2wp?CCap@`C1qrVZ z#NNJIR_%$eswDOf#2)9*ldIF~->QQt$67{{=rvJY)58XNH>f#!e|7Guv(oEd?7=yc z$FPCLxe+2_??^U$lak`Aigm#tp64`t8hcd{9?ZM&v?O|M*pAe!*=U0v&vP2S=-ks2 zB0N}kR5i)uQBq!59N|IxS9Nl!3HR{X()*AP`fZiW)u&k$3knN{m+3bjd>P@qet6aHRd9ahD91pDcPzgHxtEo1&-<7d?%@V=^Iz6a@X zsv+m=Gh@>820VySX1&uj&g*<7Q2)$kRt`d4mQ=UIr7pm$Jb@?TXJ!^*Ggt`SU;Z z=&_O{K7V98OLJC_>&U}_lvJPB>2a#jDD-addJ-S5)2pV-eZovCW!&54EwIvZzRBvB ze!}M#HsfGEZ=s(2FHa-pw_lq&J41yJ^FA@MBzpI<83*%uFM5AM?@aXW^?Jf*KHHVM z<-@z;AsegbLzIUD$$UP9U7qtbn&sT$X6`6Ogb#BuF|s6lSP#HSlKEurEPM$)=99&b zdp+U999(tB?)a1!^3~-uA+h^+HaMtV@yYdRA@@@ov8Gtk*&VKk@c9?pgPOB?EFkaa zZ}qtVz3l~)+x+Z&iiYP79g)6!X?B_0g#*caGHw*E!tUM9E$x$j531^0 z@aMIh>9Mw~TA+FJ`2~7BZ)x-ZdjCwn2UW#fT=hzJK4tRekMBBaN#eu$p$ZP9r271x z_pbSEh(@fhD)S=e7uVv%$dc%B{a*zKQc`_#{eMDR^qxcS{mA*X4*cWne1;4x3VL$d zE^|Db%&z!k?mwX)c3HPooe*iSZD8M;nvOr!GrrT}Vv0!^<_s>`8W8FyNzpNP>KGiO3+1VGyJw`IqlcW+EW$|swY0VMn2(l^!7z>RfJD3umiL6$<~jSv2G9! zY8Rj6-3gnpdx&!@r~3CQBxZSRIa<#6a1AdUNXcd5lX+(79_TT0t=yb`A7j~2uw!jj z%^az7`Ei6nBlrP>U~ZN86tLM^!+bIi4Q0L8xQ%nGo{z+5B;`6s_?$={4$4P-GS3Wc zj$S9{R`-a+XEa!^jQHf1a$Q2NK51(B)fKfQd`7XsLG6l9=Aoh8u-gZ_FGu)H1IyEL z7N0Z8!$I}LC-cS7T=a6CThlkfhq-at(D3>(5~6^V|JI3GNy%lxb+#U-CU%3*#z;Npf{j#6t~XK>Ysrsi zo9Sipk%OG;gJoxA@h7W5iQ5%y)R~lACUv|*k5dzg+uHLZ^=JNHHaep{GWfSvRd!;R z^?~P}Tqazv*64&|It&NN`tdXgwCDHp6n{h}k6Q6%Vk8!v$>-Tk+MaGjKz%I_l zXC%Lh!HY!srRhE*c3B??2U2pG_`H|zi||~1|CY|J--9wb0{2B4?{fZVgkU5;6{GJo2d9u)6kboW!A0$hZ|X@(@gE3o zL#eYfUU)5FyGJqO^(uL|kkt3GSM@lx{{ZwBdOhLA{JiYJj5rM(Q9eXp&yZ2Kq_{B8 zPVHFxai79-G2d@_`$f)eJTtuF+UN$T?nn{hGUpLo48^r|DgR#EPS-SP6I!Y|@R z?0=1(aY-%{-(P$C70zv%vd$F6Wu@V zj+e$O9WJSF6`OG|pH<%Ox!Aou!e~@_Ida-hC3- zd%N_jum#IXgid7a5i7#0j?K6vmx*uYLsDx0E3sdhz7AWS0$Zw>>MgIYx*|{;jUpQDZa>?J7RzsMc2dql`VeJ(%3+x;7MSEbiu%Xd;P z715Kr7>A_zT;9s-J>^{O^z?dc`CPDF$AJi=^fW5%w48Gk4!XWt&f0;z8`hh6zwF%h zJzP?~3_#wO_hjCkJauN5&J{CTw>od^lvxv6OZd;2JYmY|InA5r=t4NBWkkRbZ>RJj z=;zBi>hyN1*e+79Az;D-Tzo7ag8vHqf8gAXi$njZ{oep=v1pm|U&zgBB=d2>4KY}g4W5Rd z9rqMM{n22<(Cw6=KL$BIRbR@CLH`c)*Q5VZM1KOjh*q8{@<2{}GhU&>5E|6%lN zU4mY^pCZElC$`b(=I0f}^tm4|K1q5{b2;P2FrGW{@1Y64yV_8Z9I*4a@9}Ace9bMV zZB92|7GS3#c2@E|I!R)O>;2_tN9_=hs2$b=!hvLEnTv;g zfSm(fA~D>@L+pIWc3#v@Ufj-2;BZhob2+{VJAD7VNo(x9=YMBN#@pN2n(>+rw{CJQ zwP~%N@*b{M*Nbyn>-lmw<^B3Vb??UR2JCiqiF%#g-s(~8-p@8yf9fi*9oY4+mxZ>? z?!%Oaqw*Eqhxs076YTcK?t{)oBC-1@+iiTeAWhiY)gM3$jY8V&GQTf}quLc+=J(>x z*d5^#d+ZyD1M7$7_m@Y^=6JjEj6G`B+kJ)da8$dZ`wDgkVRsC6XGiS53HE4V7Q1p! zIg8zYQQp=d$>pNUHF9w&cF)4@V&9L5LmhMI@)v@eOBxK%H$4t}>lO#r1;SDJO5gbe zyN_V^I+xi0C`JfL(yy4)mtRVJ%O=b$nLc^i^vN?X7(9L2taBz$ov7{4eFWh|va(z= z7xVsfliRQ}He!eC`Q;yCXYg+9ECh#x+L3c}A$IB&jT1gRx|o0mkpn)FJ=0o&$VciEiQ3j z(};c%SZCuO(;ti+pQ0~oqZNbEzrv*saOh9>?Z|cL8pgIY603YIYdfNQY_&_R-pNAHwgI{-BeL`Qhu~> z@&35R(Iozu*L|JLrp>9T1DHn-+1tgJ8|A?42!F5X`r z_Z|clf6VLDQIgrbRF6{!9D%=UBjd=G;FHu}=a@f<Gg`#Pulf5-QxbP0ps0j=_eKP4wInb?{PM( zQ*wpaeBAqMkG~ru^?L^FO7+*VXSBbJLw=WTaeq7`SaV9ye)7{#z;pPmo1%X6o{9WL-O_ZW zJ)ft(<9vPdeTNl)@3UD>lF1j9lPT5owPgV^VFI@ zaNcj=x|w^?h2uf5-VmpJ?(f4#}-VEo@H_eOrfz)qdJ z4f1~LmbrTJJ5Tl6f_<6xTepti-K?${#1~-8h7=Z*tDhB=kvcMet@weB36YfQ*1{!@ z_`#1iLy)iKG<%{|t5&nZYn||b33F;|Tb#<8)E~9f)p!>;<+RDME+_Nk78xh)LMz78 z=4y4WJh#BHgqLj@rj%zLx)Kxg;gVcYr$tlUSl=GW9H}{Yu4KMm@xy=R*;1|&WXx6FWypr|6N^Fuh-sLWFR5E>kRq=gKZ{2E?j}v{2@|GCCTJIp=h|TWMnVkO4@2kVf z=Fe>Y`Hgsu-OBcSw)OTTZlm$vE8<^pTQ5jEx$&2$%h!EJzo#cizh7zh;6p?HAi44* zeg*p(+U@lVI}~;8(Y<2q%o!Eqrc9oCR{OKZva*=o;eYgd*S&l6>e>C`z`Dd&=E0N+ zhHqg0pTO_B9O{ndk*GW^POjt{Sk`j7bqEyQQ9J_JE5>_hh(!;QD`zEs6W%>Lb_{vf z&4CZkD^_yuuiWZV$DRi7k!)vk%(ZdT61Is^8o%+e#APzuAhj!8f^-yz7Ps@kiKV3d zCUJbBOWsuGj^g&;9(A8lhPAWSVTP57@8z*LT0Z&lPhN4Ie%^%BJJzj3_Zqg>+0Ler z@WDQuB$-SP-BDv)1LJco^7BooeCXH0=g*mZuCg-meHK1-Bf}!fhwJ#2v)E)#7d~>{ zT&P7%W~Gms&*it`^T4k)q4I%<@Zofd$LCHf6W?d!lN%OMKCCY^MzT>bq_3EAF8EdHp^$~U!$$*lCz$)NrV!T)VSssF0|wEjoO&L83P zqm_y8v(?{sehMm|kIq>@Z5#};*ilXG}B(%Zhl@_6+*Ft4u0Ov z7nF8h)yHqFE9&OB)GXdTx|@0K-$%LziAvX?OO9)BCjIM!sjflWP5d@ZdMw}7-TziX zKa=_q6G_QcaPsMx8n=g@_p6v|iHRod_az#SmWb2iki?^Rpc?(m5|8SN*u1goFmz>; zb%yZaS{+W3Os0pfDJRT{ce{4{#Fh1vxt_c5PY<=N z9>`dit-8c)WbBix?(*xh|2^-{G2XNn+$AMfT@ZS0^+IsI--CRv$+dm&*Y<72ZR)Un z(MztnBh-x?WNF{b^ZhZGT+KDXs+&=hIAVX*4Qj$7i@QaAfWJ2J$CNsC?csKBF`FykceI`z(BT zXci^FB_6Aj8jm)oWW-~&SB!sTi${DNy}Bv(srxD!<>4dt;Uvjqdg$7W5BMBJ8N08q z^Z9D#8rrAL^O=0obDvqzeKtPnfnNHHoZHeys~e&qe6SBENhZ@n*XFf=Pb=gHnNZ`? zTluuzCzDSLD-+*m;}c&;%egHvS}jF|Pj|M%)QZW>VB4nf3FcGA>*VUraZi@RNMzK^ zHlMEMx>vV$Xox@Rv$~aPCs&KiQrn3^{fB^eH=)-5JgfhU(fSLYyg)VjnXUfu`E+$x zbY<&@p71%9t+(1RnVD<*rqn-jpJVljQ9t2va`g+p(R|vuM-Tot*pl$7U>joDQhwK0 zxnVF4|h%4zH_yGJ2#HBFM7$) zDQq&c*7;Dkr^WFO@GDKIeC{zmgg2Zol+UeJCce+cNB_S;izy%Bayi=#h=dRJ;Uvjq zdgwY|81R{o{0-=eCJx%{g zu71vd_#S_eR?d3*t2u={O5kc z>i5lE+3B4BtTD*>|RMY#+Ak3(8L>T&*Sy?DQGwZ9J6IM!$!dmIt%M;}ur z>qL7L01qO3(std>9~qRIpl)4*D-LO#7Y1AU`I^1henqW{G7?w(!BLXQ^w9Na>FVow zw&SC~6#hbYro=v&pQwLw^|nwPIgonn2=mJG zFhuL|CsKHdU${y#nI5_x*ZVlHIUIS?gvt{g`eToWGvc^L2IyT9{@0{$1o$}S{?|Aj zhl<3qF~)?SaTLoYGao&k4C2@k`Qav1eqEJc&**wV;AcqJ+JZ z+;@t{UE?6+ zSn}Wc;Yd^@hCNXee)xl)9=c-zemHCRBc0`_sNXZ_VWAeOk$2FZ`m{D?INA z`)%j!@jDY0iD3~ogdhIkD9L1c=z7iz`rj1fqfDs$&M|%rVd?ov+V>1A6WKC% zk00~z8j0b(s0ly(!BLXQ^w9NsB8cB>$mg3-`7JPh(fc1dzW6!YN(Ou3_m3b0AI^{M zh5W0AiL%CzYuPmt!)GWX{O|`yNhZ@n`Kd8Kk9>ywH4`eouasYJhQ)aQ`_Rh7_rmYv zP!x|}x9ss_j$0!!ddY5MM`^Cz{_rh;c zC{lhq3WL)Ze$2xc#phw2+a!kH>HPp#c9l!MGmSZ}iZukk&(?$QY!zJQQX`68Y6{!U zH@nnp|8c1e$GHZ_^1puh|8Wh*JQce9-yIO2wR^+mD>b8>yuse5az87&zFL!>rlUTS zYmfMi)>qxSbnX#ZU#(?=T(ikswfMoM4rcvO{)p@UfuFaeorJsc-x5+fo+Xv8uh!Bu z*wCcy+FaZ9_^pw4U9*KUhlaY515y56nAdjQrhj;*vbuG9pB`Q9$h^C@6C3a3tUZ7t z5?B1eQIg5@(Dm8FUq`I%g8V2GD!(4eug{1~e(kMHd@uYugd%_5^5qH>!7ttE5GlW0 zR9IZDJr;rR!yg6!cnTABDh8XfT;op)I;O1w^D zlb9WkrtrZ&oFth{4_#j#!RtJ+_GIMwCR9FLaB!aX3@8vENi^ZLPcUWj3UAhe{hs!GCg#CZw=b>Y~&}KQ2B8m9e(}z8I3rN#BeNygdhIkD9L1c==wGA_odffhWu<3DnG^@;Ws9e--T8tz88MM z$r~u-wcVJ!{Y**H!6{TVRDV@3XSVI|B1vE zz2w?Op>E_r;`(ctw|18=Qkp1hT$zK`Nj!g`jC|q`j*?8KhwhveLAx`7t*tbn@LNYY z&f{~7GWq$r(@F+=;a44GY@FFHzn^TPZ2Zc!T~yq(PVWsa)gf0#aUH*uY)^Y1$1q}+vn z%aGN@SNrp3-7vMGfX4MijqAk^M&gQIa^2uiH*z3xwaHb4|C94(U4=_-UVz#_6ofzi z;3&ytdgv~G%%3;w#v+%woTU6F7{A&~ey3WQ_+I#p4n@i@ybhN24EJI7O3y(up0At1 zHk3`49l{TPaFk>+J#?4w;-1BK7V@zsRDKsIze^6wlFZ|Lk0{ZiY zU%Kw7#j>8)^H7l(N*@(|_=BS)lj)(m~q^2Q}e`KR8M; z@jd+3?;ncd@$>iDGUB)XSa=Y_^(oYZAO7Gd$z*!y=J53`i(hNx2bxg%wKskY+p+O) zyty+D#UR85fl-A_=BS)lj)(GbBXVN>zSX|w>F{j8)*Dk z4#)Y~HMSKD_rkANn2X2H-)GB=-*8lj;d(iRgdhIkD9L1c=;r(w#En|{&^1H?OeVobf8Y>gu z3%_eaQ9OPq8Kd-;hgv#%)#*bk;etyXH_by5J z-4{yZ{ZGc{EdB3!R3wIfLQVML4~~*dribn_zV>S4%iobdXhP-pvhurpNG3nI{@x`C zzh^^fJbpd1$L~EyOJ1E-9E)NXgA8$KYc-H z`v2xY;zNCjktF5h9bF#W&)QHA`D&9&d^YT5@u|vezunFM>vwpQ{`#UOSbs9VE{pg7 zprBj_ZD@*LY0J$>;VFLMD#>Je=q~3c3G_VJa1dqcnNWFh0Yp1q!6VsNKikmQ%Eb4y z;|9C97P+=#b?}}-C%)&j>pFfzD^%dJL2fe$Km5T_lF9VYT`|GPnQ7Rz=XZ0LguG29@RAHolRaFk>+J#<%`?azY^JUE4; zCgn%qB!2(Qj9*VH6We z19_nKuWQ!$ zae=%+V)zPb!ViCNlw>kJbXVmD@%sV!yCzhA+~6U8SDlv0?<*@4-wVHQLQ%T^+eJ~< z_^m=kV)zMa!ViCNlw>kJbXQFX`rjJlKbTPYu`UpPEU)6@$1*Du-wVGLp(rDM-Ll1R zqwtUz{)(FL!ygz*}! z%v}=0jSWx`e)xlF2)SQXe!#p7r@+==%TfK;k35&QNvbNiO(G&kUsx)#bLpM=G_~8$Zl1!$D?wZlT`S%p^ zdrYYOnD3?ip3USp-^#@I!tb$Al+k{@vbNs>RHP06f|~Hd9~>o_Ob^{PuLSXX3;9zf zRDSOozb`ZS`FHlLWUv>0Zv>f)^G~jmvz&ilp&~JS5jEk5KR8M$#PAmzzj7{escBduc{ z>fO06we1|&pyMa5!K7v``9(`Dmuh}d=;F6MAU;xGVkAj9c?WY(c6-_L|L}Udb0>-C zru`_l)k&76lAnt*6Ytrb5M~slr@9!!yge4_le|Uidu{iX#0_Pui^Udkqzd;r*xyKm5T_lF9VYT{j}=e{Udv%!JC1`Cj-z zJ2u{K`iGT??}gthp(rDMS+74gF>q=OpF>Uf;SY|IWE=_7bpKPfSbuD)G@kTH)!AM zIn84IZ*$Vh#P{&q+#nQX#4qdh=VswV3^&(9jbrf#M@c5rLwEhNK7N~-|KX@f`L#5D zA7=8~-Tc4#NK1_+`ER+dKq+!mAAm@`*n_-9Nhd($jyGWm_N zGV#6eJ0%ol#4qdh*XDCjkr~q^0X5-=KR8MbP_dGU#6uOBXBsXvSjoyFm)wz2o zdtXGK-^*`A>F*Zs&WnCuk~u}*^Iz8zz67Vn&gm$Z-|krAvYhQLGkNL)mpX=<(x-my z?!VjF``4RkCykxN@7>V#-J|{c*VWSA%S|rrT3uh;_3qh`c9nW;t_gJ`2hy&!VP4yH zTNyu;A%mKZ%e%ZkT-}(M$hgO|{JLda2XD&_%ZG-jm+*kQBrWT)yD#(i%c_~L;jT$} zA7s2MGkK?9Kk%jH1K!p9h52m#uet?(w^2;i8^Q6hU8-l+^-}2Sw>gmbP+wvsNjZ7L_nhkQ&s8)3S9dq5#>eLWduC+DXLs{|b;kU^ zePC{hb+fGVe>HQLv|)8WdPw6yDJPHIvpi_O z%aKntskYzM8lQR44%croPE=?0BmMglZ_>wSds)eUZ9lGEwGGchP59vtj*^nqBC|Aa zpP>EjK<<|i%8&V;`Dq?QTAbhRuK%lV4Qyt#pS&l^_wKGpzsRcR-+cVdVUsys_~8$Z zl1!$DZXSQvsP}iOA47hJ36&r7z3}5zzc|0$UH?}*J_F3 z{U``O{J~L@$@I|8yFG~C8_4|lO z{O|`yNhZ@nH?J<>_XYAdOsM?6QGWN1%jCDa>;LLcOqsp$D+#|So0Z=Z{7DRD&J=$5 zgQFyq>7l##tbiXAPxTijRDLUrU-bEio*#>>Onfir$FHF%K7Po1qV&H<(_a+Q{>M6_ zT4MMEYQhhHaFk>+J#_a5&qu1aBCj-|^4n?rc4^;DRwlj|e$}B!`RyngSn4I&;#b49 zYqi914TXds{@^IdWP0fCt@GcntJx3vRuc-pnkLHczEd;Wwrj~QR?`%fmn-Ch6JbT(!7 z%5S^>PZrH*iQf?X39mL3kWc)%3|Fkv| zSM-uKyZioM&AFjbjqA3&A;A{_v!2)2U~47YWYmN|{%Y*|1tv3VKW*{r;+kv0XPHp> z-KhM29+Sy$ci;c3xhj*N{4ui1vhtgUKNgiW5@X?qKR8MkJbU%L+#E%yM;HXLY z@j?##e&KWv*A3dfyZioM&6B3g-t&|H4pv##_`QukiJ`pHFZ}QaM@c5rL-$MnfZxB6 zKWjqe$NT=mkL6CB-|oKuSMyI(X0QCh>z?f2zpCMdpBjnb%P0sx{J~L@$@I|u!ru|u z`SU$;{}lq|_p|Z)D3jlprWoH#`+gmYj9*^xAGz?|^}dCk8xq5RqbB_D2S-UJ(?j>m zR{=k+&uhLnq43+nm{0r`_RQqByYK(i_=|T;`1Y0mgjIuC`N_E=ecg33` zllfQt3r=3}g#mtu>4f;KN0wy-VwSSzW^>6Xdp#DW*X2a??TkF?iQBXhl zY!Msy(BEWKDv1`ALH)|X#D>_P#3y;`*J4e;e-tvY5#Z#(k4XjiX{Hn6*bw}P03QP` zHqbx3)FroG>XIifOdQkK?P>Kp9ZYNp-i`Rc^W?>eV}=H}a2jLr8`~UwfOBKJC0ed? zO)Y*?z{SStp8rhs-%`G}qy76FFtGuy{p$ve@3DIZ@umD0vtjY&x|#lUY)%m0+2CR$ zus=ubA3Hd(e-W720N4I?yT_Hb|6pvT8Hs_ z7@61zaPor7^{%$xeA5Z>*9<=|z@Gqr*w>#QJ#9@a#@?4`^RPR}`o}ZiVq?Cq|7TkN zHm?Tte*sKvfNTA~()zdgCaC{Ez|4l#|0k_~o6SM};j=|-;A71g<3anj*%s7)0hrhj z`%-`M)UWLx0snW9iH!g!FZhuG{=Vsi_{WBK4sh~Y-tqN+o%$1tv7aQ`{U?}@J_8pU z?|c8>seU^?EWTfXi4AZ)Kh|n|+VPhyhEs5h*|7Lw^dL10Zr4F1}iG8VeZ6mFBukOCyVs8tv5dQquVY2oBp_k~@$L-Nv z`aSlNTk0bI_fh}72Dp8dUoClTsD1VSJM$mnjnszW!vA2?FZcZMm&8Vz-=)Tn-?uaS zlo!q+KfP{A^x{5&@%tS(oTYvmpQFtFq<|lJd>StCVMeCk^a}Cj$lx66A8YzoyT<09 zeC<&Y{SKxd;%&`ls862u;deEyU)Od3KQ?0jc*B1U>~{fg8?oQt?1y*{aD0k=eqS+J z%Yb$ABZ=Pp<+$;~UTqh}<@d*uwL`W2dI#%<+WyFTMEvKf|K10?{Y;;H?eP)+W$HhT z;}09@_zX9Fs%iQ|!E+5)et$N8-2#4;hqLG#zlV%pZ+~9ZmVv`LjNeISzkk4weC=?L zOZ%N_{6hRxWN;4kD@=cM5MT1OCq?upntq6nH=Ch8dD^e{UxWHh1h0tLpJw>Wf&H_< z$4Bg+Z}vl+^0oMsG_I6!Aj#+WM4wMw6P*`0-;=ds<1F8QFI4+|xXiQoo)0EAz-3(A zdX|n4eRx!1IOV+!9T#h_SO0x>`t!f`QgE>m*uO^Y_dO=Ce+8J>0B3wiwOXX-U*Ar_ z`A2!R0Y~{QR7;7zJ%aP^dT_B3*#D#1?-QJVu;m5Ak_mVk6KePy6ZbU+VZpf2)L51vbxGrTD{Iw4M8@CgC_J8*PD{3yf!4Ia5~lIplL z(iNp%l-t_WWDL`(He6SYZ<#1q;QQfLI>c77%^E<~50b}k!PkM`W08rC04Fc_vH)*u zIw4LToEgv8s{^>$2=vJd-YmeofQgL&CogzGfcF3s8v#yU@Ruupxkq3QG_{02C8deg+&3I9B5>r39o z(;DB@0duteQ?>;4e-)fH#ld_BsO>v$&%80t?Xk%yIvZ3uEb?9o;@5{t@!GF|{A|zjAwb zf55qYs8fi4sy1BC!QkJ)kN0I8{@yhT@h`zY!oJ`?fpcGR-&PU*Z^1u>cNg$QeD(zA zM+QQDIBoqBc^~j4e6r5i_tXf!5d2%uzsmSGUKZiM82m@{3ejK3=Wyrt?;7EU&eny* z=ScOayZwhdqDYeXtYlm4?XNZa``;6>k8Eodc6l+YE!S`p#$mtK9Te(sR2v%K9XFf) zq0J)tHQ;NVYbEVeK}}p-lF>F-X9!2#dAIWcm&S{M^EEF7@YV|-#-%n!Qixu z>JK&ji|0l3hk|2Q^*=KGOPWUXhl68R^@p4OCHzTS*uG`p*j2pDIvRF7|r;1%HLDPCdtoM{n!JUDuakN5cM2tE-UJ;f&)ei;w5L;h!hqo?>; z9Iu zml}R$wEtcKj-KLIc>Mc_{cFI{Q~VmkuNoP_uLnm@@#{VQbp-z-IC_fz(eSHFBlvCL z=qY}i$3KtYcY>p*_??DdQyjtPfupDRJdgi7g8vyDJ;ncQ_}mjB_(S06DgKbhKaAji z14mEszZrh*kO=-bIC_dd?(z2{_|xF%DgLzK*G13I=fTla{CSVR8_|CW96iNfGW`0y z2>vQKdWyg5an=E0|9lf1J;mQN{Dwgh{B3ab6o1>}Z$<^YmAX%!bWQBY@0lmzp4?W0AE_s+H<@RDTAr>a zGOa)LOts4ar=CBb65+wMyVPIx8=C&l??v>vb{D&fH#Yp2juD*e{q5)}&Kgtv|MIU0 zPTjVn2cBvtaRy)5If5S!j-JF}#~h7AqW)<<4pKka4)Jk-KPj>2bRP%7TCfoxjngxR z?{!B6CzjZ76M4`3xI8|GxJ2Vo5xkw+a1;5?{c%IU%Uq)AKF;nui2aUit@tLyf#5}E z|9AIB_;m$u$2$HkK1)~!)^~}VVAteZ0r|MJF!*zd#E75&Hf z;zq~xb z)2TzW{&13dDgQ~vKZavd>ZSar82=c4I{0bc|2gKr#ibGdlfcJ#|1-^hi$#(CkIn7y zQvb8fe+7beADi3ZrT*ue{}_(V?eJ3nPniE0{xJBx z-v0~czuo&0|MS5g@c#c{{@V|T_{ZjUc&Y!_%zq4j1{_}Me}Var;rQJCgpEHtF49^h z+W#u&4^NbH!2ZF;xFqMtj->JH`OgTy*T7%!{N6Wy@{l)-4?eMB{602*G5j5Hcq_lp zj9(0Y9~>JixJSJGE92K|fZIE?|1t7+%>Ryt-aij^}98TD9Ennty6L{kcd=>H~p8po(FAr%$eQa*W#)_qUZa02BWKD)RHn*=r zAOAbxqyBk_8sgZ5m-^q)!uyZn+rc-P{~b-e{|HW@2C%s4ULbr zTB7&pbbO@Gi4DaM_xdkK@P^>%Y5(kM{j<;C)BTe+mwqerPwKcQtbfQuMzutJg|qY< z`bX+G`nk+MG5ip4`i=CD9j&Z>G5m0|LH|hgy}|hLkTL9^5>xt(@$cyI;&lIznC_rn z8voNQ{_+qo7HLyzauy{h<~at=P4=C_x<#Jt{udTb`gH5 zz7Kf(#|Xck;PBS?axCkE0dGg*+XuX>$2k_f;PD7P0KBKihZtUz0+&165}Q1>KK?#L zk@+tgo4yaR1DzcMoEv@-pCz=75y&HnHwBKENX@j2kL{roal!jJy*GQW6zVkYwr>*v&Q z^{HQuOPskWy*}MB7krM!H+39sDgA58vPgVy0KZc0r;g)17yDB$z`i7D-<#R+JDK~? z9qaSi%_Yu#BfJlq>L~q#cI7^Es_kdkZ|V}4%#XD1T`sxs3Ci517Nxx7?Ah~hmrSYs zd%2=?s(F{3cRX*0b)QlA$Gqv2&zmrPMu*&C zWrbxO3a5^rGVAmS9mY?aKA~dl^s~?FdG^^;j-#WHb{n3rE#QBYWvpGY*d0weQt%Lfih>*Zt<$2FT&49?B1IH`1CNkv(C zUSV;0#gIgzQANeT(qYI)=9iWg4lhn5ny93rAb()_h|>HD?BaF*xG=A*B#}r~RG^1; zB5@FhL-KQnR`6Y-!rXj53JQz!%hbFP8=PO9Us{-}mIA8kP)Pg^_2Kx!*2td2h80x| z!9q!Xao)h<@++^}dl zz_Q^5+=?N?%gXcfkaPkb31%>r8#!U>>C>iHlwB~ReDe6Sa;Hr_WAemA zB2`f_e#+RX6UD(k9G^2~)(qJa3F{WFZV~;WYPa;c=%sJ+Ky%wRQy71_OYZc#@=?Fq zKd+%2a<2J@ou~1MM{wA{!eY~EOyA}l9e;Ui%Znb*ckm%8xsy?4=Y9sM;5&DO=5ml9 z!1;UHFlq0?vYF022t5re!-Y!bqV4T+|;A1@yG zwn*;aJES`c5c6EMJXOllwe7PtU@ad48vTKhSJ5XSaF{efsDzM@9TzOSu^lzt@{D z^()x*=)I5Lf#_ZC@52e-o7pap=-o;lAF3zVt?2P(tWKQa?f5ZGMMUobw&0wUxXxq4 zhw8~WJ`cS`=rw1JG|cPeAm_g8&V%LT7|73{R1{Z~Oq*ey8BMYC7dCvV9r5uO#A~qA z4m)o~{67PBvz9Zx$I0VU^~A^Hh`F}t)P*%1KQgF@_VuuXM*J@TdqB&Xf3B0oC&_%gie6Lna-HjNXvF_};C~DK=kDU4`vu}t?TC-J zu+t1XMcBDM;{P+SXSAI8|A;(3RZo0;gx+!Jaej8Fi}?Q*?4{8E$X)z@0gg|#BR;;s z4);heUg2EFb0hv2fi2K-=Kn|X_#`EFijN=B8-?C_^p-~aSAo43`af|O|G$FcQ|*Y4 zU$HaMr5@r8?sSr0Up7X*j_oroXZ}}`$EWIvkCo`nMDIfMK2EPo>ylvKjwlKl49-te zkp5T0hEKI4J~m+I3gUR0b6t;d4HdzET>@;8=FIn`YvT+`?>EO=<%GGhDBfiC+_#*FG%eZm2bG;8pw?p0jlw<7EBzg_W z*?+JED=zo{s?^8awx4=U);31Hq2g za^}Aed3>s#_~?UPEqV_-*SA;1{}8ZNq5oaZ!@68>e5xJsk?UL=-nqG?2s@8Q{GSNc zNz0l4BJ%iDJ@G;LHqFs1bFSY}5&xsWdWQaYIS=c~!11Ye#0UDM)I&?Lb4&U>tQ!k9 zP%-m=8hLz@l6B(aG(Ao|w92{udqvK}Nnk@l|Apo0v(W5}2RENd^)a4$3?q(Q$MwG; zQvY))ccS_*J=P1}XR=OwOhJ$JP^TBrTOFzYY_L(G|CoE3hw7OB>+nfR)`^c9*qP)~ z53@cUP!XyBWng0?{x2erPt_A27oj%`y@u$06{-K-V3TYd(lan)9IBfOj!(5CKCZyd zv()2t=LQarj6=-V@UtYmdA}Q7N%ARq*M={}c6tZB*VE$=_TZKthm=FMafoYl@vZj6 z7v~Wv^>9n)@;h)vE=k5i=Iy%6G-vH_A9;L}l66v7&Kpwd;r8e~>h*GvKgu>++97v% zae3+RqKdMDl7YT6NPQk=GoR*z^Qg@y*x`9%!O;=_&r$AH^6b z(Y7n&%A3v=|I;0yh{S>W)x^S*=q+NyHz`^7gXUdZp2=SFF82=mc)gCuSGnZ!H`D!5 zZ=aNv7cw~(mlx*6rbj(Lnd60n+7+Kw@F^$0zc@GMSATsie3;MSYf1QQU|XbF^-12f z9fuy{+SmzRuOscky{Nh$WSXXHmgNqr$SoNGjly9iMft>Yx__1V0`)+UQfy$&UT>on^;4Y3@j}#9`3nFx%OICYAe1Z@7n%~y%yN})!)|? z9(~y?Di)WXbs!_DI#%M%hrgv=&CN=VM@7kCO6=ONpL!8yz?jz z2em6c``hto&ZjdDaR+No_>5u0mnNwP@4dP_&B>?aC8b7lKAmy5*OPMn*>rvvE`|K$ zMTOjXD;`!@mLKaMe8(;D%~+IjrCjILr+$pD69XPO$WNkuUe01iyo*2Hmkqd3R`RYL z{5vz=PJGt$!cIM|bzO0$onbT13hc1f7Y-z=`#3uu&6<4DkVstk;W*mLlKAKU6r5e3 z%ctZerA9AD?}JEOIM>~&!ATwEky{j=(qeBmoA>R+7jtnt`eEn6+zTHP=`WnCw2>vz zyO?dZX3fUM=<(%&&c*1x@AahI47Mq|@F*J@X`cT_+k1dnRbB7@`wlS785nvUP>Ees zdNl@}3Ij7R%nU_Th9W2yFbJsF5EKhati&E;K?OTlqDHY3W7ilpN)Rh5MvcAk|E#t4 zxo6+YCC~r)J%0D|?0e5H>s{|zyR5y>Irm((>p5Ci03#>5&H(Q~@FqHUWM#mEF%3@( zg1?-2jwa<>(rzExw_hW2PX#>ApzM?!JOXnlk1ME$ZbIZl*QMY!f;Y>#qsjvwH&C`% z>sh~G&*HA|a)R+Ek^Smd4vcw9=^@@;uEWZQ$ijOZprPIRpVk8|y}(7B^a10MHK zcCpqo9(R&n?d1gHPUNmajy22Cj|DtnIDch(BDUq z@%t3<1}!rl%wg^!tIK!f9`$mJ|6^YAa?*bH5%0|4QQy!ox;~g)4evRvD{T*%`M%3j`v2UA+r z=;5(Z1dp|u=vF+@#dV8)J^}AG=Z>A?uir|${6PGt)-!v2O&Z-QCv*AN$gywh$J*=I zOlgYPokQfljm)nB8Ia(UN>LvUiYq#Q;yP9f7fohf`2Dn`zoy7@A89?4 z%U4;I6O2?oa$S*Q4E{d$S8~2T5x>r`OI<}n!N`ot3pk0R48JVY01w=ehh`r&Wp z2JMsDfqFj#JeaRVx5{zusV>Oj6Z_GIbK~|AyX=bGf0FfE+Uw{Yt+Ixy@k+;Bpzzs= z2nWSQCuz6uNEe;<59f}%B)y)DQp}z3wIFhE77hf}N!sl@5xKXVo7XnIo{Un1C~sG( zAz7`AZx~b8*ic$Mrm`~bGlC?zeTi@&n9jc79?5yW1n#TJIxJN}`3_pobNCS)-bB#ppcI8DWg6d6jyYXfqO2v^wIe* zrq{Pos-CjmTF>|}#|sCQ6P@^-eJ?|fKDeMhS>L9vp={9h`P4U*q=&cinM8d!D6Z%n z2kt6x87B)~P3D=@VU(3!FqNKNu`g3*ZF{m3y6jvtrIGvL8B?#E^t8BZnLZ%j{m z(oRPa(M^a{*GxN}Ousq))nwjH&8NIx%Z$gdDr<6rf&U>ylj%1n)F$(8Y9?iknLOAI zr75VC@Hm<1b*rx9J>Cc4JrmetDfJH1GUIW&%1VY|;D6+J@)qY#92MB(c*>8>Qus=ES`fLXiRdOodhSmnM}GeuojYZMm+M2>55#LSdB~K)a-}3a>+WT+ zI*wnVJ{%NRbUqI*^IU)GoT|G%N~E3MCO)9`tesvb{fegLJ4!LX^*RB$KFFQz=Q-j1 zJW;RjOFQuj;l}!k@nc4dZ%lU=F3j;JnFg$F^@9(NomG>lE<~G zSf}b>ULr(|i=11sOQ0XW4L=K_e;=aPDLP0?h#JpA?#e*_5X!oQ`gvR@zH%XQ{fS;@ zp6KZBaV~J~jJAP(d^7wkh#c#ISZAK-*x$=B$DDCaqQ4o}hVu0Kzl;+(f1Xqc^^c(3 z>&z1!-uE_M3(nSL9h+B2nXMDd{xzgWm`=W<8n<@9|GA~%_Mkfsb{GIAY|yC1nl$@s|Q znq6K^$isWNGzl;Sk2#9E5~4iOH3Piez=bcH}bggIn7m?;( zq{<1#BIIbh{_}X8WMMEq7f?1Q_ z%L$)HiC1Uxsjn#Gx@QhXf{Xvp^Bh#?LmroP`FRt$dMQEp;EUmFLFDlNF$dN8v=&7- zjYDpOmxE6e#$w(b+vQU+I=+`7;)44M(Q{Cp`2XH_v+n!Jx$~#_^^Nes|HIdU$h}VV z{$DZh|Gn3_==3JYz3=6u9{xWs@&DRhv^GzwBxzk zsQ;U=nbdq*`m^V*nj=ykT(rSxPSUQ=IB@HoyXe$_&p^uBYCYrAhcp~iPIUG`?l9yg zId^f>fDeAVNqRkC_KDjmC!fL8hlApZ&cWaw5AF~|Wf%0{uz@Kdm~QzH@GiYL0Tb06liDLuivB=L_; zW>Gd=>lqK)1X+_4jKh%o2XcL#ThTG`kKn;ElZV)&etbeh`{A+FLpLE(T}OfU0d{6j zxZ;w)9t$a-sP&A;eA35yIl-8Z+*in5>)anZ1@_X8BD&7E<0;kPt?>8Lm^YeSMO>(5#)Cag6Td&_J8Hr@mJm&$pIqL-%gK3i z9iqw7OdedT2uL6$^|sDRY7~aja^W_%=fSyM?sZ-9*O5EnaSjb60c< z#?4cdrPsB7o=g1mwtViPzURp|&s94I^Z#bbuFvF=UPq;gsI1xhb?SQ#O+@D_oF8+=>EK^=LtvLplsyv2v2JL> z+JGS6Q4@S-->JwUfAt=LU0$K=*-Sq1{GX;H=f^rhbSs|ddJnw0;DLMf%>fU_C_F8Q z+<%DXucIb%?*Bn<5pu|1v$vP)VKW;-ZtZ>r1;W2LI2yC-!Of7s|L6r$PAOn}q`*YAQPMtvovs zEk^#&>k>Zs8z?JEKR&6OXF2cKR~sYWV1mn72HS8&M{no)v94MS{&jaI*Ne~x*T$U9 z-(&9{gU5*}1#cK}fX5T;q2P4{58UgA1bDqE+b!I zexu*+F1ndMfBnPB{E8m9Z42E2C^^Ccolp{hfvS<)AAiPod6!Vi#hKb)(3c8cW7F+U48@7{AN<`5P!acJrz8zF)Zf1ZyX)q zO`t5fE}%`!6^d>79ZS8L9#63GwcHDi7IWS=z8tg%b5PR>+vV3k%@5h8-v9F*HO2pP zFEv`sd9R!l;Nkz9PR+F6xY1b*rG3vJF7*5a`!w+Iv5PtHl^c`m59opWcKP*9^INW% z0%+LhfOi{socB$K2Y9DZo?aJd|0^#kD;rc%1hwF9vuwQJ&uC8*F8+@w<+C z_j)|RX5G*~&qcS4a&FZ)e?L;r<1XS&+u>)U*Z4g{y>%W>u%85vx%!rI;Jp#xaj(AV zT^apvo8hbWdzE_6cs#*=0lZx~U)p8$!2#Zrls&i|el~iIpUl6ndOX2?1H6IY(Jrh1 z9pKUCO`pu*mo+%R5W9Rt+~Dy9`(5xV!J}Pnof`C)Hz<2yJN#_)8s3+RDS(E(1w7`G z#k9+<9|m~uQvOB;zio!E^81N;UwVFm{VjMWfJeLBc2u$-Xu5^6celf@pNQT&u^vYXzbSv-wvh(`Hq^k0PhO$XqVeh zO8PT;;JzJxHoF+VV#PE(!R`p&YVc^6JMsd&7L=tj_+_&*Jo;KQe7N!x?47`S2t3;5 zjG6#V)KNnsv1`&tHfRt`&*>rVz(_Ji$KLj&Jz{ydRSL>ga*{cK8MJOS2;t)A$MY z43GCU@5wqPz&n_-u^IgI21erCkQ07$h({WRV$b1xOE_Qp&6;1*&q0eGxNnDFFuycA zg?gTo+{0;h0(hL;68g>BMINt*i}Ls2y4a8mext{f`Fjb%>n!3ao|j-Q28Z)qvcGfp z@RLj}k$TKE&E{-}S2(X+NWHT>o?xE`9_yDSmEbK2@D>YZ2Cu5o<7<<9PXZx&uOwdR z@dSGXcziFZb?)A#$vlc4xNnDFIIrBOm;z|n*MfH)c$2_8H^5s#`FYv=okJ5ig;}X zzj0hY<#+M*4e6z`)LW-@1u&AmPBZ+^fPa8Tf4P6OKVO+&#V2=By=Hg(FtQR1<4NS+ zL5}s){m%t*Ml@(s9H2)6ZlG2#=SD=vF**HDmuiFb}+Qocqg2@2`c& zzleX)ddA~5(l2>A!FUZhnRhNg?&-wOgBLYR`+4P2Ii{{Gm?Xdu9-D~hCYY|b!TSw( zS2*`TsrLiI<5QxoS4{3h(wn@TV0?&NZ{+@r+`7PjyiM6_8TOFJAb8d*F^BT_FZIx^ zJVe)L;2j9wYUduDle9~IYs&tm^^C`Nr2p&X1mip8Mk9AOa-Rk5@)>3NyE@sLmP@-- zOyt)B+{8~nep~RCgZG?sf1RGRPks;ZKJ|2j zM>k?8P0P2W-9Yv?OIRcR^_`@Bz=LxJkMao(4f58C^matrCx2%mx(Si!BJBp=3Lb03 zhY$7hEBz$D53#k@GyZ#%Mz_i__vY`79OG`u`^dc>%**G&e_jTU(oyk~tfHU2vglMC z(a{f_zkx$rJu)^KFZuWo_*oFS{fUD$X&B7o1OJH}e(RCvgZAi0y}grtkG9B&l4^NF z1%^mJADKUbdgvxZs;kV7S1}IP#q+t?fjv34upm5Yh}>%-$hV~Rcoltq-PXhp`v$FHc4co)UBysc4IYni_-OpT7~wIUSfXVnH<|Q7UQRG3dpYd* z=+^;{2FlX={4|d~+weG&dS18c@;-PK3T?-6vb>!UR7y0uNdz?v}u4N{-i1bNTm+vTlk(X=Z z+!L(=dn}+Vx&P1AqPoWFG2?g_O2+TxqkMdPtXp-RxIU!p88|R*E5{#4EDBB|*CuN?8UnYpX7~^nI*?iIQM>}5K6P%j@JFKMaOf570 ze^yzO6Ab2YLbSTCb5HFO*x`?qU69s~Z^fHj=ym6duA8L*yx)R%HNRw% zAnkE4@ls8h++C!-?tD4dyRfM&9zoIVC{~YCBXTIoI?{N+W=agXH zW-fxC1>yZNk-429-;&nj)zgssF_^d4Q}$@4{&Jo{t>#5Q={_lVZxFrie9^`JlMt;w z+PS|SAMn^r*;86(?eHFHuUoF|=KE{wtB*tOYcJQwMa_v#cY;Uq`zl(ZDqs>{qz7C0 zd_wdb@3ROg=gQ!qZhr|h3vW^!MV_8juX_Fs89`taY2lkw49?Dp4m|17JQ zfjYsjy+r?yM6WYnbo}UXmVd8|`(kT#raz&R_>-<5jbYnh&Z^A3s5=I9`8ayL5nTwb8R2W2kn{OkO~ zCZeBpL9DYmI!GJN?ckgg=--Pn=1vVF$DTgc*<5t&swL5CHbu{U6X@p}NAosW`X>bX zSr5cIn~RRUJRitl67;-P#7sH-zZc9h`f0oR_103WR4v=I?d3_j7A)AAEew zp}FWZUmD%Ir*r=(3dZyGl${>%xrVgo&|JnW^N;fBjaF4&Z4)@E;+1-FmK%cpkOL-Qwl2Ljn8U=2s+k zD9g6P-zoPxn~M(frO~YiIrsX`fqt$vz%SANBI&=IPQIh&%sYhW)+xwc9oT_2M05Kc zzW+USITHyt&XQjZn_b_cp4Z)6beRv0Ze^|g#^j)Xen8n1s>|fwA^n!7#tCbP<}U_z$mkFO-WKY4-OWYUM;`Aa=iY1xczjFQKLWWgNpG>bd`Hc{^m2=l zdokeg5oPaW_6zNtp+Tg5@$s?l=AsLqI&ia#&H#49aQ}M^nKynRevt4e$S3V}%a|nX z26C<844nUl#}c^$@u%Nr}PnfdtxKHt9jq!xX}%j z)g|elWGZ99-GPWs#pPT`yFvc~_d4g^9hW@cQm`*Pf6;o{UkZ$q$%#(pn?cyM|1HS9 z5%8&?%+>=Le5yy)j~U1HsPtM@kOXspaUd0m&I0D6K|g}an0fDDe;)=L7YrlX+QsCC zk{%!+`W+Pv<^P=`j}a^ zaYbhxxFf-3jD2u+z-KyT!?d39nM@iEDmQ`S$;eGaZi90lMqUnn1xLDqk3MDH6u2Hw zt9ndHd1GCLex)ykD5BVD1`#fbFS=)de-!v1gTFT5wSY3_R1G5cdm>y2qFd5#@QKKM z;oL_9173fkY(h?6JhRcr1KxGK^&=ioif8A23UY8!e9?UZ`0T5ti+uE6z>EEQL2x~w zU@_@ayqsV#?+nI24ru1w<{4g2_@6-heMUdx5t7oz(Y#nS{To)Phu;_7gs4Dtode!# z@LGfSUb5ch1-ntf0PJ;fNRKVy!8wR- zLZrI5zB~9C@Opr^DX<6J;AuhRRuau`M+MRrE0KF0xjmfwWO~w0t-he_$eiuO!^{|_ zp<;B6F1|DOg9UdZ2NyzAAi8g}%IjKQFfV@nSJgfeYe$BjQhOYaOb}3 znq2n<56-qvu4<^^&9hZCjpbGKGRV>o{K$DeO!T@{*TWufEO;w|c6y$As{sDq_EoW>Q(jbh0iO{0aVtdGPxu zl6`x@M#>%v_%L@Dcn+%bU&!GD&tM+>A-;f-(7%C#StCeH{W(9I2)4oiBgnp)Ox1>C(_?)TD~Lw^BuU{ zcAj%T9Tbcs)*S_(_~+?j3S0&+xSC`)OX$?d4JT30c4)UxQd+j&p+v57svi=v{CM?<~5_L;$)_-x_PljwCvqH8yg zcRzTaCH<6%H^L?sL=HcUtOUd8ZO6B<{^mVxhA8!RBkmaT;GSc3b^0eODkb%Pt91=e zbPdA3%%NvS;C+;=HzRy9JS~XafyCcx(l8E0?oQ-*Z@oJ#S#N>|=L{Yb#$>WE`&LsA z-GoSWF&_o^pym2mNOX7Y}&F#(76X(q+nLa&x-nf=}=q5yw=(-X- z=AkoZgZFV@k5!bNt@Vt@jij&Dw0uX=jmWWvJ9EBE<lQ6#!<1&_7YnWurbF|fyjlwGd%jK{sC@A7hjaW8TgAh*<|njae2<5tRUOxi^( zQag9XaWiJm6Drm)(mx&}qMHy!qU*2V{n-p7EgHA!~Ai@icOG zAlJpEc32q9Uw@_SUR!@KQf)WJ7O-qgO>&1-c)UVHHzA5d7d~|8I`DP|@4v}9D0-W+ z2eqE@U@eBM$qB~m$gy6Sx|d7s7~eM+eDb2Fvw4hZs4J@-6>odAUEb5Wh9|oI4c@=O z>kr=Mz^{Bp*|PzU&7|M+JOpDi@1x~hrtarbJIxII3RuzW+wkCCd;@Q<@V!L%eoaI- zA&Nv7zI4A<;FW{-PGXNjDSun*sXYptlm6Pv3C0h|bw_TLOZ7N3Sr>u_$8C6&9aL79 z-UhlpE-E~P`NghJM53!O4?OmzQ^$e#Pmkx-%lfCVEx7n}4V*_|OJZ|P$+x84e)y`X zhq%;l;`h)M?f-2ZHJ_0=lYUazpL#Z18;@Qp zE6NR{7jl!3`_!d&8J6^u!d)rfVOt(NN0Xl3^}P0@9=a7zbPWXWDDe2-mtFpn>}v|k zDcf1=8IJ=<(?L~EFb+WO92YI+|5kP#ob2M8qDWi0D>4(NziF z72p+uwyZUvL+`OwaDF!Tx*xwtxsT&O3Dt%;!#~cE~KIMm_R*r6QV-V zH37W8fY%kg)yegf!ow*m*Lucd8fkQ^9DTlU8gk5WOMAG~?mfMnjE8SzOl9$?msfaX zFfm}U%WNVX6jyZOi}!m2T-G7G-xS#81j@#ln4ZURDr<6raU60VBF8#pk6i=1%%W^s z7N3fVWf^RQ$7w{r4k#2|3&HyiJk}w5{3+l;AHX&iMD7gYX__>QGkDK6*9Moe4%xGN zz+)lxj?3avR$H|Vj|-@WZbDQjx|V_08N3?s{uuC}@4(Z7@VJzCfhOf!((bpcN0v6Y z)LtC|9?K{@BZ~+2V4}|)H~2WwO^6Cb*Hz%L9$7jWygvlvW;JE!Xg%vETn{MxvzHT$ zmB`WGm(Fmho<+g9xr(w&vv|~&)tAVNT7&gj;oa0jHz6t%UF^YsOTS$@2fTBF`RpOe zuF!hM<37@NdpW_l54q{cEpVy5n+Ee4`~O0}|4;j0S*kV!PdJHvA1C_#KmX4W6|(pK z?L6=nfp9w}r^4o?drx1RX8=OGyDk-G@Fvyl5XS&x7R$1Hm=uZA?V-@i&dzwcLF zFMxMFco(|VKCwS<{0?pfsG_oN7)V(NX9{vDkXs;!bW0F#Md3WV2*T68oHii=LtZvTGZ z{?n!U+!^p;u7Ixv?9&3>!hxVVNxS_IL~esi@t+=c9>QlIVnGHUW)mUeztW3okOX%R zqDe_zWW!XYf() zBaG4qF(=_Oln4jK6`e!DoeS=d;QkQUr;4)Ow4U){PHO=Nl@p!#%KaC)=&U@K>c1ec zPc3EpWbnZ&3mg9xa}gxrgO3*ugs6q+90l%0;1;>mfW4A=x5dGf4c2-lH=eZl>!^k3 zWUsvcwaD@RZUb)ea$+C+W{Y7Nd}OsEgyQdnk?_Iq3kT&RIuEtusWV+_;Dlt}YjHGX zRa$0z@a4!#FbwmV(bQv*dnuXsz=Nys;nJS;=E`x*z4GGa_@WvJ!UG>4>sDQ}IX~HV z9Pd(ts*-g}i&Lq0ujlFoYbQawpf~cG4uUpUk zb}z>~KJ=krK7N3DXNL1}+A`Ww$>tq-;e8L$b7&zt?@?U&NFDfLz~@QIY~5mV>qvVJ zEkx(KM6M*hzar!52jb1aU9pDRs>YHsu9eqM7^7E1_16XI>j^EMrM_{9T8Pf4`CpC- z+W$qDD(x7Ir`IT3<8{h;yhOD9w0uk24Xa0vdA#%w!FYO_vURb2giL)cWEv*cj44mw zH55Gd?xLFzwGdrg7Z}ERX6idGRaP3gLg4_{BLLZegO~G;_ys({Fn4+nw0OT z#eb2bzfJufx%&bhnxC zj6N`p`Mk1c;+I->2k$$tK+dBx5e_N`H_~nx^W?N{$gNELQcLj{vQN`>P0~U~SIw@S zJLm9>VWhlwF%F80&Xzm!zbve8rtR)h!w*UNZA-3wz}JHCk+_Q{r$iswCIp@98xuX68%MDEC2sLvHtpMy&`H1<`*#(XOYmhK z)()3zUBNJ2+!rYM+C?)S=Kr9-2t-68vk3mup(SCGAR^BFFw^%eptv|LM>ts9L09i&%zIl;IC zxm}QZjsK%QJXx232ght4H6^3V0wThLYxkmCd5A9V3zV{kpRp0Vc;6}Q@+9$kt!F&e zk+$pUhOrL0I^;g&f1{@cJnp659oal;**0hKz;}yog6Z-;c*Ymty&a6#*C=1B^^6B| zf6HgRoM7Pp3DJ!2_ zFKpF=^0zbWqHJoW9yw=j%*VWpo@Y^t`fyNO(fJeqe|4ve)^OkF{5FZ7DQZF4M_SM1 zxb}yv$_YkMK5`Eu$9|wiuC_Qvv?$T70kZ) z|5&%`@;-PC_kI5GWiqc7;ggF3|6hdvFY^AM?})VV;Jy#hivK4g2#8Kl0DdFs~Ig5(EEVG>Np=Ek2F3Vyt0*e$iwv z*Mof4)-CmS=LwJWk0eC@OrqDRI?Sg=Yq-vOQM|qr{l^l=s1CE=Q7UV^1>-2M{}h+H zcudegr&6ZR|0nv#Ro2-9QQ>$!o_b!l>YD5ExXyZU@LvC-)2Y`O@WAgE9dC8{j*86h zM{Ab5)Fs1%_LxiAQJLeUzP7rmCVVrG*yC)X*R8siFz&G78m_Zm@>DQR@c;0%AaeMB zWF;5|{-4`4(V9QG)TQxyQtB-so}9^p_ZMawMC#$YscU$m%lqIpTxY%XpPyfkC@mLfQG5Ja`Ui+jhZs$GVF|7e2U>vA%}utSjyec;J(Z z0{>rh2kBL&o9~FUtK0{7u|9$MWPEIT=_fj{tn&^ z0T28?JS~VF*Acz{=UdXQaujkeyVPYn1U&HnMfyJ9ghx$H4twCcMK>WT5?%P<%0s|= z3%tt$9{6Nrl*yxEggnZao<(gQ zV1F*U2~m;g+HA+1dg_Yccc4YzQWp6AqAy9KTjdyEr1f|$`}HdaCF}K8Wt5H2Xj^1MsYFVy=`btvyv&0K`6>J$vpj{SACmi5zB!S5GZbw%#m zM6T$2(qCrsk=NS>e$8K#>kh5v;ZOL#q4-JQWZ_Z50;s&4yF2OTQQUsUL2=R93SU~uns05X zOa1BOqZFpHqukaV@Xt zvn(FveibJAM-$C|N2+5qIB;4!-KG9KGtkdm0zV5PH-U&wg6bgchBJSyJrcQh68-H8 zC@;&>U+K3Df-{|nPQ?)&lfgL{oa0>Tx=G1=(drn=s=M|5w6#r?x{~&78w@qu?FA@R&nHHz878bHHQXT6=~|U4K^cp7>U$QGSTlGad^` zqg&^A@>k+SG&}WJ9)W2lwC%g zm(8dCh&glTH7=Mjecqh8o{Jy}AFiDW2STJeF9!E{aBl|p`eYx~>UzrUxdoHEhBO>h zPIO*_+*`=q;ZiH(_rD6C2Z>9!;q&|XQ|HdWMst#jQy>W+d^em7S9IcohcjQV#s9Co zCFnQ!WcXSTxjTs7|0@Rme+1{W7XN?KoA%kCooTRT{lc)M`ET{W_qP=v)tO3Ak^A`-t07HL`AQg&&2l1v!sbh;Sf8twiT5 z$kihEo=e>_!pliJ{hRn;HlOl2^QRp>qw(0eGp5fvZq}UmlBVFkNrZ#qiq1E|WxTHa z54bM`d_Jb^DXnMi`#xznsGR70AGx{6edAKACMJAZa}BB0bJ=|AG0ArLd`f*dD6Z)I z6x=gibWaN0e+PVirp(q4#^*cIa8Nm}AGG=oxl52MaH-Wtc)1}iYKu=O_!E5e`b5%m zN*e2{YRVhu&NzJ5ar0)_;0o`jx7uo46kl|21^*`Sxh{We{N85Ttu=kC)yK+1d9^My zE+QwkAniungB;i8Z@nqG@7H<{>is*@PJLzmnK}PB?hn+I_*Z!-GVRv7lW|a7bhd5_ z?$hAn|8EQK6SVF@y`KX<-BeaG6r(kMe#AeJWjia$J|cJ$@dI{@i*fv1v9B zt~gE|tut~=MUez|01*y~D>?@_SB0(a!T;Z}Pja20HP-;KjRlcAfav|a>O26sU6HFr z?lvzceDI;I_sH%)wA8#wX+B}UXy$V9M`Fay42eF$^GKi<0-dwi`jK7 zX*j5y=p2h2<8tPK$bBF5n?orZYWE>oQ!B&>$43zDxdP*ZZs97p?Krt@V9Dx$MLLr*ok+Hjntx*2{_h+Jx#{4(>DHo(}Hn6jyZK?cB&6z`YUNzXs#$G0IrmXb`!-65&9IROerj+Z#EaS9q`_7+-&*{KnjT zJH3#YdOa>aVh5BMG06h;UF`(fJX$i#gA~f%|qa-tp(HU)6fX z=f9-kpmL(~zsRw+p2_nQ56?)(dmCxbf92*QzhLCY+!_1KHu=#bSqXb`zBM7R))V;AIJLXPV+>tcT+{PAtA z^?$my<&&#lx7i69I4CYUNxPBw>zP}@{WkgEur|FZYoYbD-P-gd4F{D&CuujTiHi=; zcd18DP5w8m%^=F!*{WbU31D4Q^Qo9i}h%BT+q#TA`p;0^?L z7ngdxG~iQDS#PapeAwR$2bB|@qmcva@Sey8&xN&_MA@M9{rJE{F)7}VBjYT#&p7JC zL2*UrIB>~Z#{H5f&JOs@psYme8J{Vn;h=J&a|&|Pkz;-EWXr%lM^iQ;%RUt~^6*CZ zM7aWKdmT=FI1r*XqVsTY@$<{ZgS$NO8*PrKtlq>_ZZ7F5nvU9t&bi24iX7{Mr`jie zqs^(5>HUJhG|Gpo%vZHg^NBCroc!XoZAj&F2le5gxT5n8=c;#PoD2u| z&ctuDd4#enwVv^LfHWLbPINwi+}_BIcByBE1b*Ww%C5`BXMCCdfnoS2aJ)-rD&j!+PP&v`L0Xh8qGW_wgV*@@PQ})z$ z?34YXcCpX9_71?zhzU*9Y2&&Tqk`KP>wI-1iduv~5n=y9uARd8FZ>e9%eSRX>g# ze)##L68p4mMZJ%=!>4RS<{zP8pSF>45M0qo+EuewTgG!8&wrlSr)^j2eXaWSJlb|J z4l0LE(ykg?v(!$#a6)3Awmp#3_XXtWKk{btumcI7ZpJ}z(Mj4>vmQFH1-QQ?^G{pG z4ty<$-0nm;5F*h@+SPDA=e2XG7tcuMpSDL))@nQUsi_Is*m>?teSdvGb+R|FDQ4Ur zGTy$C z{=rGOpKp60vT#v+(S4vDAAYn;yrx*2Bxue*Ky2+D_c2U!@t<*9x6rttJ`-{{o`t(pGeP-+MTI;k6Hw z=StdMLD_Pd#(y4>JjVbYoU_`mUjCi8tUSFT5*}9(y>8WYmB(8T z-iL|bZ+k2C0>9t(CemKFw#iLi?gf{6{iww6w_QU$eV!s{FXd5R%HI_SFI`7o_}otP z98~A+9`{Xfw*>RjFVwq2%S`Ssq&)}K`4=zuj!V69Trw}U+l6|6-ln|*MmE-T4iG+n zBMK*cciV?G?P~Vpy+{3B>aC`(K()vm@w_Y8{JUAR=k@Q`IB%~#7fd~R{tW&5keRb) z9DP`iU3TfA>#ZKU_ee5ojyuYRP8Z}~<9XMOhwY<+`vm9p24!+?_zHAHZQo#iV+;@A zcc*Wkn&=-uUu^quw*G8wJ%$Yn^!uy2j;pp&+YQ90a_E1D{J)tkwaz=}XT30>-laCY z$w#NkOP%kLUxEA%F14{+BHvEfNgK)Sm5Rp85u`it@_veA=}n9}bFF0A5S*xTZDW zVDLV2qzFC8Z;QXGZ!9gTuiy`Cdh|I#&MdG?yN!I(AaZwrvAKI=U z#KAxz&W@Cu)~KD--4Pu6{D5P?S>x>^d`=>^4ROjdarUAd4$6ly){Y)f^G_Fzz22oZ z?d9^dg!#K&FV26Bz70{H#_U1pxtDzQUC;~Hj7KPtwKas6xY zw26eX@f}HhI4Z8lj&yD`*Nz6Tk9zk6*HlXcmo{oQw5luyP56!;Pi`7CjXRF|a8z88 z9S82tjH5@ueJ`-XB+ANpbJjL?khju=u%7P}>cdfSMRp3f{pjDbTcdfSMHb&Ux(-~{J@4=4 z`@Pr~|J`mzd~-yt;oB|oLmu7Q?KJAcQE{cOp9bzy7u|n>OMUo{U>y8`vSK4<4jobXDD0B!mZhdeN=& zqKiHAX!f)N?m~WT@Vv?clwD>#LI{-&SE@Z7=I|MAa<36Fme{|rv~ ztmD!|L>`|mx>a6uJ&gS4$g_|BW>5e8kl6Kc;w|1DGxP}&I~S1@oTrKCCRp94og32{ zoWFw;zduZHxE|2%0dS;!a^bv4IUE#6>b?lhPT;VQ{^nZ$JOnuH>GSO#2dC`l8B^zG zAqk(?iEvOHIrrDWVg5XVb>cT0g7$fvvb*iPN~X`7wLq?YiTp+)x>a84Y(##4c)aaW z-*)oP4U1jhC;r2qkMD0P{}K7&&_Tk^28_0i6+54jZMDF7sQ^%W~=BfO5V+9 zug}>a!TGnBc0{MjQ-`!0GY|Qnk>8TYw=bmL*Tz3XzM1J1`L@3x-wgRBE*i*li{Fn* zo@;4eWY|(qut-aYj)3P6r@2B+VdwVk!27u(exA-em+!9`n$@e<7&Ok4}gG>E9 zGtj>u^?Is&pCQ5er~U89_d454o!@zR)^|V0&(+KM%+wW)ceM9*g^1V*2Q{&|ax;%HX-_P+sQ*X?sUTH;TN#A}0O9T1NKa%ft zGAC%@_g2yQi(KC9fyw;Ueg^&LS=*iTIbmQ)$v}zrzk^#}M;AMpJg)V$KiDv`KBEqM z=DDqRZr!@|p_6)74;VbCaq7I|8mApSYxYt59y3**py^#cm&s%9alOlG>Z|H|SIwS& z^!&qS^q$TG3XN0e9xljO_8B-}z$qTR2l{3aW8PmfKIS=B+tuxJ9e>X! z>)`h66@HpggZJEYS$Gh&KQHxb@g9`Hdl8&wsj8^`F=>^1m19Qbyt|i~@;|p@s{s!Z7bv7UK$tIot%)#fE z;nwS@qkQfJ^E~1TGK3H712{>rJUw)Kt#ozRt}^91>KTc+|^uY7tQn9XOM)ye$K!Dp*1bSx;J zSHTw>$-MyKvz~abmRp`x?ODa^Ftz+O%Ac@I<@2WTxjdWC%T_1zGZ&v^@F*Yl>+Qux z&mt*&-XyM96w5Qfp4Y{EzN7p#%Tzu;8K1AS`MhU!GCySVPsBGBT{(F@J%91`=peqDHH8GR zM~7BwkG)4{*`tH)e63>oGnYLkrAyTwGPY@>4w4HW@P(5E%hN-*_k@^Fck*quV0?NR zpOx8sx|m?*XD&W=Q&{S0e_?D(8+B+$hVa3k!%2eW>7m>E4)~={CU5j0|o~Eyu)<(RGYG~DHjdul)-x;e5Na(sKen2FPc;5;|^z2zQFRef1RiOs~>JF z?az^mI*32sCgkW}KUdY)`Fh&lFGE)1sbos~%6MC-6)ex{_It!NF+Qs(Kie{u&qKznGY6lDPoJXCn_rDOmeSwnXCnWfq{JTg z6VFq0<>dABZ;k(s=NtM{)M0Hd2AprusyXMI_0*6k>kZNO5OI~)CwUh7^B95I{~5~f zw@k5r#{#o|xSmozPsO6)cMkh+&6;oS1z+Mi%e45q3BeKW)$LX^0AnMrR zR~qmA2MvvRv%ZKryic1kDRn9!a*wL>H!kXiy}L`({9gy!ll~HQct;fpmpBYO+0Qo} zJ5i^pWo!Q`*8Vl{{BV5BIkbyK!|xpZD{H>#xI41+_l_-*6F#gr;3UEF^w14l;pdx< zdy>ywEe&*nlwV&xY5`3`{8%^aijN^S2#qtbrP%poq>B#y6P8yU?t?^lu z&1Zzw$^6X0C$W$2XF47NzSyV~NwE)eUB_XHVtEEQ=$zO-lPRyZOyx7p_^_=>{FU^d zWZ7wz^)m;btqtjN@mC#Z6U9c7EqtaC&7WJI)gJVcpD#NeOZjBWR6g^R&*0x=^Eo=L zCOF8!=a;H9A?33Oe6i6?#DouX5u7Ago*ufvJ><O#ZQ!seG0iAC`@o_Bqw+WPax0 zleORL$bMXHbOMsX2VV*&2~kJMvoLr`Y@bWWXYQ1sd@eISxZO-X_~UIuE(e1`PS=5w9Z$^6X4Cv(5ok-1iF zbQO}qhxH7cBt#u0&%%%)F(3RtoHQsOTki}xJDbm1FPZU`i%-(=)jl#8ijBPg?}-10 zlLX5%ydf9HeDMDrL;wGl*=J)mpa0+ff3#`fQ~AhTC^lM0hS=wIqWAxrXSIiHhEIC^ z^E`E4wSvq~&Oh)nxz;}&KSEZb_-N6G1Mg^l-SP}@=>GBfe@yx7mMQJgiF@hHzeAUW z=P!Id$Yf%vTf*6&yq6L318Md9sQc7?pYTNKGM0mO|JY)*HXt8@!gB>g(2pz zcr5MqTcUpsQ8@WfdV_0b?N&wkV9V9>ud(z0IqUp8rLT_05b~XU{?dQyYk3SxE6KR; zbP#bjqTK5jKHMLGlLX7tLsym`^EsIOD$7(pjmoDiyzZfE+zD1E^D_sZpLj=AiPcg* z+{f28lFOOGhkZMoBt)H(OPpnsTvM|T*R(qwtmW#*I{n`G+@5V8yLN6B)1SHc)K}Jq ze59|4jbyJbe0XjUP7*9n4_(=PF`v`O_t)puK7Up|<%QXNPBOvF&m4TR)@9mOVk6lH z3!kfrzgLuSZ(QC!*r)2gT=D~oo=Is#3edj6W zM_ir@|5whF^X1-ur_&TyIe87`{7lsP!yS}gZMkayXUzUILwa4K_E?>ZTMqkY?UOq# z17D(CcN0Eb(}t4-%hN+wzADR4bn?F2iqoG_r`La_d3DIpA%lW_a;K-@W4|A8^@q_; zA30Zlq8mNe?~^;Ro>1<>e@&Xt$e#EEJ+C*(_iG8Y;|8_k$cn&@vXAYQ)Bo>8!E0$y z?N>il@irRE+WL9nk}hq^)5g|u|0#Q7nUDN>pwkA9pV9i3XQCrV$Ky=)(r;R(^83>G zv20AYv-0D-w++JY<8-$2`&J&ut{Y!b-iP&21iv&rT_53sXe;6-#H8K7ByLa$%QLi* zm_++w=RC^2pA~+cxlqP>W#qHj{C-N)2o8kbFX^l2ZxDkY`h=qd z%hN+Q@*m!QojXw{&oY&t?e|CZ&*Im)jn&EggkR_6LV)u7j;CwIe0^m-nZtg2A_AAr zg&+w(_Wy8{V0n7zM(ytk%ziz|XR#td`Pu!2QCtSkXy48`_y59gcN69_?tiuaqyKeg zE)yGemSz`zy@d@GJ?9V$hSR^RFQf=Q+4`lNjVs$b6xL?#(naXdx@nhSNX+OVbx0>;%@EaW`V*By(am&gz zemgVAs0}NrBmBk_OSOK~S@JB5dOx<`Ov*i;@;g%bRhMV;n-YtL-@(|!YT+wWRL z#DTeA5jdvB|(pTh5&blTgmVRXG^ThEE-An#;mZ|)nSAI1Uv-#a=buvGN-`(k~O#2PYZNK%1 zhz(aECj3}8!BK+c>7lEc8ru*5-1%P1Y_*Szx~y;oGxu~g3tjWf@%x0;$@~<4Po=Yz z-_KR?@P%KCC0#ymVh(s8nIEan{=2i-@L|M+AA4yyO0YaVbTv!-_1Vt&=g!YqrrK|l z*>7{U{rsNYYQ~?!@69-Ye)c74|2v2@>w_nn?nnioJwM?nHhh^3;kSwSyh2!>9_l02 zHh%HXaMU3Dy0lV$qg!V4`_$@WehRkIGAOn6~ z3Q2F$`cY@evoN|N{V%+J&?PR({EoVGPw8`kJIV7_w*PUvvL+kynsW^+-ISZePx|m{ zJSWw!&!CL;Ble0qiw)7wy^1*0Vsc#{cG*$SQS;TlJF9(b!}dom>XP#Wv2T~+7}MJS z$FkaSRppw8eGf}FJ~?9FE`7LPawp&I$PoMPOl+mqEl&?!?U#O^+6DgzM-9raQu&Py z{fqLW|8En`$pRADOd31 z2d>~hduW|#NMh5po?q=i>{ChHSrL_!#~xeb=f5uaXKbWF?K8>jb7wF<)IPOdGUH3^ zAO0DR8kFB`dK5@&h|SQ5oyE8hzY;h#7PQad4^WEL)^dc&s~nROy#%O_;H&)JwL1c zPOv(epTcipI!pQe%nKrYPELLoAR;!LOC{mAm^fPnEYD=?F7@+s7yNUVQ!P{Zu`y!* zQTItUzw@k4=BMymp3X9Uyh+^WKOg@=UhwtC%1D8IBsnzjc2^ z{agLmz`v>euC+RupTh6Dbe8qM`Vp~%Q~%L2?cQwuxE~R*;T4Dpzg5H)3SoJMRv%wi z>VkjnveGiueh;ht>RBdawr|es|HAKH6Xw(UU%k9AOY?Ht?^#5|hPP8i_&rRNwSx0` zdg$u^8TUW@GaNN2zn7I?!vWd+)?1y-PvPgCHw9+DGX6=&YUSj&5fQQBW7H9TFB2cu z`j%&+4NQCLf4ktHyF721%8$8^{?~9zHb1+@ZWYs?!f!)5W&B3`Z+>4PA~t*tG2!GPvQ4vI?MQ#|4)8h3lI?-evFv#`+@j@ zLRg-mjcf1ub!Gj~$saFk$qdg#V2@cpkV{vVDSl%M(kar|^CV|;Yop8xM!Y{Gn+{Yqncq_JD#she%tf^U3-}@pT@7`f46Tr`mkZw z-4PIegNQpTgyk99_yb~o_}{MmEK~WJ{~aGb&m;3+*8{Ci=BKo8X*x^!{UHBqSE&uG z^Iu-Fgp&1BSLs7y!~HlP)+dLv5ICWYYkKzCuIYIbT+=xnUBR<;uIZVB(y;$`2Vx)m zKQ@w}oV>E}D_y?MA6@bPUB_Fl+Q|&gb*6{(?I-prkL|PV`m!s&tE;r( zWWsg0mO#Itq>D_tS{gw!SeLbP3q|TUvV$;y>XOZKjU|Nw*B@r!OTzL z*E5}E{6^RRPksj?f(?szMojpzzJQ|y%hN+QX;I9tl>ABv!z5l|k=efcTb;~L z;WsRurTo&@$Ncr}Lqs{q1o7|1>|Kk+hJ(luewD<2QtI>c&`tW-UtcU9PkyOoDnDC) z9NZ+E-}d(Z#nzUBp!|ON-`B^ArH>y-9EpJN!~erkg5~Lq&e&+uV zJ~o@*_WXbGOcUla(|-Q?cIzzr;s4c!lMxVp_9i8!oerT_QU_fQG@a`|9>!- z;WOKJd;Y(8p@;PRe$;;i(7c@U3%*NjIF~BI5C0EG2~n}+SvdI0xc}k*i%+#o!)J;Z}9_` zsr=0U9+G{1r+9n&|Kev%m`~;ReN|aiNp-dSd?)ApEOU(5@G;7H$oL5y)n{$=-f}dg zyNfFS;vzPO(a}p?bOH7L%I{6TY;c8p%yfm7#jbG5Yg`At$`#&`pH}<-ejxV2|6?Nw z%E^Nr@|9n|b;~1vgXM~Sy5*~XIF!evGyDJc{D1Lh9x}WATL<(>8-8H+ zd2)#>Sih7#6&>aUCWS9}hN$z)R-Oj_zdFD^oUhnOf^zbz4uyvHpKhI~lV`bVpJKBQ zk56UTr&}8@neoN=>((xvlkPt?<4d;Jf4c1n5BgBILd1k0>kBwausl6;l`6>MNOJ^y+AK_PT56$J|SBnTX>?Tv3@MC=eM+ugv zhi>vnKYw+rBY&7>D!=i@Z)G;WYO9m^Df~vKvts*|{jc^t3=y$mC1S#l^#vRySe_ob z$#=x|W3GUs2IaR<`87t_{H9o)%unGrEu9te+iv@wjfmKAl8(=4r_)@tVxxY}I+r{=d zm+}RctM*xL_BlG+K4;{jB=%XFE{OYA+5hTaS0N&8cq(GTZ#i+HLRg-mHO`Ow*EN)% zYnjULI^*|jHowcPPUffZyCR*X{JtwMiw9`V{(mPT(uNlyCj71=E>{T4GqgsoKid3p zH|5t@rt*7E`Ar#?&F@yLlldw9Zck?^zaNC3888<=x%byiY`79J;rAr*I)$)2Lz^<3 z{Z)AXx7&khHQ_V4mC{H_iR4Qf|5H0)d73iqwZMcw`xo=$u$cD0xDNsihzy|3}l-DUgL z|8Q@JeOI@a5D>fa`@e3_DW2u&p?iz&Vf=Z29~?C(KVBFh{KDTMDZfvwPUffZ+mg;w zem_;EFHF$x$weh<$-b+5Q$+qnl;6||Ki>TVM+ugvhwiPH{Jy3;e!1HhmMQ$Y+rIy8 zwy#aLuDADe2*2)DCF>J@-M!NeN|fi1{NbK$|8x2`wIR0bChr1-Cwhge1k2My_x5l7 z`0kE>hN}kUIZ*BR_9emiQJ&k||9AJ!8wBH5R$Dv4Cj4CEM{Fpz?A{6i;kPeQ)(Y^` zJUw)8Uk$%-{B+;N3bH<Y_rCBcHf`hA@tz3gkMXa$O)397i|)K1 zNVyAtSxZ>h$eHW->0Uv;ZKL$L!R}m;qJM4-@9Q8Jb(iPyw+YhzCFxx2pYq~f%gSZf z?h_C>jX0D#Vpo1o07nUyr-yFig1CROK!l?PZFeqc3%}Qcc2|D>SuCp=e+oZY0a`GA z)niJ^UYr&&3>J6 zGpNttK11SD5nh)OPd9B7SX*CmAn#l$bKg$z{<`~vp1bfrGtFuX%lnM?E_MHNx-2}1 zxhHS0K)GK-$a55XZPw=~wu}p&qmXmx?tOL)VBgZ;{+`a# z@$k$1^o}Jx9`>;+>hJKs-SKhVA16=vaX|u(5-d*--Igi-cdy;wCI1D>Y&DX0Kh-rq z;7@ML+HgDwzqhSU=BM!ccRI_)>-@fhd`_C*NXt-u!i_adcUgZ3zYmG8Xu0KC)h+RR zExLb8`MZ`W<8_A?I$l2upEFYXd7o`H<4@uD-#B4@?&taa`}v$SKfOxp*9*c;Y$)pw z`0db~;}2E9@=W%#otRIy`uBD*9-`$#m^b<(2Y9HEmQ5Yli7!LcKSMj^6O}IGCzf1=X93x z%UJL6oag^X+u6WbRaJlg+;Pykh&Ui3DlhXs!~49yAm9u$gP;S9Fd!;A1A>AAjxZW3 z7AhGk78V*A78Mm178>;@qa-DzA|oTkA|qdl5)~B*73KM^we~spoXZ`b=kwTqe?I%% zbJuULwSIf;ea_nF+;i{UccL6Mn6~)zBX9QWLOm6M@Dmd!s|l0ouJ^`^ZoSuUIQZEn zRDOJcfqeBw_;%BS4j~}@Wj#`x8rN-~(WPTS~o9I^fB^ClMe*R-vDc7O>=Aj}nyZ}qW?^5b{YSm=s z;LYWJ{K#$nE;6C=yVm&qEt%gOYZKiHzr;cy8b9|vi{$w6eLsz1E0%=cwbV=1YP_Gw zth~A3kKbp&uQ8$WY)EobQj{)8OAS zsm6ydP)K|}n;f4UY(Ja&pcNa{EWu7yY;{>-V%tH9j185})w(zMfzIl!~Ur=lKAz z`Q7B6LX-3T@z(?WUPndd(C<+bet)C>R!x}9tR39s&u^}2;iyIVy`%izIw^Vl{$*{V zTjBRwAaeZt#~_8@ao79((@>Eyd>J+2_YU=MYQkh@?X675uRqtc{oXX8@au2C+w|5| z$^1UFHqkBoWcs+G-~SKtXN50@=kcFM^zV&diRFK222cD7S1BgbUGJ@SH_rXJ#{yR^ z%CoP#g3 zTlc#Aq5WCg!cmLzD>i-ylj7LFz}iH&!mlV0MUPYWc}{xtIPE_g6=K*w3pL?aOtqUb zCNpbqz30cT7Tm3ql^4+=0gcd(@Jl=hp!|;VM=s^oBxU@#zu#YCC~bsa z1GQM&o6J<-KFeJ<_iq8OHKFq3i%!Dtwq$-2txa?*{1OiW1pM3-Ov#VyB8{O;0O2>C zYWD%+{Y7Tw?Yn(`a%{MDtMcPUxA5a|j;u5L&+=8nuflJ3APD%m3x$;Y$V>ethBHtT zek24qN->%4dT$@~`EiZcf369YAGr;F@61l-cZ0QwZiU~HKoszkH5w%)KTg2?C5G)Z z5Pr+3^R>Cjbk}=lfzNLh_)-%pKW@|szvOj#|CHDL!f&N1vkmy!d`ivlo2W<(m!ly3 zxNe7|6qD($_m2NOZvXYjSD8@xZBTxPcq}G5zF)I8(XH@X7l;CWB_>K4KklLSml&?0 zjquw*U9Ig+W~zrK`SIHUzTSk&j}J14-=Y6W=J%+ziEf48=0Ftia~Fas`TZFciQz`# z&Dh@0{n+jQ@Z#_Ng3qG*dR?zv=6M(Mnd0wm&^Gb=`-8s^{w#PgIDNTzTHx}N?MQrf zQa7j><>U+=+UCdS0Qe4*YJ52H5}$XAlH>DSDk>76JpmBJr_4kt|Rmbmx~ z5cvU&=VDzLx*SrKl}+tDJIih zk0rK!A7el-+L%o5I}hli{0{T+L*)1yAot&oEAShT8AtrkYjD4Tj7@%hys2ebNtCY5Q*V{zNiU5))#P; zVlv(J4lnoPHxhY~36&oUIOhN11Ih6_e*U2({HjfvZNTqi=D*wnkr)n;IUxL6sYBF+ z$;{f}ci|WQJY;~ocW-d8jSsl~zjR->s=7RUf0W4>u$_{=5X1f=k!u`Oj$@Qzp z1-?7m$#{)>6}=9j&$UnG8lE8{_ESrFhKTxAnK%EpB5}EbI?@_m%=u#B4$cw3jrD!P z-B%uPm5ZIkuhushi^tvPF#|rOHWbitWx{=aN-Uli8dvn<1FrLR!>=-~ivxih*N^=? zX26|X55I_-+%pjVH&g8vg~`-fEI!nqcXxw-%3LTv9zYjl4q{^R&Pf(kJl@FmoQANM!lD8*#D8;k$l=l3M?udC4b zJ+1t@>gTQQ{;KkO*xE$5!taNH$oMr*|JeBb2^EPU*VN?o^s8oi-X%3{^bmE z(QckO;aRxit~_&cxtD(DR4;vQo0tBn+2o<$2JSxjj>L!i8^lP8ax$Z_uIKpi`6u!x zO{(*Y2M8Izu3t@_Uw^PR(XGVikAXJxQd5HwO*M{L zIrw8Nvm~dB|6WwHU^3m0oqUPAe$UDScS{K6$HGzgJ(kQbbic#Q$yWGf1#gw#(Psba zv?;GovMNy_mRXY1g&(nmqZE_rZtUbI-FY^v8o66SC_jFP2!7qNlli$dg{lV|;a48K zQ+^-RPnysy$vgFVHjB@~B!*d%(}f@F3ph$KneN8A4RX(8WHljoO9FHmeDf>29ps2A?127dUEB zeoKts`^o$kTAS!r__YV3X#Cvg2+8rg0~LwkT-1c$66$Oj%lBS@&C;=vMfx2}IHOxz7=j_6$lN*4 z^YXZF{Y9P$e(HSIC!AMiu>bl>Fa3%fFa1Wo1lD(=7vE;_&iM5-Fa0yyc;=t;=>ndU zJ#RbznZ+9M7u*x5xy$SF`)9}n&wKH$qrCKM8qnWGKJVsr-E4W);Qlwva7 zjdkbpK|iO-CjVz0RiW{-{NMdcN&K=q%m3NkOqp$T{>%C8`1zkLxr-QPr=uYJ$p3JZ zVlv&0b?3BU{K)@s)FR`XZTY`@`1_)Ad}eo+|Fg49nQb(FslShrP41EyX7@os_!Uum zsR@(mZmc_xe;7aVe|DY~d3Po0xxgfuAyd~W^dHX6Sw-XH(@Q8u|tV_1uV@FV}j zQA#|!R$tk~PUSRU@oPigWOC(a`Tx{=lKFL(|FdWKMjbyt|4V*IG5^S2*%HGR)Px`T zAC6K?rn|9I@AvtU|FhdvXz{cBf9n2Zex2q2>~>RT8;xIe>iChnG=_6g5Psx;I7*3U zi%d)G)VF+oNvm#*f^UEiqh*n(!n4!%>RK zbT^jS)1QAF$k{7YXz{cBpLu0+{5s43*=tOhZ8Uy0spIzp{7DQ~p&D9(+Arf8dorK< zR&ma*B{#S6d_gg}dph^reixYi-`kP+kpGF16y;>jVwtbG{}0I~|7Y(usm_1P|2@)^ z$A|9i|# z=GR&N&pu+xY?H>1|64hJ{Bk6B$rv6)0e<)sj#5mfyRjZuyZGf~B0s7^onJYY|9kK_ zQe=Ie(^>w{>1N7oqw`+w%Ne&l~RYEgcc|9djb zQGT7}{~SBlih;!Zt5ka_<45k280HM2iSQ%;!%>RKbT`&B?&e<(`9G&xg*LvH|9ggi zZ$|P%PG|W)XPhasO^RPx%J`B0b0mhfCPYs5U#+}IiS^{`y*9pW$eT>6@w5ET z-`Xd|ue1E0GsBeGM(3Zb?^4V^a#xPTumuI-NB)PS6qD(0tS4#J_>uo}+Ei%qv;5za z$IznV+gbk4X*XrIN%1RB89#DYj>K>-3c`>44@W5`)7@Clm;LxbG^ay_#?SJ9&!frw zZnHMgE!P)0%L7qj{@DWtDdR`(%8?i@MNRl|pu$m#$#ge%S{Hx*k^gg6sL=RX{y#1J z9IMX1&hmfG8dGMQ6u*j;@gsNTNDNn@ApF)*SE>n<>2B<_S$_OBfv;7e@w5DYTKMxr z<=0vM&)I0oY@_o}*2gL4AGsq(Vz?d!;Ya?5qZE_rZj8T6cJpsL@=Yo)B*(SxWGG+Xp!=J=(3kt$-2X(WWFq!VgPWzi5zy09bRcQPy|DJXvncuV4 zCc2gRw>uCe=AWIgQpQhmhs1Cv{b7CbPJi8xU&lD_IO4@W+~;Ndf#AIJc`u$jBryHI zvm@~#{}UrA%E=tX_%}fNAC?^Qf6jiB%K0sq#K8Rt{_ZsC{Lxwd&pBesY?H>XD%JSq zO74;|Jct7P@FyIlm`rzLz5M^%&L#iDQH%1k{NF45dpI)xb34obx!p{eZFK(2_093~ zKUZ=WW0;$cg772%!%>RKbT`&(nVbK)^nHr> zk-H>@I=6)%`5%r_Li0V=>q9sHa>@U2)S~<>|DT@x`A%+U`9F7@DYH$AUroyRk-Ksw zhP5aNKk`2urI<{2WBi?;<^S9^W>Srh-GAu4(@ToaGu9@$CBNtH3Pefcm-6~6_aCUp816t#_z@R4N->%4 z#(MwB=XV78ZWY@6V&O}En_OHw13}dpi=JqtrcWQaPFNSnvP1<1eop z_z{!J_~m74e9ma{qVdT)F%>Q1la~&zlF*C&QissjqvLm$c$fb{BeFb{`kuqg9>Aq*GtFGo08{cJojy$qhTGA z)xvKs_4hKK<>d72M~vCmc($a-^Df=Q?=ZdVWxUOg;Jh=|OJ9Dkx=f${O`b8~JDJba zqBqEkbEfJ#m(RogG|-FxdMEwf#4)|pOTUt2^7K}8CwuYhcC$V`-%*zMlv6YHy>c=n zcE+dt_%whQn^fa7&f>$*Lq)DX^F}+Hkr#dM7P4PB@l&JIe)E(0-DGW|Tj94f5GBoj&aWxv{})k_729pg zAAEkCU-MR*3mxB$#_!+B{5V#RFT!tqAP&tx{Qxdy{2oI^Vz?GH;kS{>flo1+?#BAO zwGf>2B;y z{`^#b_SxP`A2?8G5=mdMPj%eHQ~ql0*+El zrn|8-7yJAUA>XA!iyt=@gx^!i{9d#+(XH^?7l@MLm-6~A|3p+IhI?Fo=N!JcgFMbS z9$QULn8n(Rb3J%`vCM)0%_8w(eM5|-C?|6lJM;H0KKU8Q51CZPFTb0`XMa+B^3$wM zbW42l(*sdx{+Ej|)%fL~g+Cd?qcngY{)D3xlj&~k%(vY9&+ki{3>E75HcI5wjoejK-OiS!6zW$=;k9_ifeuGJM{#pL# z=PZ->b(a70TbxbD&#pi91Gtp&BX?;Gn@|&e+@TUe3{}l|1AHX&G#gt z^RKh~pTEkK*(Sx0^$EY@@tu?8&K+GB9AD%vjo}Ie!jJq9M=9}qk!gvY&ClA~{M&+j zwMjL8tg|^j&OUDbb(a70*E^ez--k^f`#tXb-{4PTxR&-@*X{1jZ#|~*8Trd9ix+0{ zU9p9H=Pu>_zQEOgXGh{gULr~bo&Bc!9(n#wO& zfkgTJU%o#s-%-&q+>M&><9S9nN{Q!-OiPTP;yNkv{iytuzXQNC5ncZ~-;b&e{eG14 z;sLY#ea7a}ZCr=aq9VmhUGOdGX@)JX`sJ$tA7@ zmUqwTAg+FE|967Wj~ATiOT(|kw;&@BXna4I!XLrg$(-}c?BL*~l^nkXPspKOQmrQh*<`znQU zGJ~;mZgKa=3yNve*Q6RJ%m3$upRdvQbe8`Mh6EffKK0@FG#nQn@_#{BY94CBkNgiu zDJIk1*g3EH{K)@s)S~<>|BvJrMR5LAex2q2f?88%tNeoJ_ucPirX?8a_{rEYh6R%A zg&+AJj#5mfyRnfMx%=Y<5Gcu>3!gpWBJ@>n#5lw3sqm<#)6$^nby}=dS{C zSAoP(a=q{)|HDy=$#ge1a*6wXMgjRBj#@N+mj6fYP3Cu{wTW(J{?83W(fGOVKU5{f zkNjUCF>FIk__b4Ks0owlZfxYMe*Bh!hw^`c<^Pe~eu~Dgv;1GMR4vNJ;y0z){~@JR z`M-eNr7`S4LHLpX;V30uATlknQ78HFBmWmHGpWYU^8cvt`B~>*XZgP%DgOuaPo57Z z|KFZ?0A1%F`M*G7xB{QTkNgiuDJIk1*r)}5{5Bw8twNiBcKtsp{QREs>n#5ltT$!0 z7QeCK|LZ#b{KmDb#&9hP!fzwh<=+C4X^D+m<;RcwTd={T8b8awqux#)-_EZ83taNX zgwN0ap{JDNOa3j87;d8dGM>-pME0i}`F`AsUe_|7t-qSX?Xps2FL?0>MkAY#Y`vHM zxo&)q{i|O3e16Az{{6=H6K^FxyQmx0l5#Seu~8rR@!1Ey)1(@oS2X{RzC1ZTo#p?6 zy#Y;&Pjm2xm?`7)HvVJ`ccUi!B=_x76DHH$*yyW#euu#KsnF(^-G3PU`(%D^Sexip z&L0N@k@5@XzdWDJ{C_C=J9dR9q9S9sA2s23g!+n_Fq!VgM(=U+zc2&*khzff725Ux z=;ZlTm}YIFTlf{G2O{P7;m7~ZQX$u_1ro!fsKF0^!cmIJbT>Bo1GoMxWSs&>Ey~Z< zA?IF{6u-jGuKx@Bm@-?(?_<~Jg|hx2hOEPlpK%l$CX+occ5a)`kNgiuEy~aG|G8X7 zM9#m3o#p?+A*ReWI==4vHR;j(P)P2Q7#8NCAl%6Rg;{FCWV#zW_gDV-lK%^fRjBi? z(DMJee@*7sS^h7qHD$KS?`X@#&5b5XwSJSeo5rx3Ho}km4@W8SLXl~So%;`Wd=!%Z z3mZ(T@#BMguD@!}P3G5G{x9T&^}C~(il3~VG=@zm3BPNoRPa zh5{N_5*l&6EBst8dhx~uP%FjM4 zvxdP|_v0mAQx)UT=ulj&~k?!G?1$HBjE zE|lMs#_zUdem}J~(XH_NSs+q=?~iS6aG5V9zdxWNG5ir~!jIoKfTI+X>2B=qyWM@W z!apK^T!l8i&l^9|UvOU3@lE+X0O9w0Q)X-N`}qH<(zz!wd>RGe_dNAUHDNN{jji;b zt1IO92jHkh;#ZWe{8qLm^ZUECiEf48%Yi7tFZkZ;aqB*vdlJLHpeFp@r#`PHOs2cB zm2(;2@b9V=CenZ4kDYi?=6~tDQ&L=0TH#It@G8PKvC-1Xm;7#+?|H5F#y0o!x~Ew` z8-o9nmVOX7>x=Zq{SE;6@sSDcJXF+EZK^$uGxxhV&L0WiA4e}<_>uXHZi#bI_dt|t zUKZuiWCc~$2*Rf~)s`eCQ|;Iz*SX`Sr~tgDnN&W5jL!?Bqm|#I;m)?z;z;__b64dAoPh4Q<}_%$T+ zYY%9Ic7)%e;Jxu{sGHg{PXCM{W&GsWkQiQ#n((`cYWFHa|1T8#(FC90UEnvE3*~3m z>pyxVncwn&MrcR)-4VQZ<2%Lw!HksrTduS8@~P~!(|<&_(m|X0iO3~ zUblD|7k?-1gui+x7`_Ra*nnf7%X!@@eMvik^F^-eZ$>6IeEXZ#e!5&ADZT|vZ20(g z#k-v9<6FVRhVOr;`tP#E_rDEHZ210nssAoN_qx=p{q11NiMUo1-*56dHSNTw{P^ww z7aQALe0Qk-6Myde-w7r*e0;y*hkbk(nAy0iw%58d*E}yif*;^&Tb-6M(#y2*-wQ4_b|Ys^U3Antu`N9tWTw7@cVa$?*|tf_~`u%csGq-#s)9l_#FTf z8)APhuLrdM8B7z?KZs0h`1nD?`MGGr52;Q9*ZT`;8GrNfBj9cg(YBfX=hM%p(z@R7 zoo4+%3NAJdng4;h4od4P-=CKL(cgHH*Z`OK4D74%>H0kvAKFXIOkd)YrSa+dD;FQ) zVK#jGnaaN_-8B2%z{Li*#*gb-;@9(9+CTY3 z-+mu(Yy|ia!w36#U+`XLw(Z}(Gy$=Wd>-MbQzhW@4A@=9;TCDuL z$@j-}e9DoD4IkJ04{6$F~JsZ20zPsQpvReEZYE#0I#|FY+q$>(q1o z_|E_n8*n_MKd&7gCGFHkKmKjV#D;Ib&FoL`?au}i8$Q0o@I^i@W7dXA%1n-r5qI)> zOLhSoFQoOD<>M>Bmzi71 z+atJMp7~%}&sAP;n;$E|#l~{i|Bc%Jp5OKRzY0ujfNTFZY5#jZ;rD+vnAx!YZ_)nu zs2R#Z_xOh z*5AiBfUk4?=lb+huhRc#(t7>Q<)48Y!NtaU=il;oFVeK}-vlN$!1eg}gT|-Vi++4I zgP9GB&kGu#Uhnzw*#a&$eEZv!-|1Pt{jFeP16+@fziRwWAL7Sv8<^OD;~5Ks_?=$r z$8S5B*zoP!`r`BvzWv{Ui47nBllhnHY_AXV;g?|i7|$(|SpAae#V0)DWxV&16J*hb zYv+O6?fuNR(R&J>XQlB|Iz4S3{Rv!r{m$YvC{yEPDO zU0iKD-h)>e@8=!wK^fYYgxzk+JIBvIgSx2=H8+d=a}LMotSi!ZD&NMHag3{t3>&vW zeN;bB?!&47Uf^N_T#k=H`*hs%hP!d6ecaiwaXq5r%H!XbpBcwEW3Bo!F9zkA{SM#0 z^igbJU&ejJ={oLtx43bqz03vW$hf z#wo5gz;#>?>bT~;;l_1PIk?y$&Wvl|{~do^>%hc@Z@2h7@>R`|ACXAT+8$N!E;apDGads=1 z*zj>qJlJPiIsCI=V#CKjYq)=Y8+0d_*zj=<0MWnM*IxxDHhg@w;V%o$d^|UoeDHL~ zy!msouDEs~PgF~hdAFL%no7zQ9`o)kUJKHOKIhN7HQ-{Kb&($5wmuok&&^uD);b$L zZux)cM?Ss|+-#V><^N&a#x(u);9|qqU$4A}Rr~k`FtOp|wmulfGS&1qf{6_u-)Q=G z`S>OdujQY?8Jd5}JU{>J2NN6MI{)^o{jyBo{{b+wVfX>V3w`_`xY%&|gVPNk z>EnmM#0I$JhrzuxKa`#4=Z7O;VgrtRX(>LK>p0dWWles5I0_~<#6IV@!F@G9mR;`h z<6t^6NNj-1_2J+=?EfvTY?Wu%hwzbWMlDx7M0{F^&tqv716_QGM_g=BwSR*x|5y0y zPu|DHhTxLFN1USZs~F+pH#if_Y?wZQV|*%_UH|ECTy6OFiw)=WtMiZk#?=P6#-~W* zQ_=3?Lw_Y^%8~fEl2&oOi_hRJFtH)_B|h|zbz#Nl{rKb|BW6;rU{OAj>(eXtr&XTo z)-QvLz{N(Eiys3={3tAnAkvH#(xBP5B}97 zef|w#BTa2K<1})a=gsbwc5xe@7s>f~@Hnd2sCE3tDZh*T`;&v4z{G}+w;Ar|g~82W zX2X-u!JkdXepcGWYkdAK;9>(G`q`gSNxPW;YtB{w)4`fmXydm=$8W(FfBa^EGp15z zf69x0t(e!_(iUv&w9%U}6LNs=vha zf92~h0TUadpKJYK{x`$7eN| z*ucJAH{DD8xo*0y-5=jIV4T~f%>F&&$MHG)FKLTz^-i_AwQL7v5#yGB>KhpA7YHKlnc6Bf({E)PeKkFM<67;IHt><4c^|)~VDxZLmia zDH5N9)cyFE{vEOY_3aVr-y!4&usa_6GPfpip1v%^|A^Yi_^8=z%eLXh_Mc4HM<#x~IhSHz<{qD2_RH~l`}#xD)rRsbZZiGcct}6Pi(|v%LMc9ks9#m- zdFP+&bqVylAy0RBH-|qJ!ZS@z^)n5>U}6aG1&*HLjJ?>u;JFaq2OK@c`xxHT7Q*|2 zqo;UZhyOE#6Qd#MDPCmwgpLr-ydHvH5jQM{tNO)P+;bT+1H6FW zuzop&4?&*i>=P*Af8pqm{bIFY{)-*{y%1gwj-K)>H+(YxGZpx+21ieE=BC)6d`Adp zUJgM|@sSSaf35=kT5$9fuQhzi1tGiv96iMw9KIujj{`?f@o|Q?)P(RRaP$;!a`?AG zcr!S9iZ>fRH9ds4fTO2)i^H!9;nTskUfTO4QQp2YehwwIV^mP2%z!|@3 zUk;7mY;eX^@!1Z4FNDtpM^Ev&hF^412%is*p5pTz{?icN4vwDU?S@b9AHqAp(Nny` z;dh4cCE(~OzQp1CL-J@;8lPq0%%6+D5sJ@paN?%;a>Fm-!&gs= z%>NZs^c3Iba301HSn-wM=;`sZ2At#P68;x0z*ngaHEy~F<)!Z(1Ur}zfL zFFz-QZv;nA@r@2&7s5Azqo?>L!&^@X;hVwHQ+%_-uMFW^z|m8Di^HD^;akDcQ+$u% ze2$-p?>2DsG=96miT~awLil!Y;;Q4j9h~{`*CCop;K zA2@MQe4oSl^TxpbE8yrU{))qY5W@F^qo?>G!{6v0!ViF>r~D6q6Tdg!4)H$-PQMgC zX!x7ghwww-=m|cw*x?_9@FU>piT|O_|G{sB{2v8JuJJjFKJj@gmcWO4;KWUE_6@%+ zgr|d}r#Mj&{kKmJ;TfiILmbY{hroU@IC_dVIh=>*1H2p@JstmY@JcVne>Vs7e`qy0^Fr}z zhu;vwM}niL_(+F`j<2D$;OHq{Yk1et@jbKw96iMw9DZNO{y1>-6d&jCw?cRmIC_dV z8-8+VeKE8d96jy-F7N^`cJk&>|69O`i|V(Sez&tj_NRkmSMli%|4Im-0gj&HGYmiF z^bp<#j-KLe4*yaJpAC+l;!&0!IxhHe#^np zQ+&C@-w)v{z|m8Dh2cGK4B;!m(Nlb-!w-k>Rp96;zRK{^Lg&AstHIGze6_yM#p!O>HEt;634`CkW)p5p5aKYc+6Uk{F+;_Ds$?-0HL96iN17~cEp z5WW!{J;gUVe18bv1dg8Kn+!jLhs1;UZw5zC@y!nZM+n~nj-KLM4DWMg2;T~hp5j{_ z{z?en29BQM+YCQ*b_m}Nj-KM%9nQmv0lyvK=qbL#@Uv!x@SWi3DZbO;`$G6GaP$=4 zYxvor>$jo1!O_$6!)|cS4`=TSogemq?{fGa!~2Hw$6j#sRDZwW=PV5A?*m6q{qHmX z=j;vfdj%X`ioas`$ax`rKR9}dA8`1Q5Pkq0J@tRY{Exad5n=P(mw=_ zUBQQSGko;)5Pk$4J<0#W^1z3AvC#)Y_K$)ea{iB+|8p-);4FvYL*XU-*w^@;`+Nvb z2S-owK8DwZ)=$GSOz%p@VHh8ZU6$p=rWVRmyp$|t-Kgo@Q}~eAkt&TXzRt5J^aanP zW?*0Xmx+Dy+g)Ev^lw-%IWVx_>~-<&_ULFUw5A+mKHOzn9l#;0KfN*~n*j-cUYUU$+$g zS9xjaGd4_{~Y`Q#(ve+f8#Rez1?cbOHkztrq%d{$U|y72IK;C~tT5*MG97M}>d9Gre@ zd{$X}BKQjMWo~@d+4!9JaAZv!~v(uZe@hizegJnp4sd@eNqHzHq;{`Yv@%KhmLiuVfoFY|VT=S`6F<97T{ z1OH~|{IePPM)05Ux&!=@Bzy~U`mN(5$2apgqQ4cKehI%(nT{VHP6Yn9fx}z)4d3qg z9Sa?w+rhWG{_nE>cfBRl{~h4l9RJuHAUg!Uy z`S1Q@sQ>%H_c{NE%)dN*9Q6MHIK0&V5%V9x4}!x>{U0^|5&RJN0rNlHGyj>tl>QH_ z)&3s=KWP4k<5lL5JRBVOKMD>n@jpDn{D*OD#)rX6{15MD{v&ug_)+IS)BN|mS^duz z|JaOUL+9`CUglpO&h`CcGcLT;e;@N7!86r{`R{A~BX}?HZq9$6`R}zk5&z+Rz?s)_ z{0uKL|MGBa;J+_&c&Yy(=0AcR$p5Q_ge@LKENC>dYopFBJn_-_KI z-_pNP#8J*)5xg0kerx}xoBs&j0^a2MH`n?n4@U;}r-L`U{>``kMerHmEzW+svme%P z1E22t*Jk}Id?D1o+2AuA&S%fE{unC9pA?xpbE$0(XZ;~~>7PUReDK+h|5D>G5AOu} z?P|luXPNPj;2q%e9e>t8a(<8COTgPbZ_-j;R}kMPz!xOW-@`@T;rOjGeifPUix1kX z{Fi|*ar{;rKY4g2;I|xnDY(p^HO4Q3uRy-c@mp*BBKS)1<;HJxhViR-FvM>aIK0nz z*^7_nIGy{HmsZ(7@%iHL)!-`~|6Rtva!@F~Yrt1I{_BmuJY2)4mNq_X!B;!}e6B0= zKZ36VU*q_1H2x8MJ@{H%e~m7JAM3lScGh1~Wc)W!*O~uOVxQx$iid9kd?WaJ^FK=L zi~le#$L$8^f3Nc&#y5j+#Q#3lpTtqtk5xZOtWSn-0pDcnmvzKZ){hZ4&j|HF5K@3iqR&am;n z_`J~g?*ZS%XR=@L;?EK1dEGsIct}0T`0S8}1 z{}r|2jk}uHgXo`y{$pPM0N;;%pXZI^^Yh_{!22iR2avx4K91KT;5p!b3F#k1z8`!b zuSdZPlJG;w4}jzUxlQK(k~ty$BjE57|Iabb;y;2P1&5dTe~xh$|Cij6&@X0Q2ru#f z9OEqhBX~MEyyW`t=5pV zXu&ytt~)PreO_D)US!A5s9tvbfS(lDF9+wi760Ej==}3=Re)E6!%O^sMVl7w zah&!ZPv>;$=Vio||8%fs>U4)U@yf%)U-3@OP<)2!#*1e-yqVWb@9f9DOu;ig;!Ngr zwSjD|_;K1rE4-7_j%^7<{!YAj9w#vGm@B@x?v@8%>i_DquidxvH|9rxc=1BRkL{uP zzK{8xpeq&>%RPXP+K(OkXh~1~A)(fZ)5h1gP8&bDWolhhEY|;cVe7cYx`xKdtz*YG zHO6AStiiO#`j)ye3B9aT;;3fN*7NG?TQ8bi*W5a#rD6QUmez5x*r~0pb(1F`pVl~e z%J@kWW3i0ZR^B3v#d@G`3}I zvmg+LeSPb=NmE)H8<3O$PXjX;pVQ_noPF)0)+skGZkcz*HTBmnymH=Eu~@vd^@{m3 z7hWX>PiDV;{`HHc#$x;~%|6EMKq^vh+~wGRnBNcmz}{c6Mc+G+IsNyXXvi@d6N2*WIx!!jqoTDTaPFC@eK*~7pnCkUc6J^`=}Rx*gH+% zEaCe{8##BJE>j^oPb4x~BS&VHR8Ae3wKQwSDP6PvABxPjWJ_=kX$pOf!#+5rLyAMNpJclVhRFAWGNq6+Vjvgzf-u`nL@GTQA?;g*$ggcw!OZBnMd#`9K`aE~g z`&h{DSzzfQzvOxGrFw#~Rw&wm-caV3f4^S%W>ZfK>E-g?R`Z7CqQ{!^Tykc=Ha8DM zuY`J*+NS~gbq4$sSZ(d(v&jQ=9)h5F9?^Ig0WayCU?<0T8wTZP`up2vR&nqCp|E2uNZ zj-A?+HGB}WV7$zN@l@u)py6&NNV^VgYxcw!{s+o&^I6a1chE9=Grw z-;{WX^p&6b8u)$mRsxrW;&3O}bcw@~)bnsTI6l>m_*jmepJL}e?0h@q|BGOYw4M3C zhxhjLV(}93aSwXGLT@dvXNLTL1?vV`Tr)^Z6W^; z@*bb6Cq5pe{ol~r$m_9?|A)Zt4E!HI57&d^Q|*Y4_2|EjogaH1->Xc-|530nYCG#c z`Cojhp7?kez4y@Dir%Xs|HQK7D}n#x=iz2>e5xJsu^Igd*!h*`4d%}X6_N3Og35Pq zwaC2rITfFjc!~JpB?l|~0I6l>m_}Gq}N3ioJ&l@r- zbQ~}yC68)5>;E&n|FzQ-8_%G}_v6pqi{6hy$H8{6pC^t3orS56gFn#@-;{WX_`?67 ze`D_-o;Q4=dv0Fh@G|uYZD&0AZkG5~J?ZO<^q;#B=e~~KuM^MPm$!laRN_!SX=2Od zNlmT%9D8Gvg+t=`Dixn)UNpa z4|X|M)RK#8{^IUK37@0Xm$jY7qm=6!bfu^b-g|>@LysIX;*yZwN9et44Y@9gmkv~0 zCXjyphk7uX?zFne<5{x%RE1|(ZL9u-3-7(bU&7yD{5|hk=9G5ici}?OSn%E({0-Vc z_MA&yJBbsun7Ka8{fh;&Qz`+qH!94j?MOX34JQXek`nKaV=V z`4^o$+WnGt4W2jh(oj3r5T&QEFbU_8(lNA$ zgWAPsDgEdB7xCIQ&l`P;Ti<6QCx0{6R-_;2QS~B0U*)|wgm$%8q4#;GC+$X2EB(nk zo}Yeeoj75ACH#gc<>!Z@lA=BimzL-_j&BC_q;JDg?Ow2 zTd3`f$KAZY!|92QyU|;V-uKb_T!_c5U^k`UksOaN(+=O1c&YgMBKF9owLkW}`Yxe) z%DDlaRwR!2Ed8>+l~;N14fz>*l5+C_Jr*-s4o4|Mgt)IC}4)M=omooYO0&&2Op2 z;q#f!Rk>dz^EE^U(_;52s#_1JPvS9@d%U&(^1QJpg~sPO+C3WL^9SC;fnq-YfF9Q; zwdBLGE1aJ2`78COiS*lDpt|vs>nC&Ls=nod#*6)-QcJ>z z94{QyuK4^ncJIRODcnoHAhAv;eIM*OZD)MQ;le@n#OJ%{twFCBde0=*31zupf9;&l zl$N?+8q0W<#b^%)wJSc4V)uL49pHK6Cnd(K>|`+RacB`euJh5AqBeN%@jPg}t^mDV zq2oz%`n&!-w$RADspH1q6hAm(uc!G|d-y6N9z0(duPf$zfs+z(DeFtS_tme)rR)sV zH6GaDy*G^YTU`};&pJJ^e+u=)D32)@Pnq1vd2Vv!g~mkM_1Cs$4`00ZhMkGMI=(+R z#eF}LHXqN_#t zR8ZkSF`vX^*wxr2*EQXhn7?J`g7?*S7MBsKYkFd11bQ-mFX5hl-06vZ;WW_a!w-G8 zPHCJrX`&q4{^*#!vD((`i7(`v^F>n7Y0;?WE?EX3mi-jCJy@)|F@06osXb=UCO zM3)ecI`+jaNw{m;t8Iud(u^m*_L_S~kvpss2BdEq-j!sA9NzA5IbgX@+C z?0p$~kA~uLJNQg(XFNWwx~3;KK8+rIulpL`Gc60ngKLJe1z{djCmM~G$-&47kIz!^ zO^KI@ug`iOpWnsn$aNRKLw4L!-#e00K9>+%6D)eYq_d~vq`l-aazHBX6 zuFqqN{MLBulxg*KO-(XYxpSXb)tg=Bm~c?L;*)q(lJDyt<9nJJAwJ&)yItFv-Zyy< z2h|gw-$d`%==~DCl_5Sq0J}^1*arix@>9!vKrwY<%h;y6AVsSsiO)k+IH+Cm`4D#h zf?ck+FX|rR^HZ?>ir?2**aMabn$=rqEhJEQ#G0sc@jg%fu(~s5&3JtQRh+ z3-KWb!`F)F{hJC0O1$i4eeYFG_u^wR(0jt^!LRJF7w>Tk`8l+NaRb&gsji`Qa-+V4 zug;9uTj;_??ThcX;B^i5$^VxwNboA}1-4h)sb0D8ars?*^WLlCcpq~%dT%6nl@Foa z%PDzHt7BeIojjSl3^H!PRipkMTzM_mr+yxEZY7T8U5%si{gC%v@VgSfh5UEagU+wC zJ5}3?rt0wCt9pQT};8=fhi@md{_)>esqP#cuzK^|X z>^+#cPASiaA9GBL=w+#{yfqtH=y6<(A%|SvFL9lMJvblFW6A}M7x^@_|An-}x7x#3 zIsLBUSQ;}PdtXhAR|Rom%&Z8HGHRB-jmwzu-mBV!9yz47Z(_X0$a>~*%JJf)NMKqT zCr;1>R%pD$emzyVF>d9|N8WoASSySnA6}8^e!oJnam>?a<}K_fD{bug?t{z#h+Wp)J2Ta(89o7L?@~Vi~Vf|3v7PiAb0)_e90L~hWVr_50&abg^ zKhJDuyZ(qBa#{Jju$_jeom;`-pmsQCmfwmU?njOJI(AmO&->(jdI#hB2d3AJ?Q`76 zqk{(Oj$DapclDhHOyb2cUk)d=i!SfI32$Tfd)Phdo>vjO_fl`xkJx?NzFl{EG~0n) z^1EG?cu0)C1&fe`yK3V z^St>BTz->yew(@oyHn%`6@;BcVWoO}d3zrxP5*m=wAu87Q6uIJ0AW2bT9%vtm2@TUhL6931j z_@>0m#TVNUZevAG=^j|~&L7wZ8B5~bC{fUbQPhJpC>xt@kwQeYkJ|JcBJiJu`>WWA9~)x)7?58J{29}2Rrri=geG` zWJ&nEN`-^kk-oDInl#dj*K<9*@F(0Emm+ateNg_m*8eMWZS z!H_=3O!-SLE@6GH9mJ>VOPhDmpN@WS&%1U|NdJAYFaB@j-^UhAp0jvPhx(V?j8D~< zHuQhemFV~Py!NSy`Bjky_O|h#Hs^|tYh?{j|0}v6$EWB^8{T`9h*>@N0ov~g>Gz=B z`^G<_-_3lgKDn@>8~R*7)RX_)UrSs^Rg}^$U;UV0j%)Fydf2WYhfZ3BUWMmfH`~nv z;$CqkHBIy6*pkqBv!X9@e5t;)>5Kl?(I18W>+ZT#^s}iwOur_qpNAZusxNKw&?jfq zH+tTp8v=cA*5zPlntnrAzZ|)6pkMqbV!Wc13%V(fn+y6nHo4$yh%!?l*+Ca&aC2pGPN}1zlHY_1Cfi57WEjfCkJ&bc6kB+ z`~?s(_*nnuCfIi3|6=Tn3HiT__Ywov0~LbNZ%VxW7W}`ExE@n{^6Y^{(_KGiX?txf z^MCZ$crSgKO`T<8wZnaY>$`^R2yXda;^EC=edD(e|F2iYHGz%rPQ2nEPY-V4xw0qz zKmJcppA#HWSzYG-&?^hyOE{kRO?WAj-lpFVa=+kAuOCxUfB&uGF4}asdZo2vd)ANm z|E>sM%fUedw-c{;fd3);qEIe@GB=f`ISsp^#6$tw=Uuwx#)&Dvy0{bgDW;tU!s1IM&fTB_4BG= zGSfZl@9zKSD>xUxNsID%RQa6EqoYwitb>j(Dfk?l7Bo{nzrg+j)b)sk&!g0J+Qekm z`s{&T%;K{R{0AmfKHH5CUoDC9*=lW~+f;mP5iRYM&o1msjDCVZ_-v;>s#Z*-FVp>}kh#F{k6m$-@d_9&p`G~(tEJ&@`kEZnhF!dF+Vlp$>_fFUU%5?CzO(^}ZEVlkfjvx3` zT9c%0s{Vf}Xruj?V@T@zh~ZP&oBhMu#AMdG@86~Wd+0wIC~Yw9P6^C}cjA>ZKJodm zx}vm{vpq%loJCDH7Z=97ctbPyEqi-8-*xB1$|1&Ccvr&BmF)AA&WDw`J`{P4SC0I| z=fmoX@(|x*IcY>aODx1Man^5`iL$@4X*^ejlX|guaZ3;d~=jY0i z*q1sMP2qDnb&OgunHkL9!TH%gz8J@NW#Y6Ea*4lCR8t;b3uz%$)-B?17L_?eF`4dq zIVbtYS3B~{O{o3nJ6-fYXIi-b!e_p?Wb6S&+ zuN$MD+`D*H!zVtzYD&v%635pa@M$;e7qYHsAkSR*6|ZoGe|&9loP~Esz$q^~`S|)m zfQ5JBm0LdX@l{h=X?%|@g9GcIMsh|Y*Joon@0~Z*i;tVnI_V2kuKgRB?+sjMHMpD_ zCi98+W&Fscm8>Bt!o@FnT;AC6^ceCDCf51%3!P7S;r|1bK2%CRKCYygPszvkZ@hR_ zCHk9C7Cz)sI7u;??s|EX{NsBk^2bc5eE7~K^E>bU@cb4&JFHD~n}SdB@x2$_Ez~E_ z6h6DCzfdbCGlO|wck8dp7r}R$Q2D%Md|piE^Ji-l-KOAk%q~!*ou2>Rz&Jo^ zyhPolR!pY5Ufw_bdP4G06DprR#^*0de5x|7O>~=zPjr1+m1i-k>WZfD;o2TfQsOGpT`&I?pHBhu zUM5sNgOpD}c`~0IYZKk3;*&@;I$j)G5~HfVXbPV})IMs(WM;5nl+ULcyugIY=X~R{ zGMP`gwTW(1@rkZa<=D~~4MS7-jHM1zEAc9kSt+;=K0*HEJYF@%hr+M;3!Sx6<=lp7=YT%4akblj*Kku;1_hbmU`AsQu?V?abH0$nhh5TC7cUo2viO{8`n2u2cz& z@VT1G;*Mf6-SrAvlD6@xCtUvg<^T8fdPzxTX|*O$;lo;k&l9yw=3LwO zDxZ(PUiHx@KYmIpE2@Iy{Q!KP zGwV}kvj)AM|CzhdD<9_8%T+OAFiNB1O`CUyetCo05ju-#w?A!XnWTskjpO>!l zySf)`oCoD+`M!j|aSrZB3BT&@u2JL#e$|PEfbt9ekG+`nS^V}s0}^vU`AI(i2(=6h z2|w~b9Hp2{cfFGLU3{yHkcaYr^$?9;sr^kMgUuHqou{^P}(h1@S9M9lwdF5X0(XEJ^%o zsYBGN$;?41AKlpaHiJuUrzk(ZkI(s($F7t3S&p@a!B+S+1@HX%*ZgtwZx$*N!v@rZ zUkkNXO_HtO@M{Z1(fL=JI(~PcA~Bp!yq9?y zZ!~!s2Y>2i9KMVH1uf-2cv`)97RPD9ioopu-j2j)3Dwq0%E>vC$9!%4R)BYyRO7>m zgYhfNOODTNsc1@kmIr`8|37y89zaFLa4BlSZzXk!nlPDJD;w&M-&$}NE9JM&_$8m; zsx8L`Tx>`9tqEk&@heL`em_7(#&8vC!fzdQrJ69AS(C>bEq#aVKV(GngPwaOhFee*e&lyJN->%4dSx&0Go9h}b@lHI zNZQ7$4}9``TUJ?VUqKZonJ{9jXT%4{`WAM)(KlceNF z?$Q_*(@6N$QeFP95t)_BzqFLIkr+16NcfTe;V8vqy6bVf!9I_uA=kiBi}JftkJqZNB=fu6+C;Y>H{WFa zgl*OrH4?MwXbPVzsV?8D%nZsUm>r)tfX_0a@?jyz`It+jq_w5#O!L+gx^inE7gR_%v#mse!Lz4zrlpc&+=JyNix6X)+V|Yes=^S z<@bR;!>_Vb<0x zrQgYK4m|SZz}0_eN8+=QdXt)q*TBgYmYiK8`KsnyJ`{P4*F5ow^Hpg{MTtESA$&Gb zA21)&w(;4-&3r%MIdAG??tV}W`CmB;@2>@1T26NPs)qcJ4J|sJc7LIzAT*xn#cO^M z=!SM=Jhuh!bv%#C_a97@YCLPmn>Ad2)wuj$BgekW|0*-pmf?Or*aN=ZgvxKP9uFl9NBHdy-Wxx8uHHl``TZLe)=)J&X(RF7OSL?2GE;4Nz~?9PbB_s?pWUBm zIh-87e^{I7R`?|r0(QLen7wP1lApv*Vz`e+!cWdIdsV??rrUDN9j_xi@B=0kek1td zGtMVd!}&|&_rA4>ZiQcBAz;U=K31;H;CK9bL}Di~JVX=tjo|qOI7%^@?s`)te;wP; zXIOl$&;P-99Y5Xx*{Yu-{?oJw#17B7(-$pm^O)zvylu62L$>=LVg6TAec{jkCwQoL zVq3a*1D8}MsQ&5B2Dto>=ZF%X^FGbHVS@V~%MoWHGaH`VXBojFVb-U-8$Rcyn|?oJ zVuSv0ZzDcplv26j9``?_BY5^tZHRq|GtXQT=NlxCsQ-LqV#CL|fhYLGK0Z)&tbZJ{ z{bp5+d`*#y+rhg%r*Z|k@d9{WV`%NvUk(3J^P>R5%a*s2Ks%8^Z0V`m%W>w_wfZ_bBxr? zT<~hon_1y4UF!9+_*@4rHs(2gH>&@oi+%ssgNY4rogepT{FdJ9$L~fkvtjYOSL3&I zqaVLpz{Q4d|FdRat{ZfGZv_(@;5t9<)A%m^n;+lLf{6_{a&IO+;w##hrTmqi#rIBR zV#BxppxOVxw|@`VXI=k^^Z4oX{~GVpt$zRM$Oy4g_(=~n%sg7Emc{ly*pnnf~%hJ5wHogyoi;Zu){{2S#x9m*6e~*BP4RGxr z`H=a)tlaP4kHO4__3t_D-?Axw|9%QCHt?bMUaWu1_$w3Z-~Zw6%;T&muJ+%rFD5iD zFB)Qq5=BKtMMMNdKp2<-hGiCJhG9T90TWze)SzM%1;iZ;8bm}?BxrDrCTQH_{<_7W z(Zm?{s8L*EToN^?zwdKSRo}js3!2yDpI?7Ib?@zZ>OAME>gulQy7%_E156y^SN-lV z{j*~n^*#@fCyt0e<~ZH(zxBKK;n?i{V3N+t--onK((#<92R*vGd((CPVdM68c#n2a zKiW2#duWK4-sdrJ`FgM6V!(6(Sx8oCm1Kf1_ddA!Zv7H$^1BbU0_sz7^+^b_d zJp(Qd?5!WKwRW2OaBL^;|NDpo4Xk0Lef(Z}EJWnBij4=!Q8(@{j4wa5l7J1cbx0{ThvFJ^$|zV*LR{d<=lTneSZfN zN96y+^?efceF7$qsP8k^m*LDm(45)#WucVo;3@5swpKs((>~$|_INg6T|t>`JVO_#}Gfi`!<{Z(?&=C*z^?#xW>7DRd#(i z?Wk~lpnMuQ?ELHdUGsn1IpO^0d`kO@Bl1si{u?9zL@;rH>-tdrik*L_-5t)qzEi-& zfks>7^s1cpzv2ADU&=XI;6K#)9|`AQ-$TK~A^$plN4UNWKY~1QM14oQ{d2K>j|LM* zv_H-5GyGUEaYXxL-TwVpzaN2#BjR%nKb`5IAK#O}!~w4U+i!;T-_vVi|D6ja4(e}f z3SR%y8)E-G4NM%7|19Tkj{Wy6FmVW1{m(J|r)T&%(DUI?|T)vG_DB!`zq6S)%7Ri1iaNB91(xmaeZH6_+wz=h`7%)&gRYWC&0uJ@h9B=?TG&# zOdJvaz2WnAvEK_%n`Aium(j;)uAcf10ER@;}aO!*9P<*g3cLNA}I` zoXFdnGUATB#Ap!j^%37Za727_$K$-YA9KilaAfvv4L^62Xx|PTjtp<-_@Ib$Zi^$s z{riSQ;UKW|9H zyMV)y;r{)@dEbqAH*h#Iyqnt}7x5n8aAbH7$4`%VZ*Vv=ytm`mMx5^#`oWRm{S5!f zrV+0Iha-!{#t3awxqlkbk@s7Z z3*L|V#)FHaDfnliivJ5ZEnVMaFmZruzES0i<+>YoPY9IkJg*)Q2P+N)0Di2U;$ zXIka_hl7bjIQpw!H2q5^Mg2#DQ73Ivxvq@p&HL-gh1-Pr6615)PaKD{uF$~yiHz4T zBp3D!>k9p5k|z#ujpxIjv+;cCPKnQ#DX%f!IP5zqceQl4WYbDrFZ<0Vi6ih2qyNFb zln}(Oe;(M0ZZxem`bP46hjz)uW0NiIzP8^Pfn&C}Z{@G7{ukHB`p*aFyM%9b!nP^d zv}$sa{CDoTxcwG_pOGY+?g8FH+ib^k^J#DMD1D1a^BH5gFO6HPdkg>T?zaSdAvP)R z*I4|BWYcdYERVCvei>;IAGd^`#iU-#d2aiZ!t)gREeBr${w;9g?pDzbn{QEwU(s)+ zaU`vT9}a#b_#blitH9wrcwca^gE@YizgKwfE}Bv}l7st!&)|Jvl5Ei?hhGoAD(Ju2 z^|!qsr++p0HP{Wqp5t(E9e+E0KBw-V);J?fHx9XGQ zzYF|kc=`YA2#&+SQ+OWzg*p5CjKkWuf0f&}dn0H6AoyMUmHS@aALLmO+^_6&TEeV~ zP5vJx-52mj9q*ot-`a1D+nN2EfG^J3KWQA!|D@wQN3FpBG&pu<|7^e?&f(93W2gA8 zTJj}+aMJVW@LUP$dy({Xuz%6*d;TV8{|Y#~#?QTi>es6|hrezdj=vu8$8z{v;Mke{ zTaNFyR}Oy{96Q6`4fypr`~z_84FACK-h1ZokHE1r{3FMkI_B_o;Mf_yF5qVuaM~p8 zhn?^d3j_Xc4sQjHo!V~%{aEccy1CGP#B}v`9R#lSt4@-`a`9n_36mbsiu{q_YQILF zXE3jD{vOa4ymg2l!`OH(Wslvw(7z982flfTU)c%!UxOdca{;sx&+$8;J*h4BSMlE2 z;^zp*D&QT+Z^yGrnA;rCjc1B9W6zfY8SWe&pRNZu>oG-mC+s?e_)v_k#9u4MJA-$0 zeIs;yrSCU6eOFWmGIn)pQ=-SI!z{8xjc z%ltRF|00~@E?wrIv0eU)@Op6i%(u8_IAFZ{KXGc#e-rs5ga66yUyIWCKg9gEfTPR& zPjml8_;_%1ng8kTzX+cU-V*#D?*302p7TEqe0=bKr2E&Ra-vOrXF3U8=6{C!FTxK8 zN0<4Z>HdrGBaOrB&)BZ^Kl$yP{~6$i2miC(zZQMv-u%x5N0<4Z=l+ZE6T#7C{?Bm# zMfhy+nW6q`-2dFsIsfy(PYnJSx_>REX8z9rpB?-!a{op6d~kG`|0V9f2ww<}uC<@= zzRXw?7F)lb@h>8Oe(?Wf@Xul?$NvGV{}OO?S^b|5{`2@UaCDh}#!2cT6!Iy!r;eDm!EQYqp@Kxk55BP%tpOM3_aXZE5Jm6;hZ=Tpw+H{v2LE~dL2z`L{||!y-{$;33VvT`pGO1!cCLNYt`7$M6~|djEVS>F z;Mm#qVV(ES(+21I=hNV8ynl?qzpn46v6yE}IzOK!J?Z^p#7Evgitrb~={MFt-u3zw z;jb8n^^cL$UEgVsyDE8_urhv(NKKS{`76)lP2fK=kW_~ zOG2&rZ}0XOD1NH$_=LA3an8toB<&>oB}WwI5B=L4NAj&dgX{P{0RCZNeoC8*!}Bj@??(ajV7o6LVF@D6@_Msl6f`B{W_HV!*JBj}$xKa21#;GK8| z@>F77Q4ivWCQA?Cxk8b@8+d1)9h-owecl6~9-enBZ9Pa`uxD+jhI$a6vl#CU-p%6+ z)=&@P3nmwhWB#T)I@$L#4x4|Bc-QA2;9TDVUIE_Q+h+vV2aP`$S6KVIeU))oe8(De z9?~;OE_t_be^4X+6@Gs)Vlwtj^nE$u%+e@x?dqqaqCd6$Q7U%O)e73V*? z_T-ocFAHhfK3_xOXEz?7Pch-TPWSSkRTHPL?*IEZecKiyn$?dS-B=u}ul;)97sl(` zV$!6V`q7hk27e=uApO_k_iai1zNR`NDn#S|OF%!1)Ass?gmY|lF8`G0nb3!{>Df;G zSNUhXwpy!|QZ|)aMY^P$HO%^v>#UTQyTLe>k@n~N`~EitjJMYJCR|zAbe=MQujyAB zZ%mU~Kdeh6-}xr7*VAapvwn_d)f1o#btq_Gb>jezv6#hv%!#PSRO@ zl61-si3+%ZBc&(6{%bJ?c|aLms4QV=s6pv`o8-r!^&dX7eTy^5d^KrvQ5c6QH{feo z9a?{Ux9wY;!J4~Rulj+Pv;Oo3vA!w8rH0#Fa0^pk5rCzx4@AO zVANFnLB%hud73fnfKX0c%&q?LSs|_;@do9?_`xjxVCSD;_X2hc!~9ToJez31H*b(WNmUr4+`^JzTtF#`YZ z;D1YaUd#Ds?HldB$$t}xYY3b9VBg{w)_w!G<8uBdgI8q!*NYoRyg~D6Jo0fM@z+}8 zpDSy}M|1uU0pnU_oBU5B;gc;LARp7PYlq#=NwOmk*D$0b`A3rKGym(wjU(Qm`7|E+ zI1HYh;9<_T<1cdlj|UrTtW=cGGf4O}JNcM_U03Y(O_H5<&G~2DX29gk|9Wxb2FwP> zr}4W5@JWBi3z_S3Jf8_i>19q#GbN^4Vk599ckEgI3i`^pbc@E3@e-G^L z%zunL;6yr~ULxVsc;w?*cxcbsi{W`LcOJY6_OP4TdB}J1*t(rKxXvqnVeLxp$r^L# z!Lwjb70!bV#V;H{o69#_IzYbOhHou=*YUkb>q7j(0sjPh#>#m+{GEM#o1N;)eV*bM z)^cq2Ii>J?=Rs$JJ+5{rAHT3-Q*eA54?ZgRu;(^OI-wb!bp`(wJ5cUT6=P#O8>DL& z*S?~ScCBbb+SGFOuKi?B#>EMoSKW^bd@85<{@vp|1=r+B=Dt*R2rer(#?8rE(Qqm)W;?iaawr>G#V}t{eIL@%+{kC#Zi zL-TDqR1d~x#Y?QEFLFOmZP}z_5Q%}@Ht`=o!Z(}MUGWVSKe3kiZ~xW7PJH7??MiiQ zIDTTqFv|P+t6(xY}!-6v!B zE_Rz?cYUx^yZo87AMIk%c)vKFV#VQv&1<}v2{Cf`~*AtPTc_PUdid;`c^TwjE<7{ffdXxalw{r(-GDPuAB_8c&hFWxh>^d|eG6^{X34{JqIJ z9k+rl$?0I+$5xx(E$(3#<}h^!VfSKA2Xmo{m1T64wg=~&d>fy9F%~PHV%=fH-J6)} zr;mVLY2~~<9$^3OU?+|Tu)7Vrqp^D-*H4*WRNPpkqij6IiYF)+<^dJ*^&9w@8?b(x z49)9cJgvAjr{fRoKM{0@gX^l|De?^YWN2Q;Z@?Z{Pe*YGL-jX)OC#TGX@z_}58s>c zEg;U`#ITOT`B?D|=@BdE?ePZt_%=ITE8f74`A{A6k?I$NT{rSSB#p~o&o&-Uk@$zE z!Fc8KUFIcwz)N2oHo0(o2D)AoVCRj-a5R{md@?2}o?_h<*u50&&@+&^LIrVu@>jM@ zQ6VB-7Eh7*ho(Wi@~L=;ili7;)|7k4{9F4F-_SIe9X=KBQ1KLrm6nXW zAlOOIw<-4_&&w|iK^u*yNc=<7V7&NLJVeD)th<-*ZrX+MzAgEkNI{O;hxmr3!R+v< zc!!FoSjQZ%=7PdJVPFl|*Eg)EG@jzXJt>a{f`E(&&PKju#ZyA|sw7f+G+hvwUK$X7Ldw0GS8Az(wSoVUv~_9q29aZJN*CU$MHdm`AWUB;0bqn-`NQyh4tm31BR#r0P46zjL; zxqi90qyv8h){@h44Esk09pX3!y9=<}5xW?dR5}hLO)Jt-HlE_ZIabzn$QRe!uB+gq zFE)#rw*9kZT}_2MZGJdbktW=jXk7uVaa zT-)pEi%oOFd{F1{GSZK%oF5nJj;-5?;{xos-qlxP_jzF+2_G7xjt$3C9Qaep;hW8U zUE=W+>udP^(h0ftxEB0uE9W|BGi=>X9IHH@Vto^K>vHXJ3D^aB9p&RG693R*F`5qf z`nktbte?pL{BJMJ^9TMKY*|jnt?c95>~wB0R(7M^>Y3Y(sVL0z2R;B+6LoxXJVoLk zng-*Q&%60O8{>UF_g~{4&*|Y_eBia_-`j;TTpG+yKDpOcJjHtM#||8w)AKag`tbrc z7*CP-ho-@J<@0y&{t4bS@W#0D>MxANw2^N*FBspYfh`>;bjc2e;MBA3iF16AAmh><-C3V%KqA5Cyu`o?=8iSv3tU# zU?<(LlAgEYmDjUgJVoLkns3t~Uw?;hTln6GFV2T(mqA|x`*ThQTIE}IR(IwLJdZW4 z|AcsTah`z=;u#vJm4id^4fX8SQJWHKfV+2|uqd2IZa``8bM$7~2OOvVI&z;vHI@t$kHy9{zuTzuElGjE4e|@9Tq% z;e(D}KaL`C4ox$qQmsw0Z*deyoq_#|uzuQ+e8%(v@8#nb7RON>w3ssZHXh2dZ*dey zotq@{xIP&oo{LCl=6Q&@>ni z*FeQNR2;=o*TM5l_})?1N5=O-$(N6#NL)kHWW2Jy5#IOUy(LLb9Ta|7CSJz>K`Xy} z9K}I*Q67!PE8Dxc-`E=7`{0egSB1Bhb8gVjiQo1m<0uZI?WECo)n*UDdj-6|O_H!dmG!9XS<%*}cKHV7UJrV5aS$uFao=W7 z8TKuXV#D^>56sy!?pJOW+9hwlJ^9`X(n^)VPH_|)cE$dLoc+#V-;n>}IEt0Kl8;aG zuQJ#vj$%XCBsu4bLjS7V6Kp%zpO1rB*_C{Jn!U=Z|_VKnyto7uPi z=q<28Zl8~%NW4P%OjWPS2GRtpTiU?;x$DCBfYszr;rCg?zEm8+jmA-|JPfXV!-R+P znRtcLoLW9U6u(e)Y2f`le%EMw@_#g`VWa-PR2;?16W}>8=YJOaY6IoV$E@I=_w()x z;{yI0q;1MZ{qqB*{MNs09LLJJ@En%&e;WI01LgyUofiBrNRprIQMfNO{DeXr#mcj- zycO1ZT;)GWs>=dWysuU}E`}%Gm$eP}JU8R4Z2j?Ph4P>0;xbe&3T2Al(yDDkT!uUU zZ*dv?_ndw9>)w+`$LhLv8HqJeZHlAVaIM8r+@9gj{^wZvOYnssm=53W71(xh|5sPSY3I) zXPTZrxt_a9_59Au6u*|yQxd19@-Oh;OZp9#((@-0a}_qvvyVv!#Q`w<4f0tl&}Mpg zzySXX{tiDQD{h}xy-e|IIX&DMg-y@ptYj=!8&$qQru4i``jZv#JTLp5U4ot}>0}O~ zO?ucjJ;#*l`G=P&el4eGTvkMS>{zLd{zf+EX^qbFaE@D^m;TO4(i1myS23QW-8R$J z(RJy068U~q)g~I{-^=NWgO;8X2)B+IZB@m5MeS78f#ejP=byjxdvs;~eoPte@7Le( zmpdD*-z=aKa6;bn?n%hmt5 ztcV?#ZLwAAWWTFbj5o!pQS1ukrB%y`5%VB%BU&=E|J(<)MLnsbxiC$^+4ghP{<-UN z)zGps(yGP(mg{ow{r4pVjr25;`n#`D|COYTlPsQNr=j7xTt$1CX6a_ZD{MQhEx9gN z`FtYc@jb0N_TO?{?!AA{p!ZPIEPln6i`!10h3j(FO!B|$+18&ZP&r7v%qJ1rs-Mcdi1=Mc)pn) zzgBp`?6r)Zl5wKySooD@VGAEuF{QWFmcdr6p;+a-|f1b?Ff6v!{5M{3LGR3cD>R%F{rfM;^O3Sg7p4&;w zjK%YuaOclU&#y3cJDk0ygRlFyoL~F*>cu07rROfvRnD(?j*X94JjdNT$Mfrnpjo=F z%XI8=cj@`%V{KL-d`PQa{~q@4oVSrV#i8sU`b?6Z^P?Q? zf9hjLe1Amxy*V&V!PPE*4d?gZZNOPu(5C)9mKUdyyc$@x8a zSNLBhtqbGV5F*Ci!}xUuBk^tItBuw%pQc~^$2Z!8`l(H{nWo@#*8yQ3I=DAw{QlnC zqo23ONu}+gFTp;ulGUsdhPmAkFNA7(yc?1Hl6rQ^u*rD*IHegv^wrv_?f+)Ss_F1fjw=a z%`^pY*VDuGZ!q`jw25ujKWe=_c*IH3`7(G&uq=8j(;kKXVe!cZkAt5+GPnXm>8U04 zGZN2pzFl98$7ekFaL+V7lTFWVJCy2a@iN7)W%QKXCk#FuejTF*ETv~M$)}{A=Y+d; zj_t$wJb1iknjU{%-)<+A>hUqQSWZ$-Pw{=i;FI828%+y(xc5hsHqWz<$!_zao`vLV zY-ck)i@bfFEY)+OmnnWNr>FQnVeoSJ)keqq`Al3(-7{!EZDjt{#C+=z_77_=X8w=t z>G&)n9c}EUDfrp#x!4{nz!!S1wa0zd9-X_Cw#Oyq6qaib?+hw!^K-6kc8oMfke<6p zJ~v4RE6=yiJ<*fRm#(ACH4)0c<1aUAm7Bi|UW2XD71sV=Yt@~22t04&uE{)!4XND-CL42Q(n*e`Zs)5eHkkUuP`pt6j(dQc&~$* zAJ8VYsr`qrmc#hcx#;?#_INB<7QK~g|Kj_j!Ln7-by9j>CHc7TdCu4QMYVtK{$#M< zYZrNACmmAD{ONlB?|a8rS~uFKd$%4ve2FgTV(h0aY*Sp%rqveLv)dyfj>F(}LA&(( zc&)N~Z(cHw8vLGfl)R=xIxvs=x9ILwq?_ZF4)%2i#mJ7^-W{1wX?{cOq_pYwBpux; zNt@|&%}*!k80HiWS{uHRYr-hf_egg{(|_YT$9o9t`LvyF*1vYL{q${a{)Q&9q+ll1gQh1&-?ydMBhIa!OEt~1_=ke|Rlic;j^n|5V zFBxCU=_!scYFfDF4%rnO>FGh*$?QGPsrFtL^$Y^<=9#9a$=m18rF!~%nc~+ndP>Ic zA=08Y(i}m0>PbC}#q*qS@3(UIZ}jhU$jD+(zK6eDFDrNb8!{PNr6E|zUlVDNS$m!n zb=xys|A$NgulG!=|17J2w;$!}FFg~zOz~@(`j_0l4XMReN%IZqIfm3^EcrE=Zl{!7 ze})`Z>?!P}L(cy9oX7j_+hgDS^=HWO=$hhQ^jzc7v>9-BKhX6;CT7Ovwx`sCUXyL8CunQiXF4ghCn`*vKvAkOFzt{+3|Fq?y!+VxzL zSIG06tw&{u(=y}+@CBY}`gnk+^j%u2@1jgb?t}DQob8*wqPSw~#~B^My5tbP+Zb}b z&x3eRhpwVs>2J;S$>#Tx^zfsT^!wLmwEwveY9Fq(w2?N`6rA-yk{@5z`)MQFtbKgF zzsKFB?eptkS@fp%xjV}V$8V!?PKU6buVXlb-!0hjWBnhE+C0xbCOvpmlEk(-9KW8OOZAmq|Cc`Q@WWPo{L05U9r7k7I)>rZ!s{O7n)%Q;~EPj=~PqVDz_A4LfbSU4wTN{3e8T#-ijoQ*7%JZ$~EusB} zev>l)<(X=~q2G3WJia-*kJR;JsQ)q|+J|@a4c#isi~Vn7?KgBcbkK%FQ_Q6A+oVm6 z!tDwjCDsI2>aYl#s#e_B-`W?)qZ!glf zjl%PstryDzetZuA-`z7!9}jHj_!h+}wD#N2%M`y#-~L%vvA*(gMs@8~8xGwEGwB;h z+RG?B&)JAm81#(-Kfp6hAJ58@zWln0=^No?ieII#Cd)E?Ul3;azDQQrgoi~Wm~&`LA=qSm+%Z? zorg#IxJKMjeNLOZFqWN>q~~%^d1n=I`A*7c|8pPIehW#5n+wwvob}#2%x{M-2cPe` z);=q}edd(5&(d--)jrEIz}n{v;++n?9+MxD7GWlRD@hBD!tEjOQtH-J!qmOw;p> z>tVW7tmiH-Q~av-x+lx>{7Z?x}k4_d&<&8PZMW!ZZbEgg^BAx1npn!~M6l&pXyWgjOqQpI6GsRQtS^0oFcW z5N~zpI!ts7pT|u4-XT3>6rSg7eR_rU`s%jeYdur?s@u7~`K9_k@-oG*()UT0<@z=r zZ?&5HYdeOlJ6QRw|1qy({rcVCBkX7bCT}J;@W%I9hD@lA3qkn zE&m-scl)iAHl3$u?pvM8cjfQX-v2x?Nq457Jj}i6ntPJ;fmg8S9Q%}O-%hM2e8}^J z4^_QSOxhguWM*&eMg7%g+R~wgwGl#j`S+LA6|@olwOM;rd3(KA+FqY|nc~;d^AD~D z{BX>w+xzu#`z1-M85bw%5j-1j4bM?}f_~gGE=fDSo3uKuC29487nAhfVXWo9&-(tB z#q5(9+_!%=+4PpbvTi?u81WO6^ug)yU757$G7XOVSjWF7X*1z*?ut7n>EE_3wx|7* z#^S7hX>U>^_2~F7nG_eMzgAa~+F7=>Nhr{VpLyB5rJ8#oj)85~{w>!2ee>UE>-tw+ z8!U_7=&xCH+tB|$ZOn4Y#kMy=aAp8d;cKt0P_|? z%oLyR)l-Uug&paemH~b}+<3fOjUDPk)%wmr`c5Ee?H~zx_A%-E6Rt=3^~!2arZQVv zeeSCtKRR4th zlbz6x`vumnEq~3mD|Tu1g6K5=u68Z_h|b#e3*ydJUycdaqH3)_NdE<-Q;gH|oWA9w zFfLdB4E!gaY5I5;8pnO?xKe$Wd70u@>HBGx<@z=rcea`vq3UxcT(bE0j&DBZmhVoW9IPxu0_eBqeFa<>KDP~ z>uK_T$oslPac39N{r}r^yh5Hhz!krPOTFSzExIJc@2F;63mg_tY*_0=ac39tb&cD< z1uhPJ44H%d=B8!Q^C2!{^}Ar=5WlWf?^-)AT1z{d{}0F$N5uX242wRC_(x`Aq?1=u zzl*8I1IgkWLtG&0qgb>Sk5>G{S{eW1Yl1!XNvp;2f!BXnd#nFqmUGNM<<%x`uljee z`Y(PZ)SvpQO$z*NjsJqpBLC**({Qaz4(n*`bHTSl`wU~;7l$;`K5@I?JE47uBdazm z@UvjVd3?dXk-t5782=|T*BEmL_4sG9SieqS&f&**r0HMsWYpgoTpakYwJ@*2l4qj+E@0wd47K)W?u7m&`aOz{ z@33wpaYWpIkFeyEi1z>!2e{(Di~v{smu>Y3UD@|0i9>i#>aX}Oe@-s!9Pxf&JzUg5 zJA=Q({|I{~O9?^X?NbprdIx>grf=ze(SH@VIKXv&4DTSfgd$P-7z&v0DVVLSda z&Bj;{V$GzbBlWvDxuh|~ogH=}xHx8n`dw)CyX4SVzu92o0Jr*GX7#(|)L6fHV9w$7 zyWHw`$;w#2Gr+}x4_k}#`dxBWtlxYvafn~_n{WCr;WpXzpHH4RB7U*s4};rvep9}P z+%rl4aF!F>Yg?Y{dN%dcSgWlg_7@tr?P^?T>5tBBljXOCI7-8q!xM|v;?b%f5ASI0 zu>7&u4wnUv^MlT7O~>-*qfW-oz~Sw5gSFH0b+MhU1Q!SP){k$ocDii4*iP4ii31I+ zU!}viPO)9KW3tK4rvC==#1Z}b_ZydW3UMWe-3TTQ;kpjrZ~hDTE#!$K+OzOaKf0`U z)PDz{n{e&MnaQ6B@wFmXhEzj1vT&fE>n z1^dTcUySQGjC-JA;)wQtbo&f{3QQcaeowjm4Y7WI1QSQZUv>Qc5Lc48Sm`ivME*CN zKf_-F69;&wXLx7*f9w^>W$z{)M{C%t&6)Fml*#p-#VO^!+U^<1C6UO0w#{gKi>8K zESz`4$AgJOxavRI^=J5G^28DCr@8&DvHlzr;|TU6eExfRh96~|1^Z*%evRsf=HZ7C zX@%?Jto%X_`D0nf7(P8#$KP}3VLI!W9H#zt42ijsHpQJC%UaQt)yb;c!aRTY@!-?t4yc(=a@|aXMtVzuSfe+!Nn2nPc{6?O(K3~;E4E{ zj&C3F1>oX{_yWh{JZ<>7VB(1QxsEek@P5Q~ZMZlhe!k-j(~e&VCXR?-==kRmzZgs$ z5%+n(ot=kwfr%sH_c?xz?CFo=x#8`5 zY02}<)i3TNF_+OcHKE@f!uzhtb(h9|_aL~q?+X3yLF2t{b=37};E4F6j{k4O*MK{R z_ggw7^}g)Vxfd`E(d zBk+&;qw(LuSA?#w9xROO(`b~jA6tCcJ7$LXvLl+n#WB*`w}A@>$M=pO#QL{@G1pam z*>SBxeA%^08&jg=GM?1r@ny%+&ko*>I4%bjo+mS6GI$GP>55Ey(&|C3h}vX7%{VOn z>4=#g-)PfL$z~Zo9egrH>5${vh4`|I5N@?>^RMR2ZHy@;U|L62=STbx&F2f<@C=6 zpNZWt{CDBKj`*+ba{A_hpXhN!tWLaawRd}%J zhc9zGvtQIDUJ;bMbjc+y#!E+27@O-!x}`A2@b~KN#?NIs8Fz?4*C>E3SX|!8!epf>STE zf7I<;-pJXn0f*P{HI9!ZPIRXKNpS3hkE;myEjj#YaO~9n~sd zj!$(eso{MQURKChErB!49M z8N4&kU+`4nc{#*{wYay6Z#R;$QSsFlO~{>J?;1zap0(?dh*JF6MR&lj6@T%6KzfVo z+g0GLJboK^yA1yb{9T?Q^(pw~#D{Cfo-ZFVe4TMve9Vz;!N(Qj_)JH9M0`8u&LbI{ z6~8WTkI!_(Iv&}BzHtj(-}&1Y^ie0%Eqyf|TpxI*4^7f-@%MPHu+@L@vO@jQq;_%r z9bCV@96zX)$nKJ_yFjP252gm*9w_utw5FZp54zkIY0{=2w; zE$*|T(9ZmK0!Nqm@85zcu5hqr%=`@f`r&VM~P=alu|@$O%X%bEWsaCDjf$?m@h zZvjV_`Jd+gi}3N_To>&8yT<)5zar;#$2%ip)F7rRb z{TJbfgQH9FWk=35*5tBIh4`T(k0gJ3@PB>q&!ViYXsLh9Afe0ruMYn6_)KtgnSaJ# z_5aKA_=(2h{%;TdM=1UyD`w)KO=4cNc8z_u0+%U1XvF7{&-icn%3yzg4nM=~cD2DC{TJaY!O>;@*SLQcKMVd>fiDm3vnt^IbM12t z_{xCa74W4wT)MHd{`s``&y|aF{c|<=HQqnQp;PCl76*+<$M0s+_1-_mE%W|Sgx?NM zzp?)DsMoIuzsoqRe;mlM)5hZ9*X@J&?<3tF^gn62$>m+quTA)aq`SQRYq)pR@z>&A zhCgZ?cKmBvdHWaPYmCG6)i6G){}$m-f}>mQe_#(|O)mdgVSYUFX>isI)ISgG81P$j z`knUK6IsVJnbNK7vFNXOK+O@5&D9nFG zz6JgY&y>=6_yNayA|I`vK`K=l@Y}=l|92@JIY3 zaQuq@K+Yra|LU0>|2pGH6d(7%Mc@x4$;}59=GPpvbmT|wzowJ>zxn%x`f<$Ck?Z{U z9?1Bqw>%l1UoZddNo{#1{@=i_2mgBs-T}Ow$HzTzwa3T3^#SIO zx+9gnbJ+Z9+#;X9fOCBecqhtq@cH2h+?!A6m?XCy#{4kiosGl#*SPuKes@gDwO<$T zPWaseeRp~M++Y7s;r{19&Yzmje*ZMCE%s==zczP#dJuoFiZVUy*r$}|EK4?}XlnX< zgLNZ$-$)O96r3O5ogU)n*7P&mly`0Efopgre(rI^&y~Gmk_KBVpqD8VliQXjn{84q zzHZGhJ!r$D>wf-uG}&SQ9&>)#@y$)ofAqII$2@pz{qyHfQ~t$`#@F4a>+~e~>`3D3 z&iwyAt}dZ#E9)8t6GL>L;+VSaihwVSr`u-Iq{g}-O+)G@O(LK*J55!Uld9_)n+8{r zvk!1Hn8W{N{cLOftHOFr&0?@KOXJptIJr8PFD0E<>L@EbfiOM8UpNsH&Fq{XFv3h{AknIY9&TH+@vmLKj{LLJhYYivKFNqT+q4cnQ? zx;yJG-5ym}SifcTRPBE)HZ8|$J*Lv2w0M@jyGUO5boWPW-{R7aZy{*t55xGWau1Pi zGqvd+{cS(#JQ>{+h)WydWLiI2Thvdon6zdo9>!;UYD;VQ(FOb2wpE94J=9q6Tp~Tb z$?j>=L$;gNJZ1Y9CwBZ{N%GB!VVk1(585>iYGgMWs+<^Ea$I-`!IiS)-pzSrrzVP zrraGlf2u>9%-?!(JBjydK8%ODEB@>5t>Iy=u*2Sghjyyn2i>1hN}D(t*X5Hft@VA2 zA3L6NWrv^U{PzZLpZQ-eZYS|x&8P9;gMEu1JN`bV*Wb+f9|*Ri`E&pM*zaQdX{~%P zzAJw0c+Q=UXXgC#oj`5p%>R0EJ8P@K@yV9f%10$Ur@-@MlI-+Scz(O;-$2^O%DMj< z_N#-PIG6lGLvdmuf@tV{4nNtm}}kCiryTyqYAt@gE8EBpp*o z19Lhiu&)WI^sBC1mlQvC{9DNEm1~DXz${Kd`S`K5)4=g*Jn}IO9`0Gk>-<}l^M5p0 zgO&4k_&)piG&}kDK6dwGw~qG?IseCljn#25|Lga|8Q}Od9{HGo{qKmg$@#YXIXVAx z!Qy`v)V{Mw_%u8Dm_>Q6d77v1u}RMVnP7)x{@3q^^T6?GJn}IQp10xoCOk17wA%kX z($QAV>(BTvpJpc?3$XhbJI;+gUeEcz5bXHO|N8xK5jZ}LM?Mx|Pam7G3vnD{JZSk} zL7Hpj-2cVwrd$jOe`}!Y(U8r`5QCjW!Ba`ZX@Wb8hx<=oX zPven~`{Ci-obWxq*Z5;0-dHVTaqTayoVUXo_VH5dI{-N@HD{dN`-sB+LG z*U>Pzd6?Zo&~amUVfEj-ok(afUVJLvY8UD}f&SS4f5QA;{usZ}>znL$Bkg3n&aoSI zl$-EJ>=p()mHQ598=XH{oYb=MTI=?;vLbX}UE$jiK92u@c>gaQ2avXN8K$4H99y>& z2lw@g*E)gYJK)EmU8IAtzRu(S&?Xk?v2487x+*K{eDXB_zKSHB$hcCmMeg|2g86*H z`^hl&tAY-348x8x6B$=37UXmc0Q2}i#X3sjlh%!<9KPAoI{B)HZxVbQ_ko+`bdX1z z_@;V}BaOCQy<1#W#cQ3&aUFPePDef1u%hE)?NJ)9Rk0l8n=P%AuY=HW4tyN%L1|9M zkzln}&fDWK_P-nK#BmsQ%dq3P68DB$uu1Phq;X|*l(xrlR#sMNoqRE-cDWWl+PU)U zxqdnaY?6wxiT^|r_aJO~*S^JTok*Q3&&c&t<`8v<73nA&ueI(B%K3Pn*2&i?@I8u- zam2&T>tIYqr*G1+fOLlK>fPe1DqibE+OsOJgSlkgiRd&`xrawH2BP5*NuGUgmrE6*Rw1-s`|;W z+M&hc4)Ik@gXxjaD_CRP1Kx9pi<{<-&rM*t`2g`#O@rCV=MC6#PER}^yR(9w^xQ$Z zurMFUt|kh4Sted<-OZFogYnAe&F~%y?{ebfjw+0Ubq|6ucd<>!i7{Ln*xV;$-d>G!d;Qa-0a%&3nggW{}-A(4-j~8P& znzXr3#>%~xV0R04YYOv(dhR>x?%1%N(s-?PFHs&1#w(wU{fgH*@jl|@j>;V``V?*C zo7#tY1Gd`qZgExjqOB)Bg549j^ND##-BYn2Z#Z77Vn@ig@yXZQ==dl}Co$FxAC+sD zbzsj}Id7MLu>W4L6URST^Je}wsV#PKy<2*jL)5)itfO4KRxStT+jQWIeT&yRY1_^%HiAi#R!M8fs9#g>wS~+iziR_OJcH)?b9a<-GZjI`h zYY*;W>a#eh(osHMEAdrR#d>8+>*ecUkJmbxen0BN!aTqJM6d=c=Q@sKAKzw2Kdxtt zR=n29^tFcL3-kQ?hru?D?ePWiTH90hB-Wj{j&R>r*gCR5hk5a>Ot}~K(D zdf?z%4Pvh6EXtsrEj6vD7R*O)SGW$j}o8Hs<#RdD(*9Cv-H>Z-0^ZFm5L2rHiyEAI1^%s+obrr+s~sjy0q^gPr>L z8tfjz?pW;pnd|@0f*oo)^6_ss7$2B;zNP`@v|c{{0PmmRrGFkcE2rl#U_P(#{>VM3 zG?<-yzKq=)*fD1v|6e&hpMyQTzMhdI8tX(}?tefcB})`zZ2}l@jh`(Q|y)!&v(;cr*=eR{mbj=SuZ{?@qEp<>5#8a;A5aKXdiVr;bYT^TbE!cG#G(;!~? zRD55>6Q0c6Z{qbiJ>Q|+M>#z@_t0Q=Tk)CmL-Bzp-$8ufeS#hOMs;G{Xtc$R%N7H^ zOnhMC`I;8v$G779Dn9V!hv0uUr%QEiV>;}3jbgl)7PG@Q`xYN~GJR_Dgq$wMoKahq z)wR+1z@r$urN#K=n=x4NfhRL}JZSTrF2>|h-0Rw=c4qv?R-4`}j<4baPyRD@3xb`> zG5(M8@jsqtW#a>nsB;wibt-$DHX0w8IJ}BAY~zDs@G35^;sby0Eq)7oa`+um1^LI& zKaVPn&&x8=cMm!E@M#@)-npY)NjjEB>^0>&2WD|zT)cjK-chr`R7Y_6VBg{cPseb& zeg~%w|KIx?*uka#OTBd@7+|p=vzLFy!tjX4YZZn-2ad(g1Ej(jmWuw#E-tH>jnev=N(!^%A ziVLi`!_%wbJtll#Endd`QLDau++pGXn?~c6E%(JW@4?#$?{neze&VGqM*Z^3#~mgP zu*EJmUfKSZ`ZpY|9>(NRPr|c-xWmK; zHVww3zRtL>xWm(#^B(m?_`RRbqkoW2g(n|0SjUyNmT$9{ulKP39rouX$yGQvRLLE@k2m6Cc>>VtkZk-{KEXzXrZr3;&a7pieX;@N6Ld zF!6y+i}9%JHt;ZZPrnhKzlZxt>A9Aa!n1++!wuVmqrrG+1NJTcuzvUW!wdMPNSoSc zXLSD~=*h(oCQh*VHhan_Zg3s*nCXvU|9H-x`9Xu?|K|FO&R^mLn@_V>nXcHkVE_9h znXy^UeqS)f|1F6>Oq^izY4$3^^-XKm)1T-5p;w`wHS`7B)Ai@$2NNgQe44$=^v8Y% z_OD@oM9!W%HSFv9i|hxJk598_tX2GA)@9S_%w3Opw6Gq~a2V}J2eM7|WLcl6@R$lYTlQc zj+%0?byxju3-vz_o)dEZ8PlnA+OUWuY;o|$g%Lend1?@$jx+C9>jMZv3&lyj1AmRmD$q9{X-nSd;U*xWca;npI*Hc z<5HWhYkY6OHPSY%As<5f*MB?tPM7eU&4zoyuMO!^FURY)H}O2iBE7d}SpGxW@H?I( zc{9Jm{VIAD<5HXS{x2zfuRt7_xNZAzh{M&k=Tbd?_ADHDZeTobcn(YHd6V=3W~f#cKI zm-IhIZJL6U4*M&vOo-R5m`ja*?_Z*U`YIYz*z9~MiF@2Q0$ZhhC?tOaNPC%q=ecc% z`LX?L!25cpwg2(n{zd1n^bGSd#joYs|G2D(^@shjRZ_Q=o=GI`!Pq>{J|-PrQT=mq zy&9VxD0xjAFaOHd1sN;Dy>3HMtJg3|7gv6iQ-FPAR>7HqN{Q0~)-czdQd@ob{ zT1HRF_|SMN{7OH@QhI(yI@?%0&k1*YBp0{JVwwH4*pu(+{3^6++4JjHlu)`D3;Da6 zbfH;$o)hiVCZ1onfd9-ht^Tjt@z`l>zW$>qlbzLG)?driza(x|{vFDODa^G&6 zrTdOdO{Y$!=NIb&Wwx~OZ(sTR+Q0jLIlZr<G{R@-838fH!#!j{0He(qwqXu>(mg=ucohozwepS)6~ZG zTqr&7G7rq3FRz1h|J}$MBFnDX7RMdxn>PM4%g%i$)-7H5kv464u1+h$JgkX(IJDVj zx;nV7mrB~HshyW8el7Or=V3vy#+9bd_*YwPiKX;(Ao<;!=Q&}gwc$K$+5^13XPTa_ zre~KvrFvKgSbr;{r_inz|F)?Q{IqRTN35lXc?O!ad7gbtcBzc*Gm`v0Jk#{lyPmnF zdgyrTZ)Nn9%u}1j!%rJEb@zEsv;Xv__NXVZM#5&A zg3Ddbj>l&r`6E5o+GC2h$MdD_QJ8K93cZzU4^23Hv;J}f{5nSJM$*H*Kbo|8o_$Pq z`AgJuB>59P)AaD4f6nt=_bb&?cHA$gry$()%!Xgb=)3rk9fv6! z=}6BsJ^Tk>dVXB0=Oiyv{8~;=@jThC32LL6SW3@A(hOtqJSW_B33{^Y1%0S#ez7Ot z!(Z;|S#BI{T8^#KX;{b~>j6!3&D!&vXxBGm{a1i5^h~S&V^;s&iq2o@xx~v9zm}_i z@jSKZ9Bh@AU@1MTNsEld^PF(EO4UC%Pi^wCw%A=l{J_n_IC}U0dEH>2eR}P?j}4^K zb2Dj$yHVWP!&Y0|*}dC^I1Wt@2hGxbMJ8vjAC!!vO?PKl{zKaIOc+PMlHQ&Ly^on@ z`A}Thxb4NX)5iU#XUS&~L7N><{*zCC-ivOX-G?e3ZPU|UruenY@hn`AZQY>hEo?s{ zJ%Od#??uvM#^QNSxYxz;di)MJ-^pq-Jp`7K9v&r7tY@v4DSj=Z=by##UQNq0_;>|N z>0#{$P1-!qJ|=s;8sZm?R{lGlDLtdNHa%VW>wU4FbzY|UwTzxZ`}lYzEo!5`V~L*8 zTk`omWAQvE?AkLoZ&r-p(LTl&yVLbIca+PW@1t3-x6~^5+nRl6Nk=Qsx2`k7`99h; zS+3Q8xYz&QeEp@z$Jl5e-pka#WZpb_b8MBi!9>1T@1%{jd7gbtx;|QRzK>>Ev&@!` zZu#oxPxoHEEOyK1vzaGfN8-D@!>Hq7oCk+@B5vCe#3yPZ-I}B`dMD|zjG2d=Ogf*k zgUYD-zhSM~ab`y!PHa0JPYr9*PurkTo9EfbWS=D=F3V`za&#Dy zO&>SNobUU5kn3Njuk5;z^d0Jqyqdl&o>n*Z*N-zhnqxY;g){{N={uS<(I`C6+4lJ~ zw(nfF5`--%wP_*ME&%CbWHZ8Xm7XvSZ);pk&AlfKhPM;nFbIa_xg zxn|dI;?t+2=X$2;Tk86F+;Db%vi1vOwwH{r(sy3m@%Hc3S^Wds|)ShM9ZxtqL z!?Q4xzNIA19g>h|ACvAhlk2;R{KcMW`mS?*mz3&T>1B#vrLQoE#{L(72Ws)E{;Mjx z$Y?${nse0J@DiA$kMkFe+S1X=^R4^OV*A}m{#Bl7`dAR*`0mT2bBf#V=4hIKm%dxG zjN<-RKF;gtHJGRke}S3w-9x(0C_K;E_T3`(zbC-&^i0$Dd)KGu*~a;w9p6X2O!2Gq zJ(gv~{#L8q`}XR!Z=7E@ zGZr;(=`QsA+wXH-Wxms!>xCW9=FZ^Kth99|rRStD-Zl3oKa7Lce*LWddj2Tae%PhW z-80+V2en_1Y~PO07sPjMX8djD93`HsAMbvA?rapE=WIPs3G>P3k>I^O)AadzL(iv5 z^$qbd#jny=on@K6FNm+&JRXx?qzcT`X7!|gM&WtR)|2>H-oA|2Xtd4r`Tc*dfu;J! zd70wZ?b*dDY{ln`#$&jTB&p3b-;kauq;UUld2ZW_BCdz=xp|^znx13rc=lo%lU@Jp zcpe^{7QLyxj>vNScy2ttYV$ly)MnqsO!|%`X|9ljJo}jR`d&PqjL*$Sd#33-%k^=Y zF4i~O%M`y#Ul_arOy3v8H*H>miQ4c-7)ak)q+^ZM^V~tN7s9$^GvjmfX`X5NIFY!X z?ANnY-y$zl{3?Bmvnbr*grJiZ}xG+oK zMWy;yMbrHI#`>G$)WgmAZf&*#JL$Qebcu1K&C2s_zm>7S-35M)XPTb-Tn~>bEIyvM zM$`Pe+Uxc#BOK3a@7_ATZBA*wN%8gAt{rN#)tE`&eWdG+!t>0`V{qc+d8k4f)-iW8Vyk7<6+ zfs)s>dEHkYFS_s3vzLDnCp~LPPr8@p<|O^eOyX*um^3}b^VCf5JK)l+R9M4kIv|c0 zpONq5v#mFb*~HqjsU_c@PgCZjlA74A+VhhPu=Xsy|JbC^N7Wz4wDr{d9%ksrU)ubR zQKXjVY)uD+{y0Ws)n}fm<2{Cj2hNWsz8)?dZ}g4X+{+ZdqHoNWS(YDf`vZ{Weg5v( z3!RZ1J73n}k2L0MWJq5p(k52i^Xy~75@GT29j_E_H!c6*D*Fd8-&$Exo*fi>!Mt;3#TKi3ReFvB7o9JbVU!`wy zmSy_BAdafFo!YPkGwIVg&}0;z=WJt-2-n9kGr^~Mrs?Cra=wgxq*PxRv%O?|mA)Bq z$B*wnHy%gT+D>hFIA+o}hvYLL&vUl1PwIRLaa5-?Q0C;!P3T9%8b%!v^2Eb;>D0wG z#Zf)(oBR)EQF6j2Ar1y{C*0Q@@_)$Z%M-;>J>eT6&INI;oCDnAR9s0cfNvxxbPaJT z#_&IZz~OPQZb%dd>jc7OTbzh7tYsMo^zMFGC+&QK z=GoQ`7n3KBh+pQo?h6gS%xt`VtEpd4>hVA_YjB8jLwyum)#9rfzsK*H#dO~7uLKjv z#i9OpTm5H^jrG44%sIUN_gnpE&4~5q_kUx=fxYqHV)|xj-eLM~1QQ3i*4@TDWbHGH zbpyw_fg2+ZG}>C1AF5f`#`d`bOdOG)z(TaoEUlXw|J`8W`*_7sJ&rS+II1VNPqwmg zYs~%N;{RfQ#d$pzm*{Zw{AB_y0DS zIKXv&w6wPNo5Ssd<9`El4r{*_#!t?VISXR@eF!d&z|ZAJ^`Emk@_!5_4si94mbTWu zbM6Z5OZjw+IMB$tQ`*wb>N4j6+BaSYrt;{=O?6$18|OXoQqwWwj(*#_Uw!|P2yaaa zDAnTD?12y-yh(>Wxn409U_h>1_2r<;YNPbf$sB>%~~b zb>WmB$9lB~7Y90X>uIN)ANoy82QYDnpMJx>+U*ohf7h=%h$G@X9KSK*oy^8+sQ9YK zao!SNb>5#td{y+OE#l}H>Nm*hH;-i==V$zH5eK-{k8zUYdg?c0{knlUhu5#x>UV07 zSic_N;=qTkfq7e>+9%epH<&oYuln^i{ihCz`ume7j)((L|5L{ar`=XO&3FB}x74P3 z3^ESeRUFlsOxLDto18u(#0zQ}0xr(}p}r4TeNUel>pMJffSaCX^LP3YQ4iPdz~SvN z&f4Sj`LR7XH(SJkz4c?}QylNpua51(oVrCEXkg7KZE@|V-;ivwv*{m4o;ad^Zp^9g z>8nFL#1@3Mh(oyg8)F>DqkuDZwumFzAL{lGM*ZIf6GzndgzI}E>N^xn98urzttn6E zR>buk0Va;f@82(+{->yq3qp%HqP}BYUxqVxLvz8N0Z#S%IK(StVwtvxBihe(`wTw` zOdQewNoIeB)>Ewg=7NbM;tY`RpD{Y}p9Ut5$bX*k7x1&d!~t&cqLx~`s553K9xtlp z958XHeOB{+iM7uer-pcrE$5LZj_7}}`#&?pb8J}*CXVR;3iqGkOToku?N_)x;r_gS zmw<@_-1NQY`hFJmtpF28)c1GScTLoH1(-M@|5eU^ebjdqm^h-o>s()kUk4_RX#Weh ze=N4|FTlhR?YXa~f1Z)yH-U*G+TUdMXKoYgcPp4UBJSTGoViEjzY|Oxk^f=iFW~op z;ZvLDg)`6LeQI*{fO!5t04|O@!}#VaMEn!O=kFBpzk`VbT>W?K+tz>Qca8n`6EJb8{;R$6yw2Y@_TSII#1Z(%ZsPp= zh5pNa+9D3&)PL;PO#l20{~DM$qJ0~;A0FyIwhcDoi1y4=>A&+cd|Trz*l+LllT|;) z;jvpK>BXNiE?tmmxBu&nWegv?CHX5$^1tOaE4W|CHh7NjMSi=IFXb8E#%@n)<0TbG zb>>?7&+6pIBf>m?>`vg)xUKhZ_I3UH@u1NDV|NW45$B69;ig~wdyt&N#y|EApBe4D zf{P>CcXj-{h<6Vh5%2E!brDy+#1U~$Jo%6Fv9W!?#1Zj6hA(8=W9QG<{$S#Wcz?$a zi1;8daYUSo!@p49&ue@bJA@>Ti2HnE;m;#J984S$AMW;CCfvRjOdJufHT>L;5pMt! zN5mT(uZVavm^dQd?D(jNj{_4&#K$>)P{b#Ki6i1ZKREaFh))3%N5rSNeLO#jf0~XJ zN5sEx_<8+gPrsYRe~i-t()X zu44j6#E)@&OvH}|cMk7&EXZ-(&i_HgXMu|&+H-#+{M?Ao0TV~W=Qtkc!DCMa6Gy~P zb^OoK{!B1&MEp#{7wi93)^8Soi6i0*9M9@^E|@qXjxh8sj@SLM=YxqO;^#YlQ{=x8 zOdJvS`~SsHMf_qgaYUR60sI&27V*o##1V0B5QGnn_~l^Yi1_7>YhBjrcO{rOB7UXg zEJrzhEtohW?&}8^oD=aIz{C;p8{Gc2h~Ee%j)>o3_>#Ja-vSn{fm4sBf1OJIIx|^X z8P;dU-T^KS)=g|&e#*w>rA=X69(y;KIKVY;XJ7SSIxX_wPo8r)e!t@m z_`-<)23#ECAItko|Btyh0kfhy`u}?rl_rX4)F?q66%8ON49F%T%YcA@WM)7>V0PAF z7-j>MWk5t^6BQK^5fzabG(cQ%4X#l`3^8ids6k^8jT+^3K_&YCRMqLe-92}Fm&D)m zKhJaec2}LM`kp#Vo$h;YAB_vE?{;y2 zuL+)CjC>8A=zuTvn|_?uZ_S%Q{WuwEIt>4tCjVanzPI6v4yS*Vr~I262mHUo6CJ__ z|McS(|IKX!{O`k~PLgDw)tL|SxyQTtO}B0$PRrh_y8o&^fB4*!eO7PY@18G={1l$( z_`AjR8O&=VH+XB`_iWuf@^g4jhkh4mrq+J!**>f6o9e3$ zWS`ZU)T87m@3u_#S=IahgZKgF>Fm+*j+N0P^A>xm%ATycFRS#6iR`^ZzhH|j>(}h5 z>Z4otU!D1~+kZ9k-tSS||D(e@h`2cOHGIZ%`9}Gv_jR!6jW7GMx~WmkHhL!Ye}DE= z_0ggGgN|xt`{NwcJheX#d#d{A(EV3u{@v}rTAF%~2Yaf@zO1_c>P+^X%r5i1Lz|`c z=NTn+JQn?|BW8YN`>!6#nlr3F_wMM>{a0sx%4ZkkKX?BJ7ui$Fe>}6HhVjQuOobPob$0F(nGWT?)^GqzYDpY z(@zi*{YRV|(GRXs9npKS=U;*!b^p~h5&52~L;ZU(-z|##Q6EO+v*GjnU-#e4=AAcu z57GWgkKRHO`~As19lyWvvzkTtgWw~l@`D_IRfIoObr^rB@jGNj_)JivkW+acG>QEV zk^Namjew7w?*CZ_|1{4#yV|{XMDUF!=Q;V&CV%!HBKiy9qgVA87{Akq2%mclbQr(H z@pne}jEPamsr&@vcRnk^FN2Sq^67hmzw_1zzXCpT%C9hfmop;#YWT=0zuNeDRT2IS z_{b@LhVe&S72(fI)v zuY&(DpZCINGK=xoLto?eFWYAOm&N!S;jgp(Q7@JD6@2$Z@NI$*Zozl)Hiz$?2)@nm zH^P5{&qu8Ov)e}Me=qb+4*zz;FAx2}f3wzq8+_`e_@6TTG5#a)sh94*#zU+zpLkx3 zza9QIXMcy;pL<}${!{QDarSqbeR*h){YTaQv+%*C_FpplG5!wt;8Odqn*A7mC;Vrf z{Wr}1yzGemm*DSk_IH_md8m#3x7Gfu@WG|_-!=O&{u}VYrS|uj{TP22{8yd*56%8% zr$_9+3;zvgAKyv;k%!NoBah0TZ}u0w5V8Lm z{146k#h4WP@^DzptNnfO!6o)DhARCx#@`PgTw?!X7BkZRQ9e5TQTwd^7xUXM8Gl!F zO4&!JKWe|T-^}dG!`Q$+I(@;V_K!0AG5(>3OYI+P_GA2JhD-KGy|{&Hm4~s1g!&oD zvM;5K-;48{eIB;*grSGj|KelG;8Ob|oc$=j1$=O+{dUfNly5q0|H}er|1a1N^tVL5 zh1*}UrQ?4^d=L1o;B)i(0sZ)5<~~V03{COdLPt*aC%w1}_NmJv9)^bU?Vz`U{~({; z;Zv6wza#Xv4nH@+(ta_17x>gm_s7h3_PO^8^>>Hg(b=Ei?DMcQ)PA+Izd2%m5PWX()IWn9U-o4Q{5KSSf5$H|J`W>P{5<%`$^3Zn zEbE_3PK)%<5zvQP|F{(UGCt&CplXt~9Zk-&{&DFH>mM$`;;d!ecNyUF?x^Jo4UuE)Zey#HNsr*XS zq4Kl9A@Vn$6OmtKdS!ppSxezR1OJiK`t{;9@K-u~kC^_OpN-&O2Y;2d&n%gr4)ye= z3;e%V`|IJavG$qO!rDh}%0m7|`0L;^zg|lJl<^tkZ-T#`cfc2ek8-lV=`D?TA61}# zGyILbJKKX#IoaRzmb2V@d&PhEk~bmG{oyRi$^ND>{xDa%p0fQ*Z+{?l|1fI@ z{OxxCG4pNYkMg`2~QfO|8KCPyS1Ny^EkZ_J^RT2NbXaa+7I*M{UTq_j%|pE{OF#dBPnnD zTz=b%{aD-m|8zgrBlGinvPV85!)9YCaD)SUn=31lyAK&&c=*G~1+An>pOiG9%;YI49I{SU!8L4$B{! z(>IrWtQ5=nLx%N{%~{!sbwHm!0yjS+gK~qT<^DI@xHe@^*SrhaA}cWRf7;ho`&TyY zZhh02J~BEx>|UPVE%jc^(d#I;KiPj=S?Q-Ew66+5_cG-=OnxxW&+z=&qnQUb^%w*7w8=YoKlhxCe-0D>DjUijz{BF!;Tmk=pHsL0obGe_e!Tg^jv=)cJ(J1UAo=IqqStyMhapzx*>6;JihkkA{-dqmLj^k#TH zrGuv5uax~p)u!qZ8~pEI_A8zJ5PD`s?6bZHyCtztTo;=pUv1or9QQ!8A4l$!i2d#G z*M;`$?HkE{qiR$2h>eHYf3Y!oo@XDJb}%K@a_Q_Sfti%1aQGBklhI*?qsD^=G||tR(r=eMV*f z(m4kpw>Y(LBl^IW+NY_Z{Y%+zRBfw1vGpN17&mi3aC-2(Sa8tBqhC|I<_DhZ%O0mH zCw1i+vg}_v=f~`0H8JIfF&Xf7iXYPNUpjg}d~B*7v9TXL^oKbu(DRp6JB;DZ3SU^F zABA;$pmkcN;6Z%QyjL?3)e#m~KYE$)KL-rq){Y&R`N6(!R z`)%NvR`oyoi>ghP6C0-@_Z4z|*hl845&P}o9TD2E*AK_A#ub~YM{H1U*}rs78G4pQ z?019LT+5mLv$@8m%88A$ksFCz6|WCx<)9p?Ki}z$IVrSXZ~xLUz2IY0^@t7XE&G?w zVQy?!l^O?QE`ZlY%b9(?i$~VvL`Og59z%|~vEBQraezLsrN%)+`ux+m}%Csr#LtehPB;@qNM(PEPtO>xnVL zZC{K4LHW>}0ooygjVPsDxt28?Vyhe+dFW$)J?~++erG-yL!8DJmPBqQdAwfgySinc z)6>B-=T%y>=!ey6gJ>YNYQf3b&?lX7+BnW@d=8rnydeNUyVB(rrjI9Qj=`3!vzr{2#y z=2rN&jGx3`bFY>) zePWB)Ec>X={R#RWcK6$YgSd@vEQ$W#kg-kjweEcXaQY|6oxnbf=Qz1`@V+Krk6+Ge z!`P9Hm%e`=)iK0%!JvA@<}-G_p8lKtX=;CxG4H|Ksyy?{POe=%RvmIb54QF6-@cWp z^)LFsF5@`d`B3&@WG~g+zTxC1^?Qx%Z0p!3cFKOPb6cY?z>!HAzH=Xw6YhhW(j(SI z5564ZuxQzL(1Sncwu|h`h@SjelzTa;M|Zh0J*@3yPgs(#b${Q^*VBK`KPloD?#pQ_ zOJe`O$o3tseCj^1qGLV%_x#%;et93B?f*j?MR7zn5JlfuvF~h;5nIGm*++)vO?B&m+E2O)PBa>RiCw>mjjT>J(fto7O{cX*_kwA>M@&-7w* z?4juGiC*T|0VhWA{1koroB`3#+&uOOy_Qei4_5Y>otuN)Ely6#vA!4^?wc0+C3kql zEsEo0Eo(TiHTHOLI&&Ve`9HQfA$W1}67`dAxIF5%G-~Tu5 zKC@#xP!8K9f2`O#6Mf6kH-&u@e;UDYF1(*=IqhF#yKv3gN99CE7vz}x=2jzjQv}DE z@Y3x6o0s%QHs!Fb`oz|Gc7DeI_E|j6eNW3c7>m!rX-WJsfShe*`P6-Bx$^HAirigJ zPRgA}j_?1Qo0m5vH@R=t*kM{$6q+sc$bPqTnd1j{O^utewAI*i)vozt6xYM_T0V7O z+O`iPM@$<0P-@(;|1B6}{d7QX4$n#Y4jvkvPsVbePgzO6+A0Lc4)ig%4~gQafImdb z8IH+Zk8^UOV={8DBgeD8AyFKK@Z$Ub3Xb>|v*Nc(GPX(nSg}=!zJH)^9nZ?Uy5}#_ zF7wIxTF!9H<{H~19m`{9Bli_@cOv(&lWPZWHRJ5-Xxz~;BU^GNz@SO+TuBCl>J^&{ zShxQOz0B=HgE%61t|eD!Ig_JLBWrS^V>xoiA;%mu^x;Tx)(tbKC&=H*=|8^45o zMQ~h4#x}`pU5CCl=zEg)!$#ZZ4*2u6oZ(oSNHB!y`vD$GktJ z%*hEJ*4krNvmZrj$@0DX?y^s=Vo<$e6FG8?%17_58{c~B=*a`yLCT8??;hw%~-)lmIM#$cw{BX zr(Aoo?{3|Z{C~PUGOk&NjD0HTHx2K*JN9kLVO#ZytvBra4r0ylk0SFNV+`L|5*)k9 zZ(CW_vD?l!@Nv<^$UOH3&U*6LBFNG=mTqmcx;N1a;%ZWHpv%TT}D4|^M2oBZ_$QlmOLClo>nd>e=?&gR;hQS+>7DpI{Wd6>d zOvX0J&lg+7e%YV7j@U#$;I51$eXfR_t5?=86M=oCL?^L63AtyTTqeAwtP|b} zaLB&My@!U55I*%ayyV)AKGuc zN7`X&)P8o{KI?_RX1>@U{*(L-FZ28E=BagBK5Yy>OJaWu8DEp+Q?B)V1F@lajgymd ztS|EQ`M%zhYCi(ed>pAqDioOT&ok02Ux`1Z^l(8gwf5bJ| zNWR22uJ!y*VgP&6ncjBLkEYyd0Z!Z3ynnBp?0&t54bnS~z5!UoMK87sRF&G3Yp-1+ z&!2Y|zcDFx>kKK!J$ztOY;djns?Y00x%X1*5qT#`LHK;&zu8w^^wMX=CP{rzkcr-n z*k`VrG%@A>f;L)K%c%_hY{&SU$9?Ohe?-bhNobt zzVpqt>cdt6v9vwyJMS*`1C8SNIXv1#llW~A`Fy>SPr3Hm{}?&ux3VY>)++_)#BuPj zrq`fB2^=FRXK~yw5L*^Y{f(LIA38bp{I#G6UQe}a{bvlJ7aWQi5NBZZb zlsh_(BOD)bG=`^^@(zRAtYx2Zo_j3d{;2Yj2%d$MD~jM@4w1duNq&LYoQE89>Vo5t z`!<4S8N7*#C)gi4FJ}mqno z!Q)w#CXu_A34AU3Z>j(Kvy>HH6%Q3TIsc$e14)6hQb1-DQh460Xbu14=S=w*yl zFHFt51;2o|P|I08)^mM}lM@~5`9Fq_+_~&;**G$uSHruu9-eypu(NNv+EyH5>zC+j zjy}dn&7#P7rtJz=MQ|{Oh;5aVy5Emn7vxw!*ZNMb9s5{c25;H_d>?l9O;-%6S8P6t z-ht>HiQZpF@DPLXjU{QP=g43n`Lb8G?2j({urDZJ|ICg~4txd7IX@q%`)7tNeAEn)gy?|$UVw>a_h^^1iN8ehog8#!Dp1S`k_ zU-n^Nz&iPot5Wx0=mTSY9Lasy**9Hn3l6a*`>4x4>Hm3+#z*Y#J(;h*J8QgH%(V77;F*%#&I_mSCf$gshEE*zX%c#6I= z$=D|OYO6K+wxbXKTqVEjmDCI#b;U=PM6Lt*OuaN69gt%jT#kRPs!OeZ3tLm}2&wLtE9&%3%j;*Sg9u~BaVN1u^>`V5KrqmXjgCi#V8Yc%@KK;KK~+Y`aT zoC8ivf}i`p!a}{2Pr3HGorBz8Jnx#42#(S4hSkF{G^bwzMy`A6S>#cAW&YqkzmR7wB>D6US%=E`uf9NTsgo1DQ^@1o(_(3ue#3_J$s2It zko*Cu1-6u%qh(cx+G4%ho&Iq}JI`C$C>0+Ims4)C+A?ynwIp(@6IwN

zzlls`fkgL~!iyW12NQ7w2@kikIm)h6Ti+&<{V-`DZeK;?*E){$rFmC4=2 zH5f>0v+yS5SSMbAU$2{&T0azSgMV2XJlVbSdJWGVFe>#egXz7K@?cQCV)HgT-`vvk zuIK0QdL?+akeBO~$#E}Vc&C-+(=T-Q_?u5hZjO_a`rbyqDGeUhdeU0@h(pT#TFZ(; zv-NA!z4>hPMaS`z@YgBNa6HDfv#oW1%*l24yc>dXEbYYHU3eWh^n3qUhtZZ2Ai>X8 zw4I)&yu(l^HhIp{gL|bbUi7?M2S?@=)&cm&lGI}-*|Dnkl(A%Q2R|YA)qg30VL5&{1*%)zff%c8NGec`>yBRc4=fh?S{vkqeCfx2y{acdK2+QAAvKw+X6)Yp)0KbJ5|R zcSq!V@uK5YuL(-MSyL45P2kGwGqkd_stD;Ht zW|6@_^2KJ+8T{TW1HHt^JD*7P*P`z5@Qo&s>rBqlE7QSzdmjGb#cbZj?y3HYKCnmq z!Xv}H%8BC#lsl)OL-aAXifxjwwtCq4=I!XaH-cj@eC94qBG;eXN3Tpre>>m&TmIK` zW&}qM%5_fQ=yzfH;KBrsJjyxSMPlnh>V>}-U4Xs~sdZb?Sa{4`ngqv4a-P}dQ?9-9 zSbHtX@w~fEO0C<_2j&EhzUBS;ObvUd`J;ex*e3aEs{nnhe-@2K-xI0%zGxBr!CKDb zF5?>8B<%}DmmxbUlyO-#8`lra&?~H<5jQ8^jvi8BL9g#&vTd_`1!nk zQs4(p(mvOa3)GIUKD)-wH-Cm-zV%MjE9Rl1yU1hp%IbYH*Q|?*mN}YyNWBk{x;Iqs z)bFo~?m(6{Aeqnau=CB|c;2QZ&aSivaigd-)h`;-tZ|sNe-Uw=Ht~zrsXjXht|J9o zQo3knb!qX`8tY=#Pwqw5`9SM@ui@Hqu;<| zp?%>4)#Go;#O^bxep1|?ayK;OmspKjYkPf4dGX2L6S$bacehRAih0%g$ydla9~4QQ zzjC;kgMXEi>L3dSV9lEUi3EQwcExX$xSxHs;~y=n0T zGV@|_KQcZ=?+>5wV=?_IXbbT@*OL4#%&D8JQ{SHygOPT#B<&&?X`ABU9$PrlE5E)T^0)N$JeJqiO3Y`)tX+%VaQA((Kuo8)y;}kZF7Y32Qf&9; zs#I}}7Hka)hvkZgAnSY}b>>=KhlJMqZ?N0SfnM=^PHdb=@y za1S2%K+V$1Jk=WO8WL{J}WeU7p@<%pVJobv}@>S-im6o#=VLKEv7V z!uZLde|#(c2=A)WD~~KgWIiiiLKff5P2igczM27ftU!1a#tNjLu0XQ%#~MLV@eB7J zfiHO9oLo!tx72vvy&3LzF~q&%Uy{c;L9x4*EWTOpX!0TLv4}h`o!!tYHf}Z`>wHnX zit`Ps$KNswyO%k;GHxCs=SJtVv^BDsOmN*z7N6Xjz(qZGFRF*DeLa8Nhph8~*7-h% z>k7}iuTjJwtOM|uC9%7mEI!$su)7+&*QT?Z@W->rIv;4AgLMG@y>DT}AFPXtSACB^ ztVSt+5bM+@$@tGYZ1?I2uDqPSy|PEv?;n3g-ua+d>Kw%X8$Iv-Ln8hl7UHjzKZtee zlVtp7EwcNLbaoT|ApRFS9~4WSgZRG=yH}?CQ9@rWekeX{!X6T>lRO8Ic9Iw;K1s&^ z2f($d9b=^s?y%q zP_Bgg`M@W|_<(Ck{uaK++BVp&+h~W9)5!RwBzVRyrNquovDJ_r=M%BhgY0}Db>v!- zzvU_H{3W$MEMd+q@uK5J?#$BGK>J5YU&`Zy5*tCPRB`=9uqAQDR#S3ccVJ5}6d#5> z_aY^iI$cuFzNYF2J&Iojlbz3{FK{i%-|`2~dvJVeeOfXOoZmV$(jLS(ZIk|vCLhus z^x55iX}I3nB4U@gAGCqQGOi{0TVBELzSR1({w8-_BX3!Ur`zTNEpR^6dH_7<_Id(s8$Zn*c^86w2 zh4w{v@4MxF&wKcoNIxacmB{l4zOP9w4}*RhtC96n>0jcLIS#9QP|x?M)9%lcxME&4 ze{laF_(1D?jq35YFh4zfTcn>5_wkn{X@|9B>DS8~O+Lgf_y6y?`~MW`l-;nOY(Uoe zK>9*S5cj$Nf22dIpOiA+mE<(+kCbM80+7OYH*(^eMErk`G5wx<4iMnW%1_+KP>&Mg ze~I%&iPYW2zO9FV@2S)}vE)s7i<}R{FWbrDn?(G7uQ_&q9B+@nuInY%9 zNvFly<7?zy8>r8}RxSS4OwW64T&g`vdr|J8|9N|qW>8*y`FV)S#!qL#maaYG_c5hD zvd#x3)R}8Z{?^mM^-0PfrCF4F)7hYZmLAPDJ}GVFX!0TcAdbH0o(JnvgkJ2-c zcRrA@$+aYZYnJEzX1252#q-CPQtpN{_c2N3iTjw+j_AZU{023Z1m8fx7_5(YqMGhL zrjCC3sn_V4@AwZgb?!y1`+xmBRo)*Qw1xPdYf1iA)+O8fr`BhsJPW7YEJ?eZPo`~3 zJ3E?uNWFRf@E*?}Y%LqDci1XguJl4=U0X0cwoWDeQmON8cD}XR^PU_U@yAwpwax4I2c=TyyH$_B75_f@V#*)m4u^O7_xi)?|`Pc12xCtU%K=P8G6 zlCQR&M&IY?^dN6&k%iIZbo>|w6seP8h;_1{PSG>Na@fPNR|rrrT0 zcA98e)m{28z4m(F>iLV0!p>#xcREszHViPx7~$IM{VU3`9(z9Wd*E>=q3_PvI>2?6 z%Dl?L;?e=-6*cW<@xLM3d+}lMDuu+T_~nO`llY z3B7lC)RrW8SU-W+lE`%>gMnl=yCTOrZSlFDx8qbNCwTgjPl~mRq8VH`X=-JFhoPiN z^!6l!fn+v&@_vP3=;eO>tJ_k)zZy3bzCHK1dR)LY7*tMdUVt2ZWic`G>(f%dzZ!QD zybkue9&SPVOsy=lC)7WT1u&Ujv6*A%_f0|XMlVyZ z#6Lx3)ws~6B|0ae zWQRd*mQc@y)N>SiAM#F6D}tw*%o;?K$W0|X3~F;Ka@QeO=z05lJ2}C_J@2@S8pOjp zPeL^2cVax4B$>@x^ln5i>xcc%rk*#910#4X37&amFp$jVJmelguFCWN_4Cy8f^o~> z>+k>5`6q7xuhdKd61|JaU{JkclY7?z%=3%qp!ZeJdb;?BSd5P>i5%+(FiG;&ChLa* zuOWB2=Y2cY$%%h%A?xq|>*E=8VV?_zrGABL{$c$f7*wy=T#a7l*~Kf+`%WtUkGl)r zLM>-vD7P$qd*#YMSA)JRs->Qr$Y3D(YLmFl`$qi5 z#Pshzh>WjC;78*3IND|$7*tMdK7icm$o<00@X90Oi?~1Tmh^b~_Zk%RWL2biSQmiF z^omW^1p}FD7T=5BPa^I00=&CSOyzh^D;P-rII;O0a)Xh3*vrVMjkMRx@bv$J_1i0_ z@A)~|;b2FT_-7{>460Xb?nLi=^uCJTuOs7Y7raNboXHWx1%t|oO=A1NtC9PwmvO-S z$oL|Tj(aklfBNu>(cB9L49ScA&v+cqB?W`(6`Sv%_jdGt;AI@xIMQBw;j!k>B=z`+ z?A90K#O6oH(Qb=BMQ&-Ny}p8{?+Zx!rw;=w-hI?RpHUtRB!8UP{0zPLfAM}Vqfyfo zp7E@y#_iH_<{x5%U?BP9#3uKK1OMpxOAbWtniQV#KZ5sOdjF*BKjROkJQzf;*yP$9 z2*xE%y^Mp7N17-|GU6ZF2)vf${1h@6NWR$Q+PeVSlAj^>X2d^d z!TV9dKYeltUG(OQ%JoO7K{%E68sCNt2GwiV-UVl)H_OX7BtL?u8|9ACa^@e(2nLlC zn`eWk4{}|R3*O7Xd^o-r`S@`C6LC=hD!1>TsDHXszKzo>HoNP&95Nc;7{N0LUMt5F z+~J05cW@e%*z!apnFpT2|n@gct{?mMJcbUIZ3457SX@MZ6p@k4lT&y_YIKpv}C zhHEa@U?HjP@pJ9`fze*Zp_e;3!L@{3n($MvVR`-a=1*qDp+g2_+fa-3Z(=;yOuyK+ z80tST!OJ+TSp?S&@TO@w!*vbU4vX5p#^IWZ+?oik&6Jzb5H1JGb@3Rk8&g=ui|reo z{!6`#rl+O8cNqT*cnc!9)^qK!Xx~}yR7a>s zOZ`6CVW5?A+)D+v)fUeMME3(*&=EC}PN8*ggJJz4it(e=lw4WgN{Ol4_+V^n>`{WzEF$ z>JC}?)va6A7M9hNww7v-n^;;_l6lH0nK}b!o)#hSB+sgTEb>Qkk3X%XtqQhv^~!|K z{<3?j6LiN`e20Nc>b~DFOgN1BFCTn8y^No*xo3cHsl>HUllYQoGJEuh;0vFRiXVvO z_(GCkm1}P>_f|`XdKt$qbatd3%-Q3=YS*q^U-Ga)RzHy^whK0urwrHL;46_YK%PC6 zl_T;elaEBUeM0_J=yc-^J8n!wp141udAoKU5s%qF13EUHb&j+}zPvUq^YqNj zb~B_VQ9qnV8EmT_%1$^BJ=@VU4?S0VzH&rQHaRP*2Zu!U^oI`y)gxv5qlbHgrHj$S z-j$&q=HLnEMD=9H^$^1agX&>yOvptKYwxA31AaQiJ5V{yyAwuGuid@#<J?dH?~vZ;ec8)6{)C9$1@OuTq|qzC z7D%IaG3D((-k%_{i_x2d-d*TrT&YFcjrXkk6J`bvd(;^YZ)(Zvv>V=QC=W)(D`SC} zJmhKg{>#faeOY9jtb^AEPxdV@EGjDv(;axz~KM<-l`p6rQLArO(@M8-DB zS6iEq{{;DCknidpsT>(+TgW#Uj-jRHB@@fXTV14p=(&%KZIYF}kM}qpj-C_IQxnni z5d4kk$t|r;tA}_DCetHjiT4+th@MvH+2Wq_W_pePL0_J*1wDPrN((C!ngq`?WH6Ad z?$4m-O!Txz&p#vW^E>$KtX{o}t0&f$A|diGklk8if|PjydG1Y?aes5h&sbqg62H=B z6P|SSshl{qa$@yNm45{~Hc3|I732pZ-wXM|h&;~)Cj8Fq4~@#d1s$6zFJ<0Bp7~+f z0OW6q$p20Bi~X5Z)umH%_&Zy*+9$S8z^2Mencc{bL;mMp#+lDV>i-XTe=+>SON*KS;mH`Xbft6Hlg`#Q#LxoJjl!gJRY) zE*3vXzv(a|V!sXLi2sthMEytnpXh8(lrk;`KS;mn@O8v~7Cednq>fSfv!Oei6Q#`A zuKx6!j$cUH|g_ZFQfBsUH|D1J%|0R=C^9qDzz337kx}@<*hAfYkabReVVRP zc$Glw%r=?kGS>SOFQ&izms^NR{~JS=IzSg2TuW-w=M*oa%js^tA@+;Ny}#G~X|gJk zzI}#RlO-o9OHMV><;DJF@&yt5Q@9o%2wiMUarQf4|0=hhU_X;S(gr!-Yv0U-#|G?I zqUYj>{aUWY2h0@{g;%Tg<&e?k^VIVj_$ud5+!D%0PEOz)DVM(c1V4X~FMqkNtSv2R_Z{nuiL99> z9m=QN+TABDU4W93YheZ_6pV9wo z@}rOi&+o_&Y7wJZ=@avLY_I(H;s4f%isvK4vo(q5Wh)auro+=GETVY0pB5iYpw~Be^P853!XMsCVos; z|LI{7#lw1LlH``wPji1o-(2PS!;Vp!KWUxkPv*Mpm{9D8I}u+DC1w{kYJzQ@eIST$sc-oz%n3{5-?+myhOs?#Fniz3Jk@B-ZANS#b9b z;hb8Rhzpa(guLj9KdJWLj|*KpWu@>=0!N;j@F$H3O`W>Z#f3>T;Eyx9_9ym?WjvjF zM`S!9=T8b^bEra2()6c)vAuvRqy1?SvXaXoN_);C+ki5fl|A(y??9V(7Q>%mM8&hl z@bHKyj0=iqp)(TuNP{O4rzWwk(Oie1;Gr*rNs>RQPCw;v>bJzHV0_b#{v;e$KVdK8 z)wJV#BPAp+M_TNyAum=R@g|1L4U zuSZt$IwS?pBjh!z#b~DRwCj@N>(|Ce9R102-1yr5e_waCZ`UEKvkWl7vz>gGS@}6@ z&*jfDzHanR=W&Adj~5+g!F^ANrqxBs@%3EDi=OzC-f`pW-^1H6#QTb3790Mgr$SS$ zCI{o|UFa_wUE6bywr4AbS*kssqRg&PHgb}tJ(J_>Gv?z8Nugu+__M9XPo$ z{4b0scqSjJc-ZGx=Eb8aQHcsKqg zx1kL88j=*xnTBUd5>MLrmj+MDKkXF{_sim=$=u`UI&c$fz@DDpuM2S&e0j7FJb$wD zi6Qxcj^YoVrQs7vipg1OT^qDdcj#^{q5kM;{BE72x4s zeR6>j70*h;^F$I)xs!~2q{HJXM>&n>jBWMN1PFp>1-V3(_>+ZZsm<@e6UNVbC}S}; z;JZ)kMP|)(@pJMzWF^f8~hbURsX-B{y#l7e~3TUrURJH|MB=ec@DCYWsM+s?j_sW#Av4W^jh(MWPLpO zm+9=Wjz9E25WllJx9jBM_vCHhxy@|l?C|`nn8$M7@j8@x7!thCJIsPRwT5YrNbI@E zmdhw`%oEv9$`%j;xWBM6?oe`zE`zGV`SFC$a)1s<&a1TQ)?Y5SFH`*nIL(tnZj%TmkA zP>ILS*Zs2L;kEXs{cISTW2EmsX>!@I&9cKrmhn|K%k!tmI2oe;Yy8w7yv851_WKEa zu1hxSKz@5OY%P3Z#0ttkO03(ow`u+iOzrE%!qmLzDmBiTJOaY-=UO

&# z(`%&jP1zjylZ>kVnXmro%-^WP^^N*xMmi|spG!i9`sYje*9`1bKDGI3vf zxlZFh;;;H}H3EX~F7oxN)h`p8rOrHVH~&2k-^F3YXX};De@puB-as_^DfsRW2|@oK z`hETX4MfC;_t^Z=b%)nz1`l_3Ecg815r;>u@tU;H@*2DUnuNO3oHTy^S7TUmU;OiWXf)pcv(mSp%n{OtFCr%Rs0$b+8BI^UE;&K}Cq9?GWkkjIh2fi=#P^|< zi5~^u#~~@`|KHbsQyL*6ZMYjT!N>h77$q4^PrWYH&VN%5hQ8N`f^SL_!}q5IzA08D zaRlF#143Hde;v~LZ_2UQ6CZw!82GR!7$q4^PrWWwLHqxd=9D?uh>Gt7!xw$tDC2X= zQC22?6nw{oBqL^}2i;`0q^U&5fw|7#lpV z={hRuzgAWzeiVFdLQ>p+9n<@-CnET8%E^cczAUm#(SlECmbw-P{$nDZa;6a#Uq8ba zeZHms>mG%Tli#D|?IBlw8_V3cGuJ@vX?9{6uK^xj5Pd^k@0 z_g>O}L#<5wDEM4s!if9t?DYPVKHif&5COqAiri1N8qExJrHfksWBoB@xDgfK0>#(O zPvR@FGV!C}8yAuk-@gU~!xwz4KV~J?A0rSEAC5&#@DaUBGk=Y`Sr9x#vpBz#mLjk?+n&QOw@*#XK zf+YT2MP?03GMb)x=RD-@m!=S>z^F;_ZBl&QdF&akrxf39RwjNFeCtD!8!!CG-ALd| zH8vz!Z%)}pW{osu4FtiriM&e78_h(!A03RBhv08CqT+i@@tynAB)o*=vsNa46n{M*lB_*- z&t9da_17*$#Ai=XMDV>xeoTuS&9t36AZSnG@01sesQ4`Yp1UoH?+q&xKMKCLLXwSN z_C$4*bok08c8CvO!M}B$Kl~Cs_pc$&J+|KS|LX;>NvmyMlkKk|ZmUX-X8L>F?&hcRq43>WLh((~ z_B!wAB))+$VD3Wj4GI}HAL!nUN=w(DWbV{9%%+IoDK&_2(S*X9Zz1oL`ai%d11#$cgx~HoUg>mOt_tDV;ydmm+d6Sq8lLljjRylw>qL z^(t-++Iuc_**XtzQrNc@C~}Kmut7Q_|_pZgFGKG!6)rMM^zZj zv`srSz$fE*xe*oL2E#WYiBIBhy(IY7hE&D(FW$4_C~5JD@5G1KQ%LX;OTj3~XnN{R zn-CBg;o~+x-o6r#>m|XrHKf{j(QVO`2EKahA@!a3@Ggo7zGulBw7Ahs z+q6F?$IEYwkvRJ0Z~gn@r9)P`PVL?LvU~@4?l&tV@y+$rd*tuDW!#VIdZT=&!z{Sn zx`WcQ&ke@QF6cW>nx_)+kE5|R{O@_F6CshB78_f+D0InPMS_aG+t z_L1LJ6-F~{v-vrw`gdw$_@5b3@J+Sv`)B_#fp2Om>|0?yf^TZ0@Y?)0G`jw+*B_@g z#~wZ`-;WshuqPNL8BI^U*{?hQO>IG$#zs_pnd-keU6S~Yu`=|PA|9KoZ1e03nMDNj)w2LB)&FQCVmurZ9`JLePzAE z^Tdoq`}RfzAF^ICd>uK@R24=uZFANJ?VAnXs;j@BnA+d)-JitQ!vy0;!Phe+8NOgA zH@SbPe}6M|I3nUhS$2r;`jb1V3Zt2}Ill?;jezgwfA!yJ#Wy$l`vJziKQ&lnhG^tO z@a2V+xc}Vqyrln#zf;ABGN}u`(d7QB!f2*#E-tq5Q3ij65fxvB;p4GSYQ7eHsoQ=l ztVh8&A-qoYKOPp7()y41t3E8CfZ(ejkCxJW7U-uO=AIMuzdGn;Mpu0HykhQENqjD5 zhZ^)m@XZQIasRpJc}f2ff2WEMs}U1?3&<6!!f2*#?yA6lE8*7}QSq^m;d#&8EapQW_4 z?MLjIDs8x(B7%?j4@OBw(^IeR?4bYeg1*CuiqGPI-IYmv4aNVdZj0L6O-*n z?3yZV_!0twkN6KpNk-FCuZ||R`QtO_yNsy#EdJN=wNu=G4aNVdpO`Smc>kCAt$zQn zkk}#aBW6pZb{*1z&~5|9J-qJ{@mCf9{06L_Bi;Q_=CU z-*m)}(*ECuBw3$SFtJX>hdO0|4|{@9lF_X6yruy@;y)NQDL#w;^G-|nucD#&UvaDn zb4>NW4oXYwKVp~ou%a171fOA)@LVKhDU<}D5UNBjq)CdFs*f8P2ezJ}s|MNbpv81H`) zAJX(c;(vwsunPi$kN6KpNk-FCZ{FPjz7f!~ji~r6{?Gd^iLasfUy*0R9OM4$lHPyB zF7@Fc1Oy-PAB>Xx3ZYq=&#De za1jE6ZxwlgsxX>qo6q0#tbI4aUui_ew@Ksw{I8Pu8jAlF>rI%W;`<_)FWd7!yu^Gd z<5${3e7FVy!MBOLN>v!mv|V<9`@L@k@wsB75f$Hd#dlfs`Mt+cfMdjS#g;bw{mzU|~qTHI)+?Xs3Z|Jw=w5hE%-eyGFx?y?z4|2=PI;zz-^ zBP1pK$M3V#`0pJ=#D`BICiq?=Z&wvYGi{g63;aiXuGncr#ka@sMW3Il|K74P@uT3| z6_VopPu2%%`rj9bh!0;yOz`a?zoaURX4)>}@2b}Sh|d-88d34>H+<3WyA|JFD-%Bo zzRyBZ!hc!m{5P!$BI3gj5fgm-$$M0V(M;QA@_!rQ^I*-d*k?q+H?5iCTM+%eK=4gF z*viC@;G5PsBq=`af1Q+;&VSQRz#cxFCMCpvGsP%ZMw2toTafAc-!#LhM8((A@Kq=J z-?ZjhBykXYEkatte;v~LFAEWTIPECJ#CA(^GgVF8TgO*Jgvfrif@tOeSylF+{|N>kt!so5^cbh0#pg!efK}w;lc_BPzb93}0Ci-$Pa=eiVF< zgrtQ3I;ZvDi-?F1??p`TJw@KEDvV~@7S;s*BmPd?ZbZdr@ps|!B)%7{O#CSLc7~*Q z|C9B7n*JxTLwxuw>#;h|Kc$hL`_F;(+s0nw7d@}>f87r~&+{vp8=qtRemlZzboFaq zqZP;Sd0=Sn-#-!m5dZO!B*o;EF67lz*8hqB)7~|z`p4q`!uON@+3O@@AL5_SLQ10j zx}EN z*Hvlh`cLJV)P+7&*^DCihx&?-BpFRly(^A#=o zDbapi)3#r4?9qn!)9~SQFiJ9-o_beI3)(LmdOIU3zW&yJi<9^oy8o~2X~G=i<4^7n z>yN+6;n>56j4i{*`l7OqyW(2c|0|_Wxjv!zn7E{W{XK~<#{}a?Y2Un%6!%|N z+WW7{OArws4s!Fuvz#->KgT@v?IX+&IOek=&lmUp;7R&d8M(h&QcTX~6(0xfHw*p* zqpE)xbNFY`AxZz#rb8?KnGrJ7KVQr9hxXbd(zf4nM5GNX5EFcLakl6-j(+1JUTG;9D0G3}5*D1N|#a|0lLoiVs&ICipgzSE>r5nYKkM0({%x zuQ#INqYp~^Mt|?G^V?P{6F&;RdqYyfe`)XkDxXJ0e7FfQ!S@JxqpC2PXMzBOv&8l5L4%G}Crv)1d$D zg1^Ivitk;+SDb9$hMxadzG1=~6aGtk|5v#ed*Z{F5DI<#z+1BS9LJ<#D{wj5PYmJz$nRRdg@)d+~KQg4E-}B z3cjjC&3|tv@KrVR{eM*>6XuxkU)uY>Dv4dR;e^pNt=9uVz%r9yBAF-oKeAop6!PlSMQB@etv@Kp5;2Qxy+lY#9wDv!? z?@0JB$I8Ty%zssRAt~X%wD*5itXI{CgAfyZtVzKr$*&TcrNw&!e8lIf5k^#e+}JZe zFUd&aYv}oZ)r3H2wEuMwVp{*r!JhcAfC7TAf;?JEJDQ$)OPU1zuMT>d5fz_3|6h`y z#MjXC|EgIg%rW7=wD*5i*I-Y4SdD<-TR^T*6-F~{OC|*VBR*Hv8By`s^ZzCDlK2{W z{$I7iggGYqAMx)5`tJoq#D|*^6MWmrn^c9-Oxx1NLH{E@S3P1x#rKlpTRJA`zvrz?{3!T# zgrtQ3(%%16y@QDO@F~Ou-%I4}s={cdZRxncf5hjiokmoAdko*)B)+$-O#CSLc7>!w z|0BMo>3?4!B0hW-F~PTo{F16LnrU0QD8NU2u6oyqiqG!8ZEuVAuburOcs5RDAaQe_8bZ#b znDAfP`w#i;r}(h?C+j>M$3h=yboFPE`t!!KBK;9L zzj{O{8#!UTRF4X;)t}$w^1=;UT;R`ozgMj${?@Wasg@$*&m!^=Rbe#Kc4HU!Jg9m; z{INzR22B)&2$6F&;R@{nZs`b6<%p8yxVn&kI1)x_6o)-ctqKX~5RXfA)0 zUjCfdsN!j_@o(?){Nuj%{O#R6|MN~>lQ!AVDxtjy?I>tXp{2TiX!rkoBK}!OE>aDO z$?3ZBj=(>}7JQ^h{lgET@XzY#^9*gj6;3ktA^y20q^N(AzlS~`3pNV3cGuJ@rKok{U^T%fj41eOni{^I34Aq;tW5j}zM6wWlKHP+zsUb#>&>qzj%r`+1FUjHgdhfe%6E@Y^GzRJrPaQ^xF3Y&E6i<()8NE?ntOz@SHN2v;< znYK0edWRUkIq)YLQSr@Jd^bm*hiU(sVP)b+!FNeWGJFH_`sL;E_8)1l`s<$>+DY56 zk^+K{^$i#$`87hbbn~GBzH6Y*F{0w*hc3kTn`@H&YiS@F{S^e{Z1vTjwNWAA;|; zkP`3z>3{EEL+nx?u0~Ao5&yv`Nq+Aiq?>vDyWu1L*K9Dd;@ii3xYwizp z(w_2viNJsQf1UdCFR@E~cn@NN?=kXSs=}`knx(Z&%Z88mU-OU=6`#fbwbe=gH5C7A zo)2^yzOStR$rl1?``<3?i4UKkfZ!wkgHe*v^we8BJLrGJ|C$$!sQ4`YujM1&z756y znzu}tqx$db0eQhcXw%NW#I73g;VTFTKH@(ZB^gamy|w>z_p3F;|C)DfP-e`bMGRtYZv(g2!fCJ4@OBw(^K!33tjux692)dN$}NL z{J&*_;FJEeug{=f0|v8GDfZp>KiVI^HJSL4@ltzmNJ{6wT8UlwuvSWe4|{@9lF{_k zyJecYKddGGgHe;>v-p3@qY3}jHWdGBo0~AlNPYSY%8~2(>*HEtm-w*uNCX5Q@gIzm zjHajFEzbn_i2q>Jr1&iUuRAJPGV!CdXYY`t_`b>RJA6R4($bAzxp!6{cB6>k z8%XY?#r;~LSz6b_-5=HxpTVd}@iDOwKh{NmuPgnnmi|{i3BKVWS@C@ZzPyn``$A2J zuX;2h;=>^n5PW6ifvUo2rfuEr%rDXR3Dg!FBXRU==l}c9OFDIE*EM)vQdU*})#eKpW)YVBF=FbnRnA(}5PanDO?7eKEty84ra9{&6ydcTI8Uppt1jhu)- z>%wc--u;6=_@*5%#NX-6A+@sp5PvQrSE~x6nYJ(12JO8O{sJQ^K70QD<-w8usQ9k2 zGV!C}TN#oZKG^_UX=(8hUu#*z)Uy7N=OqhQdX27KOWx`=*~(MNe13TK=UHCkFYoaD zR=p|r6h1HT{1^B^>VYqMP0r5rnoPbwH2LqHh<`Sb7pWS>V5h50N=atcN$Ug?a}_f zZ)g(VTUI816nwivlHv=WH>F?i)e_%p#fPsVCiwP{Us4rDGj01u2J`Vg`0pA~@!9kL zeZ;$Py`uepua$`(1>a{O$?#%W2L2SUm2VDaJrNL-*oo<1EVCP>8ZExJ=*uX zJ?xWp7<-dF%DDX27{(DWRK{GnE+fIVDqV!RZr%;$lz zMfM7+_&nD;xS&x+w;`T?pyD_Qn&^Pvl*XIh%kxTqoY8HfcZl)XAJFOWa!WWL;CV&U zGrIAf9OJi!COWWDhSKSS1xrS^UwDm9QT=B?6CI*o{CtM^IiuSa{H%Q5JB#mA{PxD* z5%AAenG~NF!ixN^fZr9q{_2MM-Anyn;q#e{?l*Wpw)&q7Uvw}Bs{Oty-+g%?-wU4T zfUo`;qyFjs%fLT<;h7HePoes!`!j)m2EZ2`f&QPHe)*lZ)^9L8(E(rmSE~N&{#D?= zpTiR!V8nkeWpw{8@ZT_aq9f2hO!c2D&y`ibw3+A#_`Cof|D4-4;E#bf%+wZqfPcQG zp5J8jnCBf~{wahnI(Uze*8fVae-D1gX!=Xxi4OSMKbC3zd)yP$e(}G= zLH(w{7aiEpciAeGj2?dq>NgFZ=n(zVKbRoE-$TA9)cVyx6CDAc8*br$5%6cKOp4DB zkl>%!B;e16FFKHKk>mL@Z}u9G{Ac!74)gEb z>fc_61^&GbzUT<_gP;2K>KN$15uWIPul;L_`oCAt!2dVH6CGfbcRf$PPwJAw|#e@LMJ4tSy?;Ol;V8NDP6xwKX=0y9e23; zKd1HY{b5l5Elvk~?O(sw`u8~`sQ-QNO^4O*k6OPzrv>$U5WeWZhP><7QbwP)LH!j+{~Y|sUHz9({|VIp=8WvC zy<@C@{2spOc-qzfBdve-#-RRxgeN-SYyCgf`e#2G)c<98ro-z0mDWG|ouK}&!51Ca z(0Ao3l#J{>LH*x^CptvG)c;MzpZ!UI|7~cZBjCTS{J!!#c&*>xRVKw}9f|+?o*3}o zhyS*#KfdOHt5^6!M!y$=`128b(eZa@|8te^$JcnK|5JFP1HO!p8Aqyr`u#QV&*$(= zhx%tmbM;TZuLJ*l1z&VH{WBV={_{_A`e#Ud6&>(pe9SmO{dfKu;=g0PCWF`@s1I>< zP-;1;aTPuObkPlVeTT03_52RbuQM8>OLPZz8=Kv80=rG&i;jSQjPVPE&uExj;ObfPECbO4r}PkMa?sEp7f5?el+74_@c9^^V9X}r<_-upYV(6fG_Pl<21FG zvpc}U^985F{MbhQnA^ztamLB;MF;Zgr!4hT?kTRHp-+6L7rrOUv!#hmddB&OWM2GN4^4Y`ehx{yPq9c&+X7arP{GH&5jsV|nhVOy^ zUpIK710N~A4TkUM0lpsaL`R^%x9J}i;Oh-fbOiXgS7#lR8}fO+0OpjuK3~Ylt@4^# z{RYAl9f3ScL6HynL*R*yz&;Z!<0$vxpnf^e5g85-BJkw$0?;f>3{2#&izYV_V2=w2j`Y$>%(7yqm=zuTt!%a`< z_`B$YVEo+$PjrA$-}$UH$+)OxF#hg=CprTC0LMQUwGPJLR(PUA_%c6mAH(=b@$ZKw zIs*BJO#Ym}zYoC^9fAA{CLi)2gC{xydHwz&<06*p)_zaG6CDBndDDMOz<&mw=zuT% zcP8ru#@9u^4Epc$@I(jo*LRG%`fm>U?+frmN1*>j(|=#ke_wNaqwPJwq$;wo|7up0iwRj&R76xnFd#^fBr*|3W`=QQKtOcJfuRZDk2IhDk8Fqm|4@B*0ct64H(xfy6PHG{=ak1?R%@6VW0o=?f2F5RCnJx^}gr5 zRdwss4c+~8a{tjZML0tI)N2eM*+0i797+7whL`hQ;$Sd^7(QsY3*K0%!tF)MKO(z-gY{~ZIM~-$Dkdt@4-y}~CckCHgE_glo^#m2_ayp16P~9{`3}2i{5%}r z->JU-To$ta`7z{3+BpGW{Pb7-!v71|I4u7CV)o>D!j#{!3r7zM+7C2)|D?SxV?sER_PS=jHfcW$yKp4!hnYP&|4*%t9gfJ(frtMA zhbHkyVTU8K+j?REr_-kYSnO~__G1m7pR_l|4o75fZ1%ND`$^d0i0mhs{gI@-8Fn}# zdo#1Yn6#gU9gfI;n%Un=+FN3WBeL82;9|M|C-djjv&nEo_Olg#adFb#5jz}_{amv@ zAa=&-O~1LIAJ;}wlJK6Z+*-_~?cn;$og30DG4RfC+)d5EF5De$+_5d~K9KNax^hB} zq}{F`416tV&%KVr;^Zv|nuYX#WOb6ON=EV)lPDYuLX`in4A%`UGv#<$A(mu=VLzDI@Y{HSWFE;z%llJ-8X4$A4GJ)~+ zFym`}V)((~`OnnF*oC7ijLUZZKb%`z*8j_~2?usrw@ix^^r^Y9SGBRGq&r) z{kx6*dx!mdATi?Jmk&=Ko&o!ja^E+3c4j?e}974zaU;*FB>9H*!I8{~pGs*F4but_#*4!273(%Q}ba zD&lxBRXFYs_x~9u`+r&g4rbFMaX>)Lg+&2i2hFvtaw{eA3k^!rUq z^yPr3-I0;~W94uM1ib(3>MU;nS7Uc@WdDrv_c>)IHm%*{4r;&7xr6x`iUEze{(@`|3MSRT+yK=mu@W4Zqqn-XMf$W zJb0hry%)GWv2M5m;qJU933Bd;qn$+{!E=8B4)e<*L;N1mKW?{a^{~@Q!!ClK`#8fm zpF84yca*XTzJYQmzWiy!H+;jxqa6;{{BhnJI(KP%=i0yEYDah`7&y${$n59z_Uz&V zoZ_2=_IErx<7pZ=wKFD#zr!%k-W)qPwKos#-+1;ju!B?k8D{Tzg=gm+bQ(Cdw>5jG zKX~@G*ugcwmiK|!n>p9{4o8cUM0*Evs}SGC@Ldk{@QjCP@D7>Ddy%4Cm+9`X2;WUP z%zrn-pWDg9XJdy~^<{_lt)9IHc5rI%VfL;^c=mkk;MATU+E;n@BJAMQUTXI9xH%f> zE5!~@^p{W3Qdiv7)87|6`=$84hUfR!V*CK?@Tz@4X#dT#55x{m?L*Ce`C!jJ6gxO= z{}I?}|I45D+Ml^d`bF`h4L`lu!;i)euj0Qn{PgEM{CMo}Dt^4-XYgmA(f&`u4zJoL zg?8qT$UX%-IJMJ0GCpUX;n~ZvgHwBXXusXFS6~OH_6oCCH1q6pu!B?koY20(vsYsW zr}k>I&*I0sB7KXngH!vW(9XjFk$o9_SwgJ_Ep%yseM&wU+vjfV+W`9)n>0e z(zCC@4o>ZBLc2fy)?o*y_H|~TxRbvuFPZJ2@NRG;reo$~xx%x=ykGD-XbqF2x^U`0Mzx4^$d|z$mZU z>zRFxcl=y=2zGGFe~9s~x!L2dXMWY*AhiGH*&AR7r~HkK|N3#B|AyG{tN4b7zn+V^ zk-kRQ;Z=Kcv#%ZN*_&Vor~FNff9)=hzbSV7s=cY%Z}8&7mCdn(Q+tQdexHXw13NhN ze}?&Acb4bB6?SxqeXaB_{lAW9mLmOav4b1VIKQ&U)wvj7&%Z2BMUX^$2XZUtj%WRL zWvQ0BPfJ|=$litWwxPamrtin4p1y9%;hOVH^KL9)JqV4mk*_(9n>;sj(>K#D5QD3e!gRY$N^mTUVOY&D^N4MxJ-(vc(bJT|Z7h#_h z?mxc`Ap75ChPVIAuvdrr*O-2JD1>&j{#}Kg{ZjqwOn-`fHFow(^=~l!DfTtkSB3sJ zn*Xk&J^$;luMYihGXL_>M&y43c66!#E#^PPz7adR)c-x^KgGTY`-adz<5%{-+Y_Gu zE!a1P{vR^`^3X!${~qk`!Aym->Iz{HNHT$NogJRepL?(8e;4+hq5s|HUv7#={y)NwF7^Mt z`A@NbiXC0*|0naGV*e8RM>hYI(+{LX_ZRi}`B;z7-Pk`hedXOuU-4#7-}l(RG=1fO z<@lDH(aO{W+fQV4i@tJ7<@ipq@4=34(N|u_^!au;g`>{rzhFN^Srgo>J}Ai#XK>}7 z(0_L5pPS8*y$(1w)PIlAzi&Upbg6%yDU$i6#JAToUFyFm^xxa_-#~TM`J8c5-XOG3 zjIV2yH>8~F3Tp2V+F!&jcNl4(@q7_~zKzug|$YRNmJ7b2FG$3H_fzc~kJ>zpwe1o4t{}73IxC{{zf_ioGrN zGeZCQ=0C;W0Xw?X|IpAs`w{VX!QM7(pDv;Oe6M}FVeb&yOGEoDo;@2oIEi27qiuZl zxhWo>vptRP(D=k)$O@4v_I|X8;>2`+P>qhefw|m+IJH6(V=~k z*$1xn>{GCh5A79ZANC`5xl%9fUrwGBUO$;*{)ZRF*H6kTuupNWm(;7Ke;#v*;XlXg zoANozVfvOC|A;lpU#0xj*ejG@$$3eP_!sY`d;}e7VM0RW4I@9<4)&B-slpe<@{K#luP^FL*7LDu)bRNgsrcz9~9ZQ zW8V_SmmRb|?LT^*#Fr5NkaFnyd7aE3Or<}D25`8Mr=kB--rKpv!aL&Yw>P!L{)AosT`TLa1}?GsDzATEa=}I7 zgSI0D)OQ>`wYhB^=>ETo?Rhe7r}hrKa?@~@JG_qCcPch0H*LX9U9i`4^#;3oYQN}< z2rGC=!PMUpRY$plYwcyf(^63WvE!k0z6Yl%Y5nTletSM^zHro4e}Ch-WEs5N!*A~?2yruhYmYy$hZl^%7%<-BNx?wFWS5J_W|{_LRn#- zysWZ5dBvr@Gx8IO#`_kQ^~lM{&M7X-&CAb8BpO(SJ~>&X8JRJzNlnG6$ogg7v$D!A zEY2t@D=E#+D=aPRkw_d~R+dp*KzW~>;*z{xg^5I+vNAR)OeButV~?Dyo@MgYudE#2 za`OsvN)m|xLqVIe;+#IpV7|NO6y_A?WhD|vh?RX$a*7|J>Q$VhupST<LIoLlg;W=w z^T|yW8c1EXqg3ZF+}W4Jd@#K|xkW(@JT1)57d@w+o$jZkcc$Pgcz)$>7j)&A;eL-B z#N64h0h!sl-w{&b|8bK2ypVjR`U$3s)(c~wL96(_(ex5*?bG*@{a`n>9kyZbmA0Qr zD)BRlY;71!AE4Vws|z-{KkCL5`s4u@49JsFojP`#~Bt-~*F?mLa=Q(h;UGsS^SWnSWB_X~ZPXg9*+1fK1ix*I4d4zVrgaW+=&d4tO|Ps$?|RDd zrFh{+XmeubdhS3TeZA**BeoTuU*fU&Qk>Xs2lq6%nAI7QpAO+K9>^}f*7r4{G{Ti<)r}IF;^b#4l8T{;3 zSz%exxQROE1Svd!CF7H1KK@Ga*YLFE8rB%k|BKk~(t3t_mTi10PJBE|G3Siyx!7~U z`=0;Tv2Ba|_ut3=%h>U$JmTYJ=UUW(C!52%#Pk0iwnw#|`G1RTd@4?SyakTAYkf~} zfAjo*g6*luf7U+!xz8^?l}CKM4-e04tuJ-%#Ezc-Z?L_n_00e0Y~xdL;^T90Ex}y` z?oQADkJw(1{P)?%KkGp8sXXH2TX^!}8S30gC&d0ago5esX+8BngB73nRGj$u1zcZn zqrk0<{m+nN^OMN`1u6bpxnRa~E*LS#c*MtyTJUh3ucxf(7w!Y`YfAz%O*}ltCe0>eT}GZEkMw{3d6e#%Row(U?bOJf3z|I3lIqAGNMH zP+x4j7IOSv<=km^dF^o`_M|SsH6okZK=zq!*WwOv9FwP??6n7Vr~fGJF{Q@iVaCZ| zEgA$f#K+0-+z-#q@Lc8jZ;kB;uN}@XpQ>B*oB@vKTh?!K?u@|m-vL|0$p1da!;CiA z@u@uGqYXU&fahL#uJrt8U^`Lk*?8!}Ha-<6KDvNoJgZUW&M+!vkdb5Ux2N()-(T%S@Eej@sSViXK>Ght`qwz8>hAd;ge^nsng0Q7<5O|sV*oh%a{b%j9`yW=z}6%3pL#q< zzYQVdQ+dS45O~gZbq`(S+*xNj>v1^_E+=20_00chw(+Sr@i7|QdEi!pyEDYe{!bzI zjr`|j<(1`?mYr>frTCvn#;5X#kBRUUupd0D)9Q3@|7T$vr1i{yIotSDocJgQ*UtqT zC}?$qxBtYc86zV9r781)_^&48Q+dQkB|NLxkB6LVeT29F#AMpQlHiE*U?mv`G5E9_ z!95Ocd5DvGmE>}n29k$h*aWRTB~p*|g!ooI@kLBN?QZtxNaxNzJe*ggAJ&s+X+3L) zwQOG#;)G)@xJSS>0$1hDN31VqERN?RoegT5k8Y-3xE@en%mb$}_ixB`u3aauJ^n(y z6`qdG=3Dhkn{Q_RV1C?C0Pfy+JXChTHbojEt5;!Zaj*O`e*Q5hKOPUn`5E|B9`V6E zaQad3^x?UtmY#pknbBuS+V4?v7@v8UZJ7sy4HtvE&FhbQv2C_FIjLZ5QE{Fgn8}G* z_=xf1n-t6tUr)i;7QRcJ>oOo*KTCfQi)Z}BWXSqr#>-@j+Zt=wcBf~88w>7@5Z8)2 z?=Ua_68DFm4wsbX5hMyr^RlHql4`7Jgti;Vp%iwQBAcTyK#idOjsTp<9Og zkZm-O)aQ&3!3_pi;avBzAr3t=#r|A4PD`>f%d(1kBO|Y%C_krwQ%+9AJ zkjy8s`SeNf5(m3~6FxU6dYBVwBTIt&o^0{dIKBrr8ysV)$Jh`j^%!$AKD5IomeVJr zIFHlkq!g+5tJXCg;)`?9(^tZ`2EH%cvFaEdGY`hb^%+gzW**2kzDc_8Y`fEM1jm@l z8yDiFT^K_%-bvSyQJmEyuas*My*al}X_uMxO@s2{bLOG&GLAQJJmh^Fo)3#2iQhk~ zf9WV7=!1J3vr_RQ1XE~Za9YGmMO|8E-ma8YLR-4wXX5ui*0xM z2ky>Xz`6Vr!}DIza~_$wOOxO_k=yB(adZMly$xT0yD7v;J<-%c z<`vPB$4@Yn6&B>lO;2&cF$NrEH`8XluJ?2d!8TxD9i{2*F_n7wRzC4H3BD!pb#SieI8R39~~Sod4=7R14PE@tz>+Yf|=s$ zR`|Yvubl7y9TQ%c<9M8TA9kOS8N5x{CqQ7ORfuXa?HL+KG~no^w^c_ zymH)lV&D=ztZhUC$$Z|=dYgIn<|WRR`s3tj?6!_D+~bNhoNzo2?ig@af%C`7{n)mq zv`cYLX=$&_jFNb!7ah-%@vS<<*R$}Q2Hy?N_4fORwx?|@3GOvAzDc(4uYqGtbn`9X zlKms?@;-S}ygrC#HN66!RhrjF<=7M}yl<1ypuFPqZFtXz_ipF5Dnthwloy|DyE7NS%f9!2J6=Ck$XNbTs*waIF&qsf^~tt7b2T{j z?V_@H{Zv6)&;0lP^_1`{pOGfvCEiykE${fOs1NV$@Urh0?TY7_iWA}e-72acVmVkz z#?c7ec5v+5fI;y*10ULxS;Y|mopV>IN>-G9AoL0lbpMFU_9@_7gRJ#)xmPRdvUMcMM)XDUmdB3Z&IMX+QRn} zd|lyt*Xy4w>?dkH)6tdfjv-DssNa(Fj$3k^yJS#^6Mb#TXQt{X=~p86Q%Z|-!qZ}@ zm!ow}hxmf0dXvxAEz?oNHoi%LjD-qfWlQ*O>BDcXT^izAQBM4> zsGX`qhAd$yBRZ;+7c4~&FCvk4jG4XL-!7)o4 zS(5#jNFJ-3@-Ex1C3S9L4Z(ewBh@1HMv@07+lQZqE-T6D)2mQoK{Q-c$4sp&ut0rH zgKs{3m3*K0NKXf4=(HsKbI3DwQ{H9Uwfr-<1>jbBI;LTpn4%*;C#NWzoT_6P_3%v! zD#X`9_%^~vEF5x#*FV={o1*osf39MCS%?#ktH5moN9-Q5!aI%^VwruLgE-f^!*sReI30Ety?@L(jFg^@l6UU z#MdtPI3{mBhG#N5#_PC>Z?OGc>zR(v+5T9!jpK80v%ob0_h5(<{$1oZQ*@MYYdxp5 zz&muM-nUv;2m|%?Eqp5&Z|q<$F)d_1n?;Nf-=si% z&1wK2*OG2!|3=OAbexPWq4i8hW47r-#R*4aaPNU*t{EM8IyjbQ9h#~mvvb= zzLigWodVxy@XdyAfv2M_Hd{BCjSeqW3CxLPR}UO>&Di?hI4PiC^uCBh zJ?oc}K3N(0`7&O4iXy(MW4t{~gYt^c9`G_R+2|u&?lH2N*;Y!#>11Xq= z&sinlGQn+fZrrgUt`+5+bIPhxfje58rAR3fce2#|qPw+ki??z8gIkvu9 z&-747G$>Ad{t4V%a4+#a!N#^9{7R6WV#s75`N)JKEziq9GFZiM%r@NSLgyIG5| zG52VacC98?>Xy9AwrfRPzLo1#{Lgd4sNM{0e@fNEda^Vxt0(KYaP$b@Dl)!Ff%;ks z-{0Wl9D~2MJz6a?Zq|~^b<5i28n##IwsBko?lo}#c5Y(3c>bTYlzP>vI;1^H`ouDH zez}=?_$HaJb?|-Sf{heRyvJ*gyRa{oY9!HrJDD*~l6Tp5t-c3W+qp^Yz4lm#?V3~_ z1-%OMI6;hs2p?@ZYhB1EzV7CJNp1KJhi{wL9y_qD)q1AmLB&deaXbj_kKm4SZt^)^ zd)$rv_Ea5qT*oqWzvu(;t$gC^G5DBgHfF)M&70?#gJ<2P^-KrXU}pU-#0kgq;5eQ) zp6}ch9ld$(F>DW}>PU{)NQtz^PBOkp!7TCh5BQifHV%jH0Z+#V*mh_=)4}}%u#$}9 z9dLudjd70ODYb|o{Qn?7pQwsfU5w%g(rp1LF+C$sAqr`CgmZP$7$^;myTYaG@S-4f?NOF6I4 z;tzkK7;bm;Tc|^s|7SO({`a;i<7_r#6it$pi*46>2YznC&t}ih3D})?HAB55dn(0? z_CMbdR?W(bPqtla`fcN#&hdSwBn!L0$>~kb z=`Bqud|kGd7vTr(`_QL-6e8RmFzFqL04oD z=;*L^xk))qpKxCf-?#9w)|~ye$F~yO{FL^~%&qD8*hD?%B$B)bvu|~-O;h;FoU0rZ zUI&)_xSqUnKl<$GFnz@N*_%Q>;U?C$X$Rj(_&)adZWYcHeQARa4)ME#ye;Gt?g!z^ zg>RyBb1wDzgZMxD*8S+Sqr>=~RZbx^?kC~nSh#IEd|!EdtUG4kouY4_!$bAGO1)=8 zeZu`Bd{f|?=Umn0@j7Ytlh_{IkG`{Y^qIbQsrPEgC){ts$Jn@SIefo(e2mH2Pp0VO zo_%pnRvxF{$vH;a?^E)-A)j!62;a5v5%1>C^2W=X*k0U^K0A6%-*?I>gvR|9d|X?) z?PllZ)$#Z~#2#N4kkFZ~&iM9F@4HZ+aQ_Fshv2&lzQx{r`W3bh_oL5_UgfKln9el< z)dzQF0=~b)cfWJh^*z4-Q17eM_T#vV+fEp0ze-{|oRZ`{s5}@x+VQr>;rle+U;Lom z^d;AO7ArY^JI4K6d8~38pKvqdwP7uF+uxm=KhEPj7+WGm9~YW3`}NN$PTuV|eH^QB z8lP~V;9OgHZ+ip2?>##ZR@f^myhbPfdXkwll}9*p;TZ@IYotZBoL%9NdR@po+P?4FkAC%z z+sfY5>lyM1cM*KVx7&}0ugc?N?yBsP(r$T$eTw#ZKC!Zldc8wF;pQB>?Q-}|b@C_C zQJlmN+V`W+J8mmSQja;EB=14xQ23bdZ*L9XB9E^>wxV=>au+MU4XVe*MCvi8E1z(4 zjlb<*;Op$%l6v8KQrd4Qx&MCj`Nu7DW+ijF@(DNBvD!WXUk-e$J-)HRnWC>Z*KPQs zPDyEU+EaaVs2ARMkhO3n>w>ng!Pm>VrA6WX%JC;L+0O3mcw(-t4C6oVLFIgK?}O_D z?nSSii2s%PJew?$d&uy}&dKcEoj+wtS)Wv1MLm4$e&MT<^O1J7;2Y@NvivX}ijEt| z#2`)5Zp_hOCCR&NyLQyO{ZerJXlhh%8MY|StB%}W#aZ4#NKN6pg^X{K`MMFl6XCnu zx#ij6yeK-hkZrwUIOcY+h7*oEz_Iqeo&H(=SUjIr-iYnmWWT5mxxK|b;ep zH_3c$g|8cYoG7li-0PRWV!uJ_nGRw?<$WPeI35C52#)?)vD@pHt=R5J>d2OU$?3~e zY+M|Vg-ClmO~yAVs1#q!=j}KyZeQu#$}wKQyn=0u)-xT%60n974(9E4W5CfrD?j)8 z<#B8erRd-)V`)~8ScUNscf~g;s1#qs{&tL$+c!A3YM9qA#8Y%y68*%WO4bG>d6#Y1 zZVfp4XVr&Zzp#d={CkRy>GRNXylB5<_DnwcBKz|L8K1g8;^PN+ zo`L5{=dLb^`(qB*jL>HZ9EYmIAyh&jiY2B-t^$+m0H8g-;69G8i_g(E(s5#67A%v0hvZ9)y$efo^E0AHgOo}3 z^K>#AlvjM74(~tV&|v&h!c+P&Ycs0 zdj{M$@p>CRwC>YBa@|+HT589Vv65fGiG?2{aKzPrGmt*bL6YZRULF zJ$_<5+9a9piSUnt|0npL^4f_QOj}u!{UPp(7LxjA+nqBN++OEy>+b2g6Z^0lb#aZT zEUR~MF;6!q4=|(G_F4!IEy^#x=fc0p1$Q0{|Bs$7Vlr)JNpvkEFVszWmu+_rG5k)B zz1#m3;-ubO^30TR#3idt?o}4&M9)%5J?3)pO$z3SuRp_g2Yij-`!QUHOTQ75=Y$iE z>L(6^HJoq|YtLamzVl?~?zkdezr%;deRY)d%(*Z+wnWE9GQLUXiyH^$aGrZ7*F*03 zKHM+Sfe&Ug1a8vh>0QK-q3g(C}=7$cG*{|=Nd+36=J*p1F#+;@}aLoN+B`F8n zu0tibU%|cXwZ~p?KlwUJONu58n>b|9=wbfxQ+1^IRz7@HF%mkgWWR_n5BCbs3mF$x zCs6M<^{eesMa%#zN!|mtU572;UIO=Ad_D;untdH57xs!CF!1=AQO`!9`l>n+z8&xp zUmnTvbhM)0VIJ;uwwvj;ya!dp*ba>KJKqQQS5L=@*pBseu*|GU$2ru)Hz}wRUuVO| zTK3K_oO`r$JU*&2u$`dwtUbE0eNKoIjxOLBUw3{7ZhJgF;6tOYqoiM9R+xpr)h*Sm|R)1R;SI(YKk z9zxOU!c~32<5PLWM+rO);i2vSdaBnSgRy03J!^-H+3p+SgyUjx%vGEJ2<{HAKT5DA zzk@2%7BdEiZ73nWe^WJ*diW*V=lItwtkaoR9ZyljbURaC8LS$7qMG> zlY%PoMGWppY~Nhu+zXe)@vZ6>Y;#P8>ZeXs82@<>s%`{#7q|<-y&0bu!iPqCh?*nS zR{NZCWc4bD&kSY1h~45_b%-xwZpR()4RY?q;`n^M>OO2&c{;W#)^NhH72FHpMu2-E zK3|6qjp;gil@@0e^-M0Sb-x~=UKsDy7csQsd+<$g?xh~yeEu}`Zt-+*9$xi`Zp(X6 z^|*7LXw%J8!95wz=T)pBsvyHnTpOMG$dzZ3KN=1S*Y?&h_} zo7nF2bZ{OH)^Nh{D!4}A7J&1fFN6<``{>B(mz5QrW@vltq8`3UL6!I-mUcQ5zE#e> z(%#d-IeFF7TF=JS$87J?ZFvu>I1lL58QgW?wtD@-8lvjeeRLER=ceiSmU$|>c_&9>__ zAHEmh^S*zEAGD|G%k7mf|IQu>6ut&z^P<1WG52uzu7z)>bFVdy_jm3wTG#vv<{0X2 zq~3ef^S-YF9*t>!^GkaBZna&SP!C@u-S@do;A5-`8kBZNW=SnPQjiX8Q68FV7 zN!P+`yH0-tw;SA5Ar8#kM~QPg(sY!_Bhx8Llt}duyF~*j5TA32!JQbtoALcd{dm00 zCH~V_mPAh%@;SOG@3QSWv39+y7PzHe`w{==o}Q*Br|-Vwr3dxG_^-Z*#hreF?-1v9 z*7bB0Q_qY4a|_t+5$X_*0{)laKybw0o%1{$tS{zvNz;*4l$X*fvS0nk;W}Wh_$r0( zX!wY~Z`Sg348i8D1Lj_$SP^0zoFjK;9dH-%_syA}4r21$f;1hp2NP^GJhfjgqaMDM zPkar7k9ELZ#NRi6@s6KK*ow8D&L?xnv3*&H6OM7)Qj_=vx6eILiYxmDPPcseTBzB1Gy92MZ$kGpc6`=|FkTKLeI zrbCv9rQQ`$(YuI@Z&IMX=D~-ayNJL4{4`z%%)J`>B&}!dv0Sl+6OQHJR)8b^zCAcz z2h5#^ts+ea^O`S1`{jD-;hPkwuhsCahmZLC_FM5hKlfJbRa(z<+{E_vAx=1M0(Un! z;_o|s;(31VYHZ8XbQJM}VtG8nms}i4du%4-n-r+8+u(ZzKH~2?FL~o*JNB!!p6U3D zVhtx8e*w1(+*Ie@E%e66ZP;$AL5KeIS*S#GJV3@bDVQt19)OSdaToFT-DkbyS!;bkrKUh?^vdX&FS-mdjb&l_x`L2=^q4RB4sv3A=vBJ3a0^C9`s=y@y^RFo$% zn8_pz#VLB;r9K*zSA4z;@7eIu7VjVDjhC;nJ*)Lh&u46-L2=@f_|T;rxXs}H?CJRd z+si3>m`y}T_~u{fllIw7MuYN-PvS?HVtDU&?t|p>inI?yT-wNz;3S5lffURYpTvhQ z1HtV8_pr0bMElG;2-}A#dNlfoqUb|X6TI_kQ6CM$D?ZtFT_(W$oO2%zi`!=&eK_}P zt*7lX?@-gAIDE40x>SIB1>E~_`^=O0{X>c#qOzz7-;!E{TJ$t94a$p8wq2JM@V?{R zN2}uFYF<-pf{`S+6Ub;F1>%!!*JT~JkDU9seu$IyA#Tn)C`FH~PDD`hJys;V#C_4A zyyCMNynl6dk2@CLN8yG2)UvJ0vgXR&>X&XzTr<9Ba zQlLJGvF9ERF59_JFNyC5%^Qf_TQ5X6Xdngi#3%9L+`oWZe_wy<7x~IA=w&%Iuk(5+glvkFKr8hfr zO1KqcKLlh;4biikj0WWupI^Y6124z+&&lh5^(g;^Z0icsLo5etIN|sKTnV^=&izsp zuaDtFt1qUc2r;F73wmWocRA5fU7LFNCaJG#K6GWBzU4CKe*J^jE_<+lruFnb%)H;V zz7?Re`b@U>gm&SrtK3qcKG=3$xemDHa(F93Ua2R3f3R^SO_nQ9oa9a_95=RP(zx;Q zb)#zHyl4|X`~=mUlXqPS-<9zF>hTfFsjKxA!#voP<8#Yw=k`qT>T&*G9iIP3eoM2w zONlMCy{k_)U+R~Au5Jw9R`{4d_Wax9lYKck^edR=)Z0P5mCpS(-mBLbTNpPZzqylS zXU7j4>h14Y=1cra+g6_iAM4yL*TeTkyw0jVkM{Uo{hHoR)Wx^r7?ahVz)9TS!0$*W zpZ9G=`3P|D`s2e|estd0q6yZ=&OCh)!N z_(A9R{I+@!_Vcu!=@`KFg&|Hj27qe`ZYQ_}@pawmVr)IrbmWZ9%^GJHm>CtuH-vil zCI#wi2z<25mJeJaaeBP&te%LyNb4DHEZg{29DPtd7F+?i&%oUluRE)!VQcI6k6cIX z&McCA_j*YBXEGTL$}2u6!&~O+HX7*?wFZatrW~hL3aAY_x{@F4(g*pdBx`)@ID6b z4K7jJZ=VOTv8K=@dbW|#KnkkGC&$rwFN3=UoZmjgiR!gA>Df>FJVt#qD6jZ@7~b#T zz1t-Y930<2s%9Nf&6+}!=poKm6Pro$F59jf>-t99!TmG7e*_;|B|35oUMD^sKs3?`}Vn~ZN#P%XZQ{oQ)P_mN8k1LAeveAB5F703C%_*R^ZgKXichv(w^8u& z{}gq7J@u*gwffg~nSZEhP#iwlcHO3e`wg70N8-1v2llT=J1Ww{xacD7U*^5} zoS%yZ$3gNd-KnyJ{pu)e4g)I#$oVwh1YMN{@B`UJ=4>hZ8RuOeD(&%@qK)b zOC0XE&nj%^ruUcV*-!hhP7n>sD?W+M87<*0g7=#EIG;ZXTMw;gdbkcS-{Ppe2lF`x z&*%*9LYJslKR(XkLu=Z6qaBty@6De;y>MNizQ(}Eaen+D_~v^$%Bk1i)A1*^C+N1k z2lM{~t}nO|E^&nSJ&gHdunn(CN9w#czmj_RCI$1w*9`ckz&8QDsh*C-*hXnRYmaKS zD?^-cuvpKi0yh=hcV2tU!1kwo<~?l@f8LwFlzR9k1@pz%QuwZhuhJ#zuk_}<8?cpY zJ=1Y5+xS+TjD>5#ah>4!1upT&2Hw1P3$|W0%`>fPp7(B~J{pu)eBKD}Hh8as*Vl75 zw#8b{^lV}q4T=+=o4`E*ZjDPc@boO;ykP#S|Eec--s9T6Xi#49`4@O!cfr=V@ID`} z$LAB1=ii|9OwYq?Zx3<8L9ERnPHkl!bYyP49)}ODse1H@=7MoU^#QFgKFxoIdiW*< z>gx&kh&NmR4BtoLc~3oT#N_#RYdzCJ90qGR;ULy#9sq8wOB^*QK3|&u1h$9c<5~V% zCcCV#xWB*Xl==KEGQLUX>oxd}gpdEdJnHRuJwBg(MW-df5r@G_G7e&G=E>mha*3n+ zhd8PC8u^8E9R(SMS)LH7_l4FqKJoPleA)2b4`1?o;?f?p5p7~gaKw4Ah7%6rd}cAY z9WK$Z)YI_^w)fI?6mh#LRmTF^AAFO{*MHy}!nh;;H+;$Kmp#~Ry`ufHfa?KZ6(<~Q zyUfeM@&8oE6nMDbmDg&rKMPv0y~j2+zW#^p-RU|DMvl##JiKIDe4e|2bHVv&BMClO zP#1r*UERj~U(_*A$NRm2I8R-zCm6O}<}&Klc8Oziy?R`CSWr9NZ^p!_W3xt&N}fy7 z-V2EN;)@i_XJ6QMnH=L={|Vn?;XEPrnv%nKF2^X_F7qzxah`WvRy?09Xa&zLDf3!5 zR43?Do_S-(PmZ2Y5?*4w_!R%rc5J)MzryiFmw7AD~(#)}40AU@f4ncu>@7v7KJ zb<~0aY%R2&;d-!baoT(mBQy89;4cTd#PLJpb<~1V>a|Mg7gbX*=(2GWl6rjJUZz3y zh|ga94s>r9+HGH(dD!Qejh`iuCzAk(hbaYmBG z-)&_N8$9{avTXgSsqD<|-j88Q`w-(rgX$5V#Qwaw@XmCJbB8&GD@l%n%gF`0W$iPX zZ8VUA1>$owxU0Z1PoMi$h?D-BLN1k)qjV`HdA+y)f(?@)JKEziqG5lJ@Mn={TsYjdE@zhY*%SL!`;I+8Wbl! z?*Yf$aqkQKAMY{Vc;10+P0f1bYg)b>9X}6J9}UVYJ~@{@zbm|N!h4<9U(aE?RqL6a zr`Se=;>71u;5a_--Q^NlCwl$$3bxHP>nYCZUYwnL_FkA|9Q>VZ=kvh=@%eXn2f|Cd z%DUMb&+lNnUqB?m?Ifdt6f6**ocEtU4jl0+yQMdtiNyy>4J+sJYP+svl z3tr;;wskI1IK|V$Tt^#O65Jv(8c2cqTm+8zzU@|Uzk7OCW1m!0e@XkuFY~48SxJ2~ zD6jZj3GWy1Zgq)Xv%T@N9@|W5t_PJC_wcRIM|T;hUyalBag5VqAd z>FL8Cm}c+`to3L> zZDdJspODc&3Koh_&av|ufA=L^qO`r&U*BPSVL$z)KL?W5Utdul4azG%zk>H3c==!I z(ud;qStNb-rq;9m`ibrEJb$71{0ZFS;Qr_my|d!>SyUU_uKnoA>XG`xYV0S6h-y$h zzv;Hie;wY&@ID>xXG6-*<+=CYLOsbh!5?f|1TVhXcKIKJKgA{b6vged=xFMFw;x^d zi!=T}65je`^Akv0uF>~Hygz@7W7J2Y}|q{*Ko@B4%EvcKKPqK*Dp)K0fuK_~cM zbBX?YT^;o-b#nM$$J!&uPHJ;@*`yZDuNX9X@-Y27py4BjjUL+MkZ|#Xs}LeLuLw#czfF1%ENQpjE3@Ipp5?wqMeI1IcJ6 zS)GC4%U!UY_5US3J^V22y}?TI@gpe5r{bj!F}Ywqc+LYZxx>Sc5q_|()9~Xd$EV_@ z&Uo-wgFnwra4XA1ZY;Ex19%GrvS{a;)Q+Zez(*|{nD ziTC1D{ZHpJv9@3<_~XI9;to+u6UtdfRP`v!{K4&zi3dN z)qE!Q7Q6vZ2bUOB*Bz)98MnmnMMvweipbTeCZy9^$SePoRbuqIr2|IB%WdQ^{wwx2 zct3zQ3*K_a*%3*2Ifq}gny=-Dq>x0snKkhe14JXqu$+4rFwbuoou4te#T_l%UC zhuM9}4gNUOT*q?S8&jyH7jFGbIsi%=;Sk(WrU_`x?Aw!#mC; zhMef}%6#%fX$`#c=zk5oyQq&w(104;{c7u&Az zAK)JW|91R+@Wsbb?`PBDQz%k+jxyhD2aEB=wkwq5kLzof9nF(rl4QPP&RJXwp6rnm zBO!u6fo!v4Aimgkg}cGO2)-!1e@VM8CZ;Z~8@9)=u|sK2+ZW*%9@8RQR<}9->vlLi zJKJnooh0l))p4h&4jNv=__zKFy_^)*;z;6aW0Q_$;{(9z-#gh%6?cr})L3tSW8Katd zea3$CJmMXH@Q#B&Q}0Y$eYTp?E+eCzWcxkMy*phkiR`sbr_K`NNP7*Iw6Ep%Zr{6i z?_*boYe~8Dp#ziiu<-~p`Su{(YAE`NRmU9QD z=-m+6{13t6hZFz1-u9l}yU}r-x(F8E5V<<;Dw<985-ZWH=`b0K|8RAdl(^$=adrN% z_a*8Cl-)pnFv5Bt8uJ-cnD*|boqsHoUt5@P#jv5R_A);%e$NFd3FS zVB{SxxQy+~xaWc`SQ4JJCAt2eyi5NOI~L!q?5ZjBa~zLsT6?^Y{Y5L)_W0P^ZtQS4f z|9i8{$m`xuu^&Z!_Sru?Q^wV=QFZS_s&3JRAJHbs=W4Vmsf)P^ZJJb9Bh$4ft(}%M zusW%)ss3y~?53>LlXlWEOj|9HHGt@8M6RnWR;C}_@tnR{JDrBTp%tp0E~@AF(sVt| ztWN4{O?nEWD%x+1A!*wsO(+&U9msYU)yk~)@fV{fYVY~fX&cdaAMoeR4z~Y;BfIW@ z53rJ3QY`+6M@vrADpqE-kKdBqe_}YAH0l0dVf)Xeg?L^OJ-JpV^|hw`|5H>&^|S{o zxf{izX8^g2RWQD43?}* z^<-Oee8sI=O{x==s@4x8TYQWUj z8uov0+VOQ0Sjn3}ik_#*8;-;b|z&S@JTU(cgwo4L7Q z635r89ADSC(^%Hp_;@$eEV>_v%r@ z$xD&DW|_(3OJdBsR<8Z|z4m9b62CuRqRy8Q*85OHf2JK@OQjDU1OEvy>Cf-UA1H;D z8C$af;qkS!7WUm%D0-G2XnHixhwDQ2BUtjg)k%G=K~LK8wX{CiugO1wL=XI;Ns^W6 zN7sx;gfx=v=Ijo>-aifGFKg0>Vo#K zx*(@9Yx=`j%m1$S;6d&q?7qd-J>^YTH=FNJm346k%o^wpKICHZ!x8QO`3Gr_eDY~Z zp_)RnQ|E{C8W2_0Wc_MVcR#u7`EPzNrR1Y3CJ7xsSe7`e?BBkDN=$=iq+&=Rve_ zdJyb>*41sAu`m1o^%7~13i2h&teQd}%}+@7&l2qAR;ul>!rEh8dV4IWNnK6t5qG4H z*R}9VAITa)^sFFPD3_HPZSyHfJ?pS9u|n0e!Sp!AC`HA7a5$X(Ng0qKEYa znj~47esnF)OzL@p@^CGodR{j@DeFJt!O|TDOnt3MPhnI=^hhkwHj-E^dR`%0d=Hk! z@w)|=$K&_DmP*@6ehZ}R|BvL?mBq@8@HB2?r<~6$o%=hchCiw==p{Gk$Ea+?e*Z#&J};)+WzJa(e_!!{I8lt_otDfHeF@C zCD#Rh9V@@;tOoylY+3E7uKyue)+k(m{ZIPaMEdD3*#}9%ve;9b;&A=7tTE+>nL+#a zB<|DsV5VAD=SnzT(}@! zwLLOjPgkpx`dWjYwDrw0(IRam*9b&U5!u!zR%V248++$hjH`hEbg3cX&+FBij`w8) zsUbNx^vBv|S*B81nX$H&>m{mZF!mxV)cs#%`@hNCf7Nq|)k%G=VgJ+4ua*_UFS##B z+5b6YTXI>M5w^WI?Ra0t33&}ESa$9Ie!R48+gdLO$aUKLCy=XM@B-`d7l>64u%3Eg zJozc|+Z_Mj*P!D6R*|#^zL&9$Jb^T zEWZ{Q2dVmB$LB>_-^vWiPoy7U<7*4{a4n(w?lFBYr|Y}jfT^#dZ&OsH`u-!2`4sob z$!vvI;F5OW9#r%vVB=MF56;-s&A+1`**s&N32fj ztLWPi6@~4W^ zoyu)x=BDG2WdH5K9>!tOx7?XNf4!#T|3?F+zKXt|qN3#ZFZwUzfB9iRqz`ukLm&P` zqa-WSkFH}?*nZ3FQNG6tRbK#ugeSS($zA$YU9Ld@gTFc|9vsea%&0rvuXU$zirn5`9gg(&YI6ukF_!2yM8$ zAu!R`oZLVutjyRt9hz*v4%nMoq3W~y3!T#Ex8-MBozz#+*ET9jZND}(x8M0dXv5`a z026&($jz0)%8acOx00>>^09ZYLe*Df?YAVo{UjdmlSE&Ss5ET9jLiQw{y4{7E^XKi znCN3YfksJIrXO9WKPTI7Am#a1sQRXuzV!KRd4H>u`YQScL`A9X*VfvvL+bpyoOrri z+OQOu=p&|~QIeJEN7sqN*4l3pi_^3$r z{hnvuDBZjJ;L3)(6BfYePl;d4=aQujM^HiZO(73e3M(_V&W&9y(?@(>KFJET{T6Ba zb)J*nzq74Q>Z|CR6BVVlUpw>=U+2`08c_8y|7#nT0~3A3e>6%8mP?tX&Wn@nNBm!2 zZH21O&YwHqnyznu@qhX1Bqw@UPw(L;d!zApP#pZJrSV_%NgFPsK=jFaV3AT-nXz@= z!ua#gf0o~DhP2mU`4j*9dahl^bL<9>=-EnMV_urR<$^~zHcM}Dxm&{PQ_Hu7nnm}z zNKIF6Kk0gE`BTcF25rx0wZFUi{S7Wyz9YhVAEdt@i?+2rf6XfDotLd;dv_l+H0o?h zw7-eJE9DrGbAQqQEP0z&w=(_cx-JgSSC+F+Xw;WUbQ-@ucGhusL1*| zFDrS23Vr+Z_j2Oz@+Zi0{Xz7-OMX@GJSnYd;OR3xWWOU4VTOML-c(|epe~1%-GH=4fU<4h5c(Q6n!h~dOts96~|+3 zzdcqb^;Pu!9u-;tX5RFxCSM;r@9~G&--%3JtGT!#>-xb7PX~Pw={t$h~k`Gi0D>Jrkt-|{y zD>`96$_iCqvFV$e)_yC(m~AzaucEJ6a>M4E-?IL@zI-6G;R+5M&eslD*q(eo`4#df zuFl_>i;nrk1v}V}ANbu`E*u>&tas$%|LzBApRVL%l~y%{4!SK(wof7UPF5=MY!wS- z;#s#Zy?Cbm7l(aMqqNWY(RSE>J(2-UQdpU>b^9Ty zZ!q>kE7blQuKkxWGQIx>Se?{Y(RWEyWaGa?ekef8Y8+q0_Z8BIeW)V(hLf$jl^I*c zgyi_Y0{dVqRDIJ--&^VW##^1#SJ5{iDpGxW<;4QEhC^erJz z)B09s(9D9QzO~pFSfT2>$@JZvt}hPzR#{&~-?h=U>63prwW1pJaelu-+HeJRMBh#1 zC0gIg44Sz)sgL-)VyzXbK3lJ3)k)X4$?BxOioVTJk&VBCg4_%fSff5-*9vLFTY!l^ z;y)TCS($!xSw|$t-&2%twL;Zr@jq*Py1pG&C-qhIJr)&N`(-BO)jaOKjQz2r>s!*S^UrPuczqz@~YKIeHDGLM@6PDN{4C-)t@oMdw4(ek=DE|5w&GFt4UB zBRg)t8uSr6qzzZr1t9u}|7etCW%|+OB$E10qx>i zY9?PrUtw~?+AsZjXnZ<}o$8!htdus)1t$9XkTaFS%8V_yO?W=JlK8wb><`sv_wRGl z*Y7I_8Zh-$^bL-RwEZ~$$@nkpV>!22DQ(yvnCP2A?xPe|W^B2o%+LP$@UEKG~*Yt9EUY_XAg!qi49e=tJ8*7C6_Z++FjnJ6Nv|tgHw%i|)%JDXSNU=aVa! zQC@E4+McVlzgP1ZU)0~=f|Uy*toK3M(@w6XP}?)TzY}s`z^rzv6Mt6{<5tT0L)vo{ zxk9XAnSOMud0gJ~Z=igc6{)g@MLHfu z8*7-Avi=Z#8_BD*zLgntHOqU`w;lTiD^z{2X!~9BLVEjcwK}P(A-! zC)%V9W&I)gh{tG@WM%r%UBhE1spIjlW=MMtR_^+r$75S=P`8i9;|u86ZeIHAU_3I= z_`di0KZf_GSH2Qz7Tpg;YHl2w9FHGRF0q`X?a4V5>(~E}ws!%qqPoKV_pzW1MT>V@ z(Z)L>A|fIJRUib3gb>ctgcIT53@Pgb2_gic2xtx>W^Z!5Xx1VR9IkVrr-u2F!J+t=AnRCvRdy?^7N}o;EC;e68 z`C-&#`&)hu(VFU-e?7UAYap(Jo?J^GiRWk3_q4yYndy{~;r`wQF1ehd`u3QSx;D+RSvyH(p<<Pmt{W$PyXZ^(-!D0-9KunQ=i06Vn{Ffyz<7e`aXF1T^D>;?i!w! z5 zrY$5MK6%rw@%%ymzFT|Mc|O^K3Hz}0IJ$_wPE#74{KEZ;0L@Z@((aL~njZf7ko{~TifgZtR)NnyQwl)k@%p=mzu%;^MX?H2Qkue&;@8c!yRzmQ?6!tV*G1- zMuw)zrNk$m2-x}LmNOU&TB7(|5U$f*Vk76F`)Ct=Pf+hx+}f;b&AZ|8Np3@<7Ck=g z`g`6CuZAEi^ZzqOg^ynDm* zJJ;HM5C*vdfmRX94YV(}M%8E6|MMGW>U-b%q`!*3wNaDpKYpUfx74}+wqZgHOJ&X= z`ndi_qZDh?w{HHS;rRNB_6^pk`t16D{tcP>IBshf(f4K4oE|?vU;9lIKHa}#M2E!i z6U;>4*VGS{!rF{&{!kykG5djkWsRb5j9vfF|4XL6z1AoFRrLK7HTn1z{8IeJ9EOR+ za2ICi!=GrBVr}}?%^&OIH|7ZX>}QRt&#wRH@5s!Oyiu)o0iL3;5}l=z37je`CT)q;>VLqAx#c zN!RB;k3Tg-Uw=#_hTSj|eatt|D8<_Jty?fT)W`Kd8nvjt>vjIN;Q35_{j5*=tLVEj zYO?*C7v4VMc&+{U(-^Ls$4Cq>!A$g#$I&Ro+Vrhk@N&3+nSYGA#u`=M-KuZlZ!`4` zwLa;uqHkE#(w#jt}znB8!;1o>_{|9u{M3{79JPsBma-N!x~ke&3_m2 zQ%~vpcVGE`%%f(^Yx@3`=LLA)ElwY-<7+ZiVt5}0qVEan-AZ9?#LWj+ zQH$#1Mg-T-PbZ%@)8qG5>y!Q}`j$sck-oOpRHwd8m`Ds?q>t!(o4Q2%Tbr3a9X@Y1 zhWtBbr8TNP%fC0N&R zjV1pRBP|l2v6lZAU7i`AedYf#KY7Z;_-|!Rb;d_>m+Zq`^g$o~M57dI)3LYiJC5B^MO0hP5>z-K>>LdS; zJ=YplpXL8&kIU4zulzqY-;8-Rec8D@3azD1edMmO62oqE5q;!;G)l2Hee0e*HPknZ z_Cjk^eRt^j?b#8~>Wu8f)@eZMsRMq(l{yoBu;!LpkRUSt0A{T|owbna_i zv(&kZ$?MM9Q1X6*aa80;@;Z4R}hV0UHf+&^GAu{xTY|Pz82Ib%4%)qUSH3p{#}ur&uRSHTA%b+(bq0&viRi{_5P*(n~w=G949$f^mU@PPzq}^wiVZg z@hbrDXpO4RzF)Y4({lR$y}@G*oW!s% zW};7yNj=(qo3Xvo+@D{@-9~$VYgBz)Xt96a7@4VWa3mw~M)VDh)>YpR*}Zxe$j+<# z{4$RGK2BmdkPf16ICX$_w>Ew2-gw+UFE)<+j7BZ0Z?fs*=hV{U7pHyetgoVPWVCMj z(^;9T$fT!ZEGX~HqiGjG95jK7_ixQ3^6 zbq%k4KXUcIc_Zu_-@l_a~`QR1Ss`0V!|E=U}Jn8YNs!Ni@r#b>OKHr6Z zYcJpbtDPUly^M+M!|9lbKJq^rrC6K3bt`lH{g835(mvlBRo@ETe=C#sK|AIcrT@u4Bn2A2}KN_W2o4$2#9^>_uHKu)=HHyA6`~KaV$?uP; zzJ2BYaeK{}*YxoxpGVXle`UwvPhz-JkI&$ycD$eNg5~{O@IyP-uob@-b1l9uZ5+}5 zzk5S`*j|Z|6xHONy%~Ogt*i}wycUg5J01UTzMgS>mdQk{R$+XVWks#&W$NPHv_TZxaq*4j|#__+iV#!y*Dx`@6! zYCG+2ZASIxj&OWm2HxEoRbM~Vw<;%7pIy^h$LLk`^^Mlzbu_hq`!*3fl*WX@h6{W)p7jYhl#{c<_w~5D7Bwb zSevn}ni1~bQt(06sQSuGA3r~umY>S*wm#{vqHjdhls^9b=WQA1|1xrNnZ)omJ3n;$ z)&;#6x?tdYF1U$(J(P0?-`!1q_7?H~&)-OV%BVw?Sv7edZ@Dl&mEfh;s`07T_`KC5 zGd}UPb3&%XM-s7>c>LQ9g*x}&5=>+tR$wFgs;OmaZ*4~P*0JIES_)oijjC^%=}X@4 zkn?-lv(_j5RrD>6n&R>Q3;N#1ME2o)%tYTZYPC{Wo3Xuhcc_mON!e0sRDEBXK2CG# z<7=h$Nq-f6tD>g#@h_i8)*k(dYf!fP zzrG*S_KddYv<~mblzoPt)#l|=VkcX7=^D42+n_q%DP#PrX3_nAq-OhGe?O*d5AA*~ zq4E4lD$jk>&UI_=CXxTtf7XKg9GUzdtJa#y2p-^jGwaZx}WC<0YxD*8Pz2qG>l~`(eg= z{E0>>)~0XWj_~`V+-J2GMsC^$VgvoqpHe%BbDi<#)lr?yv$V7#uw0 zE{Pf}enkbp7(ep6#!wC+(RU>^Unzp|c38>E*Og)X27_O&xIW)Iewga}rhcZrIPF_! zeHDE-M(gSElYGnbRrkjUSI6H2m`Dt-!A$gV?Tkh#)~0XWHypM${s`pw!Pcnpd(`wb z%hWf*`lP>#zWbski(j|o_p553U&z1XC5CrkCi)(w4pRziGq!Ke2;)}{{*X1QzDcGp z`T2~VUwqECp5d$L8yl|p5HE4lYGqh`!41{r+#eXX@K+ebQe=-=3(+&M&#eor}BhB?rCU zsCE37H^xL___fbB(RgU1dhsusrDz{d{_TZ+f0vW5{o$hL!}23Ep5G?#|LgJmlebJ; zptt;>s70R-icf#+f8Z1FOAO0pzCrxpmzYSgHht^9of_&P|Ds8Y#?SKaw@WhOSDs~k z(qBc-aZyux{PccZ?f8*@C5Gj{v+JQHoPU>m&F{Fr$M3kF%Wvx*O1+2Q*FBhemuqqMAJQxBQi)=7)0fe|cML)%aNc-<5nmN%mLy zzVd&0H&5xui;n;3epl`Ikh^3bmY<86=p+B5QHr(cTes`5aQxp$`vumh`UdNG+I4N_ z{@YjnFTcc$dDZ>5C$~8KhEHAjp?n1XWFHpV{(Fmi&HHt64PHCnHTY`23yvJ?f|2V3TVdU(8@kZh^n3}I-s>##t8stBZDZdZ=Mr+mhJY?}n-tW@= zH@q%EGQRJQ02|-o{MSF9ck(gdFjMsSE5$_i;V>FRALAR1Qmjqix?QWo@kPAQs73Xa zo4$W#?!VF2C;e6QJrOmjzTMe*opXB@UHX<{A~BqVndoDFfkr9Trf=PM z3^&vFBJEYysQO+uePc59Ew(=CucB{B)Rew|&qg25UpC0tzw9`T;X=$rAM*<|N(suP z&B}L7n@k_)welCOQT44gea~jP= zZGK^G#`fJy;rU}1_93;ilc-7ceUHB4iwkmStt-FFwQIS= za0B=V*I?~6t^tE7I62P+!{l7YeB`ZNoKxO*4bR-|8s5-}&$x);6SQ4*f~$XNopFjJ z{QrAHd?qx(=UO#WO`c%)!OVY>_e;uuu9G^L(DJ{&U(&8sn=|$MSj0n~Ns;>?@*i9J z|5W9B_{C@9qW?h>57j!w{MU^VkEX<9mob&x$#0}Grb`}Abv(cwq~n?Kp)u3A?Fl`m z+VjY${+`x^R?4A(j;A&J`#6XQv?X+rbRHo0UxO=uA{`0@UWzc(|X3ntf7PryvH zwV`Gyg|+G1RQpT)c%RS}+}}%3eM}TZ-z%B=&Q-&V7tz-#YV-QC3*-AqUE{NbjDNcK zp|+&9!%Xy%JJBe`+VpLz{i;x3U)ud#LiJsy`Z~1A)K{p6884!b6TdH!KL3jlb)9cD zb`rxpj6@%~3yo5&P2Z+EoD=FBNV}g)sJ=T)UvmDc`}Z0(%yy!U<_UpCt zmBvnD*pDuvZy5D5?QU)QHq~J&`uJb2{oH}hUBQ1JP8gzqzWn@!{LUSJSLx>g5h8qd zPzPE|3I84X4sqz$D0TA#?sqoc?*kXNUf$f(b|H zpYsL&hjw)Jv(^7hFx5m{+Y#T}SoTick`u<4`Nag`nCjzOrT%Y`=LOWh2240Ye5K)X zzhCi%V8)^Gsd!KI-7+H7_bj+@;6vgwsj=$2<-ssMOTbh!x~@atD3+zEVSjUtZU4Ur zE*#I&K7{3mZvTGuQo~lc!2G{Vn{a?1B;$^Bc=e&FVW0E;Sky`cmFm0oWLNKawSSv7;Shew&u{DY-+Fqu{p7|8!V%(ZKjZJ# z3qpLY+Qj$JLBHwZ!lCTf_K$ z4JI6D)ZeJqElJ&eR~WxtV8Rjd?=t=eL;gKr!r}1>Zafpe+Zl$sf7qU2!Y(Cs{qXb7 zYPR!-)Ez&&gZI<(*X}{#zrO1EiR}v}2q(Ewry! z5B3Bf8sg-C;fQc&H4JQ)Loal!*sk=v;Y?l^1147qyFzI4E?tP6Ao~VZ=S~Yu0dgZ z$^V|i##@2L_pU#O@#P#u%wzse#=kJ+?+7Lw@auRZof7}MUJT>k2~0T9IC?wFzOpT; zyIu|B-<3Au2=#Y0e);@Qj^~Q*RN)A5%kOu|_dONQ1MBMJ!}wU;l=$3`x~F#-p90T8 zj@IoTsM~+f_2Kpxg9`_^j;}$w{r5Z=Zhv1e$?<{dD{8iQ?CvHsJ{I{)WF5ZlBr2_;ABN4)KB5_V?TWXSTm1+dnaN?{C}@ zHa-S{3&#Mz{iAjJ?>#Bp{-I#P0j}F$s@s2W=WzRP12YcWehx*<9Qe@R ztX3(hd#?$%e*~Ct2*2py8iwQJ-Wx;x56~tYA^w2jkA(P0wTbajhEELfQQ!~w?dQKR zS6{~Vzn!{2&*!6x(cr={()-uv7gG0UhxVml!U3-1W1+_9{y&ECDFZVOi_a2`&;7TB z@u>h8j*x%4>bpOj?^H|%6Ao}aK3>%L-9IOc-*hnHK;z?`Y&$qU?q3kbuM$i+LjFqQ ze?HVtuC5S{5a&Xf_}>4a;Ei3wMicpa>We&Y7X21dD}B5;kFS0ZJ-uRnW$qN$}u_F5m~5K7K#c^pU$O zgd^nt#Nx9z?)Bw~ss?>e~Y@ z9G-t76K}@bBhh&L2~0S^W&gfYru+Aim;L^we^4PDXw=^r*DXmsvcm7*iTi^IN65dw z@rUO__D7%`A%2MBkDlVUkNpuS2e|IPcXj_g+S>2GiHCs0A^zEazN8*yey;m(;&I?` zME*}Q{&R)D3D|F4!$17Uaiw|8n@c+f$iyRPzdGb(*@R=S*lZdNPHS)2Xu4vFM&5FK zPCSWvh&5mNB>VS!;LrY1Qy^!Gt5k37qKTG+}rbFyRRCE{gM) z%^vRtCLAH&&G3^$`~ooH2yr$H{>N?)@q94h2yqS^!N-SqA((K4c%k8oL%a`|aD;dt z#rf+;ukR8t;Rx|d3}-jk_FWDp93g(W;T=N!N-*IFaRQINzxD|6Yrupf#IG@2K7ZBm zaXpxDg!uJ_zZl{-g9%57bKwX7=#vCzoUUU-rrn=D?39-WUMF5}?N>P$yxZNmt4>Ni z`P*>Z-3~6?H~Vo%z~Oz8;bpq+0uzo9=YbEwJBRqaV8&tN?q0($4)F)Ug(I}*fz=Z>T%^N#3ZHKPe8NE?{w

Kj|>z*W-ut&cz3DfBvp32LEYT zyOsk&bMoD!de{iJ=#sd#(6~+L<>NM~fyGixuKJL;tz-E`s$zdX-$AExz+>0fS?K;K zRdJ%T>uc^`1uaa_rf_=IaX+aQcr&xt_}cYt)k9%?+kg{uDgAGC!F!Ea z-j}L+%r#0$UYOL5+REb(fgc7wE;aW!|9hH~I)V#F8}GlP`k(vT(0?b-;qm9o4VU}# z%HI{-IP~}bCXsjgzm%Gr8^*6YxNzV@f8$7{q~_-P`P!sBFyVk-em`(hf!RM9+859! z9N3q>ZQH^Aom&>#7lR2$XwUVd`2SC6-xo|c#C|5re!`KO`*k?(FQZL31Ropo{}A%` z0}~F<|6Z2z*EA3L`-2IG@q2<)&FLZk05IVY{PKvurk&d_TjMtnOgJRIjD;6A>-9v< zx#9jD1m+L8{_n8=^6S!B^Ue?LZ=+2(LVUR414Dec z+9)pLXVM7p-=yZf;2IsT`bN+u9HIS4vwzDSV*CFAFyR1K`v=T^duTrrOgKWkRPp)0 za*b^JM}Y}P$Uj>7=N}UCj|Ri1l>R@k{q(!~fYgEk?m*lAQgGoI<+r~~?HBY5x33IL zIKcJz=&Sx0JQC`w05cAa-#eo3(A0wQq5sL?a2|OAzWH63uKk?*)jwTB6_f=wom$~s zedgrvjllLO=jt&YBD@lOGUt42(dK%uxWgj6S~*<3faNmRK>jPN{*mt25k8;xN-ixp z|GqcM9nco8Uti%GMED}`YVae$N28DUG-~926XA=&=c7sRQt(0GYZLZM!55+XOmK-^ zJMbNe?OO)EnD&m~Z0FUTojWi{;ID!&gk;bnf7?g#9}3)n-4Hla|Ey z@P`xjo50`aT8;;xCT()=+P3`ppZ^24-{ZxZ-UaO|4Ra=}ym!CN}lVT!94>E8{$9lRX8 z1^7wMoy(6^MEG9tot}TM@t?as=6}k8<5&FiUgL9KP6Dq7j-BGLO8m~7oxmHIo#G7) z@5Gl|LjO-S0>@7AMjjuLz#D^Or+8zJf0n=x1IJEr_O1Bud{qK(0*;;HO+5a70&fbA zo#IUm?{aPe=NNwqJH@j+{!{`#0USHUPcS@tzXaY496QCEdHnhW-U1vu#XEWY%>>>G z96Q~At-#rTU0cWd@2NK6>{rFxc$^=vh~nE096QC^d7R`I;T+d+7~auvo~4TMPT<(7 zeRq#PpTN6jz`J|< z0<#~_HbwTu$}9X)nZWgPg!cu3AbSr+D$9euTvhN3uo#I0cpPHM% z`-5Yr@p-`XPo0<0KLETRxE!AYz&SqovEewr18MK?@qr${B7qMwJGCF=@ns2oC^&YC zk1%{*Rsz2b96Qy28#w!Ce!YbL;oxkS;=?`uZ~`9zj-BF*4PS6z0)GG;JMlkR_CMRV z;OT__k>Kdk_>2T+{4P8+fsX=dssd{N&7J{cT4#V33GjRZa&96QCQ8~#lD1YQY_o#K@q=feXhB@3*Y zik;%shCkahfzJoWPVxC3=b|;TU!)v{FY@?L34Ad)c545=;m_Taz?Xt!r~7v)IOAhE z4+}*6%fQ+1iZAo{<^=vKIChG^YWV9sJQLZk0LM=86&`;wfv*C`PVrS9-}2~VHvnh+y>V1x`!|6T7q#DH_HW#mu-^g>ui{%g z{!s$o3XYxPTMb{?Hi3Tuj-BFPcs!|Z8#s1~Z!`SOM1Fs2J2-ZVZ})g&e)7~#aO@P{ z>G4kz{&$08r}%EeSDlx@_kv@m_+F2Xjq%A296P~zujAvbLlSsBaO@PX=kc2ocmuOj zyphM3C-6q#*y;Xh0?z)~ad5nUCO5YIruL1^eg|JZMT#CjlMe%jSMkFP=R5Z?-UJ*w z#hZG3d;)I@j-C3?GXLN3{C338F*+GtYTwT6zv0V<5q<(VylQ`fxBot2-wYgH#hV$v z^RWcp0vtQVTX_7l1l|f9JH=ZW{%w~8-Ub{y#oKs%Q37uVj-BFN4d0bGe@^ZQj-75_ zM{th+T|7(`ZC@vFwp;N|9{)6fcLm2z@dCrYYnQ;ggJY-uyPN;-_&t}1KMx#Tg1@)P z@ZI|*@B(n`uHiVI%)OaEX1UZcjpeB~itL+WYM%GsSN*5j=Oz621xJ_Ur}x%@w{)rY zFC_RcQx4OAnb~(}p0Mu+4zFzAdrLi@IDbv<500Jao3h39^}jZuZvc2d?D))Mjf~Ik zE;Zm{XP*#>{(;o~v=fIlO;{GW)WAmZ_2J|}-~+h+e3|8Bu3zf8)Xg`=*H4p&Du+91 zKFd=4H{xM99+u;Ylwlg5+h`x;+)2-~ECX+xfe)vBDEQ+nE5NsB;3H_i&AHQVMjzwo z+H1kLxWgm<2f&AeU&V5ia|1SH;3H`t0ltOheDE*9<@zqvH;VQLz-9YJgMXEQkEVU3 z@lRQ7{6nTD{Fj2`SM3*>{g96n{AI?g@!_+5iH|(Y7x}LMFZJ=^vw4Y68a^4k%*UtN z;**9?2e0t^XQ}O{j9 z?RyoReBHyrK$P9 zrxX6=i8A)z6!sLlH2zbv%)dO`75Q%hjxP0og85Iwn<|HGe>3x+hKr9Te*0UP{}FrC ze|PnN0(evJzm@sFw_n14GjMdN|2F174Q~OCF5Q0a{mb^J;jO@%dH)^F|NUns;@<|m zh4gU@F<0G#u;Jj@gE7t@{xPJWv*5S;UO8s3-o z0?*I0c@p0={4(%jzkNe(`yT0@*uH+?eQo>J47cr*hhZZB{lVF8*}gR+Z2Qvi0pM)6 zZr>pDpN0=N-00w3VFk7w&-`_k~C-~&DXNaIh#Zv!9Xx9>LFzP~h0 zY~OJ3p&lP@_>=V#_z3XZJU-g+vZE9D1K`9(_m7`{$cL_x{*mCsMfXpc=}*H)fj{8& zSD5}Zd^Gq-=X#0G$;9_%KD2!yo*zvqrG1pwS84kAid%I5drBGjXs@pte#Vb{C>rUj z05A3W=9|7Wd@^{M*SE;@rQy@TD@@3yda8dN_-gF= z?0YTaWWcTrd=vQl&i$6pUu z_upsxxITI6PUioi{TJX{{Qli$`*+ICiT%3`d@FvNqYoX|o#j%~j!kU;cJMFEeri** zpBp6XcY<$oF8^qjd$FI*hnsx(8pUrn?b|s&@!8%~8n2t1f$s(1>D)PdRcWp0_zQS( zJb%L`n6lgWr`GfQd^j8O)24ovzk%mZ;tkBN=$m?&x97vz$i5Nn@Tz?iZ=b{)gTpKP zXD!FE?4O#$Hmmx&E4WHu0BFYy~@k+LYs;5VAD+>t*{{aD{Y?BhX)v|W@SoSw{iCjf zuN!vt;321H_bkdSIz9Kss|McE|LW7Px@qv$C0G6F%rki^<)^HlfBxyTL$pIlexKaz zl0LbG#l1V{rBcV#ZY=4Z)46L-VM({#yqr|(Fze7KC%d?Fm)I_=uI6;hLrTui&MvvA zuya94QE}JY{Nj@Csnl;uN;((zq`gm0VNq_c{8Z`?Z7J!N)48~JVNMCWcs)41v1?I5 zD%GH*1Usx#sUvvXJtwdC&s!J=|E^QI^^jw20?#Rp(AA)?jO_{D zm_@zMI_&(68|-0Z=wlKO=4NMF{Y(qJk1MM@U!)2ZWn)=NYPL45muoXOvlAg7X|_9*X!`K%JiH2O8W6K26ROb2I&@wfT7i+_oW@ zx`g*{c#K8xcRydbjjlN^xa+d)o|#M~5}B-y9kb48+xwKP;aQg**f8t=OJQ%-=0bMD z_7si7+i0?F4=(0eg{g0&h38p5Sj!(_j`GhNNWA_LX%BAaIc3&evwrm3=-i_cecVL{li(v< z(BUhd^Tt<)3Z9kYUdGf7&h>-)1D@&29c|Ay^b2Cn|LHr43wd5*LD6kuJt|E1=qth;7+@SHJmIR06mC&{7H4t2zP=ye0H&bsQR8;1;40#o_u*mH;WgvQ=p{7RnRCHCTgb)IJtUlheycg>!}jyp#u@Mrgmh}}`t`UyMk z9EuOML(?>7ip`$FjwAAf-QEtpGh`q9SchKbA>vEzh5Kmimtudcb0=Ps@OvCsql91b zy!cW(!N`-%R$xayJn;oT9}&Ie!)Zq)>=;YpL+u1R6+7mv>rQ7*%J&Tv5xaA!$LSg! zcu!6i9~3>dS$EC0VAmGAN4;GZSSPk~fgG5f`I*O({E~v3hR7*Fi|}-y;*(-NI>7T4 zJm-bbV@i7#;zSs?O?u_FS{zriIi~L_$%m1C=_*5S8aVI?2!gCKi zrGB2+nD$4g*J(fV{{ZXwR6FtU0Cs3v_mFd~gLr;9Z3@_+-g%LN^K)VevL8oN@u@uG zo$&ve`arjCC^)@2 zM?tO}1-Vp?gXX9E0WJMFFN<&G6JHhZ$$4Y4bL|Tf`+@5SVqrz>W>E1>33OX$U^fT5 zS=har*bn6AX(J>Gx7B?dR)gbHdBjIGJkP^3pXasOCj2h}E7yJ&2j&N8Fgx)!(eL{MSAXImd}lN-#})EQN<$x^9_s9h)ZnuLP^oe&!!v;*%0g6CbZ( z_YrolV>deC|6MRW59#*TJ`Pub<5PLW$0~SuUVYta=l-x?!v6-aCECyYuVEdZY9~I{ zVD~+CA7D2u;h$&gr~N(J{@TakCUATzkNDW+Tyy3b>$br2MZ*7=U@Nts`Tr;D_@o5W z#K%9eJ082wd5-R~g#R62??(P>ABWq(@u@uGW1GESw;i6h6UX5mFy;)^|j_X|$53rq>7enx>(Fb=Ul2c*)V7ntNX9*T{Ur9EcCrUGo9-YfQh2c>AaS z4!%9!zt|m4g;VX&!n$jI3wF$CIv*Tw|Mb?_?X~lej=+rb(DY-?r}E%qdQ*57z>@{f z1Mzui`l(=+l`U>3vCiB;?S$hb>|Vs~WbF3D=OOse7N3VyLmlU#>8H^T-^wSxPP6yx z&u}hhAZJ1;oDZjyw~2)ni34+8@l6S2TUpol>)T=XnYYWLy$khV*V2w@Kd?Q_z1MfEeU?0nIrc)?et{`33G^MP&QQ+vu|*y8BS^NeQNlk3Psj`?-P^UI{XrLu`e!^I^>#>6aW2U*zc{yRT6)yu zcmy_RP+svl0^VYH$@^FQ-e2#Ep3&5S(v2e9@n@>#ZS~2zJC*pXXL-d`Zzp;xsY4`9 zGc=2`yOd-X^hQQ*&w{+1p4@BTMoc_&72a{w5#ofU_~csrROTP+$^Ta#@2}%U&lKw2 z+RyYBw614))iiG>ae0&aV5W}Fh1uP6i@6siw~Er^ zvV{J2;bcCaffwKFpXd7xC;IDn(eo;GiuyM_FR{MF>k*EZu=_i9%dnf~?L_x8)EXT( zX*;T*b766QFRw-VE!Vz6Xug)i_X&LD&Z~d#?_Z0KwbZB8ujzP~b$qLxZ2P;|ZO4w~ z)lYdl;xc0-SS4}MSzSC}3b_*|H`GK)csOaiH`5;t$}2wY8aG(KiF@jXAGUcqckXKOh^6rCq zo*A-#&_D@v+kde48(0i@FpkR%$;oRKQ~xu_>)1+>Wx%?=-*5o;p!ZM2Cn zpRjB1+`v>qM@z7iYwIY^j7L}c;amB{*Lmos5qHYHpg2qT=HGqHu_+mGtAg1EFvA#k`=!T(;{P_$DTfmqGN) zS1Z$TgW5`iac}^(_#1YAa_**M;^Sq;72ubo>0p+~4fmX$1s*dQ9I!nj@<_A$dQARItGK?P)i4=wA}pj!=Ok!xKV@Q0f-ALX)h8^eL4P5u%{CjWLiuO4i?{6majh;i~ za~L_lCd9xbddjJ2P+svlhWl8*hPNEvFn@@i>C}6*pV>XdI(^hmIG)1px7d**2md}X zUdMnvmKK-7oZ{kMT{;)VnOJnpq~cro#Meytn!`5-zU2OS7VJswXF51vi*L1K+h;7m zj$?YmLg$8r`$yvP0(E3Oe~Yq?enOR9oZCm`SPB$9i>YW(Uh%mY-V5M;0p54x`Q(fh zVAHjq>3M~9G^m~Udt|vr; z+KJE4u`9#w3+zV6^V^y2z~0%no+5r_Khh-e`G$%HE!i)BFJzN$=Qq)TL$oHWJ+4h+} z_isGhx!Vsc*9ZEB_aX(qWGTlK9RmNSEmO|csp#|1t#r|am_t$Q~na&a;c9pwAa z_e^}vB=?`Tp17Rk+#LtRd2!|$V82P|AeUonI)sCqc^YGA<7wDE9G_?43uYdbu7h}- zU)Za6L2{hTB*%+yN}#^ZwD%j&cJ9vl@%6{dZ160_EFR~wZuvTpu{rZxZ^!b^N8;;` znU@kry>BFE7#k-=7Z=F~z{Q0*7uMcC7r^B;sLvd>k1@HC{6GBH@o_YhYe)22k$Co^ zUSJwn%DQWL0Cwd0;g5Mc>6b%2H$5&1Jr)}2*GKybVW7VHz{mM~<0a1B^&4kD)n}pUuLxhi{>rysfB4v=jiOq+)s<}G6zGG6!Xb_ zftJ_9JJ7kiyT#|bndD^jS`j<)Ft$>RgIwG4HtdFA_gZ|tI&%Q{6=7WX%b1d)oIbts zB}YcXMb2|Gxpt?o@rf^gZNBj?=kDo}7`G$AuF-xrUdZ#|Rcc+uOkg zr|HPc$tmbcjmL`U_$$@>o+-W_WxKflzma*sh)#)kj0dy%is>j-Thk#NrPz(bj$Aw9 zr9?a)1-rja9qI9yOh0^6f|=rL0(_P5k%RB;m^hzQfsNFDreg-{lXYE|!AvfKT9Q{c za&o%&g~a(}0$6D+9li2%`o{NQB_7pOd{cs%;;Y);Z=CPkeS_UWx+ddw33a@#nT}^z z$2Uc<^=3X}?>9b&-Iv}j3+(UAqqc`SvKb#;($6DH>EnH>kENbxnREB|OZZ<&zbeJd z|7)y!pW7U1M!aEnT{i~?n=S=aj%JZyt?t%P-e{wVWtcV@+ zfzann@v+9+eSqEa*ngGe3cdfY_X^m4odpB-z?!k_JJ}U8NZi_xE z;{P)$a|DVkWnJHI{2aR%y`A)9elc@Ra{G&ld-Srza(?)!tn~X@`x>A4;=aJ?`!lX~ zIQP)GiQ{4~SR(Jw{7!AnPB^~9?lA1g{|~*8I4=GJ_E}Pg&u)e&@VgqLEM{@nGAM`2S zbaZ4L-)cwhn$^+XZ{k|{&(7OPUh7UAFAa4R$$t%$bnjf)wOi-jd3wdg6I z1)7Xkd|ECIHg$*hLH@8qis&h#o~~=AhimvygZP}4uUN2&+&k(ZZzp;#p|(xeQvQS`+`5K%^jOe(Fif`o;U$?=>`EnC^|FLNa9S?(Dt^G{LeQIlV!f_vV zA7Mw{|LaK!9n48)-JBkmF1?Ft>)^Uyd{cs1;_DIk{skX-|F5$WI?BL?X+P8PBO z#~D<7Q*12Ez>e{>X{K|JpB~SfXDtAa?&H{gDe9BmIWJF+=j1^Ilkk%NMT7E+PjYc9 zId3k2cR^y@E(I&oerER^>u69r@k!oq)djo7&OLEk8r^EOzO_A@#o&K`ZacLTv4K5ebJt-r)RJHTy8YQg2eApRD4ka+4jmKc%BK{&A)^1 zABnh}h^`&l&*GA$wq_?BS=b$l-LcM<6~}Rb4~^+M?D&plXq;P^Z`FaX%9GVsu=!N@ z{tHJxrBr+? zpZL1e-fu2}Z)2PXDsKQ|PNPNauA$&G7tn2&DEGtUlJWzQ**dNk$MDwXgh}v4b z2h-ncP@i1;pHam2k^d_`PQ+z6{Vq<}aW1U%_u*LvmA7Jd1$MVNH?e;rF5HKxye3^w zm{w1-lhE@#_?X1qYgH5OsWdgVor~y?2IUo>i{K@PY+mf#l&fMr zRdW1H)_!L9D(m>B1eN0RCG56i$8yS#v7Xs`z-C2{QR+ps#3#(zrpWIw*-mnF<*S}o ze7wPPq0Fx~GY^>hpZIgztyM`Sl;*Z|qawS&=^SI-JHQ z+~oMyXT$e}bJOol@NEYBN4mbeqJo^l%<;90e#{LhvJ5K8QLVef_qB6;)_#~GvK`DJ zDmU*_Uz zXJ_}xRBTnBaC5EPdJBBroSXenVt+8kXP;K0H0fuj=;+mP zFuOoGjZe6Hz{gnou)w*h0~37QLzsPb+Wzg*t&Zb&HunYKG(O=b|DU-Zd|c;OJ>fr> zlQ=TR7A7)jE7NemBw&TZ$}$+1J5$ z0(>{ZSC-%_0qeaFeRlMkzT4=Bt?~)?5ctl5kNjTUG{JWrSV@|`jDrIPiOYRdY?V*A zxestA`{hIOd-bHmco_nA-9Gf$(QAC8l+*Zx`(gMlf^U>_b5BU{-32xzO<%3USM`mh zAGWGbxF3fPoga>cuQI+Kzz^E@p|72op8FXtro?2mQUIfdcVi>B{0`eCbl z!u>JdD`^bhXZ$|psR_Ohz~0)2zIF+H%&BH$t9-)!Z}_;z`*1sa3ln@FgME+|KYv3y zanDHN_bnA$cO|f^R;rp z9FD=t=hO7*2N`j4Qx1DUXBD{|ZYi>qb=QV-{6_~lx2S_VSP|(bS%cS!Nc;IKg98a zAIZ|o=>>B)^0NhK99zHat>FCz0FgtOwfJ1bUcf~iwe3ARlIu^b= z;k(D5zeNZ6l$cl%yZflj4JgLJ{NSw9v17U9$N0Qo#d)DBy8o~7kSDEp_A3sD>fqX) zzQ!lM9)YhDe50KETXkZ;lz|P?ey0CP)*thB!to?_`Pi{sdTL_7kkhN8`~O{KzvT4g z+XH;47YmW?;&UAFO$n;RS2=vl#Xgz{Uu9yy%m#Z{`qW)I@@o{)<%sSV<_6-M5>$z=rSMh5$9;eo%l&y(#>YzP zZ0%<{USl1fYR5UZ>NV_`1AMgHxt9))&&P940*kJTG#*`ggio}}{&<&)PvsFGtKfM9 zo_FAREU`Z}f-TX0=6|i)nw@a0#g3f(5zA%2PVA3WV6Vm3J*uF4=RElZ3IY*5Ct39g z{qRi*s>Ii3d;ifE_`>tJ#9*Z);(!~Kz8)R`v{ zvJ1{QBe6G(?;HAg-|Fit&$k1sCXp<_4e-*_FuvD@3Re7SW($5&v{b$+Cy zRi=(P_2}n)tFNDpZ%cjns^f7n=OFrRi*?Kim@6=MpvW>{UEgnM=-ewOdpp_hKT~(d z`z2IzW4u>19&--YzQ%{IIgLFZ*Z8lz6USrD@9FoWVrKU{`W|k5g=5a|yxmdGz1ky= z2YhG@_e(Z+iwaBfdiCbFPNKVh#>Y7`^ew*T@VNjb*m5F#uO;HaIg*%IVLRtEr+VLV zEU+#m*wVte*E%JRlk?FZKd0h#`00W0FfRyw&JiEX2bAY5c(x|u&XYO8&f zql03>mX7?McfUj&$p3SiM{yvhl1_Rio=p`q(b0wKea{hJT|8em_%`_8pOTmsP)}FP z?6@AE<9*LzTj%ufc0HYYy~x{T(ayEwoRi{*ce7EFeUX3iT>KYOy-)Q~=y}Msudht_ z??=B*3IF8u(5L#i)Z6{hxfR(7|Buq|{B-|0g$e)Hf_tBH#K)DM=NfpH#OLif8%ba`r%-DZ*8?dSj{}(0vGam?j&JiE4d7d}msrJ{o za$Z?Iz|1wsw# zlluacV9Q2$tK!c+=X_2-?rCTdJLUnQ2KD)gBEc4xt6RmNd(Qcaek+q-GsreMor{Wk zW#@M0ix|1Z;kONh_g_@6L4E$q^Zp0kMe*k}bH1nF8k3{jv6FSLL4EG@b}ZjLEB>6O z`Z)S+N*t}GMot?=xtAoq6C&p5sU{X^k`k!TAME`W^8CC1iq9X_4Z&?rV|Mk`R_%nN zy1vScx2op)JoGKTSXb_k$@A|YkS^IqY`@BvFuHZ&I8Vu<^0BIK7y4?_0LDn(Kc`@bRVCedg_m!`yqp+Qf0l&Wyv=;NEAo_~_?(`a8#O z1s$wwjcLD$ny+i-|9aN1w!SQb>g&DT4cKi+#GxP9#p!Vn4YlIHeS*-p`m!7ve0+;@ z>n9|}=Lq^;p3re8>%+Vb;keW581CGLBNN97^OfrB6LClz5DC7A>F0e{i?91U-$U>{ zp3w0)*i8w$QLH~~eOU(8qrBZ;oZEO{LdShzcV@&xv?K!}Z&veDa+uvr&F0LC>n> zo$y*kcxO;8uLtUr{NMI(@XmJblTq>WB-P|;^u~JTvyN{{pg!kg_Xc(>KW!X8Pg2cw zdUcuZANzI0613#;JC42ci@W7@j=q|yOrqyGDjJkmd_D*7MtJ`Q?-L0ynh=iVxz-&H{rYEmQQLou-BI;rNGhX9w85@7zCs7k_>OA6je0N1mILpWd{qInl9!if`2+ zzBa)3JNQ0?uRPAf)n9_WuKi5MKUv4O+R3*66T5cUvHa|)I1kVLBiK@(Z<3MWq1-Nc zb>w00Cx`~+6`$MSy#U_r@V=JN!}UI~u_D{Sm=z6_pn8X{yR-XZ_nmW}ck_1Wo69x$ zs8g6XB~p)w*Q*ov1LiiR?~%$Q%Yb!vb~$$B`F~CIc5F9%XighPJVMf?B%dEljlRn& z{j9GL26OQ>_jvfY=l03T&V3pFPP6E1O>L}xEk5LOY|TzM$em|Dk6labro^8I!H34$ zI*NMaTofH!Vo#12-xTxJ2ELW>k@x@o`$Rl)!0n!e>FC6|YAF$SnnXU_2 z&$GVDaiO>4ntOMj_ZXtwL*+~S`6vTSb8lCHT$a*#z2{78H_CPLrptFPy~48DKF z*ClfY&@U&U<0{s@Z#kytUghmreqR({m&}#C|52DHA|>5&xqZU#2%A6W+&f<${`T!TzZGD?Z{y zR&fCzlkj^(Jv$fm2oEda9ZvOg6ZOfwpj{()M>zMxDLm;XMaJ=?)B(C?`{_Z}@lDY= z)Z7QLI~lu&v76@Yve46z`1F=>tRm$5XT6IO*F|&5-Dof#@iEHYe=^#+y+q z`N+Fyzf%(#CX0rmz<1FD`H2U$5x7QkYn4;$8IBbQ{wq1d}vP7 zaZ#^y6&7DUyBFWeC%!(0Zy9|5bg9%)2_4(P-qwC*$FV*4GjAsx|Hkeu?6zSyE}`RN zunkEad|XqPj_>G)Z%Qy%e0>eyhw$%x@*Vs(*s=U zS3!LJQ*)4Mk$!TnVBMX={O;3(==Xr{m*s+|2g7r3QWw8i6MpGR{57HCL;azx=1_QO z`}9b7evIQ>bF}u=eriMhKj%dH9ph5zd<@TXh zcfRVXjPpiKd-~y<5{R#wv*6=A^yxV+wg1WS_^jy)cAWMz9p|y$-rETW`Tv}ovFn80 zv_w440&AJnfrhJx3`xq+?dm~4d{YAT)eXM;;Jd)34mdgykKW*CYCqFaz&djSwG)m4 z>_%gEA$H}7cyt3hFWxT_k%GZj54rlrp(4e0jKudcD!!FZd|d?J6!KT8+Dmwl|#Wy8TU*ynp zmcciW|0`@2&x2}i1@Eo>Ob6o~TeB06!Ps&B`*a9);pgSTKY)5grjB04h1mr?!pk1r zFL!HS;}c)E!^e5-)4N>i_b0`9rDi19H3=Q}vwpYNAsqMf`?hS$rw?E^EzT?Op|O?@ zK7%jj*DL%e5xsw<;+qnvFLG&n&H$)t1 zni<%2z-}gX;qTDMb~1;kDXpcWps-tpjs@CR2!k5&Ww|u?biPX+*Dx_o{{}W*{aQSp zWqpCyAso-z`%j<4?!m-3We!m@BSQz#V5%J7G8ersQ@!sR@kK7>|1yJ5`CpOaeoBmw zRbW*K9bC&}E5$fo$LvpgQuh_AQdy8*uU z;M)~n&(v%N<6edq(Z7!Bug_V^x@-RkcI#d0grV{E9ehE}>lr$_^~&R)G-4sbx0Q-- zN}#^TrR~e%`xL(IiFkYkzDoPqe)*T$nw@a`3%g3}`2V64|CERa$6n343>|qzy^}ID z9_08M%i}?f_#)@Fe;&S_@O=^AH<@QTO^E3Kfr@X6UK6nH+Ow}d{lTS9y4KsZa=|=~ zrMWj{=qQq(?nqM-@ys_#Qe|WdXahZ28{k}3Y*^YUQs0Zk}EM?ub z{~WsmUFzg3;<&(v_6$8aeY4Zl2p_p!d{YAPHIIDXem8vN`;#{%bdZzLX+`YF|JX_~ z4)TA8{jnqeH@i5Y<52KM89K5Ha%<@zcZ+Z36JO-u4oAXA{^$4nk5HsB?c`*1S`i&B zsXqU+ly%pEdB|4s|0x$HbesTobcPP%!3jR?xS2=p7T*-}MGo%3JY*~R|CCknaWjwn zKQEF0dB!-v*6f6X{NI5-Tgm^;FNlwudF20jEi-f!WEXXoA8Jj^!{(8@>1%xAiyYj6 z{JWL>-+Xy|KAT4yF|i`?D4_cMuN>t64qSt8CI6q=IX<7khsF#YGDR&;JlQ0C^WMYkcC1{NG_3eB}QYVIG(9K~6@e712TdpXc*GOIddvIL~h-|DV<@&Uf&kIU^ng z{KHNz-;E6?XTnGB7T*-}MGo%p9(?5g)57~-qGKdAk^kqB|FJbY;UNEa*n%DTzhzcp zeB2I}ng2zHTwI2~gep47&+~l#S6}4d4m;o@|F^72950+}iHQ}l8$-o6MbBBRyNEbL~vRIBiJQbfIH}kP}3M+KJESvFn80^DcG9b>2?&yhfdpriZhM2=R+(5)G5Y zeHj%E$}2wqFKurEW<_!J|5p<<^r(o6iin1|@3Mmikzs~q6mVn)L`4As6-6M3zAhvo zYSgGPXwVpA3^8cX*Ti8M_QhctmYHF3i5jB@jUp-_5?rJ5|D1EG`*!!-@&CNPn0lV7 zTYaj|Ip2G#x=vMf-M-bx9faIfF6gj-?)RY2Y@*EO55`x=H5imnbk@N)0=_!nb`wJIzo}L@` zD)yr6EiF?#6@s5R0zqYPt@(EX7j$W!823J*{6oRRmY($HK7$#1<;BapU3ca@@9cxT+jH}libJWl+mtEafz-82{qFoHp6k9Hz5`v*b+6pKrQ%5V-pd1n zGi&@eTD%3Uq6E)jhJou)baL&^DnjlN$h{@^Jgfp=3|giv&H?an$MzGGa_ z?K`>WVHJgxCFTpUS&9qG3x`BUFwEiW_ms8;gUS`1CtLm<{C~Gwa{Zd^rxPO zulW1sbnAET>-qY^_jztSt|+74k>H5O$OT0k z6L>DAp3Pf~??SFU2Gw~Xe9XDtxzGj0{S$beq+Vg-X;^t_$?(D=-5j@FQ2jMQypK>Z zhWcP2gcYK51af;LcQkUpO59HqDC@8F49`_ukI`%S3@fgJ4_mx*wF`RxPwsv~URZHq zWFG-jRtlK%p##n{6{~IBw?pde0{^ zZiep`_@==3C(kGHe@MK_`ir3GBPZzlOddF4eA(m)6LahLiaWHf;SgQ7An#YmyWItS zk4oUUkFp5~9QSa2hsPl@?tu@#`40ap+BbSXuiyY%#myNUypY%xWSzkgcYJ|jpg6L|DW3>f#W60sye6g zDXURkhT|=+y?^F2tiV^E&6@2U*8lwz|BHaUu;RH4j^5+@6iu)VNi~Sr<2@p}38CtG z4|%M;-r4Sg0mX^&{&UJ-O5nhUi*DtUzJRYhdjNc_{|Btd%@bye+$WR$ME2eK^7k3h zXKtFH{e*b}m`twd^uB+KbHTu=x%aot-iNYxwVv8#Hfv?UKnO)A*P7qLzW#ap<=)>m z`&jDj$l0Z&yia*~al7G#VW;tw9oRUYM(xxaK96O#=i$1+=N;eGp-J6&+WUb%C0v+<*|hb8+HBLKTsi~xOf z1n7|4hSvM-Ug~=cs`Flt=U2$RJ%Q&@>fMyU^P3z7)%hFG_pl3wHcQ}noO(a~20ZOE zcxF)FW0);EXLz}fBlqVCJQb8Nr_mtx`Cp>PFk5u~ujhN(1sCp*qC6yaG#eUD+b=v?LHu0!s|#Q69kWfciL8@cuvW{b{^o^O*2F1{o&KH~Fc z&ri0O_z@Ww8}TFf_z1&n(P_Rk+`@DJi{DF(kNA7=S`fS9?;{L)FL|H4Rpx;~U4*==g~LkFd-Z-QM?Z+2Mjq3KDk07lS*83;z!`3E^z9h4;N%K8Ek1oSiBU zqHJAbxbpZB{C|XDw&?W!A6Fk-dQ8qvmHSeb@c)(H<=SHqTX3z|-o^i4IyYe_@iBjI z98Y6*s%)OaBD%RY`3JdRc%R%jSt-6aF%PI@9uQ#>TX1cBt>Jql1jcpkBiNSK|L8464)n-goi;qt8p=8Be`)z5!3hk5uCS!6YH9 z6rJAZzKj1Ky(xj`M#>WYzj89y9z&(*oNO}Q#s7~Pl)y8UGV!ww#%-B%H}oTwH&fqZ zs1%*-3kbG%ry}?H1fIJoyF$x!K3sV_*B(Qq=)B$Y-Qj}E%M*AQ<0@sGY#dL@k5t}I zeUG71bpC?>(PS)t_kI^#v0rYzSosKLHzx4>n(O-wgUa|deC)}-`y2S8_bf<1`vvj# zG#))cKVZV>G0`eo>itpcioj5H;X?~QM&2J?aOJVNeTB+DQ+{^>$1LSFK9MoYxn51- zdkVhCa{DZm%pod&4Gy+X#oP1TnT^wdgDy%ehs0l3RuR!n2vryR1HBGLUX=^R9+6uw zRxYFb5v^zKvru`BPh>2F?`ZfI!}r_V{$M5h50&yidMO+O3I`S?fC!EnBDx8o>Z(Rw zG4g6$aMhs+9Qbo^S`fZkVvSy!j9T~x!B-F80|^|})LWRvQOe`13=aB2CAtY=rRehe z0`Ic#fAs;mb$sP!%9d$8vj_9yNr!gGcx%Rp%<=)s1A8qh1{(s!*IibAQg#+IR9zOc32_rb&USnK_!S?P9vh5V7kEATkL(B3uZ;nl?4Yr z7~5D7zK+Dx^wMN>gpd8Gt)1cfa{|YS)H^DTLtaqV00($E2mN?lUD|NwB zN9M-aITul{o0eHWVg4}3&k^_x=a{byw_X6>!?|&G&bgEor*ZHfJ?9PNU)%idt;rin zJ+E7J4f8lgy5N6XCGMZAsaKM~!L$51oDCqzXE^6_%Wu6BzQp)8hk45!J^!BT9}$k& zB+|~;5WVg>qU#zjZ;}h1ZkaoWKL@`JP7A_!J<;o)GfA(dEZlk{e0Sx};a3&#T)ZG{ zkN8K^BIg#O*Qq*wq$<1Fb`<4BIIbQc1(dF0PTUr1AIdT4L&hIF*`GU3MLtOvLbn_X`dC22n{r{J1 zbN&W-U{2#GEA3x0Ao-?F`Cc=LUbpJ{J@?%X>^c*9yAt=wU#OQ@_s@A!c}2O&c#{9Y zmiG8x7d$gAai9F2a{WDDu3zvz^Rz(($6O-1Ri5awHFUUjF7mb}+T~fwey8=!9*dOM z_(aAcEep3UaY4n%M7vZ__GHE$`PyYQ^}OymqH8(d>qx%WYUI6^z_E$4za((falP7f z^BK;mgYOjh*1LdxE*pR4d*ZX^=@k3(d<1|MU@);C;GS(3ogm8}N`X}Iod4`aku z{QsNF{0dg2jjB zey373fwF|3RUE~B7AE?+*F~qw5gnWh=-UH16OeO%LjMhv4b^(4|5~omseGd2TKE{h z-n-rfOZLm@U%+>%()R#c?@;}H{1Qg=|AdH6l_NTCLe9m=`3Z7v&y5#Vj0M=hg7Do& z{E1$gjN9NF3m?z@mo`oG&zq>H@A*yW9~3RJPt3`?n|kObgsSUq1@7FF^c2;gbwCXX+y4yNIkPH~oXHYxl=ffvWxNiLD zvE#28ehmx%Ywh-x@5g+i3JfY&bmB|}DZ6sQq{+jtA2Vw5gh?KYND{fv5Y3;5s*^Q%-wnuR{r~L7 z+&Zf2S?c{(m;LL9&nIIIKCtSs26%pW-N;E}u+aovWBTS& zx%h4{nOxC{|L?m4x%mI;zb5+4Cd&S-^$brP*WUm08CK!{`+@B}{QvUuM8CoRS1roo zDIRR<|R!;VO?V$gg_;MCc@r3Ix8#iY7#7SdDjlFj4 zgy_hF$o+%}29+y1KS3^I*L(j)?!R+*=I%|I?Hg!2%?-E)gYu!1Yu9g*3*T?zf>pQW z@XT#XJ%8>lcVCrZlKgn)HZu$&S9Egi`uz;K`?;WIp9G%6sAuy9!_(3*DBphMTf#RT zzLxM!_k7)4I3J%-*%kZf{zMK@;qbDO0mZ{7jk#j%wUfu#&6RxaIrnhGqVmzrwd?mM zVdiQfOGN1;I@E$=N?A{3n3I+aP9idh3|OyUdZj^%q`;k_}?)^sM^c;bNO}G za(-w)p?|fXN)ovph+t5;qVrVbu0byTe@*neclyy>eDYj-wqbU{&%crB3MlQ(CJ$dEx(TMM2lBQc5C6ZmJa=w$E_TN@7DRpt5#5AP zzB|{hAN}ur_W#$uoIAHUcQ9pbvpCoR9XU`(afNjQU_u zxuWwjZKAD=tP;D~>jdmqtbP@VU|_W*qNyWqLP#Q1}so_k}Xc-Y*D(O5rti27jA?9{+@q1_g=cW`0=?mudwei*Dxp^(K#2szri=p1utBZdoSHw z{OH`@<;TC{E_nHtTz{TdK)rYJ;VBwkHn6Z% z-_j5nsTKa0InSTIQn|SVob&cFY^v`oy>{o^;=&I?7rYYs`&sHSHVGD~C%U13=QYGrR^B^ysVZ6Io=60P%0(yF?wpm# zJ=F!T9+ALv24(DBXb`?mL@*FS)!7NY=iuuEU*vBXr|0z~>idEk;>p*q=ly{CU{JZD z^9RVqUw^=JfWIG|J4Z0@T*{8ude)Ena193K6PrE8%}*Ns9e!G9J!s5%Q=A8$0zV`4`Cw<(q2~)!9WP- ziB8tq=N7?t6@0rAc&?{xQ2d-PVWJ2WZ_JeYEV9oJsSgH~D>{FO+`-7b&ISBeOlvKX zd+DddOZ3X@Glgrv-k&Err@%J~z9}yFN4Er?J1HBTu}|*-a=1JBOH&gp-}6=?7zn2G zR^;O6Kj0j|KNjWu#=KuqKEc@Z{<@cIFesnsycfO);Jeoao6pYqjd>4Krq2r!rcpfX zlGA3{_vXw)2AE8)=zIXVvyl56@$OFFc3o3IRifY{0B2!@Mgc< zI6d!a%J0l)AHkEk|GX&Ce>PF}bYu2OKZaC1b<_ug$`ze;&hSPGm+Tmbs`v4uIOZK-XA~z z!JEi^KQSI|r)-_pGdx?l27~g6&aLnFH1WT1ncRa6gUUtc{DY8Nh1^yy*xDl3Ui0w<*vNu>5Biv3AcUfm zYuA4zeBXob*9rTaMA_br*r%vp`i~Js?y*ELs9bb%?fTPKx1HpI_u3@vgAc(*7K9I9 zDHsUhe9_qszIWhj58up$eY#WDsu4W$4@b!kByzhF!Ju+QCu{TmpCOn1|MySIjX(4I zQg*b~GrRWU8Vt%OI(s=c;Jfg#{(rwBH~!4OgR+wv!82e$5{=1ae?Ty(T+vyA+}6lt z|DU-`TP?wV&A*7)S+9(5FxOxp=w8qK!SFGc+Q$0-gJqtt8)YMz$L-f(zM&q29#q8J z_~IX;C)e}yhrtULl`p!7S$-SO|F`|b+009DT|?}vWrpiYuE9c3-Se-s{5GEdZ{OGR z39iY+ff+j$4leJfhtFizS~{?#xZ(IXpL;gKqPoq8hTA41|JMmzQ>k~6>NZ?AbM3LH z?wdWXn_aNu=mf6cP;X>oxI8F71+i%&a-?5z&x1`uIA3(%V)#!h8L%x8;=uUvZ!s`Ia&55NDf-{;1q1!qxjX@mAkAhLT+#{jVp zW9@vwgzujJs$RPRXEMIv_djXpnyHqa(BJ1hy1mDapWLy-@X05haQ(<}*Nr(*%zydV zG2=$JJ^JXjI^Sx0T!Jv*+NX$Ai-#;31FpQ4PXs8nn3k13PyM!D#i|1skmYmaRo zx!}{Ma{9Mzq3qSH{;amPJ$fYc`(0hf?rS*z3*uW1_0tq$0|{D3nq~lF&-TCtpYP}O z3;$QdUG3Vn>rEWoKmJ||3WN`ugout^7wiR{@1ko8WIvSwXvYow7KO zfR0Y(mpVtlKNJ4%!~c|Pt|ff`1&fIX!rZ&KPwIOf2OXWte-!!S;ID-LL>K(KrL&nv zTjMl4PIn~Hv|Nq~N=~^OkIuVab%E2H> zIo&7+gUXS*-H^lldixKM^AB$ik@EoYgZf`AN zyk5|ccG;+JN0-x=Z3!oxC}~@6ITNo}B>KE;0ekp@N#(-JwHv^_xBWci*1GS+a?2U+PxKzM(K++N7#`Ty5j5_0dNY;s8+xpLY)kKAe02czN@-f74kgxvdFu;+Z= z@1>tTO8iOmFhs54+b!pJymV_fe7ay%xzg8vgWTJZ`-p4OBuLx`Pg2&&fZ2W7r(^1V zVk{6$Dn~HPM9y^NJdT_za^L%JKc?)i!Fj&7JpIe_z5h&oFsWR@@Mq*cf!qq$WdCFQ z^D? zlgR1Yh@54VgF)rUShoy0HON_koLPx+u%5Ek$mub~jRdHW;hZRAW# z$iXi!co8|$KKbOlPdOM=j?{f0Im~UgZ%0nOKmP!ph2upJa*D={896Br}9gk*6=ev?r7_p9CTQM|2WF_H~cC7??XqY^3#3`zYqVd@Sgzx|HS8C+(^c9 z=Cu|??}=ReCeIb=USKN0>O#M6|!Q*!)USP0$g)H;Qp zzc>89%-xR*`%tfo@^?t_mq7PAwN8oWAK;oCdO)Jx2U4$x@~7rS3-JM9kPt4EIx^mn z-!T~eUnTSpq0E2%Zb|zwFIebxE|fYKdj3mXlU4^O^j}KZK-J%_Q<9&3g-GW@sWZ~^ zkAeT!&Ss8cKl>d?J9O@q;D7mE z=w2sdgog9pVuqgUg3KJF)X8oK3oR%%tnbjBd9F|Fm#{ z3pvjkE_{?qVn5dY3m;YnqZ#jszjXzMXA$MIjHq~)8J<_Oc%n75RrP5eJYVR96L?aO$UbjSUT;Lj^OoWHQ5MguRwte2!NX)U3W{e3^2J6kLKQsB zQNSd@Xqt5=F+Dc>NE^RlM8&h)@Vu18v(4(H(|mY_#8m_jrVkg2jkZ7*JiCc(UJ;C@ zS$EPuJf21L*o8ZdD0mj_t$0rEkj3-0)k&xM@Yv!@>M0)a*J7j3AbPDI_SKR)**944y?TtWG-3hv%ZWisIqk5*sZNk1Kc>v%w_6Xqt5=Pmk~% z2fd{c6;C(A^Uo}vqpVIk&4x;LzaLJQt$^Vrrv4`9P z-Bh|_@_J6;Sb3AAKU!qZ;IlBoMSuAg{Ab5@?YemXxo8}C{4IWd;KC29oIC#z*9jMH z?ek-gS#amNdWQ`e|GDV8EL8s;@BJ41XUBFOV!XG2W1N>gG1l4PE$=@UO{4tBM%Vr{ zUHemqeJj|k12!EjJG4lFzx%VpuEC}`u%s<_fO6r6wflNlTPz| z|2>)e`!C3sxByPU^CFQxOfZ^eUB`cB?=O1>Z>703TwMQc++STgc8uU`cwb~P2VArZHrf;U;i4TX z!e}O~^9%m|THKuSFO8^p4pcl{T4(Sq7Ju9z0-S=U3-K70Vl)%jWp!j9<_2KWpm_Qz z9$vYeTi?*{!o@wUPCCtlXHR)tMaJjF+e zbCKb>G>a#40#?v~1hUUE-)f2?@M8J_uB zJfn>GXOilpV>b0Ci|>JclMxlqG{b|L;`OoipF6EiI?abC zy`EV72=c{7;?o7sG~$m{iqTA9H;zLZ9()g&G$@`*!&8&R^RU%Pr}^+$V@N%<4`bnC zu@OF9=C8k;#duVp*WriUYag|61;_l_6&%+oE&0E4CHAN!+I&Vac|F}WME0nr{4YjT zd)RvTj3cu4SdtH6K6?y|D~dgIES5H!2U+mEL9Em&Mzh*y90#6wzO$M-wXv8)27L)H zmv6qa7=Ng7mDzt>Q`Qit5g(>4*0PT1gM^caG9UVH2l>8l5vx^ExEM@6oN;4he;EVc zFsj&p$@jEBp0PG*f3e55h&B0{&;IH8*5Z12C2oOF@O(~uOJx|%#GUb+*gvr!n76sH z{*qrdQ8`Q4*IK;OmLZUmzT_QGg;q)JF#%p_qruPw&nTjQMxivTTJ&qz)Y|8Vl>0pd#dDqE z`5@aqY=k!q`S6tWDNW*$z9MaO1>Az?I^rmmWHb|6v^&DXGpr>)G@{~pT=5ihbSC!O zYM-B2ophQ9Pi7vfeMM|^BbWl`GqC3sUh(W z>z}=!pif@U{kDp}Snl@T`yto#rxmX0t;Z0nUDI2vYp1`KU4@7I0^X_cZh-evS1^3D z3wy)M6r|~`LtWF`nvtKCkJZ!U`#w&*Rj(D3FDd?|_X|trQ2qy_s{LO#`@fN}zuMy& z&zbtjWB<%Le9147FH!c<1kYcIEMf`Cy|vqFqg}Y`C_Zm=1E2Bx082P0pf(e` z&9{1_=Wu)Nt@hlmGPFS3?;~wLe(ILEfB23|-i>(^8F41>#n;-OzbxUcGDh07v*6ZN zEsEnt*70T!_BsZ(H>o4|KO(-a^^In%=iKe@@1^V=F4=BG!MBtJ9nY=Kc{hvi-&QA` z3cj49QhcAvG3r4>dKb529vp%%hNtu5r3b(0TI=yihmThVt`` zsQAVzzW#K>od4tgUFvkWQNPJxD z8_ie;bd2nWe_T4(h=OlfQ^WT_7T-#%lTHO+O-xGLuXBF;;X8Q$Q@C`g%@3|Q$AuHv zgTL;57v49;g%8}~!iSm9N%?<0h<)(?*hoTB=YU6j`z;gt-wa9fQ?L&U`pZvn1LnK$ zrti&9i zuQsk(eGlh`9O=Seb#MivM!3DUo*Aq7Rx`T(kLLqja=DnuMW|EHSoA>zxv8oN`26;mgN?c+Rs-tjVB^%C+0{?=}XI+!6 zPmkJ>H7l4jD4w2%rzC@CSzD`o2K?_mYr?|nKWEB@IRlIcWBpD=jDp0J9v&WEyuj-!hcP2uKWo%f}dpQ zxWBBY$1J$zOo4^-_wn=MWu?%&8&U09uJ$}X*}gLGUv^H!n*0=d<`!mZ&wm${4lXIy zN_%#GcXZs?P_(@-V-3L`+%l;m_GB*|j1r8dS$F>FeqUhOWayD4QEnG@Kq6KD1*_AchK|E_`8bo3L`4M*VKMxCuH$OgS1ukso<-QDTa?X zpL-)KK$CURYnxQx{?PK_|>v|6Mj|O_j#+6P6gkK zG0FO0S-;4!s=wIRZc*H-jUUV}mWd7PAqc+Lh-+1Z(M(!dw2!y!OUhp{qS)_Qd){8Y zPu702AKxGdzO6CU`d^v6;7e)w?DuSQSj2{#ZT#Rf++Dz!vD+2&o#qNIo9voi&7^ng zm(C4lTs`9|7xwGt!Xfm7`+HG`vE{N6D*iuDun*r?Y$QQ3d7dFKsC`;$ z|0c>YpEE8!Dz->{xd&*Jj?t5 zj2aXl9iMee`Iam`aWoBr;A#74vZQU zUw_3nIJqw?{r}kxRwtbbzD_a8@D+bEzKdYNhRC9&`nrUUUUl z-{hKJHG=pE@fBis;+;f)kH*Trjf~i*Kk)<=rkK3g!KIOXhEd+nsA``PW*>es8_&Dd zKIunOUX0jhsL#v&FV8s!4Cqt%4fo%8SfmYQ&LH?k5c{hLqnWh9bE5t~k@8_iRD6>a z-w=+$r14#4b<(Ne8yAzT{dz_4z}s+s@$4(o>!z#!kiLMGxJ}eb@TeXOzEfRJ9L= z!9NWhnYGWZe4xZWyW@h`J|$&3!l`}sPTQxt02XP(ZLkSG<~LxJU^LCTp;vi))%!yK z%!q=onuAAzuRepXdT*K?KjT^2uv)mlhd#k5 z!DyOwL;vc>-)gC|uMriWo%g%&Vt%uT4xt51MU z@O2{|qauuE(k}d^zdx&)e}GYg;9g^U~|ASG2(KPEW+#cb>|ASG3;xqq$QF6aV{6lqP{=a&tF_ZfK$6qK| z3+MB%)%dPzv0*6;f^P(|zlt!LNxNuJ)c+<@KFo-U&;0*IRayHr=Krh588fNj8(8*@ z`0!oTV#Coe2tNEj7$q1@v+km$5kCBX^+Y2oKJ)(cw-h{WB$K-i7}H}|I>d^ zP+H#c1>d1ItfGqG!~cU(LRc*{3m3l<^}iRPR~u3BaX;aVyPzE_B=w7StW>xT7=@Zo=}Uo@iPGygm6_gQ>zS)Ft${qOCVl(Sz4 zrRBr7TzrSv@HOyHbIE%&vN{K^=C#E`z$yAf5~?<_F3MT|6ktBi}dXmk01WIP>}Bb%f)xmhRcNueCQL5 z5{#xQ4)GC$?NmN(}Am$xxyQfNzr39>lcvXyE?jdiBWpi= zm)LOm2`~sg{682a7)`V85{4MFAO0VV8Wf-T|4aUo#n+hsUtVm?q_O=53@L2Xe)ul6 zVRsk=AO0VV62j#|vv3K|)eIm0e|bM6Dn9f7m+}}X-M)?a|K&p?nI2zp5q|<#SOhh1 z`{MtXiw#SuAoxZQ`>P0}nY2s47vaPIFCS(^#b^HiQjY1T@ipfEm*;MD8$ZBTc7Y1a zix1zmTx>X+DuNIH4@L<_)2zGnj_Cfy|1Y0tM8#+R|I*~|TV?*V{Kr-&oie^HpBj^_ zeT$2VzNvlbSj)wRH^3(N@c&?xU^LCTOSeV#!~ZY8&4`N6{6BvIp0QtJ{(t#&Vb4eMtY`98=UjUxRqzDoW+V1+Npe1t2G;CZv0|BwB4 zySU1Kdj7w2m(Cs9{|Iq{b3gFyHqk?dxbRc5Y!bfF#qFc*NW1BG(eLwF4B@qP{yFpt z9`GYWgSK-=ZRgjL>sUE^y1cP-1}hGah350CD>(nQf-_nx4z_mXGhBI%3+ri{4dCC^ z6U@w&KI;>U`R`@KULA=Cs0zj8mA$sz`}Gw?l%H-?wFeIrn0LR*f^1-Cv zuQ)p{(0FHCFu*001qR}=fHWX0rlyncfp*H_$3`4vW0`*09T+V8oneXh%gPVDnP zae>*VsI>Hg#`it6?W7GSz$W-O?*~Q+M$@c&{Z;U##trYgtvF7@6@UECSo+NqnI zA6Gn_|HCF4hE#K}T~1rQcI+U^H=v9po#_BYOwuK1An8|sKXpCmq@^^In%o99IL!#c_zH=^QO zulU|PIMLpUZ;sVTr-E;8Ofr1^&nql8QeJ$lH&^_T_-DHx`u*007Zkg2JaeO8y|47} z)7xFasr$Nue#Nd}H0R4+tK@eTC2sFF-CaS|lWw0@KX(O{N5^Xa-!o#L^~5Jtgkti- z-aIn059jk%FxX2_`@CuPxhZR(m#t1Z75n@xCaHbC8dB(+FaLNUZ6|H`9BhK`P2zeL zVKkHW=B<98cg07Pzivdqx3ah4+nmMsfz?T;f^U0F^7m_D{}NktQO7vBYD3G%y?C~Uvp|K4xq zsn8EIvYb=d^anksvi<(VITiUm%gW;;*5oJcyYj@CpzZthb@8k%zCTZ~DzcBd@@!%m z@%zxEecKa{&~l?$)$PCYzgu64Zv&%-=I3DVFWh&}{=M7&QKJ7Tz8_efbSn7Hib-~V zT-Uyfr^NWqF@oX~Y$p>tLlbH4cG<-LH}v<4O>9^Ko8aU8KNuw#O|x#tFz(;zcgp&kq~TVOPDTI7n56o@ zEIn^fxsmiaTU&Y5VO>YeAmS!#g~|`E56NpgU=qtD89R48AZGXs^I$(ajc3kno0Zca6g}1iC+by z2E})uw%>=H6a7o^-C=doso?v0OtSXluTVTCZ~Ofo7Hqikr&JPr_e3claPq_q9o)4$kf%k0yyMhW3c zp;_2@Y-B(DKNvMAKJ))Odt~u7=Kojz&5QKwg|EuL@f_ny{QpX^;d8JFKKwrzB^XV! zZfD=fe)#{DuNzVEeXRG#&KX&JjrsqT+l`qtZ9o5_c8HJ z6=5`!wv%b6_PdUHhHr)7TWjyNl>2v;Rmr5Z@2VylS{A2&o^^5t=LzT) zTYgUcshrh+fc^X#dL6D_<-+x>pEovV{k*w>_-~(po%r5jD+!9pE7@5W*@<-_w$h+> zI?e2q+(%G59pgDuA7ZEDVv60T{rzb(u~$PswW>QTwB;%>o8V)v1V#x))2!RM-S@Lq zJ)oatM8(%j@qJXB>1V6r*@e}$RPdb{6Fk1?xTWB0u&!TK3JYzxN}R3W>qWF@6-F~@ z9}S4`4Whh<5f$GM!^bvOyzij)izeSO8p#O0fiWe0ALM^tv}!agVnf+?5q#_&fl-3d zH0wV4bJV_%>)$QGTxx6(9SrV!vmz_-s$zD#oecdo;d^@pU#* zUVK%shz%d4j^KNOc)!*+nz8O$8{wNr`C~>@e2Wy{zuIN-Ral*LD)=g6QjD*Qk@DhO z3yawBDe4HmMZ_nxzR`^JUuQ)4YAK&*M8&tk@Uh%U-@kbsh2UFl%%m|s*%Q?3Jmbr2 zu!s$pQ9Z= ziVdHqj^N|@2N)$7O|x!ybl!H=F6eIRFqU5C|-@SLd+>Hn9-lo;PP^?!Uj5ROdP6TYzK(TF$sDeXNYCU|>(EuUDesW1&X-79^h|D!x~( zPC6BQuf-(8*L&zU+7JJ(Hhd8_!S^d>g@7|?q!F=tzdT&_7hFf71e4i2DRuM+iY*4`ViS7%mZbtcTQz7_P z@2mLs=_L4Me*Q)OvcZkDm;XNuweOcEBb^HVuVa$zTdcJF5p9-V3c4q%?A6N zzEk2WwfC2$(a%HW{%x=x zUyc728?Ki5hhSsA1V#x)(`>LWuP(FpEr#AsiDtikif`Xbv-a~o+iFIs;OiM(nEn1; zbl!kc6PVY2_}|rH!)~w%zJA0`D#B=*4feglKj&UOl=5Ozq4pbQ_!ejJd7o`Hqg3#f zM;C@K-uL$Vw!x8<>Zk4I}oGQa**IA=r17U+=CS2Yskf72ia|_gWU8 z_t{>6{}6ntTCcTzKkYMkU{QI=c?0FWS`EkN)zVkQh9h7Rd=rVol-+2W4fcH}!Z(%j zaZ0rIy-o4$mposs{m=VQs~M$&Z%TBLv7g_!&D!sNSj2{tVH13}5htn$qiHtSuV;i0 z|Gavt5)I!&hHq%re)n3PbSn6!#U!<#_CK2t=CvQ|Z?)l_unE40h_|VTaJA4h1pAGQ z`XByz^>m|Z`#x>>=4SCd=2=r8f^TL_vG$GLo96dzv-VpAi`eiH*aY9x#D`Rb(KH+E zw=A+B{(1E*Q=#~(4PSD;ukAa}>ZDV_w;(2^`=8t&dHNsg@6}?%3fKf+HSuW`VKmJK z`~4%rhkstZM2XhEFDky~?X&jtYj&#{rGl?My2$iDzn`47-&?SV4OhV?_+BJds|cfM zHfVlkgb)9_dXo|jpZVYBgR=PEusZ2f@NJGsx&CJp{(SaZBfdjy_zL6AR2NQc;lhU= zap9V7F8s2cD`-F76?U(<2{~G+i*l^7;FbFpM zKNuw#O|!xNkk$XM!T+ymr$n=#`TzYn=AX7-WBz|lPh%#{^?zGX=CvQbOKsQ<2Eo^l z*hxjmJ>WyI|KOUKNuy1 zYlNmDXu)k{{ck$-sYX@%ng4H*Jm0VPM`Qkf%`{^s&GkR)PW~MQdrtNn|e*59O)`$%sfkE)$|G_B1 zXqpXLKsNi;L!YHY!)NR77OS%D+nE1fv%r{14PVs%#J}e0e{Y~qY*<14sraXv_@_Jd zI{b10{)vUxu0Ae2swwnWT(}nh_7%QtQ{MG!tor{gBlg)ud|KHRlL-o1a9qIbvzhXG zqiX-M_5T69c0WCSG`9X<^ID8e?ej@Ae{0YGJLMTacA-z&@I}}J-`m7ZD#B=*4GuWL z|KG|Q<{xV|E797|<{t+XX7S~pQ&x7Pgs0gnnkS^wwk!T-%r+re*n|qRQs-N%>S=#Wz3}M{x9>BhW&pn1DDv4 zer@;+qsTCt@D^iM8t+` zkJ02hMIlO%Gzh3)k&xHpS7hiDcAqIC@pXMT@H)1VLz$}KIRu-lwdT? z1_$roTGH zHT$@U3v1tYZkRj^YvsZt?%;i>XYxCR=UuZGDqVQ&h**_mnmxY^UcTR+R<7CZE-pNV zv1rc>WOZ@P{yG3&#%Z3Z6`WRztY5J&JtM_$_L%~fp-NXwRwFp@k5T*GL-`Fx)%Kfa z_F0m(&+Qr6dMWm~GcHKqe=@(#bN@XGi?rcX*rfgF!)vFg2%~8>IIt$V|7K8rj}oo@ zW-7je4$b0w*y^NH!S_f^%CujnyzNIjtd%yDIfLMvNt~u4jHcP(pth0yswkhKM8k&< zWqY+%Dc%2MeUPXB?SMsWxCu7Fx0z`33!|yD;GpGE|C2HKHB+JX+pYLo z9+buRehed#5q#U?>x})nkdJd*zhx|U_bPQYi)jEH02Ch_VE30 z9pfArHHiJzwK04gD@wI5zb(xZ1YgUTp0Quoy!KVNouFltcyng2gHyFa+DG5^1=)R;+g{qGE=<+UHaLv7fPDuNIH2u2CvI-zL@4n8yL zf70j5jjH&VKXHE?oPEBut}*|=ZnT%_@#W^rXXLftP3RLF4uehbjUx_K5k}K&a4>%< zXYGrBUU#LbP<&GjUq!ZkueUnsRND83n3V2+vOdkz|L%oFY&a1%!8esSPDL0^v%$d} zCpUcf=XFy|h2op8_zp?FA63Seb$3~vbSn7niAm}H*CFrvYu#h8hz)OpP4G=8PE`>` z(`;}^%gBEC=XKMRX!pk~!+sL(W||7M9}_G3-ywHr+qcr{q*K9H6_YadYq(y+SFNihiVdHJ zP4F!t&QcLZ(`<0a^vHhrUodJ=eCB@-`EwTEYO9k@1>f43WcZ@}2U%a|>3{f+bz;M6 zKR?D7A2Zp7*LGuWOkdo?`0>I(=E{tb$E<>WC-hCwJ;qqsw~-P1Y$h&IVT#Gb28Yax z>?1aP&8TW0^Z$p2S^G5R|JQAck!IR2@A|J+e3!K0+pq~f{682a7)`Ump$B?=wfO&a zJC&&Yzt;T!q1pZEb&dJ|TH}>8(f{=UT)y_J72hRo_!$h~L!V%jU^LAJhj#M)zZU-w zMh#-WTJ!&h{yby9+Q$5UZA)V&&DbyR`l}Y-B{rUP(V9cbM{?Gl{u>aTM|HX#2ZDA06?TBqugwZq`99k9O>q+@3 zO0@Ph|KBS4ekK{;Y8&(awcU-GG-JQK>z`VDm)fus41y2;4@L=Lt|{himx&MUt4O-q>295L5O+ncRl*VhW#j?${6t_V?+hlpD{)-cD=Bg zv4ipX*#0h@4CcCiuE2r+;%>2;Z!aVEkv?6lA{CPf4_bAI`u`1-k2b2>XNuY9j%@#$ zln)l;Yc1cxhfMqBU4PZy1&g%dIG6XjK{En?d;J>{%G$57 z^?&Un#!Q;AU*7dsZ6*4|hSOmXd^3sDRD{tq8yv=KCCq+Rl+RG2;j{JsVaI3j{l)5} zQ)%Cdn3U-M`T#Dk{qUEyV#8Um3BCoynJU6)nhg$X7xlljlvkMwZC_jeANI2>zQ)%7 zwX2MoG-JQK>#thYu4=<2FbKYS;sO;B)(TBSaM-<({g{8$t~ILSv-!tif6C%(Z2e#R zikBJTi{~Hshdlic-&HF%+ytB8+f1xi5k}K&a9Blz5C32LnyFBH=KouNCyTE!|6jY! zm`OAC%e(%n6W=8^d>aPAhyMqo1fyv-Xw7RIwExxN|7&+DQTtz=`Ty40=YzG4`TsiO zl{C@+I@xtY`_+l>5*vO-4e+5)FiJ3*W`owJ`Tkdj{|BQ6v0t6}|JKRhONf7{Ys~-G zwKQhZjQ#Sizv}S+V#B(9VGw-ye=tfgnr4I6_eA!?|ASG3;xqr>`teNr)-~q;>rOCc zQo|SbKm2PR`{BF9hIMUW5PbN5FiJ3*W`ov$iSYG=eu@&Uea-(L9%S(~=Kt%u8#8Iz zejW3!zv}QEYD4J(f)D=>MhRh^_6o@chx3;e*8j?(_Y|7_o~_Q-|A!x)#n+hsuPZfX z(nSB$2Vi;a$J(_{Y}gM5!8epxtRjr2+2HU~qW&j+u3U*`KU@DF{?jbJ#@7FJqm7v~ zW52xXuR7MQYQteL2)=Q|p(-M*6PkwL@Vg@W;eYF{G^+ML^S_5@pHJ5{w*IfX!OM*B z#r==@L7x7H@2C?SPNe=+{VZ_cyLg0awvpc=e$<<1!i*^swsNj%G|%o@aBis?=bCtz z(v^#1Ro_lV?1TTuMiLa02@Vc_I{~LcV zT=xcnF_`Cn&JCNw*8*BI_XsKy%>`+?U#4` zC%?_mHmrwD@G-vtqXcOuAA&Y_M)unV{S_k%zIyYYZT^tOw+qR+6t<$wNroNoR-Ig0<^W&Bb6 zAd@fn=<{{k?DAsXSLjwVR{S+6;`Jrk|FD;S2mKy9BUr%?9`wJ@smIqLLxb8^e~%da zV0Oa3b#mV|Hb1G)O$->%8l0D}KY{o2VY~W$Q6YF+6Pu|zqiHty!6LsOT+clVCJl<` zH0_VwkIdkyKgQ~$Q`);eHxV#<6~*?-H{RBFhlMeuUPc+gcN(#^N;R5hgYL&i`0#CD z)S&qE_kTh6L@p*awKhI6#;ZDc9`chc1A@4afe7(q@rc#Zj z*`WLVem}UL`GNc|r3A&NzyAxmKb5s#f2)&D1z&C=p!mKlO#IJoLw{9|4^kWUL6X>S z2(gz+mG}Gk5Oj~;vsRC91EU7Tr@#LT&PqNnR{M?ctf>#dmzxNr?dN}Q&^2Sf8(~I`vu3>q`z<0qp(2c?*`P<42wyGb^Gt=}+hF*9 zleM4s*;X@31>frE!s9EA|IjcmKKyUJ*l-zaf^P$Hk%};yW`iD&Mfg}-*4LT}#kWiG zon4T{=Y6)-j8eh(YII@v;_*+;fyF?9-rseVGrQ*yroG zK>Ppa<%3H4_SJWF(S8m3|9bIV(uSYF20ru&MhQmKY;blL|9iRh_F|`V;oN_)dTYEb9wk6MXo8FiJ3*W`nc&zeyc`*W>@e zs6p|W|35qVdp^b2nEzjYoH3Ky_*PP0Sl)}5h35ag!Fv3^*l@k{I>Cqk2cra|X*TG| zrQyT>gHeOxGymW7@=X6<-gKBx^ZqJrSV|ASFNxL#-) zf}VS#{)hixf4NZ=pZWhn9-GALS+!qd{(t@TUZ%I-7bWG&1rSVH14# ze=tfgnr4H-ANu{0_4xnwH!0ED*ZhAW%gQvq#{B>KyNsDM-T(aWg^rJhU&_%ngD5t< z1qQ)~{|BQ4qiHrMd@gEV{682qsQt|U7rvjx*O>ob|EMvOD!$K(`WKcADC=FW?OU8f zC)eo0cc~2@ghBA(|G_9BTrV^YLE*prdT9M>=#Lpy@zv`1-0SQtzQ+9j`bsY|g|A3n zeVw;`UqRmt;!~7Q<=ycI^4|DI^}3)54>>z7;XglFe_bN&|KAQ`ALbX>NP=QAl|iq5 zk$ql;zS^j2pEt}t$@7TX|8vWJtE{QqpD)GN>Hg(^57aEzg4%xDV39W50Gr@@gIKE~ zjHcP3*YBhL#r$LatENKn+5Dr|{A~MewL0lk@Vy_C6yLvje^^Pe((;WTzzWw(8@@#q z!H53`qXeUAHt1FD*M}SM|Lb=sQSZ+Uwx3?aNBaJ3%>S?d+L%cdpX^tZUs&2(uN(S* zS-Y+m8-79s@NJOmT`Iz8nhlDM&Foif*hdSpNx0!8zhCj}&8PS8)V0g-k&~|-e%ZLO zqd_`ebj_WV}_5qrenv`t~|3n z?;-Be?MH^E6_}csnoA#JQ)ioVm(CBK*yj5i_EF4&d&AxloM7g3zdx~o`QC(Iu(4~W0Lj9KBdt=eCHcaHe3b^bEFNOY&iS1OB zVltt@%)dqV1HKI#Y0&n=k+R-;JUQN~eJ-^+=~V19A|}Q5@o#j@YoF_3kv1F(o8Xf^ zgYO_1O|!w{{UUrfKp(9{YriRm?=RW*n`Cv;soL^;(J9IGl}5y z&YKdCuV|3p&(3?lFvr`lmiRmjg6}P&%oUucX*Q^D9^u13Z!rIC_*hs7zDZep_@RbD z@OkG=VT>>Lf4L3jpBtOPf(pj44K;^UFM)AL5!!KX}ANmBN1fyv-sDC@c$NC(M8l?YiWaAxt z>(9&LYiV`Tso*;#CMmvne<%O?b|d~>Y`9VUlHfa%SfC<|rrBWqQ15RyvOeF~+EggM z4u)@H7GKWoTV+iJ-%0Vc;VUj2T;5NYXnF0|6BcZ^@hI2?UkBomD#B=*4c7Dec)hqNMzGcx1iSpr-dqZuA?^k^Nx$dAM!i_@H5Uk%q z`|jE5nz;R(8+kN!N}@9Qk^H~ZmnDPFAD^RXPQEYm8@`i<;h(#LrpGupV&5i5babul z`{MsMiq8J_ykVoxf0`UIkngK_XgHM-mFxL~CP(mi*2;%bZZhnC7$){=a>T7s`3TBI zM#Qi4hbBkJ^C^|j{9>cXp!^utE*t3x7e3MC$bH;*tX%rA$N=LqeAz~I*G-OW;r2RO z`Nu&M8IgQFf6(Me*$>n5iIjp^ zEn2Mq-&!;K>^TAc&-Xpg_s#Q6PUgI`-u2F!z4w}ZIp@gdCl#LpCLE#v8S4MkJ)!@p zV8Rjl*L0k6>c7k}nQA``%q<~C^(MZol|~IoNjnh6cRILmum;fWX}ZQI?O&n)8DPQ@ z;`0?hP1Xm>e-D`D(D+pF;2`lit$V0%7PxTWL*lchMy5LDw4PynBxY_2F={;e%F#C` z<@9S!s-6Ei;KDJB_b2nZ#2h=SLCWd3nZWvgocDwSyvYb&ml`v+Mat=awTiEe00T+%%&i`_? zZ!h1UrTUhF2?w~wXPw5U{iZNJ%fT#%jSqQ~__Y5njL!;i;RyLxDgT*Vwzd2#!Gr@` z<5#KiJF`O=zg1wufkxuzO3ImC!uYKQ6ONF7wdL;_@>hTfM~K&0d_;(^16%Fl^H1VK ztVaDerNgVHnT-zv{Zcq8?D%<+?V|&dto}+c;Q)~BqoRS1zr)sW{8eCJ_DS7 zqkE;C6*nz4el&wGh2x;rFW*~)zO&@{GSNr8f-i*wT(+-@G>z|BWD<)v-f8@567PiCLG{8{&70~F8jmr=Yv@eJN`*J{;o~K@fU#$2R_~%kr;p16TNFR}Z;9g-=sY>4&wkU~Zb$cn zi?2VpIDMpX>dViX**Nn1Kgt2F^E^*=^p($9>v4$R6{)ZsHjbZa9Q*P++!lWVTsW}T zIIYn*_2qk^Ej|xSIMDDedA?%3Xie!m)cooU<$s3vgd_CN1Hf!2eMg4=p9d2T!MpIv z7YJV6DW&i2p?`jeh2IQ|>{&pHyWuyq`6GvIl7Y zZ{+>V31df347=-jTgA_C@3pe7dW89v{bNbWz%;kcToVHqjX&D?r7iIpc#<3cnq$C( zBgDBNBe;CefW&W2K(!pY|I${xAjFRc7mm>Wc#B^X;>|2a0&iyV@H}nJ3E*%f@DnT^ zo~Ny84Gu>FZ*B2!LjJbka3pXN2>LUdhd8kpjs$+1#mhtdOmH|7_?Z@;5#nco%lw7o zV`7E>xe)IP4o3p-YVq$wyazZO3A~5mSq#(0w--1Z37o*gpVcA6F93%lfnQ+p^FsVW za5xh9g%%HwZ)-BZ;Yi@@*uwu}Xitt_14jZUfr4iv*RZJD@Tai{GZz;#L55IMD{lS z=VpaCd2x+!g!T*=-MR8Sh3X@BuMv(Ax9fx4`$C-Dy+$}foDD+kmxj1#7LE`nu?l`L z#L3-jgd@c5`XMhdK63XO;Rx|bYM*yqXix55BOD<<#o}`PTlJH>*9b?5+x0`H#px5)(D62kKlEk=FNgxE^n?`%6q~A zuIGo9@b5?|c+c4L!!^snmbm!5NPLLZn0HbNhlTN30WKU%-S}6k{=#tmxn?DpaDWrP zc!O~ozrt~0{8oWk4jZ3U*8aEQ_*a7qN624i@kc_u0!%o-H9l1upTeiY_^bmH4m1)U zS5gX}3*)m1OgMy}_^fTL@hMy$#-|dDm`NGKcV!*BnAf_LqU+tdW=$2iaBOn%JD~9^ znia;c2241>Ro_0L6zB(|+q1U(ei>H)Je{1aZw>A5~g#&xtz7Fa5FJ(8e+uwdL z;jsMi2E8r+#*qI2m~fyGepga1tu*%f;+lhC!eRBt8xViyzxdiv{~@pg)~uWljT~EH zOnJ+c$=A92MQaVXa2&MyXv_9L`6{PxZ38gj2=P`HzbnKW5_8L8--hz{N4Sbo4>U!?VL)F@?XPW$LpObcYkIY$K?38 zwiPwi+L!Zt*2nGxe=Oy`GWWaTYukVeM@u)pHmd)=p`ree!{J|lZ1L+uygjy-!^rO( zuk8f?`ziO`6^^eH?+FJ!^tU8cO3HmR-MVva7ck*~U+vSaeMM-W4kjF8e}^3h+s}RL zL;Id!!V%i{Q~Q}`hxWa}ghT9Q`yU`2DKopf{bOxE-V+YN^Ah|sdx!i3z=Xr{$B$*6 z8Q;unLjEi;;jsLUAZ6x+kUtkpI0Qc};=kFXWa|9ng9(SkmvMZ@_QQG8%-h2GEdt}% zE~WfS6F-jYN99{nX3a89^}KOyDY$UtV=vq4bKO7JmV*fgxZ0Pi{rz1-`*C2x5#m!UKEO1# zAsPXfcIl=A;Fez|^hT*?E_o8#^Hr+^E`1ULSvYX88zaC}q2gacgm zkK@?B7~caQhx(?0Sq_O`yaD~V{`~;fo-1-68qWI zdsr&+f%@ah&2i_=H>MGb=7jwm@LAv|fsaF<#9^*!n!q1d4%0yJ3E;%H*Sx!`lq zeJ;4fzBl+9Z+!E?ALspk;4*g^;CnrM0r*^gxpF5sagx%ak7=g=i2jAt`NTxVx7d!a z%@}Wdi+Fzlym{D9=e3YL^RlOZvE_I+x@~RRd~8li@Gk*hdOxtnh#Dx8F@FmuMBga08{~1}H{R;4<#&r6S*A>QGbDlAmOf#(JDKfs5)a4Fe zY4Jh7^6*vGPVHAYe5Qx5Ru0R*+T!^wJiG!NJGHNHI1d9P{I3JYPVsdXFKF-Ko4~PC zyvpIPdw3-{cAZ`@!9NCobMJI;rfHDiuL9o${wHu^b4>?hE=}|B8t_WTUt{?%c7t6wI03?96QDLS-g0Vhwlf+PVxN?|Iot^fMcil0gIQM?%@Z)u~Yn@!|(C% zL*Upce#qjb$3*x)3^;az^S{o2=`9}K0318TiJEL5rBxo@(Ap{9(BeZfJiIYDc8WK4 z_yP}41;{-7R^Zs_{IvpS{)X~>tKt0oqYXIos(2fV597ly z37l>GAJ{3L=5U^4OW^Inu~WRg!+-GbPT<%n-pS&_FZb{+;MghN#o-@&cse+Cil_BJm2CYdw6(}wNreG!=Lc*QgH0lf2s9< z#pxbC92{MW4|n)N4<8ARo#G=cer2kMj{?U|@lg(+>fzq2F~`eZM-+X)4`c{#iu*`GY_8uj-BE&EMDdBzxRM+r}#Ys6#nV3roN?*+=YX^QeRYe6KMqb@6o1^|{1|E?zH`B`Q+%$&|K;KH z!Ld_(k;T6rXe|NTruL8$T@l_6g(!*DSW2g9Piyvt0;T7Q6DPH05+dX_8IChG!bNJUDz6l&V z#Wz{}`!Wx&1jkPCN{93CM`HV^0>@7ADvSS+;o&vl*ePD)@HafX4jend`F;qUpZ}cU z;rqa`)A`>Aex8X1{5Vg-|9)_`3&r<4{7nx(0FIsF2P_`<_pgKC*eQO{;r{-82pl`b z4>^2o#7}5~e_$s#|Es=6-8{SjIChFRbhx*^Sl7_n>Guso?M`p6c)o9^MihJH=aC{P;;kHB;o)t-u~WQ_#hc`Ncp5l%il;gJ z?;hSB96QC^Tf8Y>E+5X{x=!HODc;H9D?PjmIChG6v3TkL4^IcjPVsbybMY?0-xC}= z#d})3SzizD4UV1Sy&cY%9VG1gfn%q5KZ`d%-@^xhW2g84hyTUHv%s-aJj>!O&h_wI zaO@P%b+~u@TbB=xo#OcxZ|NOB*A;E44u8SJ%fYczyxig^o$2A@z_C+&oWq~@@Co49DL%pC zt=d73@z$q#_*8K06rbwwXFPlwIChFpv-ruUdiZp3>=d8w z@TWa|1~_(#&#?F@Z9V)RaO@PH<8bf%ZQU$z?DY6B3!LLao3`HZVK(?Z4xjCCFMq6? z1CE{A&$oDAZu%N2vhO}l#ZLV{ZvFRb<>{LXjxNRLI^0{otedYK7GGfT3;peT0XTN* zf06Zn;d0OaLU42`|3Yiu-`~C#fy1l#5{EzH>01nro$@cX{1lz*k=&$!CtUj>d|#aB7J z#=}>GW2bnf#Rp#C;T7Q6ss9S=f8gt$|8?N#QoPRMnJ0SqCUESo=5>8T)9{Kk6T6{A zogsBgUihgbOdU-SR!^&Z{;96QAuSe(xfNA?Y^9eDh> zIS$|G;f=wullj>&*Urx`e~;#8eJXfEH$SPWD#cVq^RvDsIP<3S$2ch|DQi8v6*zX+ z3^egT;+tzynq1-GZNOXdem*$%*OZu)=Bb8vC~P0=rMBYw-U;9b^xc%!&wBdWgSX-O z=-+td-t$8ZOiJ5!(e=Caos`3LU_V};%lH}_eK?#a4)c}23-7l#ro%E`^TAW=;px2J z3H%{mx%Yj={(5*%-tS^e*BebdPMof}2K+&;uZH}+!PCLV@H)Vlaa-!){dm78INSO9 za`1nGzrgju(0%~#_Xd~oWr2TP56|NLewKg3B+Gy5rJny>aQv$MIBS3EY>z+R@@jmB z+xW=C>k0ow;JGe7BW-+=@KW%67oSl!K1uj+@FF)q+&h=~N!#kp&q(l6?3tep4Xppu zcsN~WTIPNfb-4AvL5?5HPZC}ZKGON0Vf`oJ#yr4fD?C(&jcHv zBzzJ$aT9#Q42KW%?5BWZr`sR*#$|k`4`F=rM7`*rN@ZSJ{gc;w*goC|f6Lqcr}6$2 z>|f%Qo5trYRJ>(k{L^`Vsxbv}e4K;-q2S*6(fS#@KMnk^ygm+oSv~w7-e=sp{mTB$ z_M2os3!HJGFCJ$eMc)}+J$t7xo zPxxO1jxP1T)cQ}t*)G?kOZ_jm{*&+};ESC971n>JZ}2Zg=6@-5vGc#u`j>~N6Zmp) zbgBPU)_)SdLOHB|o=uSXOTt%zFL(YctpBtBt>Zta{#SvoaQ@d>|MGBi!vAV;bgBPM z)_)RS0gf&mf2H-Ggs%f%?fh3+|6N`b{}pZ2|0eJX=fB4KmxqfJ{wu-JrT*)z|0KK$ z99`<4d;2o}B)kT^()s7v0Ga=8JH7bVfmb>I2d#g3I5**cA2_gK6x1pugClAGj`tTX7N4MzP z(8}sd!W)32TlF=z`jYU5s@oo4)4<7p@=$AnzcD!8B>!z_56K>te^(zef~*GzW}Zj$iS3sU4p@6q@kg2Apv-zIc4N9bXd8J|yGT@pZEPlkoQ7 zZNS-2H}tmSlZQSN{GE6|&5f_09bXdO1-!lEA7J^D@O1D_ZhYx>d;^d3#@7?Pi^F?b z{9@Vvq=@$3)O3fl{*djnprMEN1Mlhd=Ue^q@KM5kfO6RRDYE*L@GS6tPCx4(**}u- zT<`(L6i(w+;`=x7C!^!{hJ4=7a{5MDeTDte7p$41`isDGoxXCbPaghB=qm-!2bb+< zoYj|v59j?Nr*DGQmxPZ5XS+aOyb<##`U*eu^o;^X_es0JiPN}`O-fOIbboY1IrvDY zf4$^*zitev(mpO!RjvGFty{SO7lP&HpAl|C5Wo`CkY=pL@y=qMta8 zZ({V}r^NUcfiD1O{oZIgc=LMrV(^6;|9D*1r|e(y@KnNn3HTyoa;|;69JJiEh^8Rx5A8*7w ziT^2+Jo{DP=)!-z5%VPelknBx=)!-z(QNB~%0r%g1vt9!A8*7wiT@;g9XPr;|BDBV zlag}FM4dlfe{9$UUV$CYr!*o?<9nHuTi^7y&r0xhcK$Z9zL(?UeL3FzRe^6}e%kU{ zhy9D-Jlv(8B)&D&O7aKK4sF;6{z^T(j`ypKx!_d%6Q}X_gFh7IXKaMS^6z*2Jp7g5 z-w%#oLpxuY~Y%0U-`E5j8#}y}!+Cfrfw!`D@W+FLmj8kKJ^nVz zA^h=1%!BaD!%x`D`FXq%@!JS5&+o*Kll;`uq&&ElxiU3M^SSO zU#k$PzD{7Gvy;P#72X@(VVX8nyo=ff8@pJXp%{~D+B7q%ia+~U!d5%*Cz$th%8ieh zMk#!sS3`c+H%K34g8ro@C>UUZ%h?~Mu}wdlh1~#SI=;*^_dM6xpPD}*r1<~l^$5SY z6>Q`g!W6^j`L%?8R?NF>QNbezCO-PbTP?!(&^Orr|H~#iZ~wo4uT!r{-NyYd?U!Hv z*SWcV@l)C0p?R5QL-UGDhh*f(V(kupvn)3|BP+YOEGI8NI~HqcI}FXvEX^1g*`*!n z?PSa5Wfx~=mJKV;C@L!{&B_~GT9zA&H7zU4C@$drq1nYHd4+>xvF7?tSx$CF>5$^= zGI;UYEcwl>lA>6wVObe=SjS=~@^5Z-=Abh94zSE@UUKpVXO}3w6?Sp<;OyeOOl1nC zszVXc3iCqsb#AYsvRurIvIl2n3@)|IK9t}&zN{>#Xh>O+eCwlhM9sy6hh&zO#Z0`c zEH5(?VKid&EAaaPmK5fc<`hX!Mo%a*%W?}#O0%O zc)Q(<9o_zSMc^e?C%_ZI+3gAaa^0nRlIq2B^5dS|KmRy=LV{cp=zO>D8b*{dUU!m zXS4F!_Qv z&sN^%x!1<`u>fU_mgrXnX2%drt>ynJ`i-LBgFN5aDC)P#SPtxhc@vo@C9r>5K5YBx z=l8fG&gY+kjpXvM==NS$Z+lPd#PphOj_vq{IdY=7x!rrzGsj$oP^Xnu1Nuaep`VFYvjGR?c4hw5Hm-JF1no>GTNwUZvl4?z~^d z(Ls2;aq!tZ;S_$+u<11H_z~*HZy7__8Yt4rG+gjBSo{e3tZ!=%_a^dvr{&o5dCoJh z^8E4{y-g>1e!E*=>Q}Jt*sa2DC3YXV`y`^bC$)oTcOGrKrm)y~*sa5k&xUqot*Ls& zj&;DMa9a_L7g6z{{y3)4Hl3=lTZOOm z_*5S8aSJ@$!#chZJa2pBp8-~`{jC4r(Z;9RiI3l5Hyk^*{T_TiQxTc}nbhkN{x3bu z|6SntR37nh7d+R%a|%53-1QL|{~W5_i>?0$Y2#Dv#K(i!O~LMTW6o(FU02z(2<)~Y z`3VIVXGaobJ9?6ePvsFGe}w1v@N_n&=XFMx(X69`P0v$jXg}+JKJ6!+op8*@jvqTb z{v7P8ot^Oik@{dx4hp)T&0dfvdqEzR{ow5GQ9jwkb9v&MVtsKuI*a4R@%@bHLtart zbi75Kqb;jrG41)<4s@)Gv16@%d?t3Ed-JfIelsNsQ;)nKz738~iuLg}Jj>w8H>U4J zp8t=)pVxlY{|egpR6Fsp0=ti}E5Ytf&;M$$MG60h?}wj&<5PLW$0zXo1D=t_^gGk@ zzaETZsTPTE1$BkCf=%M10=pg9jlu2-&wnM@@`V4x_rs0g_@o4z#0Mv=XMF_^=Qh}~rDe&_k$2evxl|M2~gwSo9l9`RAj8i&uC96t>n zu30G}{=cWL*Ov9apLUhDgH7UNKXzwe_j_adkM;Z?0;^2;KYTy@4>&$4*2jPJfBn;c zW3(S`J_dZZ!-)T8>5orJun8Zu6XhcB`sU`w;QJE(^Gc(=P{*{n2q~Gx-{Qwuo*%i;t}od6l*~`#tQ|88h%#(Qybqv_;1u)o_I4 z(B|Is!?*H@uipB<{>i?XBcT+DIeB~YncA}R$LIRRHzm-qW;l$O?0-8uiB$o$jm$%4 z;o#EZ!u+z5oT3c3G01pwsn)0Uk;{0#U_9H6$+^b!Ka_swIUizoDb@P4J}$*>D|T$F zIn|#3E9iHj@1O4}_WchB$0sG&EIx+A!#(BWzc%LL5$^L?GJf(lF|bAa^I0`CNC`HJ z57xzb2B-%^Htcf z<{kaAvlBgUQhzIHnoU!`+N5X*GV%(F^0N!L!odZgXyq#Ld6tR>)gwOV!OQxi$+^Z{ z)y18sik?N(dp$ib(0;|sKB7MwlvjMNfR}YZ6SmdzZti}V==qY$u~mzV<$|x=!TGoSke>5ns_}r!c>z}Ky zbf3dS&z57rzI2$3<11>Nw&hjYiE{N0XD9u*uDx0FyJ*Sdt5(b8BHrMFJbrQ_oFeJ> zU+pU#!RBwNKN!=c0pnxex+c_-W*R=fj{5o$c*GK(En?3(3Pm|-n=YyFOo!(`o~|Fj zzpBqu!1n@pMfe(9ExfBS*m7Kik9)w2&x!P_c9_^TQ(JjMIcO)!_@zJo3J+R}<~oyNHC zqb}ED$GT`j+|$tq?A*h3l-7?&5&iH@3ATtYj#FJ8fbU)S?(uY72G(2q+3j=)?ILF< z97C|j*mP$AdgCzA3>L@x}Q`Sgyaz-H(&~_&REyLu6jaijh%)~!?`^z-?UFKYg z9l0D^DVBp=*@b6TnyfeGhK}C;!Wv@B)k!*7EpoX(yP(KFo^1I&{qU`P;_J8Y@jJCm zcEIQBxF0Os=|#sqRL)Vj7Q3e$!+>e1CS=4`p7SrgBcDMeO)ImH4LUF`c&Q!uea1{}^*)Cuf%q_BO|z4SwFy zV~E@blH;r=1}5SCGZhWWD?Xp$x)|q?eA|S%G0Y>PXEF7D?Pu*?ru}DUCmb(h*BZOP zn43Cz+v_u6e@co=adv5G;lPZNC?kuGH>migSYL0z$35((tl)0)=ZE{I#Ksn}dzXrD zijJMO;ma=LO;0vvayUN{mrtp4qIFy%`{*6A%+kD}D#xZm;ay2ZgYt?`_QS51zjlxEcH)y9*_G=}O*!|OGAvqGZrKX4)iSiSu(+&rV18jv zPPokoljtGGiv~)dJ~zO7ExhL&bMwj3I&RAz@V{w4Yexamt)B-Cr0bsEeF9k$I~L? z_>PJOiuL&&c8_DnvG0~AqIK@pOz^Eo*Hgl;%q27l?=Muh{!pJk!TS=tmmBlzlcVFz z)_{KOyIQc@+CXiksT{OT*QMB9h24|hapouR@51fahDP?M4DMeh4tl~T`wG5=Pke1{ zr2p%msV7Ir-K{6n@1VoPj&pfzr6>pOM49@>=(r0Xnv->KT9lBWM#6U*)%p&^*VZ-( zI&*8P7mvT7$VEv&beu!AzJsmet1I!{ zOnfI8^PAKtA8zdj#y+b>?9Qj2qbG>njhWUm+JCl|f%kJRMbBka)&^=P9G7wZpY!*oGq8Ki z*-5`5YTi-x*w9Enay)%4pZFRLpB%>@Fy{7F<`hNPrnlZm9jq-I_X)J|O$lV|Tba*p zov?cpyLrxz<4WZ~u*_r~a!6shl94#-p5^gQr9T>!S9~(x-Q+mOvG})z(Q$6;onU32 z-R-oeIy>PYj@{%q$NA!KzlhFP;X`YvhaV0qE6E;OI9PIHVsp{$>R$Tcn-Zum;v1IV z4f3|zN5F4%h{W>&>b=^QS7|58?>_UkTdqHBy*)`ses*?I7B$*dgzryO>pR#gzKCzP zdl}b<+%C=Y;;{hiPEQB999t=tgPhszG3+>JoF0B3k?=oCec*^XlH)R3S=-;`kMa_S2GKi+g7cHcR>G~Qor z8ouyMsDobyD;t=69QlMk)~EIHiR1a+nBR~0{I93qTZ&o#6$zi>BiLGD?NWL9eYNMm z5^TBepT~Z}D;F~Uja2J1*eX6YIv&pPW(@QE?*{wG^It{V`V6*;k1A)^7`rbM{u?e7 zAA0>?uN5$Uo_q2A?*q3!gRSDD*7@M&582WBbt~u7=(9yQzo8Oqio8lYQU35rbl)64 zwE5#NDIHX36U)WnU0L`lg~$31)EBw5`>`gTO1`@5;%L99^=H~~{BVCL^?YOQ z&Ww&nl`XZe_7fZ0raSioQppW>htH7+AI}g}9^?DX;#z2WS!r>!d8*$u?Q8iMdnHHk z?))ZQYOXQ&Tomo6m1m>t2kAx;{xhj*+LBjko9=w?b!s7YE26v)9~ylfLk4H$=P`Ou ziSYHH+UyaCugWg)O@?oTG51~+Z6}p|!CI?d(a~_>OtqCaEXR4+-GSXG>^_LL6Zp`W zq@#pK)3QqoyhFM0@x`xjT0Zf0q5iLb?z_{p)qgl%R2ERrc9__`tG4on=CDfQ7nYfU zvr7jnC60;n&l36Vud>{X;;fvEA^Cd7#q(m}?xW-5_yV^S>y!9~W#$9sRQ+G{kc)|p zEuv=!b+tCtXQj=(`o^r2oSo<)7gr7p<6`xcWM^{y^9YKB_iN=A9_!QQUd#KGX`}y$ z9&#};vPI^1g4#;k`kde}UhZ%2>_iX8{L0d!>d77)-qR3s;U#xhy8N#`$-&*N5|<+vTY71(j^{y^twT~tZ_uZ;4)&exEVi#0e2F~Udgrmy7_ zU*uqU&LNd^;0G3YI>^cBv_hs3TKG)OnC|H#LRYyT~ z!Qnc{&*GaBREjTha5~pxQ(uE`Nwj{h{0rD4R))^!>$LH$cCszJjvd!uQ~zSjL%pN* zb0z2TmG$LBOW~E{<_GY;<88OA=;y5iDnF!+2Gt`z zSx2RF-zRmIF%J*$wp-5QD_>6DZo~OGOp)l}z5tpmulQu0l|BUCf55xa)3XJPv1<`K za=2)q1eM~GoS9yZ-4i>*+^fE6Wd<|BctcUZj(!9(;oM*U0Fnrq@ z&=22~pi+GO0^cVl-mD>fTcZ59tqB-o)*^O++DcP7Xq)u)*fllgkC%J-@fYk4ChL%R zlnjkz$o9MK1nXP*@U@MFVEP{T$c2C062)WNsr36T?Kj?n#_k8~mv%I{t4fr(cG1 zDSFDNmucH_lwrqluGv6io*WY$|F;dHpFW2y>wUXk2>0WJ7~x}GL0>6>`np>G*FR6z zM92Saw}6*8Ozc=UphZfsjj_{Cl)2-gl^`AxCtOuH0d|Y_v->gkWw+UU9q8CuAM}`x9a^8d(b>s+}dM4c4&V3J!dC+ zxK6+Afu!rQnK`U^!)?YsF?g0G7Co;}(V)EI^A&hm&o#TlnE8V}J>+8a+9G!3_ibpP zSf5L=V?EdG9_+SzdRBtZ_pVy2nsBC))Y!PcPk%HhulRf)UhcOyd&HP$CPaF6TnT2c zTUa}CGn%ZO_$0UXU_I6BPsTiZY^0}(dqmsbNIXWVC(#n0aK@}6H(@f)&D1X)ulQKU zbD^xOnz2rM_J`T_O@CVFwDX5Z$c1kgb+h9W?(OjLT`tX7r#<&ukB|En z+x{MI-x{=nf{fy!oXbTgEW*cq0XU^t?mGB7z_-kp1^g(SBGPX=b=^_*^-Adb5B+9>GYwx#OY%FoFw>o5i@&DoQ~inW?Q#5#z~4sv&58V>gRv#?6mTWu zaQ&^7)A9*75j}^`2{fxV=FhF7`N9ulJF5P3!}xALgMO?bDDoO?ZwKE@`2Gdoe2 zbKZI36^~DRw@cEOm64e_G><3oyz}W`JL`e%F8}iyY$yMp!*hkrnU{smI~%BB4-raTx>ob^9PUUg0i+uL?fq z<;4fR`N#q5S9XM>S7PtB+dFw3P8&brCdZ${bGOZzmzPfT_=>=ClHxZo=Lq}v_VM&{ z`I*;XJNf6_6!@5zm!5R@D`gz4L$>qbGC7tdA6?OB_in3iGX2IoeZoBvKGucJnU|MO z_4rt?Y`-i?-(kDA#*aL|eX`>dZgTCp?crlyUVg^on+R5Z6n%E@w))7?+g<+WHP}uL zKDQTq%*&!PJwEdP_K8XQ>g^n8lDIrXwRu!tgYC26%Yl!1S@eRpy|C`sKJ_U2?A~kn z$lq{EvD|-zZy0>c%PUt*)6eB!UW4uP;p4tYbLQoh*Q4`=?SBND zbrgN)=-y%Vy+%KBlj;-hm*C@mM04il)jl5Ie6T+z>Ejv2;_OVG^GY1UC4S4O_=%%4zw8`#tzxhL3r9E!X2)0`^jpzWVAc-{p11UIibYb861Ky!N?wynhdD$x-y#ql@L+NI!Cu@(K4^_&$ekzA=l7J-$_7?EnX*z!8^a7l%(bT7BQskKCht!o8o*opAl9IrH*HPmga8 zSmjal_4f4rLO*hk@(K4(@b!R?d3ocn9^ZbjJxTi9g=+6w67k!?dHwcZ93R{}8tDJ} z=gk4peRuqz{V4jpGvawW79A4tbTf>6yWJ z*>09(MbAs)2kl4E=N(^moK8QhDcE+1|J%ZMDST`R|e4l!J9l_cr#U*d>(4y!blu$@q22js) ze8SxqzK7uZ(U`wn5*;V;gZ887^Nt%kE>TV)wA|V7J!|4Eeg$8J$HzT{9X;ynlc!Ol z$C*@LDg7>S`h>d>zBl1J-k7&b-T8uyBb(ayDEhqP#*Pv6D|LLrJp#U!@SOx-c%4T0 z3aQyi`i5}*l+W3hlqQzW(r>Kxwd3VnXU8b`xSrMGG-H;|apO(p{To=vzN>z1+^yKqEyf}>l8xiWrm1RR#_P`+*XAcc8#z7%ExLzQ>De7wn*9UsB{%FDa zW7%w%k449H>Xq8h+TBK*b5pewj@z)~xYFVRW8OJF%H!~%F-b>GVR5E+5P(5+kh{gV z@`*36;@}AzjJOVZ= z)R86gl0BSH4R8}L5+XWYq~e=0iI;NyAP7GvRi-J6#;!5-3nR>!NfUvzfD@hWya zPupUGG4FQs=4Aocyd)i5?Jv#DjZ|2^cj$+2O0YwGy#*i7)3#vl-+j@W7tYDiX^ZH8 zpZbnAx^j;vv&rSk0;iPH?-K0c-&zA3>D@%1r$i{NAK z-+M0lyvvStU~g(atN%;d_*T2m`2S1nmSOjRG4Ho?c4;Q4;yATUKlde<40K)w4ho-O zmGNw);!}CV#|C&lh37GN9`oj7H`q$;XZ=^Ht+f-5D(p65_mnX!T6*)b0qo1@d`1=I zX5`EFT@Z-GbCEmt(GTC0V2Ajs)&KR+itsot`^gW~bq*8#-%$5yTVAD|C?8~d$NyTe z#Qp!lB^f+{kXh8Dhc_EKt}5|weOq4#6LjW-_Z=TPsyGKmr!DBHI)-Xn@+$2_`CDIS z$Nm3B2dFg($o?baI7m(0|4-;kKTKa!?JIV{j-T-pkGTH!R+ML}T7orIOkM-piSl8( z*Do$wqxlIvPmE^A#w9J`OUGVyiqgefEHviBOUoyE`R9u!{ID~IlN&dWi6*=Dd4yy1)+wv`g?~7=EspD};0Pt;rZ`eFs&HwQ8udt2XA7kKyc`6oR8@cds# zKYN|R`oEgC^=W-v?d;fZSLJ*DAEjS$vj6O2&;L!})@M*9KCX8>tlL+8=#IlO{%KTl zl@`(cYwAtfl2>Ut`C_5OHYxpnt9^yT`ueT>3twaS z-t}~F9|E1Wh~2$Z>pPHZyR@amTe2qqdtYal&im^*ey>DF^f@bLBF|G2UZlrbcxO|s zhM-D(&UU=*;N9)*A5VczQ_R{uLECBwswDPLI6L;4&qjIs$MaxUCAQDZ64_CQxwV)0 zpHHPGSSHkm_JC9A}{VM8vidp~UaOYFExvH(sZmcn1_HuUV^dXN{{XY3VjokN4JP4!qw+ z$B*h0==ZIaqjt<8wo;U%I#vIVw|vr=wUeUb7<_0?Y%e8z)|$kcJv98twOWaeHVNN> z_^Lk1@jVaUz9_F%cK~aknALxp+R7W2<1}Zt$e4eOi}D(LL3OGZ7po-CJ{}$2x2hH` z)_0)3IRB%>TmHqEb*FkddeiR&#jK8VXztztXj~|miuXD7I zU2B|KN1#bcP%S=fE{(TbWz71LXn(HG1?!;wte#BTRzo2BY&GY5lz2FdLFN*eEv zLeEFx{A6(%b6DB147b5bEDEXCXP`bf|5Kh##%#FQ^FM-qy%n?mOVw81upFg|#ar&c z?r+Xc_%ESm`umU7;D7v38x!E&{q)lp8{`qr^lmpdK% zvHQ2PbM zkISaBX_prV))3X@$#D=3hsEIz`dQyWwfM3*G=4(dn9U2k?QFci>tdv>z|2o8k;ApQNAZZkE-OI@LWZB7gKFsw>}pe za~_}XY{l_$=cCc{B-JbEH`mkiSK9cdSf78zj`QGFY$&^0N6(W~e**rT&X4_0#xk_z z^Zk)S2AAgKXCyw7sZ65hZ&WlWulW2MynHW5t2B6@^z^I+^VS2^pVLNz+KJE4u_Lan zIvP`Rs;B3lV0Jx_q$ht+N#PK#MSCzc>fD8*Trg{araqdzIIVp zXg_PWo%UvJTaN9FInlA3if@YbwHv;Z;o~^D z`#CQUe-FM^`&k|PY2#b%WbFH~>x~`9rakSWJiK!p*e5RE_>tjZ+=2N=$ix4kKN^%* zeEtXCOW+*>?-!n)LtwkKpX%9p9Bnj+-A<{;VK*GRk;c>(dUpS#-}lar`0nI9w)&83 zlUH^&Gr`+Wu&(k_larlan2}XhoUJd3OD1Yb9CtQ`2dxz0leRhkI{c5r|4+`p^lL>$ zoAeW3w9Waq((eXi>TYxWL`N3Y98m|)aFp@DcQM}v67F!yXX9`>cK8*!F(HQ;xnu=F7m$k z62B7Do!#K$zFezW#{Bc_XuZ4hLe-@mWk1*{V|DpiImn&obN#HnPdB*&!lN*=Jdl9vZm7zKY(YATp#(ofXo3LAe-HXw@ z>}H+2v)K{ng@>65OlkJu0$qG3pAYUFh8-p&>;1VBtb-toKT4a?Lal3@? z8!E^s85HhD!h1Ir4U|BA-fc|p#_)2i{_i=__db!sM6WGkH=8RfHh ztF#m4(9_<2#JXeWZ1+4}D1po2ncTeL8iL)Ggzpuq^&RXKUki!DP{zYC_vcp8_2`{% zgFWi$ctdUF4a@Ncc0BLS?;)9=7e?2k;X|Vzhl@)~a`+@|VrPaybi7B!xAKXvW%|GV z`QLe7JXV4I*y4F@@3NO%u&u3KCbgS-@#7t_4kPH zm!95sN?s=>wul{h7+Wcp!{%Cj0{wi4e* zOuY3mCT6<1bz>^;latYDi`bFpv6W&u$g#Z_W7inFmzG7fxklZa=ObFT#csZ*V;|UVUkA5s zj-X>#3jOe{I>gt{@bP>^>y9Rta&okt?jk=E6I&SPF4ha!N|9G-o8J4ds#$w@c&8t zwgT(9))!%Se{^2<7T=A(q?fOQZ>9-9TqXX`us)RsAG_MY(+Zwk6Kim6G#|S-CnpxR zh@G{Sw&m!A9iL-tU5MR%(R{#%HoJ}s4;#EX3DI?fT|McCZ{-tT-QhbAz7ZyNOmA;K z`h&I6el`vl(C+E%goE|$1*O=H!tSl;xB(xU!#L#2(`vU)8JjU?OuggAu59|@n-c62 zUjyLdIMn)D6FWBDiwEcR#Kabf#U<2iZOW^(%>_4NcO!O-ym$-%yTI3hhOv_;`!eMC zwTtWg;+qoe5?`0XcPD(enb>h1ym*WP>#zN6JT9m0uFosS<=D-}?oRBU^Wt$S{Vs{- zMIusk)7Z&lCr%M5c49=wHB@}74)Jvre9yo)%f#AdN5`*SH-Z&7?gSqt z-6&#rJ9VnIEXVEGeSzHq?85uz(vLO7t_k&Z6qXie77Yqddz9~9?JI*&Q}0r;KT&+2$uZLOVfJdIr&>^{csxoBOui*?Gb2M*Jb zIU+MNaT=)cc$t1Sj|aQN7rC@gSNJMS?6kI?j<>*An`;sMi>WVbOJ1dI`t-$aBX;5U z&qzPk5WAi}Oh-|1PCXsVwXYBcyTn(ROO1)0-oo2XKL%T%er-HHpuODb5RMNVCUy^a z+bL^^U5o4KAQ~){qf6$Zm-Bw-JJ=<@$fbSq8CSK5opGGEeQX4K%hSQRJhoCS2j|Rv zF2k-4yBXg0u?qZy!*%fdOyaPv^Rk_OHjf9p#22}=59gJwzlHA?cV0ri-&IHb*wevv zgI(L54&h+k*5_XAel)T6w>vu-Cu@jZYwPLADa_{=JR%{|@88@_z`TQr{jRyT07x5fE}L;JUMP+XWrt)gEhpiUG;S2mkjY`XgtXA;+qoe5?|!f zKAbO}+!DTTqU$C#jlk-(pKc#D$I`~P*wsiq7CSx{c=9PG)?t#fOXq#|rJcX2r=vu^ zx+6)6B_=L4&8-II#b?d&@NR~e-!<;=RTP&R$;m%jGZ{w>c^_LT%0b)osl~3ViFLd- ziVJ*bt*0k@cxI9s;UoWxZ{@>R4LP{aLHN#xFZ>-5wv!riGO@8m?5wS|6Ato!-(#`s zZ(^OU@^rKVJE@+I%%Z%*bdbBnH^urQ2lqV*KGq?fwt4X&CleD}L<9N1#^rxrrEU7M z4mp{1$XSq29pry( zrO0bgL;mlZh21CZ{R~?Jsm}vB^mNXt=_tc2EANujLb8 z-5U*zDvYvE%Z(lxyPB|6Ce#Kab{BmZM7#d47U`&MDcI;7iK-u6NMuc@E^ zMTeYRhTnuLeB|dEm;colIk@jP@Uaf*_Pn>hJWoF_|JTf?jc?V#F^jh8$2#O>)*;t z{^05P6zqBJXUDOUHX77Ue6GZ90Ct;AjL&bLpor+Hpe{<%!_h>9xR=Bt8VeccXH+y$ zf*SGp8N9{t)|l8it)kC^)@%g}*DhkWfr+u*$k-XBct+yP#Ez5?S~loqk8qoRQls84cbzvUR%VD zT#l_2<)9sw*m);8JLwn0?kCa1B|X`ibB1v2l`mcnFQ#E8{a7bB-|CCD>BsrTDV9`j-9sY_Z4>MnArJEqIJvev#>jG1Q|TD#&5DEE&(gC@V2MA z^@sSRZ7$4&cQm{+qx)gI$;HGb(nJ0g4U|B9?k2}xcqw+{OpNQKCo3ZJluz~63yH8~ zWt3(N4IjZcOS@})`qCc_lt6u+XCeN^de4luo89DO^x7ih7(nf-O?j1eSYlj9VO2$u ze&D8X*=c^$mj z@a{0N>|?$C={I1*w4c>;Gwn&vPB?DHt^~V1*iHBLr|ZDV!}y4pk|M;E4lgLoO581! zxZFX-Hzn9DzNW#)dgheZKYUz|ZNqud#hpDJbHRS&>3EFx!%l~A zJcb?DW7=?DbaD8-yrScN>Rt78lxBLDc-V)e-*ej6>JVQ~!S@DyoEPPu;pun3hY{A=Y5_SJ~YzvB{vx0i`sQs8Z`6=1JuKda|6+8;YR;rI-@rr7nv?h|i&<+{V}cl@|;OQ-av z@z><(liT(HC-bwBif>A=TYRn6|K(3?&_$k(YOwbmCU%w7joP*xl@1fTWuA_;^!u!y zj-0}Y1*7ZfsH30t9qblgTo-lPfRkhFt-6 z-tQv7hvs@ZvM1*7lbL!!QUfC6BFBqwN}#?tH^1m2_=cHSK|yr9-*XIjb)@5}iL~*p zcAWq3;h&2Nu)7kw&zv3il=rmbJU+|cPUO1V#r%9m_!=z}luiDi>nip)d`Jnz_nzbQ zfB6#|e6KlGTdBOyIt1Oeh~0d(m3AQ8=$_^d!>;f|XP3_VJ+NC6#V4;cr?fOHy)2`Y z$7yoT;nn+!2H|CYf?JCE+|yeBmp`$>XU%Ea5Ak8zmTeWcxq3-aYPjisbm49H$=B>+9V>b+-R8xq5bSJ+F^(|}v2)jj zBo=!(-*+WeJkg62Ic870qs6I5+0o)Orla~0%3zQ9w&&o|jurnBeLvxz(O~`LZHnmX zL+z-oV2{LNr2a2|VkI-9?wus$GwUu_DKJ7jt?O5qEo*wp}JwyLr=po<3EhX3^K3NyI5*yOl(?i}yuPvhI zcT|`E_sHDb5t^CUkfqK}w(nYMrs&ZV;G;!IKi}h@caGsaA0JYJJ>vVGh=1s;=y|$5 zkAvCk2zK6{!OoqR?~z!9=g7oqSd-{^x;;;Wjq|rBjsRT6;s}tVM}Tvp%h9?$EQa?P zr$>DLDbh3SK~K+1V617hNSrthjNzI*B~YKw>;Lj6HoTdq=XLP=|1Wxa)YHTM54V(H zkN8}q|I44)@P|D;%fTLZnCM~uALH`R9`X5hWH+Lvrw848+FCpD`DtW#*@>Q>^Z# zut$9EjK+ESx8CvbJFqW2J?!_`O0oOW*A7F^$lpiD$6CpG?z(xjlSO)tc6=;n|1S^s zfARf&#D7JLC{DGKi>n+a^Y&Y6xc?K2+Ju>jUGYp5r`l7oTYt1T9iB(Z*=OOF5{S>* z;}XQNE4xNIVfpc0YtOW$ z9V;u0j+3>l1JG@Y=wh2Lcl*D@qV`OOiQU%dxLwP-WKVb<<46-&FOQUSoeFL#f%^3F z|ERH^o_^r1oKMm7J=Jb|f%vTT^8cuBJU!&R+EWk9Bhdy`PtVu}%5C+CPcQ$EzRlA^ z4o0sn=ow2av9)&0O|6&zuWIP*dYj;%t-%@}A&(?0IxLTjJzsrTe(~+)|EvBH9hYj! z|F!+BEIFQyy@YCG6Vys9>^>qLVq=Cx$EDhFVD9sQcG~Pwk`?6<^T=4PC%`QwP@i7@ zAG5*JLoVjISzAQU1gbmlSD#+~FCXsdAs5#U^|$YOdg|qov9~F=)gwN={9nG=)AI+_ z8|fiGV{7fi=X4A4H#YWiPtPnc$+L&$5m|E|o=3*cgV*KnTJd?e$Gg?j!})uym-lNQ z#%`YW4Qj>b!;#(9S9p3j#?{Jk^5}Y!@<=V`-A+SLD?Xp#cQ`kgc-t3D?3xp!^TyhR zV1IBvnXlUCs82aP!toq-HP~@q;hOM!7o^`4)Q6Mx=#%sXHv4r0PZGaumH;j8Zy53UD8lv{OXuIM5GZ#^=r_EG(K6mc7?o(_(~;+qoGiZ6TZUD~nhPL9s!YxjZuUEZdM ze%8gc;c-|vq68Yd?$PM}B7A79uR|W^Es1_RS@^!DTHk^CVx2IM>sjr%em|i}bUnHD zfAkC2G-CH7)%p%m(P?N;>|!P2{H1n?{crn>TUN&50+T z;N?<>ANV10@ijw9UXTvEzRJ^-G*xI`4D- zU;CZE-^ddaBZ{)iN^ZWY^wvpee*7hZhQHUqiO*RF?&O-y(9f8>3x#iQ32 zvE%x`XrQQ1+GgM{*zsK9#PIvU(X%%f{FtP9QZ)smuf5@>P>)^zSv{;XMT7FSIT z<+4}?-|ray#Dg-*`1(-Yb$|8M3qFZ=sfjHN?=MSSvZ&s5|GJCR*6J6Ii?G{<-R0Q* z#naIXtXr}U`69Z*bPS>&zA4sMj{YxyVlR5v#p;HDpX)HuUql_GZF!Y;SYj`}9PLMS zIbiy^x+os1!#l0g?S%CoOV35e z*}7q1Mal8tw|WW(^Q&#{Dz2U9>*;5G2kL8FNM~X%pXTj9zoy?1PsdHPuh+J`26Z=i zcHZ%=ZXDR?BkM?nM8HI*j}u_NA3~gu~%|8zEual_VQ28ZScJa-v`lly0uk@eqCJ)j z>wks1jEi&pz4%rg;wuwA&ZpW{n%L6G(f!H2C1B~=&*~UV8{cY|%m0J1<9w>!F6_RI z?oaNW%RHVGecmiu0A;WM%F5#Duf+67zTbNp6%EQOKFOsyoL9B`+QgQ&uYUi(jY^jMBwj{t^h~}mhz`~h;+qoe6<_4i zi%*B|7x-Qyrl;{O&ZK9xs&+yYO3csPIf>yw`U8DQnw&-(uzZG5Vo`1l=m9KTNGb4bfiO!#m3 zzQp#rdj50VDUA4^NyVq~h>yGAxf~wO7nVQhZJ&>VP0@bV|7^9jcET|myYbj@zVPnx z-u8JH*zfB3FAh(#&$5J~<1s3}DZyUx^%#5{w@yumZ+Ub*bngpbGpw1;-?Oywt#)jK zd!NPbKJ0k@_r09xdg$I)!E)_+f@~25LvxDLS)Z5P#7(~P@e{8pyPgyO$#(Y@J*+4G z4{h%QXH`}1|F3fxV9p5<5fKq}Ktx0o?0i1uCz%kz2W=V9gf|%a@RvX;k+NdmPBtO84je3w#j+_4X>a# z+NFM8p1U6M$!73XNj{Ti-#>rhv_-S-T6q8bfQwiXyFVqvft1lUIS0Ri-+^4j`NGe4 z=FX!&c@zA5TF>;h@*NJUCv9#;Z#R0JFKnI~=*b*N4E*GUllXl0ff@5>;iLO=H?grK ze2Cp}GP}|yG57}7Ll@nR-S;BnhL{XrOQJ{oN7wYk2JwFs>!FM8bE#k49vL^p|4+6i z`IOwV=pMT~qa#P`5uc@PQsxtBix@oWOziy&_I5?aO%+%q{(tfb-)UR*WZyqQkM+w% z54+TBvm@i?FxciK55~=`#dpn`H*Mkk8T01J=;5xq-jDgDn)<;y;1g-H8oR@=`|sGT zaTjWf%qJDbSHG%1j~fT&BW)f>uME8vF7?ZQ4fN=zik4u(?*($>xa9r^?wm7g+PwL* z?z(5eJ@@-ZAMj5_+Bk?^X_N166wgy%^q(%Zr69tmE%ofWf%b338OA~NXp`@56wg;) z^c;F$iSX%3y~9cWOu{8i@M&ip)GlpSw8QR~u={jp%(V(Bpb_B{AV2#qiPVj5!Ytn>K0m*pg}UXMOsf1q)}{!4->hCE4F0WH^vA+UC{R<#!tw5&vKJzkio;G>Yu+ZHOLm9$nKD z8^qXAe?X7te_#J=5U-`))#N^T_>3xpl#XWGzcE_Z>`7Z=u=f%6i2vJe&pp3cf#2b2 zN$lT54&uA+J27@t4SE&m?a4jASuulpJ(E1R0y<-y&d8pM8Wy`#$#5WLw9To`jc$)! z;{UH___gqrU+^6cswZuJ4n2;`BI53EuZ)bFFM-Xl z=M-5}72iL9R>`b8ANcgN68%fNlHoT*{={7DzOA;+uC%#CHZ`SwyTKLdmW-PfWUy!A#FYpVEE_lYXUv-4{^F;fyDD9l}WrKgx_vYMMdmBNnWD1tj#Cc z&&SwLo^N~mwaD>K9ItpdXjAmK9}#e{Hot}5H_+p{;qS&o<{#p8#h04o!^NGDjg99u z)Q1BpQz30~U0^i7%PQjew%@&-ix(BdaeQP+`1}tU4x~(lwD~{iv5qg|y5T#wB7fr`*MQ+_w zu@lVJ6{h!lzQaNFq|M)>cO1P>yVQ>RbL*apzk>ZVKOcS0KYGB+e(oZ}LG4PLyPO+y z0e0tO_h97sssLkcqe=AsPKE<1qiy~jz01-2oJ;*-QRMhK0Iu%~I(awm_NPpFX?bLeapCf#SgX&3}N6_Q>y`m>v>fMKP{k69l*kAMe zXX1z(;ujudKO4w)9Y0ecZ8l(cI(DCOsXwN3<9TmuFdtCS+neD#9E6Xw$#*yAe)RYq z&>x@3jpx1RP*2|rob*rev`OQJmFe3WypzPPj8!@byUh)(>&)nO^IH+CPc?EhuK#%JHyl2g>N^pGbC64YrCqJJ_BYSneo(%`j5AB^oeK@FHX>$s8&%tiBOYwiS=6A-}-r3|5t!MtZ zi|_V~fwg%TdKaU|^Xo#kFzRMP%y&4bp0xR8^zK6Me3$y`un3>8gWaF-&xo<| zaCh{Vre;{i!E!Pj)ULF-9J|E#&Rhrh>o0ThV(+tH51N|HqkF$ehJ)%!o8Lr__}=*n zm)bKb7ccgH7wil9_;7WcK1;qgXYXq2!$Ivzo2#))eDBPC!#!{2=I6Z|z?Nw}^Ur_t z9S)?7w)x-a5#Kvs?^5qih|JGF2G{!qk*-qz2%p3eFZ=l-d39h{+I$ha#P`nJH+=sO z5k9YhJ*)MM&(HV{2U2FQwD~jii0_>zxYP%?Mfm(0Oy38bkB|IAtDl^)Bz(4z;h=V< z%`Mp7i`}W%{cB|W>;T)K^-S-#e20VTNt?e#?-+V_xzyk8ij1E>gZ;Rv{)*pzR6g%g z9}a3)+I-i!QqIFW&&BTFBk|%Ru-CMn@p+%`a8NyI^L_M)@0}lTsSodq#EX4kzs|>J za|#;yWBvPue_$9`U_1_aXTG z%LR%s9}=oFd;i=7AA(nuj`*jt1@+;ecBRca>=NHQKZ)JQbJUfe0{cko@yEI7wbiy% zPuj$eD-hnnuOOG)Mp<_8EKpEu9P_6ncoBd<5RhQ ztK>fZ-lIW7qSt{87u6Gv9nd4rcm8kmzMkv1%C5qx2|oI_G~vH(ssAf4G7f5&Hu>&K zH)8iCm-_g;T)$QJ0{fJXS<%{uu`5dqeaFli{Fx(&k|F{*K;n(ffYHKcm39Ho-^!*)ckh z#4gtbgoE0ZHaRyhzRMX@f{ATCvA>%Zfr~Rcy6cSC%Jj3 zk~zF`Kofk%j*YT0yIda-4r*80Ib47}@L4G%Rn0^zz!dEx(9S$VD z)>AnHz01%$gx>3c-XO61SYMuZ(z-)uYL5J3-pUvLAU$$EU-;_l+J@PewtWocJh*bH zvz43h`W$(Z@-SY1M(=g~u5DK?3^4TeofGH@uO(#tf56CmJ?y6PQTp(itX|8;jV?K9 zo-BN|0{eds>`U99kJw)w;YAF_XO_fY4djYIPujMaD}q#2&j>H#Y~_84{tI~pq=Kc0 zUV9Y_*#G$%+J=0~R7%^+Wm8kC>ZROs!+w~YD(>YBf{qgV3GJ=xn6apVy04jvEGy@Q`I*GdV_e^ zBJ0`8B`1xmh^K^3WX&dK`A7uPlik>i~2mnGK7< z@;!CnTe;^Lum|Tv|4k}pU0Yldo)C#W;(yR~M%%L3tM(3d%EkXmVlg}|iC>@OyR~h7 zVzJlsR_Ee>C9$|Nxjs@JlZH>sH-5gOw#80H+qBrLb`N#Q%}e_lz$5X$@_qEaBh`>g zoA2wk6sbe&a`V!@(O|zmslOtO>{!z|K>Txn%$lUKicI|HyBm9r%W~kSYOi*M+R9Mm zwY)F4;-0w+`}Uc(@UrfUX3TkD)@9=UyYHDbXJ*mG7Z>TetEgKpEj@IQ+TXVs?; z-`&`U(C?1^;}QM#U@g#<6xBZuIc=)G)Hx4*o^SzH-LJpY<*2^7Lg9smEnf7IDa#dHqJA_sjO( ziVmFAF1mboV?V$y>;L-SyJm`r-DzZb&2V58{m}04e0FD1AC78QbZ24rAa=R_cVdWZ z8QSIieqZ^5@_X+3jJNIW2Cu)?E)vehcOLcOsCGqno^#{cVwdZGC%*3rLc5&*@8d=B z-e`{RxXDOEqoLi;Qy-3MS9FQ*<9H6C%U4~h;k<|+mVn*MYkW`ggS?$GYBu2e81><( zc18Cw?DoO#GuVAJV)qHK2g>u^=pyWON?8 z@~e$Jc2`j!j>=bbS7CP|b~m_GBV$Do84u5spYS(B)Ehy+<<<#-b?Y}`x^PsxGSriR`^Ju^4d8H6JHml;~N~!w8x*Yhl^^d+wiq&%)2$z%vYT z6I#|8`&d5+C$%GWiJ9YG!p=_Y+#j*S`TV{gVdsV>?7RUE2el(}-5c29`J*oHW9J8v zd2lCKH|&gY8wpCx+`VjqU^y|>SJ$PP7 z{Q3#`w}C%q=@TKgFQO@SIH#AkNmh5CbK`l=;NoW3`DVnKFc}v0@^5_y~KTE)vhHt~1-Je+}E$d3BdQXJv3)iT-r*_>r=@iN*0M`aNhf zQziQ{BB$TJeXu?e{ki1ZRl8qw{;L`rwwb9K!}i#S{?p;{SXl88`kzt#J~929!ZtHi z6WQjxKS=3wJBIySSixGc;&ZAWTNhQ`9=4gOA|CMFr}Vk2BJDqo{+Ct1_n@f%W`%8L zs_tZ4jt5KW4i`q+e+m6>n0~*g{(WJanW}r)zR#<>bcfaM4E-kl`vv)jrq9n5Z6zmT z?18Y&Ox1k-?hT|n{xCS7V;o+3RBVhGIqa%F{fFoD-KCtL1Z`%jg6rwyKVh7`>(Wa{ z=jNfRRp@WAvyj+_0ML z{lz-);(gAQo#%Rf>@sO5IB^r7S$;Td{<1~RwTSuazd|g!k*Rtobz1z@H}Kah%%N{q z;}-~Yec!n|{>x>%J?gT(Hb$GxyPa9F&}Clv75l>Vn1gMdyZIK^dD^o9nK@s%T&GXRimF5 z@&&CRHC8juYI!zm!L0dU>DXGY~i+^%|uycXlEA zAxSvRl;X~A@=c6l>}YkQ%|l?D<(68J#Gm6vp)-d)P%xke{19OSc1>~ z7FH)-=Hb&Q3q4E9rz7_9(S8xZ2m8WFlF4+__26_y{j~K?D=r64kt~@r;qZv{Msa+9#$t_=Hp`* zx22x)8G?O$w7)9?;nIg(BxoShO?P>T=Q9-fl_pd^CB|oElFwkP6EE}ev6EJ*r+hfJ z_KS}OAP_z!WSbmJW(F_+mghsP+&|QW%4ebRsZ8=2XLaIbK0djM!bgs+{o6oPu^P=P|={IKL6o_Rq=3fc=fk znmWHV-WgU@|Fe(#CEtx$+GEb%Z&gfYwR>{e$c~psz~`Az{r{Hwzvq8M{V#kT4x5Q= z~Cwh=tEa@iB^xnERnC+{?YS+f3bc)=CSIL~F* zKjR8+Z||D_`C6B`i0fKaFS_gxJ`>Z4ePKKn5=3->mx&!pcT3)|}R$He+&|1Ux;x{=wx>vXJN`u6Tie<|O$l(V!U z>pY+O>%yhq1#AHrm~evtLyev7eIF)Z_p=M$qRO$=}y&z0y(eg~oW zZx8t`tza^%+qb!EX2(|*_-+#lpK7Ok`j#g7Sd6ubVVQ?dE?(<;X8$hiOa2fg;ZslE zqXtZ7w)*lYPdLBm8aasB2K$osB3{imzf`wkAISR;qCYL0=^<5dvFV(HV z>rJTpe~s;bbp0fJs)LwqHGP?9{~HtYOC9#f)dlDXALAqjOlGF~a{D(nzf_-VK%&eX z7STgF*sE%We69ADKB zVt*vL%+?P-d6xCV)2tr~nBQe?WUUOA?P_P}5!?TSP4Ne@6rV^^PC+XJ_^GqbH`Naz zzt^Pd4`Ph?gP*mA^Pl#Q#N(4v9)BdxSE`p`pFXOdkFxMtLY}LJOlCF*EDX+9s__?` zG%26wjL+62pU16Eyv)NV*FSo`QvCwx9{#h}|Wq$G+{lgf1h36SKj}a_$Uqx|ICTWk-C|WvBIU+3AyA^Xo4mw~x2{zxpQrc#gb8wUtv~XTWcL|7-w%)}-o> zjp`3xJ)Y>F^?_#WBac5C%flKHpQ<;LrH|Gk7CyvnI7u>@Zn}Zz`uQ1ORc|n%@}XlG zF9ScFi@jDIeC~+DDtv6h2$Y8`VmtT4a_6&hz7C2RM_BB;{l0{{uHC z`Mhm);$C&T{%Z+tFmlYo~7;9#$}7Yz_{f;$?c5aX^%K}-rrcO zb|&+zbjRGa%6Rktx8KAcb>y9@sGI^5gSrI%I8X>)Yf|yYfmY^^2NM1`Ao2L5l+PdW z^VtI(urGbofHHirFPtQqOgG&ieom?L-GLs|DKw$-xzhM>8WWrE4z#yA@iHHu`1!2F zBI%<8ZM1)~#ou*>uU+Lb{hxH1Nnhn0foI(=xx^Lz0$&WE@4nh8-a_PC=BLlncN<*c zFK=-f-tC_G%Fo#+{>y5_{Vvn)8JFSxQkm-I5sl=g_~S~l-R)OSL6t#&^!^wO-ovEo zk8$dctGgxrF(_$VzUTADxUixg&m*xqtKN+5l!JUmuxOFnHjvA#~)+s%>%jn0nsKi2P#g-dUIg!L0sQeKJ(!-)tZ>N zow?&l=O%vOMhtST?0At_D4Zov52*})C9&Q-@c9snZe$LuJRR%JfmikRe3!ywzBZxP zq=UwWGrb$%r@)ErlC(dc(f%CHV_MW;7^%Q`K(ty#l=ZJYphPZ%*SU^8IP}NHRZDj`zy)MA`(99 z$iN73zRrZo=T+kqy?&$qdCBU;%RGGQdAHawtEGHc;~o$n$r?fUyh^sU ziOH;L@oHCK{@D)xvI&(BzZ+#eQCySs&o-+QFZ1!4G_owpNBT;9Bx?lW^EUZawPG?e zSbW0sc@KQM36)Q^@+m1x^4Vo|;$HUR+!i{St z2Zsjy%GeIp11byn9rOO24sO${#*c$DmEVnRll*QCX+$=JUl2@@2IITfkMF$xBmRmH z50;}K{$s2iEK`#vGwU~=@BOzBe7XtMe~XRZ=aT&9TAg?){1_QQQhrBy8d}_UmGI5u zzsFD!AI?Te_$?;SR0Ae6TQ@%93T-?RpARlHq4Ha1{0PJG{^gwH7i??Lh5LnsKpW#q+b*<{wpjsM5{Zx#4b6Dq&e%8wpT@C#zL)%2zCd)j|7e&P7* zlizw{asH<(cQZ8QJzm`uEXU$r{%Quu8SManPqU*G)x zdlwb)A#<(r+s5`rHDNNdR?5$Q%zrz4k9dD@rwNsxtuMx&mE`x4)rptF@8eJu_g}yK{%b%* ze7FZS;U{zUZZ%;tv&K)J%zuX*c%=!2-=PBa-`KuMetF}+@T)gv%D{i+<0hFX-|>5> zEh^%}8tTB0_JpG(lj)`#J2>#)p?1_UnanfgvHdwDBY@U{Hslwte-*Bjy=;y*r;q?`g9;|BTun~uEHr0Smsb$s#Y zcYOXh)KvUGG&L~k$3K648_pjsbBiZx>H3MaiS}VR0^vt2gQKL(A(2@ccN^nBdcXV7 zJsygEW)3Yq4eQ@Ny$8zrSNSZ0$8>9>>n@k=&hC}3b<_C?jLx@*9t=1O@0lT&2^<2t z{yg+J@ghtPAEBK2hRDN$Lzlpad`E9m3@lyD` z7K*HYhmD?CYy|WAkNB=Wd>J+2_XgRnRb&o{%+kcWeE;qO-)chT_nz^4C&_PzSB-uO zzjs4{@;ku`JOfEyelqsNhi_3y_`OGdLlsPBx)cBG=i@5yT_zNMH7%6iq^pwra$(;p zYbpFH!tch9H@ydveEe!0D&oTrs3iOjlHXGWlbPm9bd&t`qnh^A zNt;mp*HQgf-Y((4nl@G^Uc#@YZ78zwH%VS-rn0>LBW8&YYqC@kek`2eD9L2H>B=t% z#$Qbj1`InOXa$(;pYbpG?h2PD8#rzYhiSqIrj0!%ixsW=-?@DqiJCsA7Vn~H(B}J#Ihw^Ps#YJ31YU@^ri3{=f5z%REHx#n&YD!+%7-{kX?{1#fBcq#lAg(CCca8D0^o*dt5mZ2g(oQs<9dzgH$ znlPDJo7~m=kN8~kpb3@Vlg96%B)_FrCteD_$3v0v8+PjcU5$$P@DbF6-;?Br)r85+ z+T<^Je#GaRn|4TknJ6PwxbZ!Zw^B?Em>cgi{ z6Mk#SPpXMbjmRubu5>MQ{Z&JJu6fRc%I{_6ck_s(|2BBl=%?^|F%*RSN<6=l*H<;$ zP!S(KkDBm%nY>m_n9Qu*JkIkYKEqLy^5aG;>zAAVPmVM68if%2QuJjrjT)rptFZ&xT%e#huv4q+jv z{acXeUx{(z!*{44{5~MRr6x>f)~2*}EvM-#cj+&HT zALIAcB){OC-D>($`1SB#@DK5=uDEzo;K026hN6NG4|hRL`1K)Qs3uHi)^2$^I6e*& zpW&!U`HeJwod3nf-{HYlCteD_A)zSXH;Ma~>cV{S<8V1D;==)`3BQr#K5D{bX6=?* z&yV;EM@`Dl;_t1|^L3e@58FAlRSZkv=X+De7yje?a@Z-(KMoT+4vP=RP=ATb{Cbqj zH1y_K?rqLZ#y79O>M|W$yUf>bb(zh?Y3gNr@cYrbmhznVrm*4DvmyQ={^KJ_$|*2> z>urAgKaTuvld6C0{QK6QCHt?b_!*WbY} zUGRzY#a!3?AD?vvpG~=fdHY2B*CT#q{ZBJyWV zsQm2w|F+RdeodYKAAZ4#;VrZ$eYh3{;m7&{j*?8Ko9?!W!TRX%R^%_5 zQ2D)~^TTb>jL#37txmj@eu zF63KHsQm2w|27^IjPu)Jb>gM)%MDJOAM_s^v|8Tzm2+41;agM@eylIxC@FJTWR`Aw z-;cj45*rknZ$&#ygo z(k4`XcK&~Rn*_hwrq2Is+nO?EeEbFX15)wvSKFQT;8L4KLHM!0fTJXn>888=ykPv* z_CVg=gv!s(|8GxT->Gft{J*xFDN`!HW21{l4=XK|pR4DKpS6Q&4KjjPwoeBKRM|?Vxsy`hJf&6eE~;F za{b?@+rRDoHxc;|6Dz;TI{t3|agtwC=l`|iyv>~d#!epAr2mLd>cf$!3BSqY;c6mN zD>6&Bb3aGd=e3K#Cz??CJ*fQdxG2eQdY~Em;P|b*Gn82WmK5`+Z^Ps%*S!6^6czE| zt>8alm2-$(2RYEe;x}Z>YwBIXVT3o%j+LvSFP>8^&jycj*`SD zKHagx&mYA9+Q&_-{4D<8QJLh|RQ#`f#@h_WS4na4sm2$vt5*8(Nz}xD#Q)mmYQkh@ z?T*9Vf5iXVXHBU5EdKMC8AbE z_b>6kcB=`MpT+;_ZIk?(ivP9mnlh#GJ4*is2WZ~$N9?K8o$xaU=Hn;#o@&L1AD{rgBf{%FHDNNd zHvKD{Uq$aX)>1J~${cBb8tymtAJD&VZ@b@kqyRou*3#t3F58pCYw|z1os<{bO0|fx%#t{`g3>me6^M}&ylvFZe)Y;cqDfrK>Zo6M}z0f67lQ^ z@%;!f>PRchh(9}#3)Q5_%=+%yAf6rJ+!l_SlwWV<_m|d@{#Jh7tWLZXe%(Wn^5cG^ zzaT+>pLD(C2=V<$dvXzK!ml^ElbSG@S^LYm!FvA4Q1G56RDLDKkH^fy^|JE2#_GgN z;g`D*p!|;W2Y`0E&-gs~da?RWeAo|5!motfTdkVR8u-f>g5&uJ=az8Pr2OU@zg@tyc^6jg*D*Bjs{$z;0e{_;2YMUR&w`F~@RIr7ly zI9>+!yE?c(f8<_xlpBf3oNM>2G)yRfBDDb8dM%4%d$iGJw<**O_=h=Qr6-;Kj z?=K6kFCKXrTw*y%_#I`U5&wOXL$}o_x{1;@$yRp5@qJ-;L~ut4Cp;@;GiJBybYh1t(BX3Pu&%F@?N51cjQ|^ zJU;S4z*%^|8nW5PArgE4(vd%fSac(EgqzX-&+n^(@6}fad_RK6+uDRYcka`^e+z!^ za)iJFXHDFn&o<{lV4gSI_n(pb^XO%cRD0Fvr}Xc^P@w(W@W3E12*+PflgRa}qr~5% z660jqA^lrN{z!3?S=D`OgWqQ!&4SmOur=30uUO$)UjJ>kuTI9FTyH(`z*PebcK-KY z%C{j9#y;SCv_&Wh`HeA=@)K?~R1*>W81KSSlF4+_@oGVP9`5Ls$g?KYd8J!q ze!+i7J6N4~DSSGHqF{ge_6Z~*zu6`be#%XJ*p}mIiGF6U;C)y#xqfoQ4!S8 z583}~LV@moecAYlK|Ip?OGPCYVp@l;_D>nVofwLmI7!+cPQFr2n9QtI`R8SivbKVw zChZ?P|KA_If35udq-j-yQuvJvCCV?hp5uANJuTp87ig8=OjHJwMF8oq@Zr&0sU-Y} z|8SIKGTn6hZ}8)r^K&?AQhpEX{J;O(Nq!5hPP`O;i$YP{e^(I?xW1FPK6`W-D&oVr zs0qJ^$xNOklj)}0zs~z_Ir0ZhsQjKZe!R9Y7vIHyORY}46n>9~qQHM;r}W=yRK$mm zpeFoSU%*k4$#m24N|<1N;QajPauX^)yZ>L!Pk7_}R#}~RDg2%dMRETHzZXdQZzC$= z!>3RaeylIxD9L2H>8hEw^nB>(R^-o_Q2E*Ucl8ZPejBV#ycB*fhN8fKr+j|w=uT8t zlb_f5t6Gx8?-h!|>4W2e>Xl^a!?#cq ze(#arP!lFIYt=9M{;LAtWkTg=*Z-^EO!E8K>cmUoR}qTh{DS)@m&f@XlW`<{_yKCd z?;!a-HDNNd#w!eLd>u=JSD8@w9kc8I)zR~5oqvg6Cnw?85Q=Sll?G2Y$$IkS`R!Oc zRK$n1sKJl+grg*r>89hA0@lC$7eEG%nv`Ehoj(qYP5AFv8>Uwzr=l71%2JN}4W$Ha%XQb+g^|KTXfWV-42iJ<*n>lpF>*xe>neir}viBdd% z9cwE7A6sO~lp(+VCd$i?*rh(4OC8}y{D-5Y%rTK!I`})!Z#nV@O{n}V{vYBmPGa%( zSX1$zKlAV@h4qnQpp6!#zLZ+Og#(RDKr!4{@3w=hsyH zKlZFCQ-=HonkX+nV#hJ@;ZxKRe#Cz`N-~*lxA`X)2g8vlIfG2-*FmrSVqm{_>}z$1k&9gGMR3=ns0dj5uf3xN%?(X{7xkK?X)`a zQuyr(MIpan9?Q#5<{0teJE#f256Ew+36q&M9$5>HU*hwz_e`k#YLy?4&?NjWI(B4w_K-)n$!e^!>TAKB%)Q zi4uOipVKGfS3H`Za%;-VuLJFg55*w-XiqpwGMR3=!ykKo#Ai5aQhpaIKW?GM{a4q{ z>cmUo*FF@5{7y0c>UyGr59?Z^Cj2fWXVrws%v!B~e!PzOT-VWr%CC>{OP>GKb+XGdBO#4YoS* zQuqxCMIpaaj6XT|Rv!*PP570QZGSR#BC~YlTKGk;x7Xe1q1b1p?%vaJ{czybR|VJO z>ZZVFxV3Q$|7X(cHRo=5Gj##C?eu)CZfd|;c#rg4QW^dNNUyio%|SlJW;rA$c zp41Lxx|zzn89eVkr}g zH2G0AVKUuJWiR#o)`73ICbWO~;W_@xM(>|#|2}7R;-&Cg6N-%Ah$*M^AMsaxxC%Al zx1Rj8n#k0NOj9cR1<&sl@O36te!M78_(k83r2JkARAV2)Z&N5yen%&jju=s<9?aXn z#NRsc;Re)%-)8c9HDNN{Ol2$l@v{f~6>CEIeW?6CbzQQ5gP3hKeJT95`!BYhsVkjy z)2aHG_*y4EWc?x6V>z$OIhE4vzZ4_bmL-J-dqnylO>Qf_q|J8u+F{%3JsQD-Q{wD3eT-dkDT8e+F z!|&RE$3~7XEinh>>%Zf~_d4mrk5LnTN6EIoCR1yvPpuBl*Nzv0<1e+HWV)GZl?mpz90&cr&{u^cd{+{HQ3;Sxp3gI_2{BHb4-ZZYbeDwHn@_fa~@!>e<-^ay= zgHRKGqsaZ#gvoR>)vC(#lQCCfO{o9oD8DnJ&(rGon`m|7rSK~cMRETH*K3phdk_`z zVX4g@-@Mype#UQiDCRP8eF#pU*_TM6_6EDR-i$hUv{D;pQpA_GZKZ}a=;XL!tuZf=xOI+bQi(FyN zIG4G2x691m%_^lzYP!lH8&D0tE^_}(KM)1`twBv7+@r#~s z>G*!Z>cmUow;>e8k3X3o@*IC#QIS4ehnn!)L|&sNOs1QuGd}kGwt;W7Ce(l1m0#;? zlKx}ed~yd8S>i8!H|f{%39A zANE&#Bq`Ens`W2|{;O|C9ffUuQQyJ*^QVM=>RShuVjuXYzD+2JkAIopPagmE-QYnV z))%5C{5p^e)P%`&Gu8S7&#yapJ8MG5SA9?AcV_hWhH`w?cdsyfer6^<=w)nlPDerq1N=`gHu)4+igUO(;JCBkPMZZ%X=afYphY!f#M0%8h?J zq0j3-=6La8eQ(sne?!SV)r84(Gj--2e*Bk#54I+hU%BynG0AU?)rptFuQU|J{Wp;Q zJ^A+t^>?BoJ}f~^_?44~stJ?nX6nqJdjHJ?FH@l%pRSL*y*c;I)uBMXl6SUbMHO63KQb>bYeH(AE$KQoDcSYO~HNy^EZ zOSSot@4qd`H<(oWj~huczJ8PR&#P7^UP}LM4n^_tFY!Ik_BCK^3BPURjcUSV zx|wQ2H5*?$!M9iw%5S&wJF9z=-#b<(UJAb*p-B1F`uB@o#sBBznLjE}kv`mxn(*U5 zgrg*r>1OJztAhV?sINr6Q-wCZs*T^6B)^ZWPP`O;ABUpc__rH!dHvUbiuiC3YQnFY zyjx9}OgB?!O$x^U3E^F-LgjbD)*okmFUhaY>cmUoS09QJ{^S2QPWImkiCyBu8r0xN zd%{tY$#gSy)`q};Cy4)W)Fl0T!s7o~zfSNw(Nz3D(I(LL$EQF4l=accN9+bAFM*-XYs#n^nD=`A5JtC|4)>fGG)Slee?Q{*mXjDD08duBmTot zlF4*4)pou2AMyW0nF@`c#s9XyO8T#<_;V8*u zx|urrGVecP+KI&~G=8gf{yUq;PGakm6HUec6H85*GB^J0hI(HAy+C{7!zI*T;xgMt zvEADh{;s_%Jc!e}!1uF^xozvLPH6m}u_69hO@2s?D<^9vb@q*Z{BHnXWm28rZ2fU| z^m$Dk|Igh4qnQo@q-4Kkw29Z~)Q28}j{BQT4 zNq$Ym{}c75OquZCzOv?m-TnM^lR?fm~MHxU2fs7d;_!Qy|r==)4$ z{53Qc{~Ou_+R5=J=Qk&hzXpk2_^_c6HQ`76hodBu>1L|k)?oZKbVuG!h2}qt|K~t6 zHorAA75^K$nlfd=e}nS+kJu$XZ0Ll7@FV`iQIg4YGj&eqVEi=dJ4bwxB@(bg?oFC>Hf5ff^@!=HIgrAK0ay4Nx-AtXs6r}TW1M$CMrZu7dv-sb> zU6Nl@@xNiADO1M%*C+4!PXn=|L3}s|1>r|Lg`*^s>1L|^1>S$lkS|uD`OnV(+ee@0 z)Z@3Q_}{S9lqr>8o!o!BN=8?H|2<24;=?6W5PmDj4@vDnrkknu*9Z4k8&)GgvoR>b?$Y3{1KlUc3TtLzct41 z$t1rDs}nDUUu7st_%HAIPh%Pt@!^N43BMZh9yMVy-AtYPpMn1xiO&tyDpdb978<{e zNq#;^Th*Y1Ut>;?7=IieCy&3z_OvHHJc=ItXiqpwGMR3s&i$F^NBo7OCh=dR#orEX z68sw5TAg?){Mv=0g#YrM|1=Ui#D|To7_UoQ=8abH`jGpWT(GX;xb8ZL`0J95pGwavfhC2otgOQ)5%{zp>PmDHHvd_xz`k z*rk0~f`afP{=-pHrcq>?QXTmFSMwk7AC8)opT++Uba$LzQ}MrXx+zm8#y|60p7BrY zY7`$%K|%P*m@ZcnCezJSho5?W#Q(;bDzxL%;{SQAll+>B|BVYxnKI$OyyriSjB)kh z92A5f@gI(oGL0hBlsfNR&yV=uxY(rXKa2n8^-l6@D*iVv4QvMdEdJ{asJ#9ob~TC* zm!Ky6i2rbuWHQ}Mop-e#e;bf5Q=$2fiH+;q=Pgh2YbyRXt}u z68TOQ+W4y0@zpVTf3C5q^Z&+=O_@^p+4%1#!o2=#pgr;79x4dGYVvNW9msSu)p4MW z|E$U@RVe(j&d&ckE=&5asq_EFdQ+xM_%Gl2SJrXvsy<|V!%x~1j*@iD>y}G({D%22 z>)KH#NXpO7|2w`A=a+R&od0KC8?PSl3)jEI_mjq7)^YCI*g%_ws0qIg%28~XOs%Cl z{@C;Dj=Y@;&40H3IG@VV_>gr?od0KCS5u~p`>$`l^RKMChW6T$JE0)_cn1U=C7Db& zQ|F)U`3*+iU4_Qa;{W;3jPq+E{%74FQ>KiJKfM8!*MH+^uN%2H3c_zFxu=>inQo@e z@9)Q78Teoo8b6Ew=QAb7`85&$v#!*XDHHz7cm9=icha8tP-4CCD<=hsXlD zK&G3iPG@<3%aAWtq503^f2WhiUlZ{^>z0}_rSdybdaB>+W*z^b?Zk&mP!N7R*9}KW zCezJSr~dYP-K<-Ue3=T3pPm1ATAK7<6Y)RmR+%zo!hiYBzvQhbQl0+;(S^Wi!agx^;38a0u1 zBGZ)W^h2Kij{F`c>wf03*k{)5J`KOe85F)BC+psT&qizGw#_cvr;T&B{UKHSnEjq0 z>)r}D3-3*yOX}Kh+wXC*?mgshm|Xp-zyC{J%g-qN@gjOzx6|uJKQ98<6$;d!$0zXz z%@b9|@jNp;Sdi%P!ZDNHiJGiG#Gm}e0FIJOrkkm2e`(i4v+f}B_f%-(u~z$g@TEz9 zl~yNS3cspQWc-Sw{F2Y>W>W>I>?X_lL-^H_KTs1U)6LZ2-T}W<3-E*1g!nH-pkuu} zIC8y0{g<*Ti4uPN?XXYEFMM7-c;8++=RxsbO5(4~JF@!I0H zN9wdtq56-92cOltUEGAQH zslmbf&9W)pK?O%m>OW4z@!xetiT+J>w>t4s`1J@yasLI+`wvX`ZzwAGFx3S$;m2=S z^pRTpr!uvcy6!UXzv0NQv?i1v4+;ps$o*RLUl6lHGP)uBhJ+&X-=wlr`j7alK9u!` z@Eb|)qb9Pca7~iB?ne7PM>aJXe7H5C{BAXV>yrKpVs=PIH-w)ZtMWDOKY1RMc=yHJ z1IIf4WQ>asW&I)ic+UwOC7Db&Q`h~#`;Yk(j+&I;T;msczlZrRh}l-tm%{IE|Hb&# zkBt7m%}Mi1iujunAKrnQ@S97%RZW;oH&fT`@cvs4ey=s5{5Wvw-yxCf@y0KR*;dn+ z!tX)hc7?T^-*sE%G7C9Z`R0TCX5uOEJDAJYx$HfA zLi4A8L;Uk3d9IpPPS!|j$o1Yo&w(#DsrpBM|DPK2TylKn!hVFO_~+U1yN&;{@DJqj z`iJ_5&O8A^ctpzsJYF zJdeuwKhiv$Ky>_XLq+=VdDMj8%jC6c!eqLcy1tVi|HS9iOV)()v-QgLCylQyRwrHx zzpbH2`5h~tIQoVg^c`9G;%kc7l@cGmikk2v{=-p{$#gSy{q^>HwQP#`pL#=u79TAB zU%x!*zoz1UYL_Wf8o$xyBg@P6C+vCoNemMozJr4BBmTotlF4*4bv^&DC)XRZDdImI zHL3qB{ttCYeoe*yRFx@HTK|qNA67n`mvrWR-aVU^*d;#v2nA`M_zy=(CezK-(BS{7 zv+4H852{f8m+q+JZ|MCAercaKcn)o68}gbwiG@7 z#7p6K zM<`N$b)(Du8*=l_|LKLONFPo{P59kSo~R~Frkkl@4+hsu(u=_Fv?kPl4;sJUCHc*> zI`LBY%@0NK<1hHV(4`C{*>jT2|LLV<@u934gx`bYy9Etox|tfrEkzsuk0W2CLh~OJ zE8~CIp(MXYtxmiYevgGB<#)8WblB*zlSY(l|DJUIl3s<1`0!!Wgdgi0I7%{^Zl;FS z2j_?BXOTayLgPnZhu`o~Nq$dTop>qyo(V+}e#P?2>%9HD0TuD#lc)(l))#P;WHQ}M z4WHooy@>o-6&k;nj9=t=KwY1u*IS)>1m%{JeP^A3idP(^$Wh0R0n_uMIIW0bX ziweT8l5Fb>lc}{-@s)||CF#F~%|th{&C| zSg>%`{9YyV?^!f!{(@e`V<(NC)NAzIyXHJFb5^gr?w>zv+Fkec?LY6z+1Fgvd*Fb9 z1OHX|$T7Ujnz)0p*RQ>Ecl!!9Cs9dFVWBJrOerv!L#RD-Z8n|WqZHO zxk5?K?mumd{$zi%=^AZ8Iayn&HNo!_v(1Pt_(+rb$FBdciTplM{F-gn#p=XM@lS3c zV8_GAGXIax`R0>mtS@*IVzyZ)ED67!iA+=KyAwRWGVtJ9g7UNL|KE-L z-;en(7xujoK80Ut_+9zcjVvn(&badWkNB=Wl<_0{%E?33M7CKtrc&SC9K_pZGr`NO z3FS9i{kQgt#Q1M^ht-Lf!f$#gGXI_O|HO3cs}HB3Cj8`>BleN9%|xatwRV8_-(uu5 zO{)Cte17f9B)?qP4{XSX@LL#u&+!X?-#;@KEoA ze{Vx&HTiiIgdcM+93`1dH&ffs_56s>&0bQW@w4;)?VnHb+hTR%rSJ=aH$cd*WTIBf zdpr|=#fQyarHb%-i!5se;U_XpsqK$?elizZd^Ub|{=c0^xZ?f0)9Xe*ge>GjQH>!6olUgWLYZ+KapulZQtkl9Yp?~N%eTP^Z(yWN%E@P!lH8&D3vZ1na+o7T^c13E@{@*Z+U>xdgugtCA?; zSC9^6#;;`9P35EX6e*wo^w9$$bl3U%Hy9 z4x4d}AItyLkDfSTZce6KVy`>7qsgZobJ_j_&~KH#V6f|`^H~A$U)$`eXKh)&b3T*4 zK;B2Ie0m2qJl@;z2Rz;n+-#V?`We2=* z06N||5bIZ{c%=bFNV%Vgp?L!ym!ppRVtF|EvTv8|EM4CjRMK@BQ;MxY+RaSF8O? zF820Ufr$-p_1{MI-zB}g|5k&E4LSt>1u1<=fA7CFU}D4D*XIw?m&p6?)W7S%#D>RT zvG(uu_)5v{=~lN$J5<@?9MX(YycM<>w^8?sr%pU*M9%;X@S@P*YUAi_rKeR ze*ZUtnGM^&4|V@8ZRYpy6>zb^1%iXNPK8YRQr^F2<6|?J*bw`(`P{7hFFnii--1kR zc$|)-|1Op1Lv;VQsZI{xVK~!};oHH*2Kt>iPi(=&b<1DVmri%h4SyRT|GWqO zxAdj_CAHx@z_y$JW?T$T?3>X)ec9Qro%wGkxY&3*;J-)Pzl^YF`n$oz2Dpx|qw3$w zx_kfb0W%xs-+J}$WyRjVAA*YwZ@<#)-|Ovv3???fWqdVw_gJ$HUhkPp|vmnm!SSX3RWHXhxubbA^!PH`tmcp zf9k=-Mvd)%^A5WImv;&FAHLZFu>mgQt9d8g|I4on_8-340<&TJSET!Q`P5+l;3NAi z`m%pPN?(3wuz$^4={}qN*=)B`{+E0IHE)9q8`{3$Z4CcXuz$_lsZI{p^+NjcZ+g6g z>S((&o?!pGv;W^p_k7*8*YUyrWYtEyVE+f}{`Y*(?|%`v*Z|l4AFBJ`^O)cNu3%=v z_J5S_{}mnl{&xo#8|~QtHR1kWaiQP;o?v1_?92Xf;Bfq0(arPkjZAEK+~WTg!#v(k zb#nM1)0g)HN&hz=MDA_v&frHE1K>B~t#q$~ApSHT3@$eM1?`up{*}kQ{?Nb%xEvqN zXQ+RAo#Xveg3N4~f9_HL^y=;XGYVX6c>85)zn5R%G%p1c8{m3;+^7EQb(i;F8JO7U zhyQ}(oa3X{J>GxiU}D4DxAjFYx!$k)e><4i@c1li|0!@?x7Ey>^uV2E^Y6KT{yhsn z7xYgX&aAuOr@l8`rV{bv403tkN7ncQ?uTc`^fkv^TN_8Sz@@F*13!IB{d6slf*TKF zzuExTer5qjKVRF)^Slq-Y?vRvqkg=W|9v+7&w`5$^wm%QrGC1W_fi}F0GQagopp$e z$L|Z*^tIDmvy0UapF<`#eEa`u?c)y9|5q@vA-IgmugL$BrLTR=xBmrXV#DkIyXkN8 z`d7;7`&HgP57em* z!Qt1kNcjzJ?fHEJTx@uKCII|9*vFaX-vs-b_1~SunE~I!e|M#aO!EErEpV~%ji7(N ztNKI6`1Zd8CN{w3IA}3X`*+CQzJI?9W;V3{S}fK68}dcZ@4vvshPVF%v;W`T{`bMe z2DtQZ|3|cchivry`vWks@eS=?+Yy%@^0M#WAAyMtZ~sSTf3vs$6ELyiab5s`f4J`- z^#9Mm#0I$ZUyCK$f7f5)`|lTEVnf=m4Vri9>wEbA`yH6r@b>>;_IW(2nUnc*8+LDS z+4(vy1AURdN&Xe`m%L3rMb34A=G%(w`126*fxS#;{?EOTPdPsSK>mfv?&RU$0bHNI zb7Ok=Wx+bL`Jcdrm^|Chjq$NyqDw|@cmc+Kl zZGBSQ;PF=AV#DJW|GAE3erZAcZ-I>vxAZ~MV7Q<6 zS}<3(z($C3K(OB>FM55(Rtp)Ao?lnRM|AXfS8&!ulI~(Z2lnB!TYA(P!MJPD9b9Y_ z*|_7o*dNu!>ob?N5E~x1_&=(@$9sdB4IOtaEdGxg>v3Xt3$fw#`R5nf^kr zUkWBRJYH(}N{^R;i4Bk2`eF1BJzfqbHauRg`eT}Vd*&8aLKx+!*_C5I2Z}5=#Wn9OBw|i*>Rq>9Jo7;s)n? z*%o3$_}#+idX1Z7zY)aE7Aug64RAd_+=%_ZrpLbS?EJ6AO0Z>te~6C*pTj>dr^iqC z{&^Z)Y^(_Of0gnd@7JF#R)L8PaEa^vc~FDv3*$fQ{kIy-Y?yymoBo&m{;vTS8{YnA z!)eC+zYa`nfUAEtsei_Q&--URnAljM{;?f#>GA8me>Q-L4Y4o&`B42c{#V{V8u)W#fQt?Eb$sp6{hz?{&GvsAnAiyH_h&&R_V;-E+rh-f2KJw8AC}S+ z{_gDhVvD!I#74ls|1RY}ae?Q*18lo#%`9a9KXPtnyYzyE!Tq8ZJHf@q+X26w%5TAE zJipywV#DLrhJV%Ld%(plMu!Nmq`-R<`HayOGEY~-ez3B0Ns-w7!pO%Bb&rE-%nQL{i@*9LqY`(FbM}g6%q?yOr|KZ>* z)5~9QXW0Iif{TrkVE@ZhfB9O!e`R1|16=rB%{5r|Z~1RMzj83Mq5kVne8fM?|LWVH z0*=jd>8GnFy5=R*oon_FetRNG`fnw2?BWB)-u`QxNc{}bWA z6rAT;|M>Tu{Z4Oih9^n(e;N7F!2Sxef5Dj%`zyegV)r)eKgQ>s&RsA!;{TOuL-~D* zxljCmacM;VX>j_k`!D%?+PO~;aBj?(9G4`6_E#Za8Q`l7zp+&WUu}A-zdFEIM({P@ z=qbL&@X}5Zd>uG?imwZB9tM!+b^q6cqo??K!^d6`!8d@Tr}(A-e>sA01V^v?_guCR zuYQ{2V_c~#2<>kI-vIs$pOxUe&i{$$^tXYdr}(x2-yXrYgQKVTcEcxK9>L!RM^Ev$1N>_doUz^#J;iqzUfw!_ z?*vCr@tpzwZxMVqIC_fj4)9MR_#SZd6yIa`O=BYXhv4Wb{$YTBKZ1V@j-KKl8$S7* z2+pzC5VN zydE4q#p?sSF^3mAwV^oM+WwT85xf8#J<%_uRpB?~w-LM$IeLn-A^0sHEy5aA4i0ID*M^Ev^0sgNM zd^R|G%6}<1{NMjug#R3H_DlDF4mjg)-@irhdEod(@p%ExpP`2ST?mez;tK=3CW0>p zM^Eub4X-MX;17YLr~DrR$A9|=MffiPXTKC*65v0L;E#f%r}$>WtA|DKrQqmE`jxue>%Wli{Puk z(Nlbt;fMN0@YUexDZVjV5q z1m6ITp5hw}KRi2vZ&VwGZwzoA{s`@F0!L5vHyK_#CW5~Lj-KML1o%%Q_-1hQ6yI(5 zk)9EJ3pje(|69NZxKxHe#|hit2EIAKw*~ks5qvv1da5tu1O06D_<9>0J;mP+@aXZq z0~|fYcLeyKBldTKqo?>z!~Z|p-UK?TB5fb9MpU>gSx6vzItd^kD&PXj+UX=Dl8tmH zETRD+EQ)|^qN0P#j4LXNii(Qch>D6kDvr3rxS`?*h>9cbj)U8{G4gxf<=(1p!gv1X z|DCVSsobvnF3)qT>egFT_olnUKu5jC1ojz_!;a+{B2ORT$g?1a z9m}&+{;VUb}a8M@(gGEY~KrV*s;8q%ANT~ z`@WFFj^%wto_Umm-w$%wvAmzkA93VIK@K~XA0_gx__Bwfeg;7fJC+Yp`C3Ol1ajE1 ze2B=q9q!0SKn^>Wk5Ksoj=T(V*s;7!E+1BLJm8Yk5&0==KJ;14Ns z_|1nLyjVV8<<9)2{UXR=$MVG@AL{n+#gM~}@h=qop)Wc3OCSd?wqGLl!`%LLA>{DO z^2=4e(&2Y8==Kw;Fmt-;IDxkyjZ?Lmjt_@}4Sw1GR+WF~$ag>vJC^Sd`RjPN5M19*$YDqFW3N#8PDj2Aa@bM(beJ#g zv-cgReZGKvr?$@*?6r;g(rKS>AV<4V`+2xdq&98dcjUVvhuySN;|)eXo>pnvbe`(S ze}w!SoUev_IgT;YCOz9^uqSH&UyyfWe=n2Iu>b7)9DaKs{}KD6&jTONo|m;XZSoJX z`*)sUAEqbzp%=#Wbu|2PINr$XPW{ho3;7;ndOnHI-62m+lDETop!QsbBc6SqxI0PS zk$srMP6z+h;6DxW6(%$Ap9*<9V-A~)W0o<~wP32;@g8{sh5KkdJ_TkkoI7u~NT9<#zwoD}x;M&h=9!^^+j4gnWd^J4{gd zM8_We7Cxl^;n_G{U-3z}K6;~`>b@Qs?UIFeqrHjfAJ0PmH{1WcIL=qY{$3oXV1Ioz z%Y**!jm7zTV`}LBnhE?S$es0(Hv#A4kmCz^y*ZGNPm)i>d0aR5U%J21e-rGdK#uDo zeuKXeekI2^{H8+=-o&rNOyLK)tg;F3jYN8V#wz!KJD)Vzvt~-{}*!oFM)iK;$JTK^zwLse<9@H z#rRhVeuDgB$ia*8mkWM^{Bp=IRQwf!-|IK$`mcigV#Qx6`1JC0fWI7a@M8Q`f}bE? z0XcXvKHg2B_DhhjgnYT;uNM41zwq^M=IdVt`3l8fBlw5n<>mnYPRPNF@z)A|f_ydP z;Klfl3Vwoo4diz!{yM?$`!M7G$oO<$uU7o^f=@3O2l$Ud4qlAELGTmg>mUa&#>caL zy8ZCe)5PrwG+6sz*GDgX`u<@<*Ui`0Aw#Y&LEaYfJ?cM8{3poUF)okq9ootDm8RP3>(CK$Tn)`X z@R|GHNV@+hg_)BFJCS4lLH)BP&5>uYo$&82{ORSRz&?w82>)KfKS7=cd4}@G{DV~K2gA&0eohX_A<`6uAl7xL~} zzaxZSg1jI5koGGRehKoUAnz;uhO85Qbz2;MgCGa*Zl4%$$Y#i2Hf`z~?eozNLm)p& z`7aXw^^=_X9Rc|uE$3?-&K5lWsnb1{`JB?L0$>@2*|1b#f5)@yc*}rFh9Wj zYw#NI!~Aaa-I#w-qWY^xt`z*iD-|Cv4+Zi#5xx^{ddM2 zij&j-lO&%B`4nTa@$Oj%w9ky&Oq*B*))(}~6J7rt@?ywOS9yAp{9?$LNc#`IQ|g~yo(k+QXCJ2W6dYIJ`g36ahA9Z-SK<7{ z##G|@e}|Qj7bMA-+bdnUygo~Yw&JOhZiBgKS{m;=hqo?EdI56=#!8yh5SYvpJ78j#Q#S1kC(p!{~I9(F8hB? z{k!tl1ef`36?=O5E3n@TIsCHy4zW*=Z-E?s>HZno7ING_mpS|A9kxP_`-<+L!Mo-D zft+4*lksH- zGsfQzU%>u3(}rHY!u|OT-{0Th{4SO6Rykgt3go-Rj{FZ^A^xwp&hh^v(2vEQ zUVg$;d0L;F8Ji%7UwVJ%SiIDW_hZ^zxeMdJ$h{7G@NP~XboTHSdqaQ1v7I>(uL-s% zejN>DzwnV1yrIA1Z;EMmo=IuP^0sX2bwu5hd>H*rHF+5(mE`T;yC$$D38zU@+nm1A zbZEoB5#gVdqt_8{97@U*;!6MwyX%%84(V*$PhT9enYt9;tK70NsR$M01d zc=&W<{us1(?;oY<{KZSnwM|vg=BBEKcw?kG6e`&FWOHSCq^!K5xuUANJQT_hg{Jao zJW^`y!mXW7v`lXv8I3lNX^7M}$KqvGwejZ4P$;FjInq#r^G)Rqv8uY-P^evVGm1DF z3U$TD%JS%_X8LNaXgLlQRkh_Ywi3LN<+bGvRnbr=4XX4#QobMZP3CnC!CdiDeZHzWIhYX}uNm7qaML`wvP^aeRn)*g- z3Sq3SB3@BX#<)yebF{g#E*38@!Wpcj zQ2XZQ$ulR-nnnN}@OjS61@kC}Le%1WccQ(&Y3*XPXY@j!n}D_W?^2%ltCUr0+J0>3 zM|f7}4Qo3vsTOM@RkhG2KQoYHZ0V6M%0X)Pu*u>A-6t)`V{2OR)0@Ycj@g z_K%n@Tv%jG@h6~FPF*Ome^JeZhYSh#Kc=yFcyV|_ColZ}AyF?)_5{j~CD=468cGSH?TJOxfNM3 zypA_>nML%c>wOw$Q*nNcAwH7G4*StQW=G5cP^RP!d%>83e2pJjIR6y!n?GY_OL+3^ zS$Hj-64^h1EMpn@rZOdO*sHKVL+uIo5#*c6UhN)3S+Q7#n8bE(!|w08E+jj|i;im? zyJt{V3~=%~KBIQqus7VScIeH$r$BaRD|}zXdBtMim@6>u$FP6S!9~33_=tmx|L^m$ zI+6_6$99N?;qJPRPJA~bKkwMRjk02}4A;kY|2F0j+-qDSyPe3JxFq%ZKFW&Gk?w`} zS>_G<5A3$t_g*`G4%uAl$q{`0e{*ef{p@+%2T7gU2YslcVlsxjAL|X<3-Krie>e0n zzu-i6Un46fV|>jLZ}>s5d)C4K8G7#p_~ZA%{~mJ1>_`~jtDh9KQGbh%2SHQ^k_i8I zWX0@A7%~QW!x1Zc-(~STVFl6g^8i1ZjE}do15Cm|nUXiW(3n2m9DHg6%r7_rzY}H_ zJ|wV=HSCe$DafIrhV`+gYhvt0i#p8_^J6b{9rGaOLRVr%mw@*{9I(k z>;w#yDS0)Q8*}LC4*nsK9US0~-Uq)Ja>ZnfV)ny-4*f*e&xGF(IaOtZe<-qIb|Q>J ztzF--cHP~n60&ZM)d7Q%2)}+8BtHX@1ye8vupe*u5m;+JWIA$*@FU1!#UQ&O$nx{* z;$w)~9b?Q9ho~Lt4M0A$q5=$#=!3hUitd6cWRU1{gx(3H7iC>?B3M!NH^P{sHaqPw z8uETDlXj>^S+V(AtJQ9#F-Mm;D`qFc(AYYBj4{VxEyaq|ccvp(2Kf8jhn=u5;bV3pjLCW(6X9p2gO9!iev$}( zCbD8O#!R)FX3Rje8lz=k6Jg9#KXc&cd4*!22;9m^A=>h(}_u&N=vlC%lAbx5-GiDI#j!V=Jmm%vO0OMbdvSM~3jLX&T zU$EQZ;IDveQGmbieTemgkI5Lf`$mg+4`XAcH$LvHHE5(kcb;rJ8 z|G%NrYRE1Q@T;O#%~kQ{0dg<)g6s}t#bk^-#Lw_0#vF$}&LzTs2zeQo1b+?6ipdyj z)b1kKZE&uC9rRWN_;EW3K%ejt|G|NhU_8Q~`On}1&N%cO_X6^I8ixEKK%1byQxl|z*zIF?A}p-gk-Xto88bA?84o{!>^YW6{o#KiVavMg z<3st3FYGr%uW-gg>?3q~-HwM`7p;wlpIYorg!QRn;V|MRtb8d^fA|6UZ7vCqZ&6n4 zPE_aLstkunrrL#Z{x{@xR2k8_+IT}r@YD`^ZwKJ^p~+ zCoE(9&eRTq$rvb8@`kTArnH^CA5y-9-d8R@etxLDS_t5}I%h!sgBVl)?Chbe96ABB zv%ERs)mFjpdA6N9V@Djij7c^q^XFQO=w+?o%s2%aC zN6yvzBo-}gj@CDVMpaFHb$Jce?AWLXrVrdM!=bMn81p#wi~IMaO5I;4K2^w=n{lFR zKy2L-(mNP+L7LI$VbX;Yw0va8mh3>;8P*JQLM{87;BXJ!~NS_W^%Yh zJWfC!#3iZECX^MMuf0j_-iO^rwWE5OhkRHvk4QtbvMP?fnnvt{B-YEx&{qzOiSLU+ z@`fXxO*~%r1&9ygH~31T>zIaoG8gGcWlG*~#IuPT)sFN|L~i1KgL~N4OnsywUR$SJ zNDun~&}AQtHA_AZ{~6yqRA$$mozI2d2`rO(ITK~Y=4(Gw>_*@)=|#1pdf9_qk9y(R zo#oMhEhXA;A|^oxCO&^gRt}80MEzneeezkl|3LME^*Q)TBD+hGF(*e7AD7DK5f}+i z{$1@zZwd05G_DYrDtskpb8Sr(ZB5~)0sJN+z3W(4{1KMKRBr@&%H*@0dRYb8xr`R=v--9C0_!qQkgVhH{ha-qZHdB|2V zmedE<`<*d{Akoq5tn2*|QP};*;eq)@=QaECh$q(v*6u!bXTs98`G^|4`!?U<@eX9p zJfQO%C~s08|Q|yE9?EtNu>He&1ZDpYDR}d6r3i ze1!6L)+cF38k4`@U zvSJe!%Itf@)yACav`5?lb1J5<6c>i9%Lb z!O2F$rg&XLbG)>=uA;*4Gh|JEhaoEm#vDch_Cx&0y3OJG9X~@cfF*Wv&z!)<7Gds?t zoDRKOhY#iru%#qEX3FOg9~(1gnjL3SPKNvhzaLB0(ESv_gPxdAgm^4MR&2(aC;saG z0e_#_aX00B=uKpqw9`3kODDv~IV|()J}~C=sdn5=nFsmIL>`!Kk8G%GtoLbf`&c>;RZICc-CtQ;8gVc}DsZp{4C)ed}8 z7eenwJBzb75mya0Q810;cKRFil|u?)J}G`9osC&g=-k&EA-l`rgLQby-$WNjF9qua zBoAv-v)~px?}tAxwWdt&zLj1IqmZm zWEg8W5sy!icXEl2RHo!bF#evgLhVTJedI0s@TjXTAB%k?U3!q-H>}G(QV8oC_Q!t~ z)flu667}2PkhgJ3`YmF*k48xcA zKE>_dR77@}$l{Z^pd6&Ly9L*81{A|?kINH}on4+-_baBC3XIe|cH>1N#+-eVUH7G8 z{~r7#5kA)Psk%PLk;;_3NTo50{r|Hdy*%Vh7e5vs6{)To={{K^J?y*t*o=jJ2J(k@ z?#$wA?R}Aoc>s7yB0J0jU`t7S=sci)x-sWu*!veG z@n}I-Y{r@>{_2;*-%>k|PMr-s%w;)|-6?EKMe%V8OT2olKbNGa9qCO(9+$u)hF3qz z<2BCENqU%1K$nuoSQ1OUdW_XeuC)6lspmm{66;C3EJj(eDQ2WD79aI%j5)81-7iUf z8u!T>8&7DYsI9A|>2tiYp{%@?_Zl^%5TA>Yl>=j5pnfrCpZ5H$8yM)Ch{n4jP1+gUg#-yDq*2rki7bB@b{s^ z<59@2W|{DK5aoMC7e_DkLHS(2)0hho?@pG7Uu0pUSu-- z{nP0uFGF?*%Y?^sC@VJgh1BQN4t?j(Q=NYDI%EqIdBmEck?LyduXvZoA6v>_MSM%$iu@?c#O@uGl|w3Fz9V*{4>0C0v(%2}L0G@1KAp(N zZ=Zb_5ufeI%7HO4Z%6V*Bhvomdxy_g(0iF>!Uu8R=fIessvY9aMT;Chh{dU|C-U*z zsZ~CR|KLQ)OC?N+|K8{@{O)o1?15}6>j|HqQC1GAg!wbeywQgkbMg6>PudK~g8hQT z`=~WOX$L@GIiwQiALnwzK1ZS^@OXmpGAKHrrB>eW1*rM;{Nn zOYHa$f8dzdPE;SUCQF0*Z(0vz#U`w@u=B|SHXjVl!4u{as|t6`dU(SWkneB(lRkJZve6j}ztdXsiLR zSmyAELCy~!Z9nzLl>{DBpr_brgf&I|tuW@wbce@$$VRhF>SH#_icR-u+HAGE6?WIE z9mcn`v(dl5vvFDO7=J`jCjLr~t`9NZ=a5F2Xcr`J^u5MhRqynZzd$DY2f_#Q2A>0A zrb(>yMn43*f2tkvS&BR(VZS6=;lyTnQ$!cS#OGpU<&Z|07b~Cj#w>I8+tOA*HlJm} z2Wxnr17lvJb}txnbsLAzte2Tb3YHh=ig@Id}W3aanFAxj*kqlfQ=q~wkM3jS_){5=TSUH*M06l)?4O_&4Q z7*75+B4chwKG-+v-%r=}vd_1G1Md6fcXYrH&**h5hn7D&Y4S^meE}^8K-V#FgT(5JOfRuj@A4_g$!8-@0FZ{q+}7 z#G3r3uy6KD80olPB(I?t{Jv$^gTTWzB=9VYM59erc*7x>N|Hasb@*f->>JmMK-?&ac-Sn(JFCbsohe+?WAAWKd3%^m&i>N>HjqCK&%BbUS2>DFlx6f_N z_16f!QRr`_+fvD&o@^&{^}vCNZ^-r zlfa7V1u;6kS$yE=rE8pTm<4~YI{jrlWcB;u=l^aH`J0D4L;aC&_(Ad-78!HPXvZJs z7wO{@`0aBWGe7L>!zcS--|&OvHDIs%mUr!Z6FA_$AASS$E+&2#A!BYvK5+EX;fFpq zTyD&*CprG`93p*I0zbTa(oi0)!ZwCKR+GPF$e5dv5B3c|^ts_W`1{o9&*wwFXg~b? zQHK28guG0Auy6Qbf2)jHHPi8TIrPp?;Fru!+86N^KG_HRh94xa0kL`2cXr%QzYcnr z?}wj^F5(aIHC^WjIC|;u!~PJPZ(Hd2TLsy53H+)sF4(#wE4p69*L0m5;OM2p50ck_ z*nE4nbG?{Dq^}Zw{=8Y{92j4Yb=nv46+YPq`_>rWfY^NdJB~lhA=2+n;D-&n(sAR< z8~nFcgdgH-y37se=%s6nZ+P37JH|TxFh5CubU*wCIs6b`(`9ZzM=u?Ikh})O<~u%e z{B4BnZwdT#BhT53p!!2BPuIBtj#L(Zh|PCSvG17y2i*6=&%J-Yf}V0pN9<15wRi(! z^PQjB_vX4_&Uj=>0>9e2sP1(VuOE@W5-vD;>Hk(oo%@kOX&M;)fCaf;Us=qS$TdVPqcvK?yWSQ7SQ646`>?5jnh}HKVX5%RQfnx%X zin@lVa}&ajc+?>)He(&H{t&D0U9ICH@fe3ZkY!>QXInZUKH_RO!I=Ac+VQl@@sLLo zc+g{7yz5}6lgwix^c0)1urEWtV^iVpU8h}6fnFucghva?6S+)BuM75Hki6Jw#;l1u z?Q#NSai2#SwM+R}yp4&643-Gh$LYw5-G#8QFT?)MfWNn#cEOq)JSCAG*7>ldBt90( z=h(T%++XXo%S^~y5_n*@HXg0CEabWncYW+Ggr%`Rb}{^Ia@qy)6g(vn56ly~=-dED zDpT@eR~qxcNT*#ehv*XQ8*_b>jfuzUzh8rCKDP_r3-GbK5Ek}j*xwEC_kxbA)IU}t zpUpDie?7{IjWO5ja=qHEGUmZy&UpM1#+6`Q#5_tz`EPL1_1uB1n2d3Y`nd;wo^aaZ ze(1>@M(|g&Eh&qS)oQoan6*ba?Qsj_*W2|3GpLNrNuK&+QFd)4R ztV`yCwShiLdT5K&9&bQ?zY5516S81?T~OyJ2kGHDr#-MH?s82s4-G@)=UwCtZ0dC( zjLm@?^Y9N&J$wY&-&96++mYW@JMyvJ+C4JcsfW#wZ3^%)c4OG8ao+hMGxCQRuh?D} z!jgRfcKXPd`hWM-9*C>pDT(Y5(-qt6Lf0y>p5>38Z2w=s%YPty$-Wd71(WC)eWQ>3 ze1|NUg7KYV;PB`+i=RR5B=0aX?~H>{7EF&ZezSIuH3azW?td71pC#g#HzDm5q7a87JTu*P6(qtfs2A z8vp4Y^i9-9Mi*q^z*r~;>G2orc$HBCJzqk01;~QU*MxGAo`|R&T`!Hrzk!E+PZ}*! z!#ZKB;z>K?*8C8 zPBa>$8+MGwc=B^JvS50QadhCutoz8pM?42VNo0q40XR_dfI;OTJvrXNKOVB+`GAjK zDosLu%8>=r%OH&Mz>RtG9S1)K*^w$EyIN$y^fCye*4jPg{~uQv=drHNI4-zP<@y`+ zA7IE2*7%C)We`TAx;_K@6B)~c{u0CgN+H0OH~IfE#RkOVA!Nb!G6-vp5RzIrsAikUj12*^07o@G`dG z^H#^spRa^*9>0V8K=A%r8Mdp&G>?gBho$SnyZegiWe|oRQ{nD~8VCPd$X<8wzhqlF zAwIrT84fROR6FvIIYh=*_x=$MxRrx2$MvwAb;TcH?Y912Jj>zn2V@_pjQszKEZB6d zR1VUMKdD{Vv|CHM!F!5jxQP?%A@e}U1=Gs_MrPo}n3rZ*{LB>SeQWVEJ?I|DWjcB& z2kE6RZ9TvrxFyyDaY(L*%&q~pM_8GD429R1@3s9iliKzVg~GLE<|23HG99TLq*r>{ z`vm^L(Z63&4+$N@@plOH1luF5%;LbEd1aNuqd#ORj$L1r58*N$z0AJWZeyOqqZqQ> zr1~H(ZiUcw4MG-dFO#tRmurm;@DV4jlM*UrPL z;?Wv1r8>=5^1OG$hnOhd(7Hf0!>QwwFm*PW*q(zyDKl{x8V#EJOI8hw@_OK|an?jySwN$Ki1XWOHo) zDBEBESPDIj`;3MC1V6q0rPDvKeg{uU#Q$pKrCg*Vm4o!gG^c-D4B2^p|4SjU5>B;tYnfK1r~pd*!ow7Jn~7tA3t@38$tYh>U4f%$}Ddzpmg$543P z{IkOY>v-^#L_A(Z7Hltb1D69HZ_QOZ#FdAJA+`k14I-7L_0H%)el{Zurk6<=uLf?+ zTh4kZb30^DI{5FhEu9b_?^?UJ{q++0e--&fTMx=$-+I8hUa>vK+F|{@)6walUqf$` z%E&*~@|n6G$C1iGdgoH7f9`R<|`M*Mmb3T z$hOZTyXFK~Jm*9?NdLG=_4+~Q0n8JgcitP)4pN0z@1k{$_J7sMny#lOvS9MHb}b6r zn)h<;z94>Mhxkb%yF=NQ%HrctmErK-3cD`|e_q!dH|{H;IR5L(4>II$AhKY4gw<7^ z3$W9z^!<^Ps68UcgvhE*Lf0XFe~pyV26|*{RZV%qrAReH$K#a{GEa< z*j`t{a@POv_jh>AhpfS|o6WX#LVV0t84mBSad@;qeo`V2st>~bSs5{L?w5O@C)i$B!n#L%$DYFPK3;GCKe6iu z$gWc;;(<7=*gR&TOv#HqXUsp-?f)ls{SbN?cE56#e4PUAS=PpR7XLX<@Hn^)I?A27ZnO6PeA51ZLD${T zyIW<1w+k6_82Gn|@IFU=q7}TFd8e8s_^uWFApOIzIHnF6V_G-VcehLM`8Mn3|Lhah zKVq?8=Um5r%me5rN8103=!$sQ^#SRRT=%WiUvHl%)d%7|+JLU#CaRC0kY94^qbe4Q zR`RzVasB@axzxGGb^NO}|KvVf|J~>w-=H$!b!&?-iJXvO{@ZY2~q{bCms5z1K`_4d@^zVCznqdhd)*#J_V4= zHG6c8-LkFuuA6P#>DCW=yH!SbCCI1)__vAhFc0WpKqT4&4u~TMw0itw(L$&57He9jLg(XAV3T7NWi+5$-f(s*^ERpX*}+&egPz>sJTsA>OMkUvoDnZh!WN;!=HFfIPgl`bfAQ zdtV^Fa-E!##0&F;ZWEGuHQ=kLX;4>Ps<$(d#a6EQTOOUBf z&b0b`o#*1*>{fAu>R>&@YPFSXcH;KuKiTI7-R^?kr2W;0e?2-<60a4=R3|bg5OQ># zm?v~Q*X30e$79>lit5G~zuQ2Xq<2$b>+v)xD z&UAS-L~82Fc&^O6H$c9MZRA=v@Mr$><*82Gcn^C1{DbgbMW(t~Z}l1P4V-(R6+Ef} zy8gG3<(lOh-?sK&e(J=HPoby(hmaUFEPw3{a{b$&Pj&Ey^~Zd6;N1FvPepzC*k~PQ zFMM|ppPk4X*v9Kd*SOQ#e|4gB{ktLa=R{e?lw;n;b+E(g6J8cw{~N8~`Pct77x`MOTmx745aAit-a zVTVg0TT1K$W&Rv{2X?Qh9r^zr`Rjf7pe8Hos{Q{AA^$WN*eyi=43tIh3g~Te+6nvjS@L{9zLLHfZ)jBG3-z&8P*EKT zzIutR$?qY^ib-{YviQ9Lzhgei_P4BoxGrbEAZq}0!=j7d%k@weyH&7z)8SJGSq`^T z0-x$pvARaQcSn`s_M5C>mIGmC9jkutGv@ozw%=q`Le_(2Jbq?HQ646`>_gYuk%wXT zj_o(_2d?|@q5tdDrU4tOm*bHYo3V~p9vEMKh}q}BS>vHM(BaXDvSMe^wKuBW3$WW_ zp95!M9L(yg{lu*q{L^@8^}f%6vnD`aIWXn~^^5W4$8#M%r$Nu3qtJCsM^+A5nDd}a z$&0)TyS-{R27c^XEilw-#Bkv#2fBsvTymzmBu*RESuY zHNVw%!fY57gC}7%9OeAYQurbNParFoEW(zU=Ed(YA^eC-2BXo~`wFtZw?TGTllolv zUV2`5#qWjPMQYd2csXI{;p@W^m|@D&jQvXd=toskO(ZtT?>^*r6S8t(%uVX|F%vqd zKOzVv;`1KzV_cH!z&rw+C~?fqdRson*Te2UwF8&zGK`};sJ)m3w%PGt6wdo6Ss%h) zF&Sf<`gzHO4lZ%}%NNjlg=K>O3CbUeF8laI?Ouc3Elz*Iyd>*wUH|zM;&UfWZYf+SWw8lEhYAWGJlSL3%kdh z`uH7oKe{~PvHH0!^CnN4*%HJi@|OlZ#U`w5+=obB{1+4Qj%tn}$7ZbI>hDk!!tW=faS8WpHrDCj zDT(YVkrkWnNt7vhjRRnJb?|)9l&?X1^7m;5Hw%7Z$i7dPjeP-dU|Yt({vVRpIM{?b zcW~O{B9hyt5ZRS7Pw*Mws1)qJZFURv6g!)+CaS+` z6G|ECv{dJVaXw^c+jb!)G;Xxa zn(s#wxh}+iA3K|{GzK^R$%OLqZG6kV9kL~iC3cAa*&6?G^s;Yenb-Ii*sZY7ZQ&0b z<^2ZSsWRKg7J9U<#y;zy>q6}Iu^CHaZsS!Zl%Hn*k0kpM=sEE}8~cv1r6fKcP#)LA zZmIo0l5ET`vTsi2Q5SEB){hF_6eAu_AuBdxNeuNGZ!@8SgPrmGMd;nmSW+L)vaRqS zAI~a})v&wJj_28!Lu5a&4-foLOB~+{sl9}FV7~ym;*YRiR(}t}-(IIa-i7QDmI;r| zY%6x;W3$>lX+ni(JN5B0WY6xy11rF&eP&BMb|5QuHepFD^%`G*zn>f)c#fa_qQm23 zwiO=a1M_Vpukr6D6h7VIfq6>y=6!h7H&i6?_!smPJDad1mU@j_;O}dvU4DiPYX?rm zAM5b!e{qS9RHo!LzHdTB)17wt0jc%U}$|6jpyO80FJ^)toJCM=1iUgM|m_lcdS zX8!@1|1JaBA>PB5vB?L@{JHTP6Dpo$?Q*hV_cP0+Ju!dD{yvEpZ6UbC$bX9ELfAPH zTfN5r!2bvKI&(5uS9rh%W&Ye`OsK?}x5FMBlW?nJjV>(L2V%UBMci{FmU>Md{Q3Vc zjrf*xDEK++^Bg=6@Ue5k_$>SQUQ>z*b&uwcdD zVdfmB*N3>@{Vm&1a)v;r6EMDxfo#il!9E769pZkETBrUFgI>=hKG-8mU_(5x-uJN? zOV|EQi2FS@IXn>e!BZ01RkE${ARij{n-KSVRyaI{K{hanN3_0bA0CMRIf|V_SQ>+y zhQQx*4iCg+@U%P-|8q3{_Pd9(9maChzWZxH`|>>R?H$WUHW z4g5Xn^nb);@U%P-|8q3{GTi8f7FR2vP1lbEhX`x@xN(>3H9yd^bf@UoaFdVJoq;`l?nMn ze9lqq9KzBV+;ltqUEjW;C^M&~drauCgVc`3v)7Qrs1M%43T8wS zcN1sLJpSjr0)6F>LzuFr_L?4r-}{{QK^z5NNpu}p@B17WQ`h@VPn*!;ho~L#`4IUj zT5nrI^;HymF_>rw4t7My?>1!RkVBZ;^g3UL-|Y^cFClx$;j;^6<-nM`)b4c?I>P_n z8RD}W`LzT-7)^+X9^4&1;`24Ka>yY}c|PDZZH3=G_Itx}euqrv4^prHL0LI4=6{sW zM<vHjk#+&0kT=kY=PaP%QY!3Uoc@%b;Za$wB=s^70nsDF1`Ke?Tt_oc0$+;%7{ z2f{>|lGpSd>{i+K%BA?dJE49Mm5GfWd@f`SKDiX*l>=d-Ov!87V?qO*ed63g=>5(z zvCFX>2s2kEFW#5~VE2~ZS7@(X#Le6`34CaFLWKOIWkh@s_k9k8nOh`$#&kBJBhRtx z;au|F$>D=o4qHm%Lt>^kCKGo4d)VZ^2stN#5AUG4+h|-bm?!wyj5R=fk0~^vqi(hP z__?Lflc$?fFW4{0RcyZYp=#IDgpMw-^OoEy=+S#b*h!1RKDj4A&zUa-e99v6 zNE2R6YH)rKjOwuoSvfE!CWuJh7{vc$Zg%)ggl@ya^2~boiVG zy{cB~C*af1j}B7r)1j{%atU*~`fY^YTkUh8+(nSdyhZHhp{yKo33Hy>O)#NBVf!2? z_fL?Wus=TjzrOXB3#Ixw3t2fZ=2_}@8vMHb=ThiR6*I1%KclQ181v6+hjst4ZvR0n z&ONOaKGn6O`Uevl$1mmu;6%yGB}|1R`_sxai>mfuUnw69C8Ws7WI1>{N8NGUwvV~mga+q3 z<1*rO?y^?+Ad)7rk$$ii`pSVZ^*Oymj zkJN4>>~`6CPu>xby@ID4KBahl72b{HhaBZGJc5xQSd*y+`9)m!IWVTIrM)rln9#^; z?fzKqPtcQjg|su~53r>qK6Wdg?Iu*2V&})XpF#eSOD0wiGV!tg%O1o8Jo3noVl$Sk z&Al(2cHc0aL{+q-v*+0TqCCWT=rRWEy*yq2kNF9BPbp8j9>j9!vL4x>%%8_% z{eS#GM-S`&JYD|>xbdj7g^00`{1qT87F|nTw)(^R|M-U;eOP* zhD_sTfLk%2E_P1K6z6*TSS+fuyguqL8~*OK^Q^q%P%nS5O!yvcv8hky9j$f+CRE+i z&a?6+!)}|~KcwboR?VuPJ9`=t38uwd4-w0OF!P3}-`?=M!}iy_QIPd=_*9@A5nUX; zyb87JXF@eiw!gw3xVrrSkLKcYXH2V_l`!t+H9$|X8B5mE-q_>d?+v@Y&6@zd;~XAi zP;O8jX2;t+tmpG4JM~gkQP&SYbz9RMi6?#; zEPNB6^O2PUW1g>ku>K$I&y!N2b2aiThtE=!l>=igRXeQzN8e`WS9v!;Z$WE(PR4VQ z$+H(Y&Bc6{Lti;C=5qCWo(VO$^@DXZ_)4PdxD{DBFy^glcQNeT`neB!7bWw-&ok_= ze*Ox5<&a01e^tNNm{82EpT{A)+TrsM%E}>+FdtI88)4_x58_1L4XyFnPyIXtedUlx znCsN!s;y|K6hp@Ie^-rsLP zPq7(mllnvaZ%lJ|Y=z$AER+8B4$5zcE{@Ib9Y=X@He=fekeIAMHgFM9j zJjKo+-Pv2Tw`VE?EEj*m=|!bnQJB>;Ew;?Yu6(4P^JBpYS}2 zDgGNd;a>;JJ1pZreH`_l5sZ-=sSAWW1g zd1JBuAM5g=_)YVH{qy05^7-Ubj8_hXiL&^``hVP5JMQHdLhpB$aXaPbSPuEXM49cz zVf{aDs~z|9dqUPG@jmMRKa6|%SfBeG2oq)Ti}nBbCcCc8?+;lgmI56FR}IpD6SS9X`WQRt}6gOzjSVom)T0 zL$7CY{p^3-%P)t%a>ysla`lV-{|RpWG(y(j;Zu*Ya>ysldbK+ic5eM#3E805`0S^C zFi-F~FdilBrABXsV;#>AUhd*#l8uz%t z634y#)1ar=jHPSuaajN3_mW;>SZpOGEVCTF)kbfp*bN3ndxJKM@ zFaJ{LDRw?#$r{=lcZLZ~Y_Q{A{*92G;qbT?WyQ{?zHqJbI2U&BIOE=JkR9LJIMc7y zaW8)*^pyi+u2jF5n9wAb&l>1m?C`nUa>yslyVVZQ{Uxhw~rdA|0tr$s33L|H%j1`8fQ6Ya$1r8>=1`xOG$iaoFDh13AJRa z9qDaG-jvLvCQ=)9h>+fAtSkNq>tpdf4)MR`T8GDO$Yj1E;|bzCY{iazXq+GSt_e-; z;_&zwvhB${>hZWKi3irzK6XA~eXl$a|EFH*w96jIWWK^Y3aB1_Rvz$yG9_=^XC^eQ zqthf@)b4*E?-nQY-ey5}l=o;E^;O`ZtlV(kE6{y}al3(c zk-hE$#ChmaVjGnC^SGZ)X!?PU9`+>)Ofs*?yfbG-XP)Y>B?%WX-^U`3D6_xu2g2WZ zI!=%tVz`e*_bAGuhxPxAHg-HII26}$Tf(@eU3D(M-B~qj&Vu00B=U=Sg^x*fg0lEU zyq|H8?I#7t!0#U{llH;9!RJ7j1rj5@@p%4!${}jk59fy>XQLj1c@(`-LH`sVTX1sx z%sIh5OsXPMX`hWi{CQ(~kyzOM1z$k# z(1dnjHZ_w@nLXF%)7$Y|XE`wD@hZbU&Sib=_*O6uddE0+ag=p`9!IYr?%3U9$F~B^ zAqx2We=F)6n=9(+ckCkg-4OTdg1BBLLQk+g#yY|JyS%%@;}qysIy_oXp2%f7dIc?x z-OUaUJhv#|@Bg(t=!XyX;c+_j1lubhteMu|(k#30QGoS4cuJynU5I=-7wJf4KZTZF zZTCIk4;*RN!}7rIOEr}F??#gq`NO(iu|38*$9HE!_&udAT%!B@a^zD~Mt0agfGs8Q zagoZyGt)WRV&=YLIy2ARqvW>&zX6VU&g79B~@-?hWN3URo zV|TX0;|j+Mj#Tzj=&IQck6R&I zk;tR6wfcArdV=j05Y}4Xoe5p_mD4|-h3saP5s#;kALB9|sqClFvN=xwSPR)bi9GOw zkNSV5dgGG6myreAD~}kVEZ7X0%p0U#US(TS79X!#yQ`h=r-46kOyog7 zgJ3riU`IUOLl$h0vEH`+t~uDL55!aOltgwr*p|xTV~5JnPp`SzsgJiIe^o|T+f#Ap zx<9o={ysq#Y_EW@KC%9m&$Rov1wTM0a~9$MEy{xJ@!0vTWB0Y)$1NNJy`lF1E9?y% z!GMOxp3cvKbG`f)aPS!OC+qiG=lk&r+d@y~F2ZLo%D=HL9X-6G>8H?j{`ZB@_5OtX zt!HRCZk2sbUPy8J2Nl78A+bitA<-qRx+~B=& zuQ1n`ik(S3%5+pEKV1V%k1$a7Q|S8T4t{sY+B*1!DC^t<7+ztaZ)QR(QUZK4atvf0 zlJG0^Tk!}Vv0E{{Lc);vPtHOsF1G!%@My?nZbI!~Mq)gNEhX{Mk3Z9&&+3ADVx3EWc;7foVhKNXUv;1+kaF=es4z>4jyCP?)d$$!{=e> z`EwVl*Ci+m2ahrDw|1-k;_!J5deD4=^IecD%Y?aFB zIyS%#wn$##lTzjq`ps?EsU6l15v-%L?g1ZOZ`eCM(j2R*DQlkFGHu4Z`7LsD@!l;t zA^)!+3m31Du>HMs_`kj0?(-BPo`bg}vP1kOZb)7s)rAw^Z-3XW%L@Mu8SP_eV5IS< zKaD?A7tF)+)|!a>OE%>9LuBFLG3GYLpg$q}K2au@FuyJQ0{JDCksabZY$=HkC(hro zRqaS`8}i$&@Tsf^DelcuFJG~)_#>>Z*f;$N-PvT{-zr2b22V-kAMqDlD0zJCPJF*} zn|*&PjCFG1YsoyYvoficM`WK0dxGCE`4bKvVWRA(&|Us}^;9o=kiSq7m9e&lz9f{x zN3f2R$uGrl;ph=3l>HRC>wVpC=!f$ZBmbS;ztEEN#|M1feihDyjd)^C;Z)zP3H{aI z{~-JvWNB48QrSd35)z;exO)KFUe_dCC%9d3bMgk{2KBFf5vF(<0sd=q-W`5o;r z*3se0*7@K&iAFUBH#zKy&opG^z?jq2@1IQQ!Gr94CwvC@KtOo$$HP8`QSbEwVkzJQhQy3?C)ui-G#`?fiW*s zJG`g9_G+g;Uj@CHt=A9zyp2nT>*q4)D+k8BO#R+rLJwuw?~6H*GZaRg4xigPpN8_0i3@)6i#2{&IWVTIrM>Zwnb5-pPJg~1dj8yo>{cTy z2gY2jeAdJ6Zl^y#3cagZ;}dO;)kf;^%VyQVFGG>v2a%OSm@pqyzj#jl$l=cYj{CDTxO2Z_Js-Zkbw2dYF}}2ezg3_&nUmk=kd;H2Fm(++ewztB zI>hNeZ$akIZO9HW+~*J`%-599PS|a5`p;I#9&MdZEMD&3UBc%b=qraXVZNh&@t)da zr4Ap&Z}62wd@v92IfMyQWBd5;VfV7b2XQ+5a_f9r?a!Y=Upa&c^Hb&XUlV$~(tZzF z7;zkYEuY;eD~B*)?iRZf+QRNl`#oY|#NY5%nS~|a@lpNBH(mwn^PBL`&{qzO`Lp`P zduvZDwe?eUF!W?z!Sz~%XZSt`!bF*pcS2VaT9;<)r>HaZzDlZ}XaipI!`(Gz);{|- zMeU)l90(I-@r(acTX&7aCmVV)ZxB9M!}}ZvvnWIDdYRCZ-5fq)*zF1S>76R_N#Peb zXb{r+DZ(1x=THPpl!ecc@Vm|7gY`W4N<#lB!us3iPy|erDS0R0J+-I&?~&?<^8=7O zC)H0meT9C)f0(f`-CsqAAuER>!aPjxcLx-SNa{G_rDF%+cz12K;{K@Rd1)Q?$7<(op99VlCCrMaas5F)vcTx0=v~6dl)6p>sX*JcrNKC@TlXyjt!4 z3cKsnj_$8pkk8r=9|SL#4%g2O&{qzOd4u|W$b_EDb@*Wa9(*Oyb=--p92oOXwOa?f z+Z{e@p?CRy_$2?JFZsO>SveFD=6&k-1rvJy5U0JKhU|KW&*La7ha$p!TAsaI{lDuS0f^!)GJP%AtrbH>%wZ*sXW! zXA5L&_roVzIclHwdK3D}p@=ZwRKK5_(2EhLem;WiX@}2tl$ApfVQyEuZ(+B|sh`gv zdwxHB=ofljLeyR#BP)j@!u(kM{%S%m)j8wOcaXjA@c9O1Z~!SmbFb zc0Ih}d}FGHPU*{rec7wvham$V!t_sahMy~Qs*9P$H`@srWQ!-hHdx|_q_ zM_Jqh_MKY6mpUL&k9B$}KGy56#T1|TBkmXH_v_cM9J#Stu8V9j#`&CCr=QqQsDS;8 zj{VWl>j7Izu07@j#fn)>IvSHF)SA%i-5q<(CyEb)ZT}>DY8%BYCY=$A-vs*$9s6>~ zj_%j*sAT*~oL9_Z(y3H?%mZHEWjb>y3;pwS$cDnWysRRDKjMAy2(c-y!Do%NrK3&g zjZvl}OQ?;T(EcNuOCzyz{J?p*-y*saw;skrN3o&n6^|F6rQ_k}K_jzJ^3#l5=6jM|=J_-Fh* zm-H4z7^zQh`Wuc#W8$7m++nD{V0~Y#oX8esN?s}6t9$b&a{!mfFZKO%x9JUI~5W$hKE1 zU(8oFZ!&EIzRRI^ZdKHGYWdbS;jB2t$-wW8&{vMdWP79dop8Siy*0q8hg%`L1YcLT zPd(88J_K&9-@Bl%9E-{JF7=Cfz*{#ue(!~BdAt?B^xw3t_+1Nq;t@giuQYIw@t|R`kRkj8`^F*4w3hueqV&X za^$}LBJ-s`p?5xa?gPZ$;$|Tx_hrSA3HKA?yU&R^NNi<4TaLHaJsk6r;>Q|Wxo&zE z(aLpig}!j|iiyKk=I2eoKE>8ax=&8`=?BOg(1T(v^Xuo%m_2vK{4+=5*(E)E;`oJl zU##(-bv4#b_$U0_;rRI$dRyRU@)Z&n=vmS0{fB!a9*(q3uUp#{CV3leg6aXTG9@B-)eod@RMM<7Sbj^ z9W6HLqAY%%f}htNKWWh03qRC8t@+8c97>>DlBs@h-)#54-!g1W-II{DgP-WkmPvDy zJQ1IKWaU8DjxzH(u@HVn+V&|a2A`khx+0V3&sf+3HL^$i_pwO_WwtMU4fcOBsa&FZ z?Sq`7*Q5Q7?GgWdOxDpgcj*?`Kk3+GKcS>p@csVE_K591W(nyWt@xOKZ~wuuKMt}! zgnuTU*PYgYZ&aJl_K58zidjNBL)Ctl3GFCwuD=wr0m8qDpQl5Qt{<`8$1EY8a<%^k z_DzmG;(5t&!au>j8s`>styy-Swi{*ZN;;KnUh3HjD%@}<9<&S}(e!uXc?tFfd@R<{HF@*^*gvk%^~fG;`;yUOf2?ai1?Lr$b*2dKDCXZE z4iD^29oB0lTy z-=>a?i}@1jC-)!|=Vi#)8$j7lZ89572QJj(`~&om^U2Ox$J9UN{i%YmgU%Hy(8byq6gB_pmXqEHZ634EA-*frs=lZC|qd z#mE1}U#hp~kg2WcIv(J%kJJXgi|5yy;kLLasowmbhDMF?WHFpvZ@vO*OcmHU)!WO+ zxaT-g{cJ?0I(kOW(SgSMSJ6M-D{U^r54Tm8H}lW5)3;8r7V$@%*R~d)HqN){TCDw? z@DQtUjgo*jYz)fOR`4Gr!h0Y2nbPK}{o(xs^5@t>eEuV_ZqxOz7Vp?Up!c%Mz;jpw z${O#1;V19JS*A_pdrn;X7xZ40)oQ;*M@J$@Q*P`{279-fHZ%ijgZ7r|xjyd$DDv8vb+RkJ3~ zTrj2Oh{5#)s`!?J@zd=r%Df{~X z#+0l#<{+1E_XL_j!Ry{7#O>U@J?y{Z^IpkMfxKihE_d&4T+e^-F37x=xeHsS^!s05 z-!b<3x>KB&xr*sL-FV%zO}i^%rsQMO?ts0UQQyStCuIMbcR-Ck6d=P&)85^%N4)O- z5OOD+ME${^hijuG=lG*3`O0`)f87tkd6`=X{-KQDy>}9R_YyHo{F{uAdirCe+#672 zJ_F&u3vxbA5Fhj%aH1sV_@n7Qz_bxQ$Kw1Ua+2#~sPMs(JfS|i%RE37gTJltvF+BM z`BcF_)zJ|!B0iWOfDI{MK7B6v&i-@@Ou{gw01*KeKaHMe1$k^>W*zv zX`j;|KS9oNeVoqq(W6Ilea!Gp-D7L@fej8#Tp#DaKeZ99^@$H+KR8j6bNtctINaxh zb$0jDkA``s94 zA@h2oy`qR8W$zj9#4nB4yxbgg(7UGHCXDfY`vorlcOR%efPp%p#GKS&k4ydfxDDs8 zl(SqPcS(J0Pp*%f)iUAGT78TUG`K!!Y@s%yJ$vGF7xFc%BIiWA$0t6YMlcJ8e6E1Xud*xFrNS?N^*`rnx2EfCm2sZg6tU)B>n}S zGy3zmzxU)oh4J2kE#)V0n($sieuP!zoM`vF!oPkzD+eb|bp1V2b7qmDg?{1TsEkv|cT(IMQUKk()}sUD z#F_HvqKChS5eSWyiAw!+88>we597yc>tfD!Q-id@7F?Xu(|Ncfh zdOb8|2T=Th?r&SGt=-=}YG6zGNEi@a1o;RymUH6pusGQ{MKbx=raCiR1 zd`5{*;@?)Te{bUb-D5EPQ>IxJ@tK4iVJ~t{93GCZAxOBtdW=m((vsJ6!vFsM8Zcns zG3Ss&;?sg$C*DV6{aYrn`luWH`|AwlOuS>t!k8m|OuoP5IYFSHAG{tH{qOIu0RxV; ze9vai8Xf6qO=HwCYPOwO-ItOVwJn)>5k$t@=_+t+m#Ap_clh zqP1!*wRlI$i)g7RApAdTt-a^WoSg9gJ+JM4o;_z~efL`HJ8SQmwdZoqIpNB5so0O2oU|yPr;N|ubUweaHt}T!K55r4Cp?dR ziP1076h2Q;f38+cW(JE6a@Q{>FgG~icP3Om%mJD26rGaJ=UHnLUuNKw>My;1IpGcL zON{=2rttYQ^(nPtGBa2-+xHjq4>)O2K0Lz^K0i+9^LJ|#UuNL5&u$7zJMFK3VqaqP z7X-pb&b@zDD<;#`porI3t-r{#Ob)dupHGd?mUKQJTATPX10O$rijB|E1FUg&%iauIGVNj`lF0={&K^ zwbu#6N?)gg7k-4B6qD&{P+aNaH1ufXoRp*}uVanZinKTl%{Z@1_b>Yqzs?%U{d$Sj zP`QIIe2%5M=L9NK&q47mo=+b5(I!+rg~n%VI-eYC6JKWHQxi6kaWr&1l^AgyWqb-* z7d45G$gC9q%kwEmo@YYk!vu(NT~e3MXPj4!erDnmzs`|!w8p3uJ&8{>)vn``Lq%q# zgx3vpTn}vlFE^p`S!8^En9irst42RF@rhsO$T?bLG!Z@Fvw&KyHj@1RfG;JyMi$P4 z$hXO%sonBz_{3i%`(>I34ZRFqsT}V6LN8F z*H^xj^7=+>9yZkFZr{LtCWrO@{PVC;V@vsIZi?{Xp8wFLX1#TNkgOY{>y>8&I1>C} zs&JNig|%Z@&TXsMebS+pYr_U^B{_86=bwj-8arC~GM!?Yu%rR;CH^9#F4OsU*sq|8w zCbRX5$K3gEm~m36?*BO5|H?z6`!9S3nPPmIVgJ*vLx=T7S89JW#aA)4uUd)TTdL%1 z6tVN)u;Fn}ZYw#g{_~$t#*7+M?9YG0M#E>YS#O)e`OoH{^)uad=&*5)v+z#c`>wr{ z^Plby&*rhAMdR13@vHq^Bz|(f8dhs<;>#}rq>`}q=bi?B-NRb#+n)U9fL^s>kY#)i zBcJ5d^I1+Ci6`elI7%^@t_HR1{P;ct`D7C+zuC&Kj#nMS<4yTxyzUo%sfmE{+bOTN zwszFj7BY{|{^o!IAw8Yf4_k1u}lnyorQw%lY5-A)vC$NLETgzKl0)WUoIp$o^zOkiDDnlsGOl`=48p z_>ilJkrd_RoYg(#`|n=lHKmPX{zqe757(R`f@Ozp1q?$09 zS(`Z1$M0S67fq=AxZvjaoY>|3w#nMWm%{JOP!x|}N#^){f{MiOHPnRP7V67t!enM` z;yNF{UEuGUQ222fsr=qZkKYb!6JH9yk3*4*Usd&f#$S%)GKt|f)Zm9d;V8vqx*AN} zLj2ukM)f~ud{N3N%Mk(V)-E_WBwOD;@^ty@7@Nx+CsE% z`@!EFusvZ3EYI;PMTHpV^rwOF8%ph~`X)0|lfL5ai{+4?;iyI9W%H9sucY;Fj$LD0 z!*D75io>mVe~f}3`SpsPVE{FL(5>3 z{JP8kITKBprHw!SN-Z3J2c?p~;`FWXlNgpG5PmWr7^fyormI2y0W$s~@7?62?x9-? zTPAZBeg65>*rJkfK9w^QK9kM(kk@#h;3Zu@J=@(k%bDXi3-9KT%H&7gd@6@$0oc%@ z@#H%(oNp#a`&+L4au$TTkrnChh2gfwb9YV4v<3_QzU>Fi2|Jrs+TT}k4N1+BBS_+T zF?EibFqv7Kyvbd^>iR-h*QR#KO%36q(%DL?i6R)gPWLglwc`88&x^SjsD#FxVFzEEWSTh-87V+1qC zkNm4Kyc0Fyw}!e>O(b(fW~K39-@j|YSDR4ztuua?rt^Eut42SC-{YY``F+L@!Z}Gs ze&k<`q0B#o-#Y3VRY>Nf<|K{ZbkB8iUIkxk29@7-_mX%KSt4ZKSSK1(TU>6KcXwa^OZaVKTGURPV+gmzBw!ttOQC4d*>4&M!^e_6zf! z@^d-bTKc8%+v7Kk-|jZ~VH%ZXir;X_zY@b8G=U%fgrgLb>1xpQdpG`u_oI!;^#1+u z0m`pAKaJmTm$O|{_W{4*eL|5Pzcu{Bkcl$#ll)5zhxek5@Ebtwq3um(s?DQ){Bpqi znNZ`GXZ*gO&d=p+Yw4H5Z;0P;{ae3(e&k3vZCj8o|m1@FdW^L*mKmN$i!&^+K{N@=y z9*@S3kKt!noA^@r%?w30{;EAa_;$^2!!JTbVmKW&;U~vryP7bWS)01v$B+Cxe2xi~ zALkd2-FS0iArSMxEii}^?{`>b@R3wJ;Q4@YksPoi>$;?_yzUN1N9)7V2 zl^+k@gx|N)<9C&{i7$oUvQVV_b~W$|3lp`2b-tRFn!?EZW%%t>iQ!Vzgx?D45;b8m zv)00Eg?ha?d?omD6Dq$ujo<&K^SjmB#FxVFwonxEtM&Z4&aZ|)h>FDUM%0AgozxX- z!enNx zN$s8=`FHpl6DmKhm+0SYnmj+QM|!07FS$cw_$c|B=V`y= z!gt4uL9eHG1=&Z9V|zKKkX!bw1BJm;r6C)|f;c#;0q=$Tb$p6D%HL1qO<|nP( zR*#=Qy37B=H+!3Qe*2X1-_WLKI352z)8Zq!OZspVYQj&BiH&N)WM-{(U~rI*|6Jj{ z)r7(?*Ybbs*V6fQm;Z|HDy=$#gYn z{i(|jx#WL1YEgcc|64yxi(hVc`9F7vDYMl0ea63RI0^ZoD?f6V#4vXdjf5ZhAC6K? zrmI2Qfo}epOa6zW7UgI8zioOtzwYvXZkZ{wwByshYbC;r{Kz%A#4xvz2EwnBnkTKD zOjm=pS?>7AZ9zWXgv!tIf7?Up{JP8kxs9gG((!BKd7R4+UGr-$xhq#q;hWV@O$ znOSQe;>REPKX;A^m7nGR_N&tQEwVQ8CFkGV#i2;~g~zYEA9;G(@k{Q~7|usc_>uqN zC?%OIGAr%h@y9RuKlfr2DnHBr?W@xHb(jBhmwB5OzdifEACyb((ikp9P56=j;V31U zyHr1A(f)HcKgnH*e7VV$pXL8)N2K%XF8}A=78;GmuN1yK5Bfq{{K)^g62lu&6Mp1> zI7%^@t_IVN_3U!v;048Ogg{r@_+7XQ)X%7Pk(`1Wf_lOa)-un6-|U6`5%r_ zlDQ(YGOf~&zjeshm{9qx*ZeHM0lO?)Z*T0)WX+YP_AlU0_H z-&v?g4C`qk{H9ZDwYka6+Q}cd<9CD{6YVBce)E;z^z`eq5wopLd@20qgd!imn*H_f zrKm^@XP_qh=2NGu36q(%>Fqv#Ts%{FYMZs|k~twdud|{K(HEmY7ia-KhLdIV_#uwbmxS6n@J?k?-G{{q^r1s7MU2 zKu!4FNL{KXOlHI&m@LL&*l;0<{HU0p}IR3~T zBP515bNq09`^2k3_Q!9s{b-FOZ^8bi6Ce`>@{y*id^!Rj_|3|EKCgps=>(#p?KGuO5<3sKmA$|BLYQm5F4@W5` z)79XVt#1B4Vk`1>CRBcQ{e5a{I=}An|A<#jnWgdz=f`6#KOC6KV4A(zvEa>h@h5$_g9h-!pKz37 zGF=T$UE=yLuODqpruYBz2I%?W)NN_}@(y*4VjmoTd3{2O8(;h9HxwT9VO}rPgdg(@ zI7%^@t_G*>^!##=_cNi!&#wPZJ2RbMch~=ULrj^a@vEw@ZrM-##^H|`<_$tY_%XkL zqZE_rYH-?o&u={P91|)(yZ%4z@pOLOUH|8mnKDb|w}&6p(BAE)f1B|~4D$+65Pp?Z z>p+v4wbS_NHa&mjwSbQ|q4Klq{~3H8Gj@K>>+bqLuhEoQhVgTc7&DH)+4z$f)}kQ% zm|wtAipg{}n33z_w-|Yg36FWdHV$yc@^ye=a%XXufao z&+$Qzvqv$$xkvlq-#8bo%%m2PNqjD*wyR7zIdldo$og*?_+pc4eD1LLa2Xx%zsn{8AGE<+rCHyx~cIce&rG+*YIZ2$qE3Gt`IFs>#g3 zrse*8@*4QlCRBcQJ-sRVJV*JxWNqS0;g^~SxbaxiZnqOTUb|ke<_R~6;d59Le#|%E zD8*#D8f^MFeLTAF?im~|llfVndpwSopJ)xoBgcQE?r-?)xlxI~-@> z{d&k_TfG~P`Q+!k?IxFa=G*oEwrGBn@0{fA4Rs?c#4|s&Y5gt#B5krv@yzGiHNPBt zpU{SQ;x7qDDJIj^VB37x-}&TcIBHRTcKyHYx#;l%zx?j5|MUBqGE3vvIJHW0gKl^2 z?|iOZ^RuYEX(0T#{)eL!lj&-(?G?|D{0v7e%FnLs`ifAaGmucgIh;roL5XTihGH%=Z&Ec9HL z=&{yaZ{?GZm9y|}56SFiDiHhrS^oJU7F|i^U;DYgFE_fhq%i!xTt58;XDQL|ob4`f z-~Y-dSHW3}y#F+s2micJyL(FH{ipnMX>*mei7#b*xnv5U<7@AQWxh>#{&3@0uD|kc zr;pC@qRlvsNzS#?t3HSU-{h{>PA+C z-)-Tx9iJB#`Kffs&&^$xpK!aDdLwGW?@sCpHDNNdw)>a<_*?_N(u8_^uG8alPcoff zD(zciT?)U|;kM&fQtTulzj-E5e!@*+xC)u@Be%g(ipg{}*mDH@{P(vRhspfM42Unq z|Kp)Z{qJd++UmxwKEEC;w}5TvsQ;IPWPzLu9!5?4ucNL}6DBijd*=G{D{~h(YSH*G zx8?k`=YOK{5q>XPoA^@ry%dU+UpPOP`4aCRY)W0=E59wMJV{-Tn(*65U8g2YX4dw+ zh}_~B1D zN->$P2A@rL@f+EXHYU^S|B-h6|5^0@o5XMAp{`Nv1AZg>gc27&|N3Oc{5g_q*L-3) zvKMN?kNE{0rI<`tgU>GY@ykKp&x9I3yZ---pQ{Mx>&ovqYZG4zzagP09zXYen)LW_ z?J6-GIS4i3$2k>_QcR|+!Dp}g_>D)NV?yO;*Z-gGOy}oMTGrGpgO(p zZ~wX=ISakHtGJ$)*#A3<#Agn*QjIAmXLj#w-+zn2XPQ*wWA`8S^7BaX@wLEd#y+I~ z7KV~|eBATt5oz(c3Ki+Yd8i3L<{NO7VlrI~_Fm!nEknN8gvxKZ^I&m z@Vg=u+40%v-rkh{>^lD*c`GW?hf7cse#@yBs|k~twY_)y@pT*cG7~DlmBugnevb0H z$=bx1!tdr#(!Cuu8|VM6{rcnmDJ^G!enM`pMO7RlWRzp3;EUz(Ga9Hk^jipJ zKOD6vKh6J%U}ieM?(+Z0&CXRKbTyHf;`x#P3;Lns#h6NI1;a5q`QxhiB)kKzmKfIs?e7p*cpWgpZ zWPLB4Uw8SxpwX0BhWy-b>15=`b#sBluoea3*G{ce6DHHuMAq#-e&k;`YLVl&K=W_n zfCJO{ondX_OU{1i0NA4()7*1z@xIeP%P}Y|O$+I>D!70}Vy`FtK z$o}G>Ap54vg6!Y(EO^&(;48r24&D6wRwO>;e_|v>Ihpaq0blU(A^#UFHmSx(^MB%i zucpVRyZm2pg(1yJD4?Vxt;J2yJ`04%hM340OZ$WqY zzu-PoW*PF^&-j;X*8+**ohS%D*8E zN8hJIFIn)C*NuM4@%nNoaPi#l{ptepdl9wZIn*ScuT!5<6DHHu#NqrkgwCf5wt>H9 zE|ee7@r2(WBI8l{rP97N)}`><5^gKMT{WlF)HJjE(*IrO%baTHBkG$p5Ply~Usn?* z)78Y`8{G5G!YuG@D%9~<$cYYq{fKjA3F zWV)K@m*@HQr%jd$jo;D6?`vuN3j0`__!54FeM6D)tDC;x_>tcwhJ{Jggx}HB1J#7d zbT!fMD$g$$T*s`-Z}y2hTMZGX4sgNYTGXMCVh=FO~MKu`Y$*xNzIz*Vr~~fBj2- zFO(R{IaBymQ%9-^lj&;Wh$%jPt>ES6Liu$VzuVILH|xXZn-R(KJ3tGQ5qya+}7`u9xdH`Ch0m%?v$C{liV zTKv~#<@oJ#Jy}S8EtD9Z%JEH7yL2*j5%pH;lT?0KSLb1M>`OQ{{|LOGeU zME^tG`K|C;@QX~U@wv|8Ge12(sk9&AEAhE1+}8N)u9@1@!VyTx*ni~rLg~ZHXdwKq zqh6}bO{S}f{{Hvh3U3F$R)u!{xWoAUF`Zv3?OS7A3cp*!ZR6Ke)iz~6{K)Uxhu5Pf z{O+J$rzVnxBGZ!S|Dt=}u<$|f+fAzR)93$*BL}DROQn5hLq3Gx1L3yv+c|Msb4`20 z)MmM#ogqJPeP1Xsyc;#)N6v+#6qD&{;>h9den27l8ID?%pUqc}jNXsZ^T*@XCcYGY zPlh7nm-hQvY40Z#lDi5ehL4~o{K)@slwvYnO&sa(M-`I);iyIVS^ht=%lV_b{9pL8 zDYHzCzwrAA@~}e2jTX6|Qb_J9lo&pTNcfTe;V8vqx|%rhF5kc8e>iGUewP1_{4~9P zyUYKDTTGc{YW#K24z| zHD#8m@mH*}jPWCPNeqi*UF{_Ojg{9lx-LOuT#S^ht2csjrC@_*4d zQ)ZbOfBWG_?$Q`a6X8exhoh8ak*TqoII7t5BmWnbD{lNO{~xt9onLqPzo^-iSz7=4 z^PfCV$uR!N9Yqqui6{s^@;@ATS=D{9JUFdC>94jaud>N9{@Hx7gam zm%{I&P?Q>fc0rjje#=pj7%o6f_+3UlS525qR})9~^!-bIF1plQC_nCL!0+hj^{(WP zB6rPhE&WpXUF$a@<8MFwR-z&?yc{**cRlqoHDNMcO&mSj^CLeOU1u(o-`&P+B=7~X`M@VlFOy_ztYt|pHDweMf@bI~2#8F=du6KKp$hCD;Dihi{?)zv4b@zpf^dMIzIZ7c6u!KnJgaq zx$pOs6^$CJ@5|C($s*<>{NJGdHy?i%{(-Z<%CF0OxVRaWp;Wmf5`LA`Jhf^vT}@OpdVb_K zIBHRTcK^TPfpmV8txbF>{8AGE^m2&PeBXm9>d4h2OGJWbtcj*>C)AM@3?|6gA8OFx|*nb*2jtU~S?{;kP;zS^OsYuUEh?!}*2t zZn4C06>7roVd|Y~!eqLdsNC-3$NZppjk!>MT<9>L;~kDPeotDP_)_?-4Mm=xf59l@ z@xlB;WB4d)!f!qGVKtE~7MYer)oGsJM(}keRen535PpxP^LyE;#y*7KtD(g43xB{c zWBkbP#S+5}s0qJK)b(n@WV)KD`h({uV`8JZP=5M-g+z5>I=@ufx5l~@ep|!s`1o`4 zxt;Ofb1jkFAu)U#HQ~2|x=Br#Oji@tW8L^G=>fi7g?fCH^wRiMx25yjYi;67__=3M zB3FK&wzoD+nxyYAW{O`4`My|U_z4Q|!=G@JVlrJ#RL^ktV@t@-aMU94D;Z?`qW1&j z_$cXXZQ@Je*Dn+)zuglXCQdC>Sw?V~_#>U9#IR(r&4(|1neU&r^4-$~ ze2=UH`BL6rdXzT1nT`G5b4#HW%vNKGpzbCRg(T_*wq1 z;kIlnKa_Nr|4SA-n~tB3f9`luGLC<8m&R~D4TK;0AC6LzB_h+3sQHs0|Kxu-YEgcc z|7(Y)^Xo4Emn<`7mKwiZe81Q|k%eEE`DY2at3+bB6b0e8g1SUam`qm_wFT~ZQ^`v3 z&LH>uM7UgI8pWRP8KDx{QC9j$?%Xt5~@BjBo>tAwLiNtUN3c_y_b-kJ} znXV@4PWQ*JoRc=H(8izT|GEp)`E{57OSYOaOXat_wyvW=PHq~%F6S4yb}W$?zD)z+ zNB)PS6qD&{qV6(x{FajcOSY>}`IR24`ISrbwD@(G|4U6*mdfu___d$XB7ei0>HH$s zjwKSqPiO$YQpsgIMBB-9HBq;L{2#qvQF@31>5F7(p1WW1`2YQXkP8b-%8KL#72$I< zwTHPm;|}jGaqUJo-iVKK7T%@3LVVdV?tVe(NVTDWjK|VqjpwqmNIcO?mgacf=qK}m z(%euGACH;8-&WeXiKohRHL4 zz7&4tp~%J~|3~E}^qG$5Qu1$U9(6Qo!fztASWTErR};(p{n^qE@M?3R@jKP{txJzz zi?xX_g&!vtS3-XK`Muy$=_84u%s+(Rsnm&Tz+}3bSoVTHUd{#YFbB$Sf%3a1`g?5} zzd6<>z7&3Eg(Bs*Yhp|7etyrOl>DnPJOef1$2<>?Qj(=2(~`KR(&f9-%aEUIQssBK z@r(XmtMYR>+Zk{l!tc^hWbxbo@5z;te>H|O{}6tcQx~X-WU0usB(8bL$M1UZ%S@{L zZc={N_Dkh@-Op$A*pL{?{6qNNM7>;1m`qm_*B;~fJp_Kexln!^ zj9>Kmx5jU!wTUlvK~;~V+@ z%Ex?PWrMYe`};Rvh?+T!}+*uOtF5!UHFjy zOCK`(o%|>Dc{;Wd_bv?%)%;&7aS_f^AMrdAtC$t(`+}vLkXwGX^WEFppR4{SI^G_k z&1+sa`YHYCk~d--Z?*gV{rl37g5)T!KT2OhLHNH-mAQh%Q)F5at6p;BZ4~(zj#^~A zjk4?Sd!qOE*so;iHfs}K3O|>;0UW=Y*3|vwF7xM6{ZV?6tuUBe=UOT@QWak_m zWM9OOe*B;;$bRm{AbG&O+9r8k>Trv@{&#EWNIyO&x4*Hxoy+{bD{jk z>G-<0Z#uuBA&tn2@Jmeu9KSmE^GY&*>cUU@PWo`vV9W@=(bPd|(qy`txObo&ubcU= zcIHhp`5*RC(fc&=f6aRuT2InrNfm4%_Qp~3Y_pU9gg#G?oy427f}{0#8&wW2K1b_S zPm*o9-}WY#r3WY<<`-(iIF!9b&LC+ese-@a_+cV3Eugrsk z#Jk7&_?`!q zfe(q#m>11I^RMGo|57mJY~!Z>yNbVebI`~7|1xl~aS`|heBK@$II~CMy?cUe^M5%q zu>pQ4&-6xVI!wH`mfr(V`&S_|8-e`)Xo7 zP6~h5@VOp;9b9anKd6=C=XQ>-zbCd{8T7RA`zDy!5S-uQs^^D^PI)V_^#+f>3--Fj zZ`SePAL{;XD+~Hr{D|o&vGJzk|B?FNR^a__0}~tI65r9iHNM-Le0)CwGaDM;(S6Lm z{J)(Ze;A?9 z8ZG-EHpD*TjcqxfZ1?dTJp`H9@c0nJ@AdniqdF;^iJ$1p^DEtd<`>w|GV5FHf4=hj zaBI+C$IIwKaIul&_P<5<|Dyx^{+EJ@4RAT$Mz^c}N5}g8CkHtjw*NB>pWyd@Jh<4v zhyI7AGD&ZI^S!!PxCBY3Sk z4QBl|NY2;kcw)zJmybrbfQyZK=br})*xx}nnEiGzu>r2*;{uJ(j&VLd)4|M!#pl0t z|94FD@tFZGHoW~gX5Y_uM$ZHj8{m4peBJcnR=DC?w|&I?D&xnZ6<3ubXVH#Ez7 z;^TLNzBX>Y3NE(!9U+a&e`{Pm{?x~XYb~__uKh{^!0*m%&+F^pX2at43$?#N!k{#~B`_rb&lxXdF*b3w>FZs&7uo;3Og$i#;5+r;Pd z#{W;g-+qKlY*nlJb>q=tRPksOX0ZeRo``mD* ze|O#I?f(y$*zowD6yF_=zvsck2DtR!80LBO-|oJ?|NaCfHpKs?(EsiuegC}$CN{kN z_ssqm@$avj&J4g`3$joC%=Gnm+rF@6(cHOTUbwhr(K+WYI%n}ETt~a>ENw4i<&{YL zfBJTl7M*|LLIVcV<~{14Y;*PvLGsJkp?~-Gck|5A{{R<`Z@K>chw|Hdh>y<)&W6W7 zFnol^{|Rn3?D+ks;qqRXj*p$-V#Dk2G+cg{Lh;>TV#DLR4VUMlithsx8y??h_)i@^ z<^V9U;c&L4fA> zj}HUKMu-nHyw&3)z_AhHbgbCtG-vjU!LbqIOmM*ygzQiaOn4(<@L`16B`~s!|-o-d^VWa@HiJ%qQBDPXMu?g zk24VxoN2zr=Ugzc;c>nG&pNQL#}|N!4UaES{R0_ZroRYGYI>V=U{Cd?%>ECU5r^jys7aQ2u zyz!9ajjZf*T;3oLN-hyRnX`gVuH%IN0+%W9~pEHo*1z z@EPp?JuCYUfn6Vtxf|?u(FuYx?;$>wvX*u5Odp?n!NtZMZvPqB?Ek?hd;SlAi4Abc z>-FE$_#ONeAHN5|%!bA1LDRq5>pui8HoScZ@ggV~4E7_s5)bKo+54*AU6e-lh>z!CedWbv@V?yrq`7fft8{`K5A zVtgFB!t>t(_NJ-L>BaspR(^eta?d-)Yy%e??>c_llwaRIp5I4cV#DEOs|^p2pO3-J zhQ_DiCgtDvB+q{rxY)o)>i?j!`gS<}Wru=&to)K?Ztv)yBfr7;-M9VVD-&PJ`qHt; z>Dyr6I_^Io1WLY{`9#<_!%ELDiSR&&MD=Fr^?C*s6~*=B{8e@g{B|jrEW@{ztfQ84 ze=1@(S$34iGJVGF?%Tw5*4DO~>duA*7tNY~&YW3`=Qh;LI&zGS}L3+Jc#x=Nd zRR3ph_@~D*eP*!RfxYqCHd$8bb+U#mOYg^4k7fFd+s)LEwdwsh3%`@pRD^4{c4;RVz&XDvt# zPQOz!E|ybgIlq3q23ZA5gQMbp^}a_2pIPW%&A2REy5DhWF5}~}%lW{rlaghNF?VIk zmp%8IbHO>68bNnGW$mt|?d8_i?k~=Yk9%@-*+RE}daji9tkPM2+}{T-F<9=#{Tjo+ z6(9G>vLC38t_#`!pUVFKD7F7`K6pQjdzW3`x4Dm;2lX^K&z}sj9PZbRn7b?Gs@wgS zcK1@rl~OY9|7vhOmifHV+OhwH>_|KA*C3Y|+-Lcsj2|u~-?O`x&&pl^6B~j{KK_f? z$SV6;dVDfJ@24p`>m@#GQ}L1W*5AYUq>syRko^C~>0!)13_ODtY+ak9KR;W!_szk!Jj!6iIvZYJb7|I;C%iuM54C}RenUDrw!hfOn)0-pe~#^o3>(5Pe^tu<^WJ`c zaBO&f3-p-DnzGm1KN=hxs-GGsjR$!9$Er`mmxlHmdk0xHy8p+4V?*rAeZN^;f1Q<+ z)!5gK1IC5i3)C`)F}vV#SzcrlpS z&~Y|)wBg?kdRzaD1{WJ%zufR22Yt={I54pRF5`6UIK$U^{c>bt!{d_;e8Q>kfGxMQJbkXCfpkIj31}DGw$ma8+px1XndLGGbBPnuxoJBo@RmR}t<-tLt zR|dhs-wAq!__^S-!MV3InTvv2&Ii5s1z!m91!^PcA^45pR)&kcgPCEz!! zR&eOgBKvm{_yTa|gOhJ__)`)5Qt(BN|K-NN|L_R^%fK%}zX5%Bebawogx}@hmj>A{ z)R}Er_WxF(N2%`rRp6I7`&`>geEP4C*uNJ1a_pam{ncjU$Pp3!>%gxv{RtnM{xLs` z=wA-e+V5Wm&*RR30o|1pB!t~Sj6?S@Z0 zDT3btj-Kk@;qbpk@Vmj$Q~UwLC-L%yt_i<;sp#eWG)Ru??eHBzj}U(V{BCgJ`KIBM zUx?rjstvRMpy5;UBK98w$FKT-$l*6f@JGPWQ~VK!?}^}#fupDRV}>^_j^Iy%qo??j z4(H1vx+eSgG!;F?pEkT{Yy^J>96iOKaX2rJhWgK`4a1)^ym?pze-Ru#)qm09-;Lle zgQKVT%MSl2g1-iip5m_=K6P3Ie;ph>#b0;$ZzK4d;OGfH&U!6qIW~g73yz-l-@B&Y za%H6dwt&;Gif?iFdl7saIC_e2GyJ5w2>uZ`dWwJK@SjHTkHOJX{A0sgdq?nH;OHs7 z%i%Yt@Noe+dV;gArFEyn`*5AVmhbw%M~(dN&+kBH!Xz|qs=Wst-9PZ?bk|NW>ON9y0s(!sQ%2+qCoaqv=nfay=W zC4vu98-`Ceydx38#Rq!of3U;(UmIN$j65?AUWyMf{Nz3nJO>;-#d93ak4c95%ptI0 zc%H*IMess!^i;pl@ad89Fs>9FJ;h5MzAB<$29BQMWrm+}a0Dk$V8ih74nHq~SAwIb z`U@TYw+LPfj-K{kt>LGBInsai;FS)qclhQA-UyDK>NgsG+UXIz1spxaTO9sK1aAjN zPw{rcXYg{Qu1Wt)r=q9$42Rzy!DoP@r{iP3;hVk|*}s`;!}Mo5{Jn_&9B}Na{W*qj zi}Ifbj-KN49KJ51KOY=D#g`iXL4E{Z2#%ieTjB5 zzbSsP!=vM82{?L+FLC&t5&flV!|>&X@8M;=(Eb(R=qdjz93Ji8W#CI4zRd8?&Wr5d za&Yuif33qmjNmK4(Gz|r_A`9%_apvq1c#T#=SGM7^OfxX%~ay1_|1mziynWsfupDR zZ4Q4wVt=LDFnp!riGY{wbWQBvNkvcf?{xV8MDSJM=qbL+@C5(k80z1rHVnVd;rB=I z)!^u<{%XUy^N`YC1CE~JYaITa2>viQdWt`6_yJ6>bWQj_N<~lcM;-o^2>v)YdWt{p z@HZp)TD4*LCc}HQMeudt=xP71GyL##BK^A_e67RRJN$_Vz5yIP)!$%vKfcVNYr_8} zDtd~))rR344L@Rh1m6UXp6b8t@S7s|+u-O)d`=wT@O_c} z-weLV>2Ef?|5*|Jt>D;I`&%9UR0Q7+j-KM%4L_1Ux7Ib;{~c8H6yM?SD8Em@(Np{r zhyOF8zejBtzQ^zZlT-MK0XTZ1&$^VvfTtsP4{-Dpw^5Zi>i7uW%k&iQW%@^58o_&m zqo;UphkqQw`+%dTcpt-$Zj0dkz|m8Du*2_--~+(X)APqt!w2%Rsjd;f69-ZIflL1l za`+VyT-wmDisu<#z9E7SF+KG^#PEs<5&t>hgB`ydhexhAPRs*GPxT88ubdvyF9b(V z{g*oYjfnqJaCoVHqv8C)U^qTbECa``>X$kE;fVftaO^5R-tg+C2wn+}p5m1bzbk^* zf}^K+t>HD1`O}H@;OHq{@9+yE`iuiP5+)iv3_ zo2e_n8D~@a82;C$)cu?jZv(%P`$b&Wp17X-4LyRyn~kaa9Vf0-8^O@kd_Io<-hqA@ zg*To@YyaMf{5I|*{hH6U;C<5YRmfL@f0xg7;M>#i`;gxm1o>YHk_%n@-}-HEL}*|9 zt^z-kPZysUz6SYy;G6i|X#4lppShpn`8|w$HMs2GqZ#l=k*_iP0ZId>KZWO8+x%PTXMr$MaIJ^iK@m2>z1uzsLN?aEa@y7T@tZZ2#Xq zH+8@2#J9nTyT-@GFNSXh-(>jsPn`ah5&f;;=*jpS&&zQ#{@(j$WdF8fmoh#`g~Jt>|-KX?zdvH?C5=pEi~K|Ae|d2%0_v?`{6y8jSH^D)?*YEY_)QsL_BWrF;>SKIZ{atgm+=D+`N2te+x`!*{eS;2sr`qO z#KrgzGW%QjGK}XBC*3dQKR5$E0G$1j<8S;B;~&!>gd8>+{~YuGk3ZmFz9B>W#!F?t zG=6zze`{p^fX(E1c&Y!w40w*(F#o)yA@Pgp=YbD#{>#k&wl7BZzYsjf`KL1|`ehAW z6Kc11g~}bKi&L)_=@=F8x^vDE!2AFe}>urh%Ybbn&9nJc&Y!H z8Sv?9!}foU`H$((P#d=Y^UVK_K9Ts(1fTBw&o}!!c=VIJdd>;5rxBrXH ze@uTq_#C(YSD62gUx@f$2tLpGUuO2@CHv6-VsLn=|K%C*i^1Wg{m)C5GX7%vOTZU{ zujcbcaL(WIl6+`?De{ZK$#3It2Iu@4!>>TT#M$RLh1!qmF9Tod_K%k&<@~m5SY-c} zgI{6$H)XK#-}U3j{;dFKzh(cX49S4s2+n@%{@rH&WBNCPuWX$!~4j$f@EW!;k_57o)?XO6?}v7pU}tn_r5F=-;LleIsTiC zzr0My{@tPbw+Z}J$A7EwkKu2FZv>b8vfcQ{@Xg3Kk^h;$HC7tGL)J3Ck|OcjN`2e> zPw40T^Ri)xZwKFO{wEA@{-gK~wW0ne408UX_$T1oZT_;5{iI|anoP|<#_s{&Ve^xP z>}NVYAprj*2uAYRSnKer;3(qrwD6zM1AGtqAA;9sz7q zzqi`Z`OAbCbbcWCK_T7;yqC@YK~%<-oZqI%@!cm4mo@{y>E9_i7T=iu5VaB1pUY>V?SJ13f@4Gb zImibGK|RkqCzNKu^N@31tFPy?%;7gi^b3*afDh+$dFwj%R2IGJ3j6EG@YFdHB~kBb)7Bp zPa*nGR}#}H)XE^cfqChKscJgw$om3%iX!+_D(~s3U3)(!>!`C*$Nhvh@F`CJWYa%N z^yTeP(LY&jn7-|M*3moB_qg;2UzSq;ou)sqGUC5eZJ7R~lO%I8F5x zWRZ2u)8gOZUk1mn^8bqI53W)D{OJ2Y6H@)g`(wOUwY{^mHdDO5;(VUX=Y`JRGWD0Q zd@e-(W#{h_!-p(Tf8!Ou1YB&0{?{D7M)eK<8glF^-)|V6Gfnj;ss1;>#fIo#>G0cC z-|#DuV^{UBF?_^Js^6jd*MN%+(f_vLc>`46@NXl>uIhi+@B-;?dAm{K&G9!uY>58% z9B%v#{~mJes{Sp8mrhdsg{prGxY!W=A3FSg^>6qOkz-f&e{6W!Jk?*W`acF28=`-g z!=F`s!|y_lUG#m)8vl;!->3TbfQyZ@JwM!|BZPH^NLqt|b}r-wGRfwYYw}_V&My-}mB=j{n~J*WuwxvfQojllM_yuU&M`MRONjP*Bs<*3eeau;9%3 z7tWbmaOU}o=5}6iW?^CB$a#CG@7uR`PG4=%+1$}k)7jC`+CHtSF_Ad7tFW`auBx`K zwR2)aV_hQA&l+^p)wEYtr}PGA62~?Bc226P={&i$s-?57y|$sby|X@%_(G?ApBs5c zU27YE?v+UN>g;3_VIt9=)%v=cDV_3DkTrFDOl)YbYf~-rH>s|4U2|mSc7i>s>8zjH)?QbOqzJeJ%wTq-WA1`E=P&APyX1oQbIv@k=KKX` zopW{~k=@yO=KNU;&K3s;v%YZtg%?OoB&=tn`LVp&cQ@|`%X`^d()P~ng0^C=RelEV zr@X9N$+3HNJ2cSaZ8z^_PFT)){P=Zzo*Ke7o@JgsPXZT@Yf}~9uowFasI6wdoVIL- zrPo8j(YhhW1@po3Q=2ka8P3fzFwQgO%u#5UDx$~vtz3p{nr7RyYHpH)T}M4bRjloG zDfR3z%*&;SolB|bru)YV?$y8SJ29YLs)*ih>IGf=TbrdpkKNYKX>q%=P$Tmv1*7u@A)}jX8T36)$}FwFLC5-|Ep|>oV}&jNJKB+nb&K81$ct z_$AMmzY_8LLCROTU>`U=67qndZhj+tcTnGr=<%Lkx$~je$4;*<2#y_-8V42RXY5*$ z`0S%PA9}3sb9&6Fj*YxWT*1tt{8Bkis`xvb&gRaR^Dl6tTjN}DAh`1>KG>F$Y?{W{ zXAY`c@UCD64?ipTui(xR9Hb=02iv;dGy^^6=eji*`9Rw34*j3n#XmD+?^AqK*jyml z#5fpyK*awLFza>W&2i~{ijRsfI{(b626Ijh{f_`UIP_oB#s5%n=d(h540U!c#13;k z-IDz;rS{V;^IyQW^I0K27+;iR(~=;1#*m~3bK`=ZSiNg%A5fX=s zGmk@ZC>*3DE5wK03rIFSgqPITP%$I)-*p@^ zX1&h}@$pq>=j9+6Q6KStC77HerHKEfROhood@NNY*~B%>h({y-mxIj@{dXOQSA#pB z72@M+v(ua%1bHJP{=Wytv7tr$ub?i~tz?DxSYhkUhoW~!#Q*(ZOG5wcU5z@5(u z@$r3Uhx2`YzsPYwE{2~K@&98gW1b?PvaRdQ9FO_eMvjB;gRMv%2RaHf9S5su=X_U) zuT{?8*dQo8A>gWp(g*oNRE|+C!h`F2@4G_wm1}fLvbhqyl}>Lkd8Y$xxx}GnYIA$* z)W%N!#;dN;!Xb7ZraGVM!}5Hxne*DXE8VOY-$lb^1Jt0!94)Br6imAUJUPD zk*z6($TtPaaaWHErBsFxyU$Y{2le@kT1qxwhTUu2 zJWcqJui@1`J_knQw{OJz^6-=_1ZYOSenXy;mS8rNa* zxbXfyoTQjf%gxDV#@~c*alc54@YzGP`GoP=$@WKz%4f1-r>!^B=jGW>PxhBNM8&&0 zUSl2AQq|htJk@cbU8VSUzQq^YQj*ONV$Z*yAUwE+A~sgou9W<_$8C!p$>ENR#DZ-p z$>v`NK}An@y(MvyV|94hCE3gzkUvpNwG-}|&&78G|JmNz+|(c!#{89r?;^2BUiZFaUn`k!s=YsB z?>BCL#1{JmFDs%)E=O02*%)E#%^QQD>O`j}?Y=}k+8;#9LrHW*Xvq1wa*Vb$dlJ85 zXOD4M_3H?aDlnT*=s01YMc4Gi#(1YkUssQf@F)h;yc)*Cc<|31J{-!Uo_5Z6rTDUo zmSi)1Uj3^Gk5;fk^<_Mo*sgax#72|jLCk8#M0nJIjqe(d_Vjq1LObWXQhc?Wy{Wyh z_sa;6Gr_7NJkDVI6vsnsoZ-!e9E?zA`85!m@%cyPQlG*9vaMC_6OE1mC3@#S*y)DyAy zi`4aDC3zH{Rz&Z5>Qdd*a|7E_l2f_OF=>?3lW~7LwP*BvrpJujhm-LdA%nKqy@l#H zsLxxRUHW~}FC+cKeFXSg5xqO9j)VHV)9Df8`q55L_^hTbPt6Cyqet%y*0eWt=n3CW zWn%YdRL7xGeE!VYCI9f-v4`uHjF;a~zi)JOKbR-LNs9Tj9GRR-{%JVZ=?Ne17gyds zQA;Wdb+k`y?QE}ZoH}u$?<=t+e8};hgZgB?OG!>8|4hzz`BnHlOSSt9rnio5$3cCr zb9$@LyU*zfAM$tQYUrfMR5i5Lv~q*8rhQ7?DN#Dghj{{=l!N+w-r40|!j$2uc}wNr zY4;n&jL&OqI}YmeHK+FodiSN~Emgf}_hk2c+W0rNkdwrRykF@!sLwZ?-QNd6V}4}( zY^U9`5kAZx(3N5~{$cA=*Q5794%@YwGK5ar>Tud^*Dd8ybtv1;xAXzqs@KA@`5~vrc&U=};!ANJ zGE_M2R)t5Czwsb^$oHOu_^fidzvUR7Ps~e=-zu)j;cG?o$mQrtF&pk0yk!V_?>Rkb z#~h;SP|t@yZs}~R>zLXs=NjKTwtwV%?^}Jj+}|=X2wLVuc#NW*9p$Dc`|Rchd?u?b zXC_-lq4!pV2lJ4sFUEK@*44GtQsX?x_f^h!mH2YGzojAwPMVn-uT>Ml*jFvGpXBl? zH#gu@wxuLnCZhL7YP@0(j$L?6ZLXW%5FR*Uk9_ZatFL-zj}C9WDK)RHI+=Fts}|8C zm!m7iY_!^X%gKC?v|nmoTU8HU<$3UrL_B(!Qq|ZnDSBs0?2+$jYxcyK%l$3i#NLWX zJm!J1uUbTpT#l|3vtcWx4M?EYO59Sb6tx+D+nvF(#YuGblj~wrPSBWo|`&+hP z?}gNLM-}(!iHQ}_yO8R9%dx?>lw`|?K`?Dv>bj%q8(_UWk2d+wlFqh{nySV|8LB*u zNnLf=xLZPd$3cBAF}rOa@H-wmBgZlGbog2kKIC`LL4CU1+V*h}OkWf^j=2|Kb-vvz zYO7fwX_4cXxnylaTT{&`HS*jmoZ^dJo?}!w4prjwI>%>s5S+Fz5+CwEd{cbL?{Jcm ztP-Ctx3>2Rf*Ie8#OE%sZ)kk%;Zvvl>mU!trZu-uY^(~WFltHotfV>)RpN7{BFT1+ z-P3zU_^bw7u9(G@{O&naiBFf`+d0>qeochWIsPdQ9IC|U zgO1M$L2$;wsd-h^6JWPT_&mz?udFSf$*M=4ULJbic6zeE4^n^Dg-?4!%@o&FoOGq# zQ`%OHB-Phb&faML$LNsA@$@I~)ry(kb8I``RkH8TIlT$!UFY;T7gm1->@GKMqCHjD zTvgo|nM;Yf@cA>H``?b?6 zL(cW{7k}-iQ+n&uJ-zH~oLW`e*;=O`;ZRm9Vt+H$aZ%r!o&D2-VAh-nuTN?BC&g@k zcChWZi0`T$PH#4P@1%HD9|!hYMqV9NjO%Hwt=xr49b%pr(`n%*C0QlDIlg4QeF48a zePfDObrS4d#gtcdPx{6->Sqce|ida~cUsXJohh|^(pXETqP!?`Ezst-%~ z7GKr9oxQJP@5a>iTlGNNeX5x8=&!o!TWnPKcY0Ux`!M}d*KgQ^V^%hV*dX{uL%`XMQi;5r`*25`vtV&aap&UUIs9DV zg>#3?Zl86|-1&0`AAkH{-P^%KBZ8(2&a)YmJilTdQ2zRyJXPeJphfntfhzk5EbtFa{kMM;EEy6zv%yv zI+5qob<}B%wqL^kRI1}#-J#pY|19*s=kDhYM&8MNoBKPftJ>-Yj~G0-@Z!S4qL>}# z0oBg8w5@izc*gnI;m7lpmDrg_?TFebiu0KdeyZ(*ww>?x=i(r^lHVK-?T|C7JEL}L z<95CZ?l{P~vihse&Ns00Y;d4%$$3=r`#R0L?UyW^JD8F?T$bFdZ8P(_r2&(8T~2kJ zM3-$T$r;Oo;HnDud{yj{|Es^kuysZ;656fKWcS;&cN|ss+s-b>$yGmf?_-HwuK%l- z=xZU~wzuoDfOgT~knhd3cN|ssW@q<~Ah`N)_k0z*&1cc>YF_P05q5U z(%x~@v9;3K<@#;;rr=QBl5zI{wHdp03ueupKbJq(0+Bd!O<(P}R7+pp&W+}YWKoi_I#nDBUk`a|s0o^wG+MD!n_I^Wge z>k-pGy$AZsQ}2mY{|@Xf7hGJT`fnq5KC7k8+fIK>5Pau| zi2nOve-ZzeT(EfVms{svFn6)Wb1QP^vs&70b^2VNt*DHQuMffAF#a8L&s==|BH9Um z<_F$qwX|{bgVQIWe{o8`M*8c0;~&!}KYO3mlG9xNKb?8cikDN@Wi?*{8>rmWZ_NR0 zJ6~d(Z7IpqJA&Z5Q{6Zq?lrw=_o3#yiA9m~am~RgU($wc)8`uNyRW+IT+#1C4NQM* zRR3_~&ZoAqYv|ucCe_<-hS4Y)cG8UKYC6l^f4+ z=iz#O2JaSd-2Xr9zq!loKbR%^TV(#D|07ycANTFHk~PormgmE~&-Z`%UuX9|=eRM2 zqx}Df)=VS*>&*I8?roiZrLHr3%FYVpJaabnBv%>Gt_-}EpQVoRWqf8R$(pZzj{iMP z@f{QLJr6F^)KjwNl+feA+vW9F;d=@7Y?B{4kM*y~?|23S|2s(iZ#R0$8s_6&3%f19 zZtjZyUh2o4i#R7Ox@hj4!hPG(yM{_Gs9|2C{=UZgd8%MC(;fJ5kTgEu0>8wB%7@=H z6h8c|$N~E{z&RUS_*`vm;>!$t_HiO{Mfv;yUFJG9%xjd-cUb?LHZYmB9mLmPjSus{ zns1p<`TSV<3~CF~_}pS`;>%2YQiDSI+>d>U(G6%yfBcyG9kpUIGdO65=kwp-KQy88 z`GxV}D~Iv;{LI?Kmznt3PNq0RqJ!?;WY+qanSTG@0Ds%3? zZze^M(Z)79XZhh_g?<@jL6FTej=!~MSuC0WZ4>wfO@VcD3H zF>=fZpPke<%+pDUAbExjr{gbk=fhe#UWK#NcS1(TeJSmHSQ|pIm1ONv|AzBn*_ctD zFa0B&r6g-?jw0*FjdJJ1TCUaMtVR1%|Boj)j=z^ljc4XMwMSZ;_%cI(e#T=}*GT%a zmcG$?7((J#`$Z~qUP`i7WLA!w8XTbKpW1xnZoZ^^Ds+4u$KNf)`H-HwmJEE-&d;?+ zVPC4uTZGSvRQJq6WoGoaA8~#TkFR%VGp4II-t3G;HPi7`I|W^-Mb2LZ>-lQSWX|8~ z?)a*00zc7&y8rxf6vx-``O*CsJ`L6;zRa-y`@R}B(f$~Vu2eZK%l>y#nKM&NrmMm6 zqtlMB+EiMx7Pd^*9rkZHzQ+E4Yj6I*M9bMcGaor+#Z}LDS?k=>MpD{vJWP9ZLwG$A!;;T~qlysEYB=G<+ie z43*~(eOoSl#6F#TFrEM>22GRGV8A}kKj{B+AJIhNqvMSM_$%$OJ(T*>RsWwlUQHPv z=DrJj`pEYGx#<7Fi9yrU^nfwrHxKImt2-_u0#kL<@69J*5~pMPtf_-8sk@$sQNTlCRCp-DdI z|G|kt)8sTbw5R2hw*%6@(nRvfll}36LpxLW7(4`Y*JTCU3X6CB1?@uhmM|f93UsE+fYXw14$t$z*z-d^2Wy`AXS(~3_g{ItLzj_b1o9b$xR0P{ngR~ohxhM|5A(3zo+g;Q zyKMjU*y%@PdPv06T8nuUW?^S-q9Fl2%du2d^s=u0MX=~VEeEClJ7|H-MRp!kFsF<(Y_;M zZ^VVzdjV^*oomu~>*r3Qzd8_gykqio96~EY>TLg+_iM;o)Ued2bEG~EIo5lgpl9-q zPe(3IeTv#+nXl(v4BhJxr(*sAfAqg3Fay2`I9KNwk$o0rrsW2VMb1b32Hz)Xz;`cn zg*2Vf|NAuh;~c~efe=m>Y{-eWKga_=_(X#EV~P3$f58#9zv7SISexin6mJN&29WW39{d7M5`+&rZanWt;78DLKFc*v{4))osC=Zq z%p(_;0mlgBa}T19O*BmbkHEAmZ13<~nY=sVmh=ktyjqsFy+ePT$H?&p?cI-fgJ^4- z0v%E4+Pfzpzef}0{_!6Iy#Fiw`zN2rG*A39&Hbm0*YoazE+fYq*UAd7u3p?Z>duqlVe`?hWvHLeaUOaXa1{A&khd(70sjs2`%CDVypKa&@8lo|*fDF6^4wBXoo6SYTQ{0>dL?p0C$oO% zqXy)!f!ce}p+CPs)Uk@DDb%nTL59@t{5>H5mnM>5{@%)OtzW+6_r2zcf0Ex1VUqCs zmR|*|s?E#I#Q&0XKd0A0Aw4f2?BIKLd7mMEt?d$yrU3Q}um;?>D}V<8`)iNa6z-wlRyUvxK4Vm-rmwbKOh8yThx zzs*%zj6=C@6)#7rXC+WU8Rm1`L4J7m4~`6)Ca1x0yt3AMhWGdRV>MCuRf+$GV;iJ6 zKRh_w2J$NolihPr@l(%1J5=byiBKcID#Y;up=pXX{B-BP$&lNjsPL2hcZ1>hYqB`M z=8%SWLVm5`b^JLPmfnA;-}&?**B!_Y@1MbuLDS?k82+BCf9E0HE^P`w?2&_ZWH??4 z#re%v#rP-r%?XoS{rgG(Erkkwc$_?+-5+TPx_^0NU=Dp+(o6@QhdWXEP8u6zoPxg( zIS>DBy=Y!&;^#e~e=s(Ij~IlLHIRkq@U^*@2A-I=hKG|AQ$<)f_SfJXqqZ#-4$#Xo9E=GT?c^fr$0x( zKO8H|+VAJT4$MC(iGJvZI`qEB7Q6Ng-wzPZ8*CPx4$+Wj5yQax$ zFtW~$YYTcnzCjbouK@oYM1HrX^7~Hn#6QVzOPD15w($2gngo7PVIztB3J!tFr-+-R zJ;}Hb4@SXd@au*k;9AY=00LB_1bA#}PElYdgsz1Ogy`=c0-O+nkU z=rZV|91dFx4E)FGyl2y?d1>$u?w3Ad5KdM)@?P7X6rgW|k0gkH@E?Bgjp{8PY! z*e1X~1%1L)^$&krqe*G~GZH*lhP{x7{01WSl>C~es-v)lhqQME=-a?ig76!s{IHxJ zKCi4_1;aE?{FD5$!X&L<@|zM#OUthqDk#H(!N@{>;}8c*c1=?>Y|*asrULYB;3z@( zRVY6Uf8+e}HBbDL{Gx$?@cRM3sj!*S@@s_(d{{66naHmKahxbHvnf0EzqFiH6N<8qGY5>X2x&*ynip%0IR8u^`qh=&V7)8sT5{g~}9 z3Kk)Ko+b*v3zgsBQu&>&dE%esw=hhyv;JNRsUTT6|ndZ zeM13#cq7!v?>@v80->CQ`!`0G1?9g;(u+u(YBCeM-(|LE0am+nI#cf#_F1_JT= zhIu~Q6KpQ!zB|PFR@g%$=JSx_`&!@2&w3OS_XGQ;;B&d;oZp4Iqip>v+yi-Rs_-4G zd}~tq{^(TwBls5X8YZNxZv|UmAF;3-vXKw^dvIdVG&v3GTJgO4$JFf#9)+TB%)waZaY3H{D~`*$W3-&g8v!$fj{SSKjEKfgwTsH$nW@=)aeR zp22UF(**i&beOKsFMkK6N$LDqSOyiee}&{pe@;LgEcrD}RT~G`@e3MzQ>gtj-{6_T zr1Hb#9kzeMuUHl1pX6uBK%o5i`x?!amfvKkj74M~@=GF4ko=mas*RU8e&~N)ha~*8 z|84wND!*1$jDM0}dzd8re!$OdY)V>w^c{UzFYRBqr@q4&w>ap2$@>`Ro)L8aYGq&s zE=Ha06`08(^8eBa{e%7=K4K6~)>7j)wtp>Lgmka}FT6?0ugU)&os{3%Rx@^>e-?%* z+CIq7TqF(t*=BwtWydnK{eL0e6M!Rwrpam0)XeAg6MS!Kmmp|IA6Iy>3izq@gx}7! zX}r%Rh>P^PeR^PK>@4R??h1NHyNZ3Hjo89FfcCjKzdzWqJtJ7MCg{Gs)FZtA7YxX` z|9c_Vv4ddA-|fECg?RU3F#@h17d|fX%l8U0RR1QV5rgkN-ox=JmG5u&6)(IMX~ZBt zpA$^b&~9ITDC(iuzXNH+aPoUpex#G*eFAhO&>u7OnY`l5U{Afj`ynR=-X{qDBcgu= z{;F2-AB2n;kjwqQDEGf~M|b~^K&BXa|F4Rvr3btF$GZmjB*OoT;4dw7_)kGb4B(4@ zbgg_TwrWxPe}Rk`;0XV?uoPP<_Lcj87BXTu{_iRNY={3MWPee$cJ!e$D&+jirviMj zhvok&A~Bw|_xB&UzbpUd?(YrAhyl5juP%3A`K7zRw;@vu;a{|a;9s@7Z6+~4w>-TjS$oEVVH{poyo`JdeV9R-2JbxcohLf7y@|13bBwY{PPF zUENps?4f?Zm>U1o%c%AEHSxpsJ2^izLPiY8g{QtBxPE`f6LaSx#ZW)# zy~g@xxU`{X&Pk200*pznxd0b-WqJDemV|m#Bla!iXX1;2zJqO zo(UN-C}%x9Q}sjn9HbG$>7Sx^8*>xsKnNkP*Y- zpRM?d9KW+6BZlL5p5ljcjDNs6(%1JJ*RKqE=>44!88MvxrK%swFM^C1&i+MeAJbOV zzZ5cJIJv$bxM4eoe>r5taQN2?ek8vNGGai^_28o0(2lMQZa6&HUh%I*8ZqD>tWlVv zJ5_&Juzg>t=hq{R7|uQx)=`gd7#ZxU`YRzLhO_^G>WA{%AR~s;*Y^iEU_Dy(?}UsP zkdt3A=6B?mbo}mxj2M<*G3Px&a0Awxl-~o85yRm>r2JYOzlR_rhU53B>WA`2AtQ#< z|C8#U?)>{F$cW+epHcl#{xoF7aQaWHKG#FUf6qWh3@3j{<@mpNl|Kg=F&zGziXX~f zf=q1&ldJIjA0_geHn`{iHOPtaoPECE5&WC};q1ewMZ|!d{akTBX&-Ld>e`2QAX5x| z{yrD{mDo~1`MnQ0F&zGZcJ*$fZ7Gp#t@J<=<_6Mt;_D>ig?|E3y73 z^%?vOF+%*FivNMF&&53<2S#{5*59EV^DJV7`q(3h{`l7VqqsNZzzFqqE*r_wHx~mV z)Ytb1H)D7s^#S$A07F9OoWRWNDW|t~xATtTfshlUkF9ToQr~Xf&(^nM%>M-ga`s2K zCcj$;Is8ndDTc~3RgU3-+RqXl!595pmGgVIeBO#jBN7An;(yG~;s0AZod2=DP)rQu z<(#y*UinY6{d(~Pq!EMsP~VE1Rep+n9*T33ralWgZ^iv*iTw7}?*0oQC&mPOenZ*}+I3>h)NQQp}E5>{c0`@X`j9Wr7NANM~)%XgI<7h;_5d=hlxxu2>2TlJi6 zkBV8Q#AwI3y$VN6XfUo{^{+t3^~E!gMhwWw@A&n??~XSezuAyk40&fG^nyFy4R**8 ze)AwFhQ*(u_;()d@K1qkwkl2O27af=`8~S_yUKW}7=2tZF|Y=}`qQ#p%IBVL&VLIa zgU&wvpt~{HAs2SGNBblweIQ$ict(I9l0v=-`((|RgrzOypG zZ$=R8JTTC25fgtY;$m>3yc^{3#m;C`L;PisUxxqi7!J9v83emvE)vRD2u3g!&&e!p zD}!AyP7mcbLcR?6n492#@PvPldp-WQARU~i7D2z4XazmK_xP=X92n#EyK<6Y_q_wn zN&a^u-eU3ZQ~ceVJpB70Uj_Uo;P+Gf-5>J&yIL@WUrDp-?{$Z#|1jkD;V0kteqiy# zsz0nH&`~w*uR&aG>WTi7Djz<>ldlyF#b0aXn>_hC$e}0tFQ`0gg(rUj za_Dh?YFC9u7TW)NAiq}-*IE5nRDYzmzjX2IkONonUsw64-8}ra1ViO-S@~Q~z8-Su ziT-*k|ICwr06FwT{(;Iz7klzgAcvmFKe6%`J^2R6p(pYUDj(zR-(I{Ca_EVCqm{4s z^fy5cJ&|uxd0n|D-wZkQM7~+&jr(}=Es#S`{)Nv?G4v>(HQ35O_T(9m zLyzS%t5D@l-v05Ex@oyhLpk7_`}YM?ABpzw#-80~QiksDH+z}Ne{+r}?;(1!zxQm^ zQ-%w?{e`htlI;6^ObPbSUaj(rX9YdwjQo2c_CWiEG3TT#)PLAoa#i&FP3nzw?;*O4y#t)4|#gyzZHMLakSd!qF^W=C>Xkb>9{oV z!I1Z}`wL=iAN!{UG5t))2P(f4aUTqq^ZuRvEXcu|`(Bk)C_l&}exo7JwD*s(0q_3` zZ-3=U;~>wn{B8Mh(GK``$o)@%9QP&rua>C&m^>G9+}D6ha75os{xNwW(kEE^7<KUesdam5_0eo`|WB!re66cmiZ&^7OOEBUulk#5yIe3Zv z^=afcLJnSHf3>ym>)!%7c!~W_to|a{clfIyzY+2ma9m~OD>1%s^1G3Ki; z{gD_yIet$f{bA_S{zhvbixr`KEz;Lm`;pv98`h5#d#90q0{MD-f1CCGV)`2dgY_c}D;vD}xe@YDlz)lMfysP0{+zT4a@-gF zU(!we&&jo9CBMyxcqUl>B|EGCWAZJKZ&H3GJuE*@A2x|W|A%2E%E{rwXJ*nC;TOrj zjrf6+A#d?-FZJ&&o8Vv0sKF1M=y&ChxjE}EC#NBP56EFn`1eu%F?mnHkms+YpYo5% zdqIvm&;6}S1}eo{e-n)lN_r!`r{$Na{BB=Pe#L!+A337j#lILokRKxLGnM~r+dgn|3H}r0{>DL`rTk|OZJ`Q`PbYlGV zg7UlL>i}<3EPf&66LkORIek=qXP-dd9?`cYh`G9d^c?tsAttYYyioW3oC7~F+_eYB zpPcbhKPeb8{yDLyj(;FW`)cL&kXNXGWo8=z8`bZU z7g^^B5#QHP_PbnwwU|$W9gesy*kR|3f{ZO!U=O`}@ho6`_QNhAT$d-k`a!2RmUH?- zA9Mblv8cEl?;U}e@x$~k)gl4!<1NJBOOhd1T!*3Cz4rf=@f?-Bj<`B?zf0c5Ve*$>hobpJitS%w8c#>+3GE%~47oNbWW=mY*i?ElSv zm)oMH-S3h-cLY!MjoATfQMe9+!FNFAg849W#XT`}KY35NmJ5FDgtnYVf4|DoU74aG zWxq<2^LDpI9^&tdsJ2Zh*8I5Nqzk)e*>yFH2L_%Z_Eki^gAw(6dZzS1xpr#7-fkal zi~|PZdr$-CZ@d3vsoJKFDII`l`zj{veX<551^cvFJ@S2?oYU|f4;{6o*yBC@$343_$alDB7w`G4 zEmKNaUZjWTUDu81-4|lk=}tf+wmgx-Vt3D(x)|uYD1nCT!-PH z{iAVaX$PMz*7NlHRbqchXVa9T&*grTE*$hb&;DlEch5NOPeoLlhBmmrqzirUY|1&G z;}a1pL;Kt86IeO}a=+E$ol=>@Nvzno`~HC88qQg{-=zz`yx+5r-^w5M2P>idrxDer+IZS&VZTOvw@I#OpU?fhq5W;21JoI7 z)0F-d=g)dLS9|u~hW!^k`*wQ*C_Yv|#^h&;FOl_flwo+vnh4p-ofz8P5L|;S4z@ zvOnlx*#FV9k9YFmz+g&g;~Oi(VF>O+u5kZlm>HG6AKKsMIVhvP+BBu#BYy-F98qfj zuNwD12n+w@AOZczpd@0Umzk&V3-G74#|+cI z<|hu`?^!N}Yw6qv)P>AR_Wqa;eY&+_h>7bkWIpEk0sT~&><1vvLAX_oWF}5uM73ec zdgJ`S5GEKpH1vZhI~@02XJyn=T_z}o*Ut~V$LcW;#t>!u*j=!6(@?$Tq2X=>>Ob_| z);4V!?mz0nup`2D$&{hL22TydAA_j#RUUaAhG92F?Go_7Ick@>+P}1H0`l4MfY_Q4 z!UZE5J%5xTAABN#Jn&xA+BRkMd6B30YFPfkFR_kMwkOL!{r;t8HIPpbT~kII6%h`8 zY>RJ2B48X;)`qC#2=yQOa_BPfXv#3ZaAD+Myz;1ktVs76aSUcwR29hs>b7Fw{d6Fz zZMD_m(1Kvx8Ft?_@<4wNo*Jl!{@vO(Wz*z3R2=uM)uRti!T%Ir8kL9qD}8mc2%9UH zC9$DuY-17PVr&3T3~F<32piz1Z92LopK}n~tc-eRBF>O&vB`Z`T`1h&>X8rH+_Guj zZf)}O1?~NYuV+Jmmq5Eau08*ofnb^`fvC~1M$&^Tibf?*F}28y{#Vo@+jgdsXV&g z*R>4&IyfiY?UmFs zsr$NO-&N*iP+JemxqRR~#@=#59)CexX=TKJ5>ajIy+`Xv0oFfN4}K{xK)$Qt7u^~s zKEpF3-Q$$58Y2SWgpWr z^xeqIV9IDq`(jBbTj%lE0@<6AtmXeLuD_IP9%cVkD-Fs^JRTTdlzo(jN6J2?<=Z2l z+BRjh<;EHSEq^BBQN9ag-Z-ed8|r|r&huz+9fpcxkH?SD`*vF%sr$N?_Y7?t+A7~I zgbOOxdOQw9zAaV;f0tvP4_yWxc^!tz!iWd(z%dPvRDbkGKDBMiVXM4P2p3d79o5rv z^rzsdfjkBw_LoZ@c^!tTf~cMX4;*7W((db8J`(x*SUlPq8o~utK932IxiJfQ9Emv6 z>JdZ#t4F8@+!!5+#vO|ycE}JTiOa- zhap*L_1KOahw^;XZ_j>uU)OTXQ7s3xnG9irq+d@uk#B;P@jhA+8|0ctUWcK^uO~^! z;`{$rG?>T8?%RPr)&=1Kl=Z2+yCRp>oC-v67_T70bjZL8N&;= zkz#*Xj{e_rR*sj4a6#RsXq;A#{vY?JfqLlwt!?%7b&+2EiP1Q%{0`(h&h6u6yB9|% zWm{e0a|`k-2O~DU{=XqB8W)wXM!w5DK3Ky5Ck7)nb*)jmaElfvkM^pZqr|0%_Chv8KPq}*2^}f30SRX)M2DRnQ z|C_VC{$>N@&sbZ;$66b7RgW0n|NJ%I=k+&OUnqYq&I8kof~xYGaC=axFJB>_+BW61 z^|`f$L(8zJd@9r@DjbNpKKr__xM@8^gg$9bgL-!~Z2S1<`-$}#Wu zrd>hnNV~r$p8Fwv5O;T$>=AYXx|Xcdw>V-&Ocr6J6tgq`P8-%TO%AA z_KTeE@xXg|@YF!RV2u^J3_S8W3>}|%JVrn^B*r7{zQYw*li{Al2&RIz@H*U zFee934dhXQI7u#fkmXua zqOhQz4(@`y&@?D4A{E?#D6?tU!NnZJP?((!O6nr~S^WA6G)=#zN$Q z@dk7mc;s~$j@i|#9~eVaoa6IIzYlZ83golnjtbhkI)n?3ar@!2eYp*Bk(H6hO^7Sx znnzxT;n>~mIF|V^UaPn)#smMiiAi6nw`Dl3c@&6&2qg-#$@$#+q7IUdDl6val)_yXksO8gZXMR1QXLKI-AV=Jh|% zBHwKupS7aP1jSez=^fV)^*sEBnZ~e9St<<1-lYaJ@k5tt+Rre9lsA!KKYZJ=`rGpHYzQX=SK4 zmBXM1T?A7}o49si_Sqhv8zI{-?jQFYrQu^L$0NUTFqO19#-Rqmi91H~cC3+@%KlbH zKA6`*mq9UdtPF<}7e(zI@W3_B2jfca8;(DQvNL7kl_RQcBeseoygA*X_P??L`9@h8 z^^&5?1jR^tdcTd@|H@*>bK*SckLucp2HTg)c0{#p#8y*;H@BPTkK>T9(8{PcRdku4 z7*jpH^F4nwL7t5BC@n85!kBQEeNsby0+O(yktlYmo1BE2G|0(Pe^SEcNs*@pxPW`ETMp zT)PtEu^jo-wyC78o}b{?NMk?#R-RYTagl8UjB zab+dm3s?@Ok~UxUa2I=geuV6Cj}Q9hO66cGX>)y~clw}+57supmwciZ9Q2Rt1C)_1 zFxCU~(UrFU$I(=N8sVO?U$ia&d*IrZw)n9T`KTJs5sCL7MD0fvdy|KEy@&TH@~wCE zTbx!}nq7rIC)1aRGUWtb)eeG55W%jB;DTQbjOIC&n;`$ROMY3x5B+>K-uJ@q8i>D} z*x{g)@L|_fZi@4*PEN|JN~v#E`wFJw5xZxEcjmC@{$a;d1zqwT?)+KR z7y0%T3?5C@fgYawoh?w5)W?}WCOe8ml^WI z937a-kJ#Qkf5FQh-Z;pHr93o69z#Ad+s<%{`$)ws4atwH#- z$n#Q#?*jl+`4PKO&gJ9mOb@RDviz9;Cg!JmUZx|T9VZI*6c6uyyFSeOXhf{&f}cJu z%5N_6O&1IvP1Vc@@0>9n-V|cS_@z`n=+Q3v*Q&V|kJzVpcz^WDVheI^hWJ{66dsxXGAI;9JK!=&~p zKg_SIE)hCBnySm?Tt3b%^YAcUsX9Bxuc)-5DldoIthhFY{<{fL*8q4lRVzHaSH1dj zIb;`h!B3xF<%d2Rm<)>TjRVeW_V89fetC>vDm%q{5c#wp<ZNYhj$-jx5fAsp%;#PM-BQ9bMz`51Mq07)(Vt-EE?zC z@1v02r~Kk$3p~GLyz>2P`kB0Sgu zW~^L`%4#dN`QB!AZ{R2k9!>Q=5#EK3Q9A`Y;NAs4@42lWfPB3LgGW<+u!pza!`lb4 zT~hh+?N;muc~cJ;KA=;Nks} zm@$4eWx09zMHsudW>5HG{oisjl`LO<7a*V)-RRvf*7B>5wsxuG*36M~abGXrSja{= zyM?Upxp@<73i4{*A^;S4zvy?ZEg3sjYu_&hE?yD6r>#bR3SJthhrS%T42q$Byd*3> zAnG@P2aYiw`Q=qP-a`i!;&mX}aR+TxHw%>FEw$}n52PQDSY&0?n}*mS*NQPM(z|5u zsQm;UILCPK^;UACH#`#_bC6GMt1Vso7tl+dvi>EHGZ5WahCEJ2oMU+q8rRduv} zSN%TnJ!UQ9K1O!p`gOVH(Nw?f*g)^E(YUc1YY5frv|NM>mSjrMmK9a!mzTJnn|K%( z1Czmstq&r+tFt}7Y=ZnnE2G{L)fGM5d$rE(CBxMZM}A3)-_r3wV_rA0CO`h%1S4-$ zY{8|?Z>&ummW_z`BzF|PDr7l*4?XB27_o_K7na>^^^h;wEyOg$z;zf_92LD!NV32E zr>j?S50>UMh82%{b`F9p5dWMyH#xoY_%{BJ zeOpd>O<6L(B)h1G;s2(SeM7~}gpOLs8D%U)kn#CDZc48eUsYO;uH%|L6z^@lQikE+$Fa^F#Px%wi_uU2;`k*ak7*1(KH_CP`c8d3Z0`c@g@FR>3%E2;r?G+z0APW_C&skt{*K*mbN7;Fy6-xT1vC4C#B)@F!C!0BQ_t7 za344f-}Gc)c|C)8ib)kqw5b@ch311lT<+DEb&x-0-y=8*$vGXJQzy=! z>z2fchjBtuZJQ)*dEcPwx)TAD=@m-~S7pQC%@->fFwb z8B_h|rzQjW)V4{|*47B`pLKwgjXKuufbCT{m_C~FPA*>It-89>y<|}WF^iIC73QxJayjG?9R^cA%Pn4 zrX#9tQ$t%*Lbzbf;hsOxCxfR3>R~(pT?WPQ#sh0^_53jf@)n;5I82>8*QX&o(EnT8 zriQlWt0{gy-q-U7`eg9bKpyD-Yi$3IBd^2oxLb!|zWInVqjI4~*ltXnIgeDdV3-g6 zzqM^@Xv^#W|2j76-)fdX=Jo$Ii$#~V6=QKoBlzq6(Yzga;HV{oCsjxLm>TAkmqs&p z@<88hZ5y$reXfA68xpOj)T~54um7*PPIQ$AF|Lbvth+5*PpQH9qGoX_kMd+yPQ|2f zrHef7KvdgCY`H!Zu+R33+Vh$}Am0*ei+cBpuJRzpy%CRRuZ!CAnp+^dZW|t0+ezZv z<+hd(?@>gxZN!$Y{R`-Gy*+=dMZT3Dk0(S|c@X1?h{tnFJ%8XGLe0I~@W4zjM~ADJ zW=K7K9{JR^si7^`mqPsf9v+W3Ap3*0MgFfKJ}=ii@;VI9U*z$?IHl%^ZFp2v<)`pi zk9=y|)X0=gMIIj_u9s^bc^!rq&h^R#V~CnpQh2}{SO*Q8Q}M?a z$fveV4Q;u;6sTA(*hj$GM}3d@hBZYV-ynV=*F5q%3@@G;joX0-jww92gy9nbUhNLZ zr?$mbZHNXQ-$nkYW#9Ly6=FU*b`7FeH$_4`BbdAtY+Q%orIRB+!49~m@GGgV@#)b| zwYwoIf~moH1lM7B>C0%{rWXCawIyR=T!-Q16Ky{9(Y1GCyl_{F-D-ZNJ!V;TX&-&J zwQ1;sTCe|q`E$=d?Ek;FCaH)1AG!>R;r0Ko9Pjx7{eSI#DSYzkx2Z3+=)0|LQ_K4p zW^Li{%10iLY{$EcJEf8HMD8>RS!{H5Y{l4}j$Y-VSK)dGCkmvP6ua!ufy=>u&AA{{S9ObQg~F9;|r(wj-?wM5$_sA`@I9PwKRka-dyF?kDHP2 zTq~pA^`grJ#kfAw`@8#I81pSfyd(_|yu}ZH;yo}3jzs&7yoyI#w|aOhz31gY$S$`s z;@>B_s)sg<*Dk!(*XpqyScBLTJY*>=92sf<8y`JOKV17qYPH^^ojc}qH-{`wE1p?`|iHc z_djd@4cT9w|FahTckN3tKGOS;QF!7w5f^>DRpHBawgVx*^{OF+S*p$;KWW7it2xZhPdn;}6=z zbr{~89X(fddm`Vzt%!P9F90V7Lz}n`!+W1wJ(O1+`^|4+d^l<$A$N=z5f}Zw92t#Uuz@oC7PU9|HRuA0%FFO~ zj(CY0f4xoIqcH9QHiHqHqvc#aK3E;S52`DKyq}d(?*P>mJ=*m8_YcQL@29Y*1o)=m zlbfB)uFcNPt@8fZh`56lTX1Q!*xJP5!-qURjgXDBGWxYfbw!UhaqYrK<2*hckRA0? zd@^0{p!K*J`IUpIqs?ZA8U!Cb9K8>!n*mv&m66Xeh|0m#(dIFc-pAg1usY1e>&m<0 zQ(e^PzY!uX)&(pFBR0Ktfsg(Ab0+dNhJ1pfmg8DE7_oV3#OD*g{-EEl>qx_=q-@gA za6seX-U+`imupi;n+rT#zy2(SY(}VO>ado76m$_x9c|*;g@5|>2lMEqu|2 z_r21(&yeo}tv6(m&u{$X&nufXvwGgF+0nXC{SL^dw#8O`1Q%@nn^!&VM z@1pDaA-Hy93-GMR{2$m1Jn}jW|4CY0=A%EqPT`r%@s<{`aKwB)C9mMYj;Y@*gbV)T zec!TvU&$-^L}%Y9-*?{sAweIUQtal>qjP3Yo#OfDz|fZ5bNzuHp7%Zc`ooY8A^ zv?l4Vv4|t&nnzxTVawd8z5)+ieLvt8U2@L!V~S?R+THqmU2>5+d#tMCD+_=9CaN*g8IH zZ|gDd2VV^s2OWJnu9brko3lKHo=V8 zJSoIY1a6#!=ePbmMDIO7{aLCjdbEja8xp~z(fF$VcaTj_$7eF$k95wO?-iHS-$lr; z9Mt9_2OA_3zJD-}244-lk4HidMr{6%r|0`;Ir5#J$_GEQ@5(>x1e;){o;I(FaJTdQ za~ovmSsBauCg?#I!PL_xu5Czc=lci!ME&p5@#(@p_aMJ=F!i*#%E1PS?Z-#&kLocF z0ACH{gMPmL9=YU^*DfTs|3mct2zcPic?({_OGh9T2o4$+f4={Od}`Z>tw$VOkjNO~ z@mPm^w^U2F&?q`fvHEokGu?~p0=KIa6w{+13eyZ zL*~{j$OGdC=&BwuT%Q?0?+VW!&q4O*a2^+9A~OTFzQlVMQEi)g+S0zC_=z1yN8`Hs ze?zAALi;Jq|E+CP&${rba8kVoqj6n5=KuA}Q7qx0r3l|0pNRF%VW_!PdD*!QQb5uf zkPqhnmV*(S(fmL03y)7j0{PyyHmS$HQaKp0>H28g$1glS4c(BBj_x<0w)GTn+>~K8TfSjI%@YC_Cr4VUceR7(4T1c zCZPTUTXA8tVXp|c``l<=+0Y-dgq6WR4Sk@e&yJx@UfYo9{&m#uH4KK#&b#A$(m&S? zha$gnFkQo`ist``U8Z_G zjz_*CYl?oEhS(w3Jo4Iw#4hi6Jg~mdP?L^FyxnVfUJ3+6ikaoRTRo_NG>_ZrTWyi_v{wB_c|cs_TV6}5W}7eRKs zHAVd2BC2iEz`F2TE2G}VsNHK=0@?U@J$ybZknaqS&($FZ zBQ~%0^gKR|m`((JMvj|lU+wLJ44xXO zhkhQq42t3P^Lu4_JYI$Txl|q%c-@r3<1^$_+oplGK2lToOzgGFE0?b!)A5S7Ya4O> zndIfsG;ECY_CCxjmyaNOHdc%O$Gf>D?HS2SMe6g~ zg~UGB+IEBa_Ci!HhR-anT}bpgC~99C4+74TSUYE{?i~5nXVJ{r^TTf}5f^>FwP_k~ zPq=m=(aZgBEAwI8U~L-Oz_kmBeRHi}GLb$MaW~v|IF8~sEgCBF+N$SIPM$hDe1@q_ zT#PHMP4OYFT}bS^CK^XIj>CO<^ZQ2h;g*BibbTc1*?tqEaa3at@*NZ_2Vqm%aonsq zj*m>PEg$spmV=?q#_^6$kQig4_P?`x*koaf?0&mp~7?qDPy!wjpuUBhfg#@fyfZP0vT(n?|!*#l;-oaxh|Zse=s? z<0p9a`4;3`Xl3wE@tBZ<5u2z_HYCPB>DA}Ekne)@eE2gupAP+ATqxLtGL5u(n}ZD! zN9TLx^$=v2TN(9Gf2oUL8fo)>D}!ILF40@ASbrWzye2)Ls=R`#-0=2Z)2lxlA@kM&8qtSa4yKVdwQr|#V&a!x{Xsw3_;Pwa)yceyl=@>DzeIlJ zU>a%j%ZN|TyogWJc96YeW%Mh?IhKQIq|F~Zz0DDyrtXk^n4VAC`iwpa*bIg?n=&HY z+|z;sA4T=1xJU*i#>uDv_8IGtN)aG!f79R@{{bT|`eK-QVA zyyzePbE4-U;+~DD9842!p6y_RM9JY^{kasfnO27TDB&}%9842!{?608$E(j*LN>oE zK6&z}d(T%;f;tLp2Gc~Fmqoax!=wJ9=|;#FSQ+_@LDc$fnrL&mr}xLGzi7H0GWoy2 z)bgs$X)DaeKj?=4A|(AO_oOB^f)Sf5BiyoVuRX;2J@{%MAN23kMKEIX9u?s;QMT4= z4>5mlx-y-Azz3a|Plx?`3Ho=dmDih)Jz!kr96K#I(V1oqy-|IlRVt}`4T@!=rMDB|)Pn|KPPv5?Mq`mDkz)Qe}Dca=q z!abnRDIGCouqX}|RJA`I*aspWsWzI&TN&&(^b750+%No6?WbDnGk&~hAEPU0-!$it zLmK<}uscL-GLLD_kL)*|Ywhlm;S?gg5|7v$~^sVLj9l=bIRr% z=rZ{FwMbW+rnwsDwUK^Pt*4K9W$8lb4o%T-g^t=Z%}qFO_4FU`^sj^dC7GF7srILZ zHcd0e9L>`r{pP)cUFC}9_Y&f@P|nNEkMW-s+BD6_<9wE<|0}z1V;`hren08!HvWG* z{xGdi<|(`r-w&sRwwc#7pW@-X7idpOoL?ax@8iHBKF(Q?D+kScR)o_s(fWfp?;y_e zadP807ecNa44?I8ZNmwcz`i6q3M$5p&6gnVApaA>RjED*gAU^-_HV0Jc)5}a!}@Xs zqH+-m7{5< z?sE~}_AC$gWyl^WN`uRHB582nKz`+DnyKr}|J#?@dY>6&tQ-v4TDRyZ-mw0S#&<*y z{rf)hD@U#C??-&6y8l_>bMP_ZuTXB)Q|DF8nLcaI^m(Ti%$YTR_Vk&@NdNE|0_dDPC7y$}T01tg~}Z)V5j8B>d@ zDv^WF%@#zpt+uvA_cQG`;qSmr3&!isA1eYfD+UG6zEJE?R^XS z+_GnZlRJHGNQC;k2p8&zEnK^hnD)JWZwY_2uut7={V{ds6u49Gg}I4?`98QXNM2mK zkT_=TA24B2NNWYnQOn_)(3kaUQIi|$(b>=V@?VZ`5cO9 z=li&KUb~Pu=AN*8ObhB^OG57}yK~<3lcpjY^^ZVQ+nVPHrw$(fwEwF?zh)u!v-e}` zo9K^1y4ut{x+YJM#Ib!n{c*@QSna#|D*Bk)g9C$UVVfcNZ)gR;QV{UJ4nill`Ei;|@ zAaVSyk$#_*#8Ca*NI&SaJhW+A=7zdFNv!HH{a@3quLs+) zXW#CZz&ay_;Vw*TzwLsptG905y5{sFO0q_cZ0ndew{7x_=`)W%{DcnFggHm#&Ov3K zGxvy`((0n>BZ_8r&X_-C>JgoI(bG1!b9iRvkYmS=${aPEb3i`dzeTis%fEDHf&*s< z-M14tpSN>uJUNu_e_asl7~^|sDDzKD%k7DugYTG-Fa7*mF=1Lz2W{9N%kjz={d~*S zn!4+;IKL<8c2RY(|I_Txl0El&ua-n*vq`J*)&JEY;Wl^ux& z;R8c0wy^pdmhxmzg7`|%V70Ki?0MSSmP1D>5{0e-+`#TwV4hdnr6WH@w2emgjl+#}8 zNE>@2nf3-DqJKaztxVH!zzgpF3z0rR6XpJK<7ih7JjlO)^2u_l{xRMCM~$iQ!C0l0 zafm!OCO0QAc^C)fJt%3W^|rvYVQkudQm|969fORMcM38Vyb@&0IUDhE-`3A?PJc8a z4iYTkWKj&bFM% zyCkI27haC_Q?18@GXKQ1F8CSxsWF*jLcW;$gENC^jjCSX3v55tigkQ&mLT=%JgHB8 zmwELGdZzVE%@hAjQ=fjow$(P1)F-UPw=$lBM3yJ!{;gQMK+rTf4f@^`Y%l#n>t#qk zTN8!PO69X5mCs_$6aP%ZC#BzPT>yN>^Px#TnCF8NgQm%8(D!Tfo9_8WIhxjMRS^G# zJ%rq0F=1Mt3r!8cqo(!wbI9M) zbScj-r921B^~)1$A+4W=y532e@=Sfcenflx0`xzC8q4!b#PtH9X^J-B4Eubwv7A5G zMDl6NP(J=R1NUKCw`iXDXBs{!&sSRy=x#v#2Abdld~#yYG&v0hth3|NwnLCd(_~!Q zHbD3sx>JgO+IF>>Vuv(*utvb|%C-$f|AqdwZ5Zs*N0`rG9B6*oCkQJ4jxiv{8U1h2 z^r|deSK#_HT$csrPV}F5Mr9eZ_+MSn9|I6G1VuPmyhD2i-K4&>WkG(3rb_vYR)5r| z`Xe(PlQjN_%4ewf19NefQQIKslh0^G9ZzVQ!XDb;$|oQ4ERRpI@>!9}XX5`MpRLI- zqwv8zon_QE4$0(Gj5u1dXqx6e^j6zGw$($PuZiNHX65tGR6daz%`Bg3{Nw7&Fk4^v zOwdPVP#~XX#9~p_G(|fUkFl25X^_`zqVPFW_zWDG%4eG9iGQZylQOSrJ0JM;QM=Y( z%&&N!aq_(wbYTA3zcmP2!M*i3#7pDoKl>H^aVBE3APXmJW8l%Qd@h9iG))zMELMM9 zoa&E7>DZ<7M|@t_whZ_zqqCt;K8q306f8|s*nvwOpKBqv?;3>9^~&e7R6bYzpYn;% ztJ>}aKFjDb%Ln5LaAMFjISmGGa(vbx{aQ^FK2Hjt!*WyktkOL3&vgE24714d^aAkd zBlPKP?{fc%_K#d}T`>x6AD*4czXU-wD(K_6q3Zw6NgvpK67hP07Y^3YVWrL=FG0RW zQ^g;f)E}|&C;FqdwC!;^fAGQ8K!30=k}_J0H1a_jI5C(urfE3rCh!Tzd#fRP%ZdCW z?0LO>y768+axk{Nrv5(^{a?;gD2Jh#Lt)J)5AS?1ujAN{c})8hAOB}Q?*ki~5ML5p z;bbiww%Pi>eLKiEYAXHTK1BRKsKBp}^v93sxTW)de7xEA4s;neLmzzFd*XbPU}>7d z4yvI4z4=^w^gRLJuxX!R$D5D+7we8ghYuZ*i2*11^g`TDO;oK5O^rAp*jd{5_Cd;- zyxVsS<-=Q3#+&U2hcf@fw2!sp&Hs|`D93k*aHb8@-a9lke2yJ&wvR(P`*s8=&k0hV z!~OXK^h~?(2c2NIeJOxe? zgin?7!E#@?t|ff5kJXIfXF5LB75FBjoBDW`33 z&O{DIwj;DR2eDm{{I&(#d+EAs`vS;kswKI9d?y9#M_KFq`zN0>G*A39&Hbm$FWYB8 zm+>TMk`MYraAMFjISsO2O?}=mmPr##`|6+L`N_)4!h#6GO7=0qz8}a8uNJn4J zAm#U{l;7wJ{qkFgJojmy_~$_oJP;;HecHke5H)G*MsrTDZnds-u?#8T!1VuWo-x6NTSP%I}L*eo^16ndOuGo(Zpo-?#jlRaI?XZYJh) z-OuUOE2Jm$yY}@^L7BGy32Nkr@dP+BXqub`qrY?heIM!1X`=AMT0ZLkm_1YZy`_2L zpXB#Wm}LEz^OOEV|Jx29w!a27^7{z!C4ta1MH|!G`R^OZ-`7Op_nq=PEtQ|`vo)vt zB)>1+1^k0$`p|zv)B3NY8&v2+)_wB(4)G&_&@@FGbB^_2hk^VXO(ee#yg;J={P7y< zt?9_nJn>KP>xep0SN|%0qW*QTuc8ls1QPhc9yu~-nw$n>ZnFOCI1qV^CJMhpgx^@a z(2V*U^6RB};-BQVUzim4->~%l%Y+Ji*s%xH$nOxuT?InZ6m9HI&VR!oXB9>eei(L;9wHE$rf6dicmB(Ve3&K*Kb`N7 zO>JK~CTO1cC;3eblj8mxp5A};P@xaULXG^25l0GyrYYLkCC-11kmqZn@M~57-I?mY zwDW)Rt5s!uTK{EF{HgkfzN~{jEQ131wIUV^gr+Il*grV`p}+5F)I{N@>*+_Pwl5vW zYM%Hf`5hM~#r>D1{u|B817rlY&m9X8>BGrLAV2i~;K-n9avB`j+xhQoq|emET?Yqd zGS*L~4GfMP5&R-v|I+sVwrgZ^zH{yoMz zQ23#56Ca+BRPwtD@jQVr9Zb`3j`=%2w+g7DM%`;mW6<#(gij2*~tWtgJ%4}Vo0 z*1umwoiB1p|BJq@gFd_#3FP-M;#C5nX^M8_3#fno{Hf#jDoFV>9WVVHNxjh2;P3|H5jy^tx z-{c)NPy7@7CU*;ylwWPK{HOS_e@7Xzxg$T=BS!{Jlhfend5$0Y7I2gx{IZna^Qrvy z(>(D{^6MQYY5mGBs>)GITMKe{;R{uS!mz#9Wo!1lH$-kYC{cp~EQ zhz*ES5vzlY1*?LLvp{^on$YBbcS8SUA@&d$;bZ}ie%;ou$>`fAXKJeWr%?Pe!C(Jj z{hB;J9Toa#LMRab{7`MZ!}^w{e$_$+WjLAZ59C*fm?aRJrfB%dvAz$UjJ^#VB?!OS z$`7xF!~RP6**c>+-6#1)0|Dii^V9r}g9^*A1Q_Jkj94gmnx@bb?sELlw}GPs_NP-` zkp47#XRkjMe$zBh{FD5S4U??@3M*`i^jABF-Kn%+lh1?-eb|mnGhkJ2rQd<8!0~MCxD&!$Q^xNRbplNa%OgzEy zTZi=3nkf8G|1qDL_*5#tr!`Ofll<0(Ny?8q4{K6de(ykqWw-`;$nOQjhb6zJsp`b% z9KZFDuhT@~_kr-s8JNm18oOv_`6R!$!fUPnrKS1VN-!lysr)|IJn>KR+ZZOP|0X(mY1`k<9ic)WegZY}!}tOm88l5! zgPbd^|2p|RY|=#X>)cuS`Rh4s-#WL`Jn>KP>&ys~lwbBwmT%{Nuty(mfg1S19yu~- znw$nX-#LE0k*Av`3co(WFV}xxF8ub^Jn>KR>lG#mzaJ{{ZS{lyFkjd%8bWgX*f|6d zKJ4rPHS$xA#LzTF%k8l3ZzskdoxL?t`04l~_o0;X?Hr_e;-BOormM>G&k?-BkZ|)&F-M>oC=SSdX>M zi`Ks#Quv|o>ZA|bp+QJwDw$m#kw&JD$fcSDW*osYXiIl+ z<^3JxA88`_P3a;0mL8DGZv*mF`Y&DYs!A1Al>uON#C#xdmr%%n?I}>GLoJ{l63{tkkXvO)dYo{eHug(UvoL9}>#1onW7b zDfLLt(sc2k_P^IQdH#c*nKCid^-kzN+j%2Z>l^>YRI{Y>=M?lE{||BR0-r^3^^eb^ z0g@FF6%++ADq>WWTZEvfKoUqGAu$PZDH<+G$eoaTLI}BOQBl!?QbnW|EeI$eRcaLx z5kb*fi;9*iRa&VcBBCOq{J-a%nc3YZ57PI2_5YjCXZG1W-#M2#bKTk5eX=lyWDQ38 z1{Lu#>dd#LD&oi_)EW4>H`;9i**aJ`(_rs-_x)Lq-k<4|$`j*1d_;k5(vlZv>G3rS z<3D`Ff&C-n|Kcsd{yEg$W{Ra-h4iPRd*o-pa zF!oBLMy-2JujglN*EW;gdftIlE6zZF;p^XCvb^3CC(FDq@PFA472Q9k?^W8~H(|%K ztis9KU{$R^_bT;kH}LI3r}ep_3wV8QMXYCi4t!45`#)T$HSFFpY8(Le`Fhcm~|A1U|)6@oF8Tep$YHG zQ(>RkuZeo-WTOJM4y3=6CA0pcsVQk0LgM*%WE|$-QgzrrmtkBv32g0=hV)}@1|Lum z8lS3_H|hR08+8gca$x`T5&wAKr(pYfN*e!>?2ED_w$FEeh5LiuZGHC#+1G*PEW}8# zk$o5oVIu{h@u^z5UC$S@hk&l@C)*b%_Wj#izsP@A3#0!?_6@cqDL;H#OjAOYUv?T; z;KS@_BqICb5c@EL(1ds87p8t?03RYmwr?EUx61qcf&DjH()f>LU#cbf{ipZ4oMzpJ z_JQQ+r`d-IU?cl5zk!VuoNS^=Se0u0M|ED;7q+iZ?8^)G-xR~@{U!UdEJ6FvY}au6 zk6cN@_SJ%gd^iy_vJdkM*hoQWe5zKJ8vo4&UGuYj^TfW_gYBynM*orQtF|P+|MY&B zVE-)!3;D2w$4@7KKI@XT%DEElr0)df^uzu9@Eh?=?hH=j&ms%x@-w%`q00}x$fh!!4>qz7^BdSm zL1=ucRvk9ww+{3rLS*~avwct85NzKQlE!}|`&L_$zx?!mo5-O0zXdE*hReW4_N_-; z$|8g&(w>-L{I?VMIw7)syTm^4`)k}jH%S`*k?h-SNq+nEewNFF?E4ff^ECf*nM48*u8j0|C@byf4|g<|M^eIKf4guvuL(SD|w>M_-7yRokC^* z91#C32rfT;&+a#p{Il1Rq<$rt<-gGN>qoFq8SVxf*++faE*2p)k@m!5UB7VK;bg;4 z6v)1uFtP9JVEc|p8vl{(J8DVVKJ$2n>}xf@&Y^ZsWq1f|un+pkMhZgXQ}x7;#=cHS zBQ&wE3)}bPm>~OdI_N~cAJ~`E(Ng^Ni}w3qzod9LP_I4l6^faiS0X@niv-?q>%o*8Z7W(PB)|>`!K(N zjTD5&r|QYsdj63!81yJ1vVF4O|H)5+?K6`?Nve-zUyP+#`>qmFNc%>E1wPE_gEVB{ z5X4@bUTDJlt;Y5qzCXyx0zFlTY+tU}w=LMdnvxLa@)v@WIssul?yYD);=mbz7ElT zZwCwcun-BzzBYh8T*!iK39lrpN#)&aU0{Wf5#jDa~26Rj@G_@LJDag z#;zRl;e4ba`!N2)MhZgXQ?>SDV;{!BYkHPjGZ~V{MEX+8HeX)ty%FiLB zeeXjb`S3X;A^Wx?uIJ=J6V|8N8T&9k=WG=s+qawTdun>HeeXyb|B>q7PD`@({Z#$i z4;J#_n_wgRb|Y?Q5keDbPgNWHXw2CqM7B@fZ+r@7`s<&psY^n8B>VQ+D{J3R)IYj+ z%^@G|0UOzO2yr)y5SmDP>Ob1PX&9e#4hWI#o7SEEw=Q`8ne(Hh@gHH|G?!xS`-%ET z_pUkQ!^7Z%ebear5X%snh+8)S_IcNnrk(2Q@tir+di@;hUxNk>q7OQdJ?A2ZiH7k{ zTTQS2px3|PAGVq7o)&KLmy+~)`Lrup1_SKRe(cYerg_R6e9p8e%j-EIe_m#sXAlwXnHE#@?sU3Fa*V&zFo&5&V>bDBIHJ^Fp%J4}FKtzAc|4wWBk*BDWcwzt zeVe-m+m|Y7{714c&62czsfj;jAJuvIa2m}&$i4}P!&!vTMB3&a#=d;uHwuyMD;E1I zg6+$aH2x#mXJ)&)KRgmY?kD|+@t1vgGbE9H#fTGFsxysf5;oTx`|5$`3z6+>68k;~ zwoi}QMu7a1eYKXv{yWV7ro$c#S-u#5r;!g!!AABqAr`X;p^3E3n2$>N-V3~5h-}|| zY~Rb?`3$!YJ!VTvb0qujG8ZzQ97#$a^Hb%E@pl^ekmes`-+hQpEJA1^?d4eGzsG>z zD@3;Maj|cHu>Y1w8vl{(d&H91f8PyHNs1E#L;4Tn?=bU!Eh){B>~lLcw(n@F+0IGrx7GdJG>pH~$cHrlAp15T zKF;!lCZf0CQ($7>8^E6xBHJhL|82<%woi}QlF}T>zE{nKl<)VkDaolaVF>BJ-C!Xf zZUP(G_ZH#?79li|wxvk#=a_a7_!~lG`@UiSZFw=+K0RhjN^>OpJ}?*BKKi$ytI$7Up^jHdk$t;dJlF3?A1cm!;)5BkVP3PR&k^~weMemoa`f{h&5KAEq);$4rT z`k&iL()f>L-&vL<_65CP8t4ujk`ZY9%Ej14WtiIm1hNm~KWwBRG(J_YnDwAslp$>7 z!1l@b|4MNGk$b%HKld_W#*yvg`Y#jGkp3G2eehxKgT>rLWTcW@I9dG>4O*1mZK3o6jc|eHzR}Fnb5Jz(R3_tL-iiljQBBsw#5%=Sn z@Rrpo;`?RF>4SDdX@1c_{=xhLKBC~&xAg{7|8EC9N33A~+$H|`eXxJZC5`_`^}o`R z{PkZyFA1*yi@-uL=fxPbSDX`Wa~=fpT)p$7b^P)4^puoZtLb?|11n;9{Gm`VhL{hlL{NM{-7Vvr8;ykc*wp- z5bt7sp^2!iubcY47WiTzvVBjpecSL@+F!p{N*e!>?0dqJ-1heq_H70Wl_AC*w(n`2 zKf)q}CepTDX6)Mne60}KzE{P*>R|geN*e!>?Av5XQol_9PtTJ=w7;ETAs^D5f&BL> z;?pcbXd-P}qbc9_fo~Ba+lPrQ%6Hq}g6-QOY5YgB?;T6>*MI%IE4cpe0}J`^4X}}Y zA0WQUB7`Q=w(TL-=~)3)<3zS4&}c*1s3w*M_?oS zFu#F~6okg7YTFOGeDh8MeZLUNzPz?<->csHeeVB{N*e!>?EBG@-1_$u_H_aa`S2UC z!9M6C8z~5lPt~gvjD2Sz%}GLJ`{a50tILA?m)B9!_>ZtJ?+i=w*FSn5*1G=Dy(#%H z&jB0R7lqiCMF>r#y}AbF>s^n?JKw7Do;Z2e{S5071NvY?tE@-lk$q>0ieGKCs=mgw zg6G?LeYDMFx1M(()#q5%;`eLwhJfBn_}HIuT;895ke8;Mf{|d0MiTO89HLB*g(lKJKWfSwV+(BL!1m$60NV5ZNx}AwmNfn& z+2>9KbbImI*J?c?5A%z>>ktzliR>GP7{^kDCJOfF8T-(;=Vb_y?UVKQ{jUYvH$~F; zk7S>_5Fqt2Xuf$;cd$S*0?jw`ZbyU<^Crr8i{G&MSPWZ$4Yv0#!}&a%W3egyMSPF^ zYrnRi{fhj9duRBF0^6i@?BAjLyF837d3r5@{j)^MZ(p!~Zq=N=AM(!}OJV;U9U5yk zNQ7#yc~5|a%CLd`6EU_e_7so89?@v*4}AlBL&LF|r;}>)t4FQaU+#qbvjnk@Rj^H3 z+5WHf{cs+}Hu#7G`)3{d=Zo>d{&`$;`hLhi?nJ;}fAoB9U{L+p1Qx18G!G;D)*&uo zq29UK7gJ36VQhnq9N50CV&BYQ`!+}#|B>w5Xh~9j>8U?ie(!*V%5Xi{$iA(J>sW-) zMA{cE#(x;w@-_>R?UVfnU;H!JzPBWe|48<^69K>fXuQY%s%Ce<=l1t0SjdOlA&KnU zg}9ZadiSw>@u~42#R%6dpO0|=e?-#wk7VCbOEUJE4KShFXZ{&r zAs-$B8|;HVvXO$&_*5M*&qwkxKY)!K*gh;YkbQp-@?U-joyhkC`|>+linh8; z?_2i;Dyo0^S0loQ`Q5-q_F?>ojTD5&r|Qcab^Xgv0zFEIY+ow-@5_>4`vyoF|B>vA zu_U(dyNtBN5hHkyUr7Jm3>Nq>zmJSh_-*s$cdFe(Ct)2c59?PSAwGwQ4d{(Mu$J{D zeq#_js<2;wX;u9^C*+@0#9l0pZPJ3jtkLVG`ICSr36=emCH_G-XXoQo|MMq=GKu^% z(E{wB?}sN2PeJApLi(o^EL4UWNI>>wA*OP2q4BBu@~?V+kzWpck`UQG+-RZxAM6oq zU$La|AIZKFOOpDPm@zbC7+$jA`>j^}NB*r~p)$+`8`+2X4Q!+!G(J@a&G+c?=YU== zM7D3P*ynxT!TxKKH2x#m*J4Tj`mgtYx!o_%fASvy3;D1PY-HbD#A+5HG?8|&-qe50 zKVTyVwom3C2k}_JU%vNA8vl{(TWCps|M7ZdYyV;FVjs=}8`-x6aW0E+@`)zl;KRl~ zjQ{zIgvj>E_m}G|HGEb{y7|*G&C_eJs$m6sPZf502V6417L%F&_^~>5E`GV zuinu2rv)8BKPp7FuM^vM=-i)XiH-IzK@H)F)@y5p~f$|cQ1es z3wj|5**6$5ijxaXq#b%t_a6nAf51i#Y+t3=wNI9iS7Fi_GOGujR!T9 zeRS{6J{*DsWM47jU>4yN5KY3N&oTac*J}#K7|8eQ6tw&d>oo%hT@{1Q`)f=b}zGm5De zAMlZ0FDk(N05UjmdEQRt85rPwzD#*3XfV9qUn);`BB1NrPkt|`U?EsGBGy6<*^mAe zHc}88p9TiDHT4bi1K7xc?OV+D4a7DKJKnQ>^CgY{NcOoC0c~Gwn!BDA=eAa=e@MO( zu?6uiNFw_dBi_zZg~q3WfmO!7CxAa7TG_s}VxRYZhV5G>Y5YgB&z%TZ`}7wzLiTs$ zJM!TpkVN*aMO@5Mg~q3WfqRU77~2Y-5Up(An`~c9T(JM1lQjM#*|))xw0-oS=u8V~ zANh`a_%xD`ecKV&a&n>ZX&@#U_ThizPEy$CmH8dgY-4~A$M#}g@s;^^QvNqx0ZHDQ zh@0dRd^!Y*`>1oJzV84|I=9RHdBG0OZ}BMPm+jf9Wf**?;CTk$1zcqC{e1ziKLm;! z489vU$uRtTh5reI?*T?KfaCj!P65^j#y=LA9o57(=sygMWN7_`;jF)8 zFFuFO{Fq;eO-fDD{XFcO@ul`}p#n}aFpZ%4glp>PjMF8SBmc^UBvtySq2f+q&)t?Ay76=b>#9d1P{w- z54;TL(W>pFus~V0iV*!>KqDEzJB-IK=P^+B8@wON^1Fd1G8Deo?Gz3n9f7jfRhZzE z2a*9h@r`V!kcZYl+22%{*w+Izl0ovxKe(}jf6AyoVEIv?kqm?L{3B3?Z7G8HVjdUo z!~EsgmLYf_;4(g|N$bcq3W16j)tQq2Xy7EHm)6hohd{-8!yf~TWB_OXWUzlK-ZuUj z3`}H*f5wUY1I9l?fRhX(KY{J5Jln{R14c4{v;QVCf8|BSe+j@y25jVSj1#N^m6sa- zB>^KDMt+jW?`!0z0wWm)&l3DbgJ%FsVxfw^aV_$zR;bg(KjVOt42*@G{|3%~)$=C* z6M>No;9Ngi*uJWrCjXOwi44i#T*1FJ`J*~RGN6OM0j~A`VDd+Gf@F|gn3-NPVi`hmjfpm;O~}(_A?Rf>%%~GhH4}H)xbyw;aB0C_^5c} zKMqt+F?b!YayD8`zDRyiKDF&sC-GkcaFS82?VrQ?YkoBPTY!-a;OyTe?BCjM#=mob zi45`YQubf%K;z%Jz)6OYKcD5--fZO014c4{bN%9RHBg&x{68NU$$*WMe#Gxek&peb z7jgSr2pY*S@)wGHEW?O@76Bs}245}sLk3?0Y@zngcPBNea`O_g#ccaPQI$$J&5qbpH2n z{%5^q^1l@r$pFsz-%BzAvoL=b`P+es49Wii#_QXg{J#mDWI)H{o>qVT87BWbfRPN6 zPx+Vezn<mVdTsFq9I$`U(^N|$?f?rq$;Z)8==dm44C{Fe>^6h9D;>Sc%5or2G`?2U8;3Nb5?57(TZ|HoD8Akpf zk-yBy9|VkK5Dxo_pA-AG8vCvVMluZlP~ksf_=f`1-%6Pxw*%zgTTeCR7Z03dT&v3m z4^WW5TQMD#{3QY-8NjI>6nEkBy*1L5Z!$2E!R3buKFhz>*mnbPl40cI0V~P3^>hp{ zk^vm$t3%+{VpG1D`xTK4*vQ|i=M;fk%T4*-1dL=D`8SDt(@z#n21YUrjvENl|F+3r zHZYO_oXW2_ip%fT4@~*x0V5gEkMgtjVV*AKR|AY>82PhA{-=;{+S!!f054GySBD8Z z-#2}kTAH0*R8nqkp8)yNQ(Z3dq(9DmR?#e^)AMWS(IIf#KlMDbs1Z2XSfk6gk?p(9 zw!d3|kqm?1BDk677TpF+WJvqHjq%$%82{Y~oMae&3_$Sj?Qo;ipL>9j41?bzc$~o( z03#U&Um$p?!G8;kWElLng5&mGj=}#3jAR)6kAl;42)6%E zz(|I{|0Fp6hFL7X{BZ_*P&f!{FNme+#&&k5lpOq^sL0 zXTU#n^`dcMJK~FS4P1x7-7lMZhq1eeWMf{${l3gk?tb6s#rV%M3@+pU-JcsAFC%Vfc5k-SaLnIL7WGl3{R}AIvl3ZxP1sB9dY7J;HDM4UFAIB*Wl) z1&8~^?-;vThQVe2Fwf=>V|NkBF!%xHzo(bs$Jkv&G7Nr5@Fas{>@Ff12ABE6Jp~5G z_+Laa3@+pUJt%&*4@0<9L^3pvYibww{KMd3z(|I{(cu%m-{9fs3rU8-!v#0@55?_) zlMI8mXZ+qChQA|l$gp@v!Rrj(2{>d}yqnxTgHgr~hZ5c2(R1QDg`X!+|e2%ivMWFLG?Cv2ILUyGQ{cy9zSj*b7^LTK#nGUV46<)LelsYKfdv!vxLF(n8jqz) zO3=uo^1NjBMaIK!#6i)(9GREoq>vGulVPGMi?@Ru(fRPN~ zY=0r!|Jx15{#;;M2Cr|Gu>Rk^q-6cAxDYtW06*6+RBY6r-@b1AQv!@+hsN0T%ctAthgE&$~|~alP&j|1UpBf4{PL z9&nN|N9&)*`j?{{5dY5yMlv*Bwo!1?e-|$VCNdPhcjpu@B3*&yLyZ3xfkrZ*gTLv+ zrUaJ9>v>u65?~|)@|l0B@ZWCumjWXh#E&{AA+Y>z!@mp|$uRt@g@2FXUkQw45Py68 zt`i*ZZ%h4N4I0S+&fiR91%c%Ujr?`MNQTH4^(yc34j9QG z`8zZW{@&`OST3K9z(@x9x0iCtFXa1%$Las17~c%+IpNFti{)Q2T%E@Eb;VnOlZ=hv zr}np%(gapqXZW{+MluZkrr=Wz{wDJ#X8kq?B4+z$uRu8gnzR-L+slL zjAQ_3{+)t&w{O<{)5LlI|PL=%c z1x_+{YyN$Lk2U$*2aIF@hkZH(Ry7#=4geDwq~GH6jQ&HwA@l4W%Bh&C+Qdy#>g0ba zhZ9BuJB)ZhsW#Z>P%&Gnp6J8F#;FL49|e90ef!;7G=9QfP-hu@x?&kBEJ8WcJE`z{ zIziUi>J*EI0Y8dIKOLCTZom?yPQm2I;^E-KMdaB`X%kndRQn$4G>f+f9tNETNB`I! zlLw1;1dglh{!HP+sj$W3oq)FoKG=g_;K929?+E#1f27#o@d=Op-9Sg4vJ+kYj^BFh zgAb=eMzZ9X6PSFc7@6)?!`B5VO^syfKQLI;G|H_qr`qLi&_5$8R_)F3ElYcv} z@bLEm9;H;&OZe?0GGcC3xJySM+oBPBX*^o+L3p@i@fhJ_{uqtl=fMZF43V#Wcy)IV zJ_I=Un16`yU%kwO#{mZ)<4J;F)7yh500&&-oR9K z-C_@(3VMQ;pQ`ciJn}PGhUm`_{Q7JUJ`One*uHTZ-{!$50tX-C69peK)Pqj~4nD>w zX?%$X&jJoU#JM)}J{1RvwM8pnUnSiBH8_!uwL_#qEo!ZHLe5q#Lq9=sel z_?W+3<1cvdYT)2wyjt+s3q5!paPTo+r}5i8cmr_oF+N}8pLy^W;Nau(YY`lev%~m| z@;?W$LF02Yj*s_Pd@gYCG5=h_9WBIEEUwF1h{!-x3%lu0<-ss_91{`u3UncnCF&=y+ zaPTp{QsWyv_-f$bV|=sV4`1xT*8v9~+qXmGcX;eu4;*%L`&%zKKA!9P?>XS>H2$2% zul3*?frF3vH)?#52j2`Fe2l-T@uMDmD{%0!{aXcJx!Ys^cHqbtSvjsMz%9|aCR#*b?Ju#1-{;NT-1=Nz8O^Wb5?!N<6GO+EF#2M-rM z#(N0=x=|jyJ#g@G`L-AQrO9sjmUIM;a%a4w#{cBOI{^nD!N+)%#_#grQ7l9JGfv}pc+6)cyB8w- z!u-7i-{R@tOZotZT*muo{Ldcw(JVvoXu)4O!-K~F2OsmtXxwYxVBp|me6Yqn{d>s} z;NW9?h~Qg?dF00d2Or~c8sFf-6M%z{@dUxQb@kv$z`@6OlEzCtcq(x4F`laN{T@66 zIQSUP5d76q9(){d@G(A7L=`TlwT(-Yl<8OQT ztARr<;1zn<7=<+uyFJo$8z_%X#%YZKd{s+eB z5Ez*2k-w5^L9{$z9As6{GArNz&2VVyqeEKtYY~SQFJoc>zzFH~s%`MWO z9j4A;VPyYvi0gnS8SyHR`;6*j@r}UO){v=EVio3e^MW zV{;oezhOt$cJ|L!&^O|~6VDE?=`8%FjzRc#&^H6evzd~8zz+oBZ-Ty6sVio<_F=x) z*~;Gmd^_-|_}#^60zRC|?M>jjm7_%jFyA`M^6vt^132Yxx90ca;49fF@=L=7FB$F8 zzXv$<68{WoRe_Q_J@WU8T=oyv=E*;_InV0f2YiqA57y?%KR)~b@V(kUN5wxr{1EVc zQa&@Vc24CpW2dKl4g)^`ew5FQMWUZJ-*HZ;{Es3Y68$rlh<+~)pE)ImMgI)kKU4Ym z@GzFa{w?hy{wW>g-rvp$7r(QAwEui~d+{6LrQI}thKIi+aPU$6o6$@1SC;1HZ$>B3 z+bh-OQ~dT2{xU4yn*7b^0(wXAKaSrh)o#Et6##DQ_l$0!<0|zDB z_W>TI^FLVfU$M-S|7eyW_77nd0or`WXCyxc5&2^K<3iwrfg@jRKb}31{XYI7EJOUC zB>JoF^XQKQK3MxNRpeKB<~K7EfDh67GeY1=z+o5bA1C^K{Heebbp9ub{+j(B{TaZ~ zcX9bm68W?_jL#_l;}BsN=RYe1J`p(VV*Pk_K>7FaPhuI8|3c9}b0756jxmy-g*Z{` zFA@25*t})+=K`Ok^_Pdh3t5Kf$D%sv_wkni&(-;_6aBLuWBrR*e>w0%t-nF!)8;8Y zBm1fmVHfAWB?Mjv9CmU3=ZJnEe*?>q{LdBrvp@9szXf=m);~|=H(>LT)jtP#gVsMk z1U?ry>|*^3MZb@K9`HFj|I0*w(-M#V`M~FD{VPR2ZR)Z57XpV}od4A!@I}C37wcat z`hEOMfG-5T8o%p-qyMH&IadBs&=_%`D?;2neTWuPz7^4DqkUjCK9m+Jg&mi*mv z$df z;Olk%c1Zqw_-5eGY56;~d@ui2;2U-Rwo3kP+v>^RcHo;ezFqLUS9|a`fp69LZo%ho z^WZyxZ`bzg`Nsl0Jhk@k1pcPBf3Mi@!*>DSq3z!%_WSVNz;`N@Lha-LOARc@^Nb&R zK;Nb9J1q9ypX0G_FYw*kzN3(j`g1=XZd&{H0pBC`l`65%haUjGSL`bd6Z?GlA>jMi zJ{E~XV4>r&?=W!KefGx&27ZsbzC7b7@IzvMX&JO=CZ7 zav+22e`!at--m}|Tti~2f2DYSK=sduw+9`y5%V__0>Awj^D7FGz&av^vwotm|LEZ- zT`=AWczf1Q6mEY$ybH@<{XgjT?ZdkP?*#q3iJe2>flJ-_M=9CRh39vn@gBgtDRrem z;r|CFsdMmDWE|TU1w0b`U)ltIych5uN}Yo}ai!xpP2j;M%TGs@#JqX@Mz7SEBwoqhkpq07^Oy^hu;LT zZ#f>G@)`Li4skI0A3U2YO$vc0fIdX2LGJgI0?S9a^E2>}43VFz`SEbo%1;Fjy(~W? z1fC&!*}h2{$HP_2KMpwLGJjSGd?Ikjh5t3@Nm=O<)9a8 zyqZ-6=;5TrtA!8qX9|3OfInX%`5Re&9q@AI=L9$eR^j2I##JQtoRvZ@JwK~N|9?*> z6?kHS+kcd{C?|=0*uv~iQt#?WK%qd+!fBc5`#W)yzM#8Vc->B-{W5M<`x1Kqr`kwySP9**?t~9SQyR@u# zY;t;Hdhf*Isf86;*}aQODl#XR7FEVvnX8V?L%N4f8=97!nVdQ%6TdgcWF`axZRu)s zdLYn|PSWrPE}5z0MrWo@FAD_DNsk?tnNF`jW+unupX0|QWyFsjnweZy5C}M#nTfHn zBrY=$h{(*GS~$6Q8l4-nsc%?=eIuip;Kb~eYXgV<)zc22R_c;Juvr-yX_@qrZ*06t zNOGPeR=_Lm6bC(Wprlj(Ab3dp~I5m70G!C5jG(>ZC>MR zzMw;!#p+zXAUSU%K5gY7?8rU1ZTlrdpXhbo3e8N2W_1BcTXm&LR0}#tw67{WL9Ys7s^dNH&z7p%SF zzs%wh#c9Qo?{9&>#5_*v2RQ%MbqI-Z?3K3-Mz&J=N>70BCQA z(uY!OP;I`2jB6WJ+hHH7u%&k*K7jZK#0HO?U+NU)Q-%=+WkiAUMAtTiFTwal0r@R+ zfSY|$$Zr{q*YGj&=LX6zdX&P{}bkavY#e9MT>7#K6 zK8AcZkiPYZfna?jSRL!5G?FKlSr+NCM?9v^<}1?I2hq_O>AMOMIuYGK^m7s08+{t0 ze8nIlZ!G6xzP5Z$xx&l@VI1oDTGaE;QGNSV50{D_tt)j@ilts~ZDb!%uaAsMw6v?y z7UYUr1{w$&!=+r?rF^c1&MsOd**Of6@^F==(GSu4A)ZV2rzd2h)iX-=$0J7al~YEt zsJwJIrM>FFr{t%Rh#&BAZmFDuD@+;Id z3Z!Q&BKE*@AbA*DSXYXs(GSrvZz#K7>q#6vnm=endN3aAJcumQCxPvh$31%TkZz=w z3IAP)zK(TaEVqI5j7Lo3a!<9QNKXMG=^{DwTVT0V`yxF)Qo2mUG%8}|0-Sw zoyv&(y3lg)Nyi(t{~DB99jnx(gOd|!1Ts=GlM+D)%1UC~IGY!m0SqlKFHJ1Ys`fd- z2l!lJWygCmj9TAw5bVp#=mqh;yx+4Zd(v;SzH-X8>+e~-IJ0+B^uPg`lgrC8rxfND z7hF*^xvV_9wD$?;IafyyiWxME1X3UQ9HQ=9dyKIIUBYA%kk|zmI0ji%l72|qdw;^dcP;u_Gu3-$q*bb0^~%gb9NaVdz4v* z!6yrD-eWB92b^ROj`oIYs^90D_wmbb0*z!CoZq8T=MJO#?=25A#+n?O-;=!vC`$sa{M*?8lNxp9x)`(eDYAX9FkS-=xbmo6D{1 ztEOBrPhc5>w_BJY_`3$b1-Oyn*1N8ssZRcK)0NX0V1KFH8mQb%t%o0}9er-fEw->U zEqhwt^kUPDP_7+Oe%^K@U9l~fB8aQE8g#jo7MtepOV^CF`g=rDenIW(HsEw`>@pAIPExKLd1rfBX?v80!SU*HtW1Q>#Vy^ey&oTG|z(j_+cqGnW1^*va z_kQZ+SZ$}e_zKV$9zQ?a{ud+7J(33LP3ZoLI-SRt@<)J^t_O7c+aPwlXY6~U?juf9|(@-EcSl{Ok{BW zD%uH-r8~io0Vf&Y_xSh1+o=5A{#RYB+lnaw`%7cg5o*VuThg(e-Gl4RNj<2}^cbUS zjwH41k^07F#D-RMr~EKPAJlXn|60`}>RX-i9}vIxrt{Y$)C;HlBgVNemXxaJ0XBhd3LG-nK8zt1(>Vv1lpFad0_bF%>tTPchnFnV^$_)r z>ZahBPgPta{OeU`vF{Sls2GvIi>aPo&-L^YY|WZV^|%6aB9Z}|=CMwNjD455rp)(!fP?LHgxM`=2t z8j|#{Q_X8}X8y?Yj*3Z`e_SczINkT0o-%ncKJwCf2)9r3~67V2|qqtAoX)5 zaFPKXG?&uh@_N-l@Y%qs@Z1A=seDksSA;cPPDk~(84-OLy;oHEFn)XE89}Q1UQxxb zfkQ^jzl><$>)rM2iaS__>e<)DJASX%XGs3th`)xfALVmS)VT*eSHm3_;rAil!MGLB zc^~6PxE$K>eTV89ZDGD&t9XFrITgRbFUD{RXHCbwECrIg7?ETXzL=@1TXzqR@tXahaSFHzp}Q zF)lMB5I7@qL~Ly4*fgx|q-Vq>j^;$ZCmW|_5)zx4kdmGeABX1~eZ9{*PQi1JlER8I ziu%cir+l1>SFIc5KI4$r9F0Z6UprCqISXUYGS8pWL@CEONi{9165 z1MxT&Us%>Q-;n+&rv7u-{S z+P#PTaDEe61}EThxq-_i99x+D`Mu7F4*I41#!-IV1%6vD!|};pj{-PE=qt{os7&Bh3x0!l@i%RYfdS z9i?20f#(R$`MjUcBc3+pigBk>^3Lt8E}8S`;FVi{xz|2`(m9`BAfM^w z(@V46j2<_irC@Kg?5*;7tO0nbQs-h$a4y>7IXm!MfS9bpCY_Fm>hX&Ps!#VL%6bsn zqV+jV>U8n*gTQ4x@%Det0^{e0Sq9C2D9C%&p7~GZ?}0za^B+kNH2!Gra~@l;{U$y10C6fe3Vv)O5^po}g!GK${{51otE)2;h9+eSm9|OrE-NqU->;B> z+{uNRSw)jGv#YP9l_IQ%`+|4;t$f*qq~8dVpFA`(eq3e(r;1W-KD{6Rg=^ZszJE6o zPQFL)SL%p#i;(VD8liIDfw&uSlSz&D-)Fe{n<_DeRlceBuk7OeE9&I6?*5g^T`Z%` z2KeRWc`AHX3-~{_`+M3PN&t?z2JL@onIQZzXLQD%U|X9H>pbqu z&SBpXN62#gGE_NEeQw&H9{Id~9_&mEXzv|Ee6z^NRkfa{STill8<;{pFaE znCvY_rwY$9S4zL;RJBudZNtg)Y&kkJTa>drMMGVX4&(PqJb$jjyvhcYZ&g?L{ZVM? zn;DONFGJ&E`_kjV{#9Y#QPnjwCCy`hT5@V;A4*L6V-V?A#&Qus z`lAthw9?;?6OjJv5hbsZ_IhEZV~5!u{nsGf<*oH|Mo2H7qq7gLartTfP?drh-Acc- zP|`mYQS$6m#qqTja9Uffe+cO4hkrY#ZwLeMaGJ%pc8#4Hk$t&{^8)iD*O{HFn)3o&bwJNf4LL#55`E85e3Nu#zPZM`<m|J{iM=mGWJMnBvd3uU<9*pUTN4ZIjW8?G@K}>ILTaRmI+7>7VJVmv;as z+v;6@_B-zDtEyV*ckAW7z$LFv6{Wq`M7eSZ2J5|K{qRV$iw%&hB`Zgf0;&LE+Q3a5W=vaei3~yfd-8|1 z`l@ZnUq2c@(&Lk;=cRlcL?rC}AbszGw!^2dpK4G}&0OVFPf|`T=5@8tATGr9t%x6a z_8;lK|Em6s7gcC`mCzIUo13)ePu+N93r3(}8uf-2Ysd2S&2c&1l% z)YYGoF(Pw#dS-gca3mx7=OPLR%fPh_okt>P6iEKrh;6tYb3V8t6CLvd#>5igC3+{s z(^)UgD{MWkmON29;f)d&I(8ZE*5m4nNk))gNbVJggk9|Nv3(bUcD~h@lpYV9bPYh1 zJPGdrm#@oKy&g((alc=EA?FYF>V`^m^ka-k4=Bt;?}K=S)o0sHHO6Y>k%I8X2@4(1 zNp$N`^-z-Gtw+*ssdYT_+%^__c*r~L4&zB`%|eGvSl6Z0|~s2_M4G2ExG zFP5c~Q~MzmwUfn&k~gOsa|~SD(5*KlQ=mGJ=f^9``}q~~Ow&*6LxVZxANSzZWYdEz zK@LP;h5neaGmclU1YPnhyenP4^8%jwwVY&x=pWXAPS|pnkL`F2wBK8OZhL(e zbjhnzO}x*#eCIWL{EacG`Z1kt?jA7EQ9fQkBJIbNRaC zW8Zv5ayKEa^XZfFeHV1n`LfGL^R}9kLA%YT&tJY6i*??(468lka`*dTF$I+GOsenq z_V+86DVv{21x$8+h)6cQ>#>LEm@`ywVtf4k|6$N2&%%4y%y`Ou3MtaWzF1~e02Ci+0Ts;h6{&y?vK#Us_u^oVSqHY5D0gvEDY_d z24gn+h~{x7Q2C5O?B})5bKg$&VmzXrFR+a9h8g?9U-8rn%qwbQL)42Ypp$O9$OC@T zdo$v2zg}Ox$OA6EkhFQO-is!C$|aj*d)?x{Z>}i?PPS#c{H!1A6*V`v((l%b8sL&w zr-ss^!I^N;UXOmvPinGT>$mmdHsIug3d4ck9I>;F4#j24!Ef$mQ=b z-K`h3(ZH_pmA>!3IRxUb7rz5P*?5~PpZdod%ol1(**<=y<=XWV+zq9$3nGV(e^@!qor-pdfyL{M3 zB)uK^>yL;_xgPlL+iRZJ*dJX!*0&b)CvExL`<hM8ZB~8FC;xo*UG>2Yr37 zawmvXeg_aGPr`e^<-6o1k3Otl)a(l3&#yrz%(I@sc6Qt2HezoQ>(tUcBzrr9NwQWEro!@&ISq}0d`r=2&ro_dkVOL1JJBCwo=&wD^^0F*k z+Yq%?zc)#G!jUd`9f9cD2J}yEp#G{8($oD1{Oi>Z3YTjw#y*`_PK#?BF1^NmPqh~F zf!b3f-&ziBZ;9sxc+yRIfNe^ka;#?HWQq zb=ai;dPMpSTK}&d0~)XYx5|Gs>mLSO^6XHbTszFwf7v@){}9#gj}O6*^>89Dvr9pW z1I$8a2*~u?h1yYDc*GlF}2U{!Is6^6s$Drn`K2E97*(qVg<9ynKMS{&N*zobodhk#tXV z`B^XKBef&Fda-cRfVt}=b#g&RVCdV;dLXZt&-C#BQm0gBF-F7J6eMq+`~F@_Jo)}T z@G<^;Q`O@@`Mwj8^6s^p=+%hh-F&BI#EQS?fi6CFYMXIB&j`aeE-uu1V?f`8`|$5j zIjG+05h~MEIX~6ZHfawFz)LoH))lxMZU?QJ>>22jJgJ>sc4*z1UOV9t3uK zi26q5N7#dIK3LyE&=$D*@X-Lt{}Z4~o}F6q?Gr9vp9?&G$GoAoe4sD;eN0mFFYfDU z4Y}4cpWt~Ko)gs4I)Kh+0$%0pZ|3+^?ik;79-UfB`@9i~+vDH6-+igY{dDc)e*M03 z-wvE?@T@0rzOhzN`v+Hla%_s^`!AqNUb$>*|KjTH+sl@FczQL`HN*H&mDsgn`n2gL}X`{IR`v7#wyHiWNAGr4PJKt08xc9H!#^v7E z-V%`iKSm@z&pHG9|39ET<=1E2&w4)xE_oLjo^iV0T>YH|lK*eScUf;gpWcI@lkWex z_Ojl?puO+vO-~t<78{>A47q0i&&0j1&ZAQc8MwBgf0lkY|S=gi#XpgKK(;LCmTHL3siq+ zUW0gfYyFAo`~?u#&f%8VnMtxnx%vl`s&0Hm`ePCMv;ICl{i&c6pZETs^p8Tkrj>qt zGlf1tq64M7(egSoN!G6nsMLVZJo!%tChGvc_C0eF=)`xU%g6cu6=>|#!7q3vAhn;Dsbftd{14#SCs#$i0L8PTM6i7LypVG`U^n&)$#QwB#ubnbXX72 zyv|ILCsR2mLZm4(@t7^@=%#SNPg#nPPVlmVs0^W zuFH4zw|d_iz7KZurI`D?A>5gn_#(iykx>s8*T-S(Qt3W4T5Z^tBt6aWo@KP6F%~NfcB`W99 zw>;cr+_l%z785TKqsOI@k#+jJ2$BDFh>FVeiaDO_ev)s>=VOSs+EELcM<6=ZGB_{G z-F$FAd=&Jvea6ZVK*^{*e2hqCMEtmypSjoNAAGJnXAO*Fn)A5A^HUx^LfPpVS^ih9 zpwCHQ$Nvcx@DPGeQ2dX5{XbFA@0U~{oid7)%568|W8zdUOL8^Qzd)oi`PeNFF0Z|y ztqM_|cvoU*hVJR8Txl$)vPCk{@9GW38pO;Na7sH0ANo&RlT8QR z^sM(=(DsJXYq~h3kAghR4_PNXtO@lGu|6-?f zDrBvd_!I5WrlFo+?DoFjQD<)&T(>LL9W|vcn)lWIn|io}$%TdK*~MkkOZlCNjGB_{ zxa=I3gZ&ot{e`+gUVeM-)J?$mM3!J5@QM?CPsG3P^SJwi&A!sB`$qTgGfNavJwpFH z^C(|Bb?#g$e7icA->a@mmbymutuETy*XBO`osl}+n?nW%+TUL{iTAy?SwZ{W-^6z& zBACyq!|>fYz+bdmUI*Uq{&iw(-_+@alS}i;&CrVd%uZbq;vGGZc{~xYuhtE;?{iTaY*v&D>E_zS+Ti7)`uMl6Dp?%-t zBl1-h_Az6>J25#kT5 zx7XbxR4%92xc;=mCu9Bocvy4#euDf#-^2JKc6w1!Mfv1%d{H4YF1v7YjrfJih|21> z5I}algt&l(2~Fg-`yB71``Wo@UgN5UUZ-v?zt8tE+If6+=CIQ2$pwkUB^C5yR8HPB z-PD=I*WRCTrFhPqx_5u6_TI05bhM|vzXHpbvSz1lnYG}QkJWin931i%yzqy!c&{wtT5ow_9#r?X<@KBdl^50DBk9vCN~dO1BCfyx0q^&SbT3ck zgfYDCH5MT>K2;IJRa>$5GvMzDk?r|H>^Tr@&nJ?`e+*?$e6e|PnC&53uvSs`PjHew zm{-6i3PR&k74e<6XV$5pee+*&IVYf46d&m~@(O1&GUmC9> z4);^e73=wbD#LDhMuk!#`Uy6Wc}pRdfly6?b2S6yYgetb{qmHi?`1#1Tw}Jvf)KY}jg)C*!#9hYSkd`NXho>RiDKSO(!zAC^mfI1pSPZl)w5 zLIC_ZR3D~Vko)0(g{%*8+4QcePI+u^2YT<*b*H6co`QBeYb;`(6^s4|{Zp`iFt0!z zra#}ra$#_l4V~412k}o`CpLHuskbFJL=dm{h=S#*^ z27L$0*CNW-1D4GB`sjH1a*OV``ML|@JoAE(`Fa#-qzs%{?mG*yvs8D<*K**$W0NFb zoB2F;k*UucflFSczHa6E8vAZ=zSr4o`A;a{f2Mq|w{*Eb2$}En^2w#;C#zTdUvpXj&ohHDAx>j~N?=CHG5>}8oD%NzIXv$itq%-U{M;{`F@e|-Y{Lye>V zst@DyxKTRa_0+D#7o6|bt@Z^<6CR6a5&Kzj4C}>jC};#i>U}ZbEQ9ztle+8iM#glas`o_E(Sfa9t+i{{r@Z{I$XU zk2Ru$eoqGfjpY9X3;aZX%l%GfT=Gy#jPIen+8Jr^`UvBuUHV^?ga)WPEt9RXRM^ucv!_gy3@JdYcJ6hG8mK6XH{Je~$UK z1K&{)zy6xfdc;^+Fk#!ieG5(X5iBp zmU6j6%4J1xxp>$2MVuU|UC?{}^)oH?C;JDq3tcQHZWoxF)HhnOq5b!3q|x&ePg{t8 z-t-H10B>d);=dJq9{+dazdryMpGy9p;{1=mqh{ayrXCAKAp_>~^^Z{gJ@Wwm9-`Yn zro@iMCl4?XY5~Xgb`F{cQ{(TDYvwogcSGC~R~y%x?_zT&7Z+z2g6vC&`9S?ck~U=h zS^@kH#vRBtVZ?RnOzAhD1pWuXY5rUP7N3tuGyZuBH1V0#FZqt%2zem~>5=G!{=;5}`Y)`w z^Nas3WB(;22l;Qd+^bsy>_2xPKau}tw}rT~t%l?JkJEKS z+D?)-l>gul2R@+SAiW6*nW{6_KlsCe4=8ZIHv2|CPpB~dy9~JaRQ!i;N|68VGX6^g z-jjL6e>vj6O~L-Viqo_{gn>Vq{1>#2@tx1|Jcq8Z=pMWDAf1=lz|Spbb%i} zj>M_y-)3J4@k3qJ?57apF{c}jwAV>mP8VW4=5(WwPR}toU5NgH)1@Mvo@#_FpBsT+ z#`+wjHz8q%{%+E2tk2F)6P)X}j2{X6O!?dlT*^$!=VmUSMDzVqjMENeaG-U!*$)VA zzP~&>2eg|tj&Z%AlE?K#JaXfHdG@`)r!X$%yO_&2@tWZBogp$>9jSfHqVlbXohBT=eNegv#A;C;?EhoHno#d)oTRcs|3ZDVGn@F(1{)qzP9yFI8vcUc ze%Ab-?<5j>?n9J47o^vO#AMySp}ZWF0R?HF8~8ji%as3Omcc|WU-`am;w)2s&jNpd zVJW{YTz(_h2A7}Q6LUh}fy(cXRDSNwGMC>zw|%CLP4-PpPFQ}AK%9(;tm?S!htgsF zcJ^wqD7gG+UOIaN;$p^~*^gMuM{ZV~q<`B4{8_=d{rsEHN4{tLw}oXek^T26w~vtr zjsHFZzKLP+-+uPrsJ6lW`zxnueK-mH{~-UpZ87%W=dJvQJADZ!^xvxx_jfDq`1POC z?MB?G<%U?doBeO#TNrm{ziMTU>Z0d$vp)s?k>KRNh7No_isrTK|NX$lr`-QEoWcGZ z6|eo*-~j)WdDwpqXNmuU=XJ9~uKR-z{%dGM{&R2e*?*q#!L5HXK{=uS4npS1Y!e@j zTmL8>wSS#7RQ+q{0Mqt!0%!I?olvP!_vro`{&3&}3fz7h2Jrc)<=TJnhw-WS?`rWM znlbygp&#%wm`D6~o%rvap!(Nv0jFtwApczf|24P^{=xmP_Me@goXCF-=R(}&uBzkt zkJDkjq#;VuhVwovfaSxU6Z5BID|6(U7Cu|?}5a-?_AGd#Qpmg&Q=Zfl( z?c)L9wTwGRZ$i>Lrhi!s{64|i|1a@*(tguE9sw?8BJJZ9_HQyi126r{3&3Uk6#u=( z{u`YT>_2z-H#W#G`R`fs-x^D2|9PH6rW9wVRuqV-SMr+He#^N8!jgphuG3AoG;XkKT+=m~oLyWth!FECm9nWKC@y4?8jHQ?e~ z_G6=bUv@P9u0;HJ7`Ut%upb-4#E*Xn_TxK7bag!3Bi7(`7-qx80ToNK=qOOY^UjC!^KuhL z|4H{pC>N*Uu;A1l8hi5j=(lt^qFhJ@2kLJc@qaexk4EEj<6Mr77lJ0Rl;f3LjwzQ1 zm1E;+lBm@Y<=A*0%CS-3lp{g#`o6au-BpznmnYqeG@k2fJW;#g^yCA*mJnQ?O8n!% zClu&j$Apw?^?E$~}2rMN2VJ2Q3ON5{*2|FTC!g(zB1eWUxD3SgPwnM2fto$fjG0?(l`;~ zr@LBZKZ$4mncmvuOJ4yVT9iiM^oMxUSVn2yv}txnsMj}KY0BYF;CfEM__Kmn7Q6ZNPGE=)7;yJz?8!#;LnO&E+^RsmuA+t8b1NPfpICPZ@HY(Mg*7B>((~^36;}FR8DVM zI+xQw-TQ;q<)qg!|J!of0`c!z@zOrL`#FQ#6Q%zUQO`9_SWcAwUx>RzN63EdGvJ#T zcN(`?Thhj>^Z7oY@eAOe2u|&(N!EMQYD_tO1zgHb%IPaEr?h)bIeiQK3z19Z)FjUz z)3A+_$C0MKz`tUg%c<#FDW{`UPCKzm&|db9H=Sy2^PHfca+*%}e&4^Tod@=wV!UbU zh4O5YL64wgZ({!Wcegx~`Hw55RMTsUr{Oq209rR1}pp5E4&^Yfg z*T=EapHn^Y$q=z_b@A7iiJ{~vXKmYGroQwa7(GyiNz~iW^`$9Un`Fy>DBR{9|LHmQ zzOoRR6h6`R(`lbfp)q-=qS;6P&yG^}m0WNjP zv4$&^ahd8a^#;%JA%lX{n`gM*WK0RJH+OTI)(4CSP4pbU={FYR{@~vs>kUtGTJI~7 zd6n#HU1sN1O>-bt-^-J58L!2!o-OwN^h>~VznH@9@EdnWzV$oF#q<9rJ=F-=URMBb zVL1-$Fd?H{@0&w^?KH_a&*OB{yPPEBZsT`6|8J7A;Qqhq@7(`qEHnK(p1VK>1@Hd* zjL+10QZ9c3F3$|4Tt4J-856wku1Ury7UVlndwzq;#T~q)pLWY-MCtU361~7c!`F%K zADaFQaob%j?6<>OKpF9)pU3`LPWM;*Zj-bj{rfKPXBemSCXDH;*LmPCr|EBkbG<&s z=VKC$e?J5+K41{|9wOLlf`ZV z*nghq+-ccGlS`!cV!jjl?_-ENr5e9uxezxE%c`wsC-NgL9C$AEvxIITyRFy=P> zoE!ddnq*+(`q_LQCmHjw_FwZkz{RKRzm`+Qf5HDh)7-&`4*JFZrRGlXPxBcTVE=g5 ziRBI`7Vo}InLM=s{yWaTr}lVruT z%Fi(xi-sbif8~2tnrGvlsQGiy(09F3`-BL_w3Jpu0xMo?{grg(u!&2Peu8`_>VkMaGG;$ z+OZ|3-me7RGyXSk^Y`X? z)&}p1vv#NV66aWBz@AWjdV%WGbC$&Yj%VKOd9P_ib~%?1 zr`7w!o#qC;El5i+<1pHq)9jfagc?UsU!3NZ%;;^K_RmAOIS-;HG^M%&cO!?~BKY~QbrSsI~LG+V;nR+&$|A79pj4G6KOB?t> z+LqJo&Vj~#p}P9}VbAz(*!dUpi55lWeAtq?-FfE8C|vEF(d->FpMXN&zAsz8=vSM6 zwBn@yF!Qm|@Qa?0QUBY5`9QPG2SWBUC|3t%O@aDr6ULvS=ew96kPj$OJuqQ>Pt*hI zr&=yTl)6FliFUuekmnQQhhRSDz5i_KVpxNI(GFU=!#^$EEFk@=yxWHrB+r5>jlZ7x zM4MfF_hs_iayrDgW2wn6{uxV)CVMYIJe98rXgO!lE?-VCal)aS6Xfa zj=G7Ub0>a%-PEHABBN5*RZ4hriIP<#l8^ZiWXS)0{Z9X1*c$i$zFIK;)|gIxxj7cy1;|ue!m5L<^LabUjm+0alL;(S=5Vr)!J$`F12D^NCJqv z;Uhpan@K=$3l#AO6+sXxA|h52vXKo4VH1!YA&M)CRjj+!qG%O&)Vf=DEiTpn`<|J( zGxz38ATep5|2)r0zI$fQdCxgBcV_O~x%bY;|35=N)=Lig!m)1>_~YcgUX@qBX*gUJN{n%J~rmh1=YasB^npk{U=sB zaa)M|*`CMmf=t7BpVi=bJ@&QVE1tGQbTFSu@^Px{Ek{Y-Zh08zASdnSkqXsrE|_ZD z4ZdsUKXQSTwts%%bxiSov0I|=z)iaiacJ~CzqNmTc*?J~e==(J-_QPcpvIqeulg~F@G9kjRVxnK~gI;RXlP|Krwqm1JIC#ILj>hpV!Vp=+ zJm>nK{uSXoFWT4On3EmOl9cJ+Q zWTYFsp5QB={36Qsv~rgp=-{Oy?+C$54Ysz?k5fU+OSN)>*A2Ym4PL%#F!ZetNcp5> z`&hZlv%S6KhPrk@1OGNncVyFIc zQ0@!?>=E)0*Yriq%ZcD&A4E}x!HdVU*g}an1f+cOizqw9%3XfHeqS8@y9lJd|I;&s zH(cjkWaY#^%o~c%bMaCX9>z=f$mADM7Gs}Dmw)5nVQy4(zW8@i2=4~)nTPeOAkn@N zpy3uz+RIe0<6lwV#bus99oL1khl0j}(1*^h38dTa2jg1-8X^#W5pA!qaHCIf+G{ED zMu@+m_fi&N{4Zi&sg;xXV(c!uA@Dc5fZ4>G2U0QhMHb_>Nuw`y+Rq%6Q}5qDITYVT z;4^QIk-~q*cNVC|;N|AWnN7S^Amx)^MA=nVZuE@~-g4y4693Xdc$mu-F>kq*6TF+i zTV(Lk@`Cf@F7TC4ei3EwvT~zeaPY9+Uv!h;^$y`}1fO|oEnf-KKU|v^tuuIe(!Gg) zXgAs?zlgHx+FRtt?B(D+NF9O~58*ulKJy;5c8Y)ZgSXM(#nphpcy0kHpZp@qZn1J> z`a11pGxF{iygnhk7r|%VW-BLnPl5M@gNM^m{M!b;^2slv>^3VmW{QLN8uFeJyz~&> zJK!_#H7h50FN61@gU9}s{^5E@`{Wl<_7f{N<}L>h^Ms<81+Q-i?@RER=Z^oZzxP4! zIC$L^UNQTbZGzz!K^DhB8uN*R_bqi0FFEvH*5cj3XWqAgm^vT60q;wL*Sn9*Z<3&Y zBF10&PC>GLzp4?1|HWM(r+oG~SHf|St~lD-Q_Q&@ut7G#&*Dyy|Hk0<3EFA#uaKuo z`XZ~=-i33;#kQRmA4nbIXJ}qid?@(LJJ7(Qrs6+5V<8bkD;4|;22;Sk~9cu9KQfy`u5BKZgBa<((J><9ix#I7Re<{d6T<}8U zaPcYNGmq`wB>HzE=s1JNaS;ubcyW-vZWdYT@RZI+}JamcxF?F;DyHF;(_2ZFWbrq-Z|j)ckno0B3>a# z`Q(dip_Lo^CkO9BlsiZ8LgR4pCEzpfLMtbDgTWhU@bEbjW)tsnkn+hF*~_im*aoNm zaJ^qVSnxvQVDUKcnWxtXM4IvZKhPx>Po{Omn+#Gu`64^n!F$)in?N0c7a9kPF;7yD`$O~-k7M3fIG~@z z4P$39ZE-s&;$dtop6KGm<8n?=>r~h>+Ve|a^89klt156#mSetAfpewY!3_*(>mT%Y zHAuzQFQyNxEy%d-`nr|%gz>!i2Ko#8`{^>|H-ISTj{o%g4p4E}@8HxW?go&a2Z)Xh z7Wc~04(@uCyGh}uxVV1-pV)U;IjP@=z*`>1l{Up<#C;5;eDsT{<1s6L7^_9jSx;cxpa;Ill25#UT6T7N zX7Iw?yo~&eY^fTSI|QV!+eO#m)_%OF@GvA3OY5cId(&hF%iEj=vVQ0x^x`5!WRCi;M0cV6ifb6Z%@$S z3GsX96!cH;(=T1ltAuo+=vDmkc@%ot8ErNxqF59B1ctg&ghd2coTK zSUvEC`n=a^%m%7rcYz2l3Abot>Z^{0V%@x!3>n z8{_ZvGl-v;o*z%kMELq-4Ahm(>+%K2pNiP5$8XL9H{pMG{CBTgtSN2#i+)#wRIL5! z^r6~9T)j}A@AUg>kXnZbxBuDTQ_h)JNPW)-@1m&R>a^#0J$bD-jh>NjS$5`oTu=10N9Nd*CS8s8p#Sr&) z5V6&L5GBlZhVgj%{3vcOl~3IJK*~p@<30!XCkOW)lv^3#szStl5X8KDtenK*F7R%T z=M2a$&|i8RkSpii-@sSCDcQeSxoe*G_LC#(eHe6Cg7fJa@QL}Dm1BHMI7X~-@%rSP zm#xdt&lf<-H-9>Hykg}i$MtuPi2EGqVJtV`bPT#0^0$E~=gcd_AB^48|K{SxG4)N) zOUumYmz~~6ozTQb8`QE&mvenS`5wN29f>$^gPtRPJWIDK#s3U^+VHNFRDY-!*ZR|6 zX%b(ZSS&# z3&%midnyC}OFE$3mm1%cApYLU2Gp}ntoH*@{;>fWedYTjsIro-I0~D%=#xu22e^&CH&dc~W_e$9s5Nqtzpjg&7nWc?P_iHW zHM&rQ{vNO8juH{|hq$Sr1LB!E@pCX|jz4XyRf%P;yiw+@O7x^hLh%(H9+kt=)Le{XjXQUuS~4N&TMFNA;S@ zUtEWaoHNf5+;hQCZG@{jPWn3lq2cNCwTL~pQG`NkC^vi4&&F>d4ARNAdCfNB(#aL#~u0h z`bmEu0I8VzCA9qk3pVXByRKKV0eSP}K3QQ7zT_YwW*jhXi`+&lC++%4@Q0{&ogF=) zi2HYtimlS|cPn3XDwuEikgt67OQ^$H zr!PL(Igc@aD0$4BPuZ$P(Vn+JlzS_j0>e$Z!dWXZ@x_AC~!-6N51k+bl^BhB^TTAw{#bj`?9g0rI^nX8#p!* zcYpA|adG8KYpM)!X|wXtrw$wk2{HPG9H2}o)&oj+G5%&Nhspm9h;sV}Vlobv9tmEj zoOni`%yiX^^V17V5#nO})jld6&iGsUvV%(>_Ko9n)HxaXdN^YJmE!yt>?4g*{AXE= zzoq-TxVUaK$Wzg0O!PWj{#(yq{XS?r=ta+;bsOkGM^AhGq~93-b&Qn{&iG$;p1qDJ zJrm`U64W!sZt*=b{+D9>FFg|VoG9SL#rThyGx?>|;f(*~c~1MvMjpn074K{n3C0^^ zu*gNm|I#7g_YUFOfD;#EFML+G)ZvW(<*(auxD?}mX@c>;bTs&s8=_2+zpQ7hHS&Z7R0%GcMQu(~b$COA^{)HPVi15M%OZt4Hj(8@#cO9d?yU*)bFO<=PI~ zRBz=gch&tj?I;FKNN9)ENIPxK53qi&Di{GLq=a~?YRTQ*etht#GYHgt50Z;jVp05cPPC@Wci=RL8>Z8gqc_l>l3BR z6WU|-(Vk5p#^`R5RDalR9|iq6Bc7k0nI11tS0#D)Rgj_eWBdmOlhW~|{FXn}f3o9y z=|jlBL(MC2Cq!KW6L+(gd(_HF`}ha=ce}V5*|>67$n@(2kn&mS_`u57O!0m#N7TOs z^pJzgKAHSaK*ausl@r__zfj}>!yi7znpiz(CHg7+ zF8&U*$qb1)8I^$pG6(qSBr%?-AsjlBlyIeW94|CwQLz; zxE*-hen9(IfRt~38D&=3^7GM7<%l>OA7%*-BsCKGH-jj*%*qMQdhq55j(k_V>~ zoKy$r5%4K@zm*f5zk#=2aJmc5(>PW>_+^xN+Lm9i)WLZic^frOcLxXKxXAs@$`PlW z?dg8v;PyT1=M~T<`r9hA>uDb_+Pda^ti&w$#QVE>AbC0PTB|NBV}8Fz2I#JU-{&hQFgnP zyHVc8gJb&lIp}S{>m9=T5BQXG$Nwb65%Yqw5eQ<|0IZ5~o>!39FGK4_T+4SwzVgj4 zgAN=A>Bg=0dJI!`VDow`9v_gei@=`pJ;0}&JN^T=;$ZN`WBp*mdA6GxCbC# z`6xPY9Hd3}!c!*d-w)(99zV)|t@HK^#8mmc!QTV>r`(Q&ct?ViZ@$Pn*XxU&c|bX1 zwztH0Kp&?cDW?wRB}MRl1KzKR$BslNmQ4mJpL~%GGCglex_&N*{^49K|BY&|@nnri zeoviuf>Db9`z1<(8dc_xF{LN8T{OE6`}l z56n*_Z@iTgys_Yq?wgs`&p9E8Hw~nGlD-zlL0W#8#$!MHJK0k@bJ>3oI|y zc;-YP-eQnm{}!Aw0|n%9(ewm6Ld^0&ls-GbaM^?gK5BvVJ*b)je`ytnBFEVJ=a= zO7Oae@E!!8dG|!{?gH<2jn_lx5${Qm^2sl!?2}e*{bVFyMu>uyZm9n>lwm(4SeRg*X_jH0@|$bf)kzoVclQ* z z_Q9{9>|s_8YwCN;5$z}W#IdKl_;nQclsnkU@p`c0dEj*ry!^rW1?hOFTwZ$GIjRtG zagDBh@++w0cq_jq+g|@x9E-ezfSXSTb)qdPAm$xwnD|fr??6WhE_%WoB|^MYLCQBJ zd#aUN^N5{~R`j9{;8|&<_bl+4*UQQYUJvk6G+v5>mjS-=$*-WSnKMHC=F=R!zR2q# zct%>`WrNSWz-jGY9K5qMUaEt49{9>9zk;&oSvzmO-N7qBUR>~uw8Fa(eC8EcIq{F@ zS+>UO?%)jvU-{%$PxE4)8~&%8faIl(Ig??Sy*wNOv`SbsNw zluv#IWpA)@Yd^Bru@zS!udwlax1t1m=3Qas1n+Y2{%G*@K#2R&o0fT9uq=eV8z9UL zXKVzm0Xg#uM^oGWq`x&F6;oequdxv8MmzpiqTJ=;Z|M1!iaPL_S83(M-*WIujK6vy zCf*{Dim5NMi>%zb&mFu4C|53cq31CwmVwW_1y)Y*=7Lve@bo}TymcVulP|LCtX#u* z2M;l?m@9ap=jbYK1D|% z;4^Q7l@q)>sn6i)ftYwtfRsC2Dcezr_o{J zV&0*BR63k_$NDS>_fwSHW^rZ7mAIIf3-%Xcq51>d88PtR4&fH$iIBpb(Fys=N6~@f zAgzDIUhh|6T(0=EARn*54#XLU89w;H298a{#aLePMFdxOfAn|8{>az!0qVeUkZwEO z;?Cea<41*S#0B?PkfEG2kKi~x1LOaUSOiyhgMxb`@|BPN4C**Cfc0*>)4@Fid3!2c zBQChKopR2+LU2z2Z=VRRb6qe4*F&pub6R)#?93=Ok9k|f-N0_mSz2320A^A8-#Ky z-a+JHp7t)vK=1$JdH5M)fURPzd>G^SJ=^hn1Z@<*Q~Ks=59s%J5PiSQ%1OK@ftTs} zt@|y8jPb_xHe$}CbWD-o^5@Py(Sn$$|0>W3;6gl@ijhBE%c(s9Qe1E`PnmI<;08C$ zgU2k0TLw}-`ZHM8xh}u+HGO}U^@g!@#w6}z&&k9qTM7mj23nL|7+1x%G6gMvsecw| zN*KS5@}=?BL788?LO32yjP zKdzf$3zM>Gz5JFxcWu`7z;cU0RSECc2kNB0I8S42ocV;*%l+Uj2-^|d=%@b2Kz9kO zvgxnZj=THm_usJGdeGv8b_D9gj;BzLF>%-b84p~O&sZ0>BiN8Z{m+5awZ5|HImeC% zbo*erzk=2$v?EX_cD#ymjLBxJN8+&+y!(|Mjh@J%evJFTVDe|MtTR4uz{lhyhyJ_) z+RXORNQ-J07~f|w7H^1z`a`+*L0cQ+%b895FG0$8RrX6Oe^07|kMVuR8&Q1QKUDq( z`HaD*R$lzy4&M8X@nwbz{7Q_s+Gl?T%HlXk_x!`+S7O|r@o5xaw8(wYN{oFh18SV6 z%JVxNANmA+FXm;lKgZg}exPK~S&fUgIfwP|1895WIP@YIP?DqT8MkJQ&2}*YDa22WY zJU=Ukf)E?%wTbeBKs_CM5}aP%RL`IIzUN_=LN`yTKPkt5d2Xwb3I_F?BQmE(}ly1B&4OB_dnH>im?n28MSm=MS+EN5K)OQB=O zbtu==^LVTejLA|b6C!qCK2bTc2|M)ZF7_6qoRak`iB)d({N*Rdj%wtMj>bbPq8)QU zj7hPT7yYWa#(NIvVJA8=2<=WFS2%2u{~cGwZl1Y7a^av%(3#)ZZXfO zydftaD?6e6<&~?zS3didlwD=z9(cxHhgM?#Q8|n6NhzcfRfv9Lz94yOPGI>rfxk%b z>=PQScg!EOZ%S5;;Uc%`TD=}iy;$q7RPX-@J-1nju~G7Fw|0tuw}QV8co`A@9tL0e zKI zf0$QPs`vkd{loQnCG$30Il;r2T=@hatIEVf>6wK&eKEU5e^R{!Yw3t<6~_OXH$cx| zuk|p`pPA#xx7SbB=Vu@lQ@@h7e`diRy43E+s{9x7)cc3R{(cQU^ZsS!#NQ9Wd(ZkS zJrD74ovvf*S5o#zEBDY-PJMolybq;5sU&#*wWy3{yTfMkG zmpo^l!FX030Xj_K1t$pFYvmSo4SP*K#yp%KlU_u*9MD->XM6smzx_ZerhXM|?`HuY zdBwI@*aIK9?iPOjuqqRL%DLlz5{~oWTebKb%w&QmK8QOIq+;ufj)4~U(FVItp<&Kku@v1Pdsmjsyo2zYOJ&pu1Z>Y6b z>i1&sE)d)l_j$A`jDhf#Ny(10a*ywBpW~?-gZzsV_<0rh%o}6n1aB1eX*@H6(ZB0K z$|t{yve#R=$EP~=iTOa)DD7X0Zou>pR4>$pLkZ!@99@PsMPqYE0lbU z<03cT%1OVo82oBJ-PD(d))mH*o@cAtFJy~tZ7ey8QQ{S>ahCGTDxvl_}Hc#F`kcr?oQz6v*1(iaVsZ&vcJ1I zz{8`7e8H_QL)=$D$~V7?I$p8zPiNS5RNOxYHr_kfqp)ARhu(@sd$xfn_o9^(T&x*Z zJ?`M9gmJ4mMkybaj_<7e(=R%>m}gWyAK=O`$vC3A9C2%~K2r6fgPZE$PF2s6 z&P2H~%wzuR&mnY!eN((HUH&FEiw}rHkp4bg`)xS%ljHW=f&VgWi~oD6JmlNN@|ZJJ zd)R}RQy6+atNM4)qw3bLrtI&m*yh3Zerz?y?dk;2{Z}6cKJ)gsa$*PO8`XOWp6Mky zPn2ixI9IHx1YH9He$58ZQb)eMexhAh_W-Hb`eM7j)knz9U)p(1bqdPKbB9^MHg@sr z6!4j+TAZ?!@jVfAocL>ZQWLK~NX68zrmQ)~Ao4O6Th!N<8$eVNAZ?%>Y^U-|4; zV-8V0)5<+prSW^={7S<6-JAA5xyg9cLnm!Q#~LKo#|+Rlv?s-OD2&H?kcxp{P1*H< zl=u96r~Yq5-i*fMRW+{5tC@GBl@tHxgIBNcf(~UWc)wJ0`B`V+TJt;5fAB2t@t{9A z^6mAL{%!`TnEPV;W()R@LH4?(`aYDKuiJZyexV2Bi1AbM)ZRNKO#VHfyOh5{hl2j| zdd%-| z7pok9x1-#9fxoIl176K;;4^Q#l@mL#W>Ecw!P6ZY@%9l+78dN9E>>=9rpBYc--G^T z{f%^Jfxk7{2H0T}d7U8twZYdN8u1SXp@i<5?J*x40fj=Jj#m(V|do&3M?ZDVAHXR$NRd#Y7a)7a? zhpm5%eTWH@l0C=Dy?leM{~Fr#yP*Dq`B=>W@R{eVXNdopht#APyq*egs+^bV9RDBn zXElRhSFZM#zF%bhedR2t{?9?)@izXc3BoOY{vXQG*Fjbf$IY5QfX*@gv;GU!{aAZ9 zRL0kuKT25&D;ei{{FVRc_hC`rMW8{=*kjt`H7LhA`D4T$T}ZNZaA*NJpDUkpA#>F1{%|hohkY}UW#&z9XiAy(XJJsDb3gwtZP5v{lHt%jGfVVV%)4zG4yL5#c$_&`;7)2&s?wb zc^kbhhi$NCG&)}!4Il|eP-QIJ>8l{d`Z>pb_SYC+tKQAR+o96)@-x#0rpvR$cKxIV z^M@K0OQqvIE5GdtyMChXA;|u_to$rphPWSti0$0ZkpAR7@Lr7K1}nZw0o(gGfvnQ? zjm3ZSIJ<6C^C`-`(RhAZ^F8>q;R`G0!S7mJU)MZmJq{rQw{}eg`_R89VfOT-yib6s{KCZ>q<_J>Zp}t(7aptWoq-o{s*AW#v{bwf$|ogTV&&e&M=<4x@?$~6 z)O#aveUc?taOBSb5p%qilXkcjyzUw=BikUVLQ~Z>Tq)Yv>i7RQ@1d&2xQ$pdDIc8i z^4*P2KY;ax+Odw`Y{2yU4iNKZiVpRM{A$n)Q?EJwLydb?evS9Kdmq z-or4ZiT+~UU1D*EVg-E6Uuvs$9CFXgV%Vg; zJr2H#wZeMb%DwlFULTj-2tp7^-97 z*FG)Bf#Ca-v>j)m|LKQ$L&c8lFmtg;h!`J?%eAy&YoK2B(`*alwOxI4^5W=%f|G>y zeF9RkQL*^M%73soJYzzfX8r=@?%RQVZhd`;@{E;x{htIqhk&;=Y)^37(w=WYuL`PP zOC3MTZ~61VGCOan#r&f7J*SQsaKvFI<_9A8t(BAZ@FV!2Xxu#Pr^&##3-Z!>XQuOo zG16+J-OSt_<&>=Gnz@(N^Wn+%eV#KhPpJLI!DmlQeC#Kr4bWo~{DL0%(iFZL_G#x# z##+fr%yAr~5C5+5S*8c{z3J9RFw=}Q4v5pPQ$es9@wbWff$QJe54ByvAf->FsnVBp z7>IpqGLBTEZ^*`dn_eLIy54GR+h2@FZ;+}3@fpWK`e>MKpLH*w+%I+z4_;$2F&;S} z*3}t`C4U(YjOQ~CNe~ZK5$zcWQgy;}md8Q*XuG!OEbuv=KfMEcx-~wZ#YEbNaa8Io zFHkS%^GuA#GtbcWrRC=j&SG1R7fOxMK3vD^7>Nxy4${Xn^!Wq(>bIa=sQ*pSeu7IA z+oS^f#z3AibjN?hZ`QBDGxLqGee!;onG=z(V&>1Jj){SJ-oK8p=l9GB$aCfaQi^f8 z7Q{Sv{~!6|Kx6P6fcrcT<53J!F;KF_7Vnb-?0XLIPB7?bJkOa~4nFg4uyWFVrh<2^ z!qdHnY9F(}S3db7%LQPaKEX4K@{{(~fTqek4odV%PX1h-S7W5`pZrQtxx&-Eg~D42 zzVb=Q-el!IO?B|F*KcN}!P6E~?=2waInNUc-U9IEDm*pGgkHw;Hqc7J;C~(m>C?Yz zJeIo&G)v8=>7YA%#xZC0$}h|p#0FfgrW-_TE+ zJ`L2WcJVQIFT)}{VzfBJPnUI}zfR+1VhST1^L%EN;b?b{Xz!YKp{{y1j zK8A_^;PYM_W;<1`xo-9rC?){ z^Q;k(S?*Af@=5yOSFk4Gm0148_zN)OIe~TneP0l(pR1A zdqrUfY;*AucP+pM~Y}i8t7yZQ8opQ*Ym!r)#C}vVZCD3 zkqMv22|b@QD;MR^7NFNA%3~dVR`;kK?jj+Ivs}KErL2+}WYv6qm|pi{xxS#Zg!Wja zjLRQDhz<1GMEQ$AeWUi+M~kE|%i%g7Wto)BNck;)zFw=_1P>`? z6Jsjwp*?{9aU$9{`&qA{>J;8i5dNW7^HkwI-aod-`-&NyW#!h@UihcaMs_!C-%cuPTJKI;N26# z9fYfFS?!be(Xlx3pATex(e;wm^WCoY`)#wHMY#ug7lS%=8T$P?h&DWLxoAWc^vx^{v(O{jK)8de-O2dlUG{;eFV%egvO#Us*Z9 z{}#LtBKWC|@n?4oWPR$Iy}Q-(LxIJg9YeX#fu9n_pS>6OliJ>2gTF8GV!%(0;2#P;<@UF7g8wV=VGV=HxpdJzYGr*^u z?uta3@jn^VHG+Rq0{lLKtUsH&G93JWI{0bGL)+`tGlHKDKIQsYIq^ROyptpNy%OLT z1hW2Y>KbhI{8ZxLpNqUS;GY!1zZiVV6<9gJ9}Heb1pnj&_?HB-{%q{XOkduB5df-b0KN%AN_XJ=)jSpmf(RFp8C+0n4zqd7eEXoZ9 z{>c&iDd5wF@qwJezZ$%eQT(6-R2>lUrvI!gB<)CI!`yBiw$g2Tjl!XH(Y`fu2~$jt>5V$XgHm^a%dn z!Kd8Afto_>m5f_|FHj{%q>{AkY)*xXQtQ7I_Z>zi$Np6Ywebd?2UrKLGEE zD1M{^#C7b$m*U%%Sku8X>>VF^7h@K1WUT+((brx->Hk-O?fz`~@@)VX>y+vE|2guW zmEk{h{?%dLE^=Q5a?1a2!T%uYf20Eje%LftS!|1$anVT2lxN$ zIz#Sr*pnQtk2+kJGY@1F=1+AUKpyNV%;*!mk(Bt1f$~}AsyH?&*7;+7UySouUVGj- zdVF%v!tq^`x=ln&=+@Pgr2g(8Vjp0b_)q?Rpbi?>yrFceygNp|;l=lt^4)vo75Lu+ z|K~aK?e&v>p9E5|7T<7eQf$}D^?DusJ`J>2$Zxeq$kOyL4x;bfjkx9~gSTJcx4KXx zF0QY2jFoP?E)d)GTL%}{^>xRGaMjwB!OcTHvEvckv%pIZa8o6hxC21SN577`gF(cL z?N;RAo{zlKLb$1+dcGL>#LkQ0=74urfUBZGT&$D8XC}Xny6yFOZ1;T~T#WB^=Y(*( zhj7OtpBO_OT-FcnE7YBDaP8~1r4;eUgOsnT?D#-Fw);Z;{T=GTcwIL%gx@2CKNb13 zVQe6;>VGtN7i)ZdnaTN2-3=h+tI}=P>0|zp`uRiRZUFr;gxfQOTY`LIPmSPS3*P8> ze4>4dR{EW~8t|2mejR0N0=ZZhU&ov6wi0wL&*E;$K~o^VPUlqya>`HKZ>TFFp0l%w zeqxOtzA`CUyIvpbQf&A8*P)NEQ}6!^_n#R5CC^=NpdFY$)YSnm+i{S1>p;pUzmBr& z0y|@Sba3$2AWyyjuY1TptP|8RZ%rVl{KGwix@CfA9VFg;Amx)^N7?%Vx!4}l?Ec@n zJCP^v|BLj;7`H`kLm(&j%j&RhTX(fQUs*S4+pr=p>f{?pK>n*a&n)(p7$qvgmClo(y~$tbJbg_aML>{=u&9MMmp=oaa_?AKAp z_knzD@AK_*t##M~Q1{OOH!d$!M7y2C`k>r5ft=F&J$N5wV)Z0TZM7=wpO%ep;}y!s z@pM_>&v{y8Mb8|ZQ#dv$cIare9@06Hr z|8HP>{I_AVgQomnZOIxIP5FNTi>Ca)fJIaO@4#Ye*n7gbE5`?&q=My)QI@9F0HDSM zc9E^^rLIl7YQ)G{@ub8#U6W2fJ*nG(%&tbwHReZB(#T6&q%gY)jY&z4&ZML!P0UM9I{NgaDWO&p zc$buPtuajha2vadbA7IkVU;q4;LaIZHDrQDUVHxb=_S( z55Rb@#kFg_XUzEjJ>G2BHsC=k-`R+xUDsnjLH!ZocFFc$KLW&94m4rJ|86+`4(II) zjq0IrKz2L_A0p)!vhY&!!AgkrG7f}uMD*cY#j#1T-+T7?tNN=@fA6cQbhz7T!bfVM zotJ^~6WEV?$bvcAz~MjJ5!R{df2-_Q{UdhtnIg2e6oj@UxU-ncldFkq{*lAB$0QP=MBg$C@f^xLwwx-uOF@L4HZD|PJeK{EIt((Sp28lY|xZY z|6>iO-HSntHOtYq#esY*x!mb5asR#ks;2Fhvo~ZH3@82qP*F2>-->+3d_jP#?8ZL3 z`q`m)W60EHX!qS9#+>D7+uebDtosVb?)#8e*|gm%-W-i3(n<;Kz8$n6uv-ea<7hp` zSBd%U0j{$9A@J9R;~f}IyD>IN%vp}MIoEe5-KU>FLOYooN8a+L?bh)Q8&11l2HoC_ z-LE5`wnxVQdW`?|w<^2)r56J87zm=wQO7w%{Af3>)$1P$>{ew>z|p?vc0@jHd@~&HxgK~gE4$_GmdbKf zXsYKgc--sMV}R$+$9l#5F`hpU`=93@hyOP^dfMwJ>U-|Nun%=EcA^i&u}QJ`X}X=F zf1H0b$_-3d-v}RvMjJrJYwoU$MKkd_75S)Zl(UI)SgW4v*?Pto5!Lq@SZb=os>9?< z5x4D#5##g<%A>8$v;D8t*VexnuQOmb+ML))d+k2>Slt?b38>hjXF(sF}IIqe<=LY>Z~Jo*S6n-n|eN4>x5Eby_mUcV)A|A7k# zj*I3B!ocWBIn*5l`Qe~!ZNEVvAM5&pJ;E^YpLSmdIyYjsnHbS>NgY2JybC5Aw$1t7-%Ic@zwOxI$2~?`(VvSd{9XTC8`N&_}yxf+lNWx1U}O zKCy8#Gf0f*e9#Tb?hNjp$0PB?#&e&AeR9srma;5|aTl`wTqvfKtaW)4#<_YM18@7&GE<1!`JfWs44d~+QgKKgsn9hsNReH3!HXnTVqx&r7A z#%b~CQ3Wc0Y4;1D2dv$?;#DEq{Vs^HXF1wt$Jto^p>|#}Zv^r-B(yu8U7+l?jmqf{ zUxVDEf!#q7v7B~ey`SUE+}9#@e-56$Zs5G6k=-0CXglTk-s z(vD9+FE?%v^Nfw3N9^O6{+f*|-yE5jo|%)zdn$?Ip*(sXbI+y;G*o_k)RM4*2`MnPRx1B0avD|g^mRS(=rF7ht>^`P20k0+Eq74H1agJho zb;)TD^#5wmFxwtbBiVSZeBp6eOHhJn9gO=cAjW=)36GBNi{MSL?ZPonwVSt)PYjk@ z1G4XpiCr>H#W#j_vI^G|hxK+`=T)lAQnW?MT`|=U#VWMM%_mV!tC6QtGvdkcyKB-Z z>fE8EjcZhSic%i!T!Ygxf%X*9e#RL|y$0+gNa_wfNO3$!LHtw09yDiORJ1!qyCy07 zOqKC`cpbDPL4C6f>RDf#vz$$ko6o-VMSC9MNe1j3NLOXhj^?K#ALkOUqvyRR$3{Lj zvV&g7RrdnA9C1K1Rk5RbMm5X$s10DlZc!aKG4A3`zA3F#yrX)}OKqj%?mK8OdEHy7 zxW|qZ_h?pe;$AzR*Rzq7?zy|6Jz)M-|6PK1htpCuC3&-wYBOwy?90*TpxxQTc8GQ3 zd9U04rcpa&AB8@L<>vPST@{GOMrY`DSnv63ZYKX{wZk@RcRQ(Q$L(w<745iP?WCd| zx1*4vCfki!Nnrin4>~bHJ7IOPUHlb<`N@2DJ&gU&RiISWF7*9@ocKhH_4-nP;+#Lu ze?(*z4zB&@+jZF3xM6C3vJ2+>3*ug?$-m=iuI+mxx@*WZ8O|-!Tl06}*`!BZ3 z&7jMgX_wC-AAJ_umrZPMSdW;0m1>uIc?(uW8YatO-9XwVaBwSz$0o(lg&iUXv;*q{ z^Y3rQj<=D|bHv^MN4YmZo1^DPU%V#}nu-4*h_<2}+CGm>icNkEXC4#v;2MAa3(eqv ziG0T5T_djLJ_S$T2X^A13;_Ou50K9opxlBY{QoYHkNtUuo`)0v8_>H=<1e6}jDfrV z4{{6M0Z;D(z!QnV5~-kId|HTWTFzZ4&ubIdV^XZx>|4+rJeNZok$z_X5G+o%O9v6v z-nKo2tG(^Jh^Y3q?IT?6E$k$sqE0X2VccNy=TH8b?ZWB9miIu3wW*aCH9ixdi$5SSJbIN z+D!ZY=>=S_{fpyM1~2f!!SU#9lrA8Y{`ieE=Cd-!V-5$GE$YbBS-%yo2Me zxy2`?IPQOse9S#W9yTqs;<1t}d*5Rjp0`=BwJCd#K0R1y1xU!=?T~w`vAqkA*O=d1 zK+c1JkFj6b%jLFsT5iFByma%@6IGbyFlV6coHs1&B*#WktbC?^ZW`DNhhkmp%~q@% zHWJZmz;+=qVp?czEWtWrNTH)FftSsx63r$Y?y{oY{>uGkE3;9riLdvquvvIU`&oDv z2z3IoiTq;`=k4*(zDcR4e#lcL{e?a7yI&v{tIXE-;|GDi((Ce@^wHx}Q}EoRx+kf0 zC8q~3*^@n)DUsvU$Z>b){H0w3K(Gz%+a|VmU@mya*sHf?ni6a`7lPEgjCc=~$0o%p z@7DX&`g^->*c0pHixb(M9Wg8=%1F&Nrqa$EK#c7m1B3sx6YJ#*AQO zuqg?=4WL2r3tyeZW(2!uiKVFjJ`mds{%oKq?H-3hE#Ej2V6IA>~hO6Z*NqUZ=Y*Y1BNGQfagU za&^l$O}ym|G|>s*AaMUi2&2sr@X!Eusib9Q^uw#lu|nU9lWYe*gb;8$rkxQ|>5l#n(Pk*-kf*X6)i7zqZnqFPhrMuJnFNSzGuh?{S8cZKW%v&2+V0?6GZ# z)z~IJ%KgeV(uJKcZDv=VYW8j7BkmN+$=x<>B9Bd?t?a_}c$?|M)py(I;&UKvr7Nc` z`&BHuGGJ{~k62G=GhIE~N>`3*UTxxI4x**6tnnSh3S6@cZig|`jn3pc<0sar1m-4j;W@8(cP53+){XSXE zO{s6u{&H;OWAh92eVT2UXUjV}DCbO18tFtww$sfY&08fpz5~7J)Y?UFchv$JPwbap z)EUlk4T1BxfgsG~5I>t3&stCy#M5qM#yZXVR_pxNhBc>O-P_hDBI7U`)D7ERO&qSoF=N5@ViMz%4@yBCc*o7W z^n(8X34}H!dM=h@BNbctOZ^<|R9xrd{`%6R^~2J3lA042eLwRwQm=_xd4p?HscXtz1F8$;VhcCv^`a8+ z(Wl(_bs*}TJUMZrudshczy7VOVeA;!MkUsqnR6cMmVQ)$u2A*|SG44>1JQ@tz<#-& zU35EmJ;d+q0K*hvJ>LytT~i)w7dSR4cH>xmeO`?^{t)~6dj}dqR%Qpbw|M}pY83%x z8~wc%RFxnOo580qk>~#wZ2_-V;*b%2y^FMi7m&}k!1l!P;{_82FSh6?9S639S3uV! zXz$dj+A9`LTiXa4H+ZX7J;)>@E!+LapwUjd#~QiBWJ_ST)c@ji@NZZ3-^g*+KlbrU z8=yY=_DvukL(GEla`7hQ-Iu`cY-?egI_~HVJg47ScUknbrCYv{IiMt1L4>A zh#$WdG*hFPIf5JmWxNLkYA9|>W*m#`ZMsZfc8Zw$iu#6 z9RkMn3J|`=rJYuHjL65DuEfk8{~7P+LFu|ZqeF>fBA#a=Iu-L`JWIF;^PHuVJ%9OQ z_>FT}`jskEs2%^azBht!Zi)RE$8l^@Y-ycdS626jx^%)gY+MM{H0y;-fT zp1U`z70U^&yCP^-YcJJQ*d8{3uF&;uCQRf%tMlCTfAX>ByZAP=6MW?@SlVU%Yz5(* zrU`yH!rodN-X%bwaQlaY)w0kwZyiz5=)A0trG7G(jzt7*Kp7;%)?{436Xz2h;1_R z{Qr_oXur?v{?~1jrd^^B<~b(v7_*mDm}cq4Ru9zkqNy0iv!LfH)2f|O(nPn_os&^u z=h=qCE<_Uj!~Ogv!xQ+8Yg4h^&gazmhB1H1D4vIS>LoKh3pZBN@&+6G<*ZcY?m{`n zfO={`cRBulr}r0a6CTz9jeJ}AZ|29G9viO{#i12#YUfl3_h*-2U1Q0#1o8a~_{?*! z|5+cH&n;QU_;USJci8Ob9tJV?==brNKpvYEyLoqgJ%he{=|yNy+aapgnU*|(vedcB z6vuz`hf8oRx@3gGF;_ae4Dp@=u?``B(+D{>3SteH>+5aW`xNLejjtz`Y*n(rv5C0Y zf4^i?fNQ3Qstj@81kqQ>-?T)IjeP9Z3-x|F;=T@gs_}ej3D)%`&wc)n~TwZC@EUFSh=59aq}@8EA7xTuHK>p2mF~7y(h9`u_!b#pJ4KzVN>V zpSsnxrczFQKY-p9dxHH-K`kH-H@$^?#sc!VR`+ju&)Rj{G4^|+OL6VBaC(*$4yn@z5PXa@u0$t7s#`7!SJ71n`;kml=7^zu({a3g598%mk@476 zjTu2vZfQ>$Q+;oT&u9`dfL*%ICpA1KU|76Zq^;cW3bSlcLeG4XHg?g6A=UuqwD$l$u;k=!5 zUe2j;?Swth?Vs50`l~i7_QO^jn-sg_7R)r6=*N1{5lzoim*PI#(!(0hQ%gP0e=z3aKm9BO^;UjnxPJZ_e8ir5=*!YS2Xe7H z7X^NHJa-fF@P?ZLfeLm&AZi(H?`K8=Ki2~PBFE1L9Mf0#{eSdxGN=%K$_zadyWunC zdVML@lci3n2iNU5HYs*jALVE47-4m~C%sSvoe4g*DPB(BzO9{vG_6#o;4L2;I4U%) zRAz~7tyC`j+3sEiO+s|_b@^C~Z!#UCDd{ADt?TN2+x@SJ(zw9{Jw$`2x z%RC&@r#Fqc_|Lfg0J=Bu(@aTJA^5xOm&j)wupF-Aacoj-L$O|usK&iG?%SB3Xuc!n z8NE2|&TGx-q2`e0ezYCm!^&k_3%Wk|wX6f|eKWEyU@S*JuR{t- z8j2L6zxg1v!DW;`1vDrSkKOaW{{CD&_!x&5ozZ0bOEG#|-2j_yfmXd~f?_4xSuW^= zNIN8d0*F58CF8)~LEv#8822V-;Y;K3!khsG@^l}ER^>e7GErnD&h#C}CdKYuuGg3A zg@w2^sq+W7=41VDO*z6@$jXzJk1dIpzi5AG11q$T5ek3fZRT)!IpL-P3y~vtF^|KO-h>8 zhZ<~4`%>CiUuqlc>rQ>D5ujlf7#5lJt!MOPW#ysSKY{EFpy{O9{#<-c4uUEm4jq!2?uX!*RH7!9eEg^1*fX&FG59Su>RpOc@mwLEZ<&C1A!Yx@^Rn;)#2m~sPR6_Y z$G_{yx7SZxUo8I-^iRFtAIB?L2S4az)=NJeV=hBKS9FqNV@>RlSM_?|Heq$z(CGar zwn9wMTGoAV${N|`XjPh7e;caohl*4;uv^l}HEX5*Ry!wgEja(1Rhd2rZ5^890 zRcp*{1GQ=S`Gd2tSAoyNm@v1wTD^mi?F4Ru_s>h_Ts@V_27TaUrn?hyh98-)Wg?LZQ&yx(!logpzZKS8>r35 zPHUvN4b&Fo^pj2cuDNZXwr>vJLDZ)(WOCc74aK4j)aJ3J_e;;q<9aTig=k6N+4L#j zNUdt{7)MvmRed>V$QKm2)tEcpL3s_qq1TCzQc?u(AL$=u1WZ zYdJR3v8QHYW`TtBfC=Y`m3HpA73AYfoZR%b({Xg0ik=fCcwS2BZAl{wW1}GUY=OF8hWRNI=C6tFm+21MC=PaT z!nxM=1MFb}eNM-Pp$lVIkmGJmYh{nKlSpber&L!v`=l2Y2-VI=W@jgn^aT#v*EZ0s z#`hmrV(nhqNM!wg_VqmoeG}zZp$)Bc-b3)*CHnh}#QhYst?~Y| zRmUq?;MkM|U8&$Z^M%kx5a6yl3HiVldHz2s5RX0ojeZ`3_I(3-uZjI%T7=)LS~CjI zMXpJ>Khc~3#`B-GIZ+y9ps8`&53*Xn`?cxqsfj#k^>)OTcw+Y8=ZM{T>| zy3wk0Rb8UqZ9+R(js1x$zhL{zNDd}DrUcu;`KpdZ{xmr@xv_touJ=Ezf}RJwF1tMz z(&A1X9p!jHs@0;A{(PzYG^~vBf?>yrk z{xfdq+gF{7`0#nw%=GMj1=t9QxU7zYk8?!iu$K?VCdFRZL#=0Ze#Wr0q+>4Me2G_Y z7bum5$pv|7+4+52_?ANHQ2B>((VA?Nk3ggti2Rl>RqrH3YWqWUZ-0m$?GMqj{UJ_j ze~4b~4{>t)LnL=|Fj{`ywKJz)a&UU%+-oNY_w;Tj2>0}ECkXfSZYK!$^lm2z_w;Tj z2>0}ECkW^Cw)5N7oC6ea7&I>pQRC!ljFTJ-F`uxB^NR~nK2?vO*u7*2Q554i$}tyn z46bu=?--6vioNFP{f52pK80_wzICmPzxYZgAB9aeFFRKQANC)UsosLF?Zx`pRlDN4 z>%D^hG85uBKLkWu3k(eYlaKk)>eFB+*0F=RFzp)&!dNeI@CC;v#ag&&yV0zn$b=YSe0bhJinXaZ69@gY{=w(55|;L5P{i5p!}N7kh1?-iJqf zCW0^?e+!5<+5L^OPighb;EjeoYWH*gVB9CoGSIZ^ zP7q^7`RhUVnoKYD+S_WL7`sAvojc zq`x&Iqf>KoX`mK35~2jRziByUB_#M0+m;W_Oe}{z@vHAm@O{3>_oP>EM>*Q~kw~gP zJkP%Zy(~U8wuJg|?JgK7x90bt{|n?}Z+@(w>xZ5-H=*1|3G85T#AnSSqw?I3*X-P9L$G|n=4!>88&n)3W2LV?f=x&?u80&9?vi%s%NvEC0 z&s6W^$49Y#xdY4P`=E~gkmAJOXu`|3m6Ri9%+jNq7aJl$?vnKE&y1`4@vUS;q2*r! zZ}!WpQT6Im;5+r9@tujSt3JV3z?(4*9|1o-Nqq^6@rLK>GvKD};=SD?Uhz6yhI8b3n7g;xIo2dZ^fYebY%}tWZA?yqk$RlK+S<+Iu^yJ4pr3RDX9imK zn{T21(08MMwTb;L`~9y}zulEuW{%5=NKO`boA)qqw>cO9Y6enZWpzr#+%lYypwuVT{f*JWheDuy&a=*(|S^O zQV-rK*Q}oIR!`GlJuWis;pX45uA6BOlaP)pz{?NidgtbckdHPiRE+-*1>&)fPS)dEiSRm}@2O88HWL&y z%EVDQHED;kXmG8TMPq8UEE-CyWzh&)EsHkLtn9T(&L>Hw2H3w~E$8OnH)r%mBxyR+$$j3hZPS0<56IQ2NkJw@Vm8dJu zZmR)JEBg5(npWftY0cQ3s>Tq8fbskc^gyHfkk7iX9@d_Ye4d+jpR35NT?5_+(R$D$ z3F=|(S;*(PiFH<9ORODWs=pwlAz(-~5${h3N-^kwKNk_4bf@ zufxy{XcyBxzv4%)!<1~V!ykSHde^FJ;+J39A2=T5u0$Kdf3&v_*X^Tqy7Q_g6mUK6 zs$G<=w0G_Kp@OkbKh*Er+Q;jB-aveh{Dfx4m>o2lX2+);w1=IMZECi&GqO!pw3bac zPN2U)oj2+iLgU0wTfJSpJ+RLh*Dz~~L$TEdhoaWjmi@Htr=NcM7&ko%dk?*Gcwxrq zk>d-lzG8Tv;rbql=)ssEdhGKcu0nt9{W0&SRnXIL&54=aPwH7Xbo`Zte;74#^kv6i zKJ?1*!^fT2XWYm?4Ig*qiTMRtsVSM=Cr&Kvk6ogQdt%1uVJBWW{_@n6QOp=IbX4K^ zk(Zw^;*{jnlY3nI6Z*4T_V>ICHhKPpH#~2zvpsMB^y&*W19kAM`kwv%hFt){?J0Jx>jM6E#iU*9uvUsV?ehH>zg6Y0ySQEY-_+F9p4UpfXT!o1w0|i9@GrJ{ z`>A?IJxdH2hf{+5Juz%Z|F>=k_}Pjt?cx$?7kmE3X%~?5*IgLMIzJ-qLe6VE6sWrz zIe)HzES`5=HxOd159nW)Cn^+AY1{K?eO|A_ycjk~5_|rn?0GP1&uCR9{5OF;-{(#k zb*1Y0#GXGx|HUBo+O!AyVH1<$$xm<3C%sN8e$&7orTx7RAqSN6;Sf0|~pf0-}#?42I9r&g5- z|Bcuq<3mn7+Zdz^i(M%w9e+csmx_ps3};J`K}#gm`jzGF?CHiNI{5@Hvw`!PQ3 zw>WColS(lBH-TMWq5dL%I~dil?;ge}V1~8}>(;T@+L7!L=pY%l_`T4L|&beN>t7-vstV`oo5! zAdA{<@F7WipdU6dDW3fF_Ww!uhYd%A&xtyc*mJDdbHMYF_%s}$%7p(WuqV3B4OtGs- z?E3XDqIS9K{Hi$qM(mRD3!7-1alWAz`WdUMP@MKaKWt)BJo)MU`ViBuXMumcVv0TW z%AUug_9VRSkJuyaIwPJxeAMt^ypT|8RsEqal3103NxOgp+nD?Y@>Kfuv!?!5fImwy z#jYpCu7ig~?Q-w)8!d_Av>kgzM~=b;D$XnP-O?8^Rtq3Rd;SWl7X^x^bRCR&MQGe= zxFrB_ejpBh!)8bZxKbY&3vfOiQsdMI-dDpeW{EpbuT)X{$w4D#Ul~eZrpL3Mz zDI`fqZZw3DgwPNbA%y%HLQxb~H3^|1gob9OF)@v4hzX5}Zh!Bsd%NAbx4PYK34Lh@ z4IzZ6sHA@Hwbp)~^PJ~AN50?R%znL|KWBgTT6?Xv*WPRI{XFNK9n|v{$69DbF6u!x zNtUO#-XRwTe!G)=_s*cmHI+Dzoep_FF4s0A%swZ}mD%aB(&E2rD{S`aCi0L=>OnS1 zmZ!JgA)h+ArV>M5-D#OB*GVc@%g17JO=Z6@H^t<5S<5pCiB2c(oc2--6Jq~fG=NsM2|lJ9;qSlgw$w#%XajI;}M{?x>E zf2>{9kDaZ8#W7W?zg!Lv`ta0K$&mJ;9%Pebd3x&|Iy3N>E6ML_nJU*cDp$c3ak(zF zGTG-Ox#TrR7pPoel}q}_*&IE{6uGDe*(6z>-g*Vs2Xfs)zMD&^T!U1uRt@8F*;3r7 z!*haMn~^IPuvD&lsYh&fJ;Wjx^&p!h%hOx0RZ|z&r}Ey&R5zDUxrp=h`&KW-oYJxys^l6&YdnIYBP`s(q4Q z5r?OW%_IhkT-1YXk}OYey~7s;?N?2{`_6#MRjYEfzA`RX=DiN%pyxbtCHa+%4Pvu- z5Q<#XgKUy4Pj9`}eFC{YC%@VN-fq z0)Iq5J`d%%Uh}0LMYgEjva9(|eG+>}Y^zmG0hiN`q!ef_E5Ydrg0 z;#n7Y2GC{jpqmEX9C^|fjc18&2A851DQ%x3_W!4Tt`+%HzX~gC^QhM>{a<(vcj_r8 zov8CjX=k;C*yH=K-XjR(y3bqG5*Zs>zWT*s>K8{G7xjzpDU&bmN1tma2P9vKpmFpyvt2{1OTPu@&j`^#| zWzTW4Mjn+5zb$IPaReMhF6u!xNtUO#-VsaObDSdLKeB03xw@-dM_v+_>*vP*Z`EE| zJzV7yTZzqF{4b&&WRqlhdg~o|wYRsCU44XWk3iRU>oKlpDaX|Ja^-26jia_Pvg@uO%zFB%d+ z(W~_HqC0l2#y>u`e%`ro9N{tBI6G&!V=+$8kxZ@Lr)Z5QmttG|}> zErXKo+B+JuV@2Do;J|_1{@@=19_c4oBnOx)Ja+Mlk_BlbWjS;!rpr~^F zn|l7q!CZlU)PP4j4W53?Yp@)9rSJ3n6DNEAEi!KI;vm)+v3{m(ROale|9?J-UC^^TeE+H+bH%J_yqVCCe)2`9L9u*fMqQ>+Rj*^ujpzlPKdm67joifaQoCQMuN_@{$1q0UUPA}oe6wu*X;Qm)gx3We2azTE zQ6Dl&vOK-@j=dzXJ7Xd;YEt>mF!^@Gt@DnX6_?Lqn^A}7n0(?F-weX>)N>4R8r#46vggy+{3?mp?K$4WnwRjoj#uZm zZq4`;?Ed$VwD%u4+;bP|3Q~s})*b2(_?`NM_{G%$?49sL(9fS!9tx@%&dYd#K3AUHyxa;>Hwu~``zA{X@_nZ9rBl0rpooc%5~zsak>7- z%4DAtl?je2m$aeS>@_%uT-1YXk}OYey%Qe};?I}lzhjvy7w^@xuhgMMT(0$2 zCi|Qq*Cr=d5ELO$xugxnW*?Fva(%<`zH+lXW8C2gx4xT344w9+;SXBBkq^H-(`#w{ z1v!-md>*{gh&i7$!}XWx%r)VmN%WfDNcB2NpU>$yeeq2<=>+xCI|c>gw0oZve*Ux{ zL!ObFn7+(IrXR?$K%X&_3RA57W$maTFfs&bwD+lalT{^=G| z1A2Fj)vxoAK#%jf_ULAch`pyD!?7nvV@R?0bm~DiNtUO#-pNlmKbU?j`3GC3%5{Ru zbxM!8Tt``%>~l;m9bbB|Rnw#Yo&5{7{ipvD{$i`cp%i)Gk4%y*Pj9_bE_dV0^fSpn z)-qKd#(Mnnlz+$NIo--+pA+QS+O>b*e!T|X#%74x=VJJajZT76^-lSm z=Prt0LcZHePsuF=#ZHYeY$h>XojEBea}u8_*jI(^1|)aBy;be?rj7uiI9$+Ps!S6H8A)$7*oL4oj^ z!XCOVjMsZsR~Zr{X}w$EPkf*LJ{e*!_5(tlCC}0sjpOxx8$hvZ8on|veU)AB*_U7T zE2(cr9r&Z`beSVi-wbIl(N*-6JWFTX&i+JHPv!^7X%DC87uoe;>2CZNs?un^Vq4Mm z2ePEz{ka!irC!OibjDlW{@L~J6F{+Ron-s!FK@Y`YF}(CI?s^30;!i+syb7z=2_V@ zPj&0=8HbR+zh?Rm)jCF=ch)6tUvLJoMtQ)8HCT|&WIH9}kF3pRxV3vwAbPd^+Q44H zcjl7)a>fPlVtq2B75a|ER?It*Tl_`*Qf%ihyq@E3uWr{mUj0A58?EU-d@uH6O{q2# zJ0g=yXYRy4p}&a!=LAsfnnDlVug<4`cK=Y_nQzQE3qDeRZ;qf1B+pXk!SVVN*Z&lj z{vrMHljQotej;^>?PabY_5OxKbQird>(I_?y@O0|=7{os@C@cjxry=9pK*)oy)LL% ze!lmPp|=myNEmr4hkVsYiN7kpU*~co$Dd&_C>6iCB)AnOojb}e1C?E-C>EyjkeFHVkh}gX8jrEtWjIX zlfS`Z3Wv-)qMVJd&fY6t@8kfAT?2nypQNvNBXY^OEp>{{e}`V`UBMwbi@uU)>FgVLA6)xk;E%-t z6uqiHma3h@ar-P@p}e!d`^K^s&ho>BQTp)SpYcI>Z#M=19X~wfgi}t*^20aK`&F&d zpOINGcKbE)L+$f#aIujbrJ;;n4vhL?DOkSoGVlj&7nwKMKNyAIFh9Yy%U7O1Q^pC2 z1=23kRwA3!n~4uy_|xl*A4b!j*qS0nI89n&XQ-T%l+|s zw*^q_8pP9l`kqL=>(O;D>Otojn^Jn!SCT9F1TGM~-Ui3bWLu`-UB9lv9e-YQa zO#sEN>@)nN-mJ5w|Ia*~1KXpc`q|81axXTQdL_?N*WvMcPYIydwO}{(p6u$yx5ehz z)#@b%iq2ZE!lfa!@Y8C*Sqo6rjT6= zndo;L2V*|T^7Pg_hkY&`*Jj>J{y@X|UbtW7@YP<^Z28=p-QeIX<9_Db`&bvPU5HkvvQ14)W@mJkOE;JI$=SW-#`7g>~+w-nr%8 zzS;8pH6V>%rTyIEooutufPT02wKBUl`VTeNCKT4@pEIXHA~t)H43Urhe`J(od3x)e z`(a?O8RS2wnRUB-XdvhA4|@A#%QrQ|A~)D8LS^#FexVgnd$ET-Q*8DR@Ahc&$ynq)9rK4I)XAO!&yK0mGkxf z{L8!+S@xWjxb8>JSxt;1XOlB)9i>>{cftBZ?I~j#Hl4-%1HY4NoyQ;HH#wSc4CUzP z)p=qCSKa};m6-frO=72`IqGUHDwC`4{9gxl>I`ms2z9$K=FjTR^O_G*n=X)XOxB0> zY<)P3`9WgBA7-5{_UahIYOk+@xEucV3U=I^_{qp}uY{*e*krz!_V$7W@qX4BA)8=a z2kOHRfUrpb~ z;`&~uJaSK>@71F3l_93{s&L;=_3hd}6Yh4ecMsS}Tz1LDgKWLggSL?*b5561n#mSZayud)Z6nE_b#qWQwP~f-)b!zb`>eYS*LGx_k#_tzuFvRzHg*+#elPlr2?5pT z^SC~lrpl|&1F*4JtGp812l=qMB!AWedgYYbT-R%6`rv1?{-pWVK8(5Ov$;j!mkYrE ztho8*QuWKtm&f&eG2k7$ioR1sUkS*Tv>%51v+9=w&7s3~+Yg_GO=MmW*H_0iv5B-Z zWoIA7^$U*W++P#a{$IRGzs7#E{;G9|3@)WM-|RIpdt<*@3k+BP`N-^jPhjs4l!p{B zdw**7ell+FRgQK1BKCeq?EQ9#B#e8P4I4aU_x&Hc&3Z3nliXjBf7VhhBX)KvwfUuB z+(Z6Z62tL7(RViMRPnDlPT$$$mmevv`p&Lz`fiQu`>mGAJ&C^CMBnd1O#4%~uaogF z{@z#1?AFi3XLf|_a`cY-os8e2*Q`&KMtsht)E3{{U)x>uLRU#H1QW(dY4^YkyKVp3jnHXl$WG@svymHJB>CVj zrM6t?#>d&nJ^K*NHa#yeJ#Pr~JQuu`;-=@7rsrSddbSIA$F6%of41n^Ap{b}PaRKW z`&0_;TH9h#Dl5QCaNsesp3lb)7UyNWn0Km0JH zYu{mgl{kxEH_H9ecqaM{_Q7V7WV~`IwdEBzKFf2;+2?Au*>kAbvnsIXW#AVWnLO7l zZUeqoYKuH?Rlmf(@X*BXxcS9APaJt?YRgvvJ_y|A6xJShYI}T_inqrN#v|t}em79s zPd zAo@NZ0@-l|echC0xB8BU&E$|xa{D6x>~UJgpFKV(oBDpFiz~C=1b^9ZjVo`PzE8yU znG?{)uF`(xqEA@}WY0^`$IUA9&A(=|-!pqbNS>pI%tvG`%JVXLekach{rL?%zntfT z^G{^$m)SbVF!@j36(ApWnf_iu3t8R zeH;9L&X?rDqx2llFX^cJE_Hfe@9p^ylik1nLB_uItb_M~o;{e^m7c$Vc9=Jcwz%K( z=Q7_Z;rmhLwAGv*@IKb7b8Sy=&zH}0syX{$Q%O>nOR4WacJWX86*iTm{jj*T*>k(= zhsDN2aO;O{wI6OhF=p@Ld~0x?j20h^y^Avw0rlIBk#R?(pNu>EKb#%+EbImGsTf}@ zK2Sulr1p;PKe~9Q;Ml<8pnux#Idb|U7RXr-T)6tW;fy<YP?11i){Nnoqo~douxVTV^9g3eaT;swDvzyEplpZ@2^AegQ zwc8tJw?_lJ)qp>vu-WZ>vzx5@qWgEnuV|Uv6YHtsMPj#UA(j(YvS#`C-Ri?0mYF>j zy4@ce@3Lq6;-5C(FJ|ApI5Iy_KTMeKYq@gD&NflBT*7=`%MnwGOC#ly#s#Ujnxi68 zF7DUZyV#~$K73tDZCe(^8SGtLquJ`$CA1@Pd)wNeeTb38D~wFrhtG_s+qMPm!#be& zjSOCby}`H3?|Nwa(q6@HIh=LFoI+hUY?t@@72gj2j^f(BCH1v^w;vyG-_MLk&RP1! z7HQuvLnvWfiL4ra#<=n!>^6n$^7juZx0Pd~mDTo)*vk(I{iTGlpZ3@;`($D-u@5{oNqdz1!|XlC*|UWBM;k~odv;KJ{_v}qJxelSUkisP z=3ylVV$YIhVOI9Mpy!qR`Kvzb+}-@Vq!GI84B6=O0-5XTJV1O`#$}0ZVn@cB@;_(F z{#WjtJ+YxAANgEL{cx+BUzA`kY$(b4!$oTUA4UZB$A@VXNoLvxS^dtX#%{G1UDg5n+ zvba9K3TR_j(dT;6=h_g+?th|B*0wrwChx14Tnd}a^dMOu@%f8PUdp?a`eBWW(QR3AJFL&S%~D-hq10?M94W=ALJ{sIgDRY z7?e%zXzcbMO7Jgql4R}kg6gy5h`=A81AkC)^T$`zA9q|I*Eh1iucd=i8u|&MuPu@# zTm3P7z9stFLST3Eijv1*<6^n;k#$!>+|qK-Qr7kN#BmTk(Or^Hd6!Z>=u8XR1yrfPJ-|vcB>S- zxgZUYJ5Jg{V7GQ-4Oy}v$tz!UcE7jp2cooh}~?nUZCvx zSm3UqZ80R;4||lXQh|N=x|I6yWH(D zSm!fd{wU9r)$g!J$z~%H`^_m(`~BF@*>6sB@U4og{pPeb`wfrTZ%)0S?${Ok&Djt8 z&1o0{x#Mlt_WW+w?@V3&Is1m}^7@~aYew0? z{rZ^wo^kdQd%#1J+K>2z|NU4T*snKufx>3LA!fhN;`Te!|KSmR5)U5Km;yKv9gE%e%#7-!}T;7csGakp3_^i%|FJff9%{h@DJ%zeT+=~gU|TK&Z7hWKreV`Qhc1@odO(xnPc%* z{*T6=`=zc&c3v3ZW56vAn}3a0|JvCn?qBy>9XV&|pR%7nCtM6Cj&IQg$?oEVw#CDl znzUV$+F#mC+R^3%iSvy)*mKShQ+a4)UXuB=g6WYL8tD0(;bg+kUv}JGZ{+ zyC$x0B)+>!>>~Ou5q+z|?Ckj$`u@!4A#>)!#@6!6D^XwMM<+=>lKmLD=GZ*Mr@Tw@ z>Z-jTfoeXwNK!rKGVY5W@%`~RE>=4RnTzPLUG&%*=4H=QOpnMi06CM_HS#=R&W|A* zvqyBFAb<+!PZFPOE+fw&TuOVFx&A5s<(kd(I@0tS;QVp!;mSkk%pZ>ze@uJN#oBLf zzV$!j*W8xqJvZO_AH8ikfF3_RFPqy4HZGQnK>5ZkE!T>&2TCbdE@~gK3wolvB%ksw zrTM!;doCd35V}h;yXd+-?FG-b=VAwVXwq?u*f)y5WD1^d&y`qkjKXHOE6i@+#O-#P z@yI!g-DF)q*9B<`sNYA&t)KZ^VD5>q>5{1-uid0vcaF|hHmSeQ#SZ8$$%n5?>C_%> ze4C3M&|Q+*?N0Tl)P8|KVF!3ul=MP^MSc;K9FcX>@oKW<>k-4I^da3-Rb7D zbFl|DkYx7zo7qp^x0LuY7kkXT)9BQG&zb%H9@y_M;P)tQ_G8^E_A8Ft@3+Py=PdRc zC-$?TEqKm&`!k;l%zY3xPh@JyYd0zPXAbuaA<=Hw0o^6}@O3GjS{jVc*kSHpG~4X< zZ?l`kO|=_#nEN*)Q@atD=&z|Qf!*E%e@=0;+c#>r^pSD96}hV87slDS)nd1qA(At` zXD|b7XS6RQYqh)7yRx3N58pl z&p_4z^CrtWAf1-q)ffLO-3#2}uliT%f#zR-i~H9OCwlxszbvhff0br{gmEpp4A}j+ zM*EcR8R3^_e@)u4v?0eHRyN-Lsvq{8`;Fq#?k=U%Q{A{G_QD2|%>JjD{VSdQ#U8YY zCb56%8D`%#f&ES7aEV8a|-%iV#iBDNd54$ z@I8;fj^R{xck3#7FQ)X$kX^D}(6iL`A>=(8m(q34^bXMXI7)fmUivG|HoNeAo%wm4 zE8}{(*c@;OucFr=(W@}bQoX|Oy$0(*=SLH!rxbj>SIlnS0CO*D1AJ`Ke7KK zU#UIf@JqwJjC7qM?;z6$KP&y6@-Tg7n?B0|zh&KA`bWjhFU!?0>(+_uJ24|i)}8e4 zS47`QVYccUet#j<*R3{WUh~uIjZ)@Pr7wrC&L?*j4QKme_H52&f&y=T#9q@~*z5-P&;>?A{F7?cR=3{$Cun9#8H+ z*rn9wEq>|3fOop?&|sXzE~U1opmr>4V0IiG*b%#wx@QVv$1>ux*irtkOzd1%7yKjT zt9C3SzA=xk`$60vzYXe+U9n@CCwBZU1k{fDI~MZ$0TDa$9TQoN?ADH7z%DXBP<{#i z7*rVgC3IzbK)cP5B)=5(Z}ue4Vb49!h}p9&vc5NN?kx5^3VW6ngxRWp?)V%&tk|7B%b1gt z9TBqItzT;Sw$L1IG>LY^F4#hnPkEQpd-inWdKq>pvpIv=@fx$^z`%~!rL4V?sU6=j zJ3biL@k(%u|7OP<)sFSTitJk3EcU*pzQ!bf z#jYvvvohu;Wj$Rc7q!o}+wFIJ<+B?nwcO>Db#shFJ7SkIo5%Q+cPU-(cWypkc0IVw z8O)CNsU7P*AJ`GQlwG4_k^f^#*DLc5u>O4y`1OjL9T}JL$9nRfQgl99Hpo>SzYt%` z?hrc;4H30t7;geQhSMPQ|LN~@mfZ}y;UT-kajy(L%Wl*%KIL6X*ZbDRkFs&#wze|6 zu;yYORKG!7uipl=v8(9y2hq!dwV)sw@c~zeS>inKSL);rq5fZkMv)SJ8ytbSKR#aef7)wGvoR$&@#Cv>EFvm z-$fy&`iAj4&^Me0?KbX|&4t~vke%z-nHf;nucaK%1IntcY@&V8x6I}*K73tD*I(@7 zb{XSc*&CW|_StFn3HEWyut(WjMkeFqJoF{b)DQM?%C>{Qqqy2{-kxf|208x!nX5W} z5&Oyee`Q~Wh}th_d~}C*`(sY_zh8_QM|7K$2hfp_Sts=M4^a zQW zJaW!rKiT)6_sbAU9)H7W&Tjp0UVGSe3EAcKKP}gtvYoALqW!SPJU4%#yi4f@U%2sl z9`=|Q+5ews@yFjIupjoorkd1#jH&crKX`w49`OqvlFWWn)PBC~(?#R*yuMl{_r$z? z-u+^~{vnn;-e)#rcda~X(NDae9e+(5d)s<%-qlnSnIEXV682-Y9QzaVZZ(mtoPIA; zEtth`IOS|vW$m=91xjQ2KlKO+l_aKMO2aI3jIoPg|j0NB_zN?J%GsYBu z9&6Z4+gcs}m9z9!{A1n~%3Wk|Ded=h@p2yiflo-X{>bxj`lBCwFMZxb<)H=CpZF~P z#Q%$GJe@ZQ+{IzV`7HPg0X`XgqLS;r?mXg`;Ohb$|AU9|Ki{kO`yRTl>&yS4OT3;} z%`sVF^VcucUmM2b&Aejck#m;*F7N%#D-9v_*M#vh*xcRicq#1{nIEXXCHaSxTg*{z zRVVg$>^;xsJmMEFr5hd`jF;F88%VPDk$v+9>4qJG{?5Mpyjmj@`A zcdbm$nfcp1dHz4of}Y^9=TVnl(!KAXeue#q=9{IdbBOx)Z{o}*{!xi#P&yRtqn_eIYgA&~6{ ze4oiyQsKla`TOJi1xQO+VC-PCXF28U2b9;ff=Tui z`(QIk^6bZ@^j`NkzbQWe`h7Ip?8$l%zuD_gfj#jPcu3O!G%44;-Sl2lye8W3#J=#* zq<$s);CrR_TI%{``6b{sXR!9@Ywht~tUbytRvV+}S=ytMRARwSpzJsz@0DgZ$j@z$ z^21?!Ql>JqbJ(n5yJ@-8DC^>EzV^^^XHxDI;~8%c8RsjRx9IbSd%0o@-K&)Sq=k(6 z?1LA2QqjT3L7!f4EQl z!3Af4?EcAn1=;QZp7i?;{9RA1f0p-$?OkC_dHbi98$sD&RyMCc2)_q7?v9j;#C^3V z_AT$LxDQ{K(tGz0`sd@|4;ilQfuGPn_r5P^59~`DNs|8`aw)y{pM&hdz6FQ^L}fOH>^FX=l<|EkrIw_Qb!GLD&% za`AShoyz~Dc;x#}>Am0aTIxP-Iq|-{+;DBzZPu>af_9~y$`=~W|46x%-lvJz-1^}P z@Wqy`?aF7y-F<@R@FfYP;J?A!wKRJe!zrv0M?G|6%WtmGRCh-wK+a*ar~% zVG~L6+ZQgS8(;6@(fnh`w^(TQ?y2@}e7EZ-^RW*+Bt`yrIo^~?E z?I`8h&zOIf(IolpeC&cPB*|}wxRh@EhTD%8Kbzk}v(1k8m>oY0?1)|9p-KI6z53<8 z>A)}V1n;G=+3`WOLwSo#xx~g~)eL()&*E z4$-)Xo&5RFDZTmWIQ{TT2qVx|H7c&A_f}!PVBzu3OEn@?K7K{WrfPpp9J_ zpXa|TcAXajYS)hgy9U3fdi|9{2M+6>*}bRVuWXaJe`Vn&Jfs-X1H@^MLvP z+fm-;1v&ez;*a8A^S3HLpYkrHn|$UKs6R^k)8>+N9I6_|O19M`<$jd=@F7?&duem%=VGKiF-% zOZkBueN2R;cp~kBEhPEycPZVpnTyjE*rmeaytO0ogLZ5xzvHKVfL-9BN!y9B6+1UQ zKd>Y52p*Emjtk6=H%Y&*rr*<_<$s7OET(C}tP}C1Vv^YLkuW=t9WUjNBsHA;U*kvx zdrB3yme;y=+i#`(lN@7Av`G2nekAs2`)*jRjjKuVL&~k?SZ!q^ew8?%QNEv0{=J;? z$$lvOiT@QJMautF{E+hBa(osk|5JV_<(UsueC^67`5}H)u|RPj`CUryf2nt<#t&)t zitUEWd}hJ9_(6m8{zKikvq0K$r;&*t$!GBs`QKL=mlpUO=?Kne!T%NDdn=6=PC9xE!aE4{{q7=59qsqH&NXD^kVhXX1B%sbU`cQk#k1>1;^p1 z3w{wo+4~S-{4f{Q-<$sF_kb511Up;HE6?4HKU)3-Xxf+v@%XW8ByAvV?Qt;nNO_qn zOPrE-z$!1~dPXSzfBwe#1#KZo>USyK?0&cZv4D12&_%O#JXx!(2D^SCJGXvOdbcBGSTG;e^0z?K*X1YlN3qL-ixu}N?^3$i zTK7KF0_?J&&~WXK7x*FiVgpI$hwPK%hXjdArq+ES7{dvht>{93mkvEViGXK1$R{if>OJpP{Vf`tKX>?(TIh+fqpuxlm1 zpY(1Jue0>(-na0kE<*~3{XG4!@q*`porJMiN`-R1+&%s|aT>HgW zrl0%{LY7~@AJE3GqTk1&p9{vo+4B*emv`-7*!S+-mdo32Z^O>5<)ya7c0lWv zT}GGE&HwG<@4~v^w$HEawvfGR{FRsJV|v+MeZU}dMX!bOy@3TkhI!fZc6rWd-8E>e zUF);IhZGQo{qm_n7u#IU&c$wF zn%GXriR~rHe_gwjKIq0^JbaP-F`8|9y=;2P@9Jf>(_aJH*j4m;PV{;<1hVIW-G&Yw z9Brka(1*Fy!bu^UWPOlt;aDvrzuoRq`k=qN`JDU@-@+FSSHD|o`piKena?a_Ucc~V z!yg*S{c?WqeMO{XOq2tFM(rk&oEypOQZ<_!8jjg<{m@0N$e_5MEK9lMI&J4NpwLO}Hn zzi%M%BU|y^>b;S9a4KY%sJG~WZj$6T++0exZ128DAbOyiB-8r{)BD^&@58|B87}Qz zd9>+$Lrm{VTVra$tP^@y%J&2+!^NlhdDz~}2eQ@PZF^Vl1G|DuElGY}i5}=C$)~(a z>6Ul7_7*)V57TVZyPN6#c%b)L;71s)dY@-{zZlp1q=0wqDtgO%g_W5Auk9UvA1Qoq zDb#*a)$Dd0`gxqcKs}U=m+w@sZqN> zuUPJheUD06*H>DwmI7+`aDIo~-P?OS{210>aJTP4g^BwfV#~@YnX0s(CG2}>Irj4^ z|6yel`y={d14+_GE~O9s!OaI{9|IdmGW)!v_9@se@XPt&#YQIk9#xD1>-OI& z-vTc+`Wbz!9DZAHmi(V<)P6Mq7Q2eyzApA#5dvzzaQ`jXM-8l(iN`bg-T*)rGMDTUxTYk_8;BBysGkj*w~s`>(O@p{<2|1@3>KR z)9@#IKCk6AQT7WH$NYi%Y~M@&zmESi7u_ZKly@oJ>YwiW2UU{4MYHw)&#QDSPq!+U z|36>PzRuSozrD-l#8{dSdhFVtn zmXzOL*<)|)@U4~aIk>Pd@5$(jB&&RD${*~?>pYn9k#@kY!GE{=$m3GF)i(EgmeS9# zsU&NM%jGtGSVP)D{I{w-hs9alua(dA%fni_ep$uye|Tupe#>XUPYLi#lt%`C-0(|c z`s|HdQxbw(_nLc$j18X_u=kOIl7ClS4t}!Ye${CK&-7vZ&#hgF<%Zf1A4vAJ*&Aa})hr z%JV#+>QkUlRgW8A z^>aRhAHIKp{{!6OzxI2&sLD(LG(LSQ_8~Uu-mmVv1v?)2 zuiKBRyJoQP3+=^Rr0S(i4Q8(a{ch{)@}ytC!tp2l>{nUb=0p1MOWpjrY9YAAd*SX^ zEk>V9(}x$v;!;&frk<=j(Py6MV?kRm^$#5{(MPvAj3Tcd%sHwmtc;u!^*}Ckk>poR z(<`U+;bXi;*6#0;zfki{j}J@_dG43h&%(8Gz{6cd5BdF|s!X8I_&It6d)GW{$g4*U zP1FOqu(2e+DxAZl51$jnOXdkx?<#J35MQM|YU6r*u4QshqKC{Asxkpy{p)k* zUrvwEx!{mjpO0X(DN{wFKFC+~ftK;BJ_^dF58vS4qh53{xW#|xy{b=Z`CfIjT^5Bg zE8yX-dwBk$X6Uo1UI=8yzb;*dySZ?e+xjuiG+PwTd!q5(QHK5IN7(HhvUC0#n^Xg5 zm2V1-n@Xr166ViU!uLRqeT}!-D?3gz9{E*nUPF18(yb47iy*~!>`b0*LZY$!xL-kylv6xC$7YKzQ{0#{NVUEvgO7Rv z96Gh{7`1Qu7k`P^_eRfOQ$-oBl(n>4p z?JpXF04e5|ngY7TrL!7e@UNpEd2;#Rx&?Xgr7a}ws-SR9*P#RN>_7DO<1g!V;fd{g zbQnJTdU=9kxyPS3=*Hu3A9mY`?F$7cEWDnebK4!mj~k%$;l7-*vwl<;Im9=k>;JXX z^F@Y#57=LL)`gc}b$xduY=i&eLwEn6AN@s-SaxvU<56#ay>IN*oA88J|Hi*KMEnff zF5(&eqI-hU`0)T&UU2sR7mar9FwU$0$EM&fMcRQqcX-q-H}X9P6MO31BX2K~3cPwR zlqnBsM@d4Ty6fWz{b;ZLC|h&a|6_A4d|8ql}!`k}*ayuQCR)UH@NdD#2K#_*r5b=AABm3|H@Zv3!ko1WNv zAn$W6Ds9)Uoy=|9a6gq}o}+7_pEGogLpp!aOt6K}38m1@=BU!5b+2Wg$JMPF`}{RR zR|>Y&$dqm#pO;yEDvQ;v8UB~v0eU04Fuz%}GD0VP>kTWWvRK`g@koSjDdpZ)DNVm+ ze16~2i7ZyPW;EClp<4;|QKUZB+KWDRbi&hk7+pKhcA3QvZ*bV$!DKcWt=v-){%=$6 z^9cWc@p*&eFLg)eAN6Y-f3d?y9N)Cnf@;5y`5g2s;b}4|UjK-Q-9Pv0U0XS@-%;%@ zKMKEZ=#8Z8_nvoKN3UTs(C%W z*Le+(pK17Q2Y43wksn%raSJc~&C%dv4KIAkvzi2lc5wmtDd1xgaQe{VqruMwXPhFX z0(v(usoQ&B${eYfo^)QcN#2hcGN4Q0t@h`Hf=GRG9EUv@(Jt$?xbUm5cY?8hu$VRf zms>SQPN~AZy}d%5{e#6Pt3D#T;5Y#-uhgP*VMDeW#PHDFl;KL?z70_`d7ZupD{em?n^ zYI{oCDSjhg8rM6i|00enkiWm?7=AMJ{&!nCh$Q{f7=^L-7qqO-vT~V z^%Fa&em6Ao=mk!{LEv|)eqx7Qd?@%ms-M^)7rztyJ}>Y=QZpwUdssogF^d3yST=ydp5JIMo2=f&W6g zc!kO@dP++DYO{A-h}VF>q4JBKx%dk3w^V-7GZ%jY{2i5F^vuQI0)HR*hamsR5GM+_ z{sryg552l)ed{$m+KpdVHSzWY@1^4lw2MFCJ2h#q;c=Ud{>nc^@DIU1_x3!CG4t3_ zhF|_A>yCi_6Y#H)e;3ym9X><-&-i~%{Q@$H_!B<=Wro4|i3_@3}*t<+&`E)K1~#0P&7+{M#q{m}YL_6BD@(ZR*j zEZhfgLi_aw59}9_A6kD&Gxb05Q%NGf_@CNOXqOzM@`)aXpRWF8IJ8Szs(hkHE)J(9 zhpBv`M=nlFE;&Nw6FqYA!@!SL{}Mk8aPcpzAKE3ydFc&*S4{Cc8UW0soBuLc4_c&w51X zAu_+XXo1Fm>wnNLdB)8z;3e~mizY|#r@^0h^NS~p|3!a@;Lm`+=;jwsIsC2&{yg~0 zUaGp2Vk+N7-E>`M^}h)ID!9E)3vQt9a24-cs7zUzZcpiZ+PkNGW#s43qHxr|AltRTi}uTdlvo% z_&ea%c3OWH{ucQAp1-k2#(r7&JK!IB=`ESPz3lp-UGfR|ZF%TF1pgfTzC8FR;9pVy zReA8w!N2v=o7?5Vp2G)DmY4aE@T#uwr8n7JNeX4v2d!V-2>g&d^sFJPS;KD}k_TtyQ_UKF zW9K|LwAIbM^!JM*_={d+{Uq{1Th03a`#1C8jBM4c|G!_C2WS0X-P%iUy(ofTlkrDr z{pvP~3m-|T3%Y04o%fN~B((1U@F9u|A4#e6 zUSm8A>|Y2z4E)(l{aN@B@ZsQ7^Wek4M}TMcr&8yYNB9p19|_(eLLbFPfR6(2ng<^V zKAQH;JWoiS$IDcq{G-6fC@y>?rOxXcvF~W`vEYwI_($oBJdLM-{!$*f|oIVw#|c=fLCa|mAEV^)m`>a1OJ1z zx=Q1%#N}MP0=!z|t;FSAyb8RQ`g;(U-bui#!B=X$mAITs4{h}-jki8=ITv3EzFOn0 z#N}Lk75EzJr=Js-bMe*SYc<|VT+YRztzM_`R^oClz7~AF##@QYx%fKp4b48DWu_|Lg-6JMQw2<_7P;5HZ6`m^vl;Elj9P}y?v`rwVh!)NSX>fA9I|AW?F+Ej7j zWAt}t`Zu)x(&pgISzSt<8^xP~w*WWa&82S+UI2beKu-MwBm7%{w+6o}4_*M?2K>=H zcx&*s_{Vh_{2cxyCbVB0@OFv|A4#cmRz&J=3*G@dGC#<|+ktlkzc<1^O5Xvz6Y~eN zo$-G#Qh!JA&WZ~k!v{y|?*!fz{HO^3D30GO?GAow9=t1f55|Y*BKY+Y{@uZQg1?#v z?*ZNmygU!y6Z|Ure`NeUr)eg>LhCQ>t+?=!lsbo3HbVPf1>Oh#btC+vcyI82;P!+& zm%b190QmndL*MP|2!Hzh(n9b^{K~=yfDZwmn}@y-d>HM!E`q-hX}=-h!xa}kl2YBC zh}d@+_z3XGes2~&9DF48ry~5L^drDWK_7`P-5!ka9|=AhJTiaF!bgFR0iPY=AEh4+ zK9=|y@vme2UgDavFYqq<(0Z7HRz=XD&Vke5Tefa^~Vi;3ZnW z$eD}J1TW(~m=9R5*I~b72=eW(&y#e1A+$>?6jwficlk1cmw{KYpZ`AeU5$U|SHUF} zD6PM=n)Uu#@Xnf>>U<`MB*CjVYL#BQVY%zODXk@7iY^8Ju=z z-`MD*_(t%p;1%HQ6Y$O8JE(sW_{j%7bW0zz#D=87To$+>X%Xa`rwVJe{!V$f{gv3^=q0s|EV_qou*{`M`&xX zHvT7mCMnfP-jHzq1Fc`v!u$t6Q~dNL8UGR5ngZHCvi>{$`i%bwZB1+N?n-O)QJk7; z+JHyKpDg;;;BAp_M;`h%;O)SNApbfolY&0aajQ0A2}62 z^-CRp&3~b->0|XHXD*K4*Yvackuw+X13tiwzs|q2`1b=ZM85Tmk8K_OblnfO`k}2E zf`7Azd~{=nWAo5|p{*I_#^*8{zdP=T_&|r`I87f415IjujSg*;de#) z$8hpT>VCECYa4xI@2IeTXlq94ezojt=i(#5N9%sI>}%)Zqrk`Lezojt=i;Nm$9l3~ zE&JNKUwv}4erRjP>3+5BYwLb>7LMQ55Lel+mVIsAug=29ffHBRua5GW{pskr~_Q8(1_$2TtW*_XBi%$kGGW%f1Tzm>R zekJz7j%uH*`k}2UG5cUgwNDmKzp5!S`(Q`4PZnMRUSamZj%uGQ9G|P9?|l^+-@sdj z_Nf4`X8a(25$8<)VZ2`z*bmy8T5#kf&gJ6O;48u5L!8USYr$7p{36cf;w!;dBOh(- zQtG5(9&dlU_Jg*D_%HE`SS2ZS(vhA#FS7mzZ4L2X;umo)7hgmEI&k6_aV{5MOa6N5 zr;S_^{s)Bo*MVNOiFHd8~eDYc@hJe1;o-;%_7VwSoN27Qcv9l2Rug8Hr!e z))4=h|HwQ^@%9yw_yujv4sbMPo|KDk_55WXI5Q6BNxAqA@H%e(vOX7w)?Zd1`G-)C z8{eqEd7!`0E^B1;lr{dxW#X66E^Ey5N}eb4Tv+iFHt6$2wU5v)YwDi&UYdZT_p;{h zdG8eocvJ8e#vfj}{E>87f$>LBIOdw97g<|99pM`e<@9O-2t>Yi1?+o6Z`X|%=fqh?!w0~D{;=jyKn2ShCop5Sqd=T1Y#DAHe zFptT_dw>)FWq!guCKvAseiim90`HuF_X5Xuj1Mx71oYwfAhgT+pda%S<`Igw+mIO_ zgm#(4|C!*u6YxIZ1Hh}m`y}AB%d$f1uT@M=Dfoxu1GN4!iT^xTWE@fa_}4S>TWFUJ zgMKae28Umi86TkamkoF0gBxFu+mIO_gm&2o`uFM3w=nwS9?pypLc44vIPJhZSW+qr z9|1lJ96QytPQXWkk4C;7;O!FdQQ%|1MNT)q!oPVqK0v!{tkF}Cq|~vSBI5(J%f`9> z+uY&PBI5(J%f`F@>-0M|ijM=I;QDVt0{wXKiH`r+1RTFvHp%fHmw-DYhXqQ!)|I<%$@d|L_zxY4>Bo~+bTI#19^Y{SIw0|}DN>_iG z!`o)&=R&(|m8-uZ0bdEe+SOl`fUg2yWAk(7@sd)UyFR}k#B(EZ7VbLbD>?f zj{V(P#77q&j^R&jLjQ$!*?RW3t^;pt^hfWE;OoFQxc${m4*zEar`}~7*?-##y&Hdy zzFPM$E&go)-wc2FEFI?P`7!sf{*B;Uy*<0x^JV|X&0ea_oss^t8GMJWA6RGT{!g33 zBI677GBnBlknmCb$W;-12Y4Nab1(ZtM~=+k(E7FY4VQbtkJuE!>wq_MIQNRb7{Tj< zH>UmGP~GH|I^yBX`UhISwkh}rdGN;I#Q!h9%7ZrrC;m(OEnBN)QondJV?Sv9+5&4o z+F4TS7k5VR7T~R|{b*;y`I2B@e`x*MHr9U2HW=QziuRKvSZfaAzqB9iEGgBRA7R%! zqxEasIs0G>vCrYlv5zFd+j4YpIQNR*6v5kpcf`NPD21F-ho9!zNGS9jI666c$_o8q zZ%62%t?le^?iK$_1n&gi)#2PLekHiSWxdMR8N9p0xfi@uO$6@>-oxSCEB?C(-W|NB zw!ip^%HOI`+TZc-0p3g7U;HE&?+JdDw!ipEF5U~gx4v&A?-m)}QTFE@|Es|J==xjM z>53O@h|~{lZ9gYJvWol#k4EJ013tjv+$(-+1n&o4=y2`@KXgL`9{@hY;oK{(`=d@i zY*Fjh|L`$9TK^F6;f|hrrN2JHe;D`(n_n=OQ2h?p{R78;IQU4$zqR=15QpC`E$i?R z;G?iFc3`e(^!v&D$l=h|js|D_#5^+>9|b-Job?m)%v^jl_*m+n$@uH~-@*II{K)Yi z13u2=M^B|caBDF~xfe{=SQwswd0Px`T>)B#a^ ztLHEGtbfvvbMYPEb*O(b^#|?SSmy7>A6kETedt*~F;`RiX45j`gU~K-1dbmv&&$Q@ zgG>Cc0$-JY;}^@DQa^scS}C9p#|LQr<;~srFxK$>pUR96Lc6>L^wLh_9KK&>e1O(p zUSQ(`v>zpS5FD;a)%W_%FZS4`}`6ZNaYsADKYk z2D}~eVQ1D!x%}ILcK{!P{8K_aV}EFucQktHQTqK#GUJ2LF7HJDX8p}t+wi+HiMD7bW0@;KQ&lda@48r5^%59Q#ra<4AyK>aRe)>JV=pjt`^2$GG}k|7kKv z)^~3FfOh#a24 zpJ?j?)&i1Jjei&E|IjXpJMBS+SU$#TGn^2 z{>k7)wmztB<8c0*AjGGD&(!sutOIp@x7X}Q|1JVAaq~agTIPRy-4Gf7W`f)Ef8k?z z(+FMyUSag`QM^$_1TO=xaya+GztM>ioOWMc?Qre|Z>Z0ooPJf{wX`4a<+Bb@`!rmX znO{TeFJB4H`jd4)E?x^x{AYb9>wsK*B{=b4)_1hC;gR_rwEprn)_%0J;{NQ2eOH68 zwf3W(4ZkshuK{0Y?MFKsUMJFiYr)rB`_aydH+V5ZzYctZvk$fq`!v`mVn6(H`9_Cx zFL?dQ5qtyqW?kROT2A@bAHn)A@Sly~tp8>GPCZ6{V1ypp#uO@f4NtBd4A#Oq4ig|^}pN;zUONZybgFHYk%5WQfkjvX@5!753RqV zv9&*bA}Jeh1m4uzA3w>(8-q8u^oh0Gkl%s{M?^p*)O6_@Eq<&~u6qx?# zsq)ud8j&AMuW0RX?nS@4_eOB3qm9G4SNymL-Wt5E!?_o{&i4_#4Y*tX!^iMw{cXYB z`X4@qKNq2I2j0>2M^{a|9*^kX0i5{1{%d}JVS~dvMQ~_WbXHvW7(Mmqjp){iqbv9h z=+`IUox!_%>CgB9!(-MZ;9bFccT+W#K)+iT|Hp0q*qA!h3-e|3CW(ys>iicCL!>zY4q$^n72rt$B4e z-W$9h_&(tE6X^SZ6aPQE58UFbxAWB3Emgn<`3S^DE$cVQMCUp;A2!AC1Dd^GJmDN_F^@G;=L-*C*D1bj63Sn#L7S0~_Oz{i2t1z+Xxqaysrf{zDp z0&e4jw=;^51D^oi3cNOfemwX@+V?cBJq-WxWzRfG{BHusB=B>&_DsMhl0O;z3a-5p z@JZxP!M^;)3Vy07i~nTui=g+o+W6#U;Zw+;3C@ZiKh32tBEJOw_i-JNfX^hq4E%Af zg$Z~G`4!+#a~+a^myuru-i_<91iXU$YVb?B4o|?V$gc(O%XLHoUQPZ=+UIMoof7a` z@>hZH;MzF>UrGLI_%owqoYItKzg6U~f&Lb*qZ07d&V{#&WsN~)|4gRdh$1dGb6>1bMX!2Z)X0=_;gHl0=^O4#ed?6#0T%k zlZg-hmhn1%Lc3yzt&f+RS9{xReqs1l&wmZyllAfP=Ei@Ut&a`I?yuFs|D=CRFnsG^ z`iJ8$w6E0%m;Ny^0j~qz2weKdqy)S^cw^d6`p4u198F$p3O)7Ek2Gb~-x$0(xb%;r z1RP0UYXN`hA2Sp1=HLb3(mzTP@D|{$!KHtcCEx|%ZNQ~}R3zZ7!P|mM|ENm9+km$N zm;T|}H%q^^;2rP}=^wQT^tAbF9l@o4tW3Z=fOmqw^p8~uct`Ng&`bYVoq%@&?+Pyc zV@(3y8N55V^pCX(cvtWq;L<eNR zA3laZ62XUok8t|+w)(eR8_{n#_(-Q;ABP_lk#7X}D5qaP!#CGN@R8u7oqhuxuHV0L z_8A2}#^%51q4I5Rf_##s?~LXc>u~NxzfB)S@G;=y9L~Msvm^Le@bPZ`+rjGJG$Av; zh1P#MPXM1}>j%~uhToy<*8wU&w69He{NW}1zqR$T z;gi6pIQ|oi{;Nv0zu}X?i@fy5_b|SXaQGc+U&En&ZKmSFN7Gj~G5_(m7+wTU{Qvk- z=!YlZGr`NiWqvg*0WSfs@Y0`-1$X1qS4T(cF9WYqT=-c12S@6!0IvrB8}thAx z2tESb`Nx-0d;|DqaMlOMj8CB72)>o}-45>j_sjbu?Y9|xhvLFV)0aac_TB3FD?Rwv zgMMrRz5~1tcr)-Zxj3}`%KGsCJNRga_sj5y)?e8Oya;?$0$v}yG5BlXBNOmO;7w^? z`YwK|X~TM*f2jXM>#uAM{x@*vzgc)w@D||GkE#>sn}ZjC%lKZKfVTi|4bJ=qKh3Sb z0K5%2^Bep$7jF&T7W@4V_?iT~4R||nem4R?%%yJ&-T|EbVf-)`ZwKBHd@%U>1iS-y zC-4#A8xru2;GMyl|KNwY{5yenb^fz80q+dn9r}9E??}MAg7*M##?@dit9`nY-&6fZ z{7h38-UGas`j7ZoF5VOTD)k@nvs}CvcyI7~kgq5KzY4q$_@m%%e95Z6H+VmA<~NM9 zx%~Tp4`6;#AO9VafcFD05n^I!KZ`mJ|B)$Xf$|2y-YmT0>@Ivrm;Lf+DKo&j( zJc$33EdG3PSth#uar|5+z!S~nHk-_l9z9}Yg!=Krh{3_n;9hvPRZM|tTlUNub4 zA9*@{89lTsM}wEEK!0F$N1DdjMp&JiA zg=_N!d>r``!0F$N1G)6$$)5;L|7IM>#V3$I37r1TIFO4^B!4pgP5)*b$i-=sl~cg! z-;4vf_+;{n!0F$N1G%{9H4~iv%{Y*Y7m;5AF74DY0iQ{J894o$aUhqzg!~Hpdpp<8 z33wU#RnXJF83%IdE6A?~m;T*70k0yz7XG}Sz&MagUrqi>aM7b@0$xl0D)861_DaB4 zlD`_9{>?a$%YPO5YryH>j03s&YVy~D)4v%9a`83fuhaf5<3KLH7JR*{f0e^+{$&0O z?aB@KkND{r!~eZbnL#-TGhpy39Y< zeiP~6o59`wKYR?=@6WmZz18zycl-bFF}!bteh0YQ|A&v_AFR#b(E6{t{eQWa`ahTu z!RvrGvi*Pd`ZayPS~3`4p!HvGZ2SK_C&{ zd4Ax=S7`m$-TuGai~Zi~9KqXyyZwLoD86QX1aAl4(bgaEG5qle-U0moQT9IYag|m6 z{|!ysbS5nU0tBoWAwYltp+ty~LP}CdC1|#dP&7(vQ%Etip#-g3-Ry4FuG@8szv_0i zx?SyRSG&+3D@>0cotB*gXR_y8)HF3MShRGOd?Dp&V*Z5L z!>>+{e9P8Xz5@PfyMH71YSgLbeEq#YU->8CpR@CU>^JE20lD5ZcHB7Q=yQK~g z&xt_Kd5-74VEYT~R~Ua*EIa*Q!@p$tB=4HfyZ7qv{bnESb8`P*e&HtXn$NrcE8t(^ zd+z_s{lMiueLCI!t$=?SF8BX^58UlD-Tj4te+B+^_Lm+st-Q|Tp)INSsN?6p1#dYG zr;eZdHvIFa;opLP7v3JlZ`f|@%v&Gi@7wV2!}&k_4cp#^e;58Fd>Fp-r;oPx|9sHGzG!&+UsQ-}bjEojm6& z@O+*t;@j76;hon0Xs0^OtYU$_24KhvqAI^ZXw*ghViA^nGbX1v6>-TyCj-}*@N`8w-!|9`okCUI*# zcko-Uj|W?^eRBVQ>CgC<@lo!boZ{5nKDPh#N9ngZ&G~h7eu`(o+5R8U3*bd=`&#xkybxaOwy))H!;9c0mVe2$w1?YmytDkU z&EHpQ`KO*V|F`S&7py&^jqNLQ?cs#kzr8jnKimI(<*q%v?s!?i+5YdVbp82R;Ksv$aX`w2RHm$w+B|fb?^<* zl**rS{{%~4bon9oyp?>_#`bNDVkc=kGx*=v*{?@azc!Z9^3`anK5r9kY~Q977hB3( zJvXh_i!J3#;ioumZEziwRQ>G+GWzYF^_ zqs&(BTXfz^K^ZG5qx{9Pec0E=yxVbpqrPH!id%ls?%Sh$az%n?$o$xNwtJ46X!q?^ z9>4J8@E(2Pfxy83AsUSM47XUO;>S3ja{ zC-3N`eM?(WJ(puy{Ak;Yluuc3747@o%9~#E9Bq4XT8}T$Hzhqs+g_qPv-P8V7Hp3o zx=izfw!Kt&Jnysg56e#zk2o@pw!JLnUt(2#vA2)5y0j?q5jdfSEc+*tjb5CEc1`Hy*kjB8~>MRl5w={HG#g;_&<6*+V)!I+J0y+ zOc{+I_w5I5`$EU1{&S7j`1XOey-vB7Ps&628sF>7hqk@m{7d_yEvo&Cz23A|zhb{u z`9mkd_H`5OOUDIa!9?4jUBud(__yd#6qoixdtu6W@C(soD}N*3H5*s|b;jT8{hL+!GcRpebWEPHB-jo|MU4<$#<=eC-_`s{JXw= zplx5RT-vX+HPv&u;3TbowC!t@Tl=gsUhL}^ZTni~(mtgvsQwCHzi8Xn1@>E&e~jDL zn|-wH>y=ymQD4;G$0qsuL)*R~@V{F1i{6MPE!OzZwr>pluQC1y?;maZrocY-u)k=g zw~w}cv+1>dnp9u^Ctp9Nwfsu^s5hPn+ecv(I}(%cCrtTjH`cz5_wBBJZ2S7*|MvB> z6`TL1JbocbKj&4kk@4Y;)Ia~in%b1hGZ2rt=g@ic*cF@YKQ*1UyGGNoD^;O+!Djpa zD7SiBZ=6RVU8Wpu`!Ahd>TSaWj<)?*f!?;u@+cy+kGB2)0{#C?(4%eVoW7P@+TAMU zA3E&o9c_EN>1AAI9A?V+P@5l@(YALv`_ixe%lHmoKD6z<%B|h5HU6NtkG7p_=J9Xk z*ZYU-qlm2hXxq6a4Q}oBSE`ps6&Xj{emJn-WxU(lN85f(xwTu`5$)>!UA|qRZU241 zSr-0%&qcdKxo-Dpqf8n1KM}Sou8BIradkU`OgN>sd%`aciTg}@eC7?FC&;;mXJr0^ zE~i$^%wzvsCTXABnWca63^Q&2zZZ~k-%rChIGR7AG15{)eT(6eHXfV6m25c_zc~)sQ%un=$)oVo5)jc_1LRi9x0^tB-+GG zXJ6W}-bX+md1M@ILgHK(sh;(jlvikcXcGl#J-$3Qy_A7`ru5cMKgc78jH68y1^Rr` zr#RX~vD3@`=csadB#`ORCQ1T*;RKF0QEL36^M%QjQCk_kW0J;?Hc{s6v;RO@gv%p! z%s$#gd0@YI0!N#u4D_WbUZM8UCaMB`S&Ex|w2A6KUv8X7+89Ths0sAijxrXcINC(5 z(~}=^$&?|FgfTtZ#KJ&dJ%OW5)R}(y2>Y*hL{m3x(MO(G{Ad&Pj&uBx^EdES$|q_0 zOsnlz+J8dKM;Z5wgzbL@?Y}|6_!rs+?IMY?r59gJ8TaHyIaWTjiB-lg>hudz{;U5OO*4)*u{z~nVio(E&FR>`!9ZfTi zHbIWaPyE83C>~#C{6BnrXcOxLy=}j%zvttV{BAHV$KjMk?XUCkp-pT|*_T+9f5FFx zHnAzNzs~q7A0OJpW~b-)^*nvfK}PjMZvRcRi7kPCqv=25<3pR+YFy*9?QHd(K0dUG zZ7KT_3sXk*ZGQYio7f)M-)y|Z$A>ntL%D5d*lw^Lxx3wMM?{<0>Gb!DR;G-*pY?jQ ziMF&})))Q%=k;h4yPW>xrWXCG=sc@Gw29qLU&Q#eL(ebVT@cy%711X4IQ^r1ZZZEk zzI~!i><#?m5C88Q^#0K%5~jb9edzNpRQ>xnO>h3uCX&wn0zPjuzSoxzZKBWFCqCkl z^DpoFl8+BCPtlol0si#%9!`h-agvISYUt1_*cDs zv>j1kf7tBL_V&?sWIFqjOB=uDl|;55DcX*#z`kw2=3VXVi?$de#?xrq`qGD02GyDc=s& z-*wXG2W>}jpl5ybclrH9(RP$LJ^R7*Rq=n;~|9E8mPqZCX&OZH*`c|Id%ZIk3+S$i8 z@ko4k{?x~Zwxh<`=eIHXs_5_hcW)nUM{Qug()f40eY7151N&8G|88#|ZAYE6-;e!4 z)0eycA=-}mzg=n`)E6w0{eBw{rD@| zj^@CAz1d&p?W65zarP5@7CE>0UlO_ghqhy7V87A$hkg8LJ60*r{Hqofi@x%tZ~tgJ zTAiN$M_*F@vgc?!Rx7vuQKs#qvd^~j{AeyffRrvGW=`XAbkwSj%x{#X8ow~w}C zU0@%3w7<%K@%GVntatiP@;Tq^f5w*|ZO4W{&-&;qws<|-j*S6lS@;v4ifs*$&_0$=h%#M=C#W!+$hht4sJKu2=`QPZU$&Z_>W3 ze#`j@eUgrE+u%ElS7vg4pi7h)+@k+n;}X|SlJP5Ihec>9PXgjmgdVDG87XPXjZD)2`&-$L59&Klia;<;r zTX@+%7r$sbbB$~L+xCY?09gALZD*ddFZG`=J-kBV7j5TE<5K_Bx7vT$)xT&vSx?I+ z^>5psvX8m?7j0*Oa;yJ-(_iK4U$mWtPEY-l3$+io@}cc4Qm*w+T?)VT-+cMdb{0GP z)IV)SIgc1HJ=)Haz<$95j<&NjZJ$^~f6J)1kG8W+xz#`Q&G>f9i?04f+ga}XQ~%VL z>bb@LV$C1g&dR`laf(}fXgjL{eVK7?;ct4hoz;Q9JjG3qwzJ0R6MW8B{@$mfD=XAL z+RoZQZ~a5K>CtvB4D{6#^k_Tl0=>2Gv>t6|z3~eG{1A&8jcu5s<0vUmnMlN4T!5 zbG5Maavq>1+ua0d(Gj5*ZwqKoVu)EH<^l$pJa2{dc`ZwCn z^~z=YCAsk2@`tu_gK^n@vAt6MwA+4(wsWJ?Oa0Xw|Guw3w4IxjYyYOLss59`f1~Z( z?DW#V7pA!77j5Sj(=Xq_`6G6`H?(Ek#3KwAYyG3`-0HaOzt`#cCE=5lqwU=0IOj-n zJ_X;KA-CW+J=)IgX+6H={FHFhqwU;bTzBMx5zg=+Rj~p-nOsY;{KhcN87pE^c>&Gv7p#5;rv5|+DF^DC(ySU|6jNNC)&=v z%B_8_)b?4j(zj2voe8tg@tqvcsr_Zq6tj=EGa1<5ZM?zTN88z_T(>W5PgFn4kB?|O z`;BY+TWdVqw?DL<1J1s*zjY~Y{?T?08kg-0+Y_;WBbT^M((X@7|nzfA3;?HpCE+ZVPKOc^)EeEHCJjyd~mU)UB2pT#2r zOplgbM(Ll{K87c7v|X8j{So8$JNu&T%2ICiM}0BA%&K(tC)%#;!2hV~Z{QaH>R+^7 zIf4JN2^?)#Zd%X!OnM9a3Ms#6yYkX{e0gs6(RR&rdg&iFKFBTZ7pop^7j}I4@uhmW z>Ctu-r1khx&MoXsFEJDb`k5(idbC|dfj(b(F}IjEJ=(6~KwpsJrbpXVVtS6> zqj-bsU!v_Q4fIyO#b0*qU$k9i%C&x^KB%AK*}i_zc9olbj^E^1Pwn66`j=?CDg*o0 zzKXB%_R)4#DYyQWRQ>fQefvP$Rc&1RSD*3cT>lbnSB z^Yw?eYh~cSLG^NrdGn99YgORCaRNu%)f(tqQoKUThqh~VpttsywvV=JjnmV==nG64 z*K!N_#i~c!wKmYVrntq2wric^a(r*&D+d>LeS~Pc);s$NJ}*=~w`jNhL(z6^2<)#( zakG!MYh$1{`)NJeu1$e{{RBPQuFZ}w5hhbcQFC;z*+<*8MY+`v^+EjfmG@G8w(JVf+ zU1NcL8~?64;q9YMMuC0oVgITDZy#+k)7dBg)D=_4l}n;nh18E|lUafNQRDvnqiB=a z%Jup~#uCwA(Hfnl@rgE>2>jQW{#NfFZL%@&k3aG6`=@A=P0l{;kM_ot zaoJ_Q{h>`Z8`t_TQhq6ExBi7T+2Zt4|F-{d>8xm)akR;m%C&#dpTz#VAM*VRZE}^< z)4%9X%0J@!7usa2^Zy|GPiFt!=eYed(I!_rJ^NSePpN*I+rJWRa*c91{~_lxg!2dm zJO3ftV; z)-;n(AwPQVc&1DF>Nl3$&c96tN%%L(kCkuc%*f9FC%0jDhjH1zW`CL~gGW5r`4iD5 zcPiKOC*;y|%Rky=n{hdR!ub;AyWRN{(I$5}J@rq0D{u4lk2bkmx$a-HFQ)u4w|_0# zPz*H`}#xMO%I)~b`fuKe z$c~Rh+nw#~%kj}F)ypF`OpmrZCv6{lOc`m8wmUa%AA8FE_4T6d&QosnM}1L$dBv{& zMB6>n`Iq*!NA>cEjKz{a(RTCh%SWtYU%17Gw!6UTiJ!76=Mfdg#YSPEpE-e}?Jf%R z`6*tZ{?T?92l|2(H~VP2OPrqgiI+(q;jmcsXuC@TeNl>=9&LA7pf6S~k7zJG+V1i| zUy|acN84R#dO82V`39zp3)p^CsDHHGRe`?D_yX7dMcZAiTD~-S6?W65ps9gIO{YmvZefvY(U1wbT*O2kAx&9^E?s{im z`qyxZTlvs-HyD@xMSoKJwXT1Ow!6{krGJeYuXg=QwB1e0t$&RfKhO0q(RMdGJ>w&} zQ2TJpKiY2cPW#mUMSB;XyWW=%ZTCuNU)pD(aUMZodbHiE0{cx9INI*kz<#sx^SE8| zB&}bx-K&*b{ZU`k-+90F^@p~5jq@+xR=?CI^?S}HU%zO(cbQ(!Uv!!ObDoIo z{Do+{cRTyCe`@XLoG(Up{25K(yU^1J1JWhrNHa-Q-QjXO90k-qZNG zzR1dlwmTWU+wIRwkJEVk3F%!!r2#XPmZ%s?l~S)`{l0xh_)v;Z6ABexjswlU$i}W zY5QVN>=$_ZXnSTl`y5|WSEA4U*C;tKRny(e@N8*ZwDECH^?)KeYXcwx`7DX}`2r z)mOXrE83pYK+pQ3zt!u}_LMn2?U(i{`q-PU{ff4y-1tS6|;;t|DCswwx`zF?JX}?GJ6w!oa?@&)7ZQKH8o-<5E7#qw(G3%ZIk7KJbq}@qexNkG7}5`KSHU-bFuc z)cZ%<(-`=#HU5hCkG7{N@NeyVT9@~awx>Dpk3alR^V?U^_Ov+v2|j0={f)kVpzT>1 z_-`=&74IKy&#J(Gqw&vp|7d$!1ONCF|Ed0owr91oPy3_2F=b>e@$C<7&l=-e|CP$8 zelBwT3vJI@rJ^hRRr2L zMRJw#1#bUNv^^W0p8YfS$5el}+dmU+&nD%1{(^H6%CB?hFGSn3+3DFo?5<038$ZzY zY%#r@zu;WQcs<<!ew%8_&`9Y)jiG7SC;bL))`mx%EHlgZjy=^X(ID&yIkzEPSr# zq8)bjIe)>q4zZtkO?dv|`6zZY2Rm)T($gt_ena>r@Lg#ppT_Z-8Egg${$TX&0XIt+TN@{ zuh*YPZ|-z@(e`FL{iVc`RQ;R$?NakE+TNVBp7q85n-6(C+TL8J=QFvM>CKNulTDAd zH!sj)MB7{7^fLbF_z?Z+8*cm& zZ7+7IKkJ{{rT;~L^4l-b_7bkMY~6Nd^-L2V6nzH_Pglp z^!Z2bX?65Y?3AYB*AJ=wDZCP1b_TBhyBg1>e^9PiFWTc9qRDdn%<-~JuWfPTYi~Kc zO1Yk2WUTYt>PP%m8<+EooKIA~%$;8pZEua!Gd?pOD}T_}FWTN(^DpB^&u-)Ik8J!9 zZSO+mdVI~Xly2MDJBnXkqkQxyZu}Q*Z-a8JU#Uy# zXLO;jAGE!V&Oi47puNa6IzKwg%8$0UDe!Ok8?Ex~2W@Y&avdKjkLsuU@}cc*G5tk1 z5ns9TlP^Z+Ow#z#_O5jP6MWYFkBCPc*ze<_?Ohf4*X_S@D?i%a)k4!iMBw7u&C zJ?o=C(dF}xws(WmXY)D7^xU%F{G;vN80cAF^y|GIZSN+hFXVHc>DfM*9&PXDK+pQ3 zpYQc(d$%~flz+AAkI(nzN87tK(6c`J<9B#H+TLwWFXh+$hv@h@-ap#j?Zz*vr2Sj| zN8WJbzi4}R1op9q{gGF_eYCwhoqfsAdW~;{^Y>Ohw7qR<``D9dei)CL{rdN3cdQu$Z>_=mQ4M7i#tvahN9 zaX&tx?HzS`_D>nBJ+DyvXnV&@FZ-wL%X)79(e_1Y`@}MyqwUKK?2n|l)~{&$vYh?T z@NVPtALRZh;$O6V?gl9#{bv#f6?|88JGQ6_VrZ%pRWCjwy#*Z?!VGjrTzZ?2d@2zwyz{@AA73b z6iwCo6>VRs<8pjjZ=C9Oe=UBreRWQMi1=2k{uRP9J=(tdKwqo+m$^NL>CyHzI6d`CzGZruzsZ^&ZC_)c zuQUB-uSeV0`=0M+I`WmlC+t=dstnf}68)AsL;W>|jF_N{mR2UGmmAKm?hMBBF^ z@Ne~d?1=Y|wr^wLAAk5iM)|FLX!|xf|3mEGwyBR}|L5BW+P=+!p7lllF0V)1w89u%+H+W)>+TZ$+(xAF2VbDG4FBr&!h~m@8RZGe;IJf-nZA?KeGY87ta51 zQu;mcgz534`uqMP;Ctao)8j|=_i?Y9ls*CPbNAnDjHZ6JiJQ-a{*&;2cmGWWz0dM| z*83g`^nLIF=O14Z|Ghs9ct4zL1LXdn#Hs%8-5Brzz8^CG#Hs%8{hNRf!iUX2ajO4& zxerMye%fT;i1Uvx@qf?3fDgk*oqv2u{_fcw@DcbJ_pg6X6u)kbTFrRh-&2D!N&SpQ zvF9WBMN#}(YhM}j{v+UH@J!Xqx-wJp$_aQTJln-jtP+0(H+j-E z@sBq4e2$BsSS9|7-v&Gz&dCtD|EjDj`Z<#Vp2PQfrpJ%!%Z~;;7tXya<$mJSljgtt zxq#=v^IiUjEdS*{4){!Xf%A_q@qa7#p-jauWhiw1@g?!!`iX!Sz>Ca3ajO4YKN9dl zc(M5>PObl2xws)^zX)F9{NqdfU(UrNDP9bB_x~kM^?&)~fS16_oSt<>pF0rnQh2$G zpLHev-2V%B8NAZPUuf~?J{|CKc$JI4$l}ladcZ5;)y_Y@#Q!;M0k4ABIRE$(|L1%! z;MMS2=fB+ipY!E_*T5G#|CQ$doG|~j@H*!oU*dm8FutITJzwwq<4gR{xF@h*2j~93 z(te0j>yP_TrSo6U_l?d!`wlXG%$OPQ26&V6k1z2*E$F{!W6w7`|M(LB(}MnsHuijr z^IvcNr#%(eZ-%dQ{@HgB|I_|4;4Sb~&Og4y|KuY9UkPt@{_!RLC+`jTD)?&WzuEjx zmizU~ByGQyd5!bmV*V$~{gXXk4PWd0<4gRX#eHN`d<}e^^N%m_f7T5FUkhLF{I{C_ zv+@GI4!*(pUv2)m)py$ddiX{gzZk1@`qR8%eA)ot4@sogWfp2sE@g@FW8wvPU_;%+XU*i8Y z{v4mOzYV^_`QL2*U;9PCx5IZj|NM85_7T1I{ebU)w>kg#68|UvC*V8byPSV~iT{(| z4R{-TxAVW<{Ga^$fbW9uasIjJSNxxRJm9yb9y~`I+n?q9 z<4gP>;$GY-o(a!({zt9+hrS)~EO?IdKW61W^re7j!*k8Q_!9pEw*))~o@f4vQ~eLT zJK(wSndYB3W&Dl?vI3q5&o}?Xsri3#IN&qk1FLwTI`yU;+Jm5v}66YUZ;=eE0KSCSZU+VnhOZ@i*`=@AQ`^%jF zLMuPVLuvn|@N(zhw%-xQdud(C+A+h6DWSDF8x2ip&{ zvHkVVf3^Ald9eLJ8{6OD{Nqdf|18XZJ-pHR$Cvp3S(yI@c$4$L(ER@_%zq=i+4-+C z|33@!-vn=Q{_!RLf6T>ssrJ(hU+MhgOZ@-%*8y*VuX6qy&Hs;s<0rJS{jJV_lllMg zKLz?#@YT*gzQq5QSioE1Yn*?4iU05YA>gawYn}g<=Kp)ifUkkCbN*ME|L+C+hiGH_ z*E|3C68|fL{Xev^{TrNre2M=R!S)4hY`@?BZ_unok2a^rceJtno80*C4t}{gd+PWI zZEXK$=O16FUt@3R`~WP zHqvCV%j<(*jLz1jeAUMG^ZdV;9tn63&%2RHINJR?UHrr<@qaAXKSUeb-{#^cR*C;( zp9}o&gzs|kZ?X6nh3%sazT3sW)#6|DSAl*Pe2?>wFY*78e+l?*_+IB9U*i8GYXZIp zo^bx#%zs@te(r@QoqyT>H%C!jIDRJJea=6=#Q*(a`IGQ|=O16<|NgN2eeeP2f3Nw! zKiGdj8{0qV{LA(o|Mv&mSG2MHL(V_G#Q(kD3CcGJA9nunCI0UXw|_(M5$C_({NMX% zpdW^hI{yRa|K9rpJ^~+e{_!RLs~ZA78pRGo&Og4yfA!q~AA@H)|HJ0Lnwuy1_JuZf zAj|n5G5^&U2Rsv=?fm0Q{NEI8U(v=6%^Z! zQ{y|@*nxT*{~7Cby1XUeb?^okKe0;ump&W#uZK6f_=#2Gzx3Y&-T-fM@z+@VmvZsG zI+C{2$lUDWueJCuT@~;qc#HFoFY*75pns!{9a!o7<4gR%qdd^Jz*jl{Zu|d^D+9g~ z-s=3j?f*N@4)`iK=hQjBtLJi`Ssz7{g8c`yvE#K-)~#8VJ9(YdoO=FF{3?EPIk1*_ zo!&p(t&~xE-2FayV2v{2^828!&-H7i{`@@J_*LC1i_d6t@+hP9h3MR~WczlU`Z>PJ zzDF;yaQ;2x?&Eg;J$@C>azC()^yiu>`T-#Nf zjL-PIzVniC_1C?=4SmAC*Zj6>e&#*m^IMP2-8#$jSKO3wWuvd(UD&@@zmCuNRGNP} zdZ(4I5A9z4UZ3AG%rVm1!i;$ZUcU$bBc>Do2Z)FIsp9`XmcI-5E~&HX5A2e4GYW3> zdX81E%2s`RMrt1^qhPN0KZdqnx#{<)|EhoWdg42gt6YD-CRX*o-1#pgz5|0gn_hF3 z@$Sg$2cmf4FP#5HW{3FReXjF=VkX+*z<;0lzryQ>@Lv-6?^pkK{oeck82VA2&HsR` zoAHj{dOhco3KyzAKI21XM|gj9vF86oSrqHHuT4Ls{_pxXuO~kzoId+zp6~REtekPz z-x-fzNq_0j(%JM{R~b{QoxVRaieLF<9ml_mHRG;poc}A1@?Dh#9FJJ5Rxy0PB-^FKC>$|+Xe7ozPCsw1)*Y8cA zt^V&E@_Op$#3tod|HGR9JKgV>@hdi=FVxxe)>e|g@cIJ$e@*rA8Rce&*JL7^Y31L7 zwphP6{Y>+p@AXCa->Ka0&$dZEXWTj2xY&+g@ejt+&qs(lM}7O+iGGi9>Hp>{qvE?> ze=B-xU-21*x}Lo3p62zm@BT{t-r_6L_$of(<15F$wmBOg`%7irjEWCC`(8l^31N$7~ z6aO9m?CrBnK52P1`x;Be9jl%F0`?UOzU%BC(|39K$&To9vrpSP8Royi?7RLIFSrf= zE1B76pnl^8|DiU1bjtf@`wx>@${)v{Oh5AD1KN0jtN-cjV7uu@{cij}N&fp+>$jG_ zX7xYksJGurd{%z#AH*u-;~aN?mH1`z(XVB;?SHJlMQv?${WsRXMwxK4zf$=RQt`9> zzwG_`U3_{{-{ocNInhOupZKM}K)-=`i*4U8r9R%QiZ<@E@iErF9=0*Xby@h+o{Luc zu<6y7@UM9;+Re(X{?=#=8$avIZ(7k?{A-QR_k1%ky8VOc`V1N44N;!e?>202)9+M& za--(A-1YBR|5oz5Te;FY;9=Frr$43d^77^8=u)#!|2{cl zT*sd_`J6HPlNMk6f+F;V#;1Qr-{s{?=SJ@`{YVrW%`~oh%|*uSt6lj<>7N(m8K1sU z-{s|Rr@H*2jrI50_p<*$t|fnEr+ob;v7fKp>UXbv&L|u3_8Gs={d?on*Xg^w{LLYY zFMe(=HV2t0BldNf_VYOZ|I+JA`YC_^P>RQ7S-8Ldi)x3JYyUmh_Te7?ystmgihZr0 z(E^R(@%ua<#%GRx7oWab-{s};rO`VifAJi~=l(ISJIS*6WEuZUTYP+@uqef2{VWUj z|1VK3IYe*y8B!lhE1Z9)6>jZk*m$1jZ2xo0^t<@<&+5CpEWO&-&nj$N{8qjuZGX2s z!{1!__={n2d4jvs}zv#w_}a()uZ)7cRETjm!3fcx0-0*_Yq6qPP6y8sFu)XlwMl z`1Eu2U0y0W-TvJu{r6zCes6l)zq$ESUSCBS%%2s!e{#zHjX!qV zN3^knmN&CsrS*5S-+w+>i+wk~$oOHgWZWG0_G|dAQSHXFUrX8N{)~3~g*JAuA&8%2 zbhhs|^>}?f_RF1K>}xC;H~o+2b$sXcPqJT5*)RH$+rPqh>|itVD(j!;(4OgkSKjQ} zH`>_2mJ}CT%Ki0cs$HpE$B(l$f6~e~^7?J?9f6+pi9hz3*KddKR36X%MoK^JKcgw;e+RrR z(6c`JY5qBMXk!O=IsNBT`mC3tEYr8acL#dbN1x@N4}mszaF5e3PwUT*rkZ{?d~cv< zebHz8`1imQPQNszpZWo>mp+#a^sJA5>YZMnfcH85;*@?0|4%pnNqB#tXMOZjKI8R$ z@Byd)NJ>BX8K1v?_+X%Cee{!edi?-=NauKVSz1q1n4;tFAlF!~cJ^;h@#(*j`pt=A zt0h0Lf3UVlP!9i(WQ@+W_AbBgWX<70Hn(1XRess*{Q0#N4=kvfcW3SV2Nrzrjyri; zC;Ef3{dm*amE~dP(bRI*t@lN-7p7Fy&ilaoi*)@_?A=%MzysnC`?qoPe~zqR zUplS4VebX5TYX{1+`mvJ_QzPxoKrhjz7YLCG5>3I?cDiqQJbD;r@e4NrLL~_GFi?J z^gJl!)?M@Ny6f!>h=0!iyl}}}O^@ocS^l9?j1S z{IB(eOFvNQ@{5+`nPyJy@t>R*uDCmGe=Qq4}92a}DnEn3}Wx0U4IEe42Xv*#W*`mUWnM(ry zD_Jgke`U2~_<;xRte$gMx+27XDRcQ5cp1Dh#pk`BqDx`bi0I3SfAeX1R@o-_)-!O9 zH=aDb{i#oKqvEpPIQ_Wfups&6LiMulGw=@hOK0E*;eR*-=SGHQe>wwyEy|ib?eu&$ z4^qDM-HyLC|5>xSZuo`f)9Pa{G{IZWz?`$GRXU%4R=7mkC<*^qw!cX76(PIAz zr+=IFIhzL!&Hk4&@RzW^E#?2M{c~#+f5+HqdDd;2{5K#w#V3{@hW(wV<*^rbz}wEi zcfxl${?_uLh3`HC-$i_-wR7&NshIzOyv>`NwnG2CjpLQuDg%CFu!8V%=9+-dn!x!X z=eD|l-!Puv&VlUhO?TW~^T7K*c+VYk=ck?X3H!G<5`X`^1s2?mcTV837y94>p3izK z?}rb1e#2Y&06sR(tJSiPGw%FvKtCMBKfe627lz;?0Uuv}wD8e@k1s!3_*lS$^iY1Z z#Fq$oZR#Yw!NQzoN?f z5&c+{Rh}8zAJ5Ba|K-^e_ycx8F7;c^j%0c6MD8}j!gHBto<6?vnec)@f9L$Ue-Xr2 zUH~sT1LsDBfpI>HeVGeAzpr%M3d-QcDSm_BmDTlx(?8~vp20u;V@@UI zyYGV)cT+;&byE5&xNKWIcU>pNX&-YI2Hdw@SwZ|SWUfDh|9W`i894PfrwRMD3+7hd z71XV_-vneRHtrp4yYpF3yrfafk>RArqAB|Sx)-<8ezxlOa{ff77}p?79&_h6 zUS#`?4VmH>+j#={JY`0dsmHf3vi-(}O!13!_D5l2L%7wWtdzYi;uhBV zd_Tr4HiY~00Ps#1|3Cy28}MKKSIYkM4EOx_flQd#p!}Cv9%ZHJ1<{3Se;_N0sSWhM z%S-F;aOEG!hKmj1>ApApK^NaZ4jdc8pRx1wYJaWQ=fbfeeAoY_?f=rX|A9O>HdJr@ zKvtTO>GC%)6OIkxzimnBXIy9bn=*GP92?5h?RUl!cYlR}0(jA^rjnH_A81_E^uQ-S z+3?VHjm{4FJxu-v@>6!@gDl_v-6&Vv|3DGTC29TRk1bl!;til@-Pk}Ob3w|6EZ_cK z_xtid39Ky82Xd)j)fV&aP6??0;^?;Dc>iUv%Cx@avBloIZr=t(TgqG#_%DraYjD>` z3{=9Z1O3uR#_L5}&YV8CCCjtNyuKP%o7O+}$>v9vdJ7W2Xsehj1OHXg>~+5UwXnKC zzhY530MU!KhB>|MljYe3zWjBthCtt(@^0l9?Ly|-!2iOi?595d23S*|f8=A2KNiL> z+Ir@?Kwlq~eZa@x1ZxTPRN&%8D;mUx#4p-L=7vDu7~R_K&c6?|z*Yr%6}ojrFWP42 zra<2u-TH_d-v(B}S_A!}3FQ~UHP`M zygkq_4k}Rmi*^h1=0LwCDlPQ-?XaC`{ql+V5$!f++eZ*1vV8N;eEd6E-WBMZ`JvF4 zK>Uk#2lMv8|BmS9zwqsM7i>>jzijymueS1wwvBmbpl^$AI_%@$14{(@Ma$9&5dWgx z&Acnn?~ZQztdBnd>r3k&d1S))CEC5rdjkF5=%!rnzYjK$);F~@qz#CF(I%M_fj$|% z=lkCO0Bk7GH@BomK+%h~pSds4_ebxU?ejMT8wvCi>tD2k%maabFyi@%uKkR_#?tzw z6ShC99cG=OKtCLnEcNk^MX{HnK)<3P-GC*2(T*~Y1p3kF#y7nl_EHvnEXAdN-S}14 zzl6P%leXVDp?ohz@JxvzHOcag*Shk(lmp8R^ot&AOf@j#Q*AcyS%E$~n)OQ;-%G+~ zGUudt6rCTaWz6X#J6XQ| z=RW^cu$n->DBZnOFWO4xav#1fU%$}DU&Hdkw0`l5Po;(@)r+>8xhl|CN7udL{V#;o zhx!TrMO({U6Xpt)O*TWhD{qpqisQyJ;$GkAm*G1R8!}}N3#9W`^@r$2|uKlLF zzDik3V1LoFRP$E*4QLyg8&Y~%zVH`nc}vQ~I{ z`yO$1e$m3{0&9Q5R;TSZJos2cY6mMHwvu_3zWV@W`I;lX{Rmsb-0Cs!=SA22r5_(w z!`3pd4tQ>K&H29lui^Lo|5O|470!#U-s<#&N!WV(|G@!bmH!{yF_`{;!b|Jm8=@(5 zxwqDDwnec&F^-krp8kIv+Sp4Q;pzI1ZvU(3LUktP+rYdDJ~!?D_VXe;k`ca3`s<*ENah&J}pR=D;5sTve8V+zmu6`_sZwe`di<} z2rHBDHs;;%XVd(a7Xtsg;CtXdjbi(#JDG0zbijAR_rkXsQ+{s1_rMeIe@*lEelIBh zUU-tjp56;crDq91d8Ss8M z&*rEMPHx`(Pl5db_z?WzwEpI6g8UD{hv9bJm9BKtF9Z8S@DX@zT7T2R!2U3thow}` zOY`>(2l^5C82q+?e?HKUMzKSj&#AmI;1>q*jlnbFg=t>$RN6k;*rBXwO2t^fE7SJT z#tvn}|B&W4b_YBQo20zBAxek@Z&LG8bb1O65~lu$?G= zKJZ@vFGBzCX+0;xFG$%hgcrlV9dIsQP4Oal3H%?^{Q8Z7{bG12d{w|p0{bQKGWeru ze%=2D`cil~{K0@P3iM_0O8AG<{Mr+Nz8qc!|3JW3MDNrk$xS75HM}z5vA}*6yapaz z`B3!jfLFt7$?s=WKc&7uii&Os@?QgAi2mxd{cC<1xQ*CT7v)CL z#bNttgg0aVHPe5wA&T-&vIUh%^4G-N0)N@~^4;*qqiHGL3||R9XuP?I&HK`Tx4>7y zf1zAoa>vr!PqeW^t?=zp>=#t{dL$LfUmVMt7dmETH2K?JB ze>Yg($nvIOnYKN-EN^4p9<2WpmVXv3Q_qKX1j|2T*|!bR?_l<0oh+fW_Em(e* z>w~m+~H-!W^@3wEROXXQr27vBQ4f zRo2gB&I&l!{~bOzSk7WOJ6JxKW!qY6eqgb~IRWSTzrz;?%i_aEhv?L>``*79i=FiS zpZpzWezlJOnDRe?Jnp~z+NiEP_j6p1EcrPu>&!GR_pj$(nKI4&g8TjCaA6c1Y}4+}SA5>$_t|YAwEH(Z%}v z&f!Y9*zoqbwpQ$?coj@+z(2Qz_v&cs->+6~@m2Gk*zo%L@%rOZcClf4iO=gLzO31Q z&-_{Wn)>;UzRSxa-;d6={4S(!u)(a?mmhB8|3>-Iw5Q$gLx=0IO__wt{cjI9tBq+r z?*6cc>-o-XWVS|pZsA@l!_l;XXp)t`f$y+^-s)$i#vf~lE>M14>JJ;j|1!zvRm8s` z5-#P>n*FktL7c|({5Z`mVrIGPw}~evHkdX3VcH7u$G_s^Cmt!2aEX7|woUP$`1n`C z&4$L`o~iN2clr2N!Lfl}<3F-lQB?S4-uDvwkn(q?_*y=#jxzt52SOcAL{k?vPT=eKeoYj8s-JiI z%}3uqfv@NLwNdn_j5FKdTskA2hb8k*t`Dz^qNZzj-wwZS0^i8@>!ax7H}bv%&VJ%J z{U*NO5S{gF#__{Dqp25`OyHaOp8E&=ntD0h1}~k!x9~mp5Bjx?L%ZN*6ZlrX-%R^{Li1jxAFZJSAKq@d`tPa!?(Kf_rWKYe+PV4Hmif74klK!sU0=1JPN#e?|GTDBnUYUpoF__#pg8@N9VP1U>>E zg450hbKo@-_$YkX+SjvJ<6qiW=zk18V&xxX|6AKvz$sJg@Tir4ummpcE99AQ>O}h2 zU@2VMSID#Yo{E$HHCO6RZ^7&5YJT@q$yw~Zs<2n6)a3eQ)M z!_EN+-pyZnw%wHWYL@>zEwb0z+{5BVVD_sg`C&_8t=8>CH1{XcWkgtBqePokH& zX%|xe&;0SN{3Q85S)kv?FRC=o>u(-DLcQQ=Gl0kuOG0_zC`R~mM+D4zLB4PQyArBoa&z;`R9Lg zXYuAQFY~KJk;XqP`JcOTY0JE2OIz+)-VoM+#J`4_`xE^$;}?gCQ$NNyE;|ouMYyz^ z)z*HG)e=ALcO2iOHgx$^A_!&=700J_~n{I z>9^81SR>c77@xQ-`8knf-mN@-QK7BJ>wnZn z7yNnkbJUmbzC}x0?p(fN!KaojZd|ckENS~ZQn7r+lIs_&SbY6sEsxx2KV&U!xlTip z^7rX^C0RY|iQmYZPE)vTfnL8j*v~pi{VwZ?UPq&7$`@%rTEC-eLqOION79`8rzq!G zE;cx%-|POnl=t|;XdD0Uob;A_Fuo1GpX)tsJhc8lKz`VNV~St&Zhe=RZKcu0EhI!-qFwY2<)e12+{H#L!;IZcaJJThnQCzdR0(fG&k*{_PMC*1hQ(v)XtU&1L; zY;e^0SElN_yi9q~T_1WR8$RZ^jViLh!%-}MCpHrQdgbwp()_94NAF;KpEmd1LDPLp zKEyvcacRx^%4KRt?a%b_$vWBkeb!fQNb_45eA6@wN{$HzI z`pA;ykGHU@wI829P29Zse^JF1DosmPh$-=1pfSo))>m$qH=U;58=YKGoen?o@wtRx~+^&SKx|2>U&6 znWX$HVP!^Uu;3+?s(t>ciy>RE}Qc7B=Ilgm^jP6lJXyE#ow;zqTjje zi;vXtofAErR$i2J=MRpseZ_`OGo-G_ANwp9osuSw{S(!E*Qi+gH@TAXKRNO?<$p^) zB))oV6q!EnnEB!L$v$bHe@_2C;`39vWYOZ5rJrDgPo+uhOZ~I|Ak)J#JlJ$`Ry1AD zj~rPAm&VQ{^c0pA>5GATMs&#xTW#&>4J&d=;s z{Uz`9dMUHm5dELXKl}J!9*ZuyEy}FW{Js8IDuK4lHsFy(R^!BfA`|US%b)ab@+s4k z^gnIiM|SYtF5{YC@+tY1`?pN2A6*W%_d34qWPQtfJnwn6qxPq2|Nb-bpX&cU|0x?b zek6!ba^&-ywEX;?&rcF2Ir91C7+&(b&gZueCN{jj-}Jk^z8@ww;GgBcxJUQE*GHH9 z#yy|w$QVp)I6XtBod4wFdOJUOTzn5%{O zpZvXxLvn4ON2UEp4t)7JM>@i{d&5;Osp@BKacfoe2nM)&I06h>*xQU^H2MJyZjduU$)tOxISgS@K^5o zs-q=v$x)G=pFg@;$KOJpZ>Ig1`qD8OuH(m1j-jZZtNzL7w+wDJbo@EWF$(p2)wiOv zF4OWYgo_RIn?A4pr~duk=&JvUCaeA9EwC#6UhW^1bz2Vk9g4PA`S$(BW2sWT-S}{{ z9DTLvCI8fw=Kp%vzOfxU?s(qrRQb2Q>kRq5C>+1T_AR@1DHD9i$6p<@C$4NfP{|{d9?YkLn+h^TB(R?n9e(=AiYu`bA zX@02RN%h$sH8~?2Gjrj6SOuj20`8+CR@bSz32l2C;X7LZh zqzpd)EOUHvT_O2DH9WPFp^Wo878mCaW5;q>ca*mL56=Dw%i_cIS+~YbztPp-(J`3# zaQWd7L&hhrua^Aq{VUka#NOZ1p7i`#aFU4nVg1-q@!{e>mZkAu{}C5I%Q5xg?dO~Q zuXy{T8go4FZ=C(H>g9_+?(!`5X^-l|>p>WKJ}wMeEVgY{(b##X}_9}Of7@_ z_G$5trRzbmkq&6f!{5~&}$ham>$lF^k-q-wSQVV>2j%*&mz(VRuiV+rzQlV6^GAu7I@S2E zX1SbYt|zqPr-}X-ENL?DR=#T1FN>mg*}0+Ew2>%!=agu=?(s={wan~ayz5;m%KG+S z!nr4taJB!6+F$Va#}+JEynI>1J&PXmt;_5$L|^UBFR!xm%X09QvR|)0?EG@8onQ7` z%kxoqBjtI(m9L!TI+kTeLgH&+UTD9c9An!r=YPFkIXOF4@6P|Ov-7{6t9|wzsPlN< z{bHZ(&52Y|9#eg@`Z((wc75Yi{?8I!GA+tZ#lI5X6rJ@AEA>?QpNr>ezY%^l_Bl3H z`zJMDmL`dR6>~HCk7|CW@_(0hibA@|V&}``X65f%pr@#cz8OqF>Lv#^ra5<=5*q{*7?X zFKGN6d&}<&mvC^X?MLjdW!{YaOP&3(`ZFl8!dgWW-Y!{n2 z2X}0Ti$Ao#f$z6rpL)~$kEM2p&Hh&SCKvxs7k_AOED-{Im*y7)r<9{5fdU!TP% z2fsePp_y#Icpgd~5o!5fOAkZZK3-kW!U_5hG%s1PsAcK$Wfr)5mHh8zZgcUo?U(qy zeT_c}-{ayRwD>(Y`wV&2OCM@%S+M96OP4+L7W;kbLw`RzHf-hddbK|QPg?ng*!Pt7 zBL}xyKK=dC#+^G?$l15IiGL7%pT$2^=;C*JwJ&XuF=~J2q(bGgRW@_xj-c@UgLRCD#QVABM2O_W!~|u6}~?NAvf`)cMr~ z^XJ?%-iY|m!oS4Hxb3HR{m{m5wLi)_ocF!3-`kh2>yD{KpUsT$ifyWnt;nWZ6k2{I zKSR09S@0h_&iLlJ*eCXwwlU5fSo^a2cuZCoeI7G5uXw`rf1)pYy>jyrJ>0H*%C~CZ zC2sp7_H!uPF5*vk`}Zte_IS&Zl>Gwpaim!F`jS6~{};uMY*PD$@O;;PYOMXp!MASF z#di@i`~Px%$xyAek8zw>XgAhA>a2ZuuH|oqml5C3Tzqd-Eq{E4MrY+Og%`Q@QE%ovYgcu92D#&b0Esh_TjqN~0m@gFTx`^9jcH*_Imfadqa2Oe*!dAvmibL(HW%&$v} zRxE7^_b$wT75Y-_TY9E`x-xBF{nxK` z-$_~ee>W%WyA_;oG~ zm-gX*{rIp(>1!)yl+BurLCGchS&wUmK2LqZ!<5yCUhMH3xaW}XI;Y=NJh$*H{cYjD zC!PP4*){Ye-6i}t;?`REctzSb@=qpLH2;LYNBXMEic2E~LcbZe-tupc)Ia23L@)BO z|9?0Av(qR8YVR#PxAJ_oldl*5#2TIO--6p{`M;;$^564U{cHo@Y~^cDqvgNH)AC1$ ztvzf&`0vy>27Cqkm9%7XO}u3Yy6LV zGA1L91HSSB$A4E3{@sMhgn#+0+12AG#I$lJ>685JQkRbLM1H1Uxr~v&K-f0tE%9gK z20Q-aFplH}F1%j})FlzS7kYByl@X%>HHn`_sV$O6eC!9owYd4DZ*E!Hbb_UE5xg8%r7jK92f^p#>Y*>CcJCQNaG{;2 zt|w~peGu%Ux{0gkguLHwh8_-X3eZE@4-U&3-5*MdVo9%zKt@(`)xA+vS+8w zzsTgVufJYtBuo?huPiH$+9l5k`p!+@i`04F_+R9`6Zb%|KR+DVd0w25zlrB%@Si%X zdPcEpw>$@tPk1j;=Y8XU!I$AyLSIumtGcXiR#lmu6|R8<7uu!jVmf~(@;!ii%*i9q zi*d{KxN+_Oyt0z#)$k|pD=Vgz*Vfe( O>E#fb{SE%z`<9~^NHEu2RQa@T6<62B` zp)=nLUp2e7uDWbSG2KzS1Q*_G)Op|dU+{If zjWK=gl~u8s3NExQ>S8*7C-SlH@|B-C4|#6Jtxx3dMxMn!oqScZDm}H?pYYzGF823# z68|RLR;Rz7Mk2V-wyN_~@xRFPGwgaubbdXu;kVh@qtI^+QdwV)p>vT{E>u)hvP1=xNt`U8J8rnbZ;5Ki|`A{X1Da ziPG1p{o|ROFq~fZ_vGKzi@WtNcME-KHHKSLRz0VzG{GiKKE@3_FHN7)^T~lXpx=|( zlbUDjW6uy=;{Cl>HuF6Ab_<+`ZBW1NVUB6&ir(}I`BFohdgIEUH!b#@=P-$HFm8l< z7X6AJ@eEzm2fg4UalAV=baEfK(4L3$-6DA&fn$uIm(Yu&e=u}#AM}Fd;|hY*sW0_` z3qRWbJw9%E9)%lgVUy`Ub$cK57I(O(2>#FafeXLMxGNkc&tq|g?pf#yaP$vO{Z1eB zf*0W`!PoSG3%@IHzQZTag*e|%3VkWA3i_3O&w8Z)$g#`a_&w@10_8|Oe zzbV5yzq7~9AE)u()sz3UvRdVyUO((<=!gFjO@oe~_iVE9Q_MfA-%_W(yC3>xD&v5) zHnWrc!S#H9`hx*)-P-tR&r_qv4tR@?>~zwaI4?C)6e7xyFo z=3d;j{ok`)(=gyk>+xk@^(68?EH%5?XXh$xa3$ZsySq>N)X9fc#sN=Wta$cSkN2R* zK08-HZ+IG$gnm;e$9w1FFp~b=e3R#JApLi_^!$wXu()se7ni@28R+)9guV;66Z-oU z)%D%?u(%(kkMh~MlsI|J2?nZ{q=|5Ewq&aO>kpJxAi zbG^`sf8kGiNgA|%+}mLG>G@0ju@~3bsQhcntCHG*k6?=lLmvRw`x5%GxDmmCC#`)9 z53LS@3$BmtbMF{dzbkcgy|1?6MudZ+Yw3nn|z>`*ggojr3;9mg$2IWsDvj+>2 ze-ZQ()b#*)6#2_>W8wd>!r`G6J^0f;ch*Ppr^g`t8=x;z*Ej!KutH~_tDSwac_gyW zIDf@H)A%Rtb8lsD_A37Z_|u<|`TxCZ;ZOZ}LBIT`^v{1@Kl~+qw03HrGCxlJnZ{rH z->M(%GmU+^eJ<>Wzu4CTXP+{E{{Q;rkM$gb|Dt~Q(|%+31D^V#;@Rz_<$_1eKI8F; z%HNZHy8KJ};lBd@i{bC;uXgm9#y`&A+L~E&(h`uCzsvgJzZ(8a;cxpR!b61f{5Ahq zVS|-s|7Cn;Agu_CeO5ugQeE!|z_FQdFE-Eml3Y4}E}MHI``oYNt6Bz*)l)P`{F5es zbL=183IFvt>ICdlF1648_!mcnc9X`xr3WaF!ha)ft=gyfsC~x#qxL7<`<%c%E}`Fy zqwSLSw|}@T91{VE4s`l-5f{_|D$jJ2o9*V==(JPQ9^IL;4PbB5yKp?c0o+a~MB zuKkw!jX8jm=k-Is1$-NLX+QW@@a^DZ`@y$??*O;`Md^V=zU{a+@KidaPlE5j?c}?e zhx)uuJUm1_kd}Vx@4fBN|EeGQ-QZo|-|Yu)2k!>|T0eLf z@=XB$LZ5i%BQ4PHLcVsz!$b3X$Txxat1_YgY@hTYWMSu6@V@(B;Y)mf=D|+m{o_?Z zR_S8yQ^BdH1}Qy%6xy(p@o{crZ~kgue8^$MLyXZ*>5YqhK^t~5KF@t$-?*Ho!r4CJ z^!uRgW+&s`?e?Fy3y)Dcvf-nNwn!usDU^5KLQvje`$%*!vLF7)-#$Y5>;CJ5yENQ5 z`98bWuUdcD$mv-1M|*xh{Aqt(8tnU~JB45jQL_az|8S6)uDg07L8vh2*H1RL|n{cE-^k13@|BotO z_^kUrO8XLQI49;mbJomw0u%bq!O$;OmtgE}h5s@fX;AsU5(O!2ckdr`=Dl8iGAcdiYjKvAT$3-MI407UI%$7`&fg0CY8)~MJ!|BltA;0E?!NEQzKZ#u!%ky- z_f(duJh_(N0Q!~cBJb!%_^-twqssSD?$;|id1Y|E?*DCH1OM)be{t>X>Np1II}StB ztS(|3-3b5nIMM+B%%*MJw<;?9OGLi*b@1r&{HIn|#N4(0?C2&8bu_N`CG@R0(h$kN zGvaUZZ-jrl=U-cn^~Nzk-_ZsA26cV&-vUM&y!@P%CRZ%~W_axO{O6XH&Mb=~5dQ7Z zZ&KGc|LtI;LFDKBhVYQHj}BiyqqB}(o`3D^1b5TVZs@nF>zn^hFwy}3tdjo>!hKsc z*yVY_pnTiyG4?bt`h4&y&_)|}q_Nng9SwP>h8TvwXo@@Ls{Ht)JA(FpQ;o{T1{FU%%b^5QWuBeQuO+TBUFISgD>|XfK z$B_n=e?t_cI4>At^3Q|+MlXNj+mI4es21+vrC4H{wVG{4<+w<-S?b;+tvzwR|mt$9m&`Me)ou z_A37dXd2W-Y@-|D--II#D!1?;n^G~;2ax|n`yTFFnnc{a@Lz!pExLIi+B?8rty&Es z@~tDxa&^5K2z@iIDUp9WG+6O!pMR_2v9=cM)PkiJl4=?=;j35n^5OFS;8ND-x_s&^OyW34WeJ(p$a=jXt3h%`1~V(I+}a% zm+wSMe_8koZ_&}Z-t1MrO<<%!^RGDyQ~ck-U@JeZ@L1i0KO>=tKeFu;8{Zhw#y7-I zdm8Q|4Z@%ErE(^{L*Xg^bmt4~+XDYp$;}saRWm#Xk)Qn8w^^O{jsJ!J4jgHKzqa3p zMk!n}+_m5Pw!>p(8vl3~yYQF1-KH+)>+gjBE*xo4{Y&}pQn2&}Z$CTXv0_$Yb4Oj( zteSDgLHJ`E``XlbuJOO{@4}G=_-B5cw00O;dYf3%c1X9=efrJf{y?r4Nm@?NyQ5D zIR`r*pd*JcLzDcgW;2mKo6)oJUk0A3F6Qg+a`9*VzvD)}pD7ztcxLT3>=?{5pKMn7 zhVs1B@h41ibw%x!b(OQ`3J;M_cnhDt1|Wiu!Uax0QohD&vx6as1~NPcNHY<-?f#P2lO9x@U+{7qX;Ar}j-b-NQ@^WzOTnv>{LKI~ zq|h(M6{(AeqZ`5J<4A+bPx(5Osc2bAaGvq60-xvjM=Pg}gU}1_N_7$2=tl5)xP@`~ zuZwqgnSO;qvd0_wDXwO3A7uzfFxU1Kaxaen$!@a-%7kWuko}DXx zyZ871;8M4A%dz{zi$(J(yswu5ANIKp7<*8wa1WuIr!>h;FPa@D~^FT zfG<&eT%Y=10KO3!bgEm zi13Sh;UmEFBm9zHIOS>I$Otd!g$Lld5q@b;T*k)xGCe-7*ZKF1%foig*EjnaH?9}` z4)EO(-b;TvH__(tvAyXxLBB1+d(&?K-yGq+^sjS68za1z{@a_OUl-xM^sjScYa+at z{yQ_FUlrlK^xwXe`M;ol`_#F`r7WJ!VAIsx()4eXQ~o-sKibWH`}#h7*f~_@C>{Nb zn(2w!SIciF_R*Oe;}`ZQf1T7{okL@Md{10t7!l)XHK1VFXXi*M->go@GpEJ{oOOY) zGtclTec{O8evJCD9s6xJ`D$vab@OFSjjyMLzv$o6pTOh(Cu={f!KnNR+@%tF)~>?6 zyL;kJOOn1K@GU)XuOq=rafPI>wx*(I@}&Okq<-iu0%tw2R{+5)ank;X{(1%gm$li> za;LvO@XlJotg1jY)xDN?HU4?fR|(#0dD-k^K6tI+X^YR2Mv-p;Zl2)1me&nm2tHr% zUd#K2*9#B9NnrZ+0>x!-MCU?>r*CgCd;;mC-$VRt59uMH=qDdnAb9WX9U{N(O&R0q z{mO*PK=95bgvk@U_x2V|e-mLA3r_mdx7S$umI@ESC4D^tz<*CWc$34^w-*`xatSlD zlns4#HgxvJ<@CP-`eps&dv<^?KL)-H{yQ9AC!>Z$Jd*y^;M{)sYd?WPhkAb&>Z-{W+ zND*a}#9sxzv433OZD}m79-UV>DeuxtZ|~WE(s$dsXB$5L!ru6H-hbJxuf{2hi;^se zzmxpky+dE!>l=rjclhLr&e7pM+kaoWQ|t#GxYTJ^XgK-FTF4oHzVqlfWNr2ME^y%?^w&8Q-lN_3w>x)(2@k|B!mV4H7U`U?1OO?)*4; zhKF3q`R(kd-1(MWnc#;L^f^kOQ|#$^cI@q)U<;aaMKD;;$LtymZeu<@AFC@@=}*Y^ z^gMUvC{c2L@q}FW{hY3$;5H^R`VmI|OHa=;Jmu1Ny!DPF`hOn`viL`W4>ey+f1c8Z zU-0xiciEhqy%TOh!^eF5qrgWd=<}66Rqp9|?#feK-=VjVLF&E15Q~2dxXoFa{PUE4 zFiW)q#s0d+;_@ARJby5l4KhYQ0o*E1IseUH@BEC*|E>bZgFP50p6TJ>q*j;zU4`Hi z%zuc;QWRuAd^kAiw?VeWUxZ(Q;(7*x<8acSgDi``6udA&&mL3gPrlgGmn%;RkUH&; zj+#%zO%Ae+z7o7NLC+ZpLjMm>Uj=Ss*3@ZjG5sD-UkhHDpkJo+r#$TG(Pvkc;(Eq~ z<8aC&UVrn!YaM+(_X|}2!&CUz7hjzTa0{Jflk6rJ1wS7XQ-6_g(cynD#67(TJn6l1t-XtnrU{+{e#zm(?4o z)2tjz&=H*9X8K>EJjBoFHz@r(?(p+if4`AVYX?>e0DSj+r>tiLm!^!i&5)?)OO|L|q( zjq@MR_`chJ(M5j3LoPi7O7A$L>X*R@#(yLDdh=ELY1RBc^CX}DJi|jSJ)_D(24{}& z^qaspny=DtR{C?E_Vhe=wJNS>XgT_G_}s6>zXg0#f_|&gpL>R<=ecXMqrcWs2f?}L zx%RVb8~Bz4eVftm^7Pxmw>tW`eLZ)dYd^bofNyj3V>tVoGk(awQEYXz`VW3x+a3MC zTR474ZSeWC6MToGuP5$ujsLtHAO9}!HpT5sHw${+$=?2UgYPtau*oS87d-F2|JBtF zEZQ!4AP9exsUgn)e2_BvyTRMlPtVBHyC69K8$pig|1fx$ z;fel3{zJ}w_QSKQ+tJ7K%lY4Q_Pak5{IKF#?i;+}`p1L(7d?Fr`mjj#j6u5%@?Z1x zgTYN^>7RwKnl49=ck`3`bHQ_5{P7;c(bJs%UM7F{4|eh2#r?=2{L7YL?Faq-5Z*ai z)#m6Q(tr6Gce(3-NO*Y2rTg>tkAla%VC}~p{mUD99-+AIuiIZ>{8u~t;11@9^At~w zSgrr^GxhVXetdZ?{5Kj-{)YRpG2#C`M=#%=s?bEk}=Lw2i`YJVjPkq(l`-@n! zd&TGz=fD2pNhja_Qs@iS34PAwd=2}D|1f$z4;UU2#`L?$@Mk@L;-k*eOX`pPB42Ir z)FD@XI2%~Xlw2m?VwJDuM4`_OaxQxX-0i#QbzVgtVV8o>Q+jFN^nA=C)(&NqJfCtkmc2qSu_cj-49d-*#~z8%5`HZu;F|`n}E3llE|bQ%o<<=x_Q?uRpP$r7^yrXTg8& z@h0%)ikp0z7a7y_`-@Vx{}>FKV)d84@4LT>I{0Ser}`oP{$goL4SCl22N}~J(ewL< z|2V^cK*Us^mI1bY;#N(Z{^xQ?Rn&|~+E=6hJd-bRe)qn6z5YeNtJJA}c4TT;wme{e z&?8&;mvu%z#P%-nka5L#f;0O#znAr#9_PdC5FH=`ahQI#82^WT{*fOq4^==``D)X5C*9s zAF+5OeHRC3MCBjB`z-&GzLz$^W2@3>`d-aZeqZ13<=@RWRW>W0_&!2LW`^ru?3eu6 zrOxPcC2Yn(U;pzxmT*5j2&3tHb(G?nr#Sw9*$Q^p_-p&IP4V*I_L2U+&ac_ug}hFG zLvB(&{A85>*Kwv_()*Ixr`qqU`N&fnd}F%HpO>gl$TPVtePdKV-?+-j|7va!Zg=G? z{(eWsnHydIjr4}E4pwLM<-#iC%&+rAPUEbtv+f zO{RwUasz$Aai)KJGx3uKWYqlm-4c!e%&k6sr1zy|;%DQpS1V0F|K;^l4{g4}mcA;} z&(A!4c@X~2=u`3cV=@Z3wN|#;^AC67pa_-#pRlhxDT} zxr~0D>gSthdHRMR{H?Q}`1?W`C6iqFY73xWAmpz6Opx1*X}2D)e&z*X+hC!geu$>m zGp4;?zh5@I$M?Ccnz%%RyZ0;n_sh_aoRF`INxVP*>LTQ;RcGnbvXoKsZ$5pEV5E^S zn!no?2=k1RnGXLgZHwa}-`8Q5xQr|B2;Qmb`^{eH*Q-i|K8CNd!=^KlD1>%Q&J39d{`=``@ zy}nOC{h3Iw9C&x!U#=-WzhX7{NfRt{j0Q8HQc_c-KVM4XE){`mWk8Q1ZBPLm&f zA){Psp9ipa?EC3@FaJtSli;e~139YSEzT|2HvNBd$iAO^O1j{@jtQK zMUVX73WiaBj;&uEANcb*t$wM#_PUaWTl@zKko7l1ajyP~zmJ-6Gp|Ui{tt{IeJ+0_ zeT*L^eZRQWrw{#*X1!#7^1uY0U-|`0ET;c@{?)aHU0vN{|*=bu5y)011OGQ%zypjQx1Qj8UC(*i@(pC(fIH1 zKd$`2eh-wp_$95#%=mE11XunKP(BX0@*(6_|ZS#x6|}J>C$%q`#Dg{9yH4XB_6miI8|?ieu47P z?=v23g`T=<;Fsg?Gagt7K0nBO^dkN@f$!k^s2dV^lk&)X^m6{UgKr1l8slwC@po~{ z_(h)4Px1HBPfz{I{#QTO5y=P5fku6@@~>&lD1O}QPxNo?L+V80wkxCfGr>F1-|0QR zf0sUp*7EVsc>GNN#C=`0rv8TOh*b0=@-GZBALB&g1ItL?7Si`poIde8&;))u|I5KQ z2lC~=l*%FW_`$>IR~Y??zfa)!!NcgO%aoqA%!nR8co;opLE=BPG=bxHV1=XKX!NIk zz~SigpPc`-|BqvoT`zr$e2utfg|&Xd7PFVvuKy8pQ+2zXLe(ugLeGpbZbK zP2fBWeyz9vHQ+4?oM*u+JiZouo#K|iYAYEGZe5^mpc#g#KE=H#q&Znf}gX^RLDv^qZ8&pyJp0 zZ@2i*I}(T?8Gmg4K&zFH?f`nq$N35SXj=!qRYP0)G%XpEhm$_dk5|>!_$bEI8kz5V z@L|?B{?S;xaN)Qbm47qo-)QtFM(@C9OzH~GmhZ2ohVxEM+j<;jQtOvy4ZC8o*B@yn z4O%|Cu?H!i`5B4yk!H%R+E@2b(@*|86ZmfM9j2e|5vHH~3uC;kmAJ8auGER&)PH_5 zCanq1>AU~bqkTiC;ej?}dLT$moEL$d|(6zG{$%((W!iKPtC&*~|H^%a> z;IcS=$rEI>{2OceS5T9{kr^IZzjRNq{3~cMyk~vT^I76=!+yF8Rqv@2SD60E-@;Ak zSJHRNgM?{QXZ6Q=4fBa@&i=ZQ85vD~1*X5tPD#jz%;?q9S8M6JjPJQ97fC-d!^6^t zeMtRxSxEwiXZKi_zWJ8E%jPF=c*4WtUtsZ1OqB0#iK9qkGx<4#hWd~9)2;tV+QaTr z#kKw;uciJf{G6-5pbfjVO|tQ&JPUrO$4kL0mEOwd4!O@LyxQ|G2X8R^#HISLc$s`Z z`VHDIwGVXCUEuV$(DXO)^+fv7Nq4Q&-!ju*;qU~GPP*qg{Vg~B6<(0Q;o0rl|L%3B zze(d0I6S)-xcE0({FAOQyr(_&d{+4@p3`Ca1dd;~YyZ2~8h!Di1dbnkt$eo_eer!U{$eh8 zb0Yn!tBis_OZo--2X)eSEZv$v)*eOePxmVHGt%f!jMj%U3clyc|FBEJhvG(9`}3l) zx~AFd7nw+xmETsA|JvqQKCvm%W%6$^`LBI8fn!tMEw21-1E>64e{PJwm`B|CPQGa2 zBctG!Ag@>bPkJS-VfW5kZda3nwi}s{!RjB%wzQAePmK9@BUATAC;twU|9a-4G)9X% z>~3@M&(nW?G78QN&g~Vy>bGb6vsGo#^dHQ$^k08d%)gs7BZIb22VFh0ctxUpLT1`6 zt=|sjn0_88PtYSXJT!d=2V43cSPkS#3Ev;r@gcm!?skXU_f-}DuE%$S zcNs4I8_VmAOCIy~)sCO(C3WH{8cyjyqw|yW5B2;%`6gA5Zzm8++h4_{!R-f6%wN(z zOF+KFaFf+oq)&9-?fORtd6xeB1D}iaCpt&RmOrB`e;)i}0!QcYu>2Wo`SW0h!?D+4 ze1GA^3GRE=JfC`bkUHszODFNYSc$9E=hTT=&L9029Ow92WJX3Up9d#c{(ml&kPn%$ z3$xDxOW)^4C2(Yhhoui$q4+b6(7#>I~w=ltA3bb^dpeqXSB3Z8r@F24s!6Xn|Ux7hUe%#eiqqzN8oA4@F# z&zzUQNfSIQ{Y{qsXRr~KSo8-^^kV5>YUzJwUIH%yU!bA2{UxuY{k{0Ju6&X9@Zdtl zt^IA&@_#X}f@}GOHau7#6Yh0+;aCU@nZ{qn!u6^mUNULsdXqauShF7AF?+$Ja zvaT5h%~s-Wb~~H{o|Ef3dHeN%tFn-+psmnwLT2-(O_-4>f+;??Y2> zXlT^Yug!$lI>^Hi{<7Bt{)aLx4x#7$hMdcn82z{0`CEqu6NWgHzr5d_t9bb! z&d;*`-ppIdZoT?8>6)rOY0nQa{u+FX2gT9}K z{|6lZ3HT8Q^qEcP1UW^Nf39*q2_^F96fXuR4#z)d;)9A;47Bqfatb(K;ZULa`JbGL zX9fei-TJ|y0`MYSfrt4&B^cNmoTB9q+VD_m4<5sUfsX{k3>VsRTv0mx$2@&$ko{1- z@`wWr4F+Bn3>A90!b4TTfUo>j@Ac=wM}xD_+_@P&%&*_aY44PO9W5B_>T^b5f`f7hLVs)5qz zMK_Cr>>s|EMt@oqe*<_Ud+7d>z(@0aGq0aT;ENR(K6>5%XK=allr}uH#NmzV8{EGl zfs6e#@qNZB!{qnVgIOO5k1SLACE%RD`=yIw{JydA`U$jhCa=gRa_IG`e^dE}Dg9FX z`97aJzt`}rU?}n%z6^YYqj&Q^_ZBDUmxJ^Dy(b@z7gd4T8Hro4_}MZvwwGfqyuGw}Nj5zaW9vCGbt)TfpCyz^5hf&ESmR zSwD)dyYmzH7I4Pz^lzf;ZpML8`nH10`2BkR*ISS!?@Hj?@R#xF2l(IMaMlzf`tA6) zftT>V(eS(WC-5Ek?*wO_2R-R^*Pj!38~(e%FW`TZ!+)H>cjCVr{9XKScKFv5_%8h0 z!C5~;PsX1UDi*Cc@_s;(j`*Zo<1%4R&9Mliq%{L1I z@Dcsshru(0?C(9+Hx6z1T27GtwVPu6BOeZi`S_s?U*oVjtsmA|m=FJ0?BC>rHheAD zaPIZ`@MjYEVDO=&U-EaG!)5-<)8~SZ0GIsT?r<5udweLkjNc`HcNl(0X96DqPTQ*a z+ve~;CGe5pjK4L1cRKt>37j(eT0Xes?=FWwmB2@Vj{%qb-R2=d}iq}i|hBkby0G#xrC&OnZ@Co=Af|GvqWcbAiya4|qaO@jB8GdF0 zFT}qT9Q#I3h7U^MMfjJ4lYaE1SHqqJUWz~CcS%2bGW=Hwyd3{3aMF*S4F9hLUWtD# zxTJrq;Wx_qWlo``zY70(;FA6c4quQgf{!|%{>t+4J<4f^h4lemq>u^~=@%S?QSAa|Y%yYP`zj}N*{wu*Hf95+}_7`}3 z1^%nRC4Uwee%;Fnd?o&?!6kndI{bwMz6$?laLJ!~hkrYPuf~53xa3cR!@rckoAF-@ zF6m!t_*HicKCxTN=NkN5z$N|59IoZp;cM|<2QKMf?r<%?4sXGKJ-DQQg~PS{I(!}e z8^9&~D;=)o*Wv5&-v}=0U*&KuzYgDke=E48f3@Ks_-8`?jreZ@m-II~T+6ScZ^eHz zxTJrL;qU)tf_@YJTfim#YaRYf0^f}PR&Yswi^CsD;9KzD1}^De=kR+I_*VS4gG>6? zJN)JZz778!;FA6g4xf|2x8vUiF6rOs@JkZ-4*Yk5OZr*Sfrw5bx9S z>GZP`d^dQa|C)yH0&fR*y6Hu~8@!A1d5^{23vUPS4zgQqentb$`)yDf*qAb^O_!9`UaNp9j7tL7&8H!5RNQ{n38#dEg5if7gE1 zZcp%^56<|1_5Z~5Y4`&0dicwHmb=pMh2Ra2|9lHj`$&R+J@_Kd;#Qf9n#o)C6Yce`5Y14POSn!trl%{BKY2Uk=Xrf3;tuB1laVUje=f{^uv+PvR@V zS3CZ$eXW_8;J*sI8T{@9eG*>{z6Sp9=m&2GU+egwdP@4v_G z8?@nJY5%4D-fTSHdu0M|1()_;+V3q6FHYc_z@`0{_Is71|JqP__KiG<1rL05v^g|oIJ{TPP!Ojf-TmsJl&jrVRurtH&OyGmT zhk|22*qPxUOyIfTBfzmA?96Z(e>nX^8@@gg9Q(n}443hT$47wYfnz_|is7dw@R8u7 zz_B0fOs|sH5;!*UdcN9^*oxt^V*NuKzRt_4*pJv*Z#*A-Ec#EhA5(TD^g9N8g4&PR znO;*KNbnyEUZD0PcGer80A2|HME*}XJHfvIyh!aw>`brXzbE(?g43JCe#Fjt<3-@* z@K3bgtVu-n4{i8*CH#M2wDMbAnBZRyUIl+wH}}FT!E524=zkRbD#5=Bd>;9O{b6f* z70Ui&pTD*E&j-i;uv5c-oxtbezW^Nj!%hvC{a2oTKK={Au|Mq8@JAE)0{rX2u|I6h zaM^$6=@;VP0FM1(r-n=Y>hXH~7lC7c*s0;w3A_RSMsVy8J2m{W1ilD=+W&=RhRJVX zn9xrnIPL$!kM)Bu25$;-&Pud@Y4l6Lms0){{i}%&C-^skFC%|H5%a&SE0MoT!IzW2 zMg8E*z*hvp#p`2y^e5n-3i74?g*JSBCHQmw;48pa1;Kf??xlf7-xg#?^ee$v2f>V% z1bq@;1>OuE?QLQIbrN3Jmx38e9ho%HGY*-V#%MFh<^<@aTCAF*$ZEb zKXo_ptDL=Xp+h(9509?=^VlEm<6j590s9d9ueBh9r-RBR`dg3N2rl+N&*2v)@D2D& z`!DuC-{Gex@QwIO`!Dvtz~KWEcq{(W{)_!DG(7dc349a&(*BG6*E{?-34AmD(*BG6 zH#l78@8lBsx8S7x7yDo2aGAgJ_*VR-{g?DR8yY0#)8pIlm-b)Mzd?P2L5cmL(1x$K zflK-~I$X-9r{979PH;(otHY)L;KS(M{*PoZj9jI^Vz{k z=L&yl!y~p@nceciD8T1d2lo9IXu~72T8Df;ofzY{1gEKd(1u53wGg}|?t^{qN>85) zZmYf7KaJOjJ~zhG4+S4-^qb>3(g!~o3^)EGz*$EZ{+p>M-1XozkBD{&aPZ*x z;6zKGq%q&o$8#hP4)XM)z-j-5|F0S&`W4H({_??T{{{c`wiy3FaJtDi27H2}FOTsO zw?7Hm@CfZc^pby)*K)0Rr^`QR!y~l+!vE_WibsCQ_1X14{sR1p6qo#y{8D_D&%Z+a zX#a)2Meg$ymnCdVe-VDP|KP!mXDTK?F4ig!bRdkGyi-f1Q`V z5}fv5@aA2fJh=b8?))og!z1$)&u$qW<7fE%uLYkU#V@kTb^idj|I5*O{vwN9%YP4l z-Cy(y=Nebm)Ri=RsN&`u8fzMFz5SXf8_jOQBlX0w4E>K#TKW0(w}LFozlC58if3>8 zS&U!d?L%l6MfBkjt3&Vmji(pdMx%dWd_;d=gQpkT#R+<=L+=~r>4kQQ(PMvNt8y)S z#^=A#HYu+5LtZJ)F^eX@&@MF`{fjOYzs>94Xf^$cHyKVB+~|dNx%%Zyyk7t1XW1P0 zel29>+zM~s}+#!YIQkP^ z%XJq+8pAi>*Xr=Ualg{=6Fj~VzfFe!%4j9PozMCDsTF*);XnG2(kedP+t()WEe^jR z#`AsswHbV?!$(B;NB$a&u=H&K-{$a)7;pCZvlV=M6u-zS*Wx2S{%znp6wjGxt)k+e z_402AZ&Tdte~Hl-dHdf1zSGgi_PhB1x$`xk4UgyFT;Z#RBjhClT^?pG^*JLg}Re%kTtPQ<^{@JD?7LTmP6@^u;h zDQ}-$+ElgCXU05SmN@jOl*G~^iw{v=<3^UV}Bg`6%+3_Ch3o| zhv4gR`80a{{)yGEeU*=7`RT9zrQC!^N03IwVAQ|ikrrir%a>gFIXV=4q~cP3q^!x+ zaHA_f(1u6z6u0uTUhy0K_xGR;kB%~2%g+YIZ}_<@AJB$JY5$2o`za|u8x3FQ@loKk z|AJF~q^!wx!wt^ z6Tk};3ty(1u58|4ESc(hh=D<8WJALr~}X&VgJ z^3ksNwSNFl+RwjiU-iVlP-hd>zOW~`7QEo?YXP{VoiZr)g+0mjfqT4tEyNG`z}3F6 zC%NA5>sM&Qql*j|`@){&dS7H;4fr)W9Q(o+6_4y|5q^se7yH7V6p!qy5kHhI@joBW zL0`!fkLCYj@Fs^(QCj)A@(13&mVhsf=p`=2AN2H1;L8*bZY)(yeq;&qTxoxx4UaC5 zaCuJ0mw~Tv{M!`sxXHI1e5K-QpV+eE&wBfmG_O+J@@IkJ*ZKTe3BEdkuT*^QRUTgj z-fZ#zq){>XnNu2^W$~{DUz4C;rD1As_w>!+YaPAmUIJ8q%$;uvZFscB@aNmOx4uyI zM9+UMe(M~6nH4Hh{?&nNf1nMIu2)>k7v)K=_rC1Q*E;YGid*?ASG)?9nEdO(HzxR7 z{aD44jNu!=TMgIp*I@K)@iTlQ_$I}*{88TIsw(m2PiPMtF6EE1D%Y(4eT&K;b{ihu zhC6KaJ9#D775lvYw}Nd~JSX=XiYdOq>tAShINWSc@eGd(t>la6zg2lmi}F`!cN+b< zPe=SGaz2vjM`(8?=&gR7_`H`-Xm=}a`LkYmT=t^RAE9k`^pgJ@4F8SKAEE6sT=EB9 z%XQiJef|io=m>v#zXe$o$D~a@qt*0D|AV*`|G1~`c5?|B9OFZOU3R}ae;K|hoo&it zd>2r^Tlu^6jNqga%D2oIu-2l^;_p%x1ulI?J6Qda^A80-x9=Yqt?cK_55k4UTLN>$ zf%Z>RI@2~(@nBA?@==^AI!Rwj-f3mGx6n)c5}#c8H(UBs?379cBNZ3^!cXy1&tGVT z5A^UCeu^`NXZ(eBl;O&MsNw(S`5SEX-fXxc`_x$j;Xmx>PV0Hv#>h zsNv-2JhnJl{9_ao+|oBn!@P?kZ@ADFsbBWjXXwBDyz5ChzeoC4d|an;dfy#9>|V~- z5xP`R5YfgrlC}vrt8F$6t%ze8sc1e%fUG z-{s?%cL5iupT%#op1s}252IkA;>q#D*&8{ZK;vHkUZ0@1xXz|ZH~Hy1T-H(c-q~d{ zORh|Onno$ac4e>9t(CL&^EhUEsi2{_);)uP-x1+pJTFQ-bI{WlQi+n#ZC-JD{La&+E#d3RS<)|Jhxt*EQ4m|4bGgZS!T-G$>u=S`ZF zH+HdoC~U0z%vzE1O9e}hO@HC|x{ELDi-Fl%*gP|)Cl(+7j9H~+yaqWsFLBL3F-$xi z@9mN$dHMNu{YO$Zr)*{-p0_8GirPAhXLJT*i6>?RVM}hGBGpz`Oq*6#tzRMbiGRyQ z@{v?m)KtuzX3@NDkxa#kd@OHUB$kpoAJ^z07$9Xuubz6YE-9(2xw3|uwXU>cP94^r zm-i+F>)W1sFdhGPFrDyrFfDjHn2x&`u5YzYFP8Mb)lA2YM*(j&)A1LP{?VF{v(eVz8Os)7egA~=D z1|KAPLiVjUa{u4@?9pK4FxQ_eP_LXp56Z{-5*-@4ZRe%;aKH=r7Oaaw_`i(%4*c)n z|9O3m`7bj58F}iJ^_?gBvG;1V_qWhIjp18pO~&vo%zR_$@=El`-ZAouK0N<>^*Pex z8Q)>kB2a+(<*tpeq*Bs91xH@UIB>u?eU8$9 z)(>2{weefn+*(&tt3yMdR*OPbV6Lnx=DWeOX8tR+%o{PCI@MWDzKW)K#+WxXU|J-q z-sFAA<(IX4gPzPx=(TQi-ej*61Wq8>bW{Pw`9Szchdsha_A?e4>Vlk0C(1YW%BrjQ zL~wa=^|Z3m+116h6|-j6P2lhqI_X|a^gaA_Eo z_Q$uNH{Wf9{}_C~6{J#EbN{}W@8+-gSts73dlt97KfW`HYed+lAoB;O1wq9i&U+|i z{(!?`i%M~$nE%U)`Mzy;VwWty3|LBfz8$18rGB_Jj&1W?_Mgio;XZ~=zeKplgVYJk zmGK;1KY7gQQ}q5N9BG)uyXWUHCj;;3`tgw9Y<&>De*srlTQQ>ytDI3aYo@8Hw5+zQ zM6;A{B^OVrwB3#p|Cc!^@V5zm z z`4tk5jXneR5w4o_Fe%P+bbbFbE?iSEFtsHZ82*X>0k{g>rMNMi7qcJ={`TF7oI7x@ zA}4k^_!*M9Q zK1jHsxX~P)C7%|TPow88$&-_`?=2PeW^7^H@-Aph7=o%uz=8E*~u#1+9gdILYgqy|nQ zTqfaKBHju=-o$x4a!I_C2)l@IyhEHRi%^pk(VsP&@-j+hVF=h1&@3xFsqYrci}kf ze&WyQFCEh7DByoS>g97&xF7H!TkTw%tj3*5aN+ z&UMK0f<8ylEuWdt5AFZJpAe2ZBI|#+PqhD^E=kn$w7&zl5DvasjC0`~UCX8=^!O97 zUlR_y;D{RG9bKQQ59kGRiF{jdzav~T;pji{99{R`m*Dqnus;!QHQ_$b{jZ~7!6%!}hy9$;s?SltkG(075_a%n9 zxy94VW>-mHv$`(XtyF$(@OTY=)VCpNL5Ar1XfZ2pa^+Fhh6btJWt=@(%DHs!=lPF{ zRD35GGVtgwS=Y6rwo7igUCyUdQ04er-*P0o%_;|D|IES2u^c(1ZF*T*=+9jrcIB`j zNWHU@a3?b?(WSk7X@ZL@i>qhINJSR+M%%jF>_jsas2nf$Er;pDeE?1LOaJ0z_E>Z- zBfl6!@El!tUd772T*#3b;Lfpr{-iv*^)_YIv!@@?%8km=*0&r^A0`NLAVVtC+UKxy zDffx_kUKWH_bEgUY%lYR3`@#&JR1oz!@L-Cj2o|Gj-({;KmDJ$KULO=0+aSJt*q85 z0|LTjQkP_wDskA^q|XtjJC;T7b)+(x>&yKq_Aw^NY@#n7TK{eSPlE9!*pED?GA~qI zz6+gl8~+7Ampvl(T^;JoVV{ZE+c@b_`gmXHPtLlUS+lE4Z14r0$V)#YbDr`DJD2El z#PE(8Zv0afq{ztBpz+K(mKV<~tz>n3^t&fl+-DT(Ycb&;lBdE!u0*|1=tJwy(3(2k8N)ym1V`%UNRZqKOSVg z`vL0v!MMyI+{509J#9hOdp_cry`6uemwC8{G?K8hQJv?upIHmO9T1&M$(HzNvU?^b9Efc*t58H3{o83O8vH@@BG!B1!98WXVS(Dst+aa%W1(Rj zojJL8xlqEi%EZa@5aFM7@-%R7x>k?d7drilJoL#kzmGgs2y;BL2nUhp$GAuPk;myr zw+l#k(a%?LKbHsUTJqKDN^?5 z|7i4K=R$qf2l;8-6U#G{wmI`}$WvWggNDwVly|o_LVahLYlYD3NczDeXZItI(~n!~ zuPZB^7R@K2qg3WTCl}@1=}bKu*Sq>c@@*?=4kNja%Z#KQ8+oV5){k6XPdx<_ebLv- z%5rke*Jpi@pT;}mdMuMZde*qO9-~f^Yu*#o`_eA(oXULF>M?0IsM9=Na&$B0?l*5- z?%Ym^NNs9g`-s;@L1E`S;xHX5^F}$(Q!dfl-w5{&^fvWP<|q6|-uVW4>nT`MkTpZb z2VZC2@z=PQa6iU9i+fZhdV7D!H}Wi%Wn<*9vsRy@I2#8!J11Yrvs5 zKZ3EEZ{%4j>)n>GCte$|nESgRZ(vXaMjbQq-hTAs>^*&lOKkR%f8<>%t5NxeomKiA zMRMCuZC7N**dT0P4)&4bsPprVdBsMiy-C|J=FLBmjrpS|zNrlxeMWlB$dYAEVteD( ztj{={=STBCTz^BuwfRg%qdv*kFVn8)PSxx7NTcqCd^QmTRsn1a?*R8R6VDe4oU{hu+GXdR#Zz&DT>u%3MrVEA?X; zF&}4hr~Rcr#aWXaUuZj-*7ApYzY0#!8Mzo5_V$0>#StSsf{nu~+eBmT^NWbN&bKh1plASIfIK4WB%IwRN88?7?2-63AA zA_n9@hSbS6zGFN@T$W~y{_5_89JKd?g8t-)xT7R%u)G$)AY16w)SW|vcg z{!VC9xV|FV^FKj+km30!ZTTz%S4dPR1W`RmE7 z!A%}Xe~vZSsDF1b9#2nUjB(nRf`EGLt-nYQI!WdJN?C`Ulo!tah_3hD?DVpjz8Uj6 zgML1%G8zKA%`jE7m`$swy|S*nVj5FQ$2FX09}8sta;ls)*QzCL7ycaEpH8mKEUt`~ z*VCsb1Lh@;ObiB9l?CCddxG$bBZBZhn49}T3;KKG{<6$rXT4`ZFlg54(EmNix@b1E zywkLLbC5OO>byudecp&ZnPMXYTHVJj^u@`g=kizT(q(EhBnADQuf;s>^E1YNhPy zMctP}yOH%1Yd89kC%q>j@_Y^V1*J}%a2atn8!P#p^OVWs-XV(t>dw=KvY$O*e5aR( zPI=}}uV21#=kSMq@j>s!{J^g3>_PSQhhy4LdVv)ASU<_NHJGq-0`kT0%muS=jLU

2)FL`7G{k z^+=sS|9a5#9^{8&5;4s+k9GK8IDkf$S-=e=J|$U~c!eR?l> z#vZeM>ZzaJ^7Piv`-tZpClC3Tof*qB>u+uyi~2*_uoEupB~O3)8Lwql_zlNdzbWh- zrO#0Wv(B}Cd|&17oqy@8{Nw=r8elZ z29Tc_a^9$15)bo7+1FV6eM=Yd@ZRF8wZWWW!5Ce4AdXb_lsF#bl1t@~_IlFCaq^v{ z`*3_DebP-h_TNk%rQzP*A4w&pkv^1)|_--UrtBpvoesM88Z^`ECTx|e0U*M=HtjG zxhjWPzG?i~4T{V6rBbAmOG!M}<36r_VdqeN)(82SksE!dN8(6je>#o_o^nY% zmTwK9<1zU^$R-(b8l(0KwotGk|du0z&)9W=UxpW@mPB91^;{^o=-=(rsvE# z%)L~&@tW=)^@Fu|IZpNa06JGv=FM~9nP~r~ce#BCBF~ewXY`k3y>`SPBj9)X!$G#C zoBl!e;|Y2GBV8WiNM-*}{ld;n?wj@A0)5x5gH}<$GG@$vzE{1~Up;#4_D9yOll^Sd zLyy4;B8Z)_e=568#R+*GRGy=2dbZ0K!JzjpM6aALQOI7c zLiWNIF2S*{rf@HZ;(1apNQhxIv%?~0$=KC3?J`uX(lA4|wYt~T^?lJW>Uy7gHfEGtxE&JYOu*jNjVw0Zi*&Dq? zuzrbcdC70^8*PIYiCNOezJnasj(5<`xI9p~u9)HWw^8mWbE%wv({dFIF|o5BJ{(NH z#l62znM>siwQ|Qk3V%)iF#9NEp6Y}PNMlP{J(xasBY+yP`t<(%*EL8R|-Wix$YkX<6{BsnF_C+$3zTrS`InwpS{ zeDoJ`u25cK$8LSr2l=V^b=)2xTPmj}(wpc=^>((?8?vQxIM2rIKM_64HJzoxfg;~o zveYeTr-;Ia68d zTS@cz8fN-Cg3OYjh`N0T?pMc>&*`t%q&j>=PWn(euKn)Vsn3xR<@*wH)`MC5E%qlm z6Fpw>Td&7i_$^H6@p5Hz#h*owA}4*gGj|+IPOry41Qj{iJD#&jd4?TQCzx*4qx{G&>MWM- zD(2|>F*^IodoR^>{K%{5HL`6+rexDR>#A$;;0N|=9pBWJAI>NL^Yim%no~DiNz!!5ux9p@ znzE8vGfQ9Q#^+=8tTZGamPK8X}O%A4{g5; zi%U!2T85VWk`&5Z-m{F|Hk8G)scJ8>t#EEx*>uuYQ&ve5<^7^JZ@?t%4LG|<;;xTs zn10DwtS{z_JXSePObtr8e4YHWU2kE>7JXJ$@-ywDF8^q^We)R%%H!^z>%52dBY*cs z^?#z9iagj->I640)UjEgV|gx*_t7winKkd$imRf6@1{(v#nT-&^Ja=je!f!n&8})z&A7Nw5Pxb<5R4kjKL5vY z?B|*I5bl1Q&4ouYzb!YSrzN;`PEYIgIf|<6-(C5tqI_}iTlL=Kx95K5Kco3Z@+NhH zt%rmi>$tbP(zweCT)gN--laI@Zof{?`bWB%xLr1SPLY)Zc!jo~ER{MErA_%3pK0$U zWb8uk+V@Vj#&7=q4Yt(870X;!!pf?uXZ3j3GdYH2J5c)d2FzJ*VWVnozvIx7>M^P+ zS;5wZCM|+DV9p6s6;rR2x6O}-|CH%fd1GV|nH$E+Z@ky2f5liI?U;Hw)>fayE~SZ* zQPh}zfXaUrYsoqBrTE6TDZT*?`IGu z6~5c?TNBY(xB)I4XBvL-(jaR?WqMZk_w)w2lvGo4)A`)0YUVG-E-opaEt&p*0-)v%Lyxp3u- zZ%zub-rL$=mdSepwh_ZkIQiED()VCA1>u_PAnU(g39>Gk6J);c&q3A&KMFEua47tY znn=92??%#Ff%}q15q7N9=P16(Q{#D}a1rAV`ZH}^j6d$9zWs&ddijFVBMrfJ; z2hS?aq>jHY!gYKQE(Tv@c*!}EhDSu7vibG9BYM%@@|ZsLxrkonXWd133cbpA%0ng}^t>lEr0h(#E|lCgfWH*W zIPQ}CxgPhdK8GD5gW0BfOg_=&Pc!AMIT&=|?EY$=bpQWj4Kj7=o2@}eN8Wnem*{G` z4yKHKwQT5qgG742L>hnX(kpplwy7QyFN)W1LdJo)r8?fsDm{g8Khq#LPPg-hQ{nUY zec$ks|H5`{tun@c2F`ngjAzxJhyF66*Ze+(xjJ|VuKb5~N4UM$w%@(i)^N);A5w@P z$uAkFWvfTnu}q&m8eG<8^<#$lWX<`ko>3FkV6LO;Cen_xTBIuMlZ*DGiaAE^xca)s zfkEB;@L@l{hIu;x+rJjmHO<_;L=6bZ;<|F z9tHD+*7S1pW}n`m-1Xm$au$(nZPL1bBFGyse-r&nn;A)q;0>7n|4aX}HAtP!I$G*? zb*0sHSNfwIxg z9Ng%c?@X~zf%tVFLh4}^@t%`{apx-khru5(dfDfaviVTKjUN5cM~LZdzV)8^;2fiW z1e`fm?e9Q;N}2HoH~PnvXGDL>cMRVgoM-e;fOC$3(o28K`VjYkm#BPS1AolL&)%_9 zZ0+Hm*XV`_PX8^HdcyG2uBN|bYg?ZfDCg0WPp42$PGLNz=_l+dU(onJaf$Q?{U!Oy zdPK^%=S}+T(cqH5yLlV>*(Zz)vVM7;O_}RVd17iantSl?bIX>wnt!3h=m=VETchAW zui3R_HNDu|e0|Mm)?LHT(oUWAlh|&fNo#-NQ@rWS?DyMr;B3Ak?4VEUY+2KM$=6(Z zTk)^pJ(o>&wJeCtZ~|~&?&}A+{}-znNN3DU@R>1lw(YqFs1g5vq3ROSxS9#b$8!Sm z>_Nsa@4+z^yo<7O7xr@3-Y9$Dz8lv6IY)!`n%NL0Da0Ppd1|l?>~ki*E6M}Y`^E7* zBDQE#MKXS6OyX?Q!rkKXNBEJx!Dpyfyf!QTyJMXnHs^0{&ff1uC$AU_w+NXUN%W0XC!w7U4XU!c~;Lnx!RBgw65c1?NJY&nZT#b6%^TTf8* z00w!*HV14#^sB?6LJh~d6X8;Wiz6_36CQd`MsT#5_1~xNx}b8xB^TFS-FREw2RU%@ zL+`%n>f1PZ;)2p!Z@A;yTW`Cdrgp}K<0~gDUaaR}nC}G@H(ztXZH+fwIKDxE`m6sx z;?4!ms;cb&dteyGbGS1zT;wv$48sg}5D^rVfdN4gk()&5h=8IZBBGL!pr_xe50Z#`?R zXI=Mge$ArAvuoxq={xV}0fPn|WjB9)&U}3cea?`%?3>s}us3Dre#IeiYYx%z=g*K| zhmi-vg2evbnIa*-WOnJc6#3#XH2!}8`GUAyczghP%BSI$CQtrV^G=b|TLg)kZ9)E7 zJj;?hEy&B;LYgiJ@;dyjA;Xs$63>s1Z9bSr-@x9y;R}M?v;G<6ZyOvWdT!=}GJg&Z zJMy{Uu_H!lCmLCWv=0`kj(!^(FAhh1DA9JZagb-DzhMAFt0OPZ;-46kOF60eU^R#oDpN$Lqq-_&;_foBbuF z9eXa0`{TqLe6B>>v7dfDxS{8KJL^5(%JeUN#{Zz9@9%UV;w8w zmczPCLiDOVY|s0-2TVpUsi~ejYxd%EF5$V8Dd(I&mj_VJw>aYb&AoQo0sJld34hc8 zDt}$XKY8xraq_aE1+(U-M3BNyzmsvxVJ@>l_}hC}uao{G;*adl7)@&adX}^U)<}ys z^Uz=OXt*5rqkY-hr)2XkaX;egzL~bfo=*7DI{L%=zEnRN)c=Tq-$=33*2U6n5Pxre zM2el6JIKTv8xDz`gNF|iyUr#n?&AB=A%@$X&-@yJu z&Zo1_W&c@P^1kHL6u*q!7nc%^_~i@u<-VxlQ@{LYZnat|_Am2cF}-B-YkhF) zf#_`#y@@_t?c!NEy?cXpi+05peI<(*MfcyQ@c)ljPd$)!@gwScVzm!XPj}R=#G*ku z#-G@iz1>Q-?gM}8Xdo8TOE$mPN1J+pU9ESM?vM8Q@N~Ok)};7U3jYIMJ@o+oqG7_n z%ZDpJ&&G%O8sks#s1*Lkyn5G3VU=yJl&f}JOxphJCgRh#R&FU?A%Y(f;Fe+ z7qWA$zxj)dygufCA3N6!n(qW3&(3|@&3@N_>i-lF&!-mcvQUWq3$g#hsAJc1cqQ`F zsQyoyd)BDv!cq!<=KfyGq5D6CKdqj{_(w08b>{rJ_7UXC^JdMt;8L?Sg}+~R`^$$2 z|1(}d?SDCD|2Y?Bj39;o7_XjsK>n0}Px!a^@O1vF`LhP}vmz@B#Uc$iknk9Pz`-wZgwOl|R;A+BnNHCK~;u`{eN;6^WVe=H)Ua>AFO;#(znVBr0C7@!Knx0H!q9c z89qG2^Ki))G;fV^=)ZIeMc4fO)W?r29D4Q5+uw6-CP?CgNrr#E1>x-nzrNVlwF&fJ zd8f8w@51{fCkFYGSZ_LpcX&Q=S&)CaJ^2wDa%lc57@HK)C%(z`yqQ7nvK^c!HL3xd zf*#QXmG$QqyV&1VIl1m7da{XJ)H8|Po9rK%T)VT7v+F|x&X(_ShnvW~%l?Vu`z~{X z3ltnsBiEtAP2_kkzh#cf$^97lN1tYLBjtXNa1*&tkjry?Ji9>6naJ53XcOd5&f# z5j_aszr0)uA6&_nto4bU+-Cy6Yy(o_rQWoh#l2fkb4{TjNW8;+f$#7v#XF?y-F%fl zv_GVqv?N=0_vx0rl1=O^^^uEQF?&yw<3^+Wp>}V@fTTPx9&RGXHI$ZvT>kK$_M_)3 z*#EhhT=;%o8DF&=7%I~a?xj9_GLIE>7bbi?+2y@~^T_WX67T;SAIqbu@eV@nSd-&E zvizabRIcBV@;0hnE6BJD%$T?avd|=L~ay2 z-zrr;u7~1pvh{l)%@5&9ww$DLQct8lsNA>Yx@x!y-%0GJIzHAGs1KoBX(*=lu@2mF zrpnoKHC$8YzO{aX<-WCW6TVZ~FLd#qKsqj0uwVb6Q55g8pwU~uN3Ip`h1_@U!sQjV*k#v8b{TH$HSbyCxJ-nB%CD+P){#ZXCa#4DO zkL%_w`Tl^&(O*cvAX}d?>GggSa&q4ua_uEg$C})+>GkwcFy8-bz%<30x3i%@Qq9?6f`$K0_c@BbG*xu1}JLAE{(__l-nH5RX}TQrp8I&{l7V)6dg z^F{f>xZs4cpm8e}?l0ZI{u1{IFJZ@b%Q-*fo1~j@UrYKk(rxvHI!1lz{a$)~VXWAy ziKR#0Lqh){Tkjq5{zAV$Ah$y4Js7b&Ji>?9T#D$Uk_%XOi9N5({YLVf>*$vPzIRXi z_Az~N+bf(rb~atZ{?kmn?$I?7mGtbzPKJS6j?!lIRF2+j<951rn`Vq*TE#9zH0al8 zZ$Bsu8ohoN-#z&W`=#vXvj2&Fue0q?{*fN?JlU#@^en|MS+l0kmaX>@Y5gi`PPVEv zIk`WZ{!``JrqwUFlC8L>13v3l|LWyZ>H}QKR`T9{_V={S zvh`Y<*58xHWGmhyr}-xRfZf9;a#4Mj@|wtgf$?2HTgE+Pa$i}mfx)2J$}B&~@jfWt z;iUeY=?P*JT?W?+#KnDHZ`ZOv&%Tp=N08Xt%(ET314$3h+qIJC@yQ>#53lKLy^l`P z)7VFh9PisAP1(}p29Lsb0sFTc-zxIwO8A}$dNm4qrQ}aut#D@JJHnzCzOS)M|Lp98 zU*3Nte35Pa`>we+P#^i`y%yQVt)>2D`#y`OHkX-&=rP(w>j~bv%Eme}(rVXMMWX1KwkZE!pfiDzf8e=;8Na{UfhKJ5uxGcU-R`9%xie>Bkx+wX5SE1)_mFm?^|l0^`rFt zv`;r%X5+I)J6I<7Y{6HPR_AFS_x83Z59zP?A7j{7pKE$_T#hfw*0X1P zJ|gA5k^Ig@uA2UYxis&ak!|coxlcH}K0-Y&7^dO&BmUQiy((Ki4Ct?dV#izXGam5e zzD1Fqe3~e=+}}e^`ai4RVwd{gSJnUY`5Vfm;qy1V-xgc4+A+Y}@j3j~4{JX`e;`}s zFXH2S@&n&XwwC!V{&&S0T$ZtM-&a4B=N2Tto&YaY-0HPmqcHy@o%>z^A6aAXosxWN z#@;@web%rdM;;|xbDx^er_a58DfvWMC0o~PJ|)|iP+pT&ZtP^9v-0J28+M$l;r0VR z??c9xtaex}6FbV-$Eh8fPuL|}!+bgxIhkkoW-f4*MZ@n`3*GY{*QuB#){c;d zWb3n4&g$n|O2Vy|sq<#IlC61eFZ2ueWvk>0eUx5__iXknqIe~bB;J;>cv;6xyv?`u zj@!<@g?%IYI>NTHZ(?q`h&^?_s*!zZKVs*6cJ4)%^vFDtxu+#U3bdZcH{m2ACA?B~ZS-GB5R<6VF+ItjICGYyC{1v%nO-ZH`O+MDA(w_Fea$1M$PP z?0+L{6%O@7{GqGLm;5emUPhTDTfby-GB0EPC0ofoY5vN0-jcbU?L8v;)O7f|y0qsf zi8I++*5~mvndjg`A>SxHk{{`ZD!FAsY*TfEeHH)qF*R$a zUV^`~*&*{o=7F-6TpXJp>UF93ckj|(t6*;rK&zPdq`$(>{o?mjC{JSlS{7e!k(Gem zy(K-&7n6lNfACU1>83sx=BwO=Wm2C7C%jEyxY(1l`(ZBZZS%`y8}b(p|2!zqw#atj z8M2-%`jjyo_B<$Y@ho$Q%luNGgMmYFDepGd8O{=p;7OhzP1KSGo|n=3m!O_e|1Rdy zDSe)X=c$uLpBj&pTcN54mri1SYKQ!aUonqrGmLnod`Ty5ooprN$J;Hjw;UUva_K>? zz|D7M`AXB%6PXgjrJXFa`Qo_?#qUI)c{?1IAK&2EMiS@#M*2a)2eQj`1bN>SW5J>~ z)egaxpL5~x`bF<}yj0$2*yi$}$>g@?&*7VyYTT=t_skG0k>x3T{0s!lQF!PTr78vi-qvmC#aTdoQSK1$PnKKNW` zAAVD0_2}xOLcd|%zRfv?w`0CvbiL^x7Zf&D{foiRcl!8ok&W-J{)VeZ*pqC-bqws& z_XHH#d{l6)2SvAl|Hg26Pe9R)#{VNpU%25v@(tZKgAd?8`V^~Epx#htl5L(;|FQAf z*@}t(MD;r}@gWaf(YlFS2&xTc^5uF3FG+2Q9Mp zb9tVuFAD$n*>6x>+JVGA+7#M><=v$n5FAe7Ab+&|Zu1k3fB7_N2LvZ0;IRB_!|^>H zH~pUw_Cv#Ed{OdL8h(#*MErK0MEFN3|4+ex67iQtjVA;AombPxeTqxP*HRP%(5Bdn+p()$( z?~vZlcNJch(0%+GtT2%7Zl%Fg#Cdd*-jX8$Am&8mNBebg{*^Zyj{KfPC7C(H*am%0Z??~AYDcTep63KZGCKlWngv``hhN8TmP$sU!ZyeUZ)WzQwjT zAlK62!cX0AJ20}J_+%6Ql=5Ycn&jIx(LB}qlW3kg0lZXkou{^*q&$L;(sAuH@Z)0N zvyFYXS!b&?4PV18`Agc9ZRuyj{u+Bj`=WX%=|6^X?P-yH*dp6k9(3z*oXa?g5L|BIMdoQ>r`;QJJpJ@-< zF46R=e@dOFKPl$3^^HBZKbDKn|gSFbYiGv?#eb}R7_>uzlicQ}jP zL-%uSWm^L~Tt1||J6h~vywY~N*(38E<^i%5A1>t`ZsOm!v%hTiXn$wxo1;&c@{|0y zll?VKraaf5Z2P*{(!h=|KT-`5JLsd@zMyvKIuL6(vUU9|z78aI+(%#5MD5V)9JK8+ zuO72j{lm5AT%-GFduTlOOUeE6vF{hf{M6-3+Pj#=p6$d#TcrNVIGZ(u(4N$M*@E0< z&YpSb(O2S6qbGpf+ZEEsKe$^C>8OD30B75NpWqz3wmojU!NH2lSgoPe&&#}MR;%J5Zvairx?z%q485^ zh*NOo=Ur^FE$!mwl?8*qdpmyGW!^0k;yP~U-Eql+{!X8I%)3PtKUL~6_VezzBpk{w z^GfEBiq|l&Y;fNNT)DqOzFC9v2F8*k4yDPek4B`7ZtMp z8K$?u#zmKIbMq9=lLaS4=_PHl32y0S+yqCYKSS{){ezyR%0B~qlGA7Y!Mo*T6MVMf z;seuS`ZhmV@{Qm~(`VhjV20Bd*|SU^+~TM0E;v1=f3C+(|6FjcBY1zad2GbrUO6NC zi&bC!u|au|uZ>5tAK#!nVlRJ2U-F-EM8S)i|JJ|J=h7Z^;nH+!J$)Iu6!e-=TXA`;RnD4c3=6|1YEb#ZKA@ z=}+2jQQ6V$U4K$=Irz&Kzoe@%KG}G9hV;i??tGwiYu1jF1#5#6jYa&g33X(F#&7+| zv(}GPrS&8G<{^8SOGi9?HxvGxg-bhMu$p~K^gWV-ds&;HvwkVx>U+WcDtmq<$hv`H0dN^7h5XhZEEo~;KL&ok;+ns_yI!^hzotD2 z%SoQcP5eQ__2)qA^yFQ#;GePdG5^J8zdp&@ux!F__2Vh<$6Wj}u248wu+Ozeybn;; zOm+QI+9TR8*|F1R^pO!4J^$`WN92xVyJ|<|c0r(wlS+d~upwXLLe?7uDau!ung7FQxcAbKz zr`f!v>FS+9@|cwfv<$kB4_cb#A}@R|vcJWB#QE?oRFaH*#F;F34>{V2Bjz7K?k(yG zZOeJwSJ87_(Ddf*K|?+1AHieKRTp^!QRhw{s~m^CcLFLmo$^cBfM z*8hEfaf0E#zo3nWLvUS}qHj=r?Jp$XS;r{sO+LL7BnM4VEMqL3Nf{;!M+Cw7 zL$GgRR{Ih!l_7UE{ER2s&0>CL_2!Iw!u$9b!yuz_tdA!4tyQjBkGl0yv7N9meVP{f zhuLypxNjF|j~dImkNKziEqRwLWUX)U``9-=t9?o4tx4v-KK+HZ{y*nYxBkv~lDV$n z+O8GaI7o2wqf@|H|Cjp|CI7evBAeGQ`UyDe|DitDbRwMZ3J(1NYu9{R@R(=Vf62~! z;)fOR|5KGav_JS6Wtc3yEXcj%?jYIE+FbForYRBgeO;E(a@Vv9^5xw|ulElc?^zi% ze&f$U(B|b7$xJ7We?L2DTst?&9eoP=ysvx62|;f2AHq?@{!}KFv@o%AF8g)XuF)pR zmUH1^*FT2h;_uv7S19vCcRv^YEnCg#aNXi+@NX(E?{o;ant!?bND2oihpms%4^V!x zo$({;eWq~^d6z6)Z|x&(plq4#x`nmky~Hcm$G%N_v{Yr~dno2dx59Iy;#QA$X+0L) z>hbO1wp(cW>B^vi@J_aP3#kALj0J z{VMXwLe~GOKTV`xq#u>-tgf#8qCH6#J{0kD4O8*6vX$3*4Y2Y<^g$_ejt?0c=9l=eIuFJs?i z;r@tM#=`Jcf7S68GCnW-O!ck(eUh<{I%cvB^E$n5hQAk;Dbv*-I)CRnW|C`< z{<=^}oyWC4@_tLX7V58S71@01no8%lT*s7ap^8htR&=iFUo*hnKfrZNc}J${GyW)f z%<#ExJjiuIxfUw8jt5ISdR*#zq849=LvgvTSn^B5uX5KFi;&qT@gt|#70oBUQ|$Up z(ks^*1=o31(IU;S@0>09MSk+W^rUczzW8^M^~>M6ROT}hF8)uy3@+_exP9jenQw_c zWr2*!Y5WURWW~TR{z1s}R$T7`uNb2DS+Dp`(8J=V-a3w4zQ-$@e2-V~QOZ97T;~7S zq4wE)``R~yBck~L_dD;i^?W6edWSD3i^f?$LE9`_&cY)CMmQgm6K+GU5oOZoj?8}N zpAeBeI*xsfweR#lvNhzB{9yi19*Vu%9u!&otM+Porh!k0rDuk6tvtug--~7_N2G7_ zC&4X0nA5`<<;Ue|`po~~i1e>a!x^I%$^4)EjJ?0;x>-SqmB+c@GXIzSmVR%A>R(r9 z{+_7aO4wP3i@%rHIP$vPZX8#;32dwG;*W`sEVr-!Ug!^(XjlR{^GD99zpHKt{gHlD zeAMBI+S?50c|Eg_`E?OG;5LpmpIr4T*AEn334WR4<}bIX{j2_tzi9r`=N4VAxRy`J zkJ513O*lM%$%l&HFfrt(-7NaH<0pSgY?HmXZsNDg#dkCNEl*9Er1&l4+M)-oe`b6l zTV}t#hdOf#?JDh&-X~?{I+xdgn&15to}U=rZXxNizJ6}su$}ukxLlu*{`p?;{TkQY z$-!Y-ZuITRBCh{~+d8GqyXP{Tk@e=pKFWFD!|n~BV)q($+De%p(l=`VoL+zZxL=<8 z{uqB|94cGZ>+izL8gS7IuAim)N}fLxko$d*S8t| zlw3C>p2BBXi=1WpvTn;*RP`0tLw*Njfu9*?sSm!;J+Qs2NHW~Q{@`p zON+v$>%Xszx?s`Vehu^S{EHTbPgup@Te!!@_o;*djdZfz3Hm;f1os2<;>_m%X>#P* zmb9Q;?D+EEw>aR4A^q)ri;cxH;@z4SZ|qdl7s}D^X54Zlzqk$=%5BIfB{xH)%B{^J z*Emh?wk&dzKhgW16MI%=lGFUZOy%-j{@Xk&T{y94*&%sv zWtV@$#(QZ>D(^ihZvPv#X`*_10QqRv7E?@<-y0;}VD9k-*B09Cqg`?SEcyG!wwRhf zOw$kLd4BzkC%sVYK;;{jhsfU_6Z3~@^2>szx9tt`&sq`WU-Q2~?&4DzYd51E7{ET7 zJ-m<4>wmciK0m}>8-J%okY;Z@KeD%XQGUeQ@i&&IQR^xE$@VGl|7~yU4e7#(Hx?g~ zcKoO#htiHS&S}rQqS>$@v4ORrD_aMNpEGB^l6TFlXYTf`@1&da<(`M-fDMT^uFu3R z`P95ah@{A05{AbAwcHxiGvz-wE*BmjKz?E<6aPPee05wdJU)Q@pin0Mukw)}Iloi; zE8=qDac2Hze<42$LYeq~R{)#9Nobg#Dxa-gOt!l?WJr-2J4J7c4@%L?HqPU{(!=F__Pf_d zdeoZ^70lmxr`f2l^M8GiH}&!$Z_1zfKb`%2FM3E0QtZw)o)o)p7Q0t_8&dQ#wo8aM z4)Tx97rkYf^``jX)Pu%B;`#NW7gd~;_%ix06rxukdS#w3uJ=0qSH=y!e+)wJ_4hrT zqPN`#ryij99PgD+ydHIgDSFxR6TO}C-pkiB=jZDSQ={=`je^8qmxE400T zWd99)G;5KvmL%(l?PhwhLw1mo-tk$YVXgl!Yr5j-(Itw{cb25R*IC~O(B8c$-Zw@m z{GGD!Qy+KCk$h?I1!8*14hPc96}|jOPu`mpzK6Uw;wws z3=0ykg)Ynb%Q38f9rG{6@<#6QGJ4RMbt64Mt^@ZWb^Mv0C0^^O=U%w+zubLUBFDOa zhlNhAK+nBglU31ox;lK*b0l6X;yAVrkhsUb`!4HZ9atZSQ?|rwtf_PEw`Tu}zWd#Q z>pzYo@md>>V`IPOonmsV`#X-rYpm&Yh>hEt50AzBJJb;~kM)#|5!`W_{gp zB`U-ITH0^>$_eo=(61VY2Jw2Jx8K`C&wSf zYt+xiNu1Efx57y?^o!+H5zc+xQhI@xL5%P6m|T}24_Vm~_4FYf zFN(=+@N&tHl-o%2;Y9s?$XVH_aCu$OSr725k=%FbI1=^iIQ~Y&*P|dP^Kvs)R!$T3 z_ab*?Opce%>6!4I$39cf67_45v$EEJ9!p~OtyEbFPt@Oq+)5QOxqD-Lj2|3FqJ9m> zH^k(g_k4LHSHt%m#S-=O)g8@uG@znIOzv*vTt8la8*)F0_$o&Da?2a}0CIObKHAid zYhrSXynV@z_$jioCF&V-aPGH?wVqF|rG*@c`dc}^*NX*}+;gU9^aos<6OKgvE$laG zXyVT{4h%-#88i#!7|SJ(xpVf{(!QQKd)9)Q`E$>nHT!FQ=h-?8>nY4j@^2Uv#TOmn zAaWOp+hXJ1yfLf7&`keLy2V3ddighuh$FQ1XU5M>FV_X7=q--RePO-4k-Jm$(oULO zkrNBaFg{PV8cfndZ;`H*^z#~ z?dvssNcYsKqfV6f@b-6~BaQ_PsI&+fFC5(jo!8>>0~*Q?bn-)x-Ov3ILCut^lO{qa ze`6+%KE+3p9&RzAcX$rE?|orCi&6BXE#KcjFElbeKGVbB4{sjijlNlvnTLPNx!=yF zz0?ztWA1RcjhgaCG6&$?Z)d+0ljAvI$B{R3Imhk1STGL`&)3OweO*PsilOd5*lQe{wu7Cih89Zi45?t75!#_=HIA+&(e6$(|#x>en1kj>(-K zlbh~2@~Y@J4xb*A`)*9`G|!P&bpywz#pJfc}(h{>(<9Em#SOoy)vrFd9idtkka)NAhha~z4fXY||) zUf3rl$C%J@B4CL|(yj|f&e*C6)#FFk)KvC4cHDxC7SCERdv2d&M@=eTI=r|--ruKv)|AoV2gW5` z%;SkWQMbi$#OCoEr?~N_@Jrro&cqY!{Ayc=Lk?n!0h9@Yk|$ z%f>JE*VK%gFlF?lNmD0IA%WV1!k=4-9?uojZE_s1Mf?vw>c)TYcNze`BOAZk-!KBP z|09hfQMZv}X+LB0^oMV8`9D2Kb{@_9T{~lB#wf;3o>W;}UR;ruh~i_9Egn=^S=?>7 zyg;V-xZ(j*i;uQ<$!IEwzmxO z){J=}`OsU_o~T>Te`h`S5&ovumGctfTSPgWlf4jdq|2okTzqb9h8=jpdYCNjgxx7u;k&yyxG=o+q!`pTE_<0g!* zIkoD<(Kt9S_?uMYUOEAdq`#WIH~h4d!oj)Uwl)pA>xuBwk9Qgn^80#upcpEZA0NTy zyb((sM{FLy^>0BB&yOE<8V>*HgS3ApdaR+0Sirw<%=G35Py7T6WW)a4zk!Vl`47VW zdFV}qpKEBHWS-l#}9Pp2sGWiP^faL$h?98o4%;5igJ@*m(c3#j=Peu^_ zZSH}+-}8UL1UM>*=L+_D#KU~Q(`9<@fAHye6#XlRr<8x@0i7Q8$q1h68tCXZM||$FpvmXoE1uar zQT(58(JKy8>e2Km<7!f0L^8Vi_|X-W#}xn9;*G!gL?Zq&()*3#OXr<4e{Mzply-rW2UHX8^0opaIM1OFSw!MWf5*fnbZ zJ0AxAj^qDgy^HoQom-)|5B{r(3l7fx_KZl#hW(wzuReu;@~PuSf6)dM`w zh1vLhGbd{?Q3S$2h@IyL>()4q*gD;gBcgF~=b_-;vhimh$9AU8B@KzX+xQob5o)pi z{H4~7r^J5R?9P3%@vHr5qc|wUe%e~nkf>YDKVwzS{kC(x%m3*?;)k^RhwnMSAn5-% zj_q7SoFj<;CjO_g*ZAmz=hnFEC)n6!9{v?%i~r!qsh#PoNo%5R75|JyIrrN?zv9O4 zV+m(o*{Nl=c)$2KwKM%UX-m|tK%5yLKoG+m~AA#rl#K*W;%B=GvKDyww3*ESw^6Vmh zy(nXP4sChRKJh8Z)89t+y;T}3&+TA0X0$K0JV%|J+OGZ?J>GX%x0rw7uxoA_ z$=ijo^4tlwB^!UdJYx|^dA`Wb^MiE@`4^5CBm4KZh}r)N*!FDv(yqGojY*@&j5_h; z3A#Wa{PdUDoT!`6zi_+}@xPOd?9cB9wlf=l-2PYu!v8V*i}26mUwrQ4i2uEt-8#-# z{6p&6?f8bb<7u)tHehW?0?Xu zPvYsp-uyuEggz0AW?(Emls9Qe)J=C>HiOg1K6xsZ9{T+*9S;;wru4XoBt65}ONeI* z|H3saO3$Zn#L`m**5g3&WJu2uvGg$S@6wNWCh{*_vGx1U_Quk~nsb*y2Z|?CdR#=L zr|A#S=Xrs;@%#(dG@qWF#vR-^Ldxf>>{SPfC(Bq!=p^4}Yg~!Cv5sqY6i?nmZagRP ztYe>Wpm;Pr4aY=bJoM3|AyHS&|2+0ZQ9Q{?ci)@j>81Gp)PG-pQ`RUmE@rv(F-{&;+N9*u8h4;8}ToN?h#5zIe^%=|YkoKQlHfSCs zJAcN%_|k?jJA#~|X9AmAOBwx={j1D-GOyc7L9k>e3wL~Q=A?}=u(Ht>LOlqja^A!6A;yKT8Jr$*={px_lU^a>8kLWq5)bQiq$%&X(;U~|9LDlOhb3;Eig@x*1%E7z=l_r%`fSpacihSRKhOS3 z6c6|49HD0t5B+=osl=0IUGIPilJqcVCrx?BN!$6lo`(_T99|RHY)|s-Ly61Bb8rcg zc*M_MA)X_Qi}P^H=`<}E=+pBP@Yjha%lh8GOHbD%`rP|;TzA@##_V>5S?F^*pBT%x zhe^**d^`u8p02}*=QHAIM;xu#hlj}ta=MHU^y+oaJi4UJ@K5CzMCx)_cKP{Wr@aT#$>s zBKu2Rg8f1T5}I(xN+hjFsPA3B&OV&}kFj6Z#d_|`gLek`b+xX`sE4Ddhndy|8#=hX zxL){KucM3;b%XhbgY$69DgBP?SLk~Wn+&$t@u#l~9*Cbln=~Zq`t!e%J-U9MQ+A1O z=My*n9{V4LKij%swm8IENeAl&&h|uIZ$0YMerH3X&d$Bu$)(YKd|iK` z9ErMt{4)mOJlt|7ZgTfmFAIXQ{z2X;bGRH(Sv=gb#rNT|R$XJ>T3Nhw=@+Ui6&0eD zh0D2Jc=g@VO@B|C5_M(#GuG?+SZHRDbIQqn{F%7nN!r;<{peDMd>5ayVDS+HYZh1b zUovLQ$iZXy(U|)$>E9m#x!xR8u#3#$IH4=$MV=(;%K2vvf%9<7IpqoWJPKu=d>Y^B zH*P}1BuyMQp{9EDn5wDcr-Uhz@?cy*8WMHIL9#gD_)j5ikTa=u^jtt!`f_9wbB+gi1Vx0rqi*+g9@{$JAbkT7S;3^y;? z$NFXy-pAi@^rUeoSNkMQKI!C>r;Hs{HGbU48b)zIHAf8O?L%L<)V1-kpNa}&I1u@O z!H1B1h;ZAm)n~x2AaNJ-wPdsLCyzSOTV~hDMoCx=izlPTpIB2pZrXssm89egx;v5; z70U2$SceGdm(DuqkgyK?5?RUG$rC4yt{E_RBHsvij1NdN2k5f1Y~K zg=6}E&ciKd>H@dkuqsI0!8|@OaQswka_wG9EdZD}b^PSflX(l*l!Gx_ikUj_1&H-4 zo#v@x_gC1ZpX42nb?x=s+dZw=%}Yh@Z1yS06!Cw$o_o3JHw4Y~WNeW5{u=tD_pQ@u z*jUn3j;Y4cNqVfY45fWbDe;j{*p{ecY+KA6gY$69nf{rzQ#ngCsL94QHB%;yJN|ek zf;B!{jWi6m?!@|tgQyOYtI;O+sDy;sB659=#q`B%a}7Od#481=)(r-^+7quO*me`Xk>82z@r8asr*l>#lgfj zVDJ$`2L0D!8!})h-Tr?oZG-v`rSti3#Wt}2AckN6t=IPE zk%Pnby4zZzzvp4t5=!swS<~xy!*~b&e~Nd||EG9|xOizgX*auV*0wTHm&ZSSEa%~t zGdthSA6GMOK9;`ip)CDx4P)lEYYuiCWsk7V~&7Ht$I0edo7*Chs$M zTMp|px4srMd3EmS(I@iJdrusG0O6#QCulI9^aY#ziVCOOfNRRs(UTq7f6R62=;{fM z?LX$4GIr`DXV`ztHD=PdFD<_&S528Z$=Lp5yCzT7at!^W5&pn6iQH30d}-w#Z*<)8 zm+1-zMSt+#aZvOJ?=S~NfABtZQ1l1yRtHC);%Te_@Ew6<(T)0D0sHR3J=*xlcLhc< zYD<>T_w#Ln=(__icwFCi&UX%kLvYi7Hx2)}a+v;iIsU8ROWgMZ_-=`OD?xF2-&^TO z!7VmbNhbs4yQH z?~u2O%lq?6FERW$_q{p3Uz051z4fa94UX##U**0}%6YPcaRj)2Z?0sw$IZUo;B_(m zw>(~|_P?c^Ucb~v9=F49`tO48j_L1L{X1^4@5ve<9i=TI80y4?^xr1+m#>wAZ4n! zejns6!#{H02jTla!eRROXXzNl?;PsB7sU5Ml5hxa-wQgy<7R&ect^wKJ6Wao8_sR$ zhL;o8#qr}Gr9BOQD0rw;?e9rgiQ>6eaP6eDug5KYeF-a%=@0g}=?_#+u}}2F?M}}> zSUCl^@z5k44+(De9SuG(#($Yo{CGo{|Hpz4Hv5)I`Y!jl**B7~qn*Cw|02Ub4fB5t zVaFOS?NFIriC){peaEEq1n`kgU-JKS)nDuLe*$4+6u11p&*Nf$qIMPd35Lt}no3_V z{44HzO{LSou2DHlKj(}G*X#GI#D8Y6lPB;PKEv>@xbNR!Pf|HToc2ug7l-(n%As~h z`&N3c#{bhEu6?7uk~9gf?OW*rk6Zqq3x1~I(!Q0Me~G@~3&77(T-(pmd%eEp|00dk z^Ou?bM*5e4FL3%&K6jdabyz-^5w^&1Y2V6b7(U*$ZnkN>EG^g)4v}4+p2Hv$1R3)`M0s^-w3`U#(%5g z_dOZ5Pq%v>( zqu%3Y|6PRL?(`-9cN>0xnE&?@cBkReK9z4V{Nb>Dx)1y=r!W5XuHpN__UV4Y?p56C z$A=!b{CNQUKEtJbD&MO31}zYUlI0z;fcjZzc#!V)~`Q+Q|EmB{Da}2 zhWMYr(FyS~+8XNT&x=C*ui)r_C*^x)rFCk<&uGkAe<6y$%oy&k4*h30c%6%%@+r$z0l_VQ z-U6?8`uI;-zTw{p{pVfq-Gwx^ znm+7JmVRjXD15cdp1;5Ujo`3`--D+;#eVq~mCx_8PRjR-X)e9kpM+Czt?y;U9@q3@ zzi^noq}MX+7k9h#V!z~p;-oj+e(^JxUhJ1VFnvj{-HG~(*IatBU-Ce3OK*RRAKcPQ z#ehR`(i?6Y4nOTqgauKs$L;oMru zcYPVpe=us+{BzDc`QpV3FJ7z=<9zo$^X5E5Q~DX-lbh%O$%~P2EmmHwzuc=O_3uHx z&u;lO1{vz4#4G({*#y;n@DA5MmeHmt$5QJb%O-i;^e2FiQGFf%m)ZTyqHp*l@DpPE z)_({-O3Q1S#wqb@|6BG@8vhLNNlstN;}*j=hyF&NK^dw2+CSR;OAl@h{pC#X8BSmP z;VjkPROtFg&c#PW-~8cRkDGnxf}a`FxA8%wzd$)7{TtKt7lEG})3@>4runXYqdbyj z3taq?*O#0AB|)Rvnm?Bjwn%X+zbm!;Hhm*3zstcXQ!PJ9pY`vXejD;%N!VpE{uRdm zY{>s@@XI6qa@LOVk4-y6{uSWF>G^GZu<5;^vQ+K6UgNa%i~X+}Ke*X{BVj9I`p+u< z(2TG?-U5ETvrpRBzj)m8|5n0obox^MzcbvoH@6dZi{V-yKQP?4H+O>H>h#6Ge`)y3 zVST)du-g^4_QtMPKLp-b>*IXzI}Mlm*gZ$}A8xGmF=!OQa@4{*2_o1e`);H zZ8(0y<6?KRjJ1F2lJIN2>~8J6=o|h7_@frT)_Z$iO>oQi-zkUc3x9X(S0a7x8zfG( zzrB=;y)*NXfnmMm+COEbxYWz;*3Lh2bXYI{0{(laFMey+DIU2tte33Ymp!Yv)yscc z`oPV;e}eOU3&}qjHA&f5(|;BGpE3Q{4S&def3NIy63rmZS1mnL70CZgTG_A_;vR= z8vo`?!hYsc@DH3me%;;11)J}6evO|d%Xm&t%D z|A#~M#V@-T8~%Ie_xQ1-RpVE`wDHHI;F2zp7hg5|n6GuW`=BG7{vVErf1c;pa-kfA zBjW#-$Bm!5kg`-<{r-Opf7kgvejs(h^zqy7LlpnjDChT_ zC*crW{kHoskDGnNzz4Pc)k0B9-poDO#vV8;vdfOBZ~ieNLYT; z37Z(>xBKjVeS@o4*puu&#qrZ$bic#&!7Y8HtNV1t&HkSmzCE;m4){#RFXi_=!(R!@ zZysUh-})Vn?te6VkE?goBdLp4e&V0sRD4T!t9OZ7N#8t+U+dl9JnrjN3;g>d8y705 z`En^blCCMPUVYv4o({`J`jCqhxBjBe@ckkFO>pC|di8?hzv&R--va0UeX&pL)wPCC z3~Zg3dLn7j__bcy^MJnrZ>;uR3;r!^Yi9Wi}-PT)6Q|9_QJ^2hWaPt*SyIM3fp{!*{P?XmE?Jcwtztxc9&NuN^=2s@%paf?NJ@|9^Mh->3fhLvZWQ9_LkCR(^j3=lOm0FDbwM z#y>ACzdsZ9wBgd9m0N%J_`iOR6vF#pF^ z<=1-ip~o#>-UZ+7;-`$uPfWu<1ef_g>63a{ZsR23w|r;*-(BYa*f0F$$EWI350c$K zbo%6bx%G!nj3K$7?`6LD$voaVu zN1O|X;93vLt^XHX?d4p2C(^fZNu*z(oRNO9#qag$|KW)AZQT0A?x0tx+E4#qF8#m6 zFZIC24}#BDT+%50zvQRbU!(j_PIi7y{v^w#{}1iAyb;{&uK<_+U-TtEPc{8D&W|Y{ z$z#RUkH2O3I_JmurTDh#OL>km{CV?ZsW(!_g6p`f+}hzM!5d?LqL%(04#lOND7SX_ z$xoW7m(E_Nr&Pi8;fa9JlWH~U22@X3UoXz{C`U+wiR-%nMJh~L_e zNdK$glbybli}kzPz8;oK4PmDmE`Hskh4FtY^y}H+Uv>K87iSy3BlPRD39C`u{Q5kP zn|hV%d{{_k^_M5)--`n6f{fofQbNs5RKfmi1lr&cTOTl@5PxVjm0)o$0 zocy;UZ$8v+8l0bX}I`tk1Gv--TXLFEB(v! zitGHKhplJ*BN6vQ<|iLMrh5A0{fY38=A-|L!^EGY?=E16SNy5RYQ^519QqUef4TJk zg5v}|ZZmv-h|~WoM|<<99_8v!Z(bkz6aByVnCMHr>(NN{_YMne+)g_yby08~AN0uc zcw_M=v2KXe^H~VRuX>SEL`%ecaP2PU%w<7&B!Dl#J?5|b(B3#A_r#qZE zW<@8(_g$8Ay!qF;;AcAgN8rV2_yX{=9DX;rjk_ZKMd0T;{84cF4Ymls1bl(RnWI(o zPQxz)Uu3xS7d^Hp{_zWLUPyhDIwR?~`mxpHqqP2C34WQ=m-@L$@%@EC6T`nv*yV;x zds#8w@XoH^ryrL#RP$HcpS6ac;`)8s&t#8pE3W;1#T1WA`6O!d!B-eA{eH!C!!L}t zw~XsPG+qULdn@60p?{+W>->fGGf|ssywcuQoGDmN(~Dhu+G7p!s~vun(*wUg#Mgog zN4{%s=_@`Po70rnri;DF9`yfksNI@g9cSevZgcG|?Ps!wj3M$}d%IEN7u@ve|KU(v z+S`gnX*m5q9G<^oqQ|W~Hi1k3@AxYgc-;8u|9eRPPrk}Hu41g=4~6Bq1zh@naA|KV zt~C5NVS7ve-$VL;(Z`=E`YWCc!uEC>xb*+|=1&!a45xoA)%>CV?;-s^`r6)ZH~jbz zmp)MX{}6x0@CA(yH+}m59@75{&X~N%o-}+XVb3^R+OxfBIQ@SQ>Hov>dtb{h3BTn} zEx7dm!Y}RdzBK(;2$TL_aA^-dNyB#$R_pN7INqgrbKjrrA?%e1uMjxMY0)A~-(J=6 z>8rrb6#RYgJx-tWRWwV(_kr(KT-&>fR+>KHxAc7iPMX8?RTQM^V~?cSr>}x>MLhnB zT<}jEPWm_(yw%mN{IE9(hv}atm~1(%?sMtGUeO8DXK);E1)lHla~vGU3&5KxZt0`# zr2YxNrVo3Ql4h5_hWwqt3mkq`27c-=9H##RkGJjM+H=}xY2yw5Q3kvMyx8G)XTW=d zmpS~=40wO=3Wqs zEsC4|c<^dxzqCI(-peVhaqSQ7nY2lozuKQXAW`HLp6&V*`UmM_6qok3;#|Xj;QAB# zha?<=TYvH^kBfbY7pWg`D6aj^_|0Fnug>YjtIf<`ZUm?Q*Z4*MR*k>& zWug8p${Fe3Zus(0|5orDRp0XePR;+$tHS)h9h@@p{CBB-m*YbIJ2lRT|6aq#h5U>! zDsGSQ->3XtriT3Yf)l6b*YRae*W8f*KJdE~m-M?Wr)!Il|9yNrV8?R5Zs5fDqfx*`&2|peECmpTSC(`#K{o{-9N`0y<5-g`%|FAyo zKxVt*R-QXFKe~+z^JAyuARlCXrLv>pvqGHyzXBcjb$zA6#uweFMpmC{!Rh}cer;dh zxA-4+>l4T)E9n2hZGFMU2i-g_`9c35@>iCqeo5bupZ*^X z`bwqF=WpT5F9Nzv)Q4ewi zA0;^F$qM@aF#VO~9#?(rO;*tVhv~2EnTF>phv`fD1}e_uCpKTeKP1hHt3OUMe41Nd zd6DwNM+MjQmC9*`UmEwP^YNP@5^me)?*6qF5`HxLtsEffq5NNz@`hLa=?uYg%4R!% zs_cSHk>chrUDRL7mO6i-{ETC#^QSq6-xT8I;OM}w{#4o5`0sJ$LH;D+(D=olDvve% zP3KR@C&^>M)t@Ryrr`s@d&c04^}6=C|O5jMea^{3km|4!&n+rTF&ZvM2!aMpjK_1~}IH|-_dHt$ao z-Vyy74iJB${9oM44zK!?j`4DsGPbtzn1{?6ikm;pQ-A64^Uz=BJC1GYPl*?AGyHcU zz7QN8_|2b|NZdI+UI@!$G5CCoU;XJC#Vblee_8^*P;v98m1+1=@Wq~AK(?HUbs_&U z@Fk94@_V)6JWgxnxty@2hT~6e%c*!f^rvgUmnkm(6yj7d=dUZlmpgv(CmmzvRL%_j zX%%7DC~o%OBovBU{5OHGjOpwBnlb&=$|?CL`fiKiw}Ic}^zGW1^8YeS-x~1MhT~6O z|IyH&HiJ`U@QXir{DrtbT@@rg*cW2_%eZqR`)1wEZ|)O3r{_cXjrX@3(A$}&x8CV) zbpEFIALjJFEUx!M^uj(=)Fr;P?4r9~^%5_x5g@1UF>yWa@B82Z3AfGL!M%f(+z(J` z_tMf|a~=5Ik+Wu>ck#kWbI(5KqQ!F;iAGF5@xgxNH#;J!C)~UDqU7UR*KTsoJZ(_e z4_9*kUnTedd7OLkzz5$D)&uVUQ;xOP4_Ce`+&P2Sx^a_yLm3Xy&%I&;#~&JgU(jT> z_G8@tSIPZnfe(1mf?Lu{9VTp>hD+lnCT(@Avijc9@+!9Hpy{d~9I&F)_TA>NTk%-90B-9K2UD z&+8W`N0X74@;}AlpYgtikiR|Qt%62xE#QB;;l&RG%{|_U@B(ngojqq}z{SS);HU6^ zMh3i$@J>OaH@ovc$l*`M;;$gQ7(9>vAsO)AgqH=4_Hch@&tVzx{)ATqiMMv~Pu|Ja ztzXd1+dqi#-a-Cw#@am>JNz-;D-x!E2;u#meRDici{SEq82BJ(-@FX?2=F1!J{@Zi z|6|gkIQ?qyVc1v8f34}46vyzfgpUZCjHJWr`HI8uiIwko!mC~RkGJygu~PA+>K_xq z#~R*izQcbV!>53c57a;Ux;D1rMD-8TpAJ5e_{BeVS^P5p#D2qP5zY<1S$ISz|U~`zr^XE5Q~34_#Bu2OEcgL!RNXBUzP!1 z3{JkNf9!GiFVsKG{w3fG)jtg6x91r355t#&FE;ynwK5TKDPO~vfiE%pdKF~AmxC`g z`+Bv{fL{Z?jQGD}nEdu!!FR1f{*~bL|8H;Q|9z*wB47mT;$KDhHSnLyzbjw#Bm5@9 zSAugtN6$|(=&vSx6*%L{UIt72k^XJq4Bm&44?|u3=+%h#+Jy110bd;immbFdmZ0g) zJA(kcm&ex(4*BvZchok?{3F&Ni`wxEtV`2;TrM`GoBa@Xds81ef~pdsKG=|8bl;BlS+}SD$$e^=UJu-f8{n zGd}~Kuk}v)U%&O;s_m=VN1K_1L;7F8rQof=^R<1=j2D16)AlREcWC|@e|vEHfBIj) z^^N15!0G?#fBlw%lgG4c+Q0Q0W+MH*Mb5hXrOc9)yY_FrMmYRkEnkbj0=(FjZ?)kA znE!hH-r!}fe8)O`leXWcPrawy^M_A0OnwJ;cHgfO+Xk`s4jS!#nt$it;FT&Z_z-sb z|J~H{Ue3Q$@L`10|L^`8|IWWt@DYR$ap|9FHVj-&`ehUTYIg3?lK#Ed85$ZK(OlC% zQ}MBcOaG65_jCG#SYILihL2Yc?Z5gt{Xr`={f18jA4~dAGH&@D^iDvIIsGZ%<2C(W z0KBKir-M(_^k>Frg46$#e!r#Yp8-DI(%)~Bi5&SAEq}9b4){zTKQ!PkPw`wGP0NCB0^b0B zd=`8&_(t%fv*266H-WFuf^P-i4DQ!H()@25_!jV0S@gGqZ^eHjI2e6F%zvK&-xf65 z)h!Z8!FPaf2XB)F-wFN-P@8_krJ< z1)jr_ z75ee|5x1`scma64e#G%&@b=*G`Vq&=z&izvJ{=c}pEVdg6Wt2-V(_?r9PbTY2Hq!& zet+d?^y!Zxd<=Q+`3HgbM*qev_z>{^;1}~h#AH(RhY>zVaZfO&FtE}P`$wo=qt7~e zI2bc6>VJAygAYT0Ulx3H)s`s_^)2V+?8r2nl}{0#8v=)aH!pQ9X&KC|c0 zRVYP&9{3qSqtBgfA~5E+G5-1BbHHQuF9lx+J`Y^VaiQ6ef-fd~zTyT7|4zy;w10`} zHTtxxhlAtsd5So+qgUgIFP-aeKx^ZC0DoR_Z!{$7kANWs^GuLZx?)2HGaz}E$h zb6Ujk%VYc-!Plezc@}&V_y%y+PkX!Z>)5#dX2Lfr?g_?zH{2AuIi&Jn`EM5J69(+g8=xsWwa6>=BYr%JdcM8!UNWotLe;z#6 zf2H8Nz-xm>?{wmSuW_W{dkB98ycz%RXTbLoPXE96bN*c$o1*_d;d_j~kE_Ee_&#v@ zf8p;_kb(ab@b`_sPy2>A-IBzcf6PhfyD}KxLf03xee9D9{t5ZJ4BX{0xU3Huo=bcIARs@$bgiDR?Ww>Hqf*;(u8N{Q|<9x%9g-O3`l*PXDjzFV3J(xsWfK zzkS^LONxFmIQ_qrUmw>#q~K+QcXIq|GVoV`7d!s78SviVWkK$bj%0r9^6w9=MFHagB!-s(PxA|qiWj4P&>GT*r415slXT!`k`JGnC z{8=_h`v~?Sw!YVYm#y!CTWt}%njKwP|LniV*7s8IvC5(ApZ)jR`d$h?UO9CAv;X_H zzL$cF-!T7|_0OR${VDhq@bR|3H*~35E%rzDO$VQ7>w80&Wx!{GPqFpAq02MiXMl5Y zZTR_y$?vq=qxCn|%#wX(>iU`&03WC)l0Wm<&tQG&Tn~$WgwF@3|7ZQ$Zz=df<&gC? zzop=d!RKS&+#uQa6BC(MA9T_qiGKQn49tAbNcr2UXh>|4pc+}f9ZuKrEGD~7KE=X$BMFa3-@0FUzT zCgo83`{kNI3cebA7534-^vlnH-v)k@+25~O27C?pYFGc)Wx&^h-{$K7`V9Cw@HOz$ ze)rjs0bft}TI27V$^H%C>x{o|Ci^#nuQ&d_ne5-B@iuz3Ly#Qg{A2nD?)~kO|C`x2 zQoqQjzQtzWS7ycXe+xM4|Ho|ycjW^FG;TT+ymtm1 zUN{;z?FDXL8Km$(1HO&;v190-4Ej63w+D@LYlGyGv{SOB=H8jMrO)BJ2(M*)@Gt)NWx)3k zPXGV*8~nTS`O1Sqq`#MN`v13CU+rt^K??ppIP3qzsE2*0o4|~L!Qnpsec*e|zN6=R zT>59T{}XWff3ffAg$;4y6uZ^Fqh0?5zt_iS#cs9l=p`BS^VM$cKl`@IfHwoD|Cj!` zZ$SpU72(qVQ-Aul&wv*Y?)v|}8PbPNl6Z|jQ~ElA|G)OmKdQ2;KJ=Rz!XTH7WQIhv zBtbdsiiHoq>_lQ)DlA!Ep4e{7Nh9HCpM^5snUp% zr?gUokr=A1mcG)8mFj&BzG5W_iNw-`+V}bH?>^_AGuiyv|FYM*_rU&~?|1M0-9Ns2 z?{m&Q&i|kBm9N64tK-**OMlGHf2{rJ6Ed!8{~1&Mrk_N36}-arpYf142ll5=NWaql zGvVP$c$MovlOCReSG)c*<>6^~lJpm--*OMnz*Dq;#>aE(9^MR3!?DA;4G(XDXW-Ps zxlIpmg*UtYGq1d>E!Tg}w88mt-dm;pc7;4_|7Y5XZ>4>$bL{r;4&vM3^Bj9Typ#BL z_@_AbdUzM{9j^bZIQ~ek|B$BiE1SQ@Apeg<+J6tcOY_&b5X$HJM=u=zFZpX+^zc47 z{$KLfxa8se@LuO120eTL-sjr)kcSV#`(6JT_V6J%{$J*|XI%YtMawr#{Gijn<&l?q z6aO#$Gwb1_#0UO=Px&vtG}1rD;3MqMGygqbt^Cb5hrYWtT$zTZ3$k)ME% zY5!_)`Ge>B*Cd?vzxbzff&M6;g0ub?|8y?t(vR|KIO~7$Pv=q|J_Da3{aNa--NT7L z!}|aD2PvOxf3f_{!CC(we-FIRBQNcm_5X2x@8NvEhcCeAw0|`Q`o9_JUyJa0@+a+J z)yaP|=U>h&5x+qD`!L5f4__vJ5ze!1XVyJ@h4>}7=y&78o1^+yiC@W%1>bP(f7`>e@J-kL zcRYL>zUA8gu7~fy@&D4l&Za$l7moiI|93Xy;d}5M)ql3x!}sC4I=`-U?faMRi}a5J z_#XGB9y5tr*S>#w+}X%%$zK_~g#3+h ztkP3@UYBbhXQf`m|8w8|S!cf(uOPk*&JD|Fo&93GlK66Xf}_i0j8_ql|7ZUs3_X9I zs~^%#u2A*>5vqevd>2HRoUHfeH z@D_Lm{fz%-+dRCL_-56g^vSouTU3A2C*KZlRsBiVhGO~au<2gIV-ks4C;w}A+xtsw z`##$V=SRil{!{+8_m|%Oh>`uvGMT@h?c&p+JelwKGZEfxMXEyo>?{2=lDZhvV)c^|$u)IS6taQjP>j5 zhfl!A;ID!YdH5up-{!XaYx~OYko_?UQvXwYCS3WQ|GDEABYYY@>B`SIC--mM@s0?e zu{vz|86NEY8+Y)WM5uojKCR_X_S;x<$CH#_f}}skXNLTR(|I%n(IRSOYjAEf6K1p50WzplD}m>i|+oG zJsWG@_FDQ!z*pc)CVx7K{w2r1X!}Q@m0z_wjy?WS_;Sc^qkfgI!B@Dyi)VL}D;~ZM zUxm|7ldB%S0bj$uKjyf}{^6D}Z~LOj>E9%No&3EFdFoC=jBmj=R6Z&9Un1ZCYTG|G ze_5+H|Gv+#e^RCL{qHv?!u(^`v-p4MzsVfuj%`=I9XS49`fpNe#UP*KyYOx8zeyU9 zgc#q0?`ZubUH|ES63Yhq_u;!*Kgn5@e|xtbzcl{`@I7t+Nv$h&s za(JoBKlf2d{@=k~QOM~7l*^9)HJz&ex8Im+-;C)A{DK|-Yq}g?wd23FKW!p`U$EnU zs#W=5GS|Ln6XF+a`>AOOxs2~BFa4@Y+fPkSKF3pV{J)IWhP&|-`5bS7i~oNs+>M_x-U`S6?{Uqc=Fp?R z4c@}|CiT$a;qAn?!lj)!`^WTm5Z~tJ2hRR6-U(;@FZydsJ^H)g9jd>!%)`5Fx^{k3 zTkhdK@GjRrhn3$oLHm&)Z3ny3ZteA(M=-zXgaFW0Y<^Nue?_!#jcuKf5R@vrav+Xx?rkGlT3sO5j>;}MRnlVi60 zVFvGRkCcBBK2HAeuQg+O3OrZ-Dfk2&|61eh7vt0LNjUzsX2K&+S@FBpzt&7TzLfK? zjLG76?ft_w?aGI4qGd>s_CZ@jp{6*P)E5BfM zsC_q;-%}Fdi|~18-z~N8J-0+Sb&*_f_RXq&?|E&6FT)qrzt_6--}QSk{<-v5;7j=D zk80ZT4afgFz6xKq{yjV)#@FED|A#^xmtTjks(-F4RR0{4-+<%)#lP1TtBx4ogya9E zeb#I_z7;7Se<$(((mrdlj_*f!7QU(WtJzljz5Ch---d6g{c7;j;y>QaS~4vE4m`{F z`$N?&-|smg_b)s9?83M8`f5!v<)aSauMGJfd`GXZ)|9}hgBT~TTz9qCS8Gb)^q&}~ zt#IAdUSF*#gOk4)KZNhIKT}2d-S`&eH3ojb^-+9cO@)>r#`EEa@CV_Q9$rX14{EMH zz_H51i;2(2J`XFC@ArJdye23=Wlq!-I{Pd+`+P#4Ur_r|<^*=L*PmZ4d@&7VEuIX{|y@p>vaJ-Fp{J+eP zYkEDrop}7eo!|6%cn7@AjjvOVuQD4l`$(TQ9E9KfaHRZFZ~eA?1lYjYA9eW~g5&>bA7O~`VL1Mu_7R2{AAt|q z_TlHF@L~G*zjEBwQ+_Wa`(G~oG2%zaUnKu3>+ApL3hq-$R@%70%xcfe=hQ?7l@I(|>2ea*t1|F2zh{3j9l zIk@xxwQl?vmHS@<{qyiybL^=-m6h*57>)1+_#8ZY1Yd;D!~f<8z69s`|Ajx!@%R0K zc}1B1GJH|T--cctf8pF;=jvw#zNF)CL!XYnF}@04*73KYU&r4VUxTmc_?zm~@i)fT z;ava6KZPO2H{fe_{PpuqxIF*&V2DjjehV(o|2=R7&%*KlGJmKY*K^+Y^_+iaP9XCN zJAbI1aQwRwz5~zd{Gpb1B=g(%?ML`7d|T%awag=B{_y_D{DL)Ef_a7QKecJq|Nh4! z{Rdt2E4zNH%@289SU(5wJzc-m7JB$0d|%gZwZ+fnwFZ8m>$lnx56_1ml0R8rwksdI zo%SuEg1ACH#^o<#V-5UV$cy3mE`QA)USf6F^<`~~hnK>OUH)1TE(r@z<3tKpSSf1igZZMt&*K^Vr?secKQ zw-ldhy}pxj{{7w_xqg$)TAqd{_4-cA`S*MOIl?nmhqSLSjDN?rFO_eGr(OMZ=qYe% zU&>qHvi@g(ptjS)TZza2%l<%Zmxs3zkN=nbf!b~lZzsN$@zt>Z=K9x_*BGA9cj({@=DgSHCg&0eGM4PtAGc2jTsyKQ-^+LvZ}R=ua(p_%M9X?avJ} zK2e5`pR@jF(YCJ<_>klHam#-TE};T8%7^R!a{Z;Q%JDBp_!xXd=U;V6O`n&+7lrcU zR)?K`)ukLC&)t8?m@D%#9iLtK|B$tOC_f1wcjL1w|9wRfJ_Vm}>2 z>;Jkk<dGCz7~zX>xBjoASBU?a{_hdKWOdm6r8-un;(w-TbD{oa z_@XVJD(8E8J5s(C_>wK3pRdA~ZTb9s4ZfoDueuIByl0Q#yYOw~e{=-jgYUp2&mYCo--qv-t9<*yXZZ258Osm}QyUS?lm&!qn7GYNFq^yWkzJ z{S4|UpT8T+2j%aEce?g7|b zS|a^t7(VFAKjQeqk@Anghn)PVa$f#jVgHiykMbFI@?(zwQ$&6Y&b+~lS=OXgs zR)_ZACC9%Pk)ME%Y5z!VX#e=~8zX!YKJNO*vdZ(aXz3sJ_s8m{;1i_3!_l>WUdAl@ zJIbetpESpQG_A7oz4-g+4>)}t9mjq&egvO|w*5oqb&&w&c|L?+UR93#f@~3uxT+?5NuiEm5 zC%|77=5GVOX3OvAoA7m8em~!W({610JJ3^jscx?PS@@=FzlV;0Hd6j=_?DL6buYuq zVRPk|c9qrgr}9;vm$T-|zYE`{{I3YJXTJKKNd51@cj(`YFR5ZD&&yH6^6$fU;fyb- z5)VIs@4*>gQl%b#2;bN8r^=M`a@4T=lqpenpyf}ME9d2;Vf&{{iMm5q{tD$^W4sOW zmntM(Y+^9^xAL^q1B?vF!Q)tU?qvQ*&S0ja&S{+jUFvNJ7 z)gk2%LyVVO9k%{cX+4FPR94u(M8AB>T=_GO+uyIt4%z%w!pmLxo0UII?NEN@RaS=` zUs5fO-)HMzc{RL}`OjyR$u}<_R`D3itbJPH&9?qknD5mM zTYlwj@D|Gdr4XCHc&XeU;pE%lt=vQ2r=KF2%Z?d&f;d4zly zyhHaN8wPa$F(%&)XZ?@;!w};=aPj|zA&#ft3&;QCf5Q-y?}PVP`{($3to^lo{qSD3 zf4%G9-z>8IPx%16&&|KqbpG|t+n8TTkhVL>r{B%L)^+~%P4-$sJ_H}o{i7z=zW_$SP@_Ag0)iq8c3 zcYQkRqtKV4u zR^iLKzNjx%`7HNp+P}npYkXF8eNpfFSXS;okRW`W57+agpl)FzyE`q)GCpFsZ>e8bHjw;ca*glFOWmb>gmeW(tms|!gt}@PJY+%?Fiq4^KJs0{+{wD&P4b=oc?M#eq8iF zA=jUR@*TkUl-E}}{za?g*R z%ZIc7-;AB=8Am1T?d9~JE3`U}pWyz&2V}CkNZFB$346SF3rkcrWQs@cdW4hY!H}$UpY2pY(8Pm;G?;Tkpo_ znEi*~190qHKkbnph7XcH`p=ho_y~LmdF)?5k0Y0bc*YA7yB79!cuRri`Y1a$z$2j`EslpC`4!@q;D3qz6&raOsQt47 zw#sLj{4su=cjIe}ufbQ~j9=%wJ^I(J4m*CG@9}Wzjd9IBznrf0@J;wSoV=u6`-r74 z<=TLk!mB;nZ^J3)`7#gRgYUo} zgqM5xK71F>_!w=wlv~TM9{FsLy!uPfQ)1LfOr_wHL{ii+oXH1fIVe3Eb#)qhV zv6-|B9lzZ86XV73eDaTd)5+)N51WbIt$oue52xO+yR~mR?crtc64IaMIOpNz#FrwE z{nHr_r`=F5*8b^c53hum!?Az5#lx%M?ElO2Dd*+>#Vr%-ALpxyXZ>%-uVs&X63+Tx zo{vrsD}Vaix$*0K3SLe5=x6B>agjj$35~L z@HXVfIr?}f@$K+;bDZ$VcM;zKe>=xX5APZU z|4I0`)_>ZU|0(!{)_>ZK53%+)4WA@^(y3qe%ea`sAbD#~0vp$YcNXhDUx8J`czK=}iyEuGEXQf10sLLahAD@I@WJ>hpE{ zit!crl8#^Xg&z4;IO~5IAL@IQAG|X%KCHo4us`-|C=Ym^UM(ii=hykH!ruU|@bC@z z8l3&{hDs0Lv^tJo^8~!g!?)lY=J++=gI9Za7QP859}P(l--d6&?}Mj2dka&X`4RKi zhIS9nhabYlz8xN3NWB}^e&qQE+L*ko+@4AO))({1ckO4}BVPjN`oH+k`mDf2 zYLNSX){S|Vz83OIxLp7L8Opx|r;k6&TsP!Z@Cvv8qW3@Losj(}uWuIA&e|MR!( z-{ciuAK^*3yZ&FFbo^%{JY{v*{hxaF@vZy^B0LRGy7beIe>1`}@RZ~1`-uDtiX*%k zo_3sle9P_gnJ)h=@QmXvj^7)RZ-qBI-s<>2M0gv#MR~)r@}ieUcspF~|6_luVZ~Zi zUY;)37u0?o@HX9_YS8gFFY!|5M*;7I^E{aBPc=|CguFz1M1L2&1OF`hL%kl}O}zMj z_NVImJiLeaF8C@zT1s|hmPMF$$uZbN7HYhZ4vV1<>U4*X&?Q3@c)v2!-j_s z!22})1|8qy@`F}~?oVj@j`Jb-0P?awvFOo1Og#SI?oTXv_y~LmPMc4cdAQgG|1ayi zbh(F*!AIcCkJ1$$J`Nvce3AOw^Y97y82qo``yM_C$N$UzRKtOXPr)bP(;QvmP3nfy;5 zA-@J+fq&o#z7Ai7zv~FT0be71>M0%c->CgJ;p@o1?FjiT_y+vVNAN6s6W)FV--d6g ze@YKp{}eC(4m_*=Ej?s)#Q83K+wM;V3FKWH*3om;A$*_t6aGD2_*{<81p7vI{+6CleloJZj?P3q{$KXT8eRG) zPv*uibSBVY({FU?$9S>LmrcLXr61!ZHeYssD%}>OAJJb5FDC!gV_NGdFD73`dR(g06 zUInL|ja43=f>$$tm;IA24^I=HgtI@D?)LBu@hSNCIreyXGx2FS{V?tPU(CKO#Ao0S za_slWw-VnBXZ%eMcz7G}EpGhEdU!j$mHKy}_ct89LN5~Js2Xy>ukmrlHuFC%~d{D=)hEl5|u73nRr2A8i)yhkLIk!K> zo{#KX+5M@;q~qhvza-G++4GToE4x3Hp7ii>_$ZwHsq~bGPgotgKQ!&(lkjmJzZ%LM zzu$!WQ|L@EuG#b(Qvr{RFVpZzO}~+WjF4Aye}vD#r{J8|nDOvg_%vL~vF+h=#N+>E ze=5D>;q%1L!r#tu*TWZxpVRTHA?x9b@Od4-8hq(5!54J=YVf7M3}2-Eus_w<;nBYW zUxKqg)!6CbtMFww`%{f>e2Up`4UYe}`zQMz`E~dz{Pi3UJbZ)rHFz_}Ll561ejU!5 zts&pTx8NJ_3b^w>vHWG>n{f808no5M>wg=*Mf+Z|y5%d*ci>rD|G^1yz6;;B_3!6< z@Eu$Ke!dUiCH;v2UzPp=e2@J9$`Sk!z7K!BpED+j-Nn8^h~*!firr=Y6@)l1#BK)p zngGZ1hfSqk#Qs5u%a_=C5&H)r&P#2**!_V9d481fD_Vc_`2^#d-Cu9;v_JNo5{zpy zzX?L#X@1?={v&NdK4sWHV!zWb&h1~Y=Op`9vOg6BX7}ZAjEk!ypsKwCjxBZ zJPEIYfA0vMf>*;M{vnor8lHsTcZ7Tfo`T6Hv+{n~26_I4ca6edZO@jr z*UzWdJzqTz=UL?#AAt9{=c^~+JnJ0egI0(A{f~x8IL}JQ_z--6{7E~TvZ==TF!6&t zA3eiy+QUbPAA(PCobm8c;)mg~e>3ahW5kb;zWNS1A@BN|_5f_ZD91iAK52Ex@1rQkJ~2LJb%=eGW1kqGhO_^VeS#3@VwWjvA3vXkPh0!= z`5b)4+Q-l5;j?=GXJfZLCGYx=<>pW9Sti)`w9hX!bt%7rK4r$yT4Xw>u(jl zZ1?Z12w!>ScQC#dWtFeNS9JfbvB#d0cVmIwzf-;rU&X&<196jgV|7IT1|0v-{#_8_ zd=rlUXa6h+alQq||FeG=ggDQ_H}&_W8=e2Z@ne)f$p1Ec3widx8cVE-ycpksCQ;`E8+Nm z*7re(^D1}+yduC?$ydYi|E%wW5SLHF-Sz**J$p*tP2;)#!I~w(x=YqqLCCx5OOgDg z;YsZKV1P+K$}@2MKkKU?#CbCu|Ihj+2yxy5&)E72`OUA0)K4oM|4;u2LSBrw!SVmp zPY~j~9ghE}eu5C^9q=~NpAE3dySXk>{!Vy1^UDt&!Morc@b?_SX=|)&Wc?C^xc(k^ zmmQyT{0ouvd*R&w|AQBsL{r+Hl2`HONd5J}S^sCoInF76>7U8(x9j-W*iU>f5b|F3wEg`dl^=t1|3CQ;LYzyvx&NR1 z2O-WU;N1UD{(}(blW^|;ds6!Ov^^!xr-+|$_qWe@_%xj7|K$GpMr~tp`5EH5|KIB0 z^vKV`dH(OoVvbuLK1ckF)1US5dHAerAN$HHAB(h)1^68H75nQLkO$Az|040+|1a;) zXj}{Bb9{+-?*D&6(pmTLW#YO2-@czheL!6Q3Vcc1M^mB7zv5z~eXPQlwS6=dD}QBG zqFRIC z!?)pEuKspCdl7;gzm_Qy!j#&Gpex8OW zt$shxz*E*gh5S`F<=RhEGo0uDE*<08Vo%9?)xGxlFWWzfOEmHP-+z9JW2^F4m%t^6 z?OORXJNb6y)vu56Hh7DZ?{NIDBfQ<}kozBlkoTHt@+U#`ckpSm`a{n9o^t7T!rQI> z9RFa1cUc{#iu-e#`c2Wl&6~W`Z?zngg0|ML4^O#@a%UW&cWkoOSJ`d@xO zv`O1wUh1O}-b*~!|37&h$01!`r5=dzKH_`y{*k6(U05&H!;7E zAmtz6(`PjQqniKv-?sVRv0VCHzspkxzV~13@fB;uANb(S zAJ}?r*)tzryO_3T7hI-Y-11W=$^ALEaeeOM=-HqBAHRC`j$gk0&NIInQOd8iCz?KK z5-)zMjVyXv%Jj+H3CI7dd!IDtz2x(-kDH=@;hDjw|K6UHc*$q=+!Gfg_4YZ^WZrt^ z{SiIM+-$ zSVFshbjuX|`=&|UV@|95-@rtNaIWV(nuTwe#ODM4ZJ6pPd^x{Y{OGo(wPS8n`R~F- z$0O#%H(m?hL4L>-ztUW%{QEG`A)Nbl9^Hixn&Mv%%Ks=#bO?VRe9!7HzGBK${-0o? zLpb-1Jxcu$is#ME%9)Qhi4NgEg&!#YyCDBhz(fc9kuSp!Ex$I;{EW)~7$!O>|I0T_ zkrvNfTWMaT{9j1|~X$%>45*`0K8238E3~# z2^<|F|CfISS3h|2*G!2mXQmX64qJ|K`ory}=%>r(J^TONB4Vph} znL&r;-+(ZObU(;%bVaI zfESyRy91tvqeJ+gyc_-p_=p2j@>z4e<}U+B2fW~oKY(8`CvJUMm2LyaT2>@`nxlvnKJ%x0zETEZMDm zr_&MW?^gXhGN$rfaM2<9e}`j_DS9etPF)FjH*ul^{-XDx|Es3x$qIAoBc@2@dtjm? z(BG%}|1^;Ag^7+pKXVMx|J8u^!9)lAMbqei2>pxZ)Ynb1>hFh%jzIsQ>i_#degGyq z0{zS}ME~~#J_r*XqW{zA|3By-Hm9~tLiG>9L`R^1MD;%t$PdFrN1&fMhUowIfRDgL z2mD2I=>JFbr_Jen!xb;7zfnG-BhWu?^`GXE7v*Cx(E+#ipRoE*-xBa~nCKAw51{{X zc*dMQ6XbsaCOQKBQ>y>x1Nljq=m_*rtNu3ydo5ziH;WAKMQXAUz-2D zpnopGw9kqkFSxAZYw4ewV(p*HaM7`7%*kGk>*#;Rls;|BHGeC_iH=2+KP2VE*Z-&@ z!dHn?9r^FNlfT!@iF-RN*Zi*$CprRod|6DM^w4R!mER2IUvA640TUfT{D3 z-zH3S1p1jrpg+gAV4?$V^>dFo`4g`B%fduQAkRD@CQo`9(Gke+hVq)f9hm6Q{1sd- z)BM#3`P+qwjzIsO>JRxIOmqbLc}KeB53c#!hlviAFSuNJmHYurbf|p6<%&>V^LGf_ zw{1ek?}E!+_V4Te#awIa|AK+D|6llelemy?iVm|xTrsEYh+kpj5}8Aj_e19V7YgB9 zSMfsPjg^-9{psHZuj1JI0_*>t+u(!nfvb4A)p6p1H^7;H9QMQincs&C^h+A7|EHwy4#OGW zW4sd1`hSWw#AU|b-Px;n6&#y?;S2ClYg=>eXIZ}n`m5nQ*Zk+_;5zo2ldt3VQv#lZ zv;NQC3g`Op&;MEXwC(-|2_=ilFLuFMM?KTY@^Ls~-!6EE zIrb^`BrZP)@3@M0!?~~Ii>$RSe+AwS-{t)af&F^mUC93<{1JHDRlFD8jr>>Oy52D* zb&>k-gZG$YGjD~vYjiQ*59fE+7k&Z$EiHdZPsBb0@IG_wk8X#5+rtOp{m9S2|HknT zMdXLz1LoMLc}C>2uF*|Nln=xC{oiJ>&v#A1o7j1|E-xZK0;f+7?3;pHKg4f=P=1+w zF>1)K2qrF!@)@?j&s1>hJRJMQ_!yja&+ju8-1=2G_K)##tHa*EaAApSjgwdL3HTU3 zwTC?tcMs;NPf7k<`jhZ+csu+lE&u6jW&Ck`3eKG4$vyZ_9M72RLp}}1SwBVpe(f`k zzg^molb?Z4A%6&W`w6H2i2c=o&%&q8HE*kDLL?g#1f1tf>>pyEIX*MGe{*4c@0 z&NbxN?7}SfmoQl3qAacp{Ff%`{Z z&2baX-!c8m#4qaaV_n!%`^WeSe90VpXoF+c<~lCFO8heX>l_&yB*f&`h+l#KZ;p&D z&*AIDuTuVp*`LAcN&0t8UeaANTK+>%`8VO~TKP9Y>!z0f zVxgz}+wd)0{(?(4dGfyl&)V`ATzZ*@@4~lj`3o++(!=-QJGwv0-j(ck#>-Eexv*=l zx$~p6uRk;=Zm0b)dBH#8@uhto@Y&P$b+K97mrQO#ehA;!_I0sE+gFrhGtpt~d$C;Y z8{_%#LucO#wQr1LGjynZnVX1xW4sui@9bNp_Koopcp>(A3&(28$M_QCrNra^ANo0t z__^C#ui~_si}?SCUdJ&7Z@G$NiHoJKef4Pjis{FOv^y<-tEc>xaC)osuZ!%%N&AY) zQ>Kd*uKewu@>jzvUHLma&Pr>p3l)vE84?X3l&0rTPf5D~4Jmt^8 zQ?7lDX#0xgpEg6gyXMXvQ_wP`?UTu8*uJFAT+G<^Rd5L#$oM6b)1ZA_Y=t-5_Em7H z$hEI1Z-Y}OcV#*DI{QX>JMq-1wJ-BKYu_lxX4qZZ7xP2gzM{Mn-tO!>;OraaU2y#W zLm%ci7?v-W|8C+t;n?P4uKYRPLp=Wfp?7c`_Q>}V-)-Ah!KE74zM|>(!Fz1^3of1X zl)oR|Ys+77>6EAZl<8uhEq}qK8$9J7g!kL>7u@;}p7IaD@&A;+@CtU45Uamo_@FI+ z;T6W7=Ww-)l)vywr-zRsKWy7q!6oJgGJZw%vtOUMIKsMB_p$As^$n}xK6c@iKT(~0 z7hd@R`=E3DRbY<)rYR^)42SIbKc2V1^A>pC0?%9Ec?&#mf#)soyak@O!1EUP54OPn E2Zd=_MF0Q* literal 0 HcmV?d00001 diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.core/L476_ats_blink-master.language.settings.xml b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.core/L476_ats_blink-master.language.settings.xml new file mode 100644 index 0000000..fceeb51 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.core/L476_ats_blink-master.language.settings.xml @@ -0,0 +1,5213 @@ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.core/RealOne.1605601070222.pdom b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.core/RealOne.1605601070222.pdom new file mode 100644 index 0000000000000000000000000000000000000000..ade79b84ee96f5df4a41556c27dc90febbcfd52a GIT binary patch literal 4096 zcmZR$&M*o_Ltr!nMnhmU1cp-xaNp=0PTm>y3#~$cNsEEiYzNqM&UNz{7?=cTWz(p+ WqaiRF0;3@?8UmvsFd71bBLn~o{shYa literal 0 HcmV?d00001 diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.core/RealOne.language.settings.xml b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.core/RealOne.language.settings.xml new file mode 100644 index 0000000..fceeb51 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.core/RealOne.language.settings.xml @@ -0,0 +1,5213 @@ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.make.core/specs.c b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.make.core/specs.c new file mode 100644 index 0000000..8b13789 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.make.core/specs.c @@ -0,0 +1 @@ + diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.make.core/specs.cpp b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.make.core/specs.cpp new file mode 100644 index 0000000..8b13789 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.make.core/specs.cpp @@ -0,0 +1 @@ + diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.make.ui/dialog_settings.xml b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.make.ui/dialog_settings.xml new file mode 100644 index 0000000..1cb58a4 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.make.ui/dialog_settings.xml @@ -0,0 +1,5 @@ + +

+
+
+
diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.managedbuilder.core/spec.c b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.managedbuilder.core/spec.c new file mode 100644 index 0000000..e69de29 diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.ui/L476_ats_blink-master.build.log b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.ui/L476_ats_blink-master.build.log new file mode 100644 index 0000000..e8c07d5 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.ui/L476_ats_blink-master.build.log @@ -0,0 +1,10 @@ +10:05:36 **** Incremental Build of configuration Debug for project L476_ats_blink-master **** +make -j8 all +arm-none-eabi-size L476_ats_blink-master.elf + text data bss dec hex filename + 3648 20 1604 5272 1498 L476_ats_blink-master.elf +Finished building: default.size.stdout + + +10:05:37 Build Finished. 0 errors, 0 warnings. (took 260ms) + diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.ui/RealOne.build.log b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.ui/RealOne.build.log new file mode 100644 index 0000000..bd802d0 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.ui/RealOne.build.log @@ -0,0 +1,10 @@ +09:17:11 **** Incremental Build of configuration Debug for project RealOne **** +make -j8 all +arm-none-eabi-size RealOne.elf + text data bss dec hex filename + 3576 24 1576 5176 1438 RealOne.elf +Finished building: default.size.stdout + + +09:17:12 Build Finished. 0 errors, 0 warnings. (took 316ms) + diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.ui/dialog_settings.xml b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.ui/dialog_settings.xml new file mode 100644 index 0000000..8c1e61e --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.ui/dialog_settings.xml @@ -0,0 +1,11 @@ + +
+
+
+
+
+
+ + +
+
diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.ui/global-build.log b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.ui/global-build.log new file mode 100644 index 0000000..65d01f1 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.cdt.ui/global-build.log @@ -0,0 +1,7 @@ +09:17:11 **** Incremental Build of configuration Debug for project RealOne **** +make -j8 all +arm-none-eabi-size RealOne.elf + text data bss dec hex filename + 3576 24 1576 5176 1438 RealOne.elf +Finished building: default.size.stdout + diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/1/3046896fea27001b16eaee4b2dec2d39 b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/1/3046896fea27001b16eaee4b2dec2d39 new file mode 100644 index 0000000..34f1106 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/1/3046896fea27001b16eaee4b2dec2d39 @@ -0,0 +1,143 @@ +/* Project L476_ats_blink for STM32L476 mounted on Nucleo board: + * the user LED (mounted on pin PA-5) is flashed every second for 50 ms. + * The time base is provided by Systick (1000 ticks per second). + * The clock configuration is the default one (Sysclk = 80 MHz, derived from MSI and PLL). + */ + +/* Includes ------------------------------------------------------------------*/ +#include "main.h" +// #if defined(USE_FULL_ASSERT) +// #include "stm32_assert.h" +// #endif /* USE_FULL_ASSERT */ + +#include "gpio.h" + +// systick interrupt handler +volatile uint32_t msTicks = 0; +volatile uint8_t expe = 2; +volatile uint8_t blue_mode = 0; + +void SysTick_Handler() +{ + if ( BLUE_BUTTON() ){ + blue_mode = 1 ; + } + + msTicks++; /* See startup file startup_LPC17xx.s for SysTick vector */ + if (msTicks == 5){ + LED_GREEN(0); + }else if(msTicks >= 200){ + msTicks = 0; + LED_GREEN(1); + } + if(expe == 2){ + CLK_TOGGLE(); + } +} + +// +//void SystemClock_Config(void); + +int main(void) +{ +/* Configure the system clock */ +SystemClock_Config(); + +// config GPIO +GPIO_init(); + +// init systick timer (tick period at 1 ms) +LL_Init1msTick( SystemCoreClock ); +LL_SYSTICK_EnableIT(); + +//Setup Sleep mode +LL_LPM_EnableSleep(); +//LL_LPM_EnableSleepOnExit(); + +while (1) { + if (blue_mode){ + switch(expe){ + case 1: + __WFI(); + break; + case 2: + break; + } + } + +// else { +// LED_GREEN(0); +// LL_mDelay(950); +// LED_GREEN(1); +// LL_mDelay(50); +// } + } +} + +/** +/** + * @brief System Clock Configuration + * @retval None + * 24Mhz + RTC + LSE + */ +void SystemClock_Config(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_1); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + + LL_RCC_LSE_Enable(); + + /* Wait till LSE is ready */ + while(LL_RCC_LSE_IsReady() != 1) + { + + } + LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE); + LL_RCC_EnableRTC(); + + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); + LL_RCC_MSI_EnablePLLMode(); + LL_PWR_EnableBkUpAccess(); + LL_RCC_ForceBackupDomainReset(); + LL_RCC_ReleaseBackupDomainReset(); + LL_RCC_LSE_SetDriveCapability(LL_RCC_LSEDRIVE_LOW); + + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 24, LL_RCC_PLLR_DIV_4); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(24000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { +// Error_Handler(); + } +} diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/2/108d5b5baa28001b1d0af99b6389052e b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/2/108d5b5baa28001b1d0af99b6389052e new file mode 100644 index 0000000..e48dd9f --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/2/108d5b5baa28001b1d0af99b6389052e @@ -0,0 +1,219 @@ +/* Project L476_ats_blink for STM32L476 mounted on Nucleo board: + * the user LED (mounted on pin PA-5) is flashed every second for 50 ms. + * The time base is provided by Systick (1000 ticks per second). + * The clock configuration is the default one (Sysclk = 80 MHz, derived from MSI and PLL). + */ + +/* Includes ------------------------------------------------------------------*/ +#include "main.h" +// #if defined(USE_FULL_ASSERT) +// #include "stm32_assert.h" +// #endif /* USE_FULL_ASSERT */ + +#include "gpio.h" + +// systick interrupt handler +volatile uint32_t msTicks = 0; +volatile uint8_t expe = 0; +volatile uint8_t blue_mode = 0; + +void SysTick_Handler() +{ + if ( BLUE_BUTTON() ){ + blue_mode = 1 ; + } + + msTicks++; /* See startup file startup_LPC17xx.s for SysTick vector */ + if (msTicks == 5 * expe){ + LED_GREEN(0); + }else if(msTicks >= 200){ + msTicks = 0; + LED_GREEN(1); + } + if(expe == 2){ + CLK_TOGGLE(); + } +} + + + + +int main(void) +{ + if (RCC->BDCR & RCC_BDCR_LSEON) { + LL_APB1_GRP1_EnableClock( LL_APB1_GRP1_PERIPH_PWR ); + LL_PWR_EnableBkUpAccess(); + + //expe = register RTC + expe = RTC->BKP0R; + if (expe == 0){ + expe = 1; + RTC->BKP0R = expe; + }else if (expe != 0 && BLUE_BUTTON()){ + expe ++; + RTC->BKP0R = expe; + } + }else{ + + } + + + + switch(expe){ + case 1: + /* Configure the system clock */ + SystemClock_Config_80M(); + break; + case 2: + /* Configure the system clock */ + SystemClock_Config_24M_LSE(); + break; + } + + + + +// config GPIO +GPIO_init(); + +// init systick timer (tick period at 1 ms) +LL_Init1msTick( SystemCoreClock ); +LL_SYSTICK_EnableIT(); + +//Setup Sleep mode +LL_LPM_EnableSleep(); +//LL_LPM_EnableSleepOnExit(); + +while (1) { + if (blue_mode){ + switch(expe){ + case 1: + __WFI(); + break; + case 2: + LL_RCC_MSI_EnablePLLMode(); + break; + } + + } + } +} + +void Init_LSE(void){ + LL_RCC_LSE_Enable(); + + /* Wait till LSE is ready */ + while(LL_RCC_LSE_IsReady() != 1) + { + + } + LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE); + LL_RCC_EnableRTC(); + LL_PWR_EnableBkUpAccess(); + LL_RCC_ForceBackupDomainReset(); + LL_RCC_ReleaseBackupDomainReset(); + LL_RCC_LSE_SetDriveCapability(LL_RCC_LSEDRIVE_LOW); +} + +/** + * @brief System Clock Configuration + * @retval None + * 24Mhz + RTC + LSE + */ +void SystemClock_Config_24M_LSE(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_1); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + + + + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); +// LL_RCC_MSI_EnablePLLMode(); + + + + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 24, LL_RCC_PLLR_DIV_4); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(24000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { +// Error_Handler(); + } +} + + +void SystemClock_Config_80M(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_4); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_4) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 40, LL_RCC_PLLR_DIV_2); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(80000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { +// Error_Handler(); + } +} diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/2/70561a18ab28001b1d0af99b6389052e b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/2/70561a18ab28001b1d0af99b6389052e new file mode 100644 index 0000000..ff0ee5d --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/2/70561a18ab28001b1d0af99b6389052e @@ -0,0 +1,214 @@ +/* Project L476_ats_blink for STM32L476 mounted on Nucleo board: + * the user LED (mounted on pin PA-5) is flashed every second for 50 ms. + * The time base is provided by Systick (1000 ticks per second). + * The clock configuration is the default one (Sysclk = 80 MHz, derived from MSI and PLL). + */ + +/* Includes ------------------------------------------------------------------*/ +#include "main.h" +// #if defined(USE_FULL_ASSERT) +// #include "stm32_assert.h" +// #endif /* USE_FULL_ASSERT */ + +#include "gpio.h" + +// systick interrupt handler +volatile uint32_t msTicks = 0; +volatile uint8_t expe = 0; +volatile uint8_t blue_mode = 0; + +void SysTick_Handler() +{ + if ( BLUE_BUTTON() ){ + blue_mode = 1 ; + } + + msTicks++; /* See startup file startup_LPC17xx.s for SysTick vector */ + if (msTicks == 5 * expe){ + LED_GREEN(0); + }else if(msTicks >= 200){ + msTicks = 0; + LED_GREEN(1); + } + if(expe == 2){ + CLK_TOGGLE(); + } +} + + + + +int main(void) +{ + if (RCC->BDCR & RCC_BDCR_LSEON) { + LL_APB1_GRP1_EnableClock( LL_APB1_GRP1_PERIPH_PWR ); + LL_PWR_EnableBkUpAccess(); + + //expe = register RTC + expe = RTC->BKP0R; + if (expe == 0){ + expe = 1; + RTC->BKP0R = expe; + }else if (expe != 0 && BLUE_BUTTON()){ + expe ++; + RTC->BKP0R = expe; + } + }else{ + SystemClock_Config_24M_LSE(); + expe = 1; + LL_APB1_GRP1_EnableClock( LL_APB1_GRP1_PERIPH_PWR ); + LL_PWR_EnableBkUpAccess(); + RTC->BKP0R = expe; + } + LL_PWR_DisableBkUpAccess(); + + + switch(expe){ + case 1: + /* Configure the system clock */ + SystemClock_Config_80M(); + break; + case 2: + /* Configure the system clock */ + SystemClock_Config_24M_LSE(); + break; + } + + + + +// config GPIO +GPIO_init(); + +// init systick timer (tick period at 1 ms) +LL_Init1msTick( SystemCoreClock ); +LL_SYSTICK_EnableIT(); + +//Setup Sleep mode +LL_LPM_EnableSleep(); +//LL_LPM_EnableSleepOnExit(); + +while (1) { + if (blue_mode){ + switch(expe){ + case 1: + __WFI(); + break; + case 2: + LL_RCC_MSI_EnablePLLMode(); + break; + } + + } + } +} + +/** + * @brief System Clock Configuration + * @retval None + * 24Mhz + RTC + LSE + */ +void SystemClock_Config_24_LSE(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_1); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + LL_RCC_MSI_EnablePLLMode(); + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); + LL_PWR_EnableBkUpAccess(); + LL_RCC_ForceBackupDomainReset(); + LL_RCC_ReleaseBackupDomainReset(); + LL_RCC_LSE_SetDriveCapability(LL_RCC_LSEDRIVE_LOW); + LL_RCC_LSE_Enable(); + + /* Wait till LSE is ready */ + while(LL_RCC_LSE_IsReady() != 1) + { + + } + LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE); + LL_RCC_EnableRTC(); + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 24, LL_RCC_PLLR_DIV_4); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(24000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { + Error_Handler(); + } +} + + +void SystemClock_Config_80M(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_4); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_4) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 40, LL_RCC_PLLR_DIV_2); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(80000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { +// Error_Handler(); + } +} diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/22/d0fdc915ab28001b1d0af99b6389052e b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/22/d0fdc915ab28001b1d0af99b6389052e new file mode 100644 index 0000000..ca4366d --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/22/d0fdc915ab28001b1d0af99b6389052e @@ -0,0 +1,214 @@ +/* Project L476_ats_blink for STM32L476 mounted on Nucleo board: + * the user LED (mounted on pin PA-5) is flashed every second for 50 ms. + * The time base is provided by Systick (1000 ticks per second). + * The clock configuration is the default one (Sysclk = 80 MHz, derived from MSI and PLL). + */ + +/* Includes ------------------------------------------------------------------*/ +#include "main.h" +// #if defined(USE_FULL_ASSERT) +// #include "stm32_assert.h" +// #endif /* USE_FULL_ASSERT */ + +#include "gpio.h" + +// systick interrupt handler +volatile uint32_t msTicks = 0; +volatile uint8_t expe = 0; +volatile uint8_t blue_mode = 0; + +void SysTick_Handler() +{ + if ( BLUE_BUTTON() ){ + blue_mode = 1 ; + } + + msTicks++; /* See startup file startup_LPC17xx.s for SysTick vector */ + if (msTicks == 5 * expe){ + LED_GREEN(0); + }else if(msTicks >= 200){ + msTicks = 0; + LED_GREEN(1); + } + if(expe == 2){ + CLK_TOGGLE(); + } +} + + + + +int main(void) +{ + if (RCC->BDCR & RCC_BDCR_LSEON) { + LL_APB1_GRP1_EnableClock( LL_APB1_GRP1_PERIPH_PWR ); + LL_PWR_EnableBkUpAccess(); + + //expe = register RTC + expe = RTC->BKP0R; + if (expe == 0){ + expe = 1; + RTC->BKP0R = expe; + }else if (expe != 0 && BLUE_BUTTON()){ + expe ++; + RTC->BKP0R = expe; + } + }else{ + SystemClock_Config_24M_LSE(); + expe = 1; + LL_APB1_GRP1_EnableClock( LL_APB1_GRP1_PERIPH_PWR ); + LL_PWR_EnableBkUpAccess(); + RTC->BKP0R = expe; + } + LL_PWR_DisableBkUpAccess(); + + + switch(expe){ + case 1: + /* Configure the system clock */ + SystemClock_Config_80M(); + break; + case 2: + /* Configure the system clock */ + SystemClock_Config_24M_LSE(); + break; + } + + + + +// config GPIO +GPIO_init(); + +// init systick timer (tick period at 1 ms) +LL_Init1msTick( SystemCoreClock ); +LL_SYSTICK_EnableIT(); + +//Setup Sleep mode +LL_LPM_EnableSleep(); +//LL_LPM_EnableSleepOnExit(); + +while (1) { + if (blue_mode){ + switch(expe){ + case 1: + __WFI(); + break; + case 2: + LL_RCC_MSI_EnablePLLMode(); + break; + } + + } + } +} + +/** + * @brief System Clock Configuration + * @retval None + * 24Mhz + RTC + LSE + */ +void SystemClock_Config(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_1); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + LL_RCC_MSI_EnablePLLMode(); + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); + LL_PWR_EnableBkUpAccess(); + LL_RCC_ForceBackupDomainReset(); + LL_RCC_ReleaseBackupDomainReset(); + LL_RCC_LSE_SetDriveCapability(LL_RCC_LSEDRIVE_LOW); + LL_RCC_LSE_Enable(); + + /* Wait till LSE is ready */ + while(LL_RCC_LSE_IsReady() != 1) + { + + } + LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE); + LL_RCC_EnableRTC(); + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 24, LL_RCC_PLLR_DIV_4); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(24000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { + Error_Handler(); + } +} + + +void SystemClock_Config_80M(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_4); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_4) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 40, LL_RCC_PLLR_DIV_2); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(80000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { +// Error_Handler(); + } +} diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/23/e0a2021eab28001b1d0af99b6389052e b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/23/e0a2021eab28001b1d0af99b6389052e new file mode 100644 index 0000000..da33fd1 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/23/e0a2021eab28001b1d0af99b6389052e @@ -0,0 +1,214 @@ +/* Project L476_ats_blink for STM32L476 mounted on Nucleo board: + * the user LED (mounted on pin PA-5) is flashed every second for 50 ms. + * The time base is provided by Systick (1000 ticks per second). + * The clock configuration is the default one (Sysclk = 80 MHz, derived from MSI and PLL). + */ + +/* Includes ------------------------------------------------------------------*/ +#include "main.h" +// #if defined(USE_FULL_ASSERT) +// #include "stm32_assert.h" +// #endif /* USE_FULL_ASSERT */ + +#include "gpio.h" + +// systick interrupt handler +volatile uint32_t msTicks = 0; +volatile uint8_t expe = 0; +volatile uint8_t blue_mode = 0; + +void SysTick_Handler() +{ + if ( BLUE_BUTTON() ){ + blue_mode = 1 ; + } + + msTicks++; /* See startup file startup_LPC17xx.s for SysTick vector */ + if (msTicks == 5 * expe){ + LED_GREEN(0); + }else if(msTicks >= 200){ + msTicks = 0; + LED_GREEN(1); + } + if(expe == 2){ + CLK_TOGGLE(); + } +} + + + + +int main(void) +{ + if (RCC->BDCR & RCC_BDCR_LSEON) { + LL_APB1_GRP1_EnableClock( LL_APB1_GRP1_PERIPH_PWR ); + LL_PWR_EnableBkUpAccess(); + + //expe = register RTC + expe = RTC->BKP0R; + if (expe == 0){ + expe = 1; + RTC->BKP0R = expe; + }else if (expe != 0 && BLUE_BUTTON()){ + expe ++; + RTC->BKP0R = expe; + } + }else{ + SystemClock_Config_24M_LSE(); + expe = 1; + LL_APB1_GRP1_EnableClock( LL_APB1_GRP1_PERIPH_PWR ); + LL_PWR_EnableBkUpAccess(); + RTC->BKP0R = expe; + } + LL_PWR_DisableBkUpAccess(); + + + switch(expe){ + case 1: + /* Configure the system clock */ + SystemClock_Config_80M(); + break; + case 2: + /* Configure the system clock */ + SystemClock_Config_24M_LSE(); + break; + } + + + + +// config GPIO +GPIO_init(); + +// init systick timer (tick period at 1 ms) +LL_Init1msTick( SystemCoreClock ); +LL_SYSTICK_EnableIT(); + +//Setup Sleep mode +LL_LPM_EnableSleep(); +//LL_LPM_EnableSleepOnExit(); + +while (1) { + if (blue_mode){ + switch(expe){ + case 1: + __WFI(); + break; + case 2: + LL_RCC_MSI_EnablePLLMode(); + break; + } + + } + } +} + +/** + * @brief System Clock Configuration + * @retval None + * 24Mhz + RTC + LSE + */ +void SystemClock_Config_24M_LSE(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_1); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + LL_RCC_MSI_EnablePLLMode(); + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); + LL_PWR_EnableBkUpAccess(); + LL_RCC_ForceBackupDomainReset(); + LL_RCC_ReleaseBackupDomainReset(); + LL_RCC_LSE_SetDriveCapability(LL_RCC_LSEDRIVE_LOW); + LL_RCC_LSE_Enable(); + + /* Wait till LSE is ready */ + while(LL_RCC_LSE_IsReady() != 1) + { + + } + LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE); + LL_RCC_EnableRTC(); + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 24, LL_RCC_PLLR_DIV_4); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(24000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { + Error_Handler(); + } +} + + +void SystemClock_Config_80M(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_4); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_4) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 40, LL_RCC_PLLR_DIV_2); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(80000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { +// Error_Handler(); + } +} diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/2a/0054ead6e427001b16eaee4b2dec2d39 b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/2a/0054ead6e427001b16eaee4b2dec2d39 new file mode 100644 index 0000000..5a08506 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/2a/0054ead6e427001b16eaee4b2dec2d39 @@ -0,0 +1,117 @@ +/* Project L476_ats_blink for STM32L476 mounted on Nucleo board: + * the user LED (mounted on pin PA-5) is flashed every second for 50 ms. + * The time base is provided by Systick (1000 ticks per second). + * The clock configuration is the default one (Sysclk = 80 MHz, derived from MSI and PLL). + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_ll_bus.h" +#include "stm32l4xx_ll_rcc.h" +#include "stm32l4xx_ll_system.h" +#include "stm32l4xx_ll_utils.h" +#include "stm32l4xx_ll_gpio.h" +#include "stm32l4xx_ll_cortex.h" +// #if defined(USE_FULL_ASSERT) +// #include "stm32_assert.h" +// #endif /* USE_FULL_ASSERT */ + +#include "gpio.h" + +// systick interrupt handler +volatile uint32_t msTicks = 0; +volatile uint8_t expe = 0; +volatile uint8_t blue_mode = 0; + +void SysTick_Handler() +{ + if ( BLUE_BUTTON() ){ + blue_mode = 1 ; + } + + msTicks++; /* See startup file startup_LPC17xx.s for SysTick vector */ + if (msTicks == 5){ + LED_GREEN(0); + }else if(msTicks >= 200){ + msTicks = 0; + LED_GREEN(1); + } + CLK_TOGGLE(); +} + +// +//void SystemClock_Config(void); + +int main(void) +{ +/* Configure the system clock */ +SystemClock_Config(); + +// config GPIO +GPIO_init(); + +// init systick timer (tick period at 1 ms) +LL_Init1msTick( SystemCoreClock ); +LL_SYSTICK_EnableIT(); + +//Setup Sleep mode +LL_LPM_EnableSleep(); +//LL_LPM_EnableSleepOnExit(); + +while (1) { + if (blue_mode){ + __WFI(); + } + +// else { +// LED_GREEN(0); +// LL_mDelay(950); +// LED_GREEN(1); +// LL_mDelay(50); +// } + } +} + +/** + * @brief System Clock Configuration + * The system Clock is configured as follows : + * System Clock source = PLL (MSI) + * SYSCLK(Hz) = 80000000 + * HCLK(Hz) = 80000000 + * AHB Prescaler = 1 + * APB1 Prescaler = 1 + * APB2 Prescaler = 1 + * MSI Frequency(Hz) = 4000000 + * PLL_M = 1 + * PLL_N = 40 + * PLL_R = 2 + * Flash Latency(WS) = 4 + * @param None + * @retval None + */ +void SystemClock_Config(void) { +/* MSI configuration and activation */ +LL_FLASH_SetLatency(LL_FLASH_LATENCY_4); +LL_RCC_MSI_Enable(); +while (LL_RCC_MSI_IsReady() != 1) + { }; + +/* Main PLL configuration and activation */ +LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 40, LL_RCC_PLLR_DIV_2); +LL_RCC_PLL_Enable(); +LL_RCC_PLL_EnableDomain_SYS(); +while(LL_RCC_PLL_IsReady() != 1) + { }; + +/* Sysclk activation on the main PLL */ +LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); +LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); +while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { }; + +/* Set APB1 & APB2 prescaler*/ +LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); +LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + +/* Update the global variable called SystemCoreClock */ +SystemCoreClockUpdate(); +} diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/2d/f00ed0eae527001b16eaee4b2dec2d39 b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/2d/f00ed0eae527001b16eaee4b2dec2d39 new file mode 100644 index 0000000..86d24d7 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/2d/f00ed0eae527001b16eaee4b2dec2d39 @@ -0,0 +1,132 @@ +/* Project L476_ats_blink for STM32L476 mounted on Nucleo board: + * the user LED (mounted on pin PA-5) is flashed every second for 50 ms. + * The time base is provided by Systick (1000 ticks per second). + * The clock configuration is the default one (Sysclk = 80 MHz, derived from MSI and PLL). + */ + +/* Includes ------------------------------------------------------------------*/ +#include "main.h" +// #if defined(USE_FULL_ASSERT) +// #include "stm32_assert.h" +// #endif /* USE_FULL_ASSERT */ + +#include "gpio.h" + +// systick interrupt handler +volatile uint32_t msTicks = 0; +volatile uint8_t expe = 0; +volatile uint8_t blue_mode = 0; + +void SysTick_Handler() +{ + if ( BLUE_BUTTON() ){ + blue_mode = 1 ; + } + + msTicks++; /* See startup file startup_LPC17xx.s for SysTick vector */ + if (msTicks == 5){ + LED_GREEN(0); + }else if(msTicks >= 200){ + msTicks = 0; + LED_GREEN(1); + } + CLK_TOGGLE(); +} + +// +//void SystemClock_Config(void); + +int main(void) +{ +/* Configure the system clock */ +SystemClock_Config(); + +// config GPIO +GPIO_init(); + +// init systick timer (tick period at 1 ms) +LL_Init1msTick( SystemCoreClock ); +LL_SYSTICK_EnableIT(); + +//Setup Sleep mode +LL_LPM_EnableSleep(); +//LL_LPM_EnableSleepOnExit(); + +while (1) { + if (blue_mode){ + __WFI(); + } + +// else { +// LED_GREEN(0); +// LL_mDelay(950); +// LED_GREEN(1); +// LL_mDelay(50); +// } + } +} + +/** +/** + * @brief System Clock Configuration + * @retval None + * 24Mhz + RTC + LSE + */ +void SystemClock_Config(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_1); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + LL_RCC_MSI_EnablePLLMode(); + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); + LL_PWR_EnableBkUpAccess(); + LL_RCC_ForceBackupDomainReset(); + LL_RCC_ReleaseBackupDomainReset(); + LL_RCC_LSE_SetDriveCapability(LL_RCC_LSEDRIVE_LOW); + LL_RCC_LSE_Enable(); + + /* Wait till LSE is ready */ + while(LL_RCC_LSE_IsReady() != 1) + { + + } + LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE); + LL_RCC_EnableRTC(); + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 24, LL_RCC_PLLR_DIV_4); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(24000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { + Error_Handler(); + } +} diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/3/f0a41473ec27001b16eaee4b2dec2d39 b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/3/f0a41473ec27001b16eaee4b2dec2d39 new file mode 100644 index 0000000..dc267cb --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/3/f0a41473ec27001b16eaee4b2dec2d39 @@ -0,0 +1,142 @@ +/* Project L476_ats_blink for STM32L476 mounted on Nucleo board: + * the user LED (mounted on pin PA-5) is flashed every second for 50 ms. + * The time base is provided by Systick (1000 ticks per second). + * The clock configuration is the default one (Sysclk = 80 MHz, derived from MSI and PLL). + */ + +/* Includes ------------------------------------------------------------------*/ +#include "main.h" +// #if defined(USE_FULL_ASSERT) +// #include "stm32_assert.h" +// #endif /* USE_FULL_ASSERT */ + +#include "gpio.h" + +// systick interrupt handler +volatile uint32_t msTicks = 0; +volatile uint8_t expe = 2; +volatile uint8_t blue_mode = 0; + +void SysTick_Handler() +{ + if ( BLUE_BUTTON() ){ + blue_mode = 1 ; + } + + msTicks++; /* See startup file startup_LPC17xx.s for SysTick vector */ + if (msTicks == 5){ + LED_GREEN(0); + }else if(msTicks >= 200){ + msTicks = 0; + LED_GREEN(1); + } + if(expe == 2){ + CLK_TOGGLE(); + } +} + + +void SystemClock_Config(void); + +int main(void) +{ +/* Configure the system clock */ +SystemClock_Config(); + +// config GPIO +GPIO_init(); + +// init systick timer (tick period at 1 ms) +LL_Init1msTick( SystemCoreClock ); +LL_SYSTICK_EnableIT(); + +//Setup Sleep mode +LL_LPM_EnableSleep(); +//LL_LPM_EnableSleepOnExit(); + +while (1) { + if (blue_mode){ + switch(expe){ + case 1: + __WFI(); + break; + case 2: + break; + } + } + +// else { +// LED_GREEN(0); +// LL_mDelay(950); +// LED_GREEN(1); +// LL_mDelay(50); +// } + } +} + +/** + * @brief System Clock Configuration + * @retval None + * 24Mhz + RTC + LSE + */ +void SystemClock_Config(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_1); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + + LL_RCC_LSE_Enable(); + + /* Wait till LSE is ready */ + while(LL_RCC_LSE_IsReady() != 1) + { + + } + LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE); + LL_RCC_EnableRTC(); + + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); + LL_RCC_MSI_EnablePLLMode(); + LL_PWR_EnableBkUpAccess(); + LL_RCC_ForceBackupDomainReset(); + LL_RCC_ReleaseBackupDomainReset(); + LL_RCC_LSE_SetDriveCapability(LL_RCC_LSEDRIVE_LOW); + + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 24, LL_RCC_PLLR_DIV_4); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(24000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { +// Error_Handler(); + } +} diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/36/d0c2f257ea27001b16eaee4b2dec2d39 b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/36/d0c2f257ea27001b16eaee4b2dec2d39 new file mode 100644 index 0000000..e541f0f --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/36/d0c2f257ea27001b16eaee4b2dec2d39 @@ -0,0 +1,132 @@ +/* Project L476_ats_blink for STM32L476 mounted on Nucleo board: + * the user LED (mounted on pin PA-5) is flashed every second for 50 ms. + * The time base is provided by Systick (1000 ticks per second). + * The clock configuration is the default one (Sysclk = 80 MHz, derived from MSI and PLL). + */ + +/* Includes ------------------------------------------------------------------*/ +#include "main.h" +// #if defined(USE_FULL_ASSERT) +// #include "stm32_assert.h" +// #endif /* USE_FULL_ASSERT */ + +#include "gpio.h" + +// systick interrupt handler +volatile uint32_t msTicks = 0; +volatile uint8_t expe = 0; +volatile uint8_t blue_mode = 0; + +void SysTick_Handler() +{ + if ( BLUE_BUTTON() ){ + blue_mode = 1 ; + } + + msTicks++; /* See startup file startup_LPC17xx.s for SysTick vector */ + if (msTicks == 5){ + LED_GREEN(0); + }else if(msTicks >= 200){ + msTicks = 0; + LED_GREEN(1); + } + CLK_TOGGLE(); +} + +// +//void SystemClock_Config(void); + +int main(void) +{ +/* Configure the system clock */ +SystemClock_Config(); + +// config GPIO +GPIO_init(); + +// init systick timer (tick period at 1 ms) +LL_Init1msTick( SystemCoreClock ); +LL_SYSTICK_EnableIT(); + +//Setup Sleep mode +LL_LPM_EnableSleep(); +//LL_LPM_EnableSleepOnExit(); + +while (1) { + if (blue_mode){ + __WFI(); + } + +// else { +// LED_GREEN(0); +// LL_mDelay(950); +// LED_GREEN(1); +// LL_mDelay(50); +// } + } +} + +/** +/** + * @brief System Clock Configuration + * @retval None + * 24Mhz + RTC + LSE + */ +void SystemClock_Config(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_1); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + LL_RCC_MSI_EnablePLLMode(); + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); + LL_PWR_EnableBkUpAccess(); + LL_RCC_ForceBackupDomainReset(); + LL_RCC_ReleaseBackupDomainReset(); + LL_RCC_LSE_SetDriveCapability(LL_RCC_LSEDRIVE_LOW); + LL_RCC_LSE_Enable(); + + /* Wait till LSE is ready */ + while(LL_RCC_LSE_IsReady() != 1) + { + + } + LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE); + LL_RCC_EnableRTC(); + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 24, LL_RCC_PLLR_DIV_4); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(24000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { +// Error_Handler(); + } +} diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/38/90d6b9feac28001b1d0af99b6389052e b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/38/90d6b9feac28001b1d0af99b6389052e new file mode 100644 index 0000000..fca2107 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/38/90d6b9feac28001b1d0af99b6389052e @@ -0,0 +1,215 @@ +/* Project L476_ats_blink for STM32L476 mounted on Nucleo board: + * the user LED (mounted on pin PA-5) is flashed every second for 50 ms. + * The time base is provided by Systick (1000 ticks per second). + * The clock configuration is the default one (Sysclk = 80 MHz, derived from MSI and PLL). + */ + +/* Includes ------------------------------------------------------------------*/ +#include "main.h" +// #if defined(USE_FULL_ASSERT) +// #include "stm32_assert.h" +// #endif /* USE_FULL_ASSERT */ + +#include "gpio.h" + +// systick interrupt handler +volatile uint32_t msTicks = 0; +volatile uint8_t expe = 1; +volatile uint8_t blue_mode = 0; + +void SysTick_Handler() +{ + if ( BLUE_BUTTON() ){ + blue_mode = 1 ; + } + + msTicks++; /* See startup file startup_LPC17xx.s for SysTick vector */ + if (msTicks == 5){ + LED_GREEN(0); + }else if(msTicks >= 200){ + msTicks = 0; + LED_GREEN(1); + } + if(expe == 2){ + CLK_TOGGLE(); + } +} + + + + +int main(void) +{ +// if (RCC->BDCR & RCC_BDCR_LSEON) { +// LL_APB1_GRP1_EnableClock( LL_APB1_GRP1_PERIPH_PWR ); +// LL_PWR_EnableBkUpAccess(); +// +// //expe = register RTC +// expe = RTC->BKP0R; +// if (expe == 0){ +// expe = 1; +// RTC->BKP0R = expe; +// }else if (expe != 0 && BLUE_BUTTON()){ +// expe ++; +// RTC->BKP0R = expe; +// } +// }else{ +// SystemClock_Config_24M_LSE(); +// expe = 1; +// LL_APB1_GRP1_EnableClock( LL_APB1_GRP1_PERIPH_PWR ); +// LL_PWR_EnableBkUpAccess(); +// RTC->BKP0R = expe; +// } +// LL_PWR_DisableBkUpAccess(); + switch(expe){ + case 1: + /* Configure the system clock */ + SystemClock_Config_80M(); + break; + case 2: + /* Configure the system clock */ + SystemClock_Config_24M_LSE(); + break; + } + + + + +// config GPIO +GPIO_init(); + +// init systick timer (tick period at 1 ms) +LL_Init1msTick( SystemCoreClock ); +LL_SYSTICK_EnableIT(); + +//Setup Sleep mode +LL_LPM_EnableSleep(); +//LL_LPM_EnableSleepOnExit(); + +while (1) { + if (blue_mode){ + switch(expe){ + case 1: + __WFI(); + break; + case 2: + LL_RCC_MSI_EnablePLLMode(); + break; + } + + } + } +} + +/** + * @brief System Clock Configuration + * @retval None + * 24Mhz + RTC + LSE + */ +void SystemClock_Config_24M_LSE(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_1); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + + LL_RCC_LSE_Enable(); + + /* Wait till LSE is ready */ + while(LL_RCC_LSE_IsReady() != 1) + { + + } + LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE); + LL_RCC_EnableRTC(); + + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); +// LL_RCC_MSI_EnablePLLMode(); + LL_PWR_EnableBkUpAccess(); + LL_RCC_ForceBackupDomainReset(); + LL_RCC_ReleaseBackupDomainReset(); + LL_RCC_LSE_SetDriveCapability(LL_RCC_LSEDRIVE_LOW); + + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 24, LL_RCC_PLLR_DIV_4); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(24000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { +// Error_Handler(); + } +} + + +void SystemClock_Config_80M(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_4); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_4) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 40, LL_RCC_PLLR_DIV_2); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(80000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { +// Error_Handler(); + } +} diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/49/d01119a2ac28001b1d0af99b6389052e b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/49/d01119a2ac28001b1d0af99b6389052e new file mode 100644 index 0000000..016c459 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/49/d01119a2ac28001b1d0af99b6389052e @@ -0,0 +1,215 @@ +/* Project L476_ats_blink for STM32L476 mounted on Nucleo board: + * the user LED (mounted on pin PA-5) is flashed every second for 50 ms. + * The time base is provided by Systick (1000 ticks per second). + * The clock configuration is the default one (Sysclk = 80 MHz, derived from MSI and PLL). + */ + +/* Includes ------------------------------------------------------------------*/ +#include "main.h" +// #if defined(USE_FULL_ASSERT) +// #include "stm32_assert.h" +// #endif /* USE_FULL_ASSERT */ + +#include "gpio.h" + +// systick interrupt handler +volatile uint32_t msTicks = 0; +volatile uint8_t expe = 1; +volatile uint8_t blue_mode = 0; + +void SysTick_Handler() +{ + if ( BLUE_BUTTON() ){ + blue_mode = 1 ; + } + + msTicks++; /* See startup file startup_LPC17xx.s for SysTick vector */ + if (msTicks == 5 * expe){ + LED_GREEN(0); + }else if(msTicks >= 200){ + msTicks = 0; + LED_GREEN(1); + } + if(expe == 2){ + CLK_TOGGLE(); + } +} + + + + +int main(void) +{ +// if (RCC->BDCR & RCC_BDCR_LSEON) { +// LL_APB1_GRP1_EnableClock( LL_APB1_GRP1_PERIPH_PWR ); +// LL_PWR_EnableBkUpAccess(); +// +// //expe = register RTC +// expe = RTC->BKP0R; +// if (expe == 0){ +// expe = 1; +// RTC->BKP0R = expe; +// }else if (expe != 0 && BLUE_BUTTON()){ +// expe ++; +// RTC->BKP0R = expe; +// } +// }else{ +// SystemClock_Config_24M_LSE(); +// expe = 1; +// LL_APB1_GRP1_EnableClock( LL_APB1_GRP1_PERIPH_PWR ); +// LL_PWR_EnableBkUpAccess(); +// RTC->BKP0R = expe; +// } +// LL_PWR_DisableBkUpAccess(); + switch(expe){ + case 1: + /* Configure the system clock */ + SystemClock_Config_80M(); + break; + case 2: + /* Configure the system clock */ + SystemClock_Config_24M_LSE(); + break; + } + + + + +// config GPIO +GPIO_init(); + +// init systick timer (tick period at 1 ms) +LL_Init1msTick( SystemCoreClock ); +LL_SYSTICK_EnableIT(); + +//Setup Sleep mode +LL_LPM_EnableSleep(); +//LL_LPM_EnableSleepOnExit(); + +while (1) { + if (blue_mode){ + switch(expe){ + case 1: + __WFI(); + break; + case 2: + LL_RCC_MSI_EnablePLLMode(); + break; + } + + } + } +} + +/** + * @brief System Clock Configuration + * @retval None + * 24Mhz + RTC + LSE + */ +void SystemClock_Config_24M_LSE(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_1); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + + LL_RCC_LSE_Enable(); + + /* Wait till LSE is ready */ + while(LL_RCC_LSE_IsReady() != 1) + { + + } + LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE); + LL_RCC_EnableRTC(); + + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); +// LL_RCC_MSI_EnablePLLMode(); + LL_PWR_EnableBkUpAccess(); + LL_RCC_ForceBackupDomainReset(); + LL_RCC_ReleaseBackupDomainReset(); + LL_RCC_LSE_SetDriveCapability(LL_RCC_LSEDRIVE_LOW); + + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 24, LL_RCC_PLLR_DIV_4); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(24000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { +// Error_Handler(); + } +} + + +void SystemClock_Config_80M(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_4); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_4) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 40, LL_RCC_PLLR_DIV_2); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(80000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { +// Error_Handler(); + } +} diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/57/7067ce86a928001b1d0af99b6389052e b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/57/7067ce86a928001b1d0af99b6389052e new file mode 100644 index 0000000..ffe6fd9 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/57/7067ce86a928001b1d0af99b6389052e @@ -0,0 +1,203 @@ +/* Project L476_ats_blink for STM32L476 mounted on Nucleo board: + * the user LED (mounted on pin PA-5) is flashed every second for 50 ms. + * The time base is provided by Systick (1000 ticks per second). + * The clock configuration is the default one (Sysclk = 80 MHz, derived from MSI and PLL). + */ + +/* Includes ------------------------------------------------------------------*/ +#include "main.h" +// #if defined(USE_FULL_ASSERT) +// #include "stm32_assert.h" +// #endif /* USE_FULL_ASSERT */ + +#include "gpio.h" + +// systick interrupt handler +volatile uint32_t msTicks = 0; +volatile uint8_t expe = 0; +volatile uint8_t blue_mode = 0; + +void SysTick_Handler() +{ + if ( BLUE_BUTTON() ){ + blue_mode = 1 ; + } + + msTicks++; /* See startup file startup_LPC17xx.s for SysTick vector */ + if (msTicks == 5 * expe){ + LED_GREEN(0); + }else if(msTicks >= 200){ + msTicks = 0; + LED_GREEN(1); + } + if(expe == 2){ + CLK_TOGGLE(); + } +} + + + + +int main(void) +{ + //expe = register RTC + if (expe == 0){ + expe = 1; + //save RTC + }else if (expe != 0 && BLUE_BUTTON()){ + expe ++; + //save RTC + } + + switch(expe){ + case 1: + /* Configure the system clock */ + SystemClock_Config_80M(); + break; + case 2: + /* Configure the system clock */ + SystemClock_Config_24M_LSE(); + break; + } + + + + +// config GPIO +GPIO_init(); + +// init systick timer (tick period at 1 ms) +LL_Init1msTick( SystemCoreClock ); +LL_SYSTICK_EnableIT(); + +//Setup Sleep mode +LL_LPM_EnableSleep(); +//LL_LPM_EnableSleepOnExit(); + +while (1) { + if (blue_mode){ + switch(expe){ + case 1: + __WFI(); + break; + case 2: + LL_RCC_MSI_EnablePLLMode(); + break; + } + + } + } +} + +/** + * @brief System Clock Configuration + * @retval None + * 24Mhz + RTC + LSE + */ +void SystemClock_Config_24M_LSE(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_1); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + + LL_RCC_LSE_Enable(); + + /* Wait till LSE is ready */ + while(LL_RCC_LSE_IsReady() != 1) + { + + } + LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE); + LL_RCC_EnableRTC(); + + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); +// LL_RCC_MSI_EnablePLLMode(); + LL_PWR_EnableBkUpAccess(); + LL_RCC_ForceBackupDomainReset(); + LL_RCC_ReleaseBackupDomainReset(); + LL_RCC_LSE_SetDriveCapability(LL_RCC_LSEDRIVE_LOW); + + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 24, LL_RCC_PLLR_DIV_4); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(24000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { +// Error_Handler(); + } +} + + +void SystemClock_Config_80M(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_4); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_4) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 40, LL_RCC_PLLR_DIV_2); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(80000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { +// Error_Handler(); + } +} diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/59/70f0c7a5e527001b16eaee4b2dec2d39 b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/59/70f0c7a5e527001b16eaee4b2dec2d39 new file mode 100644 index 0000000..780d0d3 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/59/70f0c7a5e527001b16eaee4b2dec2d39 @@ -0,0 +1,137 @@ +/* Project L476_ats_blink for STM32L476 mounted on Nucleo board: + * the user LED (mounted on pin PA-5) is flashed every second for 50 ms. + * The time base is provided by Systick (1000 ticks per second). + * The clock configuration is the default one (Sysclk = 80 MHz, derived from MSI and PLL). + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_ll_bus.h" +#include "stm32l4xx_ll_rcc.h" +#include "stm32l4xx_ll_system.h" +#include "stm32l4xx_ll_utils.h" +#include "stm32l4xx_ll_gpio.h" +#include "stm32l4xx_ll_cortex.h" +// #if defined(USE_FULL_ASSERT) +// #include "stm32_assert.h" +// #endif /* USE_FULL_ASSERT */ + +#include "gpio.h" + +// systick interrupt handler +volatile uint32_t msTicks = 0; +volatile uint8_t expe = 0; +volatile uint8_t blue_mode = 0; + +void SysTick_Handler() +{ + if ( BLUE_BUTTON() ){ + blue_mode = 1 ; + } + + msTicks++; /* See startup file startup_LPC17xx.s for SysTick vector */ + if (msTicks == 5){ + LED_GREEN(0); + }else if(msTicks >= 200){ + msTicks = 0; + LED_GREEN(1); + } + CLK_TOGGLE(); +} + +// +//void SystemClock_Config(void); + +int main(void) +{ +/* Configure the system clock */ +SystemClock_Config(); + +// config GPIO +GPIO_init(); + +// init systick timer (tick period at 1 ms) +LL_Init1msTick( SystemCoreClock ); +LL_SYSTICK_EnableIT(); + +//Setup Sleep mode +LL_LPM_EnableSleep(); +//LL_LPM_EnableSleepOnExit(); + +while (1) { + if (blue_mode){ + __WFI(); + } + +// else { +// LED_GREEN(0); +// LL_mDelay(950); +// LED_GREEN(1); +// LL_mDelay(50); +// } + } +} + +/** +/** + * @brief System Clock Configuration + * @retval None + * 24Mhz + RTC + LSE + */ +void SystemClock_Config(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_1); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + LL_RCC_MSI_EnablePLLMode(); + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); + LL_PWR_EnableBkUpAccess(); + LL_RCC_ForceBackupDomainReset(); + LL_RCC_ReleaseBackupDomainReset(); + LL_RCC_LSE_SetDriveCapability(LL_RCC_LSEDRIVE_LOW); + LL_RCC_LSE_Enable(); + + /* Wait till LSE is ready */ + while(LL_RCC_LSE_IsReady() != 1) + { + + } + LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE); + LL_RCC_EnableRTC(); + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 24, LL_RCC_PLLR_DIV_4); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(24000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { + Error_Handler(); + } +} diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/6a/701013b2a928001b1d0af99b6389052e b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/6a/701013b2a928001b1d0af99b6389052e new file mode 100644 index 0000000..2902365 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/6a/701013b2a928001b1d0af99b6389052e @@ -0,0 +1,219 @@ +/* Project L476_ats_blink for STM32L476 mounted on Nucleo board: + * the user LED (mounted on pin PA-5) is flashed every second for 50 ms. + * The time base is provided by Systick (1000 ticks per second). + * The clock configuration is the default one (Sysclk = 80 MHz, derived from MSI and PLL). + */ + +/* Includes ------------------------------------------------------------------*/ +#include "main.h" +// #if defined(USE_FULL_ASSERT) +// #include "stm32_assert.h" +// #endif /* USE_FULL_ASSERT */ + +#include "gpio.h" + +// systick interrupt handler +volatile uint32_t msTicks = 0; +volatile uint8_t expe = 0; +volatile uint8_t blue_mode = 0; + +void SysTick_Handler() +{ + if ( BLUE_BUTTON() ){ + blue_mode = 1 ; + } + + msTicks++; /* See startup file startup_LPC17xx.s for SysTick vector */ + if (msTicks == 5 * expe){ + LED_GREEN(0); + }else if(msTicks >= 200){ + msTicks = 0; + LED_GREEN(1); + } + if(expe == 2){ + CLK_TOGGLE(); + } +} + + + + +int main(void) +{ + if (RCC->BDCR & RCC_BDCR_LSEON) { + LL_APB1_GRP1_EnableClock( LL_APB1_GRP1_PERIPH_PWR ); + LL_PWR_EnableBkUpAccess(); + + //expe = register RTC + expe = RTC_BKP0R; + if (expe == 0){ + expe = 1; + RTC_BKP0R = expe; + }else if (expe != 0 && BLUE_BUTTON()){ + expe ++; + RTC_BKP0R = expe; + } + }else{ + + } + + + + switch(expe){ + case 1: + /* Configure the system clock */ + SystemClock_Config_80M(); + break; + case 2: + /* Configure the system clock */ + SystemClock_Config_24M_LSE(); + break; + } + + + + +// config GPIO +GPIO_init(); + +// init systick timer (tick period at 1 ms) +LL_Init1msTick( SystemCoreClock ); +LL_SYSTICK_EnableIT(); + +//Setup Sleep mode +LL_LPM_EnableSleep(); +//LL_LPM_EnableSleepOnExit(); + +while (1) { + if (blue_mode){ + switch(expe){ + case 1: + __WFI(); + break; + case 2: + LL_RCC_MSI_EnablePLLMode(); + break; + } + + } + } +} + +void Init_LSE(void){ + LL_RCC_LSE_Enable(); + + /* Wait till LSE is ready */ + while(LL_RCC_LSE_IsReady() != 1) + { + + } + LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE); + LL_RCC_EnableRTC(); + LL_PWR_EnableBkUpAccess(); + LL_RCC_ForceBackupDomainReset(); + LL_RCC_ReleaseBackupDomainReset(); + LL_RCC_LSE_SetDriveCapability(LL_RCC_LSEDRIVE_LOW); +} + +/** + * @brief System Clock Configuration + * @retval None + * 24Mhz + RTC + LSE + */ +void SystemClock_Config_24M_LSE(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_1); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + + + + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); +// LL_RCC_MSI_EnablePLLMode(); + + + + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 24, LL_RCC_PLLR_DIV_4); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(24000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { +// Error_Handler(); + } +} + + +void SystemClock_Config_80M(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_4); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_4) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 40, LL_RCC_PLLR_DIV_2); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(80000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { +// Error_Handler(); + } +} diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/6d/70f34093ea27001b16eaee4b2dec2d39 b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/6d/70f34093ea27001b16eaee4b2dec2d39 new file mode 100644 index 0000000..460e791 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/6d/70f34093ea27001b16eaee4b2dec2d39 @@ -0,0 +1,81 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * @file : main.h + * @brief : Header for main.c file. + * This file contains the common defines of the application. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2020 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __MAIN_H +#define __MAIN_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal.h" +#include "stm32l4xx_ll_crs.h" +#include "stm32l4xx_ll_rcc.h" +#include "stm32l4xx_ll_bus.h" +#include "stm32l4xx_ll_system.h" +#include "stm32l4xx_ll_exti.h" +#include "stm32l4xx_ll_cortex.h" +#include "stm32l4xx_ll_utils.h" +#include "stm32l4xx_ll_pwr.h" +#include "stm32l4xx_ll_dma.h" +#include "stm32l4xx_ll_gpio.h" + +/* Private includes ----------------------------------------------------------*/ +/* USER CODE BEGIN Includes */ + +/* USER CODE END Includes */ + +/* Exported types ------------------------------------------------------------*/ +/* USER CODE BEGIN ET */ + +/* USER CODE END ET */ + +/* Exported constants --------------------------------------------------------*/ +/* USER CODE BEGIN EC */ + +/* USER CODE END EC */ + +/* Exported macro ------------------------------------------------------------*/ +/* USER CODE BEGIN EM */ + +/* USER CODE END EM */ + +/* Exported functions prototypes ---------------------------------------------*/ +void Error_Handler(void); + +/* USER CODE BEGIN EFP */ + +/* USER CODE END EFP */ + +/* Private defines -----------------------------------------------------------*/ +/* USER CODE BEGIN Private defines */ + +/* USER CODE END Private defines */ + +#ifdef __cplusplus +} +#endif + +#endif /* __MAIN_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/7b/e06807a1ea27001b16eaee4b2dec2d39 b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/7b/e06807a1ea27001b16eaee4b2dec2d39 new file mode 100644 index 0000000..ffe9917 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/7b/e06807a1ea27001b16eaee4b2dec2d39 @@ -0,0 +1,81 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * @file : main.h + * @brief : Header for main.c file. + * This file contains the common defines of the application. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2020 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __MAIN_H +#define __MAIN_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal.h" +#include "stm32l4xx_ll_crs.h" +#include "stm32l4xx_ll_rcc.h" +#include "stm32l4xx_ll_bus.h" +#include "stm32l4xx_ll_system.h" +#include "stm32l4xx_ll_exti.h" +#include "stm32l4xx_ll_cortex.h" +#include "stm32l4xx_ll_utils.h" +#include "stm32l4xx_ll_pwr.h" +#include "stm32l4xx_ll_dma.h" +#include "stm32l4xx_ll_gpio.h" + +/* Private includes ----------------------------------------------------------*/ +/* USER CODE BEGIN Includes */ +#include "gpio.h" +/* USER CODE END Includes */ + +/* Exported types ------------------------------------------------------------*/ +/* USER CODE BEGIN ET */ + +/* USER CODE END ET */ + +/* Exported constants --------------------------------------------------------*/ +/* USER CODE BEGIN EC */ + +/* USER CODE END EC */ + +/* Exported macro ------------------------------------------------------------*/ +/* USER CODE BEGIN EM */ + +/* USER CODE END EM */ + +/* Exported functions prototypes ---------------------------------------------*/ +void Error_Handler(void); + +/* USER CODE BEGIN EFP */ + +/* USER CODE END EFP */ + +/* Private defines -----------------------------------------------------------*/ +/* USER CODE BEGIN Private defines */ + +/* USER CODE END Private defines */ + +#ifdef __cplusplus +} +#endif + +#endif /* __MAIN_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/8/a07bb5aeab28001b1d0af99b6389052e b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/8/a07bb5aeab28001b1d0af99b6389052e new file mode 100644 index 0000000..ca56a69 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/8/a07bb5aeab28001b1d0af99b6389052e @@ -0,0 +1,221 @@ +/* Project L476_ats_blink for STM32L476 mounted on Nucleo board: + * the user LED (mounted on pin PA-5) is flashed every second for 50 ms. + * The time base is provided by Systick (1000 ticks per second). + * The clock configuration is the default one (Sysclk = 80 MHz, derived from MSI and PLL). + */ + +/* Includes ------------------------------------------------------------------*/ +#include "main.h" +// #if defined(USE_FULL_ASSERT) +// #include "stm32_assert.h" +// #endif /* USE_FULL_ASSERT */ + +#include "gpio.h" + +// systick interrupt handler +volatile uint32_t msTicks = 0; +volatile uint8_t expe = 0; +volatile uint8_t blue_mode = 0; + +void SysTick_Handler() +{ + if ( BLUE_BUTTON() ){ + blue_mode = 1 ; + } + + msTicks++; /* See startup file startup_LPC17xx.s for SysTick vector */ + if (msTicks == 5 * expe){ + LED_GREEN(0); + }else if(msTicks >= 200){ + msTicks = 0; + LED_GREEN(1); + } + if(expe == 2){ + CLK_TOGGLE(); + } +} + + + + +int main(void) +{ + if (RCC->BDCR & RCC_BDCR_LSEON) { + LL_APB1_GRP1_EnableClock( LL_APB1_GRP1_PERIPH_PWR ); + LL_PWR_EnableBkUpAccess(); + + //expe = register RTC + expe = RTC->BKP0R; + if (expe == 0){ + expe = 1; + RTC->BKP0R = expe; + }else if (expe != 0 && BLUE_BUTTON()){ + expe ++; + RTC->BKP0R = expe; + } + }else{ + Init_LSE(); + expe = 1; + LL_APB1_GRP1_EnableClock( LL_APB1_GRP1_PERIPH_PWR ); + LL_PWR_EnableBkUpAccess(); + RTC->BKP0R = expe; + } + LL_PWR_DisableBkUpAccess(); + + + switch(expe){ + case 1: + /* Configure the system clock */ + SystemClock_Config_80M(); + break; + case 2: + /* Configure the system clock */ + SystemClock_Config_24M_LSE(); + break; + } + + + + +// config GPIO +GPIO_init(); + +// init systick timer (tick period at 1 ms) +LL_Init1msTick( SystemCoreClock ); +LL_SYSTICK_EnableIT(); + +//Setup Sleep mode +LL_LPM_EnableSleep(); +//LL_LPM_EnableSleepOnExit(); + +while (1) { + if (blue_mode){ + switch(expe){ + case 1: + __WFI(); + break; + case 2: + LL_RCC_MSI_EnablePLLMode(); + break; + } + + } + } +} + + + +/** + * @brief System Clock Configuration + * @retval None + * 24Mhz + RTC + LSE + */ +void SystemClock_Config_24M_LSE(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_1); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + + LL_RCC_LSE_Enable(); + + /* Wait till LSE is ready */ + while(LL_RCC_LSE_IsReady() != 1) + { + + } + LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE); + LL_RCC_EnableRTC(); + + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); +// LL_RCC_MSI_EnablePLLMode(); + + LL_PWR_EnableBkUpAccess(); +LL_RCC_ForceBackupDomainReset(); +LL_RCC_ReleaseBackupDomainReset(); +LL_RCC_LSE_SetDriveCapability(LL_RCC_LSEDRIVE_LOW); + + + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 24, LL_RCC_PLLR_DIV_4); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(24000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { +// Error_Handler(); + } +} + + +void SystemClock_Config_80M(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_4); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_4) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 40, LL_RCC_PLLR_DIV_2); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(80000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { +// Error_Handler(); + } +} diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/84/101c0ea0ab28001b1d0af99b6389052e b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/84/101c0ea0ab28001b1d0af99b6389052e new file mode 100644 index 0000000..04669ae --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/84/101c0ea0ab28001b1d0af99b6389052e @@ -0,0 +1,214 @@ +/* Project L476_ats_blink for STM32L476 mounted on Nucleo board: + * the user LED (mounted on pin PA-5) is flashed every second for 50 ms. + * The time base is provided by Systick (1000 ticks per second). + * The clock configuration is the default one (Sysclk = 80 MHz, derived from MSI and PLL). + */ + +/* Includes ------------------------------------------------------------------*/ +#include "main.h" +// #if defined(USE_FULL_ASSERT) +// #include "stm32_assert.h" +// #endif /* USE_FULL_ASSERT */ + +#include "gpio.h" + +// systick interrupt handler +volatile uint32_t msTicks = 0; +volatile uint8_t expe = 0; +volatile uint8_t blue_mode = 0; + +void SysTick_Handler() +{ + if ( BLUE_BUTTON() ){ + blue_mode = 1 ; + } + + msTicks++; /* See startup file startup_LPC17xx.s for SysTick vector */ + if (msTicks == 5 * expe){ + LED_GREEN(0); + }else if(msTicks >= 200){ + msTicks = 0; + LED_GREEN(1); + } + if(expe == 2){ + CLK_TOGGLE(); + } +} + + + + +int main(void) +{ + if (RCC->BDCR & RCC_BDCR_LSEON) { + LL_APB1_GRP1_EnableClock( LL_APB1_GRP1_PERIPH_PWR ); + LL_PWR_EnableBkUpAccess(); + + //expe = register RTC + expe = RTC->BKP0R; + if (expe == 0){ + expe = 1; + RTC->BKP0R = expe; + }else if (expe != 0 && BLUE_BUTTON()){ + expe ++; + RTC->BKP0R = expe; + } + }else{ + SystemClock_Config_24M_LSE(); + expe = 1; + LL_APB1_GRP1_EnableClock( LL_APB1_GRP1_PERIPH_PWR ); + LL_PWR_EnableBkUpAccess(); + RTC->BKP0R = expe; + } + LL_PWR_DisableBkUpAccess(); + + + switch(expe){ + case 1: + /* Configure the system clock */ + SystemClock_Config_80M(); + break; + case 2: + /* Configure the system clock */ + SystemClock_Config_24M_LSE(); + break; + } + + + + +// config GPIO +GPIO_init(); + +// init systick timer (tick period at 1 ms) +LL_Init1msTick( SystemCoreClock ); +LL_SYSTICK_EnableIT(); + +//Setup Sleep mode +LL_LPM_EnableSleep(); +//LL_LPM_EnableSleepOnExit(); + +while (1) { + if (blue_mode){ + switch(expe){ + case 1: + __WFI(); + break; + case 2: + LL_RCC_MSI_EnablePLLMode(); + break; + } + + } + } +} + +/** + * @brief System Clock Configuration + * @retval None + * 24Mhz + RTC + LSE + */ +void SystemClock_Config_24M_LSE(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_1); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + LL_RCC_MSI_EnablePLLMode(); + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); + LL_PWR_EnableBkUpAccess(); + LL_RCC_ForceBackupDomainReset(); + LL_RCC_ReleaseBackupDomainReset(); + LL_RCC_LSE_SetDriveCapability(LL_RCC_LSEDRIVE_LOW); + LL_RCC_LSE_Enable(); + + /* Wait till LSE is ready */ + while(LL_RCC_LSE_IsReady() != 1) + { + + } + LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE); + LL_RCC_EnableRTC(); + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 24, LL_RCC_PLLR_DIV_4); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(24000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { +// Error_Handler(); + } +} + + +void SystemClock_Config_80M(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_4); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_4) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 40, LL_RCC_PLLR_DIV_2); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(80000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { +// Error_Handler(); + } +} diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/8a/90398905ab28001b1d0af99b6389052e b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/8a/90398905ab28001b1d0af99b6389052e new file mode 100644 index 0000000..bddfd23 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/8a/90398905ab28001b1d0af99b6389052e @@ -0,0 +1,223 @@ +/* Project L476_ats_blink for STM32L476 mounted on Nucleo board: + * the user LED (mounted on pin PA-5) is flashed every second for 50 ms. + * The time base is provided by Systick (1000 ticks per second). + * The clock configuration is the default one (Sysclk = 80 MHz, derived from MSI and PLL). + */ + +/* Includes ------------------------------------------------------------------*/ +#include "main.h" +// #if defined(USE_FULL_ASSERT) +// #include "stm32_assert.h" +// #endif /* USE_FULL_ASSERT */ + +#include "gpio.h" + +// systick interrupt handler +volatile uint32_t msTicks = 0; +volatile uint8_t expe = 0; +volatile uint8_t blue_mode = 0; + +void SysTick_Handler() +{ + if ( BLUE_BUTTON() ){ + blue_mode = 1 ; + } + + msTicks++; /* See startup file startup_LPC17xx.s for SysTick vector */ + if (msTicks == 5 * expe){ + LED_GREEN(0); + }else if(msTicks >= 200){ + msTicks = 0; + LED_GREEN(1); + } + if(expe == 2){ + CLK_TOGGLE(); + } +} + + + + +int main(void) +{ + if (RCC->BDCR & RCC_BDCR_LSEON) { + LL_APB1_GRP1_EnableClock( LL_APB1_GRP1_PERIPH_PWR ); + LL_PWR_EnableBkUpAccess(); + + //expe = register RTC + expe = RTC->BKP0R; + if (expe == 0){ + expe = 1; + RTC->BKP0R = expe; + }else if (expe != 0 && BLUE_BUTTON()){ + expe ++; + RTC->BKP0R = expe; + } + }else{ + Init_LSE(); + expe = 1; + LL_APB1_GRP1_EnableClock( LL_APB1_GRP1_PERIPH_PWR ); + LL_PWR_EnableBkUpAccess(); + RTC->BKP0R = expe; + } + LL_PWR_DisableBkUpAccess(); + + + switch(expe){ + case 1: + /* Configure the system clock */ + SystemClock_Config_80M(); + break; + case 2: + /* Configure the system clock */ + SystemClock_Config_24M_LSE(); + break; + } + + + + +// config GPIO +GPIO_init(); + +// init systick timer (tick period at 1 ms) +LL_Init1msTick( SystemCoreClock ); +LL_SYSTICK_EnableIT(); + +//Setup Sleep mode +LL_LPM_EnableSleep(); +//LL_LPM_EnableSleepOnExit(); + +while (1) { + if (blue_mode){ + switch(expe){ + case 1: + __WFI(); + break; + case 2: + LL_RCC_MSI_EnablePLLMode(); + break; + } + + } + } +} + +void Init_LSE(void){ + LL_RCC_LSE_Enable(); + + /* Wait till LSE is ready */ + while(LL_RCC_LSE_IsReady() != 1) + { + + } + LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE); + LL_RCC_EnableRTC(); + LL_PWR_EnableBkUpAccess(); + LL_RCC_ForceBackupDomainReset(); + LL_RCC_ReleaseBackupDomainReset(); + LL_RCC_LSE_SetDriveCapability(LL_RCC_LSEDRIVE_LOW); +} + +/** + * @brief System Clock Configuration + * @retval None + * 24Mhz + RTC + LSE + */ +void SystemClock_Config_24M_LSE(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_1); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + + + + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); +// LL_RCC_MSI_EnablePLLMode(); + + + + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 24, LL_RCC_PLLR_DIV_4); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(24000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { +// Error_Handler(); + } +} + + +void SystemClock_Config_80M(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_4); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_4) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 40, LL_RCC_PLLR_DIV_2); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(80000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { +// Error_Handler(); + } +} diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/8e/90249d01a628001b1d0af99b6389052e b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/8e/90249d01a628001b1d0af99b6389052e new file mode 100644 index 0000000..6dc16a9 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/8e/90249d01a628001b1d0af99b6389052e @@ -0,0 +1,203 @@ +/* Project L476_ats_blink for STM32L476 mounted on Nucleo board: + * the user LED (mounted on pin PA-5) is flashed every second for 50 ms. + * The time base is provided by Systick (1000 ticks per second). + * The clock configuration is the default one (Sysclk = 80 MHz, derived from MSI and PLL). + */ + +/* Includes ------------------------------------------------------------------*/ +#include "main.h" +// #if defined(USE_FULL_ASSERT) +// #include "stm32_assert.h" +// #endif /* USE_FULL_ASSERT */ + +#include "gpio.h" + +// systick interrupt handler +volatile uint32_t msTicks = 0; +volatile uint8_t expe = 0; +volatile uint8_t blue_mode = 0; + +void SysTick_Handler() +{ + if ( BLUE_BUTTON() ){ + blue_mode = 1 ; + } + + msTicks++; /* See startup file startup_LPC17xx.s for SysTick vector */ + if (msTicks == 5 * expe){ + LED_GREEN(0); + }else if(msTicks >= 200){ + msTicks = 0; + LED_GREEN(1); + } + if(expe == 2){ + CLK_TOGGLE(); + } +} + + + + +int main(void) +{ + //expe = register RTC + if (expe == 0){ + expe = 1; + //save RTC + }else if (expe /= 0 && BLUE_BUTTON()){ + expe ++; + //save RTC + } + + switch(expe){ + case 1: + /* Configure the system clock */ + SystemClock_Config_80M(); + break; + case 2: + /* Configure the system clock */ + SystemClock_Config_24M_LSE(); + break; + } + + + + +// config GPIO +GPIO_init(); + +// init systick timer (tick period at 1 ms) +LL_Init1msTick( SystemCoreClock ); +LL_SYSTICK_EnableIT(); + +//Setup Sleep mode +LL_LPM_EnableSleep(); +//LL_LPM_EnableSleepOnExit(); + +while (1) { + if (blue_mode){ + switch(expe){ + case 1: + __WFI(); + break; + case 2: + LL_RCC_MSI_EnablePLLMode(); + break; + } + + } + } +} + +/** + * @brief System Clock Configuration + * @retval None + * 24Mhz + RTC + LSE + */ +void SystemClock_Config_24M_LSE(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_1); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + + LL_RCC_LSE_Enable(); + + /* Wait till LSE is ready */ + while(LL_RCC_LSE_IsReady() != 1) + { + + } + LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE); + LL_RCC_EnableRTC(); + + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); +// LL_RCC_MSI_EnablePLLMode(); + LL_PWR_EnableBkUpAccess(); + LL_RCC_ForceBackupDomainReset(); + LL_RCC_ReleaseBackupDomainReset(); + LL_RCC_LSE_SetDriveCapability(LL_RCC_LSEDRIVE_LOW); + + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 24, LL_RCC_PLLR_DIV_4); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(24000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { +// Error_Handler(); + } +} + + +void SystemClock_Config_80M(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_4); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_4) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 40, LL_RCC_PLLR_DIV_2); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(80000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { + Error_Handler(); + } +} diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/a4/501cb0d7a528001b1d0af99b6389052e b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/a4/501cb0d7a528001b1d0af99b6389052e new file mode 100644 index 0000000..cc36d3b --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/a4/501cb0d7a528001b1d0af99b6389052e @@ -0,0 +1,204 @@ +/* Project L476_ats_blink for STM32L476 mounted on Nucleo board: + * the user LED (mounted on pin PA-5) is flashed every second for 50 ms. + * The time base is provided by Systick (1000 ticks per second). + * The clock configuration is the default one (Sysclk = 80 MHz, derived from MSI and PLL). + */ + +/* Includes ------------------------------------------------------------------*/ +#include "main.h" +// #if defined(USE_FULL_ASSERT) +// #include "stm32_assert.h" +// #endif /* USE_FULL_ASSERT */ + +#include "gpio.h" + +// systick interrupt handler +volatile uint32_t msTicks = 0; +volatile uint8_t expe = 0; +volatile uint8_t blue_mode = 0; + +void SysTick_Handler() +{ + if ( BLUE_BUTTON() ){ + blue_mode = 1 ; + } + + msTicks++; /* See startup file startup_LPC17xx.s for SysTick vector */ + if (msTicks == 5){ + LED_GREEN(0); + }else if(msTicks >= 200){ + msTicks = 0; + LED_GREEN(1); + } + if(expe == 2){ + CLK_TOGGLE(); + } +} + + + + +int main(void) +{ + + //expe = register RTC + if (expe == 0){ + expe = 1; + //save RTC + }else if (expe /= 0 && BLUE_BUTTON()){ + expe ++; + //save RTC + } + + switch(expe){ + case 1: + /* Configure the system clock */ + SystemClock_Config_80M(); + break; + case 2: + /* Configure the system clock */ + SystemClock_Config_24M_LSE(); + break; + } + + + + +// config GPIO +GPIO_init(); + +// init systick timer (tick period at 1 ms) +LL_Init1msTick( SystemCoreClock ); +LL_SYSTICK_EnableIT(); + +//Setup Sleep mode +LL_LPM_EnableSleep(); +//LL_LPM_EnableSleepOnExit(); + +while (1) { + if (blue_mode){ + switch(expe){ + case 1: + __WFI(); + break; + case 2: + LL_RCC_MSI_EnablePLLMode(); + break; + } + + } + } +} + +/** + * @brief System Clock Configuration + * @retval None + * 24Mhz + RTC + LSE + */ +void SystemClock_Config_24M_LSE(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_1); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + + LL_RCC_LSE_Enable(); + + /* Wait till LSE is ready */ + while(LL_RCC_LSE_IsReady() != 1) + { + + } + LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE); + LL_RCC_EnableRTC(); + + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); +// LL_RCC_MSI_EnablePLLMode(); + LL_PWR_EnableBkUpAccess(); + LL_RCC_ForceBackupDomainReset(); + LL_RCC_ReleaseBackupDomainReset(); + LL_RCC_LSE_SetDriveCapability(LL_RCC_LSEDRIVE_LOW); + + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 24, LL_RCC_PLLR_DIV_4); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(24000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { +// Error_Handler(); + } +} + + +void SystemClock_Config_80M(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_4); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_4) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 40, LL_RCC_PLLR_DIV_2); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(80000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { + Error_Handler(); + } +} diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/b0/10ac80b5fd27001b16eaee4b2dec2d39 b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/b0/10ac80b5fd27001b16eaee4b2dec2d39 new file mode 100644 index 0000000..834b3d8 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/b0/10ac80b5fd27001b16eaee4b2dec2d39 @@ -0,0 +1,204 @@ +/* Project L476_ats_blink for STM32L476 mounted on Nucleo board: + * the user LED (mounted on pin PA-5) is flashed every second for 50 ms. + * The time base is provided by Systick (1000 ticks per second). + * The clock configuration is the default one (Sysclk = 80 MHz, derived from MSI and PLL). + */ + +/* Includes ------------------------------------------------------------------*/ +#include "main.h" +// #if defined(USE_FULL_ASSERT) +// #include "stm32_assert.h" +// #endif /* USE_FULL_ASSERT */ + +#include "gpio.h" + +// systick interrupt handler +volatile uint32_t msTicks = 0; +volatile uint8_t expe = 0; +volatile uint8_t blue_mode = 0; + +void SysTick_Handler() +{ + if ( BLUE_BUTTON() ){ + blue_mode = 1 ; + } + + msTicks++; /* See startup file startup_LPC17xx.s for SysTick vector */ + if (msTicks == 5){ + LED_GREEN(0); + }else if(msTicks >= 200){ + msTicks = 0; + LED_GREEN(1); + } + if(expe == 2){ + CLK_TOGGLE(); + } +} + + + + +int main(void) +{ + //expe = registre RTC + //if expe == 0 => expe = 1 storer dans RTC + //if expe /= 0 and BLUE_BUTTON() expe ++ and save RTC + switch(expe){ + case 1: + /* Configure the system clock */ + SystemClock_Config_80M(); + break; + case 2: + /* Configure the system clock */ + SystemClock_Config_24M_LSE(); + break; + } + + + + +// config GPIO +GPIO_init(); + +// init systick timer (tick period at 1 ms) +LL_Init1msTick( SystemCoreClock ); +LL_SYSTICK_EnableIT(); + +//Setup Sleep mode +LL_LPM_EnableSleep(); +//LL_LPM_EnableSleepOnExit(); + +while (1) { + if (blue_mode){ + switch(expe){ + case 1: + __WFI(); + break; + case 2: + LL_RCC_MSI_EnablePLLMode(); + break; + } + + } + +// else { +// LED_GREEN(0); +// LL_mDelay(950); +// LED_GREEN(1); +// LL_mDelay(50); +// } + } +} + +/** + * @brief System Clock Configuration + * @retval None + * 24Mhz + RTC + LSE + */ +void SystemClock_Config_24M_LSE(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_1); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + + LL_RCC_LSE_Enable(); + + /* Wait till LSE is ready */ + while(LL_RCC_LSE_IsReady() != 1) + { + + } + LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE); + LL_RCC_EnableRTC(); + + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); +// LL_RCC_MSI_EnablePLLMode(); + LL_PWR_EnableBkUpAccess(); + LL_RCC_ForceBackupDomainReset(); + LL_RCC_ReleaseBackupDomainReset(); + LL_RCC_LSE_SetDriveCapability(LL_RCC_LSEDRIVE_LOW); + + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 24, LL_RCC_PLLR_DIV_4); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(24000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { +// Error_Handler(); + } +} + + +void SystemClock_Config_80M(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_4); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_4) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 40, LL_RCC_PLLR_DIV_2); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(80000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { + Error_Handler(); + } +} diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/b2/40e9aef5ef27001b16eaee4b2dec2d39 b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/b2/40e9aef5ef27001b16eaee4b2dec2d39 new file mode 100644 index 0000000..7b3040b --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/b2/40e9aef5ef27001b16eaee4b2dec2d39 @@ -0,0 +1,81 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * @file : main.h + * @brief : Header for main.c file. + * This file contains the common defines of the application. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2020 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __MAIN_H +#define __MAIN_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal.h" +#include "stm32l4xx_ll_crs.h" +#include "stm32l4xx_ll_rcc.h" +#include "stm32l4xx_ll_bus.h" +#include "stm32l4xx_ll_system.h" +#include "stm32l4xx_ll_exti.h" +#include "stm32l4xx_ll_cortex.h" +#include "stm32l4xx_ll_utils.h" +#include "stm32l4xx_ll_pwr.h" +#include "stm32l4xx_ll_dma.h" +#include "stm32l4xx_ll_gpio.h" + +/* Private includes ----------------------------------------------------------*/ +/* USER CODE BEGIN Includes */ +#include "../Src/gpio.h" +/* USER CODE END Includes */ + +/* Exported types ------------------------------------------------------------*/ +/* USER CODE BEGIN ET */ + +/* USER CODE END ET */ + +/* Exported constants --------------------------------------------------------*/ +/* USER CODE BEGIN EC */ + +/* USER CODE END EC */ + +/* Exported macro ------------------------------------------------------------*/ +/* USER CODE BEGIN EM */ + +/* USER CODE END EM */ + +/* Exported functions prototypes ---------------------------------------------*/ +void Error_Handler(void); + +/* USER CODE BEGIN EFP */ + +/* USER CODE END EFP */ + +/* Private defines -----------------------------------------------------------*/ +/* USER CODE BEGIN Private defines */ + +/* USER CODE END Private defines */ + +#ifdef __cplusplus +} +#endif + +#endif /* __MAIN_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/b7/f039bb8fac28001b1d0af99b6389052e b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/b7/f039bb8fac28001b1d0af99b6389052e new file mode 100644 index 0000000..86d444f --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/b7/f039bb8fac28001b1d0af99b6389052e @@ -0,0 +1,215 @@ +/* Project L476_ats_blink for STM32L476 mounted on Nucleo board: + * the user LED (mounted on pin PA-5) is flashed every second for 50 ms. + * The time base is provided by Systick (1000 ticks per second). + * The clock configuration is the default one (Sysclk = 80 MHz, derived from MSI and PLL). + */ + +/* Includes ------------------------------------------------------------------*/ +#include "main.h" +// #if defined(USE_FULL_ASSERT) +// #include "stm32_assert.h" +// #endif /* USE_FULL_ASSERT */ + +#include "gpio.h" + +// systick interrupt handler +volatile uint32_t msTicks = 0; +volatile uint8_t expe = 0; +volatile uint8_t blue_mode = 0; + +void SysTick_Handler() +{ + if ( BLUE_BUTTON() ){ + blue_mode = 1 ; + } + + msTicks++; /* See startup file startup_LPC17xx.s for SysTick vector */ + if (msTicks == 5 * expe){ + LED_GREEN(0); + }else if(msTicks >= 200){ + msTicks = 0; + LED_GREEN(1); + } + if(expe == 2){ + CLK_TOGGLE(); + } +} + + + + +int main(void) +{ + if (RCC->BDCR & RCC_BDCR_LSEON) { + LL_APB1_GRP1_EnableClock( LL_APB1_GRP1_PERIPH_PWR ); + LL_PWR_EnableBkUpAccess(); + + //expe = register RTC + expe = RTC->BKP0R; + if (expe == 0){ + expe = 1; + RTC->BKP0R = expe; + }else if (expe != 0 && BLUE_BUTTON()){ + expe ++; + RTC->BKP0R = expe; + } + }else{ + SystemClock_Config_24M_LSE(); + expe = 1; + LL_APB1_GRP1_EnableClock( LL_APB1_GRP1_PERIPH_PWR ); + LL_PWR_EnableBkUpAccess(); + RTC->BKP0R = expe; + } + LL_PWR_DisableBkUpAccess(); + switch(expe){ + case 1: + /* Configure the system clock */ + SystemClock_Config_80M(); + break; + case 2: + /* Configure the system clock */ + SystemClock_Config_24M_LSE(); + break; + } + + + + +// config GPIO +GPIO_init(); + +// init systick timer (tick period at 1 ms) +LL_Init1msTick( SystemCoreClock ); +LL_SYSTICK_EnableIT(); + +//Setup Sleep mode +LL_LPM_EnableSleep(); +//LL_LPM_EnableSleepOnExit(); + +while (1) { + if (blue_mode){ + switch(expe){ + case 1: + __WFI(); + break; + case 2: + LL_RCC_MSI_EnablePLLMode(); + break; + } + + } + } +} + +/** + * @brief System Clock Configuration + * @retval None + * 24Mhz + RTC + LSE + */ +void SystemClock_Config_24M_LSE(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_1); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + + LL_RCC_LSE_Enable(); + + /* Wait till LSE is ready */ + while(LL_RCC_LSE_IsReady() != 1) + { + + } + LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE); + LL_RCC_EnableRTC(); + + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); +// LL_RCC_MSI_EnablePLLMode(); + LL_PWR_EnableBkUpAccess(); + LL_RCC_ForceBackupDomainReset(); + LL_RCC_ReleaseBackupDomainReset(); + LL_RCC_LSE_SetDriveCapability(LL_RCC_LSEDRIVE_LOW); + + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 24, LL_RCC_PLLR_DIV_4); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(24000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { +// Error_Handler(); + } +} + + +void SystemClock_Config_80M(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_4); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_4) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 40, LL_RCC_PLLR_DIV_2); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(80000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { +// Error_Handler(); + } +} diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/d7/207b7812a628001b1d0af99b6389052e b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/d7/207b7812a628001b1d0af99b6389052e new file mode 100644 index 0000000..17a3902 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/d7/207b7812a628001b1d0af99b6389052e @@ -0,0 +1,203 @@ +/* Project L476_ats_blink for STM32L476 mounted on Nucleo board: + * the user LED (mounted on pin PA-5) is flashed every second for 50 ms. + * The time base is provided by Systick (1000 ticks per second). + * The clock configuration is the default one (Sysclk = 80 MHz, derived from MSI and PLL). + */ + +/* Includes ------------------------------------------------------------------*/ +#include "main.h" +// #if defined(USE_FULL_ASSERT) +// #include "stm32_assert.h" +// #endif /* USE_FULL_ASSERT */ + +#include "gpio.h" + +// systick interrupt handler +volatile uint32_t msTicks = 0; +volatile uint8_t expe = 0; +volatile uint8_t blue_mode = 0; + +void SysTick_Handler() +{ + if ( BLUE_BUTTON() ){ + blue_mode = 1 ; + } + + msTicks++; /* See startup file startup_LPC17xx.s for SysTick vector */ + if (msTicks == 5 * expe){ + LED_GREEN(0); + }else if(msTicks >= 200){ + msTicks = 0; + LED_GREEN(1); + } + if(expe == 2){ + CLK_TOGGLE(); + } +} + + + + +int main(void) +{ + //expe = register RTC + if (expe == 0){ + expe = 1; + //save RTC + }else if (expe /= 0 && BLUE_BUTTON()){ + expe ++; + //save RTC + } + + switch(expe){ + case 1: + /* Configure the system clock */ + SystemClock_Config_80M(); + break; + case 2: + /* Configure the system clock */ + SystemClock_Config_24M_LSE(); + break; + } + + + + +// config GPIO +GPIO_init(); + +// init systick timer (tick period at 1 ms) +LL_Init1msTick( SystemCoreClock ); +LL_SYSTICK_EnableIT(); + +//Setup Sleep mode +LL_LPM_EnableSleep(); +//LL_LPM_EnableSleepOnExit(); + +while (1) { + if (blue_mode){ + switch(expe){ + case 1: + __WFI(); + break; + case 2: + LL_RCC_MSI_EnablePLLMode(); + break; + } + + } + } +} + +/** + * @brief System Clock Configuration + * @retval None + * 24Mhz + RTC + LSE + */ +void SystemClock_Config_24M_LSE(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_1); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + + LL_RCC_LSE_Enable(); + + /* Wait till LSE is ready */ + while(LL_RCC_LSE_IsReady() != 1) + { + + } + LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE); + LL_RCC_EnableRTC(); + + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); +// LL_RCC_MSI_EnablePLLMode(); + LL_PWR_EnableBkUpAccess(); + LL_RCC_ForceBackupDomainReset(); + LL_RCC_ReleaseBackupDomainReset(); + LL_RCC_LSE_SetDriveCapability(LL_RCC_LSEDRIVE_LOW); + + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 24, LL_RCC_PLLR_DIV_4); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(24000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { +// Error_Handler(); + } +} + + +void SystemClock_Config_80M(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_4); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_4) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 40, LL_RCC_PLLR_DIV_2); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(80000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { +// Error_Handler(); + } +} diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/e/601375d0f027001b16eaee4b2dec2d39 b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/e/601375d0f027001b16eaee4b2dec2d39 new file mode 100644 index 0000000..6488620 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/e/601375d0f027001b16eaee4b2dec2d39 @@ -0,0 +1,143 @@ +/* Project L476_ats_blink for STM32L476 mounted on Nucleo board: + * the user LED (mounted on pin PA-5) is flashed every second for 50 ms. + * The time base is provided by Systick (1000 ticks per second). + * The clock configuration is the default one (Sysclk = 80 MHz, derived from MSI and PLL). + */ + +/* Includes ------------------------------------------------------------------*/ +#include "main.h" +// #if defined(USE_FULL_ASSERT) +// #include "stm32_assert.h" +// #endif /* USE_FULL_ASSERT */ + +#include "gpio.h" + +// systick interrupt handler +volatile uint32_t msTicks = 0; +volatile uint8_t expe = 2; +volatile uint8_t blue_mode = 0; + +void SysTick_Handler() +{ + if ( BLUE_BUTTON() ){ + blue_mode = 1 ; + } + + msTicks++; /* See startup file startup_LPC17xx.s for SysTick vector */ + if (msTicks == 5){ + LED_GREEN(0); + }else if(msTicks >= 200){ + msTicks = 0; + LED_GREEN(1); + } + if(expe == 2){ + CLK_TOGGLE(); + } +} + + +void SystemClock_Config(void); + +int main(void) +{ +/* Configure the system clock */ +SystemClock_Config(); + +// config GPIO +GPIO_init(); + +// init systick timer (tick period at 1 ms) +LL_Init1msTick( SystemCoreClock ); +LL_SYSTICK_EnableIT(); + +//Setup Sleep mode +LL_LPM_EnableSleep(); +//LL_LPM_EnableSleepOnExit(); + +while (1) { + if (blue_mode){ + switch(expe){ + case 1: + __WFI(); + break; + case 2: + LL_RCC_MSI_EnablePLLMode(); + break; + } + } + +// else { +// LED_GREEN(0); +// LL_mDelay(950); +// LED_GREEN(1); +// LL_mDelay(50); +// } + } +} + +/** + * @brief System Clock Configuration + * @retval None + * 24Mhz + RTC + LSE + */ +void SystemClock_Config(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_1); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + + LL_RCC_LSE_Enable(); + + /* Wait till LSE is ready */ + while(LL_RCC_LSE_IsReady() != 1) + { + + } + LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE); + LL_RCC_EnableRTC(); + + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); +// LL_RCC_MSI_EnablePLLMode(); + LL_PWR_EnableBkUpAccess(); + LL_RCC_ForceBackupDomainReset(); + LL_RCC_ReleaseBackupDomainReset(); + LL_RCC_LSE_SetDriveCapability(LL_RCC_LSEDRIVE_LOW); + + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 24, LL_RCC_PLLR_DIV_4); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(24000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { +// Error_Handler(); + } +} diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/e0/60ce4bc9e327001b16eaee4b2dec2d39 b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/e0/60ce4bc9e327001b16eaee4b2dec2d39 new file mode 100644 index 0000000..26fbcf6 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/e0/60ce4bc9e327001b16eaee4b2dec2d39 @@ -0,0 +1,252 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * @file : main.c + * @brief : Main program body + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2020 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +/* USER CODE END Header */ +/* Includes ------------------------------------------------------------------*/ +#include "main.h" + +/* Private includes ----------------------------------------------------------*/ +/* USER CODE BEGIN Includes */ + +/* USER CODE END Includes */ + +/* Private typedef -----------------------------------------------------------*/ +/* USER CODE BEGIN PTD */ + +/* USER CODE END PTD */ + +/* Private define ------------------------------------------------------------*/ +/* USER CODE BEGIN PD */ +/* USER CODE END PD */ + +/* Private macro -------------------------------------------------------------*/ +/* USER CODE BEGIN PM */ + +/* USER CODE END PM */ + +/* Private variables ---------------------------------------------------------*/ +RTC_HandleTypeDef hrtc; + +/* USER CODE BEGIN PV */ + +/* USER CODE END PV */ + +/* Private function prototypes -----------------------------------------------*/ +void SystemClock_Config(void); +static void MX_GPIO_Init(void); +static void MX_RTC_Init(void); +/* USER CODE BEGIN PFP */ + +/* USER CODE END PFP */ + +/* Private user code ---------------------------------------------------------*/ +/* USER CODE BEGIN 0 */ + +/* USER CODE END 0 */ + +/** + * @brief The application entry point. + * @retval int + */ +int main(void) +{ + /* USER CODE BEGIN 1 */ + + /* USER CODE END 1 */ + + /* MCU Configuration--------------------------------------------------------*/ + + /* Reset of all peripherals, Initializes the Flash interface and the Systick. */ + HAL_Init(); + + /* USER CODE BEGIN Init */ + + /* USER CODE END Init */ + + /* Configure the system clock */ + SystemClock_Config(); + + /* USER CODE BEGIN SysInit */ + + /* USER CODE END SysInit */ + + /* Initialize all configured peripherals */ + MX_GPIO_Init(); + MX_RTC_Init(); + /* USER CODE BEGIN 2 */ + + /* USER CODE END 2 */ + + /* Infinite loop */ + /* USER CODE BEGIN WHILE */ + while (1) + { + /* USER CODE END WHILE */ + + /* USER CODE BEGIN 3 */ + } + /* USER CODE END 3 */ +} + +/** + * @brief System Clock Configuration + * @retval None + */ +void SystemClock_Config(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_1); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + LL_RCC_MSI_EnablePLLMode(); + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); + LL_PWR_EnableBkUpAccess(); + LL_RCC_ForceBackupDomainReset(); + LL_RCC_ReleaseBackupDomainReset(); + LL_RCC_LSE_SetDriveCapability(LL_RCC_LSEDRIVE_LOW); + LL_RCC_LSE_Enable(); + + /* Wait till LSE is ready */ + while(LL_RCC_LSE_IsReady() != 1) + { + + } + LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE); + LL_RCC_EnableRTC(); + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 24, LL_RCC_PLLR_DIV_4); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(24000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { + Error_Handler(); + } +} + +/** + * @brief RTC Initialization Function + * @param None + * @retval None + */ +static void MX_RTC_Init(void) +{ + + /* USER CODE BEGIN RTC_Init 0 */ + + /* USER CODE END RTC_Init 0 */ + + /* USER CODE BEGIN RTC_Init 1 */ + + /* USER CODE END RTC_Init 1 */ + /** Initialize RTC Only + */ + hrtc.Instance = RTC; + hrtc.Init.HourFormat = RTC_HOURFORMAT_24; + hrtc.Init.AsynchPrediv = 127; + hrtc.Init.SynchPrediv = 255; + hrtc.Init.OutPut = RTC_OUTPUT_DISABLE; + hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE; + hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH; + hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN; + if (HAL_RTC_Init(&hrtc) != HAL_OK) + { + Error_Handler(); + } + /* USER CODE BEGIN RTC_Init 2 */ + + /* USER CODE END RTC_Init 2 */ + +} + +/** + * @brief GPIO Initialization Function + * @param None + * @retval None + */ +static void MX_GPIO_Init(void) +{ + + /* GPIO Ports Clock Enable */ + __HAL_RCC_GPIOC_CLK_ENABLE(); + __HAL_RCC_GPIOA_CLK_ENABLE(); + __HAL_RCC_GPIOB_CLK_ENABLE(); + +} + +/* USER CODE BEGIN 4 */ + +/* USER CODE END 4 */ + +/** + * @brief This function is executed in case of error occurrence. + * @retval None + */ +void Error_Handler(void) +{ + /* USER CODE BEGIN Error_Handler_Debug */ + /* User can add his own implementation to report the HAL error return state */ + + /* USER CODE END Error_Handler_Debug */ +} + +#ifdef USE_FULL_ASSERT +/** + * @brief Reports the name of the source file and the source line number + * where the assert_param error has occurred. + * @param file: pointer to the source file name + * @param line: assert_param error line source number + * @retval None + */ +void assert_failed(uint8_t *file, uint32_t line) +{ + /* USER CODE BEGIN 6 */ + /* User can add his own implementation to report the file name and line number, + tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */ + /* USER CODE END 6 */ +} +#endif /* USE_FULL_ASSERT */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/e8/80ffd086a928001b1d0af99b6389052e b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/e8/80ffd086a928001b1d0af99b6389052e new file mode 100644 index 0000000..ec873ae --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/e8/80ffd086a928001b1d0af99b6389052e @@ -0,0 +1,82 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * @file : main.h + * @brief : Header for main.c file. + * This file contains the common defines of the application. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2020 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __MAIN_H +#define __MAIN_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal.h" +#include "stm32l4xx_ll_crs.h" +#include "stm32l4xx_ll_rcc.h" +#include "stm32l4xx_ll_bus.h" +#include "stm32l4xx_ll_system.h" +#include "stm32l4xx_ll_exti.h" +#include "stm32l4xx_ll_cortex.h" +#include "stm32l4xx_ll_utils.h" +#include "stm32l4xx_ll_pwr.h" +#include "stm32l4xx_ll_dma.h" +#include "stm32l4xx_ll_gpio.h" + +/* Private includes ----------------------------------------------------------*/ +/* USER CODE BEGIN Includes */ +#include "../Src/gpio.h" +/* USER CODE END Includes */ + +/* Exported types ------------------------------------------------------------*/ +/* USER CODE BEGIN ET */ + +/* USER CODE END ET */ + +/* Exported constants --------------------------------------------------------*/ +/* USER CODE BEGIN EC */ + +/* USER CODE END EC */ + +/* Exported macro ------------------------------------------------------------*/ +/* USER CODE BEGIN EM */ + +/* USER CODE END EM */ + +/* Exported functions prototypes ---------------------------------------------*/ +void Error_Handler(void); +void SystemClock_Config_24M_LSE(void); +void SystemClock_Config_80M(void); +/* USER CODE BEGIN EFP */ + +/* USER CODE END EFP */ + +/* Private defines -----------------------------------------------------------*/ +/* USER CODE BEGIN Private defines */ + +/* USER CODE END Private defines */ + +#ifdef __cplusplus +} +#endif + +#endif /* __MAIN_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/ec/10da326cac28001b1d0af99b6389052e b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/ec/10da326cac28001b1d0af99b6389052e new file mode 100644 index 0000000..c69704a --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/ec/10da326cac28001b1d0af99b6389052e @@ -0,0 +1,221 @@ +/* Project L476_ats_blink for STM32L476 mounted on Nucleo board: + * the user LED (mounted on pin PA-5) is flashed every second for 50 ms. + * The time base is provided by Systick (1000 ticks per second). + * The clock configuration is the default one (Sysclk = 80 MHz, derived from MSI and PLL). + */ + +/* Includes ------------------------------------------------------------------*/ +#include "main.h" +// #if defined(USE_FULL_ASSERT) +// #include "stm32_assert.h" +// #endif /* USE_FULL_ASSERT */ + +#include "gpio.h" + +// systick interrupt handler +volatile uint32_t msTicks = 0; +volatile uint8_t expe = 0; +volatile uint8_t blue_mode = 0; + +void SysTick_Handler() +{ + if ( BLUE_BUTTON() ){ + blue_mode = 1 ; + } + + msTicks++; /* See startup file startup_LPC17xx.s for SysTick vector */ + if (msTicks == 5 * expe){ + LED_GREEN(0); + }else if(msTicks >= 200){ + msTicks = 0; + LED_GREEN(1); + } + if(expe == 2){ + CLK_TOGGLE(); + } +} + + + + +int main(void) +{ + if (RCC->BDCR & RCC_BDCR_LSEON) { + LL_APB1_GRP1_EnableClock( LL_APB1_GRP1_PERIPH_PWR ); + LL_PWR_EnableBkUpAccess(); + + //expe = register RTC + expe = RTC->BKP0R; + if (expe == 0){ + expe = 1; + RTC->BKP0R = expe; + }else if (expe != 0 && BLUE_BUTTON()){ + expe ++; + RTC->BKP0R = expe; + } + }else{ + SystemClock_Config_24M_LSE(); + expe = 1; + LL_APB1_GRP1_EnableClock( LL_APB1_GRP1_PERIPH_PWR ); + LL_PWR_EnableBkUpAccess(); + RTC->BKP0R = expe; + } + LL_PWR_DisableBkUpAccess(); + + + switch(expe){ + case 1: + /* Configure the system clock */ + SystemClock_Config_80M(); + break; + case 2: + /* Configure the system clock */ + SystemClock_Config_24M_LSE(); + break; + } + + + + +// config GPIO +GPIO_init(); + +// init systick timer (tick period at 1 ms) +LL_Init1msTick( SystemCoreClock ); +LL_SYSTICK_EnableIT(); + +//Setup Sleep mode +LL_LPM_EnableSleep(); +//LL_LPM_EnableSleepOnExit(); + +while (1) { + if (blue_mode){ + switch(expe){ + case 1: + __WFI(); + break; + case 2: + LL_RCC_MSI_EnablePLLMode(); + break; + } + + } + } +} + + + +/** + * @brief System Clock Configuration + * @retval None + * 24Mhz + RTC + LSE + */ +void SystemClock_Config_24M_LSE(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_1); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + + LL_RCC_LSE_Enable(); + + /* Wait till LSE is ready */ + while(LL_RCC_LSE_IsReady() != 1) + { + + } + LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE); + LL_RCC_EnableRTC(); + + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); +// LL_RCC_MSI_EnablePLLMode(); + + LL_PWR_EnableBkUpAccess(); +LL_RCC_ForceBackupDomainReset(); +LL_RCC_ReleaseBackupDomainReset(); +LL_RCC_LSE_SetDriveCapability(LL_RCC_LSEDRIVE_LOW); + + + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 24, LL_RCC_PLLR_DIV_4); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(24000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { +// Error_Handler(); + } +} + + +void SystemClock_Config_80M(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_4); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_4) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 40, LL_RCC_PLLR_DIV_2); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(80000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { +// Error_Handler(); + } +} diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/f9/e0ef14e4ea27001b16eaee4b2dec2d39 b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/f9/e0ef14e4ea27001b16eaee4b2dec2d39 new file mode 100644 index 0000000..84de6df --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.history/f9/e0ef14e4ea27001b16eaee4b2dec2d39 @@ -0,0 +1,143 @@ +/* Project L476_ats_blink for STM32L476 mounted on Nucleo board: + * the user LED (mounted on pin PA-5) is flashed every second for 50 ms. + * The time base is provided by Systick (1000 ticks per second). + * The clock configuration is the default one (Sysclk = 80 MHz, derived from MSI and PLL). + */ + +/* Includes ------------------------------------------------------------------*/ +#include "main.h" +// #if defined(USE_FULL_ASSERT) +// #include "stm32_assert.h" +// #endif /* USE_FULL_ASSERT */ + +#include "gpio.h" + +// systick interrupt handler +volatile uint32_t msTicks = 0; +volatile uint8_t expe = 2; +volatile uint8_t blue_mode = 0; + +void SysTick_Handler() +{ + if ( BLUE_BUTTON() ){ + blue_mode = 1 ; + } + + msTicks++; /* See startup file startup_LPC17xx.s for SysTick vector */ + if (msTicks == 5){ + LED_GREEN(0); + }else if(msTicks >= 200){ + msTicks = 0; + LED_GREEN(1); + } + if(expe == 2){ + CLK_TOGGLE(); + } +} + + +void SystemClock_Config(void); + +int main(void) +{ +/* Configure the system clock */ +SystemClock_Config(); + +// config GPIO +GPIO_init(); + +// init systick timer (tick period at 1 ms) +LL_Init1msTick( SystemCoreClock ); +LL_SYSTICK_EnableIT(); + +//Setup Sleep mode +LL_LPM_EnableSleep(); +//LL_LPM_EnableSleepOnExit(); + +while (1) { + if (blue_mode){ + switch(expe){ + case 1: + __WFI(); + break; + case 2: + break; + } + } + +// else { +// LED_GREEN(0); +// LL_mDelay(950); +// LED_GREEN(1); +// LL_mDelay(50); +// } + } +} + +/** +/** + * @brief System Clock Configuration + * @retval None + * 24Mhz + RTC + LSE + */ +void SystemClock_Config(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_1); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + + LL_RCC_LSE_Enable(); + + /* Wait till LSE is ready */ + while(LL_RCC_LSE_IsReady() != 1) + { + + } + LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE); + LL_RCC_EnableRTC(); + + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); + LL_RCC_MSI_EnablePLLMode(); + LL_PWR_EnableBkUpAccess(); + LL_RCC_ForceBackupDomainReset(); + LL_RCC_ReleaseBackupDomainReset(); + LL_RCC_LSE_SetDriveCapability(LL_RCC_LSEDRIVE_LOW); + + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 24, LL_RCC_PLLR_DIV_4); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(24000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { +// Error_Handler(); + } +} diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.projects/RealOne/.indexes/bf/c4/properties.index b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.projects/RealOne/.indexes/bf/c4/properties.index new file mode 100644 index 0000000000000000000000000000000000000000..98c80568c4846681768165cd98c5d0470275c905 GIT binary patch literal 134 zcmYj}!3~2z3HkWwos;@5WX_QKprli`BrvqgLM``kE~q<8P++<^jGb;-JTWNana=`n_;} Ft0yX?E$9FM literal 0 HcmV?d00001 diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.projects/RealOne/.indexes/properties.index b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.projects/RealOne/.indexes/properties.index new file mode 100644 index 0000000000000000000000000000000000000000..19469bb81bebd52d9fd9c17cfb3f121f029c1c74 GIT binary patch literal 240 zcmZ9G!ES>v5JZ>s67||%(o6ne1*AYZSIM!J+AlEciDd=b$Y7Mu4>Zc9(#~l$Z(c@3 z*^;LXy@qHQ(%WGKi=J3Q1idJk?2OOg&(@@g%Uv=A>HbJ6q|87N-^!>nA7XrWWbDq!wqF mST5CzbG^eHH4GK3Rj6c4}%uz+>?3P^yFee6%l)K52*>3nxoPNH4z(bpJH3JFBJr#KV8y!w_Q#AqIZ~wtXDu literal 0 HcmV?d00001 diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.root/.indexes/properties.version b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.root/.indexes/properties.version new file mode 100644 index 0000000..6b2aaa7 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.root/.indexes/properties.version @@ -0,0 +1 @@ + \ No newline at end of file diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.root/.markers.snap b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.root/.markers.snap new file mode 100644 index 0000000000000000000000000000000000000000..c8b1e33aa6d6ef0d9dc74bdff2d7f499f42c3fe8 GIT binary patch literal 144 bcmZ?R*xjhShe1S2b=vdAllRFv3@{%684^6N literal 0 HcmV?d00001 diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.root/2.tree b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.root/2.tree new file mode 100644 index 0000000000000000000000000000000000000000..cee79ab1ec2c1c872f3f9d12a26db0142ec9eddc GIT binary patch literal 25945 zcmbtdd0-t?)t`56X#-`aKtVu2t0<5{3oVEX2(oAjLeaXQF->1XXkLoOD1Pi9E`TUo%i;nJ-#K&7Z)VQD^NRZY{&+L5`Tg!WcfWJ* znb$FnC`sXd>#z89yXjpenb6hK)>v)rXz%W=Hnz^`Yi#Z6sq$aPB-=L~FnwBcOJ8sE z?2h)%dHdE{di$z9$&^q~Yw2uhtInC--`+8&+LP)V+p3+lmU&hEx71jj3aT-aIhQ^$n__Pb240(}!65H9dvA5dS*WTIID@jO0O8x$nXVGwhJyJ=w z?`Y|4>*r>WsTvp7ItqDs(-tqO@_xR;sRubbhf90QOboAExRnywV}R~)i94pVHRlbk z-ut`CdjKqU^T9F6*jh__XXD9Coq+Ni>Qd^He1+}5B*~V&eYL4mnp=8%t37>IawjBD z6(mn{1*VdY0~Ri9KDni%xs_XFD%^S-t*bTK)riy2Z2c9sQenHdl~wN@A5r%>{Y>(= zBylr)3OOFxW#o^Z=T7lg`E>J;W1%9)yFGS{Qs?nibL_s9B->f{YrWl#qRU;8_Q-G@ z{+iy`Lhp^__QyTdF%58?NwRJ4A|5Yl&6&m2l6p9}>Y&f6jH!U*LLWD?ucfE2zgxV{ zT3wrG5VseA9;zfe_IfUCOrO@%*0-=xTCC=X+c&ga2LN&5ZgK>VPHnlB!7I=IvHv^W z10H*@cC)aB4s<_%of01^5Fe(Xz6P%xxKw#;4xndtNXE8xw|6zpDR|la;?I@39z?eN zVxrWpBK4({mCAnxh&$J~G}YdI=5DK3Hq6Z_B9(>hvB&jUff0i~x|de8x_6D2NXmdaElIY@dPy^n4uNNv zc_wkvnVHvkgzoL1J*T~=u{MwY6+L)H=bp-zg5S*FyRm%B-LbW$qoda}y!or7x*5a? z0<@t>FZe$&|K@ExNhkn~^30W`Ui5un{wi&F!U5=Yo{E@XtJVTvzUL`I036?dY&==D z(o=*0IIe_EHRZsMb3I2Gfa4K69;8eSKYXytn2MrzJORhDf^Q>}9==FrT(f{XT^esV zBo@77-9f68IbJ=Lx+@tIyVq+2r)OY+EAd%ZZ%iy?YoL3b%nA&*iNB`zY^Tn6TFBc# z_xi7UjravP9y{u^#tj*a6F!U$aw#E*O2qvrbiY#AJ6HcYUs=_+M9 z;J#2#YF*W_Md*M#BW(%1GAb-{QmcW-dwGTM0r$mdh@Mkx3EbV+vxN(ktW88`eLY@v zUxJE@^~`8!7hT}!n^nkUzN|_G0uhf$ocZXh8DboS>)u?FIs`dDe zD^$yTzyDi%_e^Mcn0mnTyShl7@<|i<*?{|29i{bljpqv+aA!r;;%!=YhmcXG1Mb^NGSOxJUV)e~E%f1zScM83JRlVqnlmIJ@fP&F$6w>U|5EmQZj)aLegw%X!e)1)b| z3UEABZ8Qa&gWWU*9pL1f8%UDfHs*uP#u^kq%K*odbI?G;74pcWdrtOrAp`Ea+1{|+6f|ebvp4sGyo-b^`ofi#o?Nfq+zIP|pF&A)yr8?v3@7h$yT)>?lWl`+e zLcMo$6*3ucOQP<;!l*^xqb*tJfV-fc)VRA=t5E2G`+hXQsa5OoJ!g7_@B#OOsEE2x z?Xhk6p1V}XT)-_Y)mdMkQXO*vw=61Ju@^XsPRnG#Esx5Fg;CM2MbR=Ha2M8-8h7u# z!wZBCI38ztfmWQB)vEP)tX2OKX*gGc|K)}Ym{#q_F+SJAqQOLf*)Eg9hg?vkiz z#a`g(v7Rnuz^#bNhlO#`u2w120e5LVsd4vr$`?A|E{lp*tp*;i@(SSt?niME^@T_rjIZ~uR~>T!$4i4?uh^)iD=vypa>McF`GM@4rEHy6Gd| z9PgF{MJqb%=)EVYP`6f6;dN2@urO-1_hBYtI^b5;lUjFg_5z^;?)s=`)oS4J!>VOI z;5hq*BI@X1XT!DR12?HorooEdf3#F*e0^vaVvs}`*`SRv@l?Uw|cse0rv^n7RZKY&S5Zlv1~wP zOah3B`^{Knh@O3l2pT{fd(i5x3+3lU2CU(ds zJ*x8#J;F+D*YsFjb+uz|QT@mRYOl{<BfnR*T;cj3c!x|5+vc`+$UzFoGdka;WKJHXBs<@mcg>aqrryTDw;7%9RspA& z37+9w2+U67q}v`;`XBiUXa3Ce-md4n?3qr70Qu&|^FCXykYmX}B$JC0{T++=`Dua`HFxyY0%5PG3mI@*WY$`{ zYTeucdjb)f2NMCeC0C%g))r++SEa%M99Qa=p5NZu%Hg)fuQM|u8^HQPvD_%K$Adci^a*J>Ssp;tUrh=AKx3}vF)>_D^pO{!rY;I^}x z(9ZHhRKq;LP2h1QwbNSL&$_i-r#GPhZhI**af|8Q9sRw5WRWKd4RAZ;7WNP5OO(zO z!0jlN=q*f{8t`@c6As`e=E;Y29pr=pxSjIkr-pp(Ai@FM&OENGJ5vwrw*FkGEmlZ? z|+s%Rf;HnF;{$mp0 z_T(`nnp5( zfSY92uo6x&r>fBum;kS8RvmKz_qJHad;Z4WRZCUJT)=U=4o*{a^W92+qf+e#^3CmK zR=?tE`n+U?C>|yQ?j2_JD?-01ZIo9tOCW5(y|ezdvK8y9O$313`wg~rZ3-XuI#B^` zpD4%agOC;WtB}cn+c$bD6`?!~TkTn@Wj^2U0=Nb?*r?h(49Iw(E5caZCl=dqWxeMK05>D^$R}FDw@yW?@V8`p8Ld($HDLqpsQNRb6>Ap|0pN~)gPGB$(ByTZ0^BiCj?-RYg*u1|8E_wrYDZ=_ ztNV>-3m0%7ifTt^H!FQqrA!AL`(Nn5QpnO1jqazIqBO6fbu%K9I=flva&JiJfa7T- zFe$y*>h4sXPC4?;9T%C@+09BZ?lT>5AC67(>?XQw;P~10o-NZ7;Cf<{es;4`9T9~N zxZcR5%x=cjn_4_u+ymV4kx8B1taMPNOb6Tv#v~6`=^$=&KmVTUmroCo^oDr_N z#nXihxD%6P&(dAZ-P73F#*P+_F_5tm@urJT)iy}?A`u<~e^+;Rv%O24P&J3S-{DoF z$im#YzIV{as_D~CIO@cYH6Ph@*vz9FJ0zklmuf-L|FX2A$=uHwx6%_1n_+|llh<#l zt{*j5NukoD9U-_y=_$jeGXn*H-+@kDf{8c_H&+=n*Shc4OHvm`m7!W*A&6tqA5#L-Jt`3iJw=kHO_ zKAX^WO6B$VJEGZ=olMO#?qUj^c;;cEsX(ycx+aJk{NXG`Vfx&IOk)cFgHr)9YxsoK%+VZfK2#(BqL=m)+`< zqh0x`y^Y=mYSDvPKibDr-QE5wpYkGG$!i9)E?ez6^k%+l_n~)|Hu9o7GZKs#yR(io zjklEQioVTAp730!Q2=KAlUM=I-cjcWcGe1gfEM2q9UVh9J2>c^V{#+Qq9kt76w_Rh)1lZ%EuMF;?K!z_Ev zV0iSRuPIxbu6(0?%Lb`}MGGKM8c)L;-@IqxC%l04Q9{1a4&iGCBMtMTEOt=IT(A+ENH%LIxMeTiXlwHqXWmO9p(Y_m5sh;Fg&_gmmxv~=&R8~ ziS9U9A5ZlHp##JXKG-=>X|Xm(2QE>m_7C|+UynA5Ra%@}xM)sRE%O2TMl?jr7MgYU z^QvPmK;JCYSzmeeFAy$3--?EIu@^Y{Sx*--KxakeqdP0c*TollfzSc^c0H+eSNTE* z=sQu-s#WXpSyy|7@BunI%4+(YY5YA0(56rBCsi^VAnv1uz0`d7$$I-fRceoxZ}i=$TD(o`?m1hil<5HR#8dB00qgM@ zULpd3&Z{prPMl)jHee2dA4u?x-iP3*t2b8$sV3AWPpAc zbqC#?G`z{tCZ;gT^tQ?YSnst-ZQFYK0rJd1<$^+Cu-b1zd?06 zZ^<`WQK~b(F46f-xBy)m6|LB_jt>68(}fJsWl{O)Cam?9X#$}G^rL!Gq>RT*ClH_TetwNjEgpS&43L~Rw0uCx;`$S=rx1k(WSSml<5H7P)};yU5*yS zbbx*m7j68S0h?8G!UyQasEA}Q-?W6K6FpnF0C5!utyXl#*JWCy!UgE3QPGOdwt)*i z?CC-V=x0&+=;49!6=9J=2k54HQseIOSG+*z0R22FTD59D{{FjF%Y1-VnIgiOg?0Bi z)iD>Kn@e@Z*9&2fxd8pb6fNvoN0GytPQebnWC@!EZOP#!UpKqbsvN0DVrJDWAI4b;};tj-_Sqat1GX;5%Z+{VQ>^y$)G6aewfc>Q^(;1z&bmup*d(!0ib zh2vVy_%?I1F4rN)>C#CQvMsqe(hoxEXI*}$CMq2X2DlD012zM*E^k-9j4$K#p4(?x zVE?QY{hlB>%&K`y_6BkKp*Jf|RY9d7*ot@GAh3b`kL|5=F(48Kjgif|vcUdXEA~^0 z<0~F}wkg|u;VpKp-pV?!k-S&vKj1U#rytIV1F*rmM1iT4&gn)IIut0Jm#6g1BfTevcUda z^ooj@2oO(MC4v2!27&#;1L(b0qk;XoMx7EKK=0#mh4=l^NPQcSh`@fK0CcDnSs2)# zTUg|YLIdcq+=376&*@7%NhkolUnq$ZZ=!iUd4eZbP z&nurf0DXYRb#(`U{h0uP{Xzoh$lMAo zn56*;1JH*Gd>`1K^Yyt+H~=-VLqTAFF1Xdx zgaptG9z!;MHZVA}LR$oF0vV5SW5dAy;nCBc_J5~|1>R02f&EM!Rw~;E=-7IJ{aF?e z*iV`jkrK~KC4v39=4Eeyj)fuC92Y$?a5F?;ezt92VXP4l?2!Z{X4uSo`1?c!# zr-8A#ZmDMr7oZa&S9QDFOomtKTqSgXW}4-@>;q?^vAInY50e2p(JbHd4P;{yf&Ib; z=p*$va;;d0V-WzvliWssuf?XIg)1t6xRVB_)ajn27500&kOBHw^c*Nc1omg8b@f@Q zWj;V3k7`!77p={wRL5L^J`vTd?(kM_C;|We9`|(5EAlx-VppYrf95Fy`-KY79Mebn5xZ;zLtwwK z0jh=u5!jy_obSm(1!!(4lT$*IJp}d(6`;1zPnIFDKR0->=L;L4lTBS^u zs6EuhV*mpCg$vLrVFsf&)^_DgyIbwwRO+hZYOjo%4)(hGzR zP`9ZsnQf$H865)qg$ocj(qJ&tnbAuB>;*yxsK*pxHZvL_0{evw5I;_p9<5sCJ3U|6 z0QJ?M8Le2Kh(rJoPgxtC8Ep!>z!Mcfyc#W=8Ld!jMaTf18r6=>ZdQlI2Xg^h7}bu> zZdUrJ7YH4oMUhGAiAIOOe&GUiT4YjZH!EH41wset^vI<2VynATb<73mvyn-i-K-Sj zKGOmETx_ylV83ty`h0A1BZ2)w2j~ltNtxY@s|f5DE3(%KLd(8&9f^ejvrn7~R0Xp-)4(zY2MHRR5v<>Tz-w0rv+8)FXP97XVe}qBsf;@c|!L=(ENicSuVsUME%cUYuS(1ByUpLu6#ujZ{^$c zx5c{*^;u7qsANFmaSNj>2r6y+@ihaIp!};MUFbet%9` zf193jpa0yk5$>VnDSU3w%D`F#JQ5bF06~rv!eR^9>_drh=RJ3Io3^7~t~_!#`B{H}Z88y2FzQI3n#2 I-h%)9KTuwII{*Lx literal 0 HcmV?d00001 diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.safetable/org.eclipse.core.resources b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/.safetable/org.eclipse.core.resources new file mode 100644 index 0000000000000000000000000000000000000000..cdf32d80dc722d896caebbfb0010b17f92a82a44 GIT binary patch literal 4768 zcmeH~yGp}Q7{{FpZcYvoD2}E%C%5K6p`hKopmcC6X?j|MX;V&4Rd90FP4ESL0%t{> zd=(#{ql;;Ck|u>*N)xe={m*yu{qp~A&DV$f>igEt?*8-l%hShRb*MWO6OQU#3vXAd zC-#UtwXZp#Z~!7GASiN&tu_Y*C~Q{@3+vCp@PWLdWJ?c!=H!bY&LFAbC2_D)s60$eTrFA6v@iyQSWu2 z2(k=i1&WHK#eQrc_Yizu{!Hhf&!>-fZ#Q4fg2DH7%gI2V$+DwQjvHa0A`QW3$|C5q z(5vEaPq62El@sa+N(gA_z7Kvmd$e{esY*wuPN!>`qpJh2wis&=>zoxJdX?t-JehT< zAd`jRibzrVwdm&>6z|%o#rg`Uz3R$?bhcKNOeF+5FGm~vu$Z$`s#AuE|SzhDBgc9p{b%z!U#&)XEp?uIR> zrIXneQAktP5Ks}2Ly&71ShvnbICU+{>LO1UcycjJ)>u-Cy?SEKqorbAXBN(}!|+~L ZVvoCu^TsZgZjapff8=(lbbAiie*wS-qd5Qo literal 0 HcmV?d00001 diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/2.snap b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.resources/2.snap new file mode 100644 index 0000000000000000000000000000000000000000..62b7d18931aca6d8ec58e64d4fece26df552db5c GIT binary patch literal 6614 zcmb`LYitx%6vt<0cFIG90tH5ligd9QWG6tuh3qPfT?(d1v>+OdWm^_m*gmo^P)v+Q ztOXC=W8Ba-m8WBgw^Da8U{|2p30M$i*!%kDzshLedty^r$ZX zS>G#Xyz2WPWD!_83)*o7w;QBJy$$9YXgyO=#-}q)bLS+hHgB$9A4}FZrCWo}a8{9a z3d|a<1Fm+C*pB=uwHOZ%eZQiV4ZL5!Kvzh)Iu&L=t>O7c_ZcQK{bIytf}xhfg<~9G z;t203Z2^YF1M_2y<1YOoyGbh5X)tqSGvFnqvkhw#sbJGa`^$OzcT(R0^JrSngO^j6 ziKQ~xR!AUs!#xIx=hzGvgJE?lk&CC&U|3eSa{1gjwfNGOF0QSY|InA19)6!9zaQEB z_CPXFf(PTtb&!LFKQ_f$?ay;8D$TVcFb}8oDOfheHpbT_l5x9u&n_tde|-->Mo~t! zG;D}BX41iABAsy$W9{qS$s1^W+Ne`(9{ zP3IPQ*Mfu60bjLRT!~uXD++m|{9EZmAdlF?(B3N`Kf;N;-vxQ2Vv;md5qU~XwbBiF zqhgDc>IdYER~??khCEjiqhf;82;^_1^(>EkH3E;30`qk&twV$7s}Wd3V$4@ItR8Z{ z8iC#97xR_Em2ix?wN zM{*>F9CuQhUbh? zTFAD_F%B?shDSXHL*k*o>)KWekzM#hDn(o6$Y6V1yO^1Oi_}=AAl-4O3kNS#X8s)# zW0_*ZB||P#X8uF+3uG7kUb0mMXPGj4pO<=3rs#Z!RiV&#p-kDzn%O&2>Tw%+U}k!i zDYLgj%0!vs8$j9=Zs06aW-o1qC{x_Ppscx-DKmdgIu}6lE|z(hDKq~W8DN=W187X{ zjor+@LUJrqET2?NnK~*R@KtNWl~M}JiL{>YK};m@GAWRl+i4BkJlIdSNT8j>NDLdU95OKx z$5EL5{%A{3Co$n`_sBQ|F__q zd=*hgJrYB&RlDF$OeC;RXch5(`Dv$m6B7w^l7SCqHYoQZCKA{{awLZ3)8Gt62mdMJ zV@)s_%QiRS!BwSiC<~&PJutLxxX^(}yI2frr_sD`Xrh}!)IPXPF&~<&{mce#K2h)g zvKZ8?E%do}N7U%GYM;BKX7yku!w{(P(^hz+X7zw4VSuQy!E`Uw zte(9jN7Pt8qX=S3s1`^!fZios{Rd*A&v73{V(3er|NCNyiEgcyVTj`#x7vAb#6-95 zms0(#objr|A>7uS_|t53t0gspn8~zW=s`?P?om?UcEZ;j94hvhLB1>2P1ZSMG}eT#5aIM z_aG+P7Lx{|Inis?zHld|Cbvn71u^`zL2qJea!-;062k`Yg~0tdSCd;sawLZ3v;S{m z)M6ZV%82;tiXb3a>W4k?WiJ|AsHg~beSgvLDZ_)UsTTbFEBNg%CSdR`C7lDp`y226 Bf}sEa literal 0 HcmV?d00001 diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/com.st.stm32cube.common.preferences.prefs b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/com.st.stm32cube.common.preferences.prefs new file mode 100644 index 0000000..f30647a --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/com.st.stm32cube.common.preferences.prefs @@ -0,0 +1,3 @@ +DeviceConfigurationTool.AskToSwitchToCubeMxPerspective=false +DeviceConfigurationTool.SwitchToCubeMxPerspective=true +eclipse.preferences.version=1 diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/com.st.stm32cube.ide.mcu.ide.oss.prefs b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/com.st.stm32cube.ide.mcu.ide.oss.prefs new file mode 100644 index 0000000..3a4957f --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/com.st.stm32cube.ide.mcu.ide.oss.prefs @@ -0,0 +1,2 @@ +eclipse.preferences.version=1 +project_presentation/setHierarchicalMode=false diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.cdt.core.prj-RealOne.prefs b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.cdt.core.prj-RealOne.prefs new file mode 100644 index 0000000..9c00dc4 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.cdt.core.prj-RealOne.prefs @@ -0,0 +1,2 @@ +eclipse.preferences.version=1 +indexer/preferenceScope=0 diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.cdt.debug.core.prefs b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.cdt.debug.core.prefs new file mode 100644 index 0000000..aa2411d --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.cdt.debug.core.prefs @@ -0,0 +1,2 @@ +eclipse.preferences.version=1 +org.eclipse.cdt.debug.core.cDebug.default_source_containers=\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.cdt.dsf.ui.prefs b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.cdt.dsf.ui.prefs new file mode 100644 index 0000000..2c7c1b9 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.cdt.dsf.ui.prefs @@ -0,0 +1,2 @@ +eclipse.preferences.version=1 +useAnnotationsPrefPage=true diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.cdt.managedbuilder.core.prefs b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.cdt.managedbuilder.core.prefs new file mode 100644 index 0000000..07872e4 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.cdt.managedbuilder.core.prefs @@ -0,0 +1,3 @@ +eclipse.preferences.version=1 +properties/L476_ats_blink-master.null.288482210/com.st.stm32cube.ide.mcu.gnu.managedbuild.config.exe.debug.1993574618=com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.cpp.compiler.994264857\=rebuildState\\\=false\\r\\n\r\ncom.st.stm32cube.ide.mcu.gnu.managedbuild.tool.size.91709690\=rebuildState\\\=false\\r\\n\r\ncom.st.stm32cube.ide.mcu.gnu.managedbuild.tool.archiver.1202888461\=rebuildState\\\=false\\r\\n\r\ncom.st.stm32cube.ide.mcu.gnu.managedbuild.toolchain.exe.debug.625023476\=rebuildState\\\=false\\r\\n\r\ncom.st.stm32cube.ide.mcu.gnu.managedbuild.tool.objdump.listfile.63586621\=rebuildState\\\=false\\r\\n\r\ncom.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.linker.1360455809\=rebuildState\\\=false\\r\\n\r\ncom.st.stm32cube.ide.mcu.gnu.managedbuild.tool.objcopy.srec.1067399580\=rebuildState\\\=false\\r\\n\r\ncom.st.stm32cube.ide.mcu.gnu.managedbuild.tool.assembler.1553682211\=rebuildState\\\=false\\r\\n\r\ncom.st.stm32cube.ide.mcu.gnu.managedbuild.config.exe.debug.1993574618\=rcState\\\=0\\r\\nrebuildState\\\=false\\r\\n\r\ncom.st.stm32cube.ide.mcu.gnu.managedbuild.tool.objcopy.verilog.1727439865\=rebuildState\\\=false\\r\\n\r\ncom.st.stm32cube.ide.mcu.gnu.managedbuild.tool.objcopy.binary.364289998\=rebuildState\\\=false\\r\\n\r\ncom.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.compiler.609578370\=rebuildState\\\=false\\r\\n\r\ncom.st.stm32cube.ide.mcu.gnu.managedbuild.tool.objcopy.symbolsrec.429240276\=rebuildState\\\=false\\r\\n\r\ncom.st.stm32cube.ide.mcu.gnu.managedbuild.tool.objcopy.hex.853959268\=rebuildState\\\=false\\r\\n\r\ncom.st.stm32cube.ide.mcu.gnu.managedbuild.tool.cpp.linker.424373827\=rebuildState\\\=false\\r\\n\r\n +properties/L476_ats_blink-master.null.288482210/com.st.stm32cube.ide.mcu.gnu.managedbuild.config.exe.release.1139819027=com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.objcopy.verilog.1581129723\=rebuildState\\\=true\\r\\n\r\ncom.st.stm32cube.ide.mcu.gnu.managedbuild.tool.objcopy.binary.1387555249\=rebuildState\\\=true\\r\\n\r\ncom.st.stm32cube.ide.mcu.gnu.managedbuild.tool.objdump.listfile.2118805013\=rebuildState\\\=true\\r\\n\r\ncom.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.compiler.144237511\=rebuildState\\\=true\\r\\n\r\ncom.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.linker.829735460\=rebuildState\\\=true\\r\\n\r\ncom.st.stm32cube.ide.mcu.gnu.managedbuild.tool.objcopy.symbolsrec.284733610\=rebuildState\\\=true\\r\\n\r\ncom.st.stm32cube.ide.mcu.gnu.managedbuild.tool.cpp.compiler.442331978\=rebuildState\\\=true\\r\\n\r\ncom.st.stm32cube.ide.mcu.gnu.managedbuild.toolchain.exe.release.1703995923\=rebuildState\\\=true\\r\\n\r\ncom.st.stm32cube.ide.mcu.gnu.managedbuild.tool.archiver.972505564\=rebuildState\\\=true\\r\\n\r\ncom.st.stm32cube.ide.mcu.gnu.managedbuild.tool.objcopy.hex.1321327754\=rebuildState\\\=true\\r\\n\r\ncom.st.stm32cube.ide.mcu.gnu.managedbuild.tool.objcopy.srec.680088270\=rebuildState\\\=true\\r\\n\r\ncom.st.stm32cube.ide.mcu.gnu.managedbuild.tool.assembler.237074260\=rebuildState\\\=true\\r\\n\r\ncom.st.stm32cube.ide.mcu.gnu.managedbuild.tool.size.1681344170\=rebuildState\\\=true\\r\\n\r\ncom.st.stm32cube.ide.mcu.gnu.managedbuild.tool.cpp.linker.1140645243\=rebuildState\\\=true\\r\\n\r\n diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.cdt.ui.prefs b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.cdt.ui.prefs new file mode 100644 index 0000000..ee2f4f8 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.cdt.ui.prefs @@ -0,0 +1,5 @@ +eclipse.preferences.version=1 +spelling_locale=en_GB +spelling_locale_initialized=true +useAnnotationsPrefPage=true +useQuickDiffPrefPage=true diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.core.resources.prefs b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.core.resources.prefs new file mode 100644 index 0000000..dffc6b5 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.core.resources.prefs @@ -0,0 +1,2 @@ +eclipse.preferences.version=1 +version=1 diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.debug.core.prefs b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.debug.core.prefs new file mode 100644 index 0000000..f27b60b --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.debug.core.prefs @@ -0,0 +1,7 @@ +//org.eclipse.debug.core.PREFERRED_DELEGATES/org.eclipse.cdt.debug.gdbjtag.launchConfigurationType=org.eclipse.cdt.debug.gdbjtag.core.dsfLaunchDelegate,debug,; +//org.eclipse.debug.core.PREFERRED_DELEGATES/org.eclipse.cdt.launch.applicationLaunchType=org.eclipse.cdt.dsf.gdb.launch.localCLaunch,debug,;org.eclipse.cdt.cdi.launch.localCLaunch,run,; +//org.eclipse.debug.core.PREFERRED_DELEGATES/org.eclipse.cdt.launch.attachLaunchType=org.eclipse.cdt.dsf.gdb.launch.attachCLaunch,debug,; +//org.eclipse.debug.core.PREFERRED_DELEGATES/org.eclipse.cdt.launch.postmortemLaunchType=org.eclipse.cdt.dsf.gdb.launch.coreCLaunch,debug,; +//org.eclipse.debug.core.PREFERRED_DELEGATES/org.eclipse.cdt.launch.remoteApplicationLaunchType=org.eclipse.rse.remotecdt.dsf.debug,debug,; +eclipse.preferences.version=1 +prefWatchExpressions=\r\n\r\n diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.debug.ui.prefs b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.debug.ui.prefs new file mode 100644 index 0000000..6e5d39d --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.debug.ui.prefs @@ -0,0 +1,6 @@ +eclipse.preferences.version=1 +org.eclipse.debug.ui.MemoryView.orientation=0 +org.eclipse.debug.ui.PREF_LAUNCH_PERSPECTIVES=\r\n\r\n +org.eclipse.debug.ui.user_view_bindings=\r\n\r\n\r\n\r\n\r\n\r\n +preferredDetailPanes=DefaultDetailPane\:DefaultDetailPane| +preferredTargets=org.eclipse.cdt.debug.ui.toggleCBreakpointTarget,org.eclipse.cdt.debug.ui.toggleCDynamicPrintfTarget\:org.eclipse.cdt.debug.ui.toggleCBreakpointTarget| diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.launchbar.core.prefs b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.launchbar.core.prefs new file mode 100644 index 0000000..371f3d6 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.launchbar.core.prefs @@ -0,0 +1,8 @@ +LaunchTargetManager/org.eclipse.launchbar.core.launchTargetType.local,Local/arch=x86_64 +LaunchTargetManager/org.eclipse.launchbar.core.launchTargetType.local,Local/name=Local +LaunchTargetManager/org.eclipse.launchbar.core.launchTargetType.local,Local/os=win32 +configDescList=org.eclipse.cdt.dsf.gdb.gdbRemotedescriptorType\:L476_ats_blink-master Debug,org.eclipse.cdt.dsf.gdb.gdbRemotedescriptorType\:RealOne Debug +eclipse.preferences.version=1 +org.eclipse.cdt.dsf.gdb.gdbRemotedescriptorType\:L476_ats_blink-master\ Debug/activeLaunchMode=run +org.eclipse.cdt.dsf.gdb.gdbRemotedescriptorType\:L476_ats_blink-master\ Debug/activeLaunchTarget=null\:--- +org.eclipse.cdt.dsf.gdb.gdbRemotedescriptorType\:RealOne\ Debug/activeLaunchMode=run diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.rse.core.prefs b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.rse.core.prefs new file mode 100644 index 0000000..d7f98a4 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.rse.core.prefs @@ -0,0 +1,4 @@ +activeuserprofiles=DESKTOP-9AR6HHQ;Team +eclipse.preferences.version=1 +org.eclipse.rse.systemtype.local.systemType.defaultUserId=camer +useridperkey=DESKTOP-9AR6HHQ.Local\=camer; diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.rse.ui.prefs b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.rse.ui.prefs new file mode 100644 index 0000000..012a53a --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.rse.ui.prefs @@ -0,0 +1,2 @@ +eclipse.preferences.version=1 +org.eclipse.rse.preferences.order.connections=DESKTOP-9AR6HHQ.Local diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.ui.editors.prefs b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.ui.editors.prefs new file mode 100644 index 0000000..61f3bb8 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.ui.editors.prefs @@ -0,0 +1,2 @@ +eclipse.preferences.version=1 +overviewRuler_migration=migrated_3.1 diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.ui.ide.prefs b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.ui.ide.prefs new file mode 100644 index 0000000..e0a40a4 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.ui.ide.prefs @@ -0,0 +1,6 @@ +PROBLEMS_FILTERS_MIGRATE=true +TASKS_FILTERS_MIGRATE=true +eclipse.preferences.version=1 +platformState=1604477333731 +quickStart=false +tipsAndTricks=true diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.ui.navigator.prefs b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.ui.navigator.prefs new file mode 100644 index 0000000..8bf8a74 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.ui.navigator.prefs @@ -0,0 +1,3 @@ +eclipse.preferences.version=1 +org.eclipse.ui.navigator.ProjectExplorer.activatedExtensions=org.eclipse.cdt.make.ui.makeTargets.content\=true;org.eclipse.ui.navigator.resourceContent\=true;org.eclipse.cdt.ui.navigator.content\=true;org.eclipse.ui.navigator.resources.workingSets\=true;org.eclipse.team.ui.patchSyncNavigatorContent\=true;org.eclipse.team.ui.resourceContent\=true;org.eclipse.ui.navigator.resources.nested.nestedProjectContentProvider\=true;org.eclipse.remote.ui.navigatorContent.connections\=true; +org.eclipse.ui.navigator.ProjectExplorer.filterActivation=\:org.eclipse.rse.project.filters.RemoteSystemsProjects\:org.eclipse.ui.navigator.resources.filters.startsWithDot\:org.eclipse.cdt.ui.navigator.filters.AnonymousStructFilter\:org.eclipse.ui.navigator.resources.nested.HideTopLevelProjectIfNested\:org.eclipse.ui.navigator.resources.nested.HideFolderWhenProjectIsShownAsNested\:org.eclipse.cdt.ui.navigator.filters.ForwardDeclarationFilter\: diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.ui.prefs b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.ui.prefs new file mode 100644 index 0000000..08076f2 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.ui.prefs @@ -0,0 +1,2 @@ +eclipse.preferences.version=1 +showIntro=false diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.ui.workbench.prefs b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.ui.workbench.prefs new file mode 100644 index 0000000..93b0f03 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.core.runtime/.settings/org.eclipse.ui.workbench.prefs @@ -0,0 +1,4 @@ +//org.eclipse.ui.commands/state/com.st.stm32cube.ide.mcu.buildanalyzer.showstate/org.eclipse.ui.commands.radioState=human +//org.eclipse.ui.commands/state/org.eclipse.ui.navigator.resources.nested.changeProjectPresentation/org.eclipse.ui.commands.radioState=false +UIActivities.org.eclipse.cdt.debug.dsfgdbActivity=true +eclipse.preferences.version=1 diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.debug.ui/dialog_settings.xml b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.debug.ui/dialog_settings.xml new file mode 100644 index 0000000..09b72d7 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.debug.ui/dialog_settings.xml @@ -0,0 +1,13 @@ + +
+
+ + + +
+
+ + + +
+
diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.debug.ui/launchConfigurationHistory.xml b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.debug.ui/launchConfigurationHistory.xml new file mode 100644 index 0000000..da5aef1 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.debug.ui/launchConfigurationHistory.xml @@ -0,0 +1,19 @@ + + + + + + + + + + + + + + + + + + + diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.e4.workbench/workbench.xmi b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.e4.workbench/workbench.xmi new file mode 100644 index 0000000..a04663a --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.e4.workbench/workbench.xmi @@ -0,0 +1,2277 @@ + + + + activeSchemeId:org.eclipse.ui.defaultAcceleratorConfiguration + ModelMigrationProcessor.001 + + + + + + + + topLevel + shellMaximized + + + + + persp.actionSet:com.st.stm32cube.ide.mcu.informationcenter.actionSet3 + persp.actionSet:org.eclipse.ui.cheatsheets.actionSet + persp.actionSet:org.eclipse.rse.core.search.searchActionSet + persp.actionSet:org.eclipse.search.searchActionSet + persp.actionSet:org.eclipse.text.quicksearch.actionSet + persp.actionSet:org.eclipse.ui.edit.text.actionSet.annotationNavigation + persp.actionSet:org.eclipse.ui.edit.text.actionSet.navigation + persp.actionSet:org.eclipse.ui.edit.text.actionSet.convertLineDelimitersTo + persp.actionSet:org.eclipse.ui.externaltools.ExternalToolsSet + persp.actionSet:org.eclipse.ui.actionSet.keyBindings + persp.actionSet:org.eclipse.ui.actionSet.openFiles + persp.actionSet:org.eclipse.cdt.ui.SearchActionSet + persp.actionSet:org.eclipse.cdt.ui.CElementCreationActionSet + persp.actionSet:org.eclipse.ui.NavigateActionSet + persp.viewSC:org.eclipse.ui.console.ConsoleView + persp.viewSC:org.eclipse.search.ui.views.SearchView + persp.viewSC:org.eclipse.ui.views.ContentOutline + persp.viewSC:org.eclipse.ui.views.ProblemView + persp.viewSC:org.eclipse.cdt.ui.CView + persp.viewSC:org.eclipse.ui.views.ResourceNavigator + persp.viewSC:org.eclipse.ui.views.PropertySheet + persp.viewSC:org.eclipse.ui.views.TaskList + persp.newWizSC:org.eclipse.cdt.ui.wizards.ConvertToMakeWizard + persp.newWizSC:org.eclipse.cdt.ui.wizards.NewMakeFromExisting + persp.newWizSC:org.eclipse.cdt.ui.wizard.project + persp.newWizSC:org.eclipse.cdt.ui.wizards.NewSourceFolderCreationWizard + persp.newWizSC:org.eclipse.cdt.ui.wizards.NewFolderCreationWizard + persp.newWizSC:org.eclipse.cdt.ui.wizards.NewSourceFileCreationWizard + persp.newWizSC:org.eclipse.cdt.ui.wizards.NewHeaderFileCreationWizard + persp.newWizSC:org.eclipse.cdt.ui.wizards.NewFileCreationWizard + persp.newWizSC:org.eclipse.cdt.ui.wizards.NewClassCreationWizard + persp.perspSC:org.eclipse.debug.ui.DebugPerspective + persp.perspSC:org.eclipse.team.ui.TeamSynchronizingPerspective + persp.actionSet:org.eclipse.debug.ui.launchActionSet + persp.actionSet:org.eclipse.cdt.ui.buildConfigActionSet + persp.actionSet:org.eclipse.cdt.ui.NavigationActionSet + persp.actionSet:org.eclipse.cdt.ui.OpenActionSet + persp.actionSet:org.eclipse.cdt.ui.CodingActionSet + persp.actionSet:org.eclipse.ui.edit.text.actionSet.presentation + persp.showIn:org.eclipse.cdt.ui.includeBrowser + persp.showIn:org.eclipse.cdt.ui.CView + persp.showIn:org.eclipse.ui.navigator.ProjectExplorer + persp.viewSC:org.eclipse.ui.navigator.ProjectExplorer + persp.viewSC:org.eclipse.cdt.ui.includeBrowser + persp.actionSet:org.eclipse.debug.ui.breakpointActionSet + persp.newWizSC:com.st.stm32cube.common.projectcreation.ui.stm32projectwizard + persp.newWizSC:com.st.stm32cube.common.projectcreation.ui.stm32projectfromiocwizard + persp.viewSC:org.eclipse.cdt.make.ui.views.MakeView + persp.actionSet:org.eclipse.cdt.make.ui.makeTargetActionSet + persp.showIn:org.eclipse.cdt.codan.internal.ui.views.ProblemDetails + persp.viewSC:org.eclipse.cdt.codan.internal.ui.views.ProblemDetails + persp.viewSC:com.st.stm32cube.ide.mcu.buildanalyzer.view + persp.viewSC:com.st.stm32cube.ide.mcu.stackanalyzer.stackanalyzer.view + persp.viewSC:com.st.stm32cube.ide.mcu.sfrview + + + + View + categoryTag:General + + + View + categoryTag:C/C++ + + + View + categoryTag:General + + + View + categoryTag:General + + + + + + + + View + categoryTag:General + + + View + categoryTag:General + + + View + categoryTag:Make + + + + + + + View + categoryTag:General + + + View + categoryTag:General + + + View + categoryTag:General + + + View + categoryTag:General + + + + + View + categoryTag:C/C++ + + + View + categoryTag:C/C++ + + + + + + + + + persp.actionSet:com.st.stm32cube.ide.mcu.informationcenter.actionSet3 + persp.actionSet:org.eclipse.ui.cheatsheets.actionSet + persp.actionSet:org.eclipse.rse.core.search.searchActionSet + persp.actionSet:org.eclipse.search.searchActionSet + persp.actionSet:org.eclipse.text.quicksearch.actionSet + persp.actionSet:org.eclipse.ui.edit.text.actionSet.annotationNavigation + persp.actionSet:org.eclipse.ui.edit.text.actionSet.navigation + persp.actionSet:org.eclipse.ui.edit.text.actionSet.convertLineDelimitersTo + persp.actionSet:org.eclipse.ui.externaltools.ExternalToolsSet + persp.actionSet:org.eclipse.ui.actionSet.keyBindings + persp.actionSet:org.eclipse.ui.actionSet.openFiles + persp.actionSet:org.eclipse.cdt.ui.buildConfigActionSet + persp.actionSet:org.eclipse.debug.ui.launchActionSet + persp.newWizSC:com.st.stm32cube.common.projectcreation.ui.stm32projectwizard + persp.newWizSC:com.st.stm32cube.common.projectcreation.ui.stm32projectfromiocwizard + + + + View + categoryTag:General + active + + + + + + + + + View + categoryTag:Device Configuration Tool + + + + + + + + + persp.actionSet:com.st.stm32cube.ide.mcu.informationcenter.actionSet3 + persp.actionSet:org.eclipse.ui.cheatsheets.actionSet + persp.actionSet:org.eclipse.rse.core.search.searchActionSet + persp.actionSet:org.eclipse.search.searchActionSet + persp.actionSet:org.eclipse.text.quicksearch.actionSet + persp.actionSet:org.eclipse.ui.edit.text.actionSet.annotationNavigation + persp.actionSet:org.eclipse.ui.edit.text.actionSet.navigation + persp.actionSet:org.eclipse.ui.edit.text.actionSet.convertLineDelimitersTo + persp.actionSet:org.eclipse.ui.externaltools.ExternalToolsSet + persp.actionSet:org.eclipse.ui.actionSet.keyBindings + persp.actionSet:org.eclipse.ui.actionSet.openFiles + persp.viewSC:org.eclipse.ui.views.ProgressView + persp.viewSC:org.eclipse.ui.texteditor.TemplatesView + persp.actionSet:org.eclipse.debug.ui.launchActionSet + persp.actionSet:org.eclipse.debug.ui.debugActionSet + persp.actionSet:org.eclipse.ui.NavigateActionSet + persp.viewSC:org.eclipse.debug.ui.DebugView + persp.viewSC:org.eclipse.debug.ui.VariableView + persp.viewSC:org.eclipse.debug.ui.BreakpointView + persp.viewSC:org.eclipse.debug.ui.ExpressionView + persp.viewSC:org.eclipse.ui.views.ContentOutline + persp.viewSC:org.eclipse.ui.console.ConsoleView + persp.viewSC:org.eclipse.ui.views.ProblemView + persp.viewSC:org.eclipse.ui.navigator.ProjectExplorer + persp.viewSC:org.eclipse.pde.runtime.LogView + persp.actionSet:org.eclipse.debug.ui.breakpointActionSet + persp.perspSC:org.eclipse.cdt.ui.CPerspective + persp.actionSet:com.st.stm32cube.ide.mcu.debug.dsf.oss.ui.debugActionSet + persp.viewSC:org.eclipse.cdt.debug.ui.SignalsView + persp.viewSC:org.eclipse.debug.ui.RegisterView + persp.viewSC:org.eclipse.debug.ui.ModuleView + persp.viewSC:org.eclipse.debug.ui.MemoryView + persp.viewSC:org.eclipse.cdt.debug.ui.executablesView + persp.actionSet:org.eclipse.cdt.debug.ui.debugActionSet + persp.newWizSC:com.st.stm32cube.common.projectcreation.ui.stm32projectwizard + persp.newWizSC:com.st.stm32cube.common.projectcreation.ui.stm32projectfromiocwizard + persp.viewSC:org.eclipse.cdt.debug.ui.memory.memorybrowser.MemoryBrowser + persp.viewSC:org.eclipse.cdt.dsf.debug.ui.disassembly.view + persp.viewSC:com.st.stm32cube.ide.mcu.buildanalyzer.view + persp.viewSC:org.eclipse.cdt.dsf.gdb.ui.tracecontrol.view + persp.viewSC:org.eclipse.cdt.debug.ui.debuggerConsoleView + persp.viewSC:com.st.stm32cube.ide.mcu.stackanalyzer.stackanalyzer.view + persp.viewSC:com.st.stm32cube.ide.mcu.livewatch.LiveExpressionsView + persp.viewSC:com.st.stm32cube.ide.mcu.faultanalyzer.view + persp.viewSC:com.st.stm32cube.ide.mcu.sfrview + + + + org.eclipse.e4.primaryNavigationStack + + View + categoryTag:Debug + + + View + categoryTag:General + + + + + View + categoryTag:Debug + + + + + + + + org.eclipse.e4.secondaryNavigationStack + + View + categoryTag:Debug + + + View + categoryTag:Debug + + + View + categoryTag:Debug + + + View + categoryTag:General + + + View + categoryTag:General + + + View + categoryTag:General + + + View + categoryTag:Debug + + + View + categoryTag:Debug + + + View + categoryTag:Debug + + + View + categoryTag:Debug + + + View + categoryTag:Debug + + + View + categoryTag:Debug + + + + + Debug + + View + categoryTag:General + + + View + categoryTag:General + + + View + categoryTag:General + + + View + categoryTag:General + + + View + categoryTag:General + + + View + categoryTag:Debug + + + View + categoryTag:Debug + + + View + categoryTag:Debug + + + View + categoryTag:Debug + + + + + + + + + View + categoryTag:Help + + + View + categoryTag:General + + + View + categoryTag:Help + + + + + + + View + categoryTag:Help + + + + + + View + categoryTag:General + + ViewMenu + menuContribution:menu + + + + + + + View + categoryTag:Help + + + + org.eclipse.e4.primaryDataStack + EditorStack + active + + + Editor + removeOnHide + org.eclipse.cdt.ui.editor.CEditor + active + + + + Editor + removeOnHide + org.eclipse.cdt.ui.editor.CEditor + + + + Editor + removeOnHide + org.eclipse.cdt.ui.editor.CEditor + + + + Editor + removeOnHide + org.eclipse.cdt.ui.editor.asm.AsmEditor + + + + + + + + View + categoryTag:General + + ViewMenu + menuContribution:menu + + + + + + + View + categoryTag:C/C++ + + + + + View + categoryTag:General + + + + + View + categoryTag:General + + + + + + View + categoryTag:General + + ViewMenu + menuContribution:menu + + + + + + + + View + categoryTag:General + + ViewMenu + menuContribution:menu + + + + + + + + View + categoryTag:General + + ViewMenu + menuContribution:menu + + + + + + + + View + categoryTag:General + + ViewMenu + menuContribution:menu + + + + + + + + View + categoryTag:General + + ViewMenu + menuContribution:menu + + + + + + + View + categoryTag:General + + + + + + View + categoryTag:Make + + ViewMenu + menuContribution:menu + + + + + + + + View + categoryTag:C/C++ + + ViewMenu + menuContribution:menu + + + + + + + + View + categoryTag:C/C++ + + ViewMenu + menuContribution:menu + + + + + + + View + categoryTag:Device Configuration Tool + + + + + + View + categoryTag:Debug + + ViewMenu + menuContribution:menu + + + + + + + + View + categoryTag:Debug + + ViewMenu + menuContribution:menu + + + + + + + View + categoryTag:General + + + + + + View + categoryTag:Debug + + ViewMenu + menuContribution:menu + + + + + + + + View + categoryTag:Debug + + ViewMenu + menuContribution:menu + + + + + + + + View + categoryTag:Debug + + ViewMenu + menuContribution:menu + + + + + + + View + categoryTag:General + + + + + View + categoryTag:Debug + + + + + + View + categoryTag:Debug + + ViewMenu + menuContribution:menu + + + + + + + + View + categoryTag:Debug + + ViewMenu + menuContribution:menu + + + + + + + View + categoryTag:Debug + + + + + View + categoryTag:Debug + + + + + View + categoryTag:Debug + + + + + + View + categoryTag:Debug + + ViewMenu + menuContribution:menu + + + + + + + + View + categoryTag:Debug + + ViewMenu + menuContribution:menu + + + + + + + + View + categoryTag:Debug + + ViewMenu + menuContribution:menu + + + + + + + + View + categoryTag:Debug + + ViewMenu + menuContribution:menu + + + + + + toolbarSeparator + + + + Draggable + + + + toolbarSeparator + + + + Draggable + + + toolbarSeparator + + + + Draggable + + + Draggable + + + Draggable + + + Draggable + + + toolbarSeparator + + + + Draggable + + + + Draggable + + + Draggable + + + toolbarSeparator + + + + toolbarSeparator + + + + Draggable + + + stretch + SHOW_RESTORE_MENU + + + Draggable + HIDEABLE + SHOW_RESTORE_MENU + + + + + stretch + + + Draggable + + + Draggable + + + + + TrimStack + Draggable + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + platform:win32 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + platform:win32 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + Editor + removeOnHide + + + + + View + categoryTag:Device Configuration Tool + + + + + View + categoryTag:C/C++ + + + + + View + categoryTag:SWV + + + + + View + categoryTag:SWV + + + + + View + categoryTag:SWV + + + + + View + categoryTag:SWV + + + + + View + categoryTag:SWV + + + + + View + categoryTag:SWV + + + + + View + categoryTag:SWV + + + + + View + categoryTag:Debug + + + + + View + categoryTag:Debug + + + + + View + categoryTag:Debug + + + + + View + categoryTag:C/C++ + + + + + View + categoryTag:C/C++ + + + + + View + categoryTag:Debug + + + + + View + categoryTag:Debug + + + + + View + categoryTag:Debug + + + + + View + categoryTag:Debug + + + + + View + categoryTag:Debug + + + + + View + categoryTag:Debug + + + + + View + categoryTag:Debug + + + + + View + categoryTag:Make + + + + + View + categoryTag:C/C++ + + + + + View + categoryTag:C/C++ + + + + + View + categoryTag:C/C++ + + + + + View + categoryTag:C/C++ + + + + + View + categoryTag:C/C++ + + + + + View + categoryTag:General + + + + + View + categoryTag:Debug + + + + + View + categoryTag:Debug + + + + + View + categoryTag:Debug + + + + + View + categoryTag:Debug + + + + + View + categoryTag:Debug + + + + + View + categoryTag:Debug + + + + + View + categoryTag:Debug + + + + + View + categoryTag:Help + + + + + View + categoryTag:Connections + + + + + View + categoryTag:Remote Systems + + + + + View + categoryTag:Remote Systems + + + + + View + categoryTag:Remote Systems + + + + + View + categoryTag:Remote Systems + + + + + View + categoryTag:Remote Systems + + + + + View + categoryTag:Remote Systems + + + + + View + categoryTag:Remote Systems + + + + + View + categoryTag:General + + + + + View + categoryTag:General + + + + + View + categoryTag:Team + + + + + View + categoryTag:Team + + + + + View + categoryTag:General + + + + + View + categoryTag:General + + + + + View + categoryTag:Help + + + + + View + categoryTag:General + + + + + View + categoryTag:General + + + + + View + categoryTag:General + + + + + View + categoryTag:General + + + + + View + categoryTag:General + + + + + View + categoryTag:General + + + + + View + categoryTag:General + + + + + View + categoryTag:General + + + + + View + categoryTag:General + + + + + View + categoryTag:General + + + + + View + categoryTag:General + + + + + View + categoryTag:General + + + + glue + move_after:PerspectiveSpacer + SHOW_RESTORE_MENU + + + move_after:Spacer Glue + HIDEABLE + SHOW_RESTORE_MENU + + + glue + move_after:SearchField + SHOW_RESTORE_MENU + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.ltk.core.refactoring/.refactorings/.workspace/2020/11/47/refactorings.history b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.ltk.core.refactoring/.refactorings/.workspace/2020/11/47/refactorings.history new file mode 100644 index 0000000..ef251e3 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.ltk.core.refactoring/.refactorings/.workspace/2020/11/47/refactorings.history @@ -0,0 +1,3 @@ + + + \ No newline at end of file diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.ltk.core.refactoring/.refactorings/.workspace/2020/11/47/refactorings.index b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.ltk.core.refactoring/.refactorings/.workspace/2020/11/47/refactorings.index new file mode 100644 index 0000000..309d02c --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.ltk.core.refactoring/.refactorings/.workspace/2020/11/47/refactorings.index @@ -0,0 +1,3 @@ +1605514212142 Delete resource 'L476_ats_blink-master' +1605597878223 Delete resource 'L476_ats_blink-master' +1605601055463 Delete resource 'RealOne' diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.ltk.ui.refactoring/dialog_settings.xml b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.ltk.ui.refactoring/dialog_settings.xml new file mode 100644 index 0000000..dcde5d4 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.ltk.ui.refactoring/dialog_settings.xml @@ -0,0 +1,7 @@ + +
+
+ + +
+
diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.rse.core/.log b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.rse.core/.log new file mode 100644 index 0000000..e69de29 diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.rse.core/initializerMarks/org.eclipse.rse.internal.core.RSELocalConnectionInitializer.mark b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.rse.core/initializerMarks/org.eclipse.rse.internal.core.RSELocalConnectionInitializer.mark new file mode 100644 index 0000000..e69de29 diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.rse.core/profiles/PRF.desktop-9ar6hhq_32567/FP.local.files_0/node.properties b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.rse.core/profiles/PRF.desktop-9ar6hhq_32567/FP.local.files_0/node.properties new file mode 100644 index 0000000..ca6fd33 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.rse.core/profiles/PRF.desktop-9ar6hhq_32567/FP.local.files_0/node.properties @@ -0,0 +1,57 @@ +# RSE DOM Node +00-name=DESKTOP-9AR6HHQ\:local.files +01-type=FilterPool +03-attr.default=true +03-attr.deletable=true +03-attr.id=local.files +03-attr.nonRenamable=false +03-attr.owningParentName=null +03-attr.release=200 +03-attr.singleFilterStringOnly=false +03-attr.singleFilterStringOnlyESet=false +03-attr.stringsCaseSensitive=true +03-attr.supportsDuplicateFilterStrings=false +03-attr.supportsNestedFilters=true +03-attr.type=default +06-child.00000.00-name=My Home +06-child.00000.01-type=Filter +06-child.00000.03-attr.default=false +06-child.00000.03-attr.filterType=default +06-child.00000.03-attr.id=My Home +06-child.00000.03-attr.nonChangable=false +06-child.00000.03-attr.nonDeletable=false +06-child.00000.03-attr.nonRenamable=false +06-child.00000.03-attr.promptable=false +06-child.00000.03-attr.relativeOrder=0 +06-child.00000.03-attr.release=200 +06-child.00000.03-attr.singleFilterStringOnly=false +06-child.00000.03-attr.stringsCaseSensitive=false +06-child.00000.03-attr.stringsNonChangable=false +06-child.00000.03-attr.supportsDuplicateFilterStrings=false +06-child.00000.03-attr.supportsNestedFilters=true +06-child.00000.06-child.00000.00-name=C\:\\Users\\camer\\* +06-child.00000.06-child.00000.01-type=FilterString +06-child.00000.06-child.00000.03-attr.default=false +06-child.00000.06-child.00000.03-attr.string=C\:\\Users\\camer\\* +06-child.00000.06-child.00000.03-attr.type=default +06-child.00001.00-name=Drives +06-child.00001.01-type=Filter +06-child.00001.03-attr.default=false +06-child.00001.03-attr.filterType=default +06-child.00001.03-attr.id=Drives +06-child.00001.03-attr.nonChangable=false +06-child.00001.03-attr.nonDeletable=false +06-child.00001.03-attr.nonRenamable=false +06-child.00001.03-attr.promptable=false +06-child.00001.03-attr.relativeOrder=0 +06-child.00001.03-attr.release=200 +06-child.00001.03-attr.singleFilterStringOnly=false +06-child.00001.03-attr.stringsCaseSensitive=false +06-child.00001.03-attr.stringsNonChangable=false +06-child.00001.03-attr.supportsDuplicateFilterStrings=false +06-child.00001.03-attr.supportsNestedFilters=true +06-child.00001.06-child.00000.00-name=* +06-child.00001.06-child.00000.01-type=FilterString +06-child.00001.06-child.00000.03-attr.default=false +06-child.00001.06-child.00000.03-attr.string=* +06-child.00001.06-child.00000.03-attr.type=default diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.rse.core/profiles/PRF.desktop-9ar6hhq_32567/H.local_16/node.properties b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.rse.core/profiles/PRF.desktop-9ar6hhq_32567/H.local_16/node.properties new file mode 100644 index 0000000..0d2c6ab --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.rse.core/profiles/PRF.desktop-9ar6hhq_32567/H.local_16/node.properties @@ -0,0 +1,25 @@ +# RSE DOM Node +00-name=Local +01-type=Host +03-attr.description= +03-attr.hostname=LOCALHOST +03-attr.offline=false +03-attr.promptable=false +03-attr.systemType=org.eclipse.rse.systemtype.local +03-attr.type=Local +06-child.00000.00-name=Local Connector Service +06-child.00000.01-type=ConnectorService +06-child.00000.03-attr.group=Local Connector Service +06-child.00000.03-attr.port=0 +06-child.00000.03-attr.useSSL=false +06-child.00000.06-child.00000.00-name=Local Files +06-child.00000.06-child.00000.01-type=SubSystem +06-child.00000.06-child.00000.03-attr.hidden=false +06-child.00000.06-child.00000.03-attr.type=local.files +06-child.00000.06-child.00000.06-child.00000.00-name=DESKTOP-9AR6HHQ___DESKTOP-9AR6HHQ\:local.files +06-child.00000.06-child.00000.06-child.00000.01-type=FilterPoolReference +06-child.00000.06-child.00000.06-child.00000.03-attr.refID=local.files +06-child.00000.06-child.00001.00-name=Local Shells +06-child.00000.06-child.00001.01-type=SubSystem +06-child.00000.06-child.00001.03-attr.hidden=false +06-child.00000.06-child.00001.03-attr.type=local.shells diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.rse.core/profiles/PRF.desktop-9ar6hhq_32567/node.properties b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.rse.core/profiles/PRF.desktop-9ar6hhq_32567/node.properties new file mode 100644 index 0000000..62988c0 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.rse.core/profiles/PRF.desktop-9ar6hhq_32567/node.properties @@ -0,0 +1,7 @@ +# RSE DOM Node +00-name=DESKTOP-9AR6HHQ +01-type=Profile +03-attr.defaultPrivate=true +03-attr.isActive=true +05-ref.00000=FP.local.files_0 +05-ref.00001=H.local_16 diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.rse.ui/.log b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.rse.ui/.log new file mode 100644 index 0000000..e69de29 diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.ui.editors/dialog_settings.xml b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.ui.editors/dialog_settings.xml new file mode 100644 index 0000000..50f1edb --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.ui.editors/dialog_settings.xml @@ -0,0 +1,5 @@ + +
+
+
+
diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.ui.ide/dialog_settings.xml b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.ui.ide/dialog_settings.xml new file mode 100644 index 0000000..c576a8e --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.ui.ide/dialog_settings.xml @@ -0,0 +1,16 @@ + +
+
+ +
+
+ + + + + + + + +
+
diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.ui.workbench/dialog_settings.xml b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.ui.workbench/dialog_settings.xml new file mode 100644 index 0000000..c7ed1df --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.ui.workbench/dialog_settings.xml @@ -0,0 +1,15 @@ + +
+
+ + + + + + + + + + +
+
diff --git a/PlaygroundYoupi/.metadata/.plugins/org.eclipse.ui.workbench/workingsets.xml b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.ui.workbench/workingsets.xml new file mode 100644 index 0000000..876a933 --- /dev/null +++ b/PlaygroundYoupi/.metadata/.plugins/org.eclipse.ui.workbench/workingsets.xml @@ -0,0 +1,4 @@ + + + + \ No newline at end of file diff --git a/PlaygroundYoupi/.metadata/version.ini b/PlaygroundYoupi/.metadata/version.ini new file mode 100644 index 0000000..1ba44d5 --- /dev/null +++ b/PlaygroundYoupi/.metadata/version.ini @@ -0,0 +1,3 @@ +#Tue Nov 17 08:14:44 CET 2020 +org.eclipse.core.runtime=2 +org.eclipse.platform=4.13.0.v20190916-1045 diff --git a/PlaygroundYoupi/RemoteSystemsTempFiles/.project b/PlaygroundYoupi/RemoteSystemsTempFiles/.project new file mode 100644 index 0000000..5447a64 --- /dev/null +++ b/PlaygroundYoupi/RemoteSystemsTempFiles/.project @@ -0,0 +1,12 @@ + + + RemoteSystemsTempFiles + + + + + + + org.eclipse.rse.ui.remoteSystemsTempNature + + diff --git a/RealOne/.cproject b/RealOne/.cproject new file mode 100644 index 0000000..3c76596 --- /dev/null +++ b/RealOne/.cproject @@ -0,0 +1,194 @@ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/RealOne/.mxproject b/RealOne/.mxproject new file mode 100644 index 0000000..c818079 --- /dev/null +++ b/RealOne/.mxproject @@ -0,0 +1,26 @@ +[PreviousLibFiles] +LibFiles=Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_cortex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_crs.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_utils.h;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_utils.c;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_exti.h;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_exti.c;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dmamux.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h;Drivers/STM32L4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ramfunc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_exti.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim_ex.h;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ramfunc.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_gpio.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_exti.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim_ex.c;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_cortex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_crs.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_utils.h;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_utils.c;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_exti.h;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_exti.c;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dmamux.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h;Drivers/STM32L4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ramfunc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_exti.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim_ex.h;Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h;Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h;Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h;Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/system_stm32l4xx.c;Drivers/CMSIS/Include/cmsis_armcc.h;Drivers/CMSIS/Include/cmsis_armclang.h;Drivers/CMSIS/Include/cmsis_armclang_ltm.h;Drivers/CMSIS/Include/cmsis_compiler.h;Drivers/CMSIS/Include/cmsis_gcc.h;Drivers/CMSIS/Include/cmsis_iccarm.h;Drivers/CMSIS/Include/cmsis_version.h;Drivers/CMSIS/Include/core_armv81mml.h;Drivers/CMSIS/Include/core_armv8mbl.h;Drivers/CMSIS/Include/core_armv8mml.h;Drivers/CMSIS/Include/core_cm0.h;Drivers/CMSIS/Include/core_cm0plus.h;Drivers/CMSIS/Include/core_cm1.h;Drivers/CMSIS/Include/core_cm23.h;Drivers/CMSIS/Include/core_cm3.h;Drivers/CMSIS/Include/core_cm33.h;Drivers/CMSIS/Include/core_cm35p.h;Drivers/CMSIS/Include/core_cm4.h;Drivers/CMSIS/Include/core_cm7.h;Drivers/CMSIS/Include/core_sc000.h;Drivers/CMSIS/Include/core_sc300.h;Drivers/CMSIS/Include/mpu_armv7.h;Drivers/CMSIS/Include/mpu_armv8.h;Drivers/CMSIS/Include/tz_context.h; + +[PreviousUsedCubeIDEFiles] +SourceFiles=Core\Src\main.c;Core\Src\stm32l4xx_it.c;Core\Src\stm32l4xx_hal_msp.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_utils.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_exti.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ramfunc.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_gpio.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_exti.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim_ex.c;Core\Src/system_stm32l4xx.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_utils.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_exti.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ramfunc.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_gpio.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_exti.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim_ex.c;Core\Src/system_stm32l4xx.c;Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/system_stm32l4xx.c;; +HeaderPath=Drivers\STM32L4xx_HAL_Driver\Inc;Drivers\STM32L4xx_HAL_Driver\Inc\Legacy;Drivers\CMSIS\Device\ST\STM32L4xx\Include;Drivers\CMSIS\Include;Core\Inc; +CDefines=USE_FULL_LL_DRIVER;USE_HAL_DRIVER;STM32L476xx;USE_FULL_LL_DRIVER;USE_HAL_DRIVER;USE_HAL_DRIVER; + +[PreviousGenFiles] +AdvancedFolderStructure=true +HeaderFileListSize=4 +HeaderFiles#0=C:/Users/camer/Desktop/LoPoSo/RealOne/Core/Inc/stm32l4xx_it.h +HeaderFiles#1=C:/Users/camer/Desktop/LoPoSo/RealOne/Core/Inc/stm32_assert.h +HeaderFiles#2=C:/Users/camer/Desktop/LoPoSo/RealOne/Core/Inc/stm32l4xx_hal_conf.h +HeaderFiles#3=C:/Users/camer/Desktop/LoPoSo/RealOne/Core/Inc/main.h +HeaderFolderListSize=1 +HeaderPath#0=C:/Users/camer/Desktop/LoPoSo/RealOne/Core/Inc +HeaderFiles=; +SourceFileListSize=3 +SourceFiles#0=C:/Users/camer/Desktop/LoPoSo/RealOne/Core/Src/stm32l4xx_it.c +SourceFiles#1=C:/Users/camer/Desktop/LoPoSo/RealOne/Core/Src/stm32l4xx_hal_msp.c +SourceFiles#2=C:/Users/camer/Desktop/LoPoSo/RealOne/Core/Src/main.c +SourceFolderListSize=1 +SourcePath#0=C:/Users/camer/Desktop/LoPoSo/RealOne/Core/Src +SourceFiles=; + diff --git a/RealOne/.project b/RealOne/.project new file mode 100644 index 0000000..01f9415 --- /dev/null +++ b/RealOne/.project @@ -0,0 +1,33 @@ + + + RealOne + + + + + + org.eclipse.cdt.managedbuilder.core.genmakebuilder + clean,full,incremental, + + + + + org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder + full,incremental, + + + + + + com.st.stm32cube.ide.mcu.MCUProjectNature + com.st.stm32cube.ide.mcu.MCUCubeProjectNature + org.eclipse.cdt.core.cnature + com.st.stm32cube.ide.mcu.MCUCubeIdeServicesRevAev2ProjectNature + com.st.stm32cube.ide.mcu.MCUAdvancedStructureProjectNature + com.st.stm32cube.ide.mcu.MCUEndUserDisabledTrustZoneProjectNature + com.st.stm32cube.ide.mcu.MCUSingleCpuProjectNature + com.st.stm32cube.ide.mcu.MCURootProjectNature + org.eclipse.cdt.managedbuilder.core.managedBuildNature + org.eclipse.cdt.managedbuilder.core.ScannerConfigNature + + diff --git a/RealOne/.settings/language.settings.xml b/RealOne/.settings/language.settings.xml new file mode 100644 index 0000000..0ec0cb0 --- /dev/null +++ b/RealOne/.settings/language.settings.xml @@ -0,0 +1,27 @@ + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/RealOne/Core/Inc/main.h b/RealOne/Core/Inc/main.h new file mode 100644 index 0000000..dd8d8eb --- /dev/null +++ b/RealOne/Core/Inc/main.h @@ -0,0 +1,83 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * @file : main.h + * @brief : Header for main.c file. + * This file contains the common defines of the application. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2020 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __MAIN_H +#define __MAIN_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32l4xx_hal.h" +#include "stm32l4xx_ll_crs.h" +#include "stm32l4xx_ll_rcc.h" +#include "stm32l4xx_ll_bus.h" +#include "stm32l4xx_ll_system.h" +#include "stm32l4xx_ll_exti.h" +#include "stm32l4xx_ll_cortex.h" +#include "stm32l4xx_ll_utils.h" +#include "stm32l4xx_ll_pwr.h" +#include "stm32l4xx_ll_dma.h" +#include "stm32l4xx_ll_gpio.h" + +/* Private includes ----------------------------------------------------------*/ +/* USER CODE BEGIN Includes */ +#include "../Src/gpio.h" +/* USER CODE END Includes */ + +/* Exported types ------------------------------------------------------------*/ +/* USER CODE BEGIN ET */ + +/* USER CODE END ET */ + +/* Exported constants --------------------------------------------------------*/ +/* USER CODE BEGIN EC */ + +/* USER CODE END EC */ + +/* Exported macro ------------------------------------------------------------*/ +/* USER CODE BEGIN EM */ + +/* USER CODE END EM */ + +/* Exported functions prototypes ---------------------------------------------*/ +void Error_Handler(void); +void SystemClock_Config_24M_LSE(void); +void SystemClock_Config_80M(void); +void Init_LSE(void); +/* USER CODE BEGIN EFP */ + +/* USER CODE END EFP */ + +/* Private defines -----------------------------------------------------------*/ +/* USER CODE BEGIN Private defines */ + +/* USER CODE END Private defines */ + +#ifdef __cplusplus +} +#endif + +#endif /* __MAIN_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Core/Inc/stm32_assert.h b/RealOne/Core/Inc/stm32_assert.h new file mode 100644 index 0000000..03511c4 --- /dev/null +++ b/RealOne/Core/Inc/stm32_assert.h @@ -0,0 +1,53 @@ +/** + ****************************************************************************** + * @file stm32_assert.h + * @brief STM32 assert file. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2018 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32_ASSERT_H +#define __STM32_ASSERT_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/* Includes ------------------------------------------------------------------*/ +/* Exported macro ------------------------------------------------------------*/ +#ifdef USE_FULL_ASSERT +/** + * @brief The assert_param macro is used for function's parameters check. + * @param expr: If expr is false, it calls assert_failed function + * which reports the name of the source file and the source + * line number of the call that failed. + * If expr is true, it returns no value. + * @retval None + */ + #define assert_param(expr) ((expr) ? (void)0U : assert_failed((uint8_t *)__FILE__, __LINE__)) +/* Exported functions ------------------------------------------------------- */ + void assert_failed(uint8_t* file, uint32_t line); +#else + #define assert_param(expr) ((void)0U) +#endif /* USE_FULL_ASSERT */ + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32_ASSERT_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Core/Inc/stm32l4xx_hal_conf.h b/RealOne/Core/Inc/stm32l4xx_hal_conf.h new file mode 100644 index 0000000..db30d3d --- /dev/null +++ b/RealOne/Core/Inc/stm32l4xx_hal_conf.h @@ -0,0 +1,483 @@ +/** + ****************************************************************************** + * @file stm32l4xx_hal_conf.h + * @author MCD Application Team + * @brief HAL configuration template file. + * This file should be copied to the application folder and renamed + * to stm32l4xx_hal_conf.h. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32L4xx_HAL_CONF_H +#define STM32L4xx_HAL_CONF_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ + +/* ########################## Module Selection ############################## */ +/** + * @brief This is the list of modules to be used in the HAL driver + */ +#define HAL_MODULE_ENABLED +/*#define HAL_ADC_MODULE_ENABLED */ +/*#define HAL_CRYP_MODULE_ENABLED */ +/*#define HAL_CAN_MODULE_ENABLED */ +/*#define HAL_COMP_MODULE_ENABLED */ +/*#define HAL_CRC_MODULE_ENABLED */ +/*#define HAL_CRYP_MODULE_ENABLED */ +/*#define HAL_DAC_MODULE_ENABLED */ +/*#define HAL_DCMI_MODULE_ENABLED */ +/*#define HAL_DMA2D_MODULE_ENABLED */ +/*#define HAL_DFSDM_MODULE_ENABLED */ +/*#define HAL_DSI_MODULE_ENABLED */ +/*#define HAL_FIREWALL_MODULE_ENABLED */ +/*#define HAL_GFXMMU_MODULE_ENABLED */ +/*#define HAL_HCD_MODULE_ENABLED */ +/*#define HAL_HASH_MODULE_ENABLED */ +/*#define HAL_I2S_MODULE_ENABLED */ +/*#define HAL_IRDA_MODULE_ENABLED */ +/*#define HAL_IWDG_MODULE_ENABLED */ +/*#define HAL_LTDC_MODULE_ENABLED */ +/*#define HAL_LCD_MODULE_ENABLED */ +/*#define HAL_LPTIM_MODULE_ENABLED */ +/*#define HAL_MMC_MODULE_ENABLED */ +/*#define HAL_NAND_MODULE_ENABLED */ +/*#define HAL_NOR_MODULE_ENABLED */ +/*#define HAL_OPAMP_MODULE_ENABLED */ +/*#define HAL_OSPI_MODULE_ENABLED */ +/*#define HAL_OSPI_MODULE_ENABLED */ +/*#define HAL_PCD_MODULE_ENABLED */ +/*#define HAL_PKA_MODULE_ENABLED */ +/*#define HAL_QSPI_MODULE_ENABLED */ +/*#define HAL_QSPI_MODULE_ENABLED */ +/*#define HAL_RNG_MODULE_ENABLED */ +#define HAL_RTC_MODULE_ENABLED +/*#define HAL_SAI_MODULE_ENABLED */ +/*#define HAL_SD_MODULE_ENABLED */ +/*#define HAL_SMBUS_MODULE_ENABLED */ +/*#define HAL_SMARTCARD_MODULE_ENABLED */ +/*#define HAL_SPI_MODULE_ENABLED */ +/*#define HAL_SRAM_MODULE_ENABLED */ +/*#define HAL_SWPMI_MODULE_ENABLED */ +/*#define HAL_TIM_MODULE_ENABLED */ +/*#define HAL_TSC_MODULE_ENABLED */ +/*#define HAL_UART_MODULE_ENABLED */ +/*#define HAL_USART_MODULE_ENABLED */ +/*#define HAL_WWDG_MODULE_ENABLED */ +/*#define HAL_EXTI_MODULE_ENABLED */ +/*#define HAL_PSSI_MODULE_ENABLED */ +#define HAL_GPIO_MODULE_ENABLED +#define HAL_EXTI_MODULE_ENABLED +#define HAL_I2C_MODULE_ENABLED +#define HAL_DMA_MODULE_ENABLED +#define HAL_RCC_MODULE_ENABLED +#define HAL_FLASH_MODULE_ENABLED +#define HAL_PWR_MODULE_ENABLED +#define HAL_CORTEX_MODULE_ENABLED + +/* ########################## Oscillator Values adaptation ####################*/ +/** + * @brief Adjust the value of External High Speed oscillator (HSE) used in your application. + * This value is used by the RCC HAL module to compute the system frequency + * (when HSE is used as system clock source, directly or through the PLL). + */ +#if !defined (HSE_VALUE) + #define HSE_VALUE ((uint32_t)8000000U) /*!< Value of the External oscillator in Hz */ +#endif /* HSE_VALUE */ + +#if !defined (HSE_STARTUP_TIMEOUT) + #define HSE_STARTUP_TIMEOUT ((uint32_t)100U) /*!< Time out for HSE start up, in ms */ +#endif /* HSE_STARTUP_TIMEOUT */ + +/** + * @brief Internal Multiple Speed oscillator (MSI) default value. + * This value is the default MSI range value after Reset. + */ +#if !defined (MSI_VALUE) + #define MSI_VALUE ((uint32_t)4000000U) /*!< Value of the Internal oscillator in Hz*/ +#endif /* MSI_VALUE */ +/** + * @brief Internal High Speed oscillator (HSI) value. + * This value is used by the RCC HAL module to compute the system frequency + * (when HSI is used as system clock source, directly or through the PLL). + */ +#if !defined (HSI_VALUE) + #define HSI_VALUE ((uint32_t)16000000U) /*!< Value of the Internal oscillator in Hz*/ +#endif /* HSI_VALUE */ + +/** + * @brief Internal High Speed oscillator (HSI48) value for USB FS, SDMMC and RNG. + * This internal oscillator is mainly dedicated to provide a high precision clock to + * the USB peripheral by means of a special Clock Recovery System (CRS) circuitry. + * When the CRS is not used, the HSI48 RC oscillator runs on it default frequency + * which is subject to manufacturing process variations. + */ +#if !defined (HSI48_VALUE) + #define HSI48_VALUE ((uint32_t)48000000U) /*!< Value of the Internal High Speed oscillator for USB FS/SDMMC/RNG in Hz. + The real value my vary depending on manufacturing process variations.*/ +#endif /* HSI48_VALUE */ + +/** + * @brief Internal Low Speed oscillator (LSI) value. + */ +#if !defined (LSI_VALUE) + #define LSI_VALUE 32000U /*!< LSI Typical Value in Hz*/ +#endif /* LSI_VALUE */ /*!< Value of the Internal Low Speed oscillator in Hz + The real value may vary depending on the variations + in voltage and temperature.*/ + +/** + * @brief External Low Speed oscillator (LSE) value. + * This value is used by the UART, RTC HAL module to compute the system frequency + */ +#if !defined (LSE_VALUE) + #define LSE_VALUE 32768U /*!< Value of the External oscillator in Hz*/ +#endif /* LSE_VALUE */ + +#if !defined (LSE_STARTUP_TIMEOUT) + #define LSE_STARTUP_TIMEOUT 5000U /*!< Time out for LSE start up, in ms */ +#endif /* HSE_STARTUP_TIMEOUT */ + +/** + * @brief External clock source for SAI1 peripheral + * This value is used by the RCC HAL module to compute the SAI1 & SAI2 clock source + * frequency. + */ +#if !defined (EXTERNAL_SAI1_CLOCK_VALUE) + #define EXTERNAL_SAI1_CLOCK_VALUE 2097000U /*!< Value of the SAI1 External clock source in Hz*/ +#endif /* EXTERNAL_SAI1_CLOCK_VALUE */ + +/** + * @brief External clock source for SAI2 peripheral + * This value is used by the RCC HAL module to compute the SAI1 & SAI2 clock source + * frequency. + */ +#if !defined (EXTERNAL_SAI2_CLOCK_VALUE) + #define EXTERNAL_SAI2_CLOCK_VALUE 2097000U /*!< Value of the SAI2 External clock source in Hz*/ +#endif /* EXTERNAL_SAI2_CLOCK_VALUE */ + +/* Tip: To avoid modifying this file each time you need to use different HSE, + === you can define the HSE value in your toolchain compiler preprocessor. */ + +/* ########################### System Configuration ######################### */ +/** + * @brief This is the HAL system configuration section + */ + +#define VDD_VALUE 3300U /*!< Value of VDD in mv */ +#define TICK_INT_PRIORITY 0U /*!< tick interrupt priority */ +#define USE_RTOS 0U +#define PREFETCH_ENABLE 0U +#define INSTRUCTION_CACHE_ENABLE 1U +#define DATA_CACHE_ENABLE 1U + +/* ########################## Assert Selection ############################## */ +/** + * @brief Uncomment the line below to expanse the "assert_param" macro in the + * HAL drivers code + */ +/* #define USE_FULL_ASSERT 1U */ + +/* ################## Register callback feature configuration ############### */ +/** + * @brief Set below the peripheral configuration to "1U" to add the support + * of HAL callback registration/deregistration feature for the HAL + * driver(s). This allows user application to provide specific callback + * functions thanks to HAL_PPP_RegisterCallback() rather than overwriting + * the default weak callback functions (see each stm32l4xx_hal_ppp.h file + * for possible callback identifiers defined in HAL_PPP_CallbackIDTypeDef + * for each PPP peripheral). + */ +#define USE_HAL_ADC_REGISTER_CALLBACKS 0U +#define USE_HAL_CAN_REGISTER_CALLBACKS 0U +#define USE_HAL_COMP_REGISTER_CALLBACKS 0U +#define USE_HAL_CRYP_REGISTER_CALLBACKS 0U +#define USE_HAL_DAC_REGISTER_CALLBACKS 0U +#define USE_HAL_DCMI_REGISTER_CALLBACKS 0U +#define USE_HAL_DFSDM_REGISTER_CALLBACKS 0U +#define USE_HAL_DMA2D_REGISTER_CALLBACKS 0U +#define USE_HAL_DSI_REGISTER_CALLBACKS 0U +#define USE_HAL_GFXMMU_REGISTER_CALLBACKS 0U +#define USE_HAL_HASH_REGISTER_CALLBACKS 0U +#define USE_HAL_HCD_REGISTER_CALLBACKS 0U +#define USE_HAL_I2C_REGISTER_CALLBACKS 0U +#define USE_HAL_IRDA_REGISTER_CALLBACKS 0U +#define USE_HAL_LPTIM_REGISTER_CALLBACKS 0U +#define USE_HAL_LTDC_REGISTER_CALLBACKS 0U +#define USE_HAL_MMC_REGISTER_CALLBACKS 0U +#define USE_HAL_OPAMP_REGISTER_CALLBACKS 0U +#define USE_HAL_OSPI_REGISTER_CALLBACKS 0U +#define USE_HAL_PCD_REGISTER_CALLBACKS 0U +#define USE_HAL_QSPI_REGISTER_CALLBACKS 0U +#define USE_HAL_RNG_REGISTER_CALLBACKS 0U +#define USE_HAL_RTC_REGISTER_CALLBACKS 0U +#define USE_HAL_SAI_REGISTER_CALLBACKS 0U +#define USE_HAL_SD_REGISTER_CALLBACKS 0U +#define USE_HAL_SMARTCARD_REGISTER_CALLBACKS 0U +#define USE_HAL_SMBUS_REGISTER_CALLBACKS 0U +#define USE_HAL_SPI_REGISTER_CALLBACKS 0U +#define USE_HAL_SWPMI_REGISTER_CALLBACKS 0U +#define USE_HAL_TIM_REGISTER_CALLBACKS 0U +#define USE_HAL_TSC_REGISTER_CALLBACKS 0U +#define USE_HAL_UART_REGISTER_CALLBACKS 0U +#define USE_HAL_USART_REGISTER_CALLBACKS 0U +#define USE_HAL_WWDG_REGISTER_CALLBACKS 0U + +/* ################## SPI peripheral configuration ########################## */ + +/* CRC FEATURE: Use to activate CRC feature inside HAL SPI Driver + * Activated: CRC code is present inside driver + * Deactivated: CRC code cleaned from driver + */ + +#define USE_SPI_CRC 0U + +/* Includes ------------------------------------------------------------------*/ +/** + * @brief Include module's header file + */ + +#ifdef HAL_RCC_MODULE_ENABLED + #include "stm32l4xx_hal_rcc.h" +#endif /* HAL_RCC_MODULE_ENABLED */ + +#ifdef HAL_GPIO_MODULE_ENABLED + #include "stm32l4xx_hal_gpio.h" +#endif /* HAL_GPIO_MODULE_ENABLED */ + +#ifdef HAL_DMA_MODULE_ENABLED + #include "stm32l4xx_hal_dma.h" +#endif /* HAL_DMA_MODULE_ENABLED */ + +#ifdef HAL_DFSDM_MODULE_ENABLED + #include "stm32l4xx_hal_dfsdm.h" +#endif /* HAL_DFSDM_MODULE_ENABLED */ + +#ifdef HAL_CORTEX_MODULE_ENABLED + #include "stm32l4xx_hal_cortex.h" +#endif /* HAL_CORTEX_MODULE_ENABLED */ + +#ifdef HAL_ADC_MODULE_ENABLED + #include "stm32l4xx_hal_adc.h" +#endif /* HAL_ADC_MODULE_ENABLED */ + +#ifdef HAL_CAN_MODULE_ENABLED + #include "stm32l4xx_hal_can.h" +#endif /* HAL_CAN_MODULE_ENABLED */ + +#ifdef HAL_CAN_LEGACY_MODULE_ENABLED + #include "Legacy/stm32l4xx_hal_can_legacy.h" +#endif /* HAL_CAN_LEGACY_MODULE_ENABLED */ + +#ifdef HAL_COMP_MODULE_ENABLED + #include "stm32l4xx_hal_comp.h" +#endif /* HAL_COMP_MODULE_ENABLED */ + +#ifdef HAL_CRC_MODULE_ENABLED + #include "stm32l4xx_hal_crc.h" +#endif /* HAL_CRC_MODULE_ENABLED */ + +#ifdef HAL_CRYP_MODULE_ENABLED + #include "stm32l4xx_hal_cryp.h" +#endif /* HAL_CRYP_MODULE_ENABLED */ + +#ifdef HAL_DAC_MODULE_ENABLED + #include "stm32l4xx_hal_dac.h" +#endif /* HAL_DAC_MODULE_ENABLED */ + +#ifdef HAL_DCMI_MODULE_ENABLED + #include "stm32l4xx_hal_dcmi.h" +#endif /* HAL_DCMI_MODULE_ENABLED */ + +#ifdef HAL_DMA2D_MODULE_ENABLED + #include "stm32l4xx_hal_dma2d.h" +#endif /* HAL_DMA2D_MODULE_ENABLED */ + +#ifdef HAL_DSI_MODULE_ENABLED + #include "stm32l4xx_hal_dsi.h" +#endif /* HAL_DSI_MODULE_ENABLED */ + +#ifdef HAL_EXTI_MODULE_ENABLED + #include "stm32l4xx_hal_exti.h" +#endif /* HAL_EXTI_MODULE_ENABLED */ + +#ifdef HAL_GFXMMU_MODULE_ENABLED + #include "stm32l4xx_hal_gfxmmu.h" +#endif /* HAL_GFXMMU_MODULE_ENABLED */ + +#ifdef HAL_FIREWALL_MODULE_ENABLED + #include "stm32l4xx_hal_firewall.h" +#endif /* HAL_FIREWALL_MODULE_ENABLED */ + +#ifdef HAL_FLASH_MODULE_ENABLED + #include "stm32l4xx_hal_flash.h" +#endif /* HAL_FLASH_MODULE_ENABLED */ + +#ifdef HAL_HASH_MODULE_ENABLED + #include "stm32l4xx_hal_hash.h" +#endif /* HAL_HASH_MODULE_ENABLED */ + +#ifdef HAL_HCD_MODULE_ENABLED + #include "stm32l4xx_hal_hcd.h" +#endif /* HAL_HCD_MODULE_ENABLED */ + +#ifdef HAL_I2C_MODULE_ENABLED + #include "stm32l4xx_hal_i2c.h" +#endif /* HAL_I2C_MODULE_ENABLED */ + +#ifdef HAL_IRDA_MODULE_ENABLED + #include "stm32l4xx_hal_irda.h" +#endif /* HAL_IRDA_MODULE_ENABLED */ + +#ifdef HAL_IWDG_MODULE_ENABLED + #include "stm32l4xx_hal_iwdg.h" +#endif /* HAL_IWDG_MODULE_ENABLED */ + +#ifdef HAL_LCD_MODULE_ENABLED + #include "stm32l4xx_hal_lcd.h" +#endif /* HAL_LCD_MODULE_ENABLED */ + +#ifdef HAL_LPTIM_MODULE_ENABLED + #include "stm32l4xx_hal_lptim.h" +#endif /* HAL_LPTIM_MODULE_ENABLED */ + +#ifdef HAL_LTDC_MODULE_ENABLED + #include "stm32l4xx_hal_ltdc.h" +#endif /* HAL_LTDC_MODULE_ENABLED */ + +#ifdef HAL_MMC_MODULE_ENABLED + #include "stm32l4xx_hal_mmc.h" +#endif /* HAL_MMC_MODULE_ENABLED */ + +#ifdef HAL_NAND_MODULE_ENABLED + #include "stm32l4xx_hal_nand.h" +#endif /* HAL_NAND_MODULE_ENABLED */ + +#ifdef HAL_NOR_MODULE_ENABLED + #include "stm32l4xx_hal_nor.h" +#endif /* HAL_NOR_MODULE_ENABLED */ + +#ifdef HAL_OPAMP_MODULE_ENABLED + #include "stm32l4xx_hal_opamp.h" +#endif /* HAL_OPAMP_MODULE_ENABLED */ + +#ifdef HAL_OSPI_MODULE_ENABLED + #include "stm32l4xx_hal_ospi.h" +#endif /* HAL_OSPI_MODULE_ENABLED */ + +#ifdef HAL_PCD_MODULE_ENABLED + #include "stm32l4xx_hal_pcd.h" +#endif /* HAL_PCD_MODULE_ENABLED */ + +#ifdef HAL_PKA_MODULE_ENABLED + #include "stm32l4xx_hal_pka.h" +#endif /* HAL_PKA_MODULE_ENABLED */ + +#ifdef HAL_PSSI_MODULE_ENABLED + #include "stm32l4xx_hal_pssi.h" +#endif /* HAL_PSSI_MODULE_ENABLED */ + +#ifdef HAL_PWR_MODULE_ENABLED + #include "stm32l4xx_hal_pwr.h" +#endif /* HAL_PWR_MODULE_ENABLED */ + +#ifdef HAL_QSPI_MODULE_ENABLED + #include "stm32l4xx_hal_qspi.h" +#endif /* HAL_QSPI_MODULE_ENABLED */ + +#ifdef HAL_RNG_MODULE_ENABLED + #include "stm32l4xx_hal_rng.h" +#endif /* HAL_RNG_MODULE_ENABLED */ + +#ifdef HAL_RTC_MODULE_ENABLED + #include "stm32l4xx_hal_rtc.h" +#endif /* HAL_RTC_MODULE_ENABLED */ + +#ifdef HAL_SAI_MODULE_ENABLED + #include "stm32l4xx_hal_sai.h" +#endif /* HAL_SAI_MODULE_ENABLED */ + +#ifdef HAL_SD_MODULE_ENABLED + #include "stm32l4xx_hal_sd.h" +#endif /* HAL_SD_MODULE_ENABLED */ + +#ifdef HAL_SMARTCARD_MODULE_ENABLED + #include "stm32l4xx_hal_smartcard.h" +#endif /* HAL_SMARTCARD_MODULE_ENABLED */ + +#ifdef HAL_SMBUS_MODULE_ENABLED + #include "stm32l4xx_hal_smbus.h" +#endif /* HAL_SMBUS_MODULE_ENABLED */ + +#ifdef HAL_SPI_MODULE_ENABLED + #include "stm32l4xx_hal_spi.h" +#endif /* HAL_SPI_MODULE_ENABLED */ + +#ifdef HAL_SRAM_MODULE_ENABLED + #include "stm32l4xx_hal_sram.h" +#endif /* HAL_SRAM_MODULE_ENABLED */ + +#ifdef HAL_SWPMI_MODULE_ENABLED + #include "stm32l4xx_hal_swpmi.h" +#endif /* HAL_SWPMI_MODULE_ENABLED */ + +#ifdef HAL_TIM_MODULE_ENABLED + #include "stm32l4xx_hal_tim.h" +#endif /* HAL_TIM_MODULE_ENABLED */ + +#ifdef HAL_TSC_MODULE_ENABLED + #include "stm32l4xx_hal_tsc.h" +#endif /* HAL_TSC_MODULE_ENABLED */ + +#ifdef HAL_UART_MODULE_ENABLED + #include "stm32l4xx_hal_uart.h" +#endif /* HAL_UART_MODULE_ENABLED */ + +#ifdef HAL_USART_MODULE_ENABLED + #include "stm32l4xx_hal_usart.h" +#endif /* HAL_USART_MODULE_ENABLED */ + +#ifdef HAL_WWDG_MODULE_ENABLED + #include "stm32l4xx_hal_wwdg.h" +#endif /* HAL_WWDG_MODULE_ENABLED */ + +/* Exported macro ------------------------------------------------------------*/ +#ifdef USE_FULL_ASSERT +/** + * @brief The assert_param macro is used for function's parameters check. + * @param expr If expr is false, it calls assert_failed function + * which reports the name of the source file and the source + * line number of the call that failed. + * If expr is true, it returns no value. + * @retval None + */ + #define assert_param(expr) ((expr) ? (void)0U : assert_failed((uint8_t *)__FILE__, __LINE__)) +/* Exported functions ------------------------------------------------------- */ + void assert_failed(uint8_t *file, uint32_t line); +#else + #define assert_param(expr) ((void)0U) +#endif /* USE_FULL_ASSERT */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32L4xx_HAL_CONF_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Core/Inc/stm32l4xx_it.h b/RealOne/Core/Inc/stm32l4xx_it.h new file mode 100644 index 0000000..3b171f5 --- /dev/null +++ b/RealOne/Core/Inc/stm32l4xx_it.h @@ -0,0 +1,69 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * @file stm32l4xx_it.h + * @brief This file contains the headers of the interrupt handlers. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2020 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32L4xx_IT_H +#define __STM32L4xx_IT_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Private includes ----------------------------------------------------------*/ +/* USER CODE BEGIN Includes */ + +/* USER CODE END Includes */ + +/* Exported types ------------------------------------------------------------*/ +/* USER CODE BEGIN ET */ + +/* USER CODE END ET */ + +/* Exported constants --------------------------------------------------------*/ +/* USER CODE BEGIN EC */ + +/* USER CODE END EC */ + +/* Exported macro ------------------------------------------------------------*/ +/* USER CODE BEGIN EM */ + +/* USER CODE END EM */ + +/* Exported functions prototypes ---------------------------------------------*/ +void NMI_Handler(void); +void HardFault_Handler(void); +void MemManage_Handler(void); +void BusFault_Handler(void); +void UsageFault_Handler(void); +void SVC_Handler(void); +void DebugMon_Handler(void); +void PendSV_Handler(void); +void SysTick_Handler(void); +/* USER CODE BEGIN EFP */ + +/* USER CODE END EFP */ + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32L4xx_IT_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Core/Src/gpio.c b/RealOne/Core/Src/gpio.c new file mode 100644 index 0000000..3bf4d26 --- /dev/null +++ b/RealOne/Core/Src/gpio.c @@ -0,0 +1,49 @@ +/* + * gpio.c - GPIO functions, only for Nucleo-STM32L476 board + */ +#include "stm32l4xx_ll_bus.h" +#include "stm32l4xx_ll_gpio.h" +#include "gpio.h" + +#define LED_PORT GPIOA +#define LED_PIN LL_GPIO_PIN_5 +#define BUT_PORT GPIOC +#define BUT_PIN LL_GPIO_PIN_13 +#define CLK_PIN LL_GPIO_PIN_10 + +void GPIO_init(void) +{ +// PORT A +LL_AHB2_GRP1_EnableClock( LL_AHB2_GRP1_PERIPH_GPIOA ); +// Green LED (user LED) - PA5 +LL_GPIO_SetPinMode( LED_PORT, LED_PIN, LL_GPIO_MODE_OUTPUT ); +LL_GPIO_SetPinOutputType( LED_PORT, LED_PIN, LL_GPIO_OUTPUT_PUSHPULL ); + +// PORT C +LL_AHB2_GRP1_EnableClock( LL_AHB2_GRP1_PERIPH_GPIOC ); +// Blue button - PC13 +LL_GPIO_SetPinMode( BUT_PORT, BUT_PIN, LL_GPIO_MODE_INPUT ); +LL_GPIO_SetPinMode( BUT_PORT, CLK_PIN, LL_GPIO_MODE_OUTPUT ); +} + +void CLK_TOGGLE(){ + LL_GPIO_TogglePin(BUT_PORT, CLK_PIN); +} + +void LED_GREEN( int val ) +{ +if ( val ) + LL_GPIO_SetOutputPin( LED_PORT, LED_PIN ); +else LL_GPIO_ResetOutputPin( LED_PORT, LED_PIN ); +} + +int BLUE_BUTTON() +{ +return ( !LL_GPIO_IsInputPinSet( BUT_PORT, BUT_PIN ) ); +} + + + + + + diff --git a/RealOne/Core/Src/gpio.h b/RealOne/Core/Src/gpio.h new file mode 100644 index 0000000..007bb21 --- /dev/null +++ b/RealOne/Core/Src/gpio.h @@ -0,0 +1,8 @@ + +// configuration +void GPIO_init(void); + +// utilization +void LED_GREEN( int val ); +int BLUE_BUTTON(); +void CLK_TOGGLE(void); diff --git a/RealOne/Core/Src/main.c b/RealOne/Core/Src/main.c new file mode 100644 index 0000000..7c85c90 --- /dev/null +++ b/RealOne/Core/Src/main.c @@ -0,0 +1,215 @@ +/* Project L476_ats_blink for STM32L476 mounted on Nucleo board: + * the user LED (mounted on pin PA-5) is flashed every second for 50 ms. + * The time base is provided by Systick (1000 ticks per second). + * The clock configuration is the default one (Sysclk = 80 MHz, derived from MSI and PLL). + */ + +/* Includes ------------------------------------------------------------------*/ +#include "main.h" +// #if defined(USE_FULL_ASSERT) +// #include "stm32_assert.h" +// #endif /* USE_FULL_ASSERT */ + +#include "gpio.h" + +// systick interrupt handler +volatile uint32_t msTicks = 0; +volatile uint8_t expe = 2; +volatile uint8_t blue_mode = 0; + +void SysTick_Handler() +{ + if ( BLUE_BUTTON() ){ + blue_mode = 1 ; + } + + msTicks++; /* See startup file startup_LPC17xx.s for SysTick vector */ + if (msTicks == 5 * expe){ + LED_GREEN(0); + }else if(msTicks >= 200){ + msTicks = 0; + LED_GREEN(1); + } + if(expe == 2){ + CLK_TOGGLE(); + } +} + + + + +int main(void) +{ +// if (RCC->BDCR & RCC_BDCR_LSEON) { +// LL_APB1_GRP1_EnableClock( LL_APB1_GRP1_PERIPH_PWR ); +// LL_PWR_EnableBkUpAccess(); +// +// //expe = register RTC +// expe = RTC->BKP0R; +// if (expe == 0){ +// expe = 1; +// RTC->BKP0R = expe; +// }else if (expe != 0 && BLUE_BUTTON()){ +// expe ++; +// RTC->BKP0R = expe; +// } +// }else{ +// SystemClock_Config_24M_LSE(); +// expe = 1; +// LL_APB1_GRP1_EnableClock( LL_APB1_GRP1_PERIPH_PWR ); +// LL_PWR_EnableBkUpAccess(); +// RTC->BKP0R = expe; +// } +// LL_PWR_DisableBkUpAccess(); + switch(expe){ + case 1: + /* Configure the system clock */ + SystemClock_Config_80M(); + break; + case 2: + /* Configure the system clock */ + SystemClock_Config_24M_LSE(); + break; + } + + + + +// config GPIO +GPIO_init(); + +// init systick timer (tick period at 1 ms) +LL_Init1msTick( SystemCoreClock ); +LL_SYSTICK_EnableIT(); + +//Setup Sleep mode +LL_LPM_EnableSleep(); +//LL_LPM_EnableSleepOnExit(); + +while (1) { + if (blue_mode){ + switch(expe){ + case 1: + __WFI(); + break; + case 2: + LL_RCC_MSI_EnablePLLMode(); + break; + } + + } + } +} + +/** + * @brief System Clock Configuration + * @retval None + * 24Mhz + RTC + LSE + */ +void SystemClock_Config_24M_LSE(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_1); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + + LL_RCC_LSE_Enable(); + + /* Wait till LSE is ready */ + while(LL_RCC_LSE_IsReady() != 1) + { + + } + LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE); + LL_RCC_EnableRTC(); + + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); +// LL_RCC_MSI_EnablePLLMode(); + LL_PWR_EnableBkUpAccess(); + LL_RCC_ForceBackupDomainReset(); + LL_RCC_ReleaseBackupDomainReset(); + LL_RCC_LSE_SetDriveCapability(LL_RCC_LSEDRIVE_LOW); + + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 24, LL_RCC_PLLR_DIV_4); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(24000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { +// Error_Handler(); + } +} + + +void SystemClock_Config_80M(void) +{ + LL_FLASH_SetLatency(LL_FLASH_LATENCY_4); + while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_4) + { + } + LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while(LL_RCC_MSI_IsReady() != 1) + { + + } + LL_RCC_MSI_EnableRangeSelection(); + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + LL_RCC_MSI_SetCalibTrimming(0); + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 40, LL_RCC_PLLR_DIV_2); + LL_RCC_PLL_EnableDomain_SYS(); + LL_RCC_PLL_Enable(); + + /* Wait till PLL is ready */ + while(LL_RCC_PLL_IsReady() != 1) + { + + } + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + + /* Wait till System clock is ready */ + while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + + } + LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); + LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); + LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1); + LL_SetSystemCoreClock(80000000); + + /* Update the time base */ + if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK) + { +// Error_Handler(); + } +} diff --git a/RealOne/Core/Src/stm32l4xx_hal_msp.c b/RealOne/Core/Src/stm32l4xx_hal_msp.c new file mode 100644 index 0000000..9b5ed9c --- /dev/null +++ b/RealOne/Core/Src/stm32l4xx_hal_msp.c @@ -0,0 +1,128 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * File Name : stm32l4xx_hal_msp.c + * Description : This file provides code for the MSP Initialization + * and de-Initialization codes. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2020 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Includes ------------------------------------------------------------------*/ +#include "main.h" +/* USER CODE BEGIN Includes */ + +/* USER CODE END Includes */ + +/* Private typedef -----------------------------------------------------------*/ +/* USER CODE BEGIN TD */ + +/* USER CODE END TD */ + +/* Private define ------------------------------------------------------------*/ +/* USER CODE BEGIN Define */ + +/* USER CODE END Define */ + +/* Private macro -------------------------------------------------------------*/ +/* USER CODE BEGIN Macro */ + +/* USER CODE END Macro */ + +/* Private variables ---------------------------------------------------------*/ +/* USER CODE BEGIN PV */ + +/* USER CODE END PV */ + +/* Private function prototypes -----------------------------------------------*/ +/* USER CODE BEGIN PFP */ + +/* USER CODE END PFP */ + +/* External functions --------------------------------------------------------*/ +/* USER CODE BEGIN ExternalFunctions */ + +/* USER CODE END ExternalFunctions */ + +/* USER CODE BEGIN 0 */ + +/* USER CODE END 0 */ +/** + * Initializes the Global MSP. + */ +void HAL_MspInit(void) +{ + /* USER CODE BEGIN MspInit 0 */ + + /* USER CODE END MspInit 0 */ + + __HAL_RCC_SYSCFG_CLK_ENABLE(); + __HAL_RCC_PWR_CLK_ENABLE(); + + /* System interrupt init*/ + + /* USER CODE BEGIN MspInit 1 */ + + /* USER CODE END MspInit 1 */ +} + +/** +* @brief RTC MSP Initialization +* This function configures the hardware resources used in this example +* @param hrtc: RTC handle pointer +* @retval None +*/ +void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc) +{ + if(hrtc->Instance==RTC) + { + /* USER CODE BEGIN RTC_MspInit 0 */ + + /* USER CODE END RTC_MspInit 0 */ + /* Peripheral clock enable */ + __HAL_RCC_RTC_ENABLE(); + /* USER CODE BEGIN RTC_MspInit 1 */ + + /* USER CODE END RTC_MspInit 1 */ + } + +} + +/** +* @brief RTC MSP De-Initialization +* This function freeze the hardware resources used in this example +* @param hrtc: RTC handle pointer +* @retval None +*/ +void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc) +{ + if(hrtc->Instance==RTC) + { + /* USER CODE BEGIN RTC_MspDeInit 0 */ + + /* USER CODE END RTC_MspDeInit 0 */ + /* Peripheral clock disable */ + __HAL_RCC_RTC_DISABLE(); + /* USER CODE BEGIN RTC_MspDeInit 1 */ + + /* USER CODE END RTC_MspDeInit 1 */ + } + +} + +/* USER CODE BEGIN 1 */ + +/* USER CODE END 1 */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Core/Src/stm32l4xx_it.c b/RealOne/Core/Src/stm32l4xx_it.c new file mode 100644 index 0000000..1d2b9b7 --- /dev/null +++ b/RealOne/Core/Src/stm32l4xx_it.c @@ -0,0 +1,203 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * @file stm32l4xx_it.c + * @brief Interrupt Service Routines. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2020 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Includes ------------------------------------------------------------------*/ +#include "main.h" +#include "stm32l4xx_it.h" +/* Private includes ----------------------------------------------------------*/ +/* USER CODE BEGIN Includes */ +/* USER CODE END Includes */ + +/* Private typedef -----------------------------------------------------------*/ +/* USER CODE BEGIN TD */ + +/* USER CODE END TD */ + +/* Private define ------------------------------------------------------------*/ +/* USER CODE BEGIN PD */ + +/* USER CODE END PD */ + +/* Private macro -------------------------------------------------------------*/ +/* USER CODE BEGIN PM */ + +/* USER CODE END PM */ + +/* Private variables ---------------------------------------------------------*/ +/* USER CODE BEGIN PV */ + +/* USER CODE END PV */ + +/* Private function prototypes -----------------------------------------------*/ +/* USER CODE BEGIN PFP */ + +/* USER CODE END PFP */ + +/* Private user code ---------------------------------------------------------*/ +/* USER CODE BEGIN 0 */ + +/* USER CODE END 0 */ + +/* External variables --------------------------------------------------------*/ + +/* USER CODE BEGIN EV */ + +/* USER CODE END EV */ + +/******************************************************************************/ +/* Cortex-M4 Processor Interruption and Exception Handlers */ +/******************************************************************************/ +/** + * @brief This function handles Non maskable interrupt. + */ +void NMI_Handler(void) +{ + /* USER CODE BEGIN NonMaskableInt_IRQn 0 */ + + /* USER CODE END NonMaskableInt_IRQn 0 */ + /* USER CODE BEGIN NonMaskableInt_IRQn 1 */ + + /* USER CODE END NonMaskableInt_IRQn 1 */ +} + +/** + * @brief This function handles Hard fault interrupt. + */ +void HardFault_Handler(void) +{ + /* USER CODE BEGIN HardFault_IRQn 0 */ + + /* USER CODE END HardFault_IRQn 0 */ + while (1) + { + /* USER CODE BEGIN W1_HardFault_IRQn 0 */ + /* USER CODE END W1_HardFault_IRQn 0 */ + } +} + +/** + * @brief This function handles Memory management fault. + */ +void MemManage_Handler(void) +{ + /* USER CODE BEGIN MemoryManagement_IRQn 0 */ + + /* USER CODE END MemoryManagement_IRQn 0 */ + while (1) + { + /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */ + /* USER CODE END W1_MemoryManagement_IRQn 0 */ + } +} + +/** + * @brief This function handles Prefetch fault, memory access fault. + */ +void BusFault_Handler(void) +{ + /* USER CODE BEGIN BusFault_IRQn 0 */ + + /* USER CODE END BusFault_IRQn 0 */ + while (1) + { + /* USER CODE BEGIN W1_BusFault_IRQn 0 */ + /* USER CODE END W1_BusFault_IRQn 0 */ + } +} + +/** + * @brief This function handles Undefined instruction or illegal state. + */ +void UsageFault_Handler(void) +{ + /* USER CODE BEGIN UsageFault_IRQn 0 */ + + /* USER CODE END UsageFault_IRQn 0 */ + while (1) + { + /* USER CODE BEGIN W1_UsageFault_IRQn 0 */ + /* USER CODE END W1_UsageFault_IRQn 0 */ + } +} + +/** + * @brief This function handles System service call via SWI instruction. + */ +void SVC_Handler(void) +{ + /* USER CODE BEGIN SVCall_IRQn 0 */ + + /* USER CODE END SVCall_IRQn 0 */ + /* USER CODE BEGIN SVCall_IRQn 1 */ + + /* USER CODE END SVCall_IRQn 1 */ +} + +/** + * @brief This function handles Debug monitor. + */ +void DebugMon_Handler(void) +{ + /* USER CODE BEGIN DebugMonitor_IRQn 0 */ + + /* USER CODE END DebugMonitor_IRQn 0 */ + /* USER CODE BEGIN DebugMonitor_IRQn 1 */ + + /* USER CODE END DebugMonitor_IRQn 1 */ +} + +/** + * @brief This function handles Pendable request for system service. + */ +void PendSV_Handler(void) +{ + /* USER CODE BEGIN PendSV_IRQn 0 */ + + /* USER CODE END PendSV_IRQn 0 */ + /* USER CODE BEGIN PendSV_IRQn 1 */ + + /* USER CODE END PendSV_IRQn 1 */ +} + +/** + * @brief This function handles System tick timer. + */ +//void SysTick_Handler(void) +//{ +// /* USER CODE BEGIN SysTick_IRQn 0 */ +//// +// /* USER CODE END SysTick_IRQn 0 */ +// HAL_IncTick(); +// /* USER CODE BEGIN SysTick_IRQn 1 */ +//// +// /* USER CODE END SysTick_IRQn 1 */ +//} + +/******************************************************************************/ +/* STM32L4xx Peripheral Interrupt Handlers */ +/* Add here the Interrupt Handlers for the used peripherals. */ +/* For the available peripheral interrupt handler names, */ +/* please refer to the startup file (startup_stm32l4xx.s). */ +/******************************************************************************/ + +/* USER CODE BEGIN 1 */ + +/* USER CODE END 1 */ +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Core/Src/syscalls.c b/RealOne/Core/Src/syscalls.c new file mode 100644 index 0000000..4ec9584 --- /dev/null +++ b/RealOne/Core/Src/syscalls.c @@ -0,0 +1,159 @@ +/** + ****************************************************************************** + * @file syscalls.c + * @author Auto-generated by STM32CubeIDE + * @brief STM32CubeIDE Minimal System calls file + * + * For more information about which c-functions + * need which of these lowlevel functions + * please consult the Newlib libc-manual + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2020 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes */ +#include +#include +#include +#include +#include +#include +#include +#include + + +/* Variables */ +//#undef errno +extern int errno; +extern int __io_putchar(int ch) __attribute__((weak)); +extern int __io_getchar(void) __attribute__((weak)); + +register char * stack_ptr asm("sp"); + +char *__env[1] = { 0 }; +char **environ = __env; + + +/* Functions */ +void initialise_monitor_handles() +{ +} + +int _getpid(void) +{ + return 1; +} + +int _kill(int pid, int sig) +{ + errno = EINVAL; + return -1; +} + +void _exit (int status) +{ + _kill(status, -1); + while (1) {} /* Make sure we hang here */ +} + +__attribute__((weak)) int _read(int file, char *ptr, int len) +{ + int DataIdx; + + for (DataIdx = 0; DataIdx < len; DataIdx++) + { + *ptr++ = __io_getchar(); + } + +return len; +} + +__attribute__((weak)) int _write(int file, char *ptr, int len) +{ + int DataIdx; + + for (DataIdx = 0; DataIdx < len; DataIdx++) + { + __io_putchar(*ptr++); + } + return len; +} + +int _close(int file) +{ + return -1; +} + + +int _fstat(int file, struct stat *st) +{ + st->st_mode = S_IFCHR; + return 0; +} + +int _isatty(int file) +{ + return 1; +} + +int _lseek(int file, int ptr, int dir) +{ + return 0; +} + +int _open(char *path, int flags, ...) +{ + /* Pretend like we always fail */ + return -1; +} + +int _wait(int *status) +{ + errno = ECHILD; + return -1; +} + +int _unlink(char *name) +{ + errno = ENOENT; + return -1; +} + +int _times(struct tms *buf) +{ + return -1; +} + +int _stat(char *file, struct stat *st) +{ + st->st_mode = S_IFCHR; + return 0; +} + +int _link(char *old, char *new) +{ + errno = EMLINK; + return -1; +} + +int _fork(void) +{ + errno = EAGAIN; + return -1; +} + +int _execve(char *name, char **argv, char **env) +{ + errno = ENOMEM; + return -1; +} diff --git a/RealOne/Core/Src/sysmem.c b/RealOne/Core/Src/sysmem.c new file mode 100644 index 0000000..23180b6 --- /dev/null +++ b/RealOne/Core/Src/sysmem.c @@ -0,0 +1,80 @@ +/** + ****************************************************************************** + * @file sysmem.c + * @author Generated by STM32CubeIDE + * @brief STM32CubeIDE System Memory calls file + * + * For more information about which C functions + * need which of these lowlevel functions + * please consult the newlib libc manual + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2020 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes */ +#include +#include + +/** + * Pointer to the current high watermark of the heap usage + */ +static uint8_t *__sbrk_heap_end = NULL; + +/** + * @brief _sbrk() allocates memory to the newlib heap and is used by malloc + * and others from the C library + * + * @verbatim + * ############################################################################ + * # .data # .bss # newlib heap # MSP stack # + * # # # # Reserved by _Min_Stack_Size # + * ############################################################################ + * ^-- RAM start ^-- _end _estack, RAM end --^ + * @endverbatim + * + * This implementation starts allocating at the '_end' linker symbol + * The '_Min_Stack_Size' linker symbol reserves a memory for the MSP stack + * The implementation considers '_estack' linker symbol to be RAM end + * NOTE: If the MSP stack, at any point during execution, grows larger than the + * reserved size, please increase the '_Min_Stack_Size'. + * + * @param incr Memory size + * @return Pointer to allocated memory + */ +void *_sbrk(ptrdiff_t incr) +{ + extern uint8_t _end; /* Symbol defined in the linker script */ + extern uint8_t _estack; /* Symbol defined in the linker script */ + extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */ + const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size; + const uint8_t *max_heap = (uint8_t *)stack_limit; + uint8_t *prev_heap_end; + + /* Initalize heap end at first call */ + if (NULL == __sbrk_heap_end) + { + __sbrk_heap_end = &_end; + } + + /* Protect heap from growing into the reserved MSP stack */ + if (__sbrk_heap_end + incr > max_heap) + { + errno = ENOMEM; + return (void *)-1; + } + + prev_heap_end = __sbrk_heap_end; + __sbrk_heap_end += incr; + + return (void *)prev_heap_end; +} diff --git a/RealOne/Core/Src/system_stm32l4xx.c b/RealOne/Core/Src/system_stm32l4xx.c new file mode 100644 index 0000000..2e763e5 --- /dev/null +++ b/RealOne/Core/Src/system_stm32l4xx.c @@ -0,0 +1,337 @@ +/** + ****************************************************************************** + * @file system_stm32l4xx.c + * @author MCD Application Team + * @brief CMSIS Cortex-M4 Device Peripheral Access Layer System Source File + * + * This file provides two functions and one global variable to be called from + * user application: + * - SystemInit(): This function is called at startup just after reset and + * before branch to main program. This call is made inside + * the "startup_stm32l4xx.s" file. + * + * - SystemCoreClock variable: Contains the core clock (HCLK), it can be used + * by the user application to setup the SysTick + * timer or configure other parameters. + * + * - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must + * be called whenever the core clock is changed + * during program execution. + * + * After each device reset the MSI (4 MHz) is used as system clock source. + * Then SystemInit() function is called, in "startup_stm32l4xx.s" file, to + * configure the system clock before to branch to main program. + * + * This file configures the system clock as follows: + *============================================================================= + *----------------------------------------------------------------------------- + * System Clock source | MSI + *----------------------------------------------------------------------------- + * SYSCLK(Hz) | 4000000 + *----------------------------------------------------------------------------- + * HCLK(Hz) | 4000000 + *----------------------------------------------------------------------------- + * AHB Prescaler | 1 + *----------------------------------------------------------------------------- + * APB1 Prescaler | 1 + *----------------------------------------------------------------------------- + * APB2 Prescaler | 1 + *----------------------------------------------------------------------------- + * PLL_M | 1 + *----------------------------------------------------------------------------- + * PLL_N | 8 + *----------------------------------------------------------------------------- + * PLL_P | 7 + *----------------------------------------------------------------------------- + * PLL_Q | 2 + *----------------------------------------------------------------------------- + * PLL_R | 2 + *----------------------------------------------------------------------------- + * PLLSAI1_P | NA + *----------------------------------------------------------------------------- + * PLLSAI1_Q | NA + *----------------------------------------------------------------------------- + * PLLSAI1_R | NA + *----------------------------------------------------------------------------- + * PLLSAI2_P | NA + *----------------------------------------------------------------------------- + * PLLSAI2_Q | NA + *----------------------------------------------------------------------------- + * PLLSAI2_R | NA + *----------------------------------------------------------------------------- + * Require 48MHz for USB OTG FS, | Disabled + * SDIO and RNG clock | + *----------------------------------------------------------------------------- + *============================================================================= + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Apache License, Version 2.0, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/Apache-2.0 + * + ****************************************************************************** + */ + +/** @addtogroup CMSIS + * @{ + */ + +/** @addtogroup stm32l4xx_system + * @{ + */ + +/** @addtogroup STM32L4xx_System_Private_Includes + * @{ + */ + +#include "stm32l4xx.h" + +#if !defined (HSE_VALUE) + #define HSE_VALUE 8000000U /*!< Value of the External oscillator in Hz */ +#endif /* HSE_VALUE */ + +#if !defined (MSI_VALUE) + #define MSI_VALUE 4000000U /*!< Value of the Internal oscillator in Hz*/ +#endif /* MSI_VALUE */ + +#if !defined (HSI_VALUE) + #define HSI_VALUE 16000000U /*!< Value of the Internal oscillator in Hz*/ +#endif /* HSI_VALUE */ + +/** + * @} + */ + +/** @addtogroup STM32L4xx_System_Private_TypesDefinitions + * @{ + */ + +/** + * @} + */ + +/** @addtogroup STM32L4xx_System_Private_Defines + * @{ + */ + +/************************* Miscellaneous Configuration ************************/ +/*!< Uncomment the following line if you need to relocate your vector Table in + Internal SRAM. */ +/* #define VECT_TAB_SRAM */ +#define VECT_TAB_OFFSET 0x00 /*!< Vector Table base offset field. + This value must be a multiple of 0x200. */ +/******************************************************************************/ +/** + * @} + */ + +/** @addtogroup STM32L4xx_System_Private_Macros + * @{ + */ + +/** + * @} + */ + +/** @addtogroup STM32L4xx_System_Private_Variables + * @{ + */ + /* The SystemCoreClock variable is updated in three ways: + 1) by calling CMSIS function SystemCoreClockUpdate() + 2) by calling HAL API function HAL_RCC_GetHCLKFreq() + 3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency + Note: If you use this function to configure the system clock; then there + is no need to call the 2 first functions listed above, since SystemCoreClock + variable is updated automatically. + */ + uint32_t SystemCoreClock = 24000000U; + + const uint8_t AHBPrescTable[16] = {0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U}; + const uint8_t APBPrescTable[8] = {0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U}; + const uint32_t MSIRangeTable[12] = {100000U, 200000U, 400000U, 800000U, 1000000U, 2000000U, \ + 4000000U, 8000000U, 16000000U, 24000000U, 32000000U, 48000000U}; +/** + * @} + */ + +/** @addtogroup STM32L4xx_System_Private_FunctionPrototypes + * @{ + */ + +/** + * @} + */ + +/** @addtogroup STM32L4xx_System_Private_Functions + * @{ + */ + +/** + * @brief Setup the microcontroller system. + * @param None + * @retval None + */ + +void SystemInit(void) +{ + /* FPU settings ------------------------------------------------------------*/ + #if (__FPU_PRESENT == 1) && (__FPU_USED == 1) + SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2)); /* set CP10 and CP11 Full Access */ + #endif + + /* Reset the RCC clock configuration to the default reset state ------------*/ + /* Set MSION bit */ + RCC->CR |= RCC_CR_MSION; + + /* Reset CFGR register */ + RCC->CFGR = 0x00000000U; + + /* Reset HSEON, CSSON , HSION, and PLLON bits */ + RCC->CR &= 0xEAF6FFFFU; + + /* Reset PLLCFGR register */ + RCC->PLLCFGR = 0x00001000U; + + /* Reset HSEBYP bit */ + RCC->CR &= 0xFFFBFFFFU; + + /* Disable all interrupts */ + RCC->CIER = 0x00000000U; + + /* Configure the Vector Table location add offset address ------------------*/ +#ifdef VECT_TAB_SRAM + SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */ +#else + SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */ +#endif +} + +/** + * @brief Update SystemCoreClock variable according to Clock Register Values. + * The SystemCoreClock variable contains the core clock (HCLK), it can + * be used by the user application to setup the SysTick timer or configure + * other parameters. + * + * @note Each time the core clock (HCLK) changes, this function must be called + * to update SystemCoreClock variable value. Otherwise, any configuration + * based on this variable will be incorrect. + * + * @note - The system frequency computed by this function is not the real + * frequency in the chip. It is calculated based on the predefined + * constant and the selected clock source: + * + * - If SYSCLK source is MSI, SystemCoreClock will contain the MSI_VALUE(*) + * + * - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(**) + * + * - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***) + * + * - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(***) + * or HSI_VALUE(*) or MSI_VALUE(*) multiplied/divided by the PLL factors. + * + * (*) MSI_VALUE is a constant defined in stm32l4xx_hal.h file (default value + * 4 MHz) but the real value may vary depending on the variations + * in voltage and temperature. + * + * (**) HSI_VALUE is a constant defined in stm32l4xx_hal.h file (default value + * 16 MHz) but the real value may vary depending on the variations + * in voltage and temperature. + * + * (***) HSE_VALUE is a constant defined in stm32l4xx_hal.h file (default value + * 8 MHz), user has to ensure that HSE_VALUE is same as the real + * frequency of the crystal used. Otherwise, this function may + * have wrong result. + * + * - The result of this function could be not correct when using fractional + * value for HSE crystal. + * + * @param None + * @retval None + */ +void SystemCoreClockUpdate(void) +{ + uint32_t tmp = 0U, msirange = 0U, pllvco = 0U, pllr = 2U, pllsource = 0U, pllm = 2U; + + /* Get MSI Range frequency--------------------------------------------------*/ + if((RCC->CR & RCC_CR_MSIRGSEL) == RESET) + { /* MSISRANGE from RCC_CSR applies */ + msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U; + } + else + { /* MSIRANGE from RCC_CR applies */ + msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U; + } + /*MSI frequency range in HZ*/ + msirange = MSIRangeTable[msirange]; + + /* Get SYSCLK source -------------------------------------------------------*/ + switch (RCC->CFGR & RCC_CFGR_SWS) + { + case 0x00: /* MSI used as system clock source */ + SystemCoreClock = msirange; + break; + + case 0x04: /* HSI used as system clock source */ + SystemCoreClock = HSI_VALUE; + break; + + case 0x08: /* HSE used as system clock source */ + SystemCoreClock = HSE_VALUE; + break; + + case 0x0C: /* PLL used as system clock source */ + /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN + SYSCLK = PLL_VCO / PLLR + */ + pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC); + pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ; + + switch (pllsource) + { + case 0x02: /* HSI used as PLL clock source */ + pllvco = (HSI_VALUE / pllm); + break; + + case 0x03: /* HSE used as PLL clock source */ + pllvco = (HSE_VALUE / pllm); + break; + + default: /* MSI used as PLL clock source */ + pllvco = (msirange / pllm); + break; + } + pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U); + pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U; + SystemCoreClock = pllvco/pllr; + break; + + default: + SystemCoreClock = msirange; + break; + } + /* Compute HCLK clock frequency --------------------------------------------*/ + /* Get HCLK prescaler */ + tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)]; + /* HCLK clock frequency */ + SystemCoreClock >>= tmp; +} + + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Core/Startup/startup_stm32l476rgtx.s b/RealOne/Core/Startup/startup_stm32l476rgtx.s new file mode 100644 index 0000000..f076fac --- /dev/null +++ b/RealOne/Core/Startup/startup_stm32l476rgtx.s @@ -0,0 +1,509 @@ +/** + ****************************************************************************** + * @file startup_stm32l476xx.s + * @author MCD Application Team + * @brief STM32L476xx devices vector table GCC toolchain. + * This module performs: + * - Set the initial SP + * - Set the initial PC == Reset_Handler, + * - Set the vector table entries with the exceptions ISR address, + * - Configure the clock system + * - Branches to main in the C library (which eventually + * calls main()). + * After Reset the Cortex-M4 processor is in Thread mode, + * priority is Privileged, and the Stack is set to Main. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Apache License, Version 2.0, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/Apache-2.0 + * + ****************************************************************************** + */ + + .syntax unified + .cpu cortex-m4 + .fpu softvfp + .thumb + +.global g_pfnVectors +.global Default_Handler + +/* start address for the initialization values of the .data section. +defined in linker script */ +.word _sidata +/* start address for the .data section. defined in linker script */ +.word _sdata +/* end address for the .data section. defined in linker script */ +.word _edata +/* start address for the .bss section. defined in linker script */ +.word _sbss +/* end address for the .bss section. defined in linker script */ +.word _ebss + +.equ BootRAM, 0xF1E0F85F +/** + * @brief This is the code that gets called when the processor first + * starts execution following a reset event. Only the absolutely + * necessary set is performed, after which the application + * supplied main() routine is called. + * @param None + * @retval : None +*/ + + .section .text.Reset_Handler + .weak Reset_Handler + .type Reset_Handler, %function +Reset_Handler: + ldr sp, =_estack /* Set stack pointer */ + +/* Call the clock system initialization function.*/ + bl SystemInit + +/* Copy the data segment initializers from flash to SRAM */ + movs r1, #0 + b LoopCopyDataInit + +CopyDataInit: + ldr r3, =_sidata + ldr r3, [r3, r1] + str r3, [r0, r1] + adds r1, r1, #4 + +LoopCopyDataInit: + ldr r0, =_sdata + ldr r3, =_edata + adds r2, r0, r1 + cmp r2, r3 + bcc CopyDataInit + ldr r2, =_sbss + b LoopFillZerobss +/* Zero fill the bss segment. */ +FillZerobss: + movs r3, #0 + str r3, [r2], #4 + +LoopFillZerobss: + ldr r3, = _ebss + cmp r2, r3 + bcc FillZerobss + +/* Call static constructors */ + bl __libc_init_array +/* Call the application's entry point.*/ + bl main + +LoopForever: + b LoopForever + +.size Reset_Handler, .-Reset_Handler + +/** + * @brief This is the code that gets called when the processor receives an + * unexpected interrupt. This simply enters an infinite loop, preserving + * the system state for examination by a debugger. + * + * @param None + * @retval : None +*/ + .section .text.Default_Handler,"ax",%progbits +Default_Handler: +Infinite_Loop: + b Infinite_Loop + .size Default_Handler, .-Default_Handler +/****************************************************************************** +* +* The minimal vector table for a Cortex-M4. Note that the proper constructs +* must be placed on this to ensure that it ends up at physical address +* 0x0000.0000. +* +******************************************************************************/ + .section .isr_vector,"a",%progbits + .type g_pfnVectors, %object + .size g_pfnVectors, .-g_pfnVectors + + +g_pfnVectors: + .word _estack + .word Reset_Handler + .word NMI_Handler + .word HardFault_Handler + .word MemManage_Handler + .word BusFault_Handler + .word UsageFault_Handler + .word 0 + .word 0 + .word 0 + .word 0 + .word SVC_Handler + .word DebugMon_Handler + .word 0 + .word PendSV_Handler + .word SysTick_Handler + .word WWDG_IRQHandler + .word PVD_PVM_IRQHandler + .word TAMP_STAMP_IRQHandler + .word RTC_WKUP_IRQHandler + .word FLASH_IRQHandler + .word RCC_IRQHandler + .word EXTI0_IRQHandler + .word EXTI1_IRQHandler + .word EXTI2_IRQHandler + .word EXTI3_IRQHandler + .word EXTI4_IRQHandler + .word DMA1_Channel1_IRQHandler + .word DMA1_Channel2_IRQHandler + .word DMA1_Channel3_IRQHandler + .word DMA1_Channel4_IRQHandler + .word DMA1_Channel5_IRQHandler + .word DMA1_Channel6_IRQHandler + .word DMA1_Channel7_IRQHandler + .word ADC1_2_IRQHandler + .word CAN1_TX_IRQHandler + .word CAN1_RX0_IRQHandler + .word CAN1_RX1_IRQHandler + .word CAN1_SCE_IRQHandler + .word EXTI9_5_IRQHandler + .word TIM1_BRK_TIM15_IRQHandler + .word TIM1_UP_TIM16_IRQHandler + .word TIM1_TRG_COM_TIM17_IRQHandler + .word TIM1_CC_IRQHandler + .word TIM2_IRQHandler + .word TIM3_IRQHandler + .word TIM4_IRQHandler + .word I2C1_EV_IRQHandler + .word I2C1_ER_IRQHandler + .word I2C2_EV_IRQHandler + .word I2C2_ER_IRQHandler + .word SPI1_IRQHandler + .word SPI2_IRQHandler + .word USART1_IRQHandler + .word USART2_IRQHandler + .word USART3_IRQHandler + .word EXTI15_10_IRQHandler + .word RTC_Alarm_IRQHandler + .word DFSDM1_FLT3_IRQHandler + .word TIM8_BRK_IRQHandler + .word TIM8_UP_IRQHandler + .word TIM8_TRG_COM_IRQHandler + .word TIM8_CC_IRQHandler + .word ADC3_IRQHandler + .word FMC_IRQHandler + .word SDMMC1_IRQHandler + .word TIM5_IRQHandler + .word SPI3_IRQHandler + .word UART4_IRQHandler + .word UART5_IRQHandler + .word TIM6_DAC_IRQHandler + .word TIM7_IRQHandler + .word DMA2_Channel1_IRQHandler + .word DMA2_Channel2_IRQHandler + .word DMA2_Channel3_IRQHandler + .word DMA2_Channel4_IRQHandler + .word DMA2_Channel5_IRQHandler + .word DFSDM1_FLT0_IRQHandler + .word DFSDM1_FLT1_IRQHandler + .word DFSDM1_FLT2_IRQHandler + .word COMP_IRQHandler + .word LPTIM1_IRQHandler + .word LPTIM2_IRQHandler + .word OTG_FS_IRQHandler + .word DMA2_Channel6_IRQHandler + .word DMA2_Channel7_IRQHandler + .word LPUART1_IRQHandler + .word QUADSPI_IRQHandler + .word I2C3_EV_IRQHandler + .word I2C3_ER_IRQHandler + .word SAI1_IRQHandler + .word SAI2_IRQHandler + .word SWPMI1_IRQHandler + .word TSC_IRQHandler + .word LCD_IRQHandler + .word 0 + .word RNG_IRQHandler + .word FPU_IRQHandler + + +/******************************************************************************* +* +* Provide weak aliases for each Exception handler to the Default_Handler. +* As they are weak aliases, any function with the same name will override +* this definition. +* +*******************************************************************************/ + + .weak NMI_Handler + .thumb_set NMI_Handler,Default_Handler + + .weak HardFault_Handler + .thumb_set HardFault_Handler,Default_Handler + + .weak MemManage_Handler + .thumb_set MemManage_Handler,Default_Handler + + .weak BusFault_Handler + .thumb_set BusFault_Handler,Default_Handler + + .weak UsageFault_Handler + .thumb_set UsageFault_Handler,Default_Handler + + .weak SVC_Handler + .thumb_set SVC_Handler,Default_Handler + + .weak DebugMon_Handler + .thumb_set DebugMon_Handler,Default_Handler + + .weak PendSV_Handler + .thumb_set PendSV_Handler,Default_Handler + + .weak SysTick_Handler + .thumb_set SysTick_Handler,Default_Handler + + .weak WWDG_IRQHandler + .thumb_set WWDG_IRQHandler,Default_Handler + + .weak PVD_PVM_IRQHandler + .thumb_set PVD_PVM_IRQHandler,Default_Handler + + .weak TAMP_STAMP_IRQHandler + .thumb_set TAMP_STAMP_IRQHandler,Default_Handler + + .weak RTC_WKUP_IRQHandler + .thumb_set RTC_WKUP_IRQHandler,Default_Handler + + .weak FLASH_IRQHandler + .thumb_set FLASH_IRQHandler,Default_Handler + + .weak RCC_IRQHandler + .thumb_set RCC_IRQHandler,Default_Handler + + .weak EXTI0_IRQHandler + .thumb_set EXTI0_IRQHandler,Default_Handler + + .weak EXTI1_IRQHandler + .thumb_set EXTI1_IRQHandler,Default_Handler + + .weak EXTI2_IRQHandler + .thumb_set EXTI2_IRQHandler,Default_Handler + + .weak EXTI3_IRQHandler + .thumb_set EXTI3_IRQHandler,Default_Handler + + .weak EXTI4_IRQHandler + .thumb_set EXTI4_IRQHandler,Default_Handler + + .weak DMA1_Channel1_IRQHandler + .thumb_set DMA1_Channel1_IRQHandler,Default_Handler + + .weak DMA1_Channel2_IRQHandler + .thumb_set DMA1_Channel2_IRQHandler,Default_Handler + + .weak DMA1_Channel3_IRQHandler + .thumb_set DMA1_Channel3_IRQHandler,Default_Handler + + .weak DMA1_Channel4_IRQHandler + .thumb_set DMA1_Channel4_IRQHandler,Default_Handler + + .weak DMA1_Channel5_IRQHandler + .thumb_set DMA1_Channel5_IRQHandler,Default_Handler + + .weak DMA1_Channel6_IRQHandler + .thumb_set DMA1_Channel6_IRQHandler,Default_Handler + + .weak DMA1_Channel7_IRQHandler + .thumb_set DMA1_Channel7_IRQHandler,Default_Handler + + .weak ADC1_2_IRQHandler + .thumb_set ADC1_2_IRQHandler,Default_Handler + + .weak CAN1_TX_IRQHandler + .thumb_set CAN1_TX_IRQHandler,Default_Handler + + .weak CAN1_RX0_IRQHandler + .thumb_set CAN1_RX0_IRQHandler,Default_Handler + + .weak CAN1_RX1_IRQHandler + .thumb_set CAN1_RX1_IRQHandler,Default_Handler + + .weak CAN1_SCE_IRQHandler + .thumb_set CAN1_SCE_IRQHandler,Default_Handler + + .weak EXTI9_5_IRQHandler + .thumb_set EXTI9_5_IRQHandler,Default_Handler + + .weak TIM1_BRK_TIM15_IRQHandler + .thumb_set TIM1_BRK_TIM15_IRQHandler,Default_Handler + + .weak TIM1_UP_TIM16_IRQHandler + .thumb_set TIM1_UP_TIM16_IRQHandler,Default_Handler + + .weak TIM1_TRG_COM_TIM17_IRQHandler + .thumb_set TIM1_TRG_COM_TIM17_IRQHandler,Default_Handler + + .weak TIM1_CC_IRQHandler + .thumb_set TIM1_CC_IRQHandler,Default_Handler + + .weak TIM2_IRQHandler + .thumb_set TIM2_IRQHandler,Default_Handler + + .weak TIM3_IRQHandler + .thumb_set TIM3_IRQHandler,Default_Handler + + .weak TIM4_IRQHandler + .thumb_set TIM4_IRQHandler,Default_Handler + + .weak I2C1_EV_IRQHandler + .thumb_set I2C1_EV_IRQHandler,Default_Handler + + .weak I2C1_ER_IRQHandler + .thumb_set I2C1_ER_IRQHandler,Default_Handler + + .weak I2C2_EV_IRQHandler + .thumb_set I2C2_EV_IRQHandler,Default_Handler + + .weak I2C2_ER_IRQHandler + .thumb_set I2C2_ER_IRQHandler,Default_Handler + + .weak SPI1_IRQHandler + .thumb_set SPI1_IRQHandler,Default_Handler + + .weak SPI2_IRQHandler + .thumb_set SPI2_IRQHandler,Default_Handler + + .weak USART1_IRQHandler + .thumb_set USART1_IRQHandler,Default_Handler + + .weak USART2_IRQHandler + .thumb_set USART2_IRQHandler,Default_Handler + + .weak USART3_IRQHandler + .thumb_set USART3_IRQHandler,Default_Handler + + .weak EXTI15_10_IRQHandler + .thumb_set EXTI15_10_IRQHandler,Default_Handler + + .weak RTC_Alarm_IRQHandler + .thumb_set RTC_Alarm_IRQHandler,Default_Handler + + .weak DFSDM1_FLT3_IRQHandler + .thumb_set DFSDM1_FLT3_IRQHandler,Default_Handler + + .weak TIM8_BRK_IRQHandler + .thumb_set TIM8_BRK_IRQHandler,Default_Handler + + .weak TIM8_UP_IRQHandler + .thumb_set TIM8_UP_IRQHandler,Default_Handler + + .weak TIM8_TRG_COM_IRQHandler + .thumb_set TIM8_TRG_COM_IRQHandler,Default_Handler + + .weak TIM8_CC_IRQHandler + .thumb_set TIM8_CC_IRQHandler,Default_Handler + + .weak ADC3_IRQHandler + .thumb_set ADC3_IRQHandler,Default_Handler + + .weak FMC_IRQHandler + .thumb_set FMC_IRQHandler,Default_Handler + + .weak SDMMC1_IRQHandler + .thumb_set SDMMC1_IRQHandler,Default_Handler + + .weak TIM5_IRQHandler + .thumb_set TIM5_IRQHandler,Default_Handler + + .weak SPI3_IRQHandler + .thumb_set SPI3_IRQHandler,Default_Handler + + .weak UART4_IRQHandler + .thumb_set UART4_IRQHandler,Default_Handler + + .weak UART5_IRQHandler + .thumb_set UART5_IRQHandler,Default_Handler + + .weak TIM6_DAC_IRQHandler + .thumb_set TIM6_DAC_IRQHandler,Default_Handler + + .weak TIM7_IRQHandler + .thumb_set TIM7_IRQHandler,Default_Handler + + .weak DMA2_Channel1_IRQHandler + .thumb_set DMA2_Channel1_IRQHandler,Default_Handler + + .weak DMA2_Channel2_IRQHandler + .thumb_set DMA2_Channel2_IRQHandler,Default_Handler + + .weak DMA2_Channel3_IRQHandler + .thumb_set DMA2_Channel3_IRQHandler,Default_Handler + + .weak DMA2_Channel4_IRQHandler + .thumb_set DMA2_Channel4_IRQHandler,Default_Handler + + .weak DMA2_Channel5_IRQHandler + .thumb_set DMA2_Channel5_IRQHandler,Default_Handler + + .weak DFSDM1_FLT0_IRQHandler + .thumb_set DFSDM1_FLT0_IRQHandler,Default_Handler + + .weak DFSDM1_FLT1_IRQHandler + .thumb_set DFSDM1_FLT1_IRQHandler,Default_Handler + + .weak DFSDM1_FLT2_IRQHandler + .thumb_set DFSDM1_FLT2_IRQHandler,Default_Handler + + .weak COMP_IRQHandler + .thumb_set COMP_IRQHandler,Default_Handler + + .weak LPTIM1_IRQHandler + .thumb_set LPTIM1_IRQHandler,Default_Handler + + .weak LPTIM2_IRQHandler + .thumb_set LPTIM2_IRQHandler,Default_Handler + + .weak OTG_FS_IRQHandler + .thumb_set OTG_FS_IRQHandler,Default_Handler + + .weak DMA2_Channel6_IRQHandler + .thumb_set DMA2_Channel6_IRQHandler,Default_Handler + + .weak DMA2_Channel7_IRQHandler + .thumb_set DMA2_Channel7_IRQHandler,Default_Handler + + .weak LPUART1_IRQHandler + .thumb_set LPUART1_IRQHandler,Default_Handler + + .weak QUADSPI_IRQHandler + .thumb_set QUADSPI_IRQHandler,Default_Handler + + .weak I2C3_EV_IRQHandler + .thumb_set I2C3_EV_IRQHandler,Default_Handler + + .weak I2C3_ER_IRQHandler + .thumb_set I2C3_ER_IRQHandler,Default_Handler + + .weak SAI1_IRQHandler + .thumb_set SAI1_IRQHandler,Default_Handler + + .weak SAI2_IRQHandler + .thumb_set SAI2_IRQHandler,Default_Handler + + .weak SWPMI1_IRQHandler + .thumb_set SWPMI1_IRQHandler,Default_Handler + + .weak TSC_IRQHandler + .thumb_set TSC_IRQHandler,Default_Handler + + .weak LCD_IRQHandler + .thumb_set LCD_IRQHandler,Default_Handler + + .weak RNG_IRQHandler + .thumb_set RNG_IRQHandler,Default_Handler + + .weak FPU_IRQHandler + .thumb_set FPU_IRQHandler,Default_Handler +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/RealOne/Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h b/RealOne/Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h new file mode 100644 index 0000000..61341a7 --- /dev/null +++ b/RealOne/Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h @@ -0,0 +1,18487 @@ +/** + ****************************************************************************** + * @file stm32l476xx.h + * @author MCD Application Team + * @brief CMSIS STM32L476xx Device Peripheral Access Layer Header File. + * + * This file contains: + * - Data structures and the address mapping for all peripherals + * - Peripheral's registers declarations and bits definition + * - Macros to access peripheral’s registers hardware + * + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Apache License, Version 2.0, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/Apache-2.0 + * + ****************************************************************************** + */ + +/** @addtogroup CMSIS_Device + * @{ + */ + +/** @addtogroup stm32l476xx + * @{ + */ + +#ifndef __STM32L476xx_H +#define __STM32L476xx_H + +#ifdef __cplusplus + extern "C" { +#endif /* __cplusplus */ + +/** @addtogroup Configuration_section_for_CMSIS + * @{ + */ + +/** + * @brief Configuration of the Cortex-M4 Processor and Core Peripherals + */ +#define __CM4_REV 0x0001 /*!< Cortex-M4 revision r0p1 */ +#define __MPU_PRESENT 1 /*!< STM32L4XX provides an MPU */ +#define __NVIC_PRIO_BITS 4 /*!< STM32L4XX uses 4 Bits for the Priority Levels */ +#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */ +#define __FPU_PRESENT 1 /*!< FPU present */ + +/** + * @} + */ + +/** @addtogroup Peripheral_interrupt_number_definition + * @{ + */ + +/** + * @brief STM32L4XX Interrupt Number Definition, according to the selected device + * in @ref Library_configuration_section + */ +typedef enum +{ +/****** Cortex-M4 Processor Exceptions Numbers ****************************************************************/ + NonMaskableInt_IRQn = -14, /*!< 2 Cortex-M4 Non Maskable Interrupt */ + HardFault_IRQn = -13, /*!< 3 Cortex-M4 Hard Fault Interrupt */ + MemoryManagement_IRQn = -12, /*!< 4 Cortex-M4 Memory Management Interrupt */ + BusFault_IRQn = -11, /*!< 5 Cortex-M4 Bus Fault Interrupt */ + UsageFault_IRQn = -10, /*!< 6 Cortex-M4 Usage Fault Interrupt */ + SVCall_IRQn = -5, /*!< 11 Cortex-M4 SV Call Interrupt */ + DebugMonitor_IRQn = -4, /*!< 12 Cortex-M4 Debug Monitor Interrupt */ + PendSV_IRQn = -2, /*!< 14 Cortex-M4 Pend SV Interrupt */ + SysTick_IRQn = -1, /*!< 15 Cortex-M4 System Tick Interrupt */ +/****** STM32 specific Interrupt Numbers **********************************************************************/ + WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */ + PVD_PVM_IRQn = 1, /*!< PVD/PVM1/PVM2/PVM3/PVM4 through EXTI Line detection Interrupts */ + TAMP_STAMP_IRQn = 2, /*!< Tamper and TimeStamp interrupts through the EXTI line */ + RTC_WKUP_IRQn = 3, /*!< RTC Wakeup interrupt through the EXTI line */ + FLASH_IRQn = 4, /*!< FLASH global Interrupt */ + RCC_IRQn = 5, /*!< RCC global Interrupt */ + EXTI0_IRQn = 6, /*!< EXTI Line0 Interrupt */ + EXTI1_IRQn = 7, /*!< EXTI Line1 Interrupt */ + EXTI2_IRQn = 8, /*!< EXTI Line2 Interrupt */ + EXTI3_IRQn = 9, /*!< EXTI Line3 Interrupt */ + EXTI4_IRQn = 10, /*!< EXTI Line4 Interrupt */ + DMA1_Channel1_IRQn = 11, /*!< DMA1 Channel 1 global Interrupt */ + DMA1_Channel2_IRQn = 12, /*!< DMA1 Channel 2 global Interrupt */ + DMA1_Channel3_IRQn = 13, /*!< DMA1 Channel 3 global Interrupt */ + DMA1_Channel4_IRQn = 14, /*!< DMA1 Channel 4 global Interrupt */ + DMA1_Channel5_IRQn = 15, /*!< DMA1 Channel 5 global Interrupt */ + DMA1_Channel6_IRQn = 16, /*!< DMA1 Channel 6 global Interrupt */ + DMA1_Channel7_IRQn = 17, /*!< DMA1 Channel 7 global Interrupt */ + ADC1_2_IRQn = 18, /*!< ADC1, ADC2 SAR global Interrupts */ + CAN1_TX_IRQn = 19, /*!< CAN1 TX Interrupt */ + CAN1_RX0_IRQn = 20, /*!< CAN1 RX0 Interrupt */ + CAN1_RX1_IRQn = 21, /*!< CAN1 RX1 Interrupt */ + CAN1_SCE_IRQn = 22, /*!< CAN1 SCE Interrupt */ + EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */ + TIM1_BRK_TIM15_IRQn = 24, /*!< TIM1 Break interrupt and TIM15 global interrupt */ + TIM1_UP_TIM16_IRQn = 25, /*!< TIM1 Update Interrupt and TIM16 global interrupt */ + TIM1_TRG_COM_TIM17_IRQn = 26, /*!< TIM1 Trigger and Commutation Interrupt and TIM17 global interrupt */ + TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */ + TIM2_IRQn = 28, /*!< TIM2 global Interrupt */ + TIM3_IRQn = 29, /*!< TIM3 global Interrupt */ + TIM4_IRQn = 30, /*!< TIM4 global Interrupt */ + I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */ + I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */ + I2C2_EV_IRQn = 33, /*!< I2C2 Event Interrupt */ + I2C2_ER_IRQn = 34, /*!< I2C2 Error Interrupt */ + SPI1_IRQn = 35, /*!< SPI1 global Interrupt */ + SPI2_IRQn = 36, /*!< SPI2 global Interrupt */ + USART1_IRQn = 37, /*!< USART1 global Interrupt */ + USART2_IRQn = 38, /*!< USART2 global Interrupt */ + USART3_IRQn = 39, /*!< USART3 global Interrupt */ + EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */ + RTC_Alarm_IRQn = 41, /*!< RTC Alarm (A and B) through EXTI Line Interrupt */ + DFSDM1_FLT3_IRQn = 42, /*!< DFSDM1 Filter 3 global Interrupt */ + TIM8_BRK_IRQn = 43, /*!< TIM8 Break Interrupt */ + TIM8_UP_IRQn = 44, /*!< TIM8 Update Interrupt */ + TIM8_TRG_COM_IRQn = 45, /*!< TIM8 Trigger and Commutation Interrupt */ + TIM8_CC_IRQn = 46, /*!< TIM8 Capture Compare Interrupt */ + ADC3_IRQn = 47, /*!< ADC3 global Interrupt */ + FMC_IRQn = 48, /*!< FMC global Interrupt */ + SDMMC1_IRQn = 49, /*!< SDMMC1 global Interrupt */ + TIM5_IRQn = 50, /*!< TIM5 global Interrupt */ + SPI3_IRQn = 51, /*!< SPI3 global Interrupt */ + UART4_IRQn = 52, /*!< UART4 global Interrupt */ + UART5_IRQn = 53, /*!< UART5 global Interrupt */ + TIM6_DAC_IRQn = 54, /*!< TIM6 global and DAC1&2 underrun error interrupts */ + TIM7_IRQn = 55, /*!< TIM7 global interrupt */ + DMA2_Channel1_IRQn = 56, /*!< DMA2 Channel 1 global Interrupt */ + DMA2_Channel2_IRQn = 57, /*!< DMA2 Channel 2 global Interrupt */ + DMA2_Channel3_IRQn = 58, /*!< DMA2 Channel 3 global Interrupt */ + DMA2_Channel4_IRQn = 59, /*!< DMA2 Channel 4 global Interrupt */ + DMA2_Channel5_IRQn = 60, /*!< DMA2 Channel 5 global Interrupt */ + DFSDM1_FLT0_IRQn = 61, /*!< DFSDM1 Filter 0 global Interrupt */ + DFSDM1_FLT1_IRQn = 62, /*!< DFSDM1 Filter 1 global Interrupt */ + DFSDM1_FLT2_IRQn = 63, /*!< DFSDM1 Filter 2 global Interrupt */ + COMP_IRQn = 64, /*!< COMP1 and COMP2 Interrupts */ + LPTIM1_IRQn = 65, /*!< LP TIM1 interrupt */ + LPTIM2_IRQn = 66, /*!< LP TIM2 interrupt */ + OTG_FS_IRQn = 67, /*!< USB OTG FS global Interrupt */ + DMA2_Channel6_IRQn = 68, /*!< DMA2 Channel 6 global interrupt */ + DMA2_Channel7_IRQn = 69, /*!< DMA2 Channel 7 global interrupt */ + LPUART1_IRQn = 70, /*!< LP UART1 interrupt */ + QUADSPI_IRQn = 71, /*!< Quad SPI global interrupt */ + I2C3_EV_IRQn = 72, /*!< I2C3 event interrupt */ + I2C3_ER_IRQn = 73, /*!< I2C3 error interrupt */ + SAI1_IRQn = 74, /*!< Serial Audio Interface 1 global interrupt */ + SAI2_IRQn = 75, /*!< Serial Audio Interface 2 global interrupt */ + SWPMI1_IRQn = 76, /*!< Serial Wire Interface 1 global interrupt */ + TSC_IRQn = 77, /*!< Touch Sense Controller global interrupt */ + LCD_IRQn = 78, /*!< LCD global interrupt */ + RNG_IRQn = 80, /*!< RNG global interrupt */ + FPU_IRQn = 81 /*!< FPU global interrupt */ +} IRQn_Type; + +/** + * @} + */ + +#include "core_cm4.h" /* Cortex-M4 processor and core peripherals */ +#include "system_stm32l4xx.h" +#include + +/** @addtogroup Peripheral_registers_structures + * @{ + */ + +/** + * @brief Analog to Digital Converter + */ + +typedef struct +{ + __IO uint32_t ISR; /*!< ADC interrupt and status register, Address offset: 0x00 */ + __IO uint32_t IER; /*!< ADC interrupt enable register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< ADC control register, Address offset: 0x08 */ + __IO uint32_t CFGR; /*!< ADC configuration register 1, Address offset: 0x0C */ + __IO uint32_t CFGR2; /*!< ADC configuration register 2, Address offset: 0x10 */ + __IO uint32_t SMPR1; /*!< ADC sampling time register 1, Address offset: 0x14 */ + __IO uint32_t SMPR2; /*!< ADC sampling time register 2, Address offset: 0x18 */ + uint32_t RESERVED1; /*!< Reserved, 0x1C */ + __IO uint32_t TR1; /*!< ADC analog watchdog 1 threshold register, Address offset: 0x20 */ + __IO uint32_t TR2; /*!< ADC analog watchdog 2 threshold register, Address offset: 0x24 */ + __IO uint32_t TR3; /*!< ADC analog watchdog 3 threshold register, Address offset: 0x28 */ + uint32_t RESERVED2; /*!< Reserved, 0x2C */ + __IO uint32_t SQR1; /*!< ADC group regular sequencer register 1, Address offset: 0x30 */ + __IO uint32_t SQR2; /*!< ADC group regular sequencer register 2, Address offset: 0x34 */ + __IO uint32_t SQR3; /*!< ADC group regular sequencer register 3, Address offset: 0x38 */ + __IO uint32_t SQR4; /*!< ADC group regular sequencer register 4, Address offset: 0x3C */ + __IO uint32_t DR; /*!< ADC group regular data register, Address offset: 0x40 */ + uint32_t RESERVED3; /*!< Reserved, 0x44 */ + uint32_t RESERVED4; /*!< Reserved, 0x48 */ + __IO uint32_t JSQR; /*!< ADC group injected sequencer register, Address offset: 0x4C */ + uint32_t RESERVED5[4]; /*!< Reserved, 0x50 - 0x5C */ + __IO uint32_t OFR1; /*!< ADC offset register 1, Address offset: 0x60 */ + __IO uint32_t OFR2; /*!< ADC offset register 2, Address offset: 0x64 */ + __IO uint32_t OFR3; /*!< ADC offset register 3, Address offset: 0x68 */ + __IO uint32_t OFR4; /*!< ADC offset register 4, Address offset: 0x6C */ + uint32_t RESERVED6[4]; /*!< Reserved, 0x70 - 0x7C */ + __IO uint32_t JDR1; /*!< ADC group injected rank 1 data register, Address offset: 0x80 */ + __IO uint32_t JDR2; /*!< ADC group injected rank 2 data register, Address offset: 0x84 */ + __IO uint32_t JDR3; /*!< ADC group injected rank 3 data register, Address offset: 0x88 */ + __IO uint32_t JDR4; /*!< ADC group injected rank 4 data register, Address offset: 0x8C */ + uint32_t RESERVED7[4]; /*!< Reserved, 0x090 - 0x09C */ + __IO uint32_t AWD2CR; /*!< ADC analog watchdog 1 configuration register, Address offset: 0xA0 */ + __IO uint32_t AWD3CR; /*!< ADC analog watchdog 3 Configuration Register, Address offset: 0xA4 */ + uint32_t RESERVED8; /*!< Reserved, 0x0A8 */ + uint32_t RESERVED9; /*!< Reserved, 0x0AC */ + __IO uint32_t DIFSEL; /*!< ADC differential mode selection register, Address offset: 0xB0 */ + __IO uint32_t CALFACT; /*!< ADC calibration factors, Address offset: 0xB4 */ + +} ADC_TypeDef; + +typedef struct +{ + __IO uint32_t CSR; /*!< ADC common status register, Address offset: ADC1 base address + 0x300 */ + uint32_t RESERVED; /*!< Reserved, Address offset: ADC1 base address + 0x304 */ + __IO uint32_t CCR; /*!< ADC common configuration register, Address offset: ADC1 base address + 0x308 */ + __IO uint32_t CDR; /*!< ADC common group regular data register Address offset: ADC1 base address + 0x30C */ +} ADC_Common_TypeDef; + + +/** + * @brief Controller Area Network TxMailBox + */ + +typedef struct +{ + __IO uint32_t TIR; /*!< CAN TX mailbox identifier register */ + __IO uint32_t TDTR; /*!< CAN mailbox data length control and time stamp register */ + __IO uint32_t TDLR; /*!< CAN mailbox data low register */ + __IO uint32_t TDHR; /*!< CAN mailbox data high register */ +} CAN_TxMailBox_TypeDef; + +/** + * @brief Controller Area Network FIFOMailBox + */ + +typedef struct +{ + __IO uint32_t RIR; /*!< CAN receive FIFO mailbox identifier register */ + __IO uint32_t RDTR; /*!< CAN receive FIFO mailbox data length control and time stamp register */ + __IO uint32_t RDLR; /*!< CAN receive FIFO mailbox data low register */ + __IO uint32_t RDHR; /*!< CAN receive FIFO mailbox data high register */ +} CAN_FIFOMailBox_TypeDef; + +/** + * @brief Controller Area Network FilterRegister + */ + +typedef struct +{ + __IO uint32_t FR1; /*!< CAN Filter bank register 1 */ + __IO uint32_t FR2; /*!< CAN Filter bank register 1 */ +} CAN_FilterRegister_TypeDef; + +/** + * @brief Controller Area Network + */ + +typedef struct +{ + __IO uint32_t MCR; /*!< CAN master control register, Address offset: 0x00 */ + __IO uint32_t MSR; /*!< CAN master status register, Address offset: 0x04 */ + __IO uint32_t TSR; /*!< CAN transmit status register, Address offset: 0x08 */ + __IO uint32_t RF0R; /*!< CAN receive FIFO 0 register, Address offset: 0x0C */ + __IO uint32_t RF1R; /*!< CAN receive FIFO 1 register, Address offset: 0x10 */ + __IO uint32_t IER; /*!< CAN interrupt enable register, Address offset: 0x14 */ + __IO uint32_t ESR; /*!< CAN error status register, Address offset: 0x18 */ + __IO uint32_t BTR; /*!< CAN bit timing register, Address offset: 0x1C */ + uint32_t RESERVED0[88]; /*!< Reserved, 0x020 - 0x17F */ + CAN_TxMailBox_TypeDef sTxMailBox[3]; /*!< CAN Tx MailBox, Address offset: 0x180 - 0x1AC */ + CAN_FIFOMailBox_TypeDef sFIFOMailBox[2]; /*!< CAN FIFO MailBox, Address offset: 0x1B0 - 0x1CC */ + uint32_t RESERVED1[12]; /*!< Reserved, 0x1D0 - 0x1FF */ + __IO uint32_t FMR; /*!< CAN filter master register, Address offset: 0x200 */ + __IO uint32_t FM1R; /*!< CAN filter mode register, Address offset: 0x204 */ + uint32_t RESERVED2; /*!< Reserved, 0x208 */ + __IO uint32_t FS1R; /*!< CAN filter scale register, Address offset: 0x20C */ + uint32_t RESERVED3; /*!< Reserved, 0x210 */ + __IO uint32_t FFA1R; /*!< CAN filter FIFO assignment register, Address offset: 0x214 */ + uint32_t RESERVED4; /*!< Reserved, 0x218 */ + __IO uint32_t FA1R; /*!< CAN filter activation register, Address offset: 0x21C */ + uint32_t RESERVED5[8]; /*!< Reserved, 0x220-0x23F */ + CAN_FilterRegister_TypeDef sFilterRegister[28]; /*!< CAN Filter Register, Address offset: 0x240-0x31C */ +} CAN_TypeDef; + + +/** + * @brief Comparator + */ + +typedef struct +{ + __IO uint32_t CSR; /*!< COMP control and status register, Address offset: 0x00 */ +} COMP_TypeDef; + +typedef struct +{ + __IO uint32_t CSR; /*!< COMP control and status register, used for bits common to several COMP instances, Address offset: 0x00 */ +} COMP_Common_TypeDef; + +/** + * @brief CRC calculation unit + */ + +typedef struct +{ + __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */ + __IO uint8_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */ + uint8_t RESERVED0; /*!< Reserved, 0x05 */ + uint16_t RESERVED1; /*!< Reserved, 0x06 */ + __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */ + uint32_t RESERVED2; /*!< Reserved, 0x0C */ + __IO uint32_t INIT; /*!< Initial CRC value register, Address offset: 0x10 */ + __IO uint32_t POL; /*!< CRC polynomial register, Address offset: 0x14 */ +} CRC_TypeDef; + +/** + * @brief Digital to Analog Converter + */ + +typedef struct +{ + __IO uint32_t CR; /*!< DAC control register, Address offset: 0x00 */ + __IO uint32_t SWTRIGR; /*!< DAC software trigger register, Address offset: 0x04 */ + __IO uint32_t DHR12R1; /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */ + __IO uint32_t DHR12L1; /*!< DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C */ + __IO uint32_t DHR8R1; /*!< DAC channel1 8-bit right aligned data holding register, Address offset: 0x10 */ + __IO uint32_t DHR12R2; /*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 */ + __IO uint32_t DHR12L2; /*!< DAC channel2 12-bit left aligned data holding register, Address offset: 0x18 */ + __IO uint32_t DHR8R2; /*!< DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C */ + __IO uint32_t DHR12RD; /*!< Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20 */ + __IO uint32_t DHR12LD; /*!< DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24 */ + __IO uint32_t DHR8RD; /*!< DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28 */ + __IO uint32_t DOR1; /*!< DAC channel1 data output register, Address offset: 0x2C */ + __IO uint32_t DOR2; /*!< DAC channel2 data output register, Address offset: 0x30 */ + __IO uint32_t SR; /*!< DAC status register, Address offset: 0x34 */ + __IO uint32_t CCR; /*!< DAC calibration control register, Address offset: 0x38 */ + __IO uint32_t MCR; /*!< DAC mode control register, Address offset: 0x3C */ + __IO uint32_t SHSR1; /*!< DAC Sample and Hold sample time register 1, Address offset: 0x40 */ + __IO uint32_t SHSR2; /*!< DAC Sample and Hold sample time register 2, Address offset: 0x44 */ + __IO uint32_t SHHR; /*!< DAC Sample and Hold hold time register, Address offset: 0x48 */ + __IO uint32_t SHRR; /*!< DAC Sample and Hold refresh time register, Address offset: 0x4C */ +} DAC_TypeDef; + +/** + * @brief DFSDM module registers + */ +typedef struct +{ + __IO uint32_t FLTCR1; /*!< DFSDM control register1, Address offset: 0x100 */ + __IO uint32_t FLTCR2; /*!< DFSDM control register2, Address offset: 0x104 */ + __IO uint32_t FLTISR; /*!< DFSDM interrupt and status register, Address offset: 0x108 */ + __IO uint32_t FLTICR; /*!< DFSDM interrupt flag clear register, Address offset: 0x10C */ + __IO uint32_t FLTJCHGR; /*!< DFSDM injected channel group selection register, Address offset: 0x110 */ + __IO uint32_t FLTFCR; /*!< DFSDM filter control register, Address offset: 0x114 */ + __IO uint32_t FLTJDATAR; /*!< DFSDM data register for injected group, Address offset: 0x118 */ + __IO uint32_t FLTRDATAR; /*!< DFSDM data register for regular group, Address offset: 0x11C */ + __IO uint32_t FLTAWHTR; /*!< DFSDM analog watchdog high threshold register, Address offset: 0x120 */ + __IO uint32_t FLTAWLTR; /*!< DFSDM analog watchdog low threshold register, Address offset: 0x124 */ + __IO uint32_t FLTAWSR; /*!< DFSDM analog watchdog status register Address offset: 0x128 */ + __IO uint32_t FLTAWCFR; /*!< DFSDM analog watchdog clear flag register Address offset: 0x12C */ + __IO uint32_t FLTEXMAX; /*!< DFSDM extreme detector maximum register, Address offset: 0x130 */ + __IO uint32_t FLTEXMIN; /*!< DFSDM extreme detector minimum register Address offset: 0x134 */ + __IO uint32_t FLTCNVTIMR; /*!< DFSDM conversion timer, Address offset: 0x138 */ +} DFSDM_Filter_TypeDef; + +/** + * @brief DFSDM channel configuration registers + */ +typedef struct +{ + __IO uint32_t CHCFGR1; /*!< DFSDM channel configuration register1, Address offset: 0x00 */ + __IO uint32_t CHCFGR2; /*!< DFSDM channel configuration register2, Address offset: 0x04 */ + __IO uint32_t CHAWSCDR; /*!< DFSDM channel analog watchdog and + short circuit detector register, Address offset: 0x08 */ + __IO uint32_t CHWDATAR; /*!< DFSDM channel watchdog filter data register, Address offset: 0x0C */ + __IO uint32_t CHDATINR; /*!< DFSDM channel data input register, Address offset: 0x10 */ +} DFSDM_Channel_TypeDef; + +/** + * @brief Debug MCU + */ + +typedef struct +{ + __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */ + __IO uint32_t CR; /*!< Debug MCU configuration register, Address offset: 0x04 */ + __IO uint32_t APB1FZR1; /*!< Debug MCU APB1 freeze register 1, Address offset: 0x08 */ + __IO uint32_t APB1FZR2; /*!< Debug MCU APB1 freeze register 2, Address offset: 0x0C */ + __IO uint32_t APB2FZ; /*!< Debug MCU APB2 freeze register, Address offset: 0x10 */ +} DBGMCU_TypeDef; + + +/** + * @brief DMA Controller + */ + +typedef struct +{ + __IO uint32_t CCR; /*!< DMA channel x configuration register */ + __IO uint32_t CNDTR; /*!< DMA channel x number of data register */ + __IO uint32_t CPAR; /*!< DMA channel x peripheral address register */ + __IO uint32_t CMAR; /*!< DMA channel x memory address register */ +} DMA_Channel_TypeDef; + +typedef struct +{ + __IO uint32_t ISR; /*!< DMA interrupt status register, Address offset: 0x00 */ + __IO uint32_t IFCR; /*!< DMA interrupt flag clear register, Address offset: 0x04 */ +} DMA_TypeDef; + +typedef struct +{ + __IO uint32_t CSELR; /*!< DMA channel selection register */ +} DMA_Request_TypeDef; + +/* Legacy define */ +#define DMA_request_TypeDef DMA_Request_TypeDef + + +/** + * @brief External Interrupt/Event Controller + */ + +typedef struct +{ + __IO uint32_t IMR1; /*!< EXTI Interrupt mask register 1, Address offset: 0x00 */ + __IO uint32_t EMR1; /*!< EXTI Event mask register 1, Address offset: 0x04 */ + __IO uint32_t RTSR1; /*!< EXTI Rising trigger selection register 1, Address offset: 0x08 */ + __IO uint32_t FTSR1; /*!< EXTI Falling trigger selection register 1, Address offset: 0x0C */ + __IO uint32_t SWIER1; /*!< EXTI Software interrupt event register 1, Address offset: 0x10 */ + __IO uint32_t PR1; /*!< EXTI Pending register 1, Address offset: 0x14 */ + uint32_t RESERVED1; /*!< Reserved, 0x18 */ + uint32_t RESERVED2; /*!< Reserved, 0x1C */ + __IO uint32_t IMR2; /*!< EXTI Interrupt mask register 2, Address offset: 0x20 */ + __IO uint32_t EMR2; /*!< EXTI Event mask register 2, Address offset: 0x24 */ + __IO uint32_t RTSR2; /*!< EXTI Rising trigger selection register 2, Address offset: 0x28 */ + __IO uint32_t FTSR2; /*!< EXTI Falling trigger selection register 2, Address offset: 0x2C */ + __IO uint32_t SWIER2; /*!< EXTI Software interrupt event register 2, Address offset: 0x30 */ + __IO uint32_t PR2; /*!< EXTI Pending register 2, Address offset: 0x34 */ +} EXTI_TypeDef; + + +/** + * @brief Firewall + */ + +typedef struct +{ + __IO uint32_t CSSA; /*!< Code Segment Start Address register, Address offset: 0x00 */ + __IO uint32_t CSL; /*!< Code Segment Length register, Address offset: 0x04 */ + __IO uint32_t NVDSSA; /*!< NON volatile data Segment Start Address register, Address offset: 0x08 */ + __IO uint32_t NVDSL; /*!< NON volatile data Segment Length register, Address offset: 0x0C */ + __IO uint32_t VDSSA ; /*!< Volatile data Segment Start Address register, Address offset: 0x10 */ + __IO uint32_t VDSL ; /*!< Volatile data Segment Length register, Address offset: 0x14 */ + uint32_t RESERVED1; /*!< Reserved1, Address offset: 0x18 */ + uint32_t RESERVED2; /*!< Reserved2, Address offset: 0x1C */ + __IO uint32_t CR ; /*!< Configuration register, Address offset: 0x20 */ +} FIREWALL_TypeDef; + + +/** + * @brief FLASH Registers + */ + +typedef struct +{ + __IO uint32_t ACR; /*!< FLASH access control register, Address offset: 0x00 */ + __IO uint32_t PDKEYR; /*!< FLASH power down key register, Address offset: 0x04 */ + __IO uint32_t KEYR; /*!< FLASH key register, Address offset: 0x08 */ + __IO uint32_t OPTKEYR; /*!< FLASH option key register, Address offset: 0x0C */ + __IO uint32_t SR; /*!< FLASH status register, Address offset: 0x10 */ + __IO uint32_t CR; /*!< FLASH control register, Address offset: 0x14 */ + __IO uint32_t ECCR; /*!< FLASH ECC register, Address offset: 0x18 */ + __IO uint32_t RESERVED1; /*!< Reserved1, Address offset: 0x1C */ + __IO uint32_t OPTR; /*!< FLASH option register, Address offset: 0x20 */ + __IO uint32_t PCROP1SR; /*!< FLASH bank1 PCROP start address register, Address offset: 0x24 */ + __IO uint32_t PCROP1ER; /*!< FLASH bank1 PCROP end address register, Address offset: 0x28 */ + __IO uint32_t WRP1AR; /*!< FLASH bank1 WRP area A address register, Address offset: 0x2C */ + __IO uint32_t WRP1BR; /*!< FLASH bank1 WRP area B address register, Address offset: 0x30 */ + uint32_t RESERVED2[4]; /*!< Reserved2, Address offset: 0x34-0x40 */ + __IO uint32_t PCROP2SR; /*!< FLASH bank2 PCROP start address register, Address offset: 0x44 */ + __IO uint32_t PCROP2ER; /*!< FLASH bank2 PCROP end address register, Address offset: 0x48 */ + __IO uint32_t WRP2AR; /*!< FLASH bank2 WRP area A address register, Address offset: 0x4C */ + __IO uint32_t WRP2BR; /*!< FLASH bank2 WRP area B address register, Address offset: 0x50 */ +} FLASH_TypeDef; + + +/** + * @brief Flexible Memory Controller + */ + +typedef struct +{ + __IO uint32_t BTCR[8]; /*!< NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR), Address offset: 0x00-1C */ +} FMC_Bank1_TypeDef; + +/** + * @brief Flexible Memory Controller Bank1E + */ + +typedef struct +{ + __IO uint32_t BWTR[7]; /*!< NOR/PSRAM write timing registers, Address offset: 0x104-0x11C */ +} FMC_Bank1E_TypeDef; + +/** + * @brief Flexible Memory Controller Bank3 + */ + +typedef struct +{ + __IO uint32_t PCR; /*!< NAND Flash control register, Address offset: 0x80 */ + __IO uint32_t SR; /*!< NAND Flash FIFO status and interrupt register, Address offset: 0x84 */ + __IO uint32_t PMEM; /*!< NAND Flash Common memory space timing register, Address offset: 0x88 */ + __IO uint32_t PATT; /*!< NAND Flash Attribute memory space timing register, Address offset: 0x8C */ + uint32_t RESERVED0; /*!< Reserved, 0x90 */ + __IO uint32_t ECCR; /*!< NAND Flash ECC result registers, Address offset: 0x94 */ +} FMC_Bank3_TypeDef; + +/** + * @brief General Purpose I/O + */ + +typedef struct +{ + __IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */ + __IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */ + __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */ + __IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */ + __IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */ + __IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */ + __IO uint32_t BSRR; /*!< GPIO port bit set/reset register, Address offset: 0x18 */ + __IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */ + __IO uint32_t AFR[2]; /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */ + __IO uint32_t BRR; /*!< GPIO Bit Reset register, Address offset: 0x28 */ + __IO uint32_t ASCR; /*!< GPIO analog switch control register, Address offset: 0x2C */ + +} GPIO_TypeDef; + + +/** + * @brief Inter-integrated Circuit Interface + */ + +typedef struct +{ + __IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */ + __IO uint32_t OAR1; /*!< I2C Own address 1 register, Address offset: 0x08 */ + __IO uint32_t OAR2; /*!< I2C Own address 2 register, Address offset: 0x0C */ + __IO uint32_t TIMINGR; /*!< I2C Timing register, Address offset: 0x10 */ + __IO uint32_t TIMEOUTR; /*!< I2C Timeout register, Address offset: 0x14 */ + __IO uint32_t ISR; /*!< I2C Interrupt and status register, Address offset: 0x18 */ + __IO uint32_t ICR; /*!< I2C Interrupt clear register, Address offset: 0x1C */ + __IO uint32_t PECR; /*!< I2C PEC register, Address offset: 0x20 */ + __IO uint32_t RXDR; /*!< I2C Receive data register, Address offset: 0x24 */ + __IO uint32_t TXDR; /*!< I2C Transmit data register, Address offset: 0x28 */ +} I2C_TypeDef; + +/** + * @brief Independent WATCHDOG + */ + +typedef struct +{ + __IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */ + __IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */ + __IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */ + __IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */ + __IO uint32_t WINR; /*!< IWDG Window register, Address offset: 0x10 */ +} IWDG_TypeDef; + +/** + * @brief LCD + */ + +typedef struct +{ + __IO uint32_t CR; /*!< LCD control register, Address offset: 0x00 */ + __IO uint32_t FCR; /*!< LCD frame control register, Address offset: 0x04 */ + __IO uint32_t SR; /*!< LCD status register, Address offset: 0x08 */ + __IO uint32_t CLR; /*!< LCD clear register, Address offset: 0x0C */ + uint32_t RESERVED; /*!< Reserved, Address offset: 0x10 */ + __IO uint32_t RAM[16]; /*!< LCD display memory, Address offset: 0x14-0x50 */ +} LCD_TypeDef; + +/** + * @brief LPTIMER + */ +typedef struct +{ + __IO uint32_t ISR; /*!< LPTIM Interrupt and Status register, Address offset: 0x00 */ + __IO uint32_t ICR; /*!< LPTIM Interrupt Clear register, Address offset: 0x04 */ + __IO uint32_t IER; /*!< LPTIM Interrupt Enable register, Address offset: 0x08 */ + __IO uint32_t CFGR; /*!< LPTIM Configuration register, Address offset: 0x0C */ + __IO uint32_t CR; /*!< LPTIM Control register, Address offset: 0x10 */ + __IO uint32_t CMP; /*!< LPTIM Compare register, Address offset: 0x14 */ + __IO uint32_t ARR; /*!< LPTIM Autoreload register, Address offset: 0x18 */ + __IO uint32_t CNT; /*!< LPTIM Counter register, Address offset: 0x1C */ + __IO uint32_t OR; /*!< LPTIM Option register, Address offset: 0x20 */ +} LPTIM_TypeDef; + +/** + * @brief Operational Amplifier (OPAMP) + */ + +typedef struct +{ + __IO uint32_t CSR; /*!< OPAMP control/status register, Address offset: 0x00 */ + __IO uint32_t OTR; /*!< OPAMP offset trimming register for normal mode, Address offset: 0x04 */ + __IO uint32_t LPOTR; /*!< OPAMP offset trimming register for low power mode, Address offset: 0x08 */ +} OPAMP_TypeDef; + +typedef struct +{ + __IO uint32_t CSR; /*!< OPAMP control/status register, used for bits common to several OPAMP instances, Address offset: 0x00 */ +} OPAMP_Common_TypeDef; + +/** + * @brief Power Control + */ + +typedef struct +{ + __IO uint32_t CR1; /*!< PWR power control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< PWR power control register 2, Address offset: 0x04 */ + __IO uint32_t CR3; /*!< PWR power control register 3, Address offset: 0x08 */ + __IO uint32_t CR4; /*!< PWR power control register 4, Address offset: 0x0C */ + __IO uint32_t SR1; /*!< PWR power status register 1, Address offset: 0x10 */ + __IO uint32_t SR2; /*!< PWR power status register 2, Address offset: 0x14 */ + __IO uint32_t SCR; /*!< PWR power status reset register, Address offset: 0x18 */ + uint32_t RESERVED; /*!< Reserved, Address offset: 0x1C */ + __IO uint32_t PUCRA; /*!< Pull_up control register of portA, Address offset: 0x20 */ + __IO uint32_t PDCRA; /*!< Pull_Down control register of portA, Address offset: 0x24 */ + __IO uint32_t PUCRB; /*!< Pull_up control register of portB, Address offset: 0x28 */ + __IO uint32_t PDCRB; /*!< Pull_Down control register of portB, Address offset: 0x2C */ + __IO uint32_t PUCRC; /*!< Pull_up control register of portC, Address offset: 0x30 */ + __IO uint32_t PDCRC; /*!< Pull_Down control register of portC, Address offset: 0x34 */ + __IO uint32_t PUCRD; /*!< Pull_up control register of portD, Address offset: 0x38 */ + __IO uint32_t PDCRD; /*!< Pull_Down control register of portD, Address offset: 0x3C */ + __IO uint32_t PUCRE; /*!< Pull_up control register of portE, Address offset: 0x40 */ + __IO uint32_t PDCRE; /*!< Pull_Down control register of portE, Address offset: 0x44 */ + __IO uint32_t PUCRF; /*!< Pull_up control register of portF, Address offset: 0x48 */ + __IO uint32_t PDCRF; /*!< Pull_Down control register of portF, Address offset: 0x4C */ + __IO uint32_t PUCRG; /*!< Pull_up control register of portG, Address offset: 0x50 */ + __IO uint32_t PDCRG; /*!< Pull_Down control register of portG, Address offset: 0x54 */ + __IO uint32_t PUCRH; /*!< Pull_up control register of portH, Address offset: 0x58 */ + __IO uint32_t PDCRH; /*!< Pull_Down control register of portH, Address offset: 0x5C */ +} PWR_TypeDef; + + +/** + * @brief QUAD Serial Peripheral Interface + */ + +typedef struct +{ + __IO uint32_t CR; /*!< QUADSPI Control register, Address offset: 0x00 */ + __IO uint32_t DCR; /*!< QUADSPI Device Configuration register, Address offset: 0x04 */ + __IO uint32_t SR; /*!< QUADSPI Status register, Address offset: 0x08 */ + __IO uint32_t FCR; /*!< QUADSPI Flag Clear register, Address offset: 0x0C */ + __IO uint32_t DLR; /*!< QUADSPI Data Length register, Address offset: 0x10 */ + __IO uint32_t CCR; /*!< QUADSPI Communication Configuration register, Address offset: 0x14 */ + __IO uint32_t AR; /*!< QUADSPI Address register, Address offset: 0x18 */ + __IO uint32_t ABR; /*!< QUADSPI Alternate Bytes register, Address offset: 0x1C */ + __IO uint32_t DR; /*!< QUADSPI Data register, Address offset: 0x20 */ + __IO uint32_t PSMKR; /*!< QUADSPI Polling Status Mask register, Address offset: 0x24 */ + __IO uint32_t PSMAR; /*!< QUADSPI Polling Status Match register, Address offset: 0x28 */ + __IO uint32_t PIR; /*!< QUADSPI Polling Interval register, Address offset: 0x2C */ + __IO uint32_t LPTR; /*!< QUADSPI Low Power Timeout register, Address offset: 0x30 */ +} QUADSPI_TypeDef; + + +/** + * @brief Reset and Clock Control + */ + +typedef struct +{ + __IO uint32_t CR; /*!< RCC clock control register, Address offset: 0x00 */ + __IO uint32_t ICSCR; /*!< RCC internal clock sources calibration register, Address offset: 0x04 */ + __IO uint32_t CFGR; /*!< RCC clock configuration register, Address offset: 0x08 */ + __IO uint32_t PLLCFGR; /*!< RCC system PLL configuration register, Address offset: 0x0C */ + __IO uint32_t PLLSAI1CFGR; /*!< RCC PLL SAI1 configuration register, Address offset: 0x10 */ + __IO uint32_t PLLSAI2CFGR; /*!< RCC PLL SAI2 configuration register, Address offset: 0x14 */ + __IO uint32_t CIER; /*!< RCC clock interrupt enable register, Address offset: 0x18 */ + __IO uint32_t CIFR; /*!< RCC clock interrupt flag register, Address offset: 0x1C */ + __IO uint32_t CICR; /*!< RCC clock interrupt clear register, Address offset: 0x20 */ + uint32_t RESERVED0; /*!< Reserved, Address offset: 0x24 */ + __IO uint32_t AHB1RSTR; /*!< RCC AHB1 peripheral reset register, Address offset: 0x28 */ + __IO uint32_t AHB2RSTR; /*!< RCC AHB2 peripheral reset register, Address offset: 0x2C */ + __IO uint32_t AHB3RSTR; /*!< RCC AHB3 peripheral reset register, Address offset: 0x30 */ + uint32_t RESERVED1; /*!< Reserved, Address offset: 0x34 */ + __IO uint32_t APB1RSTR1; /*!< RCC APB1 peripheral reset register 1, Address offset: 0x38 */ + __IO uint32_t APB1RSTR2; /*!< RCC APB1 peripheral reset register 2, Address offset: 0x3C */ + __IO uint32_t APB2RSTR; /*!< RCC APB2 peripheral reset register, Address offset: 0x40 */ + uint32_t RESERVED2; /*!< Reserved, Address offset: 0x44 */ + __IO uint32_t AHB1ENR; /*!< RCC AHB1 peripheral clocks enable register, Address offset: 0x48 */ + __IO uint32_t AHB2ENR; /*!< RCC AHB2 peripheral clocks enable register, Address offset: 0x4C */ + __IO uint32_t AHB3ENR; /*!< RCC AHB3 peripheral clocks enable register, Address offset: 0x50 */ + uint32_t RESERVED3; /*!< Reserved, Address offset: 0x54 */ + __IO uint32_t APB1ENR1; /*!< RCC APB1 peripheral clocks enable register 1, Address offset: 0x58 */ + __IO uint32_t APB1ENR2; /*!< RCC APB1 peripheral clocks enable register 2, Address offset: 0x5C */ + __IO uint32_t APB2ENR; /*!< RCC APB2 peripheral clocks enable register, Address offset: 0x60 */ + uint32_t RESERVED4; /*!< Reserved, Address offset: 0x64 */ + __IO uint32_t AHB1SMENR; /*!< RCC AHB1 peripheral clocks enable in sleep and stop modes register, Address offset: 0x68 */ + __IO uint32_t AHB2SMENR; /*!< RCC AHB2 peripheral clocks enable in sleep and stop modes register, Address offset: 0x6C */ + __IO uint32_t AHB3SMENR; /*!< RCC AHB3 peripheral clocks enable in sleep and stop modes register, Address offset: 0x70 */ + uint32_t RESERVED5; /*!< Reserved, Address offset: 0x74 */ + __IO uint32_t APB1SMENR1; /*!< RCC APB1 peripheral clocks enable in sleep mode and stop modes register 1, Address offset: 0x78 */ + __IO uint32_t APB1SMENR2; /*!< RCC APB1 peripheral clocks enable in sleep mode and stop modes register 2, Address offset: 0x7C */ + __IO uint32_t APB2SMENR; /*!< RCC APB2 peripheral clocks enable in sleep mode and stop modes register, Address offset: 0x80 */ + uint32_t RESERVED6; /*!< Reserved, Address offset: 0x84 */ + __IO uint32_t CCIPR; /*!< RCC peripherals independent clock configuration register, Address offset: 0x88 */ + uint32_t RESERVED7; /*!< Reserved, Address offset: 0x8C */ + __IO uint32_t BDCR; /*!< RCC backup domain control register, Address offset: 0x90 */ + __IO uint32_t CSR; /*!< RCC clock control & status register, Address offset: 0x94 */ +} RCC_TypeDef; + +/** + * @brief Real-Time Clock + */ + +typedef struct +{ + __IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */ + __IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< RTC control register, Address offset: 0x08 */ + __IO uint32_t ISR; /*!< RTC initialization and status register, Address offset: 0x0C */ + __IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */ + __IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */ + uint32_t reserved; /*!< Reserved */ + __IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x1C */ + __IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x20 */ + __IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */ + __IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x28 */ + __IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */ + __IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */ + __IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */ + __IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */ + __IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x3C */ + __IO uint32_t TAMPCR; /*!< RTC tamper configuration register, Address offset: 0x40 */ + __IO uint32_t ALRMASSR; /*!< RTC alarm A sub second register, Address offset: 0x44 */ + __IO uint32_t ALRMBSSR; /*!< RTC alarm B sub second register, Address offset: 0x48 */ + __IO uint32_t OR; /*!< RTC option register, Address offset: 0x4C */ + __IO uint32_t BKP0R; /*!< RTC backup register 0, Address offset: 0x50 */ + __IO uint32_t BKP1R; /*!< RTC backup register 1, Address offset: 0x54 */ + __IO uint32_t BKP2R; /*!< RTC backup register 2, Address offset: 0x58 */ + __IO uint32_t BKP3R; /*!< RTC backup register 3, Address offset: 0x5C */ + __IO uint32_t BKP4R; /*!< RTC backup register 4, Address offset: 0x60 */ + __IO uint32_t BKP5R; /*!< RTC backup register 5, Address offset: 0x64 */ + __IO uint32_t BKP6R; /*!< RTC backup register 6, Address offset: 0x68 */ + __IO uint32_t BKP7R; /*!< RTC backup register 7, Address offset: 0x6C */ + __IO uint32_t BKP8R; /*!< RTC backup register 8, Address offset: 0x70 */ + __IO uint32_t BKP9R; /*!< RTC backup register 9, Address offset: 0x74 */ + __IO uint32_t BKP10R; /*!< RTC backup register 10, Address offset: 0x78 */ + __IO uint32_t BKP11R; /*!< RTC backup register 11, Address offset: 0x7C */ + __IO uint32_t BKP12R; /*!< RTC backup register 12, Address offset: 0x80 */ + __IO uint32_t BKP13R; /*!< RTC backup register 13, Address offset: 0x84 */ + __IO uint32_t BKP14R; /*!< RTC backup register 14, Address offset: 0x88 */ + __IO uint32_t BKP15R; /*!< RTC backup register 15, Address offset: 0x8C */ + __IO uint32_t BKP16R; /*!< RTC backup register 16, Address offset: 0x90 */ + __IO uint32_t BKP17R; /*!< RTC backup register 17, Address offset: 0x94 */ + __IO uint32_t BKP18R; /*!< RTC backup register 18, Address offset: 0x98 */ + __IO uint32_t BKP19R; /*!< RTC backup register 19, Address offset: 0x9C */ + __IO uint32_t BKP20R; /*!< RTC backup register 20, Address offset: 0xA0 */ + __IO uint32_t BKP21R; /*!< RTC backup register 21, Address offset: 0xA4 */ + __IO uint32_t BKP22R; /*!< RTC backup register 22, Address offset: 0xA8 */ + __IO uint32_t BKP23R; /*!< RTC backup register 23, Address offset: 0xAC */ + __IO uint32_t BKP24R; /*!< RTC backup register 24, Address offset: 0xB0 */ + __IO uint32_t BKP25R; /*!< RTC backup register 25, Address offset: 0xB4 */ + __IO uint32_t BKP26R; /*!< RTC backup register 26, Address offset: 0xB8 */ + __IO uint32_t BKP27R; /*!< RTC backup register 27, Address offset: 0xBC */ + __IO uint32_t BKP28R; /*!< RTC backup register 28, Address offset: 0xC0 */ + __IO uint32_t BKP29R; /*!< RTC backup register 29, Address offset: 0xC4 */ + __IO uint32_t BKP30R; /*!< RTC backup register 30, Address offset: 0xC8 */ + __IO uint32_t BKP31R; /*!< RTC backup register 31, Address offset: 0xCC */ +} RTC_TypeDef; + +/** + * @brief Serial Audio Interface + */ + +typedef struct +{ + __IO uint32_t GCR; /*!< SAI global configuration register, Address offset: 0x00 */ +} SAI_TypeDef; + +typedef struct +{ + __IO uint32_t CR1; /*!< SAI block x configuration register 1, Address offset: 0x04 */ + __IO uint32_t CR2; /*!< SAI block x configuration register 2, Address offset: 0x08 */ + __IO uint32_t FRCR; /*!< SAI block x frame configuration register, Address offset: 0x0C */ + __IO uint32_t SLOTR; /*!< SAI block x slot register, Address offset: 0x10 */ + __IO uint32_t IMR; /*!< SAI block x interrupt mask register, Address offset: 0x14 */ + __IO uint32_t SR; /*!< SAI block x status register, Address offset: 0x18 */ + __IO uint32_t CLRFR; /*!< SAI block x clear flag register, Address offset: 0x1C */ + __IO uint32_t DR; /*!< SAI block x data register, Address offset: 0x20 */ +} SAI_Block_TypeDef; + + +/** + * @brief Secure digital input/output Interface + */ + +typedef struct +{ + __IO uint32_t POWER; /*!< SDMMC power control register, Address offset: 0x00 */ + __IO uint32_t CLKCR; /*!< SDMMC clock control register, Address offset: 0x04 */ + __IO uint32_t ARG; /*!< SDMMC argument register, Address offset: 0x08 */ + __IO uint32_t CMD; /*!< SDMMC command register, Address offset: 0x0C */ + __I uint32_t RESPCMD; /*!< SDMMC command response register, Address offset: 0x10 */ + __I uint32_t RESP1; /*!< SDMMC response 1 register, Address offset: 0x14 */ + __I uint32_t RESP2; /*!< SDMMC response 2 register, Address offset: 0x18 */ + __I uint32_t RESP3; /*!< SDMMC response 3 register, Address offset: 0x1C */ + __I uint32_t RESP4; /*!< SDMMC response 4 register, Address offset: 0x20 */ + __IO uint32_t DTIMER; /*!< SDMMC data timer register, Address offset: 0x24 */ + __IO uint32_t DLEN; /*!< SDMMC data length register, Address offset: 0x28 */ + __IO uint32_t DCTRL; /*!< SDMMC data control register, Address offset: 0x2C */ + __I uint32_t DCOUNT; /*!< SDMMC data counter register, Address offset: 0x30 */ + __I uint32_t STA; /*!< SDMMC status register, Address offset: 0x34 */ + __IO uint32_t ICR; /*!< SDMMC interrupt clear register, Address offset: 0x38 */ + __IO uint32_t MASK; /*!< SDMMC mask register, Address offset: 0x3C */ + uint32_t RESERVED0[2]; /*!< Reserved, 0x40-0x44 */ + __I uint32_t FIFOCNT; /*!< SDMMC FIFO counter register, Address offset: 0x48 */ + uint32_t RESERVED1[13]; /*!< Reserved, 0x4C-0x7C */ + __IO uint32_t FIFO; /*!< SDMMC data FIFO register, Address offset: 0x80 */ +} SDMMC_TypeDef; + + +/** + * @brief Serial Peripheral Interface + */ + +typedef struct +{ + __IO uint32_t CR1; /*!< SPI Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< SPI Control register 2, Address offset: 0x04 */ + __IO uint32_t SR; /*!< SPI Status register, Address offset: 0x08 */ + __IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */ + __IO uint32_t CRCPR; /*!< SPI CRC polynomial register, Address offset: 0x10 */ + __IO uint32_t RXCRCR; /*!< SPI Rx CRC register, Address offset: 0x14 */ + __IO uint32_t TXCRCR; /*!< SPI Tx CRC register, Address offset: 0x18 */ +} SPI_TypeDef; + + +/** + * @brief Single Wire Protocol Master Interface SPWMI + */ + +typedef struct +{ + __IO uint32_t CR; /*!< SWPMI Configuration/Control register, Address offset: 0x00 */ + __IO uint32_t BRR; /*!< SWPMI bitrate register, Address offset: 0x04 */ + uint32_t RESERVED1; /*!< Reserved, 0x08 */ + __IO uint32_t ISR; /*!< SWPMI Interrupt and Status register, Address offset: 0x0C */ + __IO uint32_t ICR; /*!< SWPMI Interrupt Flag Clear register, Address offset: 0x10 */ + __IO uint32_t IER; /*!< SWPMI Interrupt Enable register, Address offset: 0x14 */ + __IO uint32_t RFL; /*!< SWPMI Receive Frame Length register, Address offset: 0x18 */ + __IO uint32_t TDR; /*!< SWPMI Transmit data register, Address offset: 0x1C */ + __IO uint32_t RDR; /*!< SWPMI Receive data register, Address offset: 0x20 */ + __IO uint32_t OR; /*!< SWPMI Option register, Address offset: 0x24 */ +} SWPMI_TypeDef; + + +/** + * @brief System configuration controller + */ + +typedef struct +{ + __IO uint32_t MEMRMP; /*!< SYSCFG memory remap register, Address offset: 0x00 */ + __IO uint32_t CFGR1; /*!< SYSCFG configuration register 1, Address offset: 0x04 */ + __IO uint32_t EXTICR[4]; /*!< SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14 */ + __IO uint32_t SCSR; /*!< SYSCFG SRAM2 control and status register, Address offset: 0x18 */ + __IO uint32_t CFGR2; /*!< SYSCFG configuration register 2, Address offset: 0x1C */ + __IO uint32_t SWPR; /*!< SYSCFG SRAM2 write protection register, Address offset: 0x20 */ + __IO uint32_t SKR; /*!< SYSCFG SRAM2 key register, Address offset: 0x24 */ +} SYSCFG_TypeDef; + + +/** + * @brief TIM + */ + +typedef struct +{ + __IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */ + __IO uint32_t SMCR; /*!< TIM slave mode control register, Address offset: 0x08 */ + __IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */ + __IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */ + __IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */ + __IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */ + __IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */ + __IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */ + __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */ + __IO uint32_t PSC; /*!< TIM prescaler, Address offset: 0x28 */ + __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */ + __IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */ + __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */ + __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */ + __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */ + __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */ + __IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */ + __IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */ + __IO uint32_t DMAR; /*!< TIM DMA address for full transfer, Address offset: 0x4C */ + __IO uint32_t OR1; /*!< TIM option register 1, Address offset: 0x50 */ + __IO uint32_t CCMR3; /*!< TIM capture/compare mode register 3, Address offset: 0x54 */ + __IO uint32_t CCR5; /*!< TIM capture/compare register5, Address offset: 0x58 */ + __IO uint32_t CCR6; /*!< TIM capture/compare register6, Address offset: 0x5C */ + __IO uint32_t OR2; /*!< TIM option register 2, Address offset: 0x60 */ + __IO uint32_t OR3; /*!< TIM option register 3, Address offset: 0x64 */ +} TIM_TypeDef; + + +/** + * @brief Touch Sensing Controller (TSC) + */ + +typedef struct +{ + __IO uint32_t CR; /*!< TSC control register, Address offset: 0x00 */ + __IO uint32_t IER; /*!< TSC interrupt enable register, Address offset: 0x04 */ + __IO uint32_t ICR; /*!< TSC interrupt clear register, Address offset: 0x08 */ + __IO uint32_t ISR; /*!< TSC interrupt status register, Address offset: 0x0C */ + __IO uint32_t IOHCR; /*!< TSC I/O hysteresis control register, Address offset: 0x10 */ + uint32_t RESERVED1; /*!< Reserved, Address offset: 0x14 */ + __IO uint32_t IOASCR; /*!< TSC I/O analog switch control register, Address offset: 0x18 */ + uint32_t RESERVED2; /*!< Reserved, Address offset: 0x1C */ + __IO uint32_t IOSCR; /*!< TSC I/O sampling control register, Address offset: 0x20 */ + uint32_t RESERVED3; /*!< Reserved, Address offset: 0x24 */ + __IO uint32_t IOCCR; /*!< TSC I/O channel control register, Address offset: 0x28 */ + uint32_t RESERVED4; /*!< Reserved, Address offset: 0x2C */ + __IO uint32_t IOGCSR; /*!< TSC I/O group control status register, Address offset: 0x30 */ + __IO uint32_t IOGXCR[8]; /*!< TSC I/O group x counter register, Address offset: 0x34-50 */ +} TSC_TypeDef; + +/** + * @brief Universal Synchronous Asynchronous Receiver Transmitter + */ + +typedef struct +{ + __IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x04 */ + __IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x08 */ + __IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x0C */ + __IO uint16_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x10 */ + uint16_t RESERVED2; /*!< Reserved, 0x12 */ + __IO uint32_t RTOR; /*!< USART Receiver Time Out register, Address offset: 0x14 */ + __IO uint16_t RQR; /*!< USART Request register, Address offset: 0x18 */ + uint16_t RESERVED3; /*!< Reserved, 0x1A */ + __IO uint32_t ISR; /*!< USART Interrupt and status register, Address offset: 0x1C */ + __IO uint32_t ICR; /*!< USART Interrupt flag Clear register, Address offset: 0x20 */ + __IO uint16_t RDR; /*!< USART Receive Data register, Address offset: 0x24 */ + uint16_t RESERVED4; /*!< Reserved, 0x26 */ + __IO uint16_t TDR; /*!< USART Transmit Data register, Address offset: 0x28 */ + uint16_t RESERVED5; /*!< Reserved, 0x2A */ +} USART_TypeDef; + +/** + * @brief VREFBUF + */ + +typedef struct +{ + __IO uint32_t CSR; /*!< VREFBUF control and status register, Address offset: 0x00 */ + __IO uint32_t CCR; /*!< VREFBUF calibration and control register, Address offset: 0x04 */ +} VREFBUF_TypeDef; + +/** + * @brief Window WATCHDOG + */ + +typedef struct +{ + __IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */ + __IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */ + __IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */ +} WWDG_TypeDef; + +/** + * @brief RNG + */ + +typedef struct +{ + __IO uint32_t CR; /*!< RNG control register, Address offset: 0x00 */ + __IO uint32_t SR; /*!< RNG status register, Address offset: 0x04 */ + __IO uint32_t DR; /*!< RNG data register, Address offset: 0x08 */ +} RNG_TypeDef; + +/** + * @brief USB_OTG_Core_register + */ +typedef struct +{ + __IO uint32_t GOTGCTL; /*!< USB_OTG Control and Status Register 000h*/ + __IO uint32_t GOTGINT; /*!< USB_OTG Interrupt Register 004h*/ + __IO uint32_t GAHBCFG; /*!< Core AHB Configuration Register 008h*/ + __IO uint32_t GUSBCFG; /*!< Core USB Configuration Register 00Ch*/ + __IO uint32_t GRSTCTL; /*!< Core Reset Register 010h*/ + __IO uint32_t GINTSTS; /*!< Core Interrupt Register 014h*/ + __IO uint32_t GINTMSK; /*!< Core Interrupt Mask Register 018h*/ + __IO uint32_t GRXSTSR; /*!< Receive Sts Q Read Register 01Ch*/ + __IO uint32_t GRXSTSP; /*!< Receive Sts Q Read & POP Register 020h*/ + __IO uint32_t GRXFSIZ; /*!< Receive FIFO Size Register 024h*/ + __IO uint32_t DIEPTXF0_HNPTXFSIZ; /*!< EP0 / Non Periodic Tx FIFO Size Register 028h*/ + __IO uint32_t HNPTXSTS; /*!< Non Periodic Tx FIFO/Queue Sts reg 02Ch*/ + uint32_t Reserved30[2]; /*!< Reserved 030h*/ + __IO uint32_t GCCFG; /*!< General Purpose IO Register 038h*/ + __IO uint32_t CID; /*!< User ID Register 03Ch*/ + __IO uint32_t GSNPSID; /*!< USB_OTG core ID 040h*/ + __IO uint32_t GHWCFG1; /*!< User HW config1 044h*/ + __IO uint32_t GHWCFG2; /*!< User HW config2 048h*/ + __IO uint32_t GHWCFG3; /*!< User HW config3 04Ch*/ + uint32_t Reserved6; /*!< Reserved 050h*/ + __IO uint32_t GLPMCFG; /*!< LPM Register 054h*/ + __IO uint32_t GPWRDN; /*!< Power Down Register 058h*/ + __IO uint32_t GDFIFOCFG; /*!< DFIFO Software Config Register 05Ch*/ + __IO uint32_t GADPCTL; /*!< ADP Timer, Control and Status Register 060h*/ + uint32_t Reserved43[39]; /*!< Reserved 064h-0FFh*/ + __IO uint32_t HPTXFSIZ; /*!< Host Periodic Tx FIFO Size Reg 100h*/ + __IO uint32_t DIEPTXF[0x0F]; /*!< dev Periodic Transmit FIFO */ +} USB_OTG_GlobalTypeDef; + +/** + * @brief USB_OTG_device_Registers + */ +typedef struct +{ + __IO uint32_t DCFG; /* dev Configuration Register 800h*/ + __IO uint32_t DCTL; /* dev Control Register 804h*/ + __IO uint32_t DSTS; /* dev Status Register (RO) 808h*/ + uint32_t Reserved0C; /* Reserved 80Ch*/ + __IO uint32_t DIEPMSK; /* dev IN Endpoint Mask 810h*/ + __IO uint32_t DOEPMSK; /* dev OUT Endpoint Mask 814h*/ + __IO uint32_t DAINT; /* dev All Endpoints Itr Reg 818h*/ + __IO uint32_t DAINTMSK; /* dev All Endpoints Itr Mask 81Ch*/ + uint32_t Reserved20; /* Reserved 820h*/ + uint32_t Reserved24; /* Reserved 824h*/ + __IO uint32_t DVBUSDIS; /* dev VBUS discharge Register 828h*/ + __IO uint32_t DVBUSPULSE; /* dev VBUS Pulse Register 82Ch*/ + __IO uint32_t DTHRCTL; /* dev thr 830h*/ + __IO uint32_t DIEPEMPMSK; /* dev empty msk 834h*/ + __IO uint32_t DEACHINT; /* dedicated EP interrupt 838h*/ + __IO uint32_t DEACHMSK; /* dedicated EP msk 83Ch*/ + uint32_t Reserved40; /* Reserved 840h*/ + __IO uint32_t DINEP1MSK; /* dedicated EP mask 844h*/ + uint32_t Reserved44[15]; /* Reserved 848-880h*/ + __IO uint32_t DOUTEP1MSK; /* dedicated EP msk 884h*/ +} USB_OTG_DeviceTypeDef; + +/** + * @brief USB_OTG_IN_Endpoint-Specific_Register + */ +typedef struct +{ + __IO uint32_t DIEPCTL; /* dev IN Endpoint Control Reg 900h + (ep_num * 20h) + 00h*/ + uint32_t Reserved04; /* Reserved 900h + (ep_num * 20h) + 04h*/ + __IO uint32_t DIEPINT; /* dev IN Endpoint Itr Reg 900h + (ep_num * 20h) + 08h*/ + uint32_t Reserved0C; /* Reserved 900h + (ep_num * 20h) + 0Ch*/ + __IO uint32_t DIEPTSIZ; /* IN Endpoint Txfer Size 900h + (ep_num * 20h) + 10h*/ + __IO uint32_t DIEPDMA; /* IN Endpoint DMA Address Reg 900h + (ep_num * 20h) + 14h*/ + __IO uint32_t DTXFSTS; /*IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h*/ + uint32_t Reserved18; /* Reserved 900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch*/ +} USB_OTG_INEndpointTypeDef; + +/** + * @brief USB_OTG_OUT_Endpoint-Specific_Registers + */ +typedef struct +{ + __IO uint32_t DOEPCTL; /* dev OUT Endpoint Control Reg B00h + (ep_num * 20h) + 00h*/ + uint32_t Reserved04; /* Reserved B00h + (ep_num * 20h) + 04h*/ + __IO uint32_t DOEPINT; /* dev OUT Endpoint Itr Reg B00h + (ep_num * 20h) + 08h*/ + uint32_t Reserved0C; /* Reserved B00h + (ep_num * 20h) + 0Ch*/ + __IO uint32_t DOEPTSIZ; /* dev OUT Endpoint Txfer Size B00h + (ep_num * 20h) + 10h*/ + __IO uint32_t DOEPDMA; /* dev OUT Endpoint DMA Address B00h + (ep_num * 20h) + 14h*/ + uint32_t Reserved18[2]; /* Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1Ch*/ +} USB_OTG_OUTEndpointTypeDef; + +/** + * @brief USB_OTG_Host_Mode_Register_Structures + */ +typedef struct +{ + __IO uint32_t HCFG; /* Host Configuration Register 400h*/ + __IO uint32_t HFIR; /* Host Frame Interval Register 404h*/ + __IO uint32_t HFNUM; /* Host Frame Nbr/Frame Remaining 408h*/ + uint32_t Reserved40C; /* Reserved 40Ch*/ + __IO uint32_t HPTXSTS; /* Host Periodic Tx FIFO/ Queue Status 410h*/ + __IO uint32_t HAINT; /* Host All Channels Interrupt Register 414h*/ + __IO uint32_t HAINTMSK; /* Host All Channels Interrupt Mask 418h*/ +} USB_OTG_HostTypeDef; + +/** + * @brief USB_OTG_Host_Channel_Specific_Registers + */ +typedef struct +{ + __IO uint32_t HCCHAR; + __IO uint32_t HCSPLT; + __IO uint32_t HCINT; + __IO uint32_t HCINTMSK; + __IO uint32_t HCTSIZ; + __IO uint32_t HCDMA; + uint32_t Reserved[2]; +} USB_OTG_HostChannelTypeDef; + +/** + * @} + */ + +/** @addtogroup Peripheral_memory_map + * @{ + */ +#define FLASH_BASE (0x08000000UL) /*!< FLASH(up to 1 MB) base address */ +#define FLASH_END (0x080FFFFFUL) /*!< FLASH END address */ +#define FLASH_BANK1_END (0x0807FFFFUL) /*!< FLASH END address of bank1 */ +#define FLASH_BANK2_END (0x080FFFFFUL) /*!< FLASH END address of bank2 */ +#define SRAM1_BASE (0x20000000UL) /*!< SRAM1(up to 96 KB) base address */ +#define SRAM2_BASE (0x10000000UL) /*!< SRAM2(32 KB) base address */ +#define PERIPH_BASE (0x40000000UL) /*!< Peripheral base address */ +#define FMC_BASE (0x60000000UL) /*!< FMC base address */ +#define QSPI_BASE (0x90000000UL) /*!< QUADSPI memories accessible over AHB base address */ + +#define FMC_R_BASE (0xA0000000UL) /*!< FMC control registers base address */ +#define QSPI_R_BASE (0xA0001000UL) /*!< QUADSPI control registers base address */ +#define SRAM1_BB_BASE (0x22000000UL) /*!< SRAM1(96 KB) base address in the bit-band region */ +#define PERIPH_BB_BASE (0x42000000UL) /*!< Peripheral base address in the bit-band region */ + +/* Legacy defines */ +#define SRAM_BASE SRAM1_BASE +#define SRAM_BB_BASE SRAM1_BB_BASE + +#define SRAM1_SIZE_MAX (0x00018000UL) /*!< maximum SRAM1 size (up to 96 KBytes) */ +#define SRAM2_SIZE (0x00008000UL) /*!< SRAM2 size (32 KBytes) */ + +#define FLASH_SIZE_DATA_REGISTER ((uint32_t)0x1FFF75E0) + +#define FLASH_SIZE (((((*((uint32_t *)FLASH_SIZE_DATA_REGISTER)) & (0x0000FFFFU))== 0x0000FFFFU)) ? (0x400U << 10U) : \ + (((*((uint32_t *)FLASH_SIZE_DATA_REGISTER)) & (0x0000FFFFU)) << 10U)) + +/*!< Peripheral memory map */ +#define APB1PERIPH_BASE PERIPH_BASE +#define APB2PERIPH_BASE (PERIPH_BASE + 0x00010000UL) +#define AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000UL) +#define AHB2PERIPH_BASE (PERIPH_BASE + 0x08000000UL) + +#define FMC_BANK1 FMC_BASE +#define FMC_BANK1_1 FMC_BANK1 +#define FMC_BANK1_2 (FMC_BANK1 + 0x04000000UL) +#define FMC_BANK1_3 (FMC_BANK1 + 0x08000000UL) +#define FMC_BANK1_4 (FMC_BANK1 + 0x0C000000UL) +#define FMC_BANK3 (FMC_BASE + 0x20000000UL) + +/*!< APB1 peripherals */ +#define TIM2_BASE (APB1PERIPH_BASE + 0x0000UL) +#define TIM3_BASE (APB1PERIPH_BASE + 0x0400UL) +#define TIM4_BASE (APB1PERIPH_BASE + 0x0800UL) +#define TIM5_BASE (APB1PERIPH_BASE + 0x0C00UL) +#define TIM6_BASE (APB1PERIPH_BASE + 0x1000UL) +#define TIM7_BASE (APB1PERIPH_BASE + 0x1400UL) +#define LCD_BASE (APB1PERIPH_BASE + 0x2400UL) +#define RTC_BASE (APB1PERIPH_BASE + 0x2800UL) +#define WWDG_BASE (APB1PERIPH_BASE + 0x2C00UL) +#define IWDG_BASE (APB1PERIPH_BASE + 0x3000UL) +#define SPI2_BASE (APB1PERIPH_BASE + 0x3800UL) +#define SPI3_BASE (APB1PERIPH_BASE + 0x3C00UL) +#define USART2_BASE (APB1PERIPH_BASE + 0x4400UL) +#define USART3_BASE (APB1PERIPH_BASE + 0x4800UL) +#define UART4_BASE (APB1PERIPH_BASE + 0x4C00UL) +#define UART5_BASE (APB1PERIPH_BASE + 0x5000UL) +#define I2C1_BASE (APB1PERIPH_BASE + 0x5400UL) +#define I2C2_BASE (APB1PERIPH_BASE + 0x5800UL) +#define I2C3_BASE (APB1PERIPH_BASE + 0x5C00UL) +#define CAN1_BASE (APB1PERIPH_BASE + 0x6400UL) +#define PWR_BASE (APB1PERIPH_BASE + 0x7000UL) +#define DAC_BASE (APB1PERIPH_BASE + 0x7400UL) +#define DAC1_BASE (APB1PERIPH_BASE + 0x7400UL) +#define OPAMP_BASE (APB1PERIPH_BASE + 0x7800UL) +#define OPAMP1_BASE (APB1PERIPH_BASE + 0x7800UL) +#define OPAMP2_BASE (APB1PERIPH_BASE + 0x7810UL) +#define LPTIM1_BASE (APB1PERIPH_BASE + 0x7C00UL) +#define LPUART1_BASE (APB1PERIPH_BASE + 0x8000UL) +#define SWPMI1_BASE (APB1PERIPH_BASE + 0x8800UL) +#define LPTIM2_BASE (APB1PERIPH_BASE + 0x9400UL) + + +/*!< APB2 peripherals */ +#define SYSCFG_BASE (APB2PERIPH_BASE + 0x0000UL) +#define VREFBUF_BASE (APB2PERIPH_BASE + 0x0030UL) +#define COMP1_BASE (APB2PERIPH_BASE + 0x0200UL) +#define COMP2_BASE (APB2PERIPH_BASE + 0x0204UL) +#define EXTI_BASE (APB2PERIPH_BASE + 0x0400UL) +#define FIREWALL_BASE (APB2PERIPH_BASE + 0x1C00UL) +#define SDMMC1_BASE (APB2PERIPH_BASE + 0x2800UL) +#define TIM1_BASE (APB2PERIPH_BASE + 0x2C00UL) +#define SPI1_BASE (APB2PERIPH_BASE + 0x3000UL) +#define TIM8_BASE (APB2PERIPH_BASE + 0x3400UL) +#define USART1_BASE (APB2PERIPH_BASE + 0x3800UL) +#define TIM15_BASE (APB2PERIPH_BASE + 0x4000UL) +#define TIM16_BASE (APB2PERIPH_BASE + 0x4400UL) +#define TIM17_BASE (APB2PERIPH_BASE + 0x4800UL) +#define SAI1_BASE (APB2PERIPH_BASE + 0x5400UL) +#define SAI1_Block_A_BASE (SAI1_BASE + 0x0004UL) +#define SAI1_Block_B_BASE (SAI1_BASE + 0x0024UL) +#define SAI2_BASE (APB2PERIPH_BASE + 0x5800UL) +#define SAI2_Block_A_BASE (SAI2_BASE + 0x0004UL) +#define SAI2_Block_B_BASE (SAI2_BASE + 0x0024UL) +#define DFSDM1_BASE (APB2PERIPH_BASE + 0x6000UL) +#define DFSDM1_Channel0_BASE (DFSDM1_BASE + 0x0000UL) +#define DFSDM1_Channel1_BASE (DFSDM1_BASE + 0x0020UL) +#define DFSDM1_Channel2_BASE (DFSDM1_BASE + 0x0040UL) +#define DFSDM1_Channel3_BASE (DFSDM1_BASE + 0x0060UL) +#define DFSDM1_Channel4_BASE (DFSDM1_BASE + 0x0080UL) +#define DFSDM1_Channel5_BASE (DFSDM1_BASE + 0x00A0UL) +#define DFSDM1_Channel6_BASE (DFSDM1_BASE + 0x00C0UL) +#define DFSDM1_Channel7_BASE (DFSDM1_BASE + 0x00E0UL) +#define DFSDM1_Filter0_BASE (DFSDM1_BASE + 0x0100UL) +#define DFSDM1_Filter1_BASE (DFSDM1_BASE + 0x0180UL) +#define DFSDM1_Filter2_BASE (DFSDM1_BASE + 0x0200UL) +#define DFSDM1_Filter3_BASE (DFSDM1_BASE + 0x0280UL) + +/*!< AHB1 peripherals */ +#define DMA1_BASE (AHB1PERIPH_BASE) +#define DMA2_BASE (AHB1PERIPH_BASE + 0x0400UL) +#define RCC_BASE (AHB1PERIPH_BASE + 0x1000UL) +#define FLASH_R_BASE (AHB1PERIPH_BASE + 0x2000UL) +#define CRC_BASE (AHB1PERIPH_BASE + 0x3000UL) +#define TSC_BASE (AHB1PERIPH_BASE + 0x4000UL) + + +#define DMA1_Channel1_BASE (DMA1_BASE + 0x0008UL) +#define DMA1_Channel2_BASE (DMA1_BASE + 0x001CUL) +#define DMA1_Channel3_BASE (DMA1_BASE + 0x0030UL) +#define DMA1_Channel4_BASE (DMA1_BASE + 0x0044UL) +#define DMA1_Channel5_BASE (DMA1_BASE + 0x0058UL) +#define DMA1_Channel6_BASE (DMA1_BASE + 0x006CUL) +#define DMA1_Channel7_BASE (DMA1_BASE + 0x0080UL) +#define DMA1_CSELR_BASE (DMA1_BASE + 0x00A8UL) + + +#define DMA2_Channel1_BASE (DMA2_BASE + 0x0008UL) +#define DMA2_Channel2_BASE (DMA2_BASE + 0x001CUL) +#define DMA2_Channel3_BASE (DMA2_BASE + 0x0030UL) +#define DMA2_Channel4_BASE (DMA2_BASE + 0x0044UL) +#define DMA2_Channel5_BASE (DMA2_BASE + 0x0058UL) +#define DMA2_Channel6_BASE (DMA2_BASE + 0x006CUL) +#define DMA2_Channel7_BASE (DMA2_BASE + 0x0080UL) +#define DMA2_CSELR_BASE (DMA2_BASE + 0x00A8UL) + + +/*!< AHB2 peripherals */ +#define GPIOA_BASE (AHB2PERIPH_BASE + 0x0000UL) +#define GPIOB_BASE (AHB2PERIPH_BASE + 0x0400UL) +#define GPIOC_BASE (AHB2PERIPH_BASE + 0x0800UL) +#define GPIOD_BASE (AHB2PERIPH_BASE + 0x0C00UL) +#define GPIOE_BASE (AHB2PERIPH_BASE + 0x1000UL) +#define GPIOF_BASE (AHB2PERIPH_BASE + 0x1400UL) +#define GPIOG_BASE (AHB2PERIPH_BASE + 0x1800UL) +#define GPIOH_BASE (AHB2PERIPH_BASE + 0x1C00UL) + +#define USBOTG_BASE (AHB2PERIPH_BASE + 0x08000000UL) + +#define ADC1_BASE (AHB2PERIPH_BASE + 0x08040000UL) +#define ADC2_BASE (AHB2PERIPH_BASE + 0x08040100UL) +#define ADC3_BASE (AHB2PERIPH_BASE + 0x08040200UL) +#define ADC123_COMMON_BASE (AHB2PERIPH_BASE + 0x08040300UL) + + +#define RNG_BASE (AHB2PERIPH_BASE + 0x08060800UL) + + +/*!< FMC Banks registers base address */ +#define FMC_Bank1_R_BASE (FMC_R_BASE + 0x0000UL) +#define FMC_Bank1E_R_BASE (FMC_R_BASE + 0x0104UL) +#define FMC_Bank3_R_BASE (FMC_R_BASE + 0x0080UL) + +/* Debug MCU registers base address */ +#define DBGMCU_BASE (0xE0042000UL) + +/*!< USB registers base address */ +#define USB_OTG_FS_PERIPH_BASE (0x50000000UL) + +#define USB_OTG_GLOBAL_BASE (0x00000000UL) +#define USB_OTG_DEVICE_BASE (0x00000800UL) +#define USB_OTG_IN_ENDPOINT_BASE (0x00000900UL) +#define USB_OTG_OUT_ENDPOINT_BASE (0x00000B00UL) +#define USB_OTG_EP_REG_SIZE (0x00000020UL) +#define USB_OTG_HOST_BASE (0x00000400UL) +#define USB_OTG_HOST_PORT_BASE (0x00000440UL) +#define USB_OTG_HOST_CHANNEL_BASE (0x00000500UL) +#define USB_OTG_HOST_CHANNEL_SIZE (0x00000020UL) +#define USB_OTG_PCGCCTL_BASE (0x00000E00UL) +#define USB_OTG_FIFO_BASE (0x00001000UL) +#define USB_OTG_FIFO_SIZE (0x00001000UL) + + +#define PACKAGE_BASE (0x1FFF7500UL) /*!< Package data register base address */ +#define UID_BASE (0x1FFF7590UL) /*!< Unique device ID register base address */ +#define FLASHSIZE_BASE (0x1FFF75E0UL) /*!< Flash size data register base address */ +/** + * @} + */ + +/** @addtogroup Peripheral_declaration + * @{ + */ +#define TIM2 ((TIM_TypeDef *) TIM2_BASE) +#define TIM3 ((TIM_TypeDef *) TIM3_BASE) +#define TIM4 ((TIM_TypeDef *) TIM4_BASE) +#define TIM5 ((TIM_TypeDef *) TIM5_BASE) +#define TIM6 ((TIM_TypeDef *) TIM6_BASE) +#define TIM7 ((TIM_TypeDef *) TIM7_BASE) +#define LCD ((LCD_TypeDef *) LCD_BASE) +#define RTC ((RTC_TypeDef *) RTC_BASE) +#define WWDG ((WWDG_TypeDef *) WWDG_BASE) +#define IWDG ((IWDG_TypeDef *) IWDG_BASE) +#define SPI2 ((SPI_TypeDef *) SPI2_BASE) +#define SPI3 ((SPI_TypeDef *) SPI3_BASE) +#define USART2 ((USART_TypeDef *) USART2_BASE) +#define USART3 ((USART_TypeDef *) USART3_BASE) +#define UART4 ((USART_TypeDef *) UART4_BASE) +#define UART5 ((USART_TypeDef *) UART5_BASE) +#define I2C1 ((I2C_TypeDef *) I2C1_BASE) +#define I2C2 ((I2C_TypeDef *) I2C2_BASE) +#define I2C3 ((I2C_TypeDef *) I2C3_BASE) +#define CAN ((CAN_TypeDef *) CAN1_BASE) +#define CAN1 ((CAN_TypeDef *) CAN1_BASE) +#define PWR ((PWR_TypeDef *) PWR_BASE) +#define DAC ((DAC_TypeDef *) DAC1_BASE) +#define DAC1 ((DAC_TypeDef *) DAC1_BASE) +#define OPAMP ((OPAMP_TypeDef *) OPAMP_BASE) +#define OPAMP1 ((OPAMP_TypeDef *) OPAMP1_BASE) +#define OPAMP2 ((OPAMP_TypeDef *) OPAMP2_BASE) +#define OPAMP12_COMMON ((OPAMP_Common_TypeDef *) OPAMP1_BASE) +#define LPTIM1 ((LPTIM_TypeDef *) LPTIM1_BASE) +#define LPUART1 ((USART_TypeDef *) LPUART1_BASE) +#define SWPMI1 ((SWPMI_TypeDef *) SWPMI1_BASE) +#define LPTIM2 ((LPTIM_TypeDef *) LPTIM2_BASE) + +#define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE) +#define VREFBUF ((VREFBUF_TypeDef *) VREFBUF_BASE) +#define COMP1 ((COMP_TypeDef *) COMP1_BASE) +#define COMP2 ((COMP_TypeDef *) COMP2_BASE) +#define COMP12_COMMON ((COMP_Common_TypeDef *) COMP2_BASE) +#define EXTI ((EXTI_TypeDef *) EXTI_BASE) +#define FIREWALL ((FIREWALL_TypeDef *) FIREWALL_BASE) +#define SDMMC1 ((SDMMC_TypeDef *) SDMMC1_BASE) +#define TIM1 ((TIM_TypeDef *) TIM1_BASE) +#define SPI1 ((SPI_TypeDef *) SPI1_BASE) +#define TIM8 ((TIM_TypeDef *) TIM8_BASE) +#define USART1 ((USART_TypeDef *) USART1_BASE) +#define TIM15 ((TIM_TypeDef *) TIM15_BASE) +#define TIM16 ((TIM_TypeDef *) TIM16_BASE) +#define TIM17 ((TIM_TypeDef *) TIM17_BASE) +#define SAI1 ((SAI_TypeDef *) SAI1_BASE) +#define SAI1_Block_A ((SAI_Block_TypeDef *)SAI1_Block_A_BASE) +#define SAI1_Block_B ((SAI_Block_TypeDef *)SAI1_Block_B_BASE) +#define SAI2 ((SAI_TypeDef *) SAI2_BASE) +#define SAI2_Block_A ((SAI_Block_TypeDef *)SAI2_Block_A_BASE) +#define SAI2_Block_B ((SAI_Block_TypeDef *)SAI2_Block_B_BASE) +#define DFSDM1_Channel0 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel0_BASE) +#define DFSDM1_Channel1 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel1_BASE) +#define DFSDM1_Channel2 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel2_BASE) +#define DFSDM1_Channel3 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel3_BASE) +#define DFSDM1_Channel4 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel4_BASE) +#define DFSDM1_Channel5 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel5_BASE) +#define DFSDM1_Channel6 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel6_BASE) +#define DFSDM1_Channel7 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel7_BASE) +#define DFSDM1_Filter0 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter0_BASE) +#define DFSDM1_Filter1 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter1_BASE) +#define DFSDM1_Filter2 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter2_BASE) +#define DFSDM1_Filter3 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter3_BASE) +/* Aliases to keep compatibility after DFSDM renaming */ +#define DFSDM_Channel0 DFSDM1_Channel0 +#define DFSDM_Channel1 DFSDM1_Channel1 +#define DFSDM_Channel2 DFSDM1_Channel2 +#define DFSDM_Channel3 DFSDM1_Channel3 +#define DFSDM_Channel4 DFSDM1_Channel4 +#define DFSDM_Channel5 DFSDM1_Channel5 +#define DFSDM_Channel6 DFSDM1_Channel6 +#define DFSDM_Channel7 DFSDM1_Channel7 +#define DFSDM_Filter0 DFSDM1_Filter0 +#define DFSDM_Filter1 DFSDM1_Filter1 +#define DFSDM_Filter2 DFSDM1_Filter2 +#define DFSDM_Filter3 DFSDM1_Filter3 +#define DMA1 ((DMA_TypeDef *) DMA1_BASE) +#define DMA2 ((DMA_TypeDef *) DMA2_BASE) +#define RCC ((RCC_TypeDef *) RCC_BASE) +#define FLASH ((FLASH_TypeDef *) FLASH_R_BASE) +#define CRC ((CRC_TypeDef *) CRC_BASE) +#define TSC ((TSC_TypeDef *) TSC_BASE) + +#define GPIOA ((GPIO_TypeDef *) GPIOA_BASE) +#define GPIOB ((GPIO_TypeDef *) GPIOB_BASE) +#define GPIOC ((GPIO_TypeDef *) GPIOC_BASE) +#define GPIOD ((GPIO_TypeDef *) GPIOD_BASE) +#define GPIOE ((GPIO_TypeDef *) GPIOE_BASE) +#define GPIOF ((GPIO_TypeDef *) GPIOF_BASE) +#define GPIOG ((GPIO_TypeDef *) GPIOG_BASE) +#define GPIOH ((GPIO_TypeDef *) GPIOH_BASE) +#define ADC1 ((ADC_TypeDef *) ADC1_BASE) +#define ADC2 ((ADC_TypeDef *) ADC2_BASE) +#define ADC3 ((ADC_TypeDef *) ADC3_BASE) +#define ADC123_COMMON ((ADC_Common_TypeDef *) ADC123_COMMON_BASE) +#define RNG ((RNG_TypeDef *) RNG_BASE) + + +#define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE) +#define DMA1_Channel2 ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE) +#define DMA1_Channel3 ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE) +#define DMA1_Channel4 ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE) +#define DMA1_Channel5 ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE) +#define DMA1_Channel6 ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE) +#define DMA1_Channel7 ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE) +#define DMA1_CSELR ((DMA_Request_TypeDef *) DMA1_CSELR_BASE) + + +#define DMA2_Channel1 ((DMA_Channel_TypeDef *) DMA2_Channel1_BASE) +#define DMA2_Channel2 ((DMA_Channel_TypeDef *) DMA2_Channel2_BASE) +#define DMA2_Channel3 ((DMA_Channel_TypeDef *) DMA2_Channel3_BASE) +#define DMA2_Channel4 ((DMA_Channel_TypeDef *) DMA2_Channel4_BASE) +#define DMA2_Channel5 ((DMA_Channel_TypeDef *) DMA2_Channel5_BASE) +#define DMA2_Channel6 ((DMA_Channel_TypeDef *) DMA2_Channel6_BASE) +#define DMA2_Channel7 ((DMA_Channel_TypeDef *) DMA2_Channel7_BASE) +#define DMA2_CSELR ((DMA_Request_TypeDef *) DMA2_CSELR_BASE) + + +#define FMC_Bank1_R ((FMC_Bank1_TypeDef *) FMC_Bank1_R_BASE) +#define FMC_Bank1E_R ((FMC_Bank1E_TypeDef *) FMC_Bank1E_R_BASE) +#define FMC_Bank3_R ((FMC_Bank3_TypeDef *) FMC_Bank3_R_BASE) + +#define QUADSPI ((QUADSPI_TypeDef *) QSPI_R_BASE) + +#define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE) + +#define USB_OTG_FS ((USB_OTG_GlobalTypeDef *) USB_OTG_FS_PERIPH_BASE) +/** + * @} + */ + +/** @addtogroup Exported_constants + * @{ + */ + +/** @addtogroup Peripheral_Registers_Bits_Definition + * @{ + */ + +/******************************************************************************/ +/* Peripheral Registers_Bits_Definition */ +/******************************************************************************/ + +/******************************************************************************/ +/* */ +/* Analog to Digital Converter */ +/* */ +/******************************************************************************/ + +/* + * @brief Specific device feature definitions (not present on all devices in the STM32L4 serie) + */ +#define ADC_MULTIMODE_SUPPORT /*!< ADC feature available only on specific devices: multimode available on devices with several ADC instances */ + +/******************** Bit definition for ADC_ISR register *******************/ +#define ADC_ISR_ADRDY_Pos (0U) +#define ADC_ISR_ADRDY_Msk (0x1UL << ADC_ISR_ADRDY_Pos) /*!< 0x00000001 */ +#define ADC_ISR_ADRDY ADC_ISR_ADRDY_Msk /*!< ADC ready flag */ +#define ADC_ISR_EOSMP_Pos (1U) +#define ADC_ISR_EOSMP_Msk (0x1UL << ADC_ISR_EOSMP_Pos) /*!< 0x00000002 */ +#define ADC_ISR_EOSMP ADC_ISR_EOSMP_Msk /*!< ADC group regular end of sampling flag */ +#define ADC_ISR_EOC_Pos (2U) +#define ADC_ISR_EOC_Msk (0x1UL << ADC_ISR_EOC_Pos) /*!< 0x00000004 */ +#define ADC_ISR_EOC ADC_ISR_EOC_Msk /*!< ADC group regular end of unitary conversion flag */ +#define ADC_ISR_EOS_Pos (3U) +#define ADC_ISR_EOS_Msk (0x1UL << ADC_ISR_EOS_Pos) /*!< 0x00000008 */ +#define ADC_ISR_EOS ADC_ISR_EOS_Msk /*!< ADC group regular end of sequence conversions flag */ +#define ADC_ISR_OVR_Pos (4U) +#define ADC_ISR_OVR_Msk (0x1UL << ADC_ISR_OVR_Pos) /*!< 0x00000010 */ +#define ADC_ISR_OVR ADC_ISR_OVR_Msk /*!< ADC group regular overrun flag */ +#define ADC_ISR_JEOC_Pos (5U) +#define ADC_ISR_JEOC_Msk (0x1UL << ADC_ISR_JEOC_Pos) /*!< 0x00000020 */ +#define ADC_ISR_JEOC ADC_ISR_JEOC_Msk /*!< ADC group injected end of unitary conversion flag */ +#define ADC_ISR_JEOS_Pos (6U) +#define ADC_ISR_JEOS_Msk (0x1UL << ADC_ISR_JEOS_Pos) /*!< 0x00000040 */ +#define ADC_ISR_JEOS ADC_ISR_JEOS_Msk /*!< ADC group injected end of sequence conversions flag */ +#define ADC_ISR_AWD1_Pos (7U) +#define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */ +#define ADC_ISR_AWD1 ADC_ISR_AWD1_Msk /*!< ADC analog watchdog 1 flag */ +#define ADC_ISR_AWD2_Pos (8U) +#define ADC_ISR_AWD2_Msk (0x1UL << ADC_ISR_AWD2_Pos) /*!< 0x00000100 */ +#define ADC_ISR_AWD2 ADC_ISR_AWD2_Msk /*!< ADC analog watchdog 2 flag */ +#define ADC_ISR_AWD3_Pos (9U) +#define ADC_ISR_AWD3_Msk (0x1UL << ADC_ISR_AWD3_Pos) /*!< 0x00000200 */ +#define ADC_ISR_AWD3 ADC_ISR_AWD3_Msk /*!< ADC analog watchdog 3 flag */ +#define ADC_ISR_JQOVF_Pos (10U) +#define ADC_ISR_JQOVF_Msk (0x1UL << ADC_ISR_JQOVF_Pos) /*!< 0x00000400 */ +#define ADC_ISR_JQOVF ADC_ISR_JQOVF_Msk /*!< ADC group injected contexts queue overflow flag */ + +/******************** Bit definition for ADC_IER register *******************/ +#define ADC_IER_ADRDYIE_Pos (0U) +#define ADC_IER_ADRDYIE_Msk (0x1UL << ADC_IER_ADRDYIE_Pos) /*!< 0x00000001 */ +#define ADC_IER_ADRDYIE ADC_IER_ADRDYIE_Msk /*!< ADC ready interrupt */ +#define ADC_IER_EOSMPIE_Pos (1U) +#define ADC_IER_EOSMPIE_Msk (0x1UL << ADC_IER_EOSMPIE_Pos) /*!< 0x00000002 */ +#define ADC_IER_EOSMPIE ADC_IER_EOSMPIE_Msk /*!< ADC group regular end of sampling interrupt */ +#define ADC_IER_EOCIE_Pos (2U) +#define ADC_IER_EOCIE_Msk (0x1UL << ADC_IER_EOCIE_Pos) /*!< 0x00000004 */ +#define ADC_IER_EOCIE ADC_IER_EOCIE_Msk /*!< ADC group regular end of unitary conversion interrupt */ +#define ADC_IER_EOSIE_Pos (3U) +#define ADC_IER_EOSIE_Msk (0x1UL << ADC_IER_EOSIE_Pos) /*!< 0x00000008 */ +#define ADC_IER_EOSIE ADC_IER_EOSIE_Msk /*!< ADC group regular end of sequence conversions interrupt */ +#define ADC_IER_OVRIE_Pos (4U) +#define ADC_IER_OVRIE_Msk (0x1UL << ADC_IER_OVRIE_Pos) /*!< 0x00000010 */ +#define ADC_IER_OVRIE ADC_IER_OVRIE_Msk /*!< ADC group regular overrun interrupt */ +#define ADC_IER_JEOCIE_Pos (5U) +#define ADC_IER_JEOCIE_Msk (0x1UL << ADC_IER_JEOCIE_Pos) /*!< 0x00000020 */ +#define ADC_IER_JEOCIE ADC_IER_JEOCIE_Msk /*!< ADC group injected end of unitary conversion interrupt */ +#define ADC_IER_JEOSIE_Pos (6U) +#define ADC_IER_JEOSIE_Msk (0x1UL << ADC_IER_JEOSIE_Pos) /*!< 0x00000040 */ +#define ADC_IER_JEOSIE ADC_IER_JEOSIE_Msk /*!< ADC group injected end of sequence conversions interrupt */ +#define ADC_IER_AWD1IE_Pos (7U) +#define ADC_IER_AWD1IE_Msk (0x1UL << ADC_IER_AWD1IE_Pos) /*!< 0x00000080 */ +#define ADC_IER_AWD1IE ADC_IER_AWD1IE_Msk /*!< ADC analog watchdog 1 interrupt */ +#define ADC_IER_AWD2IE_Pos (8U) +#define ADC_IER_AWD2IE_Msk (0x1UL << ADC_IER_AWD2IE_Pos) /*!< 0x00000100 */ +#define ADC_IER_AWD2IE ADC_IER_AWD2IE_Msk /*!< ADC analog watchdog 2 interrupt */ +#define ADC_IER_AWD3IE_Pos (9U) +#define ADC_IER_AWD3IE_Msk (0x1UL << ADC_IER_AWD3IE_Pos) /*!< 0x00000200 */ +#define ADC_IER_AWD3IE ADC_IER_AWD3IE_Msk /*!< ADC analog watchdog 3 interrupt */ +#define ADC_IER_JQOVFIE_Pos (10U) +#define ADC_IER_JQOVFIE_Msk (0x1UL << ADC_IER_JQOVFIE_Pos) /*!< 0x00000400 */ +#define ADC_IER_JQOVFIE ADC_IER_JQOVFIE_Msk /*!< ADC group injected contexts queue overflow interrupt */ + +/* Legacy defines */ +#define ADC_IER_ADRDY (ADC_IER_ADRDYIE) +#define ADC_IER_EOSMP (ADC_IER_EOSMPIE) +#define ADC_IER_EOC (ADC_IER_EOCIE) +#define ADC_IER_EOS (ADC_IER_EOSIE) +#define ADC_IER_OVR (ADC_IER_OVRIE) +#define ADC_IER_JEOC (ADC_IER_JEOCIE) +#define ADC_IER_JEOS (ADC_IER_JEOSIE) +#define ADC_IER_AWD1 (ADC_IER_AWD1IE) +#define ADC_IER_AWD2 (ADC_IER_AWD2IE) +#define ADC_IER_AWD3 (ADC_IER_AWD3IE) +#define ADC_IER_JQOVF (ADC_IER_JQOVFIE) + +/******************** Bit definition for ADC_CR register ********************/ +#define ADC_CR_ADEN_Pos (0U) +#define ADC_CR_ADEN_Msk (0x1UL << ADC_CR_ADEN_Pos) /*!< 0x00000001 */ +#define ADC_CR_ADEN ADC_CR_ADEN_Msk /*!< ADC enable */ +#define ADC_CR_ADDIS_Pos (1U) +#define ADC_CR_ADDIS_Msk (0x1UL << ADC_CR_ADDIS_Pos) /*!< 0x00000002 */ +#define ADC_CR_ADDIS ADC_CR_ADDIS_Msk /*!< ADC disable */ +#define ADC_CR_ADSTART_Pos (2U) +#define ADC_CR_ADSTART_Msk (0x1UL << ADC_CR_ADSTART_Pos) /*!< 0x00000004 */ +#define ADC_CR_ADSTART ADC_CR_ADSTART_Msk /*!< ADC group regular conversion start */ +#define ADC_CR_JADSTART_Pos (3U) +#define ADC_CR_JADSTART_Msk (0x1UL << ADC_CR_JADSTART_Pos) /*!< 0x00000008 */ +#define ADC_CR_JADSTART ADC_CR_JADSTART_Msk /*!< ADC group injected conversion start */ +#define ADC_CR_ADSTP_Pos (4U) +#define ADC_CR_ADSTP_Msk (0x1UL << ADC_CR_ADSTP_Pos) /*!< 0x00000010 */ +#define ADC_CR_ADSTP ADC_CR_ADSTP_Msk /*!< ADC group regular conversion stop */ +#define ADC_CR_JADSTP_Pos (5U) +#define ADC_CR_JADSTP_Msk (0x1UL << ADC_CR_JADSTP_Pos) /*!< 0x00000020 */ +#define ADC_CR_JADSTP ADC_CR_JADSTP_Msk /*!< ADC group injected conversion stop */ +#define ADC_CR_ADVREGEN_Pos (28U) +#define ADC_CR_ADVREGEN_Msk (0x1UL << ADC_CR_ADVREGEN_Pos) /*!< 0x10000000 */ +#define ADC_CR_ADVREGEN ADC_CR_ADVREGEN_Msk /*!< ADC voltage regulator enable */ +#define ADC_CR_DEEPPWD_Pos (29U) +#define ADC_CR_DEEPPWD_Msk (0x1UL << ADC_CR_DEEPPWD_Pos) /*!< 0x20000000 */ +#define ADC_CR_DEEPPWD ADC_CR_DEEPPWD_Msk /*!< ADC deep power down enable */ +#define ADC_CR_ADCALDIF_Pos (30U) +#define ADC_CR_ADCALDIF_Msk (0x1UL << ADC_CR_ADCALDIF_Pos) /*!< 0x40000000 */ +#define ADC_CR_ADCALDIF ADC_CR_ADCALDIF_Msk /*!< ADC differential mode for calibration */ +#define ADC_CR_ADCAL_Pos (31U) +#define ADC_CR_ADCAL_Msk (0x1UL << ADC_CR_ADCAL_Pos) /*!< 0x80000000 */ +#define ADC_CR_ADCAL ADC_CR_ADCAL_Msk /*!< ADC calibration */ + +/******************** Bit definition for ADC_CFGR register ******************/ +#define ADC_CFGR_DMAEN_Pos (0U) +#define ADC_CFGR_DMAEN_Msk (0x1UL << ADC_CFGR_DMAEN_Pos) /*!< 0x00000001 */ +#define ADC_CFGR_DMAEN ADC_CFGR_DMAEN_Msk /*!< ADC DMA transfer enable */ +#define ADC_CFGR_DMACFG_Pos (1U) +#define ADC_CFGR_DMACFG_Msk (0x1UL << ADC_CFGR_DMACFG_Pos) /*!< 0x00000002 */ +#define ADC_CFGR_DMACFG ADC_CFGR_DMACFG_Msk /*!< ADC DMA transfer configuration */ + +#define ADC_CFGR_RES_Pos (3U) +#define ADC_CFGR_RES_Msk (0x3UL << ADC_CFGR_RES_Pos) /*!< 0x00000018 */ +#define ADC_CFGR_RES ADC_CFGR_RES_Msk /*!< ADC data resolution */ +#define ADC_CFGR_RES_0 (0x1UL << ADC_CFGR_RES_Pos) /*!< 0x00000008 */ +#define ADC_CFGR_RES_1 (0x2UL << ADC_CFGR_RES_Pos) /*!< 0x00000010 */ + +#define ADC_CFGR_ALIGN_Pos (5U) +#define ADC_CFGR_ALIGN_Msk (0x1UL << ADC_CFGR_ALIGN_Pos) /*!< 0x00000020 */ +#define ADC_CFGR_ALIGN ADC_CFGR_ALIGN_Msk /*!< ADC data alignement */ + +#define ADC_CFGR_EXTSEL_Pos (6U) +#define ADC_CFGR_EXTSEL_Msk (0xFUL << ADC_CFGR_EXTSEL_Pos) /*!< 0x000003C0 */ +#define ADC_CFGR_EXTSEL ADC_CFGR_EXTSEL_Msk /*!< ADC group regular external trigger source */ +#define ADC_CFGR_EXTSEL_0 (0x1UL << ADC_CFGR_EXTSEL_Pos) /*!< 0x00000040 */ +#define ADC_CFGR_EXTSEL_1 (0x2UL << ADC_CFGR_EXTSEL_Pos) /*!< 0x00000080 */ +#define ADC_CFGR_EXTSEL_2 (0x4UL << ADC_CFGR_EXTSEL_Pos) /*!< 0x00000100 */ +#define ADC_CFGR_EXTSEL_3 (0x8UL << ADC_CFGR_EXTSEL_Pos) /*!< 0x00000200 */ + +#define ADC_CFGR_EXTEN_Pos (10U) +#define ADC_CFGR_EXTEN_Msk (0x3UL << ADC_CFGR_EXTEN_Pos) /*!< 0x00000C00 */ +#define ADC_CFGR_EXTEN ADC_CFGR_EXTEN_Msk /*!< ADC group regular external trigger polarity */ +#define ADC_CFGR_EXTEN_0 (0x1UL << ADC_CFGR_EXTEN_Pos) /*!< 0x00000400 */ +#define ADC_CFGR_EXTEN_1 (0x2UL << ADC_CFGR_EXTEN_Pos) /*!< 0x00000800 */ + +#define ADC_CFGR_OVRMOD_Pos (12U) +#define ADC_CFGR_OVRMOD_Msk (0x1UL << ADC_CFGR_OVRMOD_Pos) /*!< 0x00001000 */ +#define ADC_CFGR_OVRMOD ADC_CFGR_OVRMOD_Msk /*!< ADC group regular overrun configuration */ +#define ADC_CFGR_CONT_Pos (13U) +#define ADC_CFGR_CONT_Msk (0x1UL << ADC_CFGR_CONT_Pos) /*!< 0x00002000 */ +#define ADC_CFGR_CONT ADC_CFGR_CONT_Msk /*!< ADC group regular continuous conversion mode */ +#define ADC_CFGR_AUTDLY_Pos (14U) +#define ADC_CFGR_AUTDLY_Msk (0x1UL << ADC_CFGR_AUTDLY_Pos) /*!< 0x00004000 */ +#define ADC_CFGR_AUTDLY ADC_CFGR_AUTDLY_Msk /*!< ADC low power auto wait */ + +#define ADC_CFGR_DISCEN_Pos (16U) +#define ADC_CFGR_DISCEN_Msk (0x1UL << ADC_CFGR_DISCEN_Pos) /*!< 0x00010000 */ +#define ADC_CFGR_DISCEN ADC_CFGR_DISCEN_Msk /*!< ADC group regular sequencer discontinuous mode */ + +#define ADC_CFGR_DISCNUM_Pos (17U) +#define ADC_CFGR_DISCNUM_Msk (0x7UL << ADC_CFGR_DISCNUM_Pos) /*!< 0x000E0000 */ +#define ADC_CFGR_DISCNUM ADC_CFGR_DISCNUM_Msk /*!< ADC group regular sequencer discontinuous number of ranks */ +#define ADC_CFGR_DISCNUM_0 (0x1UL << ADC_CFGR_DISCNUM_Pos) /*!< 0x00020000 */ +#define ADC_CFGR_DISCNUM_1 (0x2UL << ADC_CFGR_DISCNUM_Pos) /*!< 0x00040000 */ +#define ADC_CFGR_DISCNUM_2 (0x4UL << ADC_CFGR_DISCNUM_Pos) /*!< 0x00080000 */ + +#define ADC_CFGR_JDISCEN_Pos (20U) +#define ADC_CFGR_JDISCEN_Msk (0x1UL << ADC_CFGR_JDISCEN_Pos) /*!< 0x00100000 */ +#define ADC_CFGR_JDISCEN ADC_CFGR_JDISCEN_Msk /*!< ADC group injected sequencer discontinuous mode */ +#define ADC_CFGR_JQM_Pos (21U) +#define ADC_CFGR_JQM_Msk (0x1UL << ADC_CFGR_JQM_Pos) /*!< 0x00200000 */ +#define ADC_CFGR_JQM ADC_CFGR_JQM_Msk /*!< ADC group injected contexts queue mode */ +#define ADC_CFGR_AWD1SGL_Pos (22U) +#define ADC_CFGR_AWD1SGL_Msk (0x1UL << ADC_CFGR_AWD1SGL_Pos) /*!< 0x00400000 */ +#define ADC_CFGR_AWD1SGL ADC_CFGR_AWD1SGL_Msk /*!< ADC analog watchdog 1 monitoring a single channel or all channels */ +#define ADC_CFGR_AWD1EN_Pos (23U) +#define ADC_CFGR_AWD1EN_Msk (0x1UL << ADC_CFGR_AWD1EN_Pos) /*!< 0x00800000 */ +#define ADC_CFGR_AWD1EN ADC_CFGR_AWD1EN_Msk /*!< ADC analog watchdog 1 enable on scope ADC group regular */ +#define ADC_CFGR_JAWD1EN_Pos (24U) +#define ADC_CFGR_JAWD1EN_Msk (0x1UL << ADC_CFGR_JAWD1EN_Pos) /*!< 0x01000000 */ +#define ADC_CFGR_JAWD1EN ADC_CFGR_JAWD1EN_Msk /*!< ADC analog watchdog 1 enable on scope ADC group injected */ +#define ADC_CFGR_JAUTO_Pos (25U) +#define ADC_CFGR_JAUTO_Msk (0x1UL << ADC_CFGR_JAUTO_Pos) /*!< 0x02000000 */ +#define ADC_CFGR_JAUTO ADC_CFGR_JAUTO_Msk /*!< ADC group injected automatic trigger mode */ + +#define ADC_CFGR_AWD1CH_Pos (26U) +#define ADC_CFGR_AWD1CH_Msk (0x1FUL << ADC_CFGR_AWD1CH_Pos) /*!< 0x7C000000 */ +#define ADC_CFGR_AWD1CH ADC_CFGR_AWD1CH_Msk /*!< ADC analog watchdog 1 monitored channel selection */ +#define ADC_CFGR_AWD1CH_0 (0x01UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x04000000 */ +#define ADC_CFGR_AWD1CH_1 (0x02UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x08000000 */ +#define ADC_CFGR_AWD1CH_2 (0x04UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x10000000 */ +#define ADC_CFGR_AWD1CH_3 (0x08UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x20000000 */ +#define ADC_CFGR_AWD1CH_4 (0x10UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x40000000 */ + +#define ADC_CFGR_JQDIS_Pos (31U) +#define ADC_CFGR_JQDIS_Msk (0x1UL << ADC_CFGR_JQDIS_Pos) /*!< 0x80000000 */ +#define ADC_CFGR_JQDIS ADC_CFGR_JQDIS_Msk /*!< ADC group injected contexts queue disable */ + +/******************** Bit definition for ADC_CFGR2 register *****************/ +#define ADC_CFGR2_ROVSE_Pos (0U) +#define ADC_CFGR2_ROVSE_Msk (0x1UL << ADC_CFGR2_ROVSE_Pos) /*!< 0x00000001 */ +#define ADC_CFGR2_ROVSE ADC_CFGR2_ROVSE_Msk /*!< ADC oversampler enable on scope ADC group regular */ +#define ADC_CFGR2_JOVSE_Pos (1U) +#define ADC_CFGR2_JOVSE_Msk (0x1UL << ADC_CFGR2_JOVSE_Pos) /*!< 0x00000002 */ +#define ADC_CFGR2_JOVSE ADC_CFGR2_JOVSE_Msk /*!< ADC oversampler enable on scope ADC group injected */ + +#define ADC_CFGR2_OVSR_Pos (2U) +#define ADC_CFGR2_OVSR_Msk (0x7UL << ADC_CFGR2_OVSR_Pos) /*!< 0x0000001C */ +#define ADC_CFGR2_OVSR ADC_CFGR2_OVSR_Msk /*!< ADC oversampling ratio */ +#define ADC_CFGR2_OVSR_0 (0x1UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000004 */ +#define ADC_CFGR2_OVSR_1 (0x2UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000008 */ +#define ADC_CFGR2_OVSR_2 (0x4UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000010 */ + +#define ADC_CFGR2_OVSS_Pos (5U) +#define ADC_CFGR2_OVSS_Msk (0xFUL << ADC_CFGR2_OVSS_Pos) /*!< 0x000001E0 */ +#define ADC_CFGR2_OVSS ADC_CFGR2_OVSS_Msk /*!< ADC oversampling shift */ +#define ADC_CFGR2_OVSS_0 (0x1UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000020 */ +#define ADC_CFGR2_OVSS_1 (0x2UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000040 */ +#define ADC_CFGR2_OVSS_2 (0x4UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000080 */ +#define ADC_CFGR2_OVSS_3 (0x8UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000100 */ + +#define ADC_CFGR2_TROVS_Pos (9U) +#define ADC_CFGR2_TROVS_Msk (0x1UL << ADC_CFGR2_TROVS_Pos) /*!< 0x00000200 */ +#define ADC_CFGR2_TROVS ADC_CFGR2_TROVS_Msk /*!< ADC oversampling discontinuous mode (triggered mode) for ADC group regular */ +#define ADC_CFGR2_ROVSM_Pos (10U) +#define ADC_CFGR2_ROVSM_Msk (0x1UL << ADC_CFGR2_ROVSM_Pos) /*!< 0x00000400 */ +#define ADC_CFGR2_ROVSM ADC_CFGR2_ROVSM_Msk /*!< ADC oversampling mode managing interlaced conversions of ADC group regular and group injected */ + +/******************** Bit definition for ADC_SMPR1 register *****************/ +#define ADC_SMPR1_SMP0_Pos (0U) +#define ADC_SMPR1_SMP0_Msk (0x7UL << ADC_SMPR1_SMP0_Pos) /*!< 0x00000007 */ +#define ADC_SMPR1_SMP0 ADC_SMPR1_SMP0_Msk /*!< ADC channel 0 sampling time selection */ +#define ADC_SMPR1_SMP0_0 (0x1UL << ADC_SMPR1_SMP0_Pos) /*!< 0x00000001 */ +#define ADC_SMPR1_SMP0_1 (0x2UL << ADC_SMPR1_SMP0_Pos) /*!< 0x00000002 */ +#define ADC_SMPR1_SMP0_2 (0x4UL << ADC_SMPR1_SMP0_Pos) /*!< 0x00000004 */ + +#define ADC_SMPR1_SMP1_Pos (3U) +#define ADC_SMPR1_SMP1_Msk (0x7UL << ADC_SMPR1_SMP1_Pos) /*!< 0x00000038 */ +#define ADC_SMPR1_SMP1 ADC_SMPR1_SMP1_Msk /*!< ADC channel 1 sampling time selection */ +#define ADC_SMPR1_SMP1_0 (0x1UL << ADC_SMPR1_SMP1_Pos) /*!< 0x00000008 */ +#define ADC_SMPR1_SMP1_1 (0x2UL << ADC_SMPR1_SMP1_Pos) /*!< 0x00000010 */ +#define ADC_SMPR1_SMP1_2 (0x4UL << ADC_SMPR1_SMP1_Pos) /*!< 0x00000020 */ + +#define ADC_SMPR1_SMP2_Pos (6U) +#define ADC_SMPR1_SMP2_Msk (0x7UL << ADC_SMPR1_SMP2_Pos) /*!< 0x000001C0 */ +#define ADC_SMPR1_SMP2 ADC_SMPR1_SMP2_Msk /*!< ADC channel 2 sampling time selection */ +#define ADC_SMPR1_SMP2_0 (0x1UL << ADC_SMPR1_SMP2_Pos) /*!< 0x00000040 */ +#define ADC_SMPR1_SMP2_1 (0x2UL << ADC_SMPR1_SMP2_Pos) /*!< 0x00000080 */ +#define ADC_SMPR1_SMP2_2 (0x4UL << ADC_SMPR1_SMP2_Pos) /*!< 0x00000100 */ + +#define ADC_SMPR1_SMP3_Pos (9U) +#define ADC_SMPR1_SMP3_Msk (0x7UL << ADC_SMPR1_SMP3_Pos) /*!< 0x00000E00 */ +#define ADC_SMPR1_SMP3 ADC_SMPR1_SMP3_Msk /*!< ADC channel 3 sampling time selection */ +#define ADC_SMPR1_SMP3_0 (0x1UL << ADC_SMPR1_SMP3_Pos) /*!< 0x00000200 */ +#define ADC_SMPR1_SMP3_1 (0x2UL << ADC_SMPR1_SMP3_Pos) /*!< 0x00000400 */ +#define ADC_SMPR1_SMP3_2 (0x4UL << ADC_SMPR1_SMP3_Pos) /*!< 0x00000800 */ + +#define ADC_SMPR1_SMP4_Pos (12U) +#define ADC_SMPR1_SMP4_Msk (0x7UL << ADC_SMPR1_SMP4_Pos) /*!< 0x00007000 */ +#define ADC_SMPR1_SMP4 ADC_SMPR1_SMP4_Msk /*!< ADC channel 4 sampling time selection */ +#define ADC_SMPR1_SMP4_0 (0x1UL << ADC_SMPR1_SMP4_Pos) /*!< 0x00001000 */ +#define ADC_SMPR1_SMP4_1 (0x2UL << ADC_SMPR1_SMP4_Pos) /*!< 0x00002000 */ +#define ADC_SMPR1_SMP4_2 (0x4UL << ADC_SMPR1_SMP4_Pos) /*!< 0x00004000 */ + +#define ADC_SMPR1_SMP5_Pos (15U) +#define ADC_SMPR1_SMP5_Msk (0x7UL << ADC_SMPR1_SMP5_Pos) /*!< 0x00038000 */ +#define ADC_SMPR1_SMP5 ADC_SMPR1_SMP5_Msk /*!< ADC channel 5 sampling time selection */ +#define ADC_SMPR1_SMP5_0 (0x1UL << ADC_SMPR1_SMP5_Pos) /*!< 0x00008000 */ +#define ADC_SMPR1_SMP5_1 (0x2UL << ADC_SMPR1_SMP5_Pos) /*!< 0x00010000 */ +#define ADC_SMPR1_SMP5_2 (0x4UL << ADC_SMPR1_SMP5_Pos) /*!< 0x00020000 */ + +#define ADC_SMPR1_SMP6_Pos (18U) +#define ADC_SMPR1_SMP6_Msk (0x7UL << ADC_SMPR1_SMP6_Pos) /*!< 0x001C0000 */ +#define ADC_SMPR1_SMP6 ADC_SMPR1_SMP6_Msk /*!< ADC channel 6 sampling time selection */ +#define ADC_SMPR1_SMP6_0 (0x1UL << ADC_SMPR1_SMP6_Pos) /*!< 0x00040000 */ +#define ADC_SMPR1_SMP6_1 (0x2UL << ADC_SMPR1_SMP6_Pos) /*!< 0x00080000 */ +#define ADC_SMPR1_SMP6_2 (0x4UL << ADC_SMPR1_SMP6_Pos) /*!< 0x00100000 */ + +#define ADC_SMPR1_SMP7_Pos (21U) +#define ADC_SMPR1_SMP7_Msk (0x7UL << ADC_SMPR1_SMP7_Pos) /*!< 0x00E00000 */ +#define ADC_SMPR1_SMP7 ADC_SMPR1_SMP7_Msk /*!< ADC channel 7 sampling time selection */ +#define ADC_SMPR1_SMP7_0 (0x1UL << ADC_SMPR1_SMP7_Pos) /*!< 0x00200000 */ +#define ADC_SMPR1_SMP7_1 (0x2UL << ADC_SMPR1_SMP7_Pos) /*!< 0x00400000 */ +#define ADC_SMPR1_SMP7_2 (0x4UL << ADC_SMPR1_SMP7_Pos) /*!< 0x00800000 */ + +#define ADC_SMPR1_SMP8_Pos (24U) +#define ADC_SMPR1_SMP8_Msk (0x7UL << ADC_SMPR1_SMP8_Pos) /*!< 0x07000000 */ +#define ADC_SMPR1_SMP8 ADC_SMPR1_SMP8_Msk /*!< ADC channel 8 sampling time selection */ +#define ADC_SMPR1_SMP8_0 (0x1UL << ADC_SMPR1_SMP8_Pos) /*!< 0x01000000 */ +#define ADC_SMPR1_SMP8_1 (0x2UL << ADC_SMPR1_SMP8_Pos) /*!< 0x02000000 */ +#define ADC_SMPR1_SMP8_2 (0x4UL << ADC_SMPR1_SMP8_Pos) /*!< 0x04000000 */ + +#define ADC_SMPR1_SMP9_Pos (27U) +#define ADC_SMPR1_SMP9_Msk (0x7UL << ADC_SMPR1_SMP9_Pos) /*!< 0x38000000 */ +#define ADC_SMPR1_SMP9 ADC_SMPR1_SMP9_Msk /*!< ADC channel 9 sampling time selection */ +#define ADC_SMPR1_SMP9_0 (0x1UL << ADC_SMPR1_SMP9_Pos) /*!< 0x08000000 */ +#define ADC_SMPR1_SMP9_1 (0x2UL << ADC_SMPR1_SMP9_Pos) /*!< 0x10000000 */ +#define ADC_SMPR1_SMP9_2 (0x4UL << ADC_SMPR1_SMP9_Pos) /*!< 0x20000000 */ + +/******************** Bit definition for ADC_SMPR2 register *****************/ +#define ADC_SMPR2_SMP10_Pos (0U) +#define ADC_SMPR2_SMP10_Msk (0x7UL << ADC_SMPR2_SMP10_Pos) /*!< 0x00000007 */ +#define ADC_SMPR2_SMP10 ADC_SMPR2_SMP10_Msk /*!< ADC channel 10 sampling time selection */ +#define ADC_SMPR2_SMP10_0 (0x1UL << ADC_SMPR2_SMP10_Pos) /*!< 0x00000001 */ +#define ADC_SMPR2_SMP10_1 (0x2UL << ADC_SMPR2_SMP10_Pos) /*!< 0x00000002 */ +#define ADC_SMPR2_SMP10_2 (0x4UL << ADC_SMPR2_SMP10_Pos) /*!< 0x00000004 */ + +#define ADC_SMPR2_SMP11_Pos (3U) +#define ADC_SMPR2_SMP11_Msk (0x7UL << ADC_SMPR2_SMP11_Pos) /*!< 0x00000038 */ +#define ADC_SMPR2_SMP11 ADC_SMPR2_SMP11_Msk /*!< ADC channel 11 sampling time selection */ +#define ADC_SMPR2_SMP11_0 (0x1UL << ADC_SMPR2_SMP11_Pos) /*!< 0x00000008 */ +#define ADC_SMPR2_SMP11_1 (0x2UL << ADC_SMPR2_SMP11_Pos) /*!< 0x00000010 */ +#define ADC_SMPR2_SMP11_2 (0x4UL << ADC_SMPR2_SMP11_Pos) /*!< 0x00000020 */ + +#define ADC_SMPR2_SMP12_Pos (6U) +#define ADC_SMPR2_SMP12_Msk (0x7UL << ADC_SMPR2_SMP12_Pos) /*!< 0x000001C0 */ +#define ADC_SMPR2_SMP12 ADC_SMPR2_SMP12_Msk /*!< ADC channel 12 sampling time selection */ +#define ADC_SMPR2_SMP12_0 (0x1UL << ADC_SMPR2_SMP12_Pos) /*!< 0x00000040 */ +#define ADC_SMPR2_SMP12_1 (0x2UL << ADC_SMPR2_SMP12_Pos) /*!< 0x00000080 */ +#define ADC_SMPR2_SMP12_2 (0x4UL << ADC_SMPR2_SMP12_Pos) /*!< 0x00000100 */ + +#define ADC_SMPR2_SMP13_Pos (9U) +#define ADC_SMPR2_SMP13_Msk (0x7UL << ADC_SMPR2_SMP13_Pos) /*!< 0x00000E00 */ +#define ADC_SMPR2_SMP13 ADC_SMPR2_SMP13_Msk /*!< ADC channel 13 sampling time selection */ +#define ADC_SMPR2_SMP13_0 (0x1UL << ADC_SMPR2_SMP13_Pos) /*!< 0x00000200 */ +#define ADC_SMPR2_SMP13_1 (0x2UL << ADC_SMPR2_SMP13_Pos) /*!< 0x00000400 */ +#define ADC_SMPR2_SMP13_2 (0x4UL << ADC_SMPR2_SMP13_Pos) /*!< 0x00000800 */ + +#define ADC_SMPR2_SMP14_Pos (12U) +#define ADC_SMPR2_SMP14_Msk (0x7UL << ADC_SMPR2_SMP14_Pos) /*!< 0x00007000 */ +#define ADC_SMPR2_SMP14 ADC_SMPR2_SMP14_Msk /*!< ADC channel 14 sampling time selection */ +#define ADC_SMPR2_SMP14_0 (0x1UL << ADC_SMPR2_SMP14_Pos) /*!< 0x00001000 */ +#define ADC_SMPR2_SMP14_1 (0x2UL << ADC_SMPR2_SMP14_Pos) /*!< 0x00002000 */ +#define ADC_SMPR2_SMP14_2 (0x4UL << ADC_SMPR2_SMP14_Pos) /*!< 0x00004000 */ + +#define ADC_SMPR2_SMP15_Pos (15U) +#define ADC_SMPR2_SMP15_Msk (0x7UL << ADC_SMPR2_SMP15_Pos) /*!< 0x00038000 */ +#define ADC_SMPR2_SMP15 ADC_SMPR2_SMP15_Msk /*!< ADC channel 15 sampling time selection */ +#define ADC_SMPR2_SMP15_0 (0x1UL << ADC_SMPR2_SMP15_Pos) /*!< 0x00008000 */ +#define ADC_SMPR2_SMP15_1 (0x2UL << ADC_SMPR2_SMP15_Pos) /*!< 0x00010000 */ +#define ADC_SMPR2_SMP15_2 (0x4UL << ADC_SMPR2_SMP15_Pos) /*!< 0x00020000 */ + +#define ADC_SMPR2_SMP16_Pos (18U) +#define ADC_SMPR2_SMP16_Msk (0x7UL << ADC_SMPR2_SMP16_Pos) /*!< 0x001C0000 */ +#define ADC_SMPR2_SMP16 ADC_SMPR2_SMP16_Msk /*!< ADC channel 16 sampling time selection */ +#define ADC_SMPR2_SMP16_0 (0x1UL << ADC_SMPR2_SMP16_Pos) /*!< 0x00040000 */ +#define ADC_SMPR2_SMP16_1 (0x2UL << ADC_SMPR2_SMP16_Pos) /*!< 0x00080000 */ +#define ADC_SMPR2_SMP16_2 (0x4UL << ADC_SMPR2_SMP16_Pos) /*!< 0x00100000 */ + +#define ADC_SMPR2_SMP17_Pos (21U) +#define ADC_SMPR2_SMP17_Msk (0x7UL << ADC_SMPR2_SMP17_Pos) /*!< 0x00E00000 */ +#define ADC_SMPR2_SMP17 ADC_SMPR2_SMP17_Msk /*!< ADC channel 17 sampling time selection */ +#define ADC_SMPR2_SMP17_0 (0x1UL << ADC_SMPR2_SMP17_Pos) /*!< 0x00200000 */ +#define ADC_SMPR2_SMP17_1 (0x2UL << ADC_SMPR2_SMP17_Pos) /*!< 0x00400000 */ +#define ADC_SMPR2_SMP17_2 (0x4UL << ADC_SMPR2_SMP17_Pos) /*!< 0x00800000 */ + +#define ADC_SMPR2_SMP18_Pos (24U) +#define ADC_SMPR2_SMP18_Msk (0x7UL << ADC_SMPR2_SMP18_Pos) /*!< 0x07000000 */ +#define ADC_SMPR2_SMP18 ADC_SMPR2_SMP18_Msk /*!< ADC channel 18 sampling time selection */ +#define ADC_SMPR2_SMP18_0 (0x1UL << ADC_SMPR2_SMP18_Pos) /*!< 0x01000000 */ +#define ADC_SMPR2_SMP18_1 (0x2UL << ADC_SMPR2_SMP18_Pos) /*!< 0x02000000 */ +#define ADC_SMPR2_SMP18_2 (0x4UL << ADC_SMPR2_SMP18_Pos) /*!< 0x04000000 */ + +/******************** Bit definition for ADC_TR1 register *******************/ +#define ADC_TR1_LT1_Pos (0U) +#define ADC_TR1_LT1_Msk (0xFFFUL << ADC_TR1_LT1_Pos) /*!< 0x00000FFF */ +#define ADC_TR1_LT1 ADC_TR1_LT1_Msk /*!< ADC analog watchdog 1 threshold low */ +#define ADC_TR1_LT1_0 (0x001UL << ADC_TR1_LT1_Pos) /*!< 0x00000001 */ +#define ADC_TR1_LT1_1 (0x002UL << ADC_TR1_LT1_Pos) /*!< 0x00000002 */ +#define ADC_TR1_LT1_2 (0x004UL << ADC_TR1_LT1_Pos) /*!< 0x00000004 */ +#define ADC_TR1_LT1_3 (0x008UL << ADC_TR1_LT1_Pos) /*!< 0x00000008 */ +#define ADC_TR1_LT1_4 (0x010UL << ADC_TR1_LT1_Pos) /*!< 0x00000010 */ +#define ADC_TR1_LT1_5 (0x020UL << ADC_TR1_LT1_Pos) /*!< 0x00000020 */ +#define ADC_TR1_LT1_6 (0x040UL << ADC_TR1_LT1_Pos) /*!< 0x00000040 */ +#define ADC_TR1_LT1_7 (0x080UL << ADC_TR1_LT1_Pos) /*!< 0x00000080 */ +#define ADC_TR1_LT1_8 (0x100UL << ADC_TR1_LT1_Pos) /*!< 0x00000100 */ +#define ADC_TR1_LT1_9 (0x200UL << ADC_TR1_LT1_Pos) /*!< 0x00000200 */ +#define ADC_TR1_LT1_10 (0x400UL << ADC_TR1_LT1_Pos) /*!< 0x00000400 */ +#define ADC_TR1_LT1_11 (0x800UL << ADC_TR1_LT1_Pos) /*!< 0x00000800 */ + +#define ADC_TR1_HT1_Pos (16U) +#define ADC_TR1_HT1_Msk (0xFFFUL << ADC_TR1_HT1_Pos) /*!< 0x0FFF0000 */ +#define ADC_TR1_HT1 ADC_TR1_HT1_Msk /*!< ADC Analog watchdog 1 threshold high */ +#define ADC_TR1_HT1_0 (0x001UL << ADC_TR1_HT1_Pos) /*!< 0x00010000 */ +#define ADC_TR1_HT1_1 (0x002UL << ADC_TR1_HT1_Pos) /*!< 0x00020000 */ +#define ADC_TR1_HT1_2 (0x004UL << ADC_TR1_HT1_Pos) /*!< 0x00040000 */ +#define ADC_TR1_HT1_3 (0x008UL << ADC_TR1_HT1_Pos) /*!< 0x00080000 */ +#define ADC_TR1_HT1_4 (0x010UL << ADC_TR1_HT1_Pos) /*!< 0x00100000 */ +#define ADC_TR1_HT1_5 (0x020UL << ADC_TR1_HT1_Pos) /*!< 0x00200000 */ +#define ADC_TR1_HT1_6 (0x040UL << ADC_TR1_HT1_Pos) /*!< 0x00400000 */ +#define ADC_TR1_HT1_7 (0x080UL << ADC_TR1_HT1_Pos) /*!< 0x00800000 */ +#define ADC_TR1_HT1_8 (0x100UL << ADC_TR1_HT1_Pos) /*!< 0x01000000 */ +#define ADC_TR1_HT1_9 (0x200UL << ADC_TR1_HT1_Pos) /*!< 0x02000000 */ +#define ADC_TR1_HT1_10 (0x400UL << ADC_TR1_HT1_Pos) /*!< 0x04000000 */ +#define ADC_TR1_HT1_11 (0x800UL << ADC_TR1_HT1_Pos) /*!< 0x08000000 */ + +/******************** Bit definition for ADC_TR2 register *******************/ +#define ADC_TR2_LT2_Pos (0U) +#define ADC_TR2_LT2_Msk (0xFFUL << ADC_TR2_LT2_Pos) /*!< 0x000000FF */ +#define ADC_TR2_LT2 ADC_TR2_LT2_Msk /*!< ADC analog watchdog 2 threshold low */ +#define ADC_TR2_LT2_0 (0x01UL << ADC_TR2_LT2_Pos) /*!< 0x00000001 */ +#define ADC_TR2_LT2_1 (0x02UL << ADC_TR2_LT2_Pos) /*!< 0x00000002 */ +#define ADC_TR2_LT2_2 (0x04UL << ADC_TR2_LT2_Pos) /*!< 0x00000004 */ +#define ADC_TR2_LT2_3 (0x08UL << ADC_TR2_LT2_Pos) /*!< 0x00000008 */ +#define ADC_TR2_LT2_4 (0x10UL << ADC_TR2_LT2_Pos) /*!< 0x00000010 */ +#define ADC_TR2_LT2_5 (0x20UL << ADC_TR2_LT2_Pos) /*!< 0x00000020 */ +#define ADC_TR2_LT2_6 (0x40UL << ADC_TR2_LT2_Pos) /*!< 0x00000040 */ +#define ADC_TR2_LT2_7 (0x80UL << ADC_TR2_LT2_Pos) /*!< 0x00000080 */ + +#define ADC_TR2_HT2_Pos (16U) +#define ADC_TR2_HT2_Msk (0xFFUL << ADC_TR2_HT2_Pos) /*!< 0x00FF0000 */ +#define ADC_TR2_HT2 ADC_TR2_HT2_Msk /*!< ADC analog watchdog 2 threshold high */ +#define ADC_TR2_HT2_0 (0x01UL << ADC_TR2_HT2_Pos) /*!< 0x00010000 */ +#define ADC_TR2_HT2_1 (0x02UL << ADC_TR2_HT2_Pos) /*!< 0x00020000 */ +#define ADC_TR2_HT2_2 (0x04UL << ADC_TR2_HT2_Pos) /*!< 0x00040000 */ +#define ADC_TR2_HT2_3 (0x08UL << ADC_TR2_HT2_Pos) /*!< 0x00080000 */ +#define ADC_TR2_HT2_4 (0x10UL << ADC_TR2_HT2_Pos) /*!< 0x00100000 */ +#define ADC_TR2_HT2_5 (0x20UL << ADC_TR2_HT2_Pos) /*!< 0x00200000 */ +#define ADC_TR2_HT2_6 (0x40UL << ADC_TR2_HT2_Pos) /*!< 0x00400000 */ +#define ADC_TR2_HT2_7 (0x80UL << ADC_TR2_HT2_Pos) /*!< 0x00800000 */ + +/******************** Bit definition for ADC_TR3 register *******************/ +#define ADC_TR3_LT3_Pos (0U) +#define ADC_TR3_LT3_Msk (0xFFUL << ADC_TR3_LT3_Pos) /*!< 0x000000FF */ +#define ADC_TR3_LT3 ADC_TR3_LT3_Msk /*!< ADC analog watchdog 3 threshold low */ +#define ADC_TR3_LT3_0 (0x01UL << ADC_TR3_LT3_Pos) /*!< 0x00000001 */ +#define ADC_TR3_LT3_1 (0x02UL << ADC_TR3_LT3_Pos) /*!< 0x00000002 */ +#define ADC_TR3_LT3_2 (0x04UL << ADC_TR3_LT3_Pos) /*!< 0x00000004 */ +#define ADC_TR3_LT3_3 (0x08UL << ADC_TR3_LT3_Pos) /*!< 0x00000008 */ +#define ADC_TR3_LT3_4 (0x10UL << ADC_TR3_LT3_Pos) /*!< 0x00000010 */ +#define ADC_TR3_LT3_5 (0x20UL << ADC_TR3_LT3_Pos) /*!< 0x00000020 */ +#define ADC_TR3_LT3_6 (0x40UL << ADC_TR3_LT3_Pos) /*!< 0x00000040 */ +#define ADC_TR3_LT3_7 (0x80UL << ADC_TR3_LT3_Pos) /*!< 0x00000080 */ + +#define ADC_TR3_HT3_Pos (16U) +#define ADC_TR3_HT3_Msk (0xFFUL << ADC_TR3_HT3_Pos) /*!< 0x00FF0000 */ +#define ADC_TR3_HT3 ADC_TR3_HT3_Msk /*!< ADC analog watchdog 3 threshold high */ +#define ADC_TR3_HT3_0 (0x01UL << ADC_TR3_HT3_Pos) /*!< 0x00010000 */ +#define ADC_TR3_HT3_1 (0x02UL << ADC_TR3_HT3_Pos) /*!< 0x00020000 */ +#define ADC_TR3_HT3_2 (0x04UL << ADC_TR3_HT3_Pos) /*!< 0x00040000 */ +#define ADC_TR3_HT3_3 (0x08UL << ADC_TR3_HT3_Pos) /*!< 0x00080000 */ +#define ADC_TR3_HT3_4 (0x10UL << ADC_TR3_HT3_Pos) /*!< 0x00100000 */ +#define ADC_TR3_HT3_5 (0x20UL << ADC_TR3_HT3_Pos) /*!< 0x00200000 */ +#define ADC_TR3_HT3_6 (0x40UL << ADC_TR3_HT3_Pos) /*!< 0x00400000 */ +#define ADC_TR3_HT3_7 (0x80UL << ADC_TR3_HT3_Pos) /*!< 0x00800000 */ + +/******************** Bit definition for ADC_SQR1 register ******************/ +#define ADC_SQR1_L_Pos (0U) +#define ADC_SQR1_L_Msk (0xFUL << ADC_SQR1_L_Pos) /*!< 0x0000000F */ +#define ADC_SQR1_L ADC_SQR1_L_Msk /*!< ADC group regular sequencer scan length */ +#define ADC_SQR1_L_0 (0x1UL << ADC_SQR1_L_Pos) /*!< 0x00000001 */ +#define ADC_SQR1_L_1 (0x2UL << ADC_SQR1_L_Pos) /*!< 0x00000002 */ +#define ADC_SQR1_L_2 (0x4UL << ADC_SQR1_L_Pos) /*!< 0x00000004 */ +#define ADC_SQR1_L_3 (0x8UL << ADC_SQR1_L_Pos) /*!< 0x00000008 */ + +#define ADC_SQR1_SQ1_Pos (6U) +#define ADC_SQR1_SQ1_Msk (0x1FUL << ADC_SQR1_SQ1_Pos) /*!< 0x000007C0 */ +#define ADC_SQR1_SQ1 ADC_SQR1_SQ1_Msk /*!< ADC group regular sequencer rank 1 */ +#define ADC_SQR1_SQ1_0 (0x01UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000040 */ +#define ADC_SQR1_SQ1_1 (0x02UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000080 */ +#define ADC_SQR1_SQ1_2 (0x04UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000100 */ +#define ADC_SQR1_SQ1_3 (0x08UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000200 */ +#define ADC_SQR1_SQ1_4 (0x10UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000400 */ + +#define ADC_SQR1_SQ2_Pos (12U) +#define ADC_SQR1_SQ2_Msk (0x1FUL << ADC_SQR1_SQ2_Pos) /*!< 0x0001F000 */ +#define ADC_SQR1_SQ2 ADC_SQR1_SQ2_Msk /*!< ADC group regular sequencer rank 2 */ +#define ADC_SQR1_SQ2_0 (0x01UL << ADC_SQR1_SQ2_Pos) /*!< 0x00001000 */ +#define ADC_SQR1_SQ2_1 (0x02UL << ADC_SQR1_SQ2_Pos) /*!< 0x00002000 */ +#define ADC_SQR1_SQ2_2 (0x04UL << ADC_SQR1_SQ2_Pos) /*!< 0x00004000 */ +#define ADC_SQR1_SQ2_3 (0x08UL << ADC_SQR1_SQ2_Pos) /*!< 0x00008000 */ +#define ADC_SQR1_SQ2_4 (0x10UL << ADC_SQR1_SQ2_Pos) /*!< 0x00010000 */ + +#define ADC_SQR1_SQ3_Pos (18U) +#define ADC_SQR1_SQ3_Msk (0x1FUL << ADC_SQR1_SQ3_Pos) /*!< 0x007C0000 */ +#define ADC_SQR1_SQ3 ADC_SQR1_SQ3_Msk /*!< ADC group regular sequencer rank 3 */ +#define ADC_SQR1_SQ3_0 (0x01UL << ADC_SQR1_SQ3_Pos) /*!< 0x00040000 */ +#define ADC_SQR1_SQ3_1 (0x02UL << ADC_SQR1_SQ3_Pos) /*!< 0x00080000 */ +#define ADC_SQR1_SQ3_2 (0x04UL << ADC_SQR1_SQ3_Pos) /*!< 0x00100000 */ +#define ADC_SQR1_SQ3_3 (0x08UL << ADC_SQR1_SQ3_Pos) /*!< 0x00200000 */ +#define ADC_SQR1_SQ3_4 (0x10UL << ADC_SQR1_SQ3_Pos) /*!< 0x00400000 */ + +#define ADC_SQR1_SQ4_Pos (24U) +#define ADC_SQR1_SQ4_Msk (0x1FUL << ADC_SQR1_SQ4_Pos) /*!< 0x1F000000 */ +#define ADC_SQR1_SQ4 ADC_SQR1_SQ4_Msk /*!< ADC group regular sequencer rank 4 */ +#define ADC_SQR1_SQ4_0 (0x01UL << ADC_SQR1_SQ4_Pos) /*!< 0x01000000 */ +#define ADC_SQR1_SQ4_1 (0x02UL << ADC_SQR1_SQ4_Pos) /*!< 0x02000000 */ +#define ADC_SQR1_SQ4_2 (0x04UL << ADC_SQR1_SQ4_Pos) /*!< 0x04000000 */ +#define ADC_SQR1_SQ4_3 (0x08UL << ADC_SQR1_SQ4_Pos) /*!< 0x08000000 */ +#define ADC_SQR1_SQ4_4 (0x10UL << ADC_SQR1_SQ4_Pos) /*!< 0x10000000 */ + +/******************** Bit definition for ADC_SQR2 register ******************/ +#define ADC_SQR2_SQ5_Pos (0U) +#define ADC_SQR2_SQ5_Msk (0x1FUL << ADC_SQR2_SQ5_Pos) /*!< 0x0000001F */ +#define ADC_SQR2_SQ5 ADC_SQR2_SQ5_Msk /*!< ADC group regular sequencer rank 5 */ +#define ADC_SQR2_SQ5_0 (0x01UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000001 */ +#define ADC_SQR2_SQ5_1 (0x02UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000002 */ +#define ADC_SQR2_SQ5_2 (0x04UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000004 */ +#define ADC_SQR2_SQ5_3 (0x08UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000008 */ +#define ADC_SQR2_SQ5_4 (0x10UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000010 */ + +#define ADC_SQR2_SQ6_Pos (6U) +#define ADC_SQR2_SQ6_Msk (0x1FUL << ADC_SQR2_SQ6_Pos) /*!< 0x000007C0 */ +#define ADC_SQR2_SQ6 ADC_SQR2_SQ6_Msk /*!< ADC group regular sequencer rank 6 */ +#define ADC_SQR2_SQ6_0 (0x01UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000040 */ +#define ADC_SQR2_SQ6_1 (0x02UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000080 */ +#define ADC_SQR2_SQ6_2 (0x04UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000100 */ +#define ADC_SQR2_SQ6_3 (0x08UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000200 */ +#define ADC_SQR2_SQ6_4 (0x10UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000400 */ + +#define ADC_SQR2_SQ7_Pos (12U) +#define ADC_SQR2_SQ7_Msk (0x1FUL << ADC_SQR2_SQ7_Pos) /*!< 0x0001F000 */ +#define ADC_SQR2_SQ7 ADC_SQR2_SQ7_Msk /*!< ADC group regular sequencer rank 7 */ +#define ADC_SQR2_SQ7_0 (0x01UL << ADC_SQR2_SQ7_Pos) /*!< 0x00001000 */ +#define ADC_SQR2_SQ7_1 (0x02UL << ADC_SQR2_SQ7_Pos) /*!< 0x00002000 */ +#define ADC_SQR2_SQ7_2 (0x04UL << ADC_SQR2_SQ7_Pos) /*!< 0x00004000 */ +#define ADC_SQR2_SQ7_3 (0x08UL << ADC_SQR2_SQ7_Pos) /*!< 0x00008000 */ +#define ADC_SQR2_SQ7_4 (0x10UL << ADC_SQR2_SQ7_Pos) /*!< 0x00010000 */ + +#define ADC_SQR2_SQ8_Pos (18U) +#define ADC_SQR2_SQ8_Msk (0x1FUL << ADC_SQR2_SQ8_Pos) /*!< 0x007C0000 */ +#define ADC_SQR2_SQ8 ADC_SQR2_SQ8_Msk /*!< ADC group regular sequencer rank 8 */ +#define ADC_SQR2_SQ8_0 (0x01UL << ADC_SQR2_SQ8_Pos) /*!< 0x00040000 */ +#define ADC_SQR2_SQ8_1 (0x02UL << ADC_SQR2_SQ8_Pos) /*!< 0x00080000 */ +#define ADC_SQR2_SQ8_2 (0x04UL << ADC_SQR2_SQ8_Pos) /*!< 0x00100000 */ +#define ADC_SQR2_SQ8_3 (0x08UL << ADC_SQR2_SQ8_Pos) /*!< 0x00200000 */ +#define ADC_SQR2_SQ8_4 (0x10UL << ADC_SQR2_SQ8_Pos) /*!< 0x00400000 */ + +#define ADC_SQR2_SQ9_Pos (24U) +#define ADC_SQR2_SQ9_Msk (0x1FUL << ADC_SQR2_SQ9_Pos) /*!< 0x1F000000 */ +#define ADC_SQR2_SQ9 ADC_SQR2_SQ9_Msk /*!< ADC group regular sequencer rank 9 */ +#define ADC_SQR2_SQ9_0 (0x01UL << ADC_SQR2_SQ9_Pos) /*!< 0x01000000 */ +#define ADC_SQR2_SQ9_1 (0x02UL << ADC_SQR2_SQ9_Pos) /*!< 0x02000000 */ +#define ADC_SQR2_SQ9_2 (0x04UL << ADC_SQR2_SQ9_Pos) /*!< 0x04000000 */ +#define ADC_SQR2_SQ9_3 (0x08UL << ADC_SQR2_SQ9_Pos) /*!< 0x08000000 */ +#define ADC_SQR2_SQ9_4 (0x10UL << ADC_SQR2_SQ9_Pos) /*!< 0x10000000 */ + +/******************** Bit definition for ADC_SQR3 register ******************/ +#define ADC_SQR3_SQ10_Pos (0U) +#define ADC_SQR3_SQ10_Msk (0x1FUL << ADC_SQR3_SQ10_Pos) /*!< 0x0000001F */ +#define ADC_SQR3_SQ10 ADC_SQR3_SQ10_Msk /*!< ADC group regular sequencer rank 10 */ +#define ADC_SQR3_SQ10_0 (0x01UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000001 */ +#define ADC_SQR3_SQ10_1 (0x02UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000002 */ +#define ADC_SQR3_SQ10_2 (0x04UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000004 */ +#define ADC_SQR3_SQ10_3 (0x08UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000008 */ +#define ADC_SQR3_SQ10_4 (0x10UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000010 */ + +#define ADC_SQR3_SQ11_Pos (6U) +#define ADC_SQR3_SQ11_Msk (0x1FUL << ADC_SQR3_SQ11_Pos) /*!< 0x000007C0 */ +#define ADC_SQR3_SQ11 ADC_SQR3_SQ11_Msk /*!< ADC group regular sequencer rank 11 */ +#define ADC_SQR3_SQ11_0 (0x01UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000040 */ +#define ADC_SQR3_SQ11_1 (0x02UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000080 */ +#define ADC_SQR3_SQ11_2 (0x04UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000100 */ +#define ADC_SQR3_SQ11_3 (0x08UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000200 */ +#define ADC_SQR3_SQ11_4 (0x10UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000400 */ + +#define ADC_SQR3_SQ12_Pos (12U) +#define ADC_SQR3_SQ12_Msk (0x1FUL << ADC_SQR3_SQ12_Pos) /*!< 0x0001F000 */ +#define ADC_SQR3_SQ12 ADC_SQR3_SQ12_Msk /*!< ADC group regular sequencer rank 12 */ +#define ADC_SQR3_SQ12_0 (0x01UL << ADC_SQR3_SQ12_Pos) /*!< 0x00001000 */ +#define ADC_SQR3_SQ12_1 (0x02UL << ADC_SQR3_SQ12_Pos) /*!< 0x00002000 */ +#define ADC_SQR3_SQ12_2 (0x04UL << ADC_SQR3_SQ12_Pos) /*!< 0x00004000 */ +#define ADC_SQR3_SQ12_3 (0x08UL << ADC_SQR3_SQ12_Pos) /*!< 0x00008000 */ +#define ADC_SQR3_SQ12_4 (0x10UL << ADC_SQR3_SQ12_Pos) /*!< 0x00010000 */ + +#define ADC_SQR3_SQ13_Pos (18U) +#define ADC_SQR3_SQ13_Msk (0x1FUL << ADC_SQR3_SQ13_Pos) /*!< 0x007C0000 */ +#define ADC_SQR3_SQ13 ADC_SQR3_SQ13_Msk /*!< ADC group regular sequencer rank 13 */ +#define ADC_SQR3_SQ13_0 (0x01UL << ADC_SQR3_SQ13_Pos) /*!< 0x00040000 */ +#define ADC_SQR3_SQ13_1 (0x02UL << ADC_SQR3_SQ13_Pos) /*!< 0x00080000 */ +#define ADC_SQR3_SQ13_2 (0x04UL << ADC_SQR3_SQ13_Pos) /*!< 0x00100000 */ +#define ADC_SQR3_SQ13_3 (0x08UL << ADC_SQR3_SQ13_Pos) /*!< 0x00200000 */ +#define ADC_SQR3_SQ13_4 (0x10UL << ADC_SQR3_SQ13_Pos) /*!< 0x00400000 */ + +#define ADC_SQR3_SQ14_Pos (24U) +#define ADC_SQR3_SQ14_Msk (0x1FUL << ADC_SQR3_SQ14_Pos) /*!< 0x1F000000 */ +#define ADC_SQR3_SQ14 ADC_SQR3_SQ14_Msk /*!< ADC group regular sequencer rank 14 */ +#define ADC_SQR3_SQ14_0 (0x01UL << ADC_SQR3_SQ14_Pos) /*!< 0x01000000 */ +#define ADC_SQR3_SQ14_1 (0x02UL << ADC_SQR3_SQ14_Pos) /*!< 0x02000000 */ +#define ADC_SQR3_SQ14_2 (0x04UL << ADC_SQR3_SQ14_Pos) /*!< 0x04000000 */ +#define ADC_SQR3_SQ14_3 (0x08UL << ADC_SQR3_SQ14_Pos) /*!< 0x08000000 */ +#define ADC_SQR3_SQ14_4 (0x10UL << ADC_SQR3_SQ14_Pos) /*!< 0x10000000 */ + +/******************** Bit definition for ADC_SQR4 register ******************/ +#define ADC_SQR4_SQ15_Pos (0U) +#define ADC_SQR4_SQ15_Msk (0x1FUL << ADC_SQR4_SQ15_Pos) /*!< 0x0000001F */ +#define ADC_SQR4_SQ15 ADC_SQR4_SQ15_Msk /*!< ADC group regular sequencer rank 15 */ +#define ADC_SQR4_SQ15_0 (0x01UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000001 */ +#define ADC_SQR4_SQ15_1 (0x02UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000002 */ +#define ADC_SQR4_SQ15_2 (0x04UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000004 */ +#define ADC_SQR4_SQ15_3 (0x08UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000008 */ +#define ADC_SQR4_SQ15_4 (0x10UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000010 */ + +#define ADC_SQR4_SQ16_Pos (6U) +#define ADC_SQR4_SQ16_Msk (0x1FUL << ADC_SQR4_SQ16_Pos) /*!< 0x000007C0 */ +#define ADC_SQR4_SQ16 ADC_SQR4_SQ16_Msk /*!< ADC group regular sequencer rank 16 */ +#define ADC_SQR4_SQ16_0 (0x01UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000040 */ +#define ADC_SQR4_SQ16_1 (0x02UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000080 */ +#define ADC_SQR4_SQ16_2 (0x04UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000100 */ +#define ADC_SQR4_SQ16_3 (0x08UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000200 */ +#define ADC_SQR4_SQ16_4 (0x10UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000400 */ + +/******************** Bit definition for ADC_DR register ********************/ +#define ADC_DR_RDATA_Pos (0U) +#define ADC_DR_RDATA_Msk (0xFFFFUL << ADC_DR_RDATA_Pos) /*!< 0x0000FFFF */ +#define ADC_DR_RDATA ADC_DR_RDATA_Msk /*!< ADC group regular conversion data */ +#define ADC_DR_RDATA_0 (0x0001UL << ADC_DR_RDATA_Pos) /*!< 0x00000001 */ +#define ADC_DR_RDATA_1 (0x0002UL << ADC_DR_RDATA_Pos) /*!< 0x00000002 */ +#define ADC_DR_RDATA_2 (0x0004UL << ADC_DR_RDATA_Pos) /*!< 0x00000004 */ +#define ADC_DR_RDATA_3 (0x0008UL << ADC_DR_RDATA_Pos) /*!< 0x00000008 */ +#define ADC_DR_RDATA_4 (0x0010UL << ADC_DR_RDATA_Pos) /*!< 0x00000010 */ +#define ADC_DR_RDATA_5 (0x0020UL << ADC_DR_RDATA_Pos) /*!< 0x00000020 */ +#define ADC_DR_RDATA_6 (0x0040UL << ADC_DR_RDATA_Pos) /*!< 0x00000040 */ +#define ADC_DR_RDATA_7 (0x0080UL << ADC_DR_RDATA_Pos) /*!< 0x00000080 */ +#define ADC_DR_RDATA_8 (0x0100UL << ADC_DR_RDATA_Pos) /*!< 0x00000100 */ +#define ADC_DR_RDATA_9 (0x0200UL << ADC_DR_RDATA_Pos) /*!< 0x00000200 */ +#define ADC_DR_RDATA_10 (0x0400UL << ADC_DR_RDATA_Pos) /*!< 0x00000400 */ +#define ADC_DR_RDATA_11 (0x0800UL << ADC_DR_RDATA_Pos) /*!< 0x00000800 */ +#define ADC_DR_RDATA_12 (0x1000UL << ADC_DR_RDATA_Pos) /*!< 0x00001000 */ +#define ADC_DR_RDATA_13 (0x2000UL << ADC_DR_RDATA_Pos) /*!< 0x00002000 */ +#define ADC_DR_RDATA_14 (0x4000UL << ADC_DR_RDATA_Pos) /*!< 0x00004000 */ +#define ADC_DR_RDATA_15 (0x8000UL << ADC_DR_RDATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_JSQR register ******************/ +#define ADC_JSQR_JL_Pos (0U) +#define ADC_JSQR_JL_Msk (0x3UL << ADC_JSQR_JL_Pos) /*!< 0x00000003 */ +#define ADC_JSQR_JL ADC_JSQR_JL_Msk /*!< ADC group injected sequencer scan length */ +#define ADC_JSQR_JL_0 (0x1UL << ADC_JSQR_JL_Pos) /*!< 0x00000001 */ +#define ADC_JSQR_JL_1 (0x2UL << ADC_JSQR_JL_Pos) /*!< 0x00000002 */ + +#define ADC_JSQR_JEXTSEL_Pos (2U) +#define ADC_JSQR_JEXTSEL_Msk (0xFUL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x0000003C */ +#define ADC_JSQR_JEXTSEL ADC_JSQR_JEXTSEL_Msk /*!< ADC group injected external trigger source */ +#define ADC_JSQR_JEXTSEL_0 (0x1UL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x00000004 */ +#define ADC_JSQR_JEXTSEL_1 (0x2UL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x00000008 */ +#define ADC_JSQR_JEXTSEL_2 (0x4UL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x00000010 */ +#define ADC_JSQR_JEXTSEL_3 (0x8UL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x00000020 */ + +#define ADC_JSQR_JEXTEN_Pos (6U) +#define ADC_JSQR_JEXTEN_Msk (0x3UL << ADC_JSQR_JEXTEN_Pos) /*!< 0x000000C0 */ +#define ADC_JSQR_JEXTEN ADC_JSQR_JEXTEN_Msk /*!< ADC group injected external trigger polarity */ +#define ADC_JSQR_JEXTEN_0 (0x1UL << ADC_JSQR_JEXTEN_Pos) /*!< 0x00000040 */ +#define ADC_JSQR_JEXTEN_1 (0x2UL << ADC_JSQR_JEXTEN_Pos) /*!< 0x00000080 */ + +#define ADC_JSQR_JSQ1_Pos (8U) +#define ADC_JSQR_JSQ1_Msk (0x1FUL << ADC_JSQR_JSQ1_Pos) /*!< 0x00001F00 */ +#define ADC_JSQR_JSQ1 ADC_JSQR_JSQ1_Msk /*!< ADC group injected sequencer rank 1 */ +#define ADC_JSQR_JSQ1_0 (0x01UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000100 */ +#define ADC_JSQR_JSQ1_1 (0x02UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000200 */ +#define ADC_JSQR_JSQ1_2 (0x04UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000400 */ +#define ADC_JSQR_JSQ1_3 (0x08UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000800 */ +#define ADC_JSQR_JSQ1_4 (0x10UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00001000 */ + +#define ADC_JSQR_JSQ2_Pos (14U) +#define ADC_JSQR_JSQ2_Msk (0x1FUL << ADC_JSQR_JSQ2_Pos) /*!< 0x0007C000 */ +#define ADC_JSQR_JSQ2 ADC_JSQR_JSQ2_Msk /*!< ADC group injected sequencer rank 2 */ +#define ADC_JSQR_JSQ2_0 (0x01UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00004000 */ +#define ADC_JSQR_JSQ2_1 (0x02UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00008000 */ +#define ADC_JSQR_JSQ2_2 (0x04UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00010000 */ +#define ADC_JSQR_JSQ2_3 (0x08UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00020000 */ +#define ADC_JSQR_JSQ2_4 (0x10UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00040000 */ + +#define ADC_JSQR_JSQ3_Pos (20U) +#define ADC_JSQR_JSQ3_Msk (0x1FUL << ADC_JSQR_JSQ3_Pos) /*!< 0x01F00000 */ +#define ADC_JSQR_JSQ3 ADC_JSQR_JSQ3_Msk /*!< ADC group injected sequencer rank 3 */ +#define ADC_JSQR_JSQ3_0 (0x01UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00100000 */ +#define ADC_JSQR_JSQ3_1 (0x02UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00200000 */ +#define ADC_JSQR_JSQ3_2 (0x04UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00400000 */ +#define ADC_JSQR_JSQ3_3 (0x08UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00800000 */ +#define ADC_JSQR_JSQ3_4 (0x10UL << ADC_JSQR_JSQ3_Pos) /*!< 0x01000000 */ + +#define ADC_JSQR_JSQ4_Pos (26U) +#define ADC_JSQR_JSQ4_Msk (0x1FUL << ADC_JSQR_JSQ4_Pos) /*!< 0x7C000000 */ +#define ADC_JSQR_JSQ4 ADC_JSQR_JSQ4_Msk /*!< ADC group injected sequencer rank 4 */ +#define ADC_JSQR_JSQ4_0 (0x01UL << ADC_JSQR_JSQ4_Pos) /*!< 0x04000000 */ +#define ADC_JSQR_JSQ4_1 (0x02UL << ADC_JSQR_JSQ4_Pos) /*!< 0x08000000 */ +#define ADC_JSQR_JSQ4_2 (0x04UL << ADC_JSQR_JSQ4_Pos) /*!< 0x10000000 */ +#define ADC_JSQR_JSQ4_3 (0x08UL << ADC_JSQR_JSQ4_Pos) /*!< 0x20000000 */ +#define ADC_JSQR_JSQ4_4 (0x10UL << ADC_JSQR_JSQ4_Pos) /*!< 0x40000000 */ + +/******************** Bit definition for ADC_OFR1 register ******************/ +#define ADC_OFR1_OFFSET1_Pos (0U) +#define ADC_OFR1_OFFSET1_Msk (0xFFFUL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000FFF */ +#define ADC_OFR1_OFFSET1 ADC_OFR1_OFFSET1_Msk /*!< ADC offset number 1 offset level */ +#define ADC_OFR1_OFFSET1_0 (0x001UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000001 */ +#define ADC_OFR1_OFFSET1_1 (0x002UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000002 */ +#define ADC_OFR1_OFFSET1_2 (0x004UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000004 */ +#define ADC_OFR1_OFFSET1_3 (0x008UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000008 */ +#define ADC_OFR1_OFFSET1_4 (0x010UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000010 */ +#define ADC_OFR1_OFFSET1_5 (0x020UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000020 */ +#define ADC_OFR1_OFFSET1_6 (0x040UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000040 */ +#define ADC_OFR1_OFFSET1_7 (0x080UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000080 */ +#define ADC_OFR1_OFFSET1_8 (0x100UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000100 */ +#define ADC_OFR1_OFFSET1_9 (0x200UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000200 */ +#define ADC_OFR1_OFFSET1_10 (0x400UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000400 */ +#define ADC_OFR1_OFFSET1_11 (0x800UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000800 */ + +#define ADC_OFR1_OFFSET1_CH_Pos (26U) +#define ADC_OFR1_OFFSET1_CH_Msk (0x1FUL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x7C000000 */ +#define ADC_OFR1_OFFSET1_CH ADC_OFR1_OFFSET1_CH_Msk /*!< ADC offset number 1 channel selection */ +#define ADC_OFR1_OFFSET1_CH_0 (0x01UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x04000000 */ +#define ADC_OFR1_OFFSET1_CH_1 (0x02UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x08000000 */ +#define ADC_OFR1_OFFSET1_CH_2 (0x04UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x10000000 */ +#define ADC_OFR1_OFFSET1_CH_3 (0x08UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x20000000 */ +#define ADC_OFR1_OFFSET1_CH_4 (0x10UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x40000000 */ + +#define ADC_OFR1_OFFSET1_EN_Pos (31U) +#define ADC_OFR1_OFFSET1_EN_Msk (0x1UL << ADC_OFR1_OFFSET1_EN_Pos) /*!< 0x80000000 */ +#define ADC_OFR1_OFFSET1_EN ADC_OFR1_OFFSET1_EN_Msk /*!< ADC offset number 1 enable */ + +/******************** Bit definition for ADC_OFR2 register ******************/ +#define ADC_OFR2_OFFSET2_Pos (0U) +#define ADC_OFR2_OFFSET2_Msk (0xFFFUL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000FFF */ +#define ADC_OFR2_OFFSET2 ADC_OFR2_OFFSET2_Msk /*!< ADC offset number 2 offset level */ +#define ADC_OFR2_OFFSET2_0 (0x001UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000001 */ +#define ADC_OFR2_OFFSET2_1 (0x002UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000002 */ +#define ADC_OFR2_OFFSET2_2 (0x004UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000004 */ +#define ADC_OFR2_OFFSET2_3 (0x008UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000008 */ +#define ADC_OFR2_OFFSET2_4 (0x010UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000010 */ +#define ADC_OFR2_OFFSET2_5 (0x020UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000020 */ +#define ADC_OFR2_OFFSET2_6 (0x040UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000040 */ +#define ADC_OFR2_OFFSET2_7 (0x080UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000080 */ +#define ADC_OFR2_OFFSET2_8 (0x100UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000100 */ +#define ADC_OFR2_OFFSET2_9 (0x200UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000200 */ +#define ADC_OFR2_OFFSET2_10 (0x400UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000400 */ +#define ADC_OFR2_OFFSET2_11 (0x800UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000800 */ + +#define ADC_OFR2_OFFSET2_CH_Pos (26U) +#define ADC_OFR2_OFFSET2_CH_Msk (0x1FUL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x7C000000 */ +#define ADC_OFR2_OFFSET2_CH ADC_OFR2_OFFSET2_CH_Msk /*!< ADC offset number 2 channel selection */ +#define ADC_OFR2_OFFSET2_CH_0 (0x01UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x04000000 */ +#define ADC_OFR2_OFFSET2_CH_1 (0x02UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x08000000 */ +#define ADC_OFR2_OFFSET2_CH_2 (0x04UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x10000000 */ +#define ADC_OFR2_OFFSET2_CH_3 (0x08UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x20000000 */ +#define ADC_OFR2_OFFSET2_CH_4 (0x10UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x40000000 */ + +#define ADC_OFR2_OFFSET2_EN_Pos (31U) +#define ADC_OFR2_OFFSET2_EN_Msk (0x1UL << ADC_OFR2_OFFSET2_EN_Pos) /*!< 0x80000000 */ +#define ADC_OFR2_OFFSET2_EN ADC_OFR2_OFFSET2_EN_Msk /*!< ADC offset number 2 enable */ + +/******************** Bit definition for ADC_OFR3 register ******************/ +#define ADC_OFR3_OFFSET3_Pos (0U) +#define ADC_OFR3_OFFSET3_Msk (0xFFFUL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000FFF */ +#define ADC_OFR3_OFFSET3 ADC_OFR3_OFFSET3_Msk /*!< ADC offset number 3 offset level */ +#define ADC_OFR3_OFFSET3_0 (0x001UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000001 */ +#define ADC_OFR3_OFFSET3_1 (0x002UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000002 */ +#define ADC_OFR3_OFFSET3_2 (0x004UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000004 */ +#define ADC_OFR3_OFFSET3_3 (0x008UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000008 */ +#define ADC_OFR3_OFFSET3_4 (0x010UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000010 */ +#define ADC_OFR3_OFFSET3_5 (0x020UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000020 */ +#define ADC_OFR3_OFFSET3_6 (0x040UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000040 */ +#define ADC_OFR3_OFFSET3_7 (0x080UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000080 */ +#define ADC_OFR3_OFFSET3_8 (0x100UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000100 */ +#define ADC_OFR3_OFFSET3_9 (0x200UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000200 */ +#define ADC_OFR3_OFFSET3_10 (0x400UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000400 */ +#define ADC_OFR3_OFFSET3_11 (0x800UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000800 */ + +#define ADC_OFR3_OFFSET3_CH_Pos (26U) +#define ADC_OFR3_OFFSET3_CH_Msk (0x1FUL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x7C000000 */ +#define ADC_OFR3_OFFSET3_CH ADC_OFR3_OFFSET3_CH_Msk /*!< ADC offset number 3 channel selection */ +#define ADC_OFR3_OFFSET3_CH_0 (0x01UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x04000000 */ +#define ADC_OFR3_OFFSET3_CH_1 (0x02UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x08000000 */ +#define ADC_OFR3_OFFSET3_CH_2 (0x04UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x10000000 */ +#define ADC_OFR3_OFFSET3_CH_3 (0x08UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x20000000 */ +#define ADC_OFR3_OFFSET3_CH_4 (0x10UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x40000000 */ + +#define ADC_OFR3_OFFSET3_EN_Pos (31U) +#define ADC_OFR3_OFFSET3_EN_Msk (0x1UL << ADC_OFR3_OFFSET3_EN_Pos) /*!< 0x80000000 */ +#define ADC_OFR3_OFFSET3_EN ADC_OFR3_OFFSET3_EN_Msk /*!< ADC offset number 3 enable */ + +/******************** Bit definition for ADC_OFR4 register ******************/ +#define ADC_OFR4_OFFSET4_Pos (0U) +#define ADC_OFR4_OFFSET4_Msk (0xFFFUL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000FFF */ +#define ADC_OFR4_OFFSET4 ADC_OFR4_OFFSET4_Msk /*!< ADC offset number 4 offset level */ +#define ADC_OFR4_OFFSET4_0 (0x001UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000001 */ +#define ADC_OFR4_OFFSET4_1 (0x002UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000002 */ +#define ADC_OFR4_OFFSET4_2 (0x004UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000004 */ +#define ADC_OFR4_OFFSET4_3 (0x008UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000008 */ +#define ADC_OFR4_OFFSET4_4 (0x010UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000010 */ +#define ADC_OFR4_OFFSET4_5 (0x020UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000020 */ +#define ADC_OFR4_OFFSET4_6 (0x040UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000040 */ +#define ADC_OFR4_OFFSET4_7 (0x080UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000080 */ +#define ADC_OFR4_OFFSET4_8 (0x100UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000100 */ +#define ADC_OFR4_OFFSET4_9 (0x200UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000200 */ +#define ADC_OFR4_OFFSET4_10 (0x400UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000400 */ +#define ADC_OFR4_OFFSET4_11 (0x800UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000800 */ + +#define ADC_OFR4_OFFSET4_CH_Pos (26U) +#define ADC_OFR4_OFFSET4_CH_Msk (0x1FUL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x7C000000 */ +#define ADC_OFR4_OFFSET4_CH ADC_OFR4_OFFSET4_CH_Msk /*!< ADC offset number 4 channel selection */ +#define ADC_OFR4_OFFSET4_CH_0 (0x01UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x04000000 */ +#define ADC_OFR4_OFFSET4_CH_1 (0x02UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x08000000 */ +#define ADC_OFR4_OFFSET4_CH_2 (0x04UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x10000000 */ +#define ADC_OFR4_OFFSET4_CH_3 (0x08UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x20000000 */ +#define ADC_OFR4_OFFSET4_CH_4 (0x10UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x40000000 */ + +#define ADC_OFR4_OFFSET4_EN_Pos (31U) +#define ADC_OFR4_OFFSET4_EN_Msk (0x1UL << ADC_OFR4_OFFSET4_EN_Pos) /*!< 0x80000000 */ +#define ADC_OFR4_OFFSET4_EN ADC_OFR4_OFFSET4_EN_Msk /*!< ADC offset number 4 enable */ + +/******************** Bit definition for ADC_JDR1 register ******************/ +#define ADC_JDR1_JDATA_Pos (0U) +#define ADC_JDR1_JDATA_Msk (0xFFFFUL << ADC_JDR1_JDATA_Pos) /*!< 0x0000FFFF */ +#define ADC_JDR1_JDATA ADC_JDR1_JDATA_Msk /*!< ADC group injected sequencer rank 1 conversion data */ +#define ADC_JDR1_JDATA_0 (0x0001UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000001 */ +#define ADC_JDR1_JDATA_1 (0x0002UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000002 */ +#define ADC_JDR1_JDATA_2 (0x0004UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000004 */ +#define ADC_JDR1_JDATA_3 (0x0008UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000008 */ +#define ADC_JDR1_JDATA_4 (0x0010UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000010 */ +#define ADC_JDR1_JDATA_5 (0x0020UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000020 */ +#define ADC_JDR1_JDATA_6 (0x0040UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000040 */ +#define ADC_JDR1_JDATA_7 (0x0080UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000080 */ +#define ADC_JDR1_JDATA_8 (0x0100UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000100 */ +#define ADC_JDR1_JDATA_9 (0x0200UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000200 */ +#define ADC_JDR1_JDATA_10 (0x0400UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000400 */ +#define ADC_JDR1_JDATA_11 (0x0800UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000800 */ +#define ADC_JDR1_JDATA_12 (0x1000UL << ADC_JDR1_JDATA_Pos) /*!< 0x00001000 */ +#define ADC_JDR1_JDATA_13 (0x2000UL << ADC_JDR1_JDATA_Pos) /*!< 0x00002000 */ +#define ADC_JDR1_JDATA_14 (0x4000UL << ADC_JDR1_JDATA_Pos) /*!< 0x00004000 */ +#define ADC_JDR1_JDATA_15 (0x8000UL << ADC_JDR1_JDATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_JDR2 register ******************/ +#define ADC_JDR2_JDATA_Pos (0U) +#define ADC_JDR2_JDATA_Msk (0xFFFFUL << ADC_JDR2_JDATA_Pos) /*!< 0x0000FFFF */ +#define ADC_JDR2_JDATA ADC_JDR2_JDATA_Msk /*!< ADC group injected sequencer rank 2 conversion data */ +#define ADC_JDR2_JDATA_0 (0x0001UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000001 */ +#define ADC_JDR2_JDATA_1 (0x0002UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000002 */ +#define ADC_JDR2_JDATA_2 (0x0004UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000004 */ +#define ADC_JDR2_JDATA_3 (0x0008UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000008 */ +#define ADC_JDR2_JDATA_4 (0x0010UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000010 */ +#define ADC_JDR2_JDATA_5 (0x0020UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000020 */ +#define ADC_JDR2_JDATA_6 (0x0040UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000040 */ +#define ADC_JDR2_JDATA_7 (0x0080UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000080 */ +#define ADC_JDR2_JDATA_8 (0x0100UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000100 */ +#define ADC_JDR2_JDATA_9 (0x0200UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000200 */ +#define ADC_JDR2_JDATA_10 (0x0400UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000400 */ +#define ADC_JDR2_JDATA_11 (0x0800UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000800 */ +#define ADC_JDR2_JDATA_12 (0x1000UL << ADC_JDR2_JDATA_Pos) /*!< 0x00001000 */ +#define ADC_JDR2_JDATA_13 (0x2000UL << ADC_JDR2_JDATA_Pos) /*!< 0x00002000 */ +#define ADC_JDR2_JDATA_14 (0x4000UL << ADC_JDR2_JDATA_Pos) /*!< 0x00004000 */ +#define ADC_JDR2_JDATA_15 (0x8000UL << ADC_JDR2_JDATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_JDR3 register ******************/ +#define ADC_JDR3_JDATA_Pos (0U) +#define ADC_JDR3_JDATA_Msk (0xFFFFUL << ADC_JDR3_JDATA_Pos) /*!< 0x0000FFFF */ +#define ADC_JDR3_JDATA ADC_JDR3_JDATA_Msk /*!< ADC group injected sequencer rank 3 conversion data */ +#define ADC_JDR3_JDATA_0 (0x0001UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000001 */ +#define ADC_JDR3_JDATA_1 (0x0002UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000002 */ +#define ADC_JDR3_JDATA_2 (0x0004UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000004 */ +#define ADC_JDR3_JDATA_3 (0x0008UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000008 */ +#define ADC_JDR3_JDATA_4 (0x0010UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000010 */ +#define ADC_JDR3_JDATA_5 (0x0020UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000020 */ +#define ADC_JDR3_JDATA_6 (0x0040UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000040 */ +#define ADC_JDR3_JDATA_7 (0x0080UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000080 */ +#define ADC_JDR3_JDATA_8 (0x0100UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000100 */ +#define ADC_JDR3_JDATA_9 (0x0200UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000200 */ +#define ADC_JDR3_JDATA_10 (0x0400UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000400 */ +#define ADC_JDR3_JDATA_11 (0x0800UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000800 */ +#define ADC_JDR3_JDATA_12 (0x1000UL << ADC_JDR3_JDATA_Pos) /*!< 0x00001000 */ +#define ADC_JDR3_JDATA_13 (0x2000UL << ADC_JDR3_JDATA_Pos) /*!< 0x00002000 */ +#define ADC_JDR3_JDATA_14 (0x4000UL << ADC_JDR3_JDATA_Pos) /*!< 0x00004000 */ +#define ADC_JDR3_JDATA_15 (0x8000UL << ADC_JDR3_JDATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_JDR4 register ******************/ +#define ADC_JDR4_JDATA_Pos (0U) +#define ADC_JDR4_JDATA_Msk (0xFFFFUL << ADC_JDR4_JDATA_Pos) /*!< 0x0000FFFF */ +#define ADC_JDR4_JDATA ADC_JDR4_JDATA_Msk /*!< ADC group injected sequencer rank 4 conversion data */ +#define ADC_JDR4_JDATA_0 (0x0001UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000001 */ +#define ADC_JDR4_JDATA_1 (0x0002UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000002 */ +#define ADC_JDR4_JDATA_2 (0x0004UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000004 */ +#define ADC_JDR4_JDATA_3 (0x0008UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000008 */ +#define ADC_JDR4_JDATA_4 (0x0010UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000010 */ +#define ADC_JDR4_JDATA_5 (0x0020UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000020 */ +#define ADC_JDR4_JDATA_6 (0x0040UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000040 */ +#define ADC_JDR4_JDATA_7 (0x0080UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000080 */ +#define ADC_JDR4_JDATA_8 (0x0100UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000100 */ +#define ADC_JDR4_JDATA_9 (0x0200UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000200 */ +#define ADC_JDR4_JDATA_10 (0x0400UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000400 */ +#define ADC_JDR4_JDATA_11 (0x0800UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000800 */ +#define ADC_JDR4_JDATA_12 (0x1000UL << ADC_JDR4_JDATA_Pos) /*!< 0x00001000 */ +#define ADC_JDR4_JDATA_13 (0x2000UL << ADC_JDR4_JDATA_Pos) /*!< 0x00002000 */ +#define ADC_JDR4_JDATA_14 (0x4000UL << ADC_JDR4_JDATA_Pos) /*!< 0x00004000 */ +#define ADC_JDR4_JDATA_15 (0x8000UL << ADC_JDR4_JDATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_AWD2CR register ****************/ +#define ADC_AWD2CR_AWD2CH_Pos (0U) +#define ADC_AWD2CR_AWD2CH_Msk (0x7FFFFUL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x0007FFFF */ +#define ADC_AWD2CR_AWD2CH ADC_AWD2CR_AWD2CH_Msk /*!< ADC analog watchdog 2 monitored channel selection */ +#define ADC_AWD2CR_AWD2CH_0 (0x00001UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000001 */ +#define ADC_AWD2CR_AWD2CH_1 (0x00002UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000002 */ +#define ADC_AWD2CR_AWD2CH_2 (0x00004UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000004 */ +#define ADC_AWD2CR_AWD2CH_3 (0x00008UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000008 */ +#define ADC_AWD2CR_AWD2CH_4 (0x00010UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000010 */ +#define ADC_AWD2CR_AWD2CH_5 (0x00020UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000020 */ +#define ADC_AWD2CR_AWD2CH_6 (0x00040UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000040 */ +#define ADC_AWD2CR_AWD2CH_7 (0x00080UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000080 */ +#define ADC_AWD2CR_AWD2CH_8 (0x00100UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000100 */ +#define ADC_AWD2CR_AWD2CH_9 (0x00200UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000200 */ +#define ADC_AWD2CR_AWD2CH_10 (0x00400UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000400 */ +#define ADC_AWD2CR_AWD2CH_11 (0x00800UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000800 */ +#define ADC_AWD2CR_AWD2CH_12 (0x01000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00001000 */ +#define ADC_AWD2CR_AWD2CH_13 (0x02000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00002000 */ +#define ADC_AWD2CR_AWD2CH_14 (0x04000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00004000 */ +#define ADC_AWD2CR_AWD2CH_15 (0x08000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00008000 */ +#define ADC_AWD2CR_AWD2CH_16 (0x10000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00010000 */ +#define ADC_AWD2CR_AWD2CH_17 (0x20000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00020000 */ +#define ADC_AWD2CR_AWD2CH_18 (0x40000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00040000 */ + +/******************** Bit definition for ADC_AWD3CR register ****************/ +#define ADC_AWD3CR_AWD3CH_Pos (0U) +#define ADC_AWD3CR_AWD3CH_Msk (0x7FFFFUL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x0007FFFF */ +#define ADC_AWD3CR_AWD3CH ADC_AWD3CR_AWD3CH_Msk /*!< ADC analog watchdog 3 monitored channel selection */ +#define ADC_AWD3CR_AWD3CH_0 (0x00001UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000001 */ +#define ADC_AWD3CR_AWD3CH_1 (0x00002UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000002 */ +#define ADC_AWD3CR_AWD3CH_2 (0x00004UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000004 */ +#define ADC_AWD3CR_AWD3CH_3 (0x00008UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000008 */ +#define ADC_AWD3CR_AWD3CH_4 (0x00010UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000010 */ +#define ADC_AWD3CR_AWD3CH_5 (0x00020UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000020 */ +#define ADC_AWD3CR_AWD3CH_6 (0x00040UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000040 */ +#define ADC_AWD3CR_AWD3CH_7 (0x00080UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000080 */ +#define ADC_AWD3CR_AWD3CH_8 (0x00100UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000100 */ +#define ADC_AWD3CR_AWD3CH_9 (0x00200UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000200 */ +#define ADC_AWD3CR_AWD3CH_10 (0x00400UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000400 */ +#define ADC_AWD3CR_AWD3CH_11 (0x00800UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000800 */ +#define ADC_AWD3CR_AWD3CH_12 (0x01000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00001000 */ +#define ADC_AWD3CR_AWD3CH_13 (0x02000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00002000 */ +#define ADC_AWD3CR_AWD3CH_14 (0x04000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00004000 */ +#define ADC_AWD3CR_AWD3CH_15 (0x08000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00008000 */ +#define ADC_AWD3CR_AWD3CH_16 (0x10000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00010000 */ +#define ADC_AWD3CR_AWD3CH_17 (0x20000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00020000 */ +#define ADC_AWD3CR_AWD3CH_18 (0x40000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00040000 */ + +/******************** Bit definition for ADC_DIFSEL register ****************/ +#define ADC_DIFSEL_DIFSEL_Pos (0U) +#define ADC_DIFSEL_DIFSEL_Msk (0x7FFFFUL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x0007FFFF */ +#define ADC_DIFSEL_DIFSEL ADC_DIFSEL_DIFSEL_Msk /*!< ADC channel differential or single-ended mode */ +#define ADC_DIFSEL_DIFSEL_0 (0x00001UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000001 */ +#define ADC_DIFSEL_DIFSEL_1 (0x00002UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000002 */ +#define ADC_DIFSEL_DIFSEL_2 (0x00004UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000004 */ +#define ADC_DIFSEL_DIFSEL_3 (0x00008UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000008 */ +#define ADC_DIFSEL_DIFSEL_4 (0x00010UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000010 */ +#define ADC_DIFSEL_DIFSEL_5 (0x00020UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000020 */ +#define ADC_DIFSEL_DIFSEL_6 (0x00040UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000040 */ +#define ADC_DIFSEL_DIFSEL_7 (0x00080UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000080 */ +#define ADC_DIFSEL_DIFSEL_8 (0x00100UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000100 */ +#define ADC_DIFSEL_DIFSEL_9 (0x00200UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000200 */ +#define ADC_DIFSEL_DIFSEL_10 (0x00400UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000400 */ +#define ADC_DIFSEL_DIFSEL_11 (0x00800UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000800 */ +#define ADC_DIFSEL_DIFSEL_12 (0x01000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00001000 */ +#define ADC_DIFSEL_DIFSEL_13 (0x02000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00002000 */ +#define ADC_DIFSEL_DIFSEL_14 (0x04000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00004000 */ +#define ADC_DIFSEL_DIFSEL_15 (0x08000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00008000 */ +#define ADC_DIFSEL_DIFSEL_16 (0x10000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00010000 */ +#define ADC_DIFSEL_DIFSEL_17 (0x20000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00020000 */ +#define ADC_DIFSEL_DIFSEL_18 (0x40000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00040000 */ + +/******************** Bit definition for ADC_CALFACT register ***************/ +#define ADC_CALFACT_CALFACT_S_Pos (0U) +#define ADC_CALFACT_CALFACT_S_Msk (0x7FUL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x0000007F */ +#define ADC_CALFACT_CALFACT_S ADC_CALFACT_CALFACT_S_Msk /*!< ADC calibration factor in single-ended mode */ +#define ADC_CALFACT_CALFACT_S_0 (0x01UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000001 */ +#define ADC_CALFACT_CALFACT_S_1 (0x02UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000002 */ +#define ADC_CALFACT_CALFACT_S_2 (0x04UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000004 */ +#define ADC_CALFACT_CALFACT_S_3 (0x08UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000008 */ +#define ADC_CALFACT_CALFACT_S_4 (0x10UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000010 */ +#define ADC_CALFACT_CALFACT_S_5 (0x20UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000020 */ +#define ADC_CALFACT_CALFACT_S_6 (0x40UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000040 */ + +#define ADC_CALFACT_CALFACT_D_Pos (16U) +#define ADC_CALFACT_CALFACT_D_Msk (0x7FUL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x007F0000 */ +#define ADC_CALFACT_CALFACT_D ADC_CALFACT_CALFACT_D_Msk /*!< ADC calibration factor in differential mode */ +#define ADC_CALFACT_CALFACT_D_0 (0x01UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00010000 */ +#define ADC_CALFACT_CALFACT_D_1 (0x02UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00020000 */ +#define ADC_CALFACT_CALFACT_D_2 (0x04UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00040000 */ +#define ADC_CALFACT_CALFACT_D_3 (0x08UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00080000 */ +#define ADC_CALFACT_CALFACT_D_4 (0x10UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00100000 */ +#define ADC_CALFACT_CALFACT_D_5 (0x20UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00200000 */ +#define ADC_CALFACT_CALFACT_D_6 (0x40UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00400000 */ + +/************************* ADC Common registers *****************************/ +/******************** Bit definition for ADC_CSR register *******************/ +#define ADC_CSR_ADRDY_MST_Pos (0U) +#define ADC_CSR_ADRDY_MST_Msk (0x1UL << ADC_CSR_ADRDY_MST_Pos) /*!< 0x00000001 */ +#define ADC_CSR_ADRDY_MST ADC_CSR_ADRDY_MST_Msk /*!< ADC multimode master ready flag */ +#define ADC_CSR_EOSMP_MST_Pos (1U) +#define ADC_CSR_EOSMP_MST_Msk (0x1UL << ADC_CSR_EOSMP_MST_Pos) /*!< 0x00000002 */ +#define ADC_CSR_EOSMP_MST ADC_CSR_EOSMP_MST_Msk /*!< ADC multimode master group regular end of sampling flag */ +#define ADC_CSR_EOC_MST_Pos (2U) +#define ADC_CSR_EOC_MST_Msk (0x1UL << ADC_CSR_EOC_MST_Pos) /*!< 0x00000004 */ +#define ADC_CSR_EOC_MST ADC_CSR_EOC_MST_Msk /*!< ADC multimode master group regular end of unitary conversion flag */ +#define ADC_CSR_EOS_MST_Pos (3U) +#define ADC_CSR_EOS_MST_Msk (0x1UL << ADC_CSR_EOS_MST_Pos) /*!< 0x00000008 */ +#define ADC_CSR_EOS_MST ADC_CSR_EOS_MST_Msk /*!< ADC multimode master group regular end of sequence conversions flag */ +#define ADC_CSR_OVR_MST_Pos (4U) +#define ADC_CSR_OVR_MST_Msk (0x1UL << ADC_CSR_OVR_MST_Pos) /*!< 0x00000010 */ +#define ADC_CSR_OVR_MST ADC_CSR_OVR_MST_Msk /*!< ADC multimode master group regular overrun flag */ +#define ADC_CSR_JEOC_MST_Pos (5U) +#define ADC_CSR_JEOC_MST_Msk (0x1UL << ADC_CSR_JEOC_MST_Pos) /*!< 0x00000020 */ +#define ADC_CSR_JEOC_MST ADC_CSR_JEOC_MST_Msk /*!< ADC multimode master group injected end of unitary conversion flag */ +#define ADC_CSR_JEOS_MST_Pos (6U) +#define ADC_CSR_JEOS_MST_Msk (0x1UL << ADC_CSR_JEOS_MST_Pos) /*!< 0x00000040 */ +#define ADC_CSR_JEOS_MST ADC_CSR_JEOS_MST_Msk /*!< ADC multimode master group injected end of sequence conversions flag */ +#define ADC_CSR_AWD1_MST_Pos (7U) +#define ADC_CSR_AWD1_MST_Msk (0x1UL << ADC_CSR_AWD1_MST_Pos) /*!< 0x00000080 */ +#define ADC_CSR_AWD1_MST ADC_CSR_AWD1_MST_Msk /*!< ADC multimode master analog watchdog 1 flag */ +#define ADC_CSR_AWD2_MST_Pos (8U) +#define ADC_CSR_AWD2_MST_Msk (0x1UL << ADC_CSR_AWD2_MST_Pos) /*!< 0x00000100 */ +#define ADC_CSR_AWD2_MST ADC_CSR_AWD2_MST_Msk /*!< ADC multimode master analog watchdog 2 flag */ +#define ADC_CSR_AWD3_MST_Pos (9U) +#define ADC_CSR_AWD3_MST_Msk (0x1UL << ADC_CSR_AWD3_MST_Pos) /*!< 0x00000200 */ +#define ADC_CSR_AWD3_MST ADC_CSR_AWD3_MST_Msk /*!< ADC multimode master analog watchdog 3 flag */ +#define ADC_CSR_JQOVF_MST_Pos (10U) +#define ADC_CSR_JQOVF_MST_Msk (0x1UL << ADC_CSR_JQOVF_MST_Pos) /*!< 0x00000400 */ +#define ADC_CSR_JQOVF_MST ADC_CSR_JQOVF_MST_Msk /*!< ADC multimode master group injected contexts queue overflow flag */ + +#define ADC_CSR_ADRDY_SLV_Pos (16U) +#define ADC_CSR_ADRDY_SLV_Msk (0x1UL << ADC_CSR_ADRDY_SLV_Pos) /*!< 0x00010000 */ +#define ADC_CSR_ADRDY_SLV ADC_CSR_ADRDY_SLV_Msk /*!< ADC multimode slave ready flag */ +#define ADC_CSR_EOSMP_SLV_Pos (17U) +#define ADC_CSR_EOSMP_SLV_Msk (0x1UL << ADC_CSR_EOSMP_SLV_Pos) /*!< 0x00020000 */ +#define ADC_CSR_EOSMP_SLV ADC_CSR_EOSMP_SLV_Msk /*!< ADC multimode slave group regular end of sampling flag */ +#define ADC_CSR_EOC_SLV_Pos (18U) +#define ADC_CSR_EOC_SLV_Msk (0x1UL << ADC_CSR_EOC_SLV_Pos) /*!< 0x00040000 */ +#define ADC_CSR_EOC_SLV ADC_CSR_EOC_SLV_Msk /*!< ADC multimode slave group regular end of unitary conversion flag */ +#define ADC_CSR_EOS_SLV_Pos (19U) +#define ADC_CSR_EOS_SLV_Msk (0x1UL << ADC_CSR_EOS_SLV_Pos) /*!< 0x00080000 */ +#define ADC_CSR_EOS_SLV ADC_CSR_EOS_SLV_Msk /*!< ADC multimode slave group regular end of sequence conversions flag */ +#define ADC_CSR_OVR_SLV_Pos (20U) +#define ADC_CSR_OVR_SLV_Msk (0x1UL << ADC_CSR_OVR_SLV_Pos) /*!< 0x00100000 */ +#define ADC_CSR_OVR_SLV ADC_CSR_OVR_SLV_Msk /*!< ADC multimode slave group regular overrun flag */ +#define ADC_CSR_JEOC_SLV_Pos (21U) +#define ADC_CSR_JEOC_SLV_Msk (0x1UL << ADC_CSR_JEOC_SLV_Pos) /*!< 0x00200000 */ +#define ADC_CSR_JEOC_SLV ADC_CSR_JEOC_SLV_Msk /*!< ADC multimode slave group injected end of unitary conversion flag */ +#define ADC_CSR_JEOS_SLV_Pos (22U) +#define ADC_CSR_JEOS_SLV_Msk (0x1UL << ADC_CSR_JEOS_SLV_Pos) /*!< 0x00400000 */ +#define ADC_CSR_JEOS_SLV ADC_CSR_JEOS_SLV_Msk /*!< ADC multimode slave group injected end of sequence conversions flag */ +#define ADC_CSR_AWD1_SLV_Pos (23U) +#define ADC_CSR_AWD1_SLV_Msk (0x1UL << ADC_CSR_AWD1_SLV_Pos) /*!< 0x00800000 */ +#define ADC_CSR_AWD1_SLV ADC_CSR_AWD1_SLV_Msk /*!< ADC multimode slave analog watchdog 1 flag */ +#define ADC_CSR_AWD2_SLV_Pos (24U) +#define ADC_CSR_AWD2_SLV_Msk (0x1UL << ADC_CSR_AWD2_SLV_Pos) /*!< 0x01000000 */ +#define ADC_CSR_AWD2_SLV ADC_CSR_AWD2_SLV_Msk /*!< ADC multimode slave analog watchdog 2 flag */ +#define ADC_CSR_AWD3_SLV_Pos (25U) +#define ADC_CSR_AWD3_SLV_Msk (0x1UL << ADC_CSR_AWD3_SLV_Pos) /*!< 0x02000000 */ +#define ADC_CSR_AWD3_SLV ADC_CSR_AWD3_SLV_Msk /*!< ADC multimode slave analog watchdog 3 flag */ +#define ADC_CSR_JQOVF_SLV_Pos (26U) +#define ADC_CSR_JQOVF_SLV_Msk (0x1UL << ADC_CSR_JQOVF_SLV_Pos) /*!< 0x04000000 */ +#define ADC_CSR_JQOVF_SLV ADC_CSR_JQOVF_SLV_Msk /*!< ADC multimode slave group injected contexts queue overflow flag */ + +/******************** Bit definition for ADC_CCR register *******************/ +#define ADC_CCR_DUAL_Pos (0U) +#define ADC_CCR_DUAL_Msk (0x1FUL << ADC_CCR_DUAL_Pos) /*!< 0x0000001F */ +#define ADC_CCR_DUAL ADC_CCR_DUAL_Msk /*!< ADC multimode mode selection */ +#define ADC_CCR_DUAL_0 (0x01UL << ADC_CCR_DUAL_Pos) /*!< 0x00000001 */ +#define ADC_CCR_DUAL_1 (0x02UL << ADC_CCR_DUAL_Pos) /*!< 0x00000002 */ +#define ADC_CCR_DUAL_2 (0x04UL << ADC_CCR_DUAL_Pos) /*!< 0x00000004 */ +#define ADC_CCR_DUAL_3 (0x08UL << ADC_CCR_DUAL_Pos) /*!< 0x00000008 */ +#define ADC_CCR_DUAL_4 (0x10UL << ADC_CCR_DUAL_Pos) /*!< 0x00000010 */ + +#define ADC_CCR_DELAY_Pos (8U) +#define ADC_CCR_DELAY_Msk (0xFUL << ADC_CCR_DELAY_Pos) /*!< 0x00000F00 */ +#define ADC_CCR_DELAY ADC_CCR_DELAY_Msk /*!< ADC multimode delay between 2 sampling phases */ +#define ADC_CCR_DELAY_0 (0x1UL << ADC_CCR_DELAY_Pos) /*!< 0x00000100 */ +#define ADC_CCR_DELAY_1 (0x2UL << ADC_CCR_DELAY_Pos) /*!< 0x00000200 */ +#define ADC_CCR_DELAY_2 (0x4UL << ADC_CCR_DELAY_Pos) /*!< 0x00000400 */ +#define ADC_CCR_DELAY_3 (0x8UL << ADC_CCR_DELAY_Pos) /*!< 0x00000800 */ + +#define ADC_CCR_DMACFG_Pos (13U) +#define ADC_CCR_DMACFG_Msk (0x1UL << ADC_CCR_DMACFG_Pos) /*!< 0x00002000 */ +#define ADC_CCR_DMACFG ADC_CCR_DMACFG_Msk /*!< ADC multimode DMA transfer configuration */ + +#define ADC_CCR_MDMA_Pos (14U) +#define ADC_CCR_MDMA_Msk (0x3UL << ADC_CCR_MDMA_Pos) /*!< 0x0000C000 */ +#define ADC_CCR_MDMA ADC_CCR_MDMA_Msk /*!< ADC multimode DMA transfer enable */ +#define ADC_CCR_MDMA_0 (0x1UL << ADC_CCR_MDMA_Pos) /*!< 0x00004000 */ +#define ADC_CCR_MDMA_1 (0x2UL << ADC_CCR_MDMA_Pos) /*!< 0x00008000 */ + +#define ADC_CCR_CKMODE_Pos (16U) +#define ADC_CCR_CKMODE_Msk (0x3UL << ADC_CCR_CKMODE_Pos) /*!< 0x00030000 */ +#define ADC_CCR_CKMODE ADC_CCR_CKMODE_Msk /*!< ADC common clock source and prescaler (prescaler only for clock source synchronous) */ +#define ADC_CCR_CKMODE_0 (0x1UL << ADC_CCR_CKMODE_Pos) /*!< 0x00010000 */ +#define ADC_CCR_CKMODE_1 (0x2UL << ADC_CCR_CKMODE_Pos) /*!< 0x00020000 */ + +#define ADC_CCR_PRESC_Pos (18U) +#define ADC_CCR_PRESC_Msk (0xFUL << ADC_CCR_PRESC_Pos) /*!< 0x003C0000 */ +#define ADC_CCR_PRESC ADC_CCR_PRESC_Msk /*!< ADC common clock prescaler, only for clock source asynchronous */ +#define ADC_CCR_PRESC_0 (0x1UL << ADC_CCR_PRESC_Pos) /*!< 0x00040000 */ +#define ADC_CCR_PRESC_1 (0x2UL << ADC_CCR_PRESC_Pos) /*!< 0x00080000 */ +#define ADC_CCR_PRESC_2 (0x4UL << ADC_CCR_PRESC_Pos) /*!< 0x00100000 */ +#define ADC_CCR_PRESC_3 (0x8UL << ADC_CCR_PRESC_Pos) /*!< 0x00200000 */ + +#define ADC_CCR_VREFEN_Pos (22U) +#define ADC_CCR_VREFEN_Msk (0x1UL << ADC_CCR_VREFEN_Pos) /*!< 0x00400000 */ +#define ADC_CCR_VREFEN ADC_CCR_VREFEN_Msk /*!< ADC internal path to VrefInt enable */ +#define ADC_CCR_TSEN_Pos (23U) +#define ADC_CCR_TSEN_Msk (0x1UL << ADC_CCR_TSEN_Pos) /*!< 0x00800000 */ +#define ADC_CCR_TSEN ADC_CCR_TSEN_Msk /*!< ADC internal path to temperature sensor enable */ +#define ADC_CCR_VBATEN_Pos (24U) +#define ADC_CCR_VBATEN_Msk (0x1UL << ADC_CCR_VBATEN_Pos) /*!< 0x01000000 */ +#define ADC_CCR_VBATEN ADC_CCR_VBATEN_Msk /*!< ADC internal path to battery voltage enable */ + +/******************** Bit definition for ADC_CDR register *******************/ +#define ADC_CDR_RDATA_MST_Pos (0U) +#define ADC_CDR_RDATA_MST_Msk (0xFFFFUL << ADC_CDR_RDATA_MST_Pos) /*!< 0x0000FFFF */ +#define ADC_CDR_RDATA_MST ADC_CDR_RDATA_MST_Msk /*!< ADC multimode master group regular conversion data */ +#define ADC_CDR_RDATA_MST_0 (0x0001UL << ADC_CDR_RDATA_MST_Pos) /*!< 0x00000001 */ +#define ADC_CDR_RDATA_MST_1 (0x0002UL << ADC_CDR_RDATA_MST_Pos) /*!< 0x00000002 */ +#define ADC_CDR_RDATA_MST_2 (0x0004UL << ADC_CDR_RDATA_MST_Pos) /*!< 0x00000004 */ +#define ADC_CDR_RDATA_MST_3 (0x0008UL << ADC_CDR_RDATA_MST_Pos) /*!< 0x00000008 */ +#define ADC_CDR_RDATA_MST_4 (0x0010UL << ADC_CDR_RDATA_MST_Pos) /*!< 0x00000010 */ +#define ADC_CDR_RDATA_MST_5 (0x0020UL << ADC_CDR_RDATA_MST_Pos) /*!< 0x00000020 */ +#define ADC_CDR_RDATA_MST_6 (0x0040UL << ADC_CDR_RDATA_MST_Pos) /*!< 0x00000040 */ +#define ADC_CDR_RDATA_MST_7 (0x0080UL << ADC_CDR_RDATA_MST_Pos) /*!< 0x00000080 */ +#define ADC_CDR_RDATA_MST_8 (0x0100UL << ADC_CDR_RDATA_MST_Pos) /*!< 0x00000100 */ +#define ADC_CDR_RDATA_MST_9 (0x0200UL << ADC_CDR_RDATA_MST_Pos) /*!< 0x00000200 */ +#define ADC_CDR_RDATA_MST_10 (0x0400UL << ADC_CDR_RDATA_MST_Pos) /*!< 0x00000400 */ +#define ADC_CDR_RDATA_MST_11 (0x0800UL << ADC_CDR_RDATA_MST_Pos) /*!< 0x00000800 */ +#define ADC_CDR_RDATA_MST_12 (0x1000UL << ADC_CDR_RDATA_MST_Pos) /*!< 0x00001000 */ +#define ADC_CDR_RDATA_MST_13 (0x2000UL << ADC_CDR_RDATA_MST_Pos) /*!< 0x00002000 */ +#define ADC_CDR_RDATA_MST_14 (0x4000UL << ADC_CDR_RDATA_MST_Pos) /*!< 0x00004000 */ +#define ADC_CDR_RDATA_MST_15 (0x8000UL << ADC_CDR_RDATA_MST_Pos) /*!< 0x00008000 */ + +#define ADC_CDR_RDATA_SLV_Pos (16U) +#define ADC_CDR_RDATA_SLV_Msk (0xFFFFUL << ADC_CDR_RDATA_SLV_Pos) /*!< 0xFFFF0000 */ +#define ADC_CDR_RDATA_SLV ADC_CDR_RDATA_SLV_Msk /*!< ADC multimode slave group regular conversion data */ +#define ADC_CDR_RDATA_SLV_0 (0x0001UL << ADC_CDR_RDATA_SLV_Pos) /*!< 0x00010000 */ +#define ADC_CDR_RDATA_SLV_1 (0x0002UL << ADC_CDR_RDATA_SLV_Pos) /*!< 0x00020000 */ +#define ADC_CDR_RDATA_SLV_2 (0x0004UL << ADC_CDR_RDATA_SLV_Pos) /*!< 0x00040000 */ +#define ADC_CDR_RDATA_SLV_3 (0x0008UL << ADC_CDR_RDATA_SLV_Pos) /*!< 0x00080000 */ +#define ADC_CDR_RDATA_SLV_4 (0x0010UL << ADC_CDR_RDATA_SLV_Pos) /*!< 0x00100000 */ +#define ADC_CDR_RDATA_SLV_5 (0x0020UL << ADC_CDR_RDATA_SLV_Pos) /*!< 0x00200000 */ +#define ADC_CDR_RDATA_SLV_6 (0x0040UL << ADC_CDR_RDATA_SLV_Pos) /*!< 0x00400000 */ +#define ADC_CDR_RDATA_SLV_7 (0x0080UL << ADC_CDR_RDATA_SLV_Pos) /*!< 0x00800000 */ +#define ADC_CDR_RDATA_SLV_8 (0x0100UL << ADC_CDR_RDATA_SLV_Pos) /*!< 0x01000000 */ +#define ADC_CDR_RDATA_SLV_9 (0x0200UL << ADC_CDR_RDATA_SLV_Pos) /*!< 0x02000000 */ +#define ADC_CDR_RDATA_SLV_10 (0x0400UL << ADC_CDR_RDATA_SLV_Pos) /*!< 0x04000000 */ +#define ADC_CDR_RDATA_SLV_11 (0x0800UL << ADC_CDR_RDATA_SLV_Pos) /*!< 0x08000000 */ +#define ADC_CDR_RDATA_SLV_12 (0x1000UL << ADC_CDR_RDATA_SLV_Pos) /*!< 0x10000000 */ +#define ADC_CDR_RDATA_SLV_13 (0x2000UL << ADC_CDR_RDATA_SLV_Pos) /*!< 0x20000000 */ +#define ADC_CDR_RDATA_SLV_14 (0x4000UL << ADC_CDR_RDATA_SLV_Pos) /*!< 0x40000000 */ +#define ADC_CDR_RDATA_SLV_15 (0x8000UL << ADC_CDR_RDATA_SLV_Pos) /*!< 0x80000000 */ + +/******************************************************************************/ +/* */ +/* Controller Area Network */ +/* */ +/******************************************************************************/ +/*!*/ +#define DAC_CR_CEN1_Pos (14U) +#define DAC_CR_CEN1_Msk (0x1UL << DAC_CR_CEN1_Pos) /*!< 0x00004000 */ +#define DAC_CR_CEN1 DAC_CR_CEN1_Msk /*!*/ + +#define DAC_CR_EN2_Pos (16U) +#define DAC_CR_EN2_Msk (0x1UL << DAC_CR_EN2_Pos) /*!< 0x00010000 */ +#define DAC_CR_EN2 DAC_CR_EN2_Msk /*!*/ +#define DAC_CR_CEN2_Pos (30U) +#define DAC_CR_CEN2_Msk (0x1UL << DAC_CR_CEN2_Pos) /*!< 0x40000000 */ +#define DAC_CR_CEN2 DAC_CR_CEN2_Msk /*!*/ + +/***************** Bit definition for DAC_SWTRIGR register ******************/ +#define DAC_SWTRIGR_SWTRIG1_Pos (0U) +#define DAC_SWTRIGR_SWTRIG1_Msk (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos) /*!< 0x00000001 */ +#define DAC_SWTRIGR_SWTRIG1 DAC_SWTRIGR_SWTRIG1_Msk /*!
© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

c?wDK^Yn?>AFo=)nwA7B|Ok4s9DC~qjT+7!m8whT%rtpc zx;d7v!s{@eeIejiIO?5uKzpYnt54%u)P1@a*CEf}mz{MdaO0f4gORk~xesvS?(}rx z-`fDYS?nF2ReZ7{Den14dsAmas* zhow#kEG;awMJV@eWVJ08-WcE7wEL0%IkZ_HpxomsHY1f>jGJxx3AqJ1wgBZK?!#uL zSa=8VdiRF{xpRU4i^$DLDfeT`lyArq$ z)XvOQc4B^JQwn)%Bjq9P!$zif7I_A7ztiP`JjCi*bJf0-@@lL!W8db$zWl6V1w(+R zye-ITQ#^}2zw&gQ)?viJ#CEw6d8OLdH*Bxp15Uai{tMr)0Q+3qYnI3>&C1Ef-L?FZ zqJm*Y2IS9<9c?@dym0Q)9>+!d%L(OU+%jvU${!TSpWPO4(lv8rvJc8^j1A^rWUiNz z(xSZLynLE0iEooq9-V(*Z+_n%&IF z9h^06m=}!xkk4|@!hYJ1wL`g+k#UcE_UVBAAB|6D_l7+6vD)B*Q55Z&>F+Df#<*g3 z`#zbC>^>TB+8*8upg$46XCLD1R)3c!n$LDIJKNF5v&k#lxjowRy+}tr^e_F=qfg&P z@`nOWx)VHIM8D@FcU1YgBaJe~OQT)>OG+>{Qd z{7aCPHl9shmv}yVo$s$NiOHw;>Dx&DrJy0*cuyyGUjPHxi`{#<*(a9u{RHwAYIdsl zG&_j@y8a>kci``#c|+`2m~vl0Rv#W)Vo%p*3 zu&Y9UkIXF^RjR@%7vlh9V?3KYG*$|eede3@PiZg40kfZ0xi)@;Ic)1cEzZ84( z3kpXJv*AM8J>oxXWm29&{NMLuKYpG4G4QXbyo7dz7%sRV{)_z|l3yvMjVQFL(7q+e zYEwL$v_bse&)!d2Ua$^cKQVOeGzFo*u6Y|``pdoTBZ z=b$kY^;?I$B(LZ3g+&?Zho$3ItuRB7%f)S9KaQQf73HcRMlm{rgP-Og-iwT{J%8#q z7xR+YHKBgl!*a8VR71#}vj;MCB)$B1@bq2kqkZL!`f)6<&gh4G&_AW$oPAJkYodN( zdz_;yt-@BWzq-=Wp;@7Ra;sd1;q=QKt0VY|t_OSl(u>V?&oUjTc@6H2lHx?;U?8a z{&9dGoan#&+@h?K+|uGxMM+Z*@plf(k`MpQ)QZ|3^l@|m|HYnx!1aZmpw2~8yed^) zQ=g&8eNyO&`LW<^A4vMS0g&MoPle$`d!-MT5;L_D!}4F+S^If#ohe=NwC3x|4L zgG`;zwo>s=_!-E#Mqi6!{r(!6z675+=gYapMu*t@Y%`*E?Ou!#BI>!xE{kkhnmWilMFq&u2GTd+;gw29c}*^z&saT90@ zwq{`O`8EyP#Bn>gHvwBe|7lWf$u`*wO{%Tu-UMuQ(ZM^Qi5ghrwG8yy?5{AdopS{i z=h$Jfze3z$pM~rb;k%*SmF%x%D6cs7SM00NXOqv|{pH-zbuZCzU$cQx{OX^g_{Z(^P}=e%~WSu!nf&|au#7!Z91lIe&WKZ)DPycb31UdiV8wKaE}qG zqonvh7x91YZW2%Z!~^w%Jw_y^%q1T;LC`8X;%T#v{CbqOXIa#;@-`XQo5vs}p6EP= zw(gjroR5Tjbbg|I(sv{hrDDX1hd2rCmwU9#&8Dy((Y7T~b6V8=NWdnzW*8iF!AN}W zB{EObb;Z01W2cl{adCN0`T3ZKlfJc~zce88hw6m#k%YBSN0y(@2CN#Wm6`X zo;z;rgo}EPFPl82d{XcK)pG^MWb_?4;A$&}^9scN**e#V=Z>|AsP(&1$L2EcxD916 z_mJ$@M&b+cxS`-@2oE9L^#UCK4tp$Nt?AmRb&GBDU}qb^EM}d$@*ZN z**K-rr*NvhegMIPZeD_k+wojL+?U+eX%NyaO z+pst1x#uJQDr$Qb)(=3}`j&SRrT(wa=nvQjpD>9|auh|aE{kHVAGWbo3Z*~hO%;E% zZk_CpdPAA;m%<-kXN|+vIiYMyIiKIrw!%8%eG2OH19G)6QJC^;y<60#c|yPPZGs?k z0(tQ~y&v<1P7%gVD4s%DlE8mnC-C1aXYt&vhAfKO42#+~--f;Xc!!<+*1T2@7aqj( zf_bwbnxP(dLO+z*H#0Nrhvs!PzJY({d5zlaj($e`(n8?zy!|~g`AGU(eNNxaC|QQ} zFc0&3$$J4nKlMhYuPBc&O>GX1cGY^Y@{X{mq<{K__r-J{EXu9Y^bKtkuVV@I+Xup{ z*B91r?*MP(Kd-ru1m9cwbM}9>Jw5I9O*m>1r9GZbzdYx_;+IX%FQ-l#JEfeC*;dv0 zBX^ytOVmq-(%C&5>|S>4jDJ$JE0)7JbDqZUM%N|A6Tc`9P?;1S)GDc(PM z`Ze6o-N&4>zxe>!j7#P{>SXus9qp!m{0R7W1g?JkMvi-DSwDUvJOsEa{rH38N80ws zHmAO2oJo7UrQ*jXx4(q~Z~Vjd_X_>I*x|&_8=ap^CXN|1j*f18-D-zo{X4%U*sOGH ze$u~E4&#A&%d~9rb&LCBarSFbS_z(6FL@k!GBTb|F1a50yeO^c)hMmFy_eJEN36GR zko8)Q=goE!dfylAuJy)vwN>C!Z}T-?_kPCI+x$p)NCDOxzOBmC`yEqn^Y;T@>oU&9 z{l5-FqWJBTqTUOl-4gnZ`N8_WaIinDH*S18e^(39IOzM0VH3~0D6!wjzA|OMG5>I| z*~76(QE!M#oA4Gco)9S2<$8UVs3UZE3)jKfTy6zD{02Y7u$?JJJ=@fKjp;YwhZwdq z(Qj#wO_1Z>Us}H%Ej$D$emhPM`?TdaFz7et_Y!#HpJt%njY?!XoZfeE?OARFtvaWhv+}by7vVRHT&1jroYChe(ra#=*YLD zy;8nUFduq0-oLiy-ACTd82@C&eY0jB>$t@8r|Gf0PcUl-=l!F{m-R9;>}0=7d$aX( zqmzfYhU=~&@qL1v;aR$OEsJ%7t(XJjxdEnl{#|k|C;VygYxDd9uG0k=V`rOZArs{N z))m+OL;8J6$t@}>C@Re_$j=oyxaU6qRw*0Le;CJ4c)A0Q^Y0JOe-?7a>HXdjrbvRk z$2^@M=XiM~xxmw|SDY;|dE(rq1D^5Ed(D3xxQ9hvMoM`vIx_X=23|K_UVcI8X@hfh zfGBctzuVXr3-1MH`cEaKK z{}}C?&xGJxG}&+CAMeCuR^e8;gi8*93O2L%G*! zcV?fIcCYkWZCir&yEfV1C3e5?+#Fk!@-a7@ufC4wQ%2A?b*c5wTg`6(ZZX8;fh#MY z>!kC)L?*7mGQ~gPb;#>{eHV|)&z5@r9&j`NCv8y8(SapFd&W3mew~<`Aa4Qg?~Bau z19`9me4x9RhbNAP$TwAkVwAsNSCmuQn7nZA(t+>!=U^7JL%DAtA5T(;_AY>J#3B1c zSZm}MQb*(#m*ABkNtB22hOtrl0-U>)KHWU8!G3~$>|F*$eupCSe{WY@{JLOIz*<{5 z8H%JFwTH{u@14|ASKVTZ+8EuKNadB5uPEnrP3N$h5VI_5YiB=2QV!y_@nO7xybyzJ z>T36UX8Rb8tiyh-pRqWntTSzC{8P>-0}l>Re=9YGC{$d@}O+ zR*o4IQqIlDYD2t$yl(b%T^D#c73Tt{aa#G^fphY_-k0Zia=|xITzNxbZc$$0(9#k- zEs#6BplFmSLwShz#+G;idED>m&weE6HxQ#2OhdncWc!UU4llUJ(@A`)XP>3gC|5NI zKl@+y(lr%GGt>CU;+kFyr6AdkfMBz{~2IB_dHoxqm@_8Df3p?@i_ z0aT1Cnk(X%S4}hyp@dDE7oLh*?UJC5v z7+_sv`zkP>5IS9#QK7g_D_Q}5ePK>kNmkadydn9egGR~FRSLk)3dUx&EhZ0~yL9eE z|6FlJOO*REg&O17=m+`Zc zmn$O&%I$?r*@s#x{L|04_9{9L|7kxD1zv4b9>F~Nyzc_JjM)dJ@bhrMDcgiXkxseA z$cF}U13zz@7BzeGR^Z=9egzrhf(4Ht-yO9+8{-Ikb13b^y^vu`Qa=(H_X`f`Z^UT$ zoGGrL4K`K+F#3$3o(qA?kn1S1o)NQ!u2^{J5AD7kxnE#+ay=vdSE!HU3i7bAlXBk< z{EhKMMWL7L>KQRy=z{kP_}oLq%kbYd`2|J8vxZ4~ngp2I6jzXDlGn4m%)g&nF%h`Z z6!m%;;KZ3ZuTZm{Vf;}sHao8Y~DsCZ<6!zTEwEO2C!l$&%boQVwC%PH>-#jCEkuKRt>@e!V{!$P$9@gvZw zEvn;3zWfDw<~y6z|5M~A$-g8!FIUSX$kEs<2w4ZWa)x4UfOafER^64?fs&yWx5!zyk_ z89%TGO6#+`pv+gu>!Ht{h$-`tKS2I#)a*wj%ZWm&_u&|eDN47lWLW%ES6QY*cxqEt6yUxo}w^?`-n0^%uy)e0(8s;e3hm z&OkoR)Sp>iVZXBwF?yle6fY!g5U(%l6v#u|UU-J7KTA)(Q;>-Z))A!sFlJbIzNtT3 zp7QQQR-2UePH*2uCkOHnw-=7J^=BAR-aW{~{mRpcyvqQaV(QPzn}&V>b7ia{#S3fk z-xV3_BDmJ$g|h?topnfiA>a5^b${3kyXc0%-We!&nQcFTy^jJ;+zd}A_TC5BJ*NFw zdnxZ(Wc6vhkhITwx{KZk&*DB?`hO9Ql3rYK$ zr@QE@K;B=0d)%}iOV9dz8=1JjdODGZ@#w-AO#89rDGzbq*rc=?Glh6uuRz}4QSN2i zehdT3!+2mJaeq&e_a0zxoAwjRs{mYWQrZenH*QQIZyw6MXX`JJw*+wFg7`1?%?9jK zQ-7hn)qtCEz(Ufl4&*%=$Xf;6Y+HYUyw3qAZk4AKdCLJ?V(PEI!O@?akkzJmA!#>x zx^YVbdG)|8H}z-f>Cdgm#MOH`k%#MT;pe9QYeTQ;W6MXgcpYg>PTypE6w9I{W;Bc?8< z{z7^CfREY~FCy(eo^1T}fjq1uEQ)RY1@gK8PFy(ur@T(c9ZmfWFg)SUMTaAsdH*8P z9v;XG=1q$Z0j`s&KTA)(J&=hz#M9BA(pPpd^=HddUVmh@NolR^ARoUqurHH5Z2cJq z{rEaAP8dzktQlPK>v(%A1C30rD20%`C+ADRqo;GTydh)__fuAJX1GA*)YS_dj_l z6FUa>-hy&tZ2Jl9eF<>lZt-+t?~Q<6XWEaqx7mkNqh=pQu<fxx_+htL+_wGwglmLal2cSQI&;Re{GNA(W_p8X-rs75P z-CMrE#9$w#MXvyNqrH9te}4=(>0b489H)X0>QbK^kXK~!mUVv4FuWC9lEo>sB$k^e zwDBVHd0);Qql=$3`&bMFd{Gn+I?M1V?T+_@`S^JHaq0GUx$re_<5~`E|0|GR5y|q( zDN*4(ZBa0;)aNVoeQVBA-Hi_FxfYo=ksoxyxl5N!G3!s%vkv+FK+n7hlc$tTIIq0t z@mK`l>&)q7%>{wnd^^{po?DPV{x5p!y?2o*dT#Q1x&?gd$?KLrB|qr$nbR_gCY@;3 zkD%w0M}c4TlX@NoJ+En`DD}knVbO|2J$Ze7b_?K?`E?)=`anK>rR{)k*5ez`auNE? z=uti$>q^kI;)f)@mKFJ6omFi60mq2tpG~*OD4KkUKJUUVFxS&naxwZS4Ik z%rF#Rg1n$?!i4g18QdtHmYcpfLwC3jUwGbbrkOi~snawwNz=@x(6lL;I!*f~Y1+3b zG;K42ut^e32V?`kex{U{>(3G@q# zP2Yun#3%ME(~%?JKMmE*Q-Y6Wpg77c##o(w5c!~wi5DO2*<3!>_dkotGj6i}2WzBF z;jP3@?Uyli^_tjKU=^+@G;KSTSS246?C-gtRjH%N!v8xzb zvJ?8BU&hpFn%GqgE!heEk7FA2KSN6r`k(#KFWizezG1(F`40OO^e;ZKzrp(bXVZPZ zg#C0HkDFNTWua9*JP*d7z zX=1-rlDiZ7rC-L>X`0wCmE`V(e(9Gnb($vjOC`BGpVVy$987wq$Z z^B<27=y%p3``s^*=^M;r7votzoV#?(o96lWTi}c9qj>FpKidx zPsdvR;yU$zu#=w_f*+PV3_R-|w$SaQ@ps_&-#s@r%UZPHw5My7N3o1iqUFQGIjlei(f|5rj1`sz|?8#;+J9CwDGG6 zm^w{e{4z|NHhwh$Q>UqmUxsPZ#;+z|>NIun%P?))_?5_1&c(G;oPO^H<^B(de1?A^e6SkI`cJ+6{p@GAwQj3Z;k_& zFwSC(fO0;O4r}vE-u2@HJb_qTFrp}1ZaGkItmD(?QjWS+dGdR{GS2}+?>an}vE;Q> zi^uA4*&;XaW_ND51^G*dfbOHzdMEfhc>Z7Ccl7?|xGK9~1S?aOquyU2Q+L=c|6h2$ z?;UL3H)OdgoDlUYbv?Ad#bF9 zEyewF%H(sQOTGbpaR2;wmzet^O8}o6MdKn%D+}-(LMFeslP)`{ZvO^oP8-KD`IQ{( zsfN8-n}(zE_WRG#Ux%sB;5VNL$Nm2$4X|*~h{1SYwv-Q(bNsxtJK(5Gj&GKBLGI&q0O` zkmnQS_d?#sc^*6U4nwz*op4)D^gKgoh40e7I6lL(`Tbwa`2BLg&xztS_wb&ctAXGp zp&hEtbWJd^F+0-*8Q0TZJO{V*kX$vG_D(@&T@3Mh%JqonWtJ?0y{26x*g7q0e&%BA z>&Lzf?RzPnixIzJ?7B33-Y8(%q=&4J%aBIP*DBjw82@=aeTsZpV*kdMp|k@wZI9*H2eWOG?_4=| z4fC;gP5-t8>j#jrxki+83vG$cI12ly4;^Uf18i z=J$hm@gJP?+76y4WdFJBM!<&n{xiXs@Z++5fv3;GZ&@Vg&X0e5&GcWWzhy_FOr4jv ztPjp9^FOY*)+_toddlE|0=w{G;JqqJ{v zIXze}?3=&w^-}j3V5l2ppK!e`>xpvT@wzgvW)a&hYI`YSC))t|EF0)ac=W_x`hIFN zUB7Ahhlz&PX=Iu4Juh1H^CoFSX8^ObjhWd!jko)v{BO+cUdBzr%)NG{RnQUs!yIJU zk$l%Jaev-r=O+46&k!WzW##hx&ldJY3ET4~?9aO_eBRHqikCfz{du3kd*m-P(f+)$ zPmgZTyAAuY?1T3>_l=NiqqO5rjMDm{?Yx2e$$Mkp z7L{KzwR|#%OWa>`8SeKj=k@X%0H`ncLnkJM$zc@V617r&p9kEmp^82)i#};XxgVC< zr&#oPRtXb-Q|R+`&e%!i=S>+q5&HmApLdWSM1CBU)Cc^b6O+Q^FiJZG`@9PNJ;0w= zpy=}t(WliN$@;vdWfFf==~GxfY3#)pAu$65RnJm;sS`I|zY?}nF;r!q+5pBnI|k3I%~`hY)lVp5nKV((vu zDB{;5&sU)6Q!DzkxiHy3m0Bk8H%TAa&r1E1Q#Pe6Yuwl|6ULWMutRUr?<>fo&z6D{ z9qlLL>}L2YNjd7Zyfx&| zcMTw;UXTObm=q?5QQLlIzwYI20slsU)NA>!s@Iw%y_WN?PNS5h7x#rt+W%UvIrwTh zX`v7KLnkJM$zjyC!R$A^e1E{(DvHYMeHxd=RNK`sW6 zdW}b>Zj?)yruNU`I!=%~#-ft`o1xyM|45dbl{3l|6}eY{|Cz}2H|1W5Y;E>+uxp$w z_tGSJ_OvvvfBrRC$YCyu{(T={>y?q3Y~xZ`-abd2tt`)KZz z>;CBeeRTrW? z7cBs%+|Mm4>EB-W?s`D`7@R`xa`0eY4SL93(GJJfX2LXe_?MNti{2+%{-s5Q|I!}6 z6?@m&_Goul&C9VtD2zYB?T?UAyh8h84{Nzo+F`%UK1W?Gc6Wf?^&&1_?(cc*_C>Uh zw1X8`qo;4gKi@jFI!+AR!MDJt90zE5@k_1s3%AcK%`O~myIDoHVH)j|9}_9Jh&EB{&6_A zwiBkQ1*1Y1wE&s4HP3^i#`SKw*VHeI0v~CvezL=P!pcg?u(G= zbJ`7^Oxo?7WV`*G)t1qJUMKW7?h)(VPpNON#@lA5^~^e^&(8rF<-&IHIpq?jX}9O1 z&Ixg7g`ITR67tXMe#K?_J`&d>bc<+ry$9b5T5(kZp*@LL@OwcrPAQdV$`U!4V$|~n zi{yZ|Hi)9#p|b)>=O>YlB9j1k6wv!&5An!qW-@_rjE3OFipGP zhVi}Np99?J7_3|D{$11|QNO1wY5322@KmDT5AL%XTJLXy|NY31f{yyUfJ~jJ4`G@* zbu{yz6>kGhoq*?Fx@oympwo59`n+yQ!++`nDw9+nZm+HY@ektf3ixQnUjU;%?;}$u z>O+{OPBW}NjP=wBc#PBIO6_m==n(CZ=%3*Jl4TM_tiM_ARP_1Ye}4w`mm?7@U5ki* zD?mb@eFzx!TZK#=sUKmQ_Ba&Z>-g#XxYrjW*b0*j0qH9u}ARqsuQ>g!Ds*5i9A#(ST8} z$;i-6^dd~t-sj-^PlCS{c#X&WE=RobH<-Ic(f$3BzRR)l8cUk=-wZw@qqNZzXzx1?A@<7mzc^+@9G;|u%WX@#-Y7Ne zDp=cX_)8|PzBhvHM~-bH`xDB2in4##veGWT%9%XHT%!r)=AzukVY%W-=cOu#XWUns zAw|k|whZ_eg-^Wl6{q6^W#;>0D{=j<{7mum`>H+V_<@V9->ZQ)V+rXuagOW#fm_jU zO1)z5AMlVQc$^deh{dCxR+@NC{HlEv|BAt{+6{PJLy&r1g@FvN+Xp^PuGf_FeTZ!d zdVaiS&o)LgR9{{=cwGVzNH= z^Za7)Yo3}P{f>HySJnwWUb#`r;rD?R=6gN#GknV={l}^kIpnN{dC3mv3SgBLBpi=nl1G@V@OiHu1dZBFW=8u z`5)Bls=mU6KZ)0?j3ET~bN$mQ#MMAxyU^Z?9ZtsGZhfk7;<#~xCr&DvR5oEUhPEiRt!lrIE=?U#Ljyy{-C z^)ah*%bQy5r>m@=I)dDFKlhw+{RAJWMq}#pWuFg^mkuhY#kxv zwN=kT#B>o6qdshUaH#nX+bXn|RXS!+Kdg}=51wKDPzAjDM%x$Wgoq0dUYgv#Ubn21 z{@K2+qMdI$gtRZW9#>R8W-LDh?bY74iE*deXh~1`p~gAao_UG%W?i< zxlfQk(6Wu=gM1fL+ZX2Em92tuUj=c08hD^>qg}9V#jDVM5!2cK%UVQm-^wf1lt*me zYmlE8rj&2fgSVLPrmb2Je3jy5JW(&l4?bq=755dugNf_hapfM0e>2)g+c#j~A$ZbP zc2xXULtnWI@XAx##lJB(MZ0)t_vCi*z0fuOX%6~-vR!O*IB6H3+i~xR3CS(PeZMoY z-`Q;Iw{m~z89R1A)!#_{R-#|2H2tl#gJAr}{sZ>Lt2PTSt^wQh&>_*j(tp5TF?_%z z*G*-n96xk|^$+IE#%J_z+L&h)f12@cWiQ~>=WH`+7fciU!-sMGD)>%c<-r1P{Dc0Z zvN`-$d6>f`#;GCYQ_PZLVG)Y`I(d%ZJA#^_P`dLf80*_I9VeIS$vzURerY{E>MQ;ELj#`G77^Q6i`h#DYeV))0Vhp)2smHpU|BT0JSMaN`hJKv#5Il~FProX_U#xV3$1(8-bqw%RfCru6aZLQZ ze-7}M0}ndEVLH~S#bwv8-$yI@WZi(U? z>VWYNzE>D;9SXZTMJ>CU?-=5{KyjtUZ!sA^Jim86?qi7mKvy{}b6mg6FE72IY+NZ8 z1xm{=?{xtSZ<`jiopeXkcItCc%g4t=EgzYUvcHSstoe{N5zlD8i1)#+#&_m=Sk_JZ zzpZgBjVlqO8-HhUY_rp|(jM7&|NCZLLgZJ4Cg%G*ICp8cd;NRomGj7Z z!j!(5rBk~1xm-UK(Z{?|%07H0@;k`$9J$J03fLz}@-s{s%4hr4F-cs>vKnip!0yF? z{3_t)CCeY6Gat%tKxX@^N|Ij-*wQ5VrhmnA*m31nWVJc2WZA8rzSHi3d|Z2#Rmt-E zJNZ@Zfu|3`wvdkVZ;@-0UTv1LICrVjd@sMM4S6Ta?Z?Z>!=bpU=okw51BRW0+f zPsRs*Pu4d|ONZhR??a9pXiKu(A&xe#0xz7qwC5YNn`m^igK~WZfsWGwr)^h&&}p~qud_I`-)um9ZtSaQ#BBoI`#H)*>6@2Ms727 zaQ^T-I)7wN?qL1KDT`5V7P8u?Jc4-M`JaK@<58|hqP-&bB*2L~K9Ea&u#QnRaA;Oh z&fu&Ocvb@PRo*Fpt8J>=DW0zLf6V@t)O$E`@6zm&qG6??Jzl;p9X|OYsc7;)3z;&8 zdwQ{VBw&MSY2L8hA-OrFFqjHRDcXAuvf3C|vFtgXey73LsSlLEOn`h7hIofW0!FK=vj`c>(}3rGAHeGqd+ zCo|U)?$ie{zv}d&+#z`d`EEm0`e7RKIZ`UFBJDIemY=-``|s3LT@Bp02~!4Ycbnn- zeGrgq-cb^)?AvEot;};>}+Lm%6}MHY2zyLdermTCp|hq&gich$hV}B|0Lj~ z3)ct8_fh2ODdbz*$(ZFZ1~Ig86?wfF$UiIU;^aRA+zcn*`}?nelTO$2m6+}HP2`cr z=3-oLx%T6JM((@7KPtuJD)PVp&Zd1kntqjbzlQuw3c3FPoOI#+0m}UZ`AyUQWBdd?&D%w!*h3)(Az~5_u`=_(p*Yg&@ zNw?n9iQQiV_DSIH(00oG9$9@HSCL0BkKeCb;BSmGs@6KW&flvez)AOYqTJPKfUP%j z^<8-1z#w-u=H=nT*#~vw#0Ous4)V zxokUXV=O$hMG2GrcZv3q1Ik6*U){pV_4XcMaKSi(?Q!+)$Q?Ko9+o>YcUT|cLwScG zt8MXW()ww9wEv@#KKW1jgOPVnArE74!5tjf$@1yQ2RL~;BBi{3$ZAu(nzVMT1oHhq z3*==0m+s_wza9-ZadwPLv6P2(jMYavc{&26ydq?^DPB$5A`)miV3$DN3BdJo@-l7z zy!uqYiPN=wC8WG#k&kxr)QV|QTwR9x!#H{M0vu!BcNp|Me0a5k z7TwFdyaNUW_9C9IKGxZ*16|s6J~C}S%hN@yOT^pNX(s;37YO@i4zfik_hMxAt@60o zBBSVlrDnZ>{Kq1nov7kPfe+%7}o=)W62Kcy8Zbs%nE133TJp?v0DUZ86eV1I{AFjR`_{*JKolsHk zZw=jTo=)UG2>6wu+|2$1Lb<;OUTst!zxVWAt_~y_Jf{Iu}Yo1Qz{u8igLb;iVaxvG3%}nuX z^7z!#A9z3@7h{0ce|2)RoZPvF?w_7c)_-Lc5;sZoOE41o%p#AV7rHM z(O+6eQ!e7Zu`#YDk09=+m-+Ejbx+{BSh*Q)TvLtMEp$3^QQ@p##OCU*p%vDa@}~NdMMzO9mapk%}4GN%0+(}$}Iw3ZH$FSFz!g79mqWy zike{rk6VnZFwp3Ae8wV^8bf%Pc?L?HscSmVOn5!@ZIX_D^Sjj zKQi37r}{>~Y5P^4PW+AeeRab4qo22%?fPzH^>Hjb?)LOugYSdGCvo)^&fjkQQGGAq zlpW6h*}fh^zAE(hz(l!^0IxR2!sC%Z?vp`1KY(&>-k;&dAJvZoPT3E6IY+^aouX^dA){_o0*P#vj#{ zfK#@;he2|-tF_1QB91o8ji+XK0X|1~cDXSn!ZgV-%} zU7eexUDX^9xQ+k$1!lFQ@V=O#^`v8Yz`|GF%Yo{M`mlL4p93q2kCiJEVbhbPKQ@Gr(8HELTdJc4+A=qZ7ni1RgL zoLm?8YJLqkaaRO#X(wWT&154tf5h-XxkY`%&f5T2+hU;&=Ie)U2<*I>Je)k=ZZSTn zA@1fRd02O-`E`Q443YN?;A&G`L)u`zd|1~&-hIH`;N4D;MPtJ2kNP72xi1_WJAPEx?I;CCT2G z0DC^c-oD~r#A)NxxQ4VJdb-2z4CEnZ*SzH9`Rn8pz=`|7)5&%6E?{pZ$m=Ka767g` z#Wkc|;OP$gM<8!5aPK;KZd_Wk7;xg|dODFe3$RZTg>vhiJU9NVVXUUia6K0N&Kk@kYc33L z<(JB{9Ksy^!1i zT#APVc5E|I?ldO~{uH|%+f(#s+3ncYqCd-S$95R~S$5b)pKfP8<(j(a@9RP8=@{T5 zt>4_-;e{ovX`-hCt^N`Cz=T<^<|hJYrC?Le%FhWa<(?lZ}bP^9c<9Vdb$aje3Ih-np*)o#XnLK?2@k6+nvDEC*(I7`A)BY-*#r6a0|a> z61ALDDLbso6_WZXl^xv66#HoY97lQX#%^RuyB|X?&(@8KX*cG+;-g!=-W>O=!F+km zg?JLebg}LmuPnxP@EkJhfcy~4aqd#zS*9Iajy(qZMlIKV?Dk{kvlR&(cgW&!H|Bs- z;-=S7gLWb&uDQYQ$GqkrIAAA?-A`K_D=(x@n(I3{mC4Ex!J*OYNsdLHtb#79`Zl%_O9)K zbJlqnkkPK!?he>Ly}jY>{fKs8T*G@0=(p2a`~{l`?2G^7kuUP~zSE9yU9Ig5*=TcO z4}6Mqm-@fy{M`!87`mqNx3j28{q4CLfA@g=%D~?lI7b_Ue|@6Ap9Or4_jmYs0o&JF ztiz*C#cRP2eI(Ca8gLFG02BI8ek*FtK7riB3}fjx#2xY78MNOd`t2O#esF_{9{3=}@Vw$;j+(Mc zN{aFZjlkE^Sq^hH@iF;gY=Co@2JRXi#FJ*|DaG6~V&oG*PUju`}U?&K7&U)`#cSJwn@_eMb0gCbWATD|1>|%f@J;1UCFkk>8j2SJGEOk zRVFpR9i3-!aPi;x?dU}7=lJdDOzY?P?btUR*wFsFy*u`8ho9%SW8ZlAd4BxX1NzC& zTcF)Nm0Ogs008(p#1`U^ePa2DZPmAD`<R+hK6|x;-DU6zfMjNPpsMMZ@hK^A+wNWI**s`c^2H@)^3kUzW5(y1nv5A9QffM% z;kkjPV}_?anvNNs;AlE#eDDU`nx<*+X__Wu#z$nDjF~+5vO_`Uzh41Vt!aEFPpC8% zGdy z=AfyV;X#6?YZ`bupy`<5mcJ}PV!pTTaEv#e@Z;}67;|uJg7LOb9Df(1+_M<3a2eVR znBA*B7=LHs9u3DX_sZ}Edv#2lko1|EgzwC(J1P|)a2bPrT_44Jn}2Ge z@66cul#j{ie{|;6A{6&kTV93_R}99cRzvVXl)?G<-v|GTkc0cxDK%^gAnOzB_@<8I zb#6iybv)d>cfJnmBCK=CnNDchK)eUf_2_kDkxy0lu2?HtH(rj@hDWX3{)6i>0WWv7 z!2#+k0+mU!uf=z{6UxpVC#AWc-#XlbU!RSC-pi-F@yNOcp)jRQ8*RQ{vhGUY$0|_t zxkrv$^-0zT_plqMRQlvk9e=KDBZPey!21ql+`CxEXZfhlwa99-!jx&NAy%KefWK0K z+;?Yv8SeKCh+22yJ`!f%L-Eh8jkSs7wK!0jB>P8vnY1}0aH1EU^P{iUT@L{Dx(E4M zAyk<1Xx%?**Ie+A0)LkR#ZOPjaqFj&{q#F6llYs$Pd^lo{gtU>(dT9Gr?2h@CH29& z4|HNum>fo}-!c2+uEUz}xbcyIW#WXKv6Hn$ ziCzmKhrYt|61@H{#&aTPypHd0{3dF7VYjH=URdXP>)oi;-{FsWW)qyzFCQbT z??orWwav3;f7*4Q0sjw$ieL2Ex3+gB`(=JAeNy;kD|fffy?n~xvE}1ND~F zC-d`8+OEHY9M;(?aG+id$m#=yDdTq6S%3Wie60eh*LpqN<G|eaX z^78XcVft%*d&r^Bwg3pdAcwj!DNGKdT_%|8Z9VRLtouQMqE{z5Zhu0OUhCUxnZ(~z zdgV)({uNogl{S68}2hTICe^!o&hPS zzS;k8J??eG7D?iV3OPKY0)9xiKK|-x6Ax&|qqO672bcCE-?tJwOoz`0S~UHnJ#}F7 zj$@3b9PwkaKUZ1ORR3|;5Sn~FUV-fr#}}1PE}vpbQ7^PV=*ASU zUu@t}bmX44y?+mQwZf&nZj<(UWM*=EW&BN*SkG^=p0_%zZ?EntpNSLBA3J8-=Jwo| z8~d*%_6u^I2QesRdxc)Gg(+TNC;$98@_$Twt;L%E`tKD^J9v)k@<>eeM;ua zcX)l(raN5X0rtx-eTDiQ;^0Z`A<##QY^yrp#^wqAGxxzW+u`BQ_8+yEfbDUPt@hJj za-N?(al({I6K%-QefDxsE6J0uFqak#9$cJT0y^ApsXZo2JN2=to(YbGf2`{YwMTiB zwin@(U64OGZ;0izca(P1ZQzxW#3x06hU+Ot9WyZw*wh1$cFts1zqf;p8Hdf>+@T>N>n9QW*;)SuN}?r0MaXiqoV;}>9(?BVz+$sRLq zf+KUun)FXQ{zg0IIE4Qmnu}l9 z%WdM+N#~WL14JM*C0+gDf@iYrv92B19cc;?&i?8f_Mhe(6|@WfhHXr7?ce2}KRvPa zn_gev0KQ1!>`&@4w0^K;nK1sUO*!wk{8Ee;q`$Csp`*|bX-y&p$5HPTMe*Cc@qNTU zN9}g)hx|VB8&SLV8<1lhcSJrtYPU-R&ZpxTYdO2_kK^5~%wO;iztpu7-;haMyVCLM ziLL3H`S@n_w|hBjxrDfB)&Lxbgo8xCM3mbT^1hKmu^(PUz4k!-2>I6il$~rx^U#j! zGzgKCTo3=|e2H}*uD7P1|J5;uRd_`c;$^P@j(U>0Vjlh%M{)M=qqG4Z;T!7su4TWc zqO|_zy7m-Jd_;etJ)*9dVzhUgdKH=Ph18t@cuxhh{c>Ml#JgT)N$t1pSWBAfKe3*~ zpIfXy-EyPM=j$-`hfYj!U4O@`*ELax#QHnQ;Svu}e|3AY{_-8%w>LBP!KJTDom#~2 zzpg9#qTd(tO^fm=K~IsYU#lAhQ92%pQSUbOdf1Ft>aacmo0xdNAnlwp<+#^NQD+&? z)|CMd9+fW&Tz*c#IKAC-f$s_8J)AArm}^Pb(WOT%*1(dVJ31z=N)38{Nm3`VHR0 z>sR@Hls57Qp~HT>ejneS*vB{3KDc!^rP>Ggp%pU+SYuRN_d7Xv3|ib^ z-Y4i7#T$M^IUA}l&aQg}`7z0^JjdU4SbJaAvvgQqey-d8md}UQy^8#R6piaJ&cL}# zHyvdBKM?S@qIk)iywV|sc?IcASEY-}xRID)kFjxCehE&vJ?_-*U_-edAyX$mEKoSs zW$GSLee^O#dFt~oG(Th-_9fWM^rWLgyU z!Fs&$NnA&nx&|&KZnFDK(?6BSZ*8|enNFWt&`~Ep7gv3-_FngQ)u(T$Pd(u36O~zS zkx_K>v4MZKpxo^3)~B!22lM|r>Qw9bNt1OE=>=XE{NAZ8#L= zwrsaP{hdC&K?|LbeS$t4+EORgXMn|^pQ`^ia#7T5&7o1NKO*MUL&y4KkcZhqJMo|X zzBmcIu2(v8=t7mJ3QTOJpz4xgL31yTc1HrpNBz5oo@AfMW34h zn_~2_*AVqVTs1z4H&Esyp6<5W0(~9_?%M6vC)?@sJm{!XF#i{QW&n1R(Z>b|>hnIb z`Xt^!nePYstPk`-T;A}T?bav9=`$B})aiN8SM+%fuo*@l6Cf~uWS^II)BRE0unD;e zc>(&PeWQ5O-vaubbx40eo~e^~18rX5h24&iH_92?FJkb9$G6)bxy~P}K}VmMwS3{n z>uDD9bH*PwKvADH$nQ%jmAOWa<>&S%0)1*x?xXG2XRy=f3(!%g)t;}^&nm!X8GUSk zqCQ_Ct54z$l=+pXyQ8_+r#=F1abBq|$o|~;FT;)h>M?)cK%Ktud_|wlfUPq6*Z={2 z>JdlbBc_-#aqiL`_;{$Cz`ynTAcHruPZ$qxM4wsrI~k^CMX1;M4&Yathu40Ka-0(fO3D`b$7ZoeI32qR%kEjxqY!crgui*fDB;Ci)uIXC3Ao|JUQedc;*z zCviP(p5pbsYe3+SD}c-0ZhyG(VEy%=qfaoGcZux<@5a{;GyVwTRXyUWsgt;#GBIzr z>8^VNeQ=MWe#~}X$8J1We;??mlUd6b-qZ(mQ9r@xV<$Aco@OAcPvUyYoME+zqPzYb z=!5$M^;c}SK5jf%|1{{R(|w+=w3mATn`ZP0;zd2;s_{u&Pnpkoy1NSleO?6a_U+ck zjR))B03CID+Vd5C@Z4biJw~4(Uev!0xcVfnr_8rK-Q6z)`g{P~@3&hYHy*5?2|DWZ zhUY8#yb9P8MxQWV%mG||64z7a98WiWmq4Ei;9lHrecX7kekJIr(@f7-^!XQHuNr;A z_)rD7`XsKW%qmYe{lY+>wZMI_-TJukVErc0Q769^uJK_RVE;1u1o5GvIpFG(xE?Zb z?$Y#sd3_pMp*L0Q4ZDGkI&E@nRiApmmZ?5{ZG4y(HJgk2LLcbo!}KF{N3h@N z3DOi04fZHdfKAHb*J+NU2=%|zJgLR6AbfZrY9~w>qTzwKZQ07VAj(biF^eF)D z$nDn0jq@5tfsQ&2@q9%etWz{(8hwKJ&~PT;>XW#EGSBpM_dF8lQwH2|DdT4<|G4pA z!$qK@PNO_u(Pt!JIYuArJJuKCs_{wOK$#Of-90}9`b-9{V7v8k~ z3jiBw^a&d8PY?9D5xBDL*2j(i8tw)ib-LQ~6@7jM*ab$PAU-tw z5peZM+(4Os^mM;{J<#WA;3jXkK5qQi@G|JA)7_r0=!12NhF=+d>@|e`Z%#Yu16}{u zKtEFVI|BNhb;$PeSLA6TAa0<|fAzxd?Hu^y4d8CvZhyG(U&B8@N1wdx`HDYY0PGIq zk1#&{6L77QxPdbN>FMsB66iA%xTm-K`gY^LhLxbBPXF+HMW6QpdqMT-XX6w7vjkav z5;suh5>I#U0chaVsA_?+pJe}NsYVh*%@=J1yibfQc z*dmnsC9>Kc3-2#2GK&88qTh$M;X9ODDRSLYSqXCg?dkM>t(PnJi-?B2jV-`OZHvhh z=Pvziebhlt5GOXaM!9;Cmzm1WjgHFPZ{H;Hup`QlA-P576Lge!5csG~!V~8%y*j~v zhiv2FDEHk@`*q{4j!f_Csb8(UqP*g~d>2~KH!gTZ`hd9MKhU9Fl=j%+crNZ`S-SORqld>viJ*;9CE5y>9I3$jtrB1V0bX8ireq)^N%_7Fm593-4fk z{?#gTKa=%)H1gqz^~>vZ<8Wl^bgY*v?IsJbjM7AZmnMpra#(LSv@x&UjfI}iYx|ge z0|#PV60#a*<|Q$-SGN^o_;)uvsNV===#KlbKGE*8kkwW#gM08cy*4Y-)h*JWhCDp6 zor&G&0#4p%SStK;o$CV1l69^@V&8>;sZH@l(p>1vza9s2%7HsAv0g>aM8HWG+;0#$ zQvo|eiW!aeAY!s}9Aw zezSkY$fJ<+kdH-v0{LF#pgjZ}n)Z;_)e>a&VZ4z#2XXq1GXgsi`!_x%b{>`BPmBwM zE*Ni!ort3wpA~=RMYOXtYWCsOsM+F+qGs!`cDAt`=Zm6dA0Pg+CN*1H8#VjvZ=f9j z+Ahe?fc{TWvyaAs{b z*g33Z6h5PvH#m&{8@~lV6aP2TCtJO~Z(U*H1lswgVZd1*;=0>(5YDN~7GGZamyLj} zG|TW7g?il72JmkM!2fttON)%6x9syttnaPJ>oTSeOF#Bleextxb#}#}y_=eOJ~Hn3 zQsR@|zOX3D?<6`9BD&z*rMK+!0xZ{(I%ICY{M{TI^L~oR=i@U{ubYk#o-8CWXVam+ z{M&dZPtFDchv!N*4(`+Mrv=;Cq^3zoVm)9!&ALGLiSPr#Z=)NwDvtK`M?OMM`OkBg z-u|O`PK)IZMea24r_~`9<(!C29qihIh4%*RKy0LI+THN1;*;5LZ5o2CK8QCRBj;ZJ zCbNHSAHYw;9;#j3Jit7KWbR6tGdkJ%As;l9neEug^K6?iSKd0bRED6?2BY|VY^H0j z0_szYtUi!7j&qmZx!UZf!1jL%{At&&X!qI3wEYxUT;k5A%K;mv^2A=mVc5(hHf;*- z$G`J}xvpvN9OPrdcArXRu~z+#alj_pTo%Yr$2sEZrtD;U#rxVGF;_P>#+%4vvZsHy z8ETY?_PvjMcAhdaViT^ri#=U1ufep)Iv05Q7jfIz9E)$R^>puEV&*mUFZvSe%LF;W z{9m4@{#vdtK8~jR?*yINptj!`@W;d8az?-0gIv}pXwOd7?g{d4_w zIi7x}9no%#H#Vtn<4v?J7;n6n>7Vc1d>?T4aK7xH7sRoACm_MkuX}9+y9@L31G_2r z6J+(Vw#iRC-FufAxooc(w`{tQaWP}Cjf>KbaSu*#Hg=JmkW+AFTt&99)`Y32ne`#_{r-SC1O?AC3k+H&boUM(_pS?u)}Jr)A?4>t`_ zRj3DIF>Gg&*no4F-oMVwTL(gqTY=wu$LBGdz5*R}s&#DDFP{Tup8v}qWN_4nG21-< zC)cXRaw+gZE3;n0>-b0H%MBgu-du!p$_k!05WBws>~p?C#z$4XoXwa6iS6LC8Mfox zr4K&$ayE}cxh;6ewX{dn{PHM%{aqF-)rFqY?&*i6U(-#hBOwCW7@E|#((4w*%QQT< zEwa1pjHi#hrXO}#`kC$9`n8|`e$)*q)U2^y!dt-l{K5`yK}7L8Aj6CxK(qrpVC|p` ziOn=)2Yr=nhgRZ$sT7L9_C`BU9TXwHmWQPC2c`E;?~8SLH{hf&86aSTs`SK?hf2xr zvZ)iA8{79K+Q!k&eImR7?eh!!iljl|I@-+mjBAPQ7kj7k+@%k%HSK$Pl(y#y*!TIx zMy*CV7dFrC>0OUA4`Ba74__m`2pAt{8B5_)^rc0ov8?>uB!&_7Qij|=?sG|uUZ`L~rYk-_VW?dWOh$DXFNu%HODTIjW<6X5Wn@WGe>=Pu2;M&oAl zZc*B?Pe#$f#|T|%;6O6V+M$i<*!{43rv}NKu$9~n_pqrsWj7h8oF?Ohy<(fly1`Ax zX-JcC8j4Py?QuV}r#D!&J*0ozg0{ytiR=?$?b#-Md(6uR8tw6m?*YfPLO!5PNK0Bm z0u$)J8bcl&Y@jtBo1P&z+92nvQGmAt6yn4E`L=}feaE#6Moe1{llwk(dZCq#8+UHm zc^Bp7a9gUJ^7C0#-fL{D@8fUj>4?LFc*{xQDUO?ij{EgJ-$eWM>HAd2Wb_?yl$+wE zL;K_4FYSxsEeALq;tgiMye-2}27Qy{!#w^}?3XA0`G4%ad3;sH8UKGma!>{w^FrAtyQaHtt+@7DlS!2R8;DM2#8v(Rm6R_ zR3RiGK#=eId1lTzb8l{JwebD^{`k%7HTRw~pP6TyXV!D?oK&#@u_(kEU8sHjCI2V1 zozc*t9H*Z@uySyL=9P1UHjCXS5@k0X?5_^KGQtJ%iR#cW-*J zH)io4M)|+1J%5mLvCYnWBczge{-B<3Q8H<=-6PU^VZN|g;`Nl0dSM=gOcG3*Uh@BU z&iRYucdr5BKbytQ`+c_K5Z{ zIRDc61N*p}Uo+*@A3jrmNZ0eX0)JRWp7%rA&INXoQyFY9=RYL)!}ngSx;^FpK_;me z=;Lz|OqyPL>BH=~kDE7>{*g&kd1{S3Z@B&`^8DN6iT_L{&(JC39RI9tMp>R$Y?kL0 zA`kSDNrFk!OE3LBD^E51>&T=*Fl%h zAW`vOwGp=3Ec+D5C47)gf=Sa$FJqRMuI;?K19{R+qRK^C+HuCt1Upr?GkM}arKSO)tIXejraS=^YH7e*xD8UW{sf?=vqe?i`5f zLruX(pUpgf$~!y+s19fUiQ@q0te9pPc-XFwJNzyMRbu%U$N@q0hvqA22D*R8Jg2&t zh{Fd#+jZ?!4!xY@{QDif?fGn)zYk^XTtn@%W1`Fe3<)eiake!aKgCCIXpkpp3@;aIwWh(kEod%bj)KX*l{Ve=R)#dN}OxTB(>)Ra5J5e z`U=AOGXi@uuc#iY$;O^$d|E#vuvcVbv8O-9Jda#|b%4*Oyd5{yo{WQH&%Y+x^Vb3E zgzpr}j}&``y|3|4JvYb9%jDb~*P^?=ZY}4CMeb=y#@Xexh>zN(E*RJb7wno#S;o?8 z?7gKoev(J5#JV65z`~t^8V~n&!0Vzdg^R4 zCiVB1pl|0V)eA!z-f!vco1*>gD)1GWZtVImy?+1Dz^>S_+Sppw9saaw1|MM0-KhQw ze3dCLcCX?23;zE8ZxikA?(b`M`yu_uV`BH{fr6P2g?6X^FwV!?b<1+m_~<=lw<2 zZd+pD#+G`X)E34E#?ANt7L4cVW}aWYJ)|9fA^pGyVwWGnboEC)FH-w~_`{0G6`j9g zX6&xMTT(+Z=6QTW;kdKyd`0v{{unw*h+)SdY*=N_YZUp>NrKVWj9D9k_P3?0($EYt zPuS8!_1&;7LEkM2Yke&sAL0j}qVJYYVN!y=(Rpq*N8k?_*pAEb{vdtX7JgqiZKo-q z_3Y^Fw4+${6Cqn;pM-IE%TdtE)I2f#CkP+34D5rx*g%4@&q;bs4VrOy%TRDT&Z~VY z)IJ{^n`j^R_kBvjeqf(12Z?1#!eckqVDF?@y#-^L|VWofH;_L?` zwu4vL#>aGcLr`J{z5WWHP59&m2Euy4NhzHrn>RC_es?7hAo}^ICl8;LL-dk+$#z zzF7;crVX_89h`MLG}0Ch=9@lzO^WC3H_E|T|8Kbzd<5V0t84K6uJ<_jHKbnwem37* z!Lz`hb@1y+{{#3azUfQXVAp=mc}83QO!_t8)A*(@T|@ububWf;7ScJZd!fj&1DyIO zzSP0*ApOtaJYV3aS+Or-2^;{+WZ{3w{UqQ{b$D)*S44XCLd} z4}jkV{vvoQ@IyUs_9YGu-7WWm^X$5Yb>|w|_Uz!i7pb4eh!23j2HqB&zTtP(PWdOn z9|r#fydyYm=kgW~j{id=Z6UhXbONVM%^&OF&x1edrQMkh4!<@1z|VJZ`S<|hd?cc*8=pp_0!QTSMe`;6*t)Z>mGs(g6 z`7Qqh$Ny>ufYS!=aqH(Z@b|G_Z_m$Q&Mxg^WsXz+EAWrNPXK4$EA32`DsvZu$75sbf5#Z;8)4o>c zMY#Ah?M~X4pK%E|?Q8X^7N@@I%IQb<0{;W}mEg3GH7hM1bSc!6_&)7Z+KHcWHTh^K zYl3r|1jqN`CGEt|;CYv{lQngY9QZyoq@DN~%vGhGtaJJi@oi{GJMlAK0H>X-bNoQs z2JJ`MfuF&1Cus-k`Z)CQeP~EK@-tS0(~i~+b8vhg8q!YujCJ6&lXVjuTy*FNz61P5 zaN5b6oWU6Qk@!CCN7{*>aWgpW}+hq=p@6&#?ozzJ`Ks$N+TnESZX+PRd>adlxleaH(aD1QkqwS}+qXIR0PtLJ+DV=C6BXc3ICuege{kAK9k!Bo^7iW??q^;IKERAKwfL!wGaowk z;dg^AW^Yhy#@>WR?Ew!8Tv18h2z~~6N~P=t z;0v|S^KNf5uZh)|@jDbabv{p|Bv6mFFOlza3yBZX->Yprv;M51e}2>RGUg|&gKFm3 zGKpX8OI`lZK@hqpM06eWz06-!%ECF7h118(7$5h%t7dMP-ML`47OS~T_5IdrC?(~% zRrh(5G8c%p2h2L5ZmL#_ zm{#knp>#~Rt_sS_^NSq=$4ow#37rJ-7sh|q$`WEVkv(H8N$h{qsGxpmyb@)Jg46yituFV-c*{hIeeX{2ntNobR zl$;T{|NTnp-6w?A?z+wk>^^*8>GUaQPak6($bIfu%X7`fLHdJQU+H{l`h$>y z(htFFWMXsiKgq;1V1{1dGB)O zw##R57W1u~&-^9dte-l5z`M52_55;?je?78mUu(c&uhHEnCuA(VZaJYRF3 zGfSt;V!rRAJahPt_w%lsA)E<)6Xl0_EiTTEE3fUlwkP%YouH>Lylul2Fso@(RvTR(vYB<*)rP_w4hv{Il(c zYgrpWLj$Z#5>u>txPGIXO4E zw$8|#d3-p(l`+=OoMYI^{FVGVe?7K|`D^Wi$>y(jKh=EMr0n1Hn7{U@sNas&+C9Tv z%kZZce%AbzE_}kQ$!8s{9+bGx6lZTU&Zr{V&cBN0vBne1@`e^w49k~^EH+v58|v6R z3zWHPTu8k!`v1-v=2zi7SL)+kYa`FhV{13)_~qY}Fn-lCs5Kp=9lsO8`u>1V-G0fO z{a!X}a_N*`jh|jH^R7+$UKklSO%QqD&loDfodfvydk32K$9Rm)ic`*SGswvM zL8827uU<1Y{t$ULhRG`LC$7BqZ1n_zlgi5+2bm?vyd?Shl{YToLtZ9WN`TaXSH3j@P?f2%ZOioP)Pj8nXWNa~acQ{hJ<~t1I+b)3Pp> z^{=1H7$WQ6^eIkx*0ijPW&P{tG7ic5H+`OicTyU%{`GU&LzeY#`a%a69<2Xa|N6P? zXUqCG-L)4sWL+%lUq6>MvaEm8oqaIv6SCFbe%r&0y;-z{`v)?AqaTzY>tDaEi~+2F z`!~^l)b&o*e|%V$*8S#&jictT-OgmfhFI+n=1SMUtA9@aVfzhPpV)r6Za_eu_N2e7 zi~5Psqjj+hJ{Q{@=fzguk6q??e$f{C%D&^_b8+~=Z-}Hza>M=Yx@y^Gb!cwoj#P1tW& zbPhw^dGPC~|0nK_OPL_PI*SNKjDn<}Lp3qbhZM9YyN^lv0yVfjKr z6_)fniNgCYQ90$in6xWhzNLfcicAo`%ZWxuLt}XW!uK_YFV73=ZVdDtlo#^-8|lJ( zaa2zEzCzkxT)ra)hd-s5>!q#znBV2j6q>}Bh;xXWiT5~k_SB{5%|1Ogmk_HH9o9t5 zIyH0j7TNBxdZR+9_Zzm{D^WSs`yJ93yLy)n8WCg>zUzs`#<4n~5k0>5I`wtsgnSu$ zmG>7>Inj4(Gt%F2`4;7kF#Uwir|Q_Rw>rk^gvQpWe5Zv@d#VBZ)bbS)!dUceAPQC! zmD6WqSU{R-bgEo0jE144wYz^c%a#x7qS5D^N9s?$(y1!xO!tAbMtz{)NkL zcxm~`HVgH-b#HK^o6_Ju3Byb*dkJxc`og^hpaM!o0 z-@xJJtg?(f8Q;-Sg8rv#t24g;VuoF(cK2dCiWw&!v;4Zaw&Kr}&TS5VuZff6e5I`) z=KY#c{mO97s;{zOc*Vey!jZ%2IZP0{UrjW+$F_>D&iLPXf!9ehirpD&x1JT*p^<+% z_xXy*aSV@bsSu>HJ)LcRY=zUw3Yjq3ltsGQb+HJ#kx;ll==T3%QgOnHRg z(?p|VY^%_GIx2Vgtmu5YtLGyd)9S3!p%u<-kmXmpBg6`Eg0<+>bc{afmj=jB_UkNEXUY)@}R<&@th zhhJ$v$Dx4F^hSFi)-mFn z=+E^>MdfUJ9au>_tt{aTg%bOUF|qIQM59}*UT7X4mFqSqYOnSAV26kN^70b=ss5Ky zxg`9|h%5X`h(@QF(kzL}bz9=_JBfU~Lw*AXCh{8`l}p0UjJU$@G@{WdRxdP9i^_HT z*x^?RmLKxV&rjqxGAgJ1HsiO_4^<9i4UbU;7JhSxMyFW4&@_9yTKMRFqW-A`_tf&1)O7{?k4;mB^sN?l;)#Rxnrg~{>1b8`deInx$*oS zj>;*&(4P!H^(W!Cf@pM#)eFrPQMqG2aq9DBu=^Z-J-Wy9dp0T;U!Rtr)Ti)UM>IOc z>V@XIs9g84jyAg7 za>}nJ@YjJw15NK^`h#zwV|0qu3r+LvT?^;@Gn(($^LxGew;X=C3H+Sr1Ilkxz^|Yp zuS5oHNMg@z8PG90#e^pJVdzyJ%@4L^lJApVV(mfy0NFYk$6r z`Ovnu!~>zViZ&=~O8TFA>3{YQ+3vXu(YFJx-y=-^R1{`tKusa}xC3 z=FBVN?K^@cOb(}hKvwv5CK{W@geLc4=w0mCmo@jc%!psFM1BW{#mss!Y>$Q?oxI_f z10ADNY@5&we2e0}AC21MHhy!kZU2a0ZX!Qt{jd6k{LFY#TtJT_`V|t5PBEo9Ad<6B zw!`l@@^uaQ;Xcgtm?v!;N)(LeG+~hRV~KsuQ0dM;wy}#*<#54COnvZM0?1*DoJ;__Hsu zZ9vofWxlC=&Lf}5Fe;*>>C8j64GH<1S`@uz5zSaH-?42|qjLR^aQKe~D{Y#;%sZ9O zMdTA1688VMvH!pAw2;5qVG;hnBhFHuMwYn_|2rK1Q^_~FY5qL}{(mH&$Z%0aN98)7 zv~xoKy%ZJx*AjoHcSe?LqjJZ!clb+RGqq{{GXGUR^T{VN{4t`V=~t3=KBHWvwk!h* zf7bci=IU*1o0PphDtFvA`KJ`wR4ajC>-)0}&nNznHX}%GrGwcxtG!@MjO+>KNN5 zWz8PB7Czw|Yj4r_DdOTJ`o3zhrxN%*LHc8sU!bz^V@?WB35NIDsN4zP*#1)T@qA?4 zLrv<77AP!oy-5@qUXAEzI`hG8PZU>_7YrXcEKpeJend1nnzHMoasxh##`|smB;U#; z`hHHjVE>HDDZjT#do$o?6&8Nq5I@qqhW9s7xxBM%|0(&_6W2DSFTHV4zdWzsCcK>S zAFIW-)v~{Rs!VN)M@qlFUDAwhy0^P+Ys7b8Y4kjO``(Pv$HeKWU8m;8zS|Flj_B-+ z|H5y31!-T|sg&^BS9wY?<;{H<20rKTV{RZkiH*Zt&l~WXm-eKLqtZW0A4Na0{WhZ6 zBWqk{ccw@^Y$blvxE|~*Txvm|`)uP`#kTKMe`(Z3Wrc;OnPCfD>~WORlH9TFqH`Cy zG$DV1eeRP@dT;VI{D}P-@1+iiQIL9JKVn;T$iJ*&7_ji|M>K1Fm4W*(6m*W-7xGYN zP3ehB*59@l8eYg51(ExB;(><0bSZHL5ZXhDMrV_^I4WNF3;Ucx=$t`}*7eel#`|9x zxX2J17doOp&m*?yMEunN!gnOmjP*tarZGV%ygzDh+l$H9uSxyG{$=}U@(HhsfC}H@ z|7T(UTH$Zo8@>un2}Y;!daWNtw>thW{(St8)c167(b@Supzz!I25A+luW8@2xIah9 z%Xe)1tcc&B;Qaw&kMYEjjrFvvAmh(s&)*V-_w3a9F@r`QAYK?=`QH z;fAQ(;1{F$0rFsz#(K+Y%qUGc;lF?=GW;o`qv<@4*nY8HN>$2BK~P=vUQ9H)8r{s; zt%XY-vFlUOdl~WkAJO{}aN)fmfv@&;0bg0mfeT;8W_U|5GCZc&`Y|-yY1hmlw%^cL z?_gD^x{KcI?{60w9*O9v-Vc&?o2=+6W#M5!;m_|1w%d7%>h?lZuC!BhZt(Wk$@iBZ z(OdSUg!l7NdF9J^zx_eO_f(!jD`(;R8PPoJH!^${l`Fl|`kCZ=ffzima@GT8b!ux| z^xjAmUav=VJgKj*iObB=F0X7bC+tUlC+pgJ#=!cgiA#vL6RTQ=8Hs zmBav258a7kgY1xu&MS6wC9RD-U(((A#&YC?8{K1?H$N(W%7(}fcAP4-6aBy%Lip3q zs0`hs@+ueemK_I#{EhwRa!%=LvsYSw1U{cjEFvHB|KHkI-of6kwYff<<~|IkuD11$ zO?MKvPK&d@KCSD)&b(fTS#5XV?r-flDI{n1U+nMrOY+Kj)4-|b0g2S_Swv&=nA-TP zsNCu8qj7J?MDleluFT8lX+S_@C-=Q^yaz4j*0Pl=OokHSw|$(yQgpxz6*%P#<3kjdw~EZoKfiTy$6in1-kXz)AH5! z#JH_(?Y5va-_rhWCLUEB`bIB-g)jR7R>#;5q3!Gkobh19cPI1w9sDlP<=ZQnzDpv$ z`hSr+GdP}Dcxn&j_Y8CvXr9;(k@cA<|JX%#-YW90Al}@kZ}%QKJ%g!moF6|Gl}q50 zqkP_@ywSzbdN0ayg7|Gp-3P>1iBA*n zBhDvY4(%6-pLpK1y(2oi{YvWbE26PwY=`J%*6SH5DV}#$aQ?m6bt7>_kKQ?bdiG7K z@8^+pjr0xneuZBx(b&|`tkrTEDa}1^TuJm?VaImzeONTGD8Hy6DZlCjep|xHRAgZI zH83BrI>m%0_hA@+Li9d|h79s;?9neLuV>QwYzRx)-$}*svkD5oEa(`WVnUPqFpOX1 z@MHgf$M)U@eG2;)CDX5=by&>w^VLQ_J~_f$f7PMwu;G|cr&t3txevpHZ=!v%hF)M9 z#Y~pN(s93sYUmUeGyFC={Os?hrJvn00lAsG?bzw1)a*xW?xk$m?xj@k7nR>*S7P7e zh{mQd)#C`i|H4*r=TPtNpF0+Bf*Uw(vWVXl!a|%JV84 z&R!8c=W8e>UoYhsl#b`;>?Cip<* z7nF|YcXCv&5kG$7tv_fLerFSnPBEofNghbQqe-01R1QW>F zb`r0LI+JAl$$D6~U`^-FM|ZXi%}hGKzqactwPf%+eEec(r_dK-Quo}4VY>4kSLvL6+?_5nkQylmqgyc=x@ucOaa3+YHzb1+v{enck zv$?+uI>G;Uc)4&~!w`995{>S$oy;k?55vr6=KlmKqrH~dZ+fvKCj|2R|LuZK;m3kg zQ?^|+s=lC)ivQjI&S|0fjsMzp)nN9)?5x=M?_<^p$Cf%pm$vR$b^N&bAwHxz^oiE#y zuH=QJMTO=0#gzjqii+52w9gL2zMF_5D|A(sO%a`oT6u@)oyhquadp#TmX;M^Jlpe% zoI8kbSX$V37yHv{WAocL0|?z(;zv!%>Fn`K3FQ63C%@<>^eM}I7%qC$`-R>>_lK6? z-|~B_CJpOIjJ!Xve#ZtH+ewlLA`Hq{dMrL5#?nS`SM4W%KW_i;=;hPrj*Fb z_$@XT`XUqeVYv8oue08WyfQ}BHZASo{Ls4keD{aL$-l#pij&ujlnSW4@Bg^GaTXSN zdl0d)&=;Aw55sR#yhHUy~Ca>lha-Qi@$#0%Guao^^&LM6aui z%5m-Fna~VL`km6@BN-+2r+Lw1b~FCeK~H>C=rT9?p)R6x*;A(9Ny#OhzWEm^*&}&W zU+7Lr^f^E{D=|+6@X(*9Z}xvhKj(j-|Ksh8A2n5$7W@wlETIA5|GN&sc26X!ug#I2 z8~49XeI@k2yJQ@r4Jcja47;51=89C)|4MzmE@R2d|CK#^{15j0Z~WnZsjvUkUxhXH z^BgWoeetZ7wqSzH^LXwjb5iUc1^OZEPFo4)c_T^+3rl&GC9TYDWRj1yw$#}!=*pPL zeHb_cFPx9=lKI4mO?Um4LqRZa-Zd0jrnJtRck%lxnUg{%3Nj84BKBxXPS?38Ci0$4 zL^q``Wu5W&_m@ZW(O0&E_5ZP<#F1FqK?AX`5zXzlc9liq>i*up+;PBkR^b7nBA<-s zVpGxgbiEG=T-D0%W7yvXHhh#lX@b7rIee|Sye0B5yM(e!L-R)9imurgB#suc^b6Ko z(K3+Ma?#K8w(KUv>2k5zMhFCIS|X80UYeSqPa^_9Uq;&^%m^<2&p!38esW4lMX7n2 zXZ$*H*Oj69?Y@{>f7ZW(3Y7Z$CsBM%=w7e)A%SZSG5caEob%r4de*=DHes-Mb7jlh zaJBv#^%nmhsKG`u{a>y_v2I7+u~&$#FZ+>td@-yBQ;!?ndX)VDj6TTZ(RuZE^jFL1 z8}IdE>lka+W$^Cp3gUGUojrENdx*Vs^pU?(OKlZP?~y&V0hpn!j}6|M~^)?A>@D%~hGPGZT2~vAc)<2zmovqTGmnxL+*& z?hnMF=qj5)yqCrMt=P=mJN>ZlrH1B9(vFQ2haMpI9{?R`%Rg}4O7BAgx0Km-Jk|5l zJTKPG3)-(4pc2P{;%}zr6R1p zjovB|P%?)?{p5FZORvyHEs&IGc;XXV#TukvSR`$^(5xmz-^E1H`SM6^)%Q};#;d;e zPtV|DU)~R*HeST{)p{QmT+-X_tFQ3<4lhYEPUuLcKG~xyPb2@^$C1)WYv|HN3MbOa z*^RUYa+Z^8rx(!ew|3DbcH%t`p4jApP+fT*=XhkeUs?8d+lW$LHvNTxxGb>e!I9AUw9>wPxMP^M%n|R z-`k^}Y@WGZvmLhrVh2;e~CY)@JT56d)c#)Vi+)MkUvPL;ba>Y8YlZ=Bc{0CesD{U0sq0d&Dbi295Vh|V&Z-sPr5>Xo z^?DBJuV}pv%^N(da%kbu%DjRCcH#Juh1hj6IKC_NQd;VLSpJc7%=vK5%yW|1z~7pJ zU9*orE;~HaY(yawp&%S~7(G>&E=P3fGHcT0nLYYc&dffdtLX$~psCc2K%RgNmV**0 zM|S@FTU1n3!Od~Z`{(e-e&+r^dB)bIi`A-YcK$}^8 zM0M;$?4E-^u{dAur3iM@0LZxZ5adogL z_NQT}ysV#7#yj%f#64{u`J#Zl%|?=Tj>;SKN|r9!MBZD7wD}aF$9Tnk7#>@PB_x#6 z*T=lH*Vf47oJm+>&k?pY?d-Y?9%1u27K*Yk6p6ig-&e{7j{L0gQbdQFLiVN}=96}j zk)H!J4JdMdL=;;KodtRy7JR(k%tum|X;RwAGj~S^)TN7@;7NCqozuGyb@Y=LdH-Wa z81yxf96fS!{~yQ^bSse@eR?6r&#_0GK@-~JChGM1Xr7W%%f0x>hOnBAf4oQ9{P1YT z$Uo{y7vB~-pA+k&a!r;Xo!6`keK(buh9h<-SvG&&uIE+uJE;=2tSivqu!mFcu79LO9q+ zG5vnCxzId5YS+zv$GynnoGT#fk7kdc$K3cM01Hd3EK;xYh}5mp8?E=DpfAM2{lVCX zO4hv_+E1ooj($9i^{zioc}8IC*$!9x1SLra!`!bJKCCo=+a)yWaBp21dk+eF0X~w#~*?dRdSGX719*Ov>A8#aWWFW6S&nCzse!QM2 zHWqrw#(fxG+-3KzkUN$4&^Eg>PVV4voTh9X;F08F=dXwlIC6i(y~ysa|E1qx?bz%= zE4LihB2vvYYktmm^m`&x&xOQ4cz%D{Uw^lrLJfBF1@=nykW1=X^uXu155r57ZU2Nn zruG8=qiZicai(}=vN{e9qp{tn%uiF>P~KTjr}BOrwaLbio$dprwkQ1&$4>U>P|Y>h zOFfr&+mx~=lJy%e{hsw+M!ywaiwkCW8F`;Lbdp~-J9P~#mQ(g1&ue!edu!KuX(exa zE$-RqH5;>c@N0PoV-hLbwWAcdnyf;YdTY7ogYy^GVxP`Km(D#Ke3G?e;)VfK#T&mP3=m|vhvFzFoKHQ1w_Gx4!+2J7+!ud z^3%P3f&L%4a_dPl$^A4qWXAPV#_80<9XZRn7g_T{cG|zEGXF{KYUK=$&=fi8+ttQG zhdze;FubzR%2`bMXykm#l~afWhu9=Dt>WeZziZb?(CY8V%i2?AOBnxCS=*(yxAF#u ztpt*Z+`Ly?Z7lSVjr%aH%5?h8*n%Wv&wrD zbS63SGM1)_Y|eg!j8CbIJ*naN7mWiFy@HMal8tVZub9hSAI!KoAd=XVa!+8&7P)o{PX}>~Vy3`xQ^6>k zo{bXPjWv7fBca`5YcA(rY?rY9Pi6g|`l#*?*}q62AHPH4-G`>mp_3MgtXF@3!L~P^ zpY!fRbmK%4>DQ$_d`mRG6$@Wr%zM1~OII_+zXKOv`;xLzTZ+;B_=-0u4dv5%BD|00 z{c$|!xm@1&`3CQ8X|Cn`RA)aT67N7RDP@D6`><8sMQY#sy$O2963>K3HJOkX`hMzn zTEL{4vaxHt=FL*3dM)mwt$3}>pGTa>Xu;n}%o6CQuWXwn_;VLcO%gQgrrjvv&s}LX zDWP3#+4_+2zQI(2)<3_ap#J?13H6_rYx2Z@CaHhtz2Usy(N8OZ{&v1|EWZKj14726 z8G`;nUQGQpZ5ZkOO`^(EX5`tND9;d+C;l^uJkI;gRUUj%eX@X(;*ZQD(gr9MKTXn1 z@V9$uMxN2&_BRMBPnF7(UY97(89`C^JBd8ohK-eX1J59v$fLHwMrrc9Mv-S6(fkI{ zq#1JQyS#KGkF?Rznkerr4nq4wy!{MbWoe8>lXU%{28DT#tL5wYG;e^wT~>z-*q6K(IrUu6#;5<8j8~Wz`|2^T`8D)gqrUW-*FWK9tmU<-6Lxwn&f&Ms zr(NqczrlT078Y|Z#4hg;AJa6cn;^7m?zJ*@k@5QPCRy#mGkpA|RU`lXI4J6VC)i~Z z{!-6AZprxB<7qSMCpFL)Uy*$lk>_jTJ4(Z(8FH<@@G^`%b>N?yM3sl%MI%q800tlI?F|`;#ZbCW<@^JlH3z zG*O-oCQtllf;`f`Yjr|s1hSb`u5QrARxw#AiChN}X)Oekrk7sUsa{L1w;1yxWYeH_ zV!s->+MSUoSFn~gS?y;MxvEtz?RoOXjhikRRWADG7&eRjf&`H(hsb^n!KCS>*KWLR z_pv7*X!(Iu*3apqV`8&Dloh$g5Ob7{Ni!t( zs-oTPdY5@AwrqAJd77FB__1O7J3RaTx6$_3*m2)SLWpwq(AsW1!@ zK7E-e#|8X!*8=K&$py!h^y=HEa?H#bm1CoJ;U{S(wEvUW#?(i^@4^5|_)dYYzTeqAl2?B6Jk=iYDY=#J zHPC0TB=##3gzuk-fv%EfLi_u?z2o`*A%GITc?j8vul(RJkuURvnCN^t<%KWv0M%La zl{6FDznI83={$hUYyzr%?fExGU-JS))l+OMy3Qvbe0}!S;3Kvb-6h?RF(%LMODy%$ zreTwe?q1rA6NoK{mjxp2hHugLIilEF^hG8c+JE4+i?{Q#0803lcA@{Mt2Sl;8@HOMC5N==N?GxY5-Ti*ap@IIzkF9p?oImEQi9s8WYu|4M zW#Yd5*mrUFrr!2Q`|j1Zx7)ryLGtI6w;y{Ulwt2W?5%c@u~uv&adm{Bg~nm~W}hYY zZHP6x(E70F6PbU{+x@BnlU3_uC%$(8beLxeUzQAhOk@+jl4io*v%U6_9|+%V0hI8a zV*TJt;|GTCVE51a1^h1D_cNiv-bAd%DKGrnkQV43VS8WC`o`7UZ|;D`JTi@!T1{Y$CB+0DB#HUg0Y~g7iF1kL5ET?PT^RI`9*TU_Bz` ze1CXY*15o5QpyJ1w`wSva+duKzO)OUvCjXPIG9Z0mm`U095!jDY==2^pTIvGe1u8V zdD2{+Cv|uznkN}~##p9tU*deUY#YozTH*BRQ>N!n88;q(NiRU+aHmb>V;%3GM3m801OQT#wnolt!R;JE?a2CTGe}Kp$2%z^wv_Qy*D)*b!)2u3 zZ4y2lq`$wBJgTC;n69do@f_KdiRZ8MfQpBF=ZHdnMpL^+FZhr*-Q@p*>Py*_oCm4KXfOk|H2EUQ(L3(-n zy8-@7(%Ng9sgFBNeSDKpAL-GUrLa}w^^tyfm}JKFM)eW=i}}B=m(w8IJtRvz z5qp(X7VKej2-NzC)#~**-6D?CXcHcue&Ma6usErwm#sepBR?DgGaO}aeT*wSo}o_ z<&Tv5o)D(%Jo4kHzIB^)_|);!$H-25{+Oz&v14SevTIXD;lZX2YT2+|v5ri)V~PMx z)+=+AnisJnXF=3dQwIOYp#7kSpZ;_x&Yrsv`&~jjSy>4GAl&h`mu>vwX7Gzmver9i z)zMz>s7@Sc27)*26mUVdU{W6c${S= z`rS^vMDP9d%Wb;nEyxb^W9&?~dkCUmMuzIQATRLiN0o*YH2ujF;2XRJyAu182SeIP zE=2!F!gTeAO_6_9Os>+oFXLtmcM?7(i2RJ1>38a_pS~z0v9O)j*3{2Ra5I-M@^Ka) z@+~|vQNF*0Ws_Wpd@qIRDqnRZUobOIDj#c6WR&3g?84){)<(YfNnfeBk?$iT-?T*e zWV~%Mh(a5I-Ma&9qlE=ZI! z8q-1|(S^wQ@9~(^bBVZbrV>66CW( zYe*peLgf1)OiGj^iCs&^%$j`G#GnNJNc-^9w`hW&zBK^6g&$ixW-vY@s|IaPMaVhT zyYtS3{vsn zqYLSF9F#r3*=7xV*Nt9#Gq3c`d@bX!ps4#z>tv_!V4I}l_x7npRbyrt6A6FTyvQKI z&&bwq`MB!=elDr<4J5sbrfWU6;Y=Oc>)jI*>#=WGHvU5T(;LJ-cCZH3db9g2Bgagd zSu|yO347sTx4LUnW})d<_{3Unf0;2LBA+-X+2&jxrC$a(iIu_yBiXn0*% zgK@2)!+oCdFu`TaWKN;D9lttMJNTKVoZ@Gi^82u95Yiv3G)(!i7O!>i3E-5|@)Hc+ z(Jg-tIOP;S$Knl6`N`mv6a2924ZiQM9eg_YIbPbr-k#r_GjUh5uXn%_NB`O2lfh2_ z=X{gZ%)t+M*}=~TpAJ44{5mhTCI$RM2WNhiF&muyn&vlxXM%5aaK`_P^T9`f-wYn( zseW4rXD*X*F*y4x%^CaGWPx{e@GHT2HoTC1<>t(_*RU^m;9v)rdb=F_58#Wy_XZ#9 z;Maj)34Raw{own8U*O=(B{QxDXOFu1L*NI1-{9cPPcp6p-@*6a!Fz*0=-`b188>=q zcc$~rGxIh5z*jmrvQM+e18Z|-*VtC2fv^6JHZd- zo8Jl4(dQi0(ZL@geG&LEe18ev7QBapGr!2VAG{ymoIzX1+U1}j4$kAMa(%fX)}{ZVl0FQXcqzUQDz9sD`cp8%)+GU~vy!Ebf&7f62^`#r@s&#KoP?0E-Y z@8By*e-8XbzJCBe6x{XC)ug`w&b|UWU9mM?!Cn7c2fh;gpWr_DQQ)qB{vCWZ_$S~k zz}Xi)*!9nMz}JCOzs*~NQ@@AoLz-N8Que+QiUZQcR>soz6f z|NInuJvjB-d_QpN_Yl`VzXbmfoce8kAUO4Vi0hxfqJj--1)W&5r=5eh+!g!Rx@k1DE!BG&uEpi0hx*!K=Zgedd5uzlXT~ z`2%)CiQOWcL+H3dxT?u>P+h0)bB8G>h}o8{?wV&yQ$wY z^rwE0aQX-8OzPd#@5$iQ?-5S_K%GgwoBBNsoccY&=^v;wsdrPqXM$6|M>zJU&ZOQ= z{f-5vevfeMPn}7L~^bgdT)VrzQbHJ(JBc1+%I+J=g^*b4y`aRO=AE+~_ zcT>N%{r0GE?0YL48%h24 zSm5A8zz2fUep|4YDD~UpDF+`0UIZ@f_fc@_x5s-9UPk&5^pp1c1UU8EquRkwCVd#V zwBM)EpZd*d>ENf4UIs4h_c?ItH>b0MpGo@3;L?7lgHyjb$2s^|(oX}I_B$J#`pp^T z;1ftc6I|Nw`QX%V&TI!ihxD=F(ta-nr+#y;aq!8cPXL$pdkHx8o3q%#r;~mTxU}EP z!KvSzzd879(kFw9{4anbf6re!`1zzy2N(HQf+K&=atFVd^x5Dd|7vjL?|GhsUqbr% z;3EGzaOCfKxr1L$`o-WP|KGupzvmqeekJLbfQ$U^fFpm;We$Ed>6cUg%x_vSzmxe* zpL-nqI`AvOncuXy(9Cc8Jm=syf?o~J{H6u_B{IM1^G^rA8T>kM<~J=k15)NUeKtAx z?cg_pBY%r|;LLCOHh1tl!EXjf{uWn(Gr#HU_Fs#@ZwF_7(}Led%KWCU+kf2;ekVBd zn-)APk@-#E(;fN`fiD8T2mB`ReZgls_@m(WgFg&@D>(C;zJGM^C%_*9r~R~GuT`p7abp3mf|0b z|AXckoaY_!f%Oz)fZu#O`Cs(>mgVGUyco35p~w0knmS&zJO!NbV$jnL&i*Adbi8PJ z1~}uzptl^H{eQ+09WPpr24}n&w9&!Y|7RRA{=NVle=lz3;OsBZ4vfFw4UWGTAL`(& z|7i!NzH_k$^<8|tgNu$G!KJ?YgHzwUK|Wk>QitLProIP&Q{Tl?9i06G{J_+A0XX$t ze654C{)dLC?_zN3yZAl_XYUd}F!fymPJI`@;NZQ$yMar6Q(scw#qT?KF6sOZN$Z>X zk@_yKaq#}&y}-rasUOjQNS=caAUzjc^rwDA{~@P2cme7C!NuRHAJKov3bmUe~8oHwPbP~H5{g;5F|Ijxb`Nx5u0WSJK0*?Mezjbi- zIG|zlUkZ-?!%`i*3Va;6=)Vjc{fBjO@TsIv1Q-36gQNej-VQ#K^eS-Ce+4-D4;$v- zb4Z^GF75p#aP%K`wu4_t`b^r7jJIE#@wU8~gU=S4{aQv_0 zUI$-6`Z93wzYXB{U&RUse~I+v;8K4dgX4b{&U_u6#4nBieGZQQRXFo?bP~T*{adyL zNB>d#I`rQFUj>f-E!%^m|EL@Xe;a%)IQqBj2#)@vPIT~h!QTL<|7qC?9Q{X)bMOt| zZ-b+M%WQD;A9ay~e+>REIQqBj437SzZglX^!8d@Tf6Ff5=s)UV2mc!UV{rVpWjAp2 zAGONCH-dkT|Iq$2@jsdGRypet+LW|QZGV~gpX}#VIqMPHl;2__IPEVJ`$_w&I@zIL z555VU_LqtMr2SP*aqtH48gS&##D3ELs_c00Wh1i(UJs7^nb=R-UzIby)25_dYWvH? zelp*!a@HfXDWRe5FBAJo`>R?X@uyAs(9rgmiT$MgRc&$bw%{4yw7*R3C++V%XMD#e zq+J^S>5hHzpYysosIpaG%A%122rx+anIqy}6es}OL;Nm|e z;P}sZpE`Ii(z}7vf3&OuNB?Oh4xUSTcW}{vDmeO28}H!#N$&+N`p*PM|7jOH_yE## z!A1W$;OIZ?&kkNddVg@y|3Yx|pZ17@7n42!T-wiEaP*(%>Q_Q~0l2iE%fQip+BZ)5 zQqqgTMgMu==s(>VpO|xsUCexS3I4%+^`1#i`BT74!C&P25pd?G_gv!OXOLbF&VEMA zrQlt`Z*lO^q@M!Len!h>;75Tkb?|Ydp8?K(M$6^k%unxm&A}&bdrN#Ncv20so$HxsozD@9DFY6bHJs3Zw04*7hUP#myv!UxYX|gaO!u_T@F5v z^ts?tzjuREzl)YT_*JA|1}^ox7@YcD^bZHWmh^exqW>yz^uO0xkD-&;#pu5l9R2Tg z)??@-b}{}tV6rA?;_)QMpi}Y^jC+({ooc8s&Gyc+Mq}`eJbqe~^ zz8-hR-&Xy>dx1;)Is=^c^|&*?Xf=TJT=+l5_f62pKF>Jo|5gR0_Xn5$=T>m+^Nh3p zZ&ghC0C4Gl7Jy@)XRdPOFCo1ET>788!LiRX&iWsneP|f_EC$Cu&p7LUbQZfA`z!&+ zKF@sU&_4yd)Y|6}aP0HURtG-=yxiJnjIM_`al002cJj!TyW8U133CW@A~gmq+bRu`hN_L{?Gr_DSs{L^T0*_ z&%x3E`PB}71L;?Ri~e7OqyO`tIrvSaUkfh!Zv;pG=NlaSR?=_4f5g9+;ve|;3a5X? zXT|T0e=h^azgIZxXM9%t-uU-&aQu74B8UEB@CD%F-z&iJ?-j29E+PGHaB2T9f#csR z-f_x5Li%EGY5%Lh@$VJiIrvi2m!O}t|Fz)w_uriHr`0mjAE7+@R-WU?w+eg(IQr%G21mb@ zmpb@b@Rz{RFS9#1`mJ>4kNBkMt@>s50!P1<&ioOd6us4dGjpk5{CA}@f5a!nuhoAu z`-9`ZD_#3-0Dl`?{C5*L{`*S0Bj3lQzY8w@TLX^&zH+#Oe@^-aaPi-IaQyd`0S^8( z=^ulO|2BZ*zptF?;2TN*93216^uY1oSEf7oCh)Jp@!!leaQyd`KR9>|_(pK#&l~`b z{Ht8N9()rx@@E!+Bmb(qo$?LfHQ>mfSqzT+tDcQ;WD>np{>&0^Pdl9lWE`(EX3xi@*_PO@V`V0&h=w?4LUcJO=K}zcNLJj^N0j z%e#+c|6`3aKgsM2-U)mf_<7*X!JYX@W*6{maGv+&{tkR^aA$s!*$uoi_&wmf-&OWM z);RMM+Jp}c-T%m)1&j4xIM0c0UL2 z58ex${y*~+>WB8Twx@#+AUzkH{y*~!aN5sWXMX{o@@ZGb|3-u3e`}rn1$;{U()iyv zaQtuW?;QFi;055~e-pv+zqPkJcq!?{;IyC2DscR7?UN2(PI?Krw4bTq_}|($9Q+j0 zOToqeW`g5?Yrk>uGe|E7NB`VBaP(hyhJ%j=KLs59b9w)W=)Z23gO3A01Dy7kI~W}O z*E!<@I{BHS!D)ZFL&4F1owL7+PJZS%aP-eT2^{^`Is2>VBz95#b1T5nf8Bcy|C!)b z;Nrihf}{VsY6qVKJ{4U2cN94Kzuq#$W3>ywXVO5Mdw$!)z&m^1+Yg1fpE=iy)kq!l zU578XJ&AU?mzUPX+bcuc=Vf3Q5-%e?2pzrK4);0=9;>@R%La(~KES)J#5*8k*RuFz z?)=O@@q5}7{;#4Tzd?m{I!#>pBM>b2%QYI0s<>$}Mp*iQOH#`}Gx?{)t-lFj|AQpb72@=Ase zDjHnETT`4@xC=k#0hy0je$e1P46&{DyhfqV?*KBNl=olp!igY{ujSjxMdDoY3Uv3Z0q{W&^I@G~Xv4vX=X9=v}@q?^1{Eh(oNvs*XDtL>z0%;x@unT!;t=(Jbtvj~3~Z;Z|+@BUHoj5!YfeS~%b|6GTEXK-xLdY`Dg>aQ{+ z@Mmn)ApGeItj>OG$$Ml}K7&8O>7Aq>PTVJfe?NzRFK}!?z9>k!?!@dk{?r|lV+q3l zM558z4imeHh=;Y3|7&`kziTHaD`K9x-frf}{UP^7VD~&xzN69JtiM$f&&P zKbo}CME!f3Ov3+MqOrN(TJoM7m2Y*j!=G`r^+=b0&v^d70+%{CJ1VdI&nInkBL7|y z|Es}`&VK8uTwfiP&-}gRpX>R*e3P?LYs|Y5M zSvQeV?2gS^i%;Aaif!5>zw2v#K0+1@9yGX|iH2)<(ffI#_yqJ?OWxX(wt_HH+f9el(UN_RdLv# zp`_<3u}+uuUYj$LQ9sZFsWkt`#lDs17=hq$Cih&XHsg|&=e*Z4&SjGG)&5W9p`mQQT$@kXIq@PRhzr@y6tbN7sW3j z&CVHGPvm;B7khS?*Y;-n|IIcFNV{0en0j4e>XrW`$DQlYhBb52K)tq^EcJR_2y4B5 zmRPUJ?9-Gz&AB9P9)axbAz5R$?~Ioe@dwzU9Ntt~HEV{uAJAr+lRud~nTNEwMDzI6 zOAy+=>>Xh2xfpzb#l@bl=yluA0(&kY&DdDaCu++cuh_F8uqSI}Y%IapbB)?F>yL@{ zd{Xl?{z#$xe6eRVz^h+=8`-mP@|dwz<42A;cYMWEA+YP~*7pCu)-5g7(EnbC+}|Qr z=6}Eme)bA^mS`Ryy9Xib4zGi;%Np<(EiQKXQm?a~2<*b|?5(X-?_T`ZiT)w$%|yN5 z2}mb=i{8(P-s?j^_5LQ(yI|6cIK}^?-u!mI%}pUW&hv<_^-B7+FNtgP&TsR2h-ZD~ z?W20Pm3H^3#nJozWAr*}N1|Sv!?N)gqSptaS6!H%*zcM8bUoT+ZR-4ywi%Gy5t3`V zT_l`eBK-mW8q}TN=G%})yX$R#(sn=c*ktK1+8(I>-A>N$anD<6+a@d52V;t;a?RyY0BGv;NoqvNr552ixva$0g(woh10!B?#@_w(Ys?A*AnTl0~0hJoBQx zwv+S5)gFhbj(+A}f}(5?PPO}RVy`2JhuHmA_Jddc0o-}s+4gAg!`KHLzdHyhBZ$dzbnFG zN%;+gt?YZXy@`0C<`tT9ABO!uaroT^_FKcRM>2l%!(vJK<&~8TSAL72V|4P{3e81P zxlTPCeh+|MWBBDH<9An7PWu-RozX*Q;U}&D<$9|O6$>T6+e>?$|Af9ijOh4zB*AXJ5`BLl8rvG3qT$gy;BS%NGHb^ks&B8P`fiV8i<=)= zzolL)OY?Ydmt=!)R%_@P+xkMA`!F1s6+QpS+KYTO%2!^+u6bPl&1xPNGw1Mr5nsQ9 zhw&Dt!37a-$u9g4hOW`o7am!iB02}P^Y+&}>N$&XI4f27>wB#=IgbCnQ8}&W%~Hoj zgXJY#MW|aSu<$#Ic(CSG-rR?w*LM4UD#_Q0*xJ6NR!EH)UQ}K<%q+=_`r59uD#<5u z2Wdi$@h@u%Xvh&~m;NDH({EObGI7!vyD)dPwosl~bT>iheY0o00(si=JTWWhe~@Qb zK-G?mUq|&Mc9NsY!wM5Su^*ph_WI@9&l($*?_FcBpSCph($S5ZDZS$$QJPwK2P zq9grt))~aZ; z^WZCwY?JZ5Eh=aFMe)15f`YQb5hDf<8>BleeFvJggV>S11*@Z>{YX^4?=GibuFtX3eaHBYhM2_ULXH3*YC7Mn^wOXglL{ZXZYAWnha8-(dcte*6;YQZCva z(Eh01siaMj_fuNl!K*k$GU2<9Xms?mgvPo^-`qDHecu9GX80zx^XjOa>iezO+2v~< z)Mzf@yMbtQ^s|JvGhX-0uzoG|`yTP7;dx~_mBaIL3QaE}>7Q8ay@;>cfjL9gTV$mn z@wy2!`xkz!`K@lI?6*<5ehX}S7P?;%-C*0ZhWzxw>aMw7vy-3mnvL9tn9lWf;=hRN ziEE?cd+bW|?TlQ;rbhP85w~N9Ir=isXy=9c_6+K?U02ctGjjq{SoCGzpxyqVzP%I> zevH-DroNUnmRI=Lc@Dp0ght5EO!(oX`mQ^$ztbBweuMqH@abSkn52{Q4*={Du*YPJTNn>x|dOHaPrF1Uok5*C*sR zf^@;6^|sEF+7**l81m~I@*73^0KN0uN!d|)tslSa;=8Eo}TS2r=I-3-{+axnceIQ z2>PGTXWo5xo_YGSGtbQKyKhI*Xmt3y{L_th_#>vUN38pej$udA&^59U+4cY2da5JxjE*fS`ksY$;+>e_do|jYIli8@%J(9` zRmZR+X)2K6}V8_|m8u^s*OKkvhQ%z0&M)l^Jp_-E#Qs_I6X$s6<; z$Je2%j!OGF$9L3G9$(}a9nC&~oxjDuxEC%mUG4B_=T1MM{Y0N{+3<)l`QC-9I))ud z<1U9k>JHD&_X2iBeE#raMyF6{diwyQ z?f-t`dg;VD`u+9z@%uD>vZxqaU0YK-eTMSuv<>K}PC^ssQ5nDOrz`hAs|UnhV4 z&-c@RN_*-!SX*V5GO%YS&Z}m<-)ToVcl_$jeo`sg@lNzdzl)xO!Xr>p>~l~wG?kE5 zx9`_ZW-p&aC4N6l$N}vU5@W}+1LeVdZgdVi705XuQpVhB=7BL-_kNB4iY?!OJfLls zt>pqjjZv4Hcaj9X-$FK1lNLT$@&oCI{7i1G9C z3AxYswc%G=Ia%~Q0Qjn-(mEhw6O6l-{}zZsJ_n&rA|D`{;V8yuUxz1p{m1ZO)L6x+ z*Ab|yi_$#8;f;Hp|8j^ze#fBBB0nJ@9Ao_EIlLIZX=5w*u>3H8cEK3g=|NlrSWkCf zidv04Wv3v#-n(DmDE-XesPDz7YE#weV#lMhv#0N6=y#CJ$5f!TzTUoQOkXZ9jlS!! zKG?4d>Zw7Seb0l=-(p>GGmcn;UB92>o8eoV{oerYPN;VS{|?}VSZDMO+8lUn&}Q!^ zGhq46)c3cj>eH|jb^5LAP&viZ_eQ{up}wL(YkjYAc(J&x-b>^5cHpZm!%n1iyX#+h zycf5319lnt08zLkuE*OPUW`wz;qy1(s}5l&()ye0UwMzm=Ow^yBp)EA@$vQ*od59O zX%m59`Ui+t{NZQT=SKN8{gcSU4VhiTaZAv*A2?-@&!jA*9B9LD{RFyp>O`J!iYA?60?2NIu^A6r1=m)*KyoUQ7E#y~Q8RMfnMvjlnR~ny{ z#(femm@kYjp~!Awz^wX{1%6MoL0aw|9Dhx`LNvV@&U)5||59PIgX1z-*2 z=g>J0bw*y&nXnZ?LqFJlIO-CKpBY%P;buGv^}{}Z(MfT=eSirUx%E@$lSqU79J=ts z8eU-D{4edtqx~3-*XUL*`TYvj%)gz9`zt5sgy-D)qVxHH9Z!DVonY#5DJo&!`d|1V zf9iae@Ebb?e~>Oz$?sZJv+ft%YaPFd9lY!Q2J|~e{1>6e{CAbZOT^2#Sv7krko++3 z8=b<=qf~sm%9PGl>8iejNh#eFA*=}C)*2{{BVB&I0FA%C)zJg)UZNU{zu%z~5ck0QX+uTsP3P$L#c? z?QGUhcplf1)V-(ZZ`oAd&q0s6Vcw%moj-T@)6Ou@)j-~E{{ifAPu|H*OIqri4r&;* z8%Z4LTdd*VDQGhZ?LS7XqQ>$ForM!EY!?xT{DNA`yNU9v#`y>$5*FI~z2hp*Ak z72@SnHjS5wh!(6EYo^btu9Vb~@^cP^?b)x(c5)u!&su8M)t6%~c{>PauAnVc21H8S z@;~jTBDon$(g=Lgy;a-jT!drp&bcNmspm}8taSVMaoHs@D)V{d2`>MNZa?w*>9RAb z`ciC*^Qi25wHq(+n;TpUrKM#PP-L?^zE0>eB0^Js|90_2e{f_Je*1wAd?9*_#&JJ~ zx9=0?xso-A|D%Jf&-Q^qQXPSDgg^B8DL>lr9095_P~)O8R*y~-1~;K=OF8u8CLG- zXAx$7RFXS7m%mBMWGpjYL~3rL;dWjRlgergrk-UPf3zFspe{2v!fr=LYHR#_=Ij>j z;nQBfLS+mw9x>M7JSz24>I9ADs#><`-_wp^LCe$5FQ(pnCrxZz?Ano z)U)F9%6N%+S9sqLu~ol3i1y`nyyRUe?22-U!)~v_sI)oO zHQd|6c~p-3ySeYM8owvqAM;cre$Ep8#K;khp1mmfsXx&xE+%d!lJZyumEQq!eTVoQ zXa*42fxmMVTda-56+dBl2^&D)@px3iDs8(!->&Tdr>{V-%ZGAqp~3MhO+IllehYPO z5C)6YW|4fPY1Fni=r%!RLm`!_Ub@!d(7Wq&$oU!^N7Zw2UW*DHy=8PHzxewH^j{18 zr_Y{d)z@bl(2e@<1vq?8x?Pc@;5;fP6yOR#X;W&O@F+wiChz^~vl#dZ+fV!{Cj6Wv zrH@%`g89-Z;pcomlT7%9-p@p-{AZ(7@v~7H{2jdfa>byotk7EwbqjFNSxjt8;eI@8T3EU_?{d@LiM%e^i zDNZU$|H`DkSci9=?&*6L&Y?4^D;%d5q0WT9a_dg+?dx@TCE9T<3LWUu^-70!au+kt zQP1C^?ynC8L~=#9*f(PoG7lQ0&~%zo&%00;;)w*RN_{ZLbfvCmIeDcWdrDmwK~L}2 zI`*GgI$ZNH{^OuG{)b^%5KR9E{vV}J5VX7}uwV9r@r3zOVv2gumfpJg+Po6o5Uq7#d|EXR)y@_+$`d-gOv_JL?x}MI52PWVN zPtKlzQ_pu%8B?V5keo+|r|fO=JiNzh>lZPvo#{`y-aUH$Huedmu(k5?5>dHLX9qZn%@{k4XR9!W5R#iD}(dEo{3|`pK3vQl*i#ceyuZs@(utxjDTF!JH)PKZ{^O znf~E;_d0BC#*1#e?hwncw=1-NPqe>_@gnlk^cj3GrpEUb`(bRPuSmCBA32ZcoOWh_ zkp%h5YTK0XllSw1$V)#t!mWFAv6xHRAno@7KiRbFW8fb2_Z0Z4*VXzMI1Svh>p!ao zK3ONoPrOzfVrw5b20F*;6}ia_CfCUO0bE$hqx6a3i~>PZAjbXKs5@xf`|I9rEjBi> z|MM*Nm0sH@28zV^zX%oAiqJn=&Le_n?i>`!$(kS>R*rmVbRzz}p8;t2Y_e6v0j+JH z_S`?l0@?%np4}Fu*yDmod~cskcdYTyjnn&n;PcwY_|fe*sP{X(GuN4Yw#V??406mi zMXCEZAeW2%(@opEDPB6y{0QTyV)tEsz$4EtVG-v&Dl`cXB$bs`do9z(?Oj_{<2C3s z>o@4*MI1UYuXlR}wPSo;AB&^=oc^+Z@^9{IaHo*VNj$WU6peX6x0g{FGo<&hoJWXf zeQolc89_J-V`|%{n_9|-;{kbjQBJB2v2kc#5X4&%U{xuz{cgMEmf?|My8xj4*q`rq z*LvjtdnAVXUGBqDe((MU<^L3wz9&8S7Uxk}(`4?$PQt!3a<;$D(C3LaR(x};G(SkK^n|yvG_7xUmALFf5TT8q~ z8$TwK5)(tt?wvu`?( zwYMj?873I--FHTX?Mauib+3rT4$i*S$=w5M%I@22gxnZ2#0U1LDpqdXKkwc-E;p~+ z?xRu3+uD-sv6kpQ4*AX7xI{g%qb`(t4^+s`aZ+@c;N(6h*Q|5duL3nkw(iROH;4_3 z?kWI}a$xP*oidJdbVLs9TXrvt%VEtY_S*|^%7QqOqqiS)&LU5a34m9K9N22v6x0f%msvhxOCVtAoW^-g3kEI3tHK(ZhiuAwV0JDm zA6a%JpOd@sNK`zhaZ?G7f5BVdc0t8sLU=c5upRa;x4Q-v?VXpV%C~uqyiRw4UG?5w z*kk*M+%~zv_H8(i_duS(YguZy2%d$@HWc_&p&aPS4`KA-LDm zqZ{hv2-o|lnZ~W$tid>hfTt6n|I#2t=KU3uL{Alw~k?a4!hc-JC z6et(?KsFX_ldr*6_$wH-*S%=JNE=12`$ev;{+yKSx7sKEnIhL`F206NtzWVLz7V;d z1|Qn&3Y@PF+BG+!?t_Z|tZ)8P5N09g%^Hqc5a;lVoY5}O6SiRynGBz;9t(C*yI|el z<6dnQyF4#;>2OQZE>9TD*dfI(pHFOPYG|%+tgLTr^y6qP_|Rt$fdJ(KAIQd{ZSpnf z@CO@5U!eUNZKPbit`@nrUYwNc4eb;EOp)u$X^U!Fnj2aUI@Dfv>MxE3^w~?|ub{3| z(EhRfp#6()2V3=Q4z@ymyw&};2V4Dhb+FY}e+@dcMef=Ex}ZaOa}d;xh;!ZSGuWkP zN67NLP!gF8&8=4i+qQ|#o8PB#gWh3JeIL)q_9;nu5YtVb9-6$ruY=B`J-74#?rYdH z8K-Mur=NdbEiW&xIFfPEvn%xfLIenVd>skW6@Qr^@!GRUZA3eHOaC4Bhvs6Rw$dK< z>=WU(`Xc)TpG5ZI1F!mEs_Dt=xaUyRS5e7?a*aoYY{J(u-f?lzN&RB^4sOLx8**Vc zd7o^O@7VE38>9%|8Q_6^iJr*GF@EqJhI|ht-_6MPaE5)i4#J|EAk4lm2=g8>h`-c< zdRL=bn?oj3c6>Iex0$pjs#zKc<*EBUfbOUE@qmpI?~7L+*V zuZM57#}|2HPwLE>pL~x-rOxCl*?`c+PjnM}<-THqCr^tFUw6GrJWrWigV$GSf6@00 z(5KG4zd*icp;Bk^b@v?b)5y+oeNR>ztv(r_FT=0)ea-sdxIFC+JJ+@1kNLSLbwAGV zzYO20JNdIsOQ+uj*>V2AvY^DV|9bdWr|`cKd}xDnL5KR^j7l4jKijl)UYO*6odqS1 z2O7I4#*wk(@c%QWtJwXIpikYeLL>QNuIWkL$(LD8vI*qdV~ZT=h@$@hCy+MImZrlrgK*52Eg`R`o|@{cl~ zei$FOnLfm))7U(!zpeL)@O#*6>qOHS==1Z>qr=Nb?44#p3t6s=+d$k1``DKF- zWdc8GQ))ft1UtIxo&37CVxtW^B>gY^up5J)Xc!dXi@golI_$M08p*dms?k;2v~Q0G zt^eDK{$Z~oLnL{~1>e~GC46h9jNP+J_)$mdihjaxB)(Hu>d7`OJ@ftfi+T>Tpu};E z;TOGsRQ0UF{3`sY8+Bx!LH%|`g^t3{QQ69Ew$-N_xg#M7~pj0-N<}LKEdX3Y9WaKDKGe+s@kS zbhJ~(F_3R}9M?#PyjpKvCH_3wV8#xx7qLuH`SzOI&|EWbC2|*$=Qp59n;nZzlxGbp zWuiQ6(~`Hy%5yo|DbpC0r#A*5l)OJC<+)he6CbqKucJ1R=NrmXxoBxq3*&3NFR{q? zd!W!}=K+oKU5!c^DIeRk4Kb&QeoTb1*z zq?~`TsQ!_1y2XUZ`Q?n}hQsGATDnBmkJ33+&VK`yHoXu2$9~7k15i&yy&3gI)E|R( ztMI>+&)gQYKl$yT!%c?<9d5>&^A{Ov(QW>u0ee=O)?;d)t+(FxFgx zaqr2XU{}7s-|Txz{C{9k{Uh!4QPd#u_FwuFcMZ_GZf$m(hhu*TQYYbesD8@zk-Z&A z(6{dZf%5(bl`>OawrMGt9&D-d!jHWuGvJi#hF7FRL0y110ulcQRMHq@{El}G|ZZsC>&?D6^{^v8M)rQnr>J+f1M276>9figwx@!g>ZFRX7_&L%Uy zldcrTb@oumf|$u}r}1*ZDM7mn@SkMoKZWD1s1FBQK6nR?m!iHBbhsUJK{n<)_W#)n z?Nf+K8;yzaDEP|kOJ|p(oi;M|nKM+RDBLA!pTTL;(LSXSz}crcvwbkvF-D-X#7Fi> ze20u8AKSDP&bIPR030$>zRGuCuWO`3;iZZBFMFIt^^XWlVwocH{V-+GK?}4&{IwV8 z!)MvMqK)>#oI#mH9=2&I{DYbQviAWTG7*mbo3O9uRYmQB&avw&yVj!mN7~CRzD1tz zTa7=_zL3b*2o&0E8t72I15i1yfxomV`J$ddmRwKSO=yRVgd;Bw`&LSaqPe)9{Odpa zP+ua}i6JeOc7E;r?KoEyOR7A36yfd3>1tJoI@l zXm}d>2poHapur;g_U@tjevs7nA?efl1Nvs)NPQoTVCo;M@Aw9*@rM3qC;KIkc{(DK zt}o=zzFYcmFVmKW?}F`A-wyzPM&Y9G$D;4tt&;k@X;BkL>hlEkc{>7#KA&5CrY>1* z6k7M$R#kc4UnR+N4p=j0bG~{nLQmHNa={lYA@sIoZb`7c=+S#ev}-QG^;g)ti|Vmc zQjc#eYT`&e{y{yyivXgBTX!#6Y+RE`kKVn3zAi#nJ^qXPwGE4wav8$?A*?64F6Ww6 z^@b0NFwPeNw>N$(lK+Pw?1Ngk!qNHJzJVw0lKrtzB!64x?j7u?c0@eGmMm&V+_ype z&s|{RzxPC;LAb_$9pFy}^S4OYxpyJEq?D{6yyYp_xwo5SW#7mC-&7rL^5L<8y4vRY zrX>qyiMa0B;)fYFU}&NTCs-fx1dB91kx!jWY+Us|2yC!#aLfNx4jHF?e|(_-cP9OI zL0^+w=zODVEn>##jX}R*9=-1ukFRg3mxfrsD)iI+0F8sM$2S~qZu{DPIr%||OES#K z^5`Z0hpsp5k1>WNM10vYzmxf&EUe=~_=H9Mb+-6x{s8N*8o=ep(6ku7>)yot@g^_D zd1%&xx{kg`XwBa{*iyzj&O2spt@!6Fe4fRJ{|!x_Z1wCmuoa$ z?n=gso9?A^^nrNkJ&N(t6g5e_*#Bj-@lxGzP{X{#u{wsoHZ@+Z2b*OPo7UH_jTiPi z0+kmvO2&9$zhh9%wJiP8;)VS%$M!zTr|0G^8Hc`}+OW{XkM^>BT|drGz2X1fy1x`6 zu5FqBxcNW1-pE6GpCQc}FVAVbthMoSk`sDJYMrNs&RJ&9`e7L;DX|L|vTU7LixT}rj!NbCQ<1FkuP_&*10AdK$|&a?i1 z1@Pxo4(_Yvbd>K4ZnFM`zl_htzd2nMexLOp{MB21F8kS7#*}r{YliuGtrkVW4emR)Sdw->UZG1?3 zd$gNW!f)?=8ruJ7`g2{A;%Ckay-!9iVD^E9zc+vII;Y=yzb$l_H`ub^i=d0lt;94Yr%T!vGRx8V*UrC zSbl&e$gZDhSG4s@&PuQu?j#U z$9YnX$%nZ+$LuZm{rKEntRM1$9L)zZ=N;r*i#o;Qo5(wI_5qxxL;N5fZE2iq^28jh zt#kI2W{t1gG`^PG_?iRwK8nV9BuCfajc42Vn2WXpJosGs-gvEr&yR34{&f0pTx;P? zfGdvVEjbS={#Q1B5sx`0rx5;k3VdOf#Ya5mn3RJ1%{fm<{4VTl;WwiV_X1Efe*Y@* zyRbMJzsE?Q)*p!9oSBT@<0F{Fue;xb_^ocJKNxYnnep4_Bd|F$Vv{i+k$&f*?`hgs z;wU99rQfg6&+IMu@#e>+^g}+7WAXvNpC6af?@IK$*yHPsXEuJN-*3^+tjmR-7ninQ zF0R2`tW$Dz?lJnt=fNDrW6t5iFU0j|%fg+59dvxW6Y!fA&h=u>cM`t~_ptGM587^1 zG>M;kmtaLR@1O?8@Crd(_i|n$kIF&28G-HQJn5J`I`V2H_ zc~j^iN6L9eX=*&SUUx}9UNa`gNXD7WuZV}7zY3i&=WmgWP21S{^+&+JRygCQ&v1#K zrhF4W^ao-}3gf5G&hoWs7vrBkA>is$nLl}s`Lk(;g~MN14)25Z=@Eg%zwbr+Ht}^hepS#qPgeiN=2lR%{_R7(^CI$@ z$0hdbi%N1R;*Yd(iT#lK_bKrDrHv!(SBh%37}ESpf8m;736Zba()4=JQ^p7QE9^5= znq_|LgZTvcQ`0xrzqwBfbi_G=i2mUhGyjJ$F$Gl>436@kRR?y%Xg!e6j4ONcnMWzmU25B2ZiXm65c z_3w4!-$j>O|E>gF=YRFjQPOwO-PS)x0j@q%|K6zZzgqvoUwzc)im&U{#amnas{vP< z>fhVNzl*bz{?)a*mERq)?&xzc{d;!Q7WZ#_oh$xbn;pMxIy-*lTKjVUvCpp}vYGwL zewhFJ`160-b<2KNqF$^tQ~d?|_c>PJVV@Ht-irrYf87Z9)e4vK_EquM;z`zDzXSX_ z#p8OW&ztgnalQ2i?Au3ur2cqE;fGm&ya>4ZNd57i`s3K7KmM#dT7A+Vm(d?)agGk+ zj}PqirvC6QH{QqID1S)2>s&5u)qegwsr#7H5BDefJgU-Vy3VBE3+VTh*UuYAIsf&6 zef#JZ3iqRJS$tm5U9X=v0e?}N<@(8m>KGpv-(>yqj?j<}^hfRx`MUTK>kru1_(=Sb zt7H1&7mYu1djYOK5`W~5P=CCi^vCB`w8SyQ{B||{@l^y6e?-skVx6VyM_w9I);%`( zgrBsIw3K15KYxq*A881Y$C|RmQQz`8-&T2z`b+Xy+ZD%5{*r!KuwfhREd9)Wpr4OR zzYge!Ju()*pP!FQzwOa)8^2#lp2R%6GwP0BKQA9=oY3!m-V?Z|cd+=sL1&2*_%(zt zSu{?LmN+?VI}<0l{e*^e;5>?Rmc#nlIKX^wVngF(fWmjR@F5Y7!gXzan9aj;hXJlQ zGEV27rTAx>IAmOz*i`)E6#g4ae-+?LQ{(VLiNnKgNyK69IKgZE!8p7gM#|O6h#e#j zqvx3!hs>d)FvNOr)8f#M-}&Ex-3%v6rudV7v(R^{_RSQ3(r+L1tM>Y(#Gmx5LqEO8 zkTL$G-@)j&pHHuK{7Jug=vVLc^Wu;9)AE_?p%!4g$^8e87vp#d_QrYxwu9pRVxNqE z#4}=uCB$`Q%V7@$oizTBL;EUe*7(Q%Eyl^i{%+&{B%vW4B>qp5uZR8H#vk?zb2TP4 zK6UNh+}6U+0$gzvey-p*kG62E_jAp9U&i6*6<%xOAMtFi3B}iY!OeD^oBJr>N>k(i zEs6i;Wy$!zQs}n+z_?Ygl=1)D2qwR0c*o9*=6+vI!(q{;ytx!M^*)ZofX?N@Q}$ib z){$l%D*f+-h&QQ-nXVV<_eb>mz1J@#-;sXzqo0{KbsTOT-_q}4^t;ca=f$^-uZWl2 z3kA-&wx#)$AV=d1^F4gTBJq{iN#d*dIvZcl1OB9@$nMi>T?+%^Li=# zMH?Tl0j@D4@sZa};7ht&e8fYp(v)><9>#mDW0%ESVYfmiU1`L->eA;|KEr#-}BV zO#C1oLeP-H_{r-dUzeP0{Ezd{#DvDr-U`3e#1G@a#FWO5t{0cQY4H&chNi|(y~fWc z7CsYj%?&kv8YF&NvJ&x=r)zZ;)c?dfxRCoCc_X6Mc>HKyo-+KTtcPRkC0QKvi32Z7(vP+`IYy?qk$%(BZ=%Ye^y2%XdGK#uKY@pNCNIKS zOE()2djmdG;aq3sVg5iov{cx5*dJ|XOM&xA-i6Y)Wt#Oj{FkROp#Ih|tK|UePxvp- z>=|(1GVe0+cZ3pyLzDoUlXVTw`g>UN*`g=e6duaqq{C-aE57OU>;o_(J zdj;4W8L`>0zuEsdRI@LT(ckQMGU{rjozdUyhvzHuPVo9A<`4QWuR-8pp1GfhvzEt# zY`y+5|HI}idj0=N{r#@>_a%Vq{4dvc{%+E@j-v&ZY*J*OKp}eGtcGZL65w96fW1%8)Da` z_^Sl9%PWBYN#LqC?wey?T>5`Wz4czbbc}sK@4P#x_j6Hme7|A*yd??6H>mf!AZO-s z5|y}1>U59r3?|1Nszy=Gq^4|?RiqHyY+kLwZR$5NZ`<`eG?fs5Yx+o;~3CH4MT z`n3LN1Am`Ey+4a!aete9a_pQ%%`Mj7T~3JoTwt~g-MdHQ_U}RN>xf({e@p)OB_F<- zT95Y{$TPm|E%y2EAO4gXH}l~iGnOj8?jd#}vpUaZ_!}&T_t04X-{F%@F|9mr9 z118r=^8SvU1mVt&_M?sS6G7h0OL-n5pZ(^b?xO-`^e_7zf?DVG^X4<_Up$Wx z<~O36p-<>}`w?=z!C$a33-<_YSvJ_*-^o85?cV->{&jM_Et_opyAtqbMU(68DEYo@ zj`i*ttB=$lUno4=`r|#o)ko@&ujP7M zJ}BvrKP!(`pKXE9{r~*GL?F4|qWf*}{eO<08|x2=_vHS6+Ve@gF0dbvuloTR{U-FV z|DXSqirUI=t1-uNErYQZ&k)idyeGro1Myu7{`*2AU4Paux!?)^=9~Ku`7Re*KHA(5 zf`7w&v+vCDxnQuw!*V>wF8Njd7eYhCVmuV=CSR8~+jxL3CPpM43UsVreyoXyg8qPO zj7U5bOwf2ZHxUm7TV&8Y#JYPf;-Mfb>LBqDJ*VjIKiHXcbN774$y&0-gUfPSWp8t8NNj3*P5imzkeiYb;p<{!{t z(fGSS;%~+N$@t4O|0DhiiWq;1`9F65OYS?^@Z0SB4tP!`EHHC71($e98>iUsU{rtq z|GV1edG(D72LX zQtSUy0oRz&_&8O%uCULKA)dkl#ZmY<3jfsNp98q!X#D+6;49k&CjJmlCMFgCuL`%% zKNdU!xYE@4dsE_XWxr(nT_Jd_Ke90XJ;?aGHiF4|;_bwGBDV3Sp}490wsQaHmWbU3 z_hY309T3sv1)0W6>30wM-KMmqU&?qX{r-%8cX|C%;#K-RgnsvW{k(XU_(HrCTp)1X z)3RmdPC*}8pA`HR@JAHR`L7V;D#o{!cK$2iHTHy}NqoI1-&Z!<_;?X;^|{1Hq3#8) zJSo^x=1=a^fQA&}7wVqj$|o#7;-Nrk%DztFFxl5x`HF!T()F(jy2MZ62#uf5lkxMR z@@Vym_{r-)BL9v+5IyYs0zM%v9EXQvGn+$%2-wCi^4)WqclVWK6x_zp3t3l%>)SJ+c^9lTj zdz5^hn{y`b*GIphc3S_8-!M)xE(_iin!HDA%c{2K{uSaXM69sLI9Z7OVZ`w&`y3_W zk~E}991fAMtL$@>g+l<>*wi@IJI5tpE$^bf`N!z7MZ zU18z%Xd5PAjpL;f$E)s6#Brg{)k?_!#5z203gWnMV$>Rs<<7lMWq=JkcYm9Iy%wf=_x3e7&Z#LEo|$LmIATq}hCObqC_b&L4> z2)>tx<8I+)sD}xT_`7_*`1^>)q`y~7pVlArH}|6pPl#aR@92J|^LJv{`pNenuo7M1= zu(a#-@ei@rk^f7^r}2G6!G3{0h4)jRmu-vg8%66<{4L+c>hnIx=w80iO3pu`59BL+ zT)-jpx8x6!1v#M`3*WV1%TZ68 z{r;jo&|WIds@HVY>%*j8qb+LUNWBJ7ukjHeMXxk>W!4MhYu*Opun2M%m8;yagDppI zW%XJD_#O)9_*%3~^g6mIsn;>n2k9P*?a2m~PY{v_i!Xh*O+x|E9!hb_#p_+KL?UF}B z{~Hfh#%bdd?ExFI@O{s=99?DB@tAMIq9xL-adExcZy(r?;~VB1+Efbjkr8_P?C2$C zek!^KaGkSce!5Ec+>SmoG5-{qwYn7`Ix?>2(EeveO=AD(K91hm_D8pj*9q1EMdwCj zT3siyUicg~<~;R#*uMdFB5DcV8FCrc4Omka(PtbVG4^}+F&)v(`9^!fzGe<5FI$ej z$=nAhdIs=oq*?v(y!zv@WIW$)Q4>ena}DkJhX^3{jP~iVFPj*BGTQSckhw1+lWI@C zTZF#{$2(E^`~}}V%{PH%eTY1@0@rRi@{@`W5I5Kl8+B0-?xy(*iH1eU)p8fW*4twr z9&+bn&EE6AAZx$+AnPNH<-_66a?C@+7Xu&bz}`UTo^?oKl>I*+ZCl=KwPxWa|_@{42>C^fH z`t%K;Pv5Q)Ebbq9P{JQRGR{XF2m1Dk$fWwGFXV$xEPRK)EvwJ5{wYGc&cCY9Xw~ON zGoJRv{sd^S$o-}lbdUI$3;A9<&wqV&uD0~uk@|M0zQdxn`0uVKHnf;m-I?cMz=!K< zilfEOA2Rms6p=~S7xMQll0F0dm4NS}a9&@1_ZNMSxzFmmH`+9(;9gAl zLZkFO=4HMo&)0XFC7n1@-{I7EW&{v@qxWw?U;FaedWSpZ`<;V*W(ldkohnyng#)z6A{_eEzSzOx9z^@_FKzzG??c-yNxM zE%jX#wYBoEyo!(O;q9s<{WvsTU*;2ib!{rNMBi^F*VZgr+I&z0CVk2a`JodF=R;eL z9c2A`G}?9k7k&S4i0FIlZdPB+m!z=+9~3pE?ZM`MzexWqRE+uUw!-nx=r=V8+FlmO zl_PPOrQ=m!FF%mH@|{^VRdseRy}D{5|A(Nuu5#>@DdWag?olJGNdH_^%5V~@t}6q) zcY$V6{VqiNS@?Sc+)wCxp|l2hcLwbu_$6pR*T64Pcz$;eewpG4{$&RKst3OcaNr62 zDuoxW^WeV)9C!l%t-_1yJvi3?eSs(N8w~s}9{d)-fk*g0-zyx~qm!R`3~5mR-y8U; zp8j{Coiqr)OW}ihdhkCAp2GjA@JX+GaQF;(0{>Tch0lG?(hQ2#-nC=v`!(WZICwxbaxqnf*(P!7-;5~w_?bo>!#)87WSogQt z0{b{pZ1a(GNA7?5Uhj7}|EWLhVB0|Vb^X5Xesq5PC;m^{;$_Ws4a)~JtnvQMSc%2$ z+YTi2&PO%1Q-=+mQoek-MDL8*)pb>S)lHIK#gOSs{&DFW=x+lwt8~y-gPyTCQqo9Uf>5-Vc&PLR!}kIL3_%>RUv z?$)GHSv{<-3PKCE(Ct^CFu+}5|MsX^j^9v1R|jpYb_m)|I4Nj5`6kp$P|pb3?!F3j zoY0PAb{3AWN5jdsFDI6V5ZANCFUl{tR0)F!`4sH#)gkGLAag1pVe z9=|HU$}K;^R(?~_PFPif-#E05cKj*`CcoLJs#DmHxU(G|-nhNJoKfBxsN*a@!B&3z zp`Ca&4v*tYzd0Op9KW)Oi{Q<1 zc*6HEwAVPkLz8^5Pj7S#`;mq>PjCA-k8cxT_}5ImUcC5OiFV>0mf*V@ZF3yoVM)Hn z1FkxT{Yc|@hriv<9^WGYYqEU3I64LG#9Qs~L|@GF{SI?{%aeRDPZ}M=exzaMN>bVG zN{{d9fE{W1dhv7}+KGp`JSz0>&8Vv#-wK~EY*GAN&~8ec;d_9P&HV*qyhX))R!o#pf{tD7=Cx@1-d zS%2vrZ1vK|LEDL+1#Ktoh_SLhXgj7?&~~)RAv|iyuVKIKfOi*aci_&(*xFggTHID? zJ7%|J_mp$${SvDBIP8bHALmiozS-o5lhFP;{(p3J%dnw!EhWXpoXaY!%j;&(DBE?{ z^ofmsMy%b;6oLVi*XO&awBhp+8_ECreSo%`ot=jIcA}ggqpD9t7Mw?AhiyDLKS#eu zTgy3gW91xb(nfVStIoWl}w7URB~v0>N`vfw-_J6!AJEZz$JUT-bu zu#J^-n2{56KWz%RT!Ed72csQ26#MIOT!%P^PEP*vr2Jh0SKEe^vDhuwgB{0s^7lf& z&s)o1zOnL`Lw?GGv9UOC@>C?{DFIw<7#4$PG0<$;@zqG4tn2myY^&DtRBWs~6(zdA zYt}i%UIM1;F$VLDJ*U=TPC+~t4@Xtoh^=uRm5%?xzv;5j54*rl|EsJXO57@)kNiBb z*bJTQ9_NEOgnVjHRcE1v^Qd(CtH+1>54L=C{)zD!8=)omV9r<_v^j5W(B^`+n1lB~ z#a_TphoEBa+vzxm_ltd_o(H0;4Z~vUa-ieZ`7BS*2EcZ)dO~)Tn4SkXytqAKX!2Qv zsx}OZNo$eo-zCfAb0}bYSw3!lD_)Lv;w^A^62~oQ>&W;p|BF>Ub?g+|g?x`jJy06L zV)n&a+m@={YY0vJyxqf)k278^(6AzvtNiTLBMx2q@DOrADT zdXYcoeWR=P_2%cUqs{t)bWTHE*ZqXV;7&7l!JpV3gx&PmA1Ii;fo*cK-)Eu994T(O>?fGocE(%E;wN^``+*H zyZs~3JA<^ty{I?({D;Q<@HpVK#k~$+_&1Y( zX@@URRd&_&3&*Vc>p`BJ!44(e(C^`-9W)MN9r4S5}vSQcYc{G{^Y=FG9of zJJ?70=X&_-^q~B=1zpu$c$9Q>bb7w*@$Z0s-&p=`T~&fPnX;8^>+l!{paWgTjjhFQ z;NEqWlg3t0#9+X`-NgnW>>-&m`(Z!A;EJtF3LKqYPvV9F3;i$>{NMBaAR}XRJ(iFb zWCT4|*oOUzl8%|>D5E6ohkVK4hC)lH7NM0r(ZmD&FaWg|bKgD3RqH$=<3Y);XjeLM z{=?8-(2D=~$u(ogO|ffk;$iI$8CXQulJSmA@4m(lutWc60PnUQJ4^4$Z=!3|4D%Udt^o*(oQs{7C(f8W zy>1*PCk+LwS6XwtVly5oe(ukj4;pBHZs_GP$5chPC-|Zg1Qvh3T`I!NNbk9a5>=cJ5 z`kjcj<05`~wUFP%sH&6VUhMF4e(?BRhJGhnev0moXC)UpJh`v(1;?|9pC)AFcO9zg z6qb)EaImNee$~#Rdosl_fCh`=X8(X z@6qo{%TLjT?jO-k*zX;lv?DJmxhdkOnK1c1gsM7)CB%Km;q`gJv|6Wab5@f#sf@_PqWbyD1S9A0j=$B*OCpDaH`7rO7Gov>#dp0p$HD0w{M zH9mE0RWe&3_tN0y(t`3ryc&q6z4 z-$!UF$G2$vD&kkh5lYrSUq{!?SdQ=gw?jYGQE1^jD!Ko0`?vkKM!#<@e<3G)`gZ~i zz))SGTpu50x;@jFl4Gu}{&zljA2N z7Wwr@Rh<;qGjQJV9={=^5%CjrfBfn1umAZx^5>BqIe(SOh(&%QQB|j~KWUoKprCnA zdHhBJmKX68^cX)gL=aE!o5%Udh(&%AP*ta}KWSpK&zAho9=|;R8!}_O&R1oE9^+SO zvC{d8IOI1IRdovcljcl^m%pFKZ%@ERMfwT4&#&Z1hbM7(0Q#%!VSnNt;NbcH3OdLc z{d^GW9=ZyiWxDuu`|s!Q67fDx_$&av%B-}!b$dZyj}P*I{(B0avQ$3vGV-YuKFfix zI)wd6Yq{%RQ19`;?!RmC zi}NUAu!MOT=F^fZ9sV!&jpM^BsA@}Do8UYueftF+l{f)!x zx5(rB17L3^_zq3s`yYp&fp0na4!|1Q=ot0~ZJbA?--nLxfNjw4lLX)L)_e!FjnMV^ zgij>CWV^}*nCV0Q-6CB>^1yjiitRo;{5*j3{SOKLrLFxupi_jNk-tpJ>_-0mP*rE) zf%B-89O?E?2Mk2NZ4&%b{5`m*G5@Ybev!i8tWs2e%#lXtZ~%Gi>G5CW_z#={*uVsThd1bN9>3GjZ>7%?jQ|cKa7c_dmk!c zcQ`z0zYT4-SbI)ZAo;zBsyZpIH(!?KdG`DZ`rYR9o1pw&Lpx!AN$|TLZTAU3Y+6s5 zQA0593m!Th*E;s9K82D}Z}{hq$%#=ak-ov^nZ zp4b=p$bi?Jz7hkp?-!_Q({KQBzi@b^UwQmK1>R`SnLN>;Hko?eD}K`k}`U`NY7k zKELtGZwT56^YRPYb6_EAUc^raaPk|8syc-Oi96Eq8+N$IuL7__pI?>o8-;el%#bPA zVt_%gNKH33c+FjjFnZ%rS5tmGXz&{o`Rxh?`wKzOuw=oqrCL0Y*s({}0H2!mKG% zQY0Y%Lr_)Ma3FO%Bw`;7KNcQhf!zi%Hb?RKtm^3YOib@N4o~ir{i7~={+DYiU1I5N zk?5Zg$o~jb+5q{%K+NShkIKmXg5GjciuPlIaM!)CMO4hS+MwMgPpuw0P#%Peuiaz; zvIF{`gy(F(RZ=lImqq0De%?E2a+=#nR#3`$HY#lex|9XyQQ4`TxxY<0F@Fwhtme&_ z4NFQne~oH#p_rVfN90w`wP|u1d&=E#^rxKHqSB_MOIfaUbauKNcl=l==MAXGI4P@~ zJ>zQ?8kBNk%?;h9#N@m}+xRJde=AK+YfmF6<-8Y_HYHuka<8Ma^JsHlka9kNdVz1x z^+-xNA4UDO(u&D>r=!2_S*#0QO_S5u)7)3D8b48Q!BO77q0+XbPnrJa=-sNucXOq?V1pn@_v9y8zQoHTE^nP1IQfQ{Ep@X=Bo-Oy0icu8W<#gW3Z2lC$rG z4cK?kR_Ommio9lQAVlPSd42Xx2n=}#6@e~nO!|}w=TR9|iYt)?@i6E}^!voO?|LML zeFs&d|Cfdo$K5KN?}ww8PXw472Tj6w7)+_-=-z64jXxI>nHhO!IQTQnBNIULaYOqQ ze18kI&hY#t5478K@Pef-f`=OA)7UUyymmNB{d{(er~La`r6fUloKqe;w0xV^7v&lZ1S{o)b37-3V-7tps{2lZrmH z>v5Y=%PGbBos??%+)QsgspC?O(WYMxX%rD`m)ODiGy-ib=y zq)S_Q^X|BjE>9ZtN5GD(;*(q^PlBMC5<1F>ITt!hiP_Q2ospdJymM%#ymQc#phsJh zE@gRAY4fu(+vS~uo(1e$=kE-8r#`?(IbTG*QEA2Ge8kaDv8R#KUQgy9>uArlsI)2R zQkJ!jPUSLcFkN!Nf9!V+Zzfd1Yk@Gc2U*wGEopF15dFP<7K#w*hUCQ#6qci@% zAXm;x(T?@=pl6*uGi7sPP{@f1fx1hH*;DVeYdfFIi|3sQd%C=Ha4*na70ctnB)6j zaAaJ(jN@)N-i%`#)E69|pY0p?3@!r?_?G(7COD5u)txTy9XuTUzH@%flto5<-4(P9 zrI@`2MC8?8@w_+T*Mz|+??hDicrfWhCY(oQLbJ;w2V<>0IM?^@dL*WQt5G$}k3APZ zcx*&|J@RJGdk60iy0Ed(r%d}hdJ{`MdFKE&+}Sr%78%+1Q1stbX~pd8?JuO{y$SpJ zGc#z>zAdP{;vEX`{cd$Dj%MexgM!_D?aX7>#!Q8|pd6gs|(7yK#`aQMbyf?BF=iK*{ly9dYJ4EEw zPVu}KzYXOhEoR=ae}GImvF4^Phk!0+!Fg1s-tY3>A=q;tlI7wpLpG^D*g(7usX*O2 zMNV&DB*mXbPJ2bVym!cG(1T5dE@knayPtNbXV39~_4MbN^+-xNcSp@lk#pzB3~JAK z-W#{4m-h~-1wGo7bSVp#leSE6=knemdjmGa*)vl%DF&sSb*SdvMa=KhE%ns>)`UG> z-aBMI=+UO6OIhYSI@7Q6#+gNcjrZ-j9!V+ZQqB6RvhQ8!e;TPEKKVaVSpT#cfVOM3P1-4Me7`ke--N)F_jy#> znDi;r^NwEic`olP9SGPZzJ1ptG41;~>J^3-=X2~obM8Q1oGr-2VvQTIC}dnj`3!GgWXC4@S(4%=gV>)5v@7M z<-KL-J9x!L=Vo5Vv@|W%JR6&(#gY9`*oeHhbSU(^%cw|y{tp#78vN%9{8^TbwtJKQ zwDV8~hk{;dAK=;jc}tOYrhgfu;K!V|w4VhALG52%K3rA}J749QZ{xqN$IuD6f1;%= z_D?ajXa{?g^)Nc;JAFC6K!3zu(!Q;p(*n1;pk@0mlF9e?cIP%-lPj#;XEp{f9>+6Qp{1M12>$1MshAj{|PB_9vG2N z%RkFA<)5W1L65d1UCQFkyL;{K^3T$v0h{Igogu5^+b-1Km~)}Kl$gKG+(|%+J&m09 z3UK*n=~^$F|>yeal{vFl)rY&aA+a3Ls{4;LPL^_B2r0sY52;=l; z(cB!CwFRGMRB!$4IQ-1tcs;L0rEjSpZL-$!*yo=v|1EtNud5Z@NtA!G5&7xHCqu4hT3VDU-o|D{ab#bqjmSUC8lhu1qa*E! z`~S?5U_V!2&tb^<%d(U9wDVAg{FC-O3>C2;e2`0)9q!21?d9c}|AZg2oRxmUxAhn_ zA>U85sKx#%CKc@%r^ld~_F*bk~2zypsa}JGs6!b7EL}629XeW$FH?w}QuULDr0! zLDm^Z1X*WpgX%p`q1=ClPx|}MsMMW$(N_;Sx^wzQd0JM(cYv+haNZl)=_T|(-_T;b z;dv>!mjCSN%eedy+HcW#Gw-6|t7!O6mdfeVCQO#wkCgLosFW3SkoNODDsvw;?_(h! z%=KmW+PB-(4U|r7f8D^IiO}S^+_I<8{x}{2bFX^SarZ5>Q#R-^6#IQ;Z#lgA%Yq%{ zjPZ(Rv0ytb;4}1PoRinPrBx23|?-s8RAb3g2Z^hPN3WVaA*Fj8MhJI&M2VxOVx6*Ir{RhxujejnB!?Z_oK-wnlj zdDsw#*3wVs_cq1S7Vdft@S=f(^Sk%X&JsIb>2YJG{oLYW5@<~^dJCsdbaN@1Rf$J( zb1BAGaU{H16lF8bynZy2@@Jr!Q2b}0m{8ngO`11hAEE3=&6}844x6O0hd6VEaW@3* zuOS}&7d*~=J9qi}KwiqE5J zqo=u8Ko=KRZw&FFav>t`9ySlPs4B|uhb_Q4uFYZI{=Zy*Gtf2!cCfD)jNbHEQ#GZk zQlB=Uy|6b4T%|ip&Lev+pKsPd_?>o#%kjSPx6RukBU4!7Desfy@UuxN1}w7iZ1B2B zScY~v1$6>nWeL+TKCrf9jNtc=uH@qUO#F^yif0!qI(yL`=b+MdqzB*QJSr=8GVjG* z6J*_42w1s!jb>(hn5~PSZj9n$D_CaYx=U&F{|xfX<2yZ#{&;RtV&lw6e0gu@u&>bG z1pT8|bxoT!bzD`o^rHTEp)w|jf1#X51Xg@*epfm&$Xc))uEz-&P!+u-w{NacL={QJw`pjVn}#-i)6g(dZs^ia(`~}0p-tR0v`HLLIc{M8Vc01q61xXk z2Voy}7-R0M$enWCV1EZ=2jVcp@3BXG4>+$K&@1;)`Sti8&2_T_=ubhP&xR^P#Bsyk zyl2GUct@UY{iE-VP65o+Qd}%jMikS2#tr?~y^QBo2a8M8fh>TLkMa$8$S3tQs<<^tpo>8FB z%8f?KgSj6vv1pro4cea*v{QNJqJ5?|iaaNZJSRS#_Ywz(*^XcA+ZMn-g8I1!4U_s+aWkx8 zTzv~J&lQ!2);Aww^=n_1=Q+gcSJ4kP`_Xan+QS>D&#w%O`dx{t_cUl1TTa^D>USI9 zztLvuSE1M8N%NEX-DFYIj#+trtLV4Z`EUHZCFu%Mz6V4`qKDA>ZSy=u;MCjz2q`n_T zu#_(;d{gx`jKQ~JJJFf6!t#GaBu`$J)Yr@BqF&LL1YiD+@J(lD_3z{+Ts}?pjkD_) zG|XB&WnNPQ?|X49s927QHCs7y-r;NU{Sh27Hw~YN+JK5l=@%)~pO^l>g*y4$a`Ih4 ze$3w${`-AwujrW2pU>sK;q*6g*4h9TpK{<{GpRfhSw`c%2 zV_h_!VGget>DcJ|Mu|Ud>B2b;&9Q!%TPw`GF8zLBKZ8sCG5^B`EQ|$PPAM|~XI_C= zfDNR`I5<(p`BTPV9OOJufi*j5IC!JNr&~D3PPvI_?1yy{=D}0uChfPU(rEPw`&H~r z`|TTnWE_3Bm7kpfP0tP5k?~(2k;S};`1v};j_ilLqv8PVn`%eo>#zk2|2N&1Q#Ud-DGBB$Hi)=^Q@g(0B=+@fuFDNt1SF%z!wW#2J*^caY7V1eVLaH6l2fRh#9G`4C<*6WB?RXL3 zCZ`ZPVa<*F_>>Q=oh}9Zd_@!ZpA`PBh2uVZ#YF-aI}Yz4c06_aq#dubtP@At@pRhJ zP5ffVe>gjuamU7EWXKKKaX99Lir+haVxMnh2~{(1CGt?dZ~W6q_+RDP$y2MQ&#JB4 zbL^B^*y-LO*m7hR{vTtG!R2-NC)7*jJgm4PqIqgw&|B^JAmHY{x!CDJvD2xet)1{J zIA};Ae0Y(n8!~V3OViEc}!wis0Z%JSLkmOIX~HQ z>inQEK2N-9L21VnIbL&e7=L9JgmPfNs^WQ}9ag*)@i_I@K~Y?ePa{~$m-Wk`_7HzF zwQp!@sczt>!0Bd zgIu48oEfK>Ubbd$pCV)j>ZU7R*Iaa{~AwWw*w zg#DS9f9&jUt_!}&TMO-tc^cOs3v)DEPJb=v9E-oQ%e|8jiobr3No-)dCd zND7C$oa6NW1zqBNr^PwN&r1$IY@~uZT`vAyCZ8>AFq`v!GP}(ttZ>qkAG5M}W ztrlA0aF>&uu`;QznXA*dBIHekC{*&jG<}B|ICx_1!Sz-+q81g`_z1`{VrR7NozCHB zZKd9rmtk`j=Ki*vad*<*-gAbwlRKv9ooa8RIQe290XAm|hr86|jMtL(zF7KX_(Gj70D_Uk^_&g@sU$w3%I+opCM!|P%Ai&j+bZ(+Rr2KU%zRAB>bh0cq3<`25D zgc#>-IdewPN%i^|?Jr9+8Elz%gnT~}f8`U)XNJFTQPYkIe{;RTevRj?BJN90O>obX5Yuj?xI^{P^ z%Y4~-zp0ggW`C1>wLsnx-9=`eGhS_3vr}UKX~eb`lsGaDo~JxJMgWO}4_q9;dkxKW zW2qWy-Dh@RZ=m2r{--=$BQmM}ACZkdZKMy!Pg~X;5_A{;j~FUCN&9vK@qM^_U9&pa zGUopg{VZzY2z^F$qCNv6Kt_GaHlPp2^$}ivkQUF7FN97koC|DObFtM2_ivz+6wzmf zd|iWA^2hZVYf%$N>NAM?VEtf9Mtz2^N1rUc?^1DxrNZmeeV1?a-waf>Ip;N7);w+X zIS}wE+Dv^`DvdSoCG~OJ0G5V#Ou0V2eFBZQNwaFlPoF)_UYo?Gd|01DMi$P&wqT{% zE0*VsSYSbE#}xkF`Wi3XmVb(#Ts?DAebd2>4b6rI`5%pXpqz&z+^vbT2VmXnueV0n zYc!30THfL9e|Ido5Aa8B)fP?Sl3Lk*cxaeJGvf3*ntmw>I+S zNoz2)*we2!;M*IyiVXa@6uI0sf$o!iNx97X-s{Q~k^J%u&u+n%gUvOL{aVdp2*>(= zWN#yn@!g0oJUH%;fQH)pb0s_OHV=;b|De(Ciof7^H?EUKLC|!#yG};p{y+YKqTLlw z<9Hw7O8`I1gIAz^5a3uJjKrSFBg+84&V%oS_AQ0pBTTcjcCV=K_wgx9K|%UIq9lz<0#)@gQpsY_w>K2cL}gv4Ho&@oB(s z1iZn6Pepqb;IQMWLco6q_+1_x&l8NC4EPYh5ubBz2mDzNj{E;3rveT=R}BRG4}gE@ z!S@DyCg9i)Syc-7y+N?JjR)T!@L7Q4xT+lR`vLFe!RrCv8}LH_$Ma)z9s<1FgEs)a zKkP?8oDpQz-->HI^x*T*UJv+a9M1+Ec~5g6555rX4S-V)>`m7{4ERV7ei+*40nQ`# z@arE3e5MCqiuQ$oUxVW{fIkQLd=I_??S}z=3y#+V{&&ES^WaCKeJSAd6Ye3@-yH=1 zkGSuEud2xYzd~|}FG$CNs9{9~M5#g&l8~M}NFyE84G1VGO+ZB{qM(aw#foJWJC;=x z>snCPwpLtMW$hY!qu8BFv_;@Wa0+jdl1h0{v{z;olW^fe!zkG~1zH3i@);Vc&}TK!<(v zuX5;r0sSJ-;r|tnfDZr9zt5px4f>^^!~ZLu1|9yN|B^$e-~R$S>|601=&*18*AD$A z(60s^`Btn09p$s2y+i*i=+}de@>%gO&`~}M_H*cWfPNF`@c)VjL5Kerp5f5%2K}#~ z!~ZKD2Oa)jc#T89AM`sw$N$0{wF|x2z2y63%h}i{%29ML;nZpkAnUl=vbq&|5^02Lw_FhC(yn+qkWaL#yss(!O{Qp&d4w4c2J!nJwK~z~_?!MIA~FAs@c?}h!(Z`>gQn(4VcQ+#L`_LO@w^M}3z8x2*i;qUR>=7NkMX z5qiA!5oCUD`|nFUc#7fQ7|N6bw|!*fTAG%3O>Oy*!DU0|%?rPKQyOIH1D(creuuS^ z;Af!k#d#Roo?^6#G8(&wkYp( z%a?MbgLgFYjdk!Sfq1hKNjuu|Njm!Pj7cG$?$i)(KBC&Byy!oJkn*^LHxK!aa_}gD zc#9E9n-_4I^y82=JH$h6Lm=K6h-#Danza(iJO9DKJ01CsbMPpEc;_IJb~-ssVEPio z#Ub8Mp%4%44K^|;?iGxQ8lzRmtX%|{PNneh%b3(jBgi1V&!?2M- zdD#z`u=Cpv9`@HWmOFTqK)jm~NxLTCGU-<#?TQdjcdm%H22pKN-ZhpllI7s7M!u^Y zJW3$meTbx)K2x}vj(J1I%^}`!NhjVv5!EK;{ilO>nS=KLWjJ`0K)G)q67ylpC;d0Z z_ngmw=RV_RvTQ{i>(d)?5MmDEp@^R$Zt>d8oQ`-nVy+|a_dcZESf9h!41NZ5#d#P~ zo$tD4V4a`waN_TZiT$60PTx5D8e;#)NP8``KYSujK#0E?QGM-aFz@CN-b;Pk?u%r6 z1)BT4zk!4BWix#9lY##K36W*+mE{-w?~(Sgi*FudV>aMpi!`v=&p_VHWXs?FDD(VJ z8qy<_?b=U#dHb&5XL1~d4a{oM@D1|WKtAjrWky0h+-C+=&;3AGUufR_Ec-5}dV9zj z<@7@A?BWlODVNNHL5FXU&j#}KL+lZU9~2GkN1HGY^!+cMzq8^7L_KVj;%fX!wWae9bnGeXm zPI+Fm!aimgOaR$GWMZ7gch3C&xn7$&wk9dp*Sk-6TXGb3@YwZdP0D*-$mMnJ?%-WS z86loj@EH5fwtQmW2H7vUnJLx4PKG?%E6vA9tQ0*s4gul z3s2&Qa*;S>P+ech&)jZ_{1nx;BhGxsUIlBsJkEp+5-$sRe@Y@KE ze<(AK&-gAQ&%?0)fu>(u$8S=2ej6{L+sylk#ElK`-*0zZT3VX%T|spkUL0ecwmr^@ zkpdyxC;{Uy*g68^dd9ChA94GS5zhQV?^kx;J64$RHLc>u0q`H{AmxtO2XR2?M(==W z=DGTTNFVC?U5DHEqv7qR=3PKBZCDkho|%Z9R91|h{j7YwA2@-Y!3*S^?-`6JgglhF z$b~LA4?~~M_Ik8D-q4yC`Qkbp?G~y+ItD~G_ReM-h|m%FR^}x z4^=L88EfVAx!Jt`i~js0;!x{Py!|xrr~6%2d{h~MdQL(#lhYVIYpr~}k0pVgfjT6$P?@OjX^8YKul9kWz!e(K9+hLZDk6Z;w zFC5!`;Pr zN7f3&s1db0j&a?XWsYbA)5jzJ0oJlJl4}(pQ?HeX^d043{g3l74BiI_2s=&jQuo0% z)(?^~K`9I0f&oe9q6c3Yf~AR^wImPf``h02*SZ9KVPUHPL;hy~eIH?~0Ehg~0K>NJ zqTzgdiuQ*XOS1l0hRsX_mfHqImg!$4MSqxn8RB?Tp1}=eEKltBN?oIz>*YLT9CA(g zo;bckE_vgVv2S&Y*+UQCY^HtUe|iIrxuM$l!?uh(fCB|+~Qt7f8Dd^)cLH z1ReD;n|&1e7?Fehf1HQmkax9z@s@eXcYT8S(gne*YQs(>e&be}(Qn@FV5Q{i&&&&O zL#c_jL)ijpFV@&upOxjwi_d6pZ$#LPXamzD$oB>8l`Thn;17G8V($S+M;oM^?Cyxp zefY!9G5bYTNbisN+Y{spwTjuijG7KZ1Sif?q@4!TqTa(0Q^tn<#{R$HoVxe6YD@Xy zdO~)DdSmO-s7<~1{}Abc98=r@=PmIAOy9t_DZ6^obX64qe{n1Zl z@1uIV?@!9k4$$5Iy*=d4m3>0<{-nZI-k+3hmZmN@j{WROcz@C=+>dbE@Av+sgQsK; z8j>-1A!b8x3Br-$hNdh_0->_+5a`7`E*^yFF4P53cSfD8$IE;IXR++&Sr zmQUkzndZGo;PbPceg05NqW2X2z+rmw@sp=vzOoT~$D7Fe3aBsSLnj75n`s)7&+$^^ zJw@5`kZ$HGqR)?_556fCr;l^pAQ19f-kX#?3Gx|dfQ$N^j;Qw_XqpQ1Gw|Ld_xXWr zd#}BP3yXLfshgEIapL4TbHGmA>kv;jxPJ~sW{kvhBr$fb3~31t65s~!e`+#M!Mec2 zU4^K75q|cip~#HM=6z4u4~uRj1kZ2rnXk->xaYUBo%;nsDLlaYo_1Tu&M#Obqu%NB z{`$VBrr@c$LZrt$FBdi!nQybtecx-h`${X_K38RK45B@cA+C}(&svcp6 z*n=vt^(2u}Z3@qm$jOd5=2GOn@ z`tn;%X1|kzu?+p-h^~!7|0&0vzgrQ%?-6`PKV|Gw5tGgHX*s#blcvey*FyE{qPXY&bDZl8fe`s`1Nj@^znmdqviL7}J`44QPeby; zZ}4c^)=xT~wv&0$+1}v7b8!+vzm`EO2=4lP?E(hZ%l(eztn@QO8Z2fET|> zy~=?-@BxF5`WS=}Uzz8Fa!Qe&tI1+N>K5u%Rx<3DdN&DlG-U=pzn3!&_kdSYp8i{n)c>Q(scR`Q`>^%UM`6@zt*??t>+WVwA7mV2@9ughs| z{1?^)xZ!-r%u8Hg;=YP##&PtYLCEeFU%rn8q(uJ-aD(Udx$)&b%m{Yruipo5AH-RR z?1vukk`JGWh-VTGKRXe|@0dorUq`%GWD+|F*;(d!{~XLG=$i~@J=AuRy+0lIj#Gv_ z&&XrkkM6Z~o+HWF74)~m`_F}*?L5bn^BL|d$C{4+$Q#~&-V67iv;O0LOF!qMKrQpX zt2g{gZ`YJW_lM_vpXmPZ{NpeBN8YgNYc6_jN=Yco&-q!8bsx20=IqG>qBABAm@{|! zkipY<1NW2()0!sYMM?)xk&N5w_eSm%%GLSH7qRz&^CM7A+V9D}L=oowBjGEA$ouO( zALn5>vah)xwG(JVk#9F8x&7?Oj$wA4-^%<98*z1IMOaqn<(C!7eJdlA!Jj61Bk#Y7 zWAxKOn3Qk6%Y=S4uzbogVfJwfC zw;O0?2#>*YuB+I2plp#R#zP$$spCuJ{SR=Q7Q%TGpKd=c|>$@ zK?3u{zJnoWl*oy^{|S!OR!JEDV_0sq%^#WII`_z8tDl{>6qe_;hKFmeBXxZodH)L> z2V*J3j6YMK*Wow|+x(G-tLzy2Y7^n%n@O$Vje?vbg(vdG!%dH)9-tF4mIG|oI1Lw_FQr3UZ7jq&HAP(8(y@w=e1y0)mX1tjg8i>Tvg3yThH*ET>*8!9t3AK? z4bPkVjgV7^V(!&tsn-@g&kZqnmxb(V-y^mPdVVk6Xt(iS>!1M`IXB^DSLov8Fg>1&o@|vh?=arCszvPKDr{Gv^mV|~| zv9riPJ2762yukCOYr9SzTGfi3I_3$RzBi;a7Vj1>waw8&jx@K2Otn!GYA**81M%KM zTY5?aOk3C6{MD}*JnHc$M2zhWG4*Dnrb)W2$I4>c$48!@+ez|7ns-j(pu!R*ZZzM-cg3Cwxiyt+a>5UeeQDyq!+U!I}rp#iv&y9)>l{#a`0Nfhv24 z{<1w{?>~2ML5Vc?l=BdBOh?CFTnow7(v0zEZjUg#>EAH+7FAbZ^QI;g3jtg>Kq zP-}q)-=<{jZ}3nrjISkOR7dX*a)9!KZ~fdsD%O3ma z+#APgs|YFm*6S??#M>9KT+ZbBQ10b&?B|-byU7>%=p!%k(FdkKMfr8w-An56s+W>p z;H3=z3h`$g?}3(wXGikjN$x`JA~-MOhCub?!TCL& z$^L9%UTt0+5bD>O!CulT%&8W@zWVWA+piDu+HRhKxXtyfmHj^*(asYPuN5hg=7Dk^ zip)RU%oo^x79g%NB=noPHzT62&vnLK_$_sh?-AwNMqXh7FTO@=&|Sdpva67^eHoMpuMXQpFB=Mi2F1mZGJEgH<{RiTUlP!3NY=x6LFov&64v_(2y@3TNt<7f z!|e#%2yqMZwpqUG!26ZKEyS_fE(wE!`5AFvLHydm{TAo6`O`SuZous*xCQ0WZP@z` z#-CuGRth<4y9hgYfVrQVxF2|aUK@*>hq-DlZT=w+cMsrp6WrpO!t%txeFW3bYcIT! z<}%1p+a=+k@67Xi#6{ng*V)1CiZs}q=UyLRecl^!55XUjqm+$zZW z#p;iHw{-LdZeAP2fe!9qoWth4U2T48NBa_6a4|1yrTs4U+OAVR^%?a~!n-Gq#eY{v z-i|s%dxEc1GVT_DNOP^6hiLtWnEUH!cW1Uj7GVE(!fsIQEVN?QjS8NSxDV?RgcPwhl%-NN@{Usa^DopVx#qBi3HMJ;$2s z(cTKgNd}ktUX1fbqi-XQqYBO6eicr=#5z82j-&5!IH#|i@mA_(7W5rXeWTTdd9C`1 zm?@dM=MZToZj*x>G50l6-${t4I=D-5PG8Nl`2{x*xLL$4tHRsi69dCuVETEwHjgx8 zEYCA@9ZKu_qOji!S%|1}*+}zvIS&QxUu*YE z@~|(Ex6;AA2IsW-;xN0m1H99yM=^2B%eU3P!&X1hC((T_twcRJGRO68CS2>kaNSIS&P;y=m^_V*Of+ z_?CnF4$kTGm&5Fei@mKLb;PaOcKiPact19{vv91oOG4UT&2w|aeF5LG7n zsjetVT)VWt`xtdB+2GED9JO6>ANIP-0qy+)`67zzt~2r#QGVq*!u$AgyW-Yvvps!> zwdJ?M7HP&@+t@A%J$iU)azI=>kCDHJWAC0wgRk?Q{eS7VX29O5^fQ*}t=mh?lyr05 zp_%PVZ5O!RU$pa zP;Ng*?v6U7{RbnC6M#tbGT@rM7pClbx*ad_(f0Ej9Q((Lj(&cymq7;BZ@f#c$2_$^ zzYZ^pOtkVM?l{Eb$>c?v&w{K1IhLR9*EzVQpdIPpPQf{SuX_Z_MBGz}Ex4_AUsB%3 z1NVGkOYQL`0eoHie0^%Q&mL~OxrsA_FNKzq+eyiIr`&F4YR z1S_ZOUmRSF{rO83H>N$GWb?I}EDvI)q`xk_sXf@I%(8O2j&kZZ#;^Pf9D6Uq zIemSG%`f&YhrMUf-rAaN^drPfG4EZ9G-HjOZ|@QCy0&+4+2*csaIeETeZ3+M7w;hK zv7ESdXjX}<73~FPO2$*d8);qvIppIc>ht<`;V}2kym!Thl5q zai7B6OUo$Id(c&uyAD zVfKXSMhD`o_fnSYJzkOKRdQ~KxSf1=wMVWO{LITmhJ@?k-!Ah~`~GUq)4;bGd)#k% zkbre+uYZL`G!OMu(n-aX+B{Dl#IQ(;WJ- z^q|TwXao8dFS6-phkiZ$6wrOpfAx}Q4!87f-FW19rs^AhIcIVD98mJdwMbQdmtV2 zfoZsBu>kK&-f&kOeQ%`iYOeD%=yjeL{y%`;!)x={zwm#A+89IMAL)C8{&)PF@{gep zLi!&-zZ?JaV)@;Exxg9!?RDis*`sN3rI&s?1aW`(?Fsz<;H3^cFV3!9q~m&o`0c(} zzs2BY*>bbj>$%t20#&XD!iU6GfB!w!-!XDa63OLWW-D?rPNMv@oL-DArx>};IIH)y zuy3Q>vZ9i_g0YFjvz?&qSpIrF@8#HXj*q>vT-BF*sEPH(cm4QY_}5 zyr$cx?MLXV=0pCGUeYtHm&YP52w`^I0n6b^#CcwF9{S6|W6{sl+V&7r4wqRqtiKAm z2iwvx%DoBk0xx-nUK43I75!KDUD3b!#XV!>I_rOtEBA%qz8CCuwh&CYcOhP>{bC{J ze(V<^w`U8vtK;;Q`*-jz*_KkZecmTJOMhB;zV@eqT&Y*=r_cwoUnuOY{X#&Gv1e@@ zuG|M=_7dX_qCGDn-lzRS;Q;Ly63TtXk<0Jm$ago2qt!(XxTKQEDCDR7ml4qx*pC-x zYX1<(7y8?xgS79$B5mIRJ;pAb!-^8N{AI5)-YUiYRIuATb|i4CymnK|S}7-;Q&_oD zPNmq3Xen0o#hRhuZM4HW$UPKtORZd?{{TAP|NB@8=tqKHXz4NbeB=0&*YBnM%bsFO zVE7Sb?iYM1<3X?u^-?UM$yi(RxYeX#C~ew z(TK+(E=D{P5qqU0(JvM{Z6c8Izx>}EN8voaM zNzdxF)@{Kj53TW%)}7}i-GY9raD$h8@VDT9#!Gs+gO~KY)6cdlg#H}>|Ndaw*I!z1 zUxj*&Lqv&PQeVnituLtaEIS!@3$JdyeH9L~+Sz_c_j+46jQSRd&f2bSjcr$MJuA$M zlPmSCjC;8)#IpXPt+1VHd&K>)yniOFXU_Y#3(=l}VEw?o+LmHP?xCVH+ap7(?Xj>S zkm@<(Vg>GcPav53YWrq;RJl%jjPZk+12U7ul@as?iDWAEh7ug7_y{KZsneAE0lGakS9f z)4)t3SNu>_lW-uV+^Z3>zk_iyW%+p1j*VQg=T^aHdrVnA$+X8rxT}b$!Q#qZaZ5)L z_g=wfdrVnA#k9vna-DU#^%M7kTZ)CgDa+X&v8KlTY$?m9nf91S?!$q$Zn>erb7!C3>dU>{g!=l0k3sHw#K#=j_@2<&UYA(8|FU$EE6)Md zB&>!~ZqGyJ2cgc9EnNRV?u>Z3?>KTfPm%9))r5Po3AC2^g6Oh;Jf(f>n51D`$rtv0lPwMOe$@--hm9 z@_}CW7`uvmOLodRVRs|t0bdn$hup2g*Y2W8_(%OojjKOJo#W(6`{ieSTewTgfw~q! zZ~QYvw&dcsyO;E7yuLk2)*$*yzgr`Fu<_+UeW_~^=12Iqp$pbKarLL@086%h;2vuW zsj4q!4?|27zQ~qB{6p?7@p1tHbCxK@p7H#UqoN=uk4Yw6s)?Y zj<{5GZnt8+m)h+Ei0|kn&GI_N)(6&q6RdyhWDm53;53X2*as@Y*p2TwMBZ8KMLxv7 z#?HBV-@4nM6x9S$-TqwmI9rI7aw~(}2_n}oDpR>_HzbhzM@KI2bKAu0UBz`+o8;Bh z;2sH*X+QQW(D$V*cdoCrea1@>Zqg^9PHW$lvfR$eQcApC0ac6p15YQ-fQFzodO!|{EFwuML%3e zFFH}_PhVl=_w+hW^>$S{=Ig*vex2J!e(mFR9O-pY`e~paXZW8q{JVP{*9H7%gMOOQ z|DkO&@@qG*Q<=A$@}C0wLc{;D;qUEr>KX7a2mNfN|5f)IBES6Lb-LN>uKZ_!eu|Ml z!tl5EI?WH{W4&K=hS2?LU3;~|vkskbslF}u+xJZIf@guSKQHGZgg-}}tmQ6#x&d;o z6gey>zgX8jo%?#bs2-PrzFg?Z1(<6TDO=NUAE1+XMDWZ&k{({o+=^y3)8)%dP z`fh&~T4Yn2*X3d_qVyL)qYTnl8v1=+m%n@Mm5y<|h%!JI{hm?%9uDOH6Ew;Q=&vgM zoq+xfXp{lE_*d8OU0x69uY<-s#J|DdFZQ~8;H4`5`=BvTARqTb(?44S{#QYx4uSl) zMMjq`0sSM;C?lYMCiJeo13LB{iYSBlm|r18Hl=%Alduew^8E@l<_Yk>6a21y1OD$o zW1c|%7L{Kg&_4r>I#B+dDt|K`UOYIkZwqLYLHd14--M4DkM}w#{$|i9!{8SuDgL2G zKF<9j<}vui+JkjH2lV*sAhf3#>we)Op3W5`n|pg*SD5-x>_HZFQama|e|Nng!0VApRTWXNfSjr+O5bS|3v}W>-rSiHSsyKhYaw${c6{ZroE#5`mlj?wpRwW*RCi6 zYcK7!xIgGBBWckL9QX0sol`6P zsy}t4jGkW7f|dC1??paObL0<|G@%QBR>;4v*w+ViwNv>A#_?x?P8osxbfI(Ur}_^B zjWPoJFm}Q|OD_bCG6H^#h0xE^(?O#Q&_%yO(T{Ys594StWvG1hFXUq>q4>F=QAWUD z8uF`swV+W(K*ydM{6~J3UkVy!1p3vgexdxsK%)%hCw{=M@~c3j4CN^ipP7ApWj6VS&o?&M?(6&5wVJFG4-qa_uejA{!>7oB>c>y{7*Uj<3+|!pPr9@ ztlxfqGfw_2q>uMVSANo6{&}F!^4d%a#zd^&+xu952l`DDxheZBQvP2S#L*XnKF@1+ z=NKb@7U-YhdSSpn7xZb6Uu5_(_Q%Ly20HfhuSiq+7pvm<7l1w&bkp{Ko)$+x3-o1P zyN3=De);K8g6oL^{!-8vc?n!@P87=kL%3E7l00bAVhxpB94AL=r;mi`)JA3;Wo$bxKF?Ma_}!R{FpDt=!bQG zF}{y+%S}R8{wEy%TR^|oYxi(%EA+LX-|MwobC}BC(unE!V#n`mK)(g@=PP}~dBAt& zKLz?)@ZVzi(FQtxf&0q?|6%P}yvA#Dtv>S`*#bRcVacJ=s%BinA?0R3gJ%?$%v%1`v1elhAt8xQLT2?5U^#{c=l z7rNj2`9;s2a(j@5vFcYn-ug5$uiNH#-1vNH%=7zv(9~TQ6@M4X)#sx&#XhHBN^&31 zFKOo`4__{M{o-HcJY;OU#y(eGf^S21H2R@7`6V5|hq-x)yYGO0v!pYg1N4eZn(`|v zYn%95L3t)xWfBkT=Hed}4>EZkhIS8PWzNva^P}{$i`NTzJ&_;gXL~K_f!H>{s~L-@ za>_$Q;`K&sCoGz`w`FhlvHdPmNnhma3_0a^uRAaD7MZsxv7Biy#=;Wn(97~m`rb(E z5a1V=7m!TcA&6>?FS3VNzMbzgex?2eh&>YE4nlt7<{}c?sc({g5YqMzaJm0sa7&P` zHu@#$IEK@LklGoZWuVM5FL|g}kO(+!K^pv+h@_ttQN0=1VLv;QyYm@|~* zLO;AKwYaLTDOw2wSYA^R)mLhR(?4|B3+AA}AUI=EQJmo&xWvXUTBKE~4$VjrhTVft*OO|-am z#Rm6JNLL&E63YIQ1^zeL)L@wlcw5_c1#+Nd%% zS^h3n4ldT}k0q0@p+R55oO5gtI+6^0MH|7Pj9d_D){=Kvx^8Xxf_b|;v+=CI-$13As%ieXC zgL?q-?e5}225~Vj5bS=IkL6sNfw*Tp?r@8n4Z7N>GMs(-uIn7!VaRuYiwhaV%||45 zMjUP_()z{YrdwQ$(Xg38WnjJ@gl+>JT-1fqVJlL@Ecq`erMOEcnejdJw! zp@?du$~ZJY#bvbf99-7DA{Q4jh&vvU*zWjGT#U`7rSZ6fw8JFs(THlJ$~fA=-RSKq zXOz$S&hb3#FCl~JGZBgHj{n5P*j(Ds0vDYf0&y|lfz1pm;|w{LpYGKTF54K#bBjAj zaL+M($5}q9R~I7v$QHQTVWJ%$igpkMb`rzlkY;yCw53Tn*n5+Jbza$KYlVH@Yj*iTz8+ zCi8%3Po#Ynk2_fU%dO}?#%F0?QGTnJ{O(?!Hw<%;VX%MLV~BTo-tbrU{QPGIA{c9yd9-!;!B~46gK-(E_9s zJJa$BZWL(;w!jVh%V;_1YNIbQxZhwxk5mV@82N_B;7WfPtwuVrqX8HGX>TK9W((Y* zl8g2phNw3BB188zh1_GhgIkAu#WA?jUq&Y&o!E_WxJMx^+5$K1FQdnRt~UB2!`W}_ z@uGt}3Hj<`aHYSD&O$n|kBY-R9%+p&aKrvGdJ^brqc1W}viy4va&YG$-=r8^=`W)v zBc0gCTR!pgX-GS&1#Z}1MlS_jZS+OPrIvrs3mn{2k#9~6uJo7DE0Ip@(=4ChUWc^f zTi|McxfpHiMC|o&4njZDCd$7WakV37M;)?$twK~E`(nc?3%2LCj@{Jh)EK*^zmEPD z>9qYi%O`fPLE338?6&>&y`Za)eUWjmHa1D|^e)53QU72iW&#M1R8iuf3ts-p>%J)4Mjm;C_g-S6jnXvnAhmA+O5%&dNFP zVuMSZFA?9O0R=VHFs6ptn2vE@bl7P5@Lae*3g3+w*2}>!jh2))Me+KU!n}%tq9*fA zJY|BPM){DVHv6;@=V9nS*}nH{6z193d)EN`QK>kGZosnv_!Se8zOi+DeKoIPAwJgH zQMFxU;yeufzxQ;P#=Pf&^7lgIK0fz#2RGGJ6(bANvk{4%W@Pe@xEYANUf|&3p3Sk6 zYcX^>!%OY>hSzpSNWl(1IPjpJ{KjBNs6ZcGR%m ziU0DA6>5Ju==4pll_`?<7y`DB|yye&XBF#0DID8q{h(8xmZT3eIW3J^Nc(8-d@o#J#etH7@ zS(blW_%gr{e<`Bc?2jVGQp-QE*}-27+SEAw49EW$fX+Iw*z!yHUyQU9@wT-5lJbJO zrsC?NqH#rhZ!Tx5#J>!YK0trMYdJU%!{DtbSq9d7bmvs{BF4p~;SaF=mdsYPOAL{G+cPRB8odP<2 zOnJ}==V3TxwynRTcLDvq?euS;G5k9k<2Zb*0sbAm8_wZl=w}1!?`V#hUxoTw|8j*z zefI_(KBheCg!3>A>umiydSB%Ge!Kj8i0j|c2ZDdA5lwv$LWGZ@pAFP^AYxLeuj}7K zMBhTt;bY39PNNGg`>=VAf1{x7vYq}7G^T&YAO>?I>RW>dA45MIsBb-Dk5FIhUk<={ z{_(Z5Jiq)=&oBEH|IoL50^kB~3jCdqSia*BQO05qeIgS%#TmYvQ@%~0?Ymv& zJ1nMrv5rTXXrRBQBC?F@9h>N{X@~i*N6Jr^5q1F{yiO$KBheCbh_nF-^=munV>aomw$)H z`1bK?=6V*@d}G4`rd}LQ$u}?fAM@9v(dkIBGSi{N1g7p{26~R^QT;---~$W zZ}%^spyMY&Iep>$W%OFa3yf^)i#97hzRlu^zKC z)A!kM{xbS`#H+W*zmCS#_Z7sO9DQHIIeq-N#S?vBN7`+nzQ(_NE(iIj@7sv|!LG@-o%fdL-_&j#Z6LTn%E7x;H@ z!64`3Aj~&Jc*Q?u)TPvl$r_B3VxYgu5j$^(zlaq0i~g?@Ux+xAo?q60h_V8{4b-O; zu~(?K^{b;fuG=KP@{X6h{ucZ{gZ~Q=|Lt){DEU|CdV&@FJ0DR`j9ub8*d@McvKU#H zn(rylZ<7%B->&kto}=F|?xXH%pxWRgS;U2W`@J`a95^dS8YZ%w?!I#w79iGK(jApN;h6L%prPhs62&D&(W?luO;N zvvP8B9Die+E}Oqy{ti}+G7gvB0sbXMHuYYENS|M2@kH zb^Du@lXJb}Z;aPv=WnOK1I_90rw}i5^!^9V>GOLm9=zn2J%^YQ>TUdu_hk)2KI*#; zk+xADby{cnbE9@VF2i_TcGGY7GvCM+RBO(6%HBe}!_oI0oYU9OSv=AAeWcwJ>Kpo5 zG^V~EA=1Z`N1Z;h{JFO~;{(R)vbEdeUq@r=`!(WIj=taGoIZZv;!)pn=6x>I*Z5c7 zw=zil`vd6oG38Mw=Q?|Soz=ITeflfE-M@-pTnrt`Q^Eh1)wg^XoYTiYIQr6mzaV}T z>KppkXsnr$ue_V^irn%xavloGe;DuAU?@fUKrgx9rQ74@7|m5C_2;*>Q;lxacLXAQ4tyJ^&w+^DLVaWXtylM@9hO%MuP<^3;<(z1DR{>EyUjJAwMppj z-=et+rN5gHdl?MsKLHUwhktFLzcJR8cMA14{>FYU`w#3lytmd%dUF}_(Ee)?-^E_T zUf6pH)?!xL?|(%9PC=xPX%EU2=V2(EYWuJ9>7eZqSKfn*$GN4A(_pXJ&cP^+{yGj( zuj0z}iSiS0PMar%a9Tf4LRwDfuduwuW7KyMBFmccsM8|LU-+C;KQUgH<12svmB!Tf zOvGSr#qvEHk!5_6#gq1Q9?~X-`r7hMM?UI%AtHTDdDQ7b%a8XT>@H`yNWTXL5nB;dkN_`hx)qyrN$Z-V@)zt?;&NM!F_=L>wU)Z z?}16*(JuPt`#?E--|I>9erD9m3JWDdbe`qm!;#H{{dd|YmbBfFfV!Q zQ(n>=GrXj?UX#AJ6*eas?YJTp`mtEGC0RPkvtl5ao!#0 zum1LW7;J%x0JLk44KhXqVy1cTpeJ>~c^FEbaLTg0_#;A(kp}sMGg~l3~uUvRVuIT2>KT03BejS6ctD^7rv?oV% z>itJV&K(%2_jpA5+PSY#{79S;_}YU$kyu?+o>zruGb^jd^3IDI-EE=XQ-xRMHpsck z#&7f`^FI7^q`!eSl%;yB%!6|Dkb(e&Hc~$JCMtq8D9EE`oBLuKk$yeiJ$YyGSiY&g&u>$_HG`Uh$2i5V ziy`}u#s=E80+D6m%tu5|jQJH)6WgT^pBj5E7hb=Da+e{lG_vtGx{tZvX%^BkU;N>8~TDc8wt=tCLa>G6Ve5`@x_5mWx?w=-& ze`#oUQKY4Xc9s;?nkUe4Ym$`L$Dq>}l=lYW7nZ+njF}H&e0_H^Xbm#m{%x&{6|58R z3&HoikqJF3kygPn`Pkx!9$z5s)lg5pVU3S%4r&@QDEKre%A;~u;Z-@CaDJebQ-7t| zKl%abM|ny0=eXY<=o768ddrw+Li_Y-vJZ(i_3hht#9_Nc(*DO#LqFr@oxoRoI;VeH z9Mb;^wD5!}Q>RVt6Lwo1FDkpjKOdM!UYq)>bC_O?$nx0L`ip*t|4`-${9aeVFa2uf z#a?R4GQ6X4i5L0mT`#iYZ7*^u-m7!TW*i4~&=LE)A5u?@zbt#!r^R>f!}Oo% zqsE-*CB54rbo=P)wCuEj^9u6*D__TpIb_IxBgPgJ{oe?G2YX~JmvM+FGqh71&~B^P zPW~BJE=AROHN1zD{x}>FWk-1&TPu&S?1z41)}8dz6Oc18rYhow#&8IIrPoW& zen2|M#Z9fW*BI$+ulSs?f!a|GR&KkL78`^0-;}@GmDsvK!|C5M5XXhqXoF=s#!>P8 zS=L|T&*exzq7}afH#f6>Jb*~wQx1Gv`G}SC$34S-GPxH0e&tdB|NLH1R+JYz>-<0P zJpFqg;u#72j&WXm_JH-5`27*2FAx2mUtN?px~Zt3pvm@<+Ah~2AAQeugtk}tij^~d zgjpxBUA~T3?Y2v~!8&Z1az=nM45a7_D&IwHG_t5a%Z)ayv+_mHSCIBdoSxLNuF9&) z`thOgs$A;wnUyo)aMARORg}XYgy)A;kJm`qoqheyutH`M-7a z#oD2wCwC)A!r8;+!Eh+q)9#~hv{jV;i**NzG?e&+GB+D?S;{}u5a4Nv_W;qi9-SJ z1U*I|rVnP|C#BnjStQ<4pLQ|b5xlfGnKaELyU6)_rDI# z7^qu}&s7WIgKXzfj-Y|c;aT#beMuQm&YuzQvT}|-SLa3W zfAZEhK^yn~)BoEVp?7czu$}!CabZjUkBK0izFTemhFa^7VPDc;H^pM6jm(C6KZbn+ z%1HR{m-A4-w3oGiXtPX`l18nHooS*gGu@7TNtW9$x~U5mr2QAm$UgCt+ZK>`KUM-r zN!?M9cr{i6NJ-sMka#Or0!T^SQIL2cRsu*#-C>Z82_ccH!y?DQF&qQ`+H#&crabniB|Jd)TTCMe8C#eOM6~$4V0I>d-gO0vO_%Z(DJPb3<`w(`jLcfC-5?7qtq|C9y ze>nH;>#S_H-$$(Kt&7J@ZAXgN{Ux2k0q6JDUMJi^F-kdN4LxQTmW0f3)aNYU!%SI3 z!(xzqyD|47y_1$>%yt#Cu^e$dpM4qUCA{V^X0GL*^_{&Bd(0!4Q{>8v%UFszGX2^g zb250JZ!=?J7Pm->O{gmi)#iMD%-N_fBbZO;Wn<1o8f^)#od^2NMOwM)oA8li=EJ;a zpKHC;cI&*zbq6EjJ+bpoN4x=XgVleB9no*+i|%3<_KN&5msqr8XX1UX3@bgqdk4&; z2kO((vDH7Jbp!kU7j-CXJ}eA*F8eniaSNE`g1z1`*?Br2^j72hW}kXV?@Vc`&nv5wx?@)bfnQ>!2M=8T zPyUhG`r9FOo^AZ}G;BFrlvO`HgLBs5dqeZIy*-b#Xsn-VtE1)R(TWoB53UWPuJ~gp z4{d6Ub05N--r;={$-k@t4G*dZ{)uUDVJcc&;I4v#>LvoQ)v;V(MZ7cAH~F21aL%#~ z_Ry&|`}waC?^S)>S(sSW$4h?a9?)5)kXP-P%ELLq`?@+IAM-q2A@R`eIv%EpKOnDqt|)7?W)^NmZBoenC(bPpr)4a*gqn^g#j)}tyPSKtc+Bw?T2^+=M zGJ`i6=d=}eRx?dQGCrXai|3B_K`#CikKgB#?~2uib`};D=hc6noj!*XdoGIQ(m0n8Qt?SVL_}c$e zpCDP{e)a)_x#&&(H$wj{$DP35j2X9XY*&b$j^Dq~Kz$*wC_@vXkuCe~ORMO*qq+eg32kdx!_U?jz737~QY<_j{TpsMdG{CLFT51>%cG#{GlQzvd#cwj@p?TJ@+LT-UTed2(d#?vRXCZNCDaT1dC-l) zuf8W_UCU7}?A;Vr~R<iLf+Veo$$W= zU+8zcFcAB{3F<@8T3Ii4DbjkO?MU8FvJ2Y41h9W&#R~t=Qlo7mk7y6tD{Nv2zL&-0 z1*dxLr5@GnjP&oBB>jS4(@Wa-g7etEIo~n$y9WJE>mh-Er93fxvF3QHmvQqX zIbO6k#!V@QKZ^_|a^2uJrYJp=4Pm}akerV^ikY?>Pq#o29H)q!58Iw#~VY{G>n0Io{%lRPZYsm%w@*+!)M9e}& zKexjI?Y#$4t~ufVoDgZziShQX326xq64<+$^}c%Yoa3fX4!Z{8p!9@<`vuTRg0w^Q8R(}LJrLgx?U<{XV}4owPlqW|{u@j?ES)f|e)8-&Q)kXd+|L3J zIx_e*4~HTay}+;UQ2)0PpV4&D57)4%-zV|<{X67Ma6tXu4AVtF8D~*HtBdNRg-VL= zM+F~vH7^L=ulZ*vV$n~*xVc$$6oTmYo#=ORr+EFo40#hAP``~~dW?RB|3N?C)#&|J zZr^_LzDB>=cA#%o(bTUN*X`lIlhdgmzi%4&p)Oi@f*Ff~{-+lAT-N9lJ|ZBdJ#Gor zO>jVa_O$6JN8;9eCrQ53rJp=H&~s1ZF>O!ugb3<6KF*J|cDT3l!y_=&?h&4~uy2r( z5|wi;SyP4X*LDm=oIEGcZzSl(B+>5|)o)q6e*Hq;1P25;C`@mm-(V%h>&Jczb&umH z`$&#g^da^1Yxnh%*VTt2cgz9HuM%+|5l_q@oP0U_&sf?c=0rEuUPzXiEx9o1o-be_=QvF zBvgR-GZ8BdeoY|HTYR0jcP#$VAuYi{0(|+dxOwB9wSVqR$9(ofwI?Gs8T^T%=*4e& zJ!A28EDbZn9wfkb{qNWxqX6-*LY!&v=Y&#E=@#$*KZmpg2MO@sbNuhvKVinCBTh6m z0QEol?Gi7t=32xH5l{1y-`MCSzjYD*|A{@`OvIizelG#!?~z3NZ$~^?g!#30f8vxf zZ=YEI-@Glr1opq{*zfw^bpY`nM!d@4+kJpjPWRGc@pUY1MTt24a9_)8;>v}%qS+JX zIPLC5v7Pe#T018>^%$>vEbc#Aft2Jp+;wR8Z_#dptL0ukdHT%RC)S)WVb&}x%hUAuiz3>ueK~|U_1|9a zSUo-uX|V@fw{qQIyD3cHN`L&@(IdEa61!9_m^tIfsa&wOT-RcKjpFyKV(04#>@1yn)RgG-S(7JCm@#p3XlCnn?&bO8>~aJ7LI^#8ebg5=GSDwUSaO=T zzuJfA8eyXZu@CpsVZO2C)_D7R2dr`bu&=HY?X!#9tsKwZNnl^??5WeIqfQ&sS}DKe zPq1dLJJ{k#`F+hr?Chy?Pb`@|^Ek5@q7KUD(08nEV-Z`t&g``4b%M&_F*-Ma&Qs>Jo&dc$HpEd#*EGVvr&BKdxV4 zzxuJ`2h*>Fjvy}9zPiOR$e>o!V`MLUj z(3g3B`rY`z^8kl_73i0M{&&#vTtWK%pqD!IYeh!V)z5=|9_SB&KEa{i2>Mmve+~2t zL4OqVlN|ajpkE96d!VlX{Rz-7aOjv{)ZGX=_9g0Ze?mIyWXc+c&Ngz3mvjx*bM-4h zM_o;M&Y|B6`t6{1#{bKpV?0jz!l6Ha^fjPkomB@N)1UXeos%8I~3vq=9t=mq%y81y>OXE}7t zGwSeM`!$E-|8vmCf{u5oOKG$GU{l?*pdW?*4WJ(m`ZW$6Hr2fdI_$5%4s_U`db~r2 zO^_k>*RKK{_NSif&|wq&BKFtc3OejhUFFbW6Z|6f*RKX0_NPAT&|wq&BKFtgeg@i~ z`np4hP4J7@UwI^K2(q3}*6UMsTa+g0?5DmA=6-mB53kV2EmOmW1X*yuMng}p-OV|J zbd*Cm)F%Olx_pmgGjG`Ie)IiS(o+z@e?01Y{U<7@-wV8YfIxbC#3Zk6Sqbz+JM7dC zk0Au_RVE#nkkPj6B+$=N{(+C+4xoU)o5*Op(F}!59{ielK92kt#~`Ea#_NSceuli| z(6J9*-wkwUY#G|@&{alTY~6<8kWU?YZ}9i@+HP_-F@|k$=zTy>1O3vF-5dU`L+=lI zZ_ss5NiwDXWS$!)_CUlwp#N<7Gk$gWhl1YUYr7f!Ll8zJIrMaq(RTBUfa-Z!5r>`y zI^Nx}d5xuKcXH^Bpr?aw%8t2mc2&AtkLn97zs!4@%^KFcwO!wugxC7(JESEu#{0J4 z{L5?m^(Or9hx>GvdTlpkBKAex)5_anNA&Mui1b0OMH$)Cv409^jnMHROV9m-mQRfR zb`9<&vVV}gNeJ&0(|1OxFyc=`qz>b){Ji}f{8^w)0lqWt=O1Y9+av#6#A%@0y=@`YiEr2!K!Fs&~o1KxByjgA7F@9r|L>=b?O#4ybsa$_S@^E)^MVztOd*WGcyY z=xEdRTF#+>(hP@w7U)Yc&S4y0n1X)nZoD7hDcjF+Y{mF2zCJyMvB#xa>fOz7q5mp#KDV zPteiM%0@eMj4c?SWgK1ze{vkgyDGzRien4LXB~$g2OZ;3*;0poE9lpOj&ZpDY0xna zmHow`uSWVR&@m3zKL#I8^qkL%$E{t3k&&T>mf7F%Fe& zaOe*r{Vvck4%e>-9pg}WibH<{>Gy$-ak&0X(8q$_%b~+2j88fay$d?Vq4G?J4x2DO ziT(5GKiFS+h(m`>^^b!N`{&btu)ngxp~EKlMeLv78+6!@XWgxTVH5l!_RsGFI_$4p z?9gEo{37u9nr{0Psu3>jQD zw6U>?E2H|N>Y8X}MN@fRw1W4aHtgoLy9Ip#f?xNmoXZJ++7;{lr!n%?qmpM^@@wky z0^l6VAiX?oG$uQqX(qgNiZsjtsM_ zy`Lm5ziP@Q-WWvnsoy}EXm>$KIl#={=-;J?nF;XFj)S20+a<))EW|q*QEl=Y>g7CO z_fn46=R9}nBuSB5$F)}T($ccB(gqK$>-(FZWm?cDpZ+HO5&)WQ{xTYd!RbIRFxn5-Xlj6aAb?Jd=ePUdc)-P?yU_9H5^bjI2 z1vE6Ggnob8;)x%=m8Yv6uYpcKypE{0`wi>lJY-D$){Z~i$874ua#s;hXW+a+Xeh`X zI~H>OCMdmnCxhXVd?pi>5-+-ogay$;WK-DO{!``D1d z;NCCW1NVz4KF0n=%IIeHy?aXD9Q%S1J9n06!gRltDWBvc?TczuVhc`LmEl8I+H;j|qGK>ZK|@7qoOqb?@ul zXG`G!LeMEA%lPjB$-B=dfqzOtql_#sX~9bTmkB*>NML^%(o{wgwt4+Vt(c@2i2tgP zMi~LW4h@#S7BtELeG%)*_)xy`HzJKP0{+94UhD0x_8kTqWso0J%iV4b>B>JIG|CA0 zCxvw7p9C6ZD83N!lLq<9KLs?(2>7Qd|A~S9(?FvP^7qF7tdOq!vyes^0sma3Ul!;; z7c|OHej(x~4Rqz72O4Dr{0o$SZGgW3G|B*dA?wfLkgoiTkwzH-zm7R+?*{lwL8A=i z7iRpBuKdeDql|$6EXmR<327T{k88f7TI5b@Isbmd%driCkyJR`wtDs%~-N?At z^jkWQ=(9`E?>_~)%8=`cV-FDiKK%lI%tIO}gYseb*da>CV@YcFi=a_PApZ@eKN-l! z{(mE7Ku0{E;Wxgc^cTIzzT(%{kVYAh?_4+RJJ>u=)A$BxlmYqJ+G@AAjxl|UypGC` z`Bfuj82qtqMSkB20e&-Rlwt74wp04i0Y2st&`I$p3ynX0e-8Tf&q1RM$e&af())D| z`t=QtLI1H||61v%2mSi@NTZB^{=L#43+R}CfG4CM z(V+Bi0{T|al*hdvf4~!_-oYP!BV{1s`5=F+uD=Jo<@pn-AN=7rQpQhOKgML zrqEN7$H-v$jUA!%O~!x7PZZLC1O>rT)X;{#eS`&B#AW$ln(<%0M0|pV3Ok?MN#B0MN9| z-21Qx_Xy-42s&lpemz|O_Qwto{=q4xec;?jn~^*+FB-1&er8^T_QJVR$Up8zrH=~u zhl55Ll+X56sq`aF`+~pO=B)ffm40j>e0Uf1$Mk@V^z`g>|C?lZj+Iw(VekGt$ zMnJC-{voBN{*E0D8fB3FA=Vo|D*aqj|DiAEI!a#x`Y%ck@oPY%3}fFo?SJq%s`eja z8$hFs0KZB3w+8r!f~GpT_n8m9Iw+qe&?y5E{tv>?vjhK31dTF47yrzcEJGg;{Bsm& zis?QtGHjE#v(~R;K&Om}rhXkG{KI|<>eo!rC?lZH5&H1X0euc=Mh5Q#9ec9U_xE(( zHueOhQAWUjg3@`Pue87UpixFZze?$=1NzCJQ3iB`eL)z0e_-Dd&?p0R;*Yym`Ckk0 z{{))qgLK?;J@yijpPA_;O%(kvK-!s- z=HADiRqS<8|6T$*Wt^+>$76ntkcFzG@-GLCGDwH~@w+P>ml9O|RiG)RdmnoCK(DjP zzZP`LxZISVw!iEH0{`6zn)=kePdxj5Gro?!1$4@|*6^$UvcvxCcF-sT_XtdX9RCl9 zemQM}`n?8eDkEw7r#N1#^iz{#k9&VMK2fCem$9#bP8ly6`L79oZf;=T8=z4}Kz~Q+Q@uVa{~gej z$GyKf?|?vlGw77@hLPVa{CRr^@;?TRG7NoOq0;ek1(p9fXv*W>zl_iJ?WOf=1L%~2 zdjQ1$-wS`?u>t?rpiu_sxU|dt1P0P4O8I|}v<;Hx*Vf3t(0}&!7Ww1ILm6MI{BcQ= zr|1B$Ut8`^9QqU1^~49A^2h1?i1dk}v^1nAA&=_j*IG)^BVJF%NkJa+;}Qbx7}rU0 zKJ^X|Ka6XyGDsI3ZKp+`iyg=xVEeUmLgeDb#!utAfle9ijr^XHr}$>Cugc#YG|B*7 z=pw&=NLTsr<+wCS^J}k_ zfBuwg_R>^-eD|;m1 zFBO@j%RFsdnPe&VO*_H4Z`y`?A8*AxZ(sFK73h>vYWQn~zvA|QzZNu=>E3@^HOT9& z{EeVfMwQ_|O!%vg3HT2KO=bGE9|Y=qHObxq%0C`-%D}z^=b7W?N}ig70{%%zql`u` z>748EKSk-cc^T?o@~DiYbN+$jX(3(xI}K@+5%A9o>B>I~G|C{I{0l<*zEVDOk)|@; z`&#R+^!8W%=YdWcvyA@d3V+=bf&L3Xql{Tb|HVSDAL0#A{KcTD48_;=Kk2IfQqU(j4;n_=rGOgqjjl+uvzTtvlk?`N&Y{j6%&1)x(l<^WPI zx2W9Ue%5i97#U|8yDk@c!!bd*{6EUh2QKfj-2Y!2Jg!_im2@g9I#g0pR7zBI=+IH3 zLq})m*v1AMIM`t0*+56hIa0%$;nlmS(Egq!};#t(Y^$6=!3^=+=?kn$`m{}V9LaQf@3)c(dium2=WG^G3^LF`s*!#CdI zIdk_-q9L5)m+ITi{%d~Rc^c;C|D^k6Z#p43!Q%T2Tr{``kbdd6n-=+b;W?OS2>+SK zfpCitbN5Yd{!h9O_NJG8zj_HS8r%b@KYIV4 z+P@7yX!jkgoV9)4|IP5af9$4r;LPiC-@r=ihry8_Puw@KVh)@&M_oY>tF$>KIP%kc zqmyj(-xY_$(I{fv@muDm#C>}!j$j`&iW2ws2AQw8>sw-flxY-Id+Q)Ld1>PQ-WA8f zkKj2UJ1*3nNf7_%Gp{&LYO z;os|U=63PFGR@g@QA;=T;hM_+z9>_oN|f(m9CEEqL{a@3{*q?ue4cP@;9Et zdh2bD>+xIsue4b;!7V!)y!sYf@fP!_^Fh#Q*Cgrz-(uut<*?ET56g*fT0SjDmIxHS+s- zw>4sL`jvrwE0g#q>$5z^3oQSIi<5Yv+L?Wk@v~^V`bq4IR72Kz;r8KY66?ImVz^wp zl>Ccrm-GHT$-YE2jF%YCkf zedHv%eiHw7^6JrNPhyq3BX}RYm*-KANa$alkvPt%>{pFBf3oXWx>E|@1@8;y{K?Hh zvO@}|-q0}rMlFxaImxb{#J@ef@SA62VwGbNd@t#{(RXvK>~Z-MN&XF}#+*MTj&W1@ zKKNejA2aQD*$=`8g0#NVdEamQa1ws5eiHxo^V$~#ajpSZ9tinqAwNL+ptBz`UUYMk z{g7&y{cy;0Li=IW)%;gkYQWFCB=R4Dqf7qb22a?J!iO2ZS&ywuvt2kzp6DNA@DUgP z>5wPv$KlkA#^3b;ImxbjO8F;vjp=hsvC2ac_LJ~&eWoc^IUB*JR70M3imf!PC-Fo5 zY4{}m(yp;4}cqi{w5xk7_ z5{v(;1ID@dk%)geoO;3kaFdH8`j5n~f*0k&|8Ps;((cOD|7c#N8sdMrrP$ZNE7kvK zUI(w@Jljs*+&TV?jl0%gmD$V1Tm2+uE96DoHNG_wya-O*HNJHbyjV3X zz6}w)1kU{b+MCAYZ%Y29aOVHllE(iOUIs6LyK|85vM-01vObXWGi{bfihTv?WiGz$ z5xf$PhQzmuekj}Wk0iyn3eL56X}@=OIbNR>-x@e^*Z6jZJkfsY;8iZZ3HtIT9ymcps18{iN@NbMMS5*M3s; zcah#l`G3Om;pNW$VB+|7)oysdEB{c)6aMXi6BjN2a0K5ACoWq4kqABjCoWq4(Fnc| zzL)xEkoKEg#MjRfpFv&&@TBK)Q@F%!AAFIw4uTYZz%-V(CisolCe9D78iMouzZ_q! zo@@JX5k6esuNsCQ(D;M`a*XElrKxmAIW(p^YDMQ>q|#m+U0gRDoB4M zIBM=Y1EGok5L?YN_3sOKu17bY{JWvAye~F*#3NrGYN4;VE%wP{?bADh?EJI;@9#-1 z+wyn6C$+k|aZ7w%D>sv{Ner$CVw6R;-~+A;&%nFtCWkr-_9%zGW0&7)s=AZtvm>-nt8W2c;*`S9L(w}(nJHU_hD73 z#F?9YxoTjhVch!gnRj|#2Nw-*-)r^{dfosN4avWN_ub0R;#L{G&u4WLX`%sNlUPHY zbyqOocpN4g@U?fVt^7Ibo9;OU$`eCFw)Dv!eV0EUp5XV6v|iibq7irH@6dfd{FX0& zJ4`f$-yGVX9S@GQ{5xQ6nw~!SosggNj{BXl)tzwBXm|QQ(0y``_4-{f(GdP>XrKGV z;3(7YhIMLs`Xtw5-S&~AeEs#nMT5Rm{es8AN3Qnq>4kM`dh&B%=RWVtzY{JR#766P zr|x_1h_9bMm}q#u%lNeC{V>xAYI4H-&pXD)XBWIr)6-wEQCAB?~5Ip6=k zS~TD~_9zYtzU|vH*A7>U27K)e2Kig?BVXUYh5bU)(_cwk6S!nmaGbUGXW^ppYgfMi z)_pJ8>dW^6Of=wYZVdG=dCNUFxcU#UXPv$qr}*!(9Iwx{$JL@iTa@@znZ#wM`trRB z6Aie=*ZTBjEO{(`e}b7tux6ndi~dtS|2N^*PtsqxGvteC4_3avz(wOvreBq&`z%`R z_5TJF4fvWQ`DtS=P99OErTj?Fs$ZYSH|g zD=%{`+ZFyfma4fL1Lc(0Z&&=;`BOD7)Cku6(Bt6BkGlR-#r%(kZ1Nqjep~!u$4iiX)A z;qDA5{=K))R!!s9mPMfWRd1gIH_h}{o>y)8b5*TtFIBm4(a6^Cx%E3-^*LW3c`zGS zz?xQX(vrIB>&shR{mV~LU4rn*8vj^uRm=1(_X(5 zCK{r@iuW<&fA;!aq=^Px`){}L|Ml&&8zvf({~OBW&(foP{yi|!@bCiK5yR#6AiI{Qknc&`baR(?E7J&;q5K{OZ{^QRl8uK zf&HY7#bRHU=KbFd6Af>_M{rPfrO$s4OfFxKzM8n$;=ssn4d;0;HXo&qK z3Hxt)|M$T}!`ly<{e-t4go%cf-^wOCl)dHSw;v`N-u{5vU;j~We*h*LV*eFo^5=Rk z=~?`SV4~sd*M7|GKkMy>VWJ`SiT;26SAF{*fr$q8+W$w*oihS`Vwptm1~iH6v(@;JEukhh8o_lxHf{MU2M5?2pUXaIsC|a* zle(i0*YZF6a)j_{ZKjo~)URe~Gz87x(Zkwa~@^RS(twX9KX0f z?gRhh#;@XJUJ1u9&A%zaz6#FRL;m4bd@w2h8hB-(_aC;q{I8ne`ns&>r0vx4stSVj zqoH|l^*+va$f`|v1FstLzm4}++oy!Zmwpo7#H$Y8$$MJ_kCWcu{BMuot*Q~6`On7W zZ^@g9?;k}owkGcK@3MVl@q~XR>R&q?zcl~u2;Kq5FO6SM1Q);2(Dv17{F(=7U$RO0 zx_F_Xyw~v;wEa~m?}lTi@fk2Ki!1yy-lH1k-@XXm3&(HuZ!m)IgrlMP?{r-J^ZI>o zG?e!_{%R8Mhohmq-}tqcCGlNwG?cscckQi7d^a2o<*xl)`@LLYkPpI%yVn1K2)-Xq+%>*K5&Qsr z(CN=O&f+lCAA*yw>U;l^`7oS(Rev_Zegsaw#Vy9<@6xkm{&4MM6g~`3oEr<4wkGj0 z_y{~{{#g1mng5*qID8cD$|m|{C(8Kg_yl|m?tE8XpTsBO;~em12(hhfUlN~!Pr&m$ zWpVVur2MDhlklYLFW0Z)IX0jF415ayxg`6C>EE6of=^rg*ScM#VrwXy#DDGF2%ZL~UT8nzc0G$Hua8Yk@f8Pp})${LK4Kd*3OX+8Ar(F9$%$eQ9du#&lxwn=Ze=}LfQppC&yd-FI&bxx%Kwi z%Sm%cj)S9Lt;rT*_H}mr9)Yvgga;reS`rP=1pC-hs6% z;G!Y=-^Sj?hm&gDd8xIlVWP3bj!V~8tNqC@`#4p@L__lL;=S28U-PZUHEU~06Af?Q zsQi>PZ(k1+jU{}q!%e)~@xv)cy6=TsD|IIt=s#b>`#olVc`$FW%!}j~TPqq~-(q-5 znb(&(5Do929bcTX+WSXLRm0m`|2@TjFT&c};G*IEvt$2L;@-d8VWQ#fcbI=WeEvIN zqT%hW{!Z!k_IJWW!`t6$_Fwn*cfmx%+dpXh+ur_em}p3Rq@Eu$J`@~j@wtaI(GYva z__cO?a?0~T+8mAFy`+hTi*NOLYJci{AK&|6qT&6!-}vd?zx!dL;p1!P22MTS$M->) zXn6aF%>FWO{}4AY~H+%cX zV4~sdtDS#s-u}lh(QxstUTF4T^YMKgCK@ij)u$SN*vIz?m}p3RSR+(h|2Xwkx|_!T zNtkHBpW7V7YFzo=bmzI({t_k{F22=AseaZaKE6-GL__j#NB>yk+)A`i^`C)>hAV&d zrN-~`<$n$)8lvCF`-{p?`+8vKCHOzKRy5$xQcu+<8UJSRe$#&mCK}%UW#d2h_AkRk zL+rn&O#YnqOK<-gOft_F&w|^Zb8e;!M!k*=T<$n++8s7db-RE?^df)h4FwqeE z--Y(4pAZ~t{B4+Mc>8zE{-fUh9hhi{{T~zdm$>sj)pKB?;q0pqH~Ur2p8sQOMFaj^ zXdawi?fDTwOf|gy@n(OU=SRUsL+pLX{=7NTei@HqqM>{RpD!~0KS6r6 z@(W2rL-m;-s%htJAI=Kwyd?XpMyP*{@iwo2DIASZf2r|KufGV623+UQ>ea@-S*MV61mXL;q@Ml>&R@a*SuHbOv*N}#WaGBq#ml^+o_g`X$2HfJa zT>07D+Gz1v21i4=#Ak(ZzH-3gvz#j#LkG%eBI2vBxUE4kT z=U%^B^Av9JxzF_db>r$-_Bj= zu3NF5i>byA?8&F5MRz&(Xt%y&y(Viy*+M$^_rpX3U0EkrTl~)R_q*_atXed@{-b8! z<;SOoV4~seA2I$_-@hJ)iH79Q`mp-P#_tb4Xz_c5G|@m`+lLLZ=RNJ#FV&C2M8oSp zX7>N(^&f+YhWGC!<1^mBAHzh$+dr;6FYxw{!$iaT_k{8Hd;gw*iH5g-(s-t~e-b7d z-u{=y&+zuYgo%c?f6@5Iy#3QK(eU=K8DHe>pMi;n#Ahk(M{$t1#;sqfpM!~p*fW0D zq?!E|KYqUm6Ac&Nngzx=HMCgU$4fBL@czAQ{88`U%P`S!@vX6A=RCf@*xJ`?FwyY# zHvjWzv|YEVejO$nzI+Ew|2bd2gD}zX_HP;gled2hCK}%UZR2k_d*TtR77b@#bDQ$> z=Zbw!5L@>)-w(jc*(>DF`A3Vr-k)rqqM`Q8Lp8a^{}|XjS|epdL-Xf6kJ~Qz2k(D291WlUx_fnx3u=7+#8Nag zf9ClbdJx+MUvTpb`Nf!fjIZExzVUx{^9=jPn0riL{3|fdDME`+K51w;eTAYw>-7uZ zXeeLdad6>WuU`m9L;Xj8osEMRa*4$Bi!@K=W8Ak=TcsKW&j#}?e#LM!#D0u+un9gq<#`z#4ds{e*~Za}Kkw$bnsU<6 z(ERuF`61JP*3EOwTQc`4f6mqzvctuHaQ722Z^cAI?PZ?3TkS77COF3Yt0D~z;X2Pf z9r8Ic4%9UBLPNODb9Wi%G);J4<&5YVlj+xy3cv0t9m@oaDn~tvE7M;fT!mHog;o^I?KM|pon{Y&usNfQmPZ}XRMYc~(VM8oU9^LO?S!9)Wt>#uc3887hd@?n^0 zh`zMzhmC(SNMESslQtz9j;}k`_}#dxTznP{(WkAfJIVOH?)bXqF_>t;pT87-s_`HA ze)VIRXo!9n?@uVdVvbuM)jUp`Xf(U^kO8h9<0*B!3>D$1|*L%byB%BBCTJ0j#7KlYE+h=%A(d{_J( zKY}#T@cPR_zF6v?{vdgV`nCH)Zu-Z<(GYv>KMxsS;g6{)X#6=t-Y4ed?(;N9~uC2N?_1{vtRUT7Jp@ zQsX}eE;oKDX=sG`FABNkzX*;-Xunu_$qB(3X1`c96ZT6&ZuU#yXoU9H7+(@xVD{I* z(FpTj8gjE=3P&Tfzf<`q{?&~S>z2XM2<`6*x!Es=qoMZFes44WS2sS;9%G^*T*rso zLq132w;GOyaB07_gUYYTcm0e0=N>SBx&!`0XG~G~gQFM?!ApyAviF zaJl}n&c@nn>jOJJUw0R2q9OXye(yH>2ZKcmRsU|%L}Rtviu)~ zi3VKazdp_E!}04enAJ)83)XjKhh>Mk`EA{g;i4hGA0zerxZ2mk`+OQE8j`=n z?=7=$_3ir^(nJF;?RUK$SMlhzogZ8G985Ie(*D*Lnf>p5`+E^48lo@l?|ck8hWNh}|7w&kAMow( zAWSr{m-e^5&G-S|{@#L#hS<~o*4z0zzS7^0>u4|1CY4M4*4uGu1@~nymgE0Mp24Vo z+qks9^nYlj@qN!wJe?Xb{v;B%y(te@vJ#7{Z? zv-4~fKM#&xsC+(YXlOa$wbN$*SI;v-oAejfdB=jA=;yjlqg}?3uqnMkp|CC%bjK$>X4wI7rk z|B~wm>kDC`A@)*#-Nt|5>#vA3(SU3H+41`dxYb`VOf=xykIKycS=Wzf*V4C4pMF%U zIH)|&o!?ns3KNa_){kn_bcf1|-F3Y6WiZk3{&yJXI{jj8ALTI7@cH)||EkZw0wx;p z=YGxmfbntn`;hA^NfQmxui?E?`N|u7KdB;3G(3+R|B2^jBV4~nef>`5tGK`0;!}sM zXo$V^;|AkrxPHw4(zk`DH6F%$lkt!G@;8wt8s5Iuc%`?G!$iZ|A2QBY0$BaG!bHRS z-){VK-v2h3Xn6g7%6Z(=u2ZdVhlz&h%Q!P={CYRetnVOAG`#+P<4s<_6DAtMFXg?@ z`1gJNb&)0-aBaW+%B#|49LgfSo0n+7bsXAde4d*J*Z06gL+qvf?lxZH+ix#vq5;?T zyC>vUKRaQf0oV4s*LZ_(KYcLKm~ZuatF`Z{5nsRkFwwwX%2(U2_S~}S+UG8qXo!FN zc^@|3=gYU7G|_--`9_TI^5xqD6AiJK@*OZf>C3m5G|_--`G!JnN_fNT35)qU3A?c0ZxNi=->7&FdwK&!t4FwqeE8s5i^ z|EF&sL!^lYT*_BlVSLt?Zx|*Ta4BD{_0RQiE8hrAG{hdA+G4e@{j87gC`>fq65rYq z<6rRc9fOGmT+3(iseQwjZyY8Xu6(swYG21!SXucdV4@-RHR#VZ?ytkHpM;49T#mDA zt$o#fJcyb9Q?LoONq?b7-{sHEm$~Ot*H6PmW0LYUVsHK9<}yD&&A>!s(#=1!s&R9p zpFa-4Ohe08n`yk$mv0s>8k0KyD3ttr-T1+H9a}FNPQR|(?EUjGjMp(L!~E;Qzj?-a z9(1AfU*aKSzUs?5sdm2cpLqRwq=^RQ)A(g8-@xxUnf-jz5H9Pm+6?1-g@*AA($En9 zReyo;|MB_@;An*Q`O528y5m^lA({#Mf{<6M|564t)IY}W+EU|Bx%ky)lZJ-mFXLma zjSuzQXS7)Db4Wu&?WKL>nZ3V`TboN78tNbGDE^nNp~oG^v%ehMC-}H=p8vD*=c`RZ zzg+poule{Dz|l~BiC>}dKl}ISA+8{|6G~iNyeiLr- zZ-t{F_7cCkJ!aqN4l@A{>k+x^RKx(u;Yu`our`=a>hBf<_XXHLYwp#zN<|BY`fDvZ_RidQ;nSzNRBTo zzT0kb<8$pU(nJHUBj)O*F8V^SreOLT>);Crva& z|55a_|BfGki3VKf_t}tJ`x=6YhSRUh3c2YI!$bov?V~Qwc(ZRGBQVhreRS$XhG*!5A4cVns{_Iw9RU77M* z=6m}YxM+yI_-Et)Ers6x5KJ`Sy8b(4_C0R>S33(64ae&mjQ`H@x&S5`l0WUEE>rof zX|Dg(rNKl4uKlky9rB8+Wjdq@|?Obo42@?&;pZ?KQr4ns^eMWnf zKBHXApJTkq^$*&+#6-FDkGkBDn}0c^iH7LYKep}uJDv*@4Jn_*Hy-lEGXB!uV|Ahd z7yWI!LT>u`FwuZZ|Cq4xqwRC9f5`7MsfOt9=X0moKj``g?Opne<$tU)`P25I>mRgt z=`+Tqe^lx|pZb97AGCMrGsaI3?LSrQ`UmY@`iybuA5~`G?D_}oUHXi1_gn&deCoTd zebe5h&nVaaQDgScyY@|cmp)_mS16M|pI+eYD`28Q`L%!0poJHE`%0K-NPMc4Dd!PK zi*FT7G=x+B0o&)(-}2?Jfr*B2$~R!`|I;JBe04CE%xYNMR?<+t13@cp+9E*jWN|J`<$ z>BFu3?Jz4-`is{0Wry1ryYs~K$5@?cw9)>u)K>Yq?)xifZ?QVjfNTHl(S2?&_x-O6 zW*X8y{dW7;ef#W&TboUPG4cF*N1xBX2QC_2cKlPpc@@?pF^*Y;TmF5>>ehXCgyYLDm}u;D{#pOs z;jc5-?S`3#o+UA<2Tl8u{zOk_KkKOVu!y@%z7=R8sz`{Qni&ooqu-gJJxHm z<`a8a-}&v1bho}^Jt=EG^`G^p-|onE>(9DDm}p4(B+f&+%N^XOu~5gS{iKNo`kN@n z@7j%1-PV2&z(hmr`;^I_JAN3Xnf(woUk)K&+#2ed_EivwYRw~$ox$b&w!($ z+|~}k$(c!f0UQnG3rzpyYm#^-91Y74??6$Y@Zgm&PLt0^cvPsY6_kFk) zb#uGfr|=xovx1gO@n}sv_*m;rOlbtBK$haQs&P>LPe09KR)g8zvp+A+s?5 zDmZbK_-&Yq;5BgKs_|=z;C1jS=U+U6H^A{*{cDZjO>q3aWk2~BInK$Y(7!mm!Sdfg z9A%S-+(O<8$1jafX9SmajbEC7R|Ic|I`qvl1d*JxJ{R_08632N6F7&S#-i?3H!b>CgPI!;=Z+8UmgX6cx zZ%+j8hvT>Uw>N_Cg7;bcHjFsVLw2EmyWzxD#*Yo75quAvxN7|NMex0F{8s-4BlrLu zztz9}5quvUzi;8juX@^vY^U-NU+CW;e8BSG&=tY=!|_Y<-{9k)Y<~bgX!&m_jj$hr z?+*_9&&0LWAnV(FzqX%$hT#X`x0$W{P2nT(A^4W};G^(icySW{K~nt3;3M$-_u%93 zQMj#(b*HRk`w941aM*vml4Sp6lKv!o9G-XvFUU&fQ}7A+(0kZV!zbZP@P5lWm^44l zz^CB<>M8L_=7-?Z@WeAlseBeb18+{)pEf6+N&P41qJXHZ)%6`d#Wv)r|0d4g z6kZ6=SO24V5xhYCkLJa2$|dtteYWkwZ${H9T>d5SBE}Ea7aJ-fcq!@hO&vcfBX}8{ zaYe?j4OJ1mob*!0*9P9*_?5#$lwtlAq?a+i?&Ce~?2~yV>E+J9)(Bn&$8YtoErQp; z@mu|CkKlFis^GB4AK<;$_=o2v#)l2!cMbf@yzh+QO{CYsJ9+Pm;BnF$to-$!^N?p) z{#H0~k@DBO{`28v-UcTwT0hfHKbg0~iHnxMJA!w>iHnxMCxVOL?Lp8sk9U{9Jj5CL z*F}0q5Nx@c_g!Y6!n;YQU(5WrVRr=YA)S7q{_Tn2y>R?i|Mo`ko$wy3pL)+fkyJl@ z@LsE*`T=L3%=_Uxt$ynFMetqlJ}ZCypyNDb8kT=IoVZB&>-R_SJ#gZpd&h<0Kb63gtkGcLk2p_QH$NGstj~~zF_Z&jLAC86` zKh@8g{kc4ZsGqW62Y3wz>A!(D%r(wKlt+hr2+sUJxD0Mqfjndx@?q6DY_J$UKeSKq z5jgYz;6?C^2tEoQw)IzizT-SZ8S0P0M{NC7Ul75^;iDG+`oai40jFLx{w{v!CF@VZ z$6fpnMc7ZlsTVo^sCVVd;~`3YqDbO5&1(|>IR2=20G-H!8+Y3N@rJlo~p6T$P~_@((5Meuw$erf*25xfA7Uvm6bU+Fjx zk%svflAiC{e^mr8f*0T)<8OUg1TQAN(D_#$!Asyp&cBKXUJA!=j^Dy9kB3x4|H|Mc z`1fpxgA`s4FLnOaIQ?Y%3OIgi{OTfjB^Q_0Rc`VjqX&H^*<`CJ)z!{b}~elnMKfnS<` zZv=0L{mUSK<>B0r_rkj=zl=Y-oP9FiNqUbf|LzFh2PZCC{yh=A zA5L6Ye}El9yoq${S4VIDSR&+ztz9t2tEMc z@K4!;f z4Fk4I{*6iPa}qx8)=%7{BIn-={+QH0r{Jus$`?D^Y7xX%KFarpIP`!kbdP0aM%BM_<5e^4FMbtS>H9}n*E}r z^&OhB?n}S21)gV|hhRUTpR!1s%Zo3#)BN)t|0(&)CY+qmu=QbqaULQK*N3e6M8npH znIR9?f2{dL!`6pc5qtq$j{jwSm>t10NzWkvpY!he=oLKNu6v4q@><~XFLd@iq#E*U zILH6GJ}rviIjUj#7f0}1ILH4Q{~_Z%#7b0Znl(Ooa5Nq+r1gy&oQH(IHKt8wk1CZj@2jggqQOw4bq=} zg!kT%^DTxvxhK4WR~h+#iuaunypr^C_(tCQB6t<)6>xd)kKi?=SCaoA?;R1mj&zRy z2Y2z_8NnM!=lFlHm-ns+-b6ab|ATk(-W|c?q&JZNQ@rnr;H{)LVb8Nh4Z9<2)pq5yroh^mZ4YsgTPzVOafi!I}RxKGPAr z8{P?*_{>CbX%}5^iO-=3E_Spl+E2KZEJx1{AFYRYMg7=fo z@xQj8i3l$B-UpZVGa12mliu&@Z#IJOf$zee`rBwY!2g7Qd*Qp`)Za$yHK}|6z6VbI zZJZmSzYo6G=C6(O9PbKPU%C2`cFplW<72q-5bpet?}zV0e;N82wu?NZ8}bA2L3lBI zK?EOy%ke+s!^X@AJ`6wL#>WxI|ElAkwVx6A5aSzh+?a3t+N1b=LGS-4eAw(a<~h#I z{bysvyE$!6`jw6^8!IDt z8hjReX`fXQd@kt$T-s+%1g9owx7I%EA~-FLcB||Ejk%7$6@=}RHW#Da>iS`0gK-}6 zJ=)g~Z7#;VX6>^n5Slc@ElkEHsee4lgghD&vos)%Qz1K6IGu472gYZ$^5^Y_a5WRejxqB z@j}v>|7HB%N}@FF+Juf(4AziC$luY*^?Y5$vcNAL!C4V>|L)1C<41h3QfZIHj^9n!vC{lwu7 z*e6||gVVkpZ-qC(i$imNg?2XBYBy7o6~`;_kv=zmVX1K#G^|Cn)p(^A^s zquTyD;q9*dk4Nw>c!z8M6A`={-s#$Ruknh1O49FvciH-JQ_MrT)*7pVpzE-iTA^I!gJsyW}m`ommB-w zT)*5@8o_tNng4&4bbhO{DPV8s{~q`*+TSGht^_Of_c{7SK(QjPRqeGTr$ zFMc0!eyBeUpLFf>km*;IB;`K?pMnQL?4ODp|2H|m;ru%UpQe31W=#IBDVO%|IC0rH zWBQxs+dgY16Z*8d*hc1mxxcV6ZhY-!(*Mn#HW%B-@xQiD$JalUWIva<29#ggXRFz# za3YC@wa>N)P9$iz);`-Kcm|yLU;6K+VaN6O*!j1B^!cv+W*e`2f0BQhaOQt)zc~?{ zI;LG)`*ro7VxJAqgiHH%^`F9XNYB#zO`N|QE=bBh7oP3%ud!WHcpf~*acat0H&_=|yh* z>@i-i_m{Z(DTNoi@v}FAm%&Ti__;HJm%~fl`lZkDm9lkaPU$cqP2t z%HQbPzdRfo@+x?RmA^3~!oCJxY2|NR5W(xr}Z1n zw!KI!CBe=BN zZf$=C`MW7Ssr)V$$^FPOb;l{(mVf&>`#5OVi(|^NF9xnFrrA@>(&7%LQ5C-5ukI=pWj-7Jmaf#n;JUkTgCOCG&x48UoTb#t>aO@<0+ea-vJlse8T=`q! zO>X_})?Yim5`@nOHMYTJ{!hBW=MKK4PL(9S?Yw0EuQzS^o5DNbZQ8!V9a4CwYNY@A zt`G-z49oaZ*QWK?1@8#t{@rj(;oa~~`p5r6BOO&7A z$_jti3>s_vE`RwFcQtwtRW0?7YyA^j8M#v;Mx=&;IYf zFSdGJ>$%k;K|O3U-{d$f+&-`-QI5v%;Jd3|c98w093Qyiy~=^myMHI`7l+;Z(T2|9 z?|gY^V{@2IY;CT6)^a@ge=Ntk*7(g<3T`~c$0s?n@wV!vzrreq|HJL*Yut5L+3#&$ zHYTROl6dY@_dWW%cKydMJWu%ve1DU1=6}|U!qXb-`D|;b6TTdz&5?fBBri0S5Ab==?C%ZI ztCeSyhKB0@mCx2!PMjYcZu-PhG(vrwLr?mk*UyEcp?rwX!>WJMv0guqG&Dl}{l+`J zem)!xF#9Q=e=%ujg!*I3PdU%)m%z~o^~a50G8Xb9K%mmB}Kk53sK4dvZ@?lZn8 zNVE8tlZFO7{SEqDQ>F4#Gky6hNJAsk->E$7S+8FSM?-l(pZ6Fa_xe?&p%Lo$E9Vgq z*M4f?Xb9KukC-ve@MZC>gI8%<`kQY3#DAy%mm5bI7h+AK!5TomKc;C`_dWe-H;yna z#28zY%Q&)Gad5i-{xkZej4j5^ciCg%@opSxYK4hLjg2GxuY9o^Cz{$|qTzX)asNAW zP33N^p z2)FjR+w7n8?WZ3u8p6qEbB^&}`S!C5CK{qI?Q@s%GvnU>-K2?z=X;Is^?Z-oB=X;9 z{I5R$y>QWx{L$HLMl7)`SK6KM8lVV$T&+- zYv21}q9L69HWwQIc#v-W^8idVL|?|o1Ij=Af#7hfzai2@!}Ag2pY(iKZNmIFXB+>n z&wm6i8j?Tnn~RO}b+VTKC`>fG{*>~wTZ6-mkHJL4%CC?=XZzpbYZ`}%2Kq97ZZ6eb z&M6OE|DJ$}23*F^&1J?b12=w7!bAgo9X}_H@9^cDf{BLb)5>$-@A))LG|Yd6{K>t_ z^BI_En0?6Op5t?qXuxHB+FWV+U-ACW!e%rr{mm`jJow0E?)$A6Z(>cNaR__Hr_HuR z`p7wMe4;(T5&t_`o9Dqrj)vOzV{h#~JXoU7ZQGWggZ(jmOL-`Q)apN44R%`yHa5Uf+-+xhl!Aah~GB_Gyul=vw zc!z7ho6F&72-p5sVZ1A_{C_h4=2{OV@OYaRJWKijJN zC-=0^$Q^Pj1W za2*G?*gEjiANq0PDY$3|pW$4W%@dbC9?Yp$|9=G&4bhjn_?7Axem*#Aq4M95CK|>S z@~7}I&wm%%q#r!mKtQS_WTfN)-S2XDAeak$!Xb6{j&r`pOe(LI-IQzDcPX2zo^10wc+HWXFOf}}Yda?QO zO8@<3TNc1YgK=H@4gbrwc%F;P7UpiJVcd=%7N6;Pmf9rjv&_EG^K7_iczs*{F22F@ z9GGZ`e-hUmwJ+uoB#TcjX`w`3Cv0 zE#VZu#fQ0ji)aWR4-W6$W4t?vRcrhzVQ4H$`hJi31;O#Um&CV<7i$W>(;(JtYm4AG zJ^#)TzwjDf?)*QW_5A&D`u#hOOPh1&|C`n!M->x?hBQm(H$`&KxMt=DgbJN*>i29Lux^4=a{-%fffyc7F) z1n+>iIs1+XjvczH-`wPQdBF0@`PT*SfPWADcE@)l`A1Na101_=+3W0+c|Ykp zx#!{}-UlN1F4Ftl^J)7c_-=TAkp4Te0xaWMfoUk^N8^iPn72u9N!Dy zZT>gg*c-^n#gGrcDVO-)oMZMWd>@>0ssD!}_#m8e>GO575qv*gOa*Vu$%3 zfDhvT+2lX%?7t+}f1LkA@cq<3En>^4@yvgd>)(zKlYYR}uPc8FAAt|SrG1P?*pHGv z?Ci%P_!xY|@^7ATd@w10X;-7pej^22$@Y`*akFoB^`FA0;Am+3oO1en zIeA$AX*e3fn+uJfe0&n0fn&FgcHErdI45^Q`$KTzzUf==1rdA}PPwK2n={|dn*;bE ztN-S#2u@4eG8@df_JJT4ckwy7BT>K2bI}dpjO}sP|57+5ZBB!K2JXtA!so;1!exAz z@AChbV1X|mWsWt^Gah&C`{YAOoIS-(;uCk}my^?>eI}f^Nqpk2{3$#Oj-AFQ*YZ!{ z*>LQne>CSs@Ep>!T>mU`oRiyO{<(1at@h922%ZP0T$+DL1kZ=#m*!s@!3*GdLHes) z&uK1md_b=6TmPa>#hRI0|42J;?lpeu!o>K}Ttqq=+Wu;cXPuB}f6c{k+NF%2%^i+& zay`^9A-%|zuQP&|!YQ|wuPcI=!6~jPh|Uta-2T)0WBi zH@Wgxl3s4}d)(FE!prerHmUn6UKMuzozFVIFC3NfHPtAufithm_4zn)yy8ooeAoL2 z9IrDCiC>&{CR?`NzwLMfoOOfD-*Mt7+Zm_I{O5QRoa_HGf5(dyr}8*l=6~kz=GF+_ zO1jMdo!GnflcL`Sck_R9TZDbP>Z*R6dXnvo^JV^a{&m1*{-=M&iKFtGB>%}*=5=i! zeTsuKIC&o0cfn~l+Wz|^csHDOqwQl?1n+^Tzm-m1e|h9`;Avd z@JaZ%l`ozZ!KdJqTgn&Dj^NYqNh@Ex*YUxm^3A}fDBsz}!3taxL|D6*g@<&tr z()D|MzS*a6dTM;G%fCH>Q&Kd{z9WJ!fTN+~Z-L`Fe_8pN^L1R-^}&ea<+46-JPW>n z`jz#;XavtDJ=4{1RRqt0XSw>ViQu{LY`1=ycKmCyesTHd!E>~I8su;8(nR}Y&e3)& z$ERCe{d}Y)(LUn^@I0HJwh~8~pU&mCtU~=lI2szCVawuNdA>z9DSHvG0_uc{#B@*&QDu&jGw39|IuW;5?=25cZ1_wH9p3x;1#ZaH%0IoIQ?G6uQ&}| zw)2wh>qxJ1_1~&El{dhd|7Cp^Z*%;19ltIACerJif1SqjxcEc;8IQy9TgRWS2;K_E zZ}qP`g15o(TgRWC2;L5FRsRg~H}AM4|2p8z|2jSlIQt*z{9*o4ukm)*KleuPE;#*G z)(7#Oj&t!TEMGV2lv~T!7r}erlv~T!AHjR!lv~TUD}wKYGylu{5#R0j-*kL6|NBVq zHUGBe8kdV(p@02w{1*SV=0)&b@IL3?SOnh<$8Ys-Jc93m?=t_k7CL@Ql7D;QyJ`P2 zz7HC|;B*~d&Hn+?ng8YdNPJ%e-$%Ne|KkTD_#oWP|MC41e81{S{^52(UQ+%C;Davz zA!nb=hv56Q{Y2Xj!w;x^G#`PZA>-H9G^el6_q+Zv3LkdIe>0AE==g5&8H0~de=@!w zir^BrQCEMn5qttpy-NLUH5^=!tUn1KXME?nir+5yzRu5<{}g-zez&K5e^D}@hEKvj z^B#N#KBem=BJB(E&a>!`S7`Re73dN>@WGE z@;lT%Lp5xEDmQ-V#mrB#iT(m!^XVTlKUGBVOwu#l{E-#GO~dA=stBHqeWtU|j^H`) zEXOMyzlQlqHqp-Il?~_kX={Vy|Cr=|9_cx5{AqHWi)Q*s?DKgsF6sCakKhIHJZryO zTO)X(YFPcXMergx^S_LbTiYGyqO*RI{EK-p|I6|3tE?kseNot#S~!*}Bv5i<8<%6X|tu zX&<{CU!UZEob(3QKK3}y#WnpT#xgkeZHS7g5rNSFEo^QJFd^4JKh6FL-_&6 zf3M?<+4ri3)&H>Z;+0A9+X?R>zEb}q5xkG|UROW;5xgJ16E5W(i{QIR?{oIMBKU52 zzvH8h^W%*ANy@*67xTZ?|D@yc{e7|t-^+`3A?v5DQ;u_SFysTI?{W1%9l`ghhSmQ} z1RsRcE_8f96v6ky_qqC?bzIg@vWb5Ocnw?M_l~JZJ!iA4j+YgzK8t; ze9YNTMA%Ql$CZZyOD>S(6IZ?|_yqiWAr6+*CHX%Mr{1N0A1HA8T-*%pXW-PkjQRtNxS6%(d#nI4y7EZlO{cf*$xBX{|;fJ(-LkE}qv#dYOf6k)Dc=p6^G4_|| zPL6!wJ)S$+M$3Kob0u1%%ef3exTiMTNqebgCNG8W`5&Gc{B97Gryx2+jgoZ$L3~v9Ap#(F}?1-?HtoU zM}K#%#p*VLpGGo!u2HB4`J~?*#9F&mBjf4dDC5+Z)6nbg+pKSVh_5CwPQ7uhUHwew zzLITL_dLInG3T8FQ~^(by-$3&JoHUI#J0IU${w-9?>Uu9C~<>H5WF)^949S~Wm_6+ zx2)N?y0~%c+J<$@8@JGQ^f{WpUQtuCWnDAZe6;`LS8Usb@(=G9>AUL_dD!R3I{Ry4`aIDaw*R$jnwziMvZi?*$lVtc`^=3&`pkE2 zU-|3rm-+Mc#PFj@>2CZDQ>6S2yh=4Cwyi8A$DbG+WASN%*IBy8r%68_{}CUb4%N^^ zz10MT0?|c7_?6+|~#u|28<*?1x~YA?5oQ^vlhj)6K?*VWJ`VOMEAkpE5s)E!OglkR}@N*b3}h zjUVrRe|p;}Of))zG`atE+nDj*AlvlEND~d=GQNz5e4*-(lO`I@z9rlE!63`*Ct#xC z>|5GHUaj_%FwyY-Pb=s7B^Q7|A zu6FmQwPcWnMrfa5yxO%t+H0%@jgV&=|8K8PMTmyzOZ&bxTlwifaPe)Cn4%HdXBqeR z#nK*PEog+i*!YXCeYfPm(SU3FYiU!yupv0b%9jgAL;2tMJQDJ1sUPYyCK~YcKgU@I znEt}wx$%kq9BV-XZuMWG_Swe-A6l&T1*Rcf#-EnTzvG3Zp&|P6`>(f{e`0U`6~PPC zCU&^RPX0Ob8}9zWmSVVQ6x#URQl|T!$?vP1eF;o73SIlLx%|vWef^ZeOvBn&zuEio z1HD*_Xox-i^VUJ*FM9iOm}t2CZ?XPy=8Vt30wx;58DDPMsrF}a0o44fgoy@a(Eej{ z?OB~}{BEg&i3VKb*I@P`uYrjM`Z9jEG=<#s>qrv~$)EB2v(Nk;Z-9x0&p#gW#ae$& zFwt=N-(usN_-8y06AhRDXP*x3E&o=SXn1{FAMpH_jX$)O6=S(+#wsgQmL%7VZogrVS{&$il8s7eZ@$GK>Z0UlDhO^&cPZ#IFtJS_6 zCK~^bwKo8(?5gg*PYiQ|iV0RUsHo@=C59MmNJ5k?ZX&K>u> z&-Z-Kcb@0o3;TE0fA784+IydK?!D*w_79kS-2Q%;Xh{2+Kku~omOkp{w>t+Y6Aj@x z9N%AU_Fwbkdk`iXUVp^+n)lBTOf;N+j~(lmKI8R=VWI(-`LpK+wLkaye*PSRiH78_ z#Bss+NB#UWN||W*`p1o9V(}e=iH6kwAzmkpKN8vR)89ExnP^D;Um$*k#=qizznlG2 zcZ!DBpEAxNq3KV;M8oNK78w7P*PnukhUlL_-}3wQ{Qmpt8lP#HXuxIsbmpu5>-p34 zXJDcs`rYuf@z+IX7@viShR=^V;~$MGOn(k08t^+fYwoO!`7K)iJWMp4eW&8+^|Ac| zOf-Zuzjo%FWWNX#4IiH+sq7`*ziTkj@b>GvPuYcj{#%EcX6lTs^VKr{`R+S6;G(hS@^8cJ zH@*EPOf($dY2*9+KX4p>ro6_s%hgt%&OgWX4}Yfa6pb~TA3Ae&pYw;JYcziRpHdCs z;{UvuYy9|MVzOmlr2K;JXuH|x!_iQEu`iCf*%zp$aLd0k;~YP3m;7KnNKPu3@zYtS zynI`fZ@h>yG{j!VkIld3FLmRG`cxzCUy0dQx%scN1dfJp-_G`!Tl-4kXvFpv#-wHGaLu&-C$YfTJON+nxM9Y5XF0{L+hfp4XvN~d1s~CU%1`PADx|WG?cSG z?6mk_c%9F0I@*bbaP^Ok{|oQ&?MuVa5U%rk#`GWb?dyi4AzbG7otB>$ekM9&yT(5Q zN5ko>F;5rHdHr5EcCr4r?ov_e)(@_Gr8?12eHp(K#xHQ|Q)fSAXb9iNb+Vng#^2_y zlXZ&E(17dlOXr~RUO#>Z;b;ig{2z(AwSNeXMr=PEbIbo>I2y_&|Hoo(_9K*`5!;U% ze>!@t*^k1}@b&L(jrlF=zcDx(-hQX$Z$)fB4oAb+ziW%{Q2Plu8gPr>l{RYu5OuqBD)pQieus zKX3dg-@Z9G8s0uLWPCF^)7m$$n##|3FYV7)esMg$7vN~b`isW9y#68_4b_)eEE$i- z_Y!4j#P-X^zvBD13`ZljUop=8C#-)fs<~y)I?Hx3Ulp|WufoxY?Kh1t`|*w6JJEn| zlk15+M~y$}^LrhRM%=y)<(F{T&-6FoXsG@G{;4ot;Pp4*Xn1>fN$-+jH~#oP)rp4M z{X8%`F&JM{h@+H-YMr>bToRAsMWgj%uUh=EN_;=m-Wj#<0;W~aBjQ_;-k9f+M z7JFMiij-Gg=GKp$1#mRPUgKY8{J5K6Xs_hNR{M&Lk30YDEP|ttn13DbWzF{;AVl-po+d{M=awM?*O4hu_}J zt<8+r!_kQC8_k}#11-NA;Ap75__xXUfBF1sqznz=nqSSvf9>K=S^cqn2OJIM|HI$IF*o~8%FuwT|94dy|5;?$hq&I8+KGm6xxTUgyC?B991XZ$ zAL{vP%&q<1@GdP&#{VtPM#Xx4e`f|R8fiQK*x9T5zV(&v{DS{e?wmu8Km2ytg17I3 zi$=!mca`ccm;Kt?_rpvxb;f7Bd35>VDBtQIfQv?7r1w?WIiUMoewUv=24SM%xvgK9 z|E1?cFw?N>NAqU?EqDD0f6Fx`vA6h+82^{(HRhiYm}m%>_)NxpyT*5vGSTq%W6Ixt zska}4iH7j6^Ew{$9cn*LnP_KhP zyDz}bCAett834I2$F3Z+-{;%63=<8$6D031>|8PamFOI6-wI`>q3zq17jyI9DqJ+Y z{hIPC%c4@VUsFxv|IFX(G2fy6Tc=Dkoc*p`<2QKw4VY*M|7T_LbS2#EH({b7{Ud(6 z`po`QE`GZrm}m&cf4lOHf5Z6?e|Vp!&iGGd@^sZ7x%c;IPf9d+nEwiOpR4@(i9f`r z!qtDfii|(vj?bwtv8Q<>aw_VsU=WX!{<7MvsgMqwk=>1y<6OC%uzB=QxzJ2vD)6nauyBd_g$KU^n|5Lj}gF3D~ zmsit&&sU@8TYMTR6AiCFY4-m81=ib?YE--UHXC2@`PU2=4Y;n)-7&ZRx4=Zh+qcKu z>TiXKhH%agcXhR-?O z&#eAVm}vO=dyRkHU0>SO1rrVGm-z4hj`GHrM0WnRD-9D3xWs?|Z;ZdfU0>SO4HFGt zf5!OD?)uWM3`{iO>c4@Q-=g``3lj}*-yd^pe;-UVeEWxDzC-Q%VWJ`aVg5Q$VEl-m zzXo8U;q?cNf8WP<5GESFeIqg7uKGhT(eU=eF}L;&!$iZkZ!G3!KLQgCZ$GO1k1uiO z|GP$EqT%Y#G{yWDt$z$A8s2_7=2rhWOf;;1g*=J=4z-_viH7)x`Emb~X8(YnA17hs zT9&-N{oZbO|F>OJaM74><8xN`eXrgJwwUs19-<+9>oa)o{hS}aGceQ8`SY$EwZEav zUH{%S>og`99~@uYl^b*G{~TO2eEoCA{e5|M&BH{)^9ADvef!Jnzcaq+jxX=ZgNuf6;@`77<{JOI z@--(^|KS z{yN{EkgXUdkHRSD;TJ}!yGx9}@NfBkljkMyBKXVUrH=o5f|sgB&co-x%N&0)!HL;j zCD>m8FE{=Nc?n()FNI$UuWZunTCG8*Tzxwip$jAcs(4AhzlxrO*wl$JQUkEP|o-Nw0$-!X|pIbplY#$NPFZay3HCdwQ5{rJau?J|8hQFZNWro55g^ms9^=>Tt`yot}(@>$Be zx&yqG@@Dt>+Dw4A!CRu!ej)wn4e)l#TjAp8z5wr_ybXQ{ul)huNqKv;?YD12z&_s8Te9wkHUwkzXv|)I3JFR^~d0R{{NZ# zc^z|{4@bp(oN~VZC%nteFR$jqO);NPyVIWdBgQvzl=}5EU=yhL|`N{EB)zJBAcbRcMT$3B~ zHPul6bmhmqBKkWfdP2xB8Pe*_g3H+w>(~-#lFNO2_KjNPwQvqHE=l6ePemWBB zUpc(gjc;dvE*~C>`(FVsi?;pl>L}GWYWjTmg=}#CtAv+F+n&9h{C4q?568s33SPnZ zZiTz}WbtZvCA<+{7VB@>)32^7_&ea`0bUDd{eQL#UJ>AR@EYvD39k(BdU!4TQ}C() zZ-CdqdG91$9pJRPtDgD?cr>Mn#tcscH6Or;N9>p*Z;l%&%o2p|04n33+MNLwEnI9-O8^%IP1Uqe=K0%4`=;X|BnZ_ z#GPx`;{SV^1AGupTy*}J3Gg8}aZ&%z2KX?XxTyc<0(=BMjQieKF<8YhqV3ndOrLX&ks}Z33!jEQ6wL3i}^Hs zQs<|5hx7PwTg+$RZvDU8_3!*4S^wSqGz*_L|KIKU2frrfbMP7S|J|;CS$rN&T*Uu( zyZ&YI1vqh${J*=wnwZ5G;q!KU*S!(oOYj9dzU$r$@MZX-9pCw{=x6D#z?Y)a9xshj zM>7HYRroSI7v3A-Yw#8He*^Ce@OAhq{4w}MfN#Lp;6H*-2KXj?9gd%mPW?W=JA!Y} zzH8ycNw#GF?#_X4!kHhB&ICC9LgTc@FNPB**|O~O;5kvwLtlnh8h^uSa(r$1ad$qP z_5UH(hoe=FzbwHE;N1K6p?`!|JAPq;7sB)5KY+XZdqZ7wmaUD;I;5-JAS*{*Waz<-`ZaXCoVGo z-tFt>!=J?8cs=FBMdshTef>$^Ksj;I@$c(T@%W{I?yC;yXW(h; z-#sq=pi}%6lxAgBG7ym5Y52xSKzk6K#v-kj<_og?$&+nsq z|BveVm*v+Wob&(9m%`onD^Kzv_&{{pFYkl9@t4Ji;e+r!@MhQlr2Pnd2>wyH?|+hy z!dd?}IsV_{`=8`vaMu4{ei!chpXB3k*8g9A9q#*| z{R*7*f0gT_dxirXzumn|{U3sl1o#@9^?&sN_-KHy!&(1VIse%+7T_Cj*8kN`_;`SC z!q=()ZurFS^Lrxr2KHP(-7^{BIq*$5dAMgPz;hXwtpBTA|JpMh;Kb#g9O^#=p9%1M zcrNx&!e;}#0G zM>*&Jzxo`n=>V^%ycT|p*X{sspq%Uf&q|)T`6H|TM#}54XMVoN%^z93iE`HeUwxQY zH-BXDX387kxA58@sK15sCOf~}9nx=wH@o$3Dqv4sWnI+u&yA0)`rF~HZvAuPBa3&y z+uZs$8_;Lmvo2cv-29eh-v#e*@f!@-r{SISU*b0u;N6sW!6kmf0iK~e4VU(I_5+mn!6klfe#^2Sq`cqx$ITyEd%EZ zyEVY`DbIEBYYXrKcpm+i__YUkA?5jSiC;&67g1gSm-uxCcroRLE`D7BF6}PDUgDPy z@KVZ);S#^@057Aw1TOK*1b8{+y#FunU+=CC@CwSy-1w^r@Jcx2Qr4H%ZjxUf(~yd=>K+c$4M--l>3nE4e0hjzA3-C1Moi6{! z1H2pFg}vl|$bT8i({RcEkpFrq?}khMPX+Y*D9_mO)xG4oZ1Ux|*#G_TUYB310X_gH z?=-*G0(=lo-f4cV2lx=2ywm*J%Ac+Jhv9=Rexdk|z`5Qb$H%*80{Wwr%la?zn+@ZFZrEr3h)g$ zc`x~$ZVvEGIC(Gmoo@Mko{r!f7QcG~kuZ34r{{XKY z0sT74Yw&LaudM-IPkAkT2d`}bE_QWrJeqC~aQw#mo_77cJHVUZ4Q_m80=yZ{xYO~~ z8{jQ)#+{C@z5pk#GVXMI^#^zxyv6muGr-&7t*-xF0p0;`bNx>TcqhEw`F|k5$qV9Q z{vQnRG`!Q*KNR5Ia9RJw|HA>Ep*(H=KN9k9FPyl@`yc74fPEk3*s1@g1H2zjT-5(F z0WNt*T-5)e{2YYK`9J&h%?0d--~;BLzWD$jh7X#5`W6Cw1U_W`>01o&QTVWZ{_Lo) z|7THNJU@)VIsf1B9A3xG{w=@ac-GG^l zr0S~u@R0Ghy)(h5R9BDh@69uQIX6G#TVLs@7&gsg(#3Bn=C9GegwODpa`9UZaN2@~ z#cw6R=TyVuw;JH{aMu5|gRC#b0lold{a@P!FA4BP_&og2;H3e+1YdCL^SW`qocUb+ zOZvCWgScw`Zp3`6|10n%*Z<7`UsVn5|GkDI`SPd!Df(+X@QdW{y*UBmpbT|w!bRCOW;K=|EdGL6khD|uO`6D;H>|ef3*Q#4wv))M|d4H ze#HuR?@jH@X#XoHFLV8`kNK-(UJ1u9+W&?CuY%(jjbCGcSHtm(_P;5>Yv8Q^jK6rJ zeOvX{!mG9aVO|Gk{ipx&mStZLueJE^Ar7+DekCHST>l&36hj<>c7DPc^Ll!vWq8r(fFskpLfn z(=W~6(EuNWv;P0)S!41nUyj!Qr2RuY2Hg0Yw0*96MDCu=CVZI3plkn>mPYUr{Y&@= zk0Iy(=>Q*94Qu~QfRCw$wSP9i$Kj)ze+GHZs(%7Lrui4-+-@id|QJ5 zHf^7*`ZwY0aL!owI*BCT6Tvq)ew~8n{J#C39QY=j>o0qA13Z^{BRJPz_T~k69-Q_6 zS@zrOVvtpTK3vZKx&E@(yc%Wk0(c&r>o0rV`jEv7;d1`Z`TJg%pIN*J&gcK+_+n34 zpnb$h)*a37@&FgVqAT<3o{9i3rM%eXcV&Q=!N~^A@2UVVhs*j;`}VE|cmB3m zZ;Wwv|3~0M@T*S2N8!WN|DjXxG584f51fLJ!$;x!Pr)bPWAM&X@JaYM_1}F8J_Vn^ zKCymf^?w>Z2_HX&{S15x{+UzoS@<;dA36n}gU?`Z_bt$!vg)6Q&%%Fl3i}249DM#1 zd=WlR{U1LCUxF{NKELV|d>Ot7KkF2H1-=A-&MEjRe3| z@D2DH{Etq-H{obNQ{4r&Pvgy8zm~0-IhFD~?)v{;)(P3*uh2h)=fF4J@q=66vUsj) z*zto~-?Dg~YS{5ZwW?<8=fiW|@q=66vg`}s?)v{;x4vcZLU_JAeqf!DEsGby3*7O8 zTi>#{^s&$#KQsjFOW=I|UyhHvL;9ugVz>UK1NLQb)CoPYWP_Ra7{=b!!n zZ-FjB;iC+{`CHv+s5PTuSB-DZII z!+Tx)W&(Tw-sj>s8{mWRe)=!*n+xzE$_L;QzxezbD0~=u ziQiIyk5N7Xm-sCQ_&DXGaEaeafKO09rst;yd2amv*75J&Nw}>4&nLcx&Yqhi>0iY# z@yi6qZy$gc1^6_463*wpx{CvRMm6;FU)`oE^>69V!dd_2{It6?U_S?+vG{eD1^7IC zmj2Vu?(zU%fX~5+Uw1`-FTy$hm-uy82KW+u!Q$6l72wP8MeK=RcXfcTz*+w#e%&dxP zE?K-BUh4AS`8SJKz{|*=DPCIx_LY>E!zKUQ0=$ay3b^Eddw^F{Ug`3`Bfx9mRoF}Z zcLsPZ<+A=u{&xj<9pyD}$^UeK*HbRn|K<2EWn%KPK!F7fLN@D9pl{g?Rl z2Y4st?Jj-;0p10d^7rW?}dwhW&(VG@;JrVv+ZZ$)9}xog3rNc;KxqE=i##&zj%kN_AS6={ofPg?D`ks zvi^Vg6nqK30KerFd>M|0+#hIPvF-ETpG0~3S21jb$CAxo`$~-8P`35{QTHl*+2Xse zH0E}-LG0I5L*u)zEWp>{#9iXMuROpvR72ytuOh%V;pH1TTT3A@M)b z=(zqqxocl3yx8L3x8(Syynp6+8N9^ef21|$uZej%oV<|neWWeGE8ygX#Q#WpfLFrF z3mM->Is&{3&ic>yzvJzF+?+A4zZzZ%KR?D%l0VoEXZ`2<-|?2@{04IBqnj~GvA_I2 zbbiArejj?@HKE^!{%+>l%X7c{x34)d`?G;9t&h2!(BFst_WzgPhra37PJSZ#cgf#F zzA@I9KT`W@-T$X?N3dpo5BaGp2)^4SH(Da=lkEG)9z)vnW{)WLtk$@@MMx9fLHFZ;CJqKf%gq!wtq`EF8?y!{1e!SG5!7H|E}Nh?yKvs?YQ}lj?4Ik zXCd+azhd9LJZ2O7Kc)Nc_|WZta+^PN*54i8cy~>G-K`(HRdQMU*UQ85KDAHEY&)~b z{r>U3K6u6zivRlb?=wH-{nxJ=Rw%sR{=C=of!Idxf4cAU#{b;&&&D?9|1TQ<>Pi0J z_bDy+Ph0*cFZSIj{{PID{}aD2ef8UJqQmBf->tpi@?=JB|Gxjl{wXt1 z{lNSp^9g=S?X%pLnEUOlTcZMv!+!1)fiHDaKim6;XYKNS=FWr8_c~wfmsyh)tIzYx z;O@OfwZGi>qwwT>z5iS-_fJ`I*q=un_H)x7N3}oh_vIN!SKQixFJQl0I{RDx_voKv zv$uOO!`MHP>lgZ}WZax$e7SjF$Ht}Da9kjp?*D(8-*x}9*#Ba;|C+tV&*JyXd6=(c zy!q{{AG&pL|CR8|tXTbarT%@^FTG#+d>k6ODSxN&XFb0LZZ;Md8^8I5p5F{N8{@aC zeg2zIj*B~nvzo{izrJgM#O0>{OI%24_WRx18QUxzPDT2ED-Uav%sYO|f2Z&NN8vK5 zv1$K4sek6To!q{5E%#4>_9fPNiSt@Ke#sk|f=|)Dk82x6SLQ^&<=+$KpO%%kX^-@E ztA6H>{Z-;0ei_Z}qIvT~vVNUH$lF5lHalaJiK}_LjpIByXGwgnA>vql|M6(s&)-z8 z+l3#sL6qEof8SR7wEm|qd)H-kS6^W(fn(?laWC=x2Ti9kpfmKJTRJ*#e3Jd`Ga9mX z_$_}ddZEo555e7g#2UYcbeH_U^ZEB_xW&}s`)T9`_w>HTB zetYqMx!+~k|5doO=?iu|u>YI7%Zuk(Pt^V!Fwuao-^G2|zioWO{q8IKr<{iM$M{Q% ze1E?U7Y(Q1WBM=gzpJwUJ227Uyi)!7OVxi#gSY=KOf+a?u8glA8s8tiNbfto|NE4Q z23&u)>OW56KY)n_^~>*a@3(lr1bge>4=EE3X&?RU*|InOA28AI^*H=-?PW5<_gce~$x;CDRaw;-&3{M%z^{Ab_qepikA^r!ZVhV<_S z_>-ppN%ydCaZ;m&4JB?JrUO(ighlt-~Lw9yDV6 zH^o^ej6cWC=w2S-D={4ROV1;%%{-wkK~R1X@;X-B5m`1S60t=K=+ zgGQ`>g>j}K)4vdoMy&r1<0D@G60KADHm(t6%8XCC{OWl#91ZOCcR70AYWykhzqi8C zP%iP?5p(n34$9Do?e9|lvU=~oE8u9v_P>d_`R^U7Dct;bt#J-ztbbR-(GafwyWV)( z_wQOb8p^rald*ODW&OT?*Td0>^%*B@FZ-_7zX6Vh*UuCg|5vYn6C4fU+c>t*G#LMd z`(1a&oBY4pu!qI@6{~k2H!~5@3a5Oy6bQ-Vo{(A(D2HgDj zjPWl<7h3%P3XX7DliH2}lKYM;~68{EeXh{7vjIRS-F}L=A6aG~#+qV8qeU+!} zgHgeAG{3(M7maV&@kP&fbf4`9efz!x6Ad`W7k=CRd3Su#^Ie!}==pAD+U$Sm?Y|Ef z4bf+P%gh;n+WY4RFwvk5a{SQqpUO*K?v5W=k5fIO0oVTj>?HmlFwsC?jvsn{8FTCZ ze^MqIQa^smES;J0Z?emR4=+>c3J{*nMz98n?)t>AB zXl~VCZv21TI)qaDDt>f%3Yx|adwehsq=lZ{B#QHVHd%Qk#lV}K+b^M@>!`FVo%~P2QI2v$^ zW2M>ullNaG91Z2-|Eidq|2SX~jo7|X`RjnEtADHEXn6aBmMFq+QC_2(!p(nmX3y=O zb||lfqaj@VS8x0p-@iII8p?C%-=OhZegEp=XvF%h#s|E90~`&nf3VXyzb|O@H^R{n zF6;O~n@3*v1-Fj#duy_`3pf8Yt9|Knql(kD{mpPRg!B7#eiLr}Z-JxX?GIZ1ZrQiO z(NNAjf6(%G%f1bc2HgB-@h!zA*8X-l8p2ZpzWS*29Z`<)4mcXZi^KUO44dIFRPtHBvt>c+KI2yvWf0L?z?yG$N`r&8@mw7&8 z`E&03eftI|Lqj;fZ|}ErZ}aUNgrgyRn;j#`KIeA%_6@<&i1kNQ;#`W%|HE3R=}#$> zr*j{S&NMy(M?>s$-m}Fg-Ej=RH!jCETl(|5&$(RgH2X0)8ruHRE&K2J_>aTUQ2iSI zo-liEDYISkcY-oB;BuVgx7WYS`*#wKhO>|P#om5OHI4tF$IaV`uBI}gK^x^bAhU83U!qJj(3j(Y%xcU} zSN|?kCK^&d#{pwGC-D`SXrQn4uf^Qry9yHxSN{Q=WM(aQSmMG770cB{wE&ip(J6!zfkK}~$zvS;Sq{+Ap7sqcR= zWoV$U^W%XEt^a^ZC_G z85+V9?_WAt1X!egp&$sxtQieuc|EBS;`TE=7X!!aMDvrwk)z>e5 zMgy+?JNT5@b82Ay>wu%79RGdlkn%S^&*w)c91YQz`RAa`4{yBEodA^LJ2_}BNEKK53BH@r*Bwmo%;H;*pNjn3BjpLnGXh(=o9m-RbbSnTHa1HCZO zU>}`-#&wqq8=~j!(D|niW*QdXKI8BA?G#=z$@aXn6Z!K-hKoo8s2`?_#tmU3KI=)KW6-X zZ$AbT4R1eX{Hxx693~px-q!z%{@&Y9z(hmr+j(78`-^Xlo_CA-cak#E@b*i_KjQs6 z1rrVI6YuL?{59|2X_#nO`_!1Hi~rTPZw4kB!uvgrF8)Pyrqw?S6Aj^i6Z1<_QJ(QR zm}m(9_btx+WBD-;6AgIceYZ=l_w8GNiH6w!cFX<~KED=Wq9OLTZSfI5e=Na71HLVv z*Ja)3(k4H?mnjpCw9CI0;~$LjPFMe~z(m8_Zy4Y2?N?!<;qBLqpYZl;FwwxC`1$S9 z|Mu})hlz%>KbWh#yeabS-++k*_KEkk-t;ba{B&RwCK}d0um2`~;!^$3e3UvM8p5~E z{NL2=;&(6yCK|%s`@@L5X~@No_N3gLmOQ?{{NJOqbbdIP2SED+gB-n$49(<8B8?1eRa&uz8q$n$>aBT zwtN3oz(u3X`L9Cl-qV}yY(eU=& z#*g^^x4}fi*&ljm%+0H>v`&+Xzr4&vVD0Tn|Yd6b*Q; z_+wHfu6=uyvi@~Z<}~E`%)u$+?~Gn(JWZKsi2k~-KDySw&vLLECK~XRT>ly}`)~UG zWhfJkHkUuW${Pxzb52+P^uk0#IM=5R_Ql-#-$$8fc>DgCn|(h_G`#&l%*}oPCK}#; z*mz6yTC*R7iH5fyiMiPi!9+v)m!nLc8ouU^Uk(n#M8o>;cW7Ak{U3pehOd8Ace(E3 z=#^IgC`>eb{bMn=`p00R;qAv`Zua9a(eU;YF*o}Om}q!=`wZQ6ozbhzei9}c&i=vw z$L!%|KLryF`bYlw?Ye1qeS+(0l2gjbAHQAq9e4fh;P+snfj!sX{C3@caQy5)zr=ZC z>fm>{KJh-o_IadJe;!OfzsKi&4$e5aV*Zxgo!0-8=b=sSjQ+sZ8Lnq*TfWC}^j-XI zZE1S5TL%yR$Z34f&7(h3t)^x_PyQHg8a7Y<*!Ufu%e6((@b-@xKjit(VWQ#cKXjY% zM}7T#{*N|k8*|I~tfO74x$!T3p8X0Y8eacbYJcP3d;OPr8;~$I;s6GFu4vGf+4vw=A zJvZh%WSsMVN;SOw3uA8fFHp_c{&027x2ydNO(SmKtCipMV&A?O!_kP__fq3;_U(Hq z91U$B^UR@F#N68V3d+!k?azt1weQt%G`#)chL~IX&QVR_njeQQQhxJCeEZIYqY>+$ zZ~WuFedoi`Q2qbn?>ENW+V@7v(1`6Xjk&e&A~+h}{;;hXH=}RuyHquWTl=n4`}gng z?fWA*8nOOm#&7fOy9|zo>a)%tx;*CAzRM{?BeuUX=GML|;b?gK!(B1A_PtXzx9o3J zeoLc!AA|9bI)sMmOZ_*;{1(lR>nKA5uJ7j_`l#{0b>rvIAH&grTmS#q_>bK9Idmf& zjhO$L@&9t;hx$^Yq4j^5zxOF``D3?^9J-Y-F!2iH7G78DH@J*#{F1Y5ymA{Ws;zayGvlIzX9d-0J3!!^Yno zz0ul#7$zFWkexHr`Eo%P|WuoEz_m9f|G~fI0(=gHS{`s`=GVi}fVWQ#rmyKWK{r6dzXt?(E z78oD#`Sp32Xt?(Emd4!L_eGesIe8uL_JZg|y8a#dGF&u1@AB&()c*G8`26@9Of)|4 z^6P8HOMUzQ7G@fje}8LSK3}W;`4(I>y#2R~zsK``fQg3Z-!tCf`9H!$!?mxs#`tmH zzVE?AgFZ<9_LeFCP^I_(zraMp>;H>!|9L|4F?C2ZJpYmL8@>O31QQLZpE&lm8{g;i z_s1~N@b*78{uy_j;m}WEqT%^Zm47(p+y8TzXn6i}<#*iXj?)i41``d>A5;F3fARLe zf{BLbzf%6uDqsIoFwyY*DdiuF{r78_Xn6i><#+zZ)z4vh>X2wS&i}IQ{8RMf<23B| zecOOOv#$5%U?bYz&W@40u6E~-y}9fo+MegC<=y@6`b2M@)9^e`dHQj8{i!z}jz(;s zuY6Cnw=aOB5%Y58dq3^`#ypS`4Y(e+^cE>U@N4(}F8`+(YszKb=`D`=4#{i&Pl-ls zUlMc8``!{b8p6f?u$_O1{&ux5HI3N5Qtc03c&-XB^-^I*Bbv1m-p0{5)G~Y!~8v}{Ls7Iywh7v85+uI z-(mB=aBE);+}fPHK7Mq;eGaI%7A_jqHt+P>ansSi_wlKNiAJ?+f1TEU^fBN5dYEZg z|LT?Zo$h%9Tr|9WqjCQ^V}Z{Mc+$GOF|iH6I0Oz#=Bsm0Y7j)d^zUZHUH8u(WrLuNh`nq zt#01w?S_el=iMjq3`{gU&z!`2VWQ!A?@7E5CK{gi89(6b?}v$o=lv(~0hnlbZsYU* z*nSWu8lDfHWIqHG4bO*^e`3VfKMWHM&xcRqBQVkMeB>lP3KI>_XN^z#`Ev{=8pKD= zyL!i!51t*p&EhvsnP|Z8crULLG2fx_o1jcIy!~X%&3+Ol8qWSmQOqs=Q!vr+_S426 zj4m_#X_#n;J#Xsu&cxj6pP@`Ny!~R#&3+ap8qWT(;%E?ktA7qA8r3fU=5&X@c)V4~sq!byA)CK`?(E;RmE-v3K5(eUlJ@$q2F`+pfG8q)r+^SYw;!ma-+ zl!=D7UyZr-e-$Pg&i+VM%&q@xFwyY#>&B0G|F6SDL+t;V*NvE4{Tq~thPU60xz)c3 z6Afp7q$cKCKk*RF*#2;i@}cvho7A5FQ@x@g_Qd~iZp^iQ{!giftN(Cb%*{RzE*j4M zNJ-4C{(RNks=wIyU%T~_`80*5aao_7J^U8Qf8r@?mT;MW{r1q=ZvH)71V;m|>kI$O z_RxiH{ypq8VqRvv%FVyjml6$Wzl_hr7Qcr+=hn}|rIewe{D0I|_2JgOGPt!l`Tp9c zZ+F-C50}G5qtvy}`ta#{eETY3qTzXk*70foeZ|9-Fw?O9RT}>*Z(ju$4R2qk{4)ja zx&YTiH5hYH-5~mKZomJqG9$5dHM|8 z?CW8o;oH}2_RGF~4KUI0`i;sTDfI1Ygo%debKU1~Q_M}ji89gf_ASP5_U&tiiH6xL z}(dW9);r5uDemiBN;q5z(f5W%0 z111_~uaKul;bz|n6AjAe3nm&~KW+T&zI|z!Xo$XyukM(eem7;J;qCj4 zANB3az(m9B74r0#aI^1)nP&3++tH8t{O^N{M#klTpGu7S%)F=O>4UVWQ#ru=3BQJRgCHhUeqP z&-Hv1CK}YQ<7?9RAN%%=!9>HiZz|^2zHykfIr;weSZ9>4=lzE#;G!|+{5PTYWB&dL zhbLj8;rWd56W)JQFw@ZX9Vs+E>OTK*cp5GmW9mPJJdMGveKW8rEl$4w{DpsT?_V9B zg^R|tYu~Ky`-LC+`sZMx;rX2LCq18snTE}8^UBB1^n3v>8s2`v`1zhM!bHRKMdLM| zFTq5^^A+V^^zTn|yqr2L8q;=s{cx`Gzxlq;{}q^Mz&XD5n{e~bDoixI{;KXWQRj|t z4zIyP!}GP1_&Q89JYPSFZ@@&u^No}ECQLLu-!y*2)qf;{iH76+FWW@Sb6}$3dCo~Z zm;26$hUey=E&DvUXn3Bd_Fp^K*PjnZBj))h@d7v+F)uiY7sAnqd8zR~a>sWZ@1~BR z0k`}vHs0nw|9qqvj)riKul@ElxWFF%P_z|n|##Ywypj)vzCeav`;?|&5>4Y>8c+W0NL{nc>&v>)~jq{q3>6aIZr{P5ns}M9-oH!f*c)gM~^JdeK-~TvjzKzblA>y5GXWyb4+n(k-Hb-slh|YdADu{V2yqWtyeT&x-)8|XD zxiN2}yv5!BsW;|igwt<_x4Qd3^#ynbyv^PJsXxFw;qC7JPXhto1?T>Mzc`oI!2nNF z-U)vxuR{UeO*!}f`vo35G92I;%K7ZyZ}FIGepGl@bWYsAUU)bD`4X?Q&Ymv;$Gng7 zjPuWEfcL}ko8BL5EWiigRIK;M8V~S6IDXUnV@(A35PZP=b96nxhvD4+PyBOqBfv-C z-2YGfbJXTm>Hk*$M&ZLQKUSUnSRy~h;N*?mKlR95%(wDmoO1l4{htr;2{?Yy{=57x zmaH;YffCun~IuS)^_Y04+zHM}kd_zdOT|L+%<@VXM)@EOaGqxmr}j`=)%*7;{Gz!%{7P5tBICtvc8?HA$rP5tBIm&KRh z_)Y!e;+Msj;fv;D=V)$#ufbO=KaMUr&YOO5``6** zjpWDCf|zf`cLR=Jr2j_?1AG&XU!?y>i+-Qer_>SrBK<#F9N;vBXnq_m z4R9G3Ij;X@0iF-fwfyL-G0vCFbOv}49KWf5x&j;} z@tgW59pHFc{HFft4)9WVvH7R3GQi8=CFY;LssJyCmzsb2ssp?NUKVY8=FL&+ScP%< zlDW^1qm^(pbp0AKE?@GFc@?}O%6aI^*f%?Ve)Rm9SHmme--Nd~{`Lf~fmgwK@9kKt z<2NOEEu3p35B&h%=6Gj<*THMxyf=2N-SJ}yUJtK@{|4^jTlDz^Z-CcDIS-!!ckwOy zUkTm_=l6dfej(h&x9ArM-UR1w;uige8BOc1n-1% zzfDOZ?A`ic*g!jWg z4j&BI55ZagAE%x74F&ix91R&?{qx3)xd}kr{t@_)`M)p6@h>L)KME%<>i^}KGuztw zcXSL+T-5(70X_~VF6#f)0H1&p7oDHh0(=raj{kV?`1ovqPr+ILALG64<8uK%4QKs- zY!2@G&rJ^E_Rqjs{~x~=J`}K@g-^rD|Klz{i<9=~9_9YOk6#RT`I*J%;oSfCZU3A6 zZ!mpsa*!9-zW|@JI8tVtg_kD!{`%U;doE4+5==XVF1mA$;(Z1pU&w=y%KOEo38(;os zwzU4!XF2ZI`KPbe*>iJ%n2TFekk;HH6pZ=x*FNGJ=f6o8ZG^Mu&Hm2mu`{rBxp@+x=*?Qh`Kw?E0NDX)ar@Y)=x zU&^cC9KZIp1b8jwyf-b!_k9`1|3{ABTz=G1&iXIwQ(te)@w(&nl-D}{v<0}d8^5W4 z+5@~1j^ETj9Rc11$8YMN&H!(QH#+}x1$Ya*$@wQ8;H~gx=b!EXZ-cY`OMZNO)%a`w zDUl!TaPmg;qc7%L@$G=)7wvz4fOo?2i}rsYz`Nl1Mf*P(;AwcL>;F)Icf-3}|AzxS z15dmDj|6xxocsTiAMy6O?TP&8gJjuU6u;9L385ASvUSq|_4IDS+AtOWQV9KWf5 zod2`*hv4{4{j(OZABGQ_fBGi_d;~sZ{^_3z@KN}%`KNz6z{lVt{C>~X#^jlsM=%?@ z@i7h`<^K0u*T#fb#C!ri#{Id;A-`quNjU5O6K-yheX{rzd;!OqEqln zc)4C5h<7OE<}QAI;Fwpg8|d}%U%LF}<`P^VxA}!*-W12pdVGAJ%fGT0$?>)0HSj7u zK92RvZj|faj@QCj|DX8`ucNk088?rJc^&07@Nr(<9CSW6SI|Ah_w_uu*~l}0$7_?> zzk!<<=r_`ZH}I%~&++QU_XT|UKjw{;%k_WG4}QrwlZ`L8)BenqtRiTNhSVQ#7xLxu zm^Z^4wf-&6m&;?`q8fJnWXyKC@PwRyJN;HT=l^>B#MN=(Unh7Qob_L?pG-LWZzp&= zob!LZelqF!Qi6BDIsez|CsU69I>9^Pod4_flWF4>FHP_+IQLH1>nAgg|6zis;r#yJ z!*cy(*70{IcsJ!;aJham=Qv*;j{BdXJPnuYC-aUUO7LFFyWw*EWWn*_1n;Aq^oH-~*KR!R7jii+{xvaM>jOgFO1-AK-Px>@Uhq@FB_vh(Gg3 zziZz`+#DdbA6AWR&paEYPUJg#zWg8a5%^HFZG((E(d{^2?vME>d>D@ZPPq8Wm-k~n z250?e{KVVEd^tbnGHynR@0Xc>YHXKFW~KiJ(%QcX_!#_~@LI=zn&6Z0aX8oS?yGbB zw+TK4pMZ1y?!J2Cm1igTG<*`y^}G8T94}As8Tb@juFtsfU0I*tv+!yBe+Jx*@5d$-nyw%>L5XCip6R8BYG)SLpa#6MPN6Lj13S z7dy_)1>*Rw!&l*r@U-LHJRs&9@HMy_o3e-893bYK@O8d>dC+W?|48OH%O8B2I<`Uk z@c(_yw$Iz2Py1vmrYr}(2^asjI9`(Axs*q6@qer1f0W>~6bV6< ze<;BV;CXQIe~06l1TUmKA1?mybo`+NFQU8vF8=Rw{3{7AeMCd958bzH{E7?kuWZ6f zcobQDj=S+CHz$aBDZJPnpLAM>!8!lu`fI$=zODMJ;g#^*7)$%NcnzHMf3CmATNbZ{S2O-)ep<0z zYEMh}w~q1}xXe$hj=wCy>nX2=%lx$F_=O4HKzSWp=BIVX>k_3==JTPbgb%lH^^{09l%MtKWd z#>c4R&m?#|<*jg;pT>+|nV;Ytl()fUej0cD+yw8Wyd5s%W5V&bC3qL*9dH>RlaAkz z;AzS`;W9p^9Pdc*ZpyoC{`qq^{;%Zb8GI8mN5@A7o_6^^?d+eF-@kIa7tXlQ{GW;W zt7F~=&$#@b4e)+=ugm|r03U$&x%{6G@IiP#`TeLddA^dHd&Kn*!3W?UKLsC#bNhKMEg)lOM-(9ls{Q$KWGy^5b}(3cBKu*iJu>3D`d^KTT0MCO<{+AoSdRu}QQl1Z&{I78Ql?h%%c>!GVztZtb61e^RAc@bRlzuIvodnh;up>Te#WtE^^*UxN&D+~$oW6Vw}0NOrO`Fqd`SNiUeBYJ z`GfZd`imTY9q*sYCcJ@1otr;g|F7ZZL@{qv4Vyn)|Fd|LYUuTyvS{}TUn^1v@TfA$A>7aYIH^{wLr0iIS3>;GVYcf-51{|0%!hMPO-KT>~&M_T(I z=DqN4?SGi}sYcEa z_FH@gKIQzo9N@EX{I3383Gg{M*Z=u^LcF~@S^qqIRzIH*<_mDH|MU5Tc+0Y1gwMPF zZ`v;JK9cDF5*)us|K0G3;BtIo{#l0O7wLb0PHex$SKv$5|9&5zr2Q%!zexZ4eSDI9 z4ZcGB=i}yQ*S`*5h2ulNWwmbu&h>wePvR|$Z^AkM|7{|F8w!{|UH|BF>NxAae_4e_emN1H1%Y|C%2y zwh#QZF|UPJJO8u>cpV(SX@0Z?cs(4ysejr7yaA5i)IS{o-UzR!f9D#L=dAWM!5iQ& zJq2%uH^TEy!CT->jGrT0oSVCmRn9-H@MhIiTl}W}=?(A> zIDS+A^aXe)9KWf57|gO|)!zm0pnu=xbs)ggly}0v&g)=+cT>*#|BE4BhXOo9dD_O$ z{e=PE3-5OQ9}Vz6IDXOoj|F%?9KUG)#{+x-j$gF@69GO5@7Mkt3_Us z@nJaYKmCulEItC~`u}ee`FCAs^oltCqj1juW&E62HwpNwVm<~ZZ!|xa0(=~f-_$?L z0X_l8Z|a|w0H1{8H}%hIfKS0E=wE{|dCqFzG<*`y81`EhpMg)oFY)vw`&l>|a(>)D zYx^|)*VgfW{~YCLD4#Qa<5>wluXf7sck}m+Z%yz8I2zG=qSXBb&Yqj%>0iaLMIQ5< zf3UuP!s*LR?_$0LU*PzuocK8V_kD2d^Mn1%s-f{Y;qn`PAhutDFIjv}uujO9#aH3P zP2zK+SaCLAgA+H2&xw)%Ux%~)KgDzv<0e@gpW0R~cU?dSf2PkC=#tj;|Aa0bT+pt{T7o z0563XyZ8+Rcp04c|DV1H|C9x|O-hY!#d|%Il z^MASi^?8uZ=l^p3=Ya*szn9=0@HRNte;!zLT)yAn?K|P^aIXJ6uw?vZ`F?}vUGNS#*S{WM z9+K_mq6AOFJKWJI+lp^)HEUFOP0F zKBpZ2cw&6^!5OzYK3#m|rk1gNziQa{bn(gJ1MogKK3#mW_#m8i>HO;Alf{SNtpCsC zlmDY}`?l&IhO_=ZE%W18fRDgA|9_hKWzgk!mi{Q5^Z#eAfrr{R2Iu_$8R9z_YTr0~ z6wVpvpv#{u{Rued|2jT>e3Jf~gmeC{^Xpom{ZsG>`+UNn%fI(?(@>62zNh1J8a`?9 zyT97(-+!B4pD{iIpK|fri1~roeilw#<@n{qW`NI8PF!Vvz29(z{+9hb9KT8Y?#~I> zFTm&U&tClF`j=(D2%m?y!`B1$OYjBw&G1nBm*I+n^J-~BBCz5!pup5x2=Ta9y5)iYxMZ^G%fjIaAy$7GY6u6mBo zQzz)R#OMBE#o0UuPTVv;B>|p`9mN`-(g4qc=kWPX=EwWX0z9AcTsZBxzdXPTD9_{i z#!q;y2=GG6(a__+D#y90Yuvvgcme+T60g0+xvA@OV_r--aZ&% YpAHNWr2Q{p%E zPi=sg!i$}M>H@qBj^ETj^#NWEXZ=_IbOm??ob_M*lMe7oIP1Uqr#rx_;AqJ4_5Gv9 zTi?O)v+rLuWa!9|6J|}r7&3I|gb72JlFdR|MY?M0fB^#r z4A@|7Lua9`nnr!5qN0(ZO`}>$hKf3k^80+h-{)NSbZ%C*0y z7`_CKhPJO(F5~V1ZV!2{<(Ba3~z=r|4aW|>e|g9jSozop}h&*evLL*5B*W&SQSCeL&E(OQ1dbC%lgFb&n;V{ys{ zN&k1e3*H$V@%qWU?sU8<;Gggu?{sjU|!t_rjU~U*E!OpYeGa za(}Zc|31Q*|6iAOv_FRT5zhSo`klNUh~fJQXZ}Y&Jop`|r2YYTpX$f+gYf;TAJ6+W z-Sqyd5C`(3!(sjp!O@WN-Ko*F!BG+Y(QxK}^ur^CkAXA)qaPkAe5|IM-oG-$!2*6XT0cqI z#_>Qy%U@)17Tgmle-3;s=}+c0&-hKBqy5Ms_PIR9!9^!OhUXEU1OE)K1u;CI@Lbh5 z$n#BCNAwHed8!}J3*q^yAJ2<4-SqzE5C`(3*tGv`n*V8VG_?Gc7U!ndwEY_|h8Ll~ zgx6BzH!s!xX}pB+Y4GcKEsNo$gcrjlo$?r7MtF(p8|3-soe}+Vc&X~g^9p#G>c{g+ zO*g&&=OGT{N58}JFNC9^<*&0imEVYzzY1Q7{tjNNjejd4-#>HyTSWLm_$FSL#PDju ztKjv#*2Hk}>mt=R$n&>8AJMOYSF3(JuZ1sB{diud>8AJZ46**Gd6<967aCgrgBIso z-I4M)!0XU|h1VwIx6F+AuaWS2_;b9vHkQJh2ycM*@Y)(<-%NO;>W3M;r6!`^3U5;V zc-{eTR{eP1sp;ze+R|c+a?3B+pYio4^~(9b?5`~?aeQ}#cfmVte{HF2|F`@j!n@&| z|I7VlOI`cFH4))E;aza{*Ot2Wf9oeAT>R1vXMe43kEMUB-v92}*Dm-@_Ln$gt=sE( zQN(^Xya!H?t{djK?7#W)?Sb!tv%glC>G)3~d@p=Aoc*=BEXQU4&D;0F+5eaQwYqG_ z_4h?w{`SH5!r5P|8}9g@BldmpUO4+}bt4=<6yf{f`{3-a)r~T~@c0Nn0O$N)_Sfo0 zJN}snKM3dk|Ndu<$+P_UewhD$I2zKv>&7_ywGn;@&i?;F)^~Mo{rqj2A6)qv5)$|J z!&%?e4L17}o(4Ze`(u4qHzbA+COlAmgFJuxnutC*C0)@Ej}$&s(-r;jNa4dY-Sqx_ zAr9ov1;YGi!iVBNX&=27=iB=I534`wT-uGb52x{M{r-pJ+3-xbw2wY#uiyW0d^q7* zaA_a=jo+r<|8RT+;n{F$9|s)Q?|(QxityoZX&-LNEsdH&J);{{3eWd+Ur_ye$ zeH?Q9#$@}b8w*E6>%Y+Wcm9y9|GIH-_Wuv&@tSMA>NYw5a{0?4d@TG6yynI5T*Ak} zNAj8Ko+wyF(-TW$+T! zkLTrZ=703VBgMW#(@lS8Xo!RF^5+;~`77aQX!&a`&Ufo0(6k7ZJV?zL?h~F}#}aD%Cg0^Y`XQ^q0UFseU}KfiwT3A08?8lCLE}`a7qD zIFLX82+LmwM?=cLwBF(@IxKo*Fk(?j+{?!a`RQ-6~3TOUDKRiUj_4}WW?}W?ze=WSq zasB?M<2`Vh|8Io5_IHPV|I_hZaOVHj{9*FxuKnGi-~V)cH=Ox@^*Xp~e|PBjKONr# zXa460*)vYBap}wVKfV9=!kPbN{jt=Qf3e>rqe_Gs9 zSN_F$5&b^6%>S%Emb&sUo)O{u;WGa-zbtj-UwnInAArmJ&-}8~m4ETF2tNpC|6k^p zrLO$^a#XT>{qO^D=9i_e{EPMedYAu0@PlyHA4}c%uvotzYMedYL|s3e^~cgW^WS3q zeyHPV@I&lxj^_St*Z%nP8}83_d@y#H$^QA$Y_pd?#|ilm!qeRT-0&Da6h7GP&y9%T z!{9^Q{@kb-o(X6Em;Kpg&Oa&XXTh2OWq)>=^G^!ThBN=m{_JvR&!6|u8eI8?!?RrZ zaxH!NbDxlpfM>h%<;Cz(aLTRwkNGhizb>WRy8l=Z!|~+OQEvaSFoutXv;VLAk3}(j z9Gv-I_aCRl@EkZAy1&@$IDZ}#mM<4R&h}@Qw;Jcqfmkg%|K!1Q%s zCi}C?T>q0l7Yca+9KVTwmQ}{s7sBzI`sYv#FM_lGFZ;908)Eo0IP<^wXL(}`FNQP! zi+}jj7d=w)R|22L`0)U*uKYDM$^OSVQ-bp@JHP5M`OP8n}#a`yAKbe{}7yp72_@jBkC$e=7G!c>4yz(a`lngX8l1 zaGp29(NON%&rc)ktEEkFG?csc^HaIM&D%G_(Gb4&e$)TiCnLNSj)wHV<*xtzj6Z)0 z?K|Mj)GzICnQI@lK_vg3@K!kMmt|e1U#q|W;L5)P-T|lmEpzRoR)7D&@h*5Lob&r- zu6@*A64CF5?|^fDzs$9d+L8$0377ew`E{9VAGP}ZC#T;7Xa1M=x6HMVTK)c$T40X_wmmmgP7eng3~1(k`|AEz5OWzhCF{_riC>X@AS|jNcuZ|7law zF17tFW1NxW?#TR4o04{^?QdCuh;Rk|X&PMo<7=8$TknxrNyK?CJ z`LY1sZ{zE-g)ux0ekeHd67D})nHj^$DH=y!avVG>hSL+4rNNJYXUFiNaLRSv)4aO; z-Sd&;{Xxry5l*?34>$XJ&W-R)wM+1$2Z?1P9Ouu=^j$V#Sv-bOzQ6H0DuzoO%5}Z8 z|Lhn(oN&sed~^&SVRo9ov5qf{@@u` zPCv@Ws)q8FaeN${aLM0F@4qdP{N=#M(mtjC?Q#0D{*y!Um&;=uoc6P9ukm~3_dz_* zBRmJr_`j^z@zD{UPk1g|`rkgsCq;Mx;dyYz|7CrSUmf9vgy+K<|CjA|{MHCBBD?@D z{qKO|wGlpz@Ituszk`mqM0hdb^7}uW|1aw|&N_hByd+1(M@=2-ZS82b)5`~PpU|F*I#hIhi5 z|KNm1`hoI$B784g=6}YwdisI#`y#v-F7rR*TYaVD^8IRGzI||+{~6!v7do!{ z3(h}%aGC!Z-|DN3GfyY&_rqoWXMC$)_vt-=U@ol9me+s8xFFWMMw=}08wI58o z3XHFG{#nVND~9^KTb}0n=V-I%&lAJ(jXtOSR{Q6ekcZV-i{Y++rSMVk;jVuc z#ORNPk8u67FoutTk8=Jia{SJS|Hi`ctNL$R$ix1>d>kCVs{e{(cn%!Ds{dU7T*aSH zhULqJ<5%^c>z^q+51vE$pQrq}G5Y!NT=;L{c`>{Io(KOqJU@mP!tpv;^n+9k8XMV^yuGj4ObIWA=D~97&^;j)y42KIDS?C z)yMF1cq!xiUA$Jt@Cw4q;G(lIhF20^4rhE=UKPU^63+g==&y41D}U}8mahuV{=ew2 za`l_S7r|xzM}L(Ye^Yq1rmOSMs+VKZUjkob^|K;QzXmSz|ArvZkmc;R$o`v+ugh!U zjC)!?9U-SzI$j5--n4!?V|YEBdeip3BZfD?sW+{kt{C13Xa8UKm%3wk6P*2j-Cx=n z!<*sE|GK}_6T@5KXmI`?9;^BD(Xf0S@MiqO{mUy{{j=A7RLDEwtk?@tgXmH->k^@tgW*Uku*~?^6F5Xa3jo=Ytk!eV&{@yY{gczT5eyKjfoB-V4WX>Yqa~d>ei88rnYUN5t?U@HF!OZ)5UI{*vhr zg%5_mb{IYkJ_P>f!|+V_P})aSpFfWc%a;Wo=KM3(H2Cw_uzgTw^_%)S5Wkdn-#Ur{)GrHg%`s)zggk^E5GmO`&Svf1kU-*3g_P@`F%gn%i*PP z&Tm#Un0}M&pLkvYFJpbrjJU%2w@LO-Jgf}aS`*=m;0xijh!q{qUhgk+`ql6%IOjJjIvw8~v0nmb{+IKc6+0aN zM}*hFng8YdW<{6rje38X)31dufpdPdqT6x3zs&JEcukPrKg5_k%bzoc{;7x8y7uq# zxACS(`)`2Px%Th!2T%6DMmY7R?Z3;?Na0QJ2G{<5{-XBHaOzFl|IQfuR(KQN4;yMs zo>TNY;LWt}$oQ7RJK?SHR}W*q1K#1vzt`gM=h1^h|8&9ei}wHCkSF_pHypoc`S-=} zo$xMK{=OLA1II5~{{1n07knq>zs#6C%b#0^`P&WefuDUCz6ZVwe(GWPUO39}&Zc!tslie^d+~1|LHH-Pj{B&ks4HrHwx;M!>UO{TIaWQE>dC zs$dmpp zgyVN@U#^W~pX5bw{I343h_Rmr$M4#{Dr0ytoa_JU->Mj10-xsmyC{a2!i$}Mt7CW> zocUk&UspQ&)@I5thqS$N9;H_PmCha>e*b1g1suOf`ByG6{S;oQ8e0C9H8Ff49KT5U zR}PEeRdD8iIlpXh{%d`d^Gi7-e~Wl<{*Qmc1O6%fAiSDKmHH>1FHsF?f8mj0U!xkf zKHF(gIFTWL7h{#=Cjz`OAu>+hA_7U4d*e(39W7knq2`d#Vj z|2|#+y7KLY_rR&&m9GBp)Ag_8d*Hj^tiM;f`oB-EAA0@0@ZE6gccrWU`{eqe=e_Vf zaO!uZtN;6!NBBPYUdl)Pu5|T(Uq^)Z!F%D<@5(|~K3)I1{OyPDgHyjNiyYVWuj2>c zeQ-v!m2P~$|CosWLHK?+^}Djz?C;n6%bk5c`~aNw_sSB-_5O0l55W(@so#~Qj_dv9 z#;G%@cdg%*Wsd9p<&LMp55c8=%N_q=GJh)v6CT+3-dN@M(=xt0`yuc&yMLjvG31oS z@uBd+cKeisj|Q9^hd#mJ3h|w3nF|p91XocAjk21xjy6U$G}HXzQ6IB z8^gyEJ{m6Ve{2jNNB9`W^I~|8+3EcO1&-ey$zLuU4f#_Ee{|j%$zL8kNAu@#kizrf z9j4rx23Jc{Ac{|-1lBf`rFXa3jzchK=$BD`ER ztpB<3_ko{9cm=!+d+C3NoW1N{$RX)h@+fEji|c!<3PYwMdv$IFuI8`dnk?veG~%BGN?r0>MOhDWtq z-!#YYTKE!M->qzo;dQEE>zj@kUJtKj|1i^-JU>_+oUETD{RSR&a96hX@kTiN|J=V2 z9x3)ss-fjyHPoU!_;#fH&2ao8J#d--nco{- z`+Z36Z})t!YRLSaak^`N59{y8|F~84d*RIg%~f5w-FddF{$@B?s}{~2Ez8XT{Q@Plxf{~2EzoP!?T z7~%bJng5yJ8+`eG1(!qocZi3~|E%8{eEI&E?}IGlc`{VOMikAP>h|F+SXJa>I3IlinK z1s@K-`!IYoT=xGX-+xN69|Ird%3oj_U9U#UKNgN(wETr3PnLfi9KUG!i(+^V9KUG! zr^WDGIDXOc7sv2Ccnpfiz{^4$M0rC8ycB*_Jimkd-H{Wr1n~oU--o^y95?vAsvtd=d##WCO>p!h z^}*4LHU>xE)E5jM|7b9HN)N9~g2CSmV0<@g>8FChiwHYqNRY9`jl-ep|K*$aI^SoQ zSoPx|7!H@Weu2GzuaoG%%AGg+rdjjmpFOp3@@LP@ zA5&R5J#T#ebPGLu>b#j}&#$=Qv*(rxD4kI@{hG2F^Gm1Cn{mT63+BxH%uH1he=lPk z6CW`qz4<$Rm8WBe1*Z(s_Og;V_vj;i!mYeMq;ZZN6nywdB{fg4#=%Xn6ZAAvgOiFwqb$aUTu2*|!lU;okmNAvb&WX;z7ba4E;L zA)l$~%Y8JWaZivwVFj6?FEfQg2b5C5$FzVSZqpO;{0Trge3_35beNPqq- z`~_?oR~p=Sbj;hFkH{hI?`0k@1?m5Z^o?U@2OlT&9_6p{?ysCLzk$75&%i$s^4EFy zvW;gAZatI2--0vF$#~Y_=F=4ZE}U^r#`6Z|MLD9pA%HW^$#~WHlJV*iatBr3{(me*^2s;uy~SFZU&B{_|q^2za*3e|`*S{%@dM zn*V|r&ivm%xitUGQ*xx#7xRAu`~NTho7d_X&ivoN{{PGSd0i62ng1Ku|9_cw-%u07 za|mbupY|Lc$6b_c&(x{3^Ys6?xm6<3*-oKV&?RAcJaSz9I}PcKA=za)k;|2N=Q^S5Rn*T*HyaHaP?bjgBDfz2}my`edg2XG?G4>1L z6`KEy%Nk;M6`XR>|1vIXjNyymluPp880X(=c$MY9(e<((sD8iCwa9}6MFupy~9fRWRs7kMkH74Ek~(uh#{Gj(s#3blg2W-k--X z1MbbB3&vqLna7jCpbM%^>$opt`&ck&C=1;G_839A8UMa->)yoTAL{4O?8FW3dY8m| zlgA$vB^LioKPThKzCOo$2k^(+6N?HbO`m*e?!;FM{ERz)m-J2`-n*kmpCc*8rFU#- zX6e0=OmE`XT!NAwD(hf=QEFM-S(>%+=Ajqt?cEGAIvHDydCs^@f%Xdc7&ir}N`273<2}*ij;$dYn z%`YYGGPg(knM1tcR=n8s#wP7Fy#wmcOD``hxV&(B;S~i^NJ;Ms9#*ErYSFwRX_xsD zzb_+4W{|$C6Q<6jjB)jMQPNJ+dsEZ<>gAI!oH)fHIZy4`&SQO${uuMr>IuQ1%*%Pm z>*s<&!;TLIeUvrp|Jp%$*?SZp%aK?;V9Yq_!>&HLkMzltg7h~oiS&zO@BwS()iaa1 zv;ME;oHS>41?`Cbe6iXHPk-W0-Y-`BPizd1JWbPQY+WrH#xpKht~~o_ z&&|eo1M%)O{#KA?_CF;|G{j!`PnDngNzd<5nmw58-sM?>tUkd?AIJH{zQ;5LCe1hCK|$L@w!F% zX$(tdzlAW-@a1bW{%xPXHkfEQ`!xrR{~}13{(Ugf@b*7fKD^D_{~RV7*e{Si{*dz1 z*+R7RA0kXNy#3?Gzw7z0V4~sd*Bmm=>9nQ)C`>dYf1E$B{+;qq{m}d8cZ7+C=(pj& z&BoaRxAY%}iH5UZ)35x~bRW}y3MLvpe@_{|!P`Fz6AjP*YW!}`pM!~p(Qx)_#wkDZi{Ab%m}p#Q{ddh0<97ugKT_M@yD-r} zed!SpoCfyQ{k$J#yvyykFuo;3L-c=eIqyds-|70xnqh>YAza79Vai9H860ov zGY5-C$TJ7v^AJ{D~mV{4c)#T`I=_Z-j;M{E%WvTa5U7u zk@rPr&ncCauaGb_!u*vOf8O&VI2vL8rYZl-ghCr_$&CkVDm2Zc z{X*ljy?rGd4Ylv#eUq`Mzueu$E|19)WAezksHryjKAd88*6G| zrlIQXdFKGW111`t z?-;OH%v6(I=<{w{<$>YK6b)HLwHS)k(p-v=pb#T&L2H6(eU=WjF0s8 zyI`UryfMf)(e5Gm+}YlKH%v6V{T{RbzPH~46Aj^=q@QK{$3eQKzZWJN&VKE^#%cf7 z|9WAfA-o6sp~l<2{XUpzz-b>D#}_F7JYT>x`#zXxz-b@;_&le_r)l~3!$bqldchx` zf5ht_fQbg2^@=~fFv+bqSpOwhgP8rdJPy9_Sdd}m>xYSk=+6rI*!&=2{18kugs({Q zXI=UX2MN|-mVWXa@Vq}d|F2Dh9a6jWUEdDvzx@4RsP=E#OF}ewq(4DAYt4UO{#I~| z`e*GB!q9;0{Jr+ms`2GI*Z+y1a2mm}U*Y|k##>zfTsw>~(eV0b8-LX6XTn57^nV%V z@BFdOe`~W~q9Ny7rzd%-PyaNSXb3-%S34&=e`#>+k>Pn=11yh+zs8$QyifD6wwAuD zA=DlJUhrY_3wtSRMf)^Y?n^Yzg&+3ma=(XaoW{5(<-XK7muby!oO9v}u@}GkAduVZ!;|{t}pJrtf;pn+LgH3O-`~xfCuM7d!u4t8sF_ z>ishnCK?wz|6FgJTR*IPUx%57<$td6g`R%{E*hf$moWW_ANB2GI!rW#zmw#wYpi@T zVdk^+Cv8lVNO?#4c7H8gG^Pi7opf_TH7AqoTf9kY|{qNyV zz-ds8W1M|;#Qu+PG$enGV;z4cl0U-N{$BSX6YIN-fAXq;nZo7o&+tF$9%W*EcMSg< z{7<@nnOJXYq9Dco75JZZZ!@vp&N+h9AExkW;{Q<|%a5`d7i$g>2&s^{3vEdg+I5|cmy{DJg zq0at+NI9qxG=yi&cJ(~`@d#(`#%@slGRo0!_NPyj@1ME+G5w@!Kc_jz8EkEpX~%Uj_Em&e!cX9}K87zMd?Dq31pm4EODTUf zyh_WTaY93k{Sr8Sq5K&q#QCoVj$gRHAmfCl82ef{ev$hl8e3y{9pN=v{)`jics;yU z%b#(AYriS^Z-Ccn`7=&%?Kg!t!s~>om`<9XLgCXbc zG1tDyYa`{J$KLC@{utg3r{2rH#OtmYzLW4Sm%rUHya!IcZy8JfPmAHZ;5$kGYWUz7 zz8l`-((jGod*I|t+sD2bz86luZn+r!VKKZHzK8U0hiAs{eek_5{iJ`B{_BJHy7c4x zyB|)zZuuJe!(;Rh!23v_ez1N-3_l3pZ|Scy9LVN%SbzO+@+IY87w6wYaPoBv*P_;s zdA~lIiAL&u-YWRm7@h_{9QWQJx1UUz+~382x-W8V&#EHQ)GICneVx z-{l*wx3nyQiep3vugOe}yUvmtXeuu{DlX$In{O`&2`??0g(SV1?XY}`PUH@n_ zJI#NqMUjg)Vg8%o4KDv3F}xX0xitTsF}xK{xitSfVt5Cfa%uWI9p~atn0_ame5wC> zV)za?`O@@v#qcgT`O@@v$M9}A8mm9eYq#Sak^Z@pa5UiIarPq--eY!>|MevnMJ_Id z`QHVnT$2Cwr7?UroN{UY`(pSWIOWp(?~mbo;b`dj&0gc@&WPl%7mkMT4QY3y&0z4`tn_>5sA~DSSAbd};clV>oR=^2PctV`Q9vM!|=ZeodIX)L+s+qv0c5 z`r~5s$H2*#rk@kT$HK`M>${ARaeN$n4C&kcrwXK`p981vwEX!o`nhoOrRf*M@H{x_ zvcAh0Ssugl;kl%5_d#idl=KVWc`p5FG4_RU@}=n)$M7OJ`C@&SF|r|sPlFed{)5Kk zIVJsKc#)=`aXIz;K3)PRUz&bg`AXr%Ha@SfFnhT;>iZvkUdKHh-zsBxIlPqgS>LT+ z7{egxk4bxu;CtsR=bque9lP^twNeo{ECtq6rniyUUuX5?v zI?lz}F#RQP@}=q5#qb(9`O@_3V|Xo`d};a(F}w~=zNGvcavbO4ZkT>OoP0_88)%1e zd@jlx;N(lwZ;s)OaPp<;x5n@$c!SOl87J&BE*FQx^qb+0IzMEb&=5H1OHx#gA~3Gz8AjWFuV`m%l`HQd_Tjbai0FZh|B+eI2YB}XU{m@wg2<< z|9u@l0O$Mv{Qg14>8|~scaf}59X|-)5C1*9!SZn4HzT|segOU=oOUM1dHVZL&i)Ym zpze`!z0ChFzpfzT|W)BDCZB7^^?=*9qTINLyTXz z04_&1jF!3q4YeQY_=*T021i5r2;;de5uRxpt0x$f=ZQbTKXQnE7LQ@Jzx#H-h6Z_h z{==1D;qu7jdnMoHb+qGOll7J3!wJuV&*ODW3?D%_`~MfPzp`O$3?D@}8k+x6j{iXX zQ zS;pj%bT%U=<^K=YSzGOvz*GUU_Xq{5AgBtCTyg=A z-vvkCRmY<#IJ&xw2mf<**AK$<{`cNUAFIcs|I#G%J1Kk)kD_z0bB3%cshH4x-z}!}6HE>lgZ2O!O#v$aFPdJ7AJ$yMMtVNI9B$+~aj~CrNfy_hG^< zkBJRjzu(}l-3u=2r{%~YV`?|${e^vxMbr5$VUpGkjbTrc4%de_H2ZX>6n%9fNb=vq zqfMiUmV6G6E6#QKmvo-waepM8XZb8?{Wgql_3|iT5BPMZ7G7F#k)`to!mSLZ^@pV0 z6=kkoB^~a$-_RXNhwJkjB&}zY@wJ>!6ZWW2r_g2vDbHIxtPH00R?_Z@^=>?sbpFNT z$z(cB0iPwUKPTgBI=zHFolHmTrz#lq&HI8uSH2;Phs61JFsS(FJT^w`|F_;!&ZZ+t z(|o99;d6Lg(VJ`^O@oQ|LZqBeU`ttfBoApH?AvbW4a-@?4MtjT{D!&sRE~sb@i{!M zJUQ7unmE(l@Gnaz+K-x!38UNh@KXBGMfu||hD&+4lIhBj5G_83$CZVVbQsZ_2FIjx zav0sxd42NuqUm3~@QT8T)2B|lQd+yEa|ZTShD4KSosqP=QubTqpv+BY^ElpEN_jqQ zVe+isgL`di*^HZJjV~#gH+^c}q>FUwk@9?jhn2y!zL2!LvMo|Sw9G`o|NRE_pelwY0E$8dWEPVA+9SyC0u>NbhM&rtB zqG?{zZrX{ieTd&@@W}Or^BIt@2~QWfkuJ% zW+V9jD#sLABT6|~134c`UgdLmT(u%nj*YOJKUg`Y6wws^U(3-DX2Z(y_oU#|{PAC# z7^w~|2iFa$6FCx1lGn&S(>Jek_v1-@{EA1-2P+4y{)3l8Go{s$+O8h>K;_Wt&~h-B zx;n7DM&{M&Ux<|BkHp*f!OHPJs*gxHWPWYxv$?0~sbo3itfT1_StGk~XyW8(ZCJZ{ zk2qEbi6+VGdrAA^H1=KPpguOH!G86@%JDy{kI54!TWydI<=7~FROZ%KG-Z3D92>I; zdul*AtTtr59W3BKur|v%Wv}^R<78~k=W%vK=YQ)h{d41qlG`ijrtQT$}+#}5s< zn0SBuV1E1`wTFlwqvPeqVPQ7hd@lX7=px3+!Xp0*1(N?ykuR%z^);WvW5(Z-=g%9@ zB;G3(=X_qKrO}oAYQQ;{yH!z2f7*CjXg)CADJkiGPJJhl6QaHGb4k0auZpD0{c;<# zqUoL+pYFLyd!3(N4a=K9iRt01Qf4VH^Svu$VxwqB=KHIk4nCqP((ag}H=Y@$JC*{+ zr#o=||7V!)#3@rQouaOmbf@yLGMcum58W|yx?8_Xx-0^oyp9pKOa%Ql#7ua(+VD zE&ZGIHGC?O`>W;13^K;DZ`Raz(M1=@?_fAjzsEjnkiq_ew9DH=GkKHPQ0_h-5hPmr zKS6{$f;1PT^ZDN-U%8XVPo6QqV%EIEc{AqBzhQR8gz_?e|KPw;6Hgs<3g4jFJ6BA! zzjBAdM(*j^_(LZm;qtpFhe}IsnBl^tewh2IBRLWq?Y9c#{WbRoCmo^nx1R7N5~S*h zjhpoSHBa(Ai!kn*fbEsw6V!tzX+HFFj}Kd8kye0g>v6IrLkmWS^$ zP$oGN8*6=bf@}H%euYKK+r?wOhKsin8@u)WwI3c>p6#Knyh$z3_oX}!#Fs};2U4o% z@a3sR=AmRdvE}I|j`>{b(;wH4_2qdE-lf4-o)`4}wU-Sn&lBEMUsKDoTFUcuYI$_s zMg3@bQmW_h<#`F2J;`)p%fmi`^Lb+9&M@w^mBEQtKb*U7d``oyJa6m!YikCU=kKAd zyh$z3Gg2Nl?OhZdw-37hGjZO$xo*rjT))BHiH)x%^<&HNHgU|?iH$FXaj(5U7^3Ca zGz9*JhHE)C*@$>;x0FMF*T>~&{MB>kRha$z@)I2|Z12q{lv>_brM!Hz%u(O}o4?KX zmX7u&uK&MXID6*x^DAaZqSprg(5=_YxHa^SBXl539QSpGGx_3`9KJl8zJSbd z4YF_>&)6xourS^d-u1{Xdco|c<^1Xm}CP02M)X+dzT)!%2~XR1A!;r&(mzLY8T zNVUI$u(M5HzaO^LcqQKtijIq$&bK)3Iq4V1`Aw&aU*uwl9XihI{4=T0hWV+pZuHI} zO4vRmNAkH(fA=P_iF4jf7n_EL4=C?@Rn)PJHTZ=-r}IJ!-^Xa#A86T5I*#|#&`A0r zDfa)zJ85TE@%XHYC8$S#l-30wHGea&Z@R*``uiq*U)nsdomrFc_No5N6@Olz^r!SQ zT}MnR)M3oI^RRxDcH`$^QqX??&ZNSN%4S?UUs9BE+{DA$g81DZr7ZER9DJ{5lZ`Ld zZtm77rGFh*j@!Mdz9!2-f7$dYDaWGJa_BnDw+lB<{&)Rl1u{QOrZccSVf&GIckyt0 z2yVO!`<0gaZn)J+VpDRRF#DKbsFiyu-1hOU+?|^4>{EPy>42Lr?E93q4?g<~1N%#3 zGQYe_^~)0R%Z60Hye8wQt6$ew{@Zb+3z?Q=I*0X(#N#@`CO0s~`lS%np6mmTm94L861QQyzL*8Ao6aPyV<P-gbN@|N$B9i{q2}xc-(LO%|GkEr zU;d--XK(X5@XTRnA!uOmLo6J|{m&wYn<0mI|UfO&f^R4;Hz88JD@vE?p&P$u^ik(89l72&f z_|f=n^YKZ)$-d~z;He#PWjH_V;)t*_6UZNGT%-mbImIFk9A1m!G*eDln= zg5URCsv)J`Uz?djH%pK^ti2`ICn@nxBd%Lx4D@SCJkHTJXPcnLdyCAn$e23&mRTwB z&LZCF?~gZc*8KS?@y;dQ8PRyTvu=__%fNW7O*XsrfTnw>G-dpx9uw|6>WR%qn;y^C z%?(bldLIuzPs6R=?VRhn#lGGr!mTan_pLYEN$GW~e7&=;;J%}5e3EKi*Wo$)SI)+` zog-cMuIHD*&Bof*WomzY*sd;zTU#@3>%i+z_4d_pv$1w(VVg_YpEqtg|@sZ26Pl z4|8GJXs{2m*~Wkb{mmcO7X-&!yW{+SbF~I*yKCO8@2|hcw>#F2Xy|e5S9o7*{5!th z>j<;9WbMlGbA7Gn^`VXOmQ7~=2hSVet_-q{-rQiEzu2(xjO!Get*u$RdtP~2;5qY< zv$1yf7vq-?Yk36Au|@j}8*e`Mi?1ErVI_Kb6ei|MNR(XMf;feO}V^M;YrJ zYiG~HpV8pNans4mhxC0}Rq#=(=NDB&1GOEzXneV^=fA+M?zJ5>A7|YEPEB(L+-$TR zG@oevcLUqO0S)(0DeYi$m$U=EwC||416@by*@JHeT$lP_?Lhr+bGa&N{YKh>tgD|L z&Ldl~)Qvj^{cH)pb8@)$AiB)~S$*50Tfa}8Z}4wov-O3DZcw(@t-tVJ0-woY^)XK0 zmmPHV(frY{j?CX5Repn?5Abio)q(LG<97tK>m!#$_eL-S{)9=?`Z4>~?3`vukTf%}DyMOP)$vwjh??vpX=Y93cw zT&suVdO92*B_7uqn%y-7jTc$>X+7Kkw>Bu_pg(SS)QwNgH^OIYu-3zFo6~Oildp#b zaJOdAdRU-wZ}97<=5N8x_tqb5zL_(`*TV+5*;qY1toC!b#VTc8-n__X&GHgn7f7c+ z-zN1?ova60m;Y7PM_->YyW-M0vXZ!bPQ~mp=c4y^efkl-EReb`msNOLLs9D7C8>FT zHZ#{W|0J1@!_|+*yN9@UTHM3ckH%Y0yq`tlMf!j~CV{+M%HaI(%v&0FCcG}zWXf7SPMmQo*T-wwC6kk#k?#@l>--Ve7r z#+N~&dx!B~21lFyFW~JOX7)CB&ppc9KMXfb<1cI6xgYcVCAisGdwJdX*n#ckcb0~G zPVKjK(q81t!gjp3hxYPPvb_{?H`%~8BQf7Mp1RH0f$N->k;vOMYE9s9?L_1Kk+@I0 ze8~P}&meY;PzD4x>y7}K4?w?ZXrDX#3(lY3< z^&)qH{y){rG~|!+N&9*3{o||b`L=MUJ^v@K$Km>~#$!FuVrw>co{_rVz|Vm?x_&MR~!gzu5@?%`RwJ;B& zA&1pVk?}JI)Jw}~4fjte_0s&j)XV1%TQ7Ro?0_*=gg$70!7qsxHva?7 z%(%L2*7QkJE)(?refF=Yh4)7b_aC$@b0Qiaodc8RaR0)*1?3f?qf_EHU~{k8n4brX zGwb12<^{?Y3YxwGd-9Q5D$XUjxnx|8YHb>Z=IW|Ymn_M+KkxXGCJ&vBPfH(5N~ zT0Pc3ze97AZr5kS`*2iG&ujI*k!xnnn=p6IHC!TMydb}c7ONw< zUh9u}ZLYmva+uV`LF`L-OFEZ?3_J~AlfI=pS=j~Z~w z;L9i1lDD|ITT&lbPg=gXes6vV_sLWA*k9N(%!;deZ_PKS6nrgL0ENgA6@i*us2|hS@XE z@>!1gw|RT!SvQvJxW09gaoPWhj_X^J=e80dwH?cSSX(ZO)HCDpU*voM*Ye-56_-|& z&YD+5`@6KfV)ooQ^EC;n&-ivN<59~)E)p+s|6jR|g7MBD6-Ndi)Ajn6S#UQW zYX7uz?21oF`*rhg)+*ve)&~RIm)0Nq9Hb>jg82TpH7gjRzvsGz^M6fimaPxB&d?~g z9_{Oo^MBSR8b|W6)#mJ5M|#frzthm)%iU`0m|JVz@8xdc{GZ>@Rr{>3^7;eS|Mt^? z{SUyFZxbdOl=tM5(RX~W+h5pnJ4`g-S>xcV)&4eCqZ71zcfdr0{O2+zY+Yx3ocldv z(o3j@*#BOcJbjO^99jGNFd@ietxN|&k{~h z`*kqU5PNA;+l+t7{T}j`jf9B?{GWI6AhpKlg9V@^nVKz4N3oUUY{}kV(=kL|1rWuL+qveFDn23nLhm|2@?&M z{$3kLz8|)~XJDe?)Bl6nvnn_JKfpx8(pSjS_se|x&%;E+*>62Uqg3-#L}vdYOfQAFEG&%d&&RbjbG;T|98SfL-OCo>pzTt!~I@5pA%a|!`r`R{4d`AHJE5P z`_@Co{}~)PQ`_I0FwyY#?lw4dSXZ|m`JG(!7R&Hg5De-a!G;U}$5+TR)sHT{pn(NKHpZ|gZ4 z=STeBy75y9Lj!K(hpjt*^jTMbTTh3h5vD)V>~nnjBjIRh`rTprKbq*ve-<1KZ{Kcf ziyvL(?azUuq4vq~^G8<)$5{S82S-EgCI1U7{k6df#?K=R4Y=k1TOpq*?T7I;u@w!m z&$@~Cw;O*nIBJ6O@r0qFT*hac2Y>WWH$HEjNEjNzPnNR2Y4&fs`GfU9Vk;WLKlUK+ zf2@4T@xd{sKbbHz;I@AFiSg6j{}pV#4337{b4_&XuTOFHGaNtpH~ou zMrePx@riE!+G~m*H9^Gm7 z>wWvV8zvf8x%Ok@Z_Rza{VauvhS*E{Sz-1eUqP5?z@`1Pjxx^fw6)LGFwt=K+pK@q zJnPH94kj96FY6;4e}9q|e8lWG5+)k74_O~=%Tj&e);?Nbq9N@EomR((`}VgDW^FRM ze){Q$-Tx?U-3}KG9@@ShQ2n2t>ht#i%-USE{%VhL|3|X*Nw{e6Q2RfqeQk7|`|*#% zyC|QvEq5N3+&}W`VU70)aa}*r_3*#Sb7xe{P|=il><4W9l?Iz$%=Hx2dxChsiNqVQ zk4S$@Y_&2ci0_Y{+k+FWfBpe3Wqi{5=QgX~p1IyX&%;E6I8y#?qgA5EUvJ@jD6!Qv zbl+j?UyS?fEqs=9DzVq|r`7`FzX|O8Y3tu%q9L5~uWi;pdVcTDpSJ!3CK|#^dA0Sy zV;}bXHNr&0@m8CEAM^hQ!gwn-!nJ?34%hS_nvH2*S{i z^kv-JW`2GAPUNIs7-tfqA^ha81&KBr*B)Qy{vWJ$G#m}JXI$Dg)bw|_afxwOHH3fc z!|+AMclvrA3r9ok8JD+J8}D=Da;wxe8frg>_e+#NF)kQv`O6^;4du1G&ozFfx6dUE z4dpMPUu*p4z|Me=*6&J9|7Wh>(N7Ze#iaf;5=<{Dr7#d;vb;kLh z7xP~Q91XQ6-ZsU-lXHFkE8%FUz2wj8=gDe7(1qGNIx5Hfz66ao#jj+gF|17?-&9YX5W)9A&(oFv8Vd>bJr8$=<$!Ff^2l zeTVTcdjB;NhDK=LY5a1Zzb4gGF5}NOYoAZA_v24991ZN#8t$O~t9kJBGeNrfw-t^C z-2C5b`fqsucfiq5F8<%Ae0Qezea{O=$P4dqh)ZsWK5_T5Do8p5^x z?lQjGx8H6!8gT1>yN&yKuXQIJjZlB5@n^h$dNj=>-=qAQu|EA>a5U7O{BN`Re`b=; z|86)MK7ZR9%znDh-yS#`K7ZTB8o$H$uf1?IeEzms`*`MOK7YM%G=y_~GSN0h?Vr8g z_m6#WG~il4+p>*wJB`&}9~=$k)X%mGBz?^jK;|04GJA)lc7hu~;<`)$3-f6ux=(`P(Mw4x#D%f3Zh zVaPT8ZE0{c;JR+%vm9c7r06r>$(WSnIRp3*I2w|^&X0M$=7A|NHNF z{b6u4)c$JTSD8KE<~93F!q5;d>;ASf;~U(%k9By0wY=Gn<9&hg=iR!U`b@AU5w7d@ zHmkqi!>xS7;b;h#^})7svwzRk|F#i?p`l#XKSj#-oF3Ty!>mL7nkez{K{12F} zTUm!DRAU7CoL9CjQv2t==JP)WE*hjG>(;hvegx5n-Z%|73l-tvKYC|7nDYhWMBI zX9<+^{t^8Ns$T*V4X5AMI>5dZCK}kw`n0Xf_|CxAr>r++&8l4IheO6+ za`OZ2N#+dUx;}01RKE8kZhgvlB5PJnU)$d<<6rRYuM#F2Qa%}fb{j8rNVWcrR<#q&i?~j`i+E%23+RHZB{=oO!4DG z6Jequ?SB-nR{j?%egA4EOffpp9HGds2(eUGR(O6AhpLy~g=Dc}u?=CK^8d{l@v;q~(7n zOf+2n+lq`&_4)6CiH6uq{tg(g_W9dIm}tP|exeR*AAfq<&A+tg#5U28_RaX)mZtW- z+&*sk+XE8~*Z$iE8z1f4|6Z7ANcz&g`iw8|`R^r6G+g=HGL7Hv%fAmM8e*SE`Z>n$ z^7ef&(V+j{ME~fp{@1(I?dxva4-*ZSe%l_i-|g0)_(Sq!T-sm1@qc=LkTB5@d-2~v z zGLC=RvW#En+CTM`5Dl@{_Dwx_3qMvQN+xurY zVQ7SWwDLc5-DHCF&oF4o2&-mZm`jyYpCxq+zwS92NXKMcP;b?^R1tGWm7pSJ$vwm$K8uAHh zUkFDdwBM)vFS&uOUm0%_ZD>gPx_<2oxuri1js{%UFKyF8ex&Lb!_f$N?Eqc^M?=!r z`Lo{mHMmplOW|k;*Y!(-@i}h(V?8Qs8neHe_dUk%bn_?c4VhDw%lfsw*Z4hdeaCuK z*0g3Xb=hpZ$E{!6DhWe_^mYB(?#d6h@-2j;Aza5#8$bT?s;~blI2y`jebk})e;pRs z`j7RfUo#~>Zu`>`;cwgB`jz!)qD?epqo4I_yNzFellv>xKTBYuK^$4XwjWaczx8-t z12YY6|CW64x4#6g{nx@pql)@tecEB;|KHy9`KyD8hH(7YR;T)XX`a^;CK`@+So`eD z^1MN9G=EyZ-DZD*Tc5ICNwkRu`Iq`_-(x(_*KZR{G~l|v*=@YRtxu>gS@Q_j^;x^( zpl^@wU#&3F5PPZLPL1&QqulzI`j9$Tds*MM?FhN~x05i@5Pj;e{lEae111_yzuo$e z=v({kf{6z9qTexmfPFViG_aTTZO0hn`~TgZ;qe-BJF;IjX@ zy~FGmyY*$;E|_SDJ^iD7ukj||KX$`J1OBmW($6*C;oJ8fm}rPS>&tel|Gz)&{l6C` z8e-4<-@Z`oUk=CbUYKYIuZ2%DKGECngNcUlmq@?R_|NQSuz-uifUySMG87BYvVyG<^FVZT1hi_RDy08eV^h z@qYv(O@9bnG|0c~Z?umM`AkiJC}C)X`D2{scqOzS21i5fWq!yBxwfzNOv2Dm`)NVq z5leqRe{F2(XTi}BF86gjV)M)XZ@T+B@Ml6agscCpeeHk5`5%8uooM>%|2$29|C`SL z?IYl5U~m4rBErxR zeVPB;%Z&ft`)?XyXsEvUuiW^%-hah}p`rSWG5-1yo~x!TcCdl?_A%zmM_Uql!ho_ARLKJbgc_TO1= zij8sn*HK{h&${yy{2@M7F6+|{8~h( z4bj*Bw@dlKLEis8a5Pk({@0OZ{B-ZXU2rtKeus^32e0?~yWwbf{f=p7zrgG7fukYz zvi|58YW!Y`qvO+FI2yub{njze_$s%4Ywv}lq4umlI&zFZ?EA+)I2yubeZD>4_;1|$ zmG!o)+0A|&_Swe&?bhe*`{8I{uj}*eg&{vu^LGG_hH#m`J8XP=lRKr2AB3Z!ob_GD z2(^E6qFcYR-u7$0#K-NP1&Q$1pM&Fdf0^}mqFpo&qR;w#dx_e=^`y&xM*tHI;>h}Z zyQTluJD#V(OvBdaR{w8*B(U{4>*<7Q9JKZM_A=Ff`;#tz9Yf%vA-t6LLyVu}`B1{p z@O*ov@kyQ!Qya~n*6Wo~^=f0a5{F7>-T*Z2ZgzqGeR2O3g7>Hi&h#{K>y^_36} zxc2Xk3g!Lju6?o|mNskl<9I*H_~+gFocfSDS9@JQj}E!kAMs^PZTi&Tc5A==*c%@W zM?>?6{&pKbg-?+7!FpTL4E47+4A377M?>soeg5E7<39>)ecmB?Mnm=KAKP<`Z=krU zp94ojxa|MlXYHfE-L21AZzn`U?dc!e&42yRxc-4Z6CG#>m-YF5hfM!Pw?1dSkTtv6 z$C`-Qpj)vMZ|8(p$Ug-8$SZ^mpLwPOl8;sBM_Cb$qQ>{_dyT_)343F<0$% zebZ(9Yi@l*da~vbZvDH)c!lfVq$hn|^<{kRu=fA%13rI56pb){b!Pu-pT9~t8mcej zYrXNm`u4k!Ff=6ps$cbg$a)|6tg`Z4duL$wU$M6v6{&oJD>rVAecNZLw@F%|?^E2jVbN`RR@d*DdJnoJs{QP;j|J@wJ z10MZ9w#59mbN_qbcvSic^A8tK@%;3MXXrJ*$CfYPH8>vfkMSR_xX*tWjz@6n_hW|^ z@DVs3S$}M``Cy*EF*qL4KdtYn;J@H|2;9F3j^P3K{&Lm)kww~HCgFI5UgLAkd{x#@ zaSRW&ANSv9&7WTQ`j7e2J^A_eubA&CT)#5k>XUgJk8ha2FV(NzS2%_T{;@wCTWX%K zf4i^3@reHE{5TJOe({UkziS-B10LshY)|lC{z^W-SvVe{=lqT>HeZqT*Wq};xz`W7!T#N&};o1J7~Tx#s9Ij9K!>>$8U%E);xae;CNK$x551VdHmMH@lgMi zzm7GSe=LvR29Dto{)}Hw4nqyB0!-;nAr>Sfhr)~kN#G2c-vwtgGO@QD6VU-xvGH>LWM zdRaBM^*Wa$<{wJ+^|2is!vnqR>$!?AivBgi@eo&ieLS6CPagj!I3B@OpB=VdpEnNu zE{-+oSW!OVA@Q64)!qEy;*CL-f^2q)-D!wV=>nKbf=;eQW zTg9#KhRH*E*5C29=I`NjLf-?E2VD2pk9&U0kEQzkSU*f2(zE`KH(Q@S*GE0BH5pv* z-#EV8d^FGRFialOQ@lX5+)CE>igp@=KOga^C_4-;15Xe{B}!!USHENdF1x5SU*#^emgb; zlZW`d{GJKEWLfV26^_Xx^I7wIGQS#{%K!L2^8?xc8eAUe_4@De!@(c)^mKi6Y!)Vu zCa>?~E6rb)*Y|apJW~6|51PL^=kFUZc}U-k{~Gf*r}qaRn}f*%z2f`$R`V~U{CT{9 z$wTqC7~WO!MT#%-Nf{pK^*Q_FM}yzW{d04jlRTPI{;4;=C-bGrL+eBNx5u2V()wi_ z!$a+BeIDOp-jmiR`Ly(!BLChcrk}b8f3J8<d0ZaL&@2BAn@^_sKVHu&`m#rkeCe{;&eDUm6L-j|DITE{U=lYB_Ap$i^uid z3Fn80RD2^$9&qK~&d?-mYV+{Os8hW=sC$o@y*@<6Zr+cRwbm6U&vx5MP2 z^|_YcW9C24>$`(v@<{EUSRVZ0x2F7ioO2G3w7yTwm_H%C|BZaAH6QxOztiT8IsYDo z$wTqCnDJd(amQabOdhna{Ci?u@a4DU{MrMPhuT;DH(_3%c|XVGq4h!jJ<(wPyqte) zFnQ$lbH$wf#qAHnVoi~M{k=y#q3)6Yp7ZYrTpl(2$-gJIg#M9V%lUN-CJ&yY{Ci?+ z@JHQ}`2@@!G5#mEnXk;_KM9vd&F6Pwy*cmCbpNJc^1wgV=dAflbN-x$$pfzZd7{yL zN6w!!FnLJd!0)T(@6Y+?3diKZ`9=P@R&lp~6($dzKl|5-jSKiSm^_mI39s)*;lC;J z$1F@9$^XQz1^VkSc}P$GIpO^HsG~F&`WrBLz*YbCth9b0=bt&4JftW8oY-$ZlkyMw zL^&zA?%$qhG5=v&AM7W(r)$0P&w=2NesIbkCzfzb9{9)pns@TJJ@hM{kn-P&)f~ek^vZu7=D(BjAM>f482o|%!{bi#SEcI% z)^jNj=@nlmn#_5BqWiawV|c*5{*P9Ck>;0pS563htpD!dw>>Yd?-Lu~c%YB<&%gPp zyN$miWWCzNqvG4mU!CW7BODL4ANc_v=?|p*aAGqYkKl^$X7l^g`eVJPm?uBXVa4f}MDO+W_}AwAz%g=$ zIr*Wd!TPqGAG%=jK(G8Tw#)qQa(*}plLuV$-{bLpJoSnD*A0`0=6^BV@h!e6#;*q^ z5A@0pJy*hi<-K|R_rv6|IjxU=^ABfUgUKWFN%PL^KMa$H;+OiNr)EBy^TP;C9x1+i z7MuS#ufH+au#Oew?aSgf|EpVdTk%-uhY7emM(|gDxT5FOty+@T|0Kuc!E=-!PHr`S zPUcfEdpQ41o4+)-KMj}12en zy_F~Ak@|mfi}`r&-!+&#=)cxyPrdmsa{ifx$pfzZ)6)@r^({I7T!+a6uJzN?X8zQ4 zeaH2d)|7Z$-<{mEfX~6?0oV0igileo8hykM|1QHroa?)j`zpQpVz@k#{^VZsm#6DH z;#HpFk>7e^j_X#xF^wPjsw5`F9pB5X|76OaJYO*%dev7wD=O~xmvan{?0<6O0=@!{ zN9EsL@l9GEjCa|ChxGD4*;;Y?>p6IYUh~s#uI(`NtL-7K`pRF4UAKBX-qy1qM^=9fR!>h{;c@rd@7KaYm~NsmwYi+rSon`Jw8wRLdst~8{v2aCx4yv{5fjlrM7OQEY`ew#RkN5z}XTQlDk8u6Q_H9phk zhYHv4JMpRPh+k?`}9AmH%FIzEZ>O?}6hX|F1t7|Es~*)D;i&`R|3} z5&mlbn)xHs_wM!VgX2;8?>EQN{`=v0$bb4L=&zgaDVE#61&&9h_xf0KB+_>0mzm#R`1M!rm*_P`bN2s}4d&Bn|7Sl{O%Uzt{>sVv;7@yd&JSa7Jn)bG_vA|R zzb|fa`x9_H)c>f@rp&*P$A1!zN9ddJUt@kg-QVt+g5wc-=K18&;As$ zc!(=LPd1zXeu_`xt&~UTiO-Ym=6{jmlXz3i2G{!^dp-WocxUQA!O!LS2mc*R(%{*>2e|w7Glj}H!hx8GD2h7jp@mUYY10Lhk>-bs+cmFoP@sM8e z*V`2OXYswC<{EQ6;Eum-=I_aTBODL;tG@5``hHe^|L@7oa6E!@{d%&+`uz9PsCP@( zWYqWbug^TYF1#GBzu%z1yg$8Q%*9;yGm!{%Se z{X@e!iF^GWHvdkl?^(}UlfkwAdRLlX%j<6sOdja9{(GHYp7YRD-&1cZCx}OVKj8V9 z=lfvtfUCYgxj+2H-T(a@lZQC<{i*+4z*}JQNcvN+GXM2d-=91HlSjI~J9*HY_h;I_ z6($dze*?b{nZL8}_cQSPGCa^n{q6Pl9Juv|;POcRz5SKmybUIgict^|L1%s&u#F(9$&bCBpXZ*-`LPC*2YS`_gBz@$%=u*)CJ*_m{W0^O z7OwA4j&MvK;>v$szZ>qz{U76)JTjjM{RTdN=JB5hP37Oa&HR67|4Fz!lD>C^`IVes zr(p7c*RSFCRPbNBwJ2A`{7!RB9+_V;|Fg_zLL(maeV_B|ue~|P*A=)t(CcrQ4<&tT z&fiyI^2q+P_WyeJzXp>B{;Kc$HkyC8aD9Jr7A6n*Ge3Qs&3~Hed+K%7{PX@dg8%x~ z?0*9$5A~n=zHh7f_Eg_fudC*-^u3GCTauo7y*w!o_3w7{-rs(`HT93@tL8VSzVF*% z{ddy(C10xMul)N{`@BCe#-Dsvh6m>r`E_~dpSLLGkKSc)Jaqn%|C-Gok>jb;-QoW-2QI=d8@O3JsgklCq8?(SpVzUKY55pe%NFFw}taV?`kx7 zh)4e3YyR=HzNv?l(}UOF&EtLMgQBQJn(mY&}cn;QH+l?c!)>+bkO|0h3os?jc`1IYya;tuci8) z{ZutUv>)}+;o!e!V{#H01@W>Cnj<4VNP#*tna6Cfa%;OI0 z?@zCv^8B(FkI=Ufe~zEu_*ovG9dJA<|Mt-TCf`5g_-lmYA+G(Y_kj7PJbq0a!vpT| zbA0_K-2LAL$3yz4ua1WP`L9m(Q?L4r2i)~VxA|LAeL%ggnj`dz?>@)(^H1ge?SbQg zKI;3vq(7hP``*29Jk)-~=T!J_T$|%_9~=+yh|g*B{Qk?{{ct=&Pki<*Hs^b{H${B3 z!0`}QeD<}NH|PEzfa4K*#pjIq=kxftatx2)8sARyxjeoHIfe(^nI52pkV_#qX(41^=yOd4AjB zc)%UMW9HAv@!J8%Bibi_^sO-G{*~j4Hhb|1eKWktyeY?T7aR}iBmSjrijz_ew`gS7xH~(4Y{T#zX{;Kc$+RQ(Y*LMw$ zM{w%u_q~(h|H7x|@gL)uJa~@k z`#zul3-$MJBK{^|_K5NCyJr18dHg5g@~C-z^*MfCcwg?{6igne{XWOf3lC@iX_!1{ zKi1Ej{kh!n{LR4R0oVHJOZ=a6e!l{fhxEjM-_p>(i0{|g6#c&nlZV>BAAZQ3_c!|d zuEFFXeFML*oBwU$`k3)9d*y*%^>Ocwid%o3WAczc^V2uIfZu@0Bl-8WR^0uYgUKWL z_ox2Te)#tlFnLH%ecZR#`p?sx&aZDVOdfFE|2`FeF{$oFr_=rKz9l?I9?~nn?6>|~ zDZemY_JBWjCH3_h^L+o9dbgBE=rz6vf^T_98ej6g#yq%Q|Lb38zAM#_tVh+%=50K# zH|PDA?teYU@Q}ai)4o0CyuM>jpX3o7egAs%6NT$r@{K&rJK-D6FBP|1zXpy+=*dt0 zx0~npm-IEj@sR#ApDoHuBjz2cex)8Q`|zmzQ~&s?Xt%!^j)(kJzxFp- z|MOHI_HBXV5&k;=UBT~qSgK#CM^)3#`)@OE%KqEnc*tM%YyWQZ=2X8@kE*7f*EgDT zsq6mjfa4MUyB)pb_pXoT{x!n!2u}Ulzt8#~=lG{1)U=iVU{mmyEXn@6;CP^q`m)dG z_mcd*-R$Se`4#VPu|9wPwQn~Z5A;#r_8m5VR@y&^N7V%4aew;Mm&_ZA#XDpE_rmcA zJ@MPW!F)^B?}OtZ9_zQqocA|u3jKaK9^$vjtKan!hXMSH@F0*IfJCl=-o=zx5sA7#`98Ej&JI{?j~u?Ht1c9`8@;?+^Yvi&Fj7 z*8#^vdgbrFG4qYN|D7De1MdD$RNVdVg5x2*_V0d=&+q3S5&D-tHpd6Y`|uD~ zeDohSe@c#zVK^S4CqDXDoAdg~rf7czj#gap(cf;KzrU36D*NyVJ@L^mT-3evV>v!1 z;CKXQeEXM}e>;!wBpeTTjBkHe#XY`La6H5nAN`AiZ!2?rOvCXAPJHxtoAdgg^)qlh zg0sK&FEiho>I>?LwC7U)#M%n}KmIwr|B-s8?32d~?Nk5sT{l0S^ZPZ9$%E&p{yFtf z^B-hB3$sVmKc}7${Pz|Yx43`T;qsVqeDpj1es6j1-wl{NQv0WFwLbsdFzOlgDcaZk z_t%@hGSxr*1xz0FPxa5KJI(J-^$+8zn#g+1-&*tDw7)W6Wq7E4jlb8|@BK#_f9eg* ziS?S_<)MGss#O0l-kNjqsDJubR6Nd~=a=#jSN+pJw}7wU7#{FgpZ%Q`-=z5DeAQ;< ze=7bqSDo6ozn+6f=rulV*8djGg?_a?#C3mgVA_0Js(+|w%6>dTuk~@n{7q?nFkV_S z!Bzi^HJG=g^-Vpan#g*Muk+u_K9R?FJ;(5nzv`b;Z?itXzmfewHIaE6kL|zxky)=X z$0PLGKMsX{`}$P>P|s*jsr0AbZoVbeKh!hwH190R+CFo>|I6dE1&&Aff1Cc@XMQl% zKim&eO%z=9&!t#Hb=%pWJ^tI^ct~H*IP`C`exN8<#rSXM7`lo#27mc&nePaVc+@|G z&E~fk%iO<4I3Ch}W~3-5M$Dg`uFt4v%6>d5|D@+ux!d0b$3y{WI8Nek0XC)HAAy=Jor7|NiY+zYmT_ z^pAsst>*mQX`laoI3B^Ne+Cblzaz(g3mgx4jQ`M-`Qhw;0FDPd>Yx6k|76NP{jG33 zq>uf{^ZWasPx}+k*PbOF_wP>cuzz2%cxTM-Avhk{|I|~=2eW@09FOq7m-zaG`Be6& zqr`OZ$ZzidE1q1W^?L-4hxD<(O^5y!&r16n`<3=Q>+k0AjQPv+`t9Ht9?`z`w=3qa z&hgvHF+9X|eb|51{2$W(#(t$WZQj7+n)!dG{f&HClC#9UzYSM>QH)PF91roxuijsF zaDULe2aZQ@?Qb_izvH*l{zg5cJulji`I#{P>pXrnI3DPu{u$V6{()3K^bf=FfIGil zGoQ%)AA#ec_Vxb6{@IGVe`6fOLweOewf^9*{P$G<^iRO?fJgmv>Jh>J;HI1(C*gQV zul}F9Z2rRB|0y^g@Th+VJwAW1E%$#Kj)(M$k5kXI{(&4H9Ph_NT=6m5ZGIxh#}zmp zp(j30z0v%uIXE*n&o`(3+Z6ME z9gYV)#`n|*D(>;U0mnmJ@p0;T<{!%OF$c#ZIPr1nkIj##_&9Y79FO4aucuyQKF#{` z-@V=Znzy`Q*RD6c=AL_gnf@N?Nj;r+N+C_=ck{#KYCyK zdsNgxrP}7dsGA1%>nU}A^p|Peh=cIZb5u7Cw3vS~^GCz&;kbFUIiDMfaXH0nS>bU@ zimS((U(TE_SUM$-%vS~f;|FEF3MLQnwfz3H`QwXQ?Ee&w$s_3p4wye9>z@Xbhj=r; zpJx6WnLm?b@<@EZ``#bFJo7t4Bks8U6YDRex{WweEC*NJHqdDP#Z!oD-fa4QajX4b1(OFn zzPI5=;s5Hz>3bVk2l_4t@p#>QV9b1ddfoffPMAE@f32H$o4+!zn?K>0Jo5N`*!(Sd z{QeXs51k)*XTba3t3QZcoZlN^@__5UTCK_YPo}!^)IBhHNKf7wNPH;e9p+QHDEMQa z0l#AXx5MNCkGk?J!SCjMbMD`LFnNf#@%v-uf0Xs_;+QGNU#2X)BKCM|9u>jN9y0e67ws$f2U#cNc|gF8vHf+dudJ$!Q_$q_Z@T2 z-{W&0CJ%TQ&;6?B|1}>--y3sk6ef>6zdy15a-LrvoRUYLpP!k}=K1*&Ode{VeScs> z@Ymj%+y4qo9;{z|ujOF7`ETU)@imw{q<;gyzh=(g9drM`$uW5(KH$3MwSQAA*%|Zy zozR$TeE-dQ{;rn!zi~_+(kniGV17F5f50($h@&46F6v(U%{)Ipg2^N42Ns+EckbVR z!sG#0{u&qw{wFWV`RgYzc_@Ezv2uE&Ip4dyNd2chz1K%P^4GvR^TQhdHN`ED{xhzJ z-jq0X!@zp;QyTyLBOlh*DYcc)V}+lW*9mduw(@x_3*Njk#VK)R54hIJK)v}3QydN~ z;~2;Bk99Jz(tLMXCj-mjctrb*GymqNuK6$0I1Q}e7#`@hEghiM*Y zuat-M>fdSmzb^mX&Vki%JgWX33jOPzn)|l~jz@0)w9o%_8*=|x`|=2`IGDBm{ki>h z9K%Cg-@kOaEBNc5mDUmSQVuA8HCxTx7L<;yua*pf5jut2R7TI(r>Bws_?g`^?ZNQY45|Y$A44st?2Q{`qSG(|EKlE zBdp&B$3yMw`;AVIRov}whvNZ{I%;5EzbO27!11W~;Yx4b2**S1$3EO{{+ld|&^N*H z5RW>l!~BJ*j-sAdZDsx4Jf1OsZOSw3OWK=*tNuTI#rzGaPGw)xHG%b-i=*ZpX&)Qd z!!bN)KlZWHi!1K_?}g(bt~z93!u(vG|9u?8Blrm(_n2QRTnAHEr`n4;{4d1xQ}+fw ze-@v=qOL9nTv3+azGw%#n0(!^Zfol)?+y!59w8hT@AkH zd8v*f9#or&M;$&eX?{;$zuho-NU!+u`rPvmsSanp6;q*)I=N;&+~?m9lZX6?kJHx| z@ES}W$^W!)Q73<|k71ZR(96H(^)GJ!5tuyCs}8U2u>NO->u~C7)#kyqkDYD^{y!g? z_A%mFdz*OF;kEVVe7~XnCt>nX{}ump=C9B3KgBV5r13kw#5}(~#QoZmF^%@M{!e@U z{^vhn7wdlpCJ*|r`@3g0SpQF{4yUfxJzwit|EFinC-eHh3X=zV)#0^f^O-z8*I@F1 zYyNAi&3~Tfe-93*eR*v&-=6!wfn#`7 z?Khd{?_XfOsZZ87^Vs{xoBt~Je z?||bGdiABpoWI-c_-W)A9`LyTJiOeTzprfG1ji%vtiPJi|1Cc$d>z1im8bCtuKD%) zdF#V7*O=lFyp6}r;s4fre~;&D&gXfH`PMxDdqOksf57}ta{u?j@sPjf=WM%qPo5u+ zpT+|o^HXztzV+Yo{OpJ00r&hI4gEfD-z|#u)dI&OxaOzZocl!P2RMd@+K>Em*!<QTex-U(MrlINF@& z9l`&c>%2{Ien;SVgkD~q=8d`k?Ht1+_pg?Ce*OJ)2ON*wzuHpk59j`M!tu!ct9kwY z`9I|Tb;0q-?bp11{+#^3D*AU6j)yq)fBLEWi;t)JpZU-=fw<>yHroG-ujcvdf#VUJ z`Kzrl|4E*|emEY{{uUnBg1_x)ss88RS~KEN|JT-4d}s7;7>-A!AE~(eKN6nSQ~#gs zueis5430^p!Cm)rk@lgA!|IaS59`5!h;dsEEeVN8a)pXY14R`*2+ZT())?bC=A-(GV!EWon zn(AlvLtPVC-++E|@cq31)cRRC9_VBLthHC%=XV{Bhq&sWn%Cd{oL`?X2gf5g^<8bF z^*ajJztrocp2L4p-`6IB|5bi{qE?{4;peEnuX%jm{@~RA+G4o%QNQzVe(K)-R_`OwGp!}f|>zYUH@IoEgg-^DRJq}P4=LC4oSuBQ5# zdSCbMttUU6@%Z2SD=9w^56T(Ab$xJVW5G||y?no+&uD;(DE7(EPy0^g2WB2pkW%^XG8*ANXY2KgqYssiD{PO|9Gf%PBvz zUQ2mMuj`vyPsKfdjEOwLpZ)iYa8Y+4@4w`;QXcA`>Yp<$!T;Aiss5=Qh2sH_`loiq z{3Aumf8B6Aq}P4sGfn3C@5|AjQXb;!|CxI8ALst}!|{Me|Ih5Jxcgs&;~~9XpFeXr z_`8mz*XL`)a6I77?^EWV&wK=qhy1lao!MhPk;iuojz@6zr!y+@DUz97K zC#Ijezxhb6Tzm=AsIUyk2{?@#*|`-%26 zaqnLqzj?k4j)%DRuQSW-k3PYv_>qyVCx} zex!R|?jQTtV7>Wg(*8v}Xip2S{cCWg`H9@WEpR-deZ`O0*Lx;&{A}eI9^%@+20gy- zeQL_@>_^(u%-eX}82<0QE9A8AiBXa5>>{J;0ZY5&4cds=Yq zU+0cm|Mw|BkWaOz&9~odexdOGb!HbFk7!@{cb7TuANTk+a}1A)w+4S-W9GXg3&#WQ{MsJ;(DPG%C7&zjhCcGY=l2l%i~F}9j)(Nx zzs|H-pZ6d3qf#E>ul;Mr{DXOYAK(}s>Yw(n!Li`)e^}bT&a}eufII)y%%59${~}*0 zCx%}8*Wkv2pSt(+_sdpAd>(@15qieq%!v6b)BP#>TgpT2$N9~f=fD5JepQ~q10Lr$ zxTE5W!v6>y59zhP4PFiYffuCx>r6Wwk7)lc9(SAne&!tOS=B^!M4=ugWv>=)_<9+k~D|_o4j#nDj?`UOY$p z+t3>Gm*n{Ef!QPWw=+HFd_KzO-w&5Zr}wur{pNq3c?~9y%pHFpI+6J>OdjHEIseqZ zu{^&cFnJ{X;5GZ}{bMoyjQbgRh--cwKOg#W<`W!~N8*Ey&krxjd@?lRF+M}9!~esN z&*wh{mj`30{cmu&`6tr;M?O+c46gleu*YUu%DIk$o@n7DsKPfa6HsM?SDh9!9ViEwEqpRut)S? z^G_TVMcqe!gVPQFdXC{CuIsmR&W|5?Ny@M6XS$|y|Fr)dwf@i2{zp7$PYka8Z-~f{ z|J&03$9|?g(R#&?*WX7Dr~Qk3ub8r){cot<`X8qKf&EN-qInyS8-jl{fBupEtdxiP z|5*MT^7(!A>1qEP+yKWTIQ!p_JBrH=7US{%_$J9u@Bh{;?-!zBM%S{!`}9%KqEncu3FnTl%T{SVy{k z8{7`Z1Md7g68a-Ir~FI4S56MS_J_fK^IuE*AM3T0hxFS225S{}d^K?lkMP&}9yWhf zTHk}aIEIJ%S1+=aiH_ZFf=Mx57;doT~L+0Ph`h##hq}TV0#PAk%|NDoze}~|B z1pgs?ap*t(+j)Jp!STrcBZ)I59{Z_mi2ct{=!AwCsySA)C0#O+UNfBkjLi}tJD6-dMM=)?USE| zmRQfd}-i{ku8;CP5@e;o4u`-!jS^)m*?BRKWb z(2CHvFUjk70*(hf>dRq|Z~Lcmewu{i0gw7)XoK|^id)?N6dVufqrRLr|4JVJX*eFi z+i1Td_$PlgpZ^RTkE|c+G0)%cFn9%yhq&^~koUh&zB!N2RX85-7@r}pUvc;E8XOPl zReuie3je?R>r`J3&cgA4NBuUm*8Jmn{;tFEkY4dQ)M(E8XI91d-+F&SL1 ze+;|-pK3|{XS@`X)+_$J|9|Ri8h^%1F=?*x-5dTLOVjugPa1P^kMBgqV|=?ArTC*BQB0aE{zlBVrT80K$uT@aPkl7x@$1O>fqJvVLqFxJ`R}*;^dpPqaes<> zybO<(v`_s$v?csMy(pjmT8_zsc2vI)JN`b+=d;}ZbufE){?}Q*Ddnf3^>BHtO!2Ya zJiorfdMJnFk$Hpp2eV#dDi3jdhExCUFT8$+Hp1kQ^ux{8_h$WOm^{Rr`R(=j>HIkg z&bJJY#D~2;KK;F{-x?a}V|<3&?LU{#pNR+$#wX(QVDQerO!YhQqL`IF;&XVl`8#ub z?tsZddd1ff^KYd3i}j+IbNk9qlfgg3=hHp@O&pU4dabYFW#)IL`h92@Odcy;zYjb9 zK2vdxi9Fz{--mWrdi(F@m^{R(--o9b@I5ejB>iye-yfy=o%JA3@u=U2_FJD{Kcik& z%!)fdwV2;u_;VUOUu!D#s^5nWRNVb*;g~#<|M1}j`~XZI*?+9!o0MOu$IBskpqKyf z)r#ByAWR-SSM~c@&);W$nd}b${~5cb^q$zHS;@C{Z2hz zhKKazr{Oi`FUk4o2wWa;)$iY&HGgHQFQ~^=)4P4*XV~lSem=+H^Xq`gL;5!q<+*n2 zd4HpMCrlpVYNy*gf6jt>Tzif=&pp=}{DE7GTdh9|lZW)*hIg6&TB_giQ%xUS_51mD z^B1N4h5br3z4dCpX3pPFT@~}w&oOz(|6YFgn^T{-{Tj#Qk@#@EIp3dcJ{+3Le|UTF zu4UPO1TGKs+`mdcbzS%7`5A-BL-9ra9o}d?r@AQmHvy9edhM^n>x2K}qjLVAgvmqk zwHUsk;?_^WNc|gLVtp;? zhZ*xBd8mK4qhD)2lKRK<%kU8YA>8Zdb5BU?i~T?~edT}A@&CE!WdCJwJn)bGW!UHc zx%~d!;pK2V)W68jyQBTj@%J5Ket5oews^e1>*5vjR~CzRYJQ35QXZB6HuI*mKap=r zd4&JHJl<-~{%`-)_7IQ!wAXyNxOr3fuYtqFRX+{yGoMKN6ZKHZo)tXu(|+^+Nco9; zqnzdTRX??u|03;=tOwOp)+;|92!52mPww;Ez%e|ce+@itG|zuui1nZ~CGPdpRPja8 z|BY}w#AE#&GVf0NBlWn}l)2V#n>nFq{T7blq4sru`24cqpZ~*@pBT?l9`L9?&h0S2 zueinfZE!rKSAH5!{QY_Sw{r}S&^PnA%lf}h_lJ3YIgCf>+lumBhdJLr;qhsNL9>QQwaoHt#B2-xF^oHGk+MK8J&M>*E43zx&~M z$Uow9#QYICK3m{;h$}wNd49W}o#XQW9FOQ9@j2r8>3%`(e=8i1&=a3$Wna{FzcY{j zK{y`48+d%h{8Ap@Lma~c9^-p6+&E`MO@p%}IM{wfvtjG5lU&U+v z5jY;fN$SHhp+A=2zcSp;u^3Z6AMr&o{nYU%kscZKJ@tAyERQ3!Pkn#R`QgNC^Z9qe zkF&Yzq3pEPace~-rsp{iFrq{$oge)JVM`Cl+(%o{^HlHUv3Za$27y6tgrYAI3Dn* zAI`3*_@ZdP9*#%F>lbkK5s!+mT)~L@u=G0TXFkuf#XrNzhwd63df`3&YyixFZ?;xv)kZ!RD56P`!;62 z9gYV)#`oXczrMCSzB}M}h(~2W+~czwj)!>cUtQ*W{?vRA91r=&{Ok|TS4X7y z*bB!4?)Yd~!1uxN5RdpcP;vY3hvN}k@zJ_~w{Q%Ps{MoJf0*Or03461{X+|QD;$ri z{kDp`{ey5ks`d{r;D_LNRP7%%pUCaE!SSft?_R(U!|}-Nf64KA3ccHBT+iZBwNIX4 zf1l^=a6BsBVgAz`e;sf<;Qsu@WblE_>GK!V8|7I%D*co>f4|%9cfs+1$Mx^o3G)x6 z`sD0UI3B@O-^`fv_pPk&<`^DoKjNdu{6>2J{@ETl9%?`K$Ey|J8S&c>$D`6;srahk zH8>uj*ZcQpE50fCFvswaUhC`J+TeVo#`PuZp*)L+xYpOXb>@wEeT~8K2z>*5gZYuX zekR~}z+?TKbN=Ha7ruXfb`p+@Q}YgA9HSL@Yqh7{#T++bLQvV3iA)=`MCTr>Yls$b4tgX5w0V}5Q_ z-19RF$D`6;uej&uIvkJCGe75qi@F;Ao}U|VJSzQM@G~#W@i7O-Be#EUWyPa?{K~U< zWc|6t6_57$cX<|%s{J(;kM`Nm)u(xVeel62r2U`yDCHr&_W!Xh=64jneqlaT6NFy# z_qDC&Z%gyXd}vNXulnsv`^>x2{4pP;Jn)bBIPdrzyqM=k+7@pVzMqPwSb#v6f2j@mmMS1Anit zd{gjdHhD2%|DvQPh++*ajvhvyN?6Xr`XA@1vk){47-2VnBh{4l@go!>8@H*bZt1P}l7UjO2oB7P3S5YNy-$ zm091#F?mR@=MJ0iD{i&^D93bM{M-0@{a*Zdaf^93OdfE(e|4m0eOF!|JurDlulCJH z^ZogA{T!2r_`Uq@5B=!I-2WQKixpMv)UANxY_VDkx>JaYU`m=EXppM=RH^Qi@V3MLQyBR;My;L|X9Wc~C4 zJ_D0S<}(ZU6_`9Szq){5h0O$y_RqI0;MZXC$okm@d=@4T_5U@D&%*v)hsh)BuP@Nw zfXO5CxdnUEX+Uq+dOvvE`6-v z-2f~3_fr0ohxBbcZVUbR@)SSkmvIb_;GH}^Y`#6k5BWMg#C3mpWRLl0)BZ%fmhyl* zzi&35O!=LBq?~Vm;{SZ7`L|Pj!hToEL;lK-=bM9HeoERO&#&ef9`M*7M?8MwKEE|^ zJfzqC-x24JiCfbBU+NLv6BdvC>HNm1D+eVt-}7EW=|x{@Py~&GY?R`lCHJo}>MB#Pj#1ds2Qm zzZqr^_n-5S|H0fo=N%sFJ^mwm%|DsPe=A%b;&JEokn+p9b&zcQcyE|@%+huEL?n_o@) z?|JoE9`IOSSIvK%_80a$tvTy8j(dZD`Kf9DWj@RBpncuHJHM~uj<3BOlZX1p{EygQ zdh>lSd8mK*k2F>KO|ky=!{m|tFRZM%^(`=YNYDN|;`RUK7t>tm55VLBSAIP|Z2imA z{(HWaWAc!m{ddIk^X0du{g?ezdvfr|A0FQ?-v?p87 z{(E7w+y6=0zsMKblg;(qj^O|D=&V1&F&)QW`|tT~^XH`f_k26YpWjMsp2ETMcr5U z{tl0ScWCDQZy{ zN2K`S{kDoJbK-Yoi}?%E{>g<@86N2M{%HQqPu*9Wi!$Pm_e+%Fk@<3SuFuVvg+~7I z{p}aMe!lv}bp0^09FB+j$NQtxPu*9)o8BMI`z7?A>EO}+%JBah`=|Zu;dsbj@2|M% z_5HO?h2I}NvJ#F*__O{m)~tU;dVdA)m(Y7I=Ka^0b1T9AYv6c9|9^s>!QlMA_D|{k z6}(?U@41-QGtc7R$oh3~JfeTMqj&s&jqhjJr2H|$dCMdC58;!cpMF8g|HO;lb5Z$U zYBb-G{Tu9oKK9oU$Io=GAGlvp%A?|LfBH>n|K$D7C7STp{gIJ2``?@AU&ru3AMcO8 zG-rOWSiCd(zZH%LJo4X&_qXZ8S-%aAhj{EiN35SMZua?ahvOk0>!;m(F6|$@9<4QH z{oOov{{Q;QwEwW5Xiswcdi}aH^j}|__ILJ6y{2uw_Ma~EHy00b|95c=kLaJq@__ld zR3CCbM0>8d>%-QHFN*Wu4aY-V_y0$F%z1y9`5unp5nT13^UF6LpXxvADbCi zq5nqyej3J8HL-Zqzax&nZ{+W%VZE2~fP4H~tpA5R{w;7kg152$x0wGjpZ@_k9+iG9 z_&53fqg8Q!t#CZVqyF&v{U+~E+Z6mD91pn1r`!7c{x#~sas&_Qqkf(aKJ%JX9}{n? zsl{DC&Y1s2p1;FzJfv5AUQGN?vK@p+*;_;((e>Z6e{I394vr_cX8&ns?m|0dvgMEm!mZ?yi! zdHyEhc!a(gzS#UVsXiH*g5x2*;_pJe`KR;vOvCYj$M{_E`uPsr?a#pRkY4e3!RzO{ zf0X0z3LKAU|1KWi2> zm^?CHYW`A=Si}hGuzyt2}yDs?mpO~)ChzG6d;IV#> zm_IeG-wP|@c!a)z$7{@Y7JmN*^QD*)kL$AwYbze{!}Cjdi0k_7g4gHw(VJ^b@u>W3 zm41`*&3=jE7{n>2(#^P3=-*z}2!O2e-H=2JijqWnf>w|ov zoHgIR`L$aLUq4-Fg5weX%0Eq^zsCE+-2N_(;ZgB^bKc)#-W-~F|1NXBe`i(9&u%y# z)%hJYA1`h--vh@ZIM-(v8-xG*{ptGb!d^HYaIdeu=6xyuUDyZ5qvHD)@cnQ+O=Ur?te@Tv?9ylK1zl8W-ZqD~h zFN*lhTkI`(toCq}TpB>ijYL^R$1mUuw@4_x^Gv{D1uL%qQV^$Y1;G=rZ$PP5bMG zDL5X%$-ftU{y%<2-an?{lhPFBDyk;`)Lnm3di|08vJ8(Y{MlbG#uMtUKRfN87p}nN zK|9)CM?HVn^ZP#;Pwlzl?my>2{=5G6+&f$ug9kSm-$r8 zMfx4__*Vsc``SoJ6^)F2OFZn<@%X;m z(LVd{sO;%qTiQR#7uu7pXa61BYR>ngx_=r|JfzqCpNm_9|71zlZ{!#r!8>`p!~7{} z|Gl`GV|WB-{~c{I|DCk|;-@`1xbBaBf2H}W()uT#l=7(B-)>$jygy#t2FD|~^3OK& z+1&r_9K)mH9l>wBEb|?qnfE_pzAO7T!tn^b&ad74T`7MO?>c95_TMiq4gS-eY5%>r z3yuf+SbzMRpSqv!P5UqNUCN{4yBF}?a6Ht0#7D~lz6Xv+rQfrF?}g)0@x2T9J~$o~ z-@kzGhvO0Lv;Y3{^#!~Ijz^_Guz(+c;}Lq|`=6aZ=Fh(sjz^_$U7$Y*$D`th7VtxG zJi=f3VPXH;IEF{1pI)Fp497!yt)DMCe&+jk1dfL|`)~TG`|p>e{g-&qo@_nO8(kUx z|2>@Jrvr{h_;<3t8iW6AagHC3$s@Sp_nP^$(*Aj|i(`0*>+@&)o1eO$@l{W&B7Yp^ z7#$?YzhxB~@EdA8|>|b(x_QUb0{H>pRTK2EO@sPjn zk6xMx|G7I0-+#O~496q1;p}UAj@E_uTHTcheHRu0nI3C%5Y>D}n z>^}p?1Mc;m^!fUg&y$rG@sM8kmqs^O&;3)+-&Hss@c8`M#0~R5Ef(*L`Mn0mBm0l; zHP81~FV4d82!G;dwBEcm`(KCSA+GyVqZ`d-}T|ziZ9amP|ua}5Rdy)USGf9`qF$k9FO3t|5`);%ZH@;k9sORbbg;zUz*Kd zo%SEbQ#G;luD^DhzpJ>#{^|oB((CoP(beXBetuQ-Z#Bp82;N5g`TT#$`?q%nUjxUZ z((jS}rh@v*`nBO1T=nzlcJuuCGU{QCnYhPiN5$R0^>94oAN6xf@Vf1(J|-SjQ;SFa zIeNhSb$R~OCLYnhEj*6+ys7SJ?%zg^;Q{yk(K+jT)BRE6spOt%=p+8Rg5UIn6o15% zVluem@1Hx&pO)f}cv4JSPyCH-Fn?)|zin_lqJPBSc&zW6ZhBSj|8_VY;(C2}v}S!r z9{(L2!y~xPb)Wf<()Gz`BggQ7dwlm-+~eB>$3r~gZ#ej(N9Oq31;<1Fx<5MBWZshM zAL30lQSb*k#q@L2qQA-g-wnq@dd26LmIPnCD97g>I394v=MnQea(wQE;}Pu>pJR@n z#oV88eC>nd5qkB- z-`K(6wZid;_PIYe+HT&I`9Y51A%9)Jjjc3)XI{UD;CKXA{XT8pm99^?-bgil zQ9ki$V*0u1LARv)qoar6@;HP)*KcD!|0Vx7kN**vJa~?--^OB&ZhFv@GH-|3BgTKM z+5W$o$G-zEk3(sFjhW}aA2iwtlZUv*Kl#5m_rHr{^2q#X=zk@@e`WM&Xrh0yzOI@- zK3zYJcEjb7^*!cK$^Jbsd2oL5_iOvj*QLK-JK7JEN79dVo9FkpvYyIOc_jVVi22L1 zei$YXxYpm;M)R(8{V+NLlZVFtez@cJSFYssGX|3f`hWZ^zh^^#>yF}~j;{%h$wU29 z{7jg?A;;e&$K;Xub@Tgjd`*QW{3E_+%#Rhme@i@-qw=7Cx_%tJQgOFG!!dcN|HR+e zLVg7%51oGl{6MAO6#4%uOdiR9Y`%T_UxUd*diL+Jb)jGShCIKsFnPdl<3k~rgo~S& zzO|^g{yIz^aE;&Ctoe8zzZ)=lr12T!xAa%?_{_oNfnN1Xgl}=vgV(0~!N0X9h)4b( zTO9faKc`ruae<`=W8jgqbk-rX`^ZI?v5B*V2o7da_p)bq&wQxM7|N8B;Z~up~ zzj^%D!STrLUs@ji54|Vr*TeA$uK1~$f1d8d{A}PD9^$v%hyNDyQz?GN8sK<@p8faI zLG$mW{g?HuJvsPeIgd+@pNIZOT7P4k;dq2z>)-pwvWKPhKemNqc!)=Q?GFECeE+D= zZz~)RczpijlJmo|H{|%(2FD}xZ=n5l>w5~{zhJ-9Jq`0V9`7)p%I)vq7#^W#f4tOb z{*$b4gyRt${iTlJ56kyg+0W%^-U&Zy&i6}te0Ra|2>rL=&Yur^QQH66FH{o*f8hTV z<>g)0zdXm+Za5z3y}xvszbWlMV|(Cugg@gjwzuLQzr7s810J6r8r!#k?}Ot}>GubJ z_?^Wa*6$C`N;hIy8U)I9>KMLO_}rlfAbEG9nrC(TwQ%X{Y{U0Ub=rwJyDLy zqaAC>{IK~SWPTK8kBE=)?dJCszCK~UF3052p3eWed47GA z_R2ANh&S`Q-+VaL2mHGXkJP_$kKdzaa{D#7JhFZ`^pF12tRD`~=zr{AbLRY=*;O%r zBXD_S{g`>xzcH9RIDgeAV-w~FQ+>g|OKOfve`(g7_osOLCt>nP`tc>^pUe6wm^|RB zPcHfVR^&?HE_80tA zvsC>X9|?ZjQ&a!QC+c(6{`h|LjcNT-FO>3-zxIzy9v^O%djDWQEad@@`s7l*^>0k| z3C}O(A-(qRODoO4R=B?4`K3H6|E<9vdrS6T3CE-I-)8=>v_G+5m-49m*O?Dxf43>_ z{k_3_G}R~68`|?jAN5JI`8QL2a%mkL59y;m*&V#TKFvS*N;S)T`y0&f%Rm{j0vOaD75Nl=8^>iAL+cl=Yf3Jc28J4g`PP ziX1;%IfjRL)F-XxPt5VN4UUI+%>Q=t9eIAX!|{N7{&$$)o#%fC9FIzW*!=Iaz7dW` z){m$DeJ;;$6C4le_5RUIO`+$*i79?|aSV@&?=kPryg4-Do`1*pQ@Tm0t=EGUv3dbWj^FO{g_{wL~ozNe&hq&f{-1&3m z3-bIQg5wc->eKP1*1ta0r{r_htie^EUiSK0`IeO5E**yB5qk3fxW{)Tf4{)(AA#c` z9`SX<{=7cs^W(TY;8CAm-eUeAIX)ODYF6vtK>N-gPi#o_CH1CiR&({WEA&s~?+d#9 zE{@?5?NgtQ3l}#%@oiau6plx5^y6#H-&gqcG3rfun)AHNUVl&g`@;3Gu5k8Lu~#@~Hf$%+KcbC*gR=U$0M0OqgHF>uU;* zNBDF86O-oO%Ij+yjz{G`6MWUW>^}p?L;iYwVq)5SLwbGU(iJ!!mHwJJq3Za#3dciw zt)I)w%wM1TcMXn5@E_uT)%;9e-?MN$vj62J=5)#a*Wq};qrSUz-TYgrKDu-Rjz{L> z9p?X$`5YV%`78d%cLZO3Q;L7$v6Kfq-oO3j4dzRW#XGfrS z4dbaXulVKd!Jqu#ls_0xX@bZ2cbWfD9)F!P9`cXz?>2vZ9{-JSJjC_+t;?RDC%-3; z|7JKI(LcujpB>*%{zxAGEpR+Suko+hpYPvw{A}eI9>LX@J;9&yq&)uHIEDw@w=B@_f#VT+uCFi8^G(sey>L9F*Y(Nx zr1ksr`0e8u9`G2y%Z|S_aF5@9I3CjL`ueiR?~b>n`g^ zzh9m6)it?z#Ls2V@7fc^Ek6Gam^{Sq;`f;K=Tm+i@8p;~#FvlZW)|kC)e(^ZhQXLO%iNAG?d3@$z@<6Zkds!I% zjnr|UvZm+to6X0weo1&%`iW)cQ)&HQUJ927?W?}z-~8P4 ztNHyW)Jr8b&pfX;|9av2hwCM2#9d#lG5>C=uee@P%@z9lIhTpVf12vQ%k^+Pq}TP; z#M;n5>p5wD$w#{8ns0x#`S0ZRSHtm;Ue{Nb51a2u`Rno;j^R>a{K>#)~|=-5nS<83x4O*=#Jut{aP^v{i_&u=>%kKk=Q-eLZGxqT*rn#!E|X`<8o ze`b9n9FMG@=rI3(*g7BZyt1lZAChufm;!|<&|v}=T81(NEKsmOfH(~hh5!M=P&886=G-=XK#UK%)2D$HV zt-Vf$^Y}eaoA2B2x8A+a-fQpk=ll18%+Ie*w3yTR0P#c4Kb86U)rnR(4vU|K`}(=- z{&arD{zB(m#&!MwWa1|xzuMtAi1+==p!;v8{S(Ivxg6%FA5L@>+|~yk=O=K$?fB$G zXNh;haTM_fj6d(s)A7lP1LiE^Pc|2PpXE;%97n{DZ!Eai-wnrM^>ci3vc2FwJ_q4A z6mRR}qVebR{s!lV;5guRd~(v~w|J%1PaMZA7O&%zlfHe=|6W?ZPH4<=5O4bj9&@Ys znLKze97n-@{C?)~;qQavQ2m;}kB7V3hv{# zOqm>NKgTC0eSB(&cfJCXBl%BmDdP9o{91*{k^HCj7Tn?)4%O-L>|e&~jKBDYCKO8UQa>%d!$GEru z#h23lgZ*JH2i(pt_~IOH6)#>$$0s~LmqYP7z8K$X{3UP5{P=&f1~pcrTr88>s*e)zti|jUljfw?tt6z$#{+P_U= z!=ZRPKJoSSr9EkUS+8`=vR40YkNL|kjxBflf?fg|yzs3xQaph0qEVmxtKp75kJ3cw+@t=(RX@uht zxAFJ&uQtvv$D80d;6DDIzqOoSx_>VmM-ks^{-1qfjBhg>N5r4>`hWImF}^Ku9E#WL zN8>FX|K8ZXR?2V`e82I#7!t3)&0@s8|2)6%+Lew^$J^mJ6n|fq<#V3Dch#rk)A9Xq z9E#WY&+Tyk2V(p?;5Za-?dx>j7xj0-aVTEne{#F?FUI&Efa56QyNvItiuf)#4#nH} z&pGG!<9z$N;W&!;W6oEr*h_yko=lJyGkn=t1_;maj9Ebe6 z{(mF+`F+Sr8=nz44spw`5s&BhjeY!&!*LXR%=yXSqi`H>UH?zFikF?w{QCd+7#xS< zzcjkWZ>IOBay>sE$5Hqv&HwV6@K3;T$j|lv@V~q+=GP<~hxym)fBD{+UsG@#g@4BV z%n#qb88{C4x&B}Hd4GYA&m0^_5r5O;&qw?s9EajHf9AG0zY^`c3CCglyIDRzW&9Pp zV}38eafJVToAcL(e;JMgZpU}ytIm0S)W>fHjzjTUKTqy;-WK`23daGr&nKMm`Spr- zW$X57{K?0h&ny)FlM@~vzYooP&Z*P=%HL||A5DIa$IM~v*Zkk*{8HxgpZTmc!QyrN zcXGG$>*@H7>&dws7XLQx*BGzo^#|*J=CjrWuV2@nYn^XN`OEQ+u1R~m=6{{@w`6|( znez>;3C?S{U+?_B%+F6wst<5bzn`Bp6x{lk^)#15+>Rd`oqs3u^8@CqjwzjM{XOKI zF7xg<-9)DheL22a65iG z?ep{1uTT5elZW9r;C}ov;_)=e+usAnVVv`~)1H5?{!EO2FWhp1*9X3+SludK^H_4=MYQ|#dq*`%K5WmehyP62mJO~{GQ*heQnympF9ea z1Fq{&SND2+{J!DIV=y`38voNHAQ2(*Mo$~R0?PQG4 zC`=A<&QDM6_W1u!`zQK4owG7Nd{MmLDqi=vY>SW2I9!fVAD>gTdPc?T)nE1_wDJ=oPC^I@l}`{Dc*nLs^axgKaca1awwk9_nz|gXN|9e$r17Ee$r3A=jI5$ zsl+$J<&ahZsn=I5yzI1b~QpUuwW`+HB-Qnp)V%+GoI%YPMb{JFG#GT(A@)cE|IIHc!P zyspZ$H%lbBDLT!+CuF{i#N{9K>t(A61^4`H zgUONn6P`bBq<;6e!{kuB@^9GU?|D^PA5QJ3Ob)os-)`qk>H8y2b-?6+TYemK{+`H> zPM91uDL+P>e>AP{rw+j6Al~NJapzx&`PBuJL-A@ym-BC?&ySz#rc93D2TS~*#hBmP z-&5j;;BrK~=g&Qb|1eCB;D<}`Juo?f_m+4sOb)is>Ypj`KA0R4-(TYWFgX;j_3vnj zAE8W+h(A)|128#)d;Y9#-ylp5`L+Hnm*R&glOy7p=ghCQ_+gkF#9RKamiSSa9B}2= zX<_2y`uwS5FgaAewr|||e?@+cP$mal`8DO^^QNtlU&mo`sC{?iud?_zJwNhm6eb7p z%C8F>oHs>&jltxI?HhC68u>L2lOy;dK`4?ewMEuPXzX_8gwSTgu#Ft=lMEp{TFT>;rzEa{VFgfHW zzb@=9@l}`{DgN}vpXB6Aeo7AFm0y>(m-srE9B}2=M62`frv2yX4VH6W|L6IA?LOx} zNb588<)`H!{?B>tnJ(jd?@#+L*3(>$qJ2A^|5w_-a6XgEVfEvf@cH-V=cMx=j%RZ@ z;CB9Vw#wqgZT&r61;?Ry9si#5`S)}2`3LrwIwtn|$?u73i~qT&rS+Thja&}-b^LpF ztMmG_e?7eej>GtU^#7{!rF4G6{xF@hWcl{L6w|Gu`Ipk~i=N&ImxF({|7>!8Ahv%O zOpYDCKA&bB70>%GeEW98lEcowYMo!rp14iNKRjROWQw=*+tV#2UJH{W{CkbR<)PuP zgULbr%-`(%3E{7Y$$|gfpW$zNi8oLthvIeo)8PE~v-RG-M#|(!{1WY8``$7byeVSn zzke3ft>PEH6aBXrE(ibAe-rDR&qe<=!{lg8{pb1ni*WPFARS>Ob*&-{=?2+8~*(;Iq<9hCOvk6Sf1JNv&Zn|FoFAY}4sqU;dOF1yyo)k9f_GbdOP=}fqn+-ym^FXD^G9dTaQ{KL z91(x8#1Fyb2=4Q@r8fMBVRFzvdVksJqaMFET|YYALzx_K>%U&-pGwzXPWQs(z^~s| zJ3UhHeU|@yl*tkC#|pm9ct1=I#q0XZXul8A$Mz4w{9KolYe>t{)3MNPLPk4U4?Hkd*GcY+Ke#YYqJ_nN{@d?kL zx6Oxt5he%QZ~eRC@jr_Gy$O>e`e(`bzS_v&C72xe)xQ(Ied6A~%P=`o{DhD1TKo!3 z4#m^I6Tbc8-oL9bIfz&LCVYPH`}^!+Ha=9BpOyoD-&OX{Bi6pw-_CBS%(mKknx9@( z8SC$Y{pG)kxBp>!|Lw#Eo&(cATYop|ITdgJT3UZ6Hkw0)`BN+ON4JXq#p{1|{bynm zTn_$O{ATBTzmwO$8D>u6pJ>5~f5*A(c8}izmxF&6UuE&{_W7sJ;MFRl{`cEo{;T-4r({p?`ggwg^Y=H`H#f4}+PHy-V4gC~cMkIx=5 z{@YJX=l2us@K&ogzvC4}{lD|%>``9-ez+X`d&0~be?&Tdp6Gzd0k`_Q^qh*{d3My_ z2}=%LKbe|v{+7(Ie{sB!uBov7Zx_?8qU&|B{atW5I{o-)qQ^Pc?>+yzVRG;s)qla) zpRTt>{Rd&mVe89`$A2W&mqYMwmD%^l+a2n^_i*-T-~PjJISz7s&Gq@S+x3)+dw)Cp zJuo?V&ZB-2zQg&KqJMf}?y&0@6TQyk^Y6^3oNZFP^M2>?{i+lFFge6I{y)?1obR9X z?LPvOBgLPsHvaw%!3SV+&^}#%niz6km-+Q4t|#f7Mcl4GO$-;@{X;N0wEbLvI$K}j z!!S9L|Lm56@3HmyC`^vzKU-ID_aB4F!39z6Unh<`Z^@qKe1tMN#5q2k7%B1Nl*ti% z)H%P;=<%Z#v*urP{zqB0^D(#_5kFSq<1jgb-*oeno%!Yz*Gd=^8gZj1qJe$T3{~qIWFgb`jZ)Y~zKF{OpxxdTfdH;g-|Cvpc;ZXg*!TNR1^ZSEu%Y6Mhvl)(~sNeQQ z6(9U$wqc*f=gb!V;V^zL_dWkV__g3wl;JSm!~J@%|DV$MvAyO{{TiP$JDe}3@j0`d zG91R4A3Ww(@xg-cpbSUBeSP@7$438ETa0u08!Z0!wx;npvy(C$Mf}bZ-v!4}@J8pa z3IA?54!F&aGy9$M{s8aa8aNKc{|5PcuHE@ZvUPi`|7zhlEdHI`uXWxR@pY8p2!3v( z^K;R^^%mn?{om%C_0z|vfifHxul{c}evtP!Id7y4huUZTzt{O4*^WwUUlSaMarJ*w ziSMNhN5Pw&zdrh>*<#lG$DO|=`o9H^qlj-Q@m4sFf{!|n^^fh%&)|Uj`#UHU$^m&;MK@38adMEknnIE<@(w1fQq&@W{hJU_ZA!y#_h?|PkoI9*@k`MRbj?#H)% z&WB?DAA;j3{D++XZM6Te)w#y|jeq#Is9!mQ!{T*+%K4qq{$9#(7$4yN5$E;UE!!-A z`Y0n#+}c0j{N8APKO6_#+wcAV;elxX5jYO>tAB<({u|ML)rq61f6@6rM*V|u98v#d zz470V-^an1pTPmQ`p<209>0&nc;{zun4kL3ZFL^MkHdJYP0s7NKjZv*_ITg^W0c__ z-t%Lw#7E#b=u_IE?H3aK-o^{7mNOhi679!y&)T-*M+%>G)Fo9Eb6G?%#C2E&6wnG92>T{97vVn{XT!Kfv+9Zs&g)`LP7Y5&pBD zzaM=}HRZ|M}7u};x&GgzP^0)(=mRla2&=Nzq6j7hxz?!TVLr9 zjj8!HerGqB|L{!e-?QuBIEc67LmqRhSmPUr!BOyy#y|GR)W2sp!f_av-`DSt-Ik6I z&u+3h*Wx|@*Z5{Qj>5m!{ro*X^b^ZTbkMn;`*Z(;m$@Lum+4;*kU;jQ4zfZ>bg3f8| zIXZti*KhHkIFiQa>`u5l?EHks+$ug1zYleG7aRwE=ewMr%>4X>e9Gl0c#ZQ1f@_;` zsEzu4oyl6`J?m5c(I3jmwRqpYp2tUg9UO<^t^XQ4{tfB;hVvEmskoiroNX+)k52;} zhq%sf&K)c9MmUb}pF33WJzBrXm;5Y_@Si(caQE+p;d=WKI{ zw@`+o;H}P&MSitf%$k3{^KVD~w!v`}@ogpE4#!dO4(C4%|9&_Qczz%Gb$*xeKirjG ze?8j)$6@iBKL?!uQd(cnc2b6;@OPH@0XU9=cRBx9)ZYciQTUgf_r>;gTb*n1-6ehy zj-&7|J0A=GAvg}Wt*_^NefgumNbBp_!*CqpcKxK!;{UikT|YV71IHn*_h+5=_3@A2 zovzQE?SVH4+ z!xrEBip;;C_3Qu~hq%s9&$_?&Z`1iHk8?TTc76Bkh{wbCS$+?}aTM{#3ck(wusJOaOypaBltPttfKGzX@2rpF@^u!PUo?Ho?8dUQN*t+@eSk@j)L!U9_uIPi@6+d zpa0vP^Zl(hJ{<4ntO?FJ|2$V^{L_5?)A?q~a1d|D$CC}t?@Y(%=eEFcn7^L;zW#oC zcf?mwhC}Vs^@VAlzn{J<^Xm&7PwSe)TK)Uo|GsqodTu)$hxv8dqopz+Vd?-!ig*IJBo`MrNXb0Mw&=jtfKQN-7Ie8JV{I11iq{Id@ae*+u` zJim`|xNy{YRhl2?8sRuBUiI&F-Wc20L>Z34-&Epz;W!H3?EHOEe={6M;rI3Pvj@}h z!MPTzb1lBb;|tyj$5HsloPQ(yZEzfL&+ks-{e1tF=Wjb4hjI1QjPXCcGxBpkWjN&5 z^_h!4zy6e;tKDPy(*eg}@tPkU9?$P@y1$b$9Ko*~bI$jBc>W!*80S5#KUz`gY4sjiyPtG`hUOGPKcsw1m^ZB>i z#dNDU^3U00?DYqZ$MbV?^!oAptttp7%w|3*4K z=XhIvDsIQ;=Z+WL+cyG}L)*{s`T0#HejFx8@=s0{e2?}2C`^vzKfkfy?jM86(VNz< z3FjZrwmTn($sw-wYrMoKD3c?2s{e0d{!Lm;;WwOBeBmEr{hETy5%HcsYkUSKN8*z{ z|Gx0=;h%%a!S?I;?wsexpFJfVpYT|7+T!*4!+D>7;`^+BZo=e9@snF@`_|%@U~*8u zUVk|6<0J0VdPzxXTZ z_?P}t&UrlbocHzdi$_vC{h?z@aohh)`uKivEWQ6_aszWhj_AJ)?l1U8xE#SfzrGm# zJGlvtqwsfIJhSLd%a6&;a2!Sa<`Ulm$5HTu&YzXWkM~pMa=>l;CU-b*$?n*u@nJp8 z854`Q_g}RY-1?XP(tENzzK8oeoqsZ|@A%At-{$WH&+mcjX?}9OCYPhAzt!XaBdy=~ zayis~T|b)aH2$T^bp4j~IG4lXRez0hKHuo=-%S|~<66IWJO5a=VUKNJ4P`hA-sqgq z=Qyvmm^FWs@%tVX{yI1giyz>Ao%3gAw|M>al;J2iBgguBAJ>X#C6D z()q_^BOC|uc6@ii*Viwj=wmc%jJmpE91_2 zec0RA0>>e)^Uw4B#s?pg&Oawx;W)(g{^<+V&L5uMKRww7$6PS3Vj1=7cb8sBu zI=;N%+y9rF((xt7i|LrtzF#5gAO2!`e+$Qp`J^1Y;Gp-nT=4!G{=;;9$?;rn4xYpD zWf4CTt`E(SDgP#@Kws>Nc_CjQ1NxX|K7Hb$BMBw z>iY1suRmYkmhzMLLn&w1;s?zC_2)+X2KrPE+OPLd&2&3|eY!r!@u1#QW!(CIv-6Ln z<5P||H74SAe0qLM!M%N(;W)%OK3#w7*Gqg09Ea+c|AMa%U&p^k`9Z$r=W!(e`dj~^ z6tCytfLs2b-{Jh9QvRRc?hfPRKaaUpe7)d1D8o_kYUj%-KhIZN%$k3<^B<@DKfe=> zqln*G;=ABD3SMLU8$TWX-EbUmT|Z8@if^>1^RM&t3D=a@>aX+oPo?$wd@USD;jb<6 zIyjDk*E|1K)L#$BVVw2SOUrlE} z?R>A*xfZ{-#GBzb3V)07qmK!H3miw`Z+Cu2_*>yPiul$NZ-e6~_>%2PK z=Jj{Maljusb%^_A-c1<}`QLej`+cSOgOuSg|2ppXIRCfUJ~?qHUi+5|{l@=hOKjg^ zI1b~QUx!P)hcX<&FC20Hs@T3>iz({A;^X%>?Xi7*a2&+j_FXyP@dfXP;UL~#pP1U}{O@A@8-(M4+xmQd#rZ;deF9&89*5%Z8_Dw7 zb;gg~o%Ub6-k{ek*6Lq&{?VxaC>)2?&+8KxQhaZEeS-5*y=Gzj_ImD*So}91o6cW( zoO8?}ZrAtEPZWHg<>zrY4*4y9yx_k5qvrH@oxe^Me2>MCQHDeDdVOO0sPlKG^UL$& za2(>gJ~X@0`47|i0qxN>BjZ;8r18IfYqWn7j)Qn_KmE-5Ebi@}g5!|i;%5r(?Vo|; zuz0oqX2HGv#Ia3l@r%a)?uAkRA{i7V z{hORWJ$*mah0Smr1^4Z{zu;ToIEwadFU42EaTM`YCB7Aoqu^Uhd^;RR!TtDPt^OTw z97X+YrTA(%jv{_%iSLBtu=uxgzpli0QHG<4-&Nwf;W!FjQ{pvn9Ol>OLl2aAEoC^0 z_{I{igX2*A?dq%U60fHWhxyh1z0UVXel$>q!#Lmnb~$a|A4h&P!f}}Yo8+(0zx&Td zel)>xz%73-G`as;LjU()=j4zY~t5i0>@LAAsX1cvp#c!EuHL%RQ0Jt^wZ2XFI6s~F z`8VsS);#yubHCU4w_calUmoXj;J5XE%IAl;t&gmyxg6F$;x8&Zt5}QgH>bz5{!jV* z5V!UB!Vx$Q`R({+(BnUm`R6My48U<1{{Z&~N_>zq90eb8{>^m!a$(3~3jd{}&PUVn z^MzqJjv{`z#E-&p1i$F>_ggFBKL*DE*XwWTR&o5{Y5#j+1dc;o=TB2z=0Dz<&W}0Y z)j5^8ogYv6{1>m({{6xz|8R)g`SFU!Gc3->;K!}n{L2rwzx-G6?dN8Xv)5lPj3>t^ z@thxD^!fGeC#Un{3lnfTs7Ieax!7j@Z{Hn!66OxS{yOP=Upha%Fa?)`ywmF|JhuAd z`(rN5P$oy>7dJZR{i)u5`o$dLZQP%8emeLfWpV^xay}pYro~wMb^Y^Vm-8P-|1H7g zP<%CfgYnU)X8!rG3(GJ$lK*0-^SjgW^^1!; zou5eK!+gliA$}j+=g;V3_AraTxDGA{ejPtuv>dAVrvvHw6z$cV68G0Hx0wH*KA8FI zm-MGz(-imZt8)Ga+3oJ%1jk{V@wvFE#5Yrhqu^Uhe2c}1d;4}9|G$rm_Eo`gz`cDn z&bLPUw!(3kU;SU}{Atm??Udmt>fc`CJK#79zN5tD#8L3N65k2O0r&AcoxxWc>Qsk<}cfuU&I0T{^@i6r0AbI zI1advU$^t8M*q~i!??z;zQh|S!%^_|5^uB^Yv17exbO4p|8-|p`o{L=ta;+zKh4hXkN#2ZD``lp3597X(L=UmG2`di`Vl@eqG!TbBC=@JT`y4|MOx8 zT#gp{U;W$Rd?KwctOvO{f*&z{g7?pR`wv)*$E%(L&g1oE)}!1UiWfiVyf)&yEymi< z`ju`KCw?xiUp!xHn)|Ey+wbvRnXg|L4^bvZi~Fa{P;uhV()xArFiZ~m$JVdo9{;bA z|2;4{)W2H4Mvag2{nfsGy_CrzuJIjnUKiurN0}V>E&m6dPe%Ut!{lg5`9I`5zJK`Q z5ttk;DgTF^UyuABfXN}Q@fj%bLCWL^eze4gEJobhH*WmoyP|!=a5owC@;Ya)_&a$4Y#JGC6{el=yLrS>rZ<6( zV*GBJ|I{O6{KjE&#P}^ae@2Yo1Wb<9KT|uM?~neOgvpWmXMVr)_eTFr!Q^Q1{+U|m z{CA^&W?*uNtAA!ne2y|X5}&d;P;sh=U$hwUob@Z+Do&k<_3I{F4%(;n>yr2XsUOAq zwFHwR`e)hdKYe@j&oWGo)ISS{o$reNS%Jxs;^(}7PB%vUD$JZear`&&u8Fc^G^le0>@FbugdtDIR2Zeg5!YO>$_7lmio`UD_tL% z+6u=}#BX=b?{nJvGPNC!L-9}O;QkKh-Rb%sk8?SS_$B9`iTG+bj)=eH`G4k%5x>)% z9?x^92R;5`^#3k6<%-w(HC0paZQ6fN?dBg2xS#*jmUs;uhqX`rUuXR6`n3K|)w-kb z*B9LVb#NSozoW#}CLD#o(fJEg{!cYno#Nj9rh>b_5spLtck@9Kzg3(i-gy%oN8vy0 z@xL1Wy>J|be}BO}z8Q|g{5O(5t2j%%^AH9-?oKN9^`}iL%xYvIGj-!YlF1WY9%bXss^WTwzd;Q&%;js4CaKFd-Kc@4;se_c^ zfcyDjZ^0|A{fFQ<6wmi(91DMEoW1zqR<|a2ys-eq8qUi|?`cQ8*68Yx^$k z^7{Wcwr>oM18&=QX?MYW`^Mq6&Fr7n-oG&Yoa|QLKTW{p;GgzSm-;P!`sJ}cPQv7X z>-#S*`S?wLIPL#g@AIkT;EXfBGl1oC72v=T_3+x@BEXQUmu@Z zhRHFO_P@){zZB~?{ceunt0le)mqYc_{!1Hvl3&VTa-?`3bE}vM|D|;>IfAb%@eMfT z2)?nzH^SwJ`ddqUleK9reshU$hU2h!UH@z<@hz0$DC*x*;#F`Q1>aiYTj4m&ukooX z@$Ho1DB>GRdGsY_q&~cCtGj%!FrKj!Xa+!%R%E;9+uV@=9AVO zub=(*r9;ktDqX*0KIL*K-saz7=Wj^!?@|pM2i)ghPr+^ek*~QNis$>C@)_^H+1u0g zdHN%l!~D#TOEVTf`&TKy$=6&Cam(*c=ig5GeW?MCL)`Lv$@xOc?@Ntv9B@0nFT{~#k6G_~4TF@4_Fa;{zURO*F3G$D8SQe}ClHO_&@h{&KDH#j038mtbqt5^)q*OmANV&n+Ep~N@Btm1e`LsS>u7Tsg@9Sf4!EOFuu7%@J{d~V- zKHF*h`e3>~cDW9YLtOcPx!(8fkav4Vv@8ff$*uG9U4vSa& zS4;5+D8o_2A1LuIIF5pMmv}cEhxy6>=?x`*5RRjWA1Luda2$$P{?9Cy_+dB>am)X4 z;}6^x`QHP_VSeSmum2DHbmV_8WjGYC{Gayie_&taKjoKkz%Bo0q|YkEJ^%aRI26zK zgXXiIKR54;{67LGx41p{{pJ4>-=BDS04@jrbbK)5>({@;_aj~&gvrsL@^etCihqgg ziKhT0f>Y8~^UF#`-Z1lLK!1 zpE>89>HM1U)|@b|{FttC{>jLXNthh{^e_1_z18_wBR{5Ka;W|6Kc{_t|8B8<%)sPO zd>emfJpN)j|F}FynH<4Af4^JsMT;@NwST!3e-kc8#NRCOC72w+mr8sYCP(m<5?_JI zk@|1Cw!~Lqa-{fa;jE%)KacavawwklV|q)8uY<|a@BK5quEaMGBS-L!CB6|Zhx}SU zno4{VWjKoX9VNaQjzjTw{?T0GTi`gvEx&q=|Lew-U*wB&&g<9q?R5UwlwahFw%NGy zYvzda=coK4UzBs=mR~ai&KpvGP49r?u=XjxW}LUB{nKTfT2rPfEzmvcD^K3C!$a2!@Y=hs(m z8ee*5I=|+8$sEQ9*ne$s-jLm5>o4a+`7{o=o&QbuJAZHbe9Lqf9Eb4_aKEd>yD7s_ zaGxJbUr6Uy>@O4}Zu^(%Lmq!Jy+4n~>NAVi=c8wQ|F8u2{y7ZCQN$0G;(OpYRKNBw zGd{l+@7vc4$Dw$8|DccG_nw*FA3fa%$6;LipAqwa??bUZ5I2oO{0X1u{&D9YPuH)e zk5Gm~_3Qlkis#?=zMQ_FVwyguPo1m(e0^BsgOuU0c=(lO_fJOu4Oxu1y?%OS#Q4A6 zn)&-DribA;)IROMXF8ofIh|imABE$PU*B(XWz_jIGJpMQ`WPIC;`RRfE582z+b_rZ zH3G*WZv8jr@$vpk`XiUaxcYD0`1fn0|3)dpA+G+ry5IRLqyNU>IK=h-&nwH$ucY^X z;>)LTMEzH0oc~Amux&O!Cg3=V`X`Mq-yQW&!f{yr96!(WIe$Z}?^AFb5kFJq{JrV? zdwK?r!{S*#W_CEgH`+f3$04rchnZ^UpNsW<5sm|H#}6|*oqsL*mp-4yVeysRUn%h= z%5aF=^&Rh@<Ti@&-ncR_lKnGLmUt1(>S93nT;0z z?;Fzfp_vSh!{Tf3Z*qQDI)0v62gd>TUu=j4oW?SE$`oIfw+7x|)n+FJZU=gld<$QL<1 zUimfSyfx()`J$XNZuvFjygTI={h^!__x$qtwbGOFi~h{zQ2VX_>O8*S>N6a+ed_;O z=U-3x#bb?$$3II?zgX1XTo19;b@vArITK#*S--z*Rfa9=uwZ+%J|JWYm z*GL%-xQ}0p#f$s+HNkNx{z1P#@E`vg`L!30BieUm&f@=*?~nHUXolkuSN~jDbpDQL zUketjd2)Dur1+WO2jFtxxBbT< zkN;uj*Pmy)U~;ti_2(o80XxV5jx`3KYa=}Zqy4%(;VhuNiq@3Zx%7bZuFzvAoTkBay{m>i1d z_+i%9UvbY5#*JeNi`V(v%rW=>DCYMO%H+VW>$_Kd{rd0iF}?#ZIpB8wux#=F{pxi7 zFf#~~L;c73DUZ2T{C8Y`m>Hr>j^N(D|L%iI2eK(DrHj$4dM-WpYIP@e&_}$q{_C#K&NA1RpQ)ahM#b{wq}_J^_;> z;wMXd5+;Y@wLaf0@hQsWi1?`zpMl8{e6GajU~VY`ru<`j za&tugY%1|h7Gr+f{_Q2c8IHr+C%>;RYyK^i;VAf)Qhb%gtnsZSt}($uyygGZ!zI2Q zj-&AJDDfR|92U>`&HDJRwXYhEqlm9A#qWgUDEO`t-v!5Ee)4a&ynVajIEwg&QhW^@ zhvJogSABh2YhNuKhw*yu*LnO(I=|p?&YCLj=ePCZm03l4ee8;2a1`;a&g;_o@s$R1 z7V!&~AC(#0*6%Bga2&+j{)@-vhui*@^OanV;Imsxd@me_>euGj1cEpQyhKfwK#5^tppN5Kyoe@Og39{WqhSpC|6U9tSBd`M07Upr+u6tCA8 zuXy_&^781v{gmN==T+;t-|2pew`u>ze9ZYwyZd{%-{-t1dzkINcz(`z)`;8uzS8gf zPt*SY$^mzT|Eh2QL+(qTkLUC5s#Ed)`S<~kFL*Z`2i!j&KUm@i;W)(Y{CLRuLiFz; zI1c0L-$NySm@*s%A2wdW>!UvY+GZSZJ3hE_-1+OHe|zCL6tDihYU^8NMRW9T9~_6` zt9Eezh{u00`nR7l9OhSDlg{sp{yjn&4!HI2?2PljivAsd;|Tv;o%50C-$6JIxb^R~ zU%i{a<-^y8dwGC>)1z_3u%OU*pFp!x4Pe$EWf)qkl&% zM%;ei<;s}FuZ!=Wr@!+nIN)}DV)mHxCuM$pg6j=A*DO4~p7xD6ua5B%R{Rxlf_rraDOj3p;_-tzbS0jGPVw`Jy zy?@t@rt3poZ_t<*eAfLBeO~6*A2^>-jB#Bbxw2&SKlI}fzepJl)vxpS*?#Bur}Gc4 z*X43p`#ArY-R^ue9pB^AIf?UGxX-_b&Sn1oFs_&An%`ReD;Cd(UsC&4;5g*h^_6SF zS!I52c8kxSRX7f7AMKy@{LB9&#m{DN9L705pWSTn>$jxi^VxN99O8O^!qr{QpPY{G zXEzXo!|ERq)2(v-ucz}zzRyA5X<_{K0q$>d{`Kq@8$TZFnx)6{{SVh_jBnujgSDUb z=sO|S;tx81N9NZz*&oVjT;~_F-o6dIKVy&bhvOA(lW`rt&DMJSXVdh0%5W&&jt^U%&qx0?z;VF6|M*LOJpA9I z{~F;qEMEQBUgAxZ;js2;TlO2jWk>YiUdnL5z5hB2?)}#c$D#PA?iSOn@|J&1ukW%w zdd=7U>c3v&8{_)TY%66r6mR*{=RB_8%u+6gxNZL-=W+dp?aAeU`}TJ`kLxpRPcDbW zYx{djyn`|v;+8+F&g1>#vz>4paNGW?!dc};xNrXfI1a_H{eEWUBR&$_-v#fqp!~iO z`>XgzemMO;;A}Ts4*u!-#MO;@PURy%mDaD>gD^P`r0qNGd^qhNXAi-WL-YUY4(H#G z`Fj{H2Y&V6)h^?Y`l-mD9+(`-f7REIN5$*^j8{G@hvLx;@qHAa3PfytqG*7vJhJ^r0(eP_ManqSm^b-VL-NB<1MG z_oF_R)_3;DTJyzi|32U1@u$-F3(O9~} zznk8a_V4VEwa+i=pFi&LA4&V?*>RX0^54tfap!~KpP)>R#OG7{d4Iz`YyYIhIA@%% zR(t&Qw14J&IA@=3T>I~ejPw*L-9Qbwqe6`m3$20%@$?P0V4)qV`&phT<`RIX| zUyGE<5q#14H)DOfX)y)ATIc*b!I$82X#48Gd-ntIx&l`qzAO!F~HzU~;7R zt1AWf@m+<kAM1s#iCMhXm$|JL|CpDh^_BfiJ}buoUti|77rfHq zHzWu3vwupr%3B|k_D`%AX`f}sC&4%8*)8_@4(4-yRSy1XeVO<5W%Faw{JFXrCdUR} zU#?bJ{hObW))(e;9uBTQ7XFu|;}f2*Ym(--`QPC2znu1u%xA3$YyN}I-yQz#Fga+S z=Kn&M^J8iLvz}>9Fs}7yeuwk1Xn!?K4&t@`T}ym1t$*aB)Zz$38Ce^E-~W zl+#{6`Mc2J{Bnrn+_CNlKX??xg43h)?G zEvKXZx?ysNvwxo7YVo%{CwqjgFINx3AU~*{t+xUCP-zN7{u1w{Opb`}E%82>9KriaydNe<@FOLD1SSXDXZ4Sk_yA0f zh#xHRL6{th*YWpEi4RdGN5l`6_%KY4;J!ZGR`lOdm>lwJd~cTGk5MK^#E+Et2uu#* z_5PPRpFeB<<1jfQ{o4-8HIc5;I>t}Q8 zj6Y#R`u=$y>zdkHyyxE&UJ>zl%@Og(JpOfA**pNL`@1vU=b$%eNzjK=? z!=d)s`mxzLFLikPHoF7<(2MMU=R7~2@R_uJ&26C!M-g9b@wdM$;#DUO#b0^~_jfyg zb;co}+NXaw6n`ImG3WVn`&+Y(mBzPIhQs_d+@JAyem~3OcTk2y{yO?<&N{gA_V|6R zxoXOAh+lpM_ZL0>WNiOV%5a!p@w=QaM*DYBhC}iC{*yV+pWDBm`S+i&J^37tBEH7r ztC}NTZN{N^+kT&aRjt{hy?<-rI3j+2#^Vn}d>tHz_*YJ`{tIW7RbR;-=lxR;$6@ho z$DGgqCo&}NZ=ehZ+}8iO28(~<3)1@^nNK-6y~dkLya|p&ew%-7CB7Gqqww!7aXMlS zN5Pv*yakS<;H@Rz3ddpfvwqF>mUtUwIEwi85^sm&uz0N>2TOcEWjKoX{UzQ3$5HUk z67PiLFu&H1!4hX6SyR^HyGpzZjzjUR|LIn_Ha^{O97X-z9^aGJf3_!|!%^@O1u}2qu_ld-Ur8F_1`0=Tjdjr_V>ea6!Aw&{0JO} z#lPKxe=>dmj-!YlD8&!LaTI*0#E0NG%+L7ESC#lM97n{@Z!htqa2$$f{ZF?CZQn6C z4&(LQAJJ1PpBTS?!Q*@m2i({H;G{$j)u+I26zNpKg^uwIkO5IXDjU*DyZS9{-kD{}*Gy0 z4sq81!rvR)zXZo&er^A<$A2~2zf2hp#cTbaUv>UBvHq{XaTM{+w>~@KSIueh+WrM^ z-_{qT^`G@TpTiOH*L;22`nnW9&o<5B5V!Szoz=hf-n9PDQ!YpFg<9u-8=Qf_p_}5< zt@6olPT&8?`ATjMJa+!yq^DFqd4D>8=6pxj1nfCFKbqg-{FCYYh{t(2I6q3a$|rv= z9Um~Cbk0=7FZlZTI-i9HNP7s2l02@ zBBopAQ+}Aas_TeQCxE=RO~&f>SdE81TNlSA>ef1$g?>tS-h)&2#~ zpKV`=_BX)fNbO(n{e!r-zY!(}@lX9;(Z21!lwO~hZ-O;gxnAE-x5}qJH+_E<>rp;0 z2mdU8`t_8`r`{F$(+raXuH)bNcIU^^^);@y=E>pL*E~O-TJTo59F6JvtmlWgx4#W0 zhxiBh+gA9Uw^JrZ@Gj>I>H6&aev4UaUx)KJKA-P^%R#(;A8_8+hdWrV_gMaRQYJ@i zpZEVA4cQ&rj30o>p?KauH}Czw#=9t!L+#`BCP%d2$A66JRKW&1t9?~LCMnxBKoLA=gS7j}63 zAIJDC!sJl@wDI?*^Zs=Gn8&#}R6qT5&F9CRyg$LWe+e!}iodqq{;$I1Q2q4(wf!E?`-83iYZ*)qwqM5=*F3-P{Fiim zK|bi1!{Y7z1wKEX@#f6mUqC+O=D=_H(`x=_jHLXzwh=CewvX$>*V>$)N$WrJA@`hO zey&}At^VC?i_K5wQ*I7E(5Lx%t;*u7|0K>ild{tr3-Vp>0$kD3$i*ZRnHVT&2X;y+v)su(f&@#KEDsZl?Zes^uc<9|8E=P+e*)Ta5<>%1f8kNR8= zwXdGPGtRqX`+F&qgYo0_=X9%l?ng3T|LD*BnjE#sKj!g&82)~k9P+<&E&fROkHF** zr~ejxe4oqv8@zu9U~;hiT0a+Tj#NH3zJL1KAWRP8wSF#awEB1P`{VaZ{9*?D|_HS;aMCP(;}oPRUo$6#`ZPq6*MS>^L4WBkWqat!67dZWepsaQX5!sH-+?fa!Fe}?xj`S>rvY|Ul- zW>fW9_0Pg4 zI1a@#Khmx8g}0^oL3`4ifd|eiU-*O6KWtBKj!oV_3tRQ1$`@5e`>Wt`P>*eYmGh?r z-wI0(;|&Omls&=nccCFU>N5X+{60Om@+B{e{%eHG zK|R+0{m$PNyb0zGJHB4n>zw!h+Wg^h&YGe4b^Uv@^))-4|4H_6=glxV>eBks?0h!j zTVQeoKjM5jcq>c}+GqJaX#Ay*&7S1r(*~1+`gMN2U~6&Z8gHje4z*9`*Q|4Fzqq$= zKV@==bNyi9Xo+`FCI|JuLD#3ooX79Cay=_wkOQvwH!X}i|8DlMeKvjvD3e3{HT<<4 zt*m`A!(qIOGCAOO{cF*Tg*jZTy{b{_1r7f$Kf_f*i!#^`RN(#r!w~ zlLKzohvuArJY64JI1H16{HR;UUt0?+YvJBMJ(S6z{JD?6zJAnxBYT+hUdrSU*Z%jo z`)AVm%R(PzJt}+f_tRJ2)s{WU^Rpi=ht7ZW`wc4=f7d;ce@7^jgXdU&t~!s;Coc@Z z+~N5-;5^R%76##R^m_i;=4F+4eJ%292qp)9<=5f{k3XHRPmwRVIdpzUel2b+@uP4# z;L5MXO$GP|5Gj&%OG zu;iTe&+8w9$sw-syXpK;jNdqAaii|qzbi27bJpjli|JPR z@_&r{UWLoC?D@Ue69O9PW?FIMxx4>~2C%+fBlz0_oI10Ys z`CHQUN%~VU;<@E_r}Iyy{AN6q^WwI?EH*f2|Lyhffa5SuelONLe;|z?`I^fizvVam z#Q4-dBjq>ws+>1&`90zMJt@D*SLM8O<@coX`%-?BugZDjmfus(zn1cwd{xeSyz+a- z`9#WZ@>Mx+-12+QdHntW`Kp}vc)1vC+W*SOru=4mmGk1B-#)*^y?+|uIEw!1^7t1- z|1`pJ7-#)nJmCE2qJNtxvp#42UVDG%-Lomb$=7^Qjz-V#>puQ>k4OGC!{p#O%J1t{ z=6}^gg15lj;rZR-{0Wi2t#COSQ+|&*=krazeQhu~@LPU&JAZXrzZctKa-{3qiw8@5 zKTHl?KiB$wsNnAJpiB;N<#$JkcTy%t@WakKBfk$=jJWbU-6~%-9QoY^mqY!h{vY!A z>(T$+l*u8k{9ZENkjMBPq)d+3{$A&=iurvACP!?4Ux^=v$r0P%Q*ht@9+(`leMd^X z7bZu<_dEa1tkUEAU~)wJhMmvF`1Hf%i1r;V@gp!f!aq=O_Yc72NbS46tHcLka-{g{ zJB`2kQPI93m>g=~y<)mmzWPa-pIzY@0j!We!seno`VQl-;q`fsAA`w3{JXzK zypO-Q*FO%EqcP2|@gly`{1Y%a62HE+#3x~LP`|C8E6zWh`TM6Ar(kl3YyDhx{@1a7 z&QK-?Ti6+jt{PHD7bI`GE9y%|E_Oz-Wc<51ttf6?O(3bPqhEFpN##>DohU5&+*gs zCg%%j|HAg>i*kt5KiBsfZ`_jlhxV$^j9dRSJKvi6hxV$^JYL(^=Day=AMMpPi~IJq z7u>dweAYG_*ZOjOzw@rNeb+ZrhC}gMpRSKO|I?KJtoOOkiJw^CUcVz<|6;w*&9RyI z-^$kC`bmp_{o~U3kWaZesK@pXo`0{e4Za=j4%ZN*V@-%{0&>v`hC3)CP%cdv&6Mca=3qejpvu*y?qTZIih_HMZ9zJ zjy4BhzvaK2H>CX+`I=vsgZ?AG*YExZ=YNy(n|xKy8@K!(Fy6E&^1B%(2l1BQgU)$> z{T}Q87ML7x%kLrQua5j~g~_3K&HrKNznX>z@Ib9Kokbd=MrF?IS4eKkj*dgh6efq~=lY*&bUqvTIR=wM{L}dV!})5g-{Y`Rm1X(b?@Lzx{I93qU*PqQ{JI?c z)B1d4lg0o12c!LyFgeCpfA5Af4&=wre>T?NDVRI-`Ns8IE;=91)_ePB;BqLwjlVO_ z|32d9D3c@jvh(i+U$hu&pUuCU#+xS|GO*3^<0f2=v6Np+1>a+Q2_^^Ir}!Jq1^4)6 zm>eE2$gOhCzXFpZ+P6}0-#$9}x*Wk*f0Eyz->=J&IFGrR-{NnqgUJzmU5Rg?&2j|a zP~scmas=N};+xkjmoqA4XOT0hs#x9r~!FM@l|Ka1a8zx8a-NxVA75*BS z9KmahzwNeclgHP>DXMEoagV)342wv~}b-^28as+QM-uk$-KHq4B z$q~HKIlq7B?Q4R`5xmLy4}5C|15te^qk7JxIRuk zx}!DaZ-;Zf|HQYy1MUu6pKcs*&gZ9{cf#d}_)h2dNBlBTmTu$k z;PXB1@1{%++Hd=(e&_e3_ut+)2$Lh?4>|wEh(83AgLwP==3(b;>GPX64#VV#_&(?H z`=2*@U~)wKfb-vv_+FSCir4zzYy5w|D7LSUGC6_|JAX~^ev4VF|A_PZqy0zVa!^0p zzy8)QI3JJgAArdb?H_c0KH>*qazy)woX75*({4}HmpviyN#*+YN!<5~7w@5|QFTW`1auflQM zHO=2ukN>T2XB&e*K)=c%&V9T6){h>~2A4&W}58_pD9K2yTe_+!2Z@)f!QnCH? z;R84x%enOf$DMbR`~}}mc~!RVv)|ya?HjTT{`i9LpnPjq(fDQl+S*j&)s%0C_wjeI z@UO-1qP;o3lq2?W>`D z7koW`>;DH{OZo1s;-3HHZ^Qq<>nO+Z=s(Hwm8!%){Gjcxhu5b18x#MB2i4yIuS@ke z{SUkmUZ3jU`#_(A@?@W%g7*Zsi7c9n;I6C z;6wP+aqHiZkK)7Bf0^sE_-`o>jK48_1fRz(e#po1QT!iqiy!g{oEX=AL9b2z_buzp zfBE*C#K$AiKWu&kpTZ~b`bY3-d=meqNAMY(7&i_v|GK?HBy!h32J&MT=XdYF??bp- zdz}~SH;2#I{9rjk`J&S<%o{pCtZN-YzJSl!{IKEiMVuJP*YUn({?*9!h4xwEI5B4b znD=eJDMO{DkxalkF$J_pc^+R4Y*a~07koon}sFuIGQu_B}cQ{|giNX9C zztQsh?)S+2WWMHN$ov_u6^P+PJ4V4Uw7>jzj4On zTR1V?{GT=doXr1r{%xEX(tdlD>f`)!=7R6w#Gw7+XXnj7DeY(Fck%5=>9fBZDLa=? ze@86PK705M_dcS$r`6wC8sXc=t$do}yR`d0?-}z!Twc=t8NT@5JIco+z3LOp6_o#| z^DNH#Px*MH&zx&<|0U&f8iVVPCwA4}{j2W!KOyD!B6ybizn=P6sQ=g9k+a1Aiu0Jp zsGP==>R)=C%unVC7bE&7wAeXozmStDd$CCLPq_YbRi5%mJQ0cBae!BQyb>qIhq&Q? zuEzY=Wc=Crt8o6G^xwH!^Nj01t$#Jny(ifpovYLQ{xUbm3gx8@h%rk>?pgfxn_d5E z`C5(>!});5U+0%27s}VUa%I%wf4Tm1?H-qUv;NEVpX=~=FHVfgr{ZJkUvv9wYyUpH zClc*`5V!UTc|YEZ&*0WRAs@i|@OyA;pO6pY#BljJsOR5!ULZe*aAJs`t2h7KfDhxu zko-N@X#TxG{*K_X{!9L*JwD2D)_<438IOC73(}Db%;5acP zzs{x9zy6+pPvWfql3(X~JU)f9{!4zH>-G3F&iXI;b*|6j^b2|C>UVCz{9}Rh&*H?m z@pj6usedCIsVt1YIh+`kH{k09e^SBc@mczp96Gn*@dbPi@4z=bzKGA`x8PeIU&4uT z1MlayJ-&=DMxuXwC%)tH6?_So@v-aiReTwj@v-OeHJliaeiv@}^Ud1>>&H62%Kr6U z-0}yfwQT%s;A{9@xaCjCH*wbg&cDWUdj61a;Tz=Nt?VzABO%|$H}S{fF;Dp&d<$nr zKcDdUF20Tb46pF`9=?M=geN_o#&>bX-}y?9XYf7pQ^s$T$7S54an_G>%^uI;8R9ek z&b2(;&qeSo?e`75)8jEbhyOd?nnQ-**CfU z$9b#&L$6`~A+H*&k}qP&{^NpO|JE7uC+}5wlKlnyj|)~lQ+kaeWait<5mvdC< z{^LTc$7^w7$o}KftofrE|MHTub$szI`;YT2?r3D|TeAQ7c%AclyjJ%g=NonZ@tt1T zf0#FD3^zYp`|vlIf3Dz-I5C`0Y5ebUbF<)0I5FJ(J!3vD^S8xs#v3hvtp5DH)S|cG zO_o1%p7O1Dv*pjc$J=mX+#vbcZ+@Tb@9q5U9B2J^>+gWaJMcDK=9fW_cXGTPm-%JL z<6Ru@u>2kNcsJf@`8(qA6y9a|JL>TsoEUEXSycbtZ^`^`*Vl`uXg~RPOCImzIP1S# zf0jMokN4uT{;YU>faAoF_PrQ0e?g#q2l0Mw-?a7b_kuoz4`}G$bHor&TmJpvwE>^Si6P@JZTaAdxC$anE=-9Mcl^~B%9cXa=Be$3-(ob_M!Pv^%yp23MB`=?C1`j1*=|76!M z{hnrgv46^R6r9#F&*2%I{Zq!)cgh!>J(29I-2N%k_3-lSiDX~p_D`8^k0+>i1ZV%0 zNqM{ikKwF1nI4ZP@dVEPDbwq5GJ$=S+dpOcJYIz-amHW9@+WkC)p#ZODdX4rC*(DF z70&oeTmOW-7Oy5g<1cOf6Y@H|hW2Csbg|M?zk0kDXa983@;6kz0k6ZEA1_+|hP)By z{=eK`x{$K?YsLBTd=uVa`wM;sO77q7zP7l(U{6)XzN73q?igLL_T8O}{9-;o&bQ!A zy8pUh?fa8*x&Nd2bG{WPhU{-HB=!71`5yZlc}d%~@x{+R%l(xLJ$nA1^2^Z+-j27@ ze#^XD|Nr#U)IVRo!^P11!&bkLcjB`C%l%=iU&y;SPK+B4c^`05BR_kLjE{dBcJ=G# zcqilQnD;@Cr#Rk)|CIM3kN0rA8~+aP!yfPDc*?GC*8DxvKX(2;ya%7>ea_?k9PhR3 zoA>wtP7F6cE|{N_`O)GJ;>2**KUwf67JLXFugO9*FEL;@Ez;_jQMv1=TGCi*8f?L zXYf7i|D4COIP1U6uNRaf=`(@&Ih^%h=AR2O{Rcs(OxgLY#=ns8cnr^3{5JKA4;155 zM$W78+dWQ8b6%If7dkwi#EFrdj>Jo<%(rBJsNyqaG zwECrZG5^^U%D8a*$8@sb>>sVX^jnqgAJaB|C|~qiyju5+l-gKc=fa@#}G7 zxcp!6cmrN%`ET=6D1IYeZ~1TYQ^=d}2Fw3tPkhO1V#xiIbc6Y5asK0;NZExZy?>In z@xybz!urWQk+KWTIL~j=O`h^?c#GaYNjH1E9dEV#=~U0S=fl?i9eA7NPnX9#@pj9f zZjX229TtDkd?=8g-8k#N%l{#dr|>R|KkV@yyj%BQ>3sd%_s3ZMd-0U*e+G2_bM$`M zf0_5;#E|{h{+`A^`j+g!%=__P-G8Mmzq8Mf{g?RwP7KNa^njMXToK6sLA+njf05_7 zvj4k$Z{YkxIP1TgA118)k7*xyN$wBxHE8WK>G2VK$l7Ph zTvOSFoLzs5D_;`nC|*C;R7MQFe(m3|lL^Fd>wmhsJz)mi1e&pEX&= zom;;%T0e2tXY(pNsq1&9!QuzK8n4v#JJaZK@``oc-T%ondAt@UhK#RFv&ZXj)_)ma znHG=NBE0b@ZVEr0!S^pVdnSA>MUGjn$Zv9Sa{E}am_1Uh!32$J0kTK~Vk2iC? z5tsG5*W)c5Z?g5f&*QClv-Q7@zmk&o2l~GaXZ?5i-(ls0-j26g|95)41DExGnfo8s zf6*HQ@jG!@|L1Y*zmRv~9UA|l^%Y7ImiG80P7HT{J7azypC9B^gH7=@L44`Q ztjDK0K8e48_ngOPI6j3xo&0kgDM-^hD?Gm7Vz}pD7xk*bV`G0Z9n*SH;)E`wP`ETdn#EBvKf3e>D9|QH@!igdIf3aCT*(CXI<+pKSxcuHW|GPl@ z?BK)@zc_C0zQ5VZ@8ZOe{J%J9{@;@S=6m=K`6K10Jf6mP@i;#1@eIDF`G0Z7<5`>- zlK&TH)vx&*7~9lK&Uy9`59{j0>0l7w0`5!&(1b{x5huL0n?U^T~bd-|K&g z=acfP!7BKQS^lqU`H)jn#)anphQ}*i49)*dk5}QW|8oC*f6U|6IP1UMf8V$M3!Pu; z$oen$-}fgxmi+l-(s@0{dHyfoUwN@z{pa5y z`D@<5abmdq?NER8FG~KJH{$iQ&ob|w<^!^RnKyBq_1~?JT^?`7S^wq!;l*x`w{V;o zZhWNFtDYj`!{WE%&364g=Hr3$x8cN)`DMRa{V^SZ>u<-2asShJ?=ydK;QBf^-e&DH zqF%k}+Gp9dUnfos*FK}_k9~t{W^~iQAT-)PEc&hP3Z~vpK(frBHqXCx)AU zZG7HTBkgDLCvjqk@3(0Ao80$5nor@xkokGP&HPm|KbzBT%-e2$-na32Q_yE{S^t@z z_d7i0XYpzBhv$R)ogSaViQ(qwtohevezx<^t7tG-wsZU`}zLC{VDaQOvukS zSp9bK?MU=C+Ub&wzo+cE{L<^&!&(1tdl0wr7xFaD`hVL8a2tOi&)~#J(vSOddj6+w z1IfA($udfH4(((;|?()yokDMyInAQB-@Af#ELSAbAr97S> zZp8Ah$K&)gdFlH1@~ZjY6#JJxlYZC!9rk!7USa(^;&C#C7}~$19$4=if`yp7NZRdD;DZ#HAUJH{m@0m;J?l+Wc?b{Hy10<~T9j{A>CB%{Hx_#abmdnwN<^TG|)b6I5EU8Et)q5yd5Wo%)ghG&0km?AIzyTFT45o z(u&7B@phc~_mbsLQ?Ps&F6%$@@1-?Q`EHyTF8>$IKNHCR6wdlD^Y4DX{y~@H-MGxZ zOP=z*98cjg|1NvHkK=q_gquJ4953_dvu5T9Wqy!X4K~adG2H&$+W$8{EZ<-FX}7=FAHiAw z-TZ6qAM#NbL+4*>|B#R2BQ`$QwSFNV$471dzTxo+e9ZRmn;xIU$8G<<`O&U#8YhO#??+AQ|KICmel?%LS^sa_r+o*^-S_XA&*H5Aw|yTU^!OY;gMSSl z^7uSX44L0AHK@0IE^z(@e9r2>ZJrC%e-S5!m(PEhVUN=;`>g-+`7bl#@ojul^Cx5LM=1UdzNPJdNk>h|v+oPE|1M4p z`TTR(tnpj_Ji`9e+J6t+{JDP<@C3&x=e)`Mfq*m8B!-)xy7c_*k1ys2pV?&Ia`V%rYV(&C+n3L5Wwd+r zc5>`eO8xh*33wI9W&NM$y~pF#9IwRr{Cla_<24+wvhz2Zw*=zX;>2*D&-&H>;MKIR zyrgU$Up0*H73L4?zd!f_>s#LIan^s?{~fisqa`74a53Ee@5uTuz{V*pWEIp{bSyO6T{`-xR$@|-zERdTk&Sg zzX|mhJYMq8ybULY%fC7Ek4pZTx8uZ+{5y0UDe3H!{4?*s+pK;aTEEWKK>a##>h1EY zQ~iaH3V0VzIp<^Mw+6f$Cx+zTQJvQBMGs2;+4)m=m$hG?`K3Vn_28`kl7BhNkFI+I z-ix#TOaA4Ww0y|>@E*;-T(igfan^s=e>OjLtq0-{;KY#pJIQMKKZ*wOZxHV%zgVA+ zcFbQC$iE?c0B3zV+V%J_K8UkE9qoC11Sf{%-;vE9f80d=$*Tq%qI{0zRktonap%`@@&W=kvTT;o!vVYGcJid<0`p^D7qgfM$wBIJji6Q%+Or^$u z*{=kgA^Vz~aznM?o6tA;v9aAJsOmfg{k z-X{k&aekpsC5HC@fX6HF7%u%k={N1##yrlkB zd=bO-KNaCsawmUWI#Tw}ap%=I>%V-y%UFJgTw`eeTl<8(mU7kF{|7Go{}aCsCx+DT zpv%tBA3rOczaA&Xjkn|d>M#En`Thp0Ujt5zN>;=JYd`!+1#iUb>E9G??HBSUyaDgP zt^GpYj5p%9;KPOU7vs0!#JFJzAMtoA-mKr>a4_oeHoQf@zu~~9LTZ@O`QzU9E?f9h8}e=nZGnGp|c{ttN{F6;l#@Oe-Ce!Lfd2w(8{0N#f){~j!Q zd=O{-ck}O>$A|C%8-ME_AI4e#-Tb@Z@ezE8_LI+7yB;6q_%JS?ul77X#_!Bd{Xxh2U+tE%KpK81}BE>9}evLU-gVYe$L|4x_>yZ>ks)HKBN1G1H1l^ z&*QVYe>lkK`9r>d6NCLj{#Ej-=LY7NMVuJ2e>kxD>(%A5f3W&5;S1V62Yil|{llyI zTR#O~#%VX%KO9*9zvg9u_Fut?;ns&0t>3^iWq)AtS8-y9AGDbNS-{tDV#xY&&}RNw z**{qMb$nIx_n_V58~B>$??H#hH}Q4N--Aw%Z{fs{`x6H-^EKK3+xfR~)_=Lbb&&A* z4!(tRf8wCR-_jLRmRC_#&6GPU&gKqWL z_671Ihi7QN9z6AMXHAoJ(XD?6JsywYIh_5^L9fRX94Cgf@8OjBUl-e#Hj{RD?Rz-w z@g$zm_C2)u_qDct6#7k<_ zUsqZj{|9w=4eQ&N@mi19@p_Lp;>2M87%v%DfBmDALh)O1Vz}|$s^te?T-+Zrre)kaKa81A2D}|7hK&D1 z8$W~l#r-2=TIL0}ejO}X`Ji{=?Ku0#gJq9*alC{4;Pb=5ipRS-P7Jp{>r?;BGmH;; zN#CdVB8H5g!)o*SfcN06|1y3KYdqfTVz}{hX#M|}!Sa20kB*;1>;I7Vl$M6yI`%c{Ew~&wHqd4>HWo!SCPvB!X^Xugr zPyHrwVz7UVpLI<8xSwCK>z~3W7~kw4v-$F)vVSw5#wT(1k6G(K$`^eGpTgNcX0881 zK8v&dvww`A)vS{97t7D#Gx%fieES4_9-qY@h3DHR=nME9{xdw^K0#l^=kbSd-}TWi z>?>ve7(eT~zGZw-$KRo^{ww&Bj=w`+{a5j2;xqmZef3|%S7<->kB4*Cf5G~%!rP#;Rl{>A!t3nzx`9}ip9|Hl1(S@UgtQ};)Qtr53B z8h*9xkIZ*)V#xmSuuaPk-!J<|^Ie=6H#Xw!=KHe$GT+0AA^XR}j)LD@@HD=w`^Uph zk7w{b-9H|7c|41!b^mzS?eQF*(f#dVO8pIY%KldCcNoEmA^XR}9`*nKw~O^>PM3Y9 z-oNcN-z?_$VS;kRkoAH8mRHFepCS7{i%(BT4CglgzVT%NPr7otJ`7m-H_QIe%2(nQ zmY;(jufmg-pF?rXPK;T4TxkO)`G0{184s{>k{vdVHAUtpBpV zI?Q=|gyXFLGQS@=j+DGT7=IKehK!%1n3aF4&{0m-X?;@;l@U_?)hfN0#3q zU&LAeWqmxd{0{jN&gXx*{-Y|Zzx(+YyS`C6g60{>|4lhK&ECZu8q^{Frax z#E|iSlqxvm-+U8a*YSVU<8ktmdBHuuIqLQJHomFj|ESO7J2>}Ep8a~x-*3Jq=-GX9SS)&Jo)Wc*wCG)@dRzSHLaAmiISgA+siXvqAF0ng&Z zknw*sV*WE3|5iSSXBa;YQ~A-zQ1W({r&GPKEFL` z!JBygyFz^H|Mv$ze;>8t&G>`3^?%6Q@D`l!Up=<|4|zLIjN}sUmf!!#A8&Fsk+$#P zi|7Atewx+#%~VMLe12BukE2e$h#~XOT`q>UKhH^ji~F0i4@&!+cWVrp ze@-%1{--kkn5S@JxcSG{zx!{I@oV0L6GP^otScTV!I^)|d-0UcKiQbZ4|yNnqw`NT z;qiXFSLdH>g~tc*KH7)*Cu{wG|A%G%vGWh&#E|(XTdCzgJQAq?5Kau{pLofR`bU02 z<{v9Rj1$AnFT>`8GQXIQ;KUHWoG<^OfREzDkoo8Go|XTi%s*Cs443s^%3J?`BG|h7Wd5=CS;p=D|IwDY`}rR8 z6`UBdKRRAj|M&+2!Td+v95o=lgF?W<8$9ck!>`a~{uV44FTVC)F3;6*zwuPiy_N^XC5*nE!J) z*Hw3SBwoI({weqUhyPY1^HetJDF{Zen^r_bX}c!Q0fevdcfjXM7wTYiSFuLWoQm-+A5@-yVEIP1U6f5(=e zA#cN5xIR9=WCuLwZ|8U`F5`31;~gAt!}fLaVGy0?*AUVoAMVQ!F%x(zVis)hxcgzUS4zmCLF&X@74ajyzcP< zyifc0@`lF;@qW%v`yX$5dAb zQ#dgy`I{?QYyZ!ji#(xFziE!M{&#aEYwaKM8IH65ci+gnwSUNGIX;aic(?Ws`5eb( z{f|WAKUbyo`|O?a{LtEG9w$cfKbXJl`j`G!gtM71;H>|$K3%TW@=GhSKAA7##BkTY zs{YT94_yBeP7K#S>4F#Ae;Hq-{wdxw9$(@365hdk*5j)jU&e3YJ?HT?juXSx&+_k| z?+Day9VdqCpKU9DN1%T;@HOH~|L7Pip?tCbHaX7v@A_xgQ+^9){dfJd=kaZv7}PI* zZJqggpnf|zF{FN%n+sk%|1Q3*^}F2S@jZM;>vy@;<7s?X>vy@$;~AV7(tnp@>YsD> z&#nKnc$)I`-{pkIb9e@)|MGOCqP7K$7-R9qv=f`&b7MvL5cRaFM@WTF%oRz$n@fVM*dAtp8!EeOZ zJ>HJD;tAa5&*g6x_m7t)FNxv$uisO?6K}Wv8}N7+-eLVW=<#m6)B117<0+gNu6?G| zKmR*{_UXZi;ref^;Klsy#Zz3L#2NQ^AIE!exy}iX_j9}#Xa2lA>G1)M6T`L7yvGOe zerulvj}PGk);^0KAI1l*eU>~vf)BC(cz2}is*Ue|Z3yJ|C_aq839r}kAs@p>aO!!r z!Q%V+|MQ*_3D>yOOpTvKzT7Bi#;{N3FD$f0Xng5Qf%m)Mc zv4#^ve!l;>Mt$}D^7G#-Q}X$fJ#QH?-2H>&T90qwYdH50jxGN}i496cK&T#KL5WSZ`AXDu}?lV9fj@vz+!!xuW z_s@GHIe!1Ab zJkyqT*Zdq-|FZl2kXF71Cx(0ey`sJz=s$8&o{MY#&Z}=U2im6&ud)1H@OV95Yx%qA z@dljrU+#Y$FL}I?@^??mfBj>{{5@{L ziQ)3IMg1EO1=_C_Cx&yIU%q)Z;B7cDT>fUY{5R{1`AbepUTgm5Jl=t~Y5tx#j+BJT zcjB!7lD{W0Px&sK7?QtNt^DR2=^uGX-*)pw49VY<3U{<5e^2zRB_Z$A7?Qsy)vi>@<`MauFW-+7!?kZ({af3#Z{7!R z?*F^{y90WE_uKCKlm5NU)o&2zzOVB^^@qMF_kYcYaLS3F@O}1j|M;QffDhxuko&_Y z6MFvdxW8|0=LCEVCx+ZVJ(*VD{$Jd`%$Fa>N4fvG z!uqpn{#D5zi$8(0{>$^H+?vNHan^r%{*+ty_!LeIxqo^xum1gi4V-@(pS1cftN$Pp zsQ(O340*nAvZ(&U7s&i$^_#_6|K<6@iH+Zo&*7~9FMI)R@k2h3&*D$VZT<=Q0!|Fp z&v+tX=YN^ZKX(2_ob_MszaLxs{4nTT_c80gTR*LRLcWZ%{=4~S!xNu=VP10c=Si*k zhiD&p)nKc95kuzB6Ptg2B)?xU?`t?QS`kyp;oPImr(EDR2%^u&zH}(G5NsGsK@GZSRcGBwcU7Q#)KcBRje?#)e zu5S+BjZcUGv}5aXURV)pYnJN&*AJZPI^3^;CO`gm-)HZI*?|tg$ zJ}dca=TCB+7;b*<_jn~v3^zXyn14(57gnA~%-e2%aWYtN_7CROI5FJ(Jmm2joEUC? z9#%j9G#TGkz7{8jYu`?F{$4<#{ZHy}`}}`0sh)mpvH!{WGRBSj{+e7&{o?h3@(nmK z-1t~kKX__!e30`pZghOCdAtd4z}X+4*!T{WZ{~QTjgJja`4+s%#>b||TX8=B%l+e% zEswWxyv4@Hw#VCXVz}|KXMT5}eL8S?{?GWxIgXSZ{$g=_oOI&EknxeT`GN1ZDvXbl zE}R&yf4Ve2&kKwF(~T3u`H1;Rz*9Ie7$5NxYrpJc1LLCy?{?!OUSjPR@?JdU#z(xw z+ArjNc#j(&@e*slkoV)nknwS~LhE;VATT}#aAL^#IJNc*`5;aV#z+2Da`~Ns@iBxG zgZ)eVhHi`hPT5~ueh=fsV0^@Hu<=XzqEoLEVlY19CEHehx43^{Pf>P44B9tdV)=Xg z71~!`HP{$mBewq-)BVTEOWA+qeH>?B;`S%w>bXw`e8R<0=Q*eBUvfW{{mbf}i$94I zL-sFMto=@3E#t?03ZJm`Ys#Iq;K7u^Jv69|23b%iNXFQo}5)Lxl{HJ z=Ce5KzdZlVCCooB`C~qZv;NET-<;MjS`zemob~^)=Z###Sm|8liT%ZGdgU&7hHT&?!_D!z=ff4N%Y z@im+n%y0QuH0J(3rJa8rUv=|aJYnq<@(oHb^VW@ZSwdIzUAh(_}ONU@8a9q{<%T(i9q}B;lyzJqnvtKDlk6MI5A{?%<23T zEnk)LU)*&0ox%5XeB|m~{zuQgLGs@`ixWe>zbQAS@y{;G_cxj6aAL^s56KOyU-K6- zf2vcZvJ+xR{c=O*ZtEnaQ$r_JvQ z#IM6^EdGqg>+xEPZ}Z2s!SW4wo%OGNK8s%a*<%0Z8gXK{^)IdQlaCGbUlT6t|1$3x z^Vb#gC)dnzS^wvG&w9Ltx~t|Fz*Q ze18Z3=1Ps0$H^w^-*&tee+q8xAMy^o4W}QjSo?>(6DP*?|AN(j5ig^7rh5({r}^i;>{lK#Zx$cpXN%7 z$NO+%$o<-sbTEybou8cctCqgLpsA{i7=#9v{N_{4e)suO!V!1N}RU z6T^-FN%b4<3XIK^r}C)HV}UdxAi}_sPosOzZ1ysahw=3 ze_iR<@>P|^`71Ypvu}|7;gunC`TOAc{++~$A@#e`Wqu`4zbTv;a(!2Z)qlb5zb!we zabnzGgAb}drX_IwGx(H^|2gy52FCv^K5gTF-s5w)tpBpUFL->Ol##NWbM z|K0tg9glD0n-+i9<2(2kPW`WRn|~@0e;41@_*YUM-@|t_{*@k&r}16wpDPjVpT||u zKk}0H$?!!Cng6d?{?)j@&+wn)&a-%0=l?5~e>KN4{>*bOhMWJdSpEf_bIQ8l=Km{; zTECFTaMpj>pI?b-{eC4b`J?f#BsfmJohQ^E|Ga=x6DjAs&-||gp2UeE`}fmPJ%8;b z*}q%-O1#46uPXH?+)}*0D^)l#WPf}*u71t_}z=^^7mVZTW{wrDE?EH;5G2HsL zuI1})mi5iN2`7eI-)wy0tY7BMIP1S#-)ww^yajKJ4Yg}j5~tp9F(+w;Wl#M^OM-_joM;&_MkZ^qpH{Xe_@Zk!ly zeHc)G;<&62<|(|(#`lQ%_htSw@4>rmd|Q4#G3dQ`%EtGYr+gny3|Svf9Y>;1aX-JX zHZ9|qHBZ(}9UrqgKAv(}#)tU;P7GNePZJvdsSUC|nh$CWcYQhYAItTb58=ePU(S^^ zclSTchdIu316f~BE7hO&6j@)*M{r`u`gv;Ouc2GkNApp9*xJv=U&A}3{mjSk5o^B* zjUV!HeAL=+(&H2On8lwm|3D!ABtCBOr#(J}PgwjJk5A*18vnG~d^-?-2A|USr!^j* z#iup?X|2cS@EPsjQ=313_345BoyUnG^ZRL^mcPaQ{WojB1)TL?_V=g#=4qL~%olOi zf7#!kT7KUW^d)>j=l9b=PkG`p@4NZ$)Y`vsPv$?1zk)C6{C8^YkCP4NtN60cf2Y$L zKjdrpiq3zh*8U-1$BA*h)PGjXKfNUK^M&{uI5A}YJGJ%i=?}>KXXoFAaPH zK;}R5Eu8gV=D*Vgk8k6fIP>4>qQ`geEu8u9bjjnpI5A}YJ6-np9==0)=D*VwkEiin zoc;ajs>d_<9?txCy5{jL&V4c2-=Et2^9=X*f9?8nI5A}WpC+~ZGs}wOmpMu11vfvQ zR+vA!IDe3{Wmky7{1t!HhWf9&?{Cxi%ts1sqvei9XLNdEiqjE?flIz3e>*}Pul#IweoK%&R>janb&mw%Blb6VxYXV zOO=iPI`ebI@z0npBZk{Qp4NN34zIEC-{A3jyw>73soz=>h~I$MS^Q>?H{$gczs2KC zc!RY+>xk^{Z@nYX{>?b+Kl|5sX`hu3%+IGSc#}JSywv8GTZ7(;H@ox4OKpA$c^lq> z@AKZF@mm7(C!Yz*_*~)cf1Y-FyaQ+bm(NG1T^{e`c)P{#HqQjwuM6+6_$iNfhYs`}_DcmfxZB!#L}| z?9We!wSND@{eEwYKf-b9?R-T2cm7@KZ$7H!oHGx}_5IF4z{hZ6u)oj0qHQmi{k@eR z$471cn$Y^UeK>G^6F4#0-^Z`D`R%zck@d&QPvYZNeqGBy*UeAnQ#di$-^UY{-_QMy ztZ(MiIP3qPG~<@vcrpGAKIPW8cw*4v2YnWwcI#U_G34<%oEWTc`B(J0`?9{-`R8$B z$oh75M9cr)`(%AHU%-jM`WBCAgecDXX1<8C{v%bY+i9-Bh`DJ_& z{|;{Re<=P6P7GP!u18_Ul{e-M9=Gz?KWc=w8P{zOc4!-5a zf4sEE9r^MjyrM7mv^YY$o+mGE1$%P!Sl~}d8>I( zAburI4C2S*Hb1;5=+xvYG5G$Rc!^zq*H7g6y~VG_E8X+0cu890hg|Ze%01tTmstOV zycVx^&$r?wSx@;ooESF*_BUN8GJn|l>v7h9zJEF%9klX6Z@^jq`Tps6)aH*+`9_@e zpYNZJM~6M-n{d{D_J8r{qWT~Hnv4%Se=|;u`+uMDZR^_~-5hA27Q87EoBkEvTeN)l z4z885T@yLbFuF+Z=iV{UCaMzRiJza-sU`B-fjN8 zfOq1=sN(w%uFjfo1@g0tl`ikO@;b*bDZ_R`;_-FkEb}^g`ekr+~YkQXZ`Q~ z3h$PGf4UVZ#_#1gF>d6@)m~5eK8_Q^`I5)`UAeNVEblAosq5tD^R4{{I8KZkev|jr zfmR>Q;A5_T{62|~yZ-U}6iy7ce%bgBoqrmi zwDrrzf5>NW)_=Et+4v9nEYAAx)~}qaLiqaTaAJ_ZajRhT#SMY{oyUn$DS5Q5<#E2h z$=YXu<8%Ccv^;;`@%SRgS^w{7<$c%VOB`qYzvG#_+x!@czszxBxcpr9lwZM#fye1p zc}e|?^;^Y>LH@=g)#g2c{9VI|LH^3`W0zO-#XXT?{;uP!|Kx8xQtR;ze9h%=oSzzf zc==6y-Q{mQQt$CCoEXUmh~I6#7?_{8abl3a@kpcjULb#WaAMFu`B(JCd-C(E)<3&A z>p%UIe}#Py-*Nrp_cXri`p54XoEYS9JksX=NjQEMPrLk$N7_A}!!s^_bE0H`ch~Du;-gOR$hCIpf z1pW)Ww|L4|a=ZeUIISM9;&{^Xv&!Suc%}KK$Jv+2Zo}p8w)rOu`71dodF}EyIa%<0 z{z^_tUc3BFPIgXjVGr)-hkI>{w8NU&d;Ti*Ja6f@}5$E>Dj{kD{UT+G+6%H z{Poh7LjFpdOJ0}JKlxV_&(FWo<`P5tC;tk2E8gt-$M0=;i|Zf1x8tpvza1!gh4cCS?40{2(VkSm`*1%0|8|u3e)X5Jm$&&tj>RK#--gd0kpcBT zD-ZYp$9Zn%$`7jl&yNOt(8bmAL+ZUx!Q~~nJ>=qQ`C)f7dgp&i`L9ekAIACo@6JD> z{_^Jr%FDXX=YMzpQT10aA5mWZeqlT^%9q?Xkou3Q_q`(EV;twcfh%w0=P%wLh(GRP zX!&t1|4Kd!y8n{+6E3d$g!!KYd=lsLzdOH;zgG?ge9Fbp^G|E}SMljPQuftmSN~~z z(#qTTd(}k1XYeVj|E!jOO;f;U@o6h>{r{Rz1bhykvGVg;{iZjI_FC+uDkxncBublPoVs=i{Z|n=riYg z72SVH{1v{I_xdClJ&uS&Bf54FU}U6pD#9F z$5+|E$c5M#hq&R-BJnfHg4etMlJ?u`y0klcI%)qiE-3vI^a|H6ZvS$o-Ti~GC-H>N|7R>eL**-R)_?Zj@iU#C@>O_J z=l?TZ9!+2k z<2dWT`~Ck`|B%z}{fb@`#*hxgzk zc$24mKi-Qozs8z9K7jXG{|C2N ztsb@h4fz~CqwODUvHIUZ`^!tNZ=SDN+W+^MpIZz5q=GNtbBwPgyv^gZD>0(a=R8sC zztKDBKY2-f%9Zf>|M~C3t^Y#4j4wvq@7F4=)%b5o@`#OZ+TU~H(WXQ^Eqc0to*9npSSvL z;_KX>CH|R3k8j}{cpP8y_%^=D{ng9(vd4FD)_?c&FP2|#`IcKhwEnv|>%aVd&8Usf zx4tOQzkB$OmACcttzV!==$-X%X@n)eL8NBw((g=QHBb zgvWC@pZ{O@biCr>9*y8xtzW6Fe|NpCcz(_qFUj%z>?f4B@qO1%`8n6?hDn`c-*6>0)U8sy$wblZ|qJKiZ={7IW>d=da>;(#~)5OUSG7N;|(@ zU&!Ses&HwalqY^I$E(>te2e!H^|$@5e7>{mtK)c$&0nMD!^Qb4T94NCe;FTV>ODSy_v!i1GpMSUH=$9V&h}k zeA~_M>f<=;f8`CluM}MNALpxmijx~?^m|^&*3wS56RQ*g4Y+WZ=U0`#vS_Fq}dm5Snp{Re#_Fzp|vK{3gC`{j=%u zEqp`$jIVy%_@?&Xnf&>`;KomzyZ#+~OZ%^^#^Qg0&);Pm>bv;1_Fq}8$M^6Z?Y}Y` z{}aLTX?$1vudLovK7;RR`=7D=f4BSligx}io~Hfze1FE~cU_@=;R(vOd0dW1tbMJ2L-8x{n7NIQkSFnkwf~OApDMOL_e|pS zi@U!Pn<;pq{m)e4tp9RH~*J*db|;@*ZIG+%i~RWgU$aoKTpcv zmyws$ubD4d|KR0?K4vFV)i_WhK>Lj1!`ePEyMDabK4bWZwolBi zKjh>1sJ2hcu0P}x_?Wg&%&tG=llZu{Pi(bNzvB6)@Cj|7*qXW(6zJ{;Z`jylAP08OEl9ycnI$x{w-!9M3tp9O+8Y#ZP7wf;=|2u2_ zAM#BX!`=ToYxy7YEf>Sx|2u2>AM$OS^%9}j{)r`M7xs+u{iksoUm>r+V>tO8 zUoXTj^e=51Cx-j})3}YVQ29!n_20FBrKfxqo-}Xqcr{*W{gc1`ZwIcQ9HZaLZWy6{ zJ68VN?C<0yR?Am4?f)D2uE*=}8vMz)_3wLwl>j<=e zBhGF|?mu5^{eu_VuL*CU{U-2+LiwUM%>|A<^J<^`S_#7&lj;S7sK6u zzRt$?`-0w$ck2D;>!v;NQ#k9t%&+l5_4_ikf7!;Ut6vY^t@CTCwNJ=gypB@2lXqSe;S`O&v?qu z;8T{rIrIPH=6AjRS$vxO%Qg%pKp+67!4!))NU26IBA@}>mto?Rz)_-|Em8i4wYx4b( z=6m=K?eidR^Ec&-p2l}^@+@KFFXS0~55EU*^u*8NY0KZN$8&f_y>$NJUK+u(n%|{1 zK4&Av{4R~*Ir@*!zopiHxZIy}?N^%MIP1SWpDMNf3wZ^{S^wqvRH^k}$depT;BtSr zM(Y>yN{%xdRWko^4^3Xt*;FyVIcL0-_21QRso*yi>Q{|dTK$$iUV~Rz{cQdqezANl zF6+P4Z`D)2j^i~E_x$W^O#S}y;`~`!kJsXNv42f?yaBJnd46`b!sCrNvxz)EE4BW= z|IXt4%9<1}ZBV~<#L7k47Yy8hdthkH|zQp&&LmzZ^K)3 z{fduz%D3aKw*TBy|8R34zdCT%e|f%BYUMxtFU9d!+R5>D&fmkk)j#B29Phxne_m?! z4|zAoS^wqvPN~&DOJRk0=M#E;(>UwDeE(0G<4E)Y_xBC$`e$&~e|dhF=(h47D()Xj zXYpy~=eOc1kI&&VIM44AJszLOXK|k2C3-!+fX~_dZTUm}3i}u4>^Sqf`+QVZ=_$X2 zFX;SUR&6eyfAamij4$f^ncOaTaegN+OP6&1OzwDm6<^l*Gr8;WHGDIf4A#z}GB4wlzLp%+F1n_1}$ut6#{s@D0lkt6#{s@lDOoGOORm zUJ}U99ehjAUzWD>2Ynac*7KKTJidqT==sZZj){iir}15#AImI1KlbB5|77qz=GS-g z{o@T9fBrdv^(Bj^@i*a(9?#(!d=PJXxRdkpTu+{F=U>r}KTsSWJkyDnvi`gAVdX#W ze*Q|w2hVh5+_>j=Wz8BNzuEm)4OYQdjQmdV-s15j#}jx5@2wuMuvhmTW{!iD_{_+y5<*SNl(YsqY2qH;qr){>!cp=cmQ3{b%qg+kb5p$`^eWpSJziw#Vo289V=y z`r=K2^Uvd~|89S|T<~K21$+*d{iWp(<%_<^@p)YKmo|PwzQl2!|GS^hU5~im&#<@@ zi50GI8DF&e+4x-C4AgH0U())O4_o~<1Lt4Gm$iQ7mj9G5)^818(fXBJ|A%}XUyYP* z^8Hn1I~xDf_451Ato=7QzNYmrx8E=G>0F@xoA|ocKfbNyKT{Q`{}#^rFZ=8Ao`M(a zw~cS&?61pvJ-&l);q0%=`#ipjZ)^RpvHbl^U!eYb_zw5y`22i>mH+I2M_6&}`qDV- zzkL3=p1n}ZPoHitHt(X zPKvWH(fdoa>i>MBeE!z@GbhP?C!N3Q3SL-0n3H5))A_63<4IiBf0@4;JYLE13Y)(g zJzj;g{=552O&+htEA9SLv&U=jD!aeb;_+I%+U_q|`*8im>#M_StbN+F{O4XAXrFq# z*4n4N;KlL{IP1Tg-#a|sh}T>Dbb7oAZ?N|1@^~}O`tRDO+v6>GleJIErW$1uw?$#M`ZXW#s&oEHYm{?fRCx5mm|0$mH_$bGRah`7^97m$d!T4kNh~6Jc#60E4@lmaR!p3i?`~*J6{jK*f|4wT8 z&p%N<|Jn6V;^X+Oyia+2isP*Rv!A5AwcqD|94Jq_$0xOXxy?TzpK)>B{FhkP`2Y6& zK>p6+)0)3$+Y4Uo|2cd{^Y^TcZ^{>a9%ucR`R}Za?~pIxbDFS0 z@CD7^#HPoW@kPzw#Focb@FmUP#J0y*@nzOu?w_1(Gk;egzt->->c{ir#7e=rziR!r zj;|7*=f{avk8j{>IQgAe^Y|vdj`RDA66+q{!Z&RHn!mnx$^BhB|2Dp7~WakAgz8GH}t`Ehc<<5@hd zpAQo|>MQQ=FWU9x@QjY{Yi<0jK1=40Z%)eRL&j`8p4IVvwoc23Jcj3Ve4nlNc*4bS z&o9r~_z9J-z+il}` ztot|7FHgw&V%Oh-H@W`F2Z(<8gMt2O#hbN%lGZ*UZ^K#trGJu^KOt|&TeW|ZmOmly zz*+z4pZqJj{;oj(bmHySzBd1@|0K}9U3iDR|`TLji z9EpB4Ex#Ym+NTHarhVV~2;Pgc{&Rmf{|cAy!+Y?*$n*abzaO`s|37Q}v%&8oDx7}+ z@8kaHSBvGp{!pNPgLuFD{dM_&5XJfV9IO8jKHz?To!^J?LHGOX{62#7`Tx;IqJ8S>)z9>Yg)?K}BLQoiWp_$dC|M<_pmkI{bxro7uf+W9B(aptGb z75;(vV+!?~!YA+t9>J&aN&LP?@ELrH^XpHH$UlmHDzJ+g4p6@RxulB^>#y4^1uksp? z@8DZF>r1)Kf1&g5;(Y#>`?HC(m6yMdDKBZCJ-&7#WjDQ<_l)|tDk6_7c$(w8eExnK z?^*S4kIDGj+;QbI9N)9}IrBAHKg_duTH}{Hjzk|y5cdP>fHX#}he=-=gRLPI)mteI6%<=EsWqcYjyLht`iij}t@kBmaux{QR_e5@-Eq z|CfJ-y%J~rXaARfg}n-A{U<;2udr9+)W+qo{J6 zOMdKlyq@E=*1pZ=_XOIv0k32Hy@K~W_3is*d|Uf8a=aer^G$i1$D26L{eQW?SKhAo z_qM+)_s6V!Gshe0fBF56(^~%fza;x}^A?UbS^aE(^ZgeD>eq@lTmN@i`F{)ae;eLH z{YH4V{QbdEp#JR~Z?*bQY59JJ$v3pTfH$^7{|tXDvT|^p;4X&^|qQH}gN^tb9nz|M;nLf6Usi zm*XkBzt~^!UoCha&ie1}FAjLTAMdsMi-R5?!22}*HTn1-k@?%sKZvvbOZ;o{@q<2u zv;NEd%WLxSgFcK8>h)dIXXpQ~!1YPL4pE-(e<&X-c=7s1IX;YYf4Y3!<6|6W{g?aG ze9`AS>lKM|>59HrGKFj&J zKXFZ!`cEGU)NcW2{deO(?eRsN_1}$;jQY=>7O3A6Za@Eb_W#oM{&AIE)!qLw5H8Lz z12ehZr=dG-65`s;E>^QK_Ou#fnNRDpsmg z=_9^ME3NdADn3%Bl`5@hXr+o373*l8_gZW3eeaDse|*2M*K=O4dk^gQS)aZ4+H3!~ z=bU@)jN=zG$~O;Z{+Ib_k1PKVzmZYC1vurdd`FTx;{5+#U!i}>Rt8(-#r!Y#AMWWe z{r`F>y*}WYVd~KftgjEj*8_j7{w4Oys-f41_qg#B`!rvHGylu=;XTg(S$tJB^!o6g zt%&{_e8tB9J-rdW4ww0#^}!z3zq9l=;4=R+{_p9J*l)tuZT#Oe5aC=C#Xy z^l92hHmUzMFXn$4{|j9F{^;9`pPui)w_N*Q($vec_^xVb`|m9_{^KTT|9@Fj{Y&s2 z?CHk^tB&`|_-uSn0^c?Ly#*1T3upd6`flR0%JD5(A3FPd{E~40+6Um(fipfjUI5R9 zzYSg!;YD!ff4To{Z*7DZ!U0l39pavQg|`E5Z(~sw80+c|L6V? z-WcH(aOVH#ejDBt;g#?*_*dc05ncta;PVCNPxrP&cs0Bd&iT{5tr1=WuR@>u!}qpD zcrCmd|9unQ9^rNH8aU_Y_I5;gJ-inFSMbgVZ-Cd?{JeM2=I8C}Wqx+;+X!d=m+znN zb^UL{=KOLW(6P5FZdj5Zp%OB49QD@%*Z=(Nm{d-SWuut<= z(wpIO{?)+bSgm=K1|KwDHNqV~*|JEG;x~zX)`Mcm9 zR=)z*{@Y*As9!gn`CsZ+;MzZn_rSZXeg&@mvv@DO+v-=)9`aB7rw`ua#y>ZIWZCz_ zd)@fA6R{tFGym)Ow;SPuaOQtm|L(aI;X|Yk*!7LQ>&Acb6gmIo{4)$6wD{ONv_jygd>}NB~@3IM>=Oy3&XZ^CrmH+2| zlVQI=`kb?0GW%a#E$f4Cx2yf4YH0cPy7<|Z?~i%D1YdCa%Vz&e{e4JhzpVM%`eViM z_h#s?z`6b}<=gAx?|(ij>lbIg3g`2`tY7xJ`1{r24Er_sN}}ugqBhgN^b6MavPu2d zd97OiEpX%auiqs7_uIS5H{ffwe%aq>_HgcxbeyN$&ipT*Uklv$ot6JCd^^$gOF?JE{t|o#&ibXG>$f@Q1X6o;;q>2v?g-C? zUt)ac{KVcOrv8G6|?$Pykf$Kl~9tP`g$BW?k zZv9c}^fP%eoYt273mS|+bYn*TC2&TQkJFX~u6-Vo@0WW0QaG(C>+6DbXa9zb{IO%* zt?TQ8@d&Sg%ltpj_d_hca}vG3-<7`-F7y91+~PBvSHYS8<@Zr$j{|je+b-Wf{4QG9|e=*pnc^zElf7Vy~t^a1**Tb3rWqq}O zIbz=cuY(>Eq!+)%=_WSnF^nWM39nSh@zi;BfSSM zpZ^CUyr1-5(=V7Z{-|5z{DRXTfHVJ#e!+Bv55oIRzhEZ9hcsV3KecyC*N-`m`h8hH zI{jfd>q@!*Yp>V;gxo*n_z3Ak>K_&7E$2}WX830mK1}{{{$SkY|6r2#&lu?=aL!Nc zb?u9Nnvat{3jYTC$%y>~>0_o}uxb3Vjtu`y!pBX&U@O9>;1i}_upQykny>k1!~ApE zaE5oXUy1+7pR8m7dt+hpL~L+>+5~4{Dpe{%<&3%scYX6Yu~~T(7v*X zZ6&WV?SGoYTTbEs!9TJIui{l<@w>l6Q-z-kyjnH1|LyOL@EX<7{4=_1U1~lM>&KH<8`| z7hm){{zZu&$D2uSgmZnOV8HROX7Co$nz1@jR;NBRtWf&GHxXEXHYNoW37{ly3uJLZ4Y zcm4l(ru`zE`Cs(+x$*h9{(hb-|B~jb`up7YoW+;ni>AM?&*h(KzXErk|MwLbKk;6P zZ>PTsU$*w$pKI-V@_0u3uEAIE|A5-cTh7TR%lU6-zYbq@?c?G;aBL)B)!&yN;klZxmVe*8@l&VM`q-q<(DLtd@s-63;JHrU z#a9+Dg6G@#wa<;;r(cwAU(!;vyUov~mj9WDr2kv{F{a79t>=gKl^H*)zkla=DV*6t z)(8749RG-ne~y=tPBbw8`z@#Z-VFT;IP<@pf7)MW_T_(?QNBuend%4o3O)bi^s6-A zyu&r@>&*U&IT`;PuO_{c`Qu;EuMC{|#c{E#V*DS0S4DU&T;~4)cy)x=!E4}rKX89d zgxAAsnP16gzw`gOri}76z?uK${L{V`vxjs4tSet5>GkN#{MH)bO{6!#Wqxam@MhBa z{IBy{dxW>Zn{58yKj!$GW&U^hx5AnKwR|0c<59=k;LQJ8zRn15hco|c`MM&!1J3-f z{_wOLQpZ>%3t$l;WA0y94 zkxly65HIF`<;#x$DuWNJo&CP=s`1C&Blj<^cd9*ck4E0dr5)EC|0ju0$45yY*6%kc zr^&l4}t&|f57=6~j|ea=5we2Mf0IP=#&=btRTO!}h5SCNaaCw@%g z%hi7czU1O(MT?m8r16aQU4<_z59NQ7e*Sg#YjEa&`Tb}M$|R@esTuLL4rl(C_$qSc ztND0Fd~Lwj^!!WEKYzWPe{uSoaOQtLU-~WQ{2OKc?D!UZL;aWL|B~UqZMe<pY~hMlV@apa`|6^@4zkgIgFUx;_0i1Q2tiSnNdEK52UPL-}%9+Q-zE1D|a`we$C%l347|LIq zVP66#T6F$$^ZQc|OZ)wMpNt>-OL-MDe^bx>wOWOor`|8;j~tg{nE#9ZH~Ture5!dpmhg3EFJ5#CCAGyH1y z=A#_)PwUgKxvr-5E6g|h#y4fuPx5WG`W5CHzgeGu=gQXsZ*%S2WBi%V%BWu_T;~5x z_CtZwzRtdjbeaFZ#(p@$yGfV%pYyBxEe3MXPuus9F7rROTS>Qvb#ID12D`7w2Q}5%pi3kHbePALo|}8}yKzXUY9*zWpZPW9GlY%D}mP z>)Lk`&ipU_E3As}Dfoo>udq78r{R<4zrvabpMg)=`m)gVPs*3he-=JX{aAk&y8fBP z=ito$vc4^BkLb_Cng3;dTi6ld3-CF+K3VAE`<4zFKVAJ7;mrSXeX`KSH=Oy;@g+F( zzg(Xzbn%_Vm*IQzIvT!lNbKx@o-=|F8a&CEV zy8kk!rqIyO$AtxEf9qq@^8;xq##I}C>m1)nkH3rwDKyN!-gt9chJ7)d*+%Bq!V2Th zc?M!IWF~Tr2N)ma!@vJfj7YqKZ1QLycwSV2)qr>{4eJR3j6e!Y<=;2 zs~bQ2BfJCN=El!~2=9cqyYX`{!n@!d>K}!?_}lguw0dWdl57w4Z*(ud(PzidYM80jN$nP0Xde4O-A#@8Es z_DQz>1bhsB@)7tXd>qao=(cS8DLC`L&M(_~L^hv>Pr_w>*@^HO(x>1uzwAc%Ea}s3 zez_Fk68AGUzZ5BcSpDYVv*N~6701^E!}a{~_l>Wso!TFE{kQE+8TK3SwIp}EI!PTbbM`Cpd^Kmk316pv#Ai{R z=Z~7yzodLyyqNzbK8xxjd>hXEFY#H_5aBzjq487H6ydw@ZHu2G8v}CMRxjOO?m% zE8%6-|K%P(EdMHa1^fk%z=)3Tg@E<;ceG9w^{_RKL zt?*{m_XlL_w`sn)ANnc%w_Xp)=IwCz{lDXp{#QiYa^J9BzwR*m_CJ;N-46<6{Nb4& za$Q^b0XKfO>-8PSyWq_K@_dj3HfrVEStjF)M(~;P6?#$#p@Gg5k$N@M0 zX7OHlw>=-^fE$0acpton{KZepiEKG{J|QFje$sof=lPXID-lk)c`o8*&wf4o)d(LX zy&o>+bmME5{t)Q{I!aneVz{{{Q$2%jK*4E`YdnFyaGeH_m9yQ0|$pCWyN_~7&FA>aP} za{koiKMkL>@*QyV$DQBGDBlcx%F1`3-sxxZS@^V-?|_TnEc-b)^S_kufE)j__&j{p z+UG!()7S4Wy7Dc+=dh=J4pc|@B77cB`y8l=@Fn;Hoc1|T8{x}v=6`wq{((!zUvf;& z|GWHG;7gQ`_&reScqj2AoAkd`Ud!kczX!@RHRmOnd=0(=Cw>o9MEJUDX#5_ijPMQk z8u>qy{f^_mm;QZ3o_U-qT1Q{}yc^+Lq;J3_4t)JG?YBwag!6oP`_a-Q=OvkZ2fl@W z+K3<5zAyPi`tvV&%5@7Z-+>O7|E{c0eo(Lexdh*_@*U{>ZBCw2ZY|$|t_aVCUvlN^ zj_`afw~c@K#xFia$4AYdF)ziqsQlo9CFE!J|5_g@M_X4$zS@{fa5C}`PYzMg}v~>2(Kl*8ZP~BD8lPVuYpVd8;spUL}4m-%1fcO}BJ02p@+t|2O{~_B9bc z0Uxv9k2+Wz;gj%j;U{|7rGd>$_IKk<98)bR&0{I>v~!ycW3Wf8szpNCV= zgB20J1Ydv?zXvNLd>PLCFZ26B#YxUxgBkI=0$;+O_&u2G>@)c)T;_k`_h5d6ufbQ~ z^rM3X5xx#zwfH^QpQ@#(Hiz6oE46Tb&rBKBMG4LI?8(2bv2 z_S^7H^5^>A!2xIgXBqzAfp1}71Rsp>UHCRUfe%IaCHM~U`#t#ZZ*zQ}I^c z`o~?Xy8hDo<8xV;S^LzP{Y%fK+XtUZyIK3xM|c4|7cTA75aCj4HK3H6is?=kzA zol*areT8aR{P#w9CA^ICOZ@jmcopdtaEbr^2(Knx=KoJClee6gU6ql44ZKRnFMmKb zuZ1)JGk*Cko7cf>bo`3*dU&mC-w{0|=VcFS`&#`Q;B}N=`rl}THVk_+*5)lHLrL{x=ojZKSurrTS-c-E^FQ%>sM+P8X+Hq(gA>1p zS|WT9F7y9KeDNsXWJdl&@B!?L9)SGq49etKf)K`^Tg*9*e^Q%m-_i`OY>hMeL=b9PW;}pl);zPPCoznEvL)o7qef1 zFHyehJWjItDqQCO$2|gHgRj8ti3f5}w*5MM)#B$+jcVj{U8CcV<-Y-!`JebXR2$)& z@O3!j-=Vq)--2(z>BooaBYYb!^FQO;p)$uCGVzNu*x6_Dd~_4I#7{|t7m%I{XZ$-<8sSBx z=Mx_p*WbF{py$Ud|6(}vKk@CioUU(Vl&=I{q~(kAQh2eJFV5*Blv~Q@w`~0ic&WBe zn*Uq6eek)oo3xMLa=J2k6}$p|yT`;|Ca;E9!f$>AUIVYfKN;5tUU7i+nQT(_T3*$Z zuQhG|isz@tA7U~^Tuc1=EhmfDtA@m{-?DiFybk*wkCSZP2(PDnZ5ce{{tV_EId3KN zlizY)@pYLW9xT%GH^UpzpYs^~Ox^--f=@jHZ-vYJ|Di|VZSWS>kN=tGuk4rW?=Js# zIP?F3KS=ZLXK{b7Y~tSzUY!5u_uKuJ)7_WBJK^nme|DUAsYc#`w|Si8{O%Xz`$rEp zsD3w``Jdkh@mtRC{xpO4z?uKu+$P6l^ImwjUSEsb_rZJg`dXA975_2+bA8QknfiH? z|0l`&Sf@uxisKV%fBR5UnE%jhNcVrF4!xbhAbH4bKDp@m^Z)$ik$um4&(f{wcFy~A z*C!sD=kR}Mxc6oE-F5G)pKx2tv#x$pQ%!I09gR0O-C?Ouxb5DHPk43DE3ST0mw?VY zyY6_|lP=zISMOC9B@1b%_qnnqNnT;vmxaGcN-tCXL5_KkzAnG;K$0r9xs1!R2Xd5u z*fcmMukd+rTR{|^@SN{Q95RiB`!!R=)&q-bl6c^N+ zTx&D-g94%M-uahPk?@4lB^C#^8De#NR|A{ow@b>n5bqBti zpW^Mm4-*Y%UtDMW_T-4= z{~s{XaQ4OZfm{Cn1rrVIB|eHvj6dN0_Y;_Cz$HG4OO5kYf*h^?&tRe<_QXeVnei_q z2QMi9B}_D={g|_htec{vYl(q*|Ltnf{|?$LC6qhA%H zbx5>*T-h3fLRs9?k9@3&z2Axll9Sr+=tru7j`h1vw&|KjJy_ zztgaOXMtV(1)qNjTr^m_O20g8aaa7$o|nQz1AX;-jp`qMlk1oGQQAVe`n}!wJDuO@ z2htX1FMhW*)ZszIZ5b)2}5>G<^Nqj6dk&ia1TF23-5)xbYwRxTuGV23-1Oaf9+BPj>y1|5K`w zYyGmgG4P8Lcl@6s*3i3au>AN|HZ=Ka?J6Aie=$AIxq`}pXD ziH6vVuLq4k==vr7Oxjeq^~=S;bF}{5Fwv0skbb$OyyVgJOXWSJiH47#VdGEm@!bov zn96haAIky9ZcdI^|LcQ`Mi2Tj@2#r+v1@(*>L*P!dR+foGv4m`0L(PZKV!y!==;wg zTr{v(|I8cT@%|Zti3VK#Got+X<9+`bhKUB{)A$|@-0D996AdZ9^q=L2@ln!5!|N{u zenI^=1``dhzZJOYkHbVm>}6b@Gv4Iee}Xj8koq+;z9>$PxA^`u2@?&t_Ma)U{}bPT zreLDc5 z_(h3-{!bB;Y5QX1uXFK#xEPKG`et8Z{4Fm250{vR%U>aHr#|lDpZcUk!`WwY%U{ZX zhS*bozn%K3uYUy`4dJw}-%fqgwJ-53ZEp7FTRGzuw8lLwnf6O0v|8>Dk!|LDtFy0LpjW*{$ix084 z^7p_*11|nMI{7gBUYKZ@y+Yo^zFhs+2NMlA{`1>ozMq`8`uD>`1CIavCfxELfQg2y z-_c*`A!++TSbviD)N8zHlI*!AIimlS!G?GZ*!|c1ty|HnI6ozyD1;C58gzWgae2Om z=Oe0Nzi+)_oDZdY0v}b4yuzjB)g?ZTlmp9@ocM4&7kg%?wQ z#)l)Vj{k|azj4#B_IG{oIE(jSUx8hztABm4PxDH6nX7+8gjc~i|F7-e7~$3M%H*=! z-pk&N5yyYc*%)8`8q%xaZ(`r=>@#^S>DBQ2+1uQaWZBn|UgO%o*X;RlAnkAUuZP#V z_U{W^+TVBsyw26XJ;EE|^{)OM5#9uEaP{wu@Md_UYyTm~<@YOn{w?q(*Z#xCPgZBN ze=EFM+kem3UHqJ!r~PG8Q`_Gl@2B3S?QiAlfp=;9$9XTD^Z&Ge*s|>V;62*@ zY5s9-f79=W_qz5UvqNO@9O^#+@1y*m4CcDH4tx;auk{ZHWZ4hF2ekfiJ`5k!_TTgM z-?u|p983FK`9|PFuKjn6muLLG+L2NCaB?|cKS>?gHO}Jng#IP%KgMf>1>HN?UkdzW z;Nzr^y85q2_=IXC_ph^`kMK#-$CKoD^Vly$_!Q|ANz(N=_KOidP5NY#+{5>Gk1R#_ z4C&1O|NA`qd(3Pqh%4k0G~^={zr2od=Wlx z^*@>);Y)D*BK1F75aG*k{G#>Wj_?)ulGXocafGkJm#zLsOCo#?zGC%1S{mWfuB$v( z=D#UleS~ko*DOAc8cr%0i}lYk*e0*_B)N|`JKE^%`EU~W7JMT~Uiopj8=tUG^KI2g zx=z5GBlbJ+E%VROq6puGZ(IL3?&|*-`F#c1q#ZL^pB%;5l+7%ZnS@#qaLzl`KJ@G<@)ub-|-07uaDl9M6O@|=DqLwhhP8V zZC`!Q(pz2`wDJnq?Qgw)z4ZU_`gQm3-D?-G(U2IrFUkAjuT(E}^j`hn#CgwqX8L}v zqnyJ$+49PstDkg7&ts~4tE;P@$gA4UOo`4rdA-8v$obB92AL!;W8OSE0=qX;=Se~5 zq5dR!&Ch6)eaU4Vf5qz)ygtZlgV#!0@Bi6fQjZVtx=(XRX<1$0k(AVp>H9B^j&s}t zne~urJW>7e&?fg4Y&YNDaL4c5*wl3MEjQiq^oE!-EActO zYvkejPcnZCpX6osdDo}otl+9-zn*_SI^{Gb-1(bn&8pz$)6nxjwRYXV;AQUo($QJCXqdgPhj6o>3z~V?zt!Vp{}+=IE8jd^G*|=Ne;xZp zJ!b#EC#S4@3#5sL@OJh~ft&s!Y4e(vcm4ZxFK>nKN{*TS5?nMEoc?$97#=xLX8PZN ziH30Wk3Avqi~hRw^;1dSpP$imdn@DkZ}GCS+Kg#Dx)%Zq|cfFezIO6K+WWSY*`{j?ChWX_|wXZplTx*>B-BjZnl)Hz&e;D`$ z9ru1nnrH~euO&l)oBfYrqT%dIh668G`=7!@L(12tOx`4at9708o|EG_#Y;F&Au9rM&K5U*SyE`8aNtoYv)F@pK|@Pq!x~b^5G;kx*WKbzYdN@ z(60~N@~?-Z0k`tEC_kU;%ijP;BiJ*Svz_0Y6qtP@9F4%6jhA}f1V;mI7Wc&sn|NU?@lrK^K*}$#*18_8g{>K8h@(;q% zfZO$}9~-~lUB6=7^VhWUu1`OM)}L88OL)z-IXQpdYfA$-@5m^>&_*ggo`$7Qn@dwF*q5vQU&BPh+keIEf0Zai{0B+3<^K(sX=whZ#sjzfzXi84<=s%JOx|wFareEH zd>bwreqOM3$4$q5{>=X+q9MF0NgXRxjhn7YQkMVsV5Xt%cWkfmUna%IAB2kr{YvBN zr^*{!eZTr4Of-Zqu>VEi&G~nZZn561zjDIJ&TT5d@WYrj8s0xlYdoc;wprlrHR|FP3B(GX7iSD1fV z7z!=_a+qo4U0bHM^7h#;9rNNP?0YM5vUZ)bmP;1|??*OF!$YJYM$aI?P-E*j3B-<*(5^vl)$ zsj4a5+V7dh=iPPnV;A6}0oV4sHSmjSe-lhJ;M#t-1#bC26J|coyWw@pi-%l~;W)3E$625$Mk5N>74yWt(mcoDEdN&rZu#E>w=(73@Ihtr*8X-kKOB1% zTr}=>`9Gk?wExKa|J5+jfNTEdL*bVH@4-yN@_*yQ>>q$zneuL!QYLRNDe>|5I=E>3 zp5(|2DXlDes0aD3iB~2a`kQ|98UQ z%zXo|NK#kWnk&iuRr{FCsHCYOCt;^-?8{%O)b z27fkto5zx@@_m-{Pr@&-|3<|A^Q3<|x%@r^UhA{PWlF z&zpaqHWJ}qg5x(iZ}~J^lZk%X{>yOuCg&}mW^1x+{uMZW)AMorzzRQca;XIdo7S>HpdIbJG(!Z_e zz*5HzCt3VK)kyC73HrGa`yax;XZ1gxAK^cSKbXk*wbb!~2>&Vkhwx9pZEniW{}=Ed z!?|bdc=2!BQ|8pMpIZALck?4BUF^JUWs*8czmt1;r2faP?Ig4V4fR8l^JA8MF}%S1(B%A>#Y^Cv{}(?r zIX`CcQaIQD<^F-=rI!EI8Q;%6E_LABSi(;XI{tCF{>Ud9VHIkp&wo5IWSo;Q++W~0 zzC=U)c*6NvPSOO<+Cuy*{yWhe?9;p&j$g%pCt4!B2995)A02Ot@LJM2|9`i$l_Rq9 zuY+^`|86<&>9#Ch59j><-L}5eBeHk{ypA{`9#2f0Ko)O=bN+w)EPN)yo8S#e-gVD* znX}_06rOedYlb(vIPG-yoTLi81&&{T@6qhLBD|G!{Q64z18j_ra;R#?MHE_rrUWyr=vb`_Tv=AiacQD}OnyI8T z@J0AM{*ifh)9G_^GVmqR7o2~#B77N+-_$?b5xxS)Z|a|&2w#QcH}%hMgs;I@67|oC zvIt*?uX6AI2iUJ0my?^J{2QdNDL2Ubc}{KyzNvP3*VP4_aPl(Uf4ATp=ARPD2nhMIDQlVoG6a)T{wOd|C}g^@Jn#~CjL25`rG_O0^dz!d<&bLeD&o! zkqf_+F>uU=f9L(5qJ?i-}$H7>2q>5 zaN<_{rv9mk@DezFQ~%UPIFTxTQ~$U&BLB30863ZG9`84V>RYlK#c_D|CaCtBpS= zYDvd$;-BjL2(N?VH}Oxki@z-UdN_U)|5W2g*|K;89KWf5S|hv>UT^+6KOf;u@CH}@ zS;v3FI^37P8BV=q9eScG@X&u)6QyKbrR%5e2ycZqQ$ATg^+b3Z=`F7Oy%F9HZ%rcrP5kX#Gbcybq3FwEe~+ydU1H^*6}7ocs>u8-R2FAN3Dg79WIj{~z@a zTNWRJyZir7tlA-U@_b9#r0)&$;@rMGU%k|opOe(#{>>93@FC})IkSh~9qdO{!~8QJ z;bU<8rv70bk}b=A98SLKpT!8DfR81Yz5FlOFGcty>ErMZvtN$zDbgq4Qje7gpC)~h z-w)j~ChuA0n}JW!e^`H)#>zhnpSJaPX{`KnaCiTIsV_g@=hocB|MR?NoqyLgHMyRP z0D&*S@w>*~Muab_hWU3h!k6HbTm9?mn5DlAUv&Q6j@Yljx&Kf7yA$E7@MY)U-3VWU zGym)7yGzEOD!-2>S2m>n>%3O+FZVB%Hah+T>7R~oz}L(_r3HZ#t&VT1hWe+pD8jek z_)X%kv^c`I;rLDbQ(6+?JMb;_k3rs_%0-fp|1Nx6{S)Vx;5+J{C@)Rm%>Uva{?_fL zm!|t?X)c`kU-^LJBN;qj?ed=TRA$iY5Un%+A)o-eE&r@;YGai zoqwwWwVSSlljKENF@DBKOdJi z!yA+2+%)^;z|RNXLV6RN^JJwf5#CCAGyIR(uSR$q=`Bfe)iC?D2yZ9775)bH>k-~T zdK>GT^tJg!E<%O!b;8^E!aeK1(oM5}<};GZ1MeceBT0^O9@PT-L$*wT3wOEj|Y4+Pf?9+S_K5qT*3Kw5l_EV~%{qKtPi2XEtlKO2>{^batflt9#;IZ<}!l&V1 zhR4b`2cJnUyKBg_^YB^t?>_=xfX~5+LBD0$FT&;XKkJioZFWQ!UxF{#`s7@D zgfGJvvHuu*7e6ncOnRjFpL)x>MaPF7XFs35f1W`Nj%pLCM1V*PuvG{Or=&voN}t?@hBW&F4DQ6`-iqG3nGx z%U>DcC2;B`~Q0v=MR|4E!q@_OsT{pPRL~TD1F!PX0iTIrueqpVrA0r@G=ZmR-d9Gc}D@p&h+Uc9N>wn+=s;-_p@4oA{i+6Ut?3H&bkn;XJuND1I z?EJ<@#M64;3gt^_p4=!W-zzvZqlc8{x$hO6{7^~Rs) zIp+~o<2$atKUaRmTitzkCw~qX4dGJX{|UTY{rx|riH5U3r8v3bzmun`zxY3;8qWSy zuGzycJhaU?_4AvWZ@%@G*Sz8-cik&`aLFUB$6U;o*30J@(e!#2f5Npqrgv=d8TU|DvIMfxm5h7H;;;|EJIh_GM~+GUn^;%;qBXvf69G7 z;#3<R)~N2jQZ@JpkJN!)pJ8 z#P^ROm}m$W{gJ>;f0#7OGq2`*%H-_{uk_^~fs4kF(>EVK;a%?j{Zpeb(GZUQnNrh- zo4&-1<(XHLzD7}9k({;m9fym?sMDWR`|8_#`6pnaAzbP@6}ah7k~XesdDk4&y}VWb zLsD+~Q*hCkaQcgSO!Y5)`KMu`Asqd(`M^zo24;EYU2~-}c{~43cONVLF?C8brrmrr zug9GK12-R?nuCePwClff#y{cv?>x*jw11zjH~v?iFTh2^>7TZ~a(>0@FTzAaIQL+k z?lk)!`|)K7CK_C$(D+zZe(j*U&-Tw-8L+ts~eA@b-aI@cliH5h|H2bdP$(H{nOf$Wu zFwt=Kr`0@p@|`Y!{!g6}4Y7X{_JewWaJ4_33lj}*pKtuFF8|Z{*ocPMzn}PZ`f#%^ zfQyE=FEaa|`}~XGXsG?4^Y?JzW?xJi8o|Cq`BP5&{7c|ysQurPzv&A%`%*X>!M@Dw z-{$i#gQKDL-{kMnz|FpbG&F*JrSTb`eD=JeraUj;`a*jKClb!9&PYB(Bd z{~P`u58Ui)NJAso*BZas=U)p)L-+#+$=~V2&AtwfMzC)%`wu5|InsaV@2S&hsQo$q zo($aV8%RR~ZsUW^@7D$UM$-uTHb2(AA-Tcyo8V}uKK-MtUiF2Welr}6px+j_*|)&a zfM0&$6Z}m%*!U{hqm8$c)~soH*W9XmdAsqG$q5~QPq)EEqs7L@(>531$Rpy+z8xkS ztUF|VbGltMZv3(v|2RJ7G>qF=eB(DgH=DHntl9s>>vv%<8j`<^kBiEm#v`pP|8CMm zqs7L@(>=!jGw^m~_VxoX(GYtXpLWe2ZuWzuiH5fyGXA&Teh4NSV$b+emLIs;55q*m+uK~-aFw?o zfr*CLGd`4+sJ(ErABBmAw;wb9es4bp6AiJaf0tDTZua9a(eU;Y%AcO+?I&QOA@=mo zvf9ASei9}c-hRpWi+%i0!9)Z80R5}1DR8r&hKYuczq!D3w0&n_q9O4^{FiYY+wVNr z$NwzM`b6F}y~^b6ng8RS|9N^2E*di~{ulI^XKwoVoQH|VjEnzy>g`*Md>x_TS=U)d$L-YTQGI?u;n|(bTjbPuX$2|LE zZhb(1PnDse`Ahsy1#b3@q@e+~@xkWew0#pCjiBFc_CIsuV_7pC4b?xVOx~UiH~khk z8bQBZj}e|D<6~JXFErpbK2i?0+n(sgN5&&RX69Y);jRn`F)jaFB`4&~2#yc_>GKIJs5{x%jrug>!>xM+C&O|yTV*YAdjhH%EmGeySl zb>k!Bos5~n_48Aijq$B}-RB?vPnC%Vobl0b!p(nuFwyY#{d!32fcyMX)(;a6v44g) zPlTKO08BKz{h--z`S==yiH6wUo3@9W{SZtvy#25q^ZaISKMWHMv44NC7jE_=FwyY# zqh>$n?MGpvA@+ZpwuhVj7)&(0{kR_Uf=X{c4igQrw{x{}fN-;)fQg2;pEUasZ$AkW z4LJSNZ!dtG{S-_zy#1UW^1?U!_??D{hS;b5FWl^BV4~sUZ~bBRvoO(+_+fo;#>U^a zKlJfG2eUqrcg^4X;w5)nnN;ZdxNIIS8nZ6G7WJ4rTHX1lvIUrE2$yzR3f#)KNZP!n zD<=-p5zMCUxJGU_W;P}|FRuDqW#P6{8QO7X`&%q^mhX{{T0$I&%A4_@5ljn z-tP5R;i9q3_tZImP`0M_cfK<@o1^2y8fhz(GZS*&nQlWtAF`ld>-u2Wg?|iN9CS~&W>N;Qk8n|fi9RTS+XX^BrSHH-Yzm_!75H9-lft!9EX_jZ+`P-Gr z+pB-*%U=%{jasMQsK@l|^W|@ViH2~|ZwlP>8%e9zw7m0o>0aJ?{>qoX2`(B9PQOKu z>G>C5{$`kH2p9dhwG%)kK};+=iGD9=x-^fq1QXh*UkPr-hL1+8lq4Ctg!Ln{$Kk3IRq08 z(YL$GMc{#!Bvr2cYZxXPJ?{BLqpJVFPm}T-{PmQ-EO0CT7ECm}{&wJ2{%x3OxbmOPRsPyjzWh5d(eU;= z#;-}jPG^h%h^FV8i5ZR zKkfMt91XaYf86-f{P;5rM?<)dKP!P-`A6Vr1pU##t^A{KG~ibLHRJE_{aNL2 z{HPy)X5eV3em#q(+`vtL7LG>HpAX#h=iq1r{RQJ+^W)Dv91Yd4;_t1%O@DzjG=lz8 z;HJL_Mf2lvI$2c@NMH$o^P23T;r!) zaWdeapL=#2j)rgcG1FaISt8o~aO@oU}q zLU~eW(eS)H-*}_vxo|Y#R{j#>oo@W$coy=;W&A0x4_wPnc_e1j`bB|j`OAyoXoT`t z82_p(e|a$+jZnT~qtW*=r;sz<(D=?Bj`6OfAh25_*32hM?>}H*pa|ZzmYW3gMM@1 zrr!idBj~pn{{uJvlsCiCP<`=LU*M)MZGuM7ZwuV?Tj6K~{dVJj=Ek4$HaHrpFaB8w z-1OT?LnG*S25$Nta5RE`uknBO{ufO&RA0(E6}ahlk%mUl?+)DbyWwcSEq(@+4_@%` z(*s8%*!LKJh8thXd*NsV-f#Q`p7+7gfLr_w8^7PJf6DveXb6|_XLLMpEB^o-ji5gm zxRrkpjt1PyKW3cUWy@v!EFa>9Mz9|;{(V2b48zd~eAM{QJs&X*xRrlW`CE?o@n;l{ zhHx2wM$KNhm46J5M$jLBnEf~$4Y-wm#(1AE{{$S3U_W8}jedNYgrgDowDCXodR z+{!<1{D1lJXBv)%a2bC_t$p4CxAM=x(Fppp53`?zqXC!l`|YiHzWj4=G=lw{9`aWI z{OIy|I2wU38u!nSroW`h(SU3DE0&D^j*tIEI2yub{28_Qcq`n>zXV4k=x;pCei@Di zT+jbL`Euiv?))$3!&2^?aOQJp-~M=ae{%UMTr`&L{9pN|+Q0qx-TAZfHJE4!Z)d+1 zxRr06v{g;Zd=BqB&$|16%QxVnv1aGbYTuy8zO%@k|02IsxoE7}`KO9117`tffYE*fiAzKW8-t$aH$(Ln#@Ns_AliE^UE?w>E;g^7mPbAGt|lJTp2 zd|e_wKnjJYF`Z#4XIxz`?|m_{~FRnL%8f4l#lkg_^YTTO*DM| zt;*l`DqsIPm}vO?+XA=z>tUkd^KTE_@^64ynKGY){Gl6s`!vEuqu!OTL+wBGJl{S| zFwv-Y?bB@hzkK`lkgh8s5Gya4TOcOf-Z``}7B1uJ&!DiAKF^pHAiD zcl-7c8_|Gk`*a0iTmo^g(;nF_6%0Haz+oy{((SU1w3>p80uYWg8 zG~k*)J)7;raLd03CK_4%91 z~U(UAIyA14C0{KrTW4OjoCepdM>{O`b2jKf63=RarsAz%Lq zm}vO?=L5I=Ct;%D^Ir(u@}GiPnewh}Q6_JnI`8gJ#UH5((cpxs`hP}``P2jM{)~zl zm}m$W|IG$|LF+$DnrWzgo%R2;{Ty60oPAweurF8pdDRpy{`cFbcD?@>;GzM?|9%s0 z^R#@E!K+ zfm``kNiz-0e1 zE{14${bJ>x$#eC)q5v)$UcV%8t=|))!@7gyilef=wxcXgD z0!Jg{U#7==X3E#E6plv7zans}Ul|;Ykbh<1mVX5tji6s`{Aa#?m2fnIeof$3zbZHy zLBBR|)31i30nfYkUCQL`v$y&B)xgmR`Pb<&pZ$QZUo9MskbiyPR=+wp8X^CNz%BoJ zI2u8}$@rqLUjrPCpx+$0)vpnbM$m5w-1M8^Xu$KX{jf55n>pv}*9=F)=Rdll$IQIa z*RKVRhR=VrH*l+8D;y1REGs*q%HA(7?*7uUjf06#4{uMp& zF8EX7)^~YWYX|dC{ z2jG41yWz`@_hj%vI2T(#%=0N;Pal>o@9i0U2tELR8+^g>%=!((2jPDTpEsV$tltQH z2+s3IUO(q}X8lIt!*HHY@rD`4-<^^F7<>fI_x0Z}?KmfA^{+D6IImIoKf-P8lBE7F zgHOQ6;NOBzI{WWr@JZFk{qVoRCmheL-xPcT`(Gug$7~sY^q*(gPs1mZ+>h`?m&a^7 z{^bll1D}E);5qxZ6&%q2n51)lU0p4f!dmfj; z7vOX7C&T+4Z^+<_@Ok(J_<-Xt%HT`z1vv5bv_Z%3%izm!=7x_DUr!ry{GAzm1-``C zA;;|)Ka|h&)8vT((tfMFh)a2X+Bw&Mig`Fd;A?Q=UY_4{uE6ZG__}K7^V7~1Mfe7M z&7Pljt~kOs;p@p|9mM~+634$n`F;7e;PShf&w-al_%@v9UUWPiZa68GYc-yaryy^RwhQ;#f8wuCOQgua@*`=ijctnJt|E>)`lZ{o5Vk^>F+y z&ksD;6X6Y{<9GG18$aaX4ne;W&h!5?{^uh0P4EV|#Q%JRHfajSE$}AuZ`)9W zx5AsT$G>gE5#9!Garz4p-VWztjXb~XO2hhai%`D~cpLubyGK{%M(jJ`Xq=ql`AE)x z=X&LLYMlSO;2rMykAr4^?(ft6^ISK))3u+gADnNBIr|X*fP;k2u^-$>9; z+xNjKm$u(%g!jXHlgnPY#C|No2T1RO&#@nm@Ili1;mptHCL(-@^Z~1Xjf)>1&LQKs zjSs_c{G#Lcl-a}69|^_%vVsxs35~8b0ajziJX!^6-%0pBXrQ(fY4N_$(YC3%MmVdwLt&n88YW~9RF^{__$2^BKGfK zzZ>Bzr1Sh=9e=kYd=<{QeHkCGEHKW)Rnp_*8hpk4du37J>G5kFj^D+U0ZTY1moJ8+)=tM$JW(cgtL|Ks1V zW!YbX^ZZ}@8@5c&m?wT${k9Q1B#Y<5FS+rtD#G*eOX9}I>Ig4@=i2(EvcdRcf57@h zwlY`|uY7C2tGbQzaF{)T7sEMP#)m6w0}s!qrcFe{+OICcOX0MuwqJdOOBrZa=^t0R z^2x(#^hjY9yqN#*Ibyc*p2aKSW$?U5;8m(|*~`=4J;}D0xUDq*UNvqSS^70_ng5x8 zu5#mR7O#a@WB)Psz0Uqq>E{z(Sx0(}^IvP=r}QtWUp+7Us`1|z;SF&7s{U(_@c+x& z`^RNgm-+ukhnagaw5er_`k+zLhBM$WGt3OmFf%s;GoqoQVxiFvHmGQ1r0j-8MT$u- z85NsUR8(YWRHRg-SZuPzexhQFE!wECsHkY8!eR^a`@F8}ectzdkMGZa-}89fKX^aS z^?F~|_5N{w+=p|jRm1Yv6yP;*w*Rk@df3j%vV)uR=ohKKmKWRq*X-i6MN2bz9pyD} zX@|Ifq}$h1UQ7I6;IrTCxj7H_m*kE=qTj%)&c)y1ImGcsIC;_dI|IB)H7x$F0B?pj zy8gpQgAf4KNMDChWJ z`^SWFZZ5>prsJLPc9)+4&(HC^3r^lNKZ60@4exaQ!}U+Od6Bp8fs;2KU&8_WUU;|j ze{@4Do;P~U(KN_@u48rL*I=@VMF70Q02u@x! z{;2>Th7Y>ncE&p7{A1AHDn3;#Pl*8*Jn#TNcp_=kHUP%-;=sO>Pwg4 z=0AE!NjlVEEz}Mg_8oxo_GxTNL zuWI~Zz5!?ZPyBvKw9)U*NgjMo2h$mAuIKD3mWO za`Plwf|RG2d{DcbHwrPwEkHSr{8M+ z+da3QAnnt@i+0iccLaDNoOaRv*%{zXs$u!>3h-ulBmVD>65Cz>-OtU-bWN$hg%{iZ zTRA@7?)q;AZ-uk{zx5++NvYe=~SHyw&y3N$21HP0e409dP=s=4aIN zi@krH@OGDkLalQ+%Jc!1Lug`KW{P6T)lyi4y(o7j;b;Jt9R|E##H@{@?et0i@8t&$o3_hS5Tec_Rar>m}55oJge;6LOPdXohbNt`> z06cD=bUqB{_`j8Fn|8$Qlg>xrL&SeI?U%Ip%XX&q?@>7C|7H7Ixa>IR(tZ46l+*9E z{iZxm&9CEd+Ex4abbwF5X;*E(nE;=J)2=$d%m(-rob&&(|5Ui)cuQLUBJYKh&c7AU zFVJt&elxuATm4%N@L4#1tAA?&KBpSy-+F-0!};I;^XMl#=%=!jaq~U>BK0ruV*7s! zdD_vbrI~yYJ`blK?Qr8e!+uFMPQQiUuXc0??3dw-wD0w_Z@uG_Y3;iLU$XW+FV}Hm z(r@D5Dlghy+Bg39^)hY_==mC)yh{Gg%kuUqzOEXYzw@>R_y(N3O8cId{d7*9i9*@_ z)4t~wIsT+>-$rHoMxEO3>R+DcvVAeWm31gq|MCMoTQ$tTf&kwJ$8YtoFu-%*`2EJ0 zliyb37nIBMNnHK8@NMM(R(PA^myrLM=fQJa{;M6omi)(DVx(O(z7o%6|JLFwfD^aI zR~q1j@O#I5nQ1b8F7-sRuL$IT;C`EP>LF6v*0 z*~`r(efu=S8=Zfh0p0?~Z}qP$z+2(?t^RcfcpDtQ-^l0oVaKme%YQq(mHfXGKH~Tr z((>N{cgO$d#rDi)-hbNdJlaL$bM1G4n`3(31t)IJf1lG&=iTs57hivX_rQr;;~NO@ zUU;|5|AgaXY5DJi(=O^?93MB=^#1k3@mu{H_4X+~0LO35|5$(z!tq=E8xQayIDWtJ z4)QzY_+QiVKMWrv{~v%)8$Xzxmj4mBod0M0e%_qp`DytdrJQ!r_$ED1<$nxL+!~*& z|6qPv`;5bhTjPuCPv;YG;@0?P0{WBiahLx!$1h6D{}h~dQUB&WPvv(SKI!~h2=Ey= zeye|r0X_@IZ}o2}z~|un{=c34ZIA8WnU>#qIOqQ*zdN#>{YTUCy8tKe>i@du<-Y$c z!ih`syAj|^aN-jGw;PV+=BM6%8NO)#Z_f(YufUh0Er+kcertfQ!k6v(kRmt!4*pip z-`VzO4Zgzl5scWPKC>_1lE&BJtJZ$o^BliDt^GFOw5!CwJ>T=gvH!%BIFGzY{PD9R z=4yq8ax|MFj?#@F^7%Cp_^ zV~*(`eZHQ*()@7DnBcflpHH~MaCG!g8qb60(0?waf4KY~eK-9_7RDhtk>gI?{%)@_ zfuo-we=#qBlUL1OwdV&sFH{Z7Urm4)!3$jeY6H9kPF^*Cbpc)qFT#J0FL#7^8Jy#P zIlkOcAF!vVa@?uMmpd8)JPGIcUyd(#GzNGTyqx+ue%aCF_+QfUR}JUdd)a^4?)16& zY$|^>l#^G@pVOC{)2fo>zLpnx)&A%7Gk6`GylVezw)!)8y=qwgS^~TQUWfnepYIrS z{NgnK8{uyIzrEe@e@yeg2~J$&P%rc?EmhVb^J4F@pZsu`!DU&=lECC;_Flmi?84FRD4}<;@0*V z2=H!rr;Beez;7crTo|W&d)=hViOrq{Y_eKb{uf419|C*gq<2bX=}qk|iHD%WK-jw`81~FQ?jX4o=(} z-?Hba_~uo^;#&#u1vqhQe5(Pz2q$ihZ!N%=;0yTA{zXxbi>?s0N;Rf{h#cA6pcKcv&~Fw zU$^aV(X`_ar`m5v7JS2PU$czY+?YCl%QiKEhHih0W*mQK8qbEa{g>@;k?VgokEhz7 zoXB?B_TQSFJ-O0vDMnse`;q`|qd? z@B+&7@So2j+Ci2K{X#gu|I7KyBG1E<}zeOd#&7EWtv|85KLIymj7?b9CM_3&Eqv)h=w%gw#@FKOEbUUj;E z$d<9FHdo6_<-2`BIB-@NCk{7%8~Tm4%I@M-v@^KUW0 zXW;m){w)RgEF8aO|F*cs@%z)ZKXdRI^3VQlajoMIr{#Yh?vDS9vK;?bTK*T{w2Q{K z;(03ni*VxB_*Mga2~OOa|Fr;LhA+DK)&qP6F6aN*|1QdP{Lg9mUxm{y;$P8L&r|td zgX6dOSCk##>u~%Q|BAK+_y!!mCI3Y^Pv=Du9KU7%ySUl-WrtJwC#SMsuKVA`EskH7 z%0E8Kez|VHi%K0onaV#tC!}38zC6!;{_$Dk*7))RJO@tP8ec(x=fa6w<0}mCJh+_y zm;6^d-jm9IQ9k9gi~3jQxzB%50UW>8zw!Vtgy%c|k^x=>$8YtoD!@zN_$|i=#a)hn zH!c6AaM}KId{Er&_)=Q_%itw0|4ok5C-j@dR?drd(fDdSPvt)eCvJ_eHo&V?!}4Dj z;MMS?i?2SwYv6MJU-I8>oQEIy{fDAj%4rw%ui5id{_EiQt^TzHcs(4ywSTk*cmo{2 zHUDh^-U!EUIlo&x=y-El{+r+p$k&+TjT2v*muC)@qf{%<6lV2e7t8t47mg_(fcIJZ6fZeWU7ioBhQ&YTIitqe55dWc#y=k5 z!|*{Dzw=)ne&Ov$;N(T)pA6WK!a4re zf3xsucli}KbJZF@iaaUpQZm?YE0f=@n^e8NO)wE6xk>6*zg7{1xX1_$quE{|k)C zyF9$Z*S`km`ag~@{gT1g;j8eUdz@*%0bhephdIZLa@;A$mwrjt=a^BBJLUM&FByC* zaYgV4JkF?}V9dLJ&x*IQ|(8a$Z?f!KZ;%Z^KcU1ezZwK+Ev@H z+%)9jC2{^}6Kz**zhr>t!)aIP|HV}SUO+kRs_j=D;DzvfJ$^FCdq(|5aE|}E{=_dC zyadkiKi8l5C4-m3i}d&@%*)^<PqYx6u6Un88jHNN%$Z-NuI_K%JLZ-zIz_&Ni;1y0=TU;E|i zd(+};g*OwQvz3*u9!`s|4c_A7>oJL|C(`0;hZDEP*XwyIz79BXYkYkH-U%mejjunz zyWqsF?KcqM-SAG`e>KSaHJj4n>w$L>-#a~yuE|M@uNUr)|BHuh9Ui`u8sB|z;@0>^ zJWs{f4<~MoZ#2LM;KZ%*jRp81oVYc<@cBtYH0lD zXPG?@H%i4n3nwoc|FY-){CM#koV;lJt_1izoV;lKs{y_MCodZRT7WOYdG-(cUw)B? zFXLfeqF||#ZOELX?JPg^Q$~3bB=GLoV-Z;o?ji{Ih2zZjlU+qbK&Gg zXBMM*x(jlY_QQ~CPKDKEAC=bcN& zuNzMNK0}+yezn;9iKY;hg{1{I&$Rj2n*swS9XXznu1! zMe@_ktI^fp72qxKCRcxVfVZlK)!!4~ZE&{#^8d}H6OR8=YJNVy9p383*Occ6^_%$D z!Hag$@iiUbop9Pk^FI^dU8-UEpAGPCIOqShfAw;iFu(ng{4d%n8GIN%Nc-^rxux;= zNcV39J``;!d!Cn%uAhp|)W5|4QC`FFwBx%QzM96z;3M#-Qua4(j{c7EJ*)k1Ts5|o z{UF6#mecGf;A7bTEX7}UXY?%Wm(+d|J|3NZ!wdMFw{>2BUYh+B<#PQ$+qa$Bjz5+< zzjgjJeA4y5WzX~Uo5VN6i+-v7ZzaHI;q*)Gf2#pLryAD()&hJU&hdX?0iWvuzCih$ zi*F;q7vb}8&KT@89LdAs^sD&4#A|{7pL-IX6|i51%l4n`-_8=_Jp3&+Kdz{TZvS>} z^ZXpIzX~UBlAoP90lo$&Z<3##xdFZoCvP%8?liCU;d5Sp1J3XNlAoO}zw&Upm=m+) zP1}E`Yo83B1!w!O`EmKp;9Jq<_+Rtm@|(f4;aTwC@mb*fe=OC%$VplP84^Cb+f8_yA8%tg_f5`xsyycOHa zF23pjFM_lEzn=3~J8J^GgmSk3*MEo4+5j)5yvX&hcH=yp&-bsLW$+Rke>>|vPqlA3 zoV;m%8Uj2CCvTdc#sIH^lQ+#zQ-D{)la`-dZhXkY19eTwZ4Iv~%g-(|k1}{IyxQ`! zD?6ZHry81{U9__-8TR#XIsTXVX~6OSPU}Anl+&-Y|8#hsr{BcCMqcDi^V1pNP4EVn zpRNFJRt?KfcYwFRo5&AmRCo3Scq`@2#6QJnZ-BQ^-U1)vvoFBgDQ|_}%V&RpcTn!m z|L>eM&chK?{ihS&?(#F}d8+-o;N(s7GZf(6@J^SX;Q;S}lQ-=@BLUtE@3#ExW}M0* z4{y{j(ms8>dMrP?bG0;+_rux#OMZ4+t7h^6)zJLx&JWlR!uzfNln|#ZJlrug{|vzg zTz;lJx0=MiVP1nSKhps|0w-@ezGeb^R5dI=vjHyc&i23Xm3+k9w5*I@T-=-ST&A;T+wND1mp*%Z^ zTDZSuiEEz>o=f>Q*FRkQWbizAPPAnQah8k){F4}RiLcF=yz}r+-@ouVQIhBSzw5v9 za8O-aYzukum&TXWQn9CmMR*Y};@0@8v^0~KsD{N?9pI&^Vg0`*z{}ur{(p?m+5j)7 zoa6tZwBw78>Iko2RHXhT;bktqdS}nWOFgfG6Sv0K5a8ADq>HaHz-!>dt?kzo;I(k# z*74mO;C1jC7hg+&*TZXx?>~&mI}bm7srSDDUT5*`%60ZU9M$tiIB{!yodMniCvI)O zt^jX_H@f(`1H1)J+!|j`fVaZs{J*qcZ-BQ^-op9G6MVWp+QGwDbxrAC?Yvrz?~487 z;j5l^sNI&L6Q(WiJbabAUA(AF+rLvabpNSj(AJTMvwGeI?{N7U3h-`tr_0Z9fcL=h zOWS`Wz#Gr$WC;k#o0c(|+QgKD>> z=pAM&?{6MY8^1%UVfmS|b>J`7Z=yfUYtZFqI>1NZ5{A0<4t@0Kg9!vXHY5Px7j)w4E&Odp0tmji|x25PIFCX#n z*MHEzB>rh$lZ-F+ze|>#J`a!ee1>xJrsHcRz-Lv%^0OM?b8!69{<9X~^KkN}`B@L} z1^ArnKN|tQ2uI^=?%zEP;j`AN%F4H>dUwIi^c+T&VW@bDe!U z-=?~9eC(GD`y6;S_TTY1%HX;1ZPAwE-=^^&uz!+xk>0RXKyomT7GbZnyn^XHI zyUO5l{U7`1yJ~G6c)os<*vfekx5if&;7K@fYkc(qUZon=zZwF(8lH6VH3oPMyo&zy zT|S!vyq5CnXiNOth^*1c!>M#l@xP8&jf=0v+4FE?&+FmDt?{)6c!O$Kd~E^V2q$hG zKkWhD1Sf87zm5QJhBvzSIs?1~&hbCL@%W|lTIL5?B)(Q&%@*How+{R~&)eX{t?~6~ zX_Ud+Rm0-z5AY5+acg`70p1BGZjEm+z`NibF211v?}m4}{f}?&@B!7Z{7eM+Ae_8u zekKEa2u|KKKT`od3?Fp)VV;&H!@m(Y8oK{6;y4d~)^8HuC@(aG?~eWF;m@9r!AHo? zyxGe8+diB&zQGHE2 z;4|BiS91Y$7n6*`I=i$=&P4Y9x3k~7Bo&UGl=Kf4EQ9k`!=h&i!~ylH-l0(`6GP4iO{;MtZp=|8(m1AH6hoGc||#Y=$8y$0MCQp>v5F93*q_EmiXMh ztaZo7b^oJH=C9pFyb9d>US%3^+5a$J0;e}A8U9sKUQT>Aqo}|g-)8?K_P-jQbn!JheI73Ec@3PnHNK_*uZ0u0 z_MheeuY(h}#@7E_W_*w(J0bWP{`6-`m0p3V?J@I|qn7rSy&iIVuYl1hp_&S_D z4>$L`8Q$pP>kRM~IB{!yT>;(-CvJ_eJHXrE#I5o51b92V)y3Bv;2rQb;(LQJdFSEj za(rU_uM^&G@$GTrPadxBc^90xwf%-nBZGItJ6(Lk0p0^AZjEmwzG*7cKMlxyW{`e%TAw% z!+ZM~IC<0lvl8I5aO&0ktOocToV;m%)&hJUPTn*>>jAz1pVRrxAn*8}@^2B2hVEZ1 zI(r^2@BLqbqal1x>^~2e_k0ir@w8 zKct;s%-|((`ThSkZysgvQaIQD@%xisGI$xhB-&Ck;Bj=<<*EITJ>_tB{r{diTL%P?du%`{~uK(ZDp=@lp6N`FWMcQTJ`B{f|9k@DVpZ&N=9Asz*pc)I=?yfNc>Ovw+cr?_b*nR{T-?Oi#=;_G~j-D$GvHM9llC_ zKId`tj)x<^|FLHSzGnF;&2#z>r{))8PV6CXlAqH20MCMxH_cB$fN!xj%j{O;TQl|8jj!Lx5LN zUXFiqeNJP5S5uyJ{x=194ZMoyOYP^gIlyZv=lZ`U$zw}^*HK;rm+{vc;PsTd?f+ia zKi_p{YX6Iv60%*<_&dxVPOIDgIWcKoH2%&2Z-SE-jlV0vo8gTv{_X&8fj4RV26@k@ zzZK5)f5h*X4BiHB(fGr>9gYUiAN0$+mgM<^F1`+Un|uDA>p#8c%k%df?}WFz{0x`` zoYru>3r^lNKZ60@4exaM84Bo$JQQiZW`Pq%X4Bk&U z*Zyi5quqfJG?Bwv)~)imIHUgdyMyYM9+@>+q;!=il2W6pS_NM zMgBk5`p@2M%Cn;Ac@OZp&2ztfqAY<%^!$hTWE{%!{?pRzb12Vt_PL&?>~l@``5)&q z&+%ua+2>K7dq*9AU26M7n-L-u?0-T;8?XK{#!|I7U~_D&oB z$UQPYoVy@fNydDFdBf(18OMJs^Mm8n@T8j`W<6(oI$on1I)Cn+3-DTawVNO21H2Ai zw7!k zZLa@~nLV5y!6NP3$%}re{ck+LyWsRo?SB&i-mMze|0V;x2Ts4#{x=oiz3^_EU-so1 z|7aHTi!9<_AFm#pU-soWej(#C=KXNy9UY$op8Mj68vmaFr^?zT!=PCO! z)zJB6U%BIH_mA5<4rktx`DI_0=c)N+0#3V2`|jHs;FECLUD|hFc7RX8Cv5w%Z(D#* z!zZnM_vHlm41CJwm#TH+!=IA*r661LHw&Mpf0s~yo#Ri){Nnf=e8%RNef6F*{v4l& z&)WXSzJ>r_fX~_dvad0~7vb|ZzwB!Y@Fh6c|I7ZzzUBa5hA-Ouvacn;SKv!FzwB!b z@KyLS^F!MCpW!EDesS@w!B^llW-IR*d>y_DPy78lgKxm)_@DV@U#DrLb2^I5J37DY z>k9BJ_=cNbx{creI@y0Q|L9W*>1^8nlAf39H~K$)O8ceuzp4P=2B%+Y|Emu09M#bI zWuMCd^{4c6;q*(HU-s1o?DHt+_@Dh3zdVqgnqL@m37L0f|7G8ht@6NSsqx92k&t;u z=9hhip8N4hSwhAw`!9ZZ;N5BVMeqV=U*hZ;Yx+&`UQA&c4jq ze_44mpM;muzF&wEl`g*zJe9hBVqX=Uc}Lr~$Jswc z|CB}iujZA6%ly)-r4jZiUPC$UuI<|w;I*n@?b{#Vb#VOB_8kcDdN{}bGJhPMGydr} zrT#yjIYH+YIlg<@n&i(_Z3K8TywS}c69L`=m*f8> zWAcuFsrp;ta{TXne;RLtx9I%g1v2d0;jN7S8ILpdJK$~bwEK5u*muI);V!pNtG^50 z;pUHNt0Tj{8{TR2M`c!k_rSYs{y6IT$EVlR`d=@+Tl<#}0A8wpNdM~NMZcqe`6Yw* z!_lRGo$=(5t&+h9R73igUo!Y0oPJ0D@=FFEf|Hy4wEer!bVpltW$|yA*PzZH-u^S+ zOB;V9aQtHY`30UD|D&q0rF_4~(PtlzINMc_)bTY2A93d&T^qx>KEd&E_$dANmwe8e zMh2gte9WDHbbTy?Pr}Dt|D6xmPr>>9|G<5GE(G{A<(&U7e_6`^(YK}fHv^xt{u74? z=l22U|16w-rRP_dO(TQP!HHYrTM6)aIC1Ow)ztuBfD^ZzU)Z-6;ER;cYkUTI&!~S1 z&h}sKkFcLS$ujy2`TsoU|1x}$>oe~(ru?tmKOp8SaK^sGx8IGA(Z9;?m(G3_PTUgT ze(P0H248~{x5T$U+v>>RjHP|VE%EK&7T_E3HO?Q?kM`$0ozo_Xef<7k{C;Ed{<)8) z{KMzOKH2`W|FFNz)`8RW&3}AONV{r$`2n5{CvJ_eAi%f5iCg0<4DcK{acg`<0iFxr zrtul%J;Og*g1GJf4Hsf=%lZHB@>vt$Wt8*#zuZG2ULG95KUpNUa$fTLzqDVA ztpU&1Z^DzjXjg5&x&W_&6SuZseSlZ1hQ-$q;5BgK*7zC&ycS-q@fqYj!@oMX{Qh6+ zarEF5srz&6uZPz<|685@6KU}`z==!!Zwv57IB{wFvR*U!AIc4E%Ci?F~CPvL*skjLV%CKiCf}3IvC*N@KKG=AnzIVPr%1?`<3GNr~ZFy z|0H}o+FW@$pHoi%Z_yV0Ch<-2n$Y>v+kgJaH2Z1zq_dy4RlaaVn*EGwnEs6MFW#Nv zuaf>TZT7ERF+P4@il5DW&(5y(RVP?K;@9siej?xc)VME?za;kmh?~(wPq`&7{^%E9 zp7-I?+xq_Xn+Km0mqlClUu@r>nq>8vs#|XS=j(2{b?23Jm+aYHQ`+8sqPn8ygq7~R z@|Kf3Z*6<+p4}}1ny+m+am&e*=bv<1g~YIipO5L^iT%IUzkNl|d@Oam$$g-R;mW#- zE9$PQJyCbjCC4tis?M$X6z2hC&++sf*#F*}M^7!|-|wogyeMA(#LFvct~wUUuT*6b z>;7EV-6H3L_}eef{HxWQp}XO6^wgs0Uh;I^coorSPlwoKNtAI`pTGT*UFqW5M)`9h zsb81$`pVAmtGhUAo?f5S!~Tu)U9{wHznpn`T0Qhh{IDgL@6FMc``^Il^Ze?%-79+y ze*e1c)Qs6mQlG^pe<#XBvoK|U=1tsROBRW%m{;6qsPCgs^7l*hl`;@NUd*f6wP$+! za3;saVp?`&ocP3_qv*^B)8abFdif@qk-y!kYP7w6Sy^*g<;$*o#YJ_M)u%=$F;(-j zSQ2HT8BbcsocR}i7nVihx`bEpRr+T}eMv2H<XzDnHd zT2Jjomr^A9obz%qn#Su=>p!d99S@>^-y2!)niJTaD3iNDYG29W^EIjU*?J_(-oop7 zwKX*-F1xbw%FC|0qVm{@%F8Z2e$jUxQ=z7T0Qd^JGRs- zySHaGr?=m$KI+7Dz0`O4_EcxIncKT={?a?6&GjFQHedZ(s(*Ww)iD@l4c-}LU2F4p zrqTbOe@Wgx&CAX)NZs-B>@%Ymo~HfbbMX7E_^f8We@VYTyExjqN%`khLkc%fq~^wb zN29Y&SI+sjGST>)AYm{&N zKPeN9SfA}U%YOK|s&93A{R^I9{PVH?53m&tiGPmxpKtsxG5--vG~)UnS6)^gm0JCe z!$c#l-?pj3E4BWg!$c#t|J5n>zk-Q|v%la)o}2%_g^7lNNq^-uc8UgZb#WBww_(D3!2XZ*qF?N59b z!_n~i7brh`PE>9ByWnVe{nvVK@$J<*z5am#%ZFg4bgtHzZ#B4Z2zzMo?HE|Qq7e8waP1=9oK&? z91XQUz<1f;M3Hc-|2oRh@b%wld{f5Ocl7u*I%L+igRO59_|ausm%|IKhTy#3qM{^*{#{&?4YJAoL1Gs#$M;3g*6ra1AB0Pt z@1;K39)4U`IbPtlhs=+r0e_ftM9EI$)zNb-9)7QP8oIr_;FHGx*=;ZRJE0m*|L|es z?~L_7rFBaEYJafK_ye*1XW^nD_A+07Tlt0O#Pj7tl!?ZB-F)~(v|vp>OSe@gJhC#=i>_jW|DlRr{B{ zB+k$GVWJ`S$N2oC@)}NUnEeka6OGuvpBVpA^!!blpP#@)BlhoSo}2y8V4@M*|I%}_ z|0PT`oc#gYnXN(J?0*9j4QGEq%_HGv|2vpyz-7D~wEU;+{|FO}_cCVQPJS9y;FA6E zc>6OlV!8s0v~^Gdbn*hw^e{du07 zJ;zuF(D3%9o}a7sd2lq~+D{HtpTfmQG`xO+@sa2f(=ULdq5M~TFZA5}BbNuz@b)F1 zn|%=+4R2rTx%pS3n!-0fvWxExr|?qB(D3?plH{_l#Q86SqoJH}cA#ACg`d>;%PB*{ z+b2CY|B`StynU7Dm1ipktbIkC z|2jAt$|e8xYA@XUtEUVNZ{Oj$`N!OT01a$&;YsG7np{|l$^CO8`K^y9Y6-{Qt0 z<4VS+*)tCvm{$ACKNpX~7Rt~NeI18A#vgP0&Fsg^*fh>KJZR(R@>Ms_9cY82fxYhc zAF=ZxSKQ$C`wz6k(GdNK2N~BdSN$t)bNh7%I^bxiJ-=EVxyJatv45R#G~l}5eW1_y zC!!Zy{<`33C}%r!_{*MK{<`64!1cJ|$o0yvyfU)miUU1xG?d>#{T#foT-g}eaRu|f z9BT;I{2aFNbLAaze)`~O2$$_dazyRxUf{M92m0Y?z|H?b<99~SHU9_TXegKQG35D4 z?Vp2`p#j(9h6BUKzwP#$SwF$Pc1nL#`Bi`KwsWkXIDm%NAM@PuGop2-^p}mlBGw;; zqk+Bcx33!?j`N4$CbbQh4J_wrwk2W|Aglj-vk^DZ$Ig|ypUjCV`#j@I(Js@^RZXj3{LA-zljQ$k z9xpV!e+8bOR4(hF;r&Z`Zu$kLq4uJ0+y7Tmzv&lJhKAQK^7f`*1V_W$+x(WYFHy~u zed#IorEoO7eVON0e;FJNUw^shR)0Ah4R2rVx!EV-Xn6Y?&&|FHjs|@5!?a(rS9!xL z;`XbCqXF0ceX!Q}r{exq14qNx-)Q{zasR1>qv7js^88$FpE@`iUcW*4tM8%c zcAV8>yw)9u9c+N30k{6&YP>79Z-k@a^_z|VZ_JzEXux&*acTt9h>T|qwaKQMJar<{uhK6uCjy+`k@6{#o`0atC z;p?~l^Xe5hzaQ*{qoJJn{a~N!3$N7n@1qP2Z$IeyCguHbG`#(!=jQ)_Y6{={u;|a6 z!UrisLpkv!=airPKpfu?91UOpi1Mb*ZvW!oFdPl#lD|>UPpW?-l%WB)@iAun^0@s* z;b?gM3FG(1?K1{P!|R)WO>m2ETf6e&+#`#}@qY>*LD)HR>Th=;L z`Wwn`I2h}%z|p{7^Ix8AyeHPnxFEm#ygyUte-fDhS%R_{LAk6fc2%$ zlzxuqnjhkoI#c?&#{U-UZ-b+OzU8M-`RiU5^Bg!DzWzMp|KZxdJQt3JaE&kDbBiwz zjt1P~D^TA0oLD~}j)vDSGyaM=z5+NJv3^o<)C#xw3gKvY{bsYjH`XtLqXD=0+Kn&8 zyabMhaB2T!m-5%Y#kGHVDI5){f3QAE+;9Ek_1}!n*d+bCyo?tb$~nJ!zvb`s{}XLC zUJge?c*h{$t5pA%-?{yl@}y}9f6Fl6t39{)swhJPuG^=>$Cck&61~9mtKn#P{hCvF z4IB-xU+eiv^}kl@OxbsOZu)g_G`#(y=jIIBwJC4AB5way zI2y73{aMCaWB=OVXvF^AuQ+Ohn}6+aG`#+(*?&6L?|`ELxBfS2+>gIbI2ytq{yg8i zmAAj%?O&I7QHF-pul=XTbIV^h91Y=bo#%V6=N5ktWoUT)5zo#4UN{dv5l_a5TLAnCE6c0!PE! zk9%(Rqi{6fn*Zdg^4m^x^LzOi91Xbjp9$la#qB!|N5j`YZT#I)fz>|&N5j`YO8k@$aVPQ*bok)_>-dzp)^$e;SU4x1TlsFEO8iqapQc|5-3T8~Zm4M?<*u zpX7??=HDC~jadJX%};Og^EWo-Xu#FKL-lI^rjv2~3ve_r`-I%{q|^+`M*LL8p6NyIlf!_-v0Ku zeOD<%!`pAD{_S(I{hDfe`-%eN^RfN9Y6@5X4;3lD^O88e4LBOY<#(P#jmEEt66)Wf z2#!Wv{~?=y?!3>{&)x;2{ zK4oZld&_Tkd2C+*M?>w4_};Dh-O1R#kTNv9eT(t0#P(u?hT31s_g>?V#r7qXp#it{ zD^-5?vFO}QGCmKL@97jc_!4{Y}c>dG~4ko7Dd%I2yur z{4{%Bsk|AEhPNN^-0WN6Xn6Z!&&~f!rS0z2$%6!Vf{n=Gy8Tp8s5I+ z6#EW18fwq@tFZP@*>}Rx@b+D&*muFv5H91d!rCuo-wj8@+tacvDc%D|L+y*OPvzJA z?}ek`?fXu#?}MYE_Kcs3Q}fdgMf{_eBl`lsM%DChjn;UeSX z@%%6iM?>qET+S$ekN0neGBlKnf3u#Of3uXK;qB*)e>=|qoNA`*mpr%p&8ue0eo^^* zUlQkk0gi^~Oa2dMd2aTLa5UhS|7GLvh~r;^qv8EqHU8Z=|I2VRluLYTo?Cn?l%Wyp zAI??Y_xxCY6^;g6^MAO|_{}k2gQMZ=UswLG*T?hkIvfpO|Ayxl-v%6w*#5BM=zZIw z1DmA(@^|788nON1d|g4f`cJ+RhtTl$Ta7nINweQ-8p1Wd*`8ObezxX3WxvgHv)=|s z!`tV0ZuRHD(eU->DevDNU1s*Va5Q53BfsUP`#}(I6wS90Xb9t$OxamFwXS`W`8?nq9N`3Wj^mwKJp(?wsEdSIxHI0 zFUL!V-=qA~=f&gYZpuVMxQv(gd2aUiP$n9&e;+XJ{d*5gG~)U{to*@iM zW5%cA`ab{@jkx~%Jh%Ek3=@sG{s)vl^o%$^AA^ZTT>t+y&Leru{yvy!#Pxs1_~UW? z55PntuKz*L&Hghm(TMB+g7UF{i0gk4CK|E+!^XcF>wf_z8czR+T}L?vH~oiUqT%$9 zoTK)ikN4-fej{;MG-Ca)D*xhZqRLI$f4>S74dHUV$JacsRQ@%}L?gEUj^}3oe_^5# z+kek<^Y2?Q(TMZ=->2~Jz(nJKo3DRtd?B7MzXubIxc*-oUw79v9{z8bXvFpZkLOnZ zk71(W>aQ49K3*KR?@wW(;p!i@?dkZd1aH@{s$%+vHyQC{jD{_K~iUpezh;;?97FZ1V-EowjUVmJTrcjB;U2!9{^4A0H}49Y|!wm-}G zeQy3da+YeQ?4RR#rNnpSIjWhmf3D}7ls^}ahOhqxo?HDdFpaqW3ftd)^hE6cIdC*$ z`-%m%7jE`1hNA)3?aR?d;~#Y6lYA!_Q_8h{4=Dfgi(LDXZ)tPYm-+F?`NoIcb^iRF z5Dlqc#@CVEo?HC8DMLfK*dO-X;@?LZ8s7e>=jQ(b)fB$@5%&8kCQspq;b z_6sZQc;YM6Z~WzOG~jwYT(Vm2C*K;`|G{v5TY_uk%>KbB@t#5B?{@pkNB$9xhT5MK zo$%;EaP#jb%Fuwz^>Fd>ZztUK za7S*1qoMqc7)Srs5}k3b-=C9pUQhhj8h=XvA5r$__@Bgf%4D3pf!9sSH&5K^b-uC5 zUH^WBeK)NOCjaln-?Dt;xsm-p*^#$8jhMgH_<1qELv2LE?C&yO5%as?qH$}q`P(=0 z{|4e0`VG-GYv+G~iAHSyUF9>MivG^{yI`VmtL;Y|dG9Hl>n+K>^0(Z~=e?ev)cEhE zOf+KquXt|yAB2epTy9fPp6AkjyhW$Nd#uuZr zj6VhwjX1wwSN^SQqN|O69VQyWWgL9NbMx;Tl!-=c|1;0c{@XCoi0$qAdeJ{u^YdMp zY07o2@$z2}N6*valq27Viw6HUq5b>&y2^ijE^eP6!bBtHKQ#X1nEwQ38fO0!<=@MW z`On~@;p~%k-1@!CV*X2*XnfoCU;BTT@BNG04>|H1m}m$mKgmYZhg*EVgNa6L|3~AG z#`b@Ni3VJbtCM-2oBf|*q7mEwRr&Y7<>skm1QQM6?1v}qxLx?Ua{d3SKEW~NUsLwU zEVZBCC%-$!3-b)+3HC8nM}A+gFdbP>{XjRNbvZwhxu)}2>_@iKi2dmC-0V4a7Y+Q3 zZmNnB?`=~4gEBWCCpmUcq9I(`nZITE?^?G#roIGilj8ZtzY}wg-9;nLQ?gL`4>#QT zp`^r!hH%Yuk>}Kpb3bb>|D%{w9*5k#y~2^XTFYZk!}*V4?wMbM;IyW?AGB7N%bdv$=Eg z#EL=QAOBjEqvJeT2N#VRr{ApWJpO2`Uk?+F8n&0rC&?D&KRx2MGsyZRdUpH~*ziHmc3$M^DpFdHdNnV*gv< zqCvlw{#!Aq>-_AivHz_w(P&ct74o)J75m=?GY#=SUY1@J``->1jV9-Rx304En%Msi zm}m&c|B6x1&HqlA#kBcR+ZUG=e*Q@8e-~UdIynDteMkAMJKvM+hKYvoPC>f-^53Jg zDz$(2z)ZvP+oyc_33oip^`r^a;2wiIPxX6l{`J8{L-aq+=YaBG9gDV_em`ZRA@v74f{BK4g}nXhshAJLL?f<$Tvz$^8{+y$ zV4@M%Kkd2IKME5K^!5K6tbKm{@3HC6_!m|E4Gt4beXqS0DX`|FbjwX_#ol`ZH$#rFj0Ifr&;O z|E%YxKMNC$*nUy@O8kFrT#uPZiiWeV$n)In=V79Oe-E=gPtF^^GtSQfWujqRA#W>R zi}|A382?p_qm{qL`CEdEM(p3RuJhYx$N5`^iH7i$y>Rny1tuD?{hHZ-+Fk#^^&W|& zXu$RQhjq`*ehnrX;{WIQ+)(~MOR@j!l!=DZugFsVyXVH^e*-2OPJejObJeeiV4~sl z`CFFN3!OfCQfJJK!rvA1t;{K+5!auqtNeb8JKpDd#e`}|{lxL!F3+w0ZE!TSewm-P z8Rz=)N*TWuIlRztJg)!u{V~r~8|9DG$2eN6kIpdrJk#+0mFYTb|KrAIh17wDa`uxd ztbK)>e+87GA@$4k9TkOY{{+_un0_H;Xb6|0u5ikwb7rR>-Ik?YT;=3 z`fVE{-0H7`qv7js)H?pu7S~@7M?*NjPshuj+T;2g;Ar^zo6Y{Mas7>OG<^NG|L`Zc z)!zh1L-e)%Th0FaasAD3G=x8FZ7(bQ>4$OsEpRkMU$##b?PmY;xc*kk&=9Wq@9^B} zZ-b-Z>+e?n=amYZv3)-r4QKE9Mr=ReH8($M_w0~${_^4Ixw?N@A#EZW{rG3ORsMOmf5Z7P`Hf4s z?!O(~rd9mqM{fU(^T!FNA?JJJ<*z@E$KMECG(`W)F^)F41-`{M3KNZf*FVN}osEax z{t@SA6BVK%T;|6K&n>^>l!=Du|EJe~^0?bRv%Z|;P3ceRI#0gbZJ#S9VWJW1PkV0q zQ!vpGecN`)3QsP%{kw{3m}tcQ&zk)cZu`UeyF`U(#QJldoBk|JG|=aKU%dRSE7qTb ziAJoyq^tbxeX;&LOf;PSyRtkt{RNn4z~y}Q(Q4&S{ewFnT(Jlf4dL&D*LZIBORxnk z+dMI-pS+!RTB|$H#`Yqi8jG&|R%M;jPP@llA6&5l7Y*TTU*45^xuGfx962o|Iw|yOg2OR$L{#>Xg1v1B<=sFPup^7 z^gTijEZ$6p>7Y+J`96#|l%V}F~cH{48E@h@+JlFVLG0#(* zlzpLb_8&BVMtE<4j*5o!|NSpEUg55vKUxA4jkx~OQ+O#%G~)WpJU^-VFN29jY@hVp;wy)VMr>c@ zx%r=ji3ZPL#DBM(mS~RsuY!q&)4zYv?C*Bh$1R>!YT z*2i|j+a3Q<8t;O$Z}PDV;2n;0@tA&-`n!2`!YkpOj(;fD`M{5#s;%C{dYjoSWip_3@3vM_v5$o|Bof&*}J? zfRh)Ee<8pp;p9c*UkvamIC;_g54-*;H|6vC)9^|Bzb{H0bM2eKXW&zC#`ZDSz8QQL z&V3_4_zrkap#C{H8vFm3{4_fL9mYo--#mPlYx_&0#PK}iW##hxAQ%4ve9rPyneBP0 z=ZkRiCi$t{7T`;8@+SGI%n9&i_@d>fGB?0i;5`3l;4tEF?r`ccPal0;CXKRF-~MTa8GLdRTjeYo&U9pg}=!A zUj!#E^}jB_>9=T@|MdY*OI8w>`ri=XW$=>d^pD?7{~=CUGU_jfm%?v?yZ)KMlkhS) z^Ybw`elmC!yc|9bkNtZnqSajcRm0IJWBYMsQmc=+2gdU~uYp%FzH9j$Gk&n2`zy!x zQeI7dzrg(7EmmI^ZcI=9fZ67 zo59=RJpboI%pVt*2JAcFZE)xN)AT#xJpboIH<<0yco)0_?)ME(@vj@+3Af)*RV2f| z9(Wg=-|yljgZIL_;a`pEDf)fz9`gUSC~;}1{rcg(aQe@sq4pbq_rdRn&sZH9^$)`P zqtida9>Jxd_8Wo^z|Vwt2JDC7Z2v#}6uc|IN8m%)Gd?dJ4DeC-F#I<7P=JrYN8s!~ zTsj=!jLXVV8(&p!d>;B++W4A)kJ<1=cLVFlkjmjzSeC8IHTH)?nj_$-|DE?o)m1^68K zYlsrH#3@Tge2egTIODIDIG@Is;0y3W@W}vQhA+a&L+xOIufUh!?7!B!{+Ut#DtsCK zez@zO8GH?nhTLEN(pA$xQj^;Msa%Jz+V-`o(DC&7a|6C+?OT=Y`SarTt%~5ZyR>iB zwgAt9)9x~VR^~>X_RS6OY;AYje=m3ZTdDnb>eT&u+5T4*dA{BImqR&ztAB3( zJHkz8JyBhYo990X*cz+(ewSj{%UyA`PUTSHE{e^|C$55 z7LMQQUrT`3!E2(^M_z7B-jm$)*VkVUuZ>Rs)DNOW=W@WFabHzu^W&wlf8R}OpGJ7S zYo8Ib=cd1Y|F5bEPP=LRZJwv{-wbbb@wW$f3!Hj2{*C}|g_9SJzcaww;2i&J`^-7M zE3JLn;k29j*XwyIKOJ!V*8bBM;GJ;%R{#0~ybF%s>fbLY`-sDa{SY2`R{}GxcEjr_xsmX{cz&e_{IW!08ZQ*-*|uz z!iihsn+WhBINSdZ(@xdH0X__u?LYmfI_^K*)Y->B0%!aG;Va=G|3~4&+W$VIQ!bhUk_T>aeC+3SzP(bf2;1AGEbUNruh0H1`D7ma^5z^C97`1ePSugi^dQ|Od` z)9^{>-@NCk_-Ekwt^O?p_$(a1)xX66pM&GK`sezG+?3kKKM&{lU&hC=4QJ2qw4N`( z=ghxjS)RYp^F=s*i+{(q2KW*jzs0{}*#W)`Uo`)YZ42-fINSf9zSNk!ALXXmzW!A> z+y9?F@BhKq;4APm{vUiD&hh`@cX0l!C)!-`o+!F75m}`9unk^3|4*LpeyqkcF1$Rl zNZ{-fCaTt>%@37x{FdwZXV|{TB0Nhq^!(GY0?*I(e5-0`|2$S0;MuBS`7H|YZE*6g z`7H@>db;FY+W%N-fag-a&5nPs4B6+wbL{x{%8S;bW38U2@>4`Pd6V&btS!JxC?{{)|Jnn*6i(hWKdJgt`ekt9*8Fq^ z>}gl>cKR^K7ndvrcoJR)Z-y@icon=HUISkV@M?H6+I;ehd{!H;esk*lHhnH}tjhQ+ z>KyM+_Ut)bZl^f7*YY{YB4Bif5zc{{X z`WKhU`3tAt2(PF8f6Dyq+W+F_G~NVnh&EsMLE3-V+4so)x3ed2#~R7cFnlDyTi{J_ z_8+er4e(ZYGrSu<7T|4g+5Sua>UaDhIev5Xw^QEg`qzNxWX|ypIQ>rh*IwJ!YzXi^ zIP+T5weVcWxp|S-?}ztBn@3MXi8s0Ya})LFc|HK|bNL%Ld%4NF=Y#Nmm%oVsAA*xt z&EI5z)9%LxUH+y5d<0HjHGk6qJ_;Y^{3|``__hEagLC|k3yI@70X`0w_0Pb`i^jhku%Crb6CdZtkCz1a z9Gv5SIX`~9G{EQK9RCl{HK_m3qwd6D>!X9et+ z;fogk@vQ;A0w*sL|MBbqUxhD6r$5g4xysG28Tng-v;BYkU*W3(`*rv#{4RJXz76;q z zsthlo9J5_~stqs2iJR`vIAb@a3ez z`n5AZi+_RVRl_@&&-g!fFV7u@cQT*x-}##1U9Oyu|BT_?IOG2q*Z*EWYj_XyyZrXO zzuh}O{t#~8y?D3ZzV}xJPF86D^x-`k|53yHar(u@f6VX!yiemlZulThzqt5M7(RqE z{>%2gpXJCTKVA{6-!MLiC-6SUaUa2l{Pw+H`#)BG6leS&lkIHYC_l!0^3vtsg5l#h z3wP~bG<*Ud)AlbJK8X_-*ZyV0r*Ikn*}nI)9GPP4KaEe~Y~TCG9LIeIpTetfmLpTF z{46fxzii(dhR-p7M)Paa@OgaJZ{PcM|H6-NgxmK5KIh}Rf54ZQALj`AZxJW%F1|a4 zFX6=9#dp_m*)EB@Y~TAmCt~%l;KW_xyT8~dzltyW?R&rWZ>;97ymlLOI^S0 z8GkP4*X@Rv;U%>13B1Gba=a8LPW#IZuV6mozxatx^{<5IXZtH%Id}e$(e}6gYIy#@ zK2gpq_WpHv?`)#=U2=U*<5P{x`~Mst?br3gIhsmHgh{Vt5_% ziMxw$%J6!exV!kK4R631|K0sZx_!l#--t8*yZeuH`-*uJ&iTLGf26A??GM}6j5GdA zezg?)<@4hw^t!gc1#i;!Yy9QMQ36ll#KpD0D<~g&8fU?-{oRJQ;>5+ZzsK+lo@V_y zer~BSJd3yDoPV}d8lJ-$|K#^3!bM)@h`bNyeA@Aj`6 zKF$0|H~xC$FF#HbjKBM5@F^eP1M6CzAGZneYZfQ&GXC!0Fno^r#NEYr)9`tmxV!jn z8NPteX?(X0U&QDA_?u}od z_#Z4ad>vmU{u*0(1wa1t%pkrS_!{+pI*~l!i;D->pZ0I!l$H3m=<;K}h0`w*{}x?- z%(rp+MdIJ0`5E&aoPLq~ZqfXV`7XZA_IWvxJhkgrFzPJ{d zkSR9Gm#|#!|8wI*O8tMr@qsqEal^Gg9e7nfezeKO#kIfH@N%5Exc2J`%8w%jb__Hf;&&it)Zc}3|Nr&(<4xYrHiXBg zE!}u0#}}XVCV$VahsUSflbCGb{Qr9T|J1UU=f|mn_3OpES-#xAIAVAo^BMo${fnAk z)E}1b$9wTdcpfv#4=}%v{^R(#WzO(H=J#v=%^N<1)32`o77QQ8=~vf(i-wQj^sDQ? zCBsMYVQv4k;bS=Czia=D;p6zIwtv>}34DzBKS=yF|6=i*#K&2_^t07JQ_Sc5|HG1p zD@Og(%;)^y-9NBu_zXU!?b|kd7N6Gk?HE3X&uII04WGy5{eS7-HNzK}Kd1e>ZulZj zzq|h3FnkH8-(CN18ctrf(C@B)w+vsw8UH1|2kH%9#g~124>TCQhOhYe9%wXt9bfhB zKUiV-2EOLof1ud#O`Nz$`wx^DzJ(JPY5##z!?$tbBJDp=X7~=i<@^6Yx#7F`w(tJ~ z#`<&2l5E-W{ePgcusm%_w(Qb=IliefyoCA8mi_aAYQsyJPh4F4YYZ>LiHmE0t>NW3 zadGXhGrR&X^X)%1YIr4H?%RKA%Jcsuf-h?;cC-7dwoAE|JKAl?kp5@0i z^5e^a7QBi0aDCuFr~0Ge_=?;-l*y^DN#<`(*s?GnP+W7}x#y-EVk1F5|!C*?{34%+DpRdc}U82fd%;#|MM; z?_|Dw{_oFu*8GV%{dS;3<2UQepMPy6e%&~6b=%im;9-1vaN_FXH*a_^PF!9577Xvh ziK~m>qT&5G;$qEt_h5rMUw#zCe;%LJ{M!gT z?EeLPPV;Zm@I{=wbosYs_!3TDy8PQVd>QBb|3mb{!Ia^|<-ih7o*dNvl^?eZ)_)aW z#&5w}jq+>w3ip?AefnUT_lr-B?BCXLIsZR~Yy2;6hSy&XY~Y;#%lk_Qb6TDsuMC#I ziLd+k9jr8b3n#9!{T{3`d>bdO62F6*Uo1bYe+MV762F5rM)_TQJF({@r*YlCM#~>e z;EewtX~EeK$Q1Kpd>4NeUTip-LLJ_F4KH=&{PmZ9!^`jzz5X&_csX9``zJHu{rWq@ z{^6KR`fcxD|GGE%%a3zX%8xI^JbAF3{O0)epysFicxT{biX7L;{`Fv^uOsHw%%|U6 z|1=q1gI8()G#g%v({HYSS`3%GsUbfP@jPyLJ@aev-{M)@A6vf$<}?1g&wouCsX!_pbfzffE&tUo%czT>Co=m%M4x_IDbd!ikG(f0yBDyoL22=Xu`n zR_3ShVV)NZ&oDoY%l5r!c$WFp@rwWCc}e}h!~HAUZ1P~nZQmaGdnt1N!ohYt>$mSC zyZ$A3u>Enbpxf?U{Duwh#EGkm--zK|IB|8`_o(6BIB|9H8#BBI@ABJsX3p?lyxVWz z8I5mj{rm79-G2Lw^8GmDzij^*jeo5C050eMKTaf%YX8T45SQ!!T;D#b{U7roe1Q1> zwqLgVz2W-s`szXH_d)9C{Nqr)e+?d7Up+X24{82R8$OEDFE0KwhL7R&i;MrP;gXm1 zi;Mr9;S)IHzihvmKEo$*#(&vWth+wY-L^`Awy-x+*L+rJff zxc$!J#KpCL+weJ@xVZN37(R~^7uWt>!x!*5)}J^X*ZjJHAI}Z;AB*@rPCp*k{E7Jz zzJRm+9$z%-U&g6}?Kha-kcn)+EBF$}chV0l{v{pPM)vQk%wP6?DyyE0_?j!{j{gqz zsedF<8m#|1&iLQ{`b6^dsP`M67a4yx@HPMa9jC|CUmID!O?;i}ciOk|3VwXIJg9#Q z-=KdPpAJp>@_0BtZR4B1e-D)zzJt^6(!Ynw4d2D-cj@0l6@`8%fz$8OzlSOfFUA@F zA3TD$7+%7B#{UO@o9C3_MDkEE&K1Q&X~WBy&-gFLpNCr2Bgdb#DJgj```1GafwMR9 z;}dO4N?cs~8x60-iHmE0li_5l#KpD0+3;$-lJ&ot=MKYbm|un8$aAORwal-^vpjbh zUdMduXh`zh?ftFK3G;`2Uh+^a`E!pq`TN!{hxotBE z!<%s8>f)C*ycs91E`B+~Tks~0U%TNcyqWfsKd1BUi>_Z9XZ)A^Io)HFZ^aq^C4Wx$ z8lJ(^nm>!)yZG|Rp#2i}R&Bp-gLs%fIh?q-_74W-LvP24i);Uo;T?ER+dpi0C*IEb zlRv#JhIio|IQi47`4?NiZoCtx9lcFP`5v4)$e&>9nvUd8FW$}m?*lw*{N6Sc?qAsF zB@gv@Kc)HcwtFJp@5;ITIHOV}@_x8+>k$`)69o6PaSm-^Mrn_LZtrzd5pf?ciI9#P9rs^)C;ct8u!0 z?c&=UbNm8cQRuWed1#0BKZ@t`mmf#ZmroVryBeP=qkM^r+n)COc&;|Ql=;PpJ?&iI zO4S%%#{3feLp;|SUe5ed-99?i>9b({*wSRXaqX`U{1*eS#EFY*e}mywIB{|9Z#29b zCoV2OnhdYO8UJ1Tn+>nUtF`?thS%XW+I~7irknV2`C$F)amIhyzjkPT@Z;~n{x#Kr zlNZwdfo@-3ejGk1--r_zY5zc%;Y~Pkk@gR0d}HOCapL0I-)od_!JB;h2igr!;myAN z13AOfIOD(c|3KF8Ry@V{#PP#`_FwluhQ~jt44&rro9n-ab^U(lmc;)G+MmT+6MO$A z^8Eq)xIJ0rw~tf~=lq{lPoCEJOa7xzDd(%sZH$!xwq(H@uVi?fB<- z9x%L%`5l_y6NY!=^otz-rX~&VVLtup_J31`_u}M*+y6})-iP;S|IQfRkN0Z(M-3mq z`?URIh7aQX+J4R7Sp0@?&i~uV&-_;m#e5haOzipYex7HI`bU^Qguk5UIm1Vp&-njc z*-qyTA7eh_zw6&s!^iPaZQq*V6Zn|6Z{6@oT<-t7i{}NyrW_UUH>i_ zK7-Tmu78&epT+5SxBaddK8Mfv_#Un_d>)_m@jYB+_yRuX<9oQ;aM>>Aefy7+XEMe5 zcL^shuKk;aFXP0;wSUX-6`Z)Z_HP?5+bwZ%?cXt6wyPEG|6Rk^@m1gdhdsyFe*<6h z{eQUFD8GrX(|(RG50@Ceg>U%wA1*a~8z(N({=;R4@8HBm+JCs*@Lim^Nc#_06gq86 zrgnV$PaE~qretc@xBs+JKW$1;v)TjxX$o$<`Wm!{(8eJ zaMs(kzrpZIob`6?Z#29LukiVwF}7cFI>~n7_AeRwNv3H29qW{Um!<~kwn9unCorihuGCa-v7UGlTxm$fJ z9N&pa@-UzOf6dQ$?lC;Wd_Dg^yypG)mLlf$$Ocsov9UHpa& z@4#~!zhT2WamIg%-!0lc)-POs7tZ;=#P1f3Pt3b<&i^HTw`hE0-h+4f_}!xYbNR)Q z`1Ru5K7O}o|Hixz=loxepEA3C{V%^SJbpUdkM}0_{yy!@YW=+<;pgWM58!hBpZ(jB zDPJCcPLQ92INQC8|B~TDIQ`<{zijw0PQSSLuNXdp(=RT6R}CM<_543uX80IB;?Li* z<%W;rqyGFYTVePF&iVfZuK%BEQU6+a{pIi^KJM=yI6UqBk7~o~Cx@r-366gzyvg4` zdT+$1@kxB0{fD;ykJjb;ZFT#f!KbwT8DGaAS4GOt;?wH0>NiGw4xdqRW$ah3cz(qlMrKP>nEaeeymmii5m z{mTaP8UN+`RgRVgUK6a}Ccch$;F@3W;>R-r-@-TW6t3}&`8K}kmw%*K>;FPz`8)U) z_g`~-e6%v~Uk&Qt#kX;ekB?Rr`jG_A`2R81h=053U0+B9W$(09Vx|&DSt1^uL(S?zYH(I$MIUj%kfhD{XA>@{-iOoeih6w^M15W z%ikJVze-om=kK=qRG7c4v*h*O&)kzpo*7pEdboc(QjN>~fAs&6dhfTqEz&-T8{_}o zA7TAdfrss@#jEjm;%UR{@EZIkyw&h}ob&&7jvvnG_Iu0c5}Ymh?f*yvF4zBM{dE6x z%T8qd8kt|u_v3NJ;AnpRcOvm?!W&pVpT9iXpv#YXGtT&b_m6mPHoS%TjQ`?C8@&&- zMdD9hQ_innhx+Bn`lay}*6)LqZwfq&Un`!%`TWIEUH-u3$ogmSG|uNMj%1ATS?0HT zKdSK=_*P{7a;}`aKP%ns%ir1-$&YqC%l?o1-_oP%ee(T*8vhPFhf6yK)W;&;$^3S0 z|DgBVu8p+63nwma|27o(uLSjXKN z;xiq1xc(zJadZ3s8N)|$;^y}Mvxbl1#LdNL&hT-3l=gFc^ya4 zD)41|(dWm}Iq!opxoqw#%DDzg9D#ka|?OTMi9efMqQ{*Ra?sl(mBm?nBmGQS$<_@`~b@H(9FUygs;77ee*YjKW$ zj%E#SV16Cr8{_*K%NudVe;MD;d)aBAKx}B|J(7b zkIxxv{X6iSZ(rNCvHVWF-LK!7X~Vm4x&HrS^4BWgjd%L{=h8by`5v6}|4%-h^2Of& z@7c)q-HUfqKi8j+YWwkL1>1KY^Lupr*7(M}A7{IF+qbTN%m?s3-M(jn<%jhT;{CdP z&l*0253v7Z{76?CK8z3IpT?^UAHj!k#*cKh;iLF4@ma@f)b9=7e?K~gk8uC}HeMU} z3xoKK1D_bg7ox&7~=QGO1m-`xIJ^FLO89-r0mciopCdQ&+59$moabp190uL_pG zh_l{q{Wc9>!dY*(ep`kwF5~a6;cLua!C6k) zb0SthdBeEu#@}?8mUq8Dr19Orx&L3zztUR4d!zB$#EF~qU%J$n$HVpC!ik&2CtYSZ zd3lt$Nqo}fhVS58K0fIR!*}s*AD?u4p|i>oHy59DhvCKeuEwX+@DkQ5;r2fs`TO3l zhx;GeEc+$5|4BD$`LBojAKILhym#?wGQ1ooZZ1B}hF9Rk&Bdq1@JgJxN&ci$hSL+o z&F_DP46nv3aoPV28(zbF#(%f}88N&T=lZ|we{R#|zwi0s{)c^v?3djB=UA~Xj|bZ? z`xMzPx&6;E;v`ed8*mx_+5a3PP6ghGGyco|=NNG+@Fu*$_fPAz;mtVx=K81A@D{vD z`zK>~3a8&(|6~nMXcuKdgarJ)=_dn?jP6E31>kB;CzS3Eo^>+EwZ+H%8 zz1{i^7~YPv-fsN{4e!7i|7HJkEZ@F=4!7@gC(igU`=4VuqkI?MfiL6jhIixCA;l5j5obliNzDvITMN;WIdKb@5v>d={T({n-v~t}%QLpTQ5|)rQaG zv-qp=D#I7>IUk>!dJJF0=W&idZ|XLD317fJfOi?rcERuBxbxFvbLt)8`yc5Qe96c6 zSVQ1VL3~$n;x6$$)@b+|PTVEF$C?aZ$BDbd_gJ&x8~B<(KRr2Y_$I#Y&reT|7`}yX z`18|~qlRzen~V?d=K9eI!*}p4@{jX}V{3-*;@kfG;n;eiA4}kj|8o8EHtoL=ejGR- zKgOga*X{OxGV=X4BQFf!-(yTlQiqIR!Gs?T%9rBBZv3*n3@>rxm+j?vsT;p+ufWS# z{=X!W{n|gVeT{g%ZXYSbn{e9YwvV*o z%{a?-+efS6EqIe|9~r|_xL*H1ruqGW{|NVw$H+U`Z_57hc(pH&(<}b?`dBN@ddvD9 z*Zo(_GdSz*)^EZnpT${kxBapol_^#}hi4cc7{8Abrvj(n7}wqSeO&uLR=xw5@qd}} z+CMSx#HoYvJD5KB`f&U>)`fHaFTd}5yve`h&iU~E5Pq{)e)re?zVC6(pF3A0-h+4H z&!;?blva%FV6MFi_fm%EBKO+&vDNQ)<0aoReagU=XkMEehpvo@i|^%_&UDo$JY~O zhHv1U|I6oFPm~+JiSzkC$-fgL-tT!)B)(hthR?s_Re^{3w~dpRl7A=04Bx?tyTtbd zc_tI}hvj#1;x6$$UR&tIEP0H$OMH*l8P1k?Y}d#4#FXJBl;a20CI3!L8(xYR`}m%i zF}w^fN$h>Y)jVr_?|Fjj2QpPLubfAz_cOYEO+G8)6|S7yKb%PU`X^t`_Mb0b>FU_~ zhClWue<#01{AH5*<-z#>(W8ldkF~nFaj(WJwSPLifBXfEUouJA8drxOzd8f2a{m&q zhS&3V|WA3`M-=`jG=B~{i@tQWciIeIRBUP&zp7ok9iZ` z;K#3-e(zMvhg=4WsjpElKB74dfF zXURY98+pYiBJmq?b?o`*^RM8;_@Ksb%D?7Q4@TlQf)iJF{5TzW zmHU^h-zX2_>f$$J_!v%HUHoPZA9r>5_{|wUfsb+ibSJ+*WYs^3kK^yht@WG2Cve_B zyBxN!$}LIOf11anZ~uu(zx?Tch_rtOr<`m5cHm+8SyzW||Bm5vIP2}&ziaqBPF!Ss z(9_QZ%Ma^cz~}tu|1YzjlPTtl_`Lu8|K%#jabLn0{OA8KhwbyPl=d(4SY-R;`1nMR zFMscEMz+rtd|O-3upY7{m%*V)cN-!zKw4t-0|0mwD-S# zlU)D!?N_<|&knxj`~O5$;H-`ME>2!Z{-4nPp?u);GEA zODLD%`#~P!{n<^!OL5NsKk{vy^^_@Ae;LmC|3|)xYyQT(94{sRf6Q~2QNDutWyD90 zzq$>tWPZ8-eZ!L(^&Po>;p0Qhk|!#3`x*`Wxq(;X^J_UyBoW z7vHQ=z78kuF1|U#>v7KiKYAPAubyxJP9m(o0cZUG=o|5T`=j27Gyc2ZH*7TOZ^9Y> z#ZT(?HS=n@eys6n#;K#>#lEcko%usKzEp3)o7lhqAD&zMYwkNL_m8WmnBVOE%%b`Y z5l_2v?)a^>T)kh;-?V%yp3?lEQ@=mV{}UNJ?fa*dev;|F`xCDZ%4c! znbrRNySGMs5SR0R_Mh1$Eq_bIhwuTMJyLdA{VyXvj1S`EXLd#XZzDc}58>=Tv#aV~ zkN7Cg`~U9zYs35OFU$Ftwr>m{(d~aT@G!r}@lo|Fd0& zmrzd6|IZrh-&%_6`TyA-qkI`I=l?Z4mwEr}i{$+W-+zn=N$PNZW=Z|^5wCFN{P@wL zekmM37!#7z;f|kLQ|c4p_`#Tvl)RSly)_+pOR)TE=CfV6@q>oS^x26-=(65b8sCiL zxYy#u-NiR+cpYAo*mDQ{b1L8dX#Mp# z8{UC4{@?Kpyut8JobmsTd0h7ov@cx$F1*9{&q>X{n0Moh|1!Rxq#ZKFya#9em-~-e zHU4v-;ruYa{q!=wTjMw5%j49h+gBe>TwVNT4e!T^tBc>9;RAS|#&6#6LA>7|ADt~V zdisK!70JIbd_;Xr zeIerGxPJfdDb4?{Y)5qeai{5_HFXBwaM-yf8%GJFP~qW|xr{q&Pe)F19YXYpz6{}sdMaPq?S|El5SZR@P| z|C-?o_?-6ty5WoXd}7Z(+`#jO;Y-Y4z)$kLY4|ep7jfDDY#F}7{3W0NC$omH;>*7M zCv|*_#b*sCF4F#!wMO}MoVZB-pR6-{17Gv)KUrn?Ccf_5e`BZNi>MWeVwEx zsiPtP;SOH*)iwG48(sejoc+e{y@2|weH}5c#LE+jx07EtRvBJ}SJ1z|g;yG0jWb`y zhm-Y&*D$}zk6-7s{;!=0$1id!DdU=qUng_EJbpS@|2pQAmoERb|6*Q`6E~NCnjbN5 zz=^wCKh3Y0H{zWC-?`zJEq`O)gmeCX=f7UToAE~czAJbO-jvvL*Xys~DZCkf*%dsE zx8T2a1#iVU|Ci(Mv%3F^t$zkj`|luo>f^)#3YZ!0=92hwr~Z!@F?$)%D+y;oW#AKdhjm% zjaTqqyc<7v1@FUqxWDIXT))?s{L5z|@#)7o|Ci&7lZ+EG;bD9RnBS-InROiZL7cd` z{GKy>2q$hXzvm4f#)+GY&w}A2IOD&3KBz5a_$WT?@4sqG8$O1Q`1`NgS`8n^M~UAI z^;fC?H`m8xlKhz9F@}E+*Zsr4R!4jiALss{zrg!ksl>k?V*Hm$%1^mE_DoPuo90){ zr}0VFkM|GSG{0ibdQr!o3HqT;^DE}F__X$)Za@F}webCelXE!z>hgP4*Y9f_ALiF@ z9;aVj|E(FmfX`|FtsB0G)32`oHVj|F8UN+?Coc~hzKk>ek0x;4K3M;7{Z{ZL-aq*- zJm3DPuj0$v{#{@H%F83|U&D!uw7<=B0{8DmRblHqh>NtptvDzj`Ubw{+uv4V_@=AF zwZE;@@GYG2|G_(1f6c$x^0#ru{|9f!HGgBigKy!t@VsNxzsvk>@0WG^Sh>LczcSH2 z+AQVV_TAQ?<>mVY@?MM+Hy5AAz=QbHW*0XXpC-dgecWXGZfiEYjQK20@}sTA@N(vt z(*H;Kev+Kw6?hr`BD~%3O1vDGwpJQ0^DDe(I@BNH_*o{gYFAFS|6ux7XSjX0)!UDZ#@?AT35$auVFiG)B3-iPCV6BCiU0xsG60j{%tqXzfH`i-(COe_J_YPSifeRes}#l z;+G%u7Q9LGf7I|4PQSbU9Wy+QGyco|`}DTqt#}IWz;_JK;Ax!YoZdA&i!=UTx|{7s z^K11)xc_a-;Tg)W;F_N?Z^t?Rm)}>p+~n(zIqO9o?)OzL6DOHs-igca|Iq)JE7U(2 z>Ax<#gY~-)FIWFuWc|AFPClPVo?k9Aya(^X**{&@{mW{!d@s)UKe2bcyvxbl1BbvW+hL5{CeE!ZGPP^L}|KMP;>6KylDoR5#j|2t2M#Ag;K zZZ1CBe|Wflb2xEx+xMEUKj!l|adZ3cb;B3%Io-ZD3}3|OS^s-!e}mym_ySIx&ommo zj4$GH{IhKM3iFq|pJ`HmRU|&EuAGn0uKF7y@ma%(o5bgo=frp35Q)z^PTV9ur*!*> z`3An`<8!Jcs6UMFCQjUB|948a&sg~_e1rSj`F!=6KBN3LzKOH{KhtkG+jZL(ewpVT z!*`j__%D8DK>dAke*T)9BtL1hlymVpRptGA5}&*mM@&Z@}kyZZf=?`JDfYpKVotFY%E{+SlUB zx$FC9=G@%G59IsdWfD*E;QfF3ezeo$>YoV5k5g$^hx|TrF#X5B@cB@gqzGmYm zk^b*+b@=UL($|4kxqnIhojk}3*Z)(7cj4rP+difZ?{;P-|#->_uwaZ9x%M0`Mp~IkoSk4&G%2qB<&mE!T9g$A2xgtXZ&~dj~G7W>X6^h z4W@_ET;G#P>L2DY=$C(K$-gA#BlwVC{-s63M_nCm`FuvlO|kN0_z2~>qw3VG;p5Eb z{9k?__|%-?6U=A)m)}P|HE;MN^T#!RHq^T!`7?!2=>B6f@LzKOlJ-yYAg^5hY#Ba- zlUFW(whfjF;v@EP*{hAzJruh#xg`PcmLSlIvc zsmlx3|LMSgEht})lNYZ4TMci($qU*3GjxPZ)E|~_WIlP}`af%U6W);6Gq&ulpnNml zh=1V<-hwyb9N%YJjQUf|Z+0G3@WWpD{JF*_?aKM>qf^V@7l}_RPTX94x&r6@Yb~F_ ziJOa0x8YfwxViZB7@ot4n~P7c;q7>q>qA_Bx@^_of#-0pKV7!guM=Tm!C9_r|Fq$~IP2}&KVx_wPF!63XASSid)Ys7 z{FWIse1Q3V_;2w%WcVQS`*FEGH*EM2^9Qv4QS~#C{lhTM`0wf;GkgSR{CD;1@#SW; z{HR;*-u7SjW##YYP-OowhL5=A2QP^EI6mr@Z~Fv3=9X{!B+m7JeqT12Hop;F~5=Wz1E_5YgT^Y|?HXP@>a ze_6k9`3v|QuG@ZrFXHp~t9V}Yb;QaqF`w}t52i;NBm0MCSI%u8rz^Gm$0PAs!HJv1 z=X6!z)xrK@6(?>IpVQTbQ!Yc?BtEBW3}45Io5bgIt>GK^8sG1|pXV*ZH<`bVbNwf? zZTJ@RH}D#scMRWV{-&@0bg}w3<^6Zv|Lx#gzW&oXem@fRU3}Zuf4a1=Jl!hGb>IJe zTKn*k9e4igjz3tYd@s2CK1VS9r~7>`zkHS{zuO`052l!x;>B+LY%jwZ|7m|P#mblC zjQ{fc9H;C2OJZKZ{4$(8J6&&hCG#2o<@Z-kHyB>U{0hJQoz8jx(X+z*B4?74cP_u$ z1DER?K0frDch}UcTn+WO{{Ev2k^D;IE##Lk>i%vW5BJZf zTk(`%zgvd=i(;O^(|-MK88SSJxBB(FWzg^(F6aM`dXv9f^7)>8``d9n|35wHU-Rfy zk^JbubDAGhfph<{#;+5naV|fm4e!Fq89-rqaIbD!b8%X>(~B?`5?~t@9H1X`lIEC+;aD} zYi`La9=#ap|6zR4E#DXZc^|=t-12Q7#fRPUZ6Cu&$iK+_E04tN`{@~+ymR@rVfd`8!{^tg;d3~7=kjaI@Ohl^-+lkmqTvhp9R6vZmkeKI zKI6ap{-tHZmvF{^>JO%$JR`h5aC#YEboJZ5;+8A*2UD#4D!xqoHFol%pBy5;WRm!< z@mRs5%O9fu^S+MD{r?=FpK&uOzYyu44OfTjpEJe&1^5et@|!rzmi{^8dsWJZzJ=3o zvi+YaHOg<}^qch0nKHw7@GagymKEpWU zzkI*>b@}*xn)_RlO)0m1jo^H5koG59{{1;(f>cevA4TPTXC5 zR|BsJ%ClXZA?_}|YlctYV;bLe!zXd#?&7;)_!K@tetd-WFExA`pTysZml!^SPvJM= z#fHz~(~NIVdXv99pAFw%IWvdP;F06spFJgff9K3RKAZ6G@6G!<9)DIiKJ%R{N$PNZ z`-1wRh%e&vd_KsJsO|-iKTQ87n|fXUE#V9J|M6wz?{1NtAE+tL|UKP~8j<5RuKdVcieCQkan(zO! z8vmGY;_JTu&uah0d<);;`o}|BIZrX)#y9bAU%_{9#(zFPA55|GyZE-x|FaeTB~P@4 z?WaviiHo%VY-QkFU-j{&P02IFMe_e_mEk4KXSVEL&Q=><%6#G?`F~dXkmZNib8D5E(Yx^72<^9`y`{+rDi)(*l;GExU z`>S!{;@aP2cnw~q?Qb@`7AG#Q{Vj&q;WfO!9=SgG#82e@30;0YUW-4+mzBRUZ@}x^ z{R_bhV%~_?Yx}eQCI9pONc)>`;^Nxh7kIe*W}LXV_V*j!f;VaVwg0F;ET6)Oi)%mQ zm`pKG<1MuBL2m`#il^{zT){JV8lS&{XL0WTlh1#j)A&F6tMd6?GhlcZPTX94bbO4}-;Hk@j=f2{=%93i7$TyAHx6i3O86@w{mGB=g5{?%z7Q zWcU>GCvfSfWy7bLKdIaAuHiE{dF!^{Rl{d-`ps>>YlhF^^qbp%uNyv(({HYSHVj|D z=ZGKAH){Vr#eM&WZa<4S<3I7sPepi`KTG(6i=XYw_@axS?JM|_i=XZED{*z7A3E3M zUJ_sa8ouJ=m-RKoeH|yR62EM*QGNqo^YP1;7`}-USBYQNAK%66-@-Q%dtbMQ_zi3M zf0ECSYW%iwzW?{}BhKVc(N*`z^?&spe2eY-j}!ZzU^^@DU3@#ScR=?I&L2or=F8LO zOlB+n z=Whq*0_WRq)N61#|7ZVso30<_L$AfFHGVBd`8u4qy7;9Gug8h2i(lIC2AsIM__Z3| zh;#n$;+HYJ3FrKOf$Mi!=}7V`w*Jk`=ltKrFK2iQ-sJaB=dATl;pCO`84y1 zi)(+k;jK9Jy7u=Np23NWYk#ldS-e%--)DFZ=ltKbzu)k7ob!Lz{sF@~@SOkr?SQrX zPP{$gen0mX&F|!G;qe7ANoM8!f8u}3g4TbVd_R@uS2y12<9AzFKJ*@(xJvwPBM+F0 zs6X^xoVZH-&XGq2-iH%ciQhS^d_T_lzvR!rl2LvD=loydH?U|p+f|nHe~I6K)xIHo zAaPaA!>+9SDN6o*WdAgbGyZdb&%P(}{U7xaobkW?T0EaWQ6I&J6MJv?XP(#GGK!Lq z%KKXy-!bNoaDN8JciDBr$C*E>_is!ZPP?*P|G(i!&g4%~$;-q2b9NGE{QuC?68m-= zefgMA;f(*IRXlGPKF$0|_W$J3ImguB8>xQ=m+$}iE4*0CM|~FO{Qq&jKj~b#`ood( zbNCG9--}lmK9A4x{Yt#!agID>DthXh<^2(j-vT~|lX2(BL+9^`_#!@!KOfirdFpt? zm+%Gr#kltGQ)eT-j4$G^#C7|6>T<+aa6bPp-ye0ZPnW+L@l~AhU%o%;oNnLyiX*;; zui$UMb^G2|8S!;|Rr6=t*MIeGk^I@f*ED~24By1pwSRXF-@+OHACDZrUj3Cw|7_!% z^v@Let@#u49em5JpR1fdMWyAD_1nd_-TLj@ZS~8KIysfh?)ddPS7vxI&inu5Uw$eo zJsqy!xf0^WGRePvPw4(5=B0Qs>-WWcan^4nTtAkXq>eqK-(ma6x!1(K9B2HO?c=iM zU#xruUgq*Uzks6B)yVo);^i*C_dQXq^+%n0$$R-<#o3&+Fr!*kVmWx{=b(5=h9 zJWeT}|D5wB&sDL1mh;23;kC?Xx$gW>;~y(uhu7%-Ib)Qs$7^-}oHe`wucLk4Jm(B= zWPUws~)@4#~|zP5Mb?JmBycj1ixvVXl*_a9H|4);IoGiAT)_OG{YyDEyFHW=|9 zybEXldh3?@JrVE4yK(lfw{EI`A>w^F=l`;Qy;b}7Y5x}Se!LfF|9We_e|{YC0lW`q z|9b11um9;+hyJl0ydP)(dh4qCuY~@JhZD(HEV}vfCwcA;{ysgyF8JvsPtFAM^Z!Vm z`#>VGC-J0C`PonZ(v9~|O`Q0~?O*%l@H%#~;m^H4ImgSt-2C<%fA`YcZ+h{G*2BN~ z(o}s<&xMw2QWyN(7oT|h^)J4u`^~@k(oTVn>pCyI{rc-KThg7B z;Lnwl=YJ_*(m$7!a@|fQmUr$GJig-omps4U{onmZ{v`jM{VUUx8-!{v@seY|zn3|F zdUAvIY&9QfJJ5XX@eAn-C)3T>v`SN?-mmajNnJSpy4PLUpFVK(nhUQ>9lCJsk!xO? zy0+#8T0vQ2-xnX{bxTCx!iCz{au)P8JjIuDEWVsiQU0@uy|eFe&-pgH!pV0aUf#FukCz8tRm>9xb;9sfdIK4z|5^0IzTT9&iK<44AFzV~y>`O$?7 zsS~d|8VQS!8+m;0r>>r>6T>`*$Fqs6zDp*^RFl~E&yQo@=ONo*cumAH{p&whCF}D5 zk6mMZ{64_F-nIL`+}cQ2T}U52?nfBuN0xE^DXyNY6NB#mu8jP->Mi>De_0OiTb?iR zJH{us$cr6UU-|&o8)E(XKS6QdUfTL*Y0HmjhwLMM8v0cUeg97C-=+Rvy0QHQbtmOp z>60UC{Qp-Id;Yp5czx01lZpC7a@Js0v@>FeJ5mK$z-gMY!38_#@K(Jv;r$Z~m)JZ1iZzlo=H$XWjR=Os!S zuB&4@skQOMdY>=hvHt>bxbRYW-JM+DJzp7r-IIQQ8fdjaT^!;{GC>zTtc?KLs9(->dWNp5yU*ip1}l|3~~@ zdg1>SzteB_@pJk2vvgy`oj;%0_l^Ha>^*nUzu1i5 zOL^UKcfOmiF=(HQ-x0jc9WU&=-`_jSTdERTHqKvSaR($$f9@=uxH;!Hf4%s8H56)(GXN<3sLdhA_( zJ9BY*2mXh+-(wW|W&BoLx1nfx?a#egjwxdNht)Qb^TdaS^u5qC0-H4=ZiS+QOj|-w38|BUuOO{bp2^(fqxbMrmnwV zhj{sK;NQ~qr=11mzllG@HXy)`<9y{ ze~LE#iQ^KP#NW*0cbv<=Wh&bEAn}t){B1mL#(m$(+_?V^{`>gjLT-xt&GSZXUPm`1@Dt zzZl*pNZI6t4|wO_G8O&De=$DGB;{}C@gX-p%Q!Am+&_TJ_|LgC<9MNe2&bG}CnAn6 zKC$}$iush2@lE2$6tDjd=6_t{LmUhIWBA`_e28O#e;mJ8<3k+P!}$CSejnqrUw7v} z7?kn(-5sv|_u`+?^=DmW`}o1jWqek@5C6Qbzs4u#pTWPV>#y;N`RDO3>-y79S-+UG zU0nF8u0QQ8@Gs-vVEZ0*R_I^FzllfN7hV5v;NQY$uTcJ*_ydg3k^O&c{l0}inAm$L zvVXxDpEW)Y;EezL4sw1f`ax30XY~j1hwwvrru|X>KK=-vy@Ef4KdSvhU%38>mVX5Q ziS`fu$P};tQT%7xKlEdP|0I#jG1Kk8=triYd~iH}nB4ypXa0|DH$S5s*Y6p(-T1EM z_@8fgE`f9Xp8HSpQ_=dA92ct><6OVz{?+^xclMC%6XpKb{1o?6yjTIOeEcNN z>S6p^@HFdB9N0&DKOBiq3g`WMaq98@yhwb~%;)`k`Fsca|3YuYdH-Ja>+JsvJ%i^o zKEy)u>))gGXYqE84{>CQdk*i=_%s>bj(2K&h$B`p>hYTrT!m8~!N>3iui&FN@89$Ln)xYSehi<`{-G~i|3vE_$0xOa=trh_`3ZbV z`-grk@JW1H`-grk@F{%8@1JvyUH#$yc^aQ}=T&n4B~#J&4$9~2wf!^r93I*K#(Wl^ z=e%duS6)zl4(GZp=T&n4B~#J&o*$`y9$&;?>#WchaPHr4`GYI?B2M4EBicWuiQ-`W zm++OuRZY(i%RhK1vj1JiSAF}5lUx3S&x)+y3ciM47bze0Rh;+lA9(u}d=2OQ`N3Kc!#p>V2cQyaW zQ>M7@@VOdh%J?XGTHw2QvF0Cn`twfNT&jGx;OS55`BzCa>fD z`)l7B@xPPLfB5)NHhEpS>wn1;U;e#`p#LeGysjc~Ra4};%Gz&4>MzGDi68k%9=r12 z-3|MnvdQbJ@MkzH^h&%M|K%%q70&qI@}4VrHO}}i%V$}>{;!7pPub*kjQ=cO*0a!S zna}vo@?|{>y^i?}+W+*m^#6CG_1EK#+W+JUQ`{TyChdRnq`({TX5at1iNwn{;rjl) zrU#&c{dM$W#>bEZ*+pBXKP79L~5Y$JG+Y0&izN@85IX z?&@b=GQ0!tO6*Pjz*)Y0Fn&=sd0jWhmrbFs{v?vWU3d@Y6(8W({So(?qSf~&$U1Fb zH{Ofih3oNg%zN-Yd;!;8; zKZp1+68ufAJvtO0{tHi0mCzwy}y8Izd1wM&SyZmu^R^U@OLjjLb0MEh2M&S&v?u6sx7kCmUp8UJ}dP2N{4 ztbZP7{HMGur_jl}>z44ZIVMc63eGxTx8j%2dKQ*n#u@*4pG)2kEA$nd@t^m( z-eVjKY3E%8~B#?KY3E%oA@^US4aQM+h=$=&iK#!@$%k#VR>45k?~*hm-Q_4O6D{EOa72& zgB!6PM|8AeJRWz$|f&z{~quANgg_1{BXpZ@Ro%8{4aUv@@w&Q zm|v7lUQF@+xz8P6{$=6#P1)o{#(%~)83&zz<-_6lCS@-&{>%8rIOzR#;rK?`GA&v&H7h_{-xze`?v5N{P|b#ZG0Dh z*%f>zk-Q#~_qB+VYk#c%UA$P^zvk*FiaKSJ*OzGfi4#-Y+2*b<)%Fvo0x!YKT>D*| z)Pwd@HhFz{LVmww-(%Za{%_^`wfy!?+2r*VY+qO5JBF9zm3RfdYj_1-<$iy~A%BX# z6s^A!XZ-)rEqTUUh`&r#u59vp#{UobeY4Dsdo{1&{QpDaLT-wC4bHgX;!mt4|6=vm z;`KiM(oalrufy4{P{AUvT9{1Z& z(U&5>|3ca1^)2}Qc(>Lc^=3SUui!m~x8RKbm+p2Zf8zD0@K(wa*+~4;cm{v} z6}%PC;&)!bGkDI&pMG-jkJX>W+cp056H`&lb9jfwpMEOvcDz&LPd^oS2i~Rer=Qfr z_;=#n#BYH3t*if~-XAUf)5W6)=l!L}b^E$M>fLxR&Tn2n&VI<%AN3x*&;7oS!vgQc z``LcTQ^rY|ioSSXqTKyUmfy!?z&rnzspyOEPSm)6iTCpu#2FtMM+f{$tc(2oT^ijQ;r!22_D9H(C5{w3`j z<1wM**P?oc@k=K0aUOhr?~;GdUgj2k@#S3Kl1Y4mhadmtI6Sp75joW_qhGsS%tpV#;i=K`O@7c_pvxxnXf#(#;Q z#JRv1n7`zHf6}4)bKHL;Em+2folA z@m;)Foqs!jLFklCwwHL9e~bUa!x1mWOWFUXd4I?sqZEDa+uRqY%cpFzy-edvEG535 zyN2ttc`wDwHNNX^Zrsc83XL!Qz!dj#yi(&!KNNTcUPXN6{895Gw){%Gn)^aN>&oWK z|DyXJ@uO_Ay@uZ>_S=s0&)&rOt4w0mJQ)AEZ$$1dk*Vmj<($9Dq-ERd@I(0b-Q2j> zQobI~;tv^KhZ8M1ejv^+ezE%NncwK+Cvj$q*WZ9Q`S?kk3%n6;_VJTA7kCq{*Z(Dt z)l1yJq*m8YE;#A-{=6Cq~kvuE#cD$4P`EzG^_mPzLcktl+ zUp_y1(dSUn-|upLRwnUI9^KT>^)=3O-T7#Cc^QFvdQ)--G3Id{_H>RyFRl2oW!~QFZn?(xbic}NPbK) zf5ztrdF1jV=F|8r{r5Uowy^vRKBxUNVAMa0&%5%noWk;R_yX=fQ&H&i_#%GEl`ZrI zd`Xu->t0h7TmMCT+2;p&R9JoqXZ)A^Add=tnfa@lALN4MN38x8d` zrRL9);T3q5=FhU>m3X!054j@w6I*{`c&SG7hdg77do^CG`Lkwt4PK}Dvu=1TUa$E> zo-t8>m_L+FUTWa_J#pY3a_66XUzk6XOz|mnGC%A4NBXg#de!w68A63jdmWL?)XQJb(~NBF4ym667S&AMf-k%@+mjBDCV7bH_jaa z94E;X_b$9g+fQ31KV#*)@m_5|aVjX^gZF9siBp01;{DqGoZ)@=0PX)Y-RE=5Aqn+{nIY(YaKDeFPu#*C(zYFnkmr_tz(`*Y?GhKZZ}}`KRtbVm^*f>iOr2QU3%!rRSfz|A>{J z#HY1?=}YO~m`~v|+P^(U{nPlY_AhzB6fZx6&uRbm3ICkW;`4t0Bl{`!;P{5J$x91< z|H6LA`Q4w3>|f^bMe_dy`LX2vV-JMa?{9?X@Gv96h z#6sc|^JSd4%KaG+sGh_HFzOL~hj!g0LYdH7+x$CE$fd|*`D4V>r$@*8Y z{#)u}k@j!kTln+wZNoS5ZCu`;-Z6X&XTEDcZFTLB*1wJKYWs;3Q_;twzLQAaz)ZP* zEO9Duwz(UMwf$>_PTAxQCBFRH>-Tb<-znAO$gxy~!`mw-=ng9RObp~*~ zR`vaVuzPoIMvFGKXwsrZf64eSwrJ6!Ns5Y!iW3+8#YE#OD&EVzm+R#!D%Xq3CR_B6 z{;{M)qoSguWJQY>D_U$)p|K=I#m2u_u|x8FR56zR&(9@i)Z35zSw-%1hJyg{`@ERQI13l%JCBKVxgI)%?#q zK}z1o@AK?O;p6xZKQm8=Iexu%0?z(3^Msg>!zWcgv=aS-`X}I1svkO2LOuzfR{hX9 z;#2S$)eoI1q5U+R{4e^6&JmyC_?+%PZ{~Pzev7TScHZfSR#NglUgGID2VbE5($7`D zkNwKiZ=U0ePCsd=<|6-|9D$!Pnrd|7HIkt)$5LQ~lOCuIqnUi^=-zV>hPjGi=SZTZ!Gjm)|X~ z@c1TN_y4KK^3mr!zLl8kbpM}v9RGsHx8Zvjf8WgK=RNNF9{6~=e~+!Xj{MKNU3N;| zfxk<*+x@*QGJnU`T$c~Odpgy&$MfOj|NERa@<(|${y^R@ zul5CS*8lf;_Xh>M5KjKT?_bjT16~9#(fA-1Bt8OO3@_FAAdV;@mo}DZe5_>fQh2$> z2XRCR?aSa5#0TpqS!XGKajt#k@Jic$(aG`~ew4f>$1C7fw*8`0%q!vKf7&lP#k`8+ zHLm^WWZNIqPt09c>)J0mQSt&_1Fv)K7o8$r3&*!IK8sEfuj6eH)zpfAPP>NyOVZ&i((laSknV{#WMo>40}7r>uNq2Pb)L(+R5y z)u$6q{$Kg-F1!m){$E+$g?GbyRUfnveS-RX;C-r3i>)K%z3_h32OTLP?}L+wnP)9o0VV9|Ig8;{CrLw#@NYdF>yB55v9vhc=%N!AIa<+QohtKC11ft+xHX z{Rn&v{xjZn(PQh#3+f+*k0;3i@AIvIkHIIBYs(r zYkc%(*w4WiG(LzUN@zb1U)1>M&)^Gi-rsBU>skh1gfDCRHGc=!w*+6&_G|tQ_%eJ| z+dq?0{|cP*%K8JH;`Xm{d|lg*PL!~HYw!(iKRQKx9lojUN2iEyz_;A^DdTL!H{sj7 zvhS~WFUv#*-%3ndV&8vnq1qSa;%6I9{-2XLT~hncC9F1Gd|_+a*#DRJf1{g}yz6|v z2hRGR@mF+~67qfU0@V+#Z2b84`Ec@@9e>d|vM+#>*JS-HI!C+^Uab0|bHr(Bn|%Jy z{8r*D;>B=2|Njf`^IO{Ys$Ba^;AM%`2Q92UYo^n3ycAvzM;~;Ic^Stm;OK*nF)!zM zrPBu;tv*5h74RyjkLXCr3wR~G+UX-YM!X7M>*3^o@|)zr*uDWy{wKdl9*lV- zyxHbA$%8R(g15N(xsI4O!&_bbTu01X;BBsct|R8HaMu4TzpyOk=+?&i|Jl4^0UMdCA9D1IQ#!2 zoO}OFj&pyvjt{-?ew&{qk4wqhe^#2Gu{CW2Ha|-qk9j|Q(B@~!<1rtAV`tk>TV?zR z>K}w-M}D?>oC-od1Rt^a+2-+x55q?j$AM|=c6=JK=Tapk%EjIC+o^Z$4J9Q#S- zd1-#e*0fC|Zu}_C;N$Q~xQriV8GM4{Q*aqS$}{*R$EQ^vw6Oa4=bwVlXnYVyl)U{u zpN7wBd~|2<8Tg#WM^6Tyh3ox)G7eM1`sd&aiEICO2A_v7!lnH?`uf+m!0{!xv_DJV zMUF3P`)O;`{w4T|wjZ4+;q@)USGD~!8C?3snzkRED53o-T-N`e!2g>Wd=0)~^Rwjf z*nS

c+(bm0?NPNcj_j1m)FFklsdg6&sE8;$zkFAYXyBuvC zN((c;OKY7&IlsDBf0svmlr%9=`za#y?dZl9>}CC*K|VGGvrQV5qaoP4GxlG+;L$oE zKmPI_FhJA~^Z4Dz8|xSWA_?1ROcG$=>BH+7#=E7t+7KcyUF(4c;}08w9j zH`Zwq(M32_fh+PrgB}>dNbwr)$^5NSLEZ#X!P-T73I|@ z7fBIAyyl8qkyj7DLCSQ9;=z5nVj`H&q(M32J*NAfU%8KIy`Ox>ra|$b?<^+Q#5(O{ zccE;r%WfPH*}Vtx7zFc~G$==WZ(!-RmHU|1KU40Ub;Tp&j{+iI8dr+RudO}bh}W0I zEzhfMTEo;Cnact@Z=Rs8#~_%`q(M3A2&JW0g{>^5`T1ppF=CM2zaoms!?8{~*&hKU!<|eLvC-l2;NH_>@|?Bj8}a&@ zxaE1-{{c%UYl^C$-bOqI?lWmnjt1a$W97Nelo6C;j2MW=l#NI$CjW_b+R5(mvR%z? zB^e_tnT1mcqIg~yB*Xpt_BGbd5zP>PM8`}HOp?K_oeUE)mtd$1ki1(!Ie|u&9n9@Kw z#->63GPkNP5PshpovmXJrB42r`nM6qaz zb=t}9WwKq>Ze>8q?f~L32<9_sP>xOtr7yK-&d(K;8(lpf6@TK0h}S-dVlvm-^No1@ zLfo>v8v46C>N>l7>e||pb5y(zL_7w;d?pRb(V6giurhy7`6lIvmqB)qL==<#Vx4xf zd$Vk>%WfPJ**yjs@VZmvGigwceh^B_=2YhIDQA+`RV^L`e-sk&`WB*?9A)kKM!bF_ zZh2n%hia`IJ(Ukw#p_hWV-U<|(x4n&3a@7>>-&^TDaRNw$nLp_Vsdh<(@u8plkIib zO-6|9UW9lIg857ul%uOc>A5~bZ}8g46vUfLic;*r+Gffd}H(1gXFu$Jn~xi#{=y5Gs^sQ#b&N$PqZ z1jSrwP>%jLl$IY8+htvwO4%uo`ct>!6?X&gJ4qv|n_uzTit_Y{#zTsT^f2_lk9jq8 zasS6`KXaM?;8A==BJR8Ssx&A^t3&DFy(;5z>h82doD8zJ6GAN1eu{|n806zs?8W18 z>Ui?qXY)~MP>x>5-mfy_v4wJj3*)iCKRX_$?m>BCAp0pI(qBY|75H>F`BEkS8xZ$7 z$Va6?dH4pQw4yoV{~Yod3kLb$fhY#FpCTeX9T`)_UgG}@^4;e!RX&mi<>9s1yC>uS zzT|DIZ@k!p*US(|f)G2A^#44{D+bt45s~gkz8LdqYS%w`=xRuQ3@-l{A?|aSDj!LM z@^Idla>&UU|GCFfd<^n`8KM}_eu{|nb4YUkpS73x&%I{sbC@b0{ob=Ye9KTebV$bk zbI5Bc^nbR!_}1TSi_fs(IR~aE*D5N$GK3NLF(+Nj^X}pQ zcdnzSo&k4{eVD3PlLqDCe9z&~(<=8fQ-4Yx{bZ2e7a;13@5VaqG#|AgP1XEPXCsvh zQ!hol55iQ%oHQs8|9mJN_NmJK%+#C7E8hQGe`MmBoRH#m6{0@5$lCLbc+C{IBClkH zjmwG`_quTmg83ZZ{}1OqDuTYJ7yJeDGTMPB@#q42%asZUTh zzW+C$NrUomeqV6-#hG}lrW|9$AiIA>6qAQzop!Q&kZf1An~%posOvEZ<}+zf9zH#k zj@Z5uk2aK3i}(L&JQ9C0@py&uiV5>Yiiq@UNPm%6eDR?EVGU9&gsJkCG$;?B2cIi5 z^A+o};$$EWZQN^GENDMP6w34VNB>+Ed+~hLHk5q#Imkz)L3#M1P&#sK#aU)pwnzxPF$O6-*e<>AYS)3xz^hWwm>&=+mnWLU}1)8*?r z{7goq>`X$u4=lz?o1H^K=_`9w?q}M%C|A7yxA^DdXMG@E-0Lb@U?tsQZngT{i=#%m?K?xoExC zGigvB&hHPt+FH4uY+FIO;{AUTkBUD&B*lw+U5iQK{(tVz#I3-qUf;m33`gU2AoV>4 zK|Z&UHeRQ}>%L4pxW`kx46=J9qL}O#>$FomZa{uk-EJ-(-0QXtcwO_^?|sX|&km)d zW@O@VCgqCv|4BS5{#4@eEy^nn14QHFRK#Nt+T=57P#%6Uyq>Jw z|F_*p9`Q0L9-PY-lfwP~+Hn5syJ=lh33NxoP2JLwKPFCL|?_d#e=%t?dt@LNLZYX@e= z=L_T&pGPG9QHf_|d_F~a^$BZg3h{bQ+zPxprZseCJ4EB;e-V#CXp_&RL3#My@Om{f zKHnveF=|jeSo167ur8UU5`O%!)K*Ic{uN9{rU!#>#g=- zlp|gS;$dqpF=^i*)@g^`dDNZzW>vdMG~DhMwC6Dh^0}QfC=cg7tzSQ(a=q35C(6CB zj(DX0`0&v61@|?fjhM85(%SQlcx^0h1zru)x|;k$QvYg-;z3h!41#=C8kC2>7)r-% z5+X|t31Qj^*dbm9*&UB?9nwB3)@diZpOEc!+Vz;o?(T@kz`l#5G$;@MH+IjA?M@8k zPwTrAXRmd$oSrdRk22pED9>ZfR&3fQTD!i%kM?%>4H?_q)`&_x`VqxoGV(=Fi^mAQ zuW;NBVX#%)3;p6y`{I9=E?cq7*!~sUZF}f~0}ffTow{l7rArQ29E}_q>Be)rXq$`z zXFZyV*8%)4VZX&YTE!i$RXuMk&-(%*uJM{`IpWFO)IM=6?{eaMaw|jl=v4?Y`Y7jA zE%ytXZovDO-r^sGa1CEW+aD?vC)POYGi(tHOJlP7CT_r+qIicyIs zP0GY6z2#S&xSnaBT!@qGe-)vx1S>-tlt)CNbizilebxUua=_@(qnnT!Z5IFR_YB*Q zw0gE#vzqUlzM=niSYOxOgi3b4g~aQ*wM80~M{J9o!!mYGq1*~=2(caO&u;p2DtYu@ z3iapdNPEW4nWWu^(5|*fgYt;c*m*2t=lkS+9UEf`cKEz~UN?EPn?iOTLB5%>b1`Z6 zA+)P4(x5zo`|WS-nz8c}@=h5&dR)<;Md*L%lG;(6&%=KFxqEEQ<97{t?n`J_o21R& zUfBCy{GJc$cQ9_-zmKt|#^xk`xqf22C$RUkyxM)l!97bC?Vt3OGSy$VA?{PqZ)21O z)jRgQLuqS1#dqSeMnX8pJE@p?yZYeQ^Q_I``FPu8Z=pge;6 z<`Wl&T1!Qg;d-L|`m8-VFc~Lm=P~3qEA3@TgYt+uv~y?NFA;HCNV#8U+i9${qd0z^ zeo!CL?O6;RvaGwIzF+VAjllNX zX&ZGnbUO`8ZKv{T_Z7ssdtK6?Jc9eflP(P#T1xG{j{K?8D2=4;))(5%jf2(Jf^Don z-i*hAG}!O>1ns&nWM3vCl3i9u@v?@K1I3bd<4agCH6DpDvIP+)_%tjYr!`w zLzs9$*l;t($OLRoco?|@xt8zJvetaqF#q4tc#JK{{}K4*F*hHT2IUcaK7I06Lye{6 z|K}+8IwLvh)inO;_)hyZ=YM1^*v9O?%Y2!rWPdE;F*h4ZgYt;)VE=zB{ok=Gy)kGMLNPT4x1kKo&}KQcM_vYicr zc>GsBf)I=3yzbbW^6rbxK}yFcopM)ZemaT%xX&H%d9`u3>^#?Te9Fl=kWSk9&W@S* zoK3lzy!JVsbSm?M-h;DNd_u=}@R2pUV@1*&`yr%H;~Mhictu)i@6IT1&b+7hY}k7N zX0Ye{)o;2#bZC5>j>NI+AXZ9)@`#&4={x6S;&?fE3$t---X)ErzK{Ah^1qCnmSN3! z7&!%95(C-01c_tZp_r03d%wcoyJ@`3n{G+o{?+2G-vZ?0otqCXtk}2r6g_YANB5Ey zoy(UVxP0k~BPR13OZ|9>a^iCx;y#BC`A8a+M{pl_`er)QK!pA#&DlO&gUt=|F zld(T}o%UJx;~2ON(x5!zaqRbI>_1Mq%duajrJVgctiEmhy>aG$)3OEpRH?OVx@E}k zKOpX_UF#?f$|JbnJN>N8b~4wgvioeu?@IxL8eXG%x<1^?tQjW-7?uvxxf^ zI^+v!P#*Dj>^)HV{cy)?_(8#C;1L_@Xo@ zk9Z}N&e%A9zazY-?Lyu?*v+(%v-eM{XB&&_OJ+~KvBZ9{tJq?1+Q(?eeGBqMX;2>V z7WNwB-}Oi6H>2F+aer1?u);aJ%nJ!Jb~OsqT5DF)UL);Y6$bs~UG{I1p1}Tm_RNvf zz8VI-u{|;oX+|DRTKs_a@_QKeJhtYW(x5zYL;PNu@p}~IUc>L42hJnw_cYG`1a=<1 zXz^}1V9A2z70=@mvcD7Ju@2L)p)@Fu+ywhK$G>}w(7%LihW#on^UE(;$Ghfag*8&ML_A;{zxw1D4ai6?R(x5!@v)DTz zV~=%xTAlls%(OXstZNA}_PAJHvE)l#OAcP5HA43GM%L3}<&k_YeC8z?d;60& zP5xzC(7eQXFpc{SNeabdfV@34>U!<>(L9)zcK^OXp8FK0sZG+LJaW%aI;%Eg?+o(x_jo2P`tvhGuuCLc(H^2j#qJRQ#iiqFN!5&nLaG0A@A9I zem}Kl>+dwampXsT*k1gCq4w@hFC_o2MBFEDn=~koYHjd_2GvzwOPKO*j->(e=oaFBX_vnY@A0PL0O$I*hxX0 zM=FkY=j{^birv4H?>>6lq(OP)3haJ6wOiivUCKS^c9S^g&YQobR=JPny5S|=-*wHZ zpV8dR+ozh^J9}np98Z6ncHB2xGvZq1k&lMb@Zj?WD9ew!ty1Ma_8P>mR z9uFJn3C{+sCDUH7*sUB5#e?~W`Ewk;%gmRgxV;EgZ?M;kM|h=5eAM~(4T9DC55Mm{ zc**iZmn9YMl|D^@`_3zG&%UQOTAG~uzdv|O1 z&aKN99dO9vB|9(T2TuKqzBF#9eRrQYVV7}7srfbhzvEM14>j|+Kkxe-G9GC_J`-w| zJQiy9j_2pKNPSR>D1^?fi5Y9PFzprk*{{DoyJM)`K<7v2&Iqx$_%mn47``fmjdJnZ zCdtb0JNGPw_Z_eC9xvm=^`kfoox^?4cKCgCqvd}QJ)DJ2_vN@Dgl#5=;eQE(H(c`o zWoo_NwD-JBe#E%+TRn=bw$LU_Qgpsogeb}cmwCN2tAwx` z-^=8;RrplSgE7X3dD~(%o0<{Fv>(r&p;J1?h?A1|uvT@#NiaTVJD+=se3-k|MioA5 zV&^Dqe11gxiV@csI=}Af3xof4RjB>+m7#XGqeE@WyinVFcc@*)^~;A1?ANZq?v`(c zjW#+q)ExDL5PDt;wWt0k)bLqf&9ZHf-9yddG9!`Ss`Iqq-HM+>>2``i1R^!u=7BN11(!OH! z2hhpEN$!PnuTc*v-dV7B+sCZ*yB$pJ_@Gu z!%-(E{=bVJPJ;ZOKHB~NW5$2u1E;l7&HuyFV#eq1v@iKL>WKC?=NL|c>HKiiU*&)1 zx?}oAo{`^TuiV$>*Bz}@uRErHG+!f0O`peghpsbj|3ALY7&B({F5{0N_swL5;yZR^N%P79N9l!-W| zeT_9?x^#{mTEm8RUQX{s4=2I+Fw9x^cld6RPn(y?Z>#XBth1vvE~oQsz@(X)5yyQ9 zoP_DpId(Xkbv8LK)sNFF(@j!_z3f$@TJ5}?zKjwQ-P=a&@kc%irt`xcczo*qAA}xG zg8Bb*^MA+eb&v5mz{}*fRs3I*KQE`xqkYNV)Qs4ljlfATogePV$L9I-@(9n!Z?RYI zyTQ-P!>gZ{EAusyRM)j1z(X{~p)-%aEtJ=I=(X2w~vJ#Nvmz zkBHq55c*D-&Tqy)yTA^|elM99u0pR^OTJ=x+I;?%;=FK4nwLA6e(MJ?FYG$e;${8L zxDsb!`VW22cBhS!dEs{Sa29MF{@TXjPM^x2ht!*XiVf--@ti8z0)A4ky8Mez+4q z2k`Usf6>E9Fg~nx%u_pERpj%Gm&tFd@Oh)Pp|!uYr+57r=Ya{xOHAS2R)A`}f zgLJ>NZ3wfmKP}D|pDs)gpPgsI$BX)TyRatI99Rl9hjI;n*mI#~WnZW{VIb6;T;)1G zsrNzc)A{{}@MFDR8&%>`88>#{*0nwU(^p+Xs2#bV)9DMrbbh$=Ks;``c0^C?1dGdP zkIVUme(EBIYoiLEHCk94THm@@-_%!KBhW?cX#l*DH_dN>Kj=TPT!N|8^Wm&tFd@##&ASbrTu z`-;&lJ0ENf?)qg2-MwM(?azk6cTDG=_S7)=SK|9&BZ3G1DJFtA#Tfm)Bp%12Cnkc$ z;{=b#3&nV>v?7H~wRkk7Wh@@2)BXUWbvt5D`{E>+&JRcPwN{(=y3RxoC&BofV|>Om z6#1OyW%Aouw z<4+ep3a0bJG5jpq{l6PMoCNd#9rJ%Ik5hPwXg`jwZ-Z>#x#SX#vT<67!Ueu+9_ z|11J0!E}B&cAEUp+*fw7maYx#l?OJm=jyLEOzY_Bn%3rzw5@3Nxop=HYuA>hyY2m7 z$BrL2b~jzenm>QT4`L{E-5bi=__&=kFKpuReFMFGmOSj`*zVC(xQ^`lSDKeQ=pOw3 zuOr8g8&}~=|8~Jy=z78TZ1X@4;C2~-h#37iDe`QaXqBz$&44=2I+j5R)cZdK&7y_d;vtMJkP0;=;;#z(PH zj7Fi0*wel^38wSIJwF?2JU)A&hm&A@x}497BA-3HOnzI1Pvv^a?!PTIiqQmWM(jHf zI0>fn!#$76+<$AFcTe$*{8siVqpsTg)!j#3Nh3ug_W0Ai7stSKez@n&@%+_2fF4eQ z`TuqEf6~TT|HWsXm&tFd_+PmH?q;Z%Xb49fAA!J0V9if3iPs9`=CAIhNmh1`z4E}Z ze*bOXzgX+@xbB0p-l)V&x;?ShofNQ;wQ$hVMLMN`CcZ!6~7;* zD(^4-aHy-dsc|%XYQOR6Pgll{owwIhW%66``$ejX`2CJ5#IXCPREyYSPaFl)`C&tQ62IT0hofNp9&~<}7x`6v z{x5#N^~!AX@f%Y;et)5gVt6|hBKFu5N5OP{*l=wUzn9U&Q80e5Iltc*`Tfz$4&AT@;_Y{qta* zpFLiruq8e{8x(ZKejHo1AA4AbyVaL(Qay6J;wqTV4;%N0`>}_$PFw}!$!R5?GYb9K zvzeF4Z^d)-RF#|u>+MI@GWBK8rc{gAV^6UWOy`G!O5#_K9*%o?Ojq~_TRB+U?@+q#dz8AuIXYrfEF&qWc`C(Ig62JY>!%^52zh-P>hfRBjkEHiM z7Qe-&FKonb?^I{}-fK-gS+jcMZ+v=n$rm!(Hhy2FielJDwTM0O=z*hPIzMbWF#aAx z&nf8PC|LYX^Y}edJU)Q4xHh}d6(z)>)r zA2#!d)aQ@O(8Ey}^<*e->v7_vNPiC817B-{c1Atp<=D2Yim$VJen~!U23qhLBe zY~3x1|KHHVQ80clIKOj?@q5~e6gJ}bY^rm9y*>KQyHJ(i8&n~NJx@{~Vvjv>6inxb ztv^cmy@ei*g7JIL_)Q5#ey@6&{8s$_ld8Ob>sq@SoM1J6Gd7`$V)zo(BKFu5N5OP{ z$m@Fj{(Huz=;0`c-;7T`8a1^w@%>0raPTe!Jz8JsJrY~&7Z)~cI{miUaQY5g9`C)^D_CZ{Od?n=HELF&Fee=XRr>>P#-i?En<(o8E_O#=Z9_M;`3|9 z-ss~FHGca!zcY&b2E1Z^D}D=8mGf&^KR?!C>w`H|i#W!fI0`eQbF`h8@H-Mc90lWd zwDbE3h0li!Npp{dIGHLjoE$y8Acmr*TZk3De|Oy`HZQp4A;8K4m8Ue)=1#_`QN2j)L*~ zkMWz)jkZ90l>~ z-NN~0pW|r#=^f%_@>}@zej-)ret^&P2H$=jpKYd+L ziu@*enfzA#c28Bt@AblS%*ySbT|e}8QiT}yj-^_}9(&>_n9dJ7kB#rYdg%*s6pY`o z&aZfV-Mg;!zqi9Hvo(I)pVY1A`c?NPy^3Ko6(aUuMc^oy&JX#j^Pt@G_};mmk>An@ z7X8e17%z zhVqW*SbG=!AZ%>+v%U1M#awakOKn~F{rG;h_jGSVIW`{7vhi@?b(!(1dcCKlbu$MV zuis76RmW?IKC_lJUMPMEvI;o?b;KTf;wYHT4==nm8LyY3hofNpu5fT z#qZ)&6`$`7$s;PRXDTNwVtK@q5=^31_;h z{D_^!uuPGNW9%s=!c6HLm){d#AI)TKoe4+5_?=<=uE>6W+xU(0GWo6eZIi0}d~2v{ zYppjO{MMcih}}$LIFnPw_%(10N5OP{c*W?#`8IPG&&Y3Sq`df2vup2h^K&hGp3U4n zUn5D)yz~8^XSkxfH#8m5jGMZLYtR^DM`= zGtJ8#%>2sx{@%{GT}SVduCq4BYuv$Q=2X7_dP@j%`7Co(W%|t7|3DKFHhB&-lb8vz zALDvx*g7ziz$#{fo*ONkV29T~k$G;UdNU6*ePN?KW={_BW8t8$$R(qDg#KbM$!D*4v=@MCd!K6c z{8s#an5trayNr!BY5eweh4B+N#qezSujC$y-!9(CL$H7F1HKm@=N{=^?vYLmwc{(7 z4{7@!_(22@)@Q{?5T_V7Tts}5?-|_n9dJx5iw|p!OU#1*(w00?$uc40IuDA-O^TQke7RPZGYpb{l z#?#mT8`l(g&RW;{KdZR@_jIl|j@x1nTeGy*N9?hu*a)Wc!&QTmII?DmqhS1YvVLB* zsK{?!>;J66`k#)&`1=u=IO;r^wFg2BXDPf9d+dp$U^+isbwCooN$BHs)%bB~!8lxX zT#;WoyL$t^rJrY2E&$?jxZck+YU`1=u2WgJ@k7E?trY^GYo9(&>_n9dJZtxn>1DEfH77{4Qp-%Yhe zegj@HzZJiQsVdJe{{F!Z1%4+`MKPRX>wxv?+!Z0r+b`5Cd@}t{GF9crm%g9DJX~4E zY#p2RE2=1lmryNYk3De|Oy`F;y_)pzUFhK`7{7ar-_4s8`Q2tk3LEjeBh?wdcRE`e z$GNK7{mrb$siGLJqD;gdd*UdV&JSjm_16pY_X&hMxqzlXg{ek*>DrmB=5 z<5j52?;WZrhWGh(+MRr1@SjKWUA|$Vwt2HqyZ=L>_Pd+&y}ps&#)rC%;DNu2kswYn zZazMV&wJ>Jk)Zg@-oWGYQZYVnc$xfG@p&s%rSX~Is%r6>J%lRi!&fL1xjk_dOy`F; z^ZFjUPMZA*^l%i6-{!{emi_|2*_(Ko{1$$*H%(P3zg=BbmES1r(TB4)qD;gddy0u* zIzPN+--O>b=;0_BzwMph14Vw36)9}QZ$zp~`Hgl}RelqxLJVhbL79j>_QX*zogd!v zM8a=(^l%i6-z4Mr%k1+$&A+qbbIwa9Tk(rK6IIG@jOSP7$2vTl7|z~_G7)?1iKAdT zKm6sCgkJ}GI10wE%lTbXj9-hF$#2DPN~%ivjdfL3egjld4C^TqvB#b`3a0bJU*44P zTZkTxg7Mqi_}!X)kBh}`o|nmQ#jh__rTpS&Emirkmd{oUd#M(&$DTL}rt`yFcTD&l ziXM)F@jKG_onDOJL0%@m6~E=F%K0_4@)dMLRer2pvj>p6~E(CRmyLDxet6ra3BU8u!%;AP z7dpQ~i~P>=GWo6eos+6ke(M{5S5rkXJdJ7*d+dp$U^+j%?Q03YYtX|{Fn-*xa(#YV z@%nf6y4L^MS9)c(DZllMKi$L5RtztpLd5=e2pk2|`QdG=;b+g)n0NJlxY;*(Mt(b# z=ZE_YHoI@=J>Y9UKb(C>zDAOo{mlD*emH)Yv18KTqs+b^j>J-!eO)N;>~<#qZxq!uh?` zFuS3lqen{S0ecvuc0C=!oGqyG48py-_|4gh&H>8xaUpf7A>zyIF{K6)pipmyd& z&hKZ$&y;M|@LcQnPlnoIqeJbPr-j;IFAKGAO`xwX4&}Yy;5}W_kVPTPKPIX1!S0ji zR*KV{&8xLdoaTHw&9HI(Rzqj&`r@<`aiK5gux4AFBGUAgU^+j1V3pz&p=0hoWcL;Kqe1EhYvoH#P0y~ za1@N+LB{W)?Th^zuc=-#*@_=0PYmPtX7jYRMkiP`en(S9F&v;$#2$Nd;3$~R4{%?vnfzA#E>2Yzzqi}#x~Hy( zA8Ulg@LZ}z9Ai%$g*nnW{xFd6yB9qi1>^UC^SiRh?>aA&--_Q2sml1h-aMnDp{I2k z|FolO{QgW8#qesM-+%Rb82r*esQpxPsGay#-nUpAYWa#^?E!yFoBi+(B6#4hVkC%D zj6Yl-KhK!+Go~O-u75&q$G=6V5zqRI%m%L1VD}Jj}m5(otf4`uv)_-$1qKf+Pd8$S1 zu_um#>HP5FUE=XIcQAT53gS0+6X*BM!uXoIftSf|;WxJ?RaM6SdiZUDJ;m@Hszq*3 z90k+);ltle_-#cQI10uua(;g<@>|#XKljsCSDXC!*Y8f(zD}CU+NBuI9YTeOy@Z$u zrt`yxpNq%e+|lUaC>XzS#_y5ciu~5K{?FafE3?gyzxa2th4D9+wQDXhoI8pN5qs>3 zqhLBee55|%*N7gDg7Ir{eshZaCV83sR{gtIs;Z2?v8JmUKh`db;Y5l=9Ai%$g}Kr> z9$A$1?=19i6pY_I=XZUPUzeB3Z^f@CRaM5{dib$+Sq$5#7IBO{aTNGp@(CWfE#Y?n zdN>Nk?;zv%=%z(}dwZGuR{Zu&Rr&F!&x5LrKi00fis1m&BKFu5N5OP{_~@sS{#}V4 zj)L(!*7+?h@;lPY6Mm;K&EdS$ki@wbcVs>bgU>?wvPP$XiHJ#iFF=ZBB}chbL?qKBhk{H}0* z+52^^A9L5W{?EPGE3>VPzxD82MO%vDxm1YQV^16f)A`|}s}p`Vqlcql{GKv?k4-AZ zZ(ZyE+#9?y+x+;`=V@z?KiwnpKe@x)tEmvNe*}S}U^+j1Y%=|ueV#CPo!|dkx`o+& zL;u%n?dJ(|@AU?Y+qwUE-_H{!jN{F(N2%cm?tFGXmskpO`QG2yAv!9R_*$)9N6#g$ z=Bxbujq(g{EsLKg%;mFnwINtPa9_@K_FLb|^n>d0e~7C<=UL(N|F^q&@r+Mu^ut=$ z+4E>+{@qlgKa4;2#8EJvAHH>3JWlvOvq2mM@tenbD1O=B4H>`qp599)Tk(50NhIf4 zh2Qh}agr3&=dbfdQI%&3bGc{cd4PQ?$Q@3}M#zHcz^9DgzlUR@Vzx7sbK^&##f z_j@j}62vLSTWgXyZ9^GiC0LwTmxFR~(q4RM+`BGvi%RJdN;U?}-&S?3$Y zCn6lrW6f4S&cmMiMlhWpzP(>OU(VYdJsbt&$GR+j+4t0|ALotpGWo6eO-NP7@144a zqj&i8q3RG|;&aouD5uqTd!>HP5Rlj8fic^&BCC>TG6u=xF}7{3-Tli!NplvI_E zUwpl@YaxCER8b7M?lFGYn+He1bbk2u8%g{YqKBhk{Ps3}?|i(-Po1(B#IG;adi=UO z*Bd|9L5pE8)gq3uHxG`&Jn0~w8Q1oyVjNg&Y@311jgS3V|k_j=_AL^l2&r;1{@ifR#i?1`gbIzN2(#bo?Fi5`xE@%yv!dvBv6zlXg{ zek*>DrYht2W=~h^CsV^16f)A`|hAB&&2&3g$w90lX|iu2>& zYoyPMZ2Ud%W%66`dm&XBzqgxPo2QL7T{V95$(g4ZKFdMG9(&>_n9dL1+b3S%=5K%= zj)M5j-^lr`D)M{B%jCD>_g<><{%!54>#65Q3U6HCSs30 z#Y8ZjAFko69yb5Y-yS_21>?7q^V_iyzxk}0YeW3DN!9uI+4Huwaa*Hd8HPk3De| zOy`Gdo{gX9&)*w890lXIpZJwR_IZuPZ@`KaHsZH1)#b-u{Qa!YsUy|0U;oWNoGOap z9260I?1`gbIy)+bXy>j9=*^MSiTAYeW3bOV#=Q-4%X(|8DS5@-zK= zEmai5Gf_wEu_um#>FlUf8j_s9*P(}_VEk4&zio^BuJ$tdt@vG&s*K;;jZMAld4G@Y zA?II!Tt>BsJ@&*=Fr6KhN@J4q_a5|c6pY`a&hN+~Ki15(A%1tIYUB4N{CZ}0HleMy zzUkg^zGC=G3PkMhL*OWw&W=i@Z^Y~G{D;uPQ5f|z-*X@T`T0rz!`IrNoyu=_O56S< zzK@^(AM$BKF#p~%|F->A#y{1Y|Fjh;Y~HOb|-ylB^H7DGbn)qN3B6#5Md}1VslcTgP zKP|TPuTOenBq%<8H5Q-kwpM&r^M82W?5eNp>aVjEBl3K;DU6Eyh5p!%e+S_04W^7| zdwZLBdq>co`n!*`YzUv7;(OIUCjLHc-w^U?Lohz9mCV=M>Hi#AebQ<};N4^~O56Q4 zvHxlEX+yC3TUq_>^?q@yPr8pbgwG~KLuvcAr2h8g(}rO6ck=rB9z^o_ppBRJyi9(} zc=4?I{BSIl>uZwszvOv*9S+zbaqtQaY(}NMD%bJjNd8FFMEAy{Eqc9 z`K|aJpQ^I)(-ZNk@jI6)is8`|h}dIK90k+aQEA8H6MpBRhofNpZgqbDEcWkNUM9a4 zzjIPmHh$~kH|k-kD2As|En z!~3o*REd*)zklD)!zYfNxLf-B+`gOOPb`JL3t_dnj!MnniPzCS;%dIiUlvbCso{Zm z9qr@0b!tPfe)xm+Lqqm=4yxDpTQ8H}svr2`UJUDp^mkJ6`;-g!aedE((0>Tk?xa%0 z9(&>_n9hz$4ax5u`uJ|0I10v(=klx@joIHh7{8~yOnxhVe@Ruw?`_`8zMl7x^zp2@ z@At@KREyYSPaK8H`+iG}pNy}w`uI+nI10w^ZReMLkBjk(pJjW=WGjCEP7*#(iQjtO zqt#za6=KLciJc$z#8EJv9hDl7jrsL&j2@1H`1OCx`Mr=i&&02PkeA7C;n)9>RAupd ztGTl=ev(yf9_Zg1dy3&2szq+E4~~NA?5NcE@Ay8he`m_TQ80eH7{8{0BEQdgnfzA# zwoFytzwN!v@jteK-&*&<{dH6!hW-C#>tOBoR)+HE)A+XRqxQXp+V8Q(jea(i_npA! z4sD_Ktj@Ig5B?y62mY#01aWednwBR0$M-H3Bf;XckH_aX#rW*$W%66a=ZmST5}$QH zC(ya6KJ4GsQ}UJ1?|-n>%BwGS9-(XdtWHlcKe^akN@*{ zRj64wiT?|GG5?#YGt?gXVyM{<+XsvdHK%s-|7SlPYQFu&FzDq+a_@o)oyYNepHoB4 zvH#(13a9hGazhyWTfXyjI~SG9P7bxBqEK_%&`_R?p4TSS9#cd9!UDbO=OBNooPx_x%to~sCo_RlOXEpTy z_3+%lv{hG^Y zL$Ln%srAR=qci=Xdi@u9nfzA$@uO7b{n6Nxe37#1e0LL7{*C;AY7u+viKAdTJ1Q;y zW-?xGK@Ug4_}%XOvY)#dzw5nBek*=ArmC1Nk?|+TolI(kDjNk9POnxhV4A2-Uzxd5}RpY1FDTcqc^L_AL z=kUL+UkJ6Q@jdigcMP?!HizE)NaeT{J;@m1Ai4GL7W_= zB}H*xAGc0&J~p*)`T zmGkzz&B7LTUJq>MzR5p}D`~Ft&fA%|T7B-_73(ygwDQ}N{H@4~+pzkimCy4|uOE@G zHj?(Y_59P4{88ko4f01l$$m7?5wr;L}ZIG|`DG!Wu{x63?BaPpV=+s8i zK56Wqzjx9;?G31nB!9N$UobSur@aBSLB82vVD>NgO=5ord1`}vv%kdbUvO_2)R61< zFG{~IsNWl^_xt2({r-{4hk!J>W@QLl5u+`cAGRb0TOJj{);zHLA)WNY!A!u*kgE5S z>*DkOQXfH|xOwc^Ph=d~J$UJdk0j%0K6=Fpv2j3}e)!?NNt}tRwUOjsYWWxHb7$*E z;yMtwp?=`HL*wAWAxS@+PQKcpzWQO&tMZ|AA@>6#bNz78I(*~&8$Vk8@a;-JJkR;J zIzIoJmMvI#z>?Ok>BKwpf71pIuhyPU%7G(o9(kQA%Y5lJ9_4r*_5(?becn3@PvhjkQet?h%9k#h z8ix4%aW47l8wt%1+~@f`!t#E-0G-+(e^ZU2hdlo<-n(S|elfbZ4c^BX2IzaW|Fclz z`HYhRwLyLTU!s9Od;ayIW~9}>0-f4W`}?vd&A7Yh)?{2=jZSSO`J|Q4*Q&hzySz@C ze~;(e@4>V4I%{QBFs@oo*0{R0GOjeQ|1%y}oZp$DWlgME{m~|$)@>XeY}bLSyBq5J zI-kY(VRg5qLzX5y@2Ck()&eT!qM?VVx<^4hY2jmlC@p#ny z`H|iqYVjie)`rTczt(tt{>_f(Q(k>&_35t#8+!i3Nq=dMRvStCJkBScKYBZ9pZ*z8 z8|14$7qBkE?~;!s{YiQCvE|dBj?yI`P5Se1G?m5`$2KDHptg`v!KrNZ;tz6!N%S< zs&8>__544^aaLTc4dutzowEN-9Oni9MLun)zQ&2t#QDd6kK?@HQ|M?T%_mL%r8PA z^JW45Ex??xU?ly?7$lxQ`A68y`;-1NpYY4#*<|tf$+Jm3=s#p>2Jzw z45$t3Z^i`eU$$k^-}JA>faR;dSU2d8%j%Q%+tH~F>f3lY%1~JTuQTVUzoxa{U)ukc^_SoODqy1T zCS4ZtZtR<n~JJkx#Jo z$GJ}aY1SXaZ;EsvxBj@$kr~L#p|$mU+Uz2vUn4pDbhjv{QrriSL~U^n`>e9 zf$3L&k|*9*g#J91GU*V$svyd-a!Dylg;-R3Tx&R=|HZ2oNDubdiB7pAE`e@I*{l8A1%GQBJ0P0 zA(M_wKY8rGdW5%s>K4eP!^@{`>*Nh>`{@(e-43mlbgfU+Pxlx5>0kc5iLT?BhdO`E z4W^I(;q*-5*@f;8j!3EKgy&d!{5{Jugms5Q^}hS$#)?= z(%N6QeTKgeWzvzgAL`m4l-WNBnRFoE?m3RkiCpJi*P6Kd9aE{VYhTIrKZmCN*y-mz zmCio!rb-8Li_aLR|0kJ#@}@&_?3?zWYkx&%Uo~>+$lBMs_Aj&<|5F)5?Gp3UK}#9` zQx9){{73gQ+U~blFOsPpd1veQwSM>CjqY`{5%(9rq@45Js6;*Nnu;%?spA<(7b}(C z@NPDa7&lYp3v6*5U_ zDjk{r6{i2jFpn^9rb-8L##z_CM>+lDvvEfKsnUU5p;}?1rXq`qfKY-0i=X{vJge z)Wx3^#Pi`k5pG=G;~cL{2gXzN#!2TpJ}mABqxzk{c&Au@DrCJch>+PwxQm$CSHV(-X$D6}^bq6x($mHZD z&+b1=Wj~PVu=eC7e=qCj`;bdV)}B1_-|BmKo39>1CLNiayySWw(&UdJla5SIUUI(r zbMmKB!{dB_HGE)mn?B!^^9g(KX^oAa!C-S*D2 z!8PrkXIuYpE&s)VJH@sw9NhPgRaN@Wi&f+F`#bmEBRikIgRPe&onItofxZj8m~-vL zk3y+C|F)!@n=>!%*QWgYu1!=LpWmHdnifeo|6bA@jjov7{ne_f%F(^6#t%8r&PT;> zDlrx@b#?8}dd~TH`=$PTtY+<2%*8sNlqcS||1Rqf>PttEyZy!Ok7sh$?o5ZZC$IMZ z%;b9_myS$7dE|HK_ZK?fs`r7VBa@StJlo$^vvyZYMB!{dB_Er~4@D*&nVh`j z=VtOFkx54;ColQ$Gx=0x(viu@Oa4SApN>pAGC6t4v->F3Gm%M0CMS>l&dyo;24vEa z$;nHu=US|Pjz=aPnf&KYen0ZU`M5~qsvY9_&Bt1GJ}%AA$M`yp{r`bA)$fcf(9nyaYN9y3; z-TSa#EA-pdDsP9Fu%Ee4{dQgZ{l>mE^jn+z^R{ngZ}9rV#eD|%=aZ>xCtbevrN=9w z9>3jQlH;ZH!+DaW_f}{9K-|q2{INLRV{y9o&@4{mO$T!NspCJ6bM5D4{qz8Gufy7t zryuUs`yi~Jh-cdzK%W19-SpnoSwB37 zOgb|CZaus=%s;Ff)zTq3{WOhvUH-q=wx3>A`PWg$?@Q9ji*3CM*Vl`h=hf7YuW7EC zXa2HwyRpFW1>%kG;N5qczfP#eziQb8>pt|f4*0uvdfyF+yANH>+O2!jl3P4jTZqT~ z=OsQK_?PL>_l|DaO7Fio=~!v_)HfZpSAR@nouohR*YoX?tA4d~IQ{EvzP9P72b_M{ zQ!O3HrQcEdK*z*=zdh~SUI%jQ?=*Qov;P6!zflH zj5hm^QamTp@q4t9A4VnTk8Bi8>r8xKQ!0IAEB{>3w5=$Yjj;Jo9{(TNB=f)Ib!76r zoxFc0-wwIg!E>~p(nls{@!12pbkII}PVbRJh);apPuo3f+vb?kwvYVp)z<$-%@b!- z&#J0yY?wZStIf9e)i$WJ`FDMqc7yxpdfoS=^Jr{?+x8{X@M{{rh*aNE`s9&WoGK`n zFR;alJaKwb@2j+NG6b1)Wb)BYUZ2TFAoDs7yn{5GANt{`ZT24%+j7qt;p7 z*U9<6q&7~c9e_+aGW}O35T|J(M>TviW{Exk7Xg`Uv5=ZPeo4}*2)4_jN-SnxGll5FY=#go% zN&eiyk!y9y-_HCcZ#t0kf2h`3O>89pI9c2I+lX8`T>DOk9BcAF9+I`E>!j1<{J8ND zu7zp;$EjJojzWeGkhBIE~nGf536YllCA?@mMncXN!CjX?IlDX@9^uuOd%h$Q;W0TIeN9)`)#?LfjB${>%cD}Au`rIl0|G-T< zn{xRA+ju9>cz^E4*?2o2nRGaL$AkakSU4=|KkX!rfO#XbwtUY<@G`Ypt$-8Fle}haqvi7$-c~#c_7G%;P`OO^v z;N;W%IysH{)1*W4Gb9tG&(~-AsXt9Roc^u@K63J3W%}<$CLLbCHK#p~0ROa)jiPCf@(jbaN~M4PeX^n52cGr{<+2gB^NYOXH)rSP-;qg2CV#`p zU&!R-gN_BH-!}PQc2CxG@gYA=IS@M<6E zGvYf)80iboCF@&!Wv^@$E50?GIQbJke#%RS`N2H12j`gDf9CzK*$kQ2LHn+Kmz(^> zb$$G5wsbl-+b-!icrxd1BRiT`ldh_z_}0iZbadPa-3KCXPFMtzE$wqU3Vol{j7z3*t-7__f3Y5tKzT9^i+7P-uUU) zyA95CaVY57w_MMJu|p>YJ@{xg?S&pcKX1UZKh~;*Y%C0x#p56sk4-ms@hISoig2_Z zzpMKv6Glv^8a8CikntlbC6>MkurNn}$GR@sbaE6QFofBy*2zr1B-zw*C1g`!beKKU zy*;$R z{7R?8{t9-P!+~m&fCSvKn+)``4ZPyvL*VFCa&U`A=GO{=mrpzamG6$w`YY zdn1y+hMaaLCoQ`Cz(@{e4ecbK?!?LEas2;xAIRIEKx$nwfl71nVhuf)&-Hggq(IJCoQ`5ACY`Jr^Do=MYnOS zXo(WCZZJoalNR0fKqTJ}7O_MLSr4bf-F`wO-^=MRIcbxB70LH=I!sPlbjO@XJ{UReOg`Df$sIhTX{i#j z;qZRQHQq^!9{qRJzoRHehsjBc9*fqa>Em2Glan_2(_#8ai=I3nlFva-JCl<(`6ZEj9&*~5oV4hv*uI6xX=ifMCSMt~Uy7V|CMRw3 zXCrwla@v`kwCIl$Bl#-iv@B4;0rD>Dy zc&dKY29+oS!!VK8?rEjzjz>jue2@;=Q~Nz9@AkXMUe<2uFn>uyX?L#iELB3r+C5$C zzvAiE|Fk>bvjjP7_jIlQlDqXk?f%C|&RVT@CMON0JMA6G89Zuda?&P`=G)q}kkd|b zr6u2a%e;MUC*-s)wSxYGT~qq;g`#psGxxt5Tvq*WhOBDD<9U#p&ruet)L+Fyvrwb|=Rlb023$lK%Ru{Qg00 zmD91q)f`uF|K~6K=#(FInkMP5hS9MD_fBh%=J;|Oc`fDW*n#hyYmY_$#ckxXC`ZSx zbFuFdXW!X#lJ5lljmXilt8f;yBX6c09lO57@k}p2F2B#9Hnr&3RsJn$M^0HSI;6ku zIVV4-SA>tx(qZk-_VT%retec*i_gzE5}$K;IL~U9km0k%P4PL|#it-A<`y@_hmKKv z3UYKxhxO0Ju7A$GHR>O9s^5fPH^|}Z$Cd#fowc$H{JNnIzaS@OW|#19argx}KFcn} zx9)Y*nx40H;C2C1EThqBd4ADcdzsB{C<&tS0P6SziCfu zZ+Gp_=SyKrl_=#3LpeG|f5GuVFXu;zL5|PTF5s4*%lC5k5L=(P8*+IQ=P@nfifkIq_j2*1t> z`LR_jM`tZMgwOvNxAQBOt4%FBgkRU$;a~ok$M2SOU2g*a_YPd)*RAL9ui(c)4$6O) zobFn%%#MxP)RP?D!ZJJPeVyk)kL2iN z;gg5bf*hUFVffoQ{DK^v(qZ`B9R5{*i15)_hYrKv#p&0NIV>d^I_uD3_&wT@qqB~B zhTq5G7uus!It+ij!@qV_gpbZTbQu1DPQQK(U@7$0p|cJhhJR=~a@N*5bQu0fho7~N z*Vnp%*4933z0Q7DK5qPou~macOk_N0z1Cc7m;*SDvFhn{6?&2gDpAH2%i|qE{kW2i{}l` zM)4#@b?6|TT?c;P+TX}S@0ODNVAi37cy=B5aXWG_>(F8GY;g7!+T*k7kbO#pPqtEKlVf}lf>t8)2XqrmM=(9R>SpWXk^>0CbC31Aw`1+me z-+~-W=@`3|s~iG`|kZ$WFI!k?#*67{+N^BH$VUWs}7s$&>{P0 zbanRMw=%LHo9fVE_P@Xp`}MF}upgVG!|eYnN9-@ipF=LcWdCc<{(>Bx@{4_O*MV0! z`|iIt-xt@RQ~PD`*V$?mNANKx$46(K?BYRyt;TT#zaW1dx$FXe#-Rk}_5UMl=lwrpW8~-<^D}E}`t`7#JEs&$b;y=R0 zztH}BPRH<>#0Py)`bbMcDO5tXEsT!ge80Ol>o!!B?|_`z!-peh-8T8@QTv`w$MEjR zS+`?(ydKZk)nxXOeeZlAPd_y_Rrv?h^5_1{E}oa0A?%%C(op)?Rr$D?K`dtoo97w! zzSPT4j^qpmwX?Xdba8)jNEG)9o4WAs}bCt0aI+!y4; zdIma1b56}Tq#gNa%F$u{a)j#_JscR?gF6EqWBVnYCV%YP^Kf5~gE<2o%-fv~{mRQP zjpSfzJ~#WOcsUQ_h4x^|ZnMviOFgU?)A4W$%UUYJ$zh3!c zEMJ5i9sSor|711dVZk$#?^>#aY?;&1kJpMEKFvyt@|DQZ(Vrg}Ug@uQ{`gST|37p( zZ2Vl~#?Nz0qVaP)a&(N@n&Z!%{^xiYF5v%^a&(Md!12^}1bCILN+OKX$ej##nFmHC<+wCUP z=XrTwXpc_Kr_7t{Y*pvm9~+GibZR~Yzw6$_4@#fsVLD5dkWn@R9pHD}`vxm5$|;+H z4vYV7F8+VMG>Shlla8^ka3l?-f8k*=OO+_2%?xyy{P$Lx{)LCZf}Aq7L;pJGp-1=2 zUbr*Tf49>?`>uPx?Aq&LE8o8B-X9`I2hY89?0>dB_maM}QNHfacsS|0F8gsETQ0X& zyj_!r#FNflk`m>Q!}r^cio zp36Hs>7?Hoy5}ZYcKG3f-u78JyRmu}RpaM~XMEw>7C*IYZctazdeR4}>bKgn&>arv z`{5(2VE(DxkxOB0K9X~5jZ+D~wElnMkY?t9ot{cIOf`;XcDGoVM87|uxhrvaFj;38 zJ$L#T_oLa<=zjD}xAx~6EVT`S9h2|-QujSl#qdGnnrfP>C+f9KCb9pMwb6DK9NPkv z9FA-g&6LE^I(?J%on3oTj%}jsd05%CtgT)BU7g~m?Ao)fUE|udt8*K>_H(vL-^`vt z>pI6|c8#SR+eC~Tdk&g$v(6(LH*vg1x;n*A*)_V2T|DeJeo8}aO`CYF=j^gmq(n2; zNR3g^%)#!+=Q__|SN#0y%tM2$orL?HP9|{AN4jx7qG5*pK4&HaeI`DNX6hb@qb@rq zU5hxinW(*E8yx-4{Ear})1*1mrp$BW!^UAFc=#xqIoS^S=rS_-jvEi`&t=<;H-ao# z`;q)QYbNXHOmyfuL#6esVTX0YeB1e?6DdbWHXlpgWtEe+Hy_Sq&Mlu0SDZF;$n)PG zclD_+f5`lt(afK?)K_=l=l%Z|^I`n{KUB1R-YDK5&-{6YMm_(WsGkt^{y;Y+cEiVW zl65!h=jzU6jv*hY!zF(GVi!5{tfcFkejeAZXyzZ1PJ^DX@=#y9$(a|zXY_Hu=av48 z;Zs}{labG;;~D;WVYOr5JM*j_?hI19E8%loO_Pz&sN<*pdPwb4?O3CQDKZ)P zj5;0W_q%HMTNq3uwYwGe7$zg1QKwt|b%5Ia9tP7$?H+(VhRMihw9eL%o$pf*Oe4kb zE%;3Mo~$;<5_z8WJnN>Wnz{39n&;VTCkN|sS4YD82kdR5uH`fF-0{gKmM$g9EcP)o z?-}2&p29eJI%}=*#CZH@=%|Vb!>a~WOc;`IU-JFFNr(FzlVkzsNdw;_|Le=7<3Iaw zjMm*;!~ZxXe?NqMOf6>QJ*C@y%RfJ@c)kPwVL%U~Nu%6Kpz=>)#hUmBq912%McMC% zR}C4%=!dr({Yc8R9 z&VhXl&1UkR(j6{{&bL|A8`F-T^C_3F_!UTgvKGubV0=DKmXr4}oTWD8J*7Kt5RH>1 z$g+-$$K%nIO9ls0oEO6Lt2~gG$S>A*`6imBwtlTAo9CD&jwA(I;n~j8b9{lqno{i6ID3>kSnk`uM8*A~b2Jf42xObcRVlwic^v~+L zSX%8KhA;Hg#iar`IYc_#qe4D?xfuNU~S2JO1nLotY>Mpzg;@o#9!t2dKvOS zDrb$Jb#u?E2_p_2QZ>5bV3Wx&)@=DEvbN+srQO$x;>Vgd>sE$`mb7?$JmuTrcOc?0 zyN2>BdKsSi^#XbC%Ph4a?0JETW<)h*z^ zo;9aD+MfvD@cs>k_iZ*+XOZ`mcK^Hcv!L&TOzg+`yA|UG^~}b)Ha!r2%-$ilUAE5t zerT8O^l^S)XZFvi_ez`fBCE?kBX@pF`2@ z*Lodivrc&&OR1qZW0Glc`fyxa=Ym;gj$ni zC@asH7LMm6$*`&L^?b*~oZmDlwEnt8`o_h{T5G@NbPVH;?66DLx zc(SW0UzGQh?y{C&_vI&c&8~6%quFrwX|Q~S1F3u!TRpkjl@4PjH72{SG{bhYN4B{V1{c$IJ zlyLD@c=yBJx7pHpSE!xt@+UuDOG(mr8M4*jO&C(L`1-Am%~JB`5m>&WKalVqhp)GG z4)0m=V2TX;Ntfm`-F0`5C%dp?_Koqxmd%a%ylCU;FVvH--~!dSakF8b{rK7Oq1Bp8FmCF%gYjLY zWBoQR&1bsXHo4!5$Lx2@{En|qte@+Z=ZMP|cpF3o4U+hGwd z_SA1wj@x#8)eoZ{F&9oC;f{p2&aa>A2ayL`q+|WwF3o4U8~^0ia*7M~)NfOU+bhP6 z_l@-fgC4ieems7n)>+#yO5Xu6*dnuGluPrO?#9ctEvI_eQ@>j|ZrgEPe<1aUwfqYt ze-D9oiQ+t&JlG<$;V_rxGu?f|D9+eZzjrxq*|=tnwpfD`NVs+I$Ov}@`N^(^j`fQ} z?R5A3BV6pMA616io5{I&KCPmjd9qaS+INkl&$Zz6Ne^|NSW&L~_^%Qgb3?#pAgzKVsv*rq0WHvaIvR;aXD^TKVL*WVZ(t~x9U%ZS55Rc+Pp-5UkPJ_NXPn1U7F8y_pkgqta{j0 ze|#B!pZL7eI#quiEF0iJDnB1Sd17zxxf4n6Z7?>7%$A#6n$NVyzz83^>dz?0FN^z~ z)DsqQ4y3r>4IkUb!3*~x7;KT*aIZ`AnfBmW1Iwu%_S9cmj$0P@$EhdZ!3iYXr{Ej= z=D5$32U}z|JnhnaraiLvh6opX>TfE;?OS$!y+l3v3{D{7a*bYpcQnpkCl9tr$NE=Y zn$NVy+tE0~p89*sam)Idb-7+XgA+)&@4-(+xSx;*Tcl(C2QJNL+H>a!7klcTF2`-# zzYWs!5)4it;j&)WzmnrNbS4kBNXLe?U7F9dXLjFTamJqdSIcn={fqtvt!M9f{fy@Z z?w8jq2H*xlU&CfF*diSpxbE#=u$z3&*T;swlz}ZW8+y1jpJ}fx zBV6oh*ti@w_E+;q!=5m)6;2@Gvc5KK6ZP+4@?eY1hJ9U{&$QP;QJk@-;rssuF6*fI z3{D{7a;`S)HqHSn&J$sfj^sivH=bx{6pXoNb7?-)-befU%BqK54UJ{^bblNFe?>jn z00$EO@$jM%1$bS@@;{x;2GuoN&JL~8-nU2oV^_n9a{RLKcR%%H0~|>BXTZmgF7N;A zDaQtp*>aUj^O^SkEW*dGhM$$;?-8Hxh57A@pvT?s`;e!-Du)j9XS@^2|GQvp5b4-( zyG!$#_L&snV^_o3@eRB3>*@mjtwE2&|KPy!Lxv8TG&D9q_)o&vATnDXacMr&K0lB8 zAG;c^Y6rh}oBn^6dW!W!K~JLZO&VCE8}|0yFWkSvV2jL#zqmA?X&;^)w4CZ;Ps8oy zxZK7lo_C*6PkrzA1lAth#?2{v$alN+y$gdaG8^7>X+G1wT_RlUX?UbP+&%%f5O2RH zkTzS-{ypU2i6ip)y)kvzlA8^mD`k}S9TLs&*wgTra@=^FXhlCZ^76g(y?(pm*z9=yV8IErubl2!<%LJJ=@MRjhmta8^nQRS0~v}S$3W` zmXKkC$ZXltrTI+z-j}lMx47cpMvvDZ( z zV}nS?#)Dm&&$Qp_sGqT`agTERvVNXQJz?QzAo*Pb_s_3G8fTLSTVyuWx-_3@zklZE zwd`peQHG1##rdRhF7@O)IDv#a4?eJ;3%LAU0)s6w8(LhN&$R#c5ia&L9$b!F7VlQ- z$!Bl^3HNBYrhkt6OY&fg%!X54n$NWVln57l8f(jO%i??<_2e@+frNVpJkP;?)ylp4 z-tZ|&$KUOrtTTY)ZTs>3@vx-Re$}DXnoB6&7sB{1(ouO&Y5!kGK^{zzVUzci4v5w(+0l4?d7R6}*9+7WHXKO)J_O&^PMlw+-22!lpU8Vk2ds?z zeGS>oZhdbz&Tkp_r5kt_dB6gI^Z`s?i`96pDExL1G`?IG?|xpVm-odO#{M=eXwkg~t z$0=+SgwqrDzFS@L0cT2tvo-bBZ-djz>=+&mlp}noG$43fRZiY$fk0-Q$eN|GlZVbsPWtME;LNPG8TVUZ4_r z*6}(0a{miAFok~r>|<_q$$Luocs#-%O})L_;P;F04@FKN%%NVO68Qt+p*g<4gXyXW ze+ukz-c!2gH4*+#skf{R{*Va&m&g?Z>IEv1KMg(x z{Gl^u&#P%FOf%X)&N&zMK3iS#p3*)4nLjr^=hxKxX%U|<0o}Ek&i~6`#ejN&O5`ts zPYd{k>BsPYkKFrgb;)~52Yx@oUoG8j@Z<6K0CL5EdVxyh?}0B0_=V{wX|=D~lX@B~ zlx3U)wAf$p5!t-{)p4c~9xUpXdJ1#lATYxAEWie|%qH&RbdY z?7qO@(G}UK18;7M9v@?iS#)1u;H!Q=OFZXpPrV1?`%m2q&v(uFv>lvmbO~o8hoxG= zoST0SneMe|zHgob{+zdC9JhwY`{vlcx$Ffpa`*AaSH|Br&n-D@)iE2k%xWj;UgPuo z>9S|e=ViEs@AV6~#3Up8-OvZ_Va4%n_APUF2e;&Enk_qJt-wDazrQsXyXLN2hOeh( z!u=lIcbVG+%3y+%dY?DzDYgC zfN%nV+w>@9-6Gr(>G z40~U7jwm1Shlbw~Cv%S=j<30P*)DN_k8}ZdQr5gZTtC2t%k}kK@2hkxA8?mOxLm8x z9aF&VS=k=$w5)l1xPICaF7r(0<6P+`A8@aYaF-xEqJSIjoEH3T&YHJ}n}6Rs_f+(G zALmLp`GEV62$wZz?(70?pX_?DfO}NdyggjEOZuu6UE|>?@Emvrd=|VqNtVd>Ta#qb zC8cYdE|F6(a==6C>Q4ko~fN+ppd6b@hM3&F}Nf<$5IZajtaxYhqfb`}`=vy%*V~1>9^mQdlSE zavwh<_j^ls9#0rDDxW$P=f`31<6P+`?7)y*!u7pa?RCnpzo6ZC)_9VH=jS6s3f07bJ4B5r*z-xIc`%&IG zIFRh?B3m*${8d+L(&2%VlMeUu+sy|$z?+c%Bm6%6x6pdcCFJ*Rut#XZH|0I0`#ur* z-5XiQg5P02F~9djF5lrm@>>{PGQacrq-k%;eT=T;0Ww`l#(lm;4?_-m6llPSFw@-w705X2`qMe05zuKKonnq;J{rUAS^9kp5 z+xeu4H97OKNxBaX?b7|`r2z10&e^B$(NzMT{JZ0de5U)|m){Q; zZqul;`)6$P@_k;sE;iK!J^pt+I&a*KS*?eQ2cT~%$6*{-ay*dZi5#PLxrYC7N@MHC zFusc{2FJKGpJ@gEv)gj2M?9L!zklfQb^H48ZWa{e^M&8pOCM{mutjD=wEw8sFT%y1 zrUm8kj_(f_;(fBysm~nO{~%Pjti8e(nGMnUU%~UrCQv=>X*#AHH~v1afP0>`w2vHj zh`XAQzMEjMMP`Fv8_A{>H$}ME({ySX?$=(&G+kpV?IXwa-_i@0wO808v*Avc<}MvILe{ZW< zd-UJOx{HZZ_wMl4Ol=>AR%F|V^Ul;G=E4ai z+=1}=5pHktV2jL#Xx*=z9pPe6^M>u?#`n9L2T)Jga3J-+eB8WO@2bkNqeqV&6XuiV zL6l>INXO=A{ja>jufuAKUCrNXAD^29x!)tHr~3FA2*2n3jIyl;h3Eg9N0SFzWHylZ zlvciz-ye`Y&AYXS+fQRW$3294!iEFMZ`Q-+0fVMA%<7r{_+0iK4trm<)+_HR9bDz# zds3o&3ghGe-!$9cdsv;<&2_M_;Xo>9{cRp*xI+T4aF@W|SLs&XQ#$yx{CmCTR%GJ~ zxIKGh7tGSHcnTX1q;l5#<^zS>JHRHbN&4BZlJwKBlJv_T!)L;W!J{evV`#nR67u^; zu#d6%M&468_~9ttte4GG3VzeiuAAd^viaDox!>=7IC#*o(Up_@ndOASJp=YJwwRIk zln&X=&!dXlNpMY%9)03FZ7M$tR;;lrP>DS2Yjf*ZChnmVs@nW~SJ#itm%!df(?Q-- zI^-z-ejMpP7d}Z-7UbNt-widdrd-(I1S*lg4n9@5!$yrAR1rU2W&6)&)=K#-G97;H zB%2QTy}xfP+^gYp9c%%YeY~{;Cs2v9C*TW&>;F&XAa^QT9j>2va%=5>{~+nG-mD~9 zIxAWG<1gVq!;b_lYc8R9vsNqSqGtKv*KV@ukS`;@A4PVx{0_5+i}&-s9exHXQO5e( ze4YFrF-EV488>#sn2FgS6Yi_9k8!hfkoS}h9jF-sQoLV)9~JH%#eROBaK9I z@DsuvJ85EDVBvC&p841;9ppWwLl^q@^9uJZ_yyq(D&l@Zx!Qpfs6_sA_+{Y^8K+kj zxECb&8sN@b8@czf86C=dN{8N%$9W!w&2I^}NA_*FeZN0%1Iodayo|7SUT5T=2!Ht4 z30a_pyD{b7N7Yf@Q#$lLKX0o2x^N=cXveAY&0w_yKTwH0dz>uUhg}-s z4xnCl;YR(dI1h$}4NjmEdG+}&!W~yRtg>=q=Bm|^zpRP!S!6o=8c8-C_L~2`SNcc7 zoVq=F3@Q3M-ph~&QvG4@VBroOF_eEiV6&F+4uidK^VF8Sr*!xaqVaSvvSGl*S5DG9 z8I}wVr1DAd_<)zkbq3|$Cu>XIQ#yQdgx4S)MZ9?3n>Rgc=GVOs##L1AUop&IAv&S_ zYk|E_^Q4o!r*!za{`)4`y9AzWZxadeEZ{{as$Ca;JZVJsS|l4Ut7z|iFb9iI4iSe-mmxUdo+7(it9Aw^6NC%`(iqO9@?cNX5{aKnfDXwE%9$j ziO-AsD3>j)>47#P{~+_gKwl!93t_NChIx)9^^uPJuK)iIst5kORim>v&+)R7(!>$| z@&4|er~(CtAieQoh{rx zzD$1n0R~&7Gw+9@2a-A?*46tt95ohbEfq@{TYbtkMtUQ7SD3g@**~;ea|!v)dMn>W7K0%!&1X6) znkN;H`I{B}9?{0{czn$dgUOGt&nJu<(aY-=?jf*W>&=FV5pMSXcT^91=Jy*Bhg*sY z;V$5g4|@FhOZ8}eo?qv%Rm*Is4)xPfynotq!o{BXL)zjN=Vu#V+(Vwv7*oFnQa}G1 z-fp7vSo#*gV2jL#CYR4ZBJ@Zd2%vU3N`JXvu(?`MIE1XV! zy8Q;#-Ka{E)}-r&Zzi2Cc{}N}@t>1U-@OO^I9cm}f$+|GyET@Q-%r5!F0vRz>;LGt zBfp8q{IlEoosVf#pm;w6>zvBwW(gE;*5%L#!hIPATVyt{-g-*MWdA=^^{{9D@7m(# zW7^t)+rpV|eI2d;!fjcH^2`?Ldj|$vWH!9v(tM_4rucP9^{{9D!(-yJxU#}OFVt>7 z|1;?E{jBP~41FzH1Hl%V4WGI+pXr!iMsdcT`G5Yu!2LMrakyXb`}wS>2e^mw-s@dm zf!5lVE}0PAC%wN}QHkevUI%}J@v-085Atn2ZrK(&eXO_!Qk=J^Jd3^j<$7B_i*#(E zk36Mg*UjTBd*;7U=-8K-~DZ4VTB-|6>YJRV;Liv3h47NzemZM#o z&ve}N{{PRY9`>}%RE}f{yJ6p0GGcHz=}2g1(Lta_bpAMds&(MxCjPYq+`puF3o3p!0r()_Ou+` zUYzrBR`569S7iR$@A6H%aPNk}7MTrqSW+M90Syr@_OzU2zvz!Pe9>?GIk5`3R|Y)} z_Y?nnd=+yaf5#J&4nwv|It<+b{x<0^;3cH<{Yb9hf1Q%wPr>*uvKTz-(tM@|ToH}0 zJCL92-Xst?9=}|`trx6kHn!>4K=kv1Eh#_I4KEwluaE~@WH!9u(tM@|ycx}(*wb=H zar$It@GlgxS*#fEd|%<>{h4aJ;bpjAq7Q75jxFRprQ>&uaIvT5(Q@2;bkT}&y+C7I zKIi)iH;?^;vImOO82z2}c`xa3DNT2J7ycXX1Rc%)ggPrp_TS4}u_h1n_kvBZ3*SVV zD;M}Rn`}CMs(&9q56ZO`9op_RY5~np?&5e~u%4;554Zo-`w)DY@L8*6gGfi^J*DF> z$k%Jx)$%28Qiujyc(a1*b{GHt)Faj!Ux75<_N4q_y$^v>;W7j=U*+3^T|@13{0siR zsr+W1TCn!`A@(MP2z%%VUzV@hg>koF=b$f}Uj~mJ?RP4|KLGZ_&}@-ij?xLGe14H# z3$~_Z?Dzyzm4{s8?m$>a{0t<&xlRwU;J(nY+a_zTYDv~Ur5PR%_es|NA>R`ollOaQ z{y$I1@5wN}i!26*xip{Ygd?Ku8b5ia&D7*!Z%+<*v6rnQgf^96NQu<`v<@?eY1hT~kC&vatvXnbMM zf|=|J;_+p-AR?cIdlIZz`+EYWO}MAR3;H_c^5a)9*diSlobJ+mrW1$c^XUTYS+JD~N$#)bGL-QtX#KlDD9d90-U5jgpIu-dlZD&3e6VAgf8Klm^%%D(@*h@WIHQN@UyoSN7y5vv5blvI!2Pa{0JJZjTLN*)t9% zMxuqnB=0FbX!FRPNyvKsSN7zCTDVoPY=Q%+d?Y*|x2Ly+vZo35F$5ZFq@Bq~ft=C*a z@mK}>K3OQA$$Lr{(Y@767#UsBnFTYQQ6%#m+%GocZjbE6eFYT4ryv@`w1Z))gnIuwWJVZ{gz zr1E><^N5dYWz(Pa*9(;Um>4E`Pw63hME1Nwz1#l_d-B=Ot)FkvPBy`TWY4p3{=Na5 z{>+|tDEBd0C`|I6(nEe2+4CW?$Nvj^^4ZVX^A+u66C6nPybeDb;$zdF>{+xH{-Np`-QRz4kUX%hhGn?Uk{VXo)YCgCTgp^r}WT+ zygjsEw7zuY=YuIw`SwmGc_5W{h1UsqZhW*R$uiA%Q<-Zo4DY+>*nOIGht_K@A%Ay+ zeay{v@}AN|S4IAEeZQz{?yor@zv#(DlEHygF5TM)f5Z4&v=`+iSJT>(_mm!bO@z0H zbmVxZKzb`+$>2aLXM$YRJK*Kxi*-vrimYwEj-`jb5aA7zjvUVvNbgu!GB}XR2g4Ns z&z4Uc&j(ZPeX_RXJ*9`O8{x6mFN*eWra*d+fF*+iseC*9VkSJT>( z_mm#KS%i19bOb!7Kze@(8J;`+4Ue@>K8mdEy)MmXdU$1o_l0x>JW~+w zKNfr$+SxvA5$o+DzmDp-=;P74-P~Ao^Xg zFH?WL3j4L*Y#{F`J^Ydg7kd`n+ZH!otlQwS7s$x2lfU47Hd%piKZd=J`p$gO`6^Tq2F{GB+#`x~Dpi+2g_eZSiK7F?m?I|v3-WY~MVG@t1a_vig8 zI~JEljE%cBe{+L7a|*ZvgPsT%Fp+Q%fPL0%80AEKrbl*&aIt6cZsoY)rVI@VxPI-G zHg~^NR{AqXxRV{W_ z?yq3K)|(Bdhx%#N&Jiy5EM8QO8$XC!h;ue4p)Ma+!*g8LTVadLhKpR9&$McKgo{0k zk1NM@zdU#T+Wh!9^_U|yKLyf!#kvsYF!{^1>|(G*IxfD!rTI*&&dt}K#n`j>^ul~m zG59|`=d}2`pvU?9In|?eZ}I);16yP^+~v}Ird7{HxY)D!qPDnSzwRx*Gw8{2{rqI( zne|xMBC{c1pVP^_x5WgC3-&C&p)GEFF-lFXLodOKH5^FgkHF`K-%C4@^u7vvUv&+v zyr*>XD8GLhK=~(JGk#dv&Qm`Md(azh<(dv~mwbn|!j9H|t&2;4LD>Z!Np^eyd*2sp zEg6A|*dnO>;{TuDc@7+p?aF2jx6C6n8!{L6JJs2mFJ(FP{lO@6= z?d&*U>Zs<(~eaR#!QuZu^nIG%6| z_WV3k8_hSNSv23Uj%Kk~B24nZp4pK-mm@p&8|^8dZ*HKS#ta-t4y1TI1z(%RBbx8t zq}=z(5@C|}lujEN+4C;4hriLD!hBa4zyHkCwl{wB`Ht=hFR4ax`mUWn|QPrY})(Y~*r|JvL? zT3X6up*c-?PialJXujJX+?KDK@4O@J%y&z-&eZvMd}#l7-o2M56UqOcxz9_%Qr=Tq z)9l|@qIs7tUHWaVMomL}uSNgPK6>4a_EwC~rTfB+U2!0l?~FfBW$&r+64}AEc@_i1 zBJU}!xjBD+V(BpIZSNt6#M6K9FMI!u-G^DqfHPaLCy?ye3*Onkw+0nZ_GqTs=5RZ7AE*%&2x$BKj4wzIim`CnZEd1%t24&5bDM}fo z(?{gbBQM3SrGu<*%AcQG ziakrm+naBqK@hzQr>(yYnHrD#(WD83s_cCQ6U^U}(dT_!$~m@_e87Fcp9kCzzvdHU z9bL;|vm2*QnH|CBD&tqh&?bO#RGPN8_eDB5>Sp53vNuzkYZS3G7RTCzS)4Moa zrPd_5c5ISd{Uk@m&$TDO=fJE%*W__=b=SnF`U5=miAdLC%6m#@UYvZ#(i>5JA%48# zB^uY4!SWdnr1D?FOGiu?UsW-9{NO{X#x*v(@rF-X%%yAT>d-2kb)kPxgm4~%vBOCE zehUi=4y5vn;a}!Bqnl?roZBb|OQhpc@}AOJPk0>p4gS(|CXFiXwO5HN*Q#6-7He)1 z3Fl5&Ho$>Y{u}t>(8`IVmpww}o3$nHDV^Qd&+}@3AN-rpzRK)Z`5(Ouc_5YF4d1Ey zL&i?vaq$q>zfkUdwAeixTBWmp6~&cxOK~@nzE@#k!GTo%1blan6XN<0%E1!pxRku7 zboTvGT)|)ZU@@-2;yA8vQBO9&frS58_=$k;MBOO+2u8PPsoIkFl-BPO#r1t;e+}(J zT$ibxWN;wiy#v4H>Q}m`+BjOa3FY3$rNmBoPig(-{&^F|>$1MoW6T<%Z`n358F3)t zd;!0c;aF6Yq?L0Yd(MA4NiIAzNiMhAY8^z=F>8@ zCGRP1oS454ZW;TIWkcK8ExlYsm<)L!m9tbWJ3#fv9ymUZXD#L4H^pojc~5EMi%~q! zKt{Zcq>m0UEbs!UoV9t`#0)2jXA9-t7mFErPwAZXqIiBzy+OrzdW&5=mmn9m4G6D6 zxO3ns9yimhc%A}#pO&dDc~9w_#weaEkc%hYG*2Go@Q(}HD??7Iu5zm4S2m9Tt;1F76> z4}Q8170xv-Ln?Lxe=BPa3Gai{4#tmk>1;3@0+zH z?=XA_U`9*4b;7Q2T+tF*}?N?vh& z8z$~X()TA=Sa2Yf-vi$qaPqkRnR2j1hDqL2+O%sFSMZnJUKUqB@%R?Pc^Q@sa3GaG z4d0XDdx`vf9rnIiTk@V#-q)SS_3zS=wU6TZ0p*gxfrR%r_+{0vIB0NBKLLTK(_)$T z(PH=S&?;@-%KJ-Pmv2cu#;g(gmUkpCEI5#G-i7}ba6(*{cXn8+D@^4*rOhKePKomC zX+N7I`pZc1!Mr?OD%nq+f{%-1Ys6=&?_mnnYk;ixWCbA)GpT~E3 ziE_!{K#GTAw7#$3D~hi$y|0Sl@*jj&>AY>C_-Z|3>>5d554hymm)bsh`PP(e6matR z_NE*xk&esBdrIex%Eztnmv34YKeM-{Ajo($FYtT&ZRI| zBEux_DQ%gMUxx{Q`O;#)28%ts*0beT!m#US#y`49PD=;t8&(RYsY*Ys6^SFjLpwS4Dt6Z zMhx+%tkn_jgRqaa_2E6Cb;@rzH?f@h_YIi-Hxk~Huxvqppc47#;p<~Ocj{Ul;XMt5 zDKc#Go>G20=fh!*VD4&MOe1LfmHq&e0yYvgwp#O?0qy_$$Lr{ZkzAB zm;aS|cSh~~DP(n}|1DS;)C*K1{|@}T+S%QK@_2uO-1}@X&DZO6;R$)XR|tc1%82xe zl)QXJf1ncOT`2o&j8}~JiVn!Z6zQnEr*z>hQM|EZ`D?{^M;?TDuh_`hB6|YK)-U0= zB0D4`-Ye+Q<=#ixs=TLk(f9IrulSsL??mm}#CrwntYL#6NO94g;Y-)9GK;oww}-v2 zisgz@Xq7HHFQ2zoRMVcZZKQgvr-lVyAeCi8xUvIICuI(pQ456NEfCCAi>;Dy71bioIO_G%(lMWYg^}Ujv=>Lm(YsHb+RdVK- z?c_bBi+knwuU70YAA8n|w})~In)hH_@YAH@ z_G6Mnr^Gw`L+h_gbZue}zU?D0HNHPM>A2%QPTxBtX;1k#lE&2>ct2NDV`s&z&?;Sg zM>MWZK!zVi@@F9|U*SM1uYrf>euiw*UjVFTB06tHy`2*7F0Y`~5{D*Fh2Eyp)miTamP z-X$-01JSqS{Zm?dw0G8c|9`Rmv~CHukG=K~%6m$epPBc2D{HiT7Y9=QJGB2u{^_no ze%`dQ{${aOAGQ)>Pw9$XqW;~V_MAIL(#Jhv!}5EAP|l*$`ke?T>)!#C`?cOM$$Lsy z9Fq61@LRVm_HS-+ch^Mtd&9B;4y5v4@U}U=$)s~A?0vJg4!N#7h;Sa2YfkB0Y)a1_^8 z%BZyb4En~_SMu!BS85N({ISMKem2ASDl(tRdrDiUME#2YtwYQD)kiGq*M-zm4B$ZW zzaAc)`)@MguY`SUTh*4lr?mC1s9%>OtIykqe*H1!lEHz5w*+43>-UcOmGxIXi(1up z*;>Lrc;#MEzp{T*zZ*&4nXs_nKq@~DUJ~JC=gV1?gC)|jmAt2P<%}q<;J2tRd zitG8*lMQen;r{|YF2^^S;<_64zO||?c~9xehoZP%gzOi2`w&;wduzwM8mL6sZy1|) zoo;tCd|-VI;obpzUt1N!TSDvfsKNPlk={y-)2kHMG9z6?(R_9VOq z;X7R3u*rK$k7~-V8)Zl9>SCNTjp2y{#q$|hw!nc@em89Q3w$dHh5sDveKcFidrFV` zV}9MZl6_k1Z@$J4>1Q8c*x(0J`BU)S)<1fl!-<6Z57_%^ZOMB|k6xVb&stxVj;f$w zgkAG#i!GToH{L}iPs@qky6A6!XSH6m@EqPDr(W@i8_mThA@cd=D$NP+O$>2c3 zdk6N{8fu>8e2y z9@qCP*E2lZ)(8K#r(7~PknmVLR&FN$v|IHO;q3-{pH`|Zc~9x8=KOx_%AJvIVR&x4 zD?sV(4NC?GQn_?*@9`#hiOTkZOD=D1$$LsyT^Ql*AsrbW+rSL3f^x~=K*H+>GdsF{ zke3MWP}uvlQf@D-;SEF9&+y!~B*UwsTrxP2@CL&b9w*S*|mGS&vsr1_zSAQ{k*SeQu=qw!l87E7g{~ zr}T#dBfMs0Q-gvWZwcj+!GVNF{8rk!Zu6=W32znbeOjru|Keyi@o;}yZ`rd=FDf#y?c%O`u@Lsf6t3&=Je@^j$d_te|WqxMhVW0qbc^fBq)q`XHo=~KUs_oaLx*Z;qKjmGPM(t-w+*TQpB z9e>Y~P8amC=$@dwM^w2$%+LH17@??-M93Xi)hQ_-LS`nU&7x5G}!JlJ|(J)4$)YcIcn` zbkV$;V?VRf`5MXtG^qSTxFpkeb&NYv_e39?`YP`cRiBVOzfROS^kLTD%`9aT_oAG0 z%b_fntENnA_BGeQ^WltK?mFJ5xNb?(WT|e6bK(a0Q5o*_?u7+f6|>Foi1OwKELkErJKU_E5Lo49e%-(Nzmt;XLM zN*fwf&OLJCHuTf<`mgOe-SL$BSaq&UJivNIH6Lf|6R#oMyt`VB_ZuiJXi)hWxQpr7 z`ZV!K%FzKh2wmwZfUSp*Fv-N4>8I-FI8l=ayH1YSecV|KNedvk*q}<1-xtn;F^@=8clf6Ga zk^7J4-9h73L1{sQ%Krk7&2-$vDlYDG(h{5|d5@^JfA;>k^e3L!^SpJA(}iC;v!Ogd zgUY#APyCDNCsk#++_menhT#9&uX4E?_Jlke-mn?#31v$iivJ==Y=ZMn-Xp55%bt%W z&ZWM>{3i!iab52Faa|emlr4nAXg^{kzj?n`_Kc)P(!CM-xpv2p_0%J(TfwgvT8Ey6 zr}_z&-W^b07~ha5{{T#$AG}`C`gAw-XbMi7yhl{GeXu^^W8y^x$2p83F(Mz2LV1A( zmEQ_458_s(;^n?P(Z}e#X7}l+Zbq;^X>DE@^eH^@(<0__$A^ZX(CB?+yEbe@NLo=9~x&5G|6h?d|q$$Lcg zJ7@1xO+E*?C+(gm%wn z^IN_ldAw+RL!SKRlz$iM6`sfCYJ;Yrz49K>l-;xQSU$?*f_V-ju=BY57qr8RXwZDD z2UiMws8aE62Yrn4s=P-uWo~vJmrtW^m7ssod0f6D_0on0>Ef(>y|kZyVI^H&i>I+_ zF3WeZUeVNicAqWho>9I+FwbMiOA8vLGZgkWon(@wvoAzTaGK;jqN)35uLGoCzFp7x zm1D2&?z81%X(tcRApOyBXsYjPr2lK^V{?7Udqh*O$nLY{hiZ(pzn@%<`+KN5Xiz!N z4CQ0@9K9D;?tUZuaxA@nKp&%YS zavj5Ys&I%JPYl+ld#LlzTY5e$zXHljmv60Ip8R!iTBujFK3z#Ynu60N?-4b&1?v+& z%3FHQvyUK|X!%$K16BE z63WpMoaPdj)FztN9js62m)~AAzuvJwi<9-~HQLDoG)Vs$cwegTYnb1PDmD4vk z{iCMkgY}8m{N>N2{j>F{VpYmj=id`>BTMg1_?opJ;L6K#x#_3you?IZ%bxcN{FKk% z`@>yx%iTQQds>>izQlI`zBrx^il2L~=0MQCf;Jve)2aSCRyzvIm;CtrS8PaI=0r3w z9~FHxCpI4gU7g0wLp%u1OWq~5iJBe{^yNL*3w@0#56~ce?*A2ioc@S?$Ly87#i_O& znKb5d&gF`&tyk2%lV3;Ge;8DIXi)j)aJ^t$o!M%)Gh}SRX^{7bnvc!aXX#bsi{dhe z{>+xna3~MZpz`fuvR=Agu1@;go6=ZZU-BMN^L^R+T(PIdDDtmy$HL)|b;Xb;&v{yY zoommZW8&9qiq_|f-_pj%s&lR4FzX#nAC|4p70)qF`fMt_KR|g2uLJ3w2uFu{h3j+0 zAE`%EaN6WOqUnFg)@S*s*t=++vj}W`uJ{Y>-anK`zHiI*P&O|4tg4Kb8gC9>FX_$vDgGNFb0E06xF$)njan`Z z;%8nes(KOs9kkONK!f7H0yc*6^M;D_AAooeoR_($|N5!qFe)gPS@fPJiX00U^ zuUfCD^{MPRf6_4O4hYuKkH||48l>Z{oj@mD$3LYGEx~D$_lRaJAFSi(S3KD>&ctz` z|0V6@0UD&Q>-dFC-_>!PC#^uakFA2flVa-?%{VSt$G_JYS^xAod(vu@s}35Z$C^>` zWzb&tD(P*RXsWHWCv9rIq8aaH&tvjY@#&ApJLwmUfd|omzFV)p3G@e2Tb9dJ&Pmp` zDxL`{{|vdtD-UF?+sb+`y@cZD^wt~*ZZ61sL^BTz;%8nah3`k`brman@$sIt6YW-k z+oi*>&y(Mk`8(0Y&-WMj36`S!=p^pD>D=oao;1SxM>DU=?xT}*uX-*!zb5TZTg^G+ z8}j52f!l?8!Tm>ZkA?nT@3hH#L^EH>?xXTCX>ieT&mu^S==gF^c3$vfQ29P^r@)6Q zr9T1s7@b%09#Pxq;67SSyIq6+MXz%v9Z$Wqp+UO8hWogFdmga=_++-Fdn)v?YA*Q< zJw?=ZmtV*FQr-xM1@n9sd1*m|bdH6;&UD-?OXqBemf$qWdqi!YX6vQ&Crv1t-_)^} z*Xy=P6QMjngUZi<$C`dpCH*?+V{?7UdqnMrX77tnnxrwTe=@row+Tv<`8VXr^SXc1 zA+G(1gU65D*Z;Ck(nPwmp^w$gVVm`i+Mf%~<6CI=hhTm$ATKZ3`wGc*a~WmTp zJfC_r1*c8kBbwDGIFIo$sjg_Avk0>Dcp>fN1sXIT^I%ipLzRm6dgx=EB(LN>qFE;f z=ke9lwFLc(&*NLEmj>+&dGdF_%UnM`rQg%v5Pb{jKL~xylQgIISnp`oi`jfv{)W27 zV7?zGuUHx1kSG5hygJk?n(sHMM^kXx;D!R+;x4fDUA_&J`wfW#)axgzfob(|a=Z=M?_ z-SGqSsQA8xiZOe>aOZpFGL*e%{q{e2zu-oJex>d$ZzhTwqjH5*J{NU-nOn={7{8Ll zq>udZPMfHl7Oo#UhCJmPQ2uFwZg$|M`%{RvpuO@QQRkLkSMBgK>5CG_-ACda$wxnk z7tx^d)nP95L9NE+b#of4yjE^uy`s*^{yv?jd>mXR>>pfc8h1qw$bbjvgbkhsSLjt;NExTiY<ujjkr zkmF>?lm8vu!0GRuEfc(AxYH5S&r;;$TqrNlpmO)j8~UJD z@m4?|qw`AMBkFo8INxuiUGjc?s+z^2@uxs(LxalCfqzbP$EItHbX%a0RdZR%dg~F* znc#Ib&v(M#1oPZUURux~omzN~=_KBya|J|8aGK;jqB&Et=Wgj&Rus=~;@GRZ_kk;~ zrky-MgY?^BZL05U$~Z@!f@`P_p7VcyAE{h~uAf`yoxDdhC-}RrmDka(J@xO`GR1W_ zRLmTIL!SJ7@GRF}-|HQ>SNMjV=KWFV=h_{^hpcxr_vGL@`h<2h!SQ{Tyu2{JAy57l zcw>QHcK%841&F5Lw8?u!b323U2p^S;ijH#-fpem`-+=N04Jzk&R^A=@pjP_tLm#8_ zO5P*tj)LpxZQ3QD7o@6L92);KC=J>f^5nmOub6I+=d-GadLMJ8=JXru9d)<+=OwPE zs!gc7Gn?o8ShkBV!#aqR_S(<|O%6mlJ_j*0e3qC5}FEQWY3tHmV z>vDM!4Ju!r{+|UtR4M%plChPQSLHpTdB4b>kE$4>@{6E6k%wzA&Qyc@IgyJ~;*KMCf02ihuD#y8~2?+$wBJ3YbxW*p`r40=#=Q*Kji0^ms_ygS2sB{m9K32_T)gjg^I`0MlT%hxs`)t)F z!8{*LURux~9q!Rpdj>k1W$7FP(Gr{{d5`G)RkG&~=~s>EF~8n%pnn4GAO1Vb1zI|t5RR`9?|)K&fbr!I*GaoS${XX8uuSi{g{74p8P-I?ykK~<2`>FJm$N& ztEu;~x;ZSj-qHD=Wa|dsLC#g}AH>%{US1gAkSBj3JSEi2PGhInO+A`|_EqFPq6;?3 z){QEBRQ)yh50K%I;d#t!;VOB72F*u3{72A9m1W7jxZ(`1Nv(NLLEYcD-%O%xspIE( zx(50=c60SFQ;jaD2-Ypu&8mL}{)5ZNty{bXuTt#LptvuA^c8k(FvZNI_?aR&cje1ph4v~!b?K^frk^w$pbV< z|2gCx@d<$A753E4Es@iT|!mz01eWA7d{v2v!HX{RWCz1 z9t7=`_lPcP3-s|-_40uKuAis>&a}IbeL70G$4B+5)W7R|>^+tjKIwX1y*cGRcC9JZ zjO7ts^nJFTSC6FKS=oA1y-hNv#x+Q%4@_RiCpubg%6RYkjO4pi>3jVCeH{0kZvB^5 zLi5dKr&tB;mG_9|Z;aJ^ie^mm8(q-C}G zlJ|(_H)Qvd>S5Gv6&xqcpT_0>?D}z>4SCAOa9qAo`$0z@big6wihnn(`XJi)Sal4m z_p{#7#m5BqlZn)E{2iqCYbY;_Z^)BB7497B72Z#(Poy4A!D*BCh%Ro*?kDn5y?fz2 z2N5I_Egz>td4UF%9}3;~1$-}6mgRDb7Uyzzol70(;s1;G39ESzJe^}VSN=V5+(j3E zp50HX&!pX$ADBnQR{<3x?F@PHRq)iL-`=H;cLVi)&Z~7yd7bMKT~Zbt@5`v;d~lH7 z45+zgd_$gm7d$i6D>~lo)T1eAUrpX4y5!Q}c;ln`?Be5X5oE{v0@}$7G|1m{SP}S8 zrLL>_(8uV!lJ|%%?VHVaO+D?Zg8oJK@9Hb5mo_v=cOIOc^kce{pP-g5_tiAkYR%;} z)+@TSBU?9X)}xN&;GpsDfYO2nm0tnp1v;8$>D&#`5}YP^kLc3-f^`f1>iNatRW z*R3PmkDUj67^HtIbf5nZ;uoLBC0DTYpMgHMYW02GdPNJi3D&JgsB`bzC;ijs;A-xl z)vALA={*eHec87kK&|w?f@lg(`?Dm?Hd-(%dw)nis_*{scxz(X$pbV$zM#YUCI29*8^$z{sv>~*-Y=jU-t+c%Ksl+lmAC}7yEaD zaeg4FIjrV*m%qR5jqbX>Uy*PyBR40-b0M{C^c`$0!0@fJQG)!ah8zt=l$@*dH@&dr{W+>Awtp%x+Gfx8Bjhs$jmqp&eh6cThZU!+Rj(8}j5ohW95v zb$aa=`jp;#5KX~pllO=grr)PhJABkUTs+^&i0Ru|dS0se63PoSsGRGz=83?EDjAnk z#Eq@2yejVzUHP+YzU!Z){^_897zg7|UXglfLxXfbhi~u~m<}3vB-;V*^6E?3caU?| zf&ApV$up-8@})L@E>u2wWnag6f7Pb`ekWb8Eq#N^mZSgYfv&%gPF_D5TWzJGyhn7^ z0oi?2dXsb6dTHJYg_1Jaee(MM16GCzq0%2qiH7( z&>(&88F)^#2m1a#I{8W}ytYDO6P)*HNt$hR&AY*MG?n_3GXHiR&8A#+ z(4cthU`^0Iy^b!R98JM#&rQ;7qiatH&LezG4!#Evj8u3XT}C^3fClN$f^|W!^g6nR zay$syPySbuW*c4mP@s>m$j=Ik z&+UaiugxdR12jngMtF(oCx2l@`rIqhn02q1{IK^@*dF*-)85v z^lLXP5vOyU-7jhnpq)HGgYjmc(K5EbFMZAk?wkJB>J53N_UXjFDy*NvmDJ~*$w zB`+;#kj~ri`9Q~?*L8gt(X~F#h{n}Sb%(HWx>DR4IJ9&Tx>3;>^&h%Yf z8G3h7zEk1-qMp}?^<%8}(o6gt{eI~Cxs~_2jZ7|D^h9>QsN?;E+OIPI>2+1NHGQZP z4a8d~X0PkFPwy9XgDFQ-(7w*UW+xlndT@4L$wyt^Ud;E-w37#DkhWs`S>V@SS9N<* zjt9Yc*)2)4jc&a*(8pKZM!nGAhj#J+4bmS5e;(-j>#B~|=<*;qFXTO<+tv^C@m05N zFZ2(iojgE;^nVG5nf}o9x~iK%xsO@bPTk?wE4r;LxULp(yx$DY>p#*~TF@Y!gW)d& zo%Fgof$|ASOQ%WRBf4!tc3nxoZvPT-I>&+j$+VLPXpsIN;K7-`tNS@+=RhA@o%)_> zy`tM!563w>JdG6(4mc^djCC z+Q|bnNWUDO7U-wvbtmO`5S*8pNt$hR`zL`uzUt2Gh5q@plLu&!eiJMY^wabDBFga~ zXkSO(Bf8^|Kp$Uq!QTZ6Mk=^p)Gef)JV1l=yJ3^{+QH828z}cN*KzLFU2VOhJ8sC% z>-u%68`nRn)Ofc;X+eX^FNfWMPI_KHK{;B2_I2bvqC4IS&TI7Rg5UiMMkdLq;@B)K>1+OorESt+sS<8Aay@by5x1gWfI(g@HzejZEzQJ|%5_O9* z|8`w{M7ipqLGiu-pAFil*VUJlqbWG;Pm?s;=+66t^9mnz!S4VDBNfbdeMCEXfClNm z4_^p+`Rl5FCCc$2XkX7*_D`4}R~lep}i~3mT-eKKx0b90&6}ly>p} z4btBluAk|V_G=g>|bph5bT@bpaI)s=ByIF#%1uA=+JLzKT@y_a4> z=h z5u8`}sGrq~`M#TW@&FCezY@+1^waC=Vao9!XkUL{l4cv-H!sk~SAFokz+j}p>*_Ju z$pbV<{|Vw|{2u3Q@f0=gDdNLh`eV+VleE#sU zdJWR&-2;;kynP!T_xGWXy?zPlw|pJ*aR1HO_Y3O3qmJv(L2-Q!6*J=-@|>?^>Yoht zbb)zD?@NfL;IzqmMEAdweV;=<>Ypt?Fwn=> zls>)CA3{5MfClMr2GZ9&8Tu@ik?=Ug!^}owPVkhCKN_VJ_28 zJ_z?M=UeZkm(cwF9r`(S zbH)AFBYLPN`##Tz~bwxoO;C$4T}3@I5vn|Z(vEc7NRXU58QV>qK8)s z&M*8-Ikp$`-b6cjfClN8LH9mG>f2vm?Uds|a9&!HG~4LmKLz^unsRzC^t)&$56~d} z23Qux@2{^5D93}K{S@*Z(Zj*t>z;zIDV4p@UqCx)ahwc!@>jq=W%|hnt_b>v zacKOPptPYu^qJVThg7N?jD(880 z%0r?4z$9+&<5SZ6s=Rz^y`q0#5a{D;%45CI*IFzO&>(%D9j3U~|LO5h&iARyQSP55 zv{&9EdZbUFkFP03um97L?12iMsjDPfI!=Z><+@kjm&KoaaPC`h{HMyJk6q{V)HSVl z^vIus^ZjqM<9cwAUYum7VYMF?G38^B#PV zuKv5je8O}fef~3bL%2%dLzQK@T!ZH0(8Bvm!)ug(X1$kQLi5eNC7ok8S9_RT^vL(Y z_4a4ltrqw%y56Q9K)qsz2F1M#+%W8yTyIkkrQF}woQH#~SM=yVv-52#ex?S$0~n4} zaK0T$J9&Tx>GSL`b(gSLa=lGGmU27@&dX6rnr-yx%Yi<=rtZ;;kS`MPb(F7@BzE#w*$%xG^m_shpA@;K2$0F^PrE>dF`@Z(c?P@=R2PlPdz*6AI72a zFNM;E29@jCur}=H&v))=(iWVD%ab(Q=Uop4ceR$Jf-ZUg+~2F;yO*LHay9Om*KgNY6KazW8{<~D%!3XcmZ^J6IlNV^v zyuSsX3gT8}buQZBgQQi%UG#koewNEM;<>?}3pU2mOlTf9!=ImP%~`|7CKx?=Mt0pb z>`OcM`ACWRRQ$hyt0c4$RKAktAc$YDW6CIhfbxF1+(pf~+=UzQJ?H8Cz1XvpIk5ge zkhtJ6`mi=$_%Z#t&gSn7@25X&oW}i8DDEMU*ahtywoB4%qbL89o%foLhNAzUkj_AO zpKIWL>gIrXFerXb)rOVA_>=3tVI<{v5S*9YlQi4tsb2^B_-fd=7w6v?+Q|bnNPkDz zKh#gI`-TH4$AjR!koSn5x+&1dS3~f3fx?jr;^&_2wDwJhVV|e$*U{{r)ACa8z$rl8C3mu1Bp^shXbi<9-J9_qr?0j$B zgt~)+^Zj1(ika~ZdGas8;J&^?c%De_If$mfGo!2qG59i$rTW9C{^lxalMbN+Kd~ZC2dTB$0boYer zd;7`yHq5^--N-#n+Jf`&t0c`fdg0>Wc;lyWr&7l|_yUD=j)C$34Jsc8gZI;irRV!e zl>7Ut^KzW^ie3zUH?0w0jlu5%hBHtw@2AsF9-u+`tX+-c!e0J-Ka+Ai2--K2_lRB$ zemAWVUyVioPcWUy0{wE@$pbVlH2exj*hY z&%c9Q2M!vq2}%nZR9*&8OLhD?E}iosT7uIg?-4CI*z2er`i*Cf4t^Lg9m}G0&vA_x z(@q|sLHZ4_%=bwv%5u48(z>TKFM)f&?Q^-N7C0|$v=sM>>pJM?)_K3u^r9u#=2*>u z{9geZ(wP1HshoSUtE1ka@&)kXwEcjjN_zJ~GzF)9N0Me6y)?xC-3GP8N8|Yef^X`i zV-?N!ziB5A&>;Pr;exc!z@$p!J`M38I4_SSX|~Zzt${wi8m}A>{6a`NR+0Wow37#D zkp4sP=Clvjlpy`LARYwg<<%t3HhSr+Kp$U?cMJ%A5HKC9NdF_+$pbV<{{{F^+GlW5 zCH*fU9t7v*(gopN_#rCdkkF zFgeTJe%d-o72D{QewiQnZ2WZ4fA=Gueo!8uLFIUzmP_@ACRNhswZ1$E&Wo=i8@*B) z=;LeJ@Cmn0UD%#ARM0R@0e6c{{)B!!Ff3*NwbY!y)4kj*R;{S&_9iK@&FCep8yX` z^#=}cb<+Pk#Dn0xoSvlFMz5{mzfY!i_?mV|FZ9c4ClAmd{gdGY(;w*SG;SrtgW$Z7 z_lREmYoL#>X~**Dyj+;GKOq)YFV+&4$yhrrq@qN8SybsV$9-u+`*TIWY{p2)q`j1hL2SNL34<~81(Hr{&`uLi5S@C_n zg#L51lLu&!{=M+JR6o0~PkWVeJP6uPdof9~jow%g=;LeJEyefs68i7bP9C5^`cK1q zQ~kk7m5%qP5D$X$@AwY^PW6W*Rp>XZML8Y> z?VDCh(rlwQ{}SlqYuby&_w}CoO&ico9-u+`dS-Yl)%W-DGVaY>YkIFdypJ{g3LnQ= z@1>Ve{F^0nAQ8<))5azjz4>GozvgAy2gT13CF1`DV=xDzf%u!&)f}Yp4^671KLp}I za9*}c(rlx*b_(?I)wEjib3_UKU1%o{&>;Q(aNShjKSxM^B*cT@yzHK&*+y@51p4@D z+PL^WUP6Cg+Q|bnNPkDzKh+>YC5tP z`ZctZ2WXJ~nee#rd`o)Y@%9}y>2t4Z@-gc*K~tUeir!h0yC99oyRSFRqTJtCohEsY=-pMb`?~a-{#o#Lfm!aK_K*(G11G^^m{dg*xYrky-MgY>V2^HTlnzTWgO<#-UBm-~`5+vvRm0)2cn%`bSl zURwW2+Q|bnNdFFaWvZXu*PC9X91nu?@=TIu8@>0hKp$UC*B888FRlLu?c@O(r2iPa zBh}CD>rEd}jt9Ycc{@q7jox27(8pKPeFZPqOY8rKcJcrX(ti~`mg)~lsyN@8`%;bv z!Fl;ANwbaK|68Dsucl`TULKXyZI0wCd?3J{Xm*(}YSM>g~ zUOz1=qn_(l&jP%L%}u`+UJO@-S--UP|NdU{l_!q3dod4cOWdMC`L#6{={#ij_h#lo zV+-0hZ|#!WL?7&y9S6-%bKhR*52KwtK!fx*hij+$J0w+Vw==|p;JlFch(4GT=;Nz- z{a)ygqMbZIgY>tDn@j(f1?zkBew6!|wT3tU(t1T7E+4G#Uo(FdeudR|2SaH=gUa1| zt*K77zBeC69a@6ZB<~S@I3!!&rQf`B(faN!hwFRuZ)qnF&>;PT;2vH-tuy&^y+P#@;BV9R{y<9a?+{JFX`h~?*+w6&6&zQ5 zG#^&9zL$!Z*WJ!T(d+-_lPTx*e{x*2^}V^Bay$sm3)ikk^wAlCKE9fdDO%r4>37pk z9-u+-mqA|tC;EPUr>tc|%4zujY`wS`eda)Lb8&u>W*dF1uTIizqmOqD^zqf)QgnYQrGGo^v<*^@ID% z{gmTDa9-|8(rlxTy8?ZDHJ@L!u9VV$ly>p}4boo(FHiMZWCWf6&q6#1+BZLuq}fKF zEEDMCtNH3)=)Xccd4LA#FNTX!{h>*f^xuJa5S*9SlQi4tlVbvXd^O+I3;j=MClAmd z{Uva5svoTDpHq$p!FeI?5q)xRppUQSCw^Riy2g(f&Y_%Nu9XN~4>y?$DuIJba4HrIEPv@#cc);C+%r*EV&iu`NbZK3L* zLFMbipQY^wBvsNI3egmtwqJ6|MxWJX$8|bBrmtDBu9uE?H`>VqG)RAIxPGdit?ScA zQ;rA0c^Q$U*+!pz5a`oo`X&YIdTIUrX(tcRApM=;)~SB>+&=vf%JCpLFJqH5+vxLy z0)2c*d>hwy=@gO)a=O$^k(SLpx=;Lep*n;c2wEh&@$pbV<{{(n=s_)m; zvRu6HcFFJ8pYTyG_b1NL{LEaRVXx(u-^0I_u`!lLLi67OnFGPiMPrg?8~x|+LHx|i z^xyR&{!ZFy4xmBt*TNIh`27hl{qrFn1m|T=l4cwI=Y>EYU(?U+h5iEC$pbVICchLzJT>Xg{62NA$&G!McwA^ec+i zb#J*~U4N8z@&FCezXx9H_0tL+=a-<5ZMynCmsaMYFLwym^{1)3r^vs?eG94%8dUxS zd^Bwztm_|9j;7$W-%ZkNqc5)vjw?QCY9d>m~GC)}x&~K!fx@hp(sleqGO_cNwqmcV|z(9w_6z@hzz1 zncl67C$O)D?f-Y5XSZNgb0lcrvQ3g^8+~F*ZZcS_CAPPF?xodhqPsuI&DCg{{A2P-+x!h)JG=6`7{;Xyl3`5!5aJJRy=x@T-^2d|4DE9X#P)y90S1}ixZPH+vw}z z!TfVvTDB=#-%HK^S+vtJfCkO~v2cfU{{8)3`V%1@1n1@KB+WMZx;xOvSIcjEp+A{+ z@&FCeKLZ|{>JLq-q(2SfL2zE`lQi4to8<$2e6^g|3;j0Q$pbVXE-k;@>suBU`BnKNzRo`r zSo=kk-{jj5@FQv-ABR3B#h|=L^xc5mDlVO;{26%Je~FKKveQQ2AU_YoMPAq6MqQk& z9W6dKH+Hs`MBg<9x~%Ih_x~4N*6tQ*`)2~DE!`L3!(Mlgccgeffj-6-jZNMo`tI{U z_Y3Nt`7gTPQ!j03knVf%1+P2U*Pz=PQ|@DIVQl3+qVIo|>9&7EySIK=x0NH(B5i1p zuKK;_bjOWNzep_I%_#RV>RfBx*m_0Z-|T{`%yl@dM~|%;^g&~VimMk-Xr?{o$Pn26n|?RJO^7S!S^Z^C%0NR z2h4*(8pHiUq`(`y%u<(mx8~L2zDv zo21#s(Jumhe6{WxJO|rQMf%6nP9C5^`iH{3tW$C&OaD}e2f=wcF-fzHqp5*DzFPMS zo-=KzBK@;yClAmd{bS*w)+xE7r9TnkL2zEqPSR}S=;J^iU#-6lp8ss9BK^sy$hIO1~cBL2zEkd&KdlH7vPq41sN!^uc|6pC=Ue~HRXpkQB*LsV!&(@XaDMwRq+D|2Ew(&B-_h{s! z_4=OcN{@J7qn$it&lSl$JVM!Rrk|}V?@^8iLHpJ>lQi3S+2DILt@vuar{}uTL;o|{ z$pbVf{+Hn+ra#ElG2b&twBkX~zV(YF%{E@PF1W7n)%sM=b){H;#&Wci2WXJ~$M9v- zw{>O4s)+}+m6sVSTCaH754=A8XRHkwTQuNbep}z{x!x4}YW-FoOyAa(85$c8g7ZS& zBVO*HEPnZF{UUg-x1kExl^L5dj=VyHG}fU1x4u*Q#u@%+>;!$xT03TJZ@uE>t_jwa z3+X>CTUTc6L0f4-gLJqj&sf8B?0IFz<@9fp2k6!w+U*Yav))TDp*TlDVijD>r1wXNrr@-XPSR}Sq>q-y(GTO-lG)VtM_*>J@)|G0? z@gO)a(q2EBevV=C0^v{MTn*Lx{r?_T7JP6v)XiCy-;}z1s z`=@sJnsHjs^`nP=7wzN$8l+zj&o=#RUFoJA4}$YT-XmV|fFOQ+%_#4=uJq8qly+SS z(}DDSF{1<4d;RoBm=xEY(8oOELeh(@SG?kt*}5{58Jn?Tu&z8vURux~9q!39I!wpb zm6&mm#-Iw+c)|GcCR~ZJDx zL{o6u?(5-7cJcrX(*FX!Y5KOV%v>{7l<956I4>I|X|{2nw=#YCn(?){G+$&>(&1!Sroi znYk@>co3Wy@*eTZ>EDl#Pkhb%NzZkqhyF0y$pbVCFZ zxsUaVS6L=lS8gW$3w@o&I}Az-8dT0bdFIbeCtFu|uT0M@nulcVA$>4B+Ila&gyK9L z606{1ChrliG9X)56#vX^3)dB!GQX^9ot`-X9+og2$dxOm?bG;ujr31~er{dgmhZn9Z zCF8B6ojgE;^iP9Fn|`*gOrabPg7Z?7q}j%+o)YNeYvyr<>q<%e7TU=JG)TW3o@V;l zy3$EG9t7=Y&P>v5<5eFE^zk+G%))i0r2hG|lLu&!eiJM=eXby&R(Med4LA#cf%&r&(@XeD93}~ypZ>Zf6^A{<7?*3!gZyj{_V7r z2WXJ~LfGx~(;w4P{Lexk^URw`KViM%pL`#zE8kI<%$mDj&wPcvw4gyci=aL)kh%0n zw90b1wy~7&47;IQd)P05?_2Msmr$IqLt+(N%;Y`d)qWAIE5twZx}NJw@GDkH{O{0C za{vvBe+ks*5H5aSBmFO-pWB)0`>FMcSDTtWugv_2x+Q7ABAI z(BG4G@{lMbgGrw=pe=9uw$8MTrW_A~^FrPuUcDvI$5-1HJ=d8Y`uo#P9-u+`!{Gq0 zpZEWBkpAFA$$pbV{ylrL@tO|?`uJ*_+H)Q0p?@RoE8>l^ZMzJvq}FW=wsGBsqJ0s6|eP0_Po;mXV!!7g8S8%w3QY# zNaqQ7uj$yj(tZZzW8rnstv&2N&*j?JvffKCL7eTYphv8N_R4$2Yi|*(E5zUSaL?zJ z;8)Syb=JN*?KB6_p!kWY?TIvgUsL8jW6yPR)ffNH?nVEx-anZ5Z@;tKy4nwR%PJKA z#`yBbR^Hp!v+8*5nrvNb|EXd~{b%c1`fPBaj&j$ixg*51~&_U$M~Q_#MBt0c`f zUT4|tyq1slReG*#J?47{+Q|bnNPjc9mgx_4b&7X)hzG%W*(pi0jn_Fg(8pK%dOg>* z9{PLHP9C5^`drEFo0-0?YwZV6jt9Yc**i(Ijn}y^(8pK%Rz26X9{PvUP9C5^`Xiyf zXQ1cfVMp4!)_x@Aco3YIUngm{@lUr2^zqfcQ_pp+hyJm&lLu&!{&+aj^qCEy`9B`w zL2zEkd&EC&2=wvQzIV@ct%v?!XeSTQApPIN@m@dqtA2@o9pye|tzGR^)+_$$XTiGm z73ce7*}B%=Oj~I|gLF=Tzc(FQ*Jdq4|L3S1&)%(lq#NOE>%H_6n&(zXtb+E+d&EEM zm#u4xzy0{0>st6{1@%5o`z)wAfCiN-rc=`ReU0?zLqE5!?|IfM{#j+PuFTaKY5!nd z`4{D?g9hm_f9%{d@Lg<8^-@=;N#Xyq@by5B*1IClAmd{afH=ra#ElX}+I_RE zjn}<9(8pK%RXx|09{MlSP9C5^`VYffOg~#!-liN6g7flPl4cvPw^g8zul758t}8wC zKc<~LK!fyOg!&$!*0mjv9OCK}|7Q>ng7(UL#Ou`u`uJ*pyyv=7tk3D5YnKOTkp2ho zMf3-wpZ--t^k=Eg$K3uE`8BOqyngz3korrS+r^Y zAk%XTOc~`q|Cu+4?$5 zW9Ad418LoHG3kAVq*GF*wnL$xW7jvi5>+3s|Cs;2vifhUF|2>Gz^HsTUq`(`<;>qK zyDo)bga(x#`@!+@h*naf(DgW!@p-b>AKRfF6BJC zXdd+4WvzF!E`(QG@1>VeoC_ea3NB{y9`QyeWxrFc_-CD4VqFRTY^7U27Sc|001b*? zF;!dqNtN_(g??^lsqc-}E8ghe!Meih)max>|7>01_4F*&L4)*|zgc>}-XB+6SN=^o znu61QAW5^0H{LHeukbNzL5X#xINqmeClAmd{k!1Rnf^dkD&ChM9t7=YJ(r}}#v5NA z=;LeFjV0EVV*R&hClAmd{U_jEnZB(nA5o46!FhQ%NwbafYX8I;T z$0}U2co4K#-XqRG9q8k0*1LtzE!h&$Kk0%_$2t%XqCw@$%R{Q~zCGxUf5*0z`2I;H`m(O%;U71J!De?fTA?sWR2cctx^;Hvz@&FCe{~a8g z>8I;T$3G~?gW$aItn3l@TRqUnSI40x)|F!Y3fjp7G)Vsx_`6Ks)|EQS@gO)aRY{s{ z-0v@eKE67REwQc?>o?O*9-u+`=R&>yc8kHF(8N`JV1l=8{xUBzWY{Ra{RBO+{fH8i}aP&E8c9EY+dP;*VTh{-&iHiZ^>OSXUm_7}h^qS9tx{p*m=g9`o0s_v`(9 z+q&`wILV8yhpsnqsyu)ZuL{#n`j(zzdPr3DSr*$UeG1pcqDmhs*#$ERZ+b*r-H zAZfkp+#4Qdy_a4>aUBSWRd6wr_lURrW4691{?2|S)|c=Lk&5$Rs5yWJl`E#LY@U-U z=^qV;Ct26`29t7uQN|I(9_YZ!Lw-aBTCzV)ViuK!RClAmd z{c8BPOnKp$V7Q%bBW#roIMP9C5^`WM0(#6LvuE`g~Svi<^hX*}nom;eN1;^8$g z-Xq@XnqXZa{>}x3>q<6d!MeJHcA5idQ2dJRDvLjcNTUWlL98JM#f0?A&##^@p=M_FWpDkQhO2s>y*VE1e zJ`B?578I<;?4MAM2SNMUD;POP_Mszry;78{*Dk2g7ZS&Bi?4yKp$VT*DYLE zO6u=PJ9&Tx=@anmeyP6uHeaHDIORTOtsS!uv0m{uRl&OQH1ogE*J-??p|qeu<-?)g zCvfKc7l6xhxvPH1|9>p{d!Dmz{=fUZsM)9Ei&zEimG_9ZxiVW<6#wiUOROv57a$eq z-=XFJ8dN?3>U)Yw{7F?=F1PTYT<+>+|7X7=buIILIrIGg=Xa!L*Wk+^Tj#yPT*up{ zzb7XD=PCyCZ|mA@o-bV;^#-*+2kQNLf4tLmZT3vc(G;9^bCPBoZ`%}{*Z7!ydWm(d zc)sV*P9C5^`cvRJnZB)S7g3G}!Fl0X*(2We^FSY8vnxuhYsLCk&`utpLHeC=N~Uk? z+I5uULC}7-e=STl-tJd{KE7r*msr<|^>3w}JV1l=7eKxK_VaJ++P#$HLC}8o9Z8yP zyxom~KE7tpE3vK>>;Ic}@&FCezZovb^oOWY>)K-w4}$i}d&C1a4)pOg`^pmQTCx5M zw37#Dkp4sP=8*>-dCkZj%1%(8oOcY0@uQuXw-{+4pJYY);*7zE0!452XbS zDt{I}WIFC~$;J5*iv;LsT|cf&Q+vlLu&!KCl0~*0V0|@^<>8D93}~ybO0qZQ{Wz1^W2v$`1(t5S0y9 zpuZpOHmRpJP6u%O>jwV;=z9k^oLW&;Sa8G8>~S8MB2#%G)SM< z|6My-mn7n{T<#Lqfs0#m%bwq#{kP;-hU>!{toPDO==lE?G6#b8T_-1Lw(;PHgZL*< zH+(?&ho~%=g80v-o#p@<6#wyXZ|gGD)k%L6#Dn0xl)0of@sL4*KEApp3<&=al?_&) zUr#%EfClNG1&_BbJGeUOPltFAoR@|q%{Cq~JoUyMN&h^E2f=yia!GCCAzuXg`06Sf82%w78>~S8QrgJ_G)TVp96$pbV<|2}wq zrk_4vb$v!T9t7v*!z9f%9$FFTG87GcR3>e?0y|zPdi_h5m+&fd|om{+vGYkm+x)O2watco3YIyh~~m z?-2Z*0r{H4{r|`AKXbOCojgE;^w)!Z^ak>gd)p6#N`D*ZW1h2llK1`MVZZnBOPljS z&z}w&j}^pep=VI}mTk|9*i9c9jzzI8gX;@cY%qu~0I_lSpmn*HAPoV}&KcG_ z-f7p|S}v#ah|m3Wo;fI<3aD5a-;gIi3;v-%&mR<8Nv{>6DL8HN9`R1cdp)(o$DHGe zs+FQK?D zhJKFST%B)n@lFr=*M)i7yaG=P{rlHUYOeSeLd6aZD(`~l7W5n7=AGwKX$#K7)k&Id zyz_y%HC#^q@H3~i7xR8Q?c@O(q<=Z=D$pP3^zWzKKO1X5=Pv6N@4PV3$Jd@Jdvc?#=EQ&=;Le7)xFSPLOXeY2I((`iwg7yJN-8( z$Ah5#9P%FVE@uY%_?mN9FZ6kR?zCP>hhd+m>?1hK^hfP)KPFARj<4?3K6ZCallO>s zc_Fu^OLM)?)%u%0OAy!GWymjqjBm(OzA|O6gnHTKF1@+SQ}1Kd-}qDBBi?mouQwo< zJ8u$y&+V%caVHVD%RTL=^M5X9tUQSZm6MtCe&9!y^05`=K2~|2o33RX|6NbY?ql<` zzJC<-4=y{W%RSI(Cs#}&EnPmhnwtyz5mXs#4fnmSC5$-~j)ddjmXQ1UQitN+2@<=Y z{oL)7G~0OBPqO!&H6L@A|B?AuoO?jc0W_$5JGfdHKleE4kAip*oEP#Q@ot9%`uLi= zc`x+2H#-mbFi3xQxLu-eKMXDXL!pmZ=k(lztXI6-4cX@lb06oJaF27)ct=8ML4(To zg}Y}u?rfJ1_d;n2PLsSxyxW^WoaoOT6}-Qn4P`F}-FbE_?c@O(r2iYZuXReQr2kjw zW1FkKCtI(0_w?_gtN)4cH`d?YU!QxnucO|e_Q%6xv-X_T$#I=TIhumgE^|q3;@$7| z*OPqVWA0JG`|H_Ih4I$YP9C5^`e(u8vrg{GN#jn3co4Lo+mNK$#>2M?^vkF_xyJ*W zKSlhqBApH>5740U$?&X9-<|f-KM&$Ta9+AxQk!^qeV~u8xn;ro>)B9+@n1?id4LA# zx53F-r@^X}{#6hUg7b2Dl4ctZ|1i++qP`(`e?1$jQ2!>{$pbVI;F3_<}Rij z4}$YT-Xk6{F3`u<+^*o&Pc~Gc{xh_b2WXJ~^>BXL$$k0Kt*hPpBx|cXKAI!>bl0Z! zUU~`5|I5(Nxz>)k&zoF4;@WIo>7GE{-obhHHhIMg4T|$gczqV9tt;VpL zPuG?1Jau>woR{^JG~0O3pJ)2=HTUZh>q@b{Vv-&-D8DvbF4Irfm2M_N9t7uQ>mq@cy zFKH(a&>;Qo;pUlsx~_B|PWkYprSn4GBOW<6(8pKz)+N@JV*NkRP9C5^`lI0XslNNt zWwNgDY&>@nbvizpBl$cPmRawmm*5z6p9uY&cTXVwN0W<3ULC9}@8I+CY+dR8D{U1k zG$_ua;HWIlbY1EG8|7#TPLsSxJo43SU6FqG;U(6UqVK78pG`Y?fClMn?v673q)Ktt zLLZy!TWP)GQF~?UN_V-&u>RS)(nPuHph0?N@a(L;JC&u^4$%~xc1x0G8;`m@IIr;0 z{kIb9N^!g_PTleV4bpFbWtqOMD;HCa2f=wcKS{HVM{g16e?yHkD+jw+MppUQamJ;hqvHtC}lLu&!{^iiW{vS7X@R5U6srkPj z;z7{9`>rI-HXi+MppUQa^GmEN#rluZP9C5^`ir1{{V#o6S6-(a4}$YT-Xq@YfIuH# z-QnN=&8D*8d8PY9+Q|bnNPjW(um8u5bzi!4>&n^7P`*ztH*agWGbG*3y?owT)_dtC zH2+^fKj+==kp9Hv;=R)EAN9o#uN}H4Wb4X2nz>ks*PuA@-n}@T9RIy$bml2ev;^&y z_lWm;IapWF?|!|+x>EE#)p;v21_Ou&>3<8~GySAW`s+~cV{?61w_fotM`i2Eyq{u>AIyp0%xI?;gMyp`dKS^EL1l-?E)O+ov4n;Qw;mVnQx~|L{N;w_`=fzdHY&>SOKp$W8Rxh!x6zlIsJ9&Tx>Fc~*Khsawm3gBn z$AjR!j7ZXK<1tl%KECE{Qes^x*599Y@&FCe*EO?sraxGfn*T!}9t7uQY?5Xhk9j-L z$Je}pCDxT<{ljS|56~ceuGe`xXZq>7GLQSKJP6JUd5?JS;QuMl!`HkKC7xG`^^c>S zw2nxJVV@`eC+_zvA26D~4|l-m(c?yqcmKcEx6wRs-<5`-Yk1ztNt$iE&$8M3_~-H7 zv#x&!#l?Mlo?>QvL!SI3ctn9-_Qsy{%Amj3J8kkF@je5y_wnUp-cjM#jta(1)>QeZ zgYp6mDrbG1cU;(qTIn}KAEWa+)q2JIG-vOlpT}#$d4CG~CzrZwt?~K1!fB&#PpifzCYW7B)@p@|v;flxwkrdXD2OLDg*Te2-#mg&u*1%l}idI_E6|9fZ8&d#o7 zqCC&v-}gSxd+(l^GxMG~vv+6aN|ptmi|Oe#uddH&(fG;BLw}Bc?Wr)9eEg5$ryRfl zjlT)rQE218$A4%p<-{QPSe{I;d3AlBjr57@p~m>vo(g^C`Y+?B7+`?(ABIhZHvW73 zhu)-|7z7{7tLZhbuJ2ZnK5;!XJ^r<)LSMQ52ly!l7$E%@;lqVCTlo9_3(AQ>@UeWH zUi0eu-Vx~&*F#UnzxGts;1%lloh9!?Lf7v6>Lzx^RO5cEEL-}IVSx6jaM{N!c$FS{}RgYnZ?`-Fb{ zdOLg&^LJ%o{ORvL$xU$_1BpfOF&&;>^Xm3_-+rzoKjIs{Q#ax`5kJiZx&aCHDX>p5 z4z^M$)c+ZfSOgyvw!!VYcN7Ql4d1sLah#8za)NF^f_)(zREVS39@)wFuXGs<12pM&IxXZ<~h%pL^l; zrGBz4iS+eZQcmy-P`fekwsJcLC`f+-v>a&6vJGy(w#ushTKQ;#S4QWMa+l?N@VWLm zK|dg&tPS2kjWQqtHTA!RjHhNx$l9X5 zYK{uMEW8Wu%MqudWeR#%ehjYv-jlG5w9Pe{?1Xu*R&m){yVBM&(ePT z1vbkoxNmDTR=ZdA?5x=+RJ;E1b9F!b&dr~zehxK%j4vR;-Ub%;6^u83uGZ{8J(_~v zWgA@o?76DAh@)nW{O9#uWN-sL-)nY-x|h%mNU(dt^-8TW2ldZ-oQ>7{=IgT?5Is+8 z_P}qOQa{;vq~9Ove#S2#!RE|f)01|a*?HRk+`v4fKN#BBYshU4YofvJzf9#P{(433 zTh=_yi-+`%g&MPcC*aEyY~9~`6!Z$`>6#O$M^o_H*ao-%Hm0Yzh@+-Y={#K+1NVU9 zI0q^g7@%@K&o%wyIH*;>7egDPkCiph;P$^OKTnU?3cmy5_F1y=R{vK)X~O`Op9zmD zwDafb8rC^!3qFQB(raGb0YAz2b2Y?Mb3*An-PO2xc=#BIBS89>!!rx|{yaTmH9j}& zX-D*?{y{h%wnILn3mwXP1GKf?=b|pCx&zLQ#!p^q&M%#(yBhx_{FDP2pz&*LmlwwG z&(k%nloNyCV`)mSd36W86zLOJ%^julbXWSb@ly;iK>Et-g9Uwmp00UWD$m`-lzFYhK+! zzsdC#SIsx2^HW#)o70D4fC1891y&XG{drpdSAq6kzW!|9Im?XTtTCc4v|e}@Jby;) z1j&KmbFp1|&8s`;&(ZkF%ZR1AF@Bz-ek@yse*AfQ#O{pq)WY}+=jjpq(vDaJAJbmx zHLvcV&+>EZ2;v*DK{w*qA3x0nx&aCHK)6*gjvkqV@^L667Qx4aZEy$gAH_j@Bev^C z97p1(oS++!U>^f_FT_zePmf^zA7MGr9z(Xl9o(Fsr$>B8UiV{i1l?!4hctHj4@j`j zg9FQY`Mz(&h1A zArI&0vk?zccWUuG{iFHdbL~Il=m#W}jfO+Z@z|ZIc*a1>f!D+~xI=#v#WNAV8;j@Z zAB|@!{>l;h0SR_1yt5onex4q|`8&(W2x(#)+@XJt;_0OB!Qy%PN8@=Mf8_}MfCT#~ zIJz7UA81xK`&DU+|IH7_higN`rAMoyK-A=9~nH{;Fa@p zY@OCs=EXzf-5D}w^&gO6?*V^R&?}r{YkN_Trr@=)4Q}vG`8if`)UI1P#}>xGJ)k)D zfjg(nI`ZXwj%t4s$3d;edmywi`dIsgR&MYE`8l?31^j*+x6hJ|zjQf^du{XsRNe>f zSZL?Zv9;$?j<(=qI3vC0)eTua-$&IFPi?Q#Iku~DUxJ@vfC18Hjjq+t1M)Wh99zrh zQG3a{HK=FZs%5RHy&J~Q_0ZA(=L_ZikB}S)J{Omz*SxwR7f0hKFSY$j=h%EK>9=+o z=bxc+00UI6u^n0%zdy&;-bOhw2tJmZ(raGbkk=x8;;KEPbdK#x|33T_0}PP9@~WQ$ zIWY)6meRh1Lu2g6B^iu_*_F-s@ILuX%Mx-kOhJd8vK98{^k=RAX5o^yBv(bqVGA9yiZf z;T&7XvZYuAAJaPNHLvc-Z}Rh_;;VDrh=a4a=0dswT-R|ls9T{Jhn*JuI#{t z&<{wk4~9FH;>jFzUmgu@%-$E<;EwK>pJVF|$8WzLUGfq2)khmThoHKNXz=E~IXc;yLz5^TFrZ=LG$Lgt9B);pKSjrcpdsL(4&(G_eit zn9ZYjuBYyV;yLz5d1GA-{>l;h0SR^;)bEuP8gHJuD4rH*IjI|#+ScA3^Gy^_8+F$g&#{Fr%kj*? zUpYcQAi;hV>h}r?jkic$s`+kdIX;)4;iK_rU3m`D*T|oSUKZYk^6@0JIjPf_u?_Cn zL-Tx$;ufom|D9oZNacKJ92yhj4@j{2p1rQF(714pt$Uq%=19;ptL~Nbnpbyh{5<;? zb=z%_R_gPs+-VNzKOn*W2Yj@w7d_8Dq8?4bYhxSSvDx!Xc_NOwCkyA;d`6>lY~5G* zY3%3*B-o!r{k~t^Ds!O!kz8kEm9K1rJ1%~XeXG7p{Y1~Pk&98UT;Law(BG1j>HGOD z>>TTVFWNj-C zjY2DTd|iHy9r-SGOUCW9WaF>?w}I*p2B>^p_|rl=e~ulwFXd^8q=MyR=$r? zJR^TmI>&Z3?t%Cz1{ffH*65Mz7WDl&mcOazf9GP&Z3{^Rgd4q$-B&zd}P%fk5mIdQ%($mkL7~&npbz?UXea=jXb1uj_pc+ zD1M3o21x&GcyvMEpJPYfKzViQ>0`Mzv~njlMEb-v^2E|Pwk!SH@ly;iK>F+xMxI^J z_vhG=!zd>P!N+n}dd;glX{AV?xJF)3I>&aUUyGk&fC19K1!^CVxAEuLkz*(ymU{YF zMuk@Hq_ZM@;u?8v=^UH)70$6Er{Jd;V1V?8!&?ga{v11U2Ia&c_*kZ<*Sxxuo{#j2 zYvf&}b8J`obMR9PFhKef;qZdKKgW)oNBNA@)5r3+(8`^>U8GN3BS)3aEnVrqg`Z-8 z0n+b)6ASwO9IM~U(w;~4qqc^-Lwgp5_6zG`eY6%qdtNHwbMbu;b0^;uji0=Xocf=~ zKWg!GELtZ55_FcLT;Jp7Im^$n)%=d`eU-{JXR${9h5aAj1M7a}S-j|j`F?HlW9OHTEBbb7X{-~R~ZVP!}z1ig=9P7LmpN`8JFNq$EDts8mx8GhUg8h1c~ z{XdkyTg(Gn$rOr%u`3qA$AoQgryQBbq4-9A-;Frdr61-*x&aBcwDfy<`Fs@4(W8Dt zz2!iAA=w6Z%AEWhJ*tJA|7(M^iu>H(!;D@12PD|rLH*pIpqKAENBxd^8>{x#vJLK( zFY|NssQ&1+70=OyE=&7v|9Mgl&<{wkIU|o+zZ6gApxo>YZOq;m+u%+;C_hJ!+7rL+ zO8sP8BIQG$Wqq#k3rMgJg}ut{HcefmKLlD1G-lZbck1)eIpk>SdKAymKbnsd@z*m3 z{eT3Un|#!s<#_DQR6J)u%fTpVVjJ9P+ePu5OI`osIr>NA(SA!gLO&qEu7-z}ZEu$+hsW! zB~5IDJG~Oc!#XzV+~PU9&}I4l9gDwmgnmGRJpopioYhC&RLDo+ z96jn$>TOQ+%o;U2w05V*&$IWbTRVE5J%z0~p#Ojb`&l@ltQS4co~Is7!E0k1-09i# zO!p0OjG9t7N9V(j&e5aZz)xdGHz2`&8S3}`<5ro2`hOeRSiLW{!JQF3$Ld+vM(OwU z;(p@i*eBF01{k2{+dTNxp1t{Z!h44QkwCg%LmTrb<@EE=%AJ|mzG6jwUwtd;m=6#7 z8_mTiX~6*Ld1=Gi?Mk7QJ9CWvU2OHcy!y!7`_!tOHBWV7fXbJFOGf^iQY*b*Lo@}w zkN#D9&8s_W2Rojhs#7wdQhu=nJ>j4_*hh)!ku+r zq)%LEG(n-@?9s9vlY8z!~tV%EE`ne+(oCg3ra_={2wJ z?4zUclb6x_8Te?Wi3Ssm{}lX`0~nz39|E_JnrLZ}{yC5s1Ru-k={2wJ>^YG>agE-u z@c$r0okjW=sbFPo{iEH%fh5v^j>MYW~7eB=S1EhZ~ydY}A zI_dRmC?^KN$8vvq&8s`-(@3AVMqgU^e+Z(^BK-#Z6ax&9{$23esL3|eYW$NRF$j7e zJvP1O)tx&a(kHIbHx~XMf~d1dzZE~l00X2y3f>hp*_K-A&xXVx_*iD9*SxxOCrA3k zHTwR-|3eUU7U@5MpJIRk(w_=PMNM>CmHyk17z7{7Yw0zw?!5oW|K7}K;u<}+@c$4* zokjW|;inj2fb<`QQ==w5didwh{eMjNc7A@yQT-n90C-Gjz3?tH{x2ap5PU8^O|N-% z=Uo(ypS+BoS@?etqQOMt{}+DB0SwUi--nMzO?t2ZpkKc@<-{Q9y?&AOnpbz;yhxw8 zM!#10JNQv&xqkif_$dY$ApP&)`%#k~ECAB~X&Qrk6-)g}p_MzoSFW$PMt|B3{Wa-> z7{mbd>z7dsu|5xA>HiuMgWzNNReH^OsvlXSo%F6 zF$g{uY=is5QjtD!)wBLbJNu}!DF55zrx;*>^f!X5(`2*azOud-W z$oG{Em$BdC9`aCsdqHWz0F`e8H;Qy@Us=C5@wxJ|C_>y+oip^eSA&Cl!Zf_?LSWj$x-`aSaY*}k&=c*<1=1EhBV>>v5t zzOw#w%Fz_O_DShAukM1E^XF9!1Ru+V z={2wJ!kr?0;;KKiyszv+|7!dc0}PPq5T{Kg9q8 zq<<^CD$=)oUHweTi9ztOOiQnMbr&5M=@VD|pUV5XF7zM9Pcgs%>DRzpBYo}bs`+=y z&sHi;*QWo!RU@C>#s}ay_-bgq@Gg}9ry)5Id@deKuX%MBJsORlywu-a-dA=p{ul96 z4q$-BKO5FWMq_S(kHI^Y2|%o7y9qvrx;*>^q+&XBYoRf z)_+PlF$j9E{~*2Q)m?mJq)%M+kCpe8UFd&eXHRMWjz$^)HwAmGkR2ERCOHfC19~622YjZ%b`bsf>mCenjo&gW_8`jZt-qwITZX zz$FLf@hR^556b(_F5=_+`1&uSIBb8}uvV(&b)>n5t~}f&&H4H&{f0_;f7yl3hWMc+ z29Sq_pTVVL{T}H&@H|uuf{$h6^qN;!y+))@Tn)>W_jg_B^Syh6Vt@hCUl0B))<;-* z?gzOP^xn`nz2?EBGy9^2oi+$#-# zfjo;E#)Z}k??U500+Iv4=VDNL&8w?^BN{(>Y1p_M<39mEyJ#Q+0TuKV|jT;JE}KC6c| zHs7{3v~rhylJ74YhO3XfeYU@Bm`J(mV1V@WS-CIrxBX>93*~4EUVBP<&8xfo!sz)) z91VAt_m^Faw*x=L00X4Y=d|I0NT0`=f37fJib3$P%t^0#b(g;y=@VB&ZFzs$h5ldh zQw%Ub`fYGrq`w)p%J(af7zDjHypUe=>aN%&(kHHlDdqiT7y57Erx;*>^q+xkk-qIO z8$P6*7z7{7yXiHr?uy}&K5;e7Deo`4(ElfXiU9^l|8@9Gq;LDn#^op{20`zQOQzSn zx+|BA^ogtCh4TJ#e*MN(@ly;iK>DA-*CYKcsjc>V%Sz)=bXSIJLFT1#7x=%lzieCs zEpi~}y^&ZA?#dJM@hdM4@0RzMU5tNS`XC2l0DWqF4WC8h*E4E;$~T6@Aoy4)Gq@|C zi1gLRlI8tn7y9J2Q8B;(wN-9cj`X*tR{A?aVi0^R+oadLx~qCb`ttpGd4Ji3{;v2b z1{ffH&Ffl`zI4=QUq}psk7bYanpbyK_V-)mhkxVx<^5$B`upRj7+`?(bx&;;>1%(f zeg{Ef5PU2H(`#PcRbNHpC$7eA%KOJI^pD0*F~9)n_k+7c`nIoZJehK05PU4hrPsW= zKOUT~tBu6fxJP+k*@gbu_$dY$ApIj?zgR!rS2kWmIWY)6mh;kUUfmyCB7Nd&99Z60 zcAV_tfK5;c3SKe22p+6iy#Q+1Oe;GU@ z)=&494PW!Q+>tunpWGwqzJTlht>;fYTI4|Rxu{LAd38fCkH$}48qe#-_$T709KZmL z{{eVeJpOcF+1NrkF$j8ZoRVJi>V`)DuS_FxHQwG0{SN#T0}PP{U4xy{+~6medQSH6oa7m zF{`B4yt->I$@LXiS907kn%#PvQQwYot$HWB7M}#h*ua zG5($LQw%Ub`WwSFB7NIeju}WfF$g}E{^>QZ?oYLmK5>m%yS%ULLVpN;JEsgiNq8=cL6N@gE5{6_ zoEQWj%jM}cukO01BYol;b7Xm6*@gZM_*JJ2JxTu}cygq_4Yl0&V{V7UAoy5rPOo`& z*KZN&6W5qC%lpbM^oQZ67+`?(uY(sw`nIneQ%gB92tJkv(`#Pc^|wX(#5Lyf^1iYQ z{W16rOBs5S{yp%zNZ2LPw-O=FhKf`!aghT- z?_;adYhK+AYe(ZJFJs#O^Z3WEh@Wx*12p~*;p6f6Spcf}+hD(~RP=ux`R|=R(;AK6 z#{AxY{JnqZsCY5@X`eg4FW3HD-w%xG1)oj(EqZrht4|mcrVf?uCc8D#eMDk_utr!@Iz~C zl6Av7*JC#!SKs$Mu=i%Y`VIDP;jgi$aqw}-#;!f=SZss4ahUzSug3K+^8C2fXk0r( zjhX%f66`%-Qq15{y^k6zo<4Br zl-6Hbz9VHD6^?mD7M=) zb5I_RhBo%Gj8(S5-PCOVPJsqvPk>u9|It4cDE3;)!)f>{7w88h*k{6hiY<8(r%*iS zLd${I#5TB_*NEb|5Wj)M6a7P{e@XoFnrwG_`^@K=t|4@j_YgJ%|7Zk{g~#P|ae>{no2F(28FmHhMlHR_ooVXQQ<4epj@qj>na z`q(yZ-|oi4&(X(fj?fQCus?>67US7Eb5MRhhnADE(!@5nTTYGQ`I@@9+`iq6XB?f3 zRgTaPNVpfOD0`(C&o-F@@r+x7ddtaJG-VsyEzjifj9V7Jx4C`06VHm=b3A9Xj(Pl? zepkjOXNo5v!REdk`*AToZOuIt-)hubjueAzgS&OhD84oE`$EVom4Bd^^}8sZUGQ6z+o`+p?18^>gnmGRy%$`s6whYnp?C&E%gH!tVjJ9Theh!m zMV)S^?#9FVJ5D)5KOn(A8E#vOXLIwY=ANjpRJ6w*_d5KP=OFjr_=&JH^s?|Sl#kP) z&B-{88Qb7)n;GTf9O`!A_U&#ySc}JLju?MHf_(|xtCWu|%tP@g7d9v3q={{Cx33e$ zGnBfcxP7}D4{Px_%@O(m3HFWf9uoO?WU?`qPq2*+pG_eit zjxkX@FH<-Azli54{FNj00}||K;Y8xuJUusUp8qRre|{MEJoT0nosDE0+?~hTIY!U> zx1h#Me*p>hhp@BQe|%0F_b&A|#&H@Gw!z)`m;9VG?g#2x=Q}4AqmI|ZPw`hwFhFtY zIrUT_o^+gFQ*LAPF=HFtonPhWq;X&1_iUkk;hd!BpVz=IAmMqqIOQJ}+hxn1_EF=P zrryS`vC1~MyDrVw;qfcr_cHTdJSQzM589Xd=Q8>M3H>VLAX(ho?mcYr@H#*;03KAxSax15ZZCbq%dJu-@CSL*n8ex-BLg5zQR z9j_drACO@04L2;tlPxOr#j?fQCuup?K z6yw=4bEvLVChuOU+;dv3q zUYghjcklO6JTs}gXTEdMg5&ALUpYcQAi;hF))eE3&qd>(px$yaUYghjci-TAUof8a zcRc^kZ)u;h;CNodUpYcQAi;haPASFH!#tFqdC+p=HL(ruzP2bH*5C0n=Q|fIIG*?M zSB}sRNU%SGkCfuc76`@j8MK^?mnOEs4O=&g=PT--o$p+<;CQqaD@W)DB%Hrjr0nHV zJlO(4JQIFG{k*ircr;}j+_0f}JQG&K@2&aHB@2v4-#d*bN74_d#^#>TS!_ZtxIfR? zZ+Y%64Sx~57T!gI=32z{Q7Io=n56RYYwB%IG-lZbH|+f=9~i{$#lyoVo0AD>$~L(B_m1M(k-F99I~OfD9_61ol72vfy&GJs6i>E5 zD4so`6v!SQe}`0pvv4@f8*2)8K3lPwU6=TK-lnIKJU zgL~j7Q9OrJx8r{i4{Nc%N6`;RC_4e}R*EN^6UB21w46+kCbq#naBdXOrPS^7U&M1Z z{>l;h0SWebaA5D>@790UK7;LzZ;(?L#d9IFoanna*#`IECi%~kCgH1dlgH2Ty9O!; z^dFF5-vm!6>c!`z3D;3?W1gTfVjJ9phves^2@gWS4=QKasCmW zU1;ggNfYj&+{Wr-#x}SITk~_$ggfv%uh715PMT0_8u$eyl#PNn729o^IVkU}#o5^X zSg{T6q3r*`q``y<@KWxB=$usSwUmcu{FMvz0}|{Oct^2iwhU@tH{oe$Iq;g;2KUg2 ze4jAkIs6_Vp6HxZ?6nln%lIot=m#X&ufkEqmYZb`)janXrM^;Gbol*n9BhZ*!#6Ug zh4`*~prbhw{FrlHH+<fqXV537R9uACO>w3R{XTvt`)N&p)ZR zIhi0$Y=awqaug5i<%H*mC;A1jVz0$`Ceq0S%@O(mNu@Hein3RWEyGekekLwKz2#&A znz9XU_)~d26ZtNF!n?(DTCvwsJS*c*j-(%uV6RH~r^S|AW)6x+Yq8}-nz9Y9X7ebX zHSznlcup$zT8d{K`l2K02PD|*!Kz}*Y#G#iO=K<3axxK3*#=j0YZMQk@rlb8&q>8z zOYtBwksL`sAi>@iu3BuFErULu9jUjROq3?J!PR8{e}T$(fom4eNyT1E@$7-Wa)f?B zg1r}9uh?>%%t85KEzWY{HL(qj|F3Qpf30{1K;1skKB3raDV~GzSB}sRNU#UNZHp~K z$cpE5XgTqk*akOZdKAw&`0Y|WClz}w#lspiQ8_|CAi=%_?p16V&Pmn$?U8wW@4#Ni zkA?OV&W6WQ_D$$z;aw;nmqVMAi5fGu!PTyn?^7lYrEWm+oK_rFDIeG4uQ_7;0SWev za8R+O{uGOc;<*LdoOn%agR8wVisw%J&MBVLioKTN8HT^+2>pNr`$2d~v1N~Jfl@pp zpygzuG_eh?_T4BRzKfqYw0KS{_F9T(9RA7?`T+^{M0jJdrT$ckhvI31mXnFn#5TCP zy`p$psk^gyPAm3WiihvQCk}(?2PD{?@WEos9@zq+cpin8lZn#AHn_TmD4wUN8(lmn z6?-kk^Bn%l5&8iM_KR?0v1N}f%|r3L0xc&KrHO5DBUg&zd7Zk};yJ0ZiJ$Np8D4vg@BgJf2Cb;m7~8)9rYEz@HpRKY)Gtqzx%2)=9q%rT+KdWKVp* z6lb<@RHxs?@*Tnd*}ibn+QesbrCi81IR5r+nl;v~NzC=cFS?nh1pkd;rB}~ByY=if zU~u-{e=v8OKd(&US(wd<&SJ8I?xz(Z0V`7eHtPgUJe21hh=Vy${{ad1PVkqRPWIkE zJ=>`NUeLy-vB)+!{)S@PZk#pB-utI6 ziigW=%-+|kaB!n9wR5BTVa=MfQ`SCvw{c1TFi1}17oc{W#V75N`DgF_2Q$Pp|3_1A zIq+k~Hn{r5^1qur=>+_?iVka8SJ`_xAE)83oS+|&U^9o4_Q@J$@BIh+X;(hZg_Z-a ziEVK8$3^k5woMus9oDk0viEX4m*KA*p&yW7UkMM-8fEYO2m2*a@mvipCzGU!ZE*FE zM)9z=O*$buEM;9~@8x*@g1>Tven5hK8$2^>l)d*Kyt$kd55HTc90`-88U6lW!zNKY z!>GG3IxJ;fW$)#9YVcQ%&<{wk>)@4HqwKx^;4S2&cv_(4WYVzIRuym!H%9TaQFndx zu+O^6-pldK!CyH-KOn(oZJBgi)+l@LKiDsc)s@P$Q!0yGPF|*c0^g`qTK0km!Q(?O z3-3btcoN#2OwyRK4X)vfC?9jFi~s+hY$(}#IUg_KuQ{@{)%TfTv$jpD%Nk|x{Ri`C zOXue`>X{>9k~FamuJOPqo-e3t`!D9_UHmmi=m#X&tk07k&Em-3d*{#lkEyqu=$SqV z+u$0f<=scx+fnz^A9>!F*P@_hS)-r;#a`9SI|CzGX#ZE$06i{d$yy7hnLd0&p_2>g{J^aB!X)|SaVvb<#P zz0>D?b)|CIHT?XfAI~p74=oemRq%YCZMTG87T$&CgXd;8CzCbi{5k5zejDZE6zaD7 zk@cpWkF)UK8QR+F2a#a2woUGpXC;gnmGR&Dt{g z+$@gly?1!tPri?O%gJPEVjJA}wexsd^z5kqFXE}eUpYcQAi=JKSNH1AKkDh-ulGTN z`}QA@KI`SA{EUO-NYFEVa(#NutDEqf{O2%}pW%7)w$_G@f^%#!CMI2{!wv$qyIx3i)O|o;)vYq4&x8`s^ki9_5=jCO=-x zcVPq@(1+sq0xA|5pz^oi+(H~_zQ3c~#^__kHaNb&NLSYcpReHah4zJfPjS>s1HS;; zO<9bxPttb1irM!1Qx6Rl5mOe6;?HN>-)B>H zre0&jFCf8YeV(#O+K$t8{4`7R&zUyMx#o1r?xD4td~r12CsCJGDW3zNa$Q>gr?93@ z*)rBE&G&)SqbcZp3bw&b9%XvU3vo=@wmjcq1o?aq!B4Tk0L8Z-+&PLvmFo9cXk+xT zVjCRyU!LzH@#__}FX#Id>ZO5SK!SZbJXG!WIiO!x`Thg-Hs&eH>Di&Ro09z=r#@eI zLgvFmG4mtH$WQ}Ei@2G{hl zeeWng;+S$vG2ihBe8LsSV^Fcc0F|>QPq{megW78L(O>fH`s4rI_pVc(B`(Xc&lR@8 zHTSc>zmVYbB)l(Kj8OD+`gFarX@`Szkr1PmZAJhwc~fCdXye$ z(*FtdHfH6tDSd*f3pXtrzw*5WelJ+hjHl@r*o;;E2PD|*Q2s+fuaNJiU*dzNpm*5@ zH*NPk--@GYkz&5%5oGyp(in(E3{ZT0lhU+g90#@X{VlXHDpuJBH*I8|@1~8YTPAK_ z%J){(O9Q`v1e^80X&q~~Sr_@wi-}Yqxn9`L3qk#@wWwUJzQl)?K1}^L*BP zcxXIBp~jl;FVcJuqwJu9UY_r2_MoeB|F6a~yb<0DRmPZ``}m$0?u+t$7erIgyKIAN zJvEwd^3XJBzWELr4Dv*T+@F*g8c*> zQPc}Job(=sXbN5%+u){Ok)L-JN7Ja{d>2NbP&BX4K*a(BRL+{*G_DXw`uTp5avP(M z72DvZzmuPLoBoR5#6tT#;p%@Llm>nQ3HBTC3AIbV&*|UifWr4VO&?HiWA-_HC$x4m zF3a=XyexiWG)N%5FQCRs{{aa$_i58#i+Y88a~_wb;I*+0ZpN4>-^9`MVlm%^5m>&P z)sJF<0g8_`xoKV@4xjJlB`CKsDpuJBH*=Ld-_2F{y-{di$anMdsfPRl68c+-^6%9y z{WheW@8%7uw=pZH&FhBNZss*nzO_dDJ zpEq-_HP^yBLoW;Og3nj;mXI+EdY5f*GpFS9tvoa@QJn8W2DAD89e&CM3}C*S*@rYQ zU&uo`-@8(7Irh22Hn_IcqxtTM-%5q{#rf`I8u$eylk!v0}|}xV9!`D%yz1GB=u+tdT+)yxV9Ja^RD7(-nE?X zFoHCYpW|~99Fj8YNT2_7O^)JFrRMugXk+xTVjEoh_W60Y`BeP&iQ4Dc_Rp8*KbQu7 z0SRRn!Q;|){kzKdRn*&@!wB+x^SNwREHFU%z83x=ibIvk_x;eu=wrn;xLHR>`Mw9g zi=y`BeAiMh4g3NUZ1w}qx2m1K4e8?kok!v z0}||6@Sa$&l<(=(qbcaU8Qb7GHi`009L@I^^Bs*K&-Wbs6blSczWsADibIvk_mj}Z z=wrn;xQ-j6d_RicsHlB8-_Mx_egO$(tpClk)Xsk!QcSq?UxzkkpVL=DYd8Dn`F?z= z!>=aF_dl>TR{9S}us?&37WDFjOYcL7rr@=)4Q}>s`F^;WIGUd<<~tsNk3@O>5-JuL zpmNsa=I7!#sFnT?(8lOv#WuLvb@_g@`5XLRjN3;Er~j$!gS`fR0SV=-|IMFSyYO)| z5A>(%-nB6+r&E^+tzBoYDBqjnH#g7sR2!@M4@hVao4+aO74kiG^;A=Bq%GUvI#18@ ztvH&0m@nU91X;ePu0tOhKMat)DqJ*=-gi}Jl2w#J(8FZ_9P>fV&C zSI{fw`}fqNDR^ycgPU`2lyBmgx=}IT@d!e``{AcpV1V-73vL$2L9OzA5VSG+Sg{T6 z;YFf+?~kAVxk6CQ$D#g*KxyC?kYKYGPTkvdH!D5BrO%o-)y6zkIXyPCb`M_><@;{x zHua+{sJur*d&Yke!}T?qFt=;d)r?_7wc;I*+0?%{D!zKLV%LG$H1j3DH@8b8GX z1C)=`;gC2EYNdZ0v@!Zvu?_B#Rik`gj-UUz0{Ko=^Kq#Ed!aP&3rMh8f2Uq(x|^5s zUCr5iJfGWD@!{HkK6tiGeGImSUKZYk#y=8T&ZlZlhX*^xSy_9v02_IBdn7 z?=RBNS2Jao7si|CNqQ3@nu6EHHn>M-NApb_Q*WDZzC#AXe3PfCiUkH}K3J2d-W$h3 zt@PQ1WMiDFSg{T6(G8;co=M&Par@HqOmid+`~nhe*8i!^YL|W+P>kd%4QbzLc*o@21HZv+Sms7=u7!|YbtR}?I`BE zFam|5ynYPlrOZ0=<^H}c#F6IvGkk4~Qxz+=!9BKPe%_k;J$32N75w)=%3BzRbiaYp zh5;)70KU?TKc3Wk|DJv9s|?0HZ86GitjguI(5T`b&*qu?dK#Zs&4UO1O^e)@r9zVeDEBR44^|Sc*5Tnp-x|PpqJQEa)7@+c{Y5z?Y zht;UxwV|25?V6#Ld%UT#thdyj{lm1Sv-Xx^m9wtYmud{vQYV5y!L@WO6Y*0FFhKeP;T}PM z3tuPwiy<)xJ{D|)d$KvwC$4FG$G?ZR0R5r(DFzrI{o~+3ufJ=bo(H8L@M=DfI8CbO zozGco0=Y9=o`#$k7dkZl8z5s7^bDDHZFq0B{RAVK5I;njPyd|_xA1o@LWOdXBsQf`VEca*n{CY8siIt|{wVTpwUft7M z+Id=W5y!NVIJ8>E%=*Rl$>v|xaAK7nsUI{IK$xFlrasC=I zRzdHw4epsw^Z$oQjeUgvg*HzoUq4}~>If-@~9L`6N zd0wlbvh-qeLhA)yT+Y1c|3SFr^va^oK3l1rL5?@rp;B3A<;v1$ytBY&d4 zMQrMR|I=~+eu@DGNPjQ5eWq_U(mx8?*nHc;p_Q9^T)q!%IaGaQ?el$L%Sn{04hBe1 zpN#{8|E9i9dS^j21+RT-dd;hw`+B|)Xd#Z4{fhT-m*c$wJDsa!2s!81<#LkbZ2RtcSE!Uy~{SZzrGMXFVJtfq&Utz;z<8~{1gKW zkp8Xks$AdKNxu==*jm)q&hXT`=eCbNuOq0tHE$n2uahZP9So4(L-78{Uw4-Drb9FZ zugzKA;GTOYKTj!+mb<$#-cI}!0}PP<1o%*-uRBZnoCy_!;A6oyxaaqb^ogrwWH&_8r4KCWzYJ~6ExLD}53StujrsnvRnLJdqIrE2TUszcI#0t{ zxlXpfYK7&)fb6 z=hpZ6{ra2!!+5in)%Z8DZk)pVc*x$imCsS@AlNr^T8QtAw{>kuF2n$puc%z)dC={x z`@5AjSGf@M-fC+jrh75_J!JWjpO%0AhdfAUbEp_#fXWl-*YEUh$@aOete=WO@Ud)_ zUi0c+yeHphDz4U_c0<1xeu@DGNMCcAt4~guEmxX43N%w@I=Msb;3Tc^?J(D67(+H;Qlr&Umv93dV2Bx$s*1kn?8Rx z%Tlb)_<6QOYrsHMncF_Gi|GC7BKGgBq@sQpZP_fwW1o-j<`+GRIsF!|t@X$EFf;Kj- zwXzNF?}_R0?4G_X&%bXA|2xK6AVZxjKr>~r9$S)wFobT~lOL=ElDagb0)u^|zYpk*j?$zb(_g9pM zHSv4D@aHs(!IbmB{i<9@KOn(g4^|bM_Q)I*&qmO4AWhi@_v-0UJbrEpe@?U5X*r&) z=!+alKOn*07Oq-s>h}n8Qan3C%gJ6>y|BH{*<(qwjtfl5_52zfW zACO@01=lOavw7yAc=myo6R(MFaPzi~@-qNG{)|%m&HInWb1?qO5&8iM_8_=zF`g|l z2gP$bw46+rCbq%NyEBUC9O`!A?-52z(T~P+A^yq{`T+^{C2+4|JX>ZC)s@Q3)6!?? z%mcYT9$pLYp^PtY_(N32jc)w`_xZ^SnrRJL*>Jrmp5;XX0dzq#uxA_kzDH#gl1De|KnO zpCL_bgM0IDQ9K7zxBh<-&))cRPLO^;g1sN?k;ha1eV`fpQ*ZHUZ!O#4-r70ech79* z{&~fAFdF}naA!#W0SWeruvbwp-gnP9hI$+G42==n;NChV-*?a896V#Y1?;1@f!P=aS)yIr&aBn?r-#aGwoB{VMv@h(tXIx7Ckkl{hprUqH zz!Qt@cnqY_eJ~W-*!@_s4esqj^5^`F>+m~x0sHQ*^1wdF=K}qJgtA-V8O3{@t5F`msb2gSo$tQ-k5q={{C@BAu? zXDoHsEnwf>RXmgNSB}sRNU*uTXWUwhCwqMA9592mSUD1ANE6%O-nk-*r=7a{7O?N` zDxQb&SB}sRNU$G+wZ(X{$C{649`%-!8PdcyxOd)(;(3d@u?yIDcNGuo-wfpl{eT4f zBiLMwCwr__swJ|EL(x)|rFi`6>056KTpexc63!;#nQPuNJWH?kb*N;ZKgFACO?L1EY0W zO}EJ$6p!UdMKjTqZE)|M8O5_PbxSQ^-`!O_d}x&;=?5g(OwP=ei}~3$b5JbXLCeWZ zX<{4Pd(TDj>_pw_3)pve70<5tlOyQ|B-nevb&B!C`|g>2sJEQVlqR;p{bSpFpD=Sj z>NZ}$zPqb<4#ZzMLO&qEJ{WFQil>KpC_jfm%Zb;-Hn@M>9mR7bemgB--`!O_$K$UY zp&yW7p9J?P#j}}tD4uF)IhiR!{AA!d}Irh;&}*Gr!8hm6Wie4?}*~5qwdQ8BA#*hYmSCx-SM7ODzi?f?D|qX z*#f0_CPK@}Ole{p+z0FD@jU)5b+`Q&@l3~GF~I=#oiiKZJ$?DP&F}Z_w_pByKr=fj zw_IpXJ+m#eavwdA|9oiXTRc~@&%F9$O`Rz%7@+cLurcU_pAXG^hH|t7uZeANA9dzG zACmseiRodhSI@l%hn`C3^dE!MvQ}23e9wb6Hs2Q8;6C0k|M}3&SJX$= zKL7d9%zsd>Iv60mm*DgA@84(FUH1*YuQ2m7%599w-OLX|EBEp3`R^;VCDf635A~<{ zmKF?9`8)8XT*oJtakZ^TIa-3=WgFbbE&1;&NPp(MVqQbU8(0hJ`~VdL3{d%3@SUKa zR#D#O>q2>&uZtqIv$r~$+A2_$N=rdfO{dQ%s>6=w5Pt6FuF1!onMQga_Tw{`L zaGxak?@_d^n~p)_2++7zrTq^Y*MNb$*|ch(+s0a)r~+d#^< zNj;Ujw*H}&`?NaB>p9dVR;T`kKxx4MmG^}^2c0~xM^cWK;5D%g?$hC>qw%BPWjjjn4hCqv zC&J_8zjx1m*`K79-p$a)*rwd&>!$ncyeO|@sUzhCTnEf}Ek^Wcd=C(UbhrP9v5 zs-JbF&naxaQ)^!eUw($T(4leO3mL26$Bb=opWPG9E8}mo-#^IaHOp9GULV9yIe-Bg z|LyR+Z2VRu{n5~J+orbI2KRX-n%6q&ZqM3B^E!!g)xiMi)xZbk-}AuzZYJg@CbP)FW9)ZeF2S};K6e}_*8ojk8!P>zk^g`Jy`sFf|AcZIqjJ~2LTKgwc~q3wUGO9C9`x7#3y78&pz@`p z6?8&g+kZ(NT7uqX8{9vy&hsk$c2~@67IB={_I2=63@||YtHGr*eXCJkS!c7c`L@^w z_svUU#Qlbud7B>%n#8&#%SqY7hA8O6BDb$-~9)X~<`&eE{s8`iJ%l z>q6t*2U?EXnY;EqgP8mB=zO2selm4SSY|bz1EIzW161x~&&TN}Ryqemv;?n-ZE#;+ zo9}a_-@apUUPH#RiIvV^s2E^?%6VkI+7ySoM1b zR2>XZ`4N!cKGM0Y=U(}KsQnL=+ZcWB&JL~IR}-Vp%kB7)cMtV<8I%?bQ2D9wh@g{y zUaq7ZEx~JI8{AhfMV}Y++mDO#8bzF?Rr{XyYoKC)0V=-)o|@@fjq=Kx-EL#^ZEX$5 z!+pJD^m(~KePr#U&&xfOs}2T8?>cym{QLJQsdf{DYT&(k1Zrc?*w!wX~bu_P!Qa3V-KbqGU zC|4Z}(0GZzy+i)H_Urfi=<_m<@)@b8pS!<>R_>eZ_fIvi|AMz$o%(whN(%<4{I76M z(8=fZeah#ho_cS`Hn?v(qR$KZ?N1cvHH)|~ub<$j7+`?(--3V5^sQ!n%CuJ7*xJ<= z+u*)kKg#Qu)V-Cp&+|H~igMM#0O@@WKau}|d+i_Pb=ESJ+ZdI*S&N5O?%O}-&!Jfi zN_qF7zgeq5w8Q|FW3+!BbV6Qd{ggVi1ii~PxNj%qd6j#TL4jm@{kHn{J8mgjZWuhd7@KFaGRl&cN~NN-KJy8QL2w!}(rH)vy2 z?q>B2t=xB)NZlh)&kvp#v-X1c zFLY>}`$5Jk_%UM}+;$b)}Yn|e}hKywst8pFxl>-={azCap{rP zjK_5zwzOb?bdG@sWjg7{#p_%^xs65NHP6B}xbN>XorLncIFk=6=G7wJKi2P|IvAjGKI^m6b+sq| zZ4Td_Q(IlBbX;T4geIN~wJ_Qng!T*TLgQs!&2l?SbM{mabN}iettX#Tcl`!wrN;9L z)L3DF${&IC%1eKZGha{UQI3}2HRt(Dy|{m!AFU_o&uTAzK73E5pEt~6J@zpWM}YKS zf{$eSR-*Z)Yd0%~G?W6VNYsysz1ElvZ^y_-Rfi|oD_lIVENBO+e zbCz<4ZE*k2{@w42%>NS9&B^oHu_(5*V1RV~3ExfcH;c;abSy==jYXdY*#`IT6Ybw) zB$djX-{WV0kHUY?=07Kj7;XCRSU%NIJOPUD7nJ+`LBD}|&UO3@+s2|cvJLLvPgIun z*Xob6e#fGvcva4N?CYoxQ29!5`2mV*zh3)pnx;~EgqMv;v2?5xT2)p4n6JwnoLfWe z>aPcs77S21>wm{exsJa7#i zo#km;waBGWUOBfa?;h&!P$(@JpmOf7jvaEHkk`SKqb2CQ1KUuwNKKSi^gDJb<~2lY z^WyK*qwrGR^EMj)h0b zzh|HR1ERcMLb;8xL%I7yXjSDdjPhDf9rvt<`uii477S4NS@76gC*+lNq5~~K?;Y5N zDtCXBSM)nhF6K2v9Ov~u{1gKWkp30$te~G(Rdb%*jpx94-Y&Rf|UR%D$oFiV%N3uj43J9SqQT*(Y?|C;tH)52JZ)rrdJep}CtF zT2)n@AI<9v)R7Ah_16Za1p`#x2p`CG!o2bj??6k?dk40ms_NcoUeWKUEzWC*IG)!> z@KX#hK>E{RW6)2ll-FmWjjcm%u?txG}Ro{1gKWP+b3jFNIcV6?vV_RW`N`+R8RmE&A^$udJ;d{|N0v zUS}^!x$11~^=+m1HT|d*o&_2)W=9H@r21svhn8;tNkmXf++d~_pay)yh(5h>z#G^{_6@BU-i7kax|ikF$Bu2NTKw~9UJu7_ z=MaBBuNPCUIvAkw9tIDQzg9t;*Xl~;)w}sFW(@DFe}88^d38_TH>y-#v9opPql=3- zhgB+%znu2*^18H}TdDl*PrM&b`^&m$P%hGVZ-q9;x_4&Z7@Vq>I3~KUCQ!GDO{~Uq zFVt9JfXXj`hvnn+_f<8&Z#{_L#is8k239Jcyj59b*IO!!Y@AdUseU}PUf{)j$5bk} zu2HF6vNyj=M6N#nZDo<&j;$=h$6%4mPg`KKyh7u=A2L?Kj~UxgwZxyI`{&tJIwz&FjP1(t-ifnFQ-{o$$PPjB>ODz0bxr zR4sW;lvng;Hx~06B98O=G=7Q!21tK4oD}raD&>`RHyhh*wZ%46E%{-T*XOC59opx4 zeUoz4!2s#;S(^Q{{Ize0^7;YgHpbb?-8-RG)lx_1dF@=9x(PNg_4fso77S4NYjAF^ z6Y}~MDA;*MfdpMP55uceAn0rmbv4 z)lwhidF^!SBeV~B?OcI2)QJJo`#1bv{#u1M3+L_5pHXgORPH)g4y~$|9vtO$OZ;BV z^V<1Ke5C~g(CJ)OTDeY^*Uq)5Lrc)RY(v%3SLS(@e&=GvyoQLQymqdKpJIRk(*Ffq zHt45S%Il`k#^&2%8>*ImH_GeA>Lawz^ST}7s)GU2+YqiNf33n%UU#9~#@I>jI(H1M zs+Ku8%Igs7mX7kuI@BpG7$BXk;fA?R$ZKE9(Gv9DiEXG_raH(P{}4hBeXf7nm{S_PuK zo=mxov2zI5$Awl^%N`izmGz)=%P6mBV@nGLNaqN+f36eqI+Sv>1ig1+8>*JQD9S7P zore_f*AQ`>*X!_83@||YXTT$Zep*#sS$gd|*n9m6@(h~uclZRHSy^=UDxvklyI7x? zShKU-b}DvT!x61oc3w2EH&b^;h(Dj#VU(*5257uD!0Y6%RVbR*DU@4|J2iLXL#wLg z4v6OUIqHT)^Ev~2Sjx~sI`_aEaveXf)s&G-eU~wNXRiG{%{%`_<9{u$?dUO9LGPW| zhN|VV?~9aw#@~5s@xBTfi|?yB_{~U}b)@rCx`z+rPpi}~Yju{}PPN50R4w;vG_Txm zoh_k#KCgeHTy-!&dXK_6^4BUD&Fkls+Za1FcOQjTRm;co`Y-D4istn@Y-zy&>AV0R z&2_SQ)n`R#n6#dE|GDCw=g2|_c_o#VPR1(eUACcW`FLI#f9KQ1c?}th=5-G1ey4H( z12q1x;R|8>Y1NA8?Lhf+)`8+#9@}!QzGNG!mXGFn4(Ievf6h;%@cBe%&QBqAVt~q* zg#KLKEBmXX{^t^N)}-7VJDJNltA$ooD`fw#wA%j~s&5#e@>SrH8kg_ahoPT8=tm{$ zTkslLj(85Okp2F&{Lq`Td@-+CgrSLaHi3!(2B>^(xJssPHR_jjHyev@i*2Y{;cxlR zk>+fnKC<@d$3>sRIX$83V1UYdK>xk|fWGM;Z>3gxy`crHIhAdwTCr#T^VT`XFmL}d zNAXS!L1#&nAid+4j2vr9IRDK8?X#VzfqaWv) zl-t;pvpJ`PR#hwgHvf6&ocpQUAtcwO@c)Q=@A$fk ztNUBYKtc%wVjvIw0x`WA2QVdoDaNLQjp@d8OfR7m5DI%yQ~Dzh z>w28Vk+R2)@wmB!ewqVxNdIhjY?-Hdq<=TG+(s&vwjnJ2YIdAniSO((K08hy!7d+k zNbfRuiS@VJv6@pGf#N3T;jmCwsi zxk88R>>VR7^E}h_hx>792~m@_A^c*GY+cbGX}|x^KVR>@Q>>V&$M0Q7zD+;P0Xn4r z0{mmCZyv4d$Ix<%v9t~07tdwu`hmtMTe;+9ybV%<#__p=8?K++>E!Zu`k*ZyT zM}=OiWp(`;-ve1)XV8{b`aDtOI~Ln}u9NCI3p-kZUPsb4gkC#mbwz*V#|xYF=c)g0d+t}< zWf#|V?!U_%N2+$T4Plv;(sjLVHGHE}UF+C?M@kDir1LHOOR1Bt>vclTr=>6Q-aS+^2)%PGdvHiTs!PS^Fi$~c8|;>wYF4*}M}=hx?Wqe&>M% zbe<^xx|J4K&sZ_bKAw+td(clcfDYxq1B{vgL}JxCMlYW^CR`<*)ZphNca;W^enyRO&Wg57egQ|+$zsPN0BvbsKx@8GPichi;@bV%n) zc)shTy55H!Eg@>sHiTbpmem#gx{DX6>jKyHx`*heIY5W>?|@g9`sPtxpMsWKjHPV| zzq})>>k}HIj8E6~x>vBv2OZLT6h5@ifQ|P#binS}&nwlvgWYoE??cwqz3x%re~wAd zE$Z6vQTGUq_c4?fbjbc9d^G9A!YZ#(5G^5U(l&(u$-YOCe%({4u4$y~1EzGwLCpa= zWd8uZ=uw4B`pwXCi?Or~;eWF4QR*5shQ}9$)wnaEe9$5LL^!VKzwd6l6<2ua&4-p_ ztX-!^h2;;a`9*9kRZ}x+5&BX02#xmzlooWzJ{?ZXbW~XB{2ihtL`~X;u>8fQqkibu zHCNZQoN;!(d`Cac0Xn4r8JwQ`N3r zD^(FHy&p7Q(VxF7?RDjEh{l}NQMDUI4Gm$1fmvO(A8^b@NM~gzE$EPaF==HwR@YJN zA<`1`svH_9Lx(gvQ$+N((w<-wF21bjo!-2s>JWUPsY3gcT3U))oCx+f=Qq&p2Dx z;q=oSphNom!kv)97m~kXL?jvDf@ZUQS3*mdxXZj1WF4!WIqKSk#x%I`>4yXqa{R5+J>-F z_VcLHA2lMcYc^vmtDYZ>x*BQ@&>?#*JjL}3m-1xKE^~{qwujRptepKk>ZltvhR6H$ zebl|!<%16CT?el&`g64`3M)PCf0eTkYxi97o`1v2zsru-2K>}LLgT#+r3D?b-vzJB zbX3^dnwlx&u~(puXWB*md7bUiJ@-a=z6Z%wh&j_Xgq0u6&KL3@bxZZSmKDp+myhVD z8bF8ge*@l?@{d00v(JyR+Vb~|W831wDhp@l%V>OWq(}^Zr}(n2^$TH_4?3jx z75qH**VWSNTK_Zbmg6XDSN~Iw3abuHb**2Qe$+jJ@#>d>Xo(KlesQwp zDcgIY5W>w}$I`RN+#d?A2v% zF_yL=thQ15-miXljp6ZreXld$S_AfAXbO?|GeKO9<)s$Kmd9u-!5 zIy+u#@lp2(jdvWB7IetIAKWF=DUa6^v7;qKP1=UA+NA7wMZbQpu60c_&W_j9=%+bA zhxCtu`z8J8Q=aVEWp4F~wLKhvSbekXcs(26F)7}U*GsX>2OZKo1D+Q94=BqT>v}DA z%dx(e_g8pSSp9|Ucx69O-6J&KAE30LL-vc|8A->F*T=AIR(&3+e+p_2&>{Ox@M705T(vbdqem8d_n6`QtmR;yxs8WyaK1z{@#V#LoDBow{Q?dV^L(7Gg9{H9vuGiZA*`vZ5Pi5x| z`;pc?LgVrIrvBZ6W{uDJ>fgflY^GD5FO#sNB}7fyhOoxO?0iAL{^hE5^%-a9OEdj6 z2k6ke#=y6de)K6%_UbaXdd1ovjz9cr)9ieihHp%Y_w(fw?D9c}^jcwa?62!k+Bd(% zZaLPgcAt7w_*M4zFzf$?kGe-_ynjMzL5J*fVQZ#ibsbHodb9++s%;3r8kf}-{rVYI zb@dsix{h9$ewqVxNdFr+H|a;;Qt0i5o%|xG^XMgMTdo>QZA0k2NviYc#WiLcudMUv z<%q#2I?x}z2wXV!=PWPEtn1R~4WV^ZEk~Ecix^Iu(hJLC6bSQuF9No*K z3YY52K3~={#?m%~H8)S!q0u{P43GEg(CEFf%Lg6O>kqey{dHFR`7-(d?3SaBsnJ6` zDy;cc&|WdL5J)Q!P}CK*Y$Pm zXbE~9P1_LGuFL9*{^)zE>RQe?uj@PX(;T2f`Y*zVT)%LsuFcSL8?9K{hOo~1SzSNG z_oBzAy3WKdA9P6XefW<0Z@(uO^rEh{#WlD7cFyrL@W*QtuZz$=#-n@gjq>GlURmR~ zcAYL4)_KtC&AN_ZPNN^R!YZFHpmK!{*{8$zQ=Y!Af5(oN5H)EV!a5_fbwz)4_WVDM zRCRs-j((a0bV&a*INhTP7kQ2e*e$ow#Hwuw>#mp9m5)=5;qkt%W0oKWpXiX@5AZwn z-)*NI%5|0Ave+$0)ou(mG=z2U%Ic~$&;Gv4n3d@(E$BdJ%wp0?I%QqQRPdoC=v8e) zSoghDSLu(*p8uzjy4H0}Z~AEt&>{U5;9?$CxRfV*c9~m@wLP2;VZC2vbzM(mczmjB zKkV{Bhx9adZ}r!2lSYb14wW;`u0vz?qMzmf9n#+kZtD7lOS!XWm$}7Q z+r#M)*6*Fwb*RSh_*B;;u*(M>(i;r<;9mUxtE{faW49b*?T+@Su>Q^2@p>iw`et=K zowl@~LpsCZ;H2YqJrg@xf?mhaHiY$G%j$~$m;<`jRlol#&N#2@dGym9phNnnz~Qc6 zxKvm6>@k+x7{%HiPKU6;N?Bbm!gq?tr@CH;T|VfL-UaYH^&h<3uKDqLD|X9qjB0nI zM}-Z_-{+{~^#eF8tLweAr3D?*xf))ObiA(5VMj~Q>loUGu)%X#UC|%&`>u8M8RvC< znSPoBbV&a$c(v;nu3D~5%fpfQhQt2{&k@G3SC_RNqq);IgbkO;*7Z$%clrF&y4GQr z4?2|ZYw+cr_&GB^wGAk?ZQX~BnEE}$we61YH`4`Koe8(<~T|VegzF)!5WB2tG##q{hu<>50 zzGK(W7-f7`UuqV8_#M)#z?IdX&%0%PrPmMQ7gW2keT(<}8#aDDJ8y>KD_t6IJ18ya zkbMJKah+7x9k8P%L`~X;u<`V)uIP_lvuj<;8F#7cK>BT0upB5JU%$b&L8)&Z<+(Ss z+{P-FwjuP{KC9~<_K>u-&V|x~4%zpIyOugdS!-&G|DUdBMPrrsS@2TGz3bRNdUVgdQJ%kpR!jYC zt=fjrXH52Uw>R)}C<}F6SF2e3x!bW96RX^zLwPHw{Vng(A>FH?)ilP^HiS(!PCs`$ z_6m(rRX2@$8t`hUsu5&Y7I4(V#m zE-iKY6fWs#D1_6Ir2p{n-ru~X=$IY5W>$H8|j zsB~!DFQMfYV`&@0uMf(O-*$~rirV}&?hjBt=#ae)PEr4TQeA8Loy>O>*NSo6w~qbJ z`o+0|RpzMLjVt#Ot`D1Sp4D{^^8Lm})L8wXw4g)w z-td1)ovf}~VMj}dnzRjJvxBp`qCakx0a;|b0Xk&g6!x~5(xG_{f|gs1 zrELhCy_3~-fW{~_)A=%PFn0N%LwY;F?bLtBVEa}l{=b!R?AhZi$8pq7Z9~|6-K?$+ z_}0jd*TZQ`3p%8;7u=!L$?AF(cFRTA(s8s6Ve`FAr-J=#*6-%L1{yW z?1#d=tas^9Jx_<0Q;el;2%Eo<)$_7O;c;dEjSH9bE{2wya#7n5 z`YoUBCzs>Pey>0|lIM9HerZF8boriO+=*rHw119!0K4TjPGi$Hgns8|y6lVN&i*g; zeG0#{p+mat&Ew85bvG$owfs#C-sze<{s6cETpcb1dwF!vy-~g2g;wKn%8j-m^eg`# zbOrl|@bdqXH}`tulsj}N?SuMt?gGdD$FSs3-dudkHIBKJ7h|r6TWp`L_YC?y@?Y}ietevA zhYsb8!HxrG|qC{=<9kO@ACetk)%I{lfImKAohOp&^ z+4bTd8l!67j643P*yV!`>3s?RR`yTVi}8zLx7?JA+J>;@Ew+wJVLzRI4OY(z?Vr=m ze$JpAxx9XiU#^&o=Ht-(I5)?AS@urXkMYZ6w_G*0+J>;@*Xei~&ptms`~TwQNUqx( zzqFx4y1n2+WpBHFQ19`gFM@!LX;4IQ$_Yh5{RI&Q~rkI!-#uQ}5;gsnQV<91(st8~rB zW*F}i$M1|^+R!20t>FfyTRK$3y`bd~V`&@0)&tUUJAQYKQ8jOkdoYv_I%MaXG=Ar@ zzZF4xheFG3ymFy!2wT6Nt=p0K`u&$YkH;@<=#cIKaF-A_V*K|KmPHq>snUK)C>K3`e_c(A^msZv!%Xyl;bN=nfWn%1@fGw?f+<9 zC;WtYS&g-J6Mp2g4%<#h-z!e|75!NE2=bY*ByHsi9m?|)I5y=O7q+(MN1r`jQ^OXs z(3>08)GRurW}#6R)zqBXQnS#b2YU2>db99a+tmE%+--PXxDN4~)zqx}HSsssEc7^k z)A!N*xcW~cu&xu9hU6;fRc%Aq_8;l{H|0NmRywXyCUNI3LX`h ze^qF;jj^;1VY>tDdaU@BG=|3)2bSy{)X|6EAv=5XgymxYeYj{aNxahQ11(3b-Guc$ zDr{Gm&esWhGGEp`LgQ@#r3D?buL+lT9Y0?uY>gc)A!^b#gzY{}*J0^TShcFIHe;8P zPJgI5K!@zC`-C-1ee)pdE`7MtZkFtMLS_-Ax`9 zwtqFd4!(qsb&t?^_d#hvhwRtD3zJSsYWJ2$g&m&E>e`O)Dm!8|-Y6(7=#c#t_(an2x{kq)mY~-Ov<+d0avxLv=udcd zfvT2sE+!zIiBNNZ4%t73ueg5U(zvbAa*MIF4PnP$XLW7X7#^SM+KF90=#X9`oH%61 zA$)MyaX0%$QF?!cmg9tW-p}=@u+w6xt`pghRQCvt_jf2Q=#YITY)m>{*Ke?+B}7fy zhOpB{+3|}0gx2g>&1YO*h@``F`#1;Y;gJ0cIMekD7kN(9UTwK4R&7Jr>84cIi9us{ zyw`OipRME*9q6&V%%$i*WM}(3w$g(WEJxLD;u;>j3(-n@{6y45bAfvM&K^ zl1{8^Ew(vaV`tRVv~c~OxPkTCpVxsN-E(i0XJ5#xpjWjGVZf?sU6udDpH#1_RV-WA ziT&uO8bF8gkGXmNg-d$u^JQ&gENw#=aB;S-eD0gLfybwH-4(lh&>_98U_a|W$bO}u z^aexAaUyFsaSx9Q13pbZ&p+`re2b^+(8PmiOA9)rGZ1c->1bi4GYq07L`~X;u=6tM z=lP{Sv47Xgdpu=^*rYWD=^Ozy2k4M}e>gDdN1yahgqB;3rELg1pOt=|f8x;^BgMzU zYTVyKX^tqvc&*T8ZybN*kR5l^b*TT4{>6WAv_8_Ug_diq;d$ocIqSepYkI|&&X4;c z^^cI=6;N|wd`E@$4RA!R7tfrci}bFBwM8>((>8>G2b!MxF^`ES=9_5O6yi#29(=}$ zb74LX+4XK#!e^mA0OJq&M1 zasFMDI!XU&XgSB4KJL+BP$jGPSo(2HM@a8ws9YJ}QK9`dye-$Os`qR7(G;RKZ9^Ee zQ&w;0G4ZZ$>m5_@db3BzxiBAx=Jx`8Fq?;*%C`<$j&ZKE4Pj9E^D`CtdBdb0;j9G}fY&f1!qraQ6s z;<*H=6l+rU_2`~^L%k>c6g{i4YNfUz>~c$bK0GPVZ&Eh@s`Z|%Ae=T%betRpFA^Jmgfqn?lPm&Xu+y>{^@EyAS=A z&f=@dibR9no#QV+vmH ztLUe>K!@hXo;>NeY#wr|-Zw(aG0v5?A?*G{R_|-+cVZS_UGLlROM`xn3T^iPNtdO# z&8qAD5Pr*fl4^RNM~6L@$m-pI@7U~m@+aELHGRG)>iq$>YjeG-dcT7oO+l}dXdA*F zeY1Kqk4ZOnTkn{H*Lx)WG#BVly&s3SXY-J=mgm>^b8o{j(e`V|yQ|n(-YK+SG7TeXduv-hai9rl8kJv<+d;RkQVG9+Sp(yWTMcU+-_} zr@26f)|>m*Nln>2N?Pp#aGq4VG;b&h7Rfe1I`&Th~M&+ zzCYnun)EMNiqUR3hBh^g(7e>gY9V{W;y!BFYYV&2W&8#aZP6jy!o>e0>Bg#S+!di6 z%X(GY5cV3D?w_UCko_D$8ma5|2@Mtc**waD^tr8pJ-K0Fk1AZ!XQ9emVyqoPbO?LB zm+qe%*3=jtUsPM;_JQ(2hwN*>O6=d|`-Fxquv?C*dBd+gD(v0Io<}RbKh)UJAv=3? z!x}zraqudSA&{|!s6pEh_8yv^b4#xw|9gKr61w^Rpy2@eX%5gK{cYferM`J;i)S$J z)9mt``yARMJi6!JDF4Hu)iTbVwju2OT6)gia47w@Dd%q|jq*AH$_E{?vqv`^5c_xe z{-WWx*saDoR~kHCX@n>g-S=Ln5=K9m-8$WEOa4tAZit`}lQONg4Z4Pl?X zvvozk;qdJFlGe4G?=KpDPe088I;0=hs?;}+>dO9H<`!dV8^S&>W_4w6Z8)cl&+2*` zcKM(~dY8lB$NuG$_~QC^A9l-8wQIQ3qr%`ydT!Y87C!18q46Gt(t-}zZ-JL59l!28 zfgLSDuMM;fVen4bbqD>1YpcIMptj|#b-j?zGf;DY4%zw4&~S_E7cSNHRcN`zSlWg# z__6G|^ODB!_;lUjWNVNQI;8hJd?xlUpT!q-or2wRjJ0d@s4%2gR@ZOncavQNHQr1p zE$EQ_9r%3GiFK{5scGgK)J(_8&%y^G<4v9mTRpnx-l(pfkX!}5s%;2E%6&@x$iLy$ zuHRp_&LzBDcinS_som( z-40rfwRVkLxl|Z>c($&?sMj~ZaFqmyT+qED(sj2-pj_T@MZu1zwvb1(n`-4;&s0`CNdorR(YKX z(GsF2Z9~}a{Pg{W^cxST{{DiKyz2Xl#`EZ>IY5WF?dm~7mwVci}L&HO!Ij*#9os9YJ}QK9`0_)M;s)w{NM7NMVM(evy$ zUmYh}w^kpe=iaE^pF?sMV(zpJ;ee;I^`;JuFLb-!UA{kQWWS5GpdJp@hkP1e&*~s& zEzhWXalPFU-*EPay?L+ugN6Bg!(Q>fp`~9Dulnh8lJ=K|4~gYGYyRJYZ$pC*>yje3iHQpdsj0Z9_Qlj$P7^6=E}}#8TLCVb%|lMt*M;^4$ZX zDMW4BhH%iOS-qJ@)5hJ_yUX_|P5aSLbFsZQj-~kxgqvsckVE>zpye3nO4|?)nw!=8 zK>BT&#aGw+DE!i(pQA$iSU8yHXSR=3e~;31Dt^nkiJCT@;L+jW`?7l9h>!J%P(J5C z<;wVu3T^h$rUP@ms(N!jE=?h7r~C78@CRAFnMc#GF7@t`LR@*x<5H-(K!@yS!lSZz z$fSu@ajJT)?uUfYkeUzSiqk6v% zZLg2H(>8=dp2^mmIy7C=?Rt0l9;fNg^iwUML-iq_rkk@m$SM6%&}tlOMcWXD{UTfM zkLY)67GJ&I6YxueevS(52KY{jtNtFRsSUs7+@v*a_UJI|jBLHNSKOFg&pK%3(*v!Hf=)~c2`z!=Fv2&+j@8T9;fMZ`e`oEp?dS2plL!j4>_g( z4YVBNTxlD^uzzLs{)&DLS$uW9|BYW7^m9}=o_~yu`}Xqus{S5j^5Xa{=O$`8`6nJ7 z4m~W@d-A&U8<*-mna?}QRpUDJet1gw%%R7 zN141jV=x!dLA~`oSku3=dB{n z!li}`+9dxTMY@|q%T=|UyopDJ;SZ$y_R0G)Z`L6~<82G21s$@l4_8e(vC7if9-<{g zP1=Sq{G;?dM*5Sp-~XRR>U!Tkd1v}*4$vX}t>O9}Rk)hVaTaK#T3v9Ck-~-ah#TeAGQc;~fX31s$^Q z2X}Fu;^0+YCqlG@s7c!p4tqO2Zm;+Yk<4Ej@3ae743YWRLUrJkz>9h7TKmmy;dF_yL=9I;Zit}keeGCo_^cd^R{9n#af zJr(9);SLv(}a){br~+K!@yO;9IU=xYout16pn|mbM`rxm0!? znx-*4K3#`C!7d+kNUs$($NuGa0!3ZF#BMoGR_#9ZsBq+YSzZ5y?~QC9{U>c{L5Fna z!q%iy*0p&l>}UykRof7bEcX%RkN)HtUBAbms^y%E382%wEd4YG=#c(5aIWhYF0`5t z#!h|_wZ(Iaw)@o=sy1<7;FW!_$3dRWtDt4IRxWBA!chyQb#7jfe&2XLzRt~S5`#~4 zs4n8NJpZI<`S&W#8)CPbPi8HfZ7GQjM@_MHR_ta_V?&4RYd}43w{d-42VrMyA!^Vz zgrokQ&KK!5Xa8S6jg)OL(%A!Q4$vWcU$}-x6|P!rPZw+1JdF2y!#m)W(C)o_jGlO- zb!6WyYZ>QG+YpXEJX^;h^y};MPwRLXcKM(~`6`z^ivIpRj`T)AtFeyh<|92S96c(X zug#Zp+_26O8t+snE$EOv)-CDyy8ad)T0+#MZ3stymaQxL&H3N|jYr6W{|}^@`}Q~o z=HZb3NpP6!7cS*_F|^!bENw$LW}mFC7itWTPj%&fzga%$kRHcH^EuW(`yQqF7VMUz zYS(3fvsM>R%@kA>B^A3|w9 zQHJqap*@o0ZAG42>H1LpJxVRl+56FFi{d$Za})114jL^BW#jbJTjf0gTCL+6j&`vy zV&QbZ*!(&DSpNv++X7V!@^e&Z&wx+l`NlJ+=pwzT5KSR!(>8<=>!$m~X6DiSc9;9b zE+t$?L7GP=)LfuL_E^ho9&$?mFVJ#~bERzvBd*Qv7w6J%WENkXK}A=Muf19t^m9~b z{{zlQan;}BH2)jF&Gow0yJa!_ zXbO5&+YpXhHmf)DX#PvL_3rXLN=vU|E}D-+^W%7J{xX|~oYcEz1?-li=BlN#9GldgyWCQ)_Vy4UuE;JUT@7= zInvKjp?x^qJ;hajf6{V1eye#4Yua+OM~CA-&er=be5+>beL8K`n(-YK+ULO`xn9+J zpNSt$A!^e$gya93tvB;%*}vQM?(+Rf%Z2pQT%bei9oI3Nhn%YSt zu!YYFEr)0E)%E6{IclWO6LJ4)xgYy^JU6rRvdi};wLDjUhVP-?;~5v%bUm*vp40LE z^Ku$J_^SLLhgS0zt?5Iq7f$?Xw%&F4I36NY&*z|OeZSfCQlb4Cyg1LdYQ0~?kERf{ zX&b_c>u2lDJX&t;vff=v7>_*7<1MJUK!@y{!!7q@^N>^degG}UI9J++aN_mZ`SmXS z?$6?@*Sj9SH0bB3&>jn4OL5iT-?U7|Z#lQ9rV~9nocKjn@2~N(9udlCI#jNV@2Jq8 z1K-W{s_H!xKbk_+rfmo({W7aJ^Jw{?+j@8T{-lNb@;Ddfwfvvy2JHP7{C_Z026}YQy%9klG=->5+YnCvEL(5pF{SJG|7pnbQH9p^K&ZJuhwQB16u$rW zAURcUuE}MNajxYxntV^$C)K-^dyOf4|L^hD^*#o_w4p<~`@w7C>9A+TIWP~0?7xLamQm)B{uR)2i?Or~;nW+`^XMs;YK$`8imP#Ng7QI! z>=(leWB>F$gY@o%mSe2lA3Q3Ywoq2rSLsLHBQ)NFP+HI-`}Oc**GYAK7&}@*)TC_) zr>&FK75yn!RMoYc=loNipr7Ud9n!xKUSH~)M|r*gEw>m;+YnB>CadeS8l#NQ>dIa? zMLy_|-c#_2*uQ*YUYsW%Vz(TpyvqA`Jt~~`O?tjHh0{Mt>)N^s{j#6;YF&i3w4g&ee}{9EPPwkFi`UdhOVF#@hVa{^vvoy( z%BT7F3~4OC6rt0)6l4yfL-vI=2ahRSYhzy?yX6*RX&b_Cf1B#sx}3)Fc&}^g8rbE7 z4(auROYO5`_3wLXT@SnEsM@ur=l0=@U9!3kVqTmx5gM;AlooWzUV*)mj@NZF>}Uy5 zleQt8adN7w^jnwDu0#2ZZ5!A1y>%<7IY5W(8^en07cSLxM`*dlSlWhg#>A|y{WXTi zr@FESw#o+`(qq4G-Kyw6VD~}A|JIe>P-r=}QoGi@Jt~~JWmZ?tTh%>6;|+t-f)3et zh1(<@uj^sh(GsF2Z9_Qo(5$ZLx9*sI4oyS(;Tr48J#w4_^KeN2Ah@ds6)xq;o?YhF zs#x2@=@8C*Kdb8r_zv>;RM&H`%Lg6O8v&0l`j?Na^*N~ZB4|0bs&?mlR5)w>^qjqw z{i1b{9WWa2N+>Ppko`>?O`Qf={|M=Q1T`1N zcT{MPg^%WX@ysc@NUsi}DMW4BhH&=n>2rN6^Jsmt%lXsgS5~c~AkAYU)LfuL_CLet zvw6rV{T66B#<|iqgtPydeXeh$-%DA1aRwD#HGVsk2K^ir+8uCgimQIk-uf5(mUFD> z9FGp?3`_S>Q-4N3&Z!9LeFc>(<2x#}zlV*vURAxn#*d~DwP_o|IhSPhW*)6A-PXIy zbM~nkM{|J=&F^#Ap3Or}>OJ+R*eyrRRc%8!XLhRh)Ih(EEWWDVQ)X!02yrr>! zpW>>Yvrkcc!?}a9dhbHNY4NCv$JNx;=}T9Q@2Jq;5{6u_YrUs#iXTlu zuWB2@xhJQ3YaUbc-~W>jS?&LpZnmJ6{$0^oL7l^RHg--S8_%`Z*N0C)_f{RX=B+x<7ua z`Bc_)>R^u!=ViaYZtB_iewMBGaN4Rh<2x#}kA?kny{h#-0zaBU)TV6+=N*)-H}jaf zQ@7_=m*?zLPoUrMg5^NE&P_c8?v~9%PSyK#XgS8Y(l&(i-pnv=gw1qhwa#X{Pz!adCo3<_S31BbFAq_rF=~|Kl?fAsgKZ)^@vbD*FojV_>Kzg zTj9yMURAws#E+&BwP_o|`FCdZW*$>d?^5sbS1834%Kc;No%GXOphNS!8lIcYLr&%U z0JI$ATxlD^`9Ea!zK4Fl%i^o+{TO~}(9cn!&AvbN))ZI$oO|kv_$}vH(`P(7{BF4A z&wf3XYk<}xLixN2m23K3QLOI=*zU>os_Oj?el&%sP1_KDm;FDSsmx>Q1KrlU%X99j zBk8BPK!@hXo;>xjY#wr|-s7OW_IV!Z-|EGSC z;;Nr>Po0V1a*j1^^XPEFuBqN_zo6eE+4W>TZRMIiU&MO1aV?%&pX*iC`v?4J3Q?Q3 zAzW~3c6>9Bsrm2!$%oALkG7xCPji6|)tfzeYEu>@XKhW*2YvWk1{>gu>%psznb_B( zd+rVE-L?dJR%6vlZ9}-AA)Q}si_)(pn}5}Mw=Gl5Tm2jr#``7waf+*c&fP|zsaA8X zY1@h(9WKm%e_h+Q^eg{95%p}-+^Mz3cT{L^3>VGyx~_NIdid!l=v8e)xbTp)-kL|- z65XC(UH+d!+vfDsT%beq>kXI5<{_v0Z3!*MI9J++aN)bD-qUWO-!HTH>U!^pU)szm4Dj-}Q+w|CzR|noe5jOoW;PbjbcOe8u$(m-JhqGzUdi8S8dp|qew_L;CT z>3Chg!H$*?HEA2dB^PFOMZc|efvT2sE+!zIAE4#{9kR#s(De%!b)BZY(Q;F)+J2cR;3XNWYamKGk(A?D9c}=E3KXX=@k#^XKf-cED~q zs&>=3XEuaOAIpx{!|+k}2#vQZlooWz-Vd&qbiA&6U`I=cnzRk!(lP0HmHxCoT|O7- zP_QYd^JUs#`e_c(A^m}{pX(Pc)s=m|%q_;!HiXMI&W_guG=|5gx*m;PKIo9%P{{LG zO)`JZKJ5bRmg6+l?i`N_m))73vroGR-)31}m(i9MbV%n2I5g8yVQYEDbq&Y+#q#m0 zYhXNIdFA@l<4|3%gybs3oM{`vW$&iv{K|jY!Cf!!U5cg>D9`JlY5*OwUjmOv`A47h zZ--Xf7)#p_E?*-(XP5_uV9P9iJ{WKTo(EOf-_hs{tQ~Do4%Q4QCwjo?GBD=46pMDQ!@x>Wbbk+Fm zjZuSsjtaK%@QoB#{hWQ;Jp7h(tm!O|4p)p$^`5>c{Wzy0r1v>gu8i-f(Eb*_pX+7y zuH{~^cX4h_Uz~pIZ_{^yTfp^vl%9K|dVdAUS%|sQHiRoa&(@ndO#7(Y_3rYVUpd5D zP!EUd^C=vY)j>}5r!R!vYOGqRZ3tHmN$WiwGbV9I$ZU~tlmfATQsZp?zELF z<2x#}_k|ngdfEA-*j5nhSKO-t5WKCuQ@H6aDrjv0ILDuHSi7xNiHb-v6MVz9+EjQuWW1$M2SS(q&I>?=@g|Zh;5wF=&YYd|dmM*ezGpvVBvJ z3OD>X-M6>zkFRuTyzQa1(&vkKKhVArw$+nPtg>?338E!LP1=TV!&>RSUHa{7r{^JQ zr1C=%QPST9Y7WpL`?hc+k1AZ!9}F$G7)#p_Zn!Glx3{yGwr}h4MRhgqAy7WsYh$eJ zd`@WJWx(z%=YZ{Zw?7ghy`!Mz7;87Yl&c9h4oJ`2+i#{Hb&t?^CqijKhwKN!-Cd_R zc%@Sd(GsF&ZG5YL!i~qL=k4vo@el5D-|T~VWuZdDC@tuaoqfFhilpP`%ahpeFM38z+JH3aC3QmSPJ_*$T<_C@g_lOL5J+`!WWW` z*R=^dT0+#MZ3s8-mem#g_SY7yYq}XGN;<7jbAS%n$HRABzi=r}_QW!`7)#p_Zhj`K z>kN(I@u{w#VwVp(q&E$=mi_H67`+)k!EQOKb~AqDQQ?;I|3^^Q8NZ?*b&p`Y8QKG- z1s&4)1Wrpjv97h)PT^x>#F?QXDzs{ z=|8a(rTmwJ)IfB|zPM`O`4=wfuL`ZUF_yL=-12Z**BL8m43GD9ox!;pefS;HV{e|Z zT-o35wx!nxT8>(~8S8sg_(S%0GiL0`d|CGhjkg7q7IetICR{%0l;_Kgt+AseL`~X; z@P~d`UD2Ph>VkDmH`hc-r$5vjphNb};F_*qxRfXRe3@H}rELg*xGSsc&KkqxQ(cE( zmk&CmwWco1T^6is`e8Mqq;mq)9H2w?!{FYoU$~U#rOP1QxwfWee&AX#9e#~pbGjQ|1L@!6P`1LTI={yQG2k4MJ z*3b0|m-2iTT5d6xwjtbhdA6=kX$+4~>-su&`Jh93PrygZ{&trvz4xKz7;E>IM}^z| zo}Dl4^y8d~(0HSuw4g)wSKt##$Ll% zWd9hx;`)V4d9u&Xu-sxSZ9};IcUfJVHHOEhx^`lh4?3jR2q%{P?QU3le}$IgjCS77 z^{8-r_W$f=u85CgHbUe59ZCy2WSA_d>npuI&O?1evYsnAgeEa$R_Dph~@lDZFYd3QZj|z9pNaxGU0rYD(pT^r5RtkEA z?BqFfsiae`>&(8`(Gv8kwjtd4leDhVpSj$E>l$ZVenyZ^Kd3oChwQP|u3xyM$39=? z7Gr4}!kr_sb=^i|c)Xu4Gk3)E7-5>zeTF+VCa!ucIS9hxNA)M z`GcA4M>7XlVjAx@|B;fd-hDrEymg&jz8S9M^@K&G)9W|x{k&!A9P6XP57Gk zFK&3H*8nZYnX275j|%s^mFn8@V|;gKb)8CETF@b#I{0R$Q`Yq}>}Uy5leQt;(~;E` z{h9A~Q`h{4Q#xNk%>g=OZ-I45Kl*Cf8_pSAG-1}0tuG)`2 zPV3t7OZuWEI?yTVmg(5KcC3I8EkUnp8^XP$(Yc`Jh93tHV_X4A#@Z!8@eq)E!%5w;VgDUB{*# z74H90dQRQ3KR)Unq4Bnd(t-}zH-f9Xj;b2JSL)aaJ6b~2q-_ZIubG}xOTT07uFt8n zNf!$%on4^j03EV#3pXnD&7+#KSC_fPSlWhg|CQ-EamQX7ql}MLjh|~f4#6%TbVzS^ zxJ%hTJtyus3cKYPYd74Z!u|hDpGP{_k5u;vjdvoH7IesdAlyCa#KJ1CQy^MG)TC_) z50rnGR{e&}SI>%Kqs&amNkVEyq~9t34__kk|EX`t5H%jdweg7IesdDLgyr zcwL{wj+PKLX&b_Wd0o-(xM0D$=G&(3i#nc#ngevm{s(xe>ld!tnwnYn!xi=Ii>ha`5@5b^SAT`JhAjvPX41TlP=SsXOYi zTa7!kb{~0EcrahrdHASBgvOf$r3D?bzYAYTI=-$=*wGTACT&CbW4^BFcjV9i?R?3% z?YOS3^wS)mL;B<4yRKijRM%P1a_dkmZA18DUe_7;#(R9K>!;Y|gAVCUgRN!%^qjck zAJ{F&4%O~+j|zXx>-sNz<*~(hnpTIjphG&Jz-dXRtm~|R9W6nxY8%2sd0o-($e+Jk zUGr^Ib)B_HF^5zhMq3Kop2U+!gy!>4_=(S_uv6z*OJlcO<5;u};i0U~vzF8t9`ALY zwLD|s6CIk@;&73&e|l~_s}FX|xr18HTHm9>LuH*6zXjCT&>{PBaPc&5tZOZEyNh%F z14z!Dd^Vgl8NR~%AA5Aqy-^*vhU6y19BCWE!`Zqj-&sp9cpa>MPCctX{Zs?!Q2v|2 z(5?~R z#%shvAC9kC=)*QR-=ll(jq;rct;Vyoc4J&FJesfT-|(^S5z1!@RIbn=JJ+^Zccwhc z>);1`ZqWZhAI))I&p9!A7_VFZ|I2gM{nVy!@v|zUM-t1mcgzFD@9z6^S|6Xr0&kRO z8zfgD=1kiV9?Op_@}HG||6u29^>gxBGwG)qK!@_53}5m53zziScgxzwSlWj0Sbkj1 z)fgV1j;p_8mk&Cm*9m8q{nK;mSwCR69A|0mzVWE=ShlX6E8=6_BN(r9VcODy4(WUW zJCja%zIHBx9W6nxY8%4id0o+;^~r+gYxQ&L&LxUDXdVvD>&L`@;rfMZZS2~28C!_4 zv<>0$tgfBCG=|4}T{|n-<%16CEd`e-`={sBozk=%RlCkLJSse%*L5iKqV5qIZ(~>~ zXx4aN+PN~erIL=YCs1OXpswIY5W(H^WPke)OrXk3!2W#?m%~KV6p9^&yRs z;=QiVVV4g&q{lwjd9U~P=j5HQVYeJRRl65GD*Wl+SzYJgyC|#cd$gqm9nyIkK9K2@ zb#1_omJl^*8^Tk)v$~?+`DizF&2PA+(*iXI=#c$w_;k{bzFMxKD;4{GdH+=0mvc?} zr$_hP8?7t*d|BH#ciM*V)D_vfa$W3vJI&wM^)J}v%deZtcPec0{{Ec2^DFFD<4&y| z*W6O?=^v$aovl6VPuaSDOIupdA)R?}YNliBI-5??67;IJAw0cSwyx-R&g^Dg^BaD2 zX0u;Mt?$cWc&+gHcFmfa_EnO8=8eylXD>;d<)|^#HiW0IO7)$+IQ_m&8Q8k>sqDO^i_Dj!oXK#ZZ^^eea91Bs4_YT>Yg^MH| zl~>pK+3Ued(KBk&HiT!+Hy!mufA*4HpO@#8jw>u3_U$+aVjQyfhReEs;nKKUK+7%0 z(l&%=rl;q+vp3Ti9v{o9=Qp$23!@LeL-xLKWAE?ZGtb@?yXC0b%^u)U;o04@<8}l- z>K>u-2198 zUDA&})%8edxy4x8hVX1-cDx>@F;cuAuP0%b4?3hb3?AhDegB+&CU(nlwrY2(M}_D1 z%IeC#p}I$CybGYTphNcK;jm1ntm}=~(GsF2Z9{nOjI6Hc&pxu7x>oI%`(UHJ@^SHun&?C%hY84S(m+J@-cIdLOjf#<|lrgy)*Gb!A?&&r9?7 zb$uMWe9)nM?|`>@f8W1nKZo6FJX>qW9&QNF56;$g96r`PLgT##r3D?bKLYQ_bjo#o z6FXW$)TC_)&!3&GEBdqV>t`3N!t)!I4`R!`m;xMQ`hSKlYKkRfq6KjKLbuk`q8Jla(`atHe0djem%S} zEvqZ{?X&qizP1nc^}7BWyL`|gJ@(?+fARjs19J4{{1Ut6IGftd`GrS?7Y|5vowF(Z zsCxwC%~_SUw4g&e-^0%`9o4m#{+DsiKM3pK8?;v{`+9WGy-}X4Lvj`Ls_eA-!7oJMUjSFvq6P2y=d%T_2ihkAz$+dK}94F?e>NG)HUqM^_E6 z9GPvfl%1vpmaneE~aKLe!*f2(Mh8tt{O%@Sda}eae%4zRWGg(l&%w=4b2rw#G>DzOMDy<%16Cu}*Vd_5Q^JYw1mbmg5}N zZmdUzSC7i-`Z+%89-;ACp|qew_L1<7OsA~tH0)>zQIobIyn0nuSM=w+*G*mX2iDT* zfSLnz$leS`CjIDBp6u0SZZVd&A-ww6tgiDkMvC{k{sX&w&>_9qu*3To53JFfOQ$)O z;~drQTaOB_9h=qlU-+nd1mn$JgtoMxLpoo=*_n>jb?%CVmikIlZ9{nN+N3l0AmYov zd&~SZpE-Z&rq1~TY|W(D(x&8bZ{fZ3wU5XydCNx^vgxDIxb=|!2xvL$Se|>NM~62~vHX|9ekJSwuXPHi^iGA!mGK=F+ULOZ`Jqpjze6p( z-$FEns7>1t-nccZH}jY~w7Ys|H|ClL`+J-V^Kr<|bAq{tWO>Ue{og~&G0v5?A-wTz zR_|K+4bS4M>wPtTY0%G6p?w`ZC&d*v$ks#pw?WHUHJy8tM~64Fze6zhV|)i?^}dg` za%Fr+h4w2j?YDip{N60-JrB_oqBdMbEja<@X*H-ky}6gU{o>RqGJJ zc=HyeEiK#IO8eY@V4Ih8VwK5n-p?Rff?m}>yDTBdI!|KbPkL*>C1agO$JFMEXlZ z<{&y`{|WK`@Q}hK{S}I_Wr(q~4dI=G(sS^6ztk8WUsPA){tC(m9kMS2m-hbt9DLsT z*eyrZZXWmlhVV}Ldr;XQ=Iz3~sC$IQ`!$pnbjZFMTqe`8&s+00$Bvc|HEA2dJDurs ztn}xtkX@(ZgCLHCs^{SIwx*xv03Fir16ND>(WkoZ1TD81OWP3M9hg4f%-ddLr1)4^ zjmusbefS-+Zwt5f{{9?%-hS9EN7ZiLJ{}d`eI|XroOdZc>K>u-4u#T!4%v5u+h#gt zT~EV~mJl^*8^XH{SzXbew^KKD&9+;8k23Eps5wA~><7c$l795n@_%8!gT#EY2iy)` z3(tq_ojne%Yb~_e#<|lrg!eYj)|I_=-oa`9zOGkcmk&CW@44_S@9)pS=iP+eY8=;& zd=25fd$V6Ghw4|cSKs7c!p-urX5uISIJ?PguGZ9T5* zgY?rJphNn%!ON3=^r@~-Ld$KQVrd(~`)g)(eGK1iDcP2cP#A zcFS>|YWJ!~h4-`jv3afdIA-iJ_H&>{Qt@Zn6Stm{bZXbDl1wjsR#d{$TV=RMg? zU9;^o)^!a1GzaLA{`>Ixq#u22V{3wpEzDCaZA19;vRPfZ=b!g}iubyA2gT2k%(}n$S(5)4SUQxy z_FZxl;@oK)!Uqeb<7)mY$|23aJg(-iM;t!Up&G2H@w~r3ho9dUyVY37&ioBMDtvH! zc3ka^9_MU?#@h-?3p!+14l8ClcD~Nv20L0p)TC_)AKZ}ERr>Q+>tGY-s?IPyL`|gJ?_cp@8JFYIsE)#*e%ET z)NcL(9u+=3Fsm!amg*j%@s5Vlf)3dSL;D!cr>NrBW-6}{5G^5U(l&$-FU;zS{`}p# zscY49`1vQ%Pji3{=^p_Hr#z!i`s{mUZZVd&A$&M9tLtwyMvC{k-iTd3=#bv2@Fef= z&*A4C&T-h0u21vp==U1@lSlX58|8Zkv>MOX+TG%E;iEy>y1s&sb&pU!4?yJ#9kO2s zPtEcy&zFa=qa{R5+J^AaN!hxhKmYP>*0t(6{QSr1r#V1}^zVh&CH?4Ap6t72ZZVd& zA$&9;Ti0haMvC`!eG|KU&>=n6Y5wEh-=D+J=UO@6a-6T)z2i~g<9=CPxxlLK5gKna zlooWz9*>Dkr>yHZd}s+#leQszd`MPT^yfd{ON-VZqERq#>w z2#xnOlooWzJ_}CHbgZtQEQTE|L9c2X!pPmSx}rb7t(&@5J$L`)=k(JYphNm!!C6T^ z`f6)xKBL}T8~&d?cmHI0=4G|j+|@ROkAezKOwhq~p`bE{8wLwDvng_Amd@@vRkG`^!k`~M^Ez2hV;sy*(0 z=6PmkcEW-vq9U+@BoSnn43cq4vScJnlAO~;;vh&=6hwk#Py|GUOAr)91j!O42MGca zHqP$E-I>|<`>SxOdiwg_f9|~R`Fwu+be%e(VR~U9E9iZw6y@7 z630zDNcrS9(|s$=W7-%0hjkuxAAZ_K*l8}nMDv>jCT8+Cj=EugmUR zZHnD8nZHYPu+;cdfjF=;nMiwkklhCueII_>?(~P4mD6cEn|JwCOP24G>02_(H~W^0 zmGMm`qB|6%&kqgv;ir9%emEtLn|6@$sg<*QGmmMT|4;eOZVV`H_V;O;3owzM`vlXb zrhJhapYIdUhZx;lX$L8v`e~N$W3byk^BQv(NfCKJ(}0S--mqwm8{JCFVl^EBo3 zEb}g(8p!f}AAR4>^8HiVik0zACepqIr2V$xKK!(s=!a9{xM>F|pI$P{H}ja5*8#@+ zTZ|ZQ8|s{;Gt@NA1(--`~p zCui&ZEN$hQ@l7Vu=3GAQ_c`CF_p=x1hg0IXX$L8vStwg?<}vNA|LOIW-AK^7vY$`W zT!4x6ZauSks8jiV7latyTxka>pE)+=yMG9~2Q&ZC`DX8N-0Aa#JLgY(1O3xeR^4F| z|IfI;TkLt~pbxQ5Q!Zyj+FJSdRa7yL@b7e>b#S6M<^gd56X`z!Zy1kHGVx8vXc}A+ zUDXa!{(Z;5qddSr?cFTD*^I*~`*?=2(;R?_`1`>}kw5gHpWdpzs1Hfgy!09iF;8Pm zwS$y@zqi)m9?O4GKZeFJk-i!K;V^F8BsA_4AQ&ol)3FUwKKrFCubf+zcPAQeSs*T8 zB0YQb^k(Bpc@12$b)2+=l+SLM@+$u6?G1U&HU+$7vog>efQj@=gGC~L=n?mtfPRVd zr5&Vv_QouKocX6O9sNW8HSR`0eZWNeRl&-^K5ho$+X93br<1$so0?bo+_)^SC(=jW zooKx6z(yWH>*HM?-Kxfu^145IxFn8~c98P9m9o6TKYh)Hyk>9yc!~dDpg8~&>9+yv zNB+>$#pl>5{MKwzZQOTWs#X8ktX4bW-?iq4CZo&G<2KO$@dNTZo&7oH*3F%Ekn*{U zvUNRDF~s?2>v{@$^#K#bdl)!4*vB`0@tp-ij;CwwPB*XexjEUo-aucx*Q4<+1mXfF z(w_tlGoG}r7omqs;y7ssDW6{~TUYp}AJed|*_%9G;`tfS9Ds@R=Yf+Vf9O%1SA!6n z^Q9f6eE#Gtubla(pBMeJyxxpneZWL~mw}%Jdw;jsy}wWY9r_UCbmi_=^D3WzJIm`c z^pSTb8t+~pE?^@4P2e))NqM~=JzNsUNjpgSLYd_i{^?gY+||&>@){pBL2I; zO_4wJD6fx$5ZiS5(hgF-aA1~K&ivEwivC$%*#oDm515FLJ$d?{gT237>ht;u`VixE z>enuoU^ABt3+3|gOo4K%GQKX%C0b%Dl+{%Kujbf8xsFcBZ0qoxlAdw;jqt?P`>p${=??PhQm4^sZ)-fUfY zFV?y{VZ0e%25<=`(vKIH@!0ES#!~dbCDB#wAmu;aOnDXmjHZUX=67pdUT1t2JIw)@ zi2sXVeB=*3$}9VPjLrGd4pP3jLCWiluW5|vpXHUauj`}VM10GGuLgU6x7O!%L-ZlW z8RTxpy5?2Bcw?5=Bj_XVPBh-;KwQ8?`qjbm#*^~86?(WNy3U{-qb|)dx((w*%NV z*!#Ps?wmNM)8F&*&ogY?ytpoJ-edPb@tzDqj%R4?PB6OirHit4y@Ed0-HGD)0Z^>K zMEaw^4i;xx*B_#XOX4_b2Pt2=D_d9iXB^zHuKC?szpfWxr#S!<@t*;Xiu|ERaq>PK zW1Asg+Cj>fKcB7ZPw6`&`e*BU4SMwf6Y>2RToCO2-CF;8`4##Q@ouU3o(Cbu z8Oq($k*-$0a$x%1*$noh8CR_6J2l>GKwQ8?`oDqu5|2x)c-{nXNgOBbAmuAR3Ourd zf5x91@|xcr^?7|4JIw)@i2r5qH{(jTy6z-**w`OzqVnHs>4ma16><|C#bS z^D`R5{4K9Dmqf2VU?RQ=pgr1$1F!g&10hD`Zsu3at9&i~U8052@5H=jW_eu&ow$IB zcoqi}5|8C|WAt!I94GA{f$rfjX=(MciKV9*PhPS_1oC3Wb;q!x*K}+0Tac`{AW&y_Tj)Q zzI{Q+vDR+pp5|4)zH0V*VLzJr#cW*U9D=AZI5lUP@bBz(hP}g5wj9<@Iv(a7i2|?I7hF zn`N&T_-CHnnAf@kuXwHongcMA{$g;Z@%t{t$zB~}bG~5@$Dn-U*V*&+MvY$@wmKp)oQb! zt<}z$+IZh<)+6RUb`KQizW}jHT+FnCly6SX)|L2Y{;F|Z>khn%^CO@f02Aq-0k>QH zzN^dCjJX>0Pk7$A-!SodbHAZ)Ht+xRpg4I0_uaRvJ^SQ+{CUlMI?s=(?~?vkQT*(? zac$k)X$L9a{CW1gnxPnM{^@xI-%RxZ6UF-}i1+0ug#$NyvzpL{9M9BqXV|>TH|M42 z)vSs1-IktLv)X8j3z&$fAAB0;75=KQc-ULSCDB#wAmv-x|7R!unX?<$weG+T&#XlN za}Z3VZ_yl#-*<^$`)-KM`O*$jzLoudaz(hPtgGJ-K*7EZb&)NVkiQ}Xlr2OZE^m-Bhti>Di zT6f?U&-y@f04CCNcARD3AFSoOG$#9AjLrGd4pRQ}nDl&|wW-D!HGhq}4^SU4k$xi( z@5@gL2ktKS-sC>3%sP+$Q@|tOE^xDXkKF^sdoWnrQ_N!RX6WaI8NF@%712mr%3#>^146&eVxx(px1r!StkL_0hmaC z1lY^?eV5{7-;J?3U)n*+x3j-fH0yMYVgBj$av^&40Tc0Q&EkFeN#VdPzMp{*<1FRw zBJ(QWel*MLo%CgOezUHkEiPapp7X#dabD}Byk3hQE{Wr$9i)8w)9m#E|Ex0`UoUkB zZt>g%GzVZJ{S_d7e=uns-=#R&cVleMmv)fyoo%w$%dHw?)ciH>y+D1yM0%e8v*LaE z$>9rT@%-L7c`WXj$_k4XDJIw)@h~K^5jo){5arWBP@3s0qc=|Tcjw^W?b5Wl8 zoDp+7OLM0kq&l*G@ay(0G*JEDgyVqyy zIzr!_XEHjP>F`-I7pd>471{W4Pu3GV}HEP91*EO79^u68Ki}HFXAXbTsnRbx!UpHp!O8m3eZ+yLsKJU*y z3OnThm?-`OK>Yq<@@l?I{3n5sTjxtVNcnzqwyq~=j8Xa1xIX~u118e*J;CgFUw(2r z@6WyfeTY$OH~WX?Rq{87{HsjsdJEVjd);3`TU@|IJZFGorhfCr(X$L9a z|7n(2_-CKgnAg$g{n@|3PICYz;{OSV-ycloMI}*QZvr7U=Sw?C`TpE2uh(mgQS;Zh zzXj?8CemL6;(hta>AXMt9`qqbm%BU6tNdWsEU)ilcUqR$2Wg87n26^#a7~=o8Y!=T zK@XS2asI_U)Ia41r)PPEfA&p{c^!S;p8YrMGzVZJ{y&2F{lVlle3$adUO79&=6q=f zDL;5G%j?q`W7PaL?#DoVz(o2dK)f$MIh=R9{CD{?|C_#JftwRotwFDOkKF^sI~)AP zQ_R-dO*6Xk!zpQ9yR{$PlCA3iZN&;q6z7NFiI|sk-kv=lJzNsUNjpgS;o;f3!aw`% z#&sQi-tN{ongcKqKY5$|q4E1J;_M!eKEx(pwS$x&K9|`@t-)lQf3; zr@U@}UVXqse5-(XUwv{oZ;NjV2r+h(yY7w6tK|O;{ETZUSI2`1Szf2o78fuP&w5~$ zIIncx?cNtXToT7gJ4pG_7Fk~5?_RwzuXSHAi|0U~IRF#sw+8DOzwhee%_6Tu;IUg^Bu{Uh{nNgOBbAmztvX6p)n z_fd`OI{LibeKB^L127Rk>(qUs@%t|2m3_WD#O8cy2Pr?kGRy1b8pHfkUVn*ReZWL~ zmx6d-f3Wq|cmJXxuYSgXUgz!Z2Y}`POr*aP++h5^OXIT7Yix=0r5&W?-npH_ zy8lZ5o#vnN`W$-o0Tb~(1RjX?>Ac(hD*6y(w{rIn^C~}?p5>MOsQbDsukX+n7cdde zGvJ}bV|o1-dblKxlXj5u(?znp!r%S3#=O>@cg6D&&>Vn?^lyQ9|9-VezDs$X4MJ?r zmv)fy(-X41&d?a6=C5(*0rdeB=|2S@O_?;h{$Nfs`VeC`xtn87wQ^cke=uiN?8v(l z#+%bdTU@|IJpJHP<8f)#^J~u1-ba2W#5-pRz#JsHsvV@9menO_Ufuck0$C*SY3!cI z!X;AooKvo0dWBn=_i9_jmNL6c(wp= zNgOBbAm#L|{z3e6R?1#4e*NlRE-ub(u+toXiTF1GlOuoV5&tfLu_bflOFKw8J*$71 zvmb3z$g%2)NgH((C1Q^l(XZokKfFIV-Dwm;?Wu2O8do>TVCYyuOW{<^W8@{~~xK z@`oPfm3>}gOXkRzc93#bR{t>P1NvT!{#jnT(W?)bi0?h{cCZh(hg@C<(T5ma?t09t zoR!r-%v~NkUNcS@Z*D zCep76IxNokK3JT4POUh%iT~PQPObXok891#PNlsTc+I^3(}T8Sd2TPwYfMY=mCb6+ z%WqIC&aUChnCG?sC$~(mIKK;sRpMf%9i*I{)n6$7xl1>^Uh8g8x#!gZ*eM6VMDcG4 zR*dn79=<17=E+)d+|jl2+C6Kvt&gk~zc{2;TvyeKYrbmU|LH+-(idyRsc+V5&v)0V zTd_L&1^f=J6*tbSm2>mYP5)^G#m~MQ*LJSvPCH1+J(CXiSo1#=Y#HaDJ+J>O^wDo3 z`-8v%!9Ls`)BDBTGeF3(o;!0-Hm|ZftN)mL4ShWCoM^mrfw+K)^v8pPj3>QcT!0=f ziQ}Xlr0mY>Kg2)xh=z5oyFKRC^(WYA4!}hGXM^J-f9O%1SAY=PT=~)tQqIZhKj!|N zzO$o$me(86s}Gon?-KBnU>|OexxC(nKE&v9_bc-%=VbL4b6>-bygSi&{|&?iOr*aK zTw**auYW@imqgdOw1brF;|sgTiXZ;DS2X0c?)I3=>r>ci4!}hGzX#Vv{?OCKd(B1Y z7pc_-Q2E?PTk{^f2a1b*SFuUvYVNdylykHCkGap&_xm{iY+e6}UVXqs@%|k=73{<9 zF}JQCq7ONCYxk~sl{~+EzWH}9`-9fqiN>1Ge*^s8c+$GgMh}-n*SWNVlsp$a zkK%t9yx6d=b+^ady7pqHIRF#!e+u4+{Go?&wY6$&$y|KZ4pR1H^&fNRYmDfh^4imi zUVXqsd;_32*vI-0qUl)${cCJW67i#pF)NonY5ypDVm%1s^$2hYCek&FEAhC*YTU(v z&z`%g9i;5Z>OaKSQ)|d;L;Xk3MC`&m;y}uG&!V8&_ls#GfN6&H^ z!~A_>HSTIaeZWNeWx&K}pYD(KtcO0ts2umKXuzTX6vs@vI7# zNj#R z|IxF(#xVbs*S*oJ515E=D%d*Or{90@9IW+(7?r!8ea)-v%j!RRE~Rgku*e$kNFXj? zBK;m(vxx@xsPKKJk* z@6W|AVDm7z8w{EE*gep?vRB94y1CO1Qubx_AG~&n!RDXV^-A>W115_1d~i;*Prpa$ zxdDC1v0J;V&8zIs>OXoO!fv;0U2ml=E?^>_%fR`G$JX_B^l(WWC+#3*e^&p|1Aos? z8rQY%z%QOVf#v{Aq`w(lX8gWOdHo{@u{mGbLCXHD{-fs)8pHfkULQrTK42m~JvZ)* z_UZQ^J3NKZfd5Tnc89P=s%v-*$TWwCoG%j*K#;sPe(nGW7bJTb4me8v-(L|3(g zl!ICQMGyQvA2#N-?!XUE?_$_#4!}hGLtwh``>w89t)I_!ycfCmp}r+~JOS{&+qb28 zkKF^-wRa-(3c1zX)ece)X7v}nODG1LzpZQU*YKfFFi{@91Qv_-;f90wCWDY;tzGZR z=2Z@6^%uR{!S`ue*WPup6&ElO&+_0)iO1G;ee`fi94GA{<-Dx^Lj1iG8`rh&z%8Cl zfaU;9q+bgxZ~VSXak9_H*qkrzAmzNQ{-SpajbZ*NuREhxA21Q$w}9Q(PrnE0-3xt) zQMv2g)x64iS^Y)tDfBIy<@I~C#RW{nvjg~6oLBliNbkYu;gUE`+Cj?sS^b6hd$(@P zYu$lYJVyY{0hma?AK1b8eb)-;P6UiCalW*Jl=HLti{9ht-_QJ0Uc1n%515GWXb|t~ z$NCHLod-gUE_Y{{S2;hcf9SmzyX~^P{*-o?hk1zSG;nmBSNc6j?@j38k~mJxvT&m z`@CY4xVh5~QVwPH7rnou|Hn4}w61?buRdU+c!{Go-q+9SFM1zAA9C#0?$72`4rTQh zz3*XnO17>~(-s#n5s%ARoLBliNbj@s!6k8=w1bpGS^Y&X{JnQJu4~kH5 z@7B%ueV6jeKCiJQ&X;zOayYBM=zU#dn19OaztO7?n27Hc5bx_}^%uP}(T5ma?mjWE zayYBM=pDiC-YlmlU-6`-+!iS!ddnZ}L#X5Z@Q8C#;O+Cj>Zto}iK zefjVG!uPPF&%1r=V5d0%6Y(zzCK$i(>LR8l_WfgGKUc-S8`#pk$L@jFm3=i_|z50NO;{7IAC)%g;cHd6uLyq-a>D$)4$_26BLeHaP$xU`2 zqi;`i;sPe(Ay0kZOgy%(-$f6X#BtINQZC5qFT~%sN#pBf^m)7Q0PHjeU?P6ER>tqU zlvnnV7@PA=`$|>I>M!~Z)fncV^7>!s)dx((cMyp8|FimwzBAB=7?r!elg+EDW%U<* z*U-0l_WC@RwzzZUc>I#EU$m1EiPapp6fuo{|}GLYZvDtTsa&0bJ0W5j_ar9J$4WDeEl0B zR*8$5c95#b>M#0;zpwH82cNNgU7x~EIRGY#-^CW!CA<-cpM73qOZwzXJ4jVz^%s55 z)Ax}1r`O9r(W?)bi0|(p-v7_)FZw=2A7XTC_pW(WOn z*(YDxL8_*#{-SR_eewQ(oIm6Cx1v`cFcIGXi1+_v{RMpe3!@J)DtG$g$S0e~OV+RaSq|e+YeLdcE}TNL#T26UDg^h~GaDXMDYI z&(v|r)^XAfQdL>~h4}l|XN1|6BFcIJ0Al{eH>M#0FL?2>wx#P27kg7SWzv#adyA86uo=#g_z(hQU zfxY9r(s{f8O!RO`94GA{RdZH<(GP$B0gZVbectXr2RqFHn27%r5bxhlUfXvmuk7<0 zTjG3a2dSE~`iK4>(I0=;N1ojCLgQWu)CWwYKOe;V|5^P*{|)Fvj4pRqn^!e1tAFT! z2fIVEyxvM%T);#;mw|ZyA0B(YK7bxBiQ}Xlq#BpiKlH=j-+2Gu&p6P#_nU{Y(;R?_ z_-_XB{{Q6gX46%xjqv`)X9xGW!Q0U82Je~o*gep?vhOK2Nx$Y!J4iJytH0=foWA(| zL(HGz`T(d8m`ML9csM+dWBo;!dk=JHCigshv{r1%|JA!y3HV&~zesV(;ojeU*1DbF zI`EsIt+*Gx74NHC$2ItW8$|I=2VsrfbLS&-sK#aW9|KyK?E8=Y9@>f(m?%!xssGUw zr#-Lw(ZeNioV0^fEm{3XKm7e~G`wCL>OTfb>@){pB7XN=F@E1goCD+N3$gVN`F8ND zT4Mdj#9D0uebeIoiderA2^fEXy;Vt}(x(&;0`$bD~EaNU!IC zB|xXe>APe*353|3FYO>zYgPv`u!_boe|tY1SP#AWfQk540xL|JJh~2KU{mxVM&)i` z1M{lJXLTS0`_f0=ooKwRfw+K)^lO8ajK@7~wSNvw1#n3mC+#5B_^jST`~#D+yk;}D zm!f#sx7{3=hl%uCfVCrk=n?;(AjIZ;X$PssXLT3@yJ?K*@6+nm>p=AC1193z1?(8? z!_(Ep%l@aBB`$a0_mBCvYRl>{2Ck-`ygSi&?4JYT0w&V$4|XvgpI3g*_-)?fzHzd9 zpD#B5q*iSHI(Vj5Y{BQ#F&E|ad_b%cUDXa!wPkf61H?bDXT!SIyJAt@>iS*Zki;X9}UhYN@mqgbA+Ci%JtPW%V{(;LI@>+MB z%H{Qb>@){pBL3fjYa@T?QC>NpYi!AYeA9WoYR~FG1~|75{4V-ud3^@G`hbb}9su_T z`>YOR;3f1SMwh$i%&Th8>OcmYu;Vr3MB}{$#05;Ge-b=kJSng5podH1IB5r|I+R!nz+I(IUL%bghab}*+9y+uUSk=78?g8-*F2uY-j)@B@gG-{T+Ci$$tPVu{1H%pLTKBUM zt?S@YKyv^l(ti$Akw5e(P9enRd}#-%IE!DTf@^v~9n?-*Sl{U+jD8Y~s;vpSH$ zbOcl}rH{Nj(RiBxaRC$QzX6suo|M;bp@&Q2IB5r|I6S6vx!R_eVF#2bC-3z_?fQk6F z0b2$8@UslPzYl&7gcx1!_A#$&LRN<{_%rOtyAzFf1P~W6k$!iujq#+scAl_o08shP>9@rgC}xA$FPrFcJTuVE4!$didO+^Uao9*NSbXfwybL)a7c$ zwtRNjmiNsu7v-6~TCqt6HFw%Us)e#Th`|f#J2cKeTh}Yls}Gnc-t)i@gMGM7=GOIk z^j+T4t=(1TRV|d&K@9#GyIn({#=8ZG3z$g%b8w#Vq;>rb`s=-=u7k9LR10Nw5QFd! zUevIzb+@V9y551E<^W8@|10qG$RB!EK*wIKu_c4@r5&VNIIDvgyqCUTMgJ_XkDyl{ zFcIHf;ErIQ)j9@rgC|G6FbcTn27&*@R!IRdX!i8YK<)!lrQZd)n~Fggu(ad zdp`PSd7X(~eZWL~Z-Y03eO8As*oQvE=yKO>Ue#x^I)uRy?0C*PVZ3<@(-s#n5zjR6 zw((eA=Y1AEToPT?4pMz4t3w!sfAE8byw?3JLwTJS=Ae0)@Oa*~_>el|@C;6i`3O|3^SrO154m=+&<;{9lGR1bTT)|0|Fq8Y2vL24 ziE^?y_(HIcbrIs51VYZWmh--DUezL59mKqK=+oFCh0aRjE(aD*T_8gg!t#>fA`nlAIksgulxTM=KUHw%>kH*|3~0d1ZsXK6s=N~|G04CBu4*p>LzDs#!uh!TS=Sw?CwP;ocG4D0{A2&>Vn?^mD+!jNf;W*ZJenhuGw+c981xSslduQe&9E z<#j%v3DhT;z{j@CT%vudgP0HJybz;uH-8!Psus)YAm&fO?%kBv`Kw|pE?^>_PEboc zF0WnaF30~8K;GxC9PPO7YTje_KzUsaaFyt)c93eZtPVr*&(FVq2=9Y+2X4i=Hc$?L ziS#Zui{E#Nk9|Jo*7?#7QZ1I%LCoJkW0-$h*R9d3515E=JrM89XMcxc{*LHFj9R<- zQ_ZVdEUSayH|@3g?b*8SL0eqFL_Ax7_2RtJ??UG9jUFzE_k)mQw{~|MYxTvf4rBhS*d3Ft z>%+7aD=<-31RXAEgg2iQ}Xlr21l3hcO@i`M+*l*SZ6@c%B5B12B=^<PuN2#C-VY|D!Rlbq8+o^Z?BP zm`MK#h~FPfTE};h*C8HhY>9l;4pJ?i)j`akr!hv&U*l@8S06Buz8~}i`&b8oeyCM_ zAz#r!^U$6gV%L~M?CC+O#bbSh{KFU;$3(hj{Nv|@tR7-$aX+?f#i4ePYVoWdLVQDc z{lDKo8|op3CSn)n5eL$J4*z|M#p}Bi7oo;joNo%f`f{v?kpFTT!~E@eJH%e-`sg>2 zJ^TI8#Au(+y+iAv4>9VwITW@We5)_V`UmAqW2ZR)6Y=x<8+yU`eV6je`CMa5oNqd>S4(B}5JPk5f6x3=UKgNO zA21Ogd-2fpXrIpA!;7I0F)DY%ishB>znf7$$PU5D32uRdTRKJqube6$Z=bc=5j5MtEY4Xt%Qw`rwi{PTE1LuVnQY;vZhMF|VV~-NQRz zr#S!<@w?}X@%t{t$-Wz7bH22LRA0&JF@|^580Mey`aSgO1193z8SD`4)46;22=pOF zLG@&qHm4t^>PAjaRC$Y><4yEJeJp!(8DEhoV0^fOK0^E;ve3lF|VV~ z-NUD0r#S!<@gEEJGk)Ktyj})EY|fWmpYnP=di4Pl@pXaIqJ8+H zncpkyur2x~@C4r*^4WiQF8DW(H!$z9d!Tr40U^h3?QSx~#mPRe zu_exzc93eBtR7?d&-DM+{L{KVjb44gM0|X{8on>uhcCLt_aX=}y4*c$Ue#B#dW_+2 z?5@i4`X+600Tb~&0sfSDEU#~)hfCr(X$Pskn$=?r!$16RV_rv}yNBP$PICYz;(rZ1 zVf?;Jak9^AY>D%w9i;kdRu3`!3H`5`f68kgdi4Pl@$niMem~g9dIKP@ga|5ntvcm@psz9$@qFU0r;>=aFjS^7n_4Rj^;iyvObVap|jN#U^oc40NH(JW?IR$Y%60w#0GJ4pJ?b)j^1Fr18A(XBcA_&z3-Q04CCJ09G-6-=#dV z&&ODtFYO@Ja#Zgw2IimgxF>q`0Tc0k8*Djcwb6ADBL|=lG3vQG@?G<)me1-S zMt;Eh>WMDVc!vXV0TbzW1K&0t_j1wq03$~MxFn8~c93fMtPVo_BRgcTk8H*@){pBK||bZjnFqh@X8v#x^2f+Ci%2vpR^8lj%Do`unsxzH`y5515GWzrgXqK0G~L zygxx7VpQ%%E-~xk^XG(U&fR2`U~`MNpu~d9i&kH*|59*vwO@^HX>izL8=w9I)ss5(RXR|&+__L^y&j9 z;=2)C7wp6BsahAG$%%1Z?f<{uZ;m|0yh4uM+WpODU9FhaL5zHi9qaBy@%#fQR$wCi zL*Pb>Gp*~(=;4w$PTE1L6|*{s5%@>$YgpI1+hcBB-@s0D04Cyp4m=e3Lyy*#eO_Zr zM&wI7NVQ^C2Ql(4ea}VzY+YxdS06AD-#@_{!9Luca<7+O^dUxSdt(et8Ech&T zyk?weykQ_NU?Tme;Gf20d0l|f2wW0f)ecg9EvthVfq&%vhP>AOEJJx+(2Skt08GTs zlXT?M$RB#h>w*dBLu~R@J4p4ltPWy9yT*wADX$B}NuOXMT`On~_Tl!B^15Im2!_ht zg6wn3*Rnc<1ykYsI2dX?`RWQx)Ls;{8c)jWdgv#5OUFq&NVQT{hamn16B_bbcYDa? zbtCLF2Vf%pWx=A6KlE@;DwnAh#r^z_`*+}4aB;0@`VlzQyvOc==E*)EbGu+8-wuS; zN?9Gmf+_SZ8|R;`>yGHv2TT<2reLFBA8t>%b=?Df$g$RL!7k=it(4V4EciZsth*D9 zw?7aUFp+*cu&ME+bv+P0ToPRu&<;|ql+{6qf5Daw>sohv$gS&P*l7;HMEv`J?IM5Z zQC``rV{8lLOFKyQ^{ftJ!7=ph6aBNio{nC9z(jmUg2RG+xIN_ZdJg&!qs!fy=2d+? ztAkkZOYF$I6ODHf5En3!{uFSe@ua+7j2JS!OP2YvlKg;W_=+y^I#CIjQEZB$JLoTlm zqYp8<+&y4k)yi2N!h(0O<2ma@<2?z)1x%#B8C+>RKCiqFR0n`5^y&HRV&{4!c+9-V z?t$|93?NpCu4)IVR?g}m77+h}{QC$0Ik)cilv~#quu~3ziQ*@o1vkg|Ly!2`t2MS{ zfqZEPsaDDAAQrqz-(%4~Th|ZJs}Gon?!lw(ToPRu&<;|qlGQ;hfPX<=|L^l!cYBDu7PS&P%>kH* zzZ<+4`9seN*pEXWVxz|2wL@?9jaUaUu~xJUaSk7f{vofCK)ee(ZpR?bO*n1 zn~3}t?m6INRSt_#b)pGdJ(!a6OZNfZuD0=ThDp7 z`BjrsJwj2t6uWa9pRaWXPv!M~pgG)N<9L2Pqt`Ane&5-}=XTardw5OHFK5G5Ie9(v zAFGF2*S`XvTR-=7UauyndW53(5O&wv{L{Mfe^9u-hq6g34-bI*qkTB|iti=hbL`iS z^LUVIwN#H#@W)hH_iSC?qAjkl_c|Z(JP961Jhraypnu6(dCs_3@OoJ-)gu(O=djD` z|HJF0?%*q)4}j+IR-7(Z>0bv=8o%#UoHKxr&HJYFdbL`rM<{BaY7FyFdF@B9KF;+f z;`<1E5bf=E5e0|dqUK}tx#K(@q*^`IBNT=9qsLQTix%4AN}n%$Ts`PMN<1;IMH~7B zZe+(vJ4&^Bsz)feX+;hiUoUkBU*ahi0?Yv#K1P?jVh!`E)=2dTMR73mnv>;q6a2)r zwAs777E7U9B=NYs@;>0s^1K)1=lO#F@1^)v=08>smDioYx{kodyt9#2YovOFg7{g3 z#&xYb_$r^f1La^78^_1LA-bh3e&0#_J5J%d-^sONCqA$3!t-I5TR?ZM_zw3!{}<8! z>*f5Xeg}W{zg@Nfyf1ub8}R)9;;nAQ&%PVh*3W%^^Q+cK^$soj47XJ@{=5U&g-ul>Z#rAg`ET>9)=KpdMez!DPd2_@>JHvo*J(g=c;CkH{O_WB-uQi|;$+`tY>D^n z@m>5|t)1#2ih}pX;$8E%b#0QL`Z(8{XdW}cv}kX?%P5*!(fb%(?wU&Ts@6{R5JfS9 z-LomLO`H|Q1(Ha&Ep~&+j^_v5i8toC>9g3jI#)Lb+EJ>tQ+-6ie8@>-p6d?a#MdN< zf7JQkKSzzGldkKaV^?;UuKZ)W4BItcL* zb3-0S*Fh9b8)K(AtYhQ&xYk6sobmfk#kCdiv3TFD%&%HE)j~4Bf`jKApFl_C)VvbkDV>@0ee;ZmNSQnzSFK`v0PdGggzhb~1a9B@7S|bO@8dcZ-BF3h@_HlsbDgcOMbnMuSFM-oAPV@&L1SJ=pSPQSjh*I@e@@iv zdik6s4%STU;NSy^rf(=w41dme&FFGn}oiMbm)!RqLlZgrezV`tth!kk`@Y z?WSSuG>2Xr$MerY_b=o3o#eF~hu+6l$d`7MYW-A)P?YS`O>@lO@>;Sds}Ce0uQVAi z+Nbk&shs;5UGB>4bHN6w4x!+036S^nIisA&nBp3>|CgQON<1;I3_C7_J(32@pR&#J|hX#oRC9`wKo(muG?Fz=1&TL)T{h zWA#w$%03@*Te!JzY-H62sScqiH^44_|B(JJL{V;yUVZ6%1Rw8u=;D3(^mieOa!2$& z$8PP)?0bO?QyoH49)n%>{X@A2ZE=md|6gu_ZoRm!R{vj=d!ygc#o{^lPH}CR>JSR} z$wA|~jy~^}`(vj$>|x{hICn)CzduNS7oy;APiSmO;d~D_ziPu&hftJ<(7)@b`Rn;| zB2eEU=I8nJ{D}AEjZz&#QC^K*s{b#_b7+fe)ct?|T#WOw z`v0OlAKTO2oIL0GHot14REJQM+`}sK`v34gH2S<-UWA?IaE^`R<8-eFJWAOYHLh|2O1y^m(&< z5E2t6-*@sp)cTJ9Oq72fsy5;~iB&WIv3jU=WuGTDN#W+6ey>+;oazt? z{-z4=k2e3bu5Y1NU-}-w$NP-Ni}vZfTYiAv=h&~Ezh^G~YLirlP*kg6clCI zePjK9QE5;1vAZ#=_Bajl5bG1cO0~%RGY?n1ljTV ztIF&DeSSyR9~9L@?EF09I4<65QS|Y5hI~QgMB}aqd@SBKJXPqgHch|(FRJCRi@)EC z^A``FKV08(iB6vvs%5~$upa66|3$^V8e(+M&1y~at2T|l|0ma#-hWg5e^G6UPF(5p zjgM>Jf^Hb9=Rs&EMXSD)wX7x3Bs6 zc==pX?J;Hbx_X2zzBBrzi#hxbh&G=WYkX$SyvOdL;$;tJ%_Z)+Q=Msa)wfbTL{YK- z@Sf;J&r|kq7pwnFko2dZ-`nDJPb+=DQnAm%CGni;`}yiysUD($pEbyyS6RmFB_{sM zfaZ|CPw;uZ5Zx(}-%rc&Ux(hu=6$aVeY{@3mFgjiiqA>ah0)(Ht9xDYdBF8uZGN8b zO7xcn`*54e@v#RJv&84_cJr&IqqT+h55(m^6D0l3=&m%Ll-CE)`@LS* zqIw|XN%as##p|lde}CumT6deu#rZIHn#27zj*s(RbT>!-(5H3fjLz7SqLObquUAu2 zJw#D)Zm;f*{#jmMLa)BZ!(cFd|uPrAU zk3F~&*Gp#ad0s&GsPUw{vd>k1uh+Gx`pvJ}Jk=u<6`%jAy#C+kweB{Ri)RQs&EW$Z z$Me63?uE!7`nqbxIPN>NjjI(q{{`FuZbHX<`?wfWHq8I|L)NvKeV5oIMaA4{N2xYX z^$3>RWjf-`CJBAMC?zDwo$y(EAu& z?wZ#(ziNwA4^cGlgPs4KgP;Faw8iCr6X2Z`*IM9f#*^~84f;)-nXX0iHi>7;R1Z7zkf}hvs=+=t-fkS!ab4G}*XqIm}uUA{9dW52RSNb-O{#jnX zhhBZV+PppA&ggas_Te^_%j;?AeT+VLCz)ThWvWLg_}g~MyBFo}hd^B4GkedoAG)25 z$LF=n|DIvzBh!1p?n~B+-6w$jep)uv|LH^J^$Os>>(^E7DAks!9-?SIiN5^*AMo#k zb+^gfx?Y2wa`3}A3|Hml2VlP#f9NCr@@{vpZ1itJie1zDQ8rNB!(!^k-v592O-Qlp z_I0-Zb3^g7?-HA&Xx7|sHq&aWRF6?K^ZwlYgE;@}dBuCT>$}PPe7x6dykH-G7UG^) z_o4SW_RpQW%&*!i)ngRRuVA-N=u`gw0>pKP*?XSfqPyOB((CmR^!GViU5n;N%&*!i z)ngRRchPrq!|S!~Hkn($C$Q5T{$k^J{s+-36)ngRR z&(il`^w0A8CVKTfYkr>ZX>?Bn`|z_6m)G~v`xt%h-ZsB#>r{_XG;6Q(zccXTO`|QY zH_hJbUqkn_@ua-YME}0C)wO7zX@1q#sUD(eew)4*8uD6qo6O~PE_Ry3G#khBe~j+6 z$RGO1D}UQkV@rx=d}&9izMbkJisnK3KaTz>ujBMwQr}>7<0@Srm>cZF&qDNj`{ohw zO0cCp?jYJjq20x2nEwvt8S-BfEF1l^b>2Ai`LnKfmOb|h#;qFc!)-IYe#UJHe2i|* z$8DDJ#kvgnZx1x~#@6rS*Z|#XHg3w}PUyFEww@z>KVNN=)nUL#%nf<0yG`cuwHtPt zL;n7*c})cyME)>0#l^lGVkySScR!nVH8rcl824TJrbhoPkB6gI-*?T=$Ga!G-GY5q zhcWJW^gc%SS{Zkg`BhW1I*f6b@Vv`@zcB7p{KS>MPw+g4pxZO?xWp>1Gl0K$p{v?a zs;OBW2K>a_kk^JfjB#gUr#YM&hvBNcejglS{JvBCKL$Rw!ukH#{Hm#09mco|G=};6 z#A@8jf%+~mKhJkAy0fEw`d!Gl>(Kic3*~OyFU+snHmk!J$9^>Kpl~NaJii9wy4>tN z&!yJpV7zU26QkQ+d4) z_}IL!-^0~kZJX6$jJpTBUz&f)>tE5U@19Y7yibq&eY8)%3mNwmdLLuqa`!j$tG3JP zFvbmFcS)Alf6x}!U(Mdf^$@!MPCS;^579s6Y;`TheQ18wc3B<9xWCbt*Z+t67d)IPZP@1bzimqY#}Blw+N*tT{oLmoN3~s6 zhcRw8cF)=T)4C3$SKn;&^YP9=_i40GzYA$;M(=Z6Xzf~(TeW>whtaYOb`Pd?ZRw;f zuHoe1-UsHPn~`|py0-9{04|BH1??!+_E{YU{N$kV^-_1>W?fs@k2MF7M0&SY#_#*c zYYXS45S#a1(%h=;vpS3x_UV>3^S8XVXbknG&kZiGEp9H+KK(AFg?&84SSWWb+2?{C zvO0_w?MDMyUf0G}T%-2?mSxd>A@NvV*F(Rmi$&L>WxW*F4p|)r{N$i9uXP7*#j+95 z9M-mRe4J~bi=Q7Rt?oNDPd*QX*u3wS=2z{I)nT+u!ETLF^B3QaKz&op&+~1HZlh?Q zeizbm7Ssg~p`SdN5<@Gq);@Z*dJo^5{Bj#(W<%b6O({L|~@BJ}D@-y?Xw)6vEI^6BqF6fKvb_c0c3?Jmyv zvO0*CyRn;^t?RY4#Wm{wf6ImFPLK0SzYA%(0sUoeY|nW^;@K&ygJ`)JyR#efT6f@8 z{D^%z4=u;WpxlO+^283YSjG2cRx^H`X0ga z-HOic%ZCH6*70HBV=P?mvhM|U%IY9mW?^@Jme(g~i)+;V|CW2v-5TeWeizd64El#d zT;hBt#kF%*2hs8XeZOzaYu$lYadKavMRR!4#_@4JhR(h}Sj%@RPWE}mmU!P!eHZ^$ zJ7;weEw9r5*r@r7uLr2_RrB+FFQJR~<F&-JRC8ReP^u?J;{Fr<;GwOZr_(YpdguvE!s2rP?{xK}@U_ z?VR=X{{t|7qiB8l!KaPuUUvXy9a^=gciTMtSc>=aZVa`Z4ecn^E?GT9>t{6w^SAe- zR_5sXJ{#S*if>_!7wyyULt4e@V=a`!)@97E+9j)pXw}{|E6Xo?u;ZF&_MT@6^b04R zxPP~;Z47*D-go0j zU#qB_^PjHdzX4d;{8L`H4t*P#pO1Gv^lJzEtp1^uJvhWzD0i(>&9C}Stbfp&oCy}s z^126Yacyn(o@Wbm>m?q`>yhYpbhf${tw)+)^_{F90)BGPkk^KKh}Pq<(;W7&aXkO7 z=(aF^-`Q0wCh(jY|L^+G4{a-PA8eP*f2AYU;n$=^pa&B+k)#jhp z^&Ir-`+hb_Jr7O<$3^>e?rvod4mtK~cfR>myJqzmt?XT`+3ycqFQYB4bIji7^(=HJ zCLUYYE7AMCUe}`aO7p9B&FV2)&!_Ly#&sQi?rvr8c60Eb3H)G+^Jm~Jyl`}eH zOA6zUc>g*~`cTz8ti&+G5d-H>=JuaBbld%dnj>!apZ?UvPJwBAi${`Y^v_uQk; z-L351t(t@XOyCDooPP$tGk&jEUOA&Pwxn>r>AYU;p4CINa&B+^v-zjIzJ*?W&-o$U zzvAO_N$Zo*KAn48*#kq2h0EP6^Q(5x>LJE2f?fLiKSitdIB~sY_CBw#qkAUtxV-W{ zFphZi-Ib4pK2(=vop_e7%hS8v3Q2t*!;_DAgWW zJqG;5-1t5;`rJMK8`xn7;c7r&F%$l{v}z7g%yxqJLp=zWZZayR~4ek%N1?U~hMj6aFKMbi7w_#J4A%l{_8 zJBepQFgfv9UUx>nl{3?|7{7DIlhtFuPYxRMI{Mr@es}CNhaGGjALq8{HZ*?Usl2k! zhu8||o6gJCo>@J__Ls~AHL}ALdRzWoh97!+0BW^T7wHR z|FL?gcz+0djtjSTT}D>zmDOX6zX`kbvvvJ3ZN=(;6X2b+t|x=NQk=G~KSlpTXXZJ7 zn(<`y7~_?b;~Lj>^tpTd&#}`Ser)6Tb-e)H$;R(H6({>VV@nF>o6hUiURgcH_^ar@ z!2Hv?-hy6zSGh6#KZ^GX@bhS&&fVkhK<{HLT<(5je%0PtJ;wNFu{$Zt>wUDvb&J{i zxPFE1io|1i{S*2-oUN|K_&=FnwRcvJG5$C7UE7$~(dX{*f5A?3NZ%)T{(I2<%J@Br z^2$EX*pkBeKIyyox7s_a#~A+@{r8xE%Ik~h)%TeBdA>(9UbGKiG>h*|;A1RY?p`s! z>bqGz#`qEJZp!ldK5cQmX!f4xd328?9?NSV`Zt}e=j=1T>bqGz#`ssT%j^HczB&3_ zJAOWPnuGsMfFDfHpLfCY#_#oA>`i;4-yi7tD=D>q9jERe)kk z-zT`|mFC=5OL4{LRof)=%ek=}2kj`;K3P2oeB`|G^*Z{z-?k=pn!_q_7_OR^&YFuG zzwcCB?7JbB!uf7!e$_r%JxJR(HHP`y>$Qz_aDCr2KhL)g`Za@ntOpU__Q1#Jo)c}~ zHot10Sofjl%TeSz`<}avwQ^irn!V?lf_|OEV|m>Z{r1k*bM9$=)xKFB2>j%rA+HT} zAZ`0%r#b9q<9PmE&`mLZ->Enc1wOXI`5tP1)xKFBNZUc!?PC5Zug9ZT-$CZ*`3^w0 zZ?sS6?Y2|V`xssB+WyP@s(rIMkhWi7w^@20Y&)B_xQ;h_&vOjA0}_wr^<4C)I$K?f zwsXy|+ApgEfu9^S=5_RWyX{BVX%6Z81kZmax?_yrlPIt3^C7mv`TjiP&+0JRF2U|h z^G|ub4!!y=F+b1u6LdeCvPNAUhWLIBe2j(5-Hql~?Vr^_w7rboQK3(-x8DPCU1#>5 z=W296F&>vz{f?%M@5JGfc+T|wc(s342hnyT{Xft0n$0+@s^@teJI&$uqxiYs(sp&^ z4}HA9>Nn*&n~vK6tj7Bz?_vL6{+_greV5oIMVsdSe3%=b8}`rYFxvi3-|cb!ep%i7 z+Z*WB_jmL2d3XxlTwK2Yh2H15aBKHZ^Q#WX>M+_hAOE`wKi;Rb#r1~Sdp-AC z+MY6=w5~JI|I69xTC~kDzv_Uj4x{a#^gZ9Ou5~XL7v~)8G>3fO((~;j@M`1_9C}`9 zulBJOZStL;@n>}yZ3Fau6#Y|P+xdRL^$nPxkGB{7oM0brPbshMo#=gxg>u)PeLwKM ztPZ1H`_ao`Oy=LdD1Zwjk-iDLUgNR6wyUqxnL19|QL67{br|pyb3duun)JV zTwb?8?_(^KyY@}PT*Q~vL9`!8U+mKSw*%r@H7dDEzcQF;JU*{owW6cHRvhq2t=Qvk z9zO=|1>NAi%zvyNDz7_&EgXTaYDcLK%<3?RpEYP$*SgzNF3w%CQx3L^!*Esn+klm0 z{Gm_$?DHYFMZ0|WHNWb>tPZ1nZ~C^0{@J=7hF*Ppo1f>~1KqB{KHQ#i>v|me@V$gv zyCco7IxwrlXulY{_*q}`KLv>EFthhO2cz4=c+%_TboBn-g|0>W>E>4*l+|IhA4%W7 z4SB7*J>~Lu7IvD$DK?JhKMCEzkw5e)uk7=TEh*aN`=iju^Y@^v4x{~i`c8`eSza$g zufFrm&-0yw?yO)RZcn+qUW?wxSh(C}-wPa+)nT+hgWZ8)Oy%`vAg;?s@%#+kImVOn zdMo;Covp4#`>p0z9hB8Uv|mZzj~en?cYDg^^>^554maC4KF*ua{Vei_KIN6YlCdR4 zyL=xHedP7vtPY`_*K_+#(Lc-U3+UD7@3nhp<>5~7yI>z~Pt|yTSa?>gSZq31URHa*4pEV$F+OzZjqdVf#e zbADic)xlXEMEgtFJ>Iacb+@P7y7Hddt~uoIqvC%XJRA7~hvH|Nz>Gjf~z1PQBD0dyntvV#DgXmZWyJtct z^Y384Z`YVZ$)Pr}R(y7d`j#3?x)k823VsFTA-EAu6w}ZV~ za{)=DZ^M5u&Leb*e@Wn*-gilJs}9ZTAvzY<7|}oFw?kv7Z*lW;`R#CX3HISOmCG-C zaEP%`4m;v|IqP|7tT#|j_GZ5Ew;LL3Z6GfHn*dKH{j%T-#$(Uhj;+!Ay$)nQrvLkH*fjy2-^vvu7cz4~^^CaHM&T+*>!un)JT+`6&{ zha9`L>xg>^>v~wMf6%&~58`J%jmI9`A+G&L@$7?cN8?HBdLnwi*XvqzoM?X4VOc!{ z{KVX_u64JG-1@P1yE*vJ1b#5h>u9h~>65FPBnAx59O_+Cz456|i$I`lbp?{Mr>AYSYp4CHi+)n>h=I;}$aqkD}yWJ1z{+0e#aC5Xz_lY_lM(<-RT<#t)zv_sr z9-`wN?6Tkgbv#L1T=$#3U%z|N-I{nTug{==*xBk@bi_S_^*bV~hv;~KzWn!pA+L1@ zU&X`T?dI_0DE`OL-)sE7Q+ef#&e#&~o6hUi5m`M%2j}*V$IL(FmHprKz3PW_|7srW z_Z=@p`}Dhv4)(whW8rf5k@;0eX7v!AU&1c?{ar^7ZE>Z~7e24=p?fLu#JqO4pr7u> z*0rD=r8+XJhv?vbKu7-fe?ngC4!*?G*@2zr&=ZH@syMsBd&ciOyRbix{b@CSKJ0vu z_HV)U;N#4HtRAwio!aMpZr$8zN2!j?>LEHgw|8{g{B2!3mtqY1KoaF)A9Iwxm5 zSv>^&4bU9? zZvy;a(*FP)Yy4i%`_P2jc)f8>(S523yeCYU3N`?%**wPXf!39Mp4cRQ?&-W<9h22V zblyb&4{ZKvUGG4zzMHaXDqg*pUK8!Z!CQRy0iWZ-t=(PbR~?hpLv+4^-O<^){)M)< z?l615uI_z1@z}aPg6)0I)^k2$e$}yAJw)eS*yZ*AVSlMR_$r z?>iMI`#fVyyl*1)Ky#R8L4b37rUwEpYnJ(di8zR{CvE7qT4Ol zXLS%0jz{lfbgz{ON10!BLRJSc;S!$r+3zAIoQj{g4mW$xa|pUU6OZNf4D`o4TV0C@ zXP94gLRJR>KRIZ~YeOBx1nvvCIr!fM_`#I#?}I~(-|Lmv9|Ip-;e3Cb_)pC05GGup zG0Z>Z^>Xy;yTJT>yyv1jJKCr7?u6^m`xp!5ZbJMnm(O1(W_1V?{z+d}|3Bf^w8eG# zD4t8vottk?-ktFO5ceKXaurwC=oD0&U|Tbi zCeLUzK@+4=ni0|DoG}K2vH1XjKp=w1$s~b57D;3*a?T)vK;#SpVR8;4=U|adhPQW} zs#9mW^{w~TTb}>FYaQLbC)BR9tGnw~^*x$<;Kx2(uI)&kmq2%#;)@aAJLN0jeK9@W z4+S6ieFk~M#P`=rj_XSh;nsz|zocOP083qW#a~`Zn~mJ*07x@BPr-llQq$sNx z9x<>%^1*z6hWwEH^Lo3S_wtgXBX{NIcYy;<9Y#6lqu28NSosk6602zczkEqzWt_xo zc{6-v?|^5A>vZ@7O&tXAk#i}p#p~_zcKERmLsBz1BhT`BNc#Ptcbpi>>u5;4PYJQ3 zHO?Po>LAK-KT}>`)PJ_S9E7%feOLS zx5PEEmQ#PhSsJ>o)UTyvyz#l@=ZK#vuFJ|dhXg;Ir^ouytAO{Ce!OXw+`oEhxjPm{AH>s4@;`M&{aqwdwrYgGR$@ftD{UH5a z4B}(nMcX`Fh&@f?{NGI-M)}FGPbum@^EwYgTmBtE@Mb`l_T|mrr6|Yx9ytphxih~D z9Bk?!%AbR6vf*_Wu8CE&|6hJKbTd-F^8Y_jegpKfcfhm5bvpdPrVax5;GmS(;`Mg< z9Qd&hvr;oSGykh0>GuQkcPYxBgg*Wr5MrOyIDfFIgDAg~Z4~vN?Y<15E&q-nc(*~9 z_T|&xrNG#7j^%vI?+4D;6^r2dYn)e7-2QvP_YwBhBgZa`-F$`fhnPAHd^NlBGtIbu zglp#dvieJ&FFgn%d zjK$x7MEh?Dh9h?sdA;rrO?4Ql3l*?)?s_isTTulaFd_K>p1eO&|MLGsP(ho_^&wYW zr^6p=>M_s{SN>@!zs2kP3e4T14{}c+Z4o29M-^Z6Jbxp{5?9qK$26 zeC8LN1zVfO1%4}c4Wro*PaZRkTML46N zOV9rSC*2oSYzDo|^*lRVr^6p+>Jfks4oZ0~UUye)2|xB>)zl2mJdkFjEgvu?_rIO5>XU{$s_i z(9^b!#!0@oFR4h+|CxG-3e3TgV;Q^28s`r)^$-=9yDGZPxMJQ9Si7pf;Oq>2dj2o{ zT?yuO7)0iJo_U=Pf4HfKsKEVSMd|Z@CG`*$n7b?32e~JZwm7aFv-JF*`MVeu$3ri< zxe$ANf-m!jn|g?fW7tOIHT9qEo&lll7>$#Br$LvV|1*CVqXKhq%+Uqz&eS-6xT%Mz zz}!_a(eQd1u8Aej1mwKJdocB@Cx2e9gs;r?JiCf3GtLxK4^e@8h>FtZ|4RNYMg`{X z3id(n2{L~894Nl%Ij*-rBsUjg^ZM0KG4&7?oNv?fe?SeNck+54gtnWs-@+^IODblq zy-aaEM8!PlB}W&ydr;&25vCrZ;sf}ldoAKT4I$Qj>MuBVLwAGXgl_S^w&FR+yx_|- zuhZd=F!c}>55jhf`5rPoj-x6#n7czCo=(l+%zixqxjW%U8}YG5N83DH1!MDi-5+7< z5h}25uXrNG3$3AD%>Th=_g{#I`M%=i=pVPKnD0Ojz2xWucfZEI;QReZQ;#sP6@KYn z3+)a39j=L$?=K{;kD!~cIKnHwU$@^S>~VzWnZ{#Y7~c#T49V*x1^%zUV4me6S2i7T z#&tUUk)|G^;#c(l?UHfrvrR^x2UbGB0VE&PFM;@vQvT6Ie9rU2t;FW_x;~?rasDV%j{tn+ zT*7OgZKA**K7Rw*hx~hj;BO1v9}|AWAg`EbV{UFBWAl31A7$zh2JQ*lwkh85dII#c z?Wz41yxpPOCHlv0qB49xRDrL`(GaW`E6;|^fMAVNIoHJZ*GuMmIz%{jVeC#)Fn^S( zhZr~;ej7y_-w(k2duX15bkA)RJ-SvrQDn z^-}n;59ew-f`1lt$0qz}W1g7j(KZh^kg<8a?vFP05Cbs|1J6qFW?XNDp0=xFn>>++ zDt|e?jndfxA1xYyRVpHuVq#Ux(lHXk&YiK!|m#`U}p@&|RT8nb&_o ze{b;R*$w=c#`&X7J;cB}V4GFKYoBeRkk3=_V;>&Tb_D++=x$E<(MDb|SEFqnZXjdx zdfiVm^$-K`o*wv6iZ{Hz13hgo#5Q>%56?oLivIDjjKJ$B&`XXkaQD8(`DvyeVc;+D zn;mUz?<)wg-cf(Sc@w&46({rhALu^`zC62u|Is)<&D0|dd>^)#OL*!51rB{w$^vA9l$|A(nZ7&I7upQrf9YX$t*g#PsyG6m1>tWf5* z!VRH2cO1(>EgI(k zk?JEDkMGXVc9YrzuY($(uh4dNTnF_)-w}KR2CmcL|6%GNfCtV?#boHg2|wDH7v}1ii^Q&?aelg~gBY|T+eq>G^D<~X=xJL~;{#4ustPS1rij#T$AL#!Se0g?*{zv2d zbW;Zbd~i_0YoG0*z#sMnLLdIB?FjxB(662Fqm8^`u8z66L5$r+L3PP1l!3e-i+&Y(9?F2#tGi} z(47L3O^55GO)ikJPr2STjt)L(F}f$sc_69$%f-4D4X z`0~u_bogUU9mJp;VY{@1*OEGjK@Y=^eYhtzgERYeC*&H%7bEeXf=F&I#6G2Q{#a87 zG3ar&q47d2+kFK>+v6H1c#lH&aPrU3g$#NdddblR?q1V4f1IgLnpm%> zzu>$G-J=;tdHpx^ZwFtV-JpMKoIlRgK@55gHe3HM`xrfa7QD>!O9=ZQ&jd(g)PDeZ zQSn7jUO87wZW8;W!8dgfgT7-M8n3(#EiauIEmN6f<@neiR*Ou<4qj|@WDap`?b%4 zmpG#!>_gH1|KLH;Eu#2>f$zb=SIT#x@D2>T&%`%%qaV-A9rIq~R{FlS;`!rE9mL>q z?3eaGkLxDT(>6}y!nh6|3*D&X9~a!ncbA*W+yu-kJ7Nyr@f6&rEegSR)}&QU{K8+l zQ+C7uDX=bN9%8q~eIMQv6ay*1_s8c^wGdt{F#podLbm~p4&8x@FGli;xf*Trkl1s?gn#`EQ-?A5OxUMueCG8s=xNKp zBM9CZY%lre=Q0N04ZY;(0(ZA%yc10w#^Cwz+u!gy7uUqPO#KDtV(8AuIDuDuF1c4T zn0%1;2Oz-@=LIIdzh078e5R2r51x6Q4u7Jl0~vf9Z0D4YYo7%_^LPS64(6t2aHc-w zrumDJ_?UOmHV=t?QB3&PpJ?hZ20zC(G(L~(ThP-cd+!oVyr&^)U*G&)ioqX2FFCp} zcJCTIQ-@KxIQ%X&AM?*1E=u|Bv+yQPJA{46zb6EKE9;?KQt<_Yd9DnR+$4781YhP) zHuV^l-SDf|czxeit_wYF-5Mu&Y`Z=A$A$M4tflt>Usu8gKKOq#RBjGg3zF}fOhf6sk8s|?*^%vw7b64dW=JPTY*TmXK{RL-F=q6+w<#ihL zGS~C$DyM0jKgHBzRO0@t(mwwe*D-w--sBH+cP0BE_XN@y^?0vV?y2~qC$FbLBsYmY zE#seR>M<%$W*Zuxc|8w$+D_Iu$#({H$3=frk5P#^IOZtaU8r&XR8x;p`5^qv^M94I za80c9)L(GUhHgg2QC@F=Ugmn9UF8iL=T9~D7?rsHs~z-JfRaF)Htb{c4TRyv~E3wmYTC@Gr*^^L^!<c3u8B2I{Uxut(A}1Cl-K#tKOKB|c9rur&Yx!LF)AN} z?VghFf!^YEcO~ZT(1(|`9l?JA`nifPM)LYGL~?T>Hm}$H>82i{66^NL7c@Teiupg- z(r?0SnY?1YuY4={=XG}_ztbg07r6UY`{_?N^$1lX;P+tu9;ouTCYH>(5=5LYAn#_J z#A{Uz^gjhRo*k~!;ZHa92$kQ$&;EU%_3T;n;EPs(LlfpJD1DsyH8gX2x|D_!3K=36LQ2IubH8_h%NLGoM?x{-=6Aj}i@2QfDnVr34e-T%|nLsVhiUbUje zXI}pXJ#8ClzXfl7=+;U8dEHyJJ@k^JBX?C>Yn=b5sfVb-d#-AP;dK{W6HA^6kRbB< z7s&bX@4g zv3b4j|7q$Gst$zTP8y$iJsNu24%B`N9zT0~C;z`FF4^lJLBl*o zS&j2&ntF(;2jDlSl-J^QZ`DiiV;`QsKK!CI7tMt@;Xj$C7QpYVQeKPKyVV8wu@66{W^iVn-$6c9d@)u4 zZ$s$ckNpSF)lImTTpioObvpc6raqziw`^0}Q=Y3k5Ca<|AHc6(98yUBdHvfsU+x{M zH-`Nf$UzY7OIJUb!~5+O^BoNl0LQVcj#NP9&rbCb?Ef+l=GI|)Lwy@$@tl{A>+;Z# z4!(l1yvF&nO&tXAz;Wrg7O!`!SB4+^u#C17#^d6f&o*@s z)oa3UoW|#I{1f!Ft*LQ>w;FUSC;z5Z%mzh^>&CO z)}Pd0aQJ>$E#oM!J3#-};LEeC-a+I1Ii?N*_~4+F*W&eV^(6SQ58G)wg1-%P8!NsT z$t&jhn41f+duyCO$J8NI?*YGUG(Pis2=uh=p>cx8_xz;jZ|V@LkAhxubmXr3aEN_l)8MTKQa0^*4}@gD=m#PKQ6=)In6g2b-<`H$B#= zhWI}~*oQAuGdNTK8RU(GA8o*|SrmH7EyUtF9sYb%2Z1Fj+DP$2E8DI4Jp?vLK8W`- z%HJrV4t=(UH5F3JvoYm^z3Weum|_hS2|-A@C*E@6})QOAZf;dNc;Y3oki#+iJx?e^#&w};B6V9y^me)s)fdESzJ+62-Z`sz4#HL^!eg}>0$ zLDWo!ZSmkI`D}@6=DKdw@x(mWf^=z~d0e-GUiJdn(|J zhadZ}C7Xx`@i&L8mGGmUd19WAxw#s~PD(+*H+2v-6Jgst#hY>62YT9y_Wx@pKsP@6 z$L*o;c{vz*$L6+}4Qn}mDCNuMh2|Mnt0ug-W-W1nAgyWo141OB%# zqes5A1@ueC*zvtno6Y`WQ-@L848Jp@5$~&7%wsjo^`jgR#`}Hf=4qbtzCxb(e~iNa zMR)3$GPnNusL#K%%xwwm|1WvZ^wO`Qn%!F!_Qd%Dl|8F{E31i$wa53woYG(hAs z_~1Gn{t{CUQX4o<@%jB#+m3kJ%s>S^+^5tIivDq%jNcozqac!t;~3U_#(hy>`tABVO*W$BSTctSqy-~Xy^rM2WU@oU|{t{CU0(@{#!e5_lvXIY8 z@M9mA)^-HH7rNGjA8l-NZHVONY8kt>#`#N4JxJ{uu=S>R!z=Cwf-TKS3?~n(LRO0Y zahojgx-;~Wqa$~<6AWIezrej(?KDVpw6Q(RXSKx2zb6O|-ru#WDvo|`hTwA+_KNWS ztqr;3%(32G@%rxtdBvPuyK{ixnb+y?mzsJIqG>Q!_Y|m)#*7 zrTn9f_(wp5TUX22BQ(xmX6iv|4})#@6mQ1$IOu6ROydL(_YAcMM*p}i7smBe=p{!P zyBQkiFEjNZwKu>o-7~WPm``hob)5PO&UEMwR-F8K!JJ%sYVhUR)#mxxUuNn-YG=T9 zLOpGf!!O;-k=MBpV$D&1!I=%+Wr~w|od^Bh z!Ix)OJ5S^M<)$8^7WWyo*Oc(uXPYeW`UL#ghq>C0;6DJ}?1Ud}5LPIWnN!HWUl9#*Xi(An0ky_-b2{u|Kj>|EdPhF2p@R;9)9e@ z7pWPX*{=nV*A-ukz^_{bddbbzA{N)_@K>06jM`t>hQK?`>SgdEa2sX_)8Eg<0M||hQd}ETzPi5PKUqJ z)MEf2IhVX&OX@M|hQW`0XiUxEO#C{?5{fTI@{0R|n41f+GKbUduQc@-btBk@#%Era zg`Tz%(q#CTc%6`8$v;0AQnw29lA|Mcb$`$}f0e1nsKb0vw^)9^)~$nUVlAuwlGjqu zb!Hsp6~BoCiwDoH?r$3BuQK%*zy}AVy!KgmGoNiC>_h%NLGagvZYjkVkSSQV;Jc?0 zds}>e)de4%$;si`kN$hXaorgr+)CeN4kxC+%G6`j?Fhd$wf}is_lBOf9ZfgM!}gGE zlYf3Lr0(y~3&$>u-F_P9uQv4%bu;1DYsU3RToY?=^%q|EfNuMYqvLus^nVY&JiEH1 zHO^mc>LKd(gKg*1aqYA4XFkV5*oPyv9l<{wx;+$MjN}z_HQMGOu`-AA+FxzzA?i+o z{cw%Xyq*g^Z6`4#9_+^nkYkg7elDc$Qs^Z|7r4711(o@0Og%&$=A*jZ4X@YYnppBo zfCLfeEXWBNM|r&-`b&cw&#vxzgJbF;>Mnro)KXsiEc}UcGlYG(R@)I?uY&F@#TO%a z#peZW^N?7X!+GtmG4&92cffv?#%Eq1fu6QI7!nWm<5tMc$v;0AQuikGlA{aUy_$l` z{I#YYqV5;?%{07zh-+d!qW+TCL(tutaRRSX;$8-Fv-=tK70|C>;`{3*dHn?PW&q%s z*Xi)rntF)3S7E!mbX@x^Y{}>65OVNgY6fTO--A4)`HPYGoU4UfiTz&V{I#YYqV7Lz zL*sQ^>lcNdw*P3H;C%(%=gB`m7gGOQ=p{$Tv8(@$#`$YaJp}%Q3&uTMuCm&^2Wo<#jdamkGW+yZY5M&R=KhAb<}JN_p+G;3R)*L)eFv zwH?7<0lIF*7bAJaJRftD*ljh=UuWtd>NkYn3L2kzodi8?8)}^3tq0xO$v-~_QgZ|N z`d88S!-ep*`@*KF|LRNTyB9<_b{xC<-4wxJXX+s8PlRo_`Mey2Yvwvh{Uy(d(5;vA z)Nwro`n`g$VCLWF{dJ}e0{9q%(sAvx;N`d;0bw5wD#G6%x`~P}M&^lmKISH|$7-Cv z-qb5n z^Ea3}h?oofixf8nUGLG{44D=5NU!Gn4GaBb_Fm(|1_rrE`39lt} z5cSv>sAnIZ)OG~_G3f48d@+(&%++X{hYPW9hS&VZ-)QO}>R*HXF^$i>ehfWr={IRc za(rKbyqNs+dbj>d=p{!NxcfH)!r^Z;br21lk8U@-{(x&@eVp8JCe8!RweW3Va1g{O8t0lJ(i|cgw z*`^MnVR86F~2n9R%>fK`F1r>)nQx;Kx3+r)F?wY%3)F z&d}Q{#wl3qqW}Eu&fe!Xt_A%R6W?DiIj)%JBeyQ}-R%G0Wa=Oq)_`C7{h+rukLxDT z(^j@olY5%`BuXh`^gg);7bL<*6)8zb3rVgS3^HD>E8Q1Z+Ce|kEFT8F9UE2Q# zj*jaD=(h~MJi7+-JHt(;4g&b#pmbb|*Sifn!;gI!UxdFkbZP&+cbpi>EA9_sZZ5>i z98SBx+0;QaOordq>3tdd&-cs05ZWde;q40D&dEQocN?ZcANTtMcZX@5zuDA5G+;hz zF!lcp$Kje-2dlsEdLVSWW*p^p2J};dFVC*Q?DOAj>L3~pgU#0e%YLT(C5t$$;d5~+ z{Md)%itwjHmwspHT}q7P6>~M(=HVI`D|0xn{mrHhqTx)~(*8YAL;uO^Wf0oVWJo-y zKLc`V$~Uif8)iWt_xl5PSEiscKgZNTG|Y$J{^tEU2iL^9O#Ow|i=jIs<0!B5pq~|d zd3Fu+G|ta4bqEbt!e;C5Bd^8l&4wr7$3D!_b_9Pmbm@17-lfGj1v+rcd+LU#@!eAo zSrV^*!g(zd-(N2|u9)YM8xI%y{-T2UIi?Px;W^mT?+5t%89J_SK~LLr8YlT8pN6#m zZ~iVs!$;5y$1aSW+5f-A)Il^Z4nI@>-|z*liB+`!-|#wgY5yNMI<8+s|54}@&#vKX z?VrEJ)Il`73tQ>_zw~%`jN$wAdkFjRg|;JkE`ToW|C_%H(YPq|asQvOxK4+^#neGG zlJ~U#pZeci=7!=u!2bgP_R<6WY5YCn((eH2??Yfb8#xC{u8tfwR%p1t)zm{Yj)R~1 z9iS0&Fx!OWgE)9UHm3DFa1y_b=p(Rr1Wa6~!{2J^A%KtEOTXuf*S(FHyF(x3ouNiaC+~HZ);z^HrOY++bAx>Q+!wt7U;BHaY3jfFk~~j> z2)8cueUc*h+e|$~Bi8MWYia-Uxb6czZ4)(4@|^(P_~f70y^WZIBgZm!`)i!P-PA)g zV(w}j7rziVewc$BiM5aV3(lU3hEMJm_h& z`#i*(0ZGsQnRi-*O;hI?IslV`gHgq#$ztZ0|U|u&s zWUl9#*Xi(gn0kmt+H z|BWx>nppGHUwEAh-EA31zu!NF{^{V$vupfR920d-xrZAj2uK0d!{9^6p`qV=p-@5gI!F#_mV8`6B+jeDc@>Ywk;<@94?* zNc2J8V~+3LA)VT^zsuBv3;|Dg-^&3$hb#pF*N}Wr-vYm{mFMub=5swmmW7NAt^pI* z>F{@%dJy1a%+362Ml5{|b3BKv2w@+VO3mO*eGjB1;YS*(5<34nb+;1|4Z=Y*$vrVn425I*gZAQ-)-tahU^a8|D<@s>))ZLZFh|myj`H%Df-84vcT(+&`XXkaCfN2 z`Fl(~#*pjbw|=yd*JB~Xl4kY!bT@)wtdM@-w1~;DFkaG==smB;{C~SL{@Y-ja zEbw{}{Md*5dxGTo59kg^_z?r&3qyA;b8YM5y9Dcs$%Qhv`?t`QL;j%s=)V^nSA6Fq zHy&;X`+l{;`Fl(~$dD^w`$y`(8P}Vkr|k-jlYB3Q?xN@)x5>h|;(If4?84aHs&W1v zQx7uaRru`}Z5+RcAjG;^{RQVn=q^>9Jg$#Ge^>D3*$sI_&)ckp8$KG${x|KHHPmhhtuyf!Tgz2xSGAQso@ z@b{T|j3)B_?-ZYTZTc-@V1wkN0@tg-|JA4>FF!)Qi}7*Wj665BK`%Kwa@mv{^7p0s z2*fvaLx`1sPY8K6EzY*JUEy_#+)wO|_fq-}*n6KcxAz3d7P*`K_KJC7y^q{@gdB05 z4u7AicR;@2ykuPaY}0XEo5n%NLDBlZiCBxL{38T)nCByx61!r8FZ1`CI*6v_;n$Vo z&A6@&J#BGG7NXgYWgz3Czo~<0+8BDtF^qlFdIrzbK{V}#@%km&*xnWpVy&(IGOlYt zw~XTG=cVbd&~F@kd3Lx?hri#{K>!~dl&)Ht=H~?E8ZK+6=Nr!jBN-6?1jW z%{4K0rvzW-A24+gO*_E0S&BEj?gc$;UUJ2dtnr9x@d!WB5_zI?3?>}hjAeyd&-$fS6JeHgk2qkr5U3!j%a zpqCt7;O-TT^ADLih^C+6C(k)ZdmrGMSTCx-=%0h`Va3V3ehmE^!Ix*(lz*T151BfM zrdMElyoA?2kA(zYKZ76p@Iev&yU;zC@S}~qeg~1OoZ)Il_T1KYbPKJz+s z5$I|AM&l&kFQNM^`kOk4p-Vz9IXZGTw4iZ*uBn3<%Dz1lSDbji4#j7TSde`1ef%rr z%Zw9v{yq5f3ilOyrgMAp3n!%awY9mLRPwxRJtEZZFgp{-e(4F6I;1X7>;^ZwY-rJ z%K7ML!|O`$CDy1SoDt9s$vDdEs?aYTe0g?5SJgQGu&ILpJ~$}lwaJ3npPvgEIv)B} zgRdiZL$}g6|A?uB7&-&CF2n22xF*(?>Mwb14&AyLM|nLM`tcEmn6hV1g@44!~d zl=9kV!AoAJK-hu-5D8go~eTviuq{hW@cP3 z#x=1{Re!-b3A(8nN5}Ot=+6$mJiDQJU(wGqbr3_(fbE#laqY9<<@j9na?l?2wJ0P<%j`I36^mBtR&u*yf*;C;kHFXd}?}P28 zQeOKkc!~1@gnf7-v?>2k|1ZcLiZ6Qdin$tX^N?7X!+Gr=HFXd}=fnOljnBM(1U+r@ z84?fTy$pFF`RC_CnlVqs938o9jv+Ytf0;Un=4SZamU(UF+()dBazNnqedu1!IDywG zWv&_b`rP}n`(DjkLqF5R_t#7Gz5OTbd62e<(*P+8NASUQI{d#(Jw!9xSW@G4e4E>$r>!=H;mm8?moyJb z{<$8a8FO&V#c>RqyUNnx|7GeSnmKp9YsMFIaKLI$?l=>t6;hRP(&wgmIp}4s=h@*p z9sV&>4*`5|Q2M#)v+yMj=I&CZ9sV&>579ggwr0cYcw7@}ljM#w zaW;ainsJoZ3D9o|AH44Z=7jK?|MWB=!g~;a~r_sfTEu48N^4KJ$7U^t4SzL^_Cv?}Fx?lYd>c?SG!{eS$v>9g=9pP0KtALO1u8l!$DWV+&uo_S)8j<$J7Y+kSX zCrmv=GuG|RGc`Vs>m2B5yRs}F#Jdb~aq`d4g*0OhZk8Nf;O;gJ^G}$1h-S=P&C|^1 zWiGCXHAnr0*V)irmT{EVdC<#T&$DZur*ZxXQxDOM`>$qO{~vknv+!j;Pe9lQxhE(K z2lWp?W-Gqv$t%|AXq$(`=JmRN($qsVW8L2TfW~KD--4dD=gRUyJlvNwKN0;+Jw!9+ z;FzNe+`X$|{z+30(b5S&Q~%%m1+Izpmih~?uS55A#!0-kc<4V0zC1fzr^7#K>LHqW z4`HAG6JAT|AzGGzAN%k{Y6fTK89wWZFUBdr!+gr$;fJgO`A71@Ip3d&Z-4xYac$we zC)_&r9oOmbPnmj*7OdNw7ij-=Tw6vW1~y1OkZ;THAWJ0wxbB{Uwe%@y=W7V&^_Jx! zdzZP^X5_w04*y?Xh4mKiwfH^C`!0T`wxZ9i$D`c=|4WorGvB2kGRBVYot81`;GZ(} zAT65$!#wxcvLbw$t2`4RLCkYF>z^|9AixLbCG%U!-^FNI z6MpQ&irP+iUj+__E4~<+C+6Lln+vfUX`FxB)PuCF55MI#K9B2Ppr>tpjT5|epj$Kf z=XHO}w$MwCj@-5UP2>F2rXHl_P}n;2_h8FTxF(i76Cgq4_0N!XGLG`P3-sFtH=bQf ze&6_~O+5(k!9gjn#q0i-J>bVa19P6wn0kzs{ouEQ z#%ErSgr2tjG*0mFIcV7<`R8?a%URG%jxKO_y2kluOg%=+t?=8_@OlxhiFKs<3(n!t z?VWJ~uT$i6#LtwyKWRB1zK5Im{(4DXFNK^H0C?tgI{Y)H9;D@T*bXcm*Wz`5%T@3r z2N$JgaOV3eX96UMdEE}VHsk2$`|!B7BY8dw-R+7mM)Hbz7j5%!AvWLd`e#i&NXx6RKdSMW z*AJnm?bXnR{KI@-f;^x6^SZy~bLb^U7r6UGO2i{?DjxVA0>eRuE;n7B@d zf8NxC03V!}j%)FHzjX!pu@B=?GdPpyz@6fYk$GaCkGZ)JyQaqZ=S@9G>uPL61qb)Ctt)37 z<#jvgw+OyGyVmVA&c9&lK!6VpN_j0_@3&5bAN#P4wj=mkLAQb8i;=uyo{zb?5W9!Q z`4>zbNb7F!+e+gzuLnU-Tl!6y;T*?Fkcr7ZuJ?&|1VnOlfxAO8-ixLVr1d)Zt!H>W z2G_)rX96UMIQv5;WgO-89O#b-Zi0D^!7+6pt%tyGk5XQX*W0ZZ!jFA8M%$4*r$M*B z;)`)gnd`Vmz8ma)L+gF;{nW(w*Guw@?={m zcUvp`*oXSm49>)_fh?x@VkED)KZv=x5G!*y?fw;0htWpg8ja7qE)6|x`F8}tYlp6N z?dAK_VbE_Sh~((VU7PHg2fSBJ9YWi#uoa}6q5o^)npjIm9Z$@w7t*dcfmS|O)3zmK zrQj==vS&_(f7R3>03RF}UQLhVs0z;3@M9m=3T?_i#9tlKoA9G;3if4AkUg8G=Wxb% z(*Nn_IomMLM{Zpk`#w?o?O!!@5N#8fL+ZZ_Yv6TH=xLjval*rR=(djj@#7NsJ`j50 z*oCp%N8|i_QwPy@2K>fG8~FoQZN%DB{RL-t=*BBf9@nYR9~gXjc5PEN&d)b>5N-Rw zHnC(}`+QtNp3~vSK1|Ve1piRzc2D@x#`o395XsH8G4^DQ^Ycv|MB5D54o&ff*R!Fg zE&q-nc*j9EJ^IJ(p}_0K&`XXka3_1_1of|(I*2yRN8nu!@_IFdSVjB)Z8M=ePH{4? zv!K5?g!Am$X2rIMW9lH<&V%jb5?=dk4+UPaFA(~0wYDR9UIG2ggdc6>6>~M(=Hc2H zD|0xn{cENUq3t%<#e9K{h{@xE$5zO3x4KbEH8MZr1#_FYiDeNcl$_@i|uux2}z`-)fwH z-PA#}eGS_?DL#+uutlM#?Q4w_yf2_z5dGu!5XW`cZ=shQ9mj6iZ#2%oZt5V~eu3Y8 z(N+P!?Q#86yhc95219@i$p`g(e}193`uQ1F4cl*nYv=>6)8XGRbrI+fI4I${&vp^{ z9ESHx=)>UD49?WEuVo28+L-q+h~z4<=x99r8>TK|SPR=o@rLJ-(9_nE!f+;D6Qm*f z$L*rP^HR`Dj*eUoGrtGCVd@};tq2?2F53SeHXOPpZ8!6{3iNURA7?jA_Qu&M|AwhU z03LEK;jz#5Q0V`f@M9lVEXr$n=!Pf!Xd{o9D`PHh7-P5AIRB=pLm0L`Y|E#3!{biS z)3(0G36JYQw`TN@+e2meei-(YtObWR;x)%M^b6-E6W?DineQGD;W&H-hRL2e5&fH{ z4q_PYXE4rk@O^Orgt_h%bv#kO17sb|Gmq=vp_jb_!Th_%`8Q1+1n|Lm$+-5}9tt>z z!;gJ9K-&@geWBYS;YS4HG;I5(cr&i2Ku_Dz8Yg&1LU(xd zkK04x^KlmRlA|Mc!_4mwZ<#uXVYkAzeQcBbT?8T4DMdIZLU*L%WL__YKJNeH?1o*c zasDk+2LXKKT*7Og?V-TyRq$gUF4A@+&-0->G2urWdBt2Eb92KOJ6q%Y+old;*!8fT zpW+R#cR^3v^%^I5*Ftwy^pD#^f!BwimmFQ-?p}@aZ<{)VVPC=TglHqLk3)!cm--9N z?a*DTIGNWsp?@g&^6ZAasd4^oQ-?6@UfAsZzpNknY!3xq--93fP_+L)>`~}$Pxui7 z-wXTf3H?T8E_^Qp?r|M_wIBWWg5!$08oBXs!`Sx);Whv9@0dD>VV}VEXzITi*YBXG z?Gud?zCVQSz33mehd8e7#CbFLx-fR;cY$|I9Yj0lqg!K}7}xg2aZRl6ig3Px?nA}V zac#%_0kC)kOkAhKzhmkkhW&{61tp)CKHEba*LHkovk#DbP+vg&HwizQm}edIaX&u9 z)@hi3*VI9@<9?#Okm571?QPK0mhUeDukE;BX;1UIse@?mhCbexkh}H{gJ+SfzB zzRLR;?c?A}tTy!*oMz|-$9@4P5X-!lfpiC7o_U=P|E{Tn06sV<;kBd=qJ0JUu@B=? zGdPpiv5;oP7bEd8SI693h+R|T{JW+OqJ1^Cq4Cmxw!1New$(IF@K%Oyh2)?2huXJ* zUUGEguHEeazh~+o+A$xsoBjXxZE#Jjjf-$LfNtfCqr7eh{T9KOXV<=+#`*V59R%>f zK`F0&7QD=JB7}X|M%$4*!`ejg#YkRpe-Lw%ShN5Co~eUq-wl3SX?*7OAn0i;+W&8# z1l`2spPz?lKLUEm(FN`f(SG{(O&vu0J@7O8|Lw=%npg*^zvQ()bdxfU@_G*RM+9G< zUHds2=ifJV5bcM+X7~T)`@N^nf|tBr2w@+N(RKuX8g%AJuww$Q zH-oGVnPKAl>m|n(^B!{JA$`AH!TkHC4x;^X*r#d#^SC|;J#Ck3oaB26+e`j&!HszVIe3_=q%k-R*+xtnxV-DXBpP&8SKigmk$GaSM%z3j_B}D-U;lxr!)SjS_NO&IkLzd9 z)AqK;2_E=vpP&5m^BC<|-?vMSE^wE}!+&V%FgmK?cTb*QFb%nOVioQGw|@%V8yP3@ z+JUt=uz2w7aGehSp{c`Y{}T51N_p+Gz-}&coj>7uI7prjQ*$_j_m0KU&ZpWBF@oQY zfzV5i!3Wpr@E@9bjE(_pTjQ1A4y@~gZ9odcnRvJ_=~z7Z=jSpyFbBt69XagC>q7sL zsmJKx_y5O+U(CS)tDy)dU}YTT7xNsjc<}5xR@ONGk*Rk8J~$}lx6i_x7;8Y-2e~JZ z#;7NUwTdtLDHxAU(0_bKaG$K>HpthIcOm)nqaFIMzhIv>gb26N_YD=re`M+~I@W_< zm-au8E9T~4TTkO;T=|{8M)Hpff8t>djvPCVUB_QF&VOX;Fgh^*bX1#h#r)ktEV(C; zAo3dKkBp<^ItezJ>jiUC#`)OPVE`W-l#Xkkg*R~~L)eFj+K%Ko0lLi;UyRHXYxJ0# z#2%n={$o>z(SiGRw4Eo5#K{xbMs!seE;BgAl$26VdDGiCCBwO zh;S=?e@(&sr=||0;}!Vbrv1<3`T_K`y`piFFYZe^o=g7uxr`3X!I5JZ#_nT{^PieJ zjLzS~?{YJ)oP&w=f%*$h_|DEaI<7y!SLS-2UB?d^=RY-d7#+C(>Ugd6^U`PG&2jw| z!am47fiy<_*N}G=U-aO$b8+Y;w-Af#bohUpI*d-N+dID2c;&To5ZZtZk`Lf@E&~5w zqra)c=&Xlca&+Xbvr5DKzfB!R=W_6SJM-Gv3SVLkQvbkfXF0JlPU5w*9s2s<%d^9E zI{d#)9R~2hK?$!Vbr_u^;Kx3+re<(vo1(UH5(Ri!KV*Do-22%Y=D_ItzYMz|)HJQE;6 z#Q6hcRK`(W$3wqXaO2r^j+YSp>lc_h1mJ^%QeKPK-JLtakA2uk+mSrihwcxGFGhS1 zbv}*v#b~)7>I^>69Szyf#P`=rjw|N*$gK-~pR8d1GgAlAxhwqE*Z${mJrH`@cGWn^ zcW3B!O#XS@-^rZE2VWP)?qH4cpP4#{&hy~6oEg{YxF(i76Cgnx*Zm+nXB-{Z z4A_s>_{{6Y(9?E?#tGi3Y%lr8bvN;@hDeSsaCe!;`Oi%qMCUyC?PGYIjca0Etp0*? z0d%Kk9OZQm^j8O8!JMOU{&Q1@(0LjB&Mf7%c-`B12mIKF{Ck4nUk}{{iZ39{6Kiy| z&BKM*2gQVc{THSVp%d%&&g(Tk^ZEqzwB4t1f_FFDOa6J?+xb59lA{aUy`^#f3sZ;C zRe;}lhSvqSCe{<`FF5~#?(U2ec*Xm(3-|h58*yFK`3WTWL0@Cy`|Bln{Q~lS0N|O| z>F{5eI*87GrM`MLZLgd8kL&EQOZ$W8MXBk;R8p2BU2#dSLT7p4xP^Lw_T z@j9+uOF~b~pHdjk&1G)fPgrmMl>E~V+tG)(oP#A-$1&_O&;NaC>LI!~cg@S=+l4up zn2>xRzplmL_kG4opPQ~Bu*qB>Fmas@|D~yi06w@V<+pg<-G#Y3^g-?kq%GptKo(Pc z(KF9(h~(x%Y2wW7kZiNd3Lx?hyTjdBLE*9l=51uS`8c*Jf;^sQ+wtPY7+BrEcR)J-!RN zHcI|+-OKNZm+}6>Jp;cdLZ1%Bd3VSrCceL3a{Ld32*)mr-98HDzc%#{U1z{=tQlAK zow*i0|0jLVdFtn7Dtu+G7tE;!$J9e~?E}Bk=l|p{c|`cY=XCh74^y-q;W_Z9_+n(9 zSfitD94|E0g{!SOpALfZ^!GW<*ZaggZ=FR#11Fb8)@jxKO_ zp2qoaOg%&w=B}`$^6`7~-zF@m^ zA++5lP~l(d=Rnf)fAUuz%J_S8*Ao!Q(FN}2X`KI$sYmF-JkfQA;q?Vv6Kk&e3$G7A zm!AJKf0v@`Bj}$9zJmFY#`*u4dW0_Ae|42Ue^>H%DY_QGk9~MS+Y$U{p-a!-rN2vo z_w~qoq2D5YF9aVvQ!oI!Urc;|y(G_Aqa!ySF7!RG*ZqG?JwzAQ?Oo5Naa~^Lm*Eb2 z+P*fO^OGAy~g?fn0koeo$$LakL&P(@C6nmAH?|ulAiZV ze^&x|4X=bO5nOrZbvpdFrXB+L;GkrFDXE7TUWYc=hk>aXoPjT66?rj#7h^c)`Iwsv zv3b4jzcuv`!?A83K0xC$uOp$SZDy2gx?zTbzh0{v3KmuH9TbolQ~Jp}OGa9jT``+p^W7i0LE@M9lV zOwHg-UYCcY=l{m_h>_!pc|PXmLTp~I`|nIW#Bi+1hc92$f42J<2yN>Z;jIJRnrrur zwFMEx+ZGa^zaw|U|E6*N`_X0cZm57B^AUKLgE%`ui1iosm%RQA-8vaZdEEv2ZG*31 z?xJ!2`^_Q_`|~%5t^c<@j>8)G+XH^=!%o_c;O_w4pA}z>Z1+Hjm|@<>&VN zkH0azz60B#u}$)N7lc^X7U5h4-MJY@d3_4{n}aXUZunCg=YQ-ryj~C6#pe4p@>;x4 zGyHk@u@84?JHqSj&|RhYVw_Uux^bT~;-NCP#$>$4eRTKMkeQI_CceL3a$H}B2)8cu z{dEQNKh7}Y`YQZx*Z${m{SbQEUe!3s_a*3_PyTtIX!z&Q3&(Ca$L$8`km z9Wd^4a9qEG5bHzr7o7K?dnx1Sxc&(J=fRg}H~dG9^FP&?as31~TmK)&wRoRs1nw(B zAHLIe1pgc8-&1@sg4Yq8t0gzbSX`&W|Md6F>xkdL?;DL*UPlZ@3~Z2mfQJ!_LdueV z-X|K-fOaHDNA5;cYncD(b;B#?qj#c>?X^LOHCX*aULz`?TQuV&UPp95-w=FxcDPQ5 z|9R2OEAWwX>F1?*pJqfi{Md)K)C|t-S2LtS@x@49F;~ajT!@u9oOb{7M8j(j+tB#T z>&np67N_FSF!4r1x|4r?E@A}kX=9FV1h^aVC+SMSd(`l{FKh#%jqPm%A=b+3FL|v1 z-RO)Hc*XYszXR6BJU0gSFd_G?a1OpEzQ10Q*XAVBk?g;M{Zq+-9zL2FPoZi-HmN%d>+?>pr>s&jT5{{&`nJK z`MHP@M?fz*x)B_^Lp09+GRKVT`LHb?ZS4Os5Mmvq{(`eVbdxfUeqN4;{)phqvm0@| z#`#}fHM|}In|=N-eh(Gz4~;k(e(b|B+K%8)gKmGt7bAJaJRfs&A@(ed^S`cac>O2* zrfGcU^%Cf5`=`bU-f7UCoc!~15hJdFUUGCJ$lc`{=YLK6^Zagk1+s6nk=L6b#JWWN z1?NKOPRlsT>n+e<6MT7gBW}?+|Lens*UMo$tMvU^{9MF{JK@JZ+@$RY{teJwsQ6+e zubAg!ZZ5<=uW^O45r)_M;dg_^XI|fcp0@inPVnx5?#|>N_h<0^F#KNVSBu{dp-;H} z6f)n$_t#72`vF8ama%(V!3t&OceCyS{LYUyj_YR-=K6;EOP=$gyC>(V{=P zeyMSVve{-_--e&9|Bs)S;{Bl!-@=c5kY@saZnOX1y(g}THD3MY{jxQ5n;4wL>psx$9DD^c z@ADTH{k!3H0{pfpeZThD1uyeF5W+s}S%e?fTp2%DnJ4DzZplqzWe%sgu;^=s*Tdkq zdyZFLkAt4J!;0_@hVDT1mjy5JPKCt%{%&$NL*oj5b;Ij@ux*w1y}HlFHL;FUf8ljH zbO#%p#Oo~RPYu3;IZNXTerLn$4EWjq|2Mr~?ShxQ&W5lLXKOoxKNGs?89!L3l(|v3 zf8<=o_3p?r_$+|Dh1Y4%$29X_e@UJ(&qr>h?|J{f;QwXD^)~p;%>CDKoeMo}Mf?BV zbD*28{<7dD-V+ev*mZO4=4n=i!dNq|n2)-rnQ?sq*TgE?|L=YPx;X|XjqA(MKM~p% z%$E($7G_-M!O!mhr*X9lUXJVQ5cZ*H|G)cL=pM-U0fl+u{vhTiu`-9#TqxXTczqXs z&*pgL^$X}}dsq7{?<2f7x?fj+S@06?dx+%dy2;(w8dvyDli~Fj*v$U>$VG8YtS{7G zaKii0;6z?W{sz9^2j75+>vR-;v!>zoYxsSzknbV8;Kh71a#Q$yn#XzMZ=pk!`tKZ_5sA{LH%$@UB(YKeh)n(-$nc$8nppr1qi-(NA0iC{r7^rVxEs&O5gMTe_^rH z%{Z>l9CH749RC76ZR?wEGT(I|y8quJ3tr-F3lWaPdvK)eku$ik*bn*hGV)NozkV_A z&z%rQtfKw@k$;9x_y2*D#&s9yw+(#~%w4p9g~glAxc&`(3)%md9vgh@3yfqRiuV6U z?f{+c|Mx5tP?+a|5XsGrWNhC5FDyRQ@VXyty8j>hPyUXC(6*oUTi(ZeLznmeWx-3l zV5`g7cH%^?LX%WdC1!Y~HWW!;gKqE3_&9F#p>jy8quJs}Xz; zanFy>)QtQF@*d2y@%Dj%k{l!S#{|74Hm*8*IUjg;6@M$3g(&HJ}~I(UH4R)f!g#?Tv=l z<>B{^$*T>%#2T#rf!9&ER~e=I|GvHxs$We9CW`~RaxL#O-y z^56S&eLre#h~(%-fxA(w8N3S&ulvF_!0@^;u8CE&{~zu%bpIbXiP!DmyLM<>FlBF= zio);a8eUg}-$M4^rN;(;BK+8gjkUkRYq-}@UW5gF4~-mydH+24r+XptF%9y6=zeGv z=IY3;8^ylo{r>{WD+YutIDWf9HpuKIY~|G4?EtD-5VHy#5n5-T#mMC*PMqX#1ze3EpYY z>HdGOu6IXW1HI(vMv=R`|6dqzh~f27*i8NVsGD$2tfKw@Q5Qm|`~Sd6yxs!+HK9*D zyHTya9UM|L+|atmO3}h~(x*G4>&iE0h-u zulK{I`~R{37iZAJV4qwaxD_y2o!y*ugy=p{!tirks~_wrpbucNDAJKyB>8Lo-- zr1nq7?=k3f{~b8w72gA+@!8{d!5Wic{}dAZpzk#C{q>T(ehK*?0PxJ~bQH=@GUNI- zY!5ADezEIq^877?92D*UOK$pkky!-zqdD)z{eQ;dIvs`bugtjq3_sofkNg2|bUpO6 z{hY#ZWC7NtgpfMnwWdnz`U}~D4fTYxheQuO?kY`9kHv4U-(P6)?C~_t^>jS z*E-wax1qly7WY?2>{aIMvSQ)k&@$gv^h-E)eD92wJ#&T>Dz-H5t5xCmXntRf9wE6R z-+VCt8s@6JE}cHFqmdu5cmzybr=w7DSRPm4gY$)qYtedtbT9nahY_h6oQdBF(ccex zmkw6uxdKFTb0KyGjVn~VmB)4Ta%`ih|7>?H2yOXy1i@PxI^CC#1qj632qHPU(co_M zx*2ca+J@JIVXHE{ZjNhW7483zULCrnwO_j49=#>>8-=z7b4!D>o8fg`_^q%IUhNOe z%yVl9`>?sTBYAELo&J6h3lNwm=DnDk#OC{j!oVjDuM^<6X;J@)htI%h+GMX?K&c-O z*;@T&y-nYb@cw#6zMn?3PbWYQg^V}-?XQ>2cREBkcB46VQx&W*Xel$Um%+BG8P}6= z&HhhOf8jOs-Q*ePx6!AKxVlULV!l1j%xZ<91^a(jWeBL>JS3_t!Pva!tv!T;{^l$8X!FJ(7 zc(p$;GtUPg?86>$!4_5Mu`84Jxv5#q7Ver+4*LiFs$1AVclOIjnJdG1P z%mt%$Up^Kf5bt$} zl#Xkk0tDg@hp-PVsTrK94`Y?_gOzz=o{zantgLKkE>!))@QQoZF-eO|__2t93M zLW}Yb@kT;)UtJ#O=l#%_H6fCt8w2jfnBOI;J~g~<58LkyuN&f;SSuFc;NEV`NbQ%d z_s9GZ`Za^EVE$3#3e|%QudBeXcOkqM{k}cs&+ua(Hq>^6*Y%)VKH~=~^Ta$Kb8{hf zYmF;Z?`L@Z8~oPG@yhE?(9f?hawVeBr=c(tbfVay}& z+dkUZ-i;7qU8MfPEA|Y=oRV>LTyKW{s^H7B8zX!6R1|7W{ll0`VVhYxuJ+>+^1K~> z?8A*k_}4*qzT%6Kykee5+dSMD#y%h>{9C9s^$%n2h3z_x&%8bkJ#F`DoaB2Kbl6uH zUS)eK@cKOTlA{aUJ*9DlI#d5J<}3J}8*SwEH3+dDSAW5I6uP@Ij`I2@^v?%hp52%? zHLg%+>L12D1=|CqyxPY>0$wiL;l~_ z|EazI|7Y_5BgFpy!fmg?Pj6g)IW^UUErvk6Ir;a%~ayNE6 zjVm;m`iHTn!8SVDnAc|PpIXfX8$zy}AVyxQ%d z!0Z0-V;?4KJA%I}bf_PQd5V#|Vy=w2xv`8rQR51Yrv6~;A+YVL@tIf5@xhjVM-aS& zpvQChf*0!#@VVz6-PAqH+))ohFrOT~NST|4`-N$jDQ^G0V7|CNi5$BycIPNuq0!Vo zjKzL5#$67M>y;4ZdZzkIo@YRJP|j1w72j{b;vtx_XV2?Gqp5!wdk*X;mX534o(ki7 z1N_*BE7?Rm*sseVXDGfHm?yYJ+dSM@#^&GE3qwr(!`NG3yG-NrxIPFyZTa^F$@eDc zu&*!UD%(@x^YR$xLJ*dmwa>mLr*XC!m;Dn^^DT6!cbHH(1ZIUjJq6c?+*}S zjZpu;@WFXg2i^J?p}@tj1?vH;10Kbu~`#)`AZE@`9J^A9}WiUUGEg zu4hY)D>R$>hn|CBYmZ+9fzFeB@lp zYjOQU&+hPJA9hU5;LLt)55eyTDbHXfKIZC}n+vh#_lIUv|Io7!+sN^OShkDLT(Ip^ zgonAg2ha6KJX!D(Z#qPBbb&jw|KDQjA9^q!^=x8zJqg#uno@*wD0F)ooW$#?&`%G( zf_bXO6-#t&BJiTeYz&BOIDR_1VC7g|jH zL(h4zVgFxI*?;nSHH5bF7!nWa&xTk8&su_o1ilWsQ@3UtoLcug`<@EP!4(c46#3(zpWtKBs*1SHR~Ni241Y=Rde6*8A!& zIPXCBg274S`aSduf-ldm=X;GSw3+&co{wOgzmV^tqWT9+6)yDQKiZDqe+51E@8h_R z3s&&jy9D%-n`11l(^0_RiX0FwkY_LFhqvjUz2^4-{Eau^neia&5R~T zjWjvWh@51C5kX{;g+vC)A_tKqKm?Jau!tsSlat8?8Y90|j{k$t!4CFUIN^iz}rs$c>x-mC1J~-2^(U|0jRtu?}+T zHc4*S6K_Kltp7)QneY;C7$vU%v#(0~)X%S-@*UWZM}lwjo_y&xkP)j+?FFYAGOYhA z4teE$fcK3%u_y0aq69na)11Im^R0hmoO_`Rhngkky%fc-ZSpS=KR6%dda)C3^0_|> zIoL+)k@!PwIsTwU{EVH?x@CCgE87m`za_5x0+e@*|L7luH{M6V;ikCOxQ14~G0F`% zK4NsI5mLsFaX0p@wEb|k@N1j=i_$}2w`Fd>o>#{~PTe8uC-EK#nXaqn{EO0)AQz6q zxl<}@=5+RJoBWH?t6^7Zu9vfLOswMyaE^xTKy8=44^ny#wFZp;jB~*_LQHFa&*QITJm~1io_Ucx%Ezw(Mc47&V1 zg5X^Qd0v;72{-X>MUfa?;O=IFXYwyf{|37w4X^j$m{>Qcz2IC6*+tqe&A%wUAM#s+ ztzh1-e*V`c|DyC}*j+vfuLbX8ls*DGw&5PFNAT~0EPsC>vp&X&aSwHKbHVp5_4B_r z`4^>6LXY?Q;{8VRFG@dzoVq8~Pw*aReQGZgZd{+duEMiQ-~*q(M0pRzey?Dv`c^+O z-hZM9$1e2UCyL;IZSp_LR)XEtreD9pF=PEu?Iq68b`xhD-!Om^i(9~y0X-ah{FZMX z-#&r3dC8)`@h5%d~uvMzplx@C|izoWdC%% zlo1m;l)OjsdI4M5zxvJJv#{_*RY{0rcNgHd?36K>*eio!OmtM!C_4daJ?e=x2(XlaM>G{z>r zq6zr;?LA?c^;V!DuRmTdntxH&5_S1|1i>qVT-W7u{zX|AFOSj??DXGx-<52M5Kx7Uo}+Z4EoNVJKCD zJ$dOz(eDp({zchNkV|YX`0k{BetnaFQ8tBj6tti9PD7zCe~%z|d|JoX!y{D-nR&>vdR ze%3n=g}OO(i5ul7py0iJIlpuML)nFpON_#utdY~vZ(#Bt%ASDTRKx2c9209^0>Pd* zXQG^7aMFF?cE~Rbw%oh2+ttr+VDcZz&Vz20_5Z^BhqAk2$2Kg|dIbMc$aMWb&Jt$I zb0NpF(7rdZ$9i@d*4fK{X#AJfNA@emdBn!eg|AHN*zbJbJa^cv8zI(yonf!|~j7Mdsn|^&8$HXdF{};ZrUp4=t>>b#? z66)sO;W%x6Lz90|_5yT|jB>pc%(u%vfF0ZLcB%$@#u@r7;|DEy#q$B`=H`O0jNv@? z8=3rzvd>sY_D|zxIsK^nj4p8_-p44qE}!!+%Ev%1F*gi>iH@z+9;7{zxjb@LmUJc#l&SVuwoSue)_pj$)zLVuQHyf6Q$+UvZ#9AjXN z(UHUQ2KDoJ-}=Yl2waszp-px5;m@fuBZ1zLh5hahK z3jD2qAZ9O$jP=~}IBkAolLvwL(FddSYr(v`9AkIjK%NPtF7n@wvTlw)D2Treig4?K z?=}g(#BXf!Aj&asFK^HOdfn^-IdxmApYV<6lJX(7moK`BhcP(D82YY!s`~j&Oddoz z#;)>pOuu3bE+^J5YA-mUuMAEcXUY$Tt&H`8d9eEVO-vpH@WH_-ycW!R%Q1GBvkmf0 zAeE8VaK2>xpkSPsqsQ1>@IB7pn>>i}qghAxS6)wnoVugcPvV^g*$lPUd2cz!V8qPL z1@2B)KfkHTLnz1CQ9i}+dLfR9b&A>x&Roc58JxuHLda#T=iZesR6oC|$wMf|^H=$C zqwrcV?=8pJUCuVhGl5h_UN1nIoAHB!ykd@wy1BXFo9D}ZQ&x z$TLC4e+jaOGk#DoPR!9!H#Zl2^L*XoyBwXLm1Evs{!;eWe*FS+>fQ@=$RGAAo=eK# zR(qZImVX1e#OMNdU#g!kHF*%@SBKq$nb+~(!!fbGP~@XhmeUuyCY z#$(<-e%b7wcpd)>$f;X7!|^#RTmvg4`<#a`etqa9Mn~?(udRN*)Z`(I-vaIW%m=B&A8fgI<0q+~FEe=vzy}A#ycXsmjPHaU+fb_Y2!6QcGk(y{ z#Cr92kVo+@?DPG=jo%8#J;r}&ePq94oR8eP(DpoE_hlvzVm#*U<2T9e*M8j=a_ag` zBiXM#D4lAr-*b=O8FJy+vG2z3pne|D+xk2<{wU~HH~qRNj)^7j1c(!H0#^nn_3Pfy z?HtUwcjNcYIOQe}0{GxylzuIkcaJ{+c5K6*T95SWZjf!2@q?DUVw{h$x!{}U>%QFN zL5#<|ef)0OUwJ(qa_SB(z&i-C16s$G7UV&UKN)g~(FN{itDhfl@*u`v1H1Ij2KhT1 zg;?@VfH+Zp49YgOv=9>RED!$(CO@t;8<){SZ}IM+dTamER}&cvGN_Hr-y|MlMH z_~+5CM?+h=cQ{U)uP}KK;~#)-QE|W8%O&vqGVI8~GpQQv$;*={*J=EsWWQpZN8Q}q zc>3n~y00*K5aZv3?n(8}{rVB))V(QHhQGvn4dvxzpYtHbe-63C=tAFps(!xGJoEK5C7UXfhPcAEdu5P|EYp_`)qxnGZfoVtD0 zPw@7FY>#9w%TpX*Dvm>u7#+E*I8yz5waJ61xCFYss3Wf@p%BZymq7VpD0^ib<@Hp^ zW$i#PPc=9u4+8jzxtLeGJQR363wCV7Nm`G@IR~=C6kn8#a{-FP<|^pBK>d7;$%Cjk zAG$f}pLx9ka_Y`kKfyZ(va^!CEDr@UE5<#<#?4i*?e8m`uQhoP6)!?}i?%=aEADAQ z_oDg<-_NnWWG~B8C5ZRTQ&2GWjQy-+*@eHuJ1&U-%zl(Sew&I$eEj~t@067M;*Tg0 zuQjp6|GJ^XoiRr0JS49Rk8m1sz<9qxkv?|e-1(PU_*#>PQMnrIE{QtyU!}(}W6j?u zNSvQR_FRrLomZ7;7qGYmOdO}p*P1+xihn`>e(`x_m&bTsRsK-gfOh1Ka?C#~K2vqXA%xf3q)Y9v74b^?tm`v zj{UAE!PfXMt&ijt&qI|v1_17PoHk!?@-PrTI4|y3yF3>9bwAjVgWXd#*prtKm&Pwj z;^Y1sxpkHFJxu+4gUQ3FJeYN;f9}^~A*U{XzaV(iA;Y@9TrW8f1JCLyMi=_-1cPVt zFexl)1r{dmg9FH<&z($`hbFteDrrJdDZ< zV8=F`nX18_?K%zRsEi-9#K*Xcy1BXFds+C*Kfb}_VN@=J{Ul67=>-PTk8@0J0ZI!;|DEy#aNBHxry)7;WPjEMw5q8 z`2_TLW`E`N709W}-y;a#W2{f@H4mfmZOA1?7q~Ou3pANLjH;Djca`Dw0~`~pVEw=H zCCDB#IFZ*X#`AWFg?oqNwD~5Jhf(=D?4BNlS3BVbuT>bgE7^t*QZ?9T(-8^4!e3^-1kZ!-B9Rm-uRIgZr7 zRg4`vl)Oj~rZ{gA2+ARilS1#<)S^UWq71New}l>W67f8t>54sDQU0;!DhwNdc?Uy3s**w$(k ziA{W~4SveUpnnAl-v3Mf%4ta4B&%Q@r*wu5YIwb%DT zsxSt|7=^o8>gQWbK1S6-*qQhLsxSst5i37mlmwjJA=}R2kk^@z;hCS$Mt0q%YBA(* zD&ErjKwdFlLaf}l=W*J6i^<2Rng!j6_YY$a*@-{<^-L6UAkPF+7v-~2@cv=)3JT)S zM-gttcYcB|@hv7FqUt=>k^Qw_7eP+ldFodZ_?`zD-ph-4`d&yC#^4yE3w?K$`uP@< z4^f4&tIE88ScNgTidc)(z9isW3fVk^ldhNBA(ye9dslV4`uT}t^Y^h;S3x&_l?p-d^=)_D{T4uK+o9pCvc!iHB!`st?p&-wUazfqb8l_lN2>w8O3oo2tImkBs*x zz!#1k`>y)Oir^=ie2D7tuuJbBBA)6sQ4lLi-YEY8?C{=UqCyb{1~sk7g9X|a*5HAyXt!N^Q|TyqIw7DzMrp`>P{RJt48f5u1d(( zH#qTnsqTS%La^oD;W%x+)#O6}9~_LrtDX3gzd;nXA%CAC_~D$)_yL5xVw{h$iSO14 zzQnhge2D5TVAq!YmDimir)~@N6THcgAunHe&G``3dqOTTy1?D8>gU@`K14Ofqw4X7 z*8^}&tew?faDD^XWP_7DYJ1W#6f7rh>QIMA(@pRr> zeKzD0qYK=frhdNN?rJgVNo@VWrU#5!5+C9dB=Hq+oFUN46H>|o2itG-zMe7nhq zs6Gw4V@Kh&VBTAOIqcYm1zL~bpAQ*+KOn^!wB!|IHR|T(f^VL$`wo*2QGE^c=VyQA z^)|?rxgndo}fg%HLHfYdFX=gs_N#u zOnyYoDy$>>C!TB8f}FZl)Gx$evl8o5d!7H*tOvQo?8s%!uhh?XrThrCcN_}qUQ6{- z?;4P;Wa>@4mP0OdaqntmCQ4`DW%3|^hnPpexZs;Sh?+*&ZJhm;$8N}}Yb?O4gRENZb-r6O47tP@&Xt-z_4C~(52EHs^so8- zftqdLN33qO7hXFct1~!>*S#Pg4z}F8n!VJ|cbhx};DduvcrBQ3*6a^EwqYBsNAS0V ztRv$G?M$@&kN6$}&rdaXpgPgiU)KB6)5HjTd$NR3%cWX|9TsU^@yP6Z#&-a)-h?=XRYcuzuvv5qTQKi^~WAZjjw9rFK^zw&wmgRh+ z9z@NHurvApHTU3{SU0G>;DmG0;3Qt}hwZJwmU~xozxw%JlLt|AGjt>J|80v+zdiyx zw&5PFNASb-knw|-ygq{>vAG)hKBIoV*W^LeJP950{}q+(=Y9886zZN-Kf!w(GUWe9 zdztSN?=L74qYK={LOjB>sf%r|R2?AV46Q#IH#{%~)}_(6;NP!q;&J`>sJq1rAOCkE_3H+Zj}5lmyV?!Z&-a@=2;d{;QTnxD zzFWH~?AV5NwI0D=8!}!0$FJycqaDWi7@G^eqM_FJn>>ix3fSrTe{4VFY(b%}VEwF^NBnI&iQkR``u9}kCnK&=$pC!_wQTWG53l8>`CzZCCWnhVQw(@ zsuFk7Mh5?X`p9_iMv*>t;oP}hjs1|x!>D~7c2lE{=jp>JjCG0HOPq@#!}kvt_*;roN=B}&GLaTj%S z6W>3H3V;2O$-}690s05jKXhxrdmD1y{Qz=_(FN|z_X5Kv z52KFv{hMN2Sl>TTh*hxuU;8Fx&t@Fu^$W;l?SOk%`$djx*yKUfz60H#ig~rmQ;f52 z8Q8H6|Im7b*H0nC_XjafQG(aHRUnV+@yzkZaoYTF%7Yk-|3?H}8Ga`>@f6yhEQt#n zVx#1Za`xA!$xoK4N@kY02H2kbR*9Q~Yi-UPlp{)9{Us>&xh~iA?S5k1Jg0Vl1W|Uc_S3O|0n$;%Va!{>zYv{HdjaA<^*5jC!73>x(4X*{$KRh>!uE4 zbI>)YpTt`WIo|&hds(Imco>6YjE>yZ^{StroboSLgdF1!c$bas-x`Hj@=TEB?U3R9 zzl5W_VtlESv7UQZw_V2B%;aMLA2Ap6YL}$~uRFqyZP;4tkvO-2tX=U%NnZCrk=R@v zefLm5znRI$sKawo-4^Pfd7Tb9b?Kf=ck-|c%8toimZbu(7=vSs!rj3J&*VeYT?M=J z%*OhTMIn|v6NnS#`=RWTagi4qmq~`55)zf!$THPV)Kz3b9@(zmf2pPdUNLruHpnx9RK|9_i}I4hRuOLJjRlz4hONoVqX7Pk6<1N!>q^y)09a*ZMUfmlz$ntN)q$`7KR8LVZ2#(z6zE zel1wQ%Nym(!tRTV6WWFQ0G|!GrcoDohuyD|ZFXO3pBU%*C~F3U5HpU`=C?HY5Qra~ z7vBf%YazTZ)Ng`94t|}g!JhIEm&Pwj;#Z*vx8hr+ets*H4^cm!b*R5yFZB~3r*6FZ z30^5=$g7w0K$giuzv7-7V|47h`bp~Nw=($<^}9m%ov35`2T_QXzfTaHM#xGtPP$&| zCqpjZ^>goVoHoCe$%grp6%*GX;gesl2?q?F*a9E-yPM@ zZ*B4+>UV&yPyI8mdqPg#4(ca(+d_uCeBo7=sRFMDKrS)5z}?>J=eIWb5cQ|Qu0HD6 z{=-p-CGP}?g7V!^w#_)oE3TRP1A-a%u6|~$3-`ONO+G^X-q7t>%&T3d3j7@dJGS9) ztw-WK1Ty@7K#WtAft`<#zZ zzX0-?!PW)t&Q(9Zjmbx-$9Pn~YhKT&zZ}QJl6L~ciM*bHa=gJIv5f0Vlm!uom{%Gc zlaEk;E_8E?c`eLGsJ{+&Y(xG&LE_}x=ZuUWP>7GQ8g+AX!B@s`9{X)fK0-a_?e&*r z|3EC`x)+7I#dL`qkp9KXmAp*&qMxbu;t#>Kd*j%Ta%Aa{{VDLM&Z>?d>PNnC~QOiK0)xGgzOI)KcJ9T zjMb={oA}BY&SSr=$w#QiyuJR(?616j1UYqformps4drFE*Y`5&KZjgmbb-512^BWK zoykY2{~C68W?mcEK4N{8%&{lV`zWs&oXBg#N|1jZY`J$hPMhD({=Zz& zJb zHP}-g`X=KCEqTOP9b*w+8N;de+nYRuhBnrb{guaI$f;`!HOe32O+;x{dwmb1VH?OL z#&E7RY_5KO2a|`;!13tod>%IJ1V3U8tG&cE0NF%?lX(3t@(_Rz z4o2bCPIwv59w=kzA}bW?RPMF2o3wfZc6r7Ua@W# zbo&Q`$r-NlTKxp?3doR`AMy0PjD~w4 zml$2>yF1j+PceB24R65i5Yw-Z;Fwsqs=eUc0@)P?CtWX(Lw--N<=!D{=w|8 zy#57p>Rwbo!F!JNslC3J(eNSU5~B;;{Z0M+Z%iISBgccA4X^*iF|p*G0CD2^@@JIi z3{K+pUyy$o%(!?`ZN68e3uaM()?fO<~Je$EtncRoZXjjQ!eJ7O-d>FmaqV zzoW@R06zL)lzz1nUh-Lm!ZsAF{|kp1KY%b!jPo%z@ipuJJDEI$#s=8w`u{k|qaa=v z3Uv*s+1OKFi=ylQf#8w%F{aXz|6UH{Mjm!T2ke2h(e&HDe& zCJ&);D(rOqKenHE(^06Ks_hnDcY#dT|8pKf;|$0pMi;m{SpEFYCJ&+UD%hF)`^IB& zOswf@FF5-_rtAN}NxaU3d`7V4-ZjosKfkldLufo0x>45u3-b^fFMu7}P_X_l&jRUu zjsKSc_l2enaJ}K)V4oYB)`r|`JC@!DUN0Eu5gRub+J2eB`CUvNMB_r}b^Sl`$9}yY zg}R06CwyNBnXdom{|nK$1ajfng}yWE|GStxh{hLSw~x7A?#3~(3fBJ{uYpY0|ACYG z^*+d#gf?;S8t>Eg`CT5!`Gbu&K{v|!zqHukKMXszp zq_0{3|ERlp5@fpmAOEib&zFx;-i~n*)2#ph*5pAnz7E|e>;HxS7orhs_@NC2 z>;H}KLayuorKJH8_)X+fVsrGxaoYT@CJ&+UOW5i9fBwG=jd)H7x`Orp#xEe(_5b*P z8PE?+V<7(`o(Bnu?HCJr{9b@{Hm#PFC4SeGpFn@wq7Ib2QSRZd&k4Zec{>wxyYI_8 zG7>**(BJXuoc%27AUI?s0lQ zlo1s1H~#`LpHSjX8DHW~+XUqgCGPYoDCxTuQ%%7~*M#{B{p;wDapkm0D9^+9!0HWz&NS3f`1|0_>yKjXsK7;ZC!KPmy#xY}+X996z{EJca{XfK+`jz+HyMvivK4x%C zK1S2+up8z5KVi(^KLtCs;bE;uczysfegChtB4`=spHL(=*F@hxsh{87*K=IWYr>XTE2w>ltN91SGB}af=F)&gBNQ zxy0xKcL%ATpJwtgn$LyZBy+tSgJWXl?-K-PU&wYgIEmNeAwN9S&An?rKI80V@-dnZ zf^PR>UJLUvntum7w&579NAQn?48I?c;tX2yig6xwb92G>%qxm%GkIeqc z>jKEBJ5Bur?_}1e_WC_{^W~6Bj4p6@vHJPFOg=_4#-rxF4X@YXm{<$cUU1Hb>|}$J zc)bzw%Y!ZVuK7mw^Lv|ojOL4>J989X3%=)W{yps2hWvek;9m{d`58Z;kXJk(pl)t1 z_{td0W52h_hiJyUz4_|wue?4AIdyl^C2qVA+=lY|)=dXXw{M-W>GpVu4LagIgCa4y zz}+8{Q;FYaMV|_295KG<($nu9EyG?P(s^Gi^`7^;xFkcfF{Pp_` zMI5&0k0^H=UQLT*uL^%}!H#WsS?dw`i;z8(@S~3PVys5p+*~t#^L*X!v$*63LBqJ- zMR_s#2Uext&!g_$U@3oS|5uc^qP?80A>IkZkr;)$f2*J0_h*LJuVME<)S=Cn*tYnS5-H^??svC39GP<X+0v}7_v1Ie$>q@ajh6nCoU}c?&i;yEc-OD5BO_|zpJ#wP1?=) zFRhQ{6=QYe(oJC7Weg{x-*2wz$3EybPVG1SxDDjg^_fPpAG%RGqJ2z52>rMd)Qi`Slg(*@VX^r-HMa@buY+w3bx$4345uZ-~T73U$=*D zu;@Ny-^vi2{b9#8?4k9Dd@5vHCj6))uNbRiY;FR5Welf*-~SN9>mkrhP5y@0;~=N* zkOI5|A=^LN%Uc<8A36zgiP22}cN0!jKfnKLhF6S7;9WNIdKLuAUhRGiG~ zIgpIgdcU}^>P%6%}t=M zjNvr!2kc^ay#%_`lfU8h2FR(qqyX$SzVG;T89RmTFw{SW9fX5PHV`1WK?q{!8m4d3_G$kpRFwkJIK4 z_}KL8{m|LpACP{vt3wj!pI}E0o=(+ZPhLV?DgLM`&1?rXhs;&_5xU7~KT+-6!hjr!UU^+QRYZ>ZoJ;zd|9Fyb~Y_ z%HKnIRdMusX(@sHpTUfKhvT&Q=`R~zKY`s_MfV~5Rz`@Y1>cDHu@{mhxj=nffn?JB2^V-7ai!YOZ=CuWNQ-_i_%Eq9iaa~qt!u8TJ7ILw4WCcm8_3#<^HEp#vPAWMi~>^C94~PvjOB|gDv;2WrOgUfBbUa6uoXVEw;kF=Ur2zBG>YVyup_ zxfc4$7*4%EX%MWOCNsWSYf{63VslYN}<67Ln1xZWSQdqMsD zp~Hq(j7Kfz_kUa7#xb#;ReRy}Dah{2ILhlgkiQaa1=FnaADZ%W*q#?q?C<|ZUPnxD z8P5kOY{T0H_-{h?l;Vq$^>VD1*u+=HaO(Y`uNq!IgWa3zue@T4<65ZutN`z0$UaE+ zae@oHiDMv->;3qBYBzBi_49{K$h=OhfL;3i-LWOE>%Yi@M*&{(hPWs49RE1uC4MLV zGGNjtVBLB0Ipo0|Te0=~bL1&P3G7i@`DtM=i#nOFtc1{p{DwHNZ1U@Mqu%)ohj z_-3YG8(=rCxL-$1d>IeM?ul$eR{?%IWL1hUO2)Yjio_jzX;bd?7gDJj^)C z>%p*{7U~wvgAL9^!z&A>xhXj@iBIXHcZ!g1V3C0iZ4pWi8*?VO?>lw-Osqp z@Om`t_EZ1NE5`qc)E!-bHw&^E$v#eei8l{LVssP9-RbJ*kNAP%6=TQ5Ddv2=5XZ#I z&leKcT*zi+9Od;U$mfN+1@k6@Q)+lU9d^eR^EzVUNnV$runiY#J%WD$WOEf?l(-K~ zD2IF{%)Qq{`EgixbCb5hK7UVUD*Bc`lIMF+gj;F*J&NIvIK%YoU9h`A+n@XOG03UA zOZ_C?+aX($?Bm3jco>5x3de3D`|b(#^GAGX`W0i>#5ty4U%@f49#eb4c^IySSiYz6am_46~wntsLe*Tj2@`*p;`m;H*ddm`H)&jeB#*u*!_ z*Zs_+46m5CPkc%JGp}DjPThOjZiyGqB@^FH_Hp7%yl+q>MmLe%eW`wa=HD`}lU9fB z!OZKV@8OtOU#Pv{`~$LgGEU-k()S_%CfEi{9H-6CTHf%=XNV7rc^xtF1%H!PKtUT& z@<#cx@c)P6iw<#4BIgpD_~!Y#pS4fsbrR<7la^I~<#p08Ag6BS499UUTze}d`#A9> z-ufsKqa$~d)>c11>v_ZL7HHRJhSyTq66+UgA9$7PJmV;@lVH1kuocWn>gQ+uH}eX7 za8S(ah>0iT=|o{0O0^!r-vqKX6zrM{aNW74!B zuc6-*UzCg!<9v)weDi$WAJt=c#k_seZt9tUhO5WV<0;y<0!A^LVj|v70h$h&mZ-o;dM6bW)$%{ zA{`-I{|jKpHk_^X2>uz69i#Z7WSp3z$JpE?`YuvGe{`+k74!BOz?opc-I5~G_$?iQ<`KYD@T^h4bD?FT;*)xHnaUJzj;0+n@XOBgmyruVnydH?MO@QE@ z$7%D&ot&>1#E(8G?$^TkcI#oVBL_RBYOrVgAvTR)l!$+Q@Ur0_z`>R%c$Qx8q!PEm z@sQc`(o|(WhIcy1U)y%@y&3B{)$m7M8(aYYO^oIL^pWvn+>L$fLfel~V}IP=&3Sbs zW6<{J^9t>4rS3@elX#DS?672?=liW^K`tCSo;$6ls-Hi83v*r}p4LWlADoY4V#zxJ z;zVAtX3%;>#?kxWMUbBr%(!>07a5!xre9Bm?wI0!Eu8PSUIsh1VZPQQah?a+9K{zU zdBwOJV{^gxI`#9%ziD{A8g}QYf9Ca8$f>(p{RHm{$SzCvdA{9x59AV~YbAGgsGmQf z)$sZWbSD~KAHgxPZdH51xdpN-GLG{4IOO*PTkc)!y#5n%>Rwbo!Fvv}r;~l0 zZ{zx$^Z?{-D1i@LYu~}=&rqH-{!8m4yd(E(+e)lM{k31)#zIbA`c9bc#KW^nTUu8y&GY>>VoHpT+_n8O z*a8`#*-zSvxc|JF^m7&OY{oM07ZGLup<`wwhpqSUf z`F>j!?AV4)Q#IH#&W%u3PrOu#l6V+jVr(w>HmjeXeWl^Gfpw^V=CuoQ>hkvpf>#S! zT9?Pa8wf7|6K@DbVsvfbuB|uY%~{d#Itx0J|KGMXj)_&U{@>OPS#4^Ur2hwAr$Igx z>K4pt2B*UC+6z0I{~zx|h4byU{b0v7Y_0W3oLfMazCVcnmZ1dqg`*EFaYsH;Jb#&C z=L4pyZ}lU2#&bsG)`hkorU-t{JkzfS!)}WL{&>C|i$a~Oy^AyD(^1m8eoR9Me9whk zICgF9yAurF*QQ^uf-XJOvc5A>h;^*m3$I5(Ha)g0{#%8BGY|5)!Ipd1CTsQ-_}~4? z^y>-G9aeO`j7UQW*9D%1LL1I3z&{Q0qZD71RKsKgr}Fv|(=1hW!5#?Pt7rz6iSf zJ%ZqU0Xg#jgMD0{V*A?1K>kI7hTF+5ZT!h8KY{+S4%Cx3%J{5+{Qroj z{I+9kM%~;329DF_Pfqy=#K(F-`-uGe-12zUgt*!HmP5~aq`}VQX-sB(Pf33P0qvN^RUZH;el$3t} zuG^=AuNR_@?QcOLR(`&axbUpd{!7Klylw`0ZSd#bwQpu{Og;ke!9me^Ta=H`j|YkNWvjOg=*U>9E^4 z>e#O{P>7YEZv0*>xgBlaQw2*!ShP{35t_>#n{|_VdRyVY0SWL$!R7Z zp&jc1?I#uSI%1h9@QSg!oo!fD5a*?k;dcfCFXd53UNJ{U-P~L|ee-B#PdVoK%NPtF7omw%H1jc2tjm_Fcz!Vq4I!r<;6)jP zF*me@yds9947pzW1JYPV{ER2zIndx&ocQ49hkRwAb&sfYh30EcqctOeHR|T(I_R6{ z>;7z$kI;c}umkz~;&1Llw?R(bHL*_a81I!Rmq&Y(kI->1Zbh_h*}YgbqAQbUdW~LM-e3D++ZlNtNL*<qrCnb@{fWo_pamL z>gVT~e1wj7p?js6*TVNQI>`^)@VV9__spO^9xR)o9_ zc5mi5JHLzLziWNUbLWp>3mr<{z;ov^C?&~0zbDbTD(aD#9l7lM-|FViN%;x%UkinG z=l2OhT%F59woI-!@!DAq`KqBV?j4TP=Fc&C2*5+k#k`J~@Djfog>6_XRf9d{YoIKz z_@bN%*(EZTalYFTxKFmme`$SWzhbP8TuR#~D40LThOmQ`e||5^o)3 z)yY0ic!@WRA{>WvrL#}{{JAC%p_Aj0d4HgD8~72cTkQp>1G2h|qy4%)>Wh7h$)r z;q@LI6YCFbc5226yy8BgJxu zY4hisJc!Plp*y>{Uq?)M*{_eFkb`?tHP}`tA+&^XHp9gf5Op=bL{05XZ!NRqX{Q z^i{^u>*W*J{w3IQ?>awGKYxMAL+E@1x@U@c9Wmi0fB!^b8$Q%}1V5ZFiZ4p?%CYi| za45cCtDnEXoV*87nnSR zt_Ik>n0f6&Y{Wvz8)Y7L|H?Rt*RIu|TQQghOdO}p&o_Apzy}A#ypEXg5@#$5_diY5 zV9(=~QFQ&kQk0An<9v)we5=*Z&o_ApUF)!pg7&lC78L3V*8jVH30YeI$ItDD@6U06 zXm3Rvm&pC0>r&X9iSiW6-HN;PJ}}-c6yeyh@48wQ&d)b_5M5KDTgLS35RMsZi`omX zO^~JUAL73i;QX&^GnB4iE0~+9pPz5?Ab^iPDDKx06JGMXH457>r1c1XKV)hBeq5C( ziH~tU#wNaI{eOYUL+F|UJN$lcn3tvY6K@&{byEuPwu3CK|Hpre5aOKRe#Scwg}OP~ zZt2GpAWQ52CJ&(t&(kqR7r2u(ayt79O&&rQ#-pyO=6qd*V`9xKz~S|l*8k(r`iHo# zg8af@%f0KmO8xwWCJ&+OJm`wo|BLbvx~_*E+ptLMkvPLOAJ4b=ZxI4M#%k2f%>`c> z!+Gp4GIwPHH-9neRQGOFjTK|v#mLT9g2D!xO0(TE4C*YYpgf5In zU8fsfpT#k;3fBK|{{mKuE5Db}^#bINg}S+SI8K|t$mAh(JqTU#`um7~OAyZ2S766B zJe#V)o^ghIsN#!~_W_L6sGFPXqOXkMJoXoxJb8BZ zeEk3Tp0|4~U<=2gjW|x5Uug0Vy4PTA+J1d5>fQiy>efhZ*fU-{mvsL$+2?t0cNyfu zwPPQ4Z>)ZPVah+ivs3o~+V!64-&)9swSn3T4$jf;)iRFuZv*6I!Ipd1-JpJcp~*)8 zzUv z2VF-2UMu7+$v)3}ySIZ}Vhr4MZ>fI%5|fY6eHiT4F}&`AV`Am!3yBNQ3f-+4M|s7$ z3M_8iyY8t5$K(S59~=~4H-+=wZj9aCY{M>EkKpeJ*^uIklDr;>BC)yPd!YLHOU(QD z-TT9CNA=IV&Vrn}{nbzKFy43L_xh#x^SrkkV_=NY1@2B)KYyutAHN&--|hj!E5^WX zV&&%x!I=TsJ{c$Qiu(Y+^Z$go=o_ijr&0lKr z0lH6z?!e-HEu8muFM%C7kY@s^i}!^KP-bZSB1in~fP%bZVgZcbQ z?J3;5Q}+=6e%w#`uYli1^1b7Ij>)W>|wdEVXq4dfD|3*3FF ze*SWk572{iq}$~G_k0h>#FA$MaU#w?P~OQniPxU*L;g)L}>vj zl^kClJv#k2-`PzePBj{FE zztE38KZbmTWS{5Vyf!)a?rB8X1ci3Hp=@RRm)1wdTZ1ATJN8}Acm?x|Og=)-7U0GF z{y@(J*fLgmCqSIYYltDosr`!k4zRch<|J{!U%$xYBLE+LP<$UOoOkzh!j5g2p!EpP zfk(v`CF8`n8)I|9H_zAoB9o8MgL!*Tqx$E5-4=4{`U~)SAnQ!_IUk{CXUHW+NA7xd zP(Oc#$w%lp3c8K*eW+(o9209>wU@ZIf~+UwD6e}%zH_kU-u3LQe*OxRj{tmdP|WLy zFPhnZ2cWPGduly`AI?d|7bSVcxEo^=-x=!XuQ2%lJ%_?>H}%iF9uGNnhpM089R%3{ z(ca_(^qdU2#OMNdv(?XEVe$cb?u4Dm|L-{)$HY2b?FHu;$PUUl%IlSopB!wtcRg3C zpTE-N1N6*>&gTEieW)lOpyxW+u?_kA1i=r_B#JK}Gx6P27p}KuU?19t{gWtvK)F%d zvGhK$U-6uQ*togS_9Y7EuQd4xJ&U0~L))MG^cICi1$ z9#B7jrO8L=c^7u(_Xm2O!7;Jqod9v-c^tUPINGnzL-%MfqLP zT({}vx%zpq<(|iB^H-aEgq}}fXY>C}i{o7|;Pj4>HlQ7OTM;te-`|ZQ#{D0Z_fvbK zobCA$Z05}uQhoHy@#ORzK%N9H;h88iE1x6&5)HVPUiKukjvTu_pbN1 z>gTUDc?iHq%tgG8Sf&c`>;XHrVOZ-C`~k?C6ModqEODFT{xF2+KF&*r7Ng*r9(oGJ zu3ws}zSWQHSB&$KTi46BAD{^ST9b#+yDxMDsr{y3kAR%IebrCm-3zikqJ3PR3jKN< zvaQUzYHrj=W;5M%~<8FMVYU z=dr)uiY|hiS?Y?OI%MwcE93eUjGI8tHG9g*ZVK^^Vgd^fZi9Od$fqx5z9k?*RNp5HvC2F z5&SVAz8z6EL*eHOP);%aOY0;0weP!VmvHNP(RLiC&EH`15c=?Z z(fjAr{@ky9cqX6@C2#20KAtCEMf*2ApjpS7xn9i!a^B>gR7Vc?f-5Lf4-B4X?XEPMxf^i!*uPwKo*) z>WRMUV@}F7(|( zgJ<#(`W}Scl&E8U*P{@tVEtb>Q=HtdH^FvM@aNw3$=Wyt{$`Vh&`0jiD!N`qEDwc# z#kxRf!}YOE+_7Du-x7Y*kynh>sGFPXqpw;2Uu^Oa`tE}6n&fYIeGGEy?uvDCN4(on zmPC7#htT&dA-?=#q)x1LnW`d&dHR>Ar|@&SRBaRRZ7>vfc8gFE*; zPMcqB@(}u-fX=S}$9Y+pqDS};&)cwL8w%F{B_~nw1%vn>qQv$8KKh#V|HUQ`q3=ED zUQ&M{mhpapLS4c7f8RThy`Ajy`bz-t6=@V z?;nu8lW_vCo0hnzevI903rgN7 z_wfIRwnKERcU2TQ65l*u_qU{c1p2SSI@DkJ?Z@~ZbgN`I_H#eR`~DS^eSSZqA7fyQ z)se&gbT3ETzfbuGjDcf^S%>e(7#Ohf^F_Em`o}`PQpO4V&V-E5{C|^qXMYopgB|v} zn|3a(kL0x#MaFvWd7L)?dy@}=_|XT&{W@aeO+GPp2M*+!KIT$L`0j0(I%48W{xEijHpnx9)J6I3 zC|fJO$jK|_=rK0&&GU7?#N;FNAI3V=Kl6G5xhXjnb(cw% z;V;{<5aq&TA1A&uOKQaDG>m%dE7#ulvq3<44Fn^oLhv>)H z)qk|lw-QQ;N5&AK2?|(}DbH9EJIdy-QD#Ksm;kl&$m1Lja zi|EG~+%GY@z};u+=WjFl2m>p_&b0efVhg@FPMg2oGE%$DqUj6(XCLaO#;Gpalek3cr%_oQP>7~CqOEr{5L3riZ61;iE%#0Ccb&T?(a1D z2m_e65Bx^`Gp`&osM}B5E%EZ)*fZJZ_aX+4hg@QGfxDyB&);eC5e6=WUBBV=WE>M~ zrrHZmI1e+9@_HIy?mGcR>N(xsaV5?M*(yz`c-5j4p6@r~3K3Og_TE zo3K07@cJl@iFKvgOI(*jc5cQAyn=tu9r#Wmul?RtP?kd(!0|)Ie`$RruYW|jHvn+Y zMz??Pwu|7F}R%7+*vKWxM2T94rW9kRC+ zUzFf=@P9!ru{rwUIBov!ln=2YYsV+ zhMc-h)KBm>glxTJALqNcKRAr1d{*Fd!XV~egV&;biDK88OjY0NN5;Doif|mxmBH;5 z!QW%@AO?>_f1CXO!9C!|Si99;;_QHI!yIS24=#&!i?5Ew`t-wy`H+&5ub(J!-`T6g zEo0pOhmYYN+IO(5cXQp_Eh#DaW&`-23jbgJ4_;QxIDv&&xk=1>se!-8dPX8F7G# zI$%7ce zbL!xi>aV;Gp>FC>@y>u` z#EHi%ql`)Iia%IKTZ{+5;>JCX)8-#Ac@V%y%*DJG&i98lg&pf%H&uf@@z+LKS@A_l zyJ{4P%?00T_45yyJcywR)}j8H*A~dB%im)NUKwPYCi^_!9>ThIjM0(1q0KVhgC-AQ z2;=6^N`}`RaZIchwHKTw$jUNK8n=5lmuHml-rWwc33k}eHvUWNBYE8gW$OUIJ&)7o zA2fLoh#!4W+^>c6{h{4qM-FyO)nLzl4Y6tbq9i`X`N*vczWb}6f6(MX4DG`@)Iay@ z49KaIwRdqQ-ZYf7u5bP?!w{a4VvH{I-K>oFkjaA>S_nJy`vXIBaZIckYA?c5K7kR1Nlwb2iGMiZ4p?ig6xw zb92FWzNqlmKVVF+syLyOfv^ZG30)aCCHB;NZVOY8FH{~`=w zejj6WfjjfPz{4gFVF=^V&_cuO+c+jx!TP_v)0^6re}7=;9oWj+0rw8aY4eYmJcOYa zpnIg4*TV0&hdzKE+wgX(27B`QCQADLplqBd$t%a|_-VHnsM=apwjj|u2lqCG9 zBK}$^5~B;gdA{x+HTeg_Yp{;wFQ+a0Z5ZQ!(5;c-f*j-h@K2+CTqX+fVqA?eI&wI? zvHJPPQvLzB8XiErUq&5qYEg)lpD!d{#;}^=WL_~g50?dh?%i;M!7=#=zy}9KypA|+ zLp&I}LmT9s0I7`aszO;e;YSR%33K!qn;WKYp0E4IOg_SJ2Xs}*-|&iYHRw9D-4bsr zp7$rTY2DO+Lc#9N4WBb!`7GD8$OoF@iG$S*zk?Uh!Nryj}3; z-VGmYa7;b|@DXznuOpU;0;!thYSj~Fvc+-B`1&hIMgHk04Sb@wvL zA0hvVwqxmiV83FH9=UbHYqc`W54U&>d}>$$r3iKRhGa$7QO} zuk#=mj$P=x)78&EZt@X^Z-L!F)Umz`QHUjDuP7+Tv%>H!#mW7;5b}A!jC(h{Fys8u zjjX{P54nqUNJ{U-Q3(TeQ$_5+~@yj@)3qH zZy&xO`5Rtuhn%`=)lcv+-VZN|_Hmge@OmHQ5~B;;-KBp1k0u{s_|LGL6LsY8F%)9u z=L^AE0@+oHlX=B+&G3D}pL;i)#tg*ugvm!3#vFh6h9X`^EYk#DF?NSGJf`gx{D&c5 zlJKLBykg#sy1BVw`o0=<#5ef}!&s*nemMCXUNQa$-JjG?@G#yFKO61iGELz18^|R_ z7r0CJaN?PKgvqPJ?v_|5c%A$`91|-)UkJ|IkiDQd!Yl3r+hIK0GTsNa{CkPpY7La- zQSx|g8vHGP1h137k9K_%>gArtY4cB*e28H_L%dqluOpU;*sqgU5DvgY-Y8!d{%@!F zql)-E7lm8#&GU8tq{&B^jCuRyWs`sI*U7(toVt}WTxiFSAzLBZ$7LG!>*V!OBu2-+ zo4mIA`6o?2!sK?e>(5cg_Lrg%OWp|(1?6j^{8(}HdYL>P^7Vt6V2(F9CLaO#;Gl@t z5z90oo*LM(4W(L7IIkve0@<1gKk67K#_AZGn@ryp_47}ee1yqO&~1|Z4X-_rQ`e+^ zf>#e&O|*~8G=bO2kV}k?+)eIRKmU};N0@vRbgM@l`P&wSSUqYlIGvEyD^BKh2goM} zTkhTD9n{Z1W%3b#kC=;i9kEOkc-Iy4}@J@OFi4=V%|7X-aT^;4=bq7bo+44sF7oeQ<{HUs@j-@5v}T z1OONMF0b48r%gV@<(OtioxW56VnGbX)YlQ9{KC~^jq zGknj})m>fpUccx3|2bawIkml0p`Whmnd#}CsaIHyXYMJJk5JkPSzuYA62I zfma>%!@`$%b3hVf=f`eP?Q&0>e1y`|pf|~kD`HhjtUlEj93QKMqvLuMbmw?o!HjbT z?z2yue1y_L=(QA&Yu>__<9ZB;eVA8(@5f8=MMyufMn~H$Vw=|Mxu;D&Lg@*RAFB2# zu9*M5tYH7Y^fS`GxtxEk5GCi^g2ykFU2vj(({GHbs>1i zB^-_G<>3Fxx6Rs>UT$zqK0@i)keyf@*Sv)<3^~xnD0xkiTdgLgi_3b!AIv~w@B@Bi%dR1 zDdvgN(@b132bK~mJzt1lcY$|(!trs%c~#yo_X55bEIS8uKj>!AUlecbeqmhS0?Ay@ zn#Zx^7MXm6Qapc^{T- zY-JFzK&jBL??4|WoOr#I{TRB-cvaR8$Fby|G5H9Zk7$$~FUEd~}Rm z*`{ijd&cA=lr^Bg-BB z&0F{~e!GI$hi$bT!Jh`+hKesj#uf8?@J(#fdO7#3$p9q4An<#=E^AkIklN**HTej@#~2ikYu>__<9axVeHhht1b+y;CdC&a$MqPH z_$Ib#y`Fo{ctS4xxqC;Rai&?Q0Nq9su)~%{9=Zl|<6OP7pF?9dtby>Tz#cG#(-sA(6-2vG( zMR6_42Pk_DdhEkP+K%A+>s|3hi2K5<9^^liVGXecs1bJm?fU}edHBZSeBaZ0J@`ÏPMCU^0lCMV;a}; zrEyHGFH~RR`YCvCCY(5~<;!_2Dtk;E$C7)&VDM84unn2}k3)1^5%aE^Al5h1%s_H2Da?M+}PN zTDaaW-v)Z@!&GfY@F#&cUhzf9xMH3UzBzBZtJ>ujn|y@wouD^K?NeN5fKS;@YA1Nx zgSSo8PwUx0D~7aP)e;4E#TOUDmGrGPTRSWbzTp&xFkW{~y_RoKm>n zFTVmj{Rw@l_#uvQtwMk73;eBE3Rn_j z$FZyUfx_lqG5H7;>p{=_{eg-VaZF#oSAFr*_dWR;$F&0Q1AxWiF>xGA?iG`d0DO!= z@qMsxyK0?KI z;7{?otR0SH$-Qdw5rB^v6vwr2y753*DXQoE4~OBSIoP?H|K5ByqbH} zYBtAOEt^yCfq2yjO`3M!qLAIWWYcr0C zH7ly4re6nuc8mQA|G=I&b3oNzS1{+OUG6oL4*-0`pg69D>+Om|p~pTnYdeD90Nw$L zFGAcGIM;IC<$a;zEYNR3ykFdF?8oX?`j6*~5L@T_K3~CdubF&=ild;{p#4wd`aAF` zOYaxNU-}UD^-VrP#X|5U#?Fu3$qDaulaEk={pgDQ%($M5V`BYI^##YrEA}hpBUJne zx(mH7Ylq`la<7|wgo=|Pn_oPxh3ox_i=f9ooEw`#{ZkzKF;jdIGOn2C(Kd_owpWP= zKXb2}e1wY2*@oJuxZVOjW$FEb;9bi0g1*T|sJILK@Ls~l?lyyG@)0Utg5Gf^t`Fdt zShuLY;M@q_r3pvx?+=52m)B+ODjrt5+#4nzq2e~kt}2RaQ9eS&b8nb@go;Iw->dd1uCIenS$dBlcu%ptsGru`74L&DJ~|(} zw+x=iN2vG?de@t{euiUW73}|4yaL`+2}k4lCHU|AwpqK1FB8t2CLf{VEy!&CzdR2W z{a=LHj1T+pnYJT-ehglGe=v2j2ocxW%YZMwIojelmfV{$A7Lf%IX}D_Hw%VcDDtevh*H7@HPf-!=N8O%OD=s_rXU$RI}pr$)h_q8$wL4>Vo(&6GZT93 z!#>)M;O_iTj^jgpl+cS)7CFkJ9Ue7UhmCHpV z;F&yx%1xjb*AQs0l5G;}3)L6DJ_YYh#gVwq1MeWoMW{tTDt81;0<8<`H1=clEB#yp zw2}w#KI1r++#CE*@mE&OlY4ksch>v+b#8zzeA)qAp zzR5$VoB+LX(LRl9mqKN!RDK|gE{`ElI_eDTq7>?+NBf%i=wLS+T|`*CQK z{_FxGR>A(ijF;l*^-{Szbhq*LtR0SH$-Qs#5P**u6vZ`fd&c`S9eV78ogdgQf6hew z0KvFot`5GrO4`nh@FlqqOddkz{%j-Ko4D41Puc!zC*wE+yy-zde2(Gc+5*1#=oq`o zdbP`aVDb&Z-(Nexb}nJ;&oZO%6_%WePHqsfDfOG;+nTT zPXlkR`kBV{GVuTCbp_Mx|NqP6Ayl3TJ-h!e>xaDUAwRBHL63d7 zxB&k`@J@^PK}J6@SEFqfS4rEOgADV_hb9l9@&?E*jP_<+u_y0kH>jQXdo9}w`r&g7 zf4w{ie%Sx_u`~PsADTRb%D16+N@$aDeF8+Rg8l!>JHfkFaZ+5L20!foqjr_DH_Zlf zADTRb%6lNQ`~MQxyzLnu*XN+eJ{0W#S3U~foe@9umvO~hjkZ}_C2d~|GT?t?@(?Ot zhV0R3Z{qp^_>{e@b`sYY!Fw*~n>>Wd&%qZTosZo|YM1-S@WtNjoi_G4x6#YeA$<5+SZnS6w*71*}gOMuxf=6^3+A)28kAM<_H(osL{(^O$z z4Zb?Yuxc%}%YAI}5UO@Uzs%nOu9^s4Vx{K`!SPrLN8`H*bl3H5vvyT+&cJ!|vB^UK zK4MUGpD)TosKVUs`!G@aEBK7zPZeK;>W7Y0%q1?NeMa|9jaq zwG+H8z@HlR({~Y7Gr$)g9b;Fum)hk%F?k48hd}ldbKaKXm{{rgLU8b`P_;$E(YUsQ zKf|}p+Euk19FvCte8iwQu6YYzj$IFkeJIs-1ph$rc2Rs0&I1qkGd}bBb?;3$#yz^~ zRgk@(n5O=tzj9nhK@wZ(`=}!1J~4R+RYTA_Q2U?8^$74O8&W&*w;#NosGq*es5%yW ziLvuzceL8&J~ep=Rey%wPG($B#4)jsP<_EU47~n?qvLuC_{Vx()~+hf8Mt0PHF*eC zM?*GRJg#{QUydv0?ke`-!~*;iz&lLwMaZ~fjgGci#5S$hbDx?#get7tt4>h+6j#ju zUUrT&>3^~xXR^JhpT0||x)yx#(fQb2p?0~?OddkjW6(Rq#PzQ@CRTdBkhtUM);@(`-9A5e8(aa{8jzVrukcNP2aS8Ye|{k5R@B4k{#Mn~H$Vw=|M zxz9`gA#L zXA{>qa7?W9d?9{40p2|cN8|bx_%HglS-YyQ435bIsCovnhl=BxxA3Gt--FnPH?$qW z_xBdX7a{ILH9U_iL#WO{?^W%; zj%)Rg&<13nR1k;iA3*>6s2>)-#9JMFiLv9@RgY7%+~+0_p?WLmJ(k9`dL8Hz>qn~Z z<66BUct1!uaa^m{1Ald|>oIX0OYRGkhX8!Upm<#K7QXanBM|$rPHYA>`9A}#sQ4nJ zpP1)^Z(^I)>$xvX9zr$NQq@0G`xMvhz^80d0UpndjiP>7_!4h7kof2ryXqa)F877W zL#S?qYm9$pff98+u!rxX!^bvDym!Y6h=7;b>fs1HaGfvUb(Ssa@_%lLt_Z{ebG4 z;<)B5Jn7HxK&x0ub(bwf26kUHT9I!g0ks z58qg%?`gfB`^w}YRG$Xz}}<>@?Fi`g=0ycTqnqe2I4{NMh{#*j=c0xvxwf zLiK&nYc%6}4UUQRC)Jnp^<3~yPB=QQ*Monl*A>j`)h_py$wR2den9o<#p9Z{@TEVu zfY^s?v>m~}61;O2Uxf4%^E}#S5!07;`#!PiS@ARi(e0bcU!{IxV{AbQ(l*~tA0uC za$lP~gz85jySpf^MR^F-uS1W0ctP6{{Aa;?K=DP$xMGctwppCFP3!gCHzp6D8teAz zXVpH%^-J(6dsmwDKN;7zK(9yrwBD`BfiFHf#xC9VN^;+rJb;=>(7P|iwPsly6YI+Y zoX@~}E8+OKjxTZT-(bBAf?aWe-!*H3WUgn;<5+Uvm^=aW4>2l^d)|v+_*=s{^)u~< zv^5WFv#;e_Degy9`@TYVXV8=gH-m=dMr8`0fT>Vr{Paf-?oY^%73JZff=f zU*>w&4#%z()*<$FFeRU4yy1hJBD{0%?nW`ms`c;WHkkAo0z4+tLVMlKal& zBh(zoHq<`FwGMpB4pckwcR%oc8THe;x26qz@zF7MHH~VQ`_AMe)Xax$l8I{{j)_&L z`hrsp-hK&3<2new%=N5Y&7j)lzBBm%z()*<<65}xt(gNo_CcNrq%p>|8&s|M!e?Bu zMi0I@Z=2TZx$n*Q_%(;I4Yf~kJq~=z4%2>%zXyXiC+eqlZw=vAvlKbA|1Js-i*%8I#TDb16xeI!XfjkpPTa1hMP5l=>{I5J5*E`0bVGq!2c;7O; z#5I0Z;+hu5Zv3CM&-0-D54VBsJFx48{qeBf6LjDIX_o}_|3Q$9t@C}CJ$&lqzBl;@ zHF!>{xk&q;&MVB#US{#=@83apMg6qyuXzD{iLvwN&LZtjR$}rIYB)#DH|G`R?;2vs zGl3Wp=W)>A6OLZ5m}h~-!rIlmB_{Zpm6&{lnnjR3SUj$U>;9Vep~pVFuIXYv7nj~Eok zwQ${CyBgYHAJY2-AJ^Iy*ayWI48*k-^Iq`HdE4~7kU5hNP>XeY?Fwq2;<_#Pl>IDr z8#Vl`{U6Y3Q9rD^d4IY9{WyVr0U`Fadx55b{>Rvl)vxq-SCGWmaqMb$P_XO=CLf`; z0sZ^NjO#worLXCIg81qCp8V8t-50vM`nCmgUxQ=v5rB^|C?40sb${(l=&=v`Xgh-M z|$b_Tk z>viCt;dNQN+UwLVThinM)Se2N&HtD8qLRT7hSgvHH$#toNbeH_{~Yk*cZO4@2?*{B zoU{4tqI)Tf$1|Y+(tb)Uo-^PZi>qbd?~<5S;tLi{JkNN5^$B_)q$_ zS-aZB2`6Xr5o#ZStoZxCqI`r}JX85TJg@Btz8|X)m#LFP$m<33JlbY)-u8VF;b)dJ z`3SXm-l~n?|Hb|@u3vyCdq?dA?@jRH_kZU9Bh(RRvDbAzc3-PqmNWSXb!$QI-gF#Dxsj0bNO#qnX~_ce7}fF^of);x|STgv1k z0N>Tw{D0HqcpKtvt<2$6$d)qs2z5KLjc6~Y zg>QET_>}Dw+GIt%?LpfF{jg2t{VfGweDtxa+h6UnrA{ zq3#Ok?G#-nW%~gHzYXrP@#Yu5J6Z|8*E^AkJrrKr8n0$n~Lm=xdifi8XkdNyh zp~pTPtL+H>eDFphevr+RHL72$zKh?V1N{SQ)m1@D8T+yNmE(E|NMh^i*!N2mEL+Cp zBh>vFviY(9W?ZiYpRzxzo%nk`cz+D~VSCDt>tDf_7&||9H>h2P zz5%}Y=zQ#6jz+*U`3Uuxj}Uh$Z0`dQv0hYt@eAi--9Hp3#q}fb-|)JuUEN1&mn~=V z5$axs?8&0I=4}u8xPA^j_Td9(mmNWSXb>Bk% zZnRHvtzQ;=%DxS4vSJ**0(~Cz!}bj0T90Si;G<*g>ep1eY&nyUP`@Meo(VFvSHBSm zSfEtMUkZ9(DUQT-UWw}%#W%;*@;iMKguO3)A6Lw;O;3BLH~ICk~2XHK*1hbAAP9^-&=tubHw*yR%`|}`*i?l=ZGIKavGZehxq@XYn0$o#N1@jl zWE|I9K=k!e)fYc~|JBbluD3z=8m}vuvNujfwt~q=sJ|R~e=NFQ^0tTkxZVXl_TiQS zd>_MzA7u0sb2Zv#arLxK`~TUBCLf{xKFDs2_GVn40-v(`LYu4@hrfgF3i@Gt$X_on zfG<8eAG<|rm#t{>5$eBzo_yCJ?Y)j;Vm+n$!hamRzbj6P>s#Qz;B{HM`nS|BThZhr z)Gva}?*Gg6lJ{AL_vd}+u@43N|2Q9A{o@foU@)$ntHn20Pg}G9zmmyEsQ(1ASE7B2 zYr_)YQ}&7WTl~cybp885-{d1SEC;^$=oq_(OzpCjOg=*WchHOb|5*Pv@IGqxjT=@0 z57?koFrE!OKR!&jKG5*9;U}Q5&SoEQ980#6$xlFk5QC!gH$OjtIBS5|hgD)TsL5wv zOB7#(#Q!-+d==ZDt6jE|$xCQhn{BAQ1e)z`45DmpwG+Ixz*{5gr|&cxHUnRLbc|)g zrfQe19P<*`?zSMdy|K!r-3`H8E48a}+yVT}ye@0kVD|Y}HhBoZgU`ir%vhv<=M(6520ai=uK1m6vr~~DcidMZx8Txjr!?(h=yA5 z#YcY*Hq2JL>_;XKq2aeUZ@$}5g!HQwM65E^m$=RZZ;yndaXkq9TCdC6HOSsH8QG6a z9s=+YgW|a6EqIB4IEZ~{Ex>OAZ>Hjla30pRxDVkxM9e^b>`{ANV?S2Ea$JuANo=L> zX8-?3CJ&+ESL~PeKaJ~2;8XT1(@Dkw``rzPNB#6YM#CB4ON<@IuHjU*%T_UY2n{zv zc7Pez^KeY8g8l!71>hZ-aCBTR0RIf%Hfz^#fx$6(2*5`SipMo?!ApNG0kIF~X*+UW zodezi#TOytisysio7l=6PI{ zeC+N}yX?m%51|3`QG?lkZ+HmD#JW}W#jl&e`%A*nxIO~@-@Gns*C2c0WMn@!c?b=6 zKxY5`Z`gOsTktZj*cb49c&GsXe(-Nrd=WCPn5)q?i`dE>&g1OICJ&+ES;+5K`xMtV z!Kdt5nuNlB{1fzK)KA|dG!iH5_xsq%9yJZKaV8I;k@LZg>3nTm8pp(XGlHNd&TF85 zCLAAE+z0qw2EWr_K2n4C9W}Q}_I5py$qWnsm_f& z3qKn%A2SA^RLIZ4{x$VqWW-+$e2J~tn*INACJ&(z&l8O~wbyZNTo-)G(({FncO#w^ z8g*Vz-$OJ`1V22NaO@fVo)5{yag}ghjXNneV7`XK~4T7P~88Y96*SVc|Q0iw!5lb_7jtb z(6|%Zh;a@5XS*{%lR73A|(M8qNOyPfQ*{_bffekFLi|G%XO=_ls- z;G5VUu6Eg~CJ&*p3wpZ$pT0+EJQjS)3ikgS+rf+b|C7Ul7x#x%a31jgJK9_? zcjK5?1^fSvSAiGz|AC`%y$AfT|L-wnZ=7J+PfZ>|;|jd_WxHic?gYifhyAf(5)( zh`$u{;{HEyVqBZngzQINm9@ihEZOQN&j9%Fx#&J1JvQfS(>l;&A6AdepeFvRpt%1& zWwHnvSIpJHH|K3-4yQa@!+ihWMBP>6xTNn9nl=ZYvJIq3|C4y@f!2xoX}#OD9r)s- zW9*v3Ey?4V@Bf=RAfed{O!ChYu6-u(`008nD76Aj~Eok zwQ#-LR1H1$VYdSOoxzLm8Kz7TA?7iBckDWF-{L&hbSS7BR0q1q*pJn(91qO%A-2x< zy+y&Y|1tRoO^wit?+>O-k@J${*9W33JS=-_^65j||DTf9yG?Vzml!)gc7q1bvHDbB&Q~9=IIdIE^>P$+=XhP#uIVVX%l^mYA2ba@R=oc&J+{}&G0MaZ~fu14D|u8FoXhx0gF)8rpCod8+f{|Bl+FB!i-fG8{2|8F`Dytw}_ ze_g+X`@~Iu0*Q~#$L?%G`I4<^@(-FYA2pf(|JQUWj*0b$sE(TW3qi+4zcx#8y&U{M zd0oLY`}}K~@Bf?5hMxWZf3n^!`hNgT*FcYbxU>NOBJdU}z6j|jo)6GAi}SWJhx0gF z(|mv5bQ9zkseOv;-@&KsCYppof3F8!6ZO-2x9J7&!+yVy-J)nzlC5RFzi<8_^iDJP zq1SOttiP+i#Pu%lu1`3Aym4Of-7fPG{C(gR9Ipjh0pyJRSpCYlehHGj1J*o_C0omU z|KGF-GW-Ak!nhW$cbmS09%Jx&Yz8&s4BwjKdyXmLCJq0W!y2xk1Mjgu#j`!m<(1wl zaX-d5jVm+u|Nd83k2$X%*V`&+f0c`2w@Hax8Q1kV%%$Uw`S(V7T=?G%UHHc0*moSq zlC5R(51N;x4+Y}~+~$=*kbzPm-?6=@pVr&WtAQ^uc06~Qf2?NN&rJS7^On#v|9`M~ zZRiqfW!3j_m2)NG#QClH=g?iv>#}w@jwSn<$v*%-d@i2f3fJ4s8$yqLSUWa@ntuB8 zRq;j0xMJQ7zBz9jramZSKQs9U&6~0fwb$#ld0X%)OYaQ?Z)5P{zP$N=1kJmGFFrcP zu6YOTXExq^|KB_S*$>n8+Pn{riM6fj3(hp~Hje#D>+R-!!Qa*EvUWI*B^z(P{|7!| zP#o97^>*`2=&=v`#AZ-4u6u#v`-3TIz1@s?FZkxXZMWKGlS13%Rq5oKK?%fT%Wwg_^iVFQ}Z(*?8!CXitkXyDel<)!t)6G3n9kNkDct96Ej3TU2e9BH$JHa~% zytprK{vSc}CE$yX5zMq5<_jRRfB!ekFL^JRIes^T*oUiQGpNbG0uD0b{_&!c8A&t9zMEVn>p8!oFB z@F`30F~r|5*k05R>wVl`TJUVq9PhWDlMF$<~ee2#8+`30R<1$n&vE zIC0)?Sp%|_ysF2*aV*)-P5uG!;B(P^s3`xSWjyqxAF&AeXUACUdKWN#XZA5zst8cdke9HD$JHeX)-t?d!PFL@5 z3;5!rW9(YYdw~fi|DXl)5zcKX?0*l4STzMWmEg@#oD|o7@a5uT?OOWPE}LNT4}gyt z6vZ{~a}4k22=v&89&Jbb>;$he;s+VyihEG-&9%^0=5Q)x6HNX=%OQ|;Mtc+2W5K8F zkOI89;Ee?Rus!ADiu+#h(fQb!{r~k%{z1#_(5nb-GOnkCh;?iM&V2CZDo%>)W#FIa zby>TX%hWDg-{c>(91oe@|CjSMZ+pte^(yGG52tH864%qfn;-FmY##Qea9{2G1L$ke z`z5Xm*G1O^P`V$PhW^99a$GUb!#5V!!oJ_E7}@$J|Dfdt$WDv>H{*IY_>{?ByBKpE zt_58c^uzX)AJ+%Lml!)gcJ~-OlYh|iHuR1TGPd^wh*)>4zQpxT@UB&yG_FsB|De}p z?OL8zyKDoKf6#IdWcKg>%DCozj^W4kIq0zuPiQ-W|0sBOM*JXSTweo;Z?1*5uc=+O zfyqB;c^R@tqrHji2jEjCd+lP(IJ^jYF6f*5gO<<17ayIE-A4w`2J!S02>Q}}Y z^L&V{Yh~Z3D_FLX$v^%(HQN9SXAl)*Fk2dx)EZ@(a8Tz>~5);!f0oI}CuQ=Amnlfgg6>#}yO zC#zjH(c~Yr9tGJ*QC#!3hkRTYLXUm;owg(RzXk8mh#zE(EB0y7Hj8Ve?H_{-=g-C_ z|Dg43$bK8`O?VDJMs4^@E#BPCjX!n&wL@q&X3(&YM1@OU+ZenJqkj4x zqYc+$@X?P|+YZs)l5EqMZ@_Wnd}O|pZ`%hvVioNFw@m|Y z+6q2pvkUObz?&KM)Atx{hl4LZ`q;I}9<|4tv~${jZ#xTmX8*nI*El9tYXMFZcx4I4 z#})V2HeUO`koOF2N8{M*p}xY{kJYa{Uw;FVdpTjDsC@axzNYVy5r>c0qyzYrv`6tdEiraY60F!;4O&y>3fW} zOTZT&ogX{1|3BH}AGF;IJ@fa6+OEbivCb>NIS0Ix5{_Ok*MWbD*JbV6u2Z{gvdKSa zy8tq~{~zL-x8P;`ZU(Ur1^fRvPh8tMiZ39H>s_F*|L<+@GWaI{pzRLmU7_|Vt`C7v z*&S*p<9I80H%I-Hf6(?M_~N7Uv3o@AvMDD2pq=x9+5c~Q9>>Hg*#B?4AG})=j>dH{ z_)q$_S-ZBy2FK(dv^@fu-Tx19&0Fv?uCIaEhv&5&@$(t*?pJ&fGOnDf#5b{xd$YI? zO)>cgZSO$u8MW8Awl57nW$zT=y$RlHQ9mqraerv<2friSAJC`vaiAP{ZyNit`W61R zbM9E|0UXD!-R$>IHTe(in?NtVCqP`=N$?ev3VFWo$0(HKWLu-y>V)v#&s(Alubx* zyzjNI3yS;y$P3u77YjGyZ37Y?9b?yS_W!4v{Dbxi$d*XYU+uf#m{?N_a3+Bl_y0}) zLHq9DZ{u|Zb9c4NHZ%DLz()*<L6G@Z$cz$vyR}ONc8mkI;Bzo16TD_Ik+v&HjJhf|q{I2eA)5+K$Av6FlAj z-%^CQFLbVs>)?I4FSL6d=v@dp&Df9CuZ%P1dHBX6eP5tp+2$tyq5XKs_5DN2e`r4) ze9DejJMs5ewimCju;3=%A3+jh=g00$waYd)`3LQ{L$AV&>%}-G*6FG*IH!SkY{Jp| z&}HEN(d!E4WonmgZt@S>&xD@+|9@eA$y;!9T(1JL4;O1Yg73#l@kK~KG0&rI7O}lq zMEIF)Ve${!Z-D$lwNLkv|C{`S_Rql= zADxe#+5g|tEAGCi2 zz2g1<{QQIQC9eM){Ow8*`cYiwfsgxU3(kFh7uB`=fBF3w;@!cR$M+B>529mj@WXou z>fkt*Y%7xo(XkeN3)ex6BlRbOC|fICB^^JF`f1(WfjKzD+Hnj!Hc`85E0YJ& z!MV%)|G^H-`yOke>I)9Xa*c!&??)ZmgD-PEYlq`lvaL)W1n}W=(fnPM2hoAK+xJ19 z38XFhxfN&w#TP#Nv=2ypbKZ8J2w##-GkFjld$A3**ZWaNDfpD_rFP=)?%?eb_0zh$ z19Ncj(J^)%6>67FGkFjl$3r$D-H$q2a7?UH)fb!t!P`CIXk6RDm${y`>u6WIY?{e~ z06t<+9M{5iZwKaX-v@ankj5C-M$mzZFMP%oYvkaY^R{WdoNaCL5ITm~hT5mNo(Mi= zL)vfgw;#Nos2|q7xNf<}z;7Bm{CS4j_X~A;9yAU8hkqp|=D-kR=g01R#mKfcc@Q0# zCpz{w<9Zd2>8pGbAV!Sq384Puryp1N+4pnsOG;c1?qR*VfnEU*W7v0+;{9L0_`jFm zh4pO@?r*(of^d&xdwmz+zBujwGBbSoi8&FzvWU-Ve$2K$FYFsp?|jg&i_fdVb$`cw z&|?g)GC1`Aa?lCtzX;(!zo|#A=n`jFm6S}!Ie7-o^K+IgacBM9*#G-q-JI1*+#%1F zlsxib$&z%T?@`!c?Rnl;B};s~`M)>H$f2B&3W5z z)h^q{v>M?N~OSY}a!vH>FP#o97b${okXpenZ zH8z8q_&)|MsrVwq^}=s`xX04rW&Oby>U4S!$PUXYw$Bj~En>YvH~_=WOV)4+m&Fg1;|#J1D*g8CT42!8hk^ z8`Un`&g5Zq)L zz6cpt%)4lt#d+HkM1-H&_9hRb^Ek*4Qu`Fwh2T?moZ1QAF>EjDr*(hlmEh0wy3WV$ zQnkx=FnJK24?_3xFWoC@AC3CG73G3A+7=s&QGpHFC@0h?P&5aI-i2uV_1h zzZkqn6kmjlE9QB$%_6p+hzLKk9Zeoa=ZBClR(p+W7wstfQ0)ZoeYO|$O&&(q(%_4a zjr7tysA+fe%y=MBN9 ztYH0*?|#u<)KBaGuF2qwkB+hI+BmvflI>*jAiAbO#-CuAm=IPw(%q!51GLW7l=0 z+GV?%Jcur=ZE=lDVS5We#FB3U68{kJdKD+d^(63r?bTSjuC&h1b~Skrz()*<;+l85 zdVhWoJ@#Qi=o2gU>v+&15kJTn*Kk`!$oIitihT^2SJ_P>N zUYE7&dPwcE-Ao=t*Iytzw9PtCjJlO+TYX#Zo?b#8> zlR)c&I<+5T_Y21rb2WTpab4`Y%;7xFb~AYpUH^pahS+~IuCIYl**|F#3di9|&|^VA zY>)YIeGhzzvGZg1W;6nx$%E)#4tnvM5w`a!h*;@;g2eS@@SaqhG_GHO|DJD~wd?vK z;p}emAiCa!?AfAm&D$RGkRh(!8TjIx>w+zgW65?mc@W*0 zr@KCi_9?F2cqX6>lnUa|&2joR=!fkY#H!7EW5jcYf~O<=KjOdQ9O?P2mDfDfOG;+nTT!?<>{@9e|)*bHj&*90ve@q>)I zn5%hv6|y}{9z^#hY$Mv6xNZYJW$8VF;7tT?gP}U1=Rqg`=dzQF?K~N*e?z5Yw{-eJ# zt~HqQ zm+fitAiCQjE06YOTt~pCtX=H{uLZoupdYqp{J0(let0k8$8N6LWqX=Di0(6?w?&Y# z|MNk_8c}`0!FYAIC{DUwjs^cPugltXAFFoRo+b~XdoE;MMRCpBp7HTJ0ebAid~HYY zj{UBX`Jn4@*ujOhF*VYlX1NYL@fCxKm_EU4LVVAQe3YE|6;Gk+I3$W+9Hn0 zgXlgVvfmfQHE(;y$Mq)Yu@6^iJL2c%;GG@ugN$*-T#2?>TsLhW3o_vEZSo+xZ-?yi zXm8^B9Qc&ou6BZldqDS1K|gHIl;HlrX9T_@>E`+D`-GZf@RqS3t6%Bwt00N7^J8cB z|Mxa|7(JUn@66BI`K!|@FJ|J|^~aV*(%lLyiL74+VU_GVl;*Hc!o z|KI&Nc%KCQusy^6^(+nk=Mf^*><8y$@!fT!&7L^7;QX2%^CM^<+CV$0ke7pfd`<{| zE`!%+&l(_^>pcdJW67qQd$Aiuk`E!97;;NalLhJdP#X$K*o*A3hhwwJ0B=XFBxQhh1Vb zs2P_XL6a0;gv6f-65pJ+P3!e+ACnK!vp?HVdkHMt#r*GO`xoHN0DpSaPx~@GxDN#% zee8Pb)h_#`$%p7U8hV?AK_*TQh*;_QLj0-(Z$`q=xb}nJ;@f8Jdg7dc@%yF8hX6ie zP#o91g)i|jcl$n=3){!F6Z}fWPjNjQeDO_e(|SGorOAirIRtv0YMNYm^*sR_jf&~&08u}0a%IgJdboj>NeBaZ0J)2?jA$qWG?>SBTpT_lW@F}~&^o{2io=bYJiuz&U zOS}g`5@YAb?jE(v_BHtsJ#RzL{QcpcCvZ%xyH#J}>SL8~bX@UV1uPc9d|K_YeN8?@ z&pnXa@BhNM<}G~b59V&)hbOch!S~~(_#&jASfitD7O_q1^=x0057C2ld(We4pW=%7 z-^&WV|Lehg-}7A5Pv0fG?wZ!m~op ziwP&jwf6_$%RJ56;W(CTKa&s9gZ+RW`~6>tYu>^aaqV3SdhEmZu^H5i_cx$-6<>si zYcJ<0@y*-fIF@WblMm60b$ib@YOitaT^(&e21ZRlDQWfP8%EAIom{?C;AK<{sHd?=_7bg!`=t6v${ z?LbpJ0Bat{lI?HuA>cp8pm=`CTlg}bJA)X5tz$E&$=?#Rs`@WN;$xllRvT%>OXxiYeDTrw*d3*I*#RaW zqW5~}?PucpI~)^hp6ZKV{yIoF8rPGddyLm*?RrmEyX-)d57CSLfL@#bAMQhW3tz@{ zA&7nWowg(R{#sOg5i+ir=g~Hc*rxSzcA&{e=*7Cd_qS@F;(81Cl$|Y2`k(B_A3zJE zepvV-F8ChMeJRb+K4-aTNf`2b~ zH!8je=_lrSw9O*6X}zA!H2Dy{iy*&O?bEov4nAdzq)Gpi{dfxWc+^kdCG@@zzWC^T z?A}tlY^KSF==~0Q*PFP0hGSyAuKMEFE8snqa5S!8g8#nPW$k*uRJ&}Z$%p90en79y z{}0zo-hvnY^f5l{!)Mx#;N#rveMRv_h`9DG1HSm?ZE+k+HY?^stOUJ1pl9;``!XDV ztnF!>`&Nc7WS~^ouO&cnzux3W^sR<=#AnA?_WfARvRN@dg7#~J*!IdQ_kPK>7Wxst z#6G0&2?XC??}{%NxG!}7FTNo>1@AI? zK{vq8>!JQH-52^W&xcq_-*=Agmt>_T529}e_D%br#&I9;DceEq#NTbfn-=xcdb@8X z_!47(uJrAzc3G*(gXkN;c$>dJ&{qXJV(p{)g0mNR+a{cNz4XZo# zz;}H+7msV+Qb7!51GLW7l_(+GS-X52EiZ$o5G0p}t?^m{_B#FE~TswI&>m z>u(nkQH+cwsZ$i)f{og)Z z*L}n~PxS@o9Pmy`I6khp5A^*_o)P$b(7zt24zwR=s<9udUm4dYK{tB<);x|SD>r!v zeb+%||Nel?FGc?kqVE~#F$Vt|n?cQSy&ZIp`Y%HG&v%B*n;1B|#0~u!?-92G-B;p9 zb~N_?{#T!eLHq9QVgC=<-wN9q@-A{D?X&%RYjWv7=3V&4;(Xs<@xSv&R$=lG`W8ce zyY@ewSMPyO*WkfB&HGTO1SXJ=GVS zx50Zp;l%3|?mJ+yuy!UKS%t|%==&GsuM}Ueh3ozP9Q4?SZwv6h0`G0b7a`)>zXJH; zo1-m`W63H^9zy?e(ECd5HLm?QXD9=uLf+D#xGz5?t@r!KgD;wnvFkVQ1!kK(gnpbK zeQ&1wU_blHcIBG@X@SS%KugDdZ7%(y?nKadug03kv1GGN9s=;;b8%b?*W3M*pvQJM zh|QoTKJNwb{XzVH5Y)rG7kqQxb}zNdW}7^K{w>%>LI2tAfgsA#dj!Fo3SQiopAy#F z^AIasn?An@=d<()_0pg^#T~m}=x-%RV(d6}{iO<*Rhm46{<)B?V#c)*$Mp3;)fYeg zy*0)q{r|=O7U))bUBQ$+dor?0lZOC&j6w0Z7OwaEJE6xuG#233fw!OHi;#X|-VMGv zZ#$%RS*6KC=)t9&)3|>#{SNi)0{U?Gy-|Mn=IF2Q&GIij)?Fxt1@{A{bxdcoZ6?jUJO2EXR4jxozC{6epv4l z?<$b^=zQ#C&z#0twaG*1e-V0fOf2;)oK+;5N%7x(EACx2c>O|(C- z5(wC!RLJLeeHd^}KEeR|B)&Sva9|ZR%W6zM!T{&47gKx(&=-%jlInZ^29_sQ!im?- zz`Edv@BfI2<5;pw*gVMiP{O?MDXJGfAU`r{PXR=F5rugjM zQDWDwc3Hj2M;JIBdhuC{I3plprRNLrs}a0X#gWU2e$55-__kT|IF_v5B+VgP_KUA7sSG8Xax3xB=Rx^?Fus@(~8GZXXzo_ThHGc25LR zc64Zy75SL&2M!DRVVj8Sv4PV;;-mAiJ4NlX29u94a0B$@y9R0Rk2ofl%)MenoD)Dt zC{Bv&`QV@K)dcf=gJbd$22O#V&A*qp=AEwIAI#kY?86_m9qHHE;GGchgN%M&4HDnn z0Bx^UyR5Q+9>g2_EMAfs2EF*e3FEy&HV-(fQcju69|Y$wwIY z2zti{8RPdLh**DBeZjd2yvr0P#TCyr19y8})^6ZMwaXe!KEeR@0|u@xI$!g)iF{mN zg&zALbFVbUe%%MUDdGo=d9wZ=gbkldhH&i-9RlhF-Jty#yI(l2Sfj%?7B|4Yr}cW) zXz~#Tux=l?FZSPzE9QSMd)suA{$jo#cs1yUZ7M&m--9nPc7E)>QoF3t97~4(jVrS+{l|X5zz(a3i(UI{*#CwL}+)AF%aLxHm%pQCXfJb#NWif73{tUbyDNc&(=HPGS zbp>;Cwac1KJ_7I&gQB?RZPR#vwuT=2Fh$!D{7u38S;P-A`iZ$Z_~r&_D|0v%vSyQy zFt{URn?`#R*I$B9*^Z%2R*b`Tpsj;`*rxGuZ3bU_^syVPQ@afRD=WqIWa!1U1l#Kd z5$l(#FF1RHx1HihTyY=ZJz)675;tcb{7&CHKwj6_kJYb?EBhet`dRZhmaN(2Bfx*e zyl7nWwuyW^e+50pAiYlz|Gi(){{R83kM}KcKYygeZGh{1gNyL{UrO9TM}h2pJoYHR zb`v%!aqI5~dK9*J{@Gv=;&>fw5zm9`@|FMX5&g%!8^+cRvhOFTX4YczAqJ0wtRwc{ zoL39Mr|dYj6Mv5Z?^i)TY*YF3>Rj;Wd0jWibLS6gm$jIDh{4+++cU^`ULiJv#9FBO zf^#Z($0$y^UM~gzT(8U84PL5tS&PYs06u&!8rQsSB0sKILXUm8NZS$o3&1-y;s+Vy zig`Eq<_2kdliFpiCLdz(ddMz__9m`(flt}>YA1NtfOlok51)njxIO^B_~?A>{;qae ztI3BL{1SR62N~n~IEYwxslMRc0p2x=lj8am_z!qp)^6}AwaZ#fKE&YPA-kz4u6f%; zKCaI~k9~Mt+Yx+R6N7g|{2*goG4G*m7B@)Sv|i5IOg_ZmOOQPh?NeNbXh+#gp-ond z!waBigMQd1Dw&5l;~(JT8uRxj-zPkyEDzq-#(u1Rg}*~f150A;ICeuzC|K5J@*xJl zgPwd>;r$s}3A*qVlnQyc-=G~S^!sbj3+lIy^Ux~LUD~VpKHxZ(tj**{pg$OcqH)gK zwqksTNW_z_3+GXt~4`OHDh{8OY}Uhjrm3{^jO4h8({x5c|*+n?X%}J!pT$7a`jn z28nNCJFIpY{?69&{)qMipnA2Jz>kYS@u3;DgEuBaat+{F7eNPP6M8#+?0vQCo+ zF@*VOXy4!%+gku4*5Rrze);uQ!qK>%1l?bIUBNs_?Xpgj2LXJ3D3%NV*E zeDTrw*!@NAvM!ScF|-(Z2bs9ujALS5qWXgKXYkHQI2zZ7z`xq-vUWocsa@7(@*sxr z{5N!Naa{8j+>GmEAofAN36RFfzX9}T#TP#2G5#$;zH{e#dw3Dv+m8d~@cZZ5kFooO zOD1yeAWmj_ViTzvtU#?S{TEI3^Eb=uOCM{(ra+O$3vG`1@r&#^2ACwF|Nbwg8x(BCDsnd zv1C0a4+8jzLGksHx8SBdW5qsI=>wcrCGC>AQ&GW5GYn>#}w@jwS0e zc@V>MA+!1a;XahN;N`etUtpMhm>-)#P5x1!`2Jw>79!;Jf_WZovxx2QMTDPOpUHz5 zJ_Yil3i{7>IWJLmirNX@iQwtJd|2=j?_!Yn=zQ#C&z!~?zSolTnD?7|K>a4JSK*jg z1^fTQXM=ZQ>{t3OV)$C{FZO*B%xkrOS-;7H7(O3*Hvd1wHE+R7KW_rD4_9eB;^*by z>HC8%MMyvY7bL!kZTem>!#5=9{(d|3E-&am@g4+GCVSn|F8R3jhU32c-%ml^K8K6K@5LI9}40}zwn&kW$8VF`1?8dabI5k%Yx^REDiqWVZ5SW><6zAiM?-g zWVt9T$?#rC#sPREB(woag*-k(>T^Q+K4JvxY_!edF>oA9hW92qzQ98)ipMu^;Y*zH zAn8YJNBr{7u`xbjQB1!!1c@(Vn_SPZH?7yr$OPz(Q+vJ7k4y!hvIz-}=hMi#pz%T9 zt`YP12SzaOj}Ys0)fb%8z&keK=(t`6zRdNk-N6<_#_ zE7s^}o5gwCv|i6fO+LT~*6kyYs(p$po&_g^n4?6eHXkJ6ONB7?gOKE<{#;o`@rZA@w?Xpe@n$1yI&C3 z(I0`9@(`?f97{H8@)6)a#-R8$(D-IHyoeTwTW@G0A~0B<+&c8>btMKAHHLE@uh>_*Gg zE}Lue0Y;C5Y`ye6G}??~V$D*0@#_Hac1t)K*EaC0y{=%ksa-bLyG+i z-HZFf9NzCf3ik*0=`7H1L4C%4tbV1x3qcZN=g0131k8(d)Gj;7>!hmFnT%UXQ_P}*IU4+>~ggeyi3_$)KBZ~(YwGGADxfgZEBYtZ1NFC zUxMCoCaw?Qm{_-{zTn&l-lYjg_nSfAac#3iNo? z4=;9!_dZB`bUt=(saR|GqWB_&pL4L@McXWnwm6O@J0#`DCv}NE@2iXj@3H@XzoVKn4Yo4oj_1;x&9vLuAu%t4{oe^h-zKZv zk1OJhJ}1B8c{OKO@TYlQ)(*$9WQUqO2;gDNi|&I(c@T5@3r+=i`y?EVYcKdsUYE6-)2nvbVI~g(_=rJqTnpFxbB3VD zK6Gh2g5M5ah2o2laXl0yzBzAusM=+RnLLO&2SKl0?NeNT4L)TDsh!}Bf;Y7Lw8A`y zISarSA01;i=QnDX9d7a<=KKY+vLNGm@p}-l#d78=YZIU-^XT9lYa{6=!hR=#J>n6zKQKcYL^{u@*w71z&4`2 zgw?luHTaZWpmu_H9(d;j{cyT^fA0rhd~`l`e^a|`p2>rl^Ct9;3^MlrF%Yq?R(-*_ z0=)ASN8*b6+hL{P=rIP5#b!`5F8=^s5&aJ`;$z-L+bnJlZC?p8Jde#Yc^GpRL-vnoZ^rdK@F`oY zc7pdjc+Uj=us!9+^;7W0N9V`xUuu^fVe&BMaz6S?kg@;Yf{68=>I=@>;61N6dcDl0 zKc9MC)(*$9WJj1hj5+^;p3VQ4>m_e{it(G9gC6_vZEOZL`}Gy*?T8;_i0j-Hz!%@V zEskT!jxc!;bC+Wq(LTj>E-@hkr9$4)pj^-o+f$6|-0>jMbd23x^IqTxlLs+(2Jqet zO|m`Ovi@m;@&1kjZ)wFzah(YMc&{s%6V)y|(&Rw^A2BF8U-P!7JkBKOu@4()J3g*+ z*8^`{#1As+VV(`Xxw*96OYO2FO&-MDEg)Mj+MBo@2tH+7sGZ}%nh_N55U+FLQ)#pl#9mj5Nse)xknmmlTb0J$L$T*&jAo_Zs z>WiQIfj3qCOyk-Dex=tHOxd$1BRk6EVE`X7FB;dp?I}O5ozP<+8Vm62z}qk42O0gu zJRf{>b7?!IcG*!T4`VK#N9Wc>do!+wflpb#+KInC;B^N5us!9k7wj+04eup>CCzo&yv`+vl}cbpx?u{L}f!yLT^38;9uo+ zxpy;V&76#^%G4puyc9B9|1WtRv^?eW`Y811!=eKGh2YJP_(6vI0&79|>`;pPMk#V% zivBOfxmL7+u^*|A>{pD{h>e?@N#CDSu&mnDLCky_vW3xq)33Ovd6}%ei!uB43DBcK zKP->=eq9Q_BCDnBOAiN@8`)VNtx7<9x0$^$11VL+|C# zB-?{89&616BH#Q4EFSE z1JLRbKgg&%79_E`A~}wRS*@u*DB6l`MEi8!7EJ)3GP{mKye&YR2K}&1<@1U$FvRGX zyP|k6M_y}V{Q>*x6i|HDVtW{OJ=TQiUWjWv_**EBlrntBMtk3JaEuY;D!eE(tW_Bl8tHiJF$av*4Yj6cYT ze>_NX>xyW5yxL`TrXHdQ^Y)?xqrK_ZGr*_pShW+pqrp2e=$m?oB8YdWfPf$Sc)e63ccmul2GnY102C zza7*P_0u|05ys#Uqw~3o_j2U5-qb@B-3>kS{$J5mI3||76Chy3nFnf5IGWdM!I!a~ zdslR=`j^$4dWa%Ce-+vH|3Y2|O?-)ivD^C~&jbnoa`5LVzVMmX+dvYV*xqLFO+7@> zEzrAM?NeSK0H3m3)K1RV#o#T9`suxlq9?$Y7@f~uT3^T-Og+S`m7r(d|0{X{$HbDc zH^p@?c#9K`=5-nPPk1%%UC}c2FKaOM5JgxID6;SWg}e@$_%g4bg6Ko~K0)Gq7QA~E zUqH$*FM1y16LP@ylp>#d?7gn~F>)W+ub87FHg4j3ny+UKrXHdQ^Y)@=)qm~RS$Xg& z`_j0{Jm9&c=+mg5-V2$v2KbU=$G)5OUA4;^O+Cb{Eum-LPn)$Kbb$p*8*pZ=Oss?x z`*qfjAX~$$a_?{)x2)0BLjWH+7;=9fJ80rfoS%T`!+Nn9?8*NDXl2D0A@VwlB(aHY zny+V#rXFGz=Iyh7p!O-R&f%lWBpWX|ZwIlcvqhs!7ZKrlwlc|T8bs%Ib zZ6-qczYB<1<5XYb+8Vr{B^=G`Zs70eb-8!5c2m2o$<#vtA2}GB*Fh6s;{OgrA9m4p z1phbSZLRnsWKJvZrX zM(1;Pvf5?MrXFHeC-k;7c`d;)vHqy~64$}t{XXINyy8B=UtsJ< z>Lc??A5QlG-19hYS+l9fm~}E_(}(u!pous8wHm}6l*DGRC*Q}W@r#i780XP8H?d9g z^{m;{L(Ib5aaNJqr+%FaK4p#4r2k92I#6}gPw$1yIve~lujPE-^{ZXhZ0aFq-3+}0 zO}{R{F|p>VzQolHUR}b`>*W&g&ki`myhQD?7E=!~s~<93{~yMeK@)Grb0vsAr0)|1 z{{ry36<LF$=g!}@vPkFr^e99I|lm0LLxCV4()DIJ1;@uCD z7@g1EU22!Ln0km=%c0k4^7=TAiFLc`OI){tcTK|4ygmi~{a#lvpHjQ5)zm}Gx(j-? z{y*e((8QPV;M$u-A0F3s1pg86ZdH5{GER*1Xq%hZekvmT&00-8#H?2#e?;vyuUHOs zUiPZm3EoR=FY1R0ZyBBub^w1yxIe(BV$4@(eFb{S*pJjl#9KTHSdwGMzAH}i^sLp? zW6b&ndN-$j#k&oTv4YY@-XEa1Jn2a+DelY>=tj$1_ZK!s>pNrQA z?}rgDy(dzP`F@DeF_*=^RJ*Lr)Ik*EeDH0D6nZV!ai56$DC2`_Obf#|~y+K$AvJ$Rcaz6hB|jPoHDvHhLeW$mU8qWHJa+g|Nc9`^;G zvfrwm;Oz?Dq@Zu=Ac_wKUt;vXM-=y=f_$b&BYhTqDoV~%@HQ{Jp z{{sG@UYC1U{1>&$+D#n<@R5Tdc^y&*QH*r~@552rj^G~w{@#i&Lgp1?b%@P*TN%SC z&pJ#UMDgFCcZAxfyv_!nvcDDJodn+TQ9sRhi)+D`7#(w09KTB@o~eT<#&}e0>i>&d zaZIe)1vtgvos@7iuN~mmdR^{aafjMv9i|Qf_{hP~ycW)Pi|0U(KD25(lGi5iiWOgk z%!?`Pb`mdQD1I#Jhxsnz<(SRyKJe}x&U3`M0qAD`9f)aQ*pL4A z3TV%{0mpxSx61sLAm>FBhqW2ZWV~O4q>r6HcfL@StjpA4lyE#U|NlVADmZ4W@=kyl z@xJf-E5#YltCCTW$=ZR(#BtoRE>nk5`~~#hA9`LD&bLeOd_x~VX#>8TGm0-V#96W~ z+LhRxw_R7wvTjp{QG(}*l9kk6`?X{=_>`sR3*WCLcvdKhL{4~F(@;e5N~ROm4W$Hiu_XP%D% zP1X2CNPLXDA-B%k7OP#>W9l$UX0i>nPuEKg_>|35JHa~xytpnOe;0yyEg*@}`M#@H zyKIiB!zj5FdQ(il_TZRU1?&GMmEfHb{YwA;KuIt7vUVVty#~kBVU*NEuXt!)3+LM< z^Poo`dbAyhvlG1d{lU2HMaVcY?xJmO&f8unBK*zfm^zG-^C9mn@SpvK?*+UpeUBh` zJU8RIy!l;*l11Q4jLzro+JraP)IpTI4ZU)c*CjY6R>AteTnEvw^#2c(+yUK1zHROu zj^mciHFXdr*FtvT(7YDTw@a`dUqT<2#AdK({Qg>0d=WCQuYn{s=WSn8yKJthgD82J zZK!=ZUzdVU*~4llcn^RV*X75h`E~_$G1l__P`WW_FVN1QbpJIC{f9p?UaT*K96R54 z%M>H)HFX%J9J4Mp{kj~-j8)zV5F_UGUC;wDFX{h3DCK$jsaNxuIF4J^Yw9pcmO<~e zq5WDozb@sNO{^8M8SF>rT=@z-!^H3Z$Bj2ad_=sZ--C_B=-3914@kc4^ z&3W4(foI7*Jt)5a7k{6D{K-KUZgIY0^0xtv3Gv4I2jcAkk{BIxS2{&p@p!TR zU`_C6g3RyllupMnu_mj&zdq%fOE~d)v-D`_?%{O>^Julp`b|9o@R5Tdc^y)ZPnhivHkf8ud~_c$24OX-6=6G&q`e|>)` zzVMmXvp^D?E2ZsO2H(^}ln$^BwNH7y2z<&0)K2o+3trEZv14pO1o1EihZvpD-KA=m zow-%|{|8Dj9^smijs7nJ5$ht=7o7Rv^(Gv>UU0qwi<@9BR=e!X>FNI;D8=(vseS*? zdTjHGvD^C~&jivK{aOf`ulT}eocDnwHdjj9`wafVw4PFWH)IRdKIQcZ@F}}n?Id12 zmy|Av`e~i2^ab!GM(1<)wAy9!eq{3cCG_I67X5z%M64%NUvM4;?~a6{dBt-Tu()yW zO5awyY~F87UY~~SK64)mc`aP0D#h6CeRxCL5&T!de^l{B$h=~XUMjIUZ=2@p*}QX2 zUNLVkeO2vKUcUvOvX2Y!Fy5CgjrwVwYIYuciP4oJce7VgyX>qi<#qOU(2LJn$m{Gi za7?UkRbS#-0p7BN6Z1OzXRyh8UG5!@69;-lKS8komN9+^&b@mvL_$G)5WYmF{D>toZeGmx(@gN*I{4n!<@ zCqM+`{|dBu!qI;HJ@~tLHSXQ)-zS{2*E9Y4Yskh7?bpI}qS^aEk3OXD6a0BK`?uiz zO7R7Rc|8Oqu{m#hh`}#1c|8z%zg7E`*FS?#*@0>&c>963Pt;HAM6*u-Ut)B#k-OQ) zs9kpUOD3-vkC1oSn7`9O#QL-93(lXw+b`j0UjG~X6TB|>ZuWnxU3SiQOkR(H?2w^( zEnFv>T>?G&kiJh4{J(+sC&d>K<`rXgh|PIh8N(^h&N6%OkVGTY(|hVuUCSI)u#G_(+pl&!tr?pc0J}L z6}gsgKO-HJ}9^fO{UtEjwqK>DTihv;Y4<7+(t4iDusb zJ?7xb*bMf}%VnTujbDVs$5%486uV?4(WBL{I_Su)Ied^cy!Kduz0=$2KcSF=q z?`6z>9DIq<&1T;{q;}c43r)X%1X*K{(f{W`#JXSgC9ZqG`$xjj>*XczANRW4yV)

!ywvvLqu0XO!Hk7k%xs2=A3KjQQ2R`_E&2T>LA z(G0Jzd=v1^1P{U=jU1#I_7BRn2G^cAD+h5EaAS{sbR<2@|9`}O!>w>dItNh|_0gC3 zp5S{69)v559HiM9#PtI=kT@#`Nh(O?Ak8L|9_IhJ2C~AH=^R8=)W;pfp9Oxb;6b?3 z$U&MtOx#3p=MiV+Ag+S!zTWI5(!>1!$IHB4K{^Lf74?C>q4&qt;IAd#$U&NYL)=Z^ zZX?dhL0kpdeZAQN(!>1!$NRkAs&o#bD(VB@*XrXT@OYoy3Rf99NHd(flzRf)vw{WT zDk}$Z6=e7I=0}nq=Knvw;`LUia}ZS#AI<9#|0ejii8peP=Gf<}j}O3oN}QF0xC*lS zdUMS4RBsCOaJ}6MSEq9jRZ$=Kd@4T;{0zZ^aE+0JG{^p0xjEplf0Wle_zkvTu@E}}g! z;ktAVqAKbG`zo!c6!@bB55htt2WgJ?OS$sku>Y3VEwpkFS3!0^ZxNE-@zAR&a;PJn zd#H-|Xi<&$df*#)e!b)#Ir5ekjfiUst`%`s4&o}v?&mE!klqQZ>w7x%29sVo2T>LEaXIm4f*(P= zk%P3jg}5=`CU|b6m4mnnvio@poM+X?xzM|S^wK$qs;H0WiN6#)e7O~FGIEd>=rj7d z*MPfGupr!IqzGyqLQ%@&rMq39H{l&3;sWX2jONT2Wf%t zcjf*I?s4L*93-iLFGo@b%_&zr13kRIZiSoEIf$ruA2@$$JuicQRq!C(V&ot#>HM+c zEpYD>XXPMC1-!kAeYB+W$BIv&hkoEzxFwx~h>H4X*_?cQ4gOof;ls#5TGDx8#dL79 zJ-5}$L6Qo1dzJX;M|CWK-eS^A=OCiueT*P}IrtUC8#zczIxnnP18#%owplqyQUPzT z5+7Gn9b2LI6X~UM5K-|y@OjevY7h9m#2YzCOFDn7_%+B|saOzhvvQE60^VLFK0fkw ztPG*|FBJ^8r*jZd@jkvMz8LtUh&OVOmULcNSsGk9;;bAbserdvi4W}S+}`Bo*-XD)!N;IO(;79_D?bwH4XRhjq`!Ji~}5biK?kXEgU>jJJPaaInJRKVM-#0Q-}R$~6Y68VH%;m&jpA}Zbo zoj+C%0zX9XAlzx>Ag$>9v2r*#{I|ZYm4hS|@b)V4LFbQ^nE$VwByvHxE1iRgiuXb1 zkCo?xzmRw%2WfQ=U60Ga;rqs|aF>;XBo(A`kXCe_S$PBWFfUcTbPl2_86%mwQLERf zp4-9SDR>a>Hgb?wpAdH+IP8z)b$44ih^v4bdRzycXI5hVzw$|uLmlZHL{-$s5~}Ap z@c;At9wP^7RY=?`;NB$8%0XNO+|Xkmbe>s>`TxofNiUs)sEYV#U5e`Y4Ez_K|Jlev zT2~?N8*tNzvvLqu0XOuFkJfaaS&8}o%DJSM&OuZ~eYB@~7J>i4^LvdPq&2>u^n3S5 zaF`#t74Efi5LW>=^wr06H865VT z^1A!19K=HJY}Bskok zZiV};9K=|Zv?boiKibgwqo4!0lZmtP z4_5&<^o)--bp9yl0lnT{@0WD`p(^5|4V^y9= zqYa%u3a*0QwO;SHbpD|#>VwW71(^RA;CsWZ@HZp>X!9`nzXRO8f(7AkR{r5C$nNKD zULw5*p$C1b^c+CF`=J|U5H1dzOwTW8{ZaHyQ{^2Uf?&od0lin)m;rh50{+Z4{ zR7HJ^BOderg3W>lQDEdBZRxyF@DsQ_#98@=t023dx4nt#I1uEmQaRL-&OcNo_TlEw z`kW8<-<5K|FrTCS3!0^Z`Xn9I0Jek zNH3j#sEYc)enQ_@%>P&6bMIF4Pb2?mH<7qW;LaB;h(as>NGeF>AMLIry-T2XIq9YI z4^>egw-Jx||ElYVH}a2mIFGCUo59`gxyZ^tTm{+vyxj|=cMtUN{o+;>rSlI}Q6KLS zkNN+qM+6U|!;Ji+9i10eJqhkP;;j6mdG7q99r~8OFE2swRnkl6AEJ`65zkB76%dd4 z|EhO9|1Tr|Xh-LTRUd-;j5sU*NGjmVk<{@U)$tYdz9qeM{vj&r(=Y>^s!7U=r%0H3{czYH5IH4xhu?%`ENH3j#h>G`t^N(In%>P%dBi_hAPN4I` zs!iawd+u;6|41s}?N#Dq6xFdCdVcO79iGlVM8*3!k9f@gSN%@)82QHubY56}Xpp!1 zFwf;#`A1R#Z?6&`clkP29|1ku59Fou4^i`1_r>b!(5vP3j!5SpqT+olCLZ(u)eVU^@{bd+AJx}w2Cg-6R{oJxz}u}-`KavV~dzJVAuXWr8 zy*ouNh>EB44^ih_mt!R{=NlxDGncto{^wUyxop|4a_to>{#RdOwg}I{#1=@o{1`st5D` z)hj(;%E&)Xr1Qt>wczl6xD}PM@())5H}u#?2dZNm^md3`5S2>jAF850aBkAi2j>5) z_j$gwk$;>x)N^ZsAa4!cPq(7dl7INW|L%^R34fcg@MWrPl$y`^QTjb}~9EG1NAwL#GM;kfFiI_hsR|Z@K;;bCR)ys`Nu9was zYcT&`gZss;=;(9~qAGe_=p3@97Wg`X!-tWBoJi-8H4VWv^IRD#2XPf}V~>5%Ib;py z|7+TjUOER+74<>qkToZP??k+jgPgdPu17a;e%>FIwQ>+w0XO#82c1LKVE(`6G+#&A zbPl2_;-fvC+-Sx*Ai#tAg%&#?6Hs0q=)(cnp?eIxpWSqD(VCC4t-zm1b;X2 zMh?>98shE;_b_o*4w6)m%0W8db+r!6|JOY2^~$Gn5LHnhj}!kt@GlZ?0J4gTA$s6sjiQ5E$umH02fPZ2zbDi}FPhlRv_2M+rcx1tJG z4&o}v?&}?JuGZ@@2YT~GE{H0oa}ZS#A1573{14!l5^v-nC*l05ue%c5TH>r6#8r^p z*H1c@^f3Qlv&HLGO6MS|qCV;qzXSX(;*A{Sq&CFu1BdTTx1vf`4&o}{gL>w3eo_yw zxAu@AZ|y%tE{H0na}ZTgADGX|`?~i3z~g&Z>ZxqxASaC>t~j`(1q-6eRu1AS$nNJS z-AsDrp;w9Y(m9B#sE_A}uL}Nn&mSu}M|NJ4dH>!bt~R&^#96tAt023dpEQN^nnJGy z>7{cIRZ$LE zae(*%;7|AbaYhc(k>-kPhk_eHoRx#P3bOlo$C^~f80ei%dg&ZQRm4Zf=EP41f3D}N z8aYVEj>KIA?sDR+9K=?xNS@8t7e5dg&ZQRn*4_;%@=}Z{m#{q$B-a!`i#R z;k@rwRL#mkk_u8eNXM(Gj{idMQIQLxYUvzARn!N~71urm{u$zp9Hiq*^tvyAd)0Ht zTRDiUAiJM;{D}14g5JBNm(D>{MSXlv{72wF@qBe72kE$gxG%wdOPrO1w8))t#DD(a(CMdCMu$N9*usHTyFbix^0-@l#U_6in6HLV;ZserdviI3K#_iK=c z?Ut;lW;zEEmBdG;FZ@=ksrxewiQYic`vZD3N2n>e2>M{Bv;5DkL;k-G`z^PkT2>B{ zRKVM-Zu66vfx2f%g8}G-9ub8a5x{z>(;h%kfZ|M zUL`(gPPwi=^e|siy>t#DD&EKIR8Mp8Ed>vv+C~o23Eu~DU#)8g?j+)@93-iLw^xY| z?E6&@^Z#|2hr1QkN#`J<;(cr+z7P1mf(KC@BM0g9GjXSZ8$z6wgCrI3_A2(#8TYUH z!2EyRD6dyHor8#q`siGW_;KLJ6K~`oovRRc4!8@6vvQE60^VLFK5!qY56u79UFr4e zrE?Hb@jluUe;s&yUfhc6897Mjp2Xb>?oPpisGgOBBo*-XD)BLt^f3Ql_kh={pUy!< z#rwd%NZ*G?z@xvr71cL#kj}Rd_cXZw2^K{4tsEq&fVWqPkB3MP^Z#}D+)5n{(m9Bz zcpuLb{|@-~1P`JHMh?;$a|QMPF}N>?vvQE6f>aLDndX!0F#lhNeTG|6gLDp}Dj6f0 z^JM2aRL@NC`GN;gLn8<2{3CJm!Tms-m4mnnxS_{&p#SRog8BbC%sJhP8m4m)RZ$CH1KML{t|Ap}@$C^>&bPl2_ z>SKg|Ukfq+FFeNA)5OR@PNwrmVI^=?iIW^8^LIM4|E`y-fE#-3gU%m?`2GJvn)^4A zoWnmSKvmSo9pnS^|H8(;o~B0raWb7h3R{3{OPrN|xC*$T$3E!%QP=@`ok%a8f2fN3 zpz{a*zCvCh=16WuO^y8HWIBHoo&s)wU_sQ(%0FBM+|Xkmbp9wD4838bm(D*_MSbj~ z>w)=y;b`KG{G$tgOuk%siL@G9bs{G$t<7YeTjcMEY={^2U%h91{}eWBKI2lVdtdM(oVhpNc+ z=tAd>Ld^dQA0*z$Kf2KQqwrC1*mt`XwXpIJR{=Nl*aw|I3ZIAGiy{|9Ez|jjs;Cd_ zr}TZm{J-!G;*I>H3!Og--vx)ysasJ?EB{C;NaY`0-lRG{hu##C3!+x({6kgL$LGXj z{$Dticq9MlLg$6TS>WaoXXPKRg6w|YWf|467HJan6ZB~AkAFi|ETbO(UE!bNzbmXN;-f2_KMFDbFFfGu zX=CIcUFp1ltxVo})ZtdtM)D6g7xsTo@}PaONp^ql+Sk8N>v8^HA3KR(A!?h>L!2-F z_b$7h>G?v;8P=DS@`9+X{-G-B z<6Gh}|6kwP^CuYjM^}8V_5JG(t`Bim{^2Uf?&n=slU{%5(cJ%pbpD|#>f! zz&#>Z5OuKf4_85UKktTli|RcIJ(~M>Nar7_qCT!C9`pb8FHt>4{?QHlAAQ}|!M)?T zldSwBsUVeqbbFHYK7=0Td~QW2rSlI}Q6H}nkNN+4ocEPC@{evG6Zbv1nSupTM=Squ z6=e7GZqrF`F7$9NkUBc1^AA-~AD9p5`-=Jhdh8E`?_}g3-PRFT01p4HoRxpH%$Qpd4g zZ^NNM-UiwqbWZ0VqT+qjCm#KO!x6rola2hNdmG|PfGb0sm474^@b)V4fpe(b7aJ-- zuQKVS^AAz+KF%f{^ZyOiiI==1M^4fm=QVxZI^Y_5u8Wm_Bo**>D)DhM={18M&HcNi z^AAz+KJF(T^ZyO)sU9Q$=>9ZuoxtJy->s;tm474^@b)V4@fPXzh935bs+Z0`M8*5~ zf_TjTH{g7zypex&$M=(7k73|O3Km3Nt^6aYfVWqPk1eD(7JB2oUbl4qAu8Sn_UT#= z=KmYcBi_hAdK^aF#o(?W&dNWM3V3@J`{+@Y^sa>-&Z%xi-P8GpsHl$~_&lf&%>OrF z|Es)_fAnZV+}+@Ce=29?A4vtgy-Iv^B)x~BM|1xk>HI@fybn6BY{2|~!?RLO5cM$f zj~$*DIZWh>G{|0r8msZ&*mYk$?2~hPb8RRuX6B zA4vtN{G$i0$oA5&Bw3ItNh|xh_4s5?>j76~Tk(6e9=eIe@t8;OY=( z^lugQ$x7SVH`G@Dl|OqEn3=q-P;<=YhliQC_#7m4mnnxUt7RXim8i^Z$+L zE2@{yK~zP2^!f+Ya|8IB1P`KqMh?=eIB~au!+BR;x4)HxxC*$jXMFUkLVB40Z+uAP zf~bEw2T>LE(SZ2Jz~er1E9!6LAiZ$^>izsIxEBS(>smR8tAHDO>|-eDy#~EEz21Oy z4x%dR1N%#@=RNS~k8VW+j2xubCB%ISZi-+*G{DM1Tm{_NV;{(aw2tqfH_hvvmd-&` zMSVO#d_MRYzCuV;u`2yQ8HRt}O>kjg=Ny-j*6p@%;0R&;tg2T>LEfx7j5SP$Me z)aZ002kG@AaofP{l9vsl)2$rDRgm4+du=7XebD>G>kUljAgZE1@bl{9&meEpA;cRw zNN+laY>L3;5ohHfu7d1--kZ)Ln~FoPl-C=S&OuZ~eDtPs$fje!mnYuHL3*R#ivLZ= zf;*l#$w6}EwyuKge%>2>OZ93)ub$T%oX$N|MSb8LsC;AaO^KJ>BbCbphxDd%!=_f? zP9V<8L0kpd{k->GR7XeXolJV^97I*r2hLyWqX+n2o*!c5Aie3_u<2BArxR!8Ag+S! ze%_mYuVK?r=$%P==^R8=)W`SaV>I|No*!!DAidWTHv!za#929rt023d_ufr<7eVh* z(o5$csv^Jf@2NFVHrm3tf<`iWc78CDMBD#-5VeY%t03($L6SG-7 zZ-9Tx^Jf}4NS}*{dmr2<#929rt023d_rbnS-oqAKbG`w)E}4uJpF^COKMqz|1JHskjJHiyJn zIY_JAImjvCrH;*qL$4U=rE?Hb$=HbJCa0kPD_;_PY0r-`a*$K15LXTyzHi)$Mp-#X zQUPC%q>e_UR}FeKL@tO%rE?Hb@jluUUl)9R&yO~8kW=XVvAGGjmc&^(NKyfBuM!`0 z{@C0OdMA=zItLLI@8fdv(HVRf;*A{S6gn?#?g_51=gzWnkfZ|MUL`(o{?q#c^Z(6* zNH3j(h>G{|Jn?6MA5OfHgPcO=h0SMy!+FfDXpEJEBo*-XD)I3Z)q(l{=JQ1^h{mLI z5K-|y==`zy67ZK1Z{#4S(D`HY)!=R*&dNcO3V3^!_@LjD*o^uA=G(pA*mMpeD(a(e z1$rOu0e>IyMh?=q7I6=OdyF_M2T3a6?N#ifZ!6Nn{D1RvUT<7F2N4zT1D^-IFJA)x z3h_n`(zicxZ-RS|I4cK9D&Xx^;$t-FVgA4QGp~1cItLLI?*sRt`uGa`H^dt`NZ-4O zn+7hQI4cK9D&Xx^;^Rru!~B2qBCj_-or8#q_wgF>%fRElcPkoiTj-=+kaR6O0_B?>gds0r#h1K{Ub2 zL6QnmIY?jZL&V1x{QmzIod30sbPl2_86%mw(W!?LkNN)=oGXN%XyhQL9z|R!aK{K1 zL=&wX#8tozJ+9+e(!=lnZ>d6hl7sl)*H;zwf&Q)U1Lpr*YI=T>k$;@phPZm*8WU&b zAFcv!=&_F;q}Kv^IN!JxO-kn$MeD(d5Y;xYf*RAPJNoVGr{3|)2-+nEB|m6a6^xM z;QXfd1%Cg33-+<9m(D*_MSXlhJm&vfE)YD3&NcFnQ)d!)DY&bMv+@sD0XOv6$8yrU z9(p(*x)q(9&OcN|eHLyvuQB)xZ`M|1!4 z)A@(0s1NM7^}fXXe+$mJ;^TZH|LAuHabJU*Dj0lN`G>238+z(N#|7#9 zLsirV?j!Yq`Tv&1f(OwBM*h+7Vd9p9TSc6ef4B;`p~pU6BE3TB;k@lubYVLGP!;uo z>!&_2|KIYH;6Zeuk$?2VK1{hi;P5%q*R}GGq=Hob(GT+$(Zk3hZ|grqE{HCY{KL(e z8@oRMK>rRwRn-^r6Vco92lW0$dXk4^K9|`4$j@yphMy}*KWF71?iI89dA~nMuPpRv z?tgJQ|4Jn$=AFhJze%>GbTi=&P&}-`TE=lJf zs-ix+5|8=+R_r(2iY_tokNyLQI}u!G!Gh=#EB|m6WcTy_XOUia==Jh?m!|U%RZ$=4 zd-^_L{=XIHBe$YUjr^nkwZshqhwm@tto*}OkloMwKSg?@pf^V3g6Pt8{-G-B<8|UO z|KB>v^OqUWVJ0IL7#98@=t023d_n$#}S3>U^(o5$bs-ixY5Rdu)R_xc@iY_=EB|m6WcTy_IQQs%@c{H_?tghY|4CxC*lS`2d$MeD(YiA)r0x}*13WQ(N#wNF#w+jy^f2( zEhEm#KU@Xb{d@q;C$|6mu^)QBl3qIhP!;u2;Q4LX4{XDE-L2?qBmWqH&4c*gb{M!L1Ph{Tto*}O zkloJ*{6=~upjVpo()ov~h>z0_Cm!?vZ52F!t&xA6M(2fXRls5Y?^blJm4CF(oqwE$ zxq!Yeb)bj2f$F964^he3i037zH76eP|830#52EXg{Npq_FKlZK4&N8@y4P9xM^XV_ zj--xJR7WT1Va};~>HI@fypQvU$NYa=Z^47;dL#ch?P}usfg4Dim474^@b)V4aTnC3qQSm;$Cm!?vZP+(yJx2a<+FIgn0(YBWL3E>)eqf`+zq|^NH3j# zh>H3+o%;DU%>TFHoaa__qmh4{j=7`0?i1ji6%0PC{3EG=w^y-`(<_tSi_m+;>)n*j zKSag*s7E~J|J&Xs-pD^rr}M(L55Rp&oRxnh74Y^d@zI^?m;$|Tyxz^}{6kc{k8#9f z{=W_TPPd|)jr`;Ei-?;8ZlPd7bhDLzBo*-XD)Dg>=`DpG&HZml=O3ctef)=b%>TFH zz84?282QKPbY9rD5geMRa#sG4RKVM-#K)Ud$1dn$|0{a8rt=R`@jfu;(fb_pe;m7I zMYkR-|H%CQ|Bm?Y3?zE3i~RZjq%Jy7Y!9J}e(P3rtCf$4qJK<4qPLmq{0(|XiChr< zTk;Xi4Nl+he{Oqe{9GCOIU@%d7!p?jTovN193-hXm4ggCn)ERL-(HLK(m9B#WG+l* zel)Ne@%6zs^!#l`4l=M2am~Qt^Y2!4o0WsO3b?Vyb#x#-%>TEaByvG?TRI0(74^}F z_%7hPdH!}I2N^h&xZdFU5ohHft^#iCu@CH*7 zI)`k(7974m-HPtCau8PmH}=>EokO-`{=fZBkqe?b(>aK$s1G`aY`+iu{hq(e$Uz2f zCI1hDdxAJC2XPf}V~>5%Ib=KL|J(mZdg&ZQRm8_2oICWsdIkJz#2Y!tAbg)F_cpi> zJa@O1gSZN~v1fb?YDIdO|8M_-^wK$qs;Cd__qCpHz<)=)k%J8CPuvV}b3AvCm4mnn zxUt7RMw8w`=>0%?=^R8=)W`Y6{|J61@kS0Z=x*ZHg4;-(m4mnnxUt7Ro+Q0((A(kl z?oH<)s-iw{AL;e@8T>xtjT~gq$Hbw}{&Wa&Ru1AS$ex=Fn(p;}ilFy@Uhlqi4x%dR z1J_S{{B$Jv;=~&{$e?w^9SyELaaInJRFKL+2JIoeW1&~o>-|S^5dZrCsv*OWLb2XPf-_w&KWl3pw5we@=Ur*jZhQ6HF3==JCTz9aEQ z4l=k6ab3anBF@S|Tm{+vd~graI~95Zyxs%p97I*r$JxXW29N!QThRkX4l?*=;zocQ zBUlhUVC5jLg6w`i_(9T}0KLgx@4<8qqAKd+IpQw>e-ZIU4l?*H;w}ew4RKZu;ws4Q z=Yyw^-i^?^h4j)nh^nZM*~H%g9&;GCqKAweWbkt0{sZp6f(6k-Ru1AS$nNKZe_)ey&~xhwG!9m4mnnvitdv8l?9=^ga@~ zAo_1Q2T>LE(Tw=d!GG!bhm9O$2+jxU<6Cg}{&y>S*vdg%1=;<4$f=|^8+zC`s$Mz= zQ5E$uocP7ymk1t2j~F?~kgJGW0d5U(Ru1AS$nNJu?j*ep(8GDwt>}?-4x%dR<5A*& z0>4x6AbQluL593Y++J|FzvXowwQ>+wL3TeM@}bwmmLzY-KSU07q;n8eQ6JbB%Kfq9 zU*Ksj@Tif444F^dQQ%7Z*L}>&L6QnmImi%PPpzXI^eU2GItNh|@sVj4${zLEQJ45O;M)lvL{BuJzw`WC ztw#KOhoN*{*l`j#?EmF;pXhJ=9oxo@Qb9;&zdICj0ewF)|KEYRf$Dvb`umouqCQS1 zzCZZW1P`Jo%NOw>zort;S%%ViVaE_~_`ZQ>_-l=-e9?VB$ z{d>GauP1&I_;UmgqNk!FKAIG{9(4ZLaUr>=)d;9l|EGynK&AKCk>VIk>Z{=efL(i?j)AIWoBGoPsRUeBcXPxgWs&C|D3ZyZo$7ErJKpb8?PI{$5vQR;yJJA2d(g`G4S!B<|h6_L0568iswLye~WP z`~N$!pLQ$yUzvmXXyva*0r8ms??hi!UgqY>^=Mth$5!I1f~zT55dH6|zxI*6zZ&)% z>EZYPchcPdg+mYKBMD$KpYt=YpVIdM^Z%VKd_6CW4N7MIOP<>x4L#<{64w@72jcE@ zT;}f^tgY4Pvc{+Ns?x4ql{f)%otOiVSP$=m)^RfQ(BIvPUic}9uXg-U_tcK*?+?aHS}2TYSOzDdNlWcY34zF#0@>> zA0r;~|DD*Uh>w>W74;zvJ?35_?iO%&2o^*ypZ+&|P(zRPaE{gY-;x-P(zRP){@@K(8Ih|^`OdBA)dvsi zBW~z1-+*|`|98$396o+2>O&fO%(W(N9=OGxd#%df@Iehd*6U7s%b~ZD^lm(;kGP@7 z{6OL{|KC|i{Kld_q@l;$S;TDy_mk&dKk{$*poSjnT||0&ptq0o&OfM+xS_}V4a8&q zzf18TdVO(GAJWjJpGaejb)ND%yF%#DIsf(F{)R7V@Uh;Tq=)nWuDFxM#YJxnKd7&` z!N)xAbG`5X0FQp>R`kZVQV%{KGyKo(s)(OEPJS$i-q5Q6JpThgTu454iq<1<_mI{|z5m{d_pyKYd>Y zK`%4NNmlfB?SuNzem=ZC@tFVb8YOrTy?u94AKcG}_atr{xJksl_cwfG_4DC$p4oLi z^zgZND|)BwL49aHA5Q0wU6}vxx>E2UdgrR5KDeI`r}M|I>%iSi+_QhfM^--{{t&${ zw?pqPulH_vP#@aQhtv6E7v}%F9w2@~Q6JpThrdm)`v|xviM#i2_{i$#!|6P;>pAGX zKzh3m>O=ea@Htcu=Ks51_xyWcRYf7xr6jMelbh>Vy0F2%0DEnh9>MU_tc$q`%=KtDld+c|+fqMbKM9 zdUFoyL;LxN(}~CYe;3Y&Zbct7E9!&$`3RaP?pgO=ea2<+4KeZc&G*M7l+=)A2MP(ab>{a{&Xw)sKwv#k=4&fEG4}v z(5ohLLG;lh2lb)-d<4xCcVqs)yAJVx6!FoN`}qi(C+=WL^{;vRcEpcZ4kyJpJBc6MYe30~Rg5Is9mm~iW74`8P z@tFVbzT5Mk8~Mk`w}`tR+{46~`A1R#ZLbm^Q%LU#=sit(Ir0xtQ6DRb$NYcyi^LoG z$4Jb9^?JMp4*L|hqA$$+BdLJ4SBZ~bN$&&beJpZ8^hJ*RLsZ1as665^|KB}@cq9K9 zRff3lz~NlwR`jKreMG*) z1$k&EvZ5(w{*hEb+pFMD|M&kJ%m13GPgbVCjJlIv4|9Y)I6t}-eI@xw=I1bflk2kQ zaQxg6@?$~tm63yt!ski365w#ZslJ(mBo)&(E4eP%H>)1z|9dKnTo8SoBL@)`y)NGo zUk!Y9;*A_+6z*ev-8$gVAKi++Hgk}q0@`LJKGu*P=Kp(Iid+zVlOqQa74b0|Kd$w( z1K*x_BL^8>jJQtVu>W=|`o_#bk_u>>75f;C{6*`){C`hhkqe@4bL1eRqCV;pe;W9K z#2Y!t=vKrH12>X5GY3g3$j(7V(>Y`h=Kp)flU|M-L{(rU^Enz#=a4<;fIrXk-x)c` zXk18r|1Ji11#xB$;wqrV9@jzVkUg0H@412Wa^xVYB0lIGvgcOtw|V}1BL^9c{;xjn z26sPkW)9*ipvE5ipmWF`%>Va1MtV7N5LFQ$bPn0`H27ydKh?-VM$1Gb%Dxk(5 z`{+P=nE&rtFLFUNJx30rD&nIL@ms)eBi_hC&KgSGE^zxiH^a<9Tm{tFV;^YadOb3I z`%lu#k%Op;__*BjKmRkx`#B=s$U)A!g}6L$#XUFE%t2fQ)X-xe50T!{&^w0oa^xVY zB0lhWlK0`~O5l$r{$M#s=6?Q)xZ}aqCeF+~Tm{t7V;}QKuL1NLd%amXat~Dz9|gp> z0FVCWRy0d;kL2GSH0HU*4kCbL1eZ;(Uxb zocL3~V;}8SlyBr9W6BbDIyih@lrwXXq=M`mWDNFGdS8ryUS`9TtY~(Q97I*b$H~N> z4Ibxy<&7LUN626q>6W)9*i$m-`~z-t};r7&*w;!NhF^w^OhnT43fN zu7a$7J{IQl=k_B1-;3{Wx1xn+4&o}v z>gQu0AiblYS5o9qM~)msRm2DO>GD48EepP!=NB0{$k;cDs|>Chab^zUD#+^RW9N`w zE$HE#>Q=NUM-HMY;$sEzjlee%Jct$>Imp<}#I*$1jyN+1aTR3s^Rd5>9_IghJCk0H z97I)|k8%GZzB~Ay#2Y!txTA^d3+^<}{b1%GNd?(C$hhjHhxz~BGe|E-4x%dJqbc#D zz@J6Dk%NruK-_q6=Xh?3nS;0rvikYBzNClw|K3YTFGmidD&pfz;;#gcKJ8Yt)W|`` z(RpF-4d8ASEQpqxIY^V7ImoyxsSeEl_ufN#IdTwDfsJ@>G!AnG{hU7l9_IkJqGd)7 zGLFs*dmjV$v|vHB%*;WO3g~hqbzncBbzuI#_a)NHk%Nee`k?d2-q*q7d&sS5xsij6 zqw~k!_rQHDSP(5YbC9G0+Fm6-==`x4^Z&ij*E(|KAflo^exmo`d+^f)M?FRkGLFs* zd-K7~_uP+W4w6(r+pE~e*~O?1%>VZ;BfT6sh^UBbNIgt&{$N|2j+lsJ@;Y$zptL)K~!MmA7|rptz2VpEr>Jo zkE8m`zBmX#i4{<%fokEU%{%PXg0QW9&X8z$SpoSj%c#HHtg5Ia3mm~jB z74d=dxLyy;|Mz|E`9dTA7{8pjso-W2XXYQS0&3{75A;#3V;=Mtl3tGdLsi5F&cVuK z{=X0PxfQK9@{b9J5w{9lphUz0J_0x&Qhc`G=}F9~01T)CcDO z`|y1#J~kNn#{`@kl{*mR?H4Ktq77#L;VPhpF2DcJzt1_LpV!}y^Z)*T=?g>~a^xYZ zD!xW|ejnxz`>}s>E7~A=Nap>U?0;^5N&Fn%Px-lxX8z$`ks5k@J#g-k_ho-Y=+WGN zV~+eoRiy4ah{ybYe+?-oi16%ZbQk~c@A&sdCp=7CU2u&&x5>;uTm{t7V;?V(UUTSS z-{@AfDM$XHD&pe<;xYfxC*lR`NWGz?-A(H+<#k+{6kg5#|^|| z{=fe@U(Yrp|Co3WaW8>;oj5c9a1~_r^NCN9-aF8vx&QVY`G=~A54^sU6|NFQ5dUhE3$0YO%<#vO^ z`{7o!!^}Ti1>Dc^eKn~A>HQw$VY?(N+L0swP!;jf$MXl!{|{i_!Qk2j>3=@I5a4ZX^Gggn6I7f9=6_5-f;z zoB4;UAgiBGnn!xwpx2Z1a^xSXB0gxIcmVVN1K4M}740$dk4ZF7JTMU4Fu{UokC}hC z3bOk7oX1{Qm&%d-Y-DACqemcOE#LbA|ia%s-L}vh$D0 zElKYR=+WH&=N$Qms)&!1iO2l^z)ez45dCcAACu{PaNss@cY6-mUb0Wl`S&JV1zG)k zGWKVBpWY8WeE!^u_U6bxR7HH8M?B{L2c8f-i1r!z$K<<+dluY_#F_a=)13LoWW28W zcnx}Ql3tGdLsVcRo*PYmm3Ykm4`3hfR3s)1{I^@t{v7#-sHl&{#AE({V2V2&PCL&7&HLq0;$8kB|DSjs@LMhU=eEh~;~XgW^)H8k z$M>gO(XVC>l2k(5tVC}x>0$o=OKFh{qF;05AflqzWgPM4z*ivN$U)AbbHguHz+wL4 zR`jcxgCrHuHY@S*|CGH4oE62^z1>LY28NuGFr)#q1OsLmK!)rP%woD`C5Z`8qDm4` z!GHl!K(eSHA`%45D2h2NV$NA4ysN8gSFP&PedfIV`~LS{-tVlZYjuUaYgeB$cTqb~ z|KD|p;Jk9X6V5?|VtmXceH-Z8kv_{g$W>TZOnT6 zIg`H1?MXNX5sLA#mGs@A?RM&L@34w?L&552>nH*&vFhji1rP;E{6{BNMGglW<3XqT0m)*@-c|&g1b=v z-*uhfymI>z&OwACJ_fa==P(NTn@FGK9AwZ*q#F+%@@IXO+n4nmBx(VrS&@%E#6$gm z*L1;ozL#(gA{65T=Qn1Y&xHOS(q}mb8ASV#T@OHqd8RMl%X$tHwIF^DGKlseyHNk% zwMcOAk#G)TC@>P%j|R~`WY==&S6F?iEaxDDXdkj`6?D&#F6%jnZUF^$)ehQ+?Aid{ zCgLTWgBXhVc#`_#Md)9)`u(z;gAAg5$gbC+dy8~g&p~txD6lIZv=78$438|J=&))zf6{Mkio62?!QuA#sA8Q%=61+JqOV(pn$G?98J86;8iAG!a0bc zh!4aY@$p{`=&_#a%P*Vd9At1`($$BqvB*5XY}RuS-2w{e%Etx7YYravYo;9u=N^V4 zK5*V@d>jlt@;0NFa}WK#KA*P?evou+p~LeOUAe61Ai4z<(3Ov6#5*3mlLY7akavP{hY|q+bX<_U-!eD`Ytb88U%% zk3qLmWS(Ck>p6&SK`fpRnL)fY;5}=36%)=u3`KlALHg&Q-%R=}=O9BiknSbuUL#%B za}eEvSUexHjdkh@ps&Pe}hE^dF1d^YgNtgADnebYDP+^}^gY>p6&S zK`fpR`Hy%%fQLLoc$E^)K@3Iv7+R6^e?b42$UVPOmUEDywMqA%SJ9>c&}BUb(JhF@ z^Pxvt-tMyC1=Nm&a}YxjADu{F3HmBlUpdP;$WX)!nU}k3LRXJ;SYH|fi-lI0v^=t$BX0$m%Cd483w=ODTTv3Ndo3h|Bt?-=4G zoP!vO__&YsCqm!B>Z@is2O0Vl>AFDIopf2xL39gZ@qFkD#6$gmH}W@q`Bf9nK@3HF zyiNMkphsK~eYGs-AVa?(-9YFr6q)B&%X$u?TM&!qLs8E&;}rG(-B%DV;T*(Jw2xu< zxX}-RKKwsKmtQ^0Imj^DFYLY!x=|wY{OVcHL39gZ@qAcAY6t57yAhxCCpnI~9lj zpZ=S#VV*dQ_8+@Z|KE-Ht}nk%u~$C)->UBZd!doTg8GQkqt0QT!`slmtJR+8*RAHM zXrk-Xt`D@^=stq(GtwQcb>Z*de5HK!SHFXf78IfR;r|OQsQcr7hO-l#Z-|5O75+=L z|JShnqK+IW{Z7)O{=fTYtFJfMtE%(~{c!buq(l7Q{V(b6*1E7CcG5WxT2NR#u()&I z&i$kh6d(O?b#>zH^(yWuMZ8^}s^Tjjzl1&vMHvZwT%B+Ad&)r{SbhEBUJZ4h$cOyQ zs2WdKW8W*!Zx7=C9<)PWe*OEkF7)vQe6+O#2`%W;yT|E$i_Yk5tf+R-zGF`v@b(v+ z=hxpy{raQ!VJI@H&|jgSUeqqs|M#@8oc;OlbcOAb-^q`jj3LUOHdefIh==&5NG5{ETSiYclDMh3+Jgd47Y_sU6|@pZmOvI}aFG z)XO|={hSsP5BvW;U5U5WIX9DWqbT9iR?p>W()WbE*y<-f-f%bsCp~2Oa8%mmxjQ|Mwv8)R*75k27AJb#iz$(v5-c7Lj>=<7>5U z8|LT77%!RYeNnHXei$_P58F-Z`3$Ez#hxkPP9yFI@o{4@GH!++PVKr2ddds(AJF}r zux<`No^)8B_sq8U&EHJp3uJ6?tUHIaLMi|d^J zlb_d)ba*}{USR*fhvI#UxmqW2+iib8F`(Lye8+GQ|Mz@q?_Yp@tZDzRy8TK`{q`#9 zzl0w1U0;5|4Nly4;@xmwPrirF_N`y=NGxt26~zH*LEp|jC<~0%yW!tbJN^XkA8Cf? zxAZw~I}~L^J%_)oelO1Z_m(C7Bzo_9cPlAFn-8e>L@2*-?hv2vd+0tDaGxp$cEbFJue zpUUTS-lgNG_Hk;50i84Y@0x!0zIzV=59^w~`~x~B^j}0V{ddjzq{sXJduhLa!27Z1 z;LeBS_6#K+_Wyg~SK4#naWS6TPszNo#47@?yWl+kz&Xx5k)Nej^ZXjb1DT(DvH#!O zpLDOpo^uzce|vW5*(dWkKSaDUz&qRW4mvd9IY$)xoR^aReCRJG{Zp~$;y&l(_B>0x zE5I9Kc?Z{z@!aQ}%-c%5Yrq>pyiqZpJ0FsH9}{mhcoT^CS&Vmd4$uEb;$i>4m-hdM zbf)~{zgDef!4KD`Yj%+i`~STZ=MNbi%U9j!-l=B?S@EN`hrDa+6A$r!?}OIYA=^3c z(6d%k!hxXlnD1s>V*kH)p4A`PQQ|e`KYYl-uXIO}4*UPT6z31UQtQI?FWfh0_~_rM zxX7*@igz;c5dZhCrgm)8^COIdKUg1{qQ-RiX~h{poM*wIeBiMD6o=tQUi4BrI{(~@ z_`ml>d;h~mXN|*!(kqI?>&;ehwh?DXLL64=$b!<3ruJk1znAiX!_U#9mW0DW3xVgWHONf#d(`JhK77?Lp44B9ag^&dDA}M z0Q@#*(E5(&&%Zl&E%F|jNBi=i!#+b_ewzug^*u8W(mfC^G(9~ z-VfQ7Hlp;ENss#fzGl)K&u@EqY`t^mXGDtSJJ%t9Fzsmt-XX+$Eyi=#_hjCo#KZf4 z`;f2b%Wu~@#&g&AWZntHI}SYj+wf*O{nm!pAM} z+1C@iK9+Yx^Mrm2vkdOH>#05cp{F|k5zoY)i`#DzDc)}riHG|CKC1s8*(kt7cjP$tIrI8@-F(swhK~08M=py!=gj;k^Es~~9`^tHM%i{8RW0E;hgktX z=gp)?{eRyrq`xorT-@gzk>bx8?{%4Rg#G_M)T8y~AGIgObDwiE?@Qv%1aFq$Jpbr( zV?1|$B=W8=L%iAGQJg<|Q;e6H|71M>>#>tJei8roEwSxu-^$5<+VDDmeQVOKfDZkr zFTZ`t_YQ2tmz6$JgzMb(IL|Zf!2W;VI>C8wA-a6ZBiG{+I$M|7pYP z{q@MV&3#{n?sd|gl2iU;o~iOd_0N58f%hKqp49UrDgTk+g^w!^=7DL~$KX&M;8-~a zi1G*L@3dS$iFDZi@1wYX>;+llFEW_Oin>3q4~YL%>+z3$J|X@pwT-{mFQ9f{|Gy9W zd42iE-Qm><|98^)$Mq|XF0Ae6d1bW<=O)Lk)w=NceH)I0zNhvpE;_kb|9A9P%){r0 z|No!3`D*-=;j~viDPP&Q8~0NcB6Uyy_{LJ_$M}4Q+EoRgqrBkwyBt6A=VqdQwDUjD zs}0@$*3a?lw64VVQosC3?Z^kOx#gYEM7KBP`N$9pecw=vI0t}p5OKcq>W2SH>Yp3h zlJ0Qmjf|@vNxF-myMlCYXkFM}QJviBuA>usD_Wm!SV`O= z;KHZA{EqG7;}HGj!0bA41J-H1&gFSGfJ62F!m>_(xxTiOZVYr3_X`gzvA^)$x3It3 zWRAm~#GL}}?PAOG3-3tmFJ{^P`ja>_z`5IUI$h}aa>n6^(xkf|I@F`}<#)QRL|@oC zB>Ngsi?|EGT`XA7@APY;FJ>8EBU%vWF>oHYoX*dskHZm#q1@6f%ldlTa!Qr*@=9Ue=*usfOuk~@101n~bOChOUmM-Z5`FbZ?XN$H zTLWB`;V81-t!|<(W*J{2%MzynIM}aC`?}2_U;njo{@(7$8l-Cm-2o!={B9d^^_AIQ zBWb>uLOr@v8_Vt9ESoR4zeXNG?K=vb_Qd%kecc#I>qe;)pzCCHJsOp?ZY1?qv~G;- zPwgoJwT2jv2ho?`>t?N! zd>7~PlyLMm=|=A;ISli;kxx=PZUhhKHiq}D-k*kf;rA*pbQn=D>F2VYIJba#pP{rEY`nPLX+j?{`b^Baw#v{6@Tcz(bu@+R^8j1V6-JKch+!XAU@c?uO&O zx9HUSN7;H}Ua3c+TPiZoKjnbr-#rMQY~SL6IB`Iwo=&jB{uzb!$vmIO!COhZDY_mJ z{{HAsF$&Bm{lTPP1N~a7FWyhDFS<@HiIUPCL%NO7QQR*+MC%gHE#RZDLyv)7dUQD1 zI8i)X@5?KN_+N_Z0L8b*_w5cvx<$>KQTBTod8OV02m3~S`F$%pb+y*=0+hP{wdChR z=spvf=l5+NtE*8R3oYq*YTtgwOQ=#jH+(eCf+hV zzM^*6I!NYtQ(Irf+hBR6_JS8!UjODYZZNJtv7g(o5X>Z`#osymo@~`~mAy#+UY@^vF+)zCHBETK%baIq$DI`Sy*dHyGVX&~+x= zIvQW<{YMHfg?KZwH>yQF?Nm|i=t8`1;87lMT9f$tMG(Dy-H3Q^+JpGNAI1OEW|5Cr zetjeM??#9Czu!65$7%dMs#G7gOO%fx#Jd2zi!ASS=X+G)d^bMKytr{1=`V-=O49#D zb>Q8t-2OoPGCqbvhjmO}{u%jN7p}wMdz*A#))U>)vv((Zcnp#9v4nUd!MjOto`1%; z_&KwIq8Wpm;A65AlCLivMSx730x)Kq~J8;vxR; z_ki_x=K2_q&I3|;yNEXzyhkkWtmf2jvGI44Pr8NBEhAm;lKah$zNp`B!hXk$gD1dS zMZCw;`Yl=z!smPw?KAd!2Ko(Fe|D?bb4lp8jP@Ks?b!kz`cYs0*^^_ugnrB5VVyDl zUI*_j!Fm4KKgDR*Gzde<+Rme`&-`@paynS{JTIpJ9EB^%rX7{krz<(MckfdcL%OD2@1Ey1C#y z|GaH_9ESb$W7JQUq0QjqinE8F3+n%+ss4Zd3FIfXZj7!%I@JG5W1i{DKmXF){75H- z?HHX;yko#SL2#ab{;TPJbSj}ftT=}erw|;<3oe+FKJG>zPddc^(!K5dFIc5@VgH2Z zN$zwiM)wqV?t-tabd7pQwF7Zn)``;nz&p+IF07Y1-W&*xx6z2dhI2MJR3Er-68VYu z&j`|C|6lr2y8p^t{X{*a{7fOc@1E;>;q>wct=);Nq=by^yNbyZ>4_ zdF$wfq{IHd^mu!J{Ee1K7p`|7p?@SUbm`lv=fJ|Qg)~sGWr?fP6T(V zP^tIAw(88`#zFr~D9pGU7)0cnA`(FL9H%M1 zrxEvGa53KWgqFcx`{XPA1MX`gw)(Jof##v294# z13G#SV9>W(7v=-u_plP5b75BrHp)*S@o@fM<_z18!9AS#>C8q&QKKpvS7Xm74$l9} zoJSlvw~GA8>%?k2jvY)ood1`(f^<7#^Cj6&_YNJ!QKVJA#u69j|7Ea$(3d}?OZt2% zjA&-QjJ<<6IR7s*QZSxBQJynHPxrv@`!DEmQq4t}W?ah3*Z~eI1+s z$^B5&uTQk7h0kqVC*r*W-UpU9yj%MG?;BER{*UWRoKL~|k~rI_9v!Yr$;*NbOJVx9t#Kr!mE%k~Dh zKXLcOxUuut<7@y}scQNUvQ9r2tV{Cj;gK%DDjH>5% zI&rT67x{y}{1LyE&<}u_ez=r4!@;>$FrGhhs-D+jzJh%gkFW9gobiSFe_7-ia{rNQ zX+2QyE4oX8w$-sahM9F0P^G7vKS`QqWSr5kFOPt%mLH;7`8V*gY;F#OLBw#U>s{Fk`Tf{VOL zU;a%mC;4KO^);a$ah?a~MZtLf=-D*CVs+aIElIZ(y6vQUjpo<;iN0W{s26^brx*Um z;o>axHK9Fm-vjp}%N^4uX@0pVnO_r%i1Rr(SeNzXk9m%K#p;6-P9+__e^!>_{+M6? zU%sR)t=8QMJl_%j%l<9R@%*v*iRL8k54!Z|SBSD9qLd`ls$KUG5B2|YHLSn!RWiq;OQG?IdYoC` z@cu!$y2QCvKc{ev|impG`o%D!$9%{l9X@iOlmS zY@mEIe4j$jiB&qJTT)!u)tN_>FO=&5UT4d@xta4mMVumb)VRHw>J8;k|1Z~rI1f7G ztqs3VaWmBk%AEq;0Mc#EVSE*4UUoipAditZuB8ABY@|I3XQjOX9_h3iK)7D|WxyBTj2pqpfM6RYLor?7V~J%JSO zG2%@F?@r=fow<)Qqc)_lpY_DS`G2|lh_lySx8;YM)cv=T?jh*rS>2>VXx+{@2a%Ta z#cN_6ie*g*)r$KmaTkG0?*UA@J#*cT(?V;C^D}X9{$FmTZQo>hPgm!AvQbjHJ*30_ zzZ{;AzWm8OWAn(_Pw19(>wFr%IBw?AEtQG489a*jlOIc+N19^i(JhULgZN+WO=*_r zPdSy=-|$?}*+-oDTI3m(P&DQjZ9r1=&1c@psu|I1PQpW2Y}>sa0PmR_Vo{4YoG ze`@zwex0-qhwYHSs2@q#kGEjGF!K%ZzZ}K?smn6+YkEo{O+9$U8BH9-e}6yw+;8ip z=j}GE8)2R-?^*B)pVq!REZ6tJtwh`vF>YFaCi#AZxYfa>cs{LWjGNZ4NnDEmKH|UM z*tU1twG@|jw{q&DSmRAU_|2g^fOPX>^C_`CZd|(MZQ>mY9^#(9{M&={`4mxTKJ6q9 z;=hkP*l=d+=M?QPByCXZ3Sy7-a{_dTlSU`+yCl}*WrX!D?4S>S!|`=%S>kmCkK+Aw z_dOS9R4GbiN44u#${T#de;;vI+BJQ<<42aeNQXR5=81nAbZ3jq^Y197b=mzmarV}> z#5*56iuZS1m>QS5sc6l9IuZx*-@nqf>&|i%mv*<3G$``Zhje)V&%cgz?Q)1q-IC+d zt>+VW6u8I(^yS}qcWPWRw9uOB@3F+W8Jt@MvdZG-KmQ?G*RuCLp<#N{aJ!TJD$?-+hyk8ilVzIY8T}p{%mmOTF#6iH11;izFXJP z{TD#Dgmg0hWIyEY($z$2gAGw9oq{VrbY9`F0FUDR%+e|2P9Qw)aNcd^1LD8G*0yV= z?1!TMk@PNl4nL4?BXrM`ZWZ-U^m~b1b%#j_JdkuBLid@-Jpb-jOI)|x3=9v}ilX0~RlH+~w-dZ? zE$^PgQr2xli5w|TcjDmu-~WX;^J%=r;?Ts?N%tpoyGZv|iR)aOfv8VuJKjG0{lAHq zSzds1|DcTJ-Fs9t-sJzXFTSr38jZV&RA&gvgI7`1o`3ICjxQ%3O{BU)P!+mbq}!Q; zFH9rjE9`fw2L$!OL*A(`|33L$_e?(#h5bB5&j;WC3t9-q^Y7c}g;aq76!6dHG5QM--@=S1RcbNop8Sgi{a z@qUV|CjsjJ0qSJ>@@L8S@noIL%zxSp?B@EJMEOF{3%p{%dH((9rTWnn>t_PJ(^&p6^t24||}Jai7_ z2{;dv1tDA?Cru|E-v0~kCf(GM;!qJzOt8>(i7H!)hj?!M+z;Mt;{B2shYTcg6Yc9K z(fbU+Ja86R&TKjN594YqPnd-Lx4Hik=)lpJKl=e%-<n}kS8Tnu5N$|tJ|)h2a5fU>8mE7p_x2|JNIKO2gI7p5kNPJmj|*E;Tv()! z^VRw?X)p1%f%lf>%?(ofM^U(cCO0Gw-v19iB#wMfR`-uA*x_@SjJmDqpU63BfMt_K|K& z4t@{`_4J8&lqZxgk{vY;>j5&1nUH_r}xSy3E6lpmC@1Wpyfc>W`|JNbchPjr9E z56a{Hzw-4+w~ppd#`|MPOVxNo{Gs(=@;$bH$~OY9spZXUk~)9Fc-n>Qj*~I}rJu{A z{$HNz0`u;5{5bJ+GV*$(!~VZK_M7_h=e>}FpD+@#AIcBP9}OPHpYY}%nCd5@(0VW# z?2_qr-nNpkDQ4HPy!Fm1y`MX4J z{-%0aQOM7f7Q{jQzdY3i7A$uBIQ!Hotx1RdfBB2){_p4DCya#brz7!j{$GBuLk%Q zd2GL`n_@$&^+k1s@;Lu5KcBd(_4*l(Km9$1aFvN3QUnW)DPM^5#@AwSmRio@W69U< zR?d1ih4O{+k3+YbbeEE^q;m<~l4!9quc1Wkd4t;XEVvZ!7r&a#mtFdluV0CS_+S1- z+rA~e9AD15HwAIXJP*|W%Wo&$$lQF<(x=2>d!|++?t9>VMBGoa`Lau(;xr)+>i^|; zSkBU?oc)BeUQEUQ&iF$8zdXhJr8~85o35{C%&%^RUGZys;eSRMYjjW5o({xC{4Y=S z|7Beh^KgPi3!&niM;z4uD;QgzzdT<*pC~V~=lwcQk{6#9XOQJo!1;d#3-Xuu)|_x3 z80LNPbB->UA@q)#;*BOA&i^aaFb(sUKc1K;8H!%!)wrHY>p+FN;2;mwm;YFSeooS^ z`1yt*Msr2AYc{p3DR?af=lPFKjPc^<8c96NGZ`Nh4hF9^@qUQ$;``?$-kX+JelK`O zTHXrN511F9+0Wtcm*!PCi9UBD^;fv>u-}uEjYo86By!=CQO||ueTB~8Q5|5#=UMs- z4DPSn&Y^n$F}S7t7$yO-XFTHGU@t5cLwR^lApx-WN4?Tx3;6k&25c|hxh+0 zP#xfjvZ;O)#PM?|aj^fdfP7hB{u4hq>!DL`y^Zz>6$U{!Tx6dAWPMr>-&Jur{-zhg zPPgzSFDxG6f7$&m&h+f_y#d@Ci91?9CpUgMpwL^`-?yDZoN?exu$+~pqhH-j`abn- zSCVcLbhnePwbq5}VfcNu_&UKYkzz9Bsy(BLI|E!g=U*wm7aGpPv*mkbECQH9PM7sIVQQdzPzptCxZ^co+ssEyW<8=b{{|eYA=*xeqLSnx;Ak%Me zQ2S8-udr4yp8wQsjxT55c-yC>L;b(P3#401<1s1kke2l6+>2inRsF{6#;f3>exWaa zb>pnQ6is|hD@E;l8=Q9q&_=)NG`izSRl@fG%1Y&=eDM%=H##rcW8 z{HG71x|AB z4ySg-E2H6mN)8hC+cc_2RxIu1RrCdm_B@!Fe-J40rZ^Yc=TtEd9IWHgzGt%h4&=0< zq^kiP?fakUMf;YF_m;6VMlI>s9sez!!h5Rrj3+Mk{}r1`b3Ff<6^Z*6rYU2J^9XUU z|Ht3fmdjuJXqNtZoOIa#S46+-%U}CWZvE9m^;ZwKzcv%MJ-EjU*7Kh|CZ)d&i24il zH;K;`JA%`RIM2{NGZvqxVO|+s5p=yt_ic&&6}BYoFaG*s)L(xPw;#BtS?; zroV14L!7h08E84{JEr&7?bS(lA#@bq*AJ%t%6!jU4MbH7>)KCO1fqL}n}J*B@4%=Xvq=pXakuLI`>%h_<1aAsJ}#vh#Z-dPWCA4j_Tpqp)V&(){(K3WfBb%7427Isk;k8sYL zK2!ZQlenn=S6oEg8};*Y^N$!T@)oKTZvpX^gSW!+Hq~(ax&5|^bg2JVr1-w6!~eq{ z^_^In43LjQ&8x?ixaO~?8y>k*0#d3ngc|5hD6e+kaReg;Npx=e$PJJkNizmF|b|ez)4s<>CB4kK+4_ z14`~Mv5?VU_YoKIKd%klU%p41(O*Oh`zvf8)*tbahxh;T+FQ;`_c-f^ljl!=nsg^X z*O_$BYu$_J|F_J()A@=K#!q3d0sV@4VwvnUpio}vRuI)L%yZMOZs1cM@bY1a>tu|l zy2|oCAs*s?9-Rlgx>$cNA!)pRPde29^Uk$CUzNX`rq*ltl)6jL4g9TiD`CG>+xzgX8BA|KBA${n>ycQtg^lWv>Vg+9XH z1C06TSLhlEecVw%yc@wAV|lN&b$(Y)`-mu^5v51IYWnwP=rK?9<-fMX@!`~e?>L2Y zQ=z*IvehujtIP=3<2kxN!BX2!) zn@RVo)}_x6`N=UQQsd$&^6?UQuUg(4ho#I9{fkygzlHQ~K);>z3!MIN-p{_{P13yw z-N&SRwS@k_{9q%h9kh?h`vSb3miOjiiT$A{rayk6_Iw9D)dk*s)bSzZ^=Mx0AszPr zd4JJ;w`TVdj_kOPJ1Y_IKk%q7u>J5P9}z`-+R8@eha~xkD8|P{q;CK{#rwA&cIJo8f3Qy8N&ARO zi2s#Z(S2VmaelOo*B$P>liG0zc!yiw+Xto0kG9c)n}VttbJs?rhAA4U3yo&J!o zp+)_%jC99A*MW2|me3y<*=$6$V;%9jfJf&5?;MoaABtl71M7nEf%<=?KDIsYJVHKj z-YW^Ty6^j>>kr)-q$^=ug(Ew|$G5~A2;TXY_ip02iYUg%-=x17`b$Ya*YzO*J@j!G z=8^G#6?DT$S5kjqe#Cv;Rf~Ao|5qAedG96nhoXp&yQq#?X*Bd>NzZ?`8T}yvUHQQH zH9m0uUkPzcU;cY9lsG@y#plOe7zc(o9lW~)=lSm+m@+@w+4*tTIi$z$|5chr`dEKR zKvzC4Cmr7ZuQZQzCG`hJHXBhqJb&Y35qL{2?}Oz2P!!W26G@Nr|4L7iJ~lrjpsV}N zB;C`{VV>&C{~(9?k>LaHJs2OGz@vJ=hpF=;>JZf)wA<*h|F1;*{|{sRApu?KHj)ne z|4Q$Q4bT6ur2fFj&hSC!A(c@7uY_|Bc`hF%_lKgG{-AS_N?$_%mB>B+quBhAfUbNX z?i>H#L-z~mN}eA_WXzA<#QPJxe=P6gwE1y_ogXu(Zc%BEmuJiHp8v7*NBBGcnCB*- z>sy3=W+3j0pUOD@uMD2P{EtiO7mRQ=qybV- zPb9Fb`xcW9_5aFP|Mca5lEXa7@PW8to=Yq6kT(hM)6{tqb&P7yVA3BBeH)Q`{-@F} z;l2?4B7t4$Mv)Ht|H{XauB86J2+#2G0P*ntUuD#l_2qw-+#iZ!`UCqQ^BhqBuiRba zp8uIUPn^HAG-EaC`asv8bS2M|BjfXA#*4%|1H7{>@AI^IawN@@cSwIe^r&a+%m3W% z59jv_X6zu{rO;g^GSC0Kr2fFjW+SS9e<$8B@UF4EFOvI1QKUccoiW=VBcR84(U<>) zJ3pM?qne3@!Sv%;=x!02=YNsI{D}LQiG17erhqri@^+-okElb!=P(oF+UW0s9&t`z z{*G9Ga9p2RM7mkf%@&#G?_vj*8EZnaHcm^IQiW;;p{?ooVyqC_6u9&L#cx&||(CeXKt?uFr&D zbKkAdVc%|aCG`hJHXBjnVm`xqZz zLH9lBa+n_(KE5N~FW_O`>&yQ-b$&!0qMift0Mj1S|10kjx#xc!>koBRlTnZrX=bDGy$r<$aUfABrOVaX0Nls#Jr%2I>FQ?@1@rdGDruNR_(K zHMF{K>uX(D$J!CAkA|;=6}pvP^;}M}&$CKX@LCXWl=Js%!uqJCz=+cKB0c6)m4iwD zw?6+&sPo=^7U^0;ccj&Q*Fft+AL{Sd=wnOM0=Lqu+HocEjs@>T;@#x@9e@}m?2+hF zoRP%A_y4MNAn4>IrB!sO62EH(%l3d;*7rhANS8;-cX?~?4NsRJ*hGgyeWe7 z{2y;joj0litn`@grhl>juW~2p-F}girX*ubRf=RaHtOOlRIxDyhMI_lMeg;Do@GnJ^$yN=1t7cxx`xw-Ui}j znK!yLuRg4v%T2`D0?rG>ar;NYOyp-O>G1wv73|0L<^NK0|6s(&{5(iJ{Qhqh#ACxt z>mNml^$+^P^fTgr6^j4AxbsG~kC7ib^H z^F~#MmHs`_BmP&}MS8biWc#ST|9=na7~;PwzW-kp^H*Q~Z@ORP|FAD>+_8pKd#Em2 zwF0=d(BS`;)<2j(y40<18FKC|NA1J=e^rrR=*$0&=TEFod~Z$C)rYRJ$UOh|#<|2D z*U!C(|K>S02d@?J#-_)e3_tCNgZh8f!-(?_#Zma-dhxv-N!Jd#_Ez^tiR(dl783K* zmv|?D2fn`iKT_6%h~mzldxsL|WN@(GGMs-X?!b>E2C84Dkq-6$s%Ves{%n*(+@S)W z;?cgM>S^GeDLBvnb4+U7QH4sSf0o*FF7&A9nD*>)`$ZB0rF(^RsQ*{JLS&x*SAI$3 zEX>!e5ykt6ctgM&PP}o+<1C`Y`UUHe8Lu~hgZxcj{$G1sKavor`~OS2G0@#CGSC0J zSxJ7vOw09iUj^b#1`qu%?fCoVWIqwb^>bf6;$Z(@mG=LC?{@u2Vi5YdkLrt6vH!0+ zTW;_9|1>ShPdMUZevYPgVEmeWyZ;R@SYQ#=l?q)b>67LrPA~Ke*yZJNWa(Z7fA?|ZZzHZHR!fm z-LB>(_6z2XHKKUaiT56Om`D2ZciocGFNzZDm)XSm930g1g!5l1*N-Fw>i)|}hwuMY z{ZV9||6j|J{DdPu=I3?d{RZA&#G91tC!)msd_tW6z}aItyFJ&BBnHaQ4^~%gKQFJE zPdffSUGhE@^Csp8_my#04e$R~L$aYSfA_>>KjFO5M;Gd&VY_DK5vLY7IFAqxZc#n_ z-}1Y~d~Q68){km9|F4Gqg1-Dc1v$(cDg>%_96;?T01y8*yossvMin%b{wUHP3jN_C z_x!#4IsM|)muGb*-4W0oL%LQajk7RPSR<+(1BiDbc!k81zvmgghxj9Yc~I9mB8ofC zW+6_Q{_P4*H_O>q*7d`Az^rkk>kS>&H+}j04l2n{IO1b|?jqjl;GHcv&);`j@;Hkq zF+UFz=X`LmPUnpOT4Mcej-ZD z5B4>te@23Hqvez;rp_Bx z=u~<-N2oRf`n#=uzjAKBa2{~~fpp*dp_@axgG=le%o}S&wc}Xg%?EE0@usEpi=w#w zazEyYc^=Eb!T8ZvP`bS9hx35@Pa_@P|F8Cp$h@Gm{0?2}ek~mFF+Z0QZv%LniFZe` zpNJCka~*MB0tflAzJfCHyQa}OW*g22?njJ`x=e;-C zZbrOcgoo9>vpx5@A9{eShtYFs?Iw6cZ2o|LPs69jHHr|5D@1j)Rb5eVj}BF3@+i`tn!k`4ydSNH~dnTuHi~ z(49g$o|j)``sh?ttd23&a~w&W0pOfYoIkvZ;lEV-f0c0@s-uaa^pi-B`hWFvt-iuw zrynGYMD3?_rTYJ%yNq-*viCz_5&u=$Xk0(AfZBojfAyinLme;tm)j4DV*6nw>92+U zdaJK^wc|s=N92RnmFhP_hdfMQLB)Hs`{+|7e~}? zpOKH-p})iG^R9DzNZ5#cV4r2?#of?_2}^VZc@Jdwfo~SkU-{MjLHm^IbHIB@$umP)SiXVFDCts^gd|p_v0VLI%0f01|9lUUqK~#uQ!b6;rBb__xkmU z-=}ZU89c$m{&TeKlr(Q3FC%>nX&EG}TKGgrKzh`+>y3uov)rB7%Mml`|ulg6H8?1HG zj@WbVne?1#|5E*H@V+D7_N3<=QOt8j9%}miXXyX1`l`KS&n5Pp6WgjX8mw1oI zc(Lc4$ot&#YLxc!YLvA+?7eON6RYn&h~=x&$*BO_O}{0 zG#_iA{$GRQezn<2`47};Hb(RLA>=2f9f^VSC9d&@PMe27lzs`&|+>VE+eozDT z{~8qctK;0%;l!S+!=ZUz1M$BG#sBJGI{Ciydz%j(Nj?z&Yf${h^R1!oACB8tJtmxw zJv;Yoga2n<0Sce%Lnjjt@xKQ03w;GOuGHhi?E9IbA1*$uI5e+op#EQ@NHAVd^LUzv zvG0*SbOGHT_5T`uNq0WY!|?AG(XZZwOF}RF(ZzxI4>6?LLG!u>>i;!t{XeL=C1V~M zgv`T-#!!1u|F3brZBMNk`gtV0ck<9}q(l9`#ucPnL-Q^AJ)+Qw`Q?q!OCS7nPapc- zo`)VJ9_s%!uC~0|4Kwl@Esy#{J%=TvzaIJ#r2jFCkEcmD8oCKqSEqW(K6=6j{HR4= zwc{n?O#*K!@rGyk&~ozeHRn2q($@E!&a`$5ComNBjjMaI=^%uJ)l`G1Y2BKLxN$2mTnJb89L z>2UsE<0;aeSE7$L89q>7H0@Xm-g@F~PVoVX@o@s_H$(rt)z?4V@gZgL==pUg-7C;- zBVGRzeYDN+fq89wybT`3{ram@e1KwnAU`&G#Qz$f+VFX^Ia}j1T0c#>ZdK|6}zHd1`t?xyFG4_-6Dp&fUp^am)?A9EIRpB$NH4!r7{zm2_X_)C6zR@`4*Lv!1xQU9+wob(?#{o&NT<~&L|od4In$?BTPc$D=jp+D@~R@%pE;*AII z7UEr$<|BH0O!X(?g?SEBphw=Mub|nxjt{5qHD^2N?u70hk$FM0y(RZY+t|7^X9w{f z0B^SCH9s%SM_V&L=9VTs&i`vJApM(;51Hm_JkQ1c$M|0Y9oAue1Ha9$hdmY6 zKCoXfyw|})9Z6q7!KrCJ?DwYTo=SSW|6lWck$XXbyuTj#aOz)kah_-H`w4Uy7v{b{ zm+Zry(rF)86Ym@Fz89Pqv@A~ZVZYxp7xgaF9@JlJ{zm#u&bV^wUvnQK-QUn5j_E6C z`CZ9A?5T7RCd$ZHePJpYq)2S9fy={_sj zNBfwMhiU&&t1Wn_1L!L_urSR>d*kEbX4IZzp+8>aUU1-(&bhDiJ^P1gzfh|qbSIPU zqvZD`I1;y}fF7>@51&Ns=mB1D%RA^qKKG4L5YUyr7wP*!kGg}tf`eALJ|v(k9qkut zoeAB!BJ+ZS-p|1Y1$4!`oZ5l1bb2 zYbtbD_so5_=iq|^y5hY-?Lhs%)_sEWf#Xsy8u~S)pXd6JfF9l#f4jx% z@cv(|&7|9!gAWSmigz^eaQeZoh&kp2zmk^ku{IDD?_Ljtn#q6wnp#0^)rE-cHMFeMqVg^M2POLr9PF|5_L?`U+Y<3)UoFOhjc>lbqHK>=OykY}55@t>Dh+u*#Q&4H;tqW5id{Xhb>;w>TGUht@X(B^(= zAI25c|7xTDU%QIAanNS7d=B*l`aYhs@>4)p_eEYOK5Ewl5Bp|)1#MfV`cMH~>AxmD z>i)HnKO6nMZhuHXSGqq)*9k~VQ6l$(b~7CxPQ7GaW6~W5T?f*wE7?bzSUjJ181ZoaUmJP6zJeo~r1=0v$Mbop z518kG`hV>{BKLwL?sR={JfC+4>H0&5f1CS0lY@^~JfC+N@dkoNb^jw9rTQ@OeBO1W zNBzI{rP3TPIP!Ma2gmby6G(Rzbi+uuItL%Ics_3i@vZ}JgykKzf2t1?&*wc%der}G zk0t$7*9XV*d5@9q7U-ssZe}Kcs}nx;w=J?>i+F(rTQ@Od_KkV+Nl56M!qFJ+TY^( z;CMbC3%r?EPeZp(WM0sIc@92e@qB&(@iu|?yyYEJJ=KSa=kwc<9`*m)TS-6O^}+Fc z{wbt;6S{Xvw9`ZhY1;Xh;F>Xawl{2YA5;`#iih*ufBYL<6=`BWb!p3i@q^r-*WsZ071t`Cmq^S>ZnL+F~4 z?%^DK#NzpU)M?CfX$cchnIuzYCrsQ=e#ZQFCgb&ij={C$Q6l}L9abjOlz zcF8{4#^U(`)JIG^P6Dsc@=h$B<^vQR&lem-der~xbR+$6*9XV*1+-tN(;K>eqEKb_|0FNfhl%G4E+ReZ|8=kr&{uHMQ0F}~=?+!*S%CO$p5GEEyXFBOo|F45}NMAvRXPo+# z>*GPvje+iFk$FLfFS69HI)~>toiomH7Azy)Wbm*bk#=f8t2Ln8Bnj_;T3gN9Yq4%&azc?7(0;zn0ccwCwfdycb!_8)an z|F47RV)X9s3`?4*?)xbAS7uy20o`hmc|l>y?>?&$p`RqBi4m_B@ty^5gXMK{e)rj> zNPj%qjP$7g*Li{Tvz>7zX<~HW!%6olbZ?OEg_8S&(!_{&67k*v5B;OBp!0!g{bA2> z9_>YX)c@;zCUP(6e7EC6(!}V#XOeCwbl;Iq>f1@@YPvrtO^kS$ucm*029N6gU7Do% zu;)0BP9#0*|8@Sg?dfux<3rNK=)Ni>18+4l4}!}Y;=;=)Hs zcNcW`l5T7cJ}97vdBsA+QPYkG!K1o=kDaMLOrE&#dD5f)Ul;AuSJ1Ps>q7#%x-aV4 z=Dtgzdt78*&{Os;;d&LXi^`LvfUbBui1!qDYl!zrst;55SyYqJv3~`hVRIMD7K> zJG(w4psV|~C*7yeeM!12bMQd{UGa*D_bqr>*Yy?j-j?da)O{A6N_y1)>;5isFX(fE z>q7#%y6=Ug`vq7#%y6?-RI}p0VNOxKeJ}96o9>%kIF73cWT+~-k{7kA3Q} z|3sf#NkCWkrTs^}v!Fvg(CE75;DZ9X;+;g#Y@H$Z?4F_;M7X4502-HY5!4g0dz}9cSH_8V)1-2?LX?R01xfbS8(b*sXk0RUrhUt zdZ_=`dq(75a9TOn2gmcph*M^sZ-8zK=?=}oM=YK%-c7uh!P`o_>8UnGk1wuv_6`m^D> zw`7dv)GrH;Z$QBrzqBTpt|Qm;6Dx6QC;;nHQX0F$W*9xW2Ru@lgM--<^0@rTQ>&eJRdiWS-RT13mWN z`U=jL_YHMC$GNAc`Y>^Q z>BFR-1^oje_k!~{&x(DYW$9z2n+x3n(sj(zAI1Ip;vl5BU+jEs=?3DV{$C&a5`6{d z&CBp%DY|a5^fl5y3H>UOd%^hcjTO zzog#^{p(hLK?fRFyIV<`rRrzP>X7a&=&)|;E4bj29DKy`tYs~U_X&8P3(gBJcqP?` z$+MQBK5N#Uub{{NO4@T_KgWlpS&@&9r27%N-$dpG7iO#f$cTvLSjqk@uZXY{FByQ84yr0)iO57Nu~3DJ5b=~d)oFX>K!4*9dbf=jZ!|0*qr_RnL7P`j}I-+!m&465t;kwCBRe=O;~gYIY2 zos>)e*g&s%SU=6Y`2)Ovi1%=M|3q&*M4wfhGl_%u{~8#K7Ysf`w<}yn@cRcQ;OoyQ z{iRml0Q>(26$~I4+&>pzHt;Ln4aBPg9>x8^tJ8f&Z$OYQ)E(vdG(h}sK=FS_N4K9O z0Z{kH`eAg4{|zYq54kKCKQ;kSJc|Df5dRxs{OBtfvNhcg7g`kO1!`9taM}sR3x=NR z`jJFH=`e4MpZ3t5K)Rc9@naJK#Y4Tz@Cv~@nRs8M`-$F&h(4=0e-ft$IK3=q*cGlH z38bNJMQPIE{J+6zq`NB@KQ@pmUQObi4c>Xg`#arF^hSa8v!WSsQ2%dmiRD~9#`Pls zRo%Y>>8^xsDCrjF;>QM5#iRVc!L{Ixu)N`U>3*U&3&;a^%EUP=#MJSG~(d>zXtacXR+&t?&*Hi##w(*_0NCAc@3Oxg7Jdu`8+aK zmwCJ{>E4F!1Jd=$l8<&#b(t>ly3FIPi1#UYUl8w!jC|Bm^#0)SBT4@?^xs!F?gb;{ zoHyF9$?%HqdzHO!Lm#?4(#iYlN&8NDl6H7SJnTzkyf&-`9@cAp1tUI8^WEyGS#<;Kt1F1xT-& zy3FIhk-j_hJxTA@GbAmG?z@k4#n7Efx@`3fX@O146z_?~#KZZ2!-1A}Q)WHGQuI83 zg7yIoFNFRg(o3BvnjeymMfW|1?t3|Obk2X%i#d!dn~p`iZp6d+f5Yo+J4PRrI5MC3P#KMOtx_qtIIqwoOn3@Z#Z3WUN9!} z_aLM{%(>SS<48Xf`g=(KlH)_t$>{mbCfx(j%_ZG0IrN83CnFx66Ewv6e?zJRjP0A+ zAEqwz#5!sZ_WuoO|3CI)$A_em(S0edH^lzG;WO69xNPTM@+55<8Sy@(c3}VCa1-$| z&%G=~<_F@Q86Ph~|1#-+b@CJE{nRJ^Cf)1MVg1rqFuq=v{6tz1tIIrz{itaN&i@;J zEI2P1KQbdfA&R^2f3hBNz5oa7ptNg(@A{Fz9Qb~VEOzY*>KZ+X-1HEcL)(^vL3En}(TbJJccwOd6%zMK*9Go_mb8C^?KN9fO z{nwKY=l_k4Bi)c({Mdl6c*w&|J34@eaig!`*0<9A#OpCneo7qF{~MuxC7g)^T|W}| z)%|}Y9qRv$sQy3kmR$VUz^{0FiHG`sBZ~VIzf1QMug9!JQf!_J;(sHG|C5Hhek1`1 z@4xa`(jopgqWC}Qfn5C91VHid98EhA{~KK|kJSq%d+C1S^_Z1s66Z#6MiXbU>qi2p zy8or5n*iM;(mj!j9~(dw?*`&c1Mg1Dn^HU7PrM$p68VUEF86?QA93cmek72p`&0d| z(L>NZLb{i7@nZw2;?a3xqlMrtwY;eZr~8T5V^&iB-{^60o+QpwjvuEUvy$q6jh==M z`GvlMsh{THCsvPH`4v6aP2izj!n>_ws-KK{%u1^NHF_1C*97AQw{3O(a6DaAmhQhD zy7x%;XD)u+c)F@K@jeFcbIY4{TDqTjJ!Tcf`9?VZZ}bgucDQ~_JjHsjsx{po=l_kc zKhjrld&OM*xbbsUN8;i9ztMk!^Mc#2O7|0wpQ~v9-x&M<#`{^$^qyYL@Lx%P=V%qx z{~BZe-!{66V9JiqphFD*#9@KMeTT3fB!l> zSNlQbJ4`VNkK#N;ociF{gO1>i9*!RwZYmF6h50J$NMn5euW^CB{~g0}@?!>^Y6s=_ zjSm9vFyg(F#SaZQ#o0>jY6lMTLVX2yc6a>9aEtsOBqu*6feYL5RDI$N z1n&aky_LleC2)$*56)A}a~K5O)ubDolOL17sdmu*zVY?o zjUwLmEPg0~Q=E&bU3mYm@p#Lb+12qQ>09K7_VtY?LU$YK2Ib_(Byg%7H&Z+C{$FFn zYkdVX-^}8N5;(<~K^&a_H-1nsUU2uxjvqWtoTAJkr_jGamICY$-5bwjvq-!RsXE6Lb`XM`-pT`(A|3AMP=`Pp0upOVJ<_V_KquN1r{`}hDVI9|3FzYq_{p>JL_&$~=fFg;4;w+|i z;ru_piD10o{!XqRNfeasY0?!ycM$2W$jy%=3X1nK@v#5TZ%4e>v-z=!g5tbS9Mu2w zkF}f!I=g-(QBbczJdqjcS{oc$0iDjQ-?S> z|IhC)7%zCRi|a=c1*N0>JpT;nXy5qX`T4-LxAk0c6;M|HP+?Emw}5>I}|KCypn zqM$g#$j>d{U>~lpV0Ks6k0c68H=T5-|L4=bfA-+q{79mpcyoz|{eM2z2h)!2+4{#O z3W|exZ2AZ1|M`gj!kJU#`jJFI>DH6(QRuLbFuEbR`H@6H@u&`$kNtoCD#3ZdoVT+1 zv5A7>d`j)Y`G5YimNU1T>qi2s()~!f=b(FmbVGCVBY`#Kt%2M;SM2}u;ZI+|+_$s& zv4K@_8WRWS|M~9<#tR2Utvg!cXOugT31$I~_M5D)wRCPzy%ykNfk zo>^l5xbbw&PU0L7&WV<@Kz?T^I>(muP35I)D9>-w2|C*MFL+r$&oF-r|E?O>dHSHp z)2FD5De~ZU;W&8)^(8Y-u>WszifzZEhj^93f2qH-`m@U43?jO10w<;#~|L?fVxNr1^-(n9?IZGtUA0 z|0Y9hdlt@ce8}*M?%S1g*FZOdbZblQ4;fp=2cDm4$7t|yo~Ey0QR6fp(b!Txt|9%c z&`%P%7c6prhfLD6$OrCY?u+_=leq{8ivNpmar#5jv*^CdNQd~}gyR3=WhM8AGY&q04tbEif~E31g;~axw4-yQv6Z;JhYQ{MoB<(E4?B%O@zi}gwF+Z6l%rqxJyN69`Umkd>^9g~TN z{eRPX#QQVNN0dt{{k^1b1bx2MKX#$xL(<6TzVk`f0=ff9H@RdVl0$|n)ehwK=D8dO zUK`^5l;$JKA(ehJ>2dzww7u1@IGf%div1nzwQrE_1n3G$HzCV=Pd%@%Kdr4tDhYtzpO1GPIr$ToY=|<<^g93WU zdlu(c#>aW!VV|t8;PD-)K2$(gdOA;NdMWgmi`)yI$nv{z&$gud4u)9Tzq7#%(oH4ZT<8{%Zb%M3D4;7I?rWaQ z67ZH2@2ylHDxfRik8yoSAXGZ+L(MqA`F~UFtMnDDK0k;4pg^d2 zhY}Cx|4nxZ&I?v=N%f%uq0%2m`h8wrvr<<7wETXRUUwxBD&6T;*Q^|L6-g&?CtH6| zAXL0diHH4vGdy2?1y65C^`Qcx(qBt@eE+W*od>LOf2Yr>qpZWaCjHS2_5Wtg<+fh1 zM&eEuAEt-`nQ902FNSvjcn1?N^LP66=!}XeNO*a8!}hGF{YSG4p#Pu9z2Mp5F_htC76dljkV;q_BF%tS4 zMeYUbB%USIOV*!6x^d9mO1gWptXI;4SUg`(`;TT*!MmM!|E2mc@q9h)Kbp;e{%)&Z zf2GqOGOX0RT#r1=_{aHwGwk#A6|BE22OqI`zMl3o&E|u*P;g$b{_j*DCZ4aS{YSH9 z&_8DN8!mNxNO~3dp#4I#mC&sr-R(K}h{f~u*x#GyvL3wWi1&M{4-?PVzeReS|2KQd z>NmRIx03WK@6P-ap%Ur7hVBQ_-I_yx&;~tRZ#Eo4Je>bG`-6Djr}l^WUd)DLN&heO z|5^PeiObPEm-H&~(beh@0`r<9KhjsQX?zYoVtL61swXzD03M!`;eDOz!{j9!E~55S zhrXuByPmjnfpOYk#RMh z+JpE1nxlX96>RCR-@l0Z!>PA#SVp=w&|yDkbR+4#jj-O{rAz-F`NtiXuS(^*39-K; zykQ;jjsuVC{#!mx`g<~A6pCJzP~-Ad(xd+0yo)r)3!b0n^oQ#MdAiK2=G~#g`Y%47 ze>Kav!tb58!QYdK$H5KX5)beHHODv;-V29ij4Ml#{`i~psQ)(~C~_}&;Q_~olo{0g z*jR>iIR9^seAV1{a}GXYad0EXvw1F8fj2~OUhrbeR39b|Zfr_=)c>1bNBS9#4<`<8 zJdAXspc_lNwK@2R#lejjN5%)v|C>|Y|E0#MK1>|kcsA)#|8I`@qOag3_xqtv9Nc&r z>1IMVOJrW~Qnv4h%7}=?!HqW%Z#H;T_kTI_`=OSi$JIvUMdmr6{@;9&ZO_Y6PmAWc z69+fWAl-84o+RCp9Qq>`2RF_m-qYYw-T##;sr_O0wHu!xJ?j6>H`(^QGRhfOP8{60 zfpjlIx0Q5{Y zx}=+uEe`4?#Nyy{SZC$Av}g!kKJk9eh=T%wi)erU+)boM{l5k3w)zTQUrFEl*xkxm zub!Jqx`Ux>Eix~7{i7`3`v`x3tPOrow5?sR!g&1LgTy-$ykjhH+ld+9`yh(4qCTuR zONnzLI30*1-+xM2x1M{3bX}n9PP$)m@naV*)eg!pTA=>lqMzlx(Kp?XecMU*&xh2m z)4@5DI3GLxP+tB(C1Ocr zyw%`Q+<*I@bU*R=vx(w=3&j5x6#w5D=lF5v&!&xZf5iV56#w5@l#8F({CSgji2p6# zk;mf&?^a6plQDm&&d}mRa6Tr^J&qqI57_iG-Tw>dz9!xJT>QB6XLD8J{Q%xCmiJ!M zbU*R=v$-*G{sag68GQxsm!kL4V)1A5Ay$XfAg_S-_wTpTy4d?;ZNhKoA@0bCSAYL6 z@%?=HWS>F94v6OY<`eAwTI|OCupXLrnsaim)aIV{a|KoKxoYw;FZjUq~<38dY10MQAU%`i2{n#0#I8PI&5S-3}@q&+BKhFHw`~vAv|1aoG zx*Yw;3{vfQk9hsSJB@f*{n#0#IGD#~++hD-Fwk;7?(ghxocOc(57J@(UvMeuMrPUH z^g;B&`;U~qskpwS4Dqo4FF;A*h2gN0_^__t`oTzeA3(T;mn&Y zwEr)_{=b0s|DR+(pO1XVq`~b}J5D4Y*#8$yqIM*m&kIF-@chUAzhJu6f6C|cvAXM) zGw8n9{};?6-QXPhLne#(xQuw%{}<5y|I_WM{bBZ-Tk!nNxWfLwV3BRlXYzNM66&s7 zD1Rux{=b0s|DRo!gAbV`;$t4Q1N;91$^$;zn(D*UUAIvDFF^b+p!mPz5GTGkb-pbW z{|gZR3n>2YI6L;f^HEW`vP+K+eY+0qP*^;$M~8l$dljCp_iAcfQT#7J{4b#Rzhi@b z&q}SwnG_qZFi$A{7a;x@d}90MOIg3d-@E+{b=1T4)xQU#m>%DV)23f{K>ro#kJY|n zdc6K@^v~ntMvwh}0qy_4l=s?W`Zlbmcwd11f5BgL|K-W|Z_D~a>HhygznApiChOa= z9_Pr?{+6Y^yq0CHerGf1dyMj$gIX7!$9~Z0Q2%dPg>-$BzsG2MvQKdr3<%k}hvVV- zvxrv{yt>3&rRxCUc=#cMBEunS7xwX{UD*G(#Piixuv7j%Ni`*@N%v3kdShGADbvSx;++g$H_Q9_%w!*mB0gw-w(Jf4DWt!b^7Ghx zf6r5X-f{qR$OrWmeEo8Aer|mf6&CmHC&NqiFVYqJT(JLdd7*3W7|0UmFmc;4*7&{N}DypshkD+CT z&;%5$h$6iu^qN8ffslj*#Eu;+wu>Tm?7i!?+$$FBy|+))YeT653Mhg|2N9I22;Vz< zc6s+cGv{QU=ktI4d*0uywcFZj&7O(S-9r964c+skyHe`H`M=D(|6(kuE-Nms)E)^Q z?a$jH|8M&S@s`VZ7_MjQV<^%i!GRsRo!rZvnxZ(;pBT_waD`5u$owft{l&JTtECf?`S9Qh+D!V{riK>E4RBmT=P zd*fBIJ)(8ldM@`BuOB}^M|J*_Gj$?Mh{am;GCl)b&hL z;7O?en)3X%>!9C2`U;vaPJaINA#~r(&}}2#)#>6TEU2ui7)qW9JGv4N_5XGn2R~M% z#!I4@`4Y9ang(Kh`b%QU{hCOT{L;P*YA;T5OhVP z+n&Ln>e6FV{Fy<#Vc?N zhxDlbxBEcJ;m0r3FYrSZ9)%8e>-*yTU%StZZtK1o;!Z{7=%dIJ!9%@4^JaiYb%3oC zW8;pZ*!}V?aghJF!~Q^C*<0VHeGU9k3!At}v|ERS80f1aBwV zf&9N6)){$aZ!3-6*Mt<|OQ`=QoAk*4+x@2GUiP-da^6Mr->Rp4)0A|7Ku3B1cAw_! zYIlEza!Tb;v8fUFZ%rKJ|Lyje`)@zjs~`TG*q3dI=1HWExZ-18h zVRt)gU-r#F(jor0r})2JeaA1{FQ@D;Lko&&R~F5WZzvCGkNDqyf8)mv)VH-Ca(^i) zrXMIDX@3y(*l)=zd&ec#`+h1d6LI>RN#w`j(3y=?_Ks)b-}lokIWqjhq1h;l_N2VO zeP{5{zRHfBKELm0Q$k0C{z0;*C-l9Q+{@lsV)chg$0FTRq{I2Y_64N7gysdGC)6fX zmKVByV0}{aygi=(w=X3g=3V%2yx$M|0}#_6pOU^D`bwkU)tveR^IHup;s0#X;rw6w zV@X$%p+5>oSOZJ&us&!%#({@;Ag}CQ&&T$Mpy>YCP5SZBpQYqp_O8{oAH42<>yvH* zbQc@lU;Ah91LG>!>5p$)5^oZC$aCeD{nzAJKLkbj@oihuUjzLVCHJ!bde`=Y*V}Jt zKhPfa|Ms_&ZfyoXsz+CuDoixbza2t$+ymbIhWGb~SU&_s`%y*uhoOIz^f%jaP;DT? zaq#U)q(l9`{WQ|OpDqq!WFvyHD}r|+@m>J$6~o(okeqK+uOy0?BjK+F=NjU?3C`QZ zIo{r%s12mh-9fq!pqoxQb*?hDUI|M|sz=KZB1D4sGVwkKFD#fvSN87BsrwU6fj2@= z@x1*^=rNC#{+}+EAGy5G`gSedcRqB8?^-u5-98HzpiWU*Y$l4ZgW`GnrQj`BI4}F3 z&tm?LOj3;&rs$Y2C&peNGheCG* z>3)#9aGv}ev(Kt1EW@L#G37Ra^j4#;!7UK`ahcX+_GQ>|ZQe~0sDLn=iLIKercIFEpXc_A;q zc5CXVzuQ^w1JA-fOt-@m&^@DMo?p8<-FhJWsXnHj6)Y&xr28GZt)!b*6Myt$GSRNHQP0+P z>;mr}!>iXL*`FbArHF_gUvzgaw5aIMh;nRJ2qJJ1Fn(*a_YzE zv7fQa=Q?Wm9I_k75Q`{^5`y;}@dks3{7YWGKZn+bl;@fWy!VNR`dG(uh4cI%*Wuxy zOZeJiG_w+TnBQtVcSQW}Nbx^-z~SNGOGe%X;vxQbH2J~wfI2$PXV`F}^`{~a;j zRQuIG&TA3=Z}mJ`6_&zwpM!m~_6zxc$A2lA=hweo>caiNQg`1e+G#>~exZ7F>T}pR z2NCx&aIYlp@6x|;oUNr+H#9NQgngZeGX)&PF?snpc^;|_#xGT95;}}W?bj{Pp{^}2 zKj$>53;p^jonJ!=xezP3WyHnv|BnAwSkKS-O71g4zt*Js71Bb-1m|4h{0E%J4W~hl z-CvxC&Y4U)Jpb?b0_g_Uu)l^48LKyMkPCZmCoazab$pY!Q`7cWNHhI~{f%yS)c-qv zK%AAd&N=n+Iq*a4rbG9+(KT%DtaI|ap47snV}}gIDRHyT&H0dcGr*fgyh#b`oTAV= zH|HDTp#I-+0dYRC`-$_pIg3cQ7`kPo+mNxJB1_`t)nCM22`=gq^70#%C-jq{nSMe% z*6sZpIKL~5=Qq07o>wX$h2vx{RuZk-3LWgx_y1qUc_l4z=G9zqI~Xped`>5d^No*; z=9Rk9UUz;GRn4!t{fLM7-$^`S5Cp&RIrcc@JYw!J(lv&zxw@<8H-0SRI2`Ma!@0*0 z?*Q-)A>Q7Eai}OX4(Fap9Mu0iwK1F~1=haK$|L4pLb?vnbtTGpL|94sj`6<*Q* zHxaJ~czuYsFm+#NDAF1HTyP#F&OmSm8_vGX?7WEc@VQTuZU}Uxq$^IB7YR#-j43E9 zEGUmk3&IZ6G1YkPg!+Fc)NSSE@B5r=pK!d%I*Cn*d=i{5h%*)(^t~G6@C>G7xBN7dEW0g z@0hTT8=7!TaIkOG_Tl+|C+wr;cqpE4u%9-P=iNNoZ**D?-U{L^@vy7LePi&jUAW&}?Cy6X z-;_n1_zM3hujqv5|DARa_d+@TL;qIB`6p<~J<(p@VMOZjiudt4?J>NT4ZH)xe~atK z?>ZY@=UQG)XPs}y^;dL*thHB{FclpF^2yRp2K1J)*s>r`on07Dn zZxr!R|L-hDx?uV(*UNDq^`CWK2N-xb3W-tWbC)XsNV`x z`|T;>7K1ySxUa|en+AF?AMJ~&7Lp@=01lvi|` z45v-0%BQ`37UY}Xb!my;Vc#P!zs<$!cZj?E-oePCafL-Vs#jE0HiBN%3&-IC+E;Wz z{@;b31K^t!!W&T+`K`pE*!{HNB(e+j|1Pv2z`M)Hw&M3+3(g}Q;(r&)`;Scc?wqt_ z(zua0s;1wfjOO`*JBWw;ze|32XL0#$t?$k`6x9!pk{RY09E-w?9Ub; zKT_*U7d-#(LUF$BZ0Wz)uhTv`YEk$x=I9hZ-Xk93e;3O8+jX~|3)vLq$Cso>{@>*! z<43#K={&;jcB*V2`7xh#c>dqzY|<@p&LgPj5!!;$$C#&EvOn;=QMb$a;9X>R?FU-t z5iCkLy2SY0LV7&^?{Wp{Ka}HB;@bkpFjiNXb0E!%Lakd2A^sjA1)197Mdwz@z;@$42q( z98y#}FDxTH;(wRtjXfRjaN0%H$#uKL*hBk?F0X+1Ch;~qyp(p1;bDKN+Y9yoE*}_P zr!jKf3-cf6J5dWKlMeO&F4&LD%kOkm+VyhMxRQb*ej!-2^KHaK{lCjBh4cJQzevBr zyhp8izM^A5|ug#tpACsQ-8Q+1$VL6|%k)&IkH?^m?T$ z9D|CHS!skFRA=b&D|l;&r{0qc{n?m8(GCgD*W}Mea5fnZ)GbdpO?AN@1yqvE45O1kCE`t$vf#M>V{QOS_JpA!8EDV9IqBd^wW zwE_qG7J2#I%4wZ~KPn)I`xla~Ep(lf%=5cVa@Hw#T^L(s1{-98S4F(;;PoKhkFo2N zpoGo{{Yj+n3w?j1?>>^&0r~&329DimK=R9!EH=Mi?az7ldYv><7Km7d?()|m%%Sbm->cVx6&uOR`Tu^;Xc~RKB z<~i;68;ExmcvFbC$a+4ON|7#!cKM4q$p5=i{@=stA3jI?1J(;Y-;n=zz0cgghuc5u ze2ucCs4{$aR4r>_ocz#|c>f0PG2+GdkEGcB^8@zR+Af^`>-vo0^c+F+IW>QnG%n7r zVZ=lJ-}N=(@!tgud2XDK;~h=Bx54|s@Om|I>{I7g(zP4LvGy17zw4*OQ-7yajz<-k z!hZkZ64HGM-M6Hhn(+Kg+aUsNl{yR|csCIb@BeqDc;CC0^edcS8+4p4QWVvLg7YA8 z5dXXWXzc2(-UE*I4c57}AD$-Na_Cl(PJL%HoL}PHnmiX2`ZKy}Qg|}Ay4bwQBJ6mZ zcA>djp230KBybj3HqI-;)A!(qCE4vZpi<;wNtnC{C@YU-zATWVP$q4Su})rox$r) zylqM2BBa>kVo^15dVxc6zW)_Yd&G>36ua>JTemObf45>|SN~-WkJl;LUn#tciHG># zt-|mI6gs?^{!iguN4(MC9Yefn4lkzvQ+S9s+F#`V-A*#Rf$H3ROn$NG3DP0|??(Cm zz&sicVSb^X7pa9}NWo~l%B})eI3E|iK|JLD-Oz6G@&`T`J02v&84p;uwLf_N-|b3; z@%%yReM*)0baMwpj9v4Hhv)y@us$oh2JyZ&^s}2gAYypG5bt*I?ol|{$LpBjxdS4G zw}p5Qg7>K54OZ)z_SYQ{sl3Hah&L6yX~g68O5}~|U~O{0E@Cu0cF?jzY9{)Y>kk_XMyivr%_kX(KdAhv(g07U` zVqeSqz{S{?>v1~=I*R)R$2j?*dM8FTQ{kBE(POG~g)^K_i!UG^;(s@)_ZNJWk`IQf zm!jwiB{-D7bVL2W8|D3l#Z<2p_60tv>i>L+mCer(E1v;4@3EWNU1z@51D9p?7K7%=l{DOYIs9Vid|nNMGuFFL(f^d z9|2B#;w+{4=jH|B2#c|6NdvO03wU{kSDf$g-0={{JD7NVz#B-sryQO;9^!bNiB|~T zP{S*!>+sz15XXZ(x*t&g?@slAl5_0wpf;Xi|1B9oI^_S|k^jicFLA$dd8E}^<>_Y=T7S>Zgt#QILU$TPy;lN5VAEJ3kS`*Q|3_;+R3(DR-4i3ztUcHKt2 z3&5MGaGpQ(JBR0vhd4hG54C-h!NYo{>>Jk8;kn}>j`t$*t_P3u{9*rgc2}POSVYZR@NL{QO1iQ;Uk+y3UgI#CsgPrxecf zOK*)`A5ioTDb9Gn3%q&6dnP45GetMJ;9xz{ z{(KM4kA_p$*@;)&-b|$U{Nq^SEeCHE@%Zm5iv1eJ`y}3_#9I&E@5KAlv5)6p67MGB zZ3PeGOr|I_F?8iCi;@XCiKj)#z9kB2Xa(*hjCLwWh-vz+#c8xO8s3yIenJj?^dtLWzN zc>byOc6k_2y4^Z~hfS8|-RJP)#)He-Mm*&Ix&0N+^DFp0OR;~C8LtlSr#i$#{-2BI z8p^)Pm? z;>Ux8SmWU*?5DI{sQ>4VGn`RpP~b*DFY(a&uZdL0PkYM ztLo(PQU*jS4|?q{^8ef`iFcRFOIaXNc~o!7MgE_Q^+#TQ)gKP8JLiW9?ROv9hx|YH z9)@TXU15fuh>7{Mf_QlUKNoqK z;*Dt__YtP9Zc)^P5}Yl>`5YYV!!+kX+IR7H9>P4`B1Qo>Ko3{ZE3!^^^qjIXuZk9`+s@OiFd2ROBoL_e%?p+9RS`zhIdT991l@_*E*-R z^a;`(1|7~9$jd)QKNpboe%eRiZH{r3G0(x5QhhhCBY0gE&hw9%>E;(qQL`_qV=Se0 zA+HBGy$t8rk#ZhK{;1;#B0evr`bS=W=<-RYzIzyspYXeXu0QtiLBR`;)2Q_+59j~# z@O)EV{;`YQ^9jNqK?%JH$IZ_TNk0<$3MKda6CxeuFL|i{=N&`3%cU;# zgTE(<^+#A>A9IU%?a2<*|MRF0aNN(<_Y0XKIz{-=oAk*4^Y9#1UjFeXTYgyk=b!2M zPadBC=Ut>^o`3wUjvq9iqmf}9Ym5A#`J9LIe|eLM_gkzV>R4N($NhDGUJd>AMt{Nt zd5$uvUF~CN5fA4GG!O6p=iN!Xc@B@}aiV|s67N3n9x%KUds*XNm6anq9w*%+(Ba?Z z<)1i?^5>XwkI%c%X_jdI{Y>@Iyr;o?R^dGV#Lwc!eMHgY{{P6Hm!N;e=*JaX<3&AY zkNiL#UAO0((7i{x3C?(-{Xp2Bql?P0DB0iX|9J`V{tvuQh&L~8yalw8rxiFy7|vW7>=)(bpXPpNn9f6m;|wcJWi?H7(a#@}9sR%? zsBoTty8WGD**g(MtyjyizgP3J2kQSlhLT>@MHBW7vGyz`UKx0!i1(Wuzl!JdcPwum z@s0xTIKw-m(&0J%9>-gbI+phLB=9iK<>imBE9ZH%FR{)IE#IGXkg_rb7t7NBz{k5FVvGzdyzX$f$`u_KNqRJ+|r~F6wTtcd&X({IA@;tHw`F{`E z2b|g5vftY8F3%?&;(rh9!_|Gy9F*SvGPWQ4INg3XgL9k0c>bAB#Muuu+kYCIYPKKy674_g|2xgzqOxTK9h7`LH8}`&Pi{78QcFOapr<`ssKd%SK|9fDc zBQO8lQI`GcSZy?Kw$pu=LHDbYdH%VR)7xJ{_W#nHIBUV#K%Av<_J?X?|1XD=elzrc z82x!CS^Gn4pZg0A@#%is0o`uW-Qw&I?eSAmJhIX}9EB_#2fySSUeA5JoSwCbhq^`h zZ}PkD(K-}Sgd;*l`xbO2M>aUR)${J-ZR3g`LfkEDJT@1Zax>XY!-f^!9NaQ?3+_Ji{B&!0WZrWd-euz0P!Alc^n86cpnk30K5|7?Q(g% z5lZ0E`hfG(IXx>4@51999@mkR+V3Z_Zwz?H5^uW0<2rH@ZzJ)>frorrUj9X`9Uj+_ zlX$y{cNTaP6wdQ6y20Ub9XWxwg3gKbycoQR#9L2wL+AUID-I+(CPR0%(Ouj$&2t%L zhk0E<%!3u3h==F@JrOVE5${1+5Iv#7@xP)!aqa+z;{3(CsLtm;m$8u1 zgc7_F#6$e=`Is`x^Z%v3k00(U1utekxqco;Je>dU`3&)qIBycyulHoQwlIJ~&| z-hF=4UFp&rRS_yuWm+jN2*mNkFXm^efdxdm{duvash*I^1dRxcJ0&MSh#_ zN5|wlzqU8+*9-Z7FOivumhdOt=-w}8zVZFScIZnyJpb?2Of@U)U+3~-=9|kaC0YKDE?pes>6$$Z!YgF;vxR`qWC{~Uxybr-(21;#6$e=HNdpr zJWc z(C@~p-(ek3+W!qJJyw-K#Qgf2c*lZwBJsXS+W&G>T$cvpn4sR^+o(Jz0!@D}$>5tg?P7W|t3Our!rKRbOWyc_{J$5T zH^|GsdX4&B-25pRJ$fAe&&i)wqThA9dtKPB+qCLZ$tUMr1#*QU*%5_n$_Zyk7>h?h2hO5iOd-k;!6 z-G55j{3(IAjd-a4_s%l*O-Y+S#q(CxF}&XOz{@eb>(b^=3B2aS!}~`Y46^|Hc@~2g&5^peguv1?C4gB}DQu3z+-gU$)1+QG;JpYEz zT>Cg4CGhSeUNv|}8{Um=Tpq`x1m07`I{~~?h)yM}nLJ3K2MCGdVF-VNa0WOz64NA(EjJ+D<; zNOwDQ_mD0>UH&BPaQ2m}XrIy>=l^=sKH%o3Qt~H;So3Lh6S52Ozc_bajU$=?62Mtw%Lcb}%r$4)0LnbqCKBbo@K{ z@2RHbOY#1$=}J7D|Lc>l%=7%a_LCFzdw)TYzoDS zvumgx(+Bat57tq6`S)Ky>t<+|d`_7{q&#rVBC-qdzt5uz=lS=~cX%?)rsb_A9-jaA zdD8G6=w-FHb^c(@cG5iy-Akl9wMOl&{)~jEH?5(4O`q4nLw+hR|A8;lw0Cz?xC+P5 z+9S!X55SqOFrNQlEvJ3r+uO2hE!H7D9&!G^&kW-6`!r$y#kaT3D{c)50qbh zYk4_+vq^VLjoLfUYH!My`ZfTs3Gp_jY41Fzy|HiAcI^kwfrj%i@7t5t6Wgv8#A^i} z>IU-iALe~~a(ml6JkQbgbpVg{1rMvg!xqIM^}2^>?{&DT)*=4)rTG8IK{aac9^BsR z(7u|7_}>@tTlw|K)oI$hhuz-mS`lXmIHd~X`Hy^5qw#Iqh5CoKs~o&)!+Z2lhZnz| z*t~q=9Sz>G#G69n8+oZZcoMFY>rkK2c8r7WG}66RqxSA;wKwfQ`knrUcb0Uq)qdHIjM>G0y)+vfe3csGJ~v%-1)f1Emi z3Yen35g&DXM(y3pYH!rJH4o4K`_ew(KhLIV?_N%O&m<1wf8S|j*Gi{- z;@jJ{>nGyj{lC7i8s2}0I=uMyws{+g_ZE2X5bp(he5-&d+WRlkeF)trq+3*@_U>)9 zH|6{TXwDQM?9SW>$_CpJpb_@ z9bSBU+dSkodR*cCzrHICZ|Wesy;Z;r+k5@dq+18wCercWXAR>>{QkQSxA*$9i1#OW zv=5j%Crx|zaoT&5;h?E<`qeRZJ&_~ZC#o}aR{=@>y(3gv+KV5H@BbyoQ`>H=2de%0 z1-KvbWO?~doL{5|GrN996R#I|{SEIacYhy0 z-YwpSx`x*m&l&sW6YmW5-m$mO2DG5|1NnbH%Kx9bU;R#=w~BAy?kd3y=gS7{vosI+ ze?Qs>JhekUFAdMZY;dwSP*j2`I6a7i_}}jYWB=1VsU8+S$B1uV+pc2bodVu?;{Ds< z#ka4`JBoPcf`|AnFaPPkWxL5bAIHlL|03PR&|w}c-L&>KYj2f!iFUeycvpf)`+#Y; zr)zJMU<%It#6kS;hjV1wu5X<7Noa4&u4%-(8@vY;&hww??C=uW+u|WU>T&f5c#je9 zZo9oXUT*lDbU6Rl59^7%{AWI{S$nI*OSIEM;^F*XKiUU8dsw>mHVLNSApU575dZt3 zE~D&vcAV2b3GK~xZLCAQkHN!pC(ZlJ;U%=U#oLc~UxW9J!g>C4ZS3~uc)9Ti(#?Tx z0qLr1*4`@d3fpO8PvR{GkM;r2sq;0l>xoG)1!o9x5dZtFA-lFZ?UT^nmR)0rw-LN8 zhWGqfhnLXa7Viw=q5j`*C-FY8+gr!;uzh$v`NzxYpGCU0HEVB`c!_qxJXPbee?9Q( z8{P}5z8u@$CczY(r-_5}|NWa2=N6}Z6589c>uus40N$a*+vxBT+S}rNNxUP#JJRr8 ztgzZU&+M1b-WboieL6x%&;4J#vS#hA5--tCtB8l^|NZ-t9m~_LCnmuZoUOze1Wu9R zymW}uJ_+s3cKt@{N&jKsjU?W+4lkj-Egsrew_6o>m_PFJU)nAG48K#o+1VGMeMA3# z>p^;)|LaftftUM9dqVvtS3ja_` zr?ek+PCb5>K)=-JU+qq?~nb%fI1rNzj3a#3+wNuhs^y4 z1o&M8`rS)u?C&kd&oiXo7y9O;-H$S zq(3{YK5Bn@o-m*T^qoonLK^!K&%^n_Ug(*C`q?+5)rCHMTd z+NISC`+sjp`aklNb3z`Tl@^L;o1*)j8kT@rHoS{(MPx zApajQ&2ZlBn9iTPah5;d6XykRUM9}D>HO&t`LmMrZ$J{~(}~ zKbx_?)Z-S<{|784&dcfi>1p-P=0f8949;@HdB0Guk1^+jHdm4k=l=$*C*Ao{7oH2J z@4$-{t^yw+!vUL$(W?3xt@E2tCLYfJ4fvCI-|@LSm!hhll5-7lc7pSl;e620^2hrA z$L2dpx7W)Vh<=ur|3Uwn_@k9e-aYXCU@B^721ae@7whcvDp)X~*Bh8wg&3!g>Bjy^{Sg)v<`P zhBt)?H^V3kaplXgSO*B@Fo&(cCtUFx+6K4 z5N9$tR~XL6f#r`X$432gJ?ZfN-@qG5*SjYDqaRyGya$Mf_x}doMZ8Cn{h`P65$7%9 z+z-x!#QEOxM}1Z+(tSs|N1>Z)bkl3q#2@`wIO6?EylLP)PrNgd{h`O-5$6x$yaLW^ z#Cg*4N0o1d4l*-7-iGc2(#@%fKl-t1#A`yl>EQj(@IJ{+_J z`D1 zpZ1gc4EemA>%D(q{%e2m{D0skCG-4GRh|&82kvupy+6>84I?|QBp#ms58Oe#Z&RK> zGevI@!hPT$RF4~o=jVeo#`8bRw*65X1o`~m`g^y3JYwt_R0o_ugZ$6bIob67=?#Oh z>qX)<0d2*bZNt-wiq#ziVxN_rKcecWL`aZxF#K?|}J2Kb7=&{y*pzbFvT zf6&L!e`@q!H%z{NAEiHx?*Aq9Ge|!oS&!|y@PBJp(&PN!pn0UfIi)^IaZTz`&(!_* zJ@ku7|799I24L9!TSt)oXXt-1`Wfo)GluOKJzq5U#{d-iV@SUmdc*;F`7_jaDB|=O zfI?6E{6U+b-=gH6KjWG-_G17FJ@NwW|90qik^bW}dJI6J=XGR{mxFDSy8Le{JrO-c z{CD0j+Io+gJ-|mOAGfE2=Ati-({9BK}`f1c6-G^AvIM{C{vW z;x3o#WLO_s8?8qUP3(09=S|`u{~vs);e30T{5$E&K7Ov9$-Xa$i|7A?I}rDJhs)2m zGjV?)ZdY(IKIP?qyTHdro^L_d|+(+uDL`ax}1M0;&3B^~nr!RIMAJ%84VHSPz!rwrAi{ot4Ghl{{PJ})nScEb$)AorGn za}IGX2j^Oa@%-5pPJ1QyL#ln0mkdVyAB_A$+xLdUP40(OF6sl??|Z<#PhmZOPIIdt zth&Xvmq~~E|KR_UuCT`ap!dR|TD0GE;ywlLv&5a2p&#U)Sa9YL=Ou97AkJ#1y^{MO z)jq^6-Cpm4`+tTzx76V#_d_c8PvU+C?&rjP$?6BIKCwNEbTgoX-}3V3F0OGu=skR> z4cl)!;(_*a0l3(I$;+QNAVWXMy}aNYL7b)F{HidXKkrJXy^{MO)xHwq;{CtDl=shD z?r@X)A(eYHagqNI-e&Cmu88`bTSWuE`tg*EO6oqL3G(SDN*Hy`mo z-`8OOy9F8gLFOQWb2D)ofKbWGb>W81m9>o9re#V{!{5&mgza)#R!oJ8{#fJp!i(*GP=Px1b4M4_ z;rV|)#rK6z)VLo^F_hvg`I>(LI27-{FLv51 zxgS#PgP)p<_@7Vl|NG}0ZgM}Qa_KoiKH`5q=Cktqhx&Fus6Z|Jq`E^s-v7&|`2IuR z8ux=KV&kTQ`!xB9_@DonGRO0Ocr3%ZB#YUC^A>UN{6C-K{SQl>_Db%DRQtXpF5-Va z#s5Y54mY_UQn`qOx_=S>^WQgqFM7)E2NkG=pQ}lS{6C-K`=WU@?gvwRSN*V)xQPGx zcz!A`e{qit{UD3*p?y1B66ZT`;HTzHblNMqA5!ew*^#)2|M?XE7cX+S$^DSZrFuj@ z;(z{nWv=Hh>F>cCjMJz-Nbl3Z&kiNV4_O}Wr|e7ahgAEnCNAQC0mc6x zFLb!c{gBF~`a}WZf5Cyq?;jV~{lIa0=i_8gE9fY`|CCkpe&EDXwBPH*Mf@*7-Ai8n zPp4<4_b=jq0mc8Nfx}JH4=G%XW6eeUFQEGW z((~+o;5faj7U@v`FQE9o^wFC411FYY`|WB@T*Uu^lTP|0rGZv`OE6s{lIa07usF--xTO5 zzAx)h^M2sOQncS?#6|osz6WPzTb(9_+LQr|CfahH%&jJaQ`MQ;(x(1 ztpet#h!)Lg{>0@PjP<*%5LsUM<*T5t-8 zgY$odih{rE_iKHpz0&l9WnZ{oaq9nnRh#=1BL6R}uW#i4I>EV5ntrkF6Sl+Y#6|tT zkoE(=u9N$+aKExKX1~%cvO%=NMB*U+7anZvTiH?WYeUZZI8JobRB&z}PHS*zKd|!r zj2!f8v=9610pcM37gGFR`DO;c1VwVD5eMW%2+2Bkd&Mg`2kw?-6rwwr~2Io@Z z%*x0ye)S~I72sTBIBS|@@T*7kTVYQzac%$yaadmdn(7Sp$fN0kGln>Kf`ht%<~)>< zWBfw@sP(h(A#f1CHRs0+exXgmOV~4!I8(tvJwaan+JiILBaf&H&I81G9vsAd%{e(E z$M`jkIB$USj>35U+G!d5>J|M~*z-1VJ_Khvan$q0r1_3_(ZXK~&KJb_92}gZl9#_O z)4JNrtQ&tXB+e{w<|&NluRA}3U)Upum#}9QalQvH+IAt*dxfO>uVDArA8Y!i~nB^?ft=CD-!Muib5kvjrU3Cog~f*Fr#OROc&9D=wcy-9 zoaW$&%8Fq58#1k{eaWu}h;s-yt;wEQavu}Ui|D&E_EUVk;}%}Ro@vCv`M)C6m*nMd zY%KSMA!l98egoBukR&*76Q>(Ea?Qnm_BW2n%n1jg;Cw-xzTga$)`Xl#GWjKjbHrIl zoI-F)h_f`4J<*0k*t3c_BfzOJoZnh!=4ijR5oa_wM-yj!CcmN$M`+JKb%=8UI42Y5 zg-rHD8xFx~PMkBqIh#1YXXYrs{^?1a^TD~;a5nYG{lgY1W@C$n;66Zc}9wN?=O!h<@4#9yRYM)T_ z7&udjb4zB9_Ui%SOate6;>^zE7dji4uxA=^UIB-m2W)PV$)0G#Avj+U2lf9V)C=V0 zZ$2tBNBgzVa0+l9tmqSk@%+u|d!^z0p?YD_7x>*b=674teV?>)OeIc#h5yuNzl8l; z&3%jJfH$9bsoy7MigmtyPi^8X0ta;odHGw?eV>$x^nK|)&4{-Gyfq5v`G2JQK4}u~ z2;yx7ZxiwO`=qfCws7T>2Zta|3y1V_o{rJqR!j%_tuOZx-=WM_nvCQ8{&C6 zL(p#W^8ehI&TZ~)r^>SGzk7R4KF4&sA5I~@4}L=}_y4Sr@4YH}xemcZ?uUzr*A%=K z#CyZxalIjlH^uOZ{sE8b16!M`_C!0~ZGJZd`Tvl%=Du4C)$b73-S0S>`|47xX!j?G z*9p963lT#7tAA&(4FMnIH!;5cU zo41^JrQqTDmgYSt+byaqsd95P&M_axr;l8I7zpm)gYS`X;M-uO5@aR0?j@0**OzSxB zS?opKMz=T4{|$N2*tIj;8ISSf+qMh)AkBLeys5-H$Kl1dx6OlJnuqv5gq{!VoK5ZR zoX6Vx2d&?R9wZ?QQdx5N|$s*r&+L|LYXHy;a~8?X#A2OQ54V|6h04sJ->s zBf;B6Jk%;ec|LJ|1LqHg@%+ELIqehQ-fUNv*PeJgz}ro{`y5_; zd)qwZ?5h8Y_wjOy@jO;u{@?2FD}?Je#<$ua2)~AsE*rWAO6K{ykEl_5>oZ1zhx|_4 zu`hW05$~on?M*M*3eI@q90*P;;(YG3PkejZcA@^N?P>#F2gCcPt;36NZ<}`$@w$Q+ zZpfp{|L0bFe5-&d{Ca?NIR97NU&%cGpZ99i-uf(&;5|dUeDG)=u;;)u?M*KN3(nib zLHsW+H+Jng+G(Ho_O|W9eAn$=4IbtFdp>k{@$GH%RuK>RfAKhDA7V3h{m9Sc_*MZ^ z`1L30PJ`|&(v{Vyz4e))khf25;!OaL_5pieP1D}=qO#yLB@W_$G2)%P{Jk5U_K9zA z+pfcjhy1_zMuqbN&)vVrx3|s9Bi?P`-9fxJ;*s!}=nxpmtER_Ew3PXs3UOhv)yMT^MwAe zc)Z^12G2Yn2w2eLEZeCwXbCt)jLZ1gO^WsJ>~Ec+SlUUXZoucb;6Qj!>dKkV zxsr719FejkAzrG)D{QA)S=8QBz@vSD-zi;tn*>vEc)dXUFF{>RUV*Q^qp9plXm87| zT(au{@Q_z)-Ylp862`N|t0vy#;615uUJwkEewz2V&AtHjJK-PC*Jq)p{XlS|v?tU@ z-i2o%R=gObp%e4CNJDpjzt|mR||0Sjl5Y(@m#{TZo{{N63`G3i0 z>h@kxe@L49N8g#ws`V1-zk>c7(qEreAK8!niQ2D}%z+;BNnSzy&(qkCaUlGkLHZw{ zN4-GlbF$LhKl;veRxRu&^!=AXze35q0Eg(BhW|$2!!`YvE51{kRcj6D5&uiplYUAX z`}3sz+erUA^nZ~4lQj2_zB8RwyAJ7*|Cjt_^hm*z?Z@XT!}hCv1nKvBIYTk;p@TZfd*HlxqtMX>8#oXq(}T8y05yu7c}@dtv<59lJxsSe*o$C zq_MxJv>$b0ZU3Rrw>J8Q1Jc|-`p$F~_EtvU7WxjPzap(ZvY+acL%Twc_LNu9@S`;L zV_zWp?^e2hZ|M6exfeA2E6x3*?@VXaexCG$p)WN0MycP)H{%~?dc^(TBmGe5hm(GC z8vAjUN9eyKeFgMYq<=4s{n7WRvuaa)VCY!rk0pKTck+$>(RZe^YOkdGkAwacqi@_N zjs1P3{eO^tJoIOi{*pBIN8g#wsoUKHz(_|9}zotsJjI`nTVxfksFRyu#I?@VXa`8RPs z0Ow=kY)j9v{CSQz{{si}RbD~UUg`Qrd}lhV&O4<47Wz3#?gdRJrnAHP&U98CUMCiS zgSf5jcqcu_@@F;KgZzK!a)p6CJJR_hzB8RwXDjJfK~MR9Gxhzu*zsn4XF98HZQ>yR zABuHEUO_Yd&PvL7v%WK(RTufP9&bCq`AcEEpxJxr{K0po=XzOn5$}|K7|sI>gI(H= z9Z|cg{}1u}KgAyFd(&BUbBX7JXPyHD&HJS5C;Z_Ed82S1)kPfAcA@@1thutn3z}b+ z&M)!3>8!f6FBobqx=AL=ub(S6?|KgysRMY`)V z`k_j0LL}_?ns`TncMS2?B=}*zPn1>nd(xi>{YggOqLtMjs!SUBLHYTx)1jky-(qA& zKUAs8`0*#%f%rd+;(v?R68tdV_sOc)g!G92!!9E~)>(e2&qfMA>d`rbVOK$Sozb=2 zFQXr-B&7YQNBf9jc>X`^HsW2D;D`A>PFB4E|c(8g^=`R_M2r{(H+0RjwEJ%|_hRdnkKK8$jQP^p9J9@OPrKvhzvT47!%2o0+jc^fO6eU+4$z z4@wdDN)I!+OdL^G}3jHmlNB&=mdW^h+L-TAu zR6rNH2T6zb|4K(FnHL;-a%Mj`pbOqJ#KZZ&(rV&;p5%xAK0;RZTckf4`eRA2>OitT zR6rN^{giab|4UCZx>l;rou)rHpbOqS;++NFxx~9G$q)T~fvjw-3wnN_{$F}A>1Wve zp#pk%Umr71>rnqMy^?h5?sge z=kP+WVfeqrIhe!V@ z{AbW+U#SoCVeWsEYl>eB&Y{MR;fVjkDgL)9OR%GFbTgsvOnSus;f)((~WNWIe3|!ONr{34JB$`R^jKp4NeYo)-=u1O3sYUn$qs zaQv{I)`4IK-TwsWPcr&;ha~7}9SE@Q==MJy`ZGy?bb_ANfnXcy&x8H~(%+k)r*)t{ ztpmd+LO+T0GZXZ*4%DZ0VEC2LUt{#``FSz7pB!Uh|JUdFe*^S4lb)X!vYzIDeV+e! zKz}#sCsSQ7VgA?ePwn>r^#3OP+evye|LY?G(*5@z=%X11bNp~@HlSubdMn6*OkU6`Fhxk9@8pG?3`cL?8 zDg8lp$Of3#x*ZVzN8CjENmhSYb;t&7Nq0MRh(q!Ux~unJlh@spI%EUvX|x>=g7>h( zc|k7LpYY#O{Gd8ygJRPE7y7BBFR=Wu>W~epNQd}8;sw%8$k-n#b;t%(Cm8W6cyADI zUV$I_$r+A3s3%lhO64C3R{1;D9c8*iUKR zFW{{t-Wf@Lm^x&GFG;@+`VFL?YWtxAy14Ir(rt!r8|h|e_Jaeu;QdOxzr36>jq`$@ z-IM%~b;vM(!ux$XP)lvdZCH!A|A32qgS>*C=O{bzyN2d>WdVNINc{}=e^~tv_i^jo za%6B|7xz7cc&PuE?N7YjN&c96WW!FRKL~p8GB4m;n8Sq@S6f zkJ3P~UN+oGdh9>SE;IVRbrbY*4;lL3s4nTRg8o|4=O^f?4$%nvbZ!5Q(BDG($q9Nn zR>l2Wlm1TVX+O~Stpt6a=pI5(c|#fEf7!!y|4j*c%;oSB`ayJm#Q(A!eqIC*9OR<^7`pDD>C|>h^yJ`u9n{ zIO+bT4$A#15vC$9MSFUHSK5G7`|34=E&(Qxu`mzK)&HqL`|5ro5j`TMs=xP2pqVol1 zo1ou9`cD${H2)i|CHuESzl-#LCFptnZzug8FK6UFMnAAef}ZAoW2zU7tP8zQ`Uweo zn*WWPn){Dz2z?XMKbN4V`QI3QsmA}v{h)72`V|TKzR_>O@z;1T=?{VaFry!IP)Z#w zW&SrFN%|w9Z%_KMN&092iu+T&U}P8QqyH2_fCOCad=}lm7xdCMp`VqcH}k*o zrKBGOeSxumu=>tQ%KBsGf8!fSUjlt8>5G!?Z{~mF`$%67eI@C?ll>Rv!&V)#@l?`{ zfsUT@58f+var^zk>Z+=7h1G7}(wNqfk$C<;68V_Cg8Wlb_A#2G@|MQ5j*P_l|B>hy zt$)n&L!~WZ{b`K+NRQtM&|R!#UXZVz^QZB{&08A(NIX3MA9=aq6?97S!{jZE*OC4j z=%T+dbPes^FyU8qCc9@zGNic{~w9*DX*ZYZDv2*e5J{`WCzawk3@c}dABC{Ve*wG zlSz;B|08E9xfc|v_xmD0RJs!Rfx41zzwe;?fpl9k`{Cv*O`atlp8twO#_ktmJTI0&9LpJ%0bQ_@COu7#<`@w}sF;2fD-Zt=%2goZZJ|xMH zs1Pai%Sn&?yfR& z_5bpH6%O{SP4XuyNQU}->yv(e=xHBN(%R}5s~)*8@_04A$`Sv|sm_mg)uVPuv;J~H zQrLmLiRPjHU*6I9fp>Zvg#RYmH9ChU<49DH6#5dk9bU6Q4 zK8AEFr7rA`U!8N2vL*Roq~P62JkS3W_>ykOXCHSmK1yWqV~Jk0DrG zx$TDv>_WGIbU6Q4j`dhxLFpAW@Ph)o;H@Mc>i^|;DV!JJELKu~h`=7|n`V*ze&`=G z`r!xIeyG4Mbf`P(d5QCXCeYiHG`sIqJ{y3WmR!=!XdGLf@J6c>Y!X zs*-!b@YS{-DzFP(KhnJg9ma*aFP@o-Rda8;`9XnQ@P-rbWAHvzI4>A+X`&w@unYas zr2i87uSu`I%PQx&3hY96I_YLXhj=EhV8rqo_(6eP@F)){NBzGXd9~t|6(#y10=v*t z9#Xyx`d^gX3(BsdbrnzxDGw<}{lENA!yDNsVci8q zUnwf#_mUHI`W`LWl_si;l5OEddH%az!-HKjbH!Ur#hcuSJ}FnLH* z%0nueK;P8p%bVGLsDLi~pgg3a1#}0Kt}wG7v|L4g>^ALE(Hguq#G97nhsi^l;rD9Y zsptTGC( z$cME($3uT2=_gwKk<0PC+0CRo6}mG?_f+Qopyev^1Mx!JaUOUV7~ZJ5Nq(3-q#5!r zt)B=z>NxTWMyd06vOhSUH=9qoE1u2KM$Z>3ZUpZZ;>}C)!{i~& zwvat{LVvf>SJk)sgX4L#J*0a8x<^RYH*`ClRZ8XsqaVq*FR60#kLHgPZ#{U(o3$PPB(GUNEMQ?FYy6<{yx5mzRU(TV25zb-pxtpIFtM0=oJhAjjF}-xz)+^8dW|8O@w@%$ce(0!iTPkvcM9lXTy4IM zcn5)peZ0JaqaH}KTjwA9VIQLHIRg44mD~%Cnrrt5$MgMKk**_j-AK2m27XXL5B=B= zdTmEf@KAS9B@ zg95tn<2d4>{$Dvt;k@AJ&WV2L{A0hfNPiUc$VZetN1ti+M;^!X{g6LvKTd$|6eYub zAFP2N6wrkq$U`*`_5Vsd*VT6HO7uhLANxH``tzZ`NXfn67=E87IuEa&KZqZR`@cc@ zOQD}k`kUzfmcF~ue?t1Jp~w0uui%)^lJwZ5;u81&ne?dtSKcbss9PPw>zsA}Jfq)8 z`n#aN*XWP!lXU+cMvpv4xBo-X(|+LCi<9&{wSIrBUs{j&U-=~6|CJS zBmP&uK>Bq_`rhXLN01)p|0>a+@(PYSB1s=jdU1brg|`1)=&}B5{kSAOHXpczKA-f{ zq5n+$r|=)aagWe*{6EC|Sh`LY{y^xlkJk4`{I5iOkXLZr_lbHj0EPZs($9hZJ0cs#Q zdY=EkL;r`-pOBT%e^pTs5&AdC{vFW&Mf!nBdNcp`|Ah2=y_`{5q@R?e7tJ5_Kh6J9 z^`H+(|7Mcj%>Vsq{*P(|{l280-@+b7-M%>NcN|3@7P zeQVP5d!5$(&HQgc^M6!Z=sS@9@ud5k`QL)(|ER9eM@<_-f)ke{>COCaf!}NYdqdyP z+<#p2B)yscE%He}82UoeS0;>K>{G*Eh2yUU&HqtDp&w5A+Y|MA{EolCa8VCI;q|Z;(>-pb;=KrYi(4S5ED-!j3{5+4>*V(((4oE|ui)gqY4$N?MI)-l;U83h6zz!muO3Hu{y*wE zh4X@wAER*;Jufj7nXj~%L;9Pczm@bqSbnJOSTufqBHdlk-EVZK=zJh%pRX+7d?g%@ zyq@6s|0q1ikymia_(VT+e$wJEvgZltpHgx!IOR#p4^>_fezdGdy62!n{-*Ccrw0Au zF?ErmM?x}$vRDcwAQ2nuL7`?{5Xwti2qf`tJ`|Pna9__4=O+kJN`wylfeUD`Elm-L_b6UQs}3U z9?$=)&QWsMqrS&1pNsPOhXd{=-38E1G`h3e$?x!nb-NYL`3E)6sQ@YLc!GG7!Mloh zx5<5p`TiwQ!Y7K+B{;7U=Q?n1AkJ6PF6oa7>_Yc3>28G%^;LNVXKkyAKPIpX9_=rx z@ch3D>!RYFeRQ%v(UZmKmxA*%+4UcAP^Z-SbN31!sR&6MsyA z7rcMS4%Gjv-Y~p#+9dlEJzG_Z6|5g7Z-CZ^D z#{_!8>rcF|!JA3EKa%~4o-~p_!-<3Xe-+|}yn=JP*#7YIlmm|@-6H6gDw!9Ydwfm& zF#%urL-oa~72vHV-t=UDq9=~gZv|%(*@g3eRlgDEZ`&Ug_=WC9(xLuewZrJnYhM$8 zOyC#1XNkAl%c<5lFE~%-X))_T^yHEJdBQtkWaL$-fF5<(&u8exe%jznbFzgkuud=@IJr%7GOBs}cXJTj>S~Cajg;^$piG zC-1^^GkzfcS5y2yU;q7J=)%9>S~8}r)qnx5MCGiYq^fLOK}mISna;ezemMy3pxXuU zzdFy@alU$=I_#H?DHOd>3l8kpoIcJ6-DuN)wq36f?|SfVA>M@!kN@sY5|8!=)p-72eIM}_IK24rVB3ehQjgbv zgZCf9ySTT*iysd*kM;@GPlAU!jl6=3AF;-RwXZ&i_6gO`Lx*{dmH|E;+15<3Vqx1hZ*q9?m6SF_^^3P46k|*cv^}DqD2fa}h{fPco z<6$)N|Iyfo%PW}lbDH&mHmV`#5T7{t;1ny27hHCr(;o5bgJstt=pStt&i{?BAl_9D zFTVe6USHzj{NLzfi1&-bi|>D%S4zAS!8_IPCJ%9V@%?Y}V2}3qOz<%8i?rrf6%&xH5w0kqc8fA@{Q4#fp?|CdBNp<(u@b%=nKwGWY-jM@bAj5 z%hlhpQTv+s@nGBa5b#avysLDH(lYp z;L3Z`j0gGcs_@q#=TO84J-$B&X9jWj`9^Ylu|D|!E5^V$#( z`Tyvp3g-n^J>c|T{CKc=J&A|>fAkvS?R0qY

KfRL7LWfZ`1i)~&ziBWm&v-?Y}WDe+T$4w;64Lx zw_Lvms}$e}KJ6MhNHSe!>1UDQZu?{4_ZH3v_oIt7xsv_U(c>@Zv3q4bqWEJ@jxMH$ z=wx#|k>PINBhX_O=USG*4?O>;Zc(9guP1ZkA)Q+)u=4S5)PAQZ9P8w z;P2Sg$3NKV^AKk;zpnc)a$iO+{7vC^#?x49pL!SjRX!!(O5J#keJm@|j=zcQA>BonZ&@IfE! zIY^|A&pg)av0B01xqr4!ICC<5{Gq)5&pZ;mwZU6)NqD{m5Ip)*FeMrGIUa9q@Gj2Q z3DF~&d2p%Skp$TYRh)5RdmhCGch?O84+=8??@iNyL$ zKQ2IqyDNR(9P^M_w5u}@%c%$S|MmQ@de3f4!VBsF{XdwJ4BPkr$Z&W6ET{+c|1-zs z+MQYu*8}?h`u^zA)9X=M52TdB@*;NQQ*UcBlm36^D|%97xVx__sRy*xv)3tfu06bv zJV&`3)?tO36xD;jfPXajEgrwL9;nv7M-cpvR0k1bx-jP;6X@|i*S)d~{`d+#&MkEAN*`Q0KGK~r zCG+7~t0Uhy&{&(bir3>@^ti|CA#o`6l!w|#3i+S45_lIEI`6RrymUM!{-3ozd36;d z?{X|jWVm}4WOkzm9F^J~Sb!>#9_u3G8uS<>-^cS|UrOU|*3Mv>jk*Rt>*pT-nu5D` z%XmIOeCm3+{AOUzN`>V5$II8tXKf8G>knN8w`4q$YU`uV@VkM(vtr77GHYLt&-%l? zXJ`E|dcn;y*uNKg+>8C&R@NgN56ohHbXGU7hv;OLRAjh&pAPh3Ep=A#oLn21rk2?b z%*YS?{=a@Wd|c%92I-8V@HU-#E}1n{~YBV|c;cw@VOztz7q`ocKE$ylU)D z+uak5>)e8A1FV&$)g%{HGR_#^0~eV+?w9%Z)!NW&Xbpxn`rT z`OUi13?T22b#qg zd)7d5FWOi7;n}B><-W*HWX9@khmtoU|5SDR;a;Tv*N|D;CCPg-YovY_8{GY?261;M z=gwUQ{)fRsJN$2$8~^IHDE`MIzecf5r}177p6h@A1%VzTx$e$o(4z%Co+xx4hHPyQ z-pkhIdh|PF_r1dfN#SEY**HjMNsQ0-dOU$1f6DF`&7!}Ubwp15w}JO;q4V$$mVlR5 z0Kxk`dA_$>uz&CIo-McsR?hAhp+_=ne5u``1@Zl&S-(S%m(b%AAO9be+pYEeAILQu zb&YY>D<1zP@Xw9!7qKR;>yfgTubp_wjeqI?S$`PT;O!6A=Zo5=6+rB#|DW{_Z@=i0 z_W!IuJTNJ{Pl8@>vkdl2|NkELpSA=&(f~vcC=gvFsZK_T%5X#02=t)t&noNxi;L>!tP)0_s{y4+-h+p$FuL{_#1yLdj6E-bbLSz&h8>AD~20# zg}FOstE!PWeD)8DUQOYrBiK!&BjvHIdo1<>&p#a1Zs*=3U?>vrjCw(?9&dG>+z7vzh-lbVZLvUXQTf zPwiA#UPO;O$Yz_ap>ZrpWVnY~t-t%u$2n`?y51&x_1YIzi1S-0%Y3)@H|0F|y}mKe zqrf-YwT+oQ%;PiPeds^gy3g!(>P61~GS24t{|(G{529G9Uo*Ub_ZIL*DTcf!vzZ@~ zM234f_#brifSXd@Gl|l`M*e60zk&JgK`WN?UM!_hya?|z$Y!gqNm)1aq@W%@#<>|8 z&#}hRdY9PA@BbQp4L%Gg{wLCYXQi}&;J-mO+mhLT)nhp&W!=yPh1KLh%YVMhmAm+K znS4o#c>M=uE@b|`A>SA0aVg$_p2wwo&!wQ?a-ZMZY8-wnCsc+TmiX}_{LW#W8U8gz zc>MoQ!{y*@S_v=fCIxTKj}%knC^pBEM1~s{+`pOqG3VbX=h<7JL`QnC|G!}ndTi-= z`Z(m7Qi3A*^hd~+q;p}8B}rK~Y`C8nr|riCn>WiIv$=JJ*;m+fUUaTR^*{s~(p20GI&)E+> zMxX~eYQ2d3O(}s9xreE2IZEdA)MNQ9W!>?v5@?gI(XHn!U}S6 zWd9+QtuL%_33I>l`qgv5(Sg4epE1xJvpJaqr*mu#Uu3x9(*nL(E2fTVitu>;U&C1N z=2pTh;hWf+!`Pi9@5vnNvqgp*{!YL*@i!-U{!H3Jcniw;J{LWv6;`-(`#ioWC5XcJ zjbwkHVh(fiIoHYwE$bdRxPEa{*m9ZaaJLqbvhI<)Z9PJ-yO#6km&aK}yYB$seur&wru$Pud?rJJ&;1Q_FnrNv zg2(?I_#X!NcXRIAWx#&~{1*zHf7#*vuj@i7evg3zeOD=HG9I6EG`SCT_c=0a^RrvY z>=~Q=p6auFUxbGavT>ixk(i#NkYa-y5$sEvvxsv?nmUoc`TrmOcewK}=?k@f<=9({ zc)@#`+@W#|`)QBI|JRMUEn5de4}4P2dyzpRKGNe!^mrXTo|NxP<4#MN-(N+p*{Ew< zb6)lMuY>cb9qhLPvE*m zdJY~7EA6={$Ish3jO+=UH#49A_LU1=8kuj8c*ygi^AXi!z>y`(4ywf!**s`I@l=q~48!x{L^7qTyb8z9Ngzrpap*!Nc zeM|Jxd*04`8Ei?WLvQ^oW!@-?DiR_;66pvuUhm z#_`4e|3>=vZJzS@*}O;XR20Eyyx?t1+OO1OIVELXRkyNv&+any$(#4IUr(8S%(FHv zv$uQC0RxZJR#WgEB%6(iaMx~gMk(v6ZVY%`$hi}8?79ma_K`PjSpg^Ib)sU4ErvN! zK5AK4H9g?hGQaAKHrKDSD8s(>eVLD!jkkLo<|~Z1M{u7f8`nv@ z_|T6Bkm0J2%f{R7A93#19DZ5Z9?Kai>#9F0X`gqn^)T6cHh--O z?KA8DjW-lJ?;kgg`eWd4NoXxqm2ApH_ag=1i*+a2J zfMM>TvZSo5eK70yz{mEC-$-L2mlWB#8~9_vKhfiVs`oKcJFS4=vxmytmdxEpkL8?{ zb+um)I>E>qZ&wC-)reuebXbhLlDjjf?a!s}r2MtT(E@c%!J>?7}adj%ZdAI!ao@<(ZT!@S7juz$SnoUA_p9}dcR z4VS%Qe4hW;$o}!3%(;{o?Pt9={Ib_~gV^)o$kf5>cO>sm?oU3Se4W{}TwjIf8_33O zGWRk)7D&HDjF>Hn{p^37Yx7KbPv+WQJ(1z+-_80%^n$Bp zu%GAuG=7L4sULFm*e%q9u@AaPGM%{RNfH^Zpx8X5mVkJie3 z?5wqATUC_yXKoXjdq{Ji zB(t_Um$CO;#{2UwRGpUZi`c&gc#9M!k-9$5>1Wa1HC~ae8_e5<>jvX=Qds}yt%99v zVJB@wj-A#72o7y5SdtWzV@XohHIDN*a-AcG`v3yQ47~(@ePnD5em{@@S=xUJ&x&Dw z-d<(P7sx=zoZ~lnsNb{`NL0{r+ zOoY367Iae9HTBQ>&v_?uu2T-Ldw{beINVQEy-IO>|2eOZVu|{OX>GNXbxrBKP4wBD zynP(MnZ`Nzy};iK{Fgj_vH!GE0;u)p7?mwY$-MsLW8|Zjbxm&u{ntlKZ%-cBr*H2g z2b_Fh&z`#u6uH^Hl6lPkn+_;+I{9aOU%Wpj_4cst{ffk@Y{O-rAGS+Ml*2Riv&eAG zTlsqX6V9>EY+la)_{=*Myx!n(pC=!$*n1fsee=9?J)U4+=J9%im(HJr=QGL2#5@NU zDAAGKzeSJ3(W4i7$a<>IX9BwgM&#b2vgJtENI8}yWnFW7JfGp7oUW(Jp2Ciu3d!YX z+jGPsTz>!GbX=j+NeGGUKfLdud3+BC*K9UUAN2Ugf&Xp5_mf|zHVjlCtd8{MO<5?zi|3BR?n8$bl+a&3lEXR^Wch~Z8>~Gf0bst?j*LECR!Qb;K zdr6_w@$*ah?|#^TJb(WMT;n{MCq8|_<6i>)OM$ZkB{Rk#Vhgm zKaukn#gO-8-akFw)de>u*f)wE$-GBnf2R^{R3d&2+Lgbf$6)k$SH2JHmoFtSQolYX zn~l0g%dsRW>&9GA!uL#D&y_u59gL%M>zDNZ_Y^vv_+_d618D)%jzTdMe?IqCz0Juy z;q*I?e-HSRGrs3<$+;(U>etucJyhuQEBf!4?-VcQd;aQ$1WZZto^UKlWVkVJ2KDPZ z@IH?DP9^5?J--Vws?cK#^oaQOr33}O=d*Xf+o)?U97~e2ZtOuNe7|k$GwqAuyFH)p z`5RESxv=5|-+)_OpOJR7?=d|ODj{6(cO#q4iEuifzE<&@!M`J0pP7FedVW#P_k5oJ z+cdGTq72h2;AMmh9(^O2k_@}Qeij*S?A&a920h>=<~y`NGzsH-{yyk26Fu;y@?9Kf zrlt6P5Hi;z*OQ6Y`GaZ4b|&M4xofcZ;vn9SCm&4SU-kN7U&Q`jk&R73B}rK~?!P5`53u>J?B!W78@^Zd^>1<3j?TZ0vac38 zog(!*;=3RJz?oCOs=zm!llj8wBOd?Nf*YScH|i&RKbL%34&M)h_d0mLC{)6W`5uFu zD#eiZWd0bB$NlE<7YBSl!nwO*zC#Pj_-;avf1$@==n?UqmI6oko=G+vllc?%SQL=5 zZv2ZSe6!zaiy`dqpg#VMapgsCSbH1A_jJmBt~R8&haPk?YkC7%$+5d(hWmT4%vR&_ zaV;Zd-K0)_UL`!^OZ=cI!r}QpO|+SkynP{#aV+-znf!abOy1>Kl9Y9mw(&S}-Q(n$ zp5IVX+F4L2!vABTOY=%9%kV$Lz@nY@z4H5p%9byZ`LB@Q&~sAOO}aCfzb$1S;QU44 z>8hIOLH+sEP)qf8ob+q<;BK z=8MF8dXGWB&)TDopMk?XT#{b@vEb0%_e>YDIU)9KM>d<(R~$={vTm}UHxa!_#~}sr zv!=)%e*f2O{ZQr5K|SXfn#l%J*4iw^GpH~-QEM|}3^)nj0~ax8WZ zB%5u@8OM^OtZVh-WaX3jDs@9sWY^(b+bjK^_(=VxI02vZ(cTuF({$M0Jt^y2?=RtV zC!7Ds-j#)npK|#;8Qeny+>}qjwXcm&sgw3a(!qV$)kQtYDY(ZWpRcblDi$Cun`+boe;0aW`V{LvVdu0~xSHYj`|7$)g)rUAr z{VBNiwfS>w(Wa!Mmd|57?pfeA2LAk1+nWRX(c&D~&u+*>aoY^u1p!{_&mO({M)iZW zTyI;_A)L+dco%^8$AC}Pdf{7Bgv0*-=F8IWqxu0(z~>W1TXas;@r1{@44ltO_#9&M zC%L!1kajM&emn~9^#N|mr`Ts-8=tJzdz+Gur}=Da_)^wQJtpAulaSA2w8e<*WdDEj ztpQ%j=fDy^Sr_oOB^|<sk-a{+TW_|_ERF#m71m@bXah|dKD%KQ5fGUwn} zl9Y8*n@ad>xA}?OyI#n=2|ml_CmquN4>cjy{`&S??6a?RUe<9NxaX1?19Y%wqT{(j z;fTizD}FT1U$i{msQ(L?1A0!A1@!+MOA_7Pv>yll{5bOGuF^GyJTF+4GCVhK`{ViE z)^GiN=w1VMJ$c|!haY~}fFo5j=V@c_z+ZQ;=5i-(>|OU3I&Jwd&)&JN(8- zf=kK7x}?aS^SJiOLg$YAJdXA&-19iRe>#e?_+wppf$w)!*4-*f%DNfsk4)e`-STBF)R`RoouzX*H&kN)NZSxChXM|tlwS}_AWwM}} z&n+rX$~c}2m(4GhG9F&g2oAqH@3^^y-#)fwQl*N0)5&I&`D(hy*^{bA;>XX( zm*)6!3OGFPj())6GL08-Qa@_@@hIiZ7G0xR@TkY(Ide1lk5)PQ&d<}}S@$o@r=4AR zIXqtO`>(~>xNQNy|7-pTT-Jpm9{bQri(M~}&6Z@rlX@%=QpU}EEZ|Y^>oHF|=BOTr z$R0Ah1en+7bMPeY@D#hPMa|vq^owV3D4bvTo*oeLs}iH(TRG<7v^? zh2%GP=fuh13SC-OGyvcK7IAkCaX&2DmMnOS&mS5tW!|o+zVXTirzbLKTz~0J{GX%w{UIp=Hy+;-N=XW{THgw@_ixB7OoGL zajtV=jwOk0Zq^4ru7kK;xE|*=!0sEcJFNeGXtYJ1WaBbf$k>Kslea;^%|2oYaZ6By zal3FUaJJC0RxgWjdsGy+3-?kRW5yhPwl}@5Q(aceMGG+^bsnS_NF@|1Epu<5Hz93Agn3-bS5Ea4bp6 zx;gzzaQCx$hupJy^x6uz^#3j4x!97G)b#@8Pm56~|4KQwFL#omj_W@93Ckz+|x*72K_)%1wEypVo& z!Dr?5bRqx$({d;{^nuy9!{ekCRdDVjn@!qgb8I-QJG38YIB9)m&Y|tQtkpldbs;(T zx$^dX;dS611MVfho_yikUF?&3zwm1EFme-_K5XG{$S08(Dem%p5qn3Ijmu==LwaoX z9)rCN>F*sG50>^XbQ)1TW&dBx$)>LItLujUkG3;`&!W2i{x~d+!ZUT>wXUrTD&R(4 z0YO1Qki}gQ6~)~uT5Z+Z*0#2FueJJGEn2Ozg8~9BAS47rfb0n*A%O(MeXmxnyx()q zoo8mAXM*PQFZYxC%-qbJ`#a~{d(S<0nHi_wu!9l2$wbqs)(O&vHwwIZH-GH<7y3+H zf0D7?q9;B7%FFY|cMIA7_u|+#aKnZwxUXhqQ`<}0aL0O?*H6m9eb(%>%n2?!8r(xu zaOZ$)db9czmp5#vf?Gl~8P(R1HeBAr_WCn9xHHTyVJG}WXSIP_4DK(ePv|)Md71=>G>du3jG8L9osrz)FZ_zM}UFZ@(al_vAXqp|w>9e(A) zkDxIhH@Ezvjs-m~+8zv($zS-TrVZ~AqW1CJ0;)#E;qh6Z3;0_|1jM^4SOAy-30&K9Rq@7NrJXUHdi8GLUUkB%$ ze4MbEO1oJkHq>NN+d^7`&}J6gc8k7*&k(V}&2$agNZynk)M1>na0zu`7+ zSu_?}lf_>&igUBkLX%nWR?PqVj&{0e3^>fiNzi%|`X%Tw>{e91pMzmCscl(=-%k+Q z%$s{9{Ss`eJ_jm3*rJcykZ&BcW;63}!)`@!AIr+7zSSa|YZThdn|J5nUT1#TLgs!8 zv0th6=C|NBEAM%@VKWi?@G*Pg7U2Ufx|H}cBL7>2FS_Wb#8-`ei~UM{dY))H*1nmv z1mQjNW=oFTces8WAFyywmAgQ0PPCV2p?#bB)GxOlN8Ot0oB0!`V{H?QUXq-YHiKW9 zZ7+pCSH{TtPHh{6$5Y76_rqEUbyO7quhuOwsWE{Z8wzOeN%_Pnxim z{yV4sMBSR=vCi#eQX96YQE7xWv#4uM`MqNHPJE%lF`hr_L~jrL_&+3YSA)AvI&Px9 zFi(uE64bUVdQZ=VHnZr49NbE?L*fe+KHLWG+u-h?dF06(wilI``3WbZw)sV0JKP<> zt;oS$XZB$cK1w0;eyQ?)3GSZhxM8;uchM_ z{s7tosYge}>u zoD-EcR&Pwcc)wEE7Yvh0+cs&#I}yB>ljVnPQ-4H!k;2uUfAKo(K(2fzgKOjGJluFY zDU>>IviXIlaekJ=#l|h(IR}?A8g`M_=@`~kKVR(m7rgIvlDiY~o(b*{%_9#t-cAZH z0n23c3(w~K5~UH^%;MW~a8CpGOmLC+-<`l^Uz*&Vz~%YB3Fm4adANyoazj=|wK0V^ zINWo=ZOFkr+u0+0ucGgf>&mGYp!N zcJemyhbirZ`Tq%H!ReNd6SfoSuM6?r3#I>?L0mvwNyKk0WG>_V;}vDg{fHgmqPj3y_d2 zZ=#)6gKILXEiJ585~0m3Db2xk>*V5leT#nxZl3>D$o{_xk7^!yxQTY!3a-hhHmaF5UTiwf6*`xNzv7Oe8>{2%3ePQR$3O8up*oQ&2MKX$lJ zf%}M;o&PIh99NjKzEk)CIM0EzPYO=hPz7fb(PZ)q|E*~O657nt1%|W9`F+^MeLUgsa}pQyk8g?0+K2e@{k^M59v2VPMI43ot#>ZobMW87J?e{4R( z)=4kByyu7;`rbZ{7AkT?^9n^g|2Ki}dN+plPUjVz9>Wez@TddGD8VmcZiBQ0q0N+> zpB(2Rf2aLedz~=Z>o6HRFzm?uaedKl(7vI0Soy_q!-gWbhZ4=2`bEqwkT%>mzKf%9c zKfAw}@%E5Pk6q6>dS?B9LK)?`t*b|&Uo<%Be-+VZI~jeclcWu|4BX#F{Yueol*ilo z{Yp_kaCp!6f*td5!s@E^2Y!)Jf?vd3LXp-CrOhmxk+kc`-+34M^nZPbeAum2`FQ?s zf~>dh3T}2>Pdyqu!qa|i4gBsyJdAh(QO2_86Sq?yw(O6T=gmaZrC)TlrUg@Y&Xn#L z`hT>GjMr&uJ>S2Lt)C^@3-AA#un{>s=IS>xJF4HivpV&qtcvbd5rsBWdU~uJ-{+dm zuO!W(z9jqSqDfhq{385R(h`I=vwYiRzajF^<6S4?tv^ba??q_0);vtFG2GDXX!*^{ z%H|hM=iK}Zq0KD6IR_WMcu#o2_{TNhbX?y5H*x!P+|cYO?$WG`>Z2AdRT`nqEU(GI zoo@cDjIE2A(@AZYi^1I^9XH-T7j4YSsJ?qUqQ#lD7D{q6zPr z6@Rz(BkLWD`*H0y<0Mg!KS55`dFFqUFK67|F5Urp)2aH7q$LP#X2nv&+2s5Kd}p0! zlsSZA{IzVk#_ei9v#W2t?)e)pATIR$w=W`=d;U8G#FvfN&HVar;(NS>%p0$VE+F0y z9mjXDDeqdJyBYGF_WUif9EIHw3iP^o->feE#k*=+uE;%^mEA%+VfOX{=5IQEE0-g`<0;eEZ9u)m9$|DQM#oR9Kx67`lo+R5ZE zK8y479nMH_h>{BHE%J9B{a??Y@guLpYjcqAW_xZcAs_Sq6E6n$Gw2fa+4`5o^p#E) zfAJ{Jt<4Edrfg1FZ-V}NdtRr4^L;rSx6;H*%E$cw#4G4uc6IV)>rK?Zi2Yg2xTa_* zu@CVmB7S)hs5CLI+T;8$ADvUA&!y$wayS z1zanuJluHyw)lCKS;+mx%;%AoAhenCnK`)31B|Ey_cpJ?jQ@E4>HkTQm-+vRzt%kR zaO3^k;+a_))ki07xU4rWhU6e zonlhHZ)Rom7tWP>>+@q-bt>N1V3=(FV$s>x z4)0m;{^kXm+LnHEPp-{P(dR~RCV&(6*XpM_9H&n8OBm}ERglL>;-y6VoW&0j|Dgz5 z_6NNdZw;2|(r36TX$iu6rn1Q7+!U54V=}%ERxrL)?@2AsV&?xR^4_>PVh_dc>U@I9 zEqX291w7NGUyKhx+VEcTGF1nK^9ioM=6&XyzSZmc6So7!%>PfEhuyuym1Ed0;;&c~ zyaTc_X<3mrym{b_vid6RqL}`9aZ7$V7Vitro8a7?h7+}m;v=)N_{9fvZbm_9GgbE| z+lA<%Kcl9f+T@*9_Kd}VddmOIzE9g<=QxW(P`RGraOnz}MO`Cir;C>Xgi|_8o zicbQs!ZMD=fetV9fCO(S(PZ_LYt}nAZ7=i;`*K`_2(+?eHWZ@DL64ZP<%Y}rxW)kZbxK{S$qZY zJkKxbOYBKJP_h5_Kce415lyE$)*>xIc+b@AnY06p0d@a{%)PI?wGI8=3oYLtYrGA) z<8}c3s$L%l&vfY*Kgjvx4(~JYeihmQ?8k?)AF==SSHRuUD!1MnTzro(XyVl!q zA7K1lt0EusWlko)SjsB&2Y4>MW;PZ;g4ls2#LH94k^X;D2XMmuW=R|?Nx_*#WYU0O zn6va;Xfrjf4oB|8KPi6PJ^zk`Y9V9qRu!s*ob3Of#D4KPS2{U$9y6p;46_G}bDeB{ z@jT9Lue{J^YEN_Xi5s1LebVc)-7g$%F5Uw0cJd198A~SmNqH28XY`dy=$j+Pu~AGiFNAwkHC%BPvld)_f$3!(=Vp~FNQyY&}8bi3+t!aRd3Ilw#Ns>tp86s zOlgz#bNI-UqQ@nI6ZXTRtN%E>!@wI5tDoO;E#VWb5aWE{Y{L zDkft-=9_k@mT`g!n3Ps@?xT|CMqaMl@ae zO9pCMV1)O~s(*&%=dj-wc^7h`r$jq7Iiq$;xqv0XFem7_&}LRw#@guC9ufShoYve+ksXxZr3HuIoPr}mWv=jRC zC98}+AusFylUReOc+}ykpM*can+f`c1uJ@8N;Db$C8E1RC+|bx-QaDfDY3h65g$&` z>zm;G4IKP4)oTupDpqi+h)Xp$!!(~?XfyRsIUKpKkQjdd&-|Wn>Q3ysPYBl)ry#K|W5lC%V&%`~uvBMHryb+-$cFWs(H{$nA5*8~mY_KMISiOJh1 zuGi1NFd0pEA8KAgn`t;M((BUgx$m_Uz4H9ur0L*@{~_}hIXGFpZi4+MMI9`G`)TUKI7*K@>cwqUZFC@px31t@-^A~r5!ab*Mv6Huq@Q; zPQTk~@AyP1i60#Pd|a@v3pB*&&ueF?noQnLNC+UDe@vab{g{Og70|=g5~H*d6FFj1tCKu!8#>YZ`()Ew^)X$HVAN@(_@knr1V`swl z5cZGQnd}6X;GIG=nS9X|X~SC$-twq_TzU)FwolPxZ*bOvGv4Vjf#Vb@ILuign*^OJ zCM`i|GmT#-`$yIybY5BZ+ElJZkKy<1HX?T?GGIMqsr3KvfScPtihPh5g8>u?y2aM`XOL&+%S$-53VT*WEbuDtzk%4*maRzT4gNDE=?+;nDZD z;6L)|*Wm;D#J`fLert*J#U`6CIxA6+O7qAxe;B=2rKCIe)f-cByb}8V$$YoFXD_GE zTs+aK$hQ}9d!?77q$LP#X6>F1NAANfDGA^IZ+>Kq^Zfp-WOwoy4E_lYKdd*7N>LB;-8^Jl0Bj-jgHmu>Pl>az^xh?vfM1 zFd2Q(T?zUj2yJHVyqI1u;2O3}LIQ{P|4qISoO|2A3H3Sv`V*C0j(!Psks!30wQt4r z+KX%9`~OX^F^*I8+MhfaNB0cJU7=nbm7<7V&nB8|e#u}>8$RRcb*G1V&6(%vbM5Gx zuFH{^{eP3M_X-x^2Pgby{4Aa~vI#Z88%s19{SwjLWy*=rX4d^K^3O|t&$aG)EveT_ zz`4aMc(X$~j+y|$VQdbT1jDqMQK8MOdnxkI!AA!PyBcxq3~QoX+5b10?})wm1BV~_ z=SF1=3qI?GPBy>fHciVlq0O`~2P+B9mvN8yAv=rT!W?q;|E_;5xeJ;mf-`l8qQdR>1KQR_e z_RYBo{JG%UdW6Xv`XM1z4~Ji_JQ%+4QtI$0f`4ZWpE-n*$?d>j3jR#ZD;>Y5!*3wp za=lNEeo2GFp9y|*48N3XueAf8IpoQ2#PGxN?t97^@pX)ncgWXd_DdL>kd`2{ne`Wh z<^A2`+>*DTvF8tx^-J*7XppOv_ZLKy(Jx`_PTKGmgXf+X2;1#c{FhtDv7T|Y-b238 zc&X%b@K(70$NdHH1ZNpzb|;HpLYpLQI6QZ}eyRBjXxCr1HTV5q`u{VA#`9mc75P`Q zkLn=TUbO!3r7+o`;l59#I6G%$(7cvy=WwdM%!Z+^`~-)64kh2@x65S#I1S)*OT{tG zi99`sJ8Rx@l(fmy0M1=eJpmtCqk0nO*w6(h(&IAr|4rTiKJ8K4sg4gqD#fsICu;`F z#uCpV{?zlAV^5clCXOK15NF%HTjW>dA4)Xc`pb^dw8_5#`PU}r*)KfT>#_@DwPpWs z{Kw@z0eL_03g(`SyxI3KioC=6%Zp9Jq7_OR7Z$!t?8tLaOS}&Ie!za7W@HuoE*$Y? zm*MBM5&WV$>MrG8cn9+uFL+({X3k;xR-V5?%5PuJu_?=n+Mt$yi`?{|uB^2VExTCn z7a1~d?H;|SaM^FTZ|ju$#j_)mKS$nE+LAYHoDT1L#S{?3#(ySA9+|fWI6UF&V&c$b zJ&S2j8A;SL=Km*ef{)W&J=1xWnBE0N^1V~@mXz)dBP~H_GjC1GnOE6p`^eaD;WZEMxpXrNApV^j3$f{k!1m#~-ubqgwVLcqXf_y8M&jLYsLj^b@5WPa%#> z(eod`;d^F>vaYP{C>O`|@5}xl^bcy@a`Z_{5ZcVfoudAI*`K&}XHvfr$0_)KBahv{ zzsupPy^rKn6w&XCM3YV0holXEH}G!@?Y-;Yr5(98BsV3>ljr}Y>~qaqj=s4nN}G9mN~~Nz;=Y#ray5=q z%9ZE;rknwO*R*o&VJqtBwKO1Klg%$>{7+hf&}QD*Hb<{_d0lqfoqNQ$CB*ew+65ZE z|NUB(!_##SZJ)!3gdaQd(y~f&5La(eHPT{-TuYKe2vi(ZrrYYX3V3>@)=&saCSZFiv z?i{TPl#b=v4k>y)1)Q6`g4dNV#_I_j)vESir6aSl=-yw_5`;GMZog#z#olM#CoIqW z)$~j6zeK4zG}(OB*^Pprw3&CCBEPqkF=XjUDf(pof6AZ1c_9_Y z6e>6mDVF4Im=DRR(q`VvM1F7SjalRDIsB~OD^!Z1{$J@u z_-TwEmVZoa^*S8#u-D<>N4+jxClPn_x@`Tv-MdA8MgFIWrdz-CubLJp;XU&nb0w0< zwiEa|mhn~T0{O4|znkYMW&A&d=ec`)f8EBHxaVCXPuL%x|C_@5#47eok+)Aw zuZ(3&O-8>|bXVi>c%Rt&H^=nK+7f!#kicR7e+usttJo(UC#%;D(AO)u9R1P_dM>n? z_s7Td%9yQmX|lb@(us1Mrq>qmi@`r2MX!BagAu*5R_|mJeMwq^&}KehFQ_D9_0>By zHhxOT`!O`Uzxz5V z)33-WMV zEZO=}cFRwYQ>D#(*g0x1%h?Y{xoe2mpXER0UY_rM6({fE{GavGe2}xwz z3*(z@s=4Qv@?ZD=P_O5BU8k~7yZkkWm-SDEWv8pePgu^HJu*x1MR%kn2yN!Wvd9lw z{ztAIrPq?>cRBYmo-SXIhND`w`f@Au=PSLx{94W#e-nf@^I`bCc=vpbJR>!iIf`cn z*!^ka_~kc4yB)ZN4maxuA)k`*Bl6utG?_$Cl9nK}nU5|B{UA5KMW0=|anHZ>o}`?= zhGw_$|M+`}`s2Q6BY2MyO*UV3_OQ|jZRVrLWA$_<_l*kki{{^!KLE}?;s5h-vi0;C z#gZEh^BJWP+RR5qv3mM2*YC-%r^<1PU0?n*_=m*s6ZLesT@X2^5luGHm!u^KZRTUf z*pi6X(=Nx!e=H>03QSa{n_?{KYdPQ*Xe>qW(odsDLXg+4{hd?L!UaE5_%TRKkIURD&)7aO@8ebN$yHuK53hO?}>=l`Z&gPgtFkW&g+a86My$-pp~-zErc=F|P6c_Hx8d9wT>jadOE z@OzWTE#UWa_}TeBqf!*Xr>}OhNqI@y@NWVCcRBMyQm*v1D{j_%lI40Pcz1$FKc(#~ zUaoyy!x22j_sA^47u~IJ>j2PZK3x#gE9(I0T|+{y3&3GqUwv;IIH6vzhyF4pH_Yqx zTxc_&z8}-;#oTvRo?actDSBo8e=6(W)%T_76)Hs$Ihp@=vWdPVEkS5ApAAjXD|R3Z z33+da<}t6J;T!N|o#$N{KMWn#pD*DI>)&tS*`xYomqE2YJp`7?>aP$T{#kRCJTjj( z+4J~VV}HeT;@K(kG55&gLj-36e+V^Nhoj`)J22?mRV8 zbe;$YC+idM|C{;(d~|erRy&*^GWFx!=DSL$!t2E>+sp%{rS|GzQ5(Z-{`fZob3Ob`U-ee zZQ~{My*ewSzv2zfS3A5{z^iw7-PxauKk!QC)KlBgc-)Oj@>2{y?DMX#YfJCLbv|ju zbDsaf8qe!_29YscT@{gWWgTP5I_HO)v|Hd;>Jww+6{c%{MU$olNO;fu`=n&KOTC!4 zv**uQ>G@UE{nT>b0PQmR%@Iy+_2=jVb;8h^nDk4FYKhEEEc%={nfMRSZ>S-*ZUH%S zvqbKdU9x5Fub@t??5sBl@0ov>MgHWr9Qc$)qMpT-rUoW~Fa1CJ1m<1n@YSCSNfbld)k@Z#oNWHeJvcwm;WMZH z#U*L}9M2VwV7nx@CGhqIuhlE49LxW+>*Vx-gZuCfvEgSN6?VZYxB z?)%X?^-7sLNqH`9o___C6H3i_-Rf?eb%0|1fk7*c~^3tpLV9t<;y$7R#7Ht?Pw+Y z|EGS-KJ8H7?@522Sk$ zs0r>PM3dEYdB4CaZRS7sM&p&0&D?ixik|uY@3bF*bFZsUIXJ3h!C_wkSP~3#ik=H? z=0CF?j@)-Y@$NkR8pj5o)Gz!0ryUG_=y&NjB`c?bh<#r93D1m!T}GWL+lNSBxN;q_ zT5s91KO)xxqUqLO$z1!&SDpL^dzr78OOce;8(9zBfIs~x_x#t`O4KLj|EKi`|Bv4n zZ@=L?%>=KExIphS>}7f`w3)AlyLm9V?^WWIcIbNv_{X=6udGSF^+Xg-Fkb5QTxc_2 z&5q$OM3dRqy1UWg^Io;DcZ=$E*&y!wT}r)P56&QP z7%%I%B~h>4J2VC7OT{ud1@lXXGYFj1V)c3>*Xr}-RF2c?HT(ajoeloo4nI+^ZDCUE zMj8G7N|R0Mi(lsYeP}aZv&U1oNz|+H-19HxG0~37=>MnLn9Jl%)GPPSGr_~YgDF9= z%Uu5tZRYFNs9fO#U3`Ce%jo~7jSczAt=I0|V}gIE@?iMF%a4^tXfxlO7Q@F+DeK%0 z{Qbedscn4O&Z_!8UU`s|@p6ouDsASQi81^ibA9J_;2%jI)HMk<9~J8#dH0&S8zTQ{ zL~DO?l(Yn)&HOhL!#{>=v3Y^eBDPiE%1$AV-{TjE|Cizq9hu_~m0eB#Cc7_fs7xFz z;p6x4abx5Ul`+r0vN^wfm7T@C_k$q&3wC+m3!7dxYgd1BJciObyK>3P{#cKwDH)Nha7I)zJ=c^7Tm{(CaW)H zS@y8QW&irOC&uh3bJ%5rQp%b6|7ncZs~%6s3H^hzXB0~^H%vGG4{he#Ya%-eKDx-$ zuW_7WN6VQ1pEd*hzdQW69hGkeOAtAk7k9FWeU!8Wq0M~Do@z-X>?mt1VMvrG^Z(Q4 zf`?7c>o>x02MgYtL^uCmCc1k~a}(Okrh=GWH*xKcDSBo8f7$|Y-b=^H>a|p{By+B*$TwmP|{4c;~AA40@T6sr)Px+qY zYcl&~)SdEO9R3FIpNQ&J`7gO|W`4aY?+DKO;54V>NWBt!T*kakSu1fiaRNB|5|1FB ztaw}YhjK3e32{$_k)xy~2=9Sc9Mx;&_shP@*K=F_VEF;$@dffTZ=>}rQLiJvtNb`H zO}BnI{ZjeS4*v@;*orknNoDQDH~8~adR>3w_M*I}*LAwPlwYqSzpMOoFpkq3<>;69 z*K?r_wz@p3SMY%@+97XW@V7Ar((uE2U4B0Kp6>947gL4M23r-!@cVP^=yu?<|8M$^ zZR3Z2S2=wyJV=nEU+(-3XaoO{7(V0S^8W3>zZCqv+r|(3-|}0@_iBePywJxIgf{Tq zdmzQ$!56w|2R{A(boPH&4xqlI_(45${H}8PU?;mTZMfX|0pt<*A4Psw`5fx~rj+)5 zH+V;YH>fSV$nR2ln9l`Mf*k$w=k#3i2s-Q?`91J~PV(f&gHZ{Tkwm?J7(Q6Pt{m#x zS$w=9RKSRxDIZ1L3RynmSVF8LZX|xGd~DetDbJUQrel5g6KM&;d(h$6R_{W;i+9p_ zXEUF&<{!@XoHS_jOMT51KqSk-gm(_o0N_(h7|mYPRfIT zDlg8Z5!#^Rdog_0w9D7D1OIFAZ%|p%@ufjA_f_#A`OdNXlppyYIwUA>72E2$ zR`925UTN*xCWZw6PsF?QKI7$24u3lM|BB(?&V5(41ONBn^FFc4UeuQq|D;Ebe^T)j z`J3!&YvlcM1j!>P*gEo0Dj1j2-ZdoZ+oRn3CU_^bg_rbCD(D-*lpsf+v;@f`C^#na zPv8R`<;y+%43$7Tumm4G|2Lg=-^$*uo#pr^QtiafRIrz>f;owb-y+Wg#5;*M;IBwL zQ&`!8LCU?DXgbz+n30wsyaxqOB>j`}3HH7-`F6-Ebj7;SHo4D}Run>8g?*vUX?u^) z3x(eh7u;1u)3q;USwTOqxK-d*N8`-OW4ZRAUNd{+`s)hb|2MrJoSEr3TFQdM7!xcB zhS{p;LK|%DN8>#3(M4YQ8pr0IB=LEsdir|skwN8*kMrbP;t~X({c%nm?~L_KF**>%RA;7@k=iFRe~iPp1Av$FY>BRIdv;qy-V zE_{1eQYx4DC)>lA@uxQ>-1b`gD#K6%Jm|y z4QYqGSA&0e+xXdb^&9fN$>9qxcRKvT!T&sle;wB@Y6m{g|Ig^vHojJ0sn?GXf8+3l zm-`)lFE8kNZVaFPtMa;b;IsZeqi@^z;rvPEROLZ#G+w4Ue0$np2o%R12!;Q;yc_aTwX zVO-C7k6-0RXn8MMbWuRsL$EBi3nN7mtu!JdDrd;TSXy9>08 z`zs%JxLLmx+}M7ms%}}CebH%^_2ohv{4f*spH;s=ZucF81P=56Gk9NG<=@kB!v3@B zH1h7IGRe^=ZSwsAoa3YZ6MS@$r{6aBGgTc0KHuxA9PjY6{in*QAkwbc@8nngKjK6p zZM%y4%3c+}%FO}kja%wR%J+Pt^OLFuac*6^@E-i|>9GI)?(Y*-G59TZ?w>Ot_|0RPdndTo_Q z_4hpaIzOfAZ=8>J_-}Z@c1MKu3cK@3I3MgLgSjoyj-LW=vC^8IO4O^!FRYpc#`Aig z9DN!05`;F`?y6Y58qc*y+9B^0@+i~1Qt`9(s)&4N>3wqas}|_F&<5L;#_*?eZG1cM zng5@$x^4W>FRZF2-y(-Eyco|y8*G0>41WRFrndv1`TrRW9|Q|4`n1bI`9ons^{_SI@7txiiaXOZ{R`tA9xBr~q=5v;>hM*kS+3 zFGCNMNuJ)@+|N|q)$96_X64#>yxqn2Gga@M)v>b>*y+va|zYUcl6+8zAq z4nOW6#P%~)GjHN#^Q(JvKG5Os?gcyYt|dvS{$zZ85{zA=*Yzi%SLXj;+7G;MQslMW zGV1SDUyzm27u{8#tyu|eu;cwPy*|OU{ZsTh930ult$bnMnNqLV|MwF6s4G89$B}v^_PF|bB5OF+Ly4ylUnMRj+T62(Zm}OJ zXXZMQRe~HPEkSq>b{-U~*E6{GXuh7?^1G_vAdgFs|I4&`9r<0=Rpe{B^{bgPs9x#t zF9CmASg&c9pM`#xo8;!UguN&QZ>-X$)T_wvs%`~C8oS6V*tTa+XoH>Kj{FYzKo{+h zw*mZ{+Q!e;>(9uy)!_>-AL_Z#2D=Q3;Wu$@WjpZS1E0A833=n00V79+epgK=@}*7^ zHJW<{{>(DF1xIDyJkDEJLx~<=#!Qpc?7#| zAMpWy=;-_NQN#NGOAl#Yss2~)zNVT3vO4gkE!X_W@$nFR+!Fa;HN)ZKiTrk6BmMv1 zHisAaUt-5=P9`3p_sdbz5+sjc*MCO-4}74LJh|K4*HqJuJf6|K^2ulv7`d_?zR^Q_%@3C18-)a6= z%^A>6#LhIkdY|3bME@Dv*Hm)}Sf*=V%Cg4#a-j`&>+AMKY|H;Eq;(p*j6?EV9%S8)^s zPwLTKdY@ripDnb(?m@Kv4O{HK)%xzTueLTQ9H*!^cQeEgZ3 z+uMQv82GiCSGxRSPz8Si@oBx!c$whvYr(II;p0Qp{IMPQ{{o-yWmT4?);Duh1b-RP zWVX6%a}Por>~U;VuWJwCzHt72W3)b8^D;QRH>|R*4IJvV_$f65h-Jhz#1DwyGG+`o zPB$HG(O;3XhPce>S!A}3OL!0VxIEUb@F8j@r06;3s3hunCGvlQ{LGbWyH2(%b5sQX zZKCPcuc_zU`f#BQ_9%|GD}8=SJ~T4o_8Z6a8^bsufyes)OEwpuR$8P6*wc^ID}0EWns&(hvDfwGj+$>ezH3*tTa)j996r3%8ja8fdya|Wiw}{rA3!Zc z8~U!@3jAO*_^w^m?gr-8hA+I-?x^QN8|=9x!iO)vCiY%FS-0CP{&wK+x*2?NR4DJ- z1BtsieBtFlhrg>A>~&}ie@Cu${Qml{-531*9DZV7lW^^J1=(feqZj#`?7p<&T63f% zk6^C{BLAfJO7viBn~C~X%lf}t-bwX`dSpK$0jS7L-&osA8IYr-B}g8@Uav;}34EZF ze7W1&*Hqh^JdAg%cX9tvKJOJgTjlxn_>O7*N$n_TPr$wuI{OkIZ^rgD)s6$pbnQ!7 z*4lcC&<1;-AB{I_E4X%uX(4V`YOe){_mWjENykwyROI^=ah%f2QPL8GHrV?Q(RdGh zbdguSZSHHTy@NakgJ0_K5)eYARlL>iQ|9{!6bAEk_?Q5!i7K}%PT91CM?b#FB;712U;|%yf7wwRj_5YVg zX}+oWQlGUwEhOJ(^*%ZJwXf^B&;~#HLkyoa@7nv@fj<%at2D1vd@-Zio|xyYeSvrt z@j@c~MeQfV{~GNU{gwK*oVZX?r5})V)UgrH`l?xnxqFuQLfSz&R{92REuVw6B`=!Ib2mHo(yTa8U zbk&t(#|s8mQ#EEvr^Zzg3r?e^cDw;>B%P6MYsMvJ{4(~oM*moBz*Lc2lya({* z$1GnhmoG&}-=zn}De-=S-8f;ps@n@(olVxGUuS)~U8#h7KEbM*s7|J=c=w=|q#+m$p-9bGkws?DvJk zXFOdu7X4R*`Nj0i^M5bD8vZ{l=MYC*mFan;V#$q$X;ofmgZ*Rn8+>#Sd%IYeRrV`p zB2NsT_5YWPV)**rTSsL7HvG%T*JShS*n3cSnO+pyVE;da@4bcpPlk`V?1t+vKlP^3 zm!btdAx=!McY?ph z{XhHtFe6c1<_nxmejWXP-2-~B&;$qk)4m^OvjamBRKGa=)F#Lf9Ki*N&V&sad3hUzW?{~7mknYKB&0dT$6Hp zjc79ZbN9t!zYj6z^@~HuVN0N?k`r65^^pE?*~fL7G6@{^uKksb|6Q;&h@|K5&Zbz zn7&K67W>|x(_B^p;UvKa{r}AE93Q#*Rx0kln>;V_I^M9J$lPj6F_E>DmKQz0`6D9! zKr{8KnKsvaJ@FFD?|=47d9Px8RA)N&>*)VUOAy|JAG_}{hvhBxVQwMi-9ULC)kb-< z|8FMiz4PxCeT4RT#Bf?yxT-C3ciH+8uR{;U5$k{Jb^PN)?4^4NKK@F)8abyE&th*N z{P6AR+~Ai&zx{_^muRt>NriC+=n3d)L8%bx!LPsW3C%* zU6#ld^$V+dBX3XSZO+rPtrbhIf;W_Cy7i^ZNJ|jf;3pema`bsMc&FP1l~czBT7SY- ze8al~43kaY$+PMXhj%)7;rgoU2Y9ESHyGQ+^W=U#`#jV7fmOW!cc#r#n0^zu>YW?z zpR=;*GwG}T>~M#B!NJ?R@koe!lRdxAb7Foy_A?dtUT}Gj`24c`a&@CU!+jiFlhI!# zb>wk}dm*^D#Oe?8*Q*Ak)SthCa~U{wX*jX^^9uAPlRne7>J^7`894vUsXxEA=ik`p z?blCK`L>a}6Yb+UaQWWW{04^`t3MQr2I*&3oleBxUWHGwYCdrVv60ArhAkeXeHIZ- zr~WE@4AK&W_u!DuvHJU2pPO?la6;aN(2O&VbL+1gWmZ=dCGNlhpddc*NwCUp$!hbG6&avAC&c3zu`h~PsraF z$5ceunS2*}KJ%V3URnJ!@_#67Z}=0so~ZUJT%}d{SMQLO*qOiSt|0 zi`R+H?oh6G0p}m!EOB~G=4%aB;E$+fFI6#>idI3D#b9l`e@$r4}bOk#1r(I&<5Quh`&Er#%r?2CA)l-s7I?025*Mt ztL;X|cOjl_-%>mAJ1}-7{+M_w@oZuNy8YT{x9G3v5x;MBA4QR)zj~0K3-3XMwbGxJsBK1F_Oz=A)Tc$UK#UM_U_%o}uL45TT!k7o#0pU@8c^T3bK8zl9w z(?eR1t|i~m4qte=*5Na6aM<}VeA>_ILG8f53jCGSHwIEFf4shj9ihl|7tv(awzpbG z&`KK|_PVR@(k|blPJFApCF>dM|1l1UllZLv&uj*Nfy0lttFS{9IsZ;H+5FWHaQ-)k-|Pj4;|oek_4Glwe{A@OJ|p^% z>N|4yd2#!^n&3U4!c{`+M?NE8lUdvD z>dzcL`@6e``{roZ^~1UEXQ4c?{*v|oS-XHk9m>av{M&l`0VkX8y&^3^XoK!2=lHi@ z*gh>;4{e~Gr}+c*Lc0&R(;aT)--fG$DqsC};F?T+eF1W8=WzD{_u0_DL>}2cevs$w zc(`8IpLlz&55VKP1eG)Lx5Cvy!`lZ8lTFuf>-SL-p$)pPPWnBv2aWY!T^DY+w+%V> z0@qq=3a-0AJ*qz4gFpTF7Gp&|D3~(wVSXT)N;K| zWfU;K{s!W04wvzE&%cE2M%Duc4j-jU0{u@Ja%Mjr$tUEz1w7MDUOfuCLB;z67$%#} ziPZnW;avb8-~NzPwjNz#^C!$N_zfSnA?H2dUaonh;Ktg`V_DgBj-viCr4icT$is7R z8RyA-hP;cofw4qtyZH;aHV2b}8*4YTdncpLQPe;0aIXXR;T+uiY(7KY#n(t(PsM!} zTsN_kYoEgIM)f=sT$54f4(ew*+*`r@EC=^Vn`e-B>@=RHxOwvo^)tZz74@mNt542< z>?co=hYeQR%VMI*sBNPDO^5p{FF0yap#}x zLx3g0Fv}edzSL2xBL5M5zkX)CKaV(08<*9u0RJKI2RVG_KN^){nEhv-*2(7A*KpqC z@Y(-;^a-K=7?bM;uhTcK&q=hK2Jo|K_;tt`|hF^xyT&O%mkj*MF$zLK_@? zOXNSmhhJab4td%CKg;%+q~Tiw0>7aX`G)-~yqGJaw87DJF?`x-eQf{#h~eL%?{CNh zpF)D}|4+*A8j@X?dfkAng%=6R6KM&OM{vyX5g+h}j=sMh8rc6oYc}P6hbsr?N5TEz z@bkuszgJdvU+QqfUJidY_)nXimj0k&2>5gJ>vzNM;PBn(`FE$`MEya-3FKk2>6{d4 z2|^njE?MHb(WYf${&W#o*rKa9w|(@@dxm|896*MSPox z&r<&?aVmLY!y5leyce5z9`Q;?@V`Dt`7%%Gbm}+s(X^ll@4>N0g#D58mxdE7 zPs#<^BuhnkE z$}`@-H;e<%WbzxX;T%2*LL2aH`Yw_%yW{%z!2{16Iii1F|K9L3Xg0{*?tbSNOZ|!W z?+w2N!(>yRp0os^4SI#o!#h8bIY50*L;T}4r+Ddd-VLqUI^#2e8};uEk7Q-@8>pwG z4fjKEA4&FiGS(1(9RFBCIxf%u&-zlYr{G5Ydjn%yC!;SuHfae$8}#DaQ<4bVsqiKK zIR3GObX=bQo83{br{ErG7o?pm$ja!8k4;*F&;~yZ-$xbd8NS3H7r&8^jyna~4E5;} zSH6+`3*T0v_Mzbtu&yWGNxYBvB=Ia_KgoIv2a$U@(RA!LNSj=)n8JJT)A0FD>~CX+ zYeS5mM7v@C-)!DDHvjT8Ib-dWF}l;K`q&K(4rhCCHs-X~f0;jCk8YXk+4XDiEBdC$$^O6D`-lI>e~;Qt z_|+xDqwP7_)W>f4kHgy^yx->3-wN}`Wi7MmbuV2`*8gXBYYR7OuZ;y++0@4-EkS65 z<2K~r(*DICm$k*FcfC~HM)nELJ{tWF%`exuy>FC0+ho)_LfUYT_JZRFM)tn(FWgt8 z*Jy{4z8kj(hke=e&rQRL>QCbV)IpO;eR#)674VwavAMdVcToseie0Uk9zN_viLI4DX`;uJKo@bHVZ(Zz29lPL(z| zp*9Ei3a``t=w|*@)){L(|M=xR2hw?;v59(i2ejBk3GwkPent2dDYa9L4}fJds!v2( zg3tyh9+!iAi}_Eo#<;F4xO;e~$;}DeKSTR7`LDxuL zPW(6;&o;inHLYzqIPCwMeVfvld`TQL7=km2I9~5F%t;RCHZM47?`S*=zTcSK_cvmA z#Iz1L5^}x>{%>OVZanLDR@w!@pG!2^{6^{~X$e9bob>B(JS%p<`H2IDj2za}9Et?q zY-o7j_gwlOEl+)JjxY;H&Ny>$%VdC&%7<)=2-pB0-;Xes}_Pt}V{$)D-xijbqytUx{6Flsw>Q$d34)Mn9wuEuq68xB@_ z23{BL&pzju#p`iQxR+is6x<_;CaW(xU1M`hl1I?{IeYFdk^dp&zli*Q*jE0|hY9mP zNiig4SSQJ;<`ML+h@R^M7nxJ^Y82#~U#@1x4gzeD7q^F(PRR zLL2lsI_XC-R@U*PjPKUrqo&#YHK#+%`t+Pl4mV++250Tl8ut0EFAR%-m3xCVQHJWKW_TAfm6w%CuzbwAN`>#xDL zSaYwU3GYGQtz5spG1eY;#XhbzjuQI*9rDKK2@>^b@Tl%WB6v?Jrlbt}aXD4mpl|HG zi10yKbnlU0qubCo`~PO!xFV%K56(V+v}TI(AehF>i*l;8LEmuxQ21m&;+lKA$KGW9 z9p(MJ*Yy>%wW;`OX(V69ZSWvLj{cfCdM>oVDek+Bs;3vZ_IUTBzPJ3dz|Z3dM>mvczcfBetMLxoJoKNb+RH|xmv z6ZqJk;|L<_O^s#51;m$0_fmeg%#X;wm+CZ|_p=VW7d?yL@Qy6j zj_5OZ=qbbWaOB`qv#x{We}ZBNnlF7=lN6BDgMnUf>NcLujN*SaU4$Nn<@-fVM{@5_ z@b23TUg$~)9_0+C1jE)5ndT9k+RNd|ea8|Hj#^#51P4>UqyC_&A9Io*$F8V)Y|y$^dF+&c8VK3Cso z4(UIv&+z_PrGqE(T}d?ARkx%iNM6CIt3C00)$eV3koyi#(fg&`do{R!|1R86`Q#_K zcM(lyedl)5?TRFM1*a7_-0sYaU>_=D-=BB=-NBKZ>af&G84uuk2rm*XR^9Sn?$MDl-1F^mt< zIps-^Jc84v#o7V=R?|f(<-z{HS6Hv^M%_+tci@Gr3LgC$m=X+oj-E>%!D)@LcJMgY zW8eRYYrrJPX$R8(vu@q3H+;x*S9$GVV1Kc{O+%^Eo1{$Ld;oa_1AY}N?{B#FU`lycfHxjI<{VSYTkzuLy@7n{9iCus z&~wQn7%(MP-po@pElIU|PJ*2BZh;TR$%h}*MtMV}?d%KkH5qm8yy**v&$xKtwmJI7 zFOzw8+4It}bsPHr1YDl^JRFBQ)$a9-SqX*WhjMQ&$ja_Fp^-*OLAwzZ{x7KsygUaO^hEM_3q+j~|hr=|F8=^X`t1dGK*(%nmX~+!Wt;9QCAe z36-(9{b}AAzKYHnY4q=^odRveiLQT9QMyEz2Ni%tez(Fm;Rq|bT{T?+sxmo zUhK}g{}SILt|4M;*1bWTj*g!tK1^i(yr~bdJCV7Rrkhj`|C=At^EpK92|FqGh?l!aj{|fufyNwh5r`TQetmRC_*wjSdza!dQh8!hr`u@lZ&e$)eZ`Kf+uT0gqlOSpLntuZyU%|(MHuMdZ z>iaSBH5qlSr};65{}uSZOX{07H(eK!y>BgJRNvdk-HH1Cu-A1?M{wz{QteHTHtZgA zu}*f?ZS(WS2YCf&6h?Nhxsm&>P0{;!aQP0`;icb&8!DgtMgOl6O=iCtTh{!F!{xhN zXM7UbxwX4-Et9VQm_+$@?q&Ge8NSNkOYBRooeT9Lu)S;7|5i*9%&`BhGD;r7pyF6N z#7}9iORop1cJEX8=m8(k!AF|iL+?`VYde##$>=vT$4FX&&<2AK$!Ujw@;Z-xg!NN= zp|$6G{&CaY^^H-#w$_LCIK~;ho%|bf#u-CL_G5;f)eukwe@F05W?ytlT7u*e48F?S zRa4l#wa0TG3+58y?S3uu|8x3)*Kf0Urg6dhG0|l7rEQUxAbA9X|K{+hgKNJ6Z(^#x zvl19LIsEKLUW4Fgfa6Esrx9x}O0AeC|1n^h%)0iw_87+x&%6x&%HD6W$&Gs{AN`(` z>>+G<4*g%`=GWu;?+N}$@aaoa+x^gCrwjiyjme4FJq{9h^$LSVey>hN#yf+1bKoirtU(%-F(eg7w3lT!6?6MWd*ft7zMAJIOa zwSOc3Un-g$ebN#nk6_3RF+Oe;UfNL}za@{~QXc2J^2i(_qs7TKf`wJPIF| zz(<ziRLXZ{@QuOB1IJ1VCZE@yDzqWE_V9O^A+trb?kG; z#|-!w8`f>#q)ve(*#3!L_@k z%k3nv#*o9$I>!HV7Q#QGB0G#;{B=Lre0e1Fa1?r|*1R^Ohp0bThurWY!FaO1 zTJi{nJsIPp7uSE%4nF$BN7Hxlp{t-)A1DiWF+PMRTZ5K7f??mr_@KPj#a1C>{bSg| z5`MzEv*Ckr`C&J@c9PpajtHGopru@{Bbp9;X?yEvUj)e`7(UwZfq%5_e(J}2dM#NG zFXvvy<%h}qgN%Pt@WO6E@orO0$;hy8(>x`QVE6+uxyN$-{8as$1hmRTJz)NS4&(B} z$WQwP-B%IQ)`;OI@4e(}GU^_Ub@w`a#^u95wtW?woL|J=J>AbC&jz%7(?&bI$Lq=- zi-N;mbn@rg!6QcuJ1u4h*F6co$*ekE_n6_6M=;`um>t9~pgc4rR*|L5+-`0reYpIh&ajFwrn-q8m;+5L5*Tjvju zM=)Yjte(Hawfl|ngx=}@=NMePCF*%K`MCa{qrc8=vu%^#AK#N!Pnd zkXz5`|K}bKAD1Av_&>Sz{K)>M@Ac$sGV0pJy7jKy`F{4u2XpEKX=V36e)}_C-1Me6_82G%+W$ermejTNwY(J&W?buZ?=%Gg;4D=s%t8zUa2a?E@r_ z;OwWOdfsvxe7>W+CG2Pm`~T*i3*JL*ouJS%U;`%Y$GblNi1;a>y(H8FkP!nNJ>T2kMGz`F^&L2c+8yoA0lA)k?& zj~xA$OY~gw2+nytrthI#>zk_Ya5^o?$3^gQ2YkSPs=k>{)B1fQ`I?M6SKV@>!@mRk zuXFT$tj%l7vkt9)QGMslYq#+J|GB@TebqVnbK7~3q+MxYoyN)Rw}?({4PWvI&i!f3 zuFT|`YnXAn((()N?gOu3b9gbk@(=R)t;#4zzvUlJ-uuA2BC;#+;kVqFs_#&Oq+MbE z|J=vmquKG1+kXm`LUH|W=IWjzJ^%*(OUuuRR}mRgwCq82``+B`|NDd3wP{4RUqa^Q zNJ|hIf^(N9?OMwio5z!9J>G}MV@BuCMqk;|80kAjf@C}Ul03{0Gd{GP_h$)=J(4U?)T4)^eOhQbvv$`E_6)L+STz{0-vwBcCay8FK8_QztRArdY*$H zP8>=8`zeMHC|2uUF8@mM|0b$;;QFoJ_t!(~Zt!7s$n>E7S}q^aIJuQE54;#3!qZ8P z5B7y$Fe=8!UR>+i4nElbKld%oYcqV96Crl5b!Q@eMe6|c-b!Sis`XwXHn0^NSj8Tp zsv$(iu2pXTtL6Sb_?7awoXCDWf*k$UQF<;i1Q#rf>ER@d{ z(L)t}W%VV*xB0FR{eI0q`QK{Z>GTKQQM5hSHn(OOCV&0b!@2iZXrF>6J zha9Is%iQz&Ba%dkl<0weA6-Z=orL}V$6j#ZfiXQ$4y`A(Ll4sbf6aGb!WKJK;lC;N6<*~^RF(h#>xt@Qu%eDD}6XnV}V%k~0>N1qF( z1jBwn&n1uG!dVVa_@e)By)p4V{A}YgA(Hdht@Qu%y28gdt{>3->M;_5k$f2!I2qN4 zA}v8^gNt@`{c32pzA=A`{@4GAaWnlup1;+~_kZT?qKsU` z>;K6kxcH|@f2;K`HeVupg+IU^9NEh&kgO8*p8kKHYvaj&D25;JhbZS(Yd>=ITR%|d zB#+?Y+hgq=KczMIyFkgBl+?pJ@bOaIb|#O z*Ih3<*`2k!A%?LH5 zfownENCZXjFD9Cfb&ig-1fdNs`D?NtV9r$M^JLHRhsUJbgY~?-dEU>wg2odZuI|?! zGHle4kt0S88*C3s3oiY>lhv29Tz`$j{h1exKG4=trN3SOAThLW8zcXBJ>UPGcN;jp z+rW`x7Mx!a&8INTUpgF~KOa5J;mCd05HF7Eb&}(J`@jA+@P7k7WvBYp=Vv1-MUi}& zqj0kM>*@DMOAy*%^eiusM9hA8$DikQdhbQ~Z{q*{diMX%W1YM)oIle36}&!!`V1S4 zaz~suG&`~t+^2{ptLgA@%~J9RMt>CR-(Kgw%k)~D4}U%T|K~jnUO0c0iWl{7>nA9t zWMtSA9NxoTaOqxA|F-^duE+NOr$~^nr|a4OKac0p8;7C~SqDG0xB5JX{7qJ! z`&>WA@xgQHm)@Q1-(sQ8=F5B6&nG~td*clcDEDf~Zj#&EJ0OK|X+z>;8?ReCP8 z!DXj79J#NEI0t(nA*$9{#-&Cl@R|RgH%s&KHpzFYzL0%5db`O-U+rY_*RSH-`f#BM zF8i0awNS?L>%8sLp4X$=<+m}`Zkxb)J^X)6&K^1X{0t0}&2;vm(gaRzK8*C0)XoE4Qo7}PT^f$2oe_lAwm-(fzev)rOpS{RyZ{=N%{)S#o4#xLm zeje!)JY-DMr!ktV&ka8YKOEo3>u1klI*<7-cK+S}PuqFGNl~PKzo%zsmlbT!cw$08 z1(nR1^>o=~VPO+2m=$x*IiZ-&oX?yv=j?eZNRS|i*)yM6Nej!8mdw82=c(%M>X}(Q z{;%}sQ!~@uRnPBvo~nB4si&%Yu;KNGlb#^mNxBw{!$?)6{Ydz*)0y8-KZ*1T=@I4a z|NlekubgCb=uh8A&xNk=931;?p87kA`ZIPaS%0OJG3|isj-GpG)!%_&7~T5PmZsOK z7*aMk?wGiLOh1=)wc3c7sLxt(n!@WzoJ4&d1?>YhpM3k%;hRIs2FKa=ylVTce>%^lOux_Kw)KJ& zf>58a{Y2+pPvbu%+vnZjn7KhxpSxt~lR2Z6&7Uqhd&=VRJopLsIQnEPLEm~L>g{oG zI)~RCeS(wF=VZ!1uleNLpFUZCOWELrNsd0B;@*8mok@Kf#&h)fI{3XTzS}-`G4^J9 zJ@mdKedPHwHYJJ8UdlIq`i$rQ=wlc>)| z%9}x0zWwQq7KeT2C;sTv=g-{xPrmvzjOWy61NdRTb?b9i+dpIsG&1?q7xUZLOeqtb z)F;%ZBhNJY$0?ya&UNPhql_(1_K)3?`ka9;Xl3(7XERz`Ie9<%Ngp`+>`K0Ga&cx5 z{~u-ccIDu>`kcWW7A!gB+vi*kDI1)$EY>IZ$ed4~hVg8D&e$9p$0)6&z1hv^a|UhH z%H+>z$8Xb@rA%=0p*i~Ww*DvjJk-*g8S8Tf&;O5#^z5{o-Lv$$XC#|H1D(y-MQKUd z;AH#WMVU{|U@Sr3dbsvxMlW#A4zDM168aoMdDCCy+n+JS;+*XTr)=!#a~JM)&Zkeq zc#b~%fN$(`QlGmUdo$xg=$%M9)N5TdpY*BMI+OBR7rbD2UZ-@>T`hMDxv3Ll({;*?&x`stol3$45M39XQyi!DI1*XIsJpNjQZ9ifkXU% zlo?x-{R5mteO^lWbF{d8`!g=JIIP2;+SRGg)46w4zWOwb=hP?f{~L9e<;%4?e}?Gn zUMuHAUU1qLCJv$fV-)uo`{hXJ^Dc0n2(M@1gbEd$r%8q%gZZ?Uk+Q*Q{Va~;yO(rh zK7CroQD_4HN$_8?_@d7yJ3l46_=_`Gd$Kb5GhWbh$t-1p)1D32D}--59v;xQ@4&K> zgCtV|hy8z}%pOA1ZX$g;6I8*QLNc=XGel<-gp!sGPT$4R=kMIRP46Xf#*ueSc-_?} zIIccfZvjgVgZY{Mma@U=>_yTu;b#KrjlBAdCa4KHKLOv+HTEXbClgem_mk2T^8Spk z^jv;Rnc(zEp*|fujUDRQQL<#|^LxsC5?*)ZbS9+W&BTA2VPx}XptG5#h?EV^sEzeG zQ^pcIaY)ER{D0I}E#O#vHjkj}%cNDL8KiH)=}98?J#!ONc3pnD{LWktevQAO^PQP( z;31>vsteBL5SfBAu(5h3dXoD1DQ`VT6K9=IMfJ%9S<2xDSe^PaH`H@O|7Ym`6xJv8 zv)J~JGX51zL6h}4^RMtU%iK_ZG3p=A1Xb|5kcr!ar(zh;?Q8pVK8^q-%>U>^BzZUow&b6UcE&V)C4~J|3@uXT3P*r z3986PtlrAx&)iGTC9{+X&Rh}dGwvVg-0Qiyr8m>LUgEVG9r+_}|8OR#g10}($fi1* zIY?aoEb_&pcMo1xm^UXKxnj6TZXwepOBNkp9X|!miFd znKI$JY(ma>f+}`kCNYzle|B@Qv= zZQ!P&$%^-S{JPr5X3dx|FL z3HhH!{?PAB_yfBP7P%+A?)e`e`_HW3{&%70RnlG?FY^3F?+|`v9vGPZqwrZD{>&RZ zf7*WRQCP;alRtNzTfdM>|(=ir>4 zVS9G$z_HkeR+1&l-cF*7nagDLTW5kUcrun5-TE`7&3vJxq-=1`Xs10b;og;cFWGO1 z|Bq(PPL8B~a3<)2Lz@6g4ukod{+6=AIoNhRlYC#0rsS>9Xo8-o&tJf|?J;Q|n4k;2 z1xnN4&eC)FEoFjpD;<6E{`W(PS8j3>b!hlZ%E|u!(bdXjmYmK69lTiuU>Mo_nWD31 zEhA-va~YHM40}6E{D%)idQN>3{~tXxyzcf-a2$I(Ya7LqjEc#*98xwoufWk~v&fuR zpV0)})#ohM|3?o~T3O@QZrVR)vF0^%8EFo(WyVHqn-<- z@En|Xd|038E%ZkY>RZChNsok_{QuABXujg=*$EH`9=6`V6Pc1{V^`)-%y3V+n0kj|2|!|Is7E>yADJ$LdqY#aXqi2hs0; z$Ae|$;#4>X^A`?J2(-%>WX=nO}n z?{V+#y!y-=ADHzY@F!S&*WUCp@qtQlzDDBcjao7tU_v)&L$wwq*pVD_GhB^eFoo))Jb9G*3wz_#>59^_g9*d!JoY^Df9ytd%^JHJoSlB-s4S6&#h0M z{~x_7yzaK!WPD)u!C)BK{MqPiw(&isY%rX6lPCr0AB<)65j|XcGkdVt=ADA@dKQk` zKaQdN!J1FL{n^LpZz&rLAMfaMDEIp3)o0%L!0e;IH(X}v)5Hg6;|Exo{Mje++xh{N z2`=3(k3JtkpD%>+IPKsdIiJ|Cj|Rhmz}{n;jVE@gvD>HB&|+UI4Yv-0XQ@BDc7jo^2(_zC-M=Et*# zL65zsv-^;)BV9;3g=B5MDY=e5MIQVBWRk<5{g|H1Z{az(Y~Qdx(OZL!N3zASmMx^R z%`u_pXDHKMie`@=$@%f@F<=uB zWb$V-|F=VplnE|BH`FJ5hx;pR`>d_0O!ytMSAlb+#c|`2y^{0O`VNt7zUZvp*bXTh zuw5u>pY<}9d>7J->$9Hqgm+E|ueFHs{` zHn@`iywo%7O+8~7^{t0%Z|cjyxjej{h2xAL_4`x4QuE2T&$%2@Hn@_$sArND^BxPAyUZqU+M`ZV+7di($@lV4BFgmXEhOmO9Mp+4a|wBPc-YQxMVIU(nfl)1y= zxc#Gda(-NY9vDV8qq8$D-W^_W6}DB+M4xw%_6_O9^;v%!IQNCu9eoOpt55m}SaQg> zUq3>BOWEM6qaA&o$-QIp>C-ZvH9xJt6#U1PR#Km2S9^0a^o&e?Ju#E|n=S6+;7$(p z>Bw^k?ekhoZ>Dqo25_Daue)+4=cn}}BiW43?zec)d%@L%9DTk+z7s=w4$eK`ycS;1 z!g2NaEagXPKKb_R%^Y3I23KF|=<|N=$^ZY!k=XCpJMa9op7{Se?^t}-zahKo^G)a( znf&^f_-%Y^DHB}%bEr@F4&yh*ek;L5`(*$BJCiJqw9kgRl8Ryd`16svgQ`m_s`ViN z>0j@YjBI|r=**Onvca|C|FqFQ=d|Ts)ZQI^vj6{`57vMqIu#t^>R`!XFu%~>QZ~4@ zd;B~L_{eM&naeSalOrJ~@&9+e)XR3b|SKg3!S-W}O%lOxko+BMkdWUpBiMdSu$0WwG`c<2l%J7#;@cZz&sGKgYbEL-XOM&9VQYmQ6{X zNtIFweAfTRY_7CSd&|M6!3qA6BsyQH?EJWe}f{eMh2?-hHka>h8) z%CIZ`oV`c`Nn4UwGxRG+dyv|ab|mo}oW&S^=v}Jr%h2S$L!-K&WUW|>BvcXLkIQYaR<~*<#_-}z9#((tr#7N(@ z>`*L^-q9$?!pA2hBfDwC)08Kn5!~e1(Yfu&cbwi!_T%@!Gs{el9aVi>yevEVoni_h zgZ-Vw8{!2wyLNOM_ut8qJC-1~KYtA$hll(n>fMx*TO#i~l95qu>E`zUcU=?XN6)1FYaPW?P;6(v~?l_!oo! zy6tb+@wxbL*m6BwyE2#ke`Br)uP53UIJS)o&aNaQo4yl_b2+4JaLf0}ahkDN{|7+c zGqwO5&})pnKQkUb=JuxS4G!+&s6Ut0nakR)=axk>`EwadIG01p2Dk3#wU!e{9&a!4 zgL&Wo=j=^$uKRP@|2HO@44YMySO-)L&^rXzHIHaeP7GmF6O;m z@{Z?)!#uy+GH)-*oWQN6tg-o~9uv5B01@1yBH8qvRh-KqWrN%7^A61+ZiRWjmAun- z;e##Uvj2a~6G|fwu5t2IUgG^$Mt|<{{65R#vXA_>^RndSxx_cddaWM+o94+cFZ2H~ z_-S&O_k%?BT3Oepykc;j-4OGziQtYWjWl$$ zE=TKcDI47WRs0@`xj&IF&$_@|8UH_C1CCU(;C!H1lF?wAxxSPQ=>8ii1<5y>WZ(N2 zwU~%wDwiWszf-~gMlTyV7bHvR9ifXK0Bt$^xu5E}{Fbu89X76|{-SyBZ$(vK@#Oa} zsT|rjiT4#{ewL!PAI**MBp}k)1Vqezm76gS+2!z6hqLsz&4GV<(qEr@`V0wwZGZjo^;vc-}adeHU}H$Ng9WRdhnnP4KZm=^8!9 z^J7P@UAVtfmRuo+rrHzzs)6VK#%`;0 z4SqZxODVn4JOY|elkOqiK)n%jYA7Iy-TuXtU8kQS|1l(^OTU3Jfpa;8_u#Hx&b*N} z;xm3=YrG!&dad4kDQUMFj-X6u!>x|Tb0Rx};VBzjvA+|55?uU5bT5Z5eW$_t1JDTW zdffis2;*@BW76C_|MSJ$8u4O7B6wGjjJ-G5#upVD!CfE4|8D{x=pd_}9SNkW zT|3fn8GN|&WsUpkxMWLFK=5xP85#B6Yn;m=WrMqWnz&y$9*Vi^_Z#o75`S-6e!r{X zX3F+a8m4{4;~|Q-W?OI{BNaVI+c5)v-BEqoCp6)@K15@ zV?RSn=^fGQ43d$}Z}>sa<(8BU?xpX@NuoczhJD!HYxQYk*7e^gbB^Se>j}M9*OXc7 zAb5=TRz|-;bhk*0NZH`tM`FFs+njsj^T@^j|BSs@%jCzgdYvbB*7y>N$+;X-Hn?}1 zqgUqf4KuRz8gZP9KQ9FhZMfOnI*Vcw?|^^dC3fuUk;LBZXDWMuV4hx6L&J)sfY_h{_D&11gQ zFei_Ey#H_PKi7m8n_aPc^WYy$ISjU$iVBV3KKuW2nveO)yp6N;97~{#xb19SH~28N z%;-7x-%Ke%6#Tv8eIK6ux5Yx*VLpFt-aeFlN@*Be z$6qn}HvZZ?{0gw;Fg(=iZz&tx|7`46zz;fF3%RSne?@7vfRBPj?qf-Id{thKu=uZd z!2|Yx%QRmt`Sx22{KLQ>wI=*t2LD{;K{6U%&an8Sz(2#0{|N5at_42t{~0@JP58YH z{s`!r4kO?Gyb%_k_1gzNcks{P-VtkoKOFpz9sF>-?=`G^Nce}6qW{}TMrL37(mc~g zrEKuv^>&>P|7PBN(&iz(c-)=G{{OLGhS#x|NgUJ31c$f`SaKN52lcm<4IX?gUQYxc z9VFz8I5xdJ%dYVL-?2X_Ez`~xS-Ya8%yn%)FGJVJ=FfYS-_Ke6pS<9q&Ac{pX4Wla z+^wjt7!nV>iT=#`|JZO|DC0wDHw~9`Dh`o%9O-2}lW%{XX^T=ec<35yHznV5qzBhR z-Z#NtpmYttNql3qgzitIaTZ^A`A&aJ+2Ens4*n?aJ+~J4Q@l2YtkqW%pH9W~5uQIE z|7rg7B>bKEH7cFlvSwrHGvcbq7W4jGLy2#RR$gwqOZhbfM{Qo%9i>*D1?3t8O z5Y=yA=o&u##=ZG%#&9VcJklq3K8(%tdTffndr#7SHZuPo=gtd5KcUyKs-Z*T_3=hx zpU5nS>aNku38ZZB$lH!y|H1t{ap}eyaQ4&k*?LtR(W}^vc^6Us6w-U7FG)?S4($l1SN!J>hf6AxSEAwh(l|#PeTn^zqc;r{7URj@L?3-1up~mvnEBpV) z4NzLy^(v*z4Z+7wTHX4M#2z@8L&^q^mgm%~w-@WlJv^_K=r+-g82`r&*0RPep3 zuLM|=agN4+f@Ng&8>J3!(Xv7#cyvr0=V*MLdyyPYzhV7<+(B!^iw%{?`7p`&=khJ* zatMv!(HU`^13u6}9z9zLMAZqoAArWuO3Uau_D4j|l;WP?6Zf|=>VIc(E{Bv29vhI1 zbMTH{{hzI0>GO+bv|yi@|BpLGY2?#)X|=P=qxkPeGW)7iyDtD5!DEwSea}CVeE+a? zXFB?3{y*;QHR2`p&EEXRcQwC!`;8y!Z=n%9HqX&F`xP2rvO6Io(<7?0BB1buzTbzB z;URws|IZfUp6DC@vC+t=|K-paj>o)X=JCN<`j-Fy!B_b04#qRqei#pQ#7*FS18$@j zaKreAY2U(Z53whWm85-1%gE~o0uwqfno|}aH%aH$8!*L=`5f|#Ie%LB__<(uh_M}I6j|6Ra z@g=n5eg05dzwy7US67knkrq-9ggE@B>nT5v-&g!$d9C;P=o}r$p}LsAmHrmqgC{!2 z@}n2O(cM@^XfhThSN{2Jk^erWW%_w;{r8e~H=lZk2RY>1pWj7)OWELw8ytMv!~8aX z%VTKrxBK}#|3B_=rPUICZ^bWxt{Kk_FJ_HJ$_7s~IQX>5`CHjP#{D1q-TXbkH*vj| z@c*XxgP>cYe9E^!ztYOjdh(Nl9Q?hx*QLk*E`J61Z>~}PT@?RN=nk^@!por+|4r~; zcknB@xA$7$9|XR!XGZ?m&X?APW1H0fX(S`FFSd04i5CA|FLWh|4!?dS8)1OM~zI(9Ce-%`q4 zS3O??T_c-6|5AQmqxYn2@YIvx{5BdtyuFx{bf1UcaDNuwRp4KUi90|3*Ra z@V$^(4qtRP-;Cu_Hh8*i><`ZWihD;I$r5ti2F@>9J}-_cR`mKf>0XN?n5NH3+2HBY z*dGHQnX~n3Ikt*T;6DQX90xyK_v$rF>Q|DH}ZfWUfE9&0Fa8 zr;u)>Z-4$v;9)@JP`$?UCe^EoFmeE^+YjA?Clj7Wf}~ZN|59@J+iaAIuXC<%4a96@1o{ z<{O!PZ96|2e98vT?h?1F1^5QEJ3SKh`d@Iu`EtDPB*KZ>6=N7!av02c`di8d&mQiy zs~@@lnd=Wlq@stuUa*n!A{UgW1?%fQp&2~aBd%}w^XDf5 zz!8L_hbSHp-3;5+f)0vha0GK}i?cI0cQ`ofbI)@&m|qZ)a&Y2)wO|Y6*+psPmA{wV z5;=R3I%q!m_7`;3-%>VsuF1jQntSWJe!w5#^ZeiVeU(;Te4@MtzmM`DXNDK!e@WTk z`GXw%uH4_+^#lF@e^2l$glxjDM1}q)H$?uUNPXl)zx@S=>2E0;JU`mO--r8M-ElY~ zm0$k@z_(!u$F4<%q-w+uUGP^@CldbWf_|jqN$1n1zEM8b?T5&J7U?L3F}gTae+%!y z3+){F49zOFMetC-fZ__@gIk}PndnQ z{$lppbbHp`cjYJkKmG=#VQ}4XRGDRf5Zq4`TQV9RrfC@|8@zOMJift?zuEl(ifz~%wZXG7j9~JU#FkQzfknvXyq4Otg!Mw>;*6H=*VBsy=l4QO^fm`MgC_D z_l|$=R2n0W;1lD92RW3Ng{}3slnq|K(ZOEpbd`29>@1Z;xeBothi_deouMBqZx8z>ywZQKT zzVVM+kROXL_{^u_!QcxocHU3f;FW(l_&alN%eBDY9sEy~ZXSDE*0na~L&^NOC zVpA8I*sahAUfsg6x0g{5cSvtf+PQ`0;C;O&yrjKd$lkn#HJV?(ea__&8o{e&vAu;4 zbmGh(Yzwv$C?l@DU3dUAeoaPO$ri5-c(qRdVvTI!)4BS#66ET80(@*{`N+{XrR0|A`%99M zQTKduE{Bv2UVkl1-w&Goq4FQTO%J!AZ=U~ux1G{3`ZnuSb(J+dD^cDjsc^w3UTi&sC&H@ZLGXV+2D=!lj|nz!PR|XvVW}U z`~3P|#Pj#>?x8f)Pg;08^e-o|FQe%y(%B?zViWzO$u3Kp+<*S3_G=TjcjP8yA#xkp z1ypsgsH5Tw@4*`*;I0{$lwSb{Siz#4EF8%TWADt-WNZQ2OsFf zvG3UuWZ9cV?EioF5~XGIZsv_{DYXZSs*nTQvG8N)|Chx4WYJ3IqwABp@f#bn&JL0P zDU#8b?gd)(sGl5ad;^bm4iZ8&!P8CUM`X;))! z-&7u?fZ@f=b%aLn)~WIM3SZRKTIiqn|GT%WnGcPXN*2+>MADm@U%usB4xtge^@+pB zYutNuE%+D*jeC_=ZhNfmBYH`;|F58Lbl^)HU-X&f<6bX#dzZNVFCNIf6D?i0{eJ}B z$Tj07+W#-mF>xRH_7@qSUuXpUH@TU;i+(;MP0W!ymLR+R{|Fz?hWz1Ay6xYTGJ0R4 zv?ZhN^;on(%ShSa?eWR>$6htv7t;8+=P$)C%G>@Lz%}|a`Zmukn)YY8wQhjoFKz|y z62+8ne{tI4GjAT%*Qxgf{?Z6=hmo*Ji}wZR64L!7VtR|L4Yyg>%@^%#@t!2w z5{G>IiwQ4qhz!B#){Y*w<6e3#^w1L;x%2o$ee_l+K73=CxJ_zVvy{RHHc8|5_~L zzv;5QdwiAHMh~ zXw6lc`Nze+)kgp4MzZRjq{Zi2KIVGCJ4a;Mg&Ai567gJr88JufLeBoB#b<)sWN~A? zS5yriRbT+n~31bKDDyGLt=$1{$>$=tNU52T6_ocw*mhR@OQWS z$3@@RedN<9GVp&hw;RT1EL<-G2=E z9)qs}@*#WYa6ahP`xy9e*N4q~BO$lq&xz<3w|xt`uYk}0U3Ym8{Cku0Ox7m6!K{-_ z?B``J-wl0C^)g;z`*RcWe+ceQj{L^12<`!;19?ADtZuFEo#eK0I}K7kqqv zrG&nlHszj)@z7tL_Wd1rb^ud9FAtvEzI(nD<86-5vG_Oe_`mcnpL_leGi_INhnF9b?^EPM)*YU+da(ZX;>px|HTAwf^}ZMN{_os+Z)$`5Wmf)p zd>8r42lpN1)H-%p^m}`ZzbW$#Ok(TWso>8B|18swX?=bZ^Gy1h9qohe^e#`!jfm!`jvZyfo4hp*kNy?5GQ)6VcQG~_Re zSH^O4OX(i#(523swt+5fu?seK`*(PfQu0}SH_@vkK26-xUv?(?KF}MO-Orj>|DSNU z#TEHY{7i65s|S}I;g7cWw{ z;_c?(fzdPwJnDR#9-hDXfu4Gpny+t^uV9mD6<&+_Q|8u+*_|Xo;=_W(x&;C^TKX>F}-rRH%a`i(lWZZa#eXmd|M<>@#d?+{Tf{S)2`h-f5Xp=U6Fph1o@iAhH^Oln)v^OFfJf| zLN*RcR-9vEoJ|)(YZ*A$l&<)>8>Zs%s>fMzzP3L3W{|Hn`IxhAcyiAEUw;YD|4#_x z0fKLyj<{y6y??UIth7I~1PgA@W<$vst%}<%UIx zb1Yd(LXS(nBYjAEfix0ZfX-j;-$`$sb?@ioQp4D8jbN+s`gy;V!{Al%`Xy3;D5BpJf+7j)nc(V_{ zy&v2Xa5?Xajc9X?Q_rHK%|m)|KU#7yIMc)HZa=a(rXLmWIy|bkOdrOAB}ZwQ;;yU% z7oXv6C1>cNc-I@Fd<7S7Ouky1k9JnvWb?)C-Cx4~zX^?+$JmRg9~u0J?#T{avG0dj zx`%pxs|Ifi%@@*=X7LUHv z>Li1w{pUIEMSiP;bG6sTgq+cf)L#-uJCEX2MmYYGo1k^E#ks)qi|Rd{0XKh5`JX!5 zMY__{&pNj3*rU!pepp#uDgB_-yuXv+Ou}BU{y$NpCKlg3_dtG`Mp*f!zWyHJXZjE) zTym|&rwTc-)j-m!Bf% zE=wah3ofKDE}5c;#a;2=GPf8xRUcbM`7(WuCf}1b-)-n)bDPiA^C!sP(QvQr%IuGq zb|BLgy`lKC9J;STcY>vhFPSOGq3d<{ka{(HNt5m92k>@w@S<_nxUJR>74Pyzgjd)P z|6s}I7VkyRFSy9-pl4FAjP*pR3mu;F~>WS$4?C8S=lh5?Z0XlzM*5!8wY14Hk#EkN;&3j@R)V z^n9Jy>dS&;e_h%d{BYi%u=mDYi|qZ32(PgJeT-$y_iO%*y(hluZ|ZF;=&l`D%DXux z4pg3uTv7d5x<;>F_el}mf-CQVF7xV|C%ocz2YP<0D6;QfcVrIjV(Ba73&{5}`1pmX z8}i`q0Dfd2>93J}H~7l$*XZPpm@aDYm$rrOL*S!R@A8~+!|V7@%H)X~F6H_EiDqmt z^2T4m&wKHf4nodj43}Bsi^v&{FJAY{BfS><<7?<01P<5QUF@Y+H+WkM z1?A_TQNBzW`wo}(BOhaVyA$E(Y{O5YT^$MjX%2oozJPD9i=0O}bYFt*5a?b6-Rr?W z-r~po(CbLw>V7~-H@5prPY3V3@VeWM%0=EDa!2LZ&%wjiEIl7Q;sx!V_fo44vT_Jt zHBr8Te=zS^dJOqaC*OnQ`#F!i#Q!Ib5ESWOIrthmRs3xtx|zO=r%SJa?*7pI$V;uP za`YYh!3Ec}A>Uc#!{=x>mVE!o(Tl(I7Vxic5nnB*;CCbD9rn+@j5SN|hHe>jfA>-= zN*sLVHa1_uEh7IFPSEJ_a>tWp zJHy8}mXFx~v3fUrsJz68BD&L{i=R@BPqJ+f@LMO_Icvwdt|`v~tsIEHTj#E8E+hUw z(Opls?|CupT;@ulRkQl`Bm9DwT7ysgzxqS3xLa#4wWz}2YdgQ3dwJsj%ZUF^oaN{{ z7tdNX@USaO#g;uw!j>=VO!_N{*znxRhQ_-56n%I7*^##$*heDoDC9-o?9Y$vYFA=Q zQN2hzWc{HUAH3Vv(Xd(qR~6^VAn{D0y~NB?G>)8gtJDyneB9~a>lyae54#QCdPv+uSy z_$f0^YJKC|(8u&h;QhmEGbz1hys*L*?_me;1Zds@9=5gHP%qWE)X_Jw@lY@Qq#a&D zzDLP7z)Q`)D0lo`b~k*iAM(d|YUbyz+-gs{#{OcaA91o}*F*PK=pG9GIa&HX6MgTG zzKH>?{#Oh7CjLKZGe`c!I3CX-C5Ot74`$^mc!@e(M*O|{YVeQuQu7uVeAV|{?p+?r z6Z?tFUI$OTTIl8Y4HnPw8@g6Ic-Ze{?|^qUc=+KBGp#=${ou$bU#4F_@;ytwOUZXO ze4S?X;vsJTnqACvbKK=TQn61@-s*}TG9?3JF%SS|0kW)B2KK=a~zyYpfwnrB5ujO zE$`y7{y*uG@H%>(Z}Il8>l;1`sCpe7;T61mD|m-_t*aJ+_l}pEagVW!s@MCt*Egi+ z)Ze+_Tp3=^#xVnc;*>@>nSM>sIvJd~;7kSQFG>5moN@Nb3+az${*u2x^8DYV8y(!m zj(p~_*rDRyZ%4QVFFy|M1$wi%+e9xl{o0&3n%C|v^tnSw*OBvf@WOey^vh76WkZJ? zWIY+hdoIGu^e5i1{2Gf#T;liD22b?4BE`Kk^58K4pLBnCJsZc-Cu`E-`2F%*(7F?S z{(?Tg1?LjmukCoYe7NUdF$aA)Ro$1fo`SM4R8ynZ{3orFs=(olFz-z}^ zZugCe19#4{2Ol7>(T901}pJreeyqz7t{AI?8<>SE{>lL@($4mXx!&8r|In?u0 z=y^GMet8XgX8+%$aQ-drD1octEge61cKq@FyMy~NxNm}6=B0joDGT>M^q1D)zP<+B z+2BU&blJFOK|tjlAL+N?m7T%;0o)hBtpT@Na^KhTU(LQ0d1i7I`!@2;1C}oX_dQej zYWKo^)2E^&{69R!eJ#Sx^d~O5d@i_8g1f($`r)~Fzt@U`xOZPjFYcc!3c>j(yzcZH z#R>Zj*MI8V;{yBmV|ne+VO9H=^B1e-wZrnKRh_>aSp4xqKz^J%D^CAYWIrFWMQeyuFstZVS9tQZvqVe?>>|-1X|P z{ivKyyS*yH%k;U!j6{_y=y zNxR6N0FBSdGcl`+LlE^&$~e3tgiBfkAE zhpxBxCd7j0(~dXKYRCNl-{kciywLCKGql|G`*v;@;br>cXRSCByu-n}3%tPwPsdZ@ z0@wyU68+^ma5fCDqt_&k8U~STr&SJ4BeZSum5;uU~WTs*s-3UYY+- z-YL9}UR@kxZfP%E|2fy*_83-n;&~??bF4MD#1Fi}UAF~ifQj2K%XsNjTkVh9LK5;# z0JpcrZG?W4v{NIW$`$*2{)&G?llVbZ59E5?OMUfR&OUf=@4utRFfQx%2iE^5@8!rh zFT|;+U)c&AcODznpTUXry1PU7XmE+2S1yF^hhFMG z>&5fEoeqfd6@2+N`H25lE+^k-ZH z^_$t-yP7%JYGT@}*|XDpDd}+1AQJogn(aK#Q2qb^)c*Nv=icTiJn@FgYuW2Gc-Y{o z)8pQms6TJ-3#iwJ@u&ArT=!S*ioB;f@~WRF^48Xb|9PqP$Xa3O2d%`vT-h2u5;JN4 zm6!Vbkhs6Byc6B54(Y{qXJsik=Y-d3uL&Gucoc`&fW^sFTnx@0;4nXGKix}x_Pw~8mE@646U#>g?ysI6&s9%acV?S?4XC1oYHt>dm_ZfJNUh30X$>;rK zZRUzGUaNg+cdLK!{C4v^o$0#vbtUWnlW%SbH=dvD$lTrPx47+k;2sU`RB-FTwf{#H z+VzzufcpWs_&&|7tK`MK6x_R8!j0!AJN^{mW-72lD_PI4d>7osUh0#@S@NC_?)Ttc z3+{d`;NAr8NC#K_1F6@tz9n|V)PC}NxG&J@Cnf#EDT5(^-CAXAm!2o|dLKAXwTPn) zx0!lbDQy*AS4vyNCtZy{zM6VlF`M))i8<)XO%0tt`&0VOjuRaHjsfdc^vfDZhYh^c z$IbEcW;=co&U;)gP#BQ_9T3{ zK{9@KXTE?BvYgoPs%~qRc(6w~Nf&zsm;44T>c9DYXfR$be}(d+*IZuZkJoz&zMO|# zFCZ85&<^V%|9-jiw7vgfEl1wSKhk!k9a!7dkJ_%f@3i;c+nSbD zO53Zft1T(j7aZ)=eMhw`J3bcaJ5zywxRU1=Dp|wo(AGz-OJJayaCC~fttWTO5MP7TkYCCXeSlomkTw1Dl>`4j7zX4l-x4FeD z0dHG_C*#n{gRw7O%j3|hp5V-LWJpJWja5i-GnvFxBQM=&yZv*;6>q_K11o?(}si|9<_ef|y$DdqvCi#vc z-%;eNCEq`7KF2Ptx&izx9sH=j8ad@oOLA6KCFOMNfVcNQ83%^r7c-Y~uKTN)|G($X z$0Ps3>Xkkua>(;{QGXqV9FHK!0OUBvOHJwI$lEH)=dZe%e3z1M5c$|YI%Q-Yd3pcu zdtDuQv+-%mijR+K@%>dYRuT`W+z+~}&%gJ4h);XWQ~!Ok>OUd>Tj1}u27KDI_&uwt zNQaWxL%xdj%$1D&D`lMf-IQIIpDopQUAA0OPfpxqz%}stJbKy#JrP%XuXi5(e}nub zj{MO)RO?@dBJ^L}Gp6gW`T)A0YMJ5=#MLIhY3ORdTFt%l^7O0e;6&@I)KeCY3`H&3 zN&Y}R(Xf@DccS)?8Gui=>c5sB;+d28%_CYj8m(aE3Q7X<#B2?@&EUTImi*OGer10RH^*Y^F8r6QCC}8 zQMG@Cc}FUc+8>;_&Vbjz=Xu7;&hSY*Zc;_Azq6YC|L+m&XbE424AtvRj$VmpuHHtA z6n9`9dtz1i91`u}{wSZnn)QO!fz8J{^u+gbo)_|0?*RU3nkP&C_&Q;<1hA% z*X1(<7DI24mMQM=J~$^EoMx-f)!3g@DYkMTanpY2^WNO}#cH1adyl;Wax^FW#oD@- z`URWTunc{Nr~;%b(hpbTqc?BAhJJWHI1ed|BOi}V^{r0oFM?YY967wbU!^@Bg5U5-R(l)?&Kr5; zBP{F8Uy6Hnh~)EE--zd?sNUTWNYvrepf{FHl_h4kWh+G_UyzxPgfJ)FNFkKnj^ z+$6%u3}oGX^Sm*~-Vh{;|vAajBVD*XpN3dJfK) z;CvBYcl0PYjvjj~j&L#q_kh+11_u{0HTJTk-!6MSiP!nW&*aG89)Ab-2fgp~Yw8bN z@vBx(_6q-YDd{Y)=r138MLqg^h0STNaElE{m85M*T}gYBPBL`= zTGC^Q^an?eYM+?{HDA}VeQsv|{}cn0w9nQ9lw0cmIOBQqw$R)N`8GhlEs^gpjvn#Z z=@WW5_2@V64o)V#?$npyxO#NP?}5ZSo7v}INesQ?W?t%@JCb^o*fH^3U*aPi`SsWj zT;nSx`vbTl*Y@mXvGbgQuYB&nLgZ)GF^Q(d!zp8aRJdF(gEz8S$~K(vuVmG`npj?BR4p?MW}7lF4Yc+PtZ zn&0K#p&`9^yl8#^oL$4~^p7NtsaKIJ?jL?LakS>!!C}A0C0)GKhz8qUWu5&8*4b?Y zY)EYds~7uMlnpC6`@+*oPdT~bG_?|mcJ(~?`#Jck*HBJ-UGR@^X=>pIQ6&u+kh z=yg9Yb=d{hpA!AEXFiO}G~-J(zeGOfAeZzd-(s83wM#RQpS2S?;{GD_DtflpTWl}2 zLn^BI>uFk!?u3*6a-Emn`1LjPm&M>6Y3a&yATwp3#Nd)D*&J2Xm%leo?vLM|y%>=^ zv!VYj@>F}p-8*@yOIJqrFzpdTrtj$CwA(Zh%r;YuKV+Ue$&VNJpV&Xn44e;5=J5mi zf!7VZOD!JnW%Y^OE%G~| zN1FFD>j1>7)Be!B<6YX@9{fuzebN7{y0WS&I#kU8vN&?U;L;)CzgFtFzWs)g{?l07 zG;i8!J%F`|?zE>%eMkSyf9PX+B;@T4-j#oZr|Oruo;QHKJev`B-fRyNaqrELWwZ53 zo|oQaPf|b9{-k3`+}~syL;KJ8RKH2=Nse8t9(-`DZq>_n?D+`C>B?5<=DA2PrS9663*kz^Q*afw?asN-|m-)e%eE3uM+xQpwIr+;l+vhldSpZ`UL9* zY5&R=>irn-?=k?|?&|Z^J5CFS>LDB-bfr-&YsC<48sSzC78;e$|3rLdD%-*5f$+IK zd=Bzbm)w|RZ_?hm@G(+hO#9EvheW@G5A^UahyJe6Cw@I(GsaDx8@c!#>+eavcpWZXsWT%@^CfwD%AAc-G-#w$Vpv;__>99~!bforWU}>L@Xb}wztEKB zGj-8B#t&iMoc7)!b+dF`ynllC${*mFZV>BVElX4ZMJ*kGO9%5~c{)@Y>iulS@ zR)KxJ!`D7J{!!X{0zO8C{L%j#a^+UN9~;q4d-p*1L9cbibjFcqywrsc*!6m2cVtaW z*QwYGoc37@$P))id+h(4GSQLW)_bJya1$q46rX3WqW*OZ_)mlXBl!OUzhkt{n)X(3 z@0L)WXk1Tw?}9gN&3IPbVt3NsStNPib_ZgNt4NKcpS^U!?xgJuoptr8^2Y0PY41Du z;CVyV?TasY+e=;Wyw$gi2fxVvNIT+4w~SgvPwVWUKeyfeiXPlJ!@R8e<~`twzq6z7 z8^He({ExsN4}R~g`hLNz53&b3o!+p8`d$F;503s5{flv?u4I2Jh;G3*cZ1J+04rXF?ss15 zya{%HV%Wdx%|2J&O^{xXbuaoC?$wwh?OAGHug%ormh^4pR((I?(8WfldO`PQ=rXT9CrjV# zCD!;jd;8Mq;hw+s9OC2I`X>HAb)%N#KcJ$l&(K)kVqbnDjU~N;jobo!_Hm}ZCB07) z{Xa*taR@{8&-+yQ?~CNmRL%ga5AyR&;w1}_->vU|b8p8y^?eHRnl&0TZYTP)mDjCr z=C)CNuZHHi;GOFgx9|S+;(D_QDe;GcI zx0rWOh4=+OYzEykOc_2?XI*RCk?miy269C!uhk&N^;Yb6*y<8b5nMZ(x)IzihKBLm zT{~*!H}2D##_t}(`eu#ar$l^asy2ns5e}cN^0fB{;UkO#NI##GhY#aEsa@~5wL`xP z^q)k(tkVzg?xoIXi0xd*ouYi{)UD*>`M?V1J;QhKQfD5Y$IiV7ANx7_u=5CGZ>#(E z>s!_@{HKQ&?Yn9t9=FuqU}ICq=V^b$|EKo*BRtaprM-7(jO58wl|qw!_7$uf563@0 zeRV8%huD8gr(Pu=`zR{#6pF}$g<+X+<)cXj} zYx}lW)PFP5aIdJ}t6ruVn|Jc1Uiy@M`ToUApL(^IKCOW7$8#0XZ>;BSu`gvik)HI5 zD$a%mcJbspD333CYFE-U%J1)`PtRksRqk<-+yy^$M!rpvdt>B2!b_cYvmM{1oqitW z%TyhV4(5}O^@rgHpr0VO{rOv?kCP40YKIc-&*~%8gV2xnr)H{Hr}TMVp`s1+Pl1m% zNk1d?CGBr}+TV?|zXS5OKff#Z>|K?^wSy&t`wc6tDw8kk)rnsR{=<=c1wR}HetYm! z;2-a$PQBUKH?4o>^Qk6F*YT(Py}-NJUU%%BgBMl4;@uYEWvb{$eowD;|K;GF30`3F zdN8iv&sf~Xgm1!sw^WD8A*?Yik<;a;3VzIbf*F4rP5+OJS-ImlY{3tVEB?OlF%Ld? zp7NBi{%ybachImNbB@5y&P`D}Yg@WKASsUt)F9Dmy3L+N&P=;BNHr$LuJQdi(No;1|PV?uoo z)p&`_ThkfVqw?8V|9WtrvA9|KKA@yx$l$(px|d&aD1N&LKU4J~_{1stGf!asDRtsk zah!}lEl>N$hVsPo7ylmcUj73-SKmQ|m-Zil=FQ-}joibP_Cphwlehu{;;zs+2u`BHxBK)*J9(?xI^~cBW{yX@kVO$9QWnP&r z|B$mzJl?Kx2x3Bh*8it|_y>GA{#E;rB0dU!z`yrDgO9u6gL%#I8{2*M!f!kdW~%Uq z{n6xmlzgls9zQiVKIMN4AK`vzWt{g9!loTX8bre1Nz*3Mw~#I; z6>@(u=_`Jl{Z2-}Kj~B2L;HBV%T)IQi{}mc-->)qUh25JjUL3_q}y}v4y#|+uCo7s zsv9rJBX4Nv74M};@9A_3n(Pbg{}1AH`1i+c6|RS%x2$+>dAY0wo>O1UjA>@lVX zxb>edhL4#cf0Pg7C9&SMzqfxR!p~G!fWH#_%fRP3h+`j4#%GC%$#dhfmpYw!Gk^O} zZw~H!i<`&ZuyXJ0TWCS9A*Hov9eeh%QO_2A*TCDtP@dS{q}l&Bb?G1AIrgUgS&qC% zK({;cGRE~N^-{+?73!OIFe1vAPH#oNHsoX8*MsLHj@>Rd9-Q9IYx904r4f&(r1LhU@;KZ^z!0*4D8S6?HFD z-$y!f?TK7FAs5f0usODO8-H(K7x9&;J|FA>@O2n`4e?S(hwuGx`dRu|_(<#zu=5x6ZRAEz z*poDKQU6KOzetlwcapC0(nXA!MFWf+>*`bccb`bEbegzwn)eL#N7fz(d8wmTT6-DR zH@*k^8D%eHy08=V-Bsf?FD3dl`~Tj@&yqv^))}$fb!8Pbbwg!yjOk*E|F;M~Q++e| z7l2<0{;}X+VeqxSi6y0L^3*r)|9QXbALB`-D_(~Pui(cbXkH5*Yra>G@KQ&9YTK9i zt;{?8GPB^=q6CJW#JHAz9Da6p_;Kv3Bfn-)ew_V#)lYzX7yRrAKi9y|5ZjMK{Sza* zyo7nfn_jv#`z5xxHaC8fCjS3^iGy$TFMbsM>#*=!#x(GYyOqZJSlAByr?qTxkMq3L zfg3sft$}+tS-NgJC;tC_|3AjF`Y-ObON5uHCeE6E)8a92IN;7$|Cu)2yFW2w2w4xm z!)ZfO|NnuXI)@*t|FDq#)(lbqw|-060YiqB53Md8Qo*CVJm)800@57npJ#(EKOFtT zck8+q^#2?9;l2{FFTb1CBe*?>m6i-Hs~b`>WN4j6V+@<79=410l1_h(?31ltXa@(h zjs4mJSvScOmrpMQ_h>8k8gV1@XK-2L3+FG@pF?|=#l6By?SH@Z=bid4C<5nni!%lJ z{!?1nw}hvWDu#3(Tw2=o?2Axd%V=p`|bN;B;S5fzJi6l;eRRlm=E>15&pNb`CR@P|KGQ3idz3p z{q%C`N25kYOy#HD2M!MQuYl*{`|UmH=i^!R)Z1wvy<@jU`%%}=oO;?Eeri+$#Xa8eQgtuH<5&T) zLHe*B3EY#xeb8QCBW_mvxFy0Z*p+pZf+J}ktT$}Wdg95zu+BsK!|=!1B^*6z$GU#6xz`OYBU735=maPVb$ z?9Z+6@mhX8{mrSLza{I(Yd6TjDF=t=7J08}@%BH!Pi;JJDj=pnAJ!vLKfM3%{cygX zRX<7Gtop%c3hnEhd!S9czu)oTHh3xCqo^xAYtw(JpI&+E=Qa2)t|Hz>wlCD zsiA}b&e9e#fs<{Ea*cZ?b-+YGw zUaIOV%U9@!e2*W(vr>b`;fL@}ntXm>0sH^npX1<%dZ}c_CAGkJzajmjdf4X27=I4& zi-K9;?*=~m&#HRGeqg2>_rkc1Q|}p~yzhteU$@?~@S=M7G{&oW6q@Y+>&KYC!%#0( z`LEayEM$I^o@V05t~bsLTC(Lx?ElNK|L^_Pj{KqiljW@bX{Ry|bcPADJ+G#2NG%>p zUyT7peqaIPJMRIIy?^PV-Sg`|!~VZ%MGn55hn6YfGWnbOFsx+SWgOQ@XWBBKX8&J5 zo@?9zznJG(|EiSmFEXc~t57ai|Lp&pmS>*r;6;W>{T}Cii!v-m@>Wz=7-@|i-{w)L zp56kV{dfI3!WZ%FfunNmbEXVFj5ox%ie7EpKIX&t4;gGu2A?6roUgE%#QdW0Clc|S zLSku!XOqU0Y^>I3^3VBHJ8)YhS30vBeC&-}>_^z)A>=Aa_BYlFWZ$2}SJOr8N6y#Z zGDjnKd#Ap`_Gat5tb$#iW*d&F?<*txOwA|Yv){fSbHN>6_EG~T8GP|4Gx!ViIX&F* zD03!wo!5*PR=CQ`SZBwfbmk&x9uFSRbL=n*yed1-mvPOB<3{bG^q|rqCGjhD5`0_% zA3Q5Aht{`^;0GaY>PDfG*L&-=V8K2OFOSS!#tHu1c4(Z5^J_ifUm}x#sX+#)Zg#v}4bjxR+;K&#?YKEu2S7{pP`o+c)=}_;XaheGf$J(okH}4tH?s zWhbyFz}F1;;(a~+e$Qjiet?h29|R}azC~_BchiV&I`b)X8NbU}Z|k%jbWbwlS+gC# ziA_t~RGzU;x9X_+&WW35=7Jl}vqk>tCXQh1xld(H>A<>*gVm7|eQ&)g!q3$12ma6C zGf(Qo{)+Os@%UYM8TY2xdUV?r>;Kcvv)84+w1gKbUD^TjzzqAUGQ>kNLiaS%5u_3l z3k2)>&~~1$-b-sM`tHvVYnnNKR?avgHoi^5gD{pkp~>8NaUswDO}pGkqU}CuXQI-Q zL+gP)9@^PLu_x>^C}-`e6YuvaKP#&pu+LZGsqB4Aw>pw`ut(1G;psy5|4p-djTL`p z3+(`XD?W7|+S%Fzkh=r;Q^BwEQhn`nDXI_FQVKWyKj>pW__@>3M@#&$cGqJ4&@Xf9 z=Mbr*{{ug~|8LsJ|A8OIDAmtsP`B{HC_YV0#@N*vgyy5U;=Y__O3_gHpVfu46|EuL3WOPm0~ji)V~Ti|wPbZm8Qn zlrQ$MM(vt$vhX7KdKSJefv=Q}gSmX%2_Nq{a@+ko3AxQ}(=Ouuk?BJAvlQM0{gKdT zzeMRjlKocJK1THQT3xxFmtOx^&)@vcoc}pZ7qb6?e(pIE^cC-=6V_vg> z^oy;Ob@-+2>5xeNOf7MMLgEhPHzGg#I{Iv2<+tN?;X~ASE%nWqz5X37)HnP8r_Hu< z=lCmw55OOF{D1V4cicKCX&0&QqAlR<#XRHEeDK_L?1X=0@WP>5;D(^fDe<$%(oK#%gC+uy=7dFMIE8rnR+~%bpzfDz3(&0`EAj9 zCZ54OH(ks#;`!`Z(Z1j^50*pykjOu*8EPLUE!AI4aut952tPAuGw^$ZFZ&oi2jBj$ zg6f<7vb1qS*KJqq|NCHjdp+U*X5pc89Y^x(n-=EiTjF}3{cr0eLm3u#v4K|Cz7-t- zU-&k1B>ll8UwR)qSGXl~7*5%)isc6Iy5oBanYj!>}tqe#9`|Iapd=QW5@*k&dfdHAMKCLFk}} z=l{!xf&Ux$yTx&iB4Up8Jv|coz8SodKfsIn9r7~g3jOb*yP?VR|K&r$w?VqzV|Uy$Cz z$N!1+F=@P^^Jjl*eSaLupBYpK54@M4ycYRaBLBWgKZaPA##xyEr;B+8J8!=qgWS9` zK#uJCF3YZOMgFyVHs>py)b7Em6<^MczZ~b+J2kT#}}(H2|k$re{gKbU$VW0 ze5l=%aWy+`T|Km_w5BQw*oEUNu{4eI5PwLo*S>}NUJ34L`Q>LvL{;CKq2YAF^zV56 zFjphpzuD`PcwBA8+B|(+4_D4s>w)+GXnPO%EQ;;_e`I+uPY6j!fDlL{ z36O$?W-o*gAW}_25x0dAXcL!uX2hc`|CiJu{wvwN{iWZ`R(dzOk;FQ35{s_$t14FmMZvuk`yMrQ=a~ zZw20Yo#6TMW;}1ait;#ZwNge>2BSNpDP|7TEp3>;O5Usm`u047`748Sh{lqquVTMz zrT<>2j8p76@V-{m?YZZiLk^KnxAx}H3&);kOh*n^7&*vw3df%Na##3H9(QNfEHXGB zU@Uq1D)tjsjxz6!m^gu4p33JCA9|T*)8FHw`J4>C|M$iX@$zqJpT_G2O?II`jcbG+q zz0`z8)TEBLBkIOXpCna58om(U4?%}rr{#GQmpOcE{2MKPVrOzp8Mg)aWuF>+U*6{- zZ_a<^{5vo6(=_rX{(ob6Jpb%JWD{5<4wg}pwdaj(k}q`#h~-P!v)`cYI@7KzZ`S|c zSkp0HNZzLg{5JKa&D8S=1_4`|J*Be|X@1XqBNn@JjNk8toV^Of* z&&yz5%3z(M;U~uJ=3*nxRMT%-V^5OR+_U-<>}O93@P6tT&ylz2|BIDlvXD41$@~8e zUxBx+*r=qt`7VgGCrMi`(ZoKWj324@E%j=tcWU(gyd?4ef{oJ3TkCh_=UE&qYwipiz)b?$y+IA z?$s^+HGkFk3i$z2-ej9n#QmqSXY$=&-oy0ddx2c>{kSZSK!sj8A(`uk;p_-C@s{UHVrKh3I%3I`p1Z{D_qCt@+me zLQgC2MAL2H-(&FK6dM)ZANCi>C8~Wh+`=reLWxlp!?(6x} z?BekGYH5~RwCdT=W?f<_@82mm$H;pnc(Xdh^Tn0&V=J${M@4)%|j%(rj2Ms%0 zX5~DjzSAgkb}FAkobP27rIGi~;2!MoZ`Q>mZcBSe+-g62l6{xSCB{%7*UVk{|KE*V z<@`F_;hVLoD6hg--h7KwJZ}hslm4l>@c%bG@+pd?H zMZ0<~PS&trq@XyQPa}t>@+-vsUe<(o`Da#vdyc`C{+h#oQ;Pf*z7vl${S1DQdNx^8 zCN}DGLsYLaN6`L79kuVum-83Cu>2*O$!BD4kKFK)YuFFl`(IctE-BxB_=sj4Bnw%S z${a$ye^74-bkvx7j$fYH03H5*_7wRlKK*u)u|K}PDx}@5X!j`E9S(lCustDX)ve$V z{4?rh@qRP$p7O+8JC@1&e+zDL_;>PmE$#9Uukm{Gv5(JMyN}yLY_evI*eHKSU{7k!4eEV`Kb)y; zWU{7_dT+<{`ytRleotQRc|BU6HQ&-d$vBmQ3^V44uD|R;*`G2|bp82j%38`F{67xN zhPaeHbMmutI5(41oW&ww-ROx8Dl){h`1Xu5xKuucy)j;vjPEaw=2J2+gzslGwW`tDlSg*xxDPtsGJMPN<>aq? zI@Gwm!fBWN^_lG7Z`c$3@!-!3uXB^LlKB+*jRh|Yto)aw`IO9Ozx%X;}yvhGB@Z->we1eY`lJ{0tj@_2hX7>bmTZ4yRztOW+zePW1zeV$W zu)n1qxz(W;Ls#^?YOi|_k+m=pFKku&4{UC-0=MeO+MJ_NqA*uFr)Yn7-v&H?KS4@=`*?1D7Y2Sn;;Y-i zV?DW{FL>m3|J>K<@9vhaMDsh;+njpj$A>-wUA;^_$DVbc03D_A{cY$_{1$%hw99^> z?mN(KKJC6B#2=rBrmh+x1U~X}TW-zg^+?9U=bvsmX`qpA`mvl-C`eyHBPb zIklmSk;`0D&z1L4(6M#Ayba%4-j@gR{)%&n7UTGdqDf0g=Yo$&BP+zj|KmG@IMsd_xClvlJ_F+?HMC) z^8X7P4WClKqjYYP9#>UXEkjpGn&+YGrkwdeQLrT1<<*w!3_m-ety3y-? z2ko*iu68>iex4jY$BcK+)O%3G`5q=KzQ11rcb9niH^uaK-^&907X0JxkAZ&%_*)9` z(-Ms@`#Wn0_b!O(Z{Gi3xMzoWL4Px5s;{q*v-K_^zTd^ZgjJy_RGwBVO!>6jz4^?4z_{f{qq`p5CtyA%I*$L?@tw!VUVV$RFV>IEHV7&=n) zT=OsG9?y5(_|bOHglyqY->xyH&km5c$amCr$wHY-*#dzcYR#a<($va z@(<`5Z0K4l#5X^gesSp-4IRdxa`QPMzBQSe?;ua(W#KPoZDZR1g7%LK>pM9tl}{n= z_p+}_BX{=yFT5jO4*ouwklg!PxhFV3!OI$J@IMB>izD|dxi`eL>+(Ary!$%C^W}~_ zGc2B$HJ3J94IV!B`ZEo`Y4ovS>eSJp{&DFz2s$2j=rDOCDR;}azOCl9uFvwlkO>s# zxBM!~v6Ou&yFk;9luapR#35%=j-bpn5B~-KNPVyR&B`Is@(@^isfIIKe?$&FQu=*@ z&hrred)cq6e$SM(9XsS@T>$_1eCqeq@n-fZ1^v!=eBaNb26nCv{co8*HIz5bdKKDc zns!}zv;S}5>z&~R{a)p)JGS6QWZkBo&1_?wugkS@Xwvz&}bD zp;^5Dw{V$5htu!=KBannTiZF!w_0yjoMYppNorAkR(QRcoSMqFkO%N`x+C`!qxqIB z;{Szf9el^m`TJ%9xzq1&*nao2Sog}h(a51#h_7ck;|<%MW%fRV`kDBDA!Acs%D%+n z`EsY9Res4oxZmNJ7r7hFU{do+I4N0myzQ67*ZI)-ovAk*x$GZ} zlX~#}-=d_ZK6QSxayQKVi5xcmf>>c7Ifjdvx5x9}JCjc>5*uHzm8q2eA1^tY=eFZH z`X#vs|1t+<9?tW_d45Xz2mL#0p8r67pVN-_`Z`8?b0cr~n@vJg_Wc@id~!dJ+{@$j z92c*5J$8V9y(>hIKa=m2^NiU)<*S|6``K2$UXNk)gI+JmY=izU$LswTO79Ls_P#zl z@x=nO55%Qo zSLmoPbU67{mv5za&iYr6skA#yJ(Jlsn|7PS^P0@@@!pun`$Y1J9p^nb|9_G1cgT6o z;os~d3d`HsuQzRL@WJKEY-0}ld_`bid)&yqaq3>kuJkw>Jak`Psq(gXR^G_bdC$4W zDYSW@dNi}`An<0I^&08V*!5>=gH^wbox;1=S`jfq63>Ujdgm&P%(jz}%a$?v{U~&_`SeBPt>{qlUTyJ{g(b9mmudG5@as*xW*+Oo zyKyJZ#s(^HEseZi0e7~+P2u0{BXZ zu#M~m&AOU$F8}`#WeMd)_-vw(L(Vp1R=4;U{oR~)@j<%jyoJo^c-bVhxg_m5JDq3j ziGlOyksi2WyGoP6KOupFld>XRbK7S47ydrJ4)p$D&+H#|IJbMgyS9OBtj<>@c zeu=%ZwQbC7dr627AM@uE>_D*3%FEt{dNm3ov+XhDvX!al%6%Gi+-&GbnNNJamA~{+ z@cxXPsSL->GaLuP*K=}iDi1_n!pq$*jlA~)_a29TvtB9ZF`a+1;#P5a_WAH~0%dm! zeo1y7r7Jq!U$?O#|0=zoW99EwZ}0jI%qrw_{9ybNhxoW<~K zx?Ag4%KRxas1ds<=lOO^S7O>)u#Z#_nQg>TAG~Dju-o4kK?nI!dAa-79J%Z9HQu)C zWwZXDt;c3&8$QAZJxsf1J|ows@=sY4=|CFaSAF^L-E&pCN`GD+O)UC|6ui(FLiha9E=Yhye zczK*lgnd(^Jyre=o|S*dp8E1nv8TvCry9IRBl34z3=*{={@MS(=m&=$GyatPgQrym z>0e~AM=zUsIvf8Y`#SWRb+g>3DF31`-{&xwX#d{SV#?_p`id$n%Zm3K}VcnR}+YX3WUw*OP+7o!28`9+Suoax|w9_fFl#rXcu83sLcoV;B7 ztH+;7gf=$l`;5Oq>n#6XP9?Y|Ptu+P|J7mpCv$)&%oiD_|EwPGlKs6Hpl}>}ltcdi zO*dY5`5z4a2nXMlzn`FT<^PZ)fA#_9{LSDq@2@#X<177toO=^Y zyKaA<2;R1x<0<)LZ?aia&Bn&$%%V)9>`1PO99K^xGu_gL`D^AsvtQil`?k92j(exh z2g||t%$XkP|F8sO=D!@~|2K6XM#o?9v|>=&zd<)!`FlARgL$~Rm8{)Oh_`7E5E+Ep@`~^O`@tu-CNDMq&3RmE{F?-w>3-$^3<~zWC0beQ$+<;6nyj4;{xMGf zf62XL)V$+*{^Idu_xt`H=b*Ux_%ZeMDZ@{WzuX$|u87D##DNiin4ZPZ zv%5o&+20Z7-`tn-Khlx^3t;|R-AmT)E5z!@QtaQIIvi|?(v4&nrm)j4PE^}Y@!xT$bqV<00`rgoWG;~c! z>4()i&L#fx^7vj}TtDRIgMXTX@9HJ^GNBdp1N5nLPQ!YcIxR>$m^%^LzBKJRb})AU zc;|GA7xcr9mR~QofOa=F{E`b^b%p77ISyDe$$2$04niEnjf33b&~uqXPm26C|K`4w z|1e8WqLsZ3xdRP7S3plmSpMV|RNPBEO`yF~*`P-+>edfj75(@g2gHGoZQ*!wK*_6qYQIz=SzASzj7WL_(LF% zuciE_DTHM0BSNe&`%nD52e}Rv2eSvm%X=wJ|DOW?zP(DdOD5ss_W!`o0{pg(z(2y^ zuM%SUkHI{Y`vmtUYKgmkU@q(bZ$77`60y4hUN8?i?_H}EiRR{piEQA~ucMp9J>#z@ zIriKc(f-%3z-bO*`~ODhS>VtU>VN-fb6?7z;^!N4S@+M?lYFxFTln8G><5y2Q0K*F zkRR&xy^?>1Y$+s<2f){JiJphdI=PMm_+TiJgujzj^*^zdpI2|=-PBw?mXbqgciHof z{P6>F&xw)$v*4{U{K)=}#Z%%}e#gLIAFG%98f`wTo=pxRmRdH>&-2mFhgJS5pmN(_>(xu%dbT4 zw?yO5Tsi-*ckoSqRpF}_>a5r`{*?j#*Z9G?X8s>S{JFHZ-oGs8ou1?aa-WFdSI+-G zb%LkGuJMj?@K{sM{l)NGCd86lp)9M?2ljYcePA6r*Z2uTdQtD<=zi^<8;Pv9HZpWL z`Bj&1)vmLjwT=8@u9@eD^cQ0BSq9(uyTtfv9|Y^tUhii_m#mLPjYM$uyk{=B$V&Y# z_0E;Ida=xrH+D9^FJ)uw)-Pa_@5z<9@^|_F$0)Z`q)pqFg1qyv!#!W8JgVFOzy4MH zw+C|l`bgUDs#;ABVZL3QrT6!!{%(V=FQfh4llTAM>ZvJFb}o)zx4(n@VzLmQx~G{} zhcK|;$~W`6v_CrqbhXW+UZtUHDD}>X?mOzq`~PpzXYz8_uT*~3_*v|S6wxBA64)8z_3$MTgd+!TDh&Yv8@ zzi*ZXenrnSxK|w`?_Iz%v8j@G8ayd-h1bR6CE6~h%_hU|_ChSWDexcv|15Un{?}^dt+}f6;Tcx|M8YZeCQIB7gRLoRBLr zn%+}&;>X+Z;P0sJN9C_y6c|6&k$>eU7C+HOj-EOo^*jRk7bE|VRGoPF-vj;(2jBIpb^rU~SNd4_ zNPzz}{$tM@G``$VxF9dcZ}yaXe$I%I{}bT3@pL?%vN($0I|4k`X1t#F8@zlW-niJ{ zN%{Xkxg;Y05C=y6!}`AvdiHntcl|2+w7DfPSiD3VaZS$;3?6p;^(zDU=Z)mvixK$;Ee7fzl7F6n9_^c|eJy!M(9WlZ zZYdA9KWuA8Ud+FFpHo&+@cHu2rW{3?NgKaWxYu(v7$y^~Z*vTd>ud~Y2uU(TcYybN-BYX1cJ4X@XMY5IFN_$LpjpF`i>{?_^) z^f&xxuY>m<@O&@--U;8V>v!$VJBUx~Haht0j zo=4xH@8eMXg!N;1-?`9Z?135&uKwAlwNzC9JNqHq@&EEpH1y07;*}S| zaW%O_mDeJ_;q^KvP5;aJ|0UCYYMiTIoHO2!8Se$oc%=XGE;RVeVXu@0{!iX=?i~@e z|9N+T=jIXIxZ2_=@yGS|#KtjAvnEcNHqBk%P;$w%bS2uyfbIJQ%xy25e486*|DjKwtX+}U$p;_x|wV{jrMC(zfmx3lf!Q1hNO_~!`m(!D`GBR|2tTVv$D8ay|T5R2!_T_h`1XsTA3u{T+4gTCUbxig8S`$%Gq#>b z6)(@9_wPn7d8VF|PtNE3U*d6fMfBb0Ti^D_T^!%)v(B1JXPzO~D!=nXe#7fsg4}Ol z9!imWel7UD4ZgDD`aB{T;K~#1)xZ7$`<4#)ywTya6nU^%#g&x%=Uyms^nM@iCG>-C zf9Lc5|6-K|lJ-mXXF6Qn2eJiePbx08xQTY=sC<8(#dbYE-^f?4E4}qUp10r3f&0Vt z!cvI7$=sVHUlW6}IT+S^R!}lNBh=ZR!I&7C@ZuN+7&(SPfkr#8;2Z{nNkQ^y;@EBy`aw;CgRl>;C-FwA|k zSK1?D^Zb4M_JZ>^^REV{#s58mqXe$_+a%y`dIoKAuFe>I{dRJb&zz{^E>$nc$9eh8 zdHJVMZ!hWr@ys8lp4;!t|BKlRATO0?``+c#{4Vv^o-1m#x3#{mrCxo})i*$WMVCME zM|*L;5~u1;Y^rM;tJ`(>eGI(6nRaC!*OBWKa~6Z*qsa2><>TAtUk4x4;G-{mBpiJv zzlu()E7X54gL8oYdj!YGmEZMzDbLrCyK!az@lA$?rpa}|0)V0?+tQPm&RSajlh8vf z)K2{K^qFRyyK-Ft{t*toBiAVt&F|=KLGXTwmru-^zle6n(k?Q6y1Rc46Lfyl#ET(g zC)SM%1RLU)_x~54;NV%gPHM&}SB66JQSh$A#|ZG=29NItv|~@7Iwv@fsu%fbbXHv< zoNvK7-T&Q{tHKH78X6blrCeJZ>RVby2VzzGVEP{q&f&&SHzUla*jFo!CiOGWqh20# zobS+Kk%gS#Hw9|QiB9PhPy>-8E6UzPAx1z*iVV9T{vM*N-sAbq*L zu|K1u_NUiQ;QY(s&*}|wWDLkl;RWw!B&N>>PtNP?A!x@|KC!nM?}oo#TZk@Cdhquq z{N0y^KhFPOY}R?gb{5>BJ}!KR?2(e|7>=GC$LG(ii~FaKi=NBxLX%hU3Wle_<@}$; zb{x~b%dhWWNV{;pBi~)%cM|*-!Y^^`<6js%{xUU<&q@Dl9 z@6Tra0=zHhlPzvy`sv{A2W~HL{|@ecjy<}Ad&VGy^z~G57N^6}3ajSn;G8tM&MWPa z{P@Ax#>vJ!(zccBfjUlS?}=ByI#HZ|(2M>5i&s0iKREp9pS2zxWcl-Yu?EzO?+A_| zHf}#jh{qoA*EywpT>GvSH^k@l;JN$G|KsCLY#u$fv8h?9hoMK#*B?~L2~9KFJZ@~= zw23Y7%sfz5TekT$ElK>6UgYJm1?mdn-3#6q=69WUHP+eU8Eb&tq@BHjat>uFZ>HR*1|L=V!-UE<&%B8o^cu4EkLv`IJMRc!cZLIw&As)RoW&DsMkogGWW3MlJ zo@4ck_x~6F*T_FSewx*}0^Blur|;*XK|lBI2~BtS?K%7r|1at4{~j8r;P~SQ`>=x} zH|Eq{OW=?5pW3mdj}A!TZ>8Qp!hQy?>~qCmMyh|^>o;(FIJm+1X>Qa%YyQITTg!1v zzfM&zH5qddp1+XyCi^gdjz>PuyxKbno*(a~$Wt9k1E#Y3n>u{5X3}dNeBv{;lV5to z#F;X`(3^ZSV@F*foIc?A@ofahmuDyAbC~WoYmYd8OvdxXEneSh!WcD9IpfwVAU^6VC^-~-*}j|b+lQ3p`uPp@SIIY6ulIU0Z}rYXzRQsB6UevN z4bzB~G7pf!_3Pr>(KzyadhyaQd70vopIq-1NJv zx3j_D!NIrwnC4T_E8C5ZljfEQQ~V=9RRhZJ_}0!dRojK~?R|a{Y-ZyY>LX2FG0mmq242~Ko$Te9$-@!SBwhl5lpMg_g z@;;r(bwrF@dH;V&n`%q*Y5gL}r} zTSrfy(aiQ&t{7rmd+`?PwFqkoAPook@k*UhdWt#6&>LC_WvJ&eETqe_2~xAS>Oy2;{Kcb{2b%n z@yp>q)-Mm?v;M!to-@Jo*8Xcg6}|CxiqBN==9w#D=<2;a^ZaNzuQrdLYVCaB5B4Gc zU*fJm+c-nw@l|PmQ?HbhocG8v`}*6b0>1e^Vf~5l&75_AX<(=N%#k`ABj4@7yWhw+ z6lYjGYp4|7-VR;^Z4LwPaPS(0xbO0KJ&wrP_{AYPPl6775P5~?BcBdqr-Ji%{rRAA zQi`Olog#K5H{p^0kXO7O?*i_N>b}43sp70*oOU#35}$WUofldi{-?tKDEMd3$@EtE z@2Ss|Quc!LpwMY`h4|bTyf-?+v*OnMJJP}9{k=Z3!P^5o=DB~J>7R4eiC+8utmD`8 zk@LUtHTdmlb2a{GxBDUIZob{ z4*%pT`^~xB>rQGy>7MaT<@8$Js zQtigeTh9N#IJm~295$=DSzBp|D@1Q658j74xX;z_JqErn72=-XgM5D<_B8dm$ZyZF zTQ7>NrTXX4_%%36$O`8hN50JWeI5sA8*r`x=SY*+>rB2e{$!tJ;4^2-OX;)mCpEtL z9e<+_IiLd8oeCbI+$p-AeISK=bpKN+2UGT<7{63M_1FDP)4vnR$mx%OYV)k=|IWq< zcA^N`k?-I)&+z5M3By>EZ&qtxreEK4G}e@8#9{wSQFUl#>91+0(t;d_4d?9G|}2sj7-kNr9_>faPF|1Yg@@NK_JeDiz! z{5yJVU6cB-r1f82yYLlpf{iO3eoMfsb@1#s9oyu8c|qy%Qx3oR=#mG&teH)JO^Ca` z3g+DcIY<2Fx98xn{=amX|GR4sB#yR8#{Sy;QpC<|Y2@YGgZp$on!Su(A!l>N`E3QP z|1aIv!8Lh`VY9&1KWlq%x5FR%stN|cUmpCu1%H1t{7FBnihE0>Khrq5u|)@=uAUZ* z2e012GjYJMS?IjkS)%w{n{tk!$~4v0*S9w6Wl6b0j~`xeHf50Co+D4r|5>_||2y(b z!I2V`@do~q*Jp1Edln0>q5P8~e_u>tjkpi-NS|AbApYWi6rb;@ym0gQdPFvnh+oP4yYb{{tcJJm1Vijy@M02LCM%|0WJFa#lA~yJtJ??nAo= zi0-5Rpk3yOJClC9$S=rK*p3bL>nY&v;@}zoU-}P|%??SUzs|lHHJ|Zrn(b9>@npaL zo8pgWm#_1|*|P&2I`)5%tMWJ%|3^Fgv))l~B>a=#lUwfZIMwIh(X093AK>5{|KI0R z-cjua`!T!%e7}OrY4;1-C4RsCzcK9|hyAhk+rhgByu%zktH&+v{>D?qZ!}(?6miU? zT*?14X4DnxzsJEj*8kldFB(UU7im{J)>q}}DE`Mga=j1C8{wb1XGVYcKf=TXZoj?` z{^<_B)mMeD>6Ly7YqfrSQ}7h+K2N*LX}3&>+tvkks9-dC)VHM_YHGH2%*9&;-nkB* z?Z+|AzKgHq8jX`#&aQ%5) z^4m4ww{LHBl03xdN8oon{O%s+mpz$kU4eX>*Z(?j<$m>4+|9w&ds|cdTKGjTB>EB)ZG`6X|MeTZ03iO zJFGlGJq~T$U=3kNu1ACSp@V1V?TLiLP3?Z(uGg~;zki3{S@26PZ^pqw+`PcpT`AYQ zDe`3}t`N={;C#^mj+(cTtGmzRYT7yv9P)NEjuPUgdb1wPxaxJUr6=+A&(u4PdgoE^ zc7V6jM!0+Mk8Io%YqfXnSz8BLL zF?HV~C{I(^L)e$KsDd8&*JfQ^xANEjmHtStDGp!w&wU?)FZOHBm@mZjJqCe#pFERal;<{%YdCr8EpZ)d%dr&wSoDu%-@a5uYamx8C zIe?hX+Mff#DOS%Uhhn>~+tGa2%gD1ZfjpNX&liv<@qMg3IsbRr_6FDbfto+5r-cQS z%P413jv@EeOxXiHTd$wlkbfn=WxodePX7ZMYBayng}V0f=y%KtdkHbb&=%^)X83H- z)T(}0aT0vikLNSdx+~M^>ol_;%hy+FZwrY985`;f;miidUyqjhnSvv`Qt4+R;A=)1 zZS8};Y=^$QEyOhs8~v1aDfphcSJ+Cu@zi7N&R7Kh+xU9y=+S}TxB7H}ulxhcr>0lR zm6*ut(P^~1r@ED#@d^0D^|>3Y77!!hTW3gnC-;X(?OoyV;O*w%`FcBz7tQqR4oYv! z9uDwkFmDtdV({J<;_AB%o|G$gzi_7Cp2HXG|I6n1zdPeY;@I)Q?;$^4+ndRg8g19f z7JPeCxS7s>5ifZ~&!!n4SAsjw;JV`jT&174SiZbM*8L0FC&-l?mVmFJ#($T35ZDvlK8m2Ty;_c!TfD>!=8eLu4PK5AS3MB;uZ8p*I;yS^&V%5POORK1 z9B3S0Kl8t}I9?%scOl>T8_mAtVST_E;rj#d722n%<=xDi1`{U+A`jue0R9;czSU2K zujxYX*_UYba|ZUN@L}+Ir()O^LR@M0VLJM8J>&iZks;p&3gL17&oX=^c`1JVd5Wdc zAU_Kqp>;x&Zks}iathy)_qXy&{ggK7UcWsDpZ$N!F7y%3I8P-Rcabrjyjn8MHL zw-1H+pdY{Wds;ucA^%FdlmEPxt5>)TT3$x3?313!Bzfgs1_J{9S zdi_o^_Gfg|{`AWR|5gXjw?9)_9s3inr&Ajyk7;fVy4Tg4eucDqPnveEy+NMDbiSX_ zk3F0H$m@^pg`P48Trtdy6JMS`={yO0l)d6j(#W$4+=mUWYj5C3$?Z~$mzZ%Kctzml zfY&a><@Xu9h`rH*3-LD+9HVoppM1HEZdQBoBn4_dj2Rcr)A=fU{e(bpvfuwkU;W|B zD;O93MuYQ`|2zHQ;<$1=&GO~-+luyT;EOqO*skz3G_058nACn;@-SZU%rtW3{J&+3 z46Z9j_)~H`!r~=nJOo|?c+zgq72>jc4W5%<=(id6l$b3fN8bNmwjzeVu}vZW zFn_NAZ{1bkHH+?bKcMd|;ME56Uq9KWzCY&T?+4D>G&rst8v>jeuhZ7<;H(E{wh))z zta1J{`bf^KTLI^m-as6^L%EV;QX+)-BmQ6Zslj#S2!BeB%n8n%?+o_x_2YZPb>yvQ;+tG@mD7)3aPMzEKhAi#2|j=He~<8~ zdQ#zRXuP&f9NSN^;|t-{$FmyqsG0; zhx&3hbkT0!I;UOa+wWG|eUb687x+28-wpl2y0h)rP`?uYFVArJ^~b;NSC#oq=Xd+d zT@91f3!K$bE_v?2MDH)i6G z_hY|Z9p9LldAkr7o)P%t$$Krn*N?cn-)q$SH}$RoKQro&_v8G( zAWruAmvKk`1~9LS=6U+@{lDcEj-10dR`Fw`-=LziYvm)bBd@lF*{yo4O z>F{gyO3790m9!VvQ^+gzW6tfLNvYw#|3hKy7XC(gN4K#d{wjSv*~&37b0_czBFBr6 zBXi>UCphvx-`4Z`cY!|qp*np1nat4_bcxEl|0eLiV_N=wy-t=oao5b*;A@#BXEK+Z zcbK&!$x`;d`*v-88}-Um+sT=WsrOsdj`ZjKzvYb%zVhRV#e%R;#Ve(Of0S5HfAm*9 z17E9zIQMH&s#=hGeIPvB{BJOR`}6+a@~QDSX4=y@j-1zDLVHb`{$Ym+@z3`}vHU;! zBUyS$z~{`vsW(d3oB1L1%+d6O^lS$BGgKY%r=0(OlIwGdPu<=jPJ66>^`E5M8+IbN z(={&M1U{_rO7B;B!xn$RF@&=>IC~fzx$o>ty$)DEl@vu&{nRP?6$w=#>X-2a=~;4f zE*~wJB)wW0d1E7_T#2W#8TvVA9_Y{d|MIyV<2mvbdE^{?KezvWw7CoVc@%b+Sniz5 zjlaIR@Jj9=xA`mQ2TYq-CX;?@vt9}l+IppoXXgLqhx&BFzgfq29#!jB{kI|ibOD8N z-TyfXK1cr>k?&;6j+9}H=>sUcQjFf{R{!sR)p#Cm<&cT;`1V$Iqfj{Y5UJcw6WRalt1`WxsGuE zKl}fd(`WKhexH)J%eRy_?K<=Wu;Yw9`Uxu^{M z=N$a+LVRkvWV?ZXpDe_773CZJpM^N%7LhIgPxVvaU$b3qtbX3bWB>p1*VNC91N7%V z4qn~pDNW9cN|NuA?=3%xnfOFS+Gk7-=bh3sHr2RFpXYF|yJ^?OWB>p1w>rdg^cg%b zeZOKRxw9fY7bS-$g*bhb;ZxE@%xLN*3)!1cBoq8H9{-bikNEO%`kDRz%U2sZRJ@qV zx6tmi= z2jGhDZ}R`k|Iifb_YWMtTg-=~^=)mxLiXFrbqumKP8pS@{d$W+&OlxvIo~F-R%rdx z`t?;Rp6zaJuje}ao<^JZ!EZnK#s58}%(2%&zRN2@_C>s>P*+MlOv)+O#n|gdp(Dqq zkN*B9g$_w~WdBNtU$sw8`g(u*@+O}w&%a==u~+g%8hO70uC~RR|1TZf=H~H@V*`Vx z#@9bA|6b7(@O77>IXQeUAx^#_*mqL&C--jj`El&Xa`1E%k`~XGxZ*e3zYVQZCOb~I zlneIEId^v##z4^q{smwsd}8%~^a z(#@tHeR)5t^Y`ol^h!DFDb61%`Vm}hYoq*+Z5iLxV7EJJ{B10LVwY#Z{{sB(;2#VA zAdN5eyLfx<`SXOsXK`2Xwl@8s;vA=c4PGE`hRV+l-U{07A-a$H5kND)oLrp!Gj^5BwZ|G3#Z4o-OJv$yu;)!BxN%2$)F-GxF^f!}# zf6~uysJ}|zLV2OOMi~~6f2Ug-TACVmRyM_suXTETf&92vdU||+7mt8%KOZCIAF?n0 zj$tF0mB{~PD_5_$3Z65ND>=B~^O65NotIGkO-xwyr&eIso)we-U(syZi^cPM+l-r$ z7O&fO_#nj-)U(Oq_*BQwHTgYB*X_1mVwbO|w-t1~16>bL@5^Yuq?q;p6}uWbWPgY3 z8GLg~ja%jl-(T6)qh0NCC5JB%;<%3uz8PPv;iz>8^5|aK<7wo*2e^Mr$A7(fqru$Q z_SE^liSF;IO^xH4rc4Va5IMd$zomHl7@{BpiSG4bpu-Ywsi zk#+2+{ys(IeYvgY6|>e;+)BO0)GHI>xV@wHtoS78AXhCfWzRzLhHv?MB%am$nuuqz zKY{rA&00^lf=tonCf>=~j&BoS&o)kt?~2a{_e6FaiHu%Pkx{sYM4&o@Um^@*z z&Os!HzYG8SXn#TJH@WrV{bJ! zVs$Gy{1YLL`7|0&7jyp43UUzgipX2?Eq|BouCVQT#pExFZ&i;ZhyP5w2bl92eEnu_ zmH7+eYHvUR@*W#K$E5fvaIaKtMCIK)DMi1*f6d}2c5MLvevLn(n-E8T6P!aqzo6qW z@_qw6atiW_^smBm<&EBwqcZyK731p_KZoA320o$>cn7ERhjqV@NNcQ{+|cZIPROpU zfsQ*39jW$2(jn=Sc4|M1pV)OK_-}&GyI>=Vg*fV)us;|iWC(mO)D%bbzi#TJz*{r=S7`COHQ=+9l!1Q{ zcKc!QH#P5BI(|{fR|7L z%YN_?Cxd&O##Q!?+-u3~sNF2#{J)hMo#Ls%6!n9YKCxIN!^+0V@?%*dGL!I{4ads`3U{2`U&nyB})FsTKvSW_yQ%Y^N*Se{#D?cajoRf{tw2O zxs zE6EY$3=Z7YKPQZOMYf(-BK6>7g^?UV&ilZxO+Cl1kk`*zInK}#$_x8^OS=NUq4!}G zziK;ROFdux)T^iHjXpPnT$S1f$sS0r;;DFfmzIL7bGvcgOFSKZ)Jg=Tr7M^g5t@Xq~!ophUj#ovzlz18h^Y5&NLTK!~wrj&DwMzQy6LZfAje61c4Cj>J~&KgW@?j1Ttl+Y9o;rR4utp6CDWjw^$Mkfl8)a*7c9ed7DUJRe%Ww|0jG-arA}d93sf@UL+2t)Hav1k-y95GVpcoLEEd4TUw>(~~*Uz0`7y2Wn98Ks{Yywkula+G$dYzyu^UZ$UM{(42^-b?T|iqYE=sY|1Io;Afm z=|jcnZF zGdGjX37Vn)`--^cJdyEaMtHoIvHrhuiG%0b!RASRzl!XWEFWH31^jaE-;U(VN1_vZ zpAx(`REB+E%&N=9FWVNJxBcH!#;e5f<+`)QN%lS&oO*CLr()z9A^vtskiXB~)7DGu z_5t;VQjgr^NOBu{C;a!OM4(p_!2ig>cjXGcyrb+uz0>Z`w7UcCvW7A88zJWWsqv*9 zEWKZN)s5N?PH9z-hwNb4bnyP;;JI>b(dYE4etb{%quK0cd$F~yiOivOl;n8%C&l;2 z9XnL^H*mh|0LPbWWx&_0Y}#U7d&fsaatqe(=6FFKEgN6b*k!K_AFFIK^`4|2vCy28 zqxrWrgYU`}KII)H*F4*9Qoes&HkWoe^J$9)A@(}i&(EP3!Fz5k%|@^xJvvon zt-@BQc0>6~><}*o+m}y#+-?>(F>4^WtWWHC8@TO4?D?n0Rrct0?lJeMc3t^i2ws-? zJr)lE>)R?{Shf}IV8=@FOG}@lJVd#b617j}slVBxfBi z#FPR4xoFh;HjvAh+o?x>V#jN!w=easj^@+Ki2qmhF>;Xex?PVka_5%PXT83?S~ zXPPDZaVhPdK)d8w#vNkXHS%VSv70=rr5Ep)4|+t&o7o^`K3EU#)(-zR?jI}jEXFf7 z_ocpF?eKp9_#c6PG3i**^V@;{&O3DI z7PAhmo;7Qa!{+XP=-hd;_BiB--47hPMU{b+dg0Ag{gRk<9N5Dsc_O3B+x)hQeCtW3 zUtBua|F;U8Ag{RomL9xpH-kJP{hgR~5p9m5Fkf*cyM0R@Xd-uoHh z4Y@>g@%}3s)qNM2{ePVVE^}Yv@1pRN+2i>40`RA*d&zG2bMx-d_-cGf z`nELBxp?gVTXm@UJs!^;U){PLiQML^`Wt`$pvaiZ7)NVc&k;GwR>(U_-uP+AC7E2v zzvLJO%oZ75SN{7a;{21OH%~p64)*`8BIeM)!*_UmDG!Wxee5p7Zc$aeO=k=5pzrXw zx?YBxt}iR^X~?^kb4-3m-Y=$+_gUbc;XfCVxADZxeU0x8I9_xa_JaD&+w|{Id?oKU z;dzdE&gJuR@XqZJ&y~02*BfxXNGuzp@g@>WMELdTIv2W@8M=sVBK2H4IRAImKjx+g|x@Y5JS}f2*!{__luc7!tE%l(S%Qp8%J9F_$+FU+tjB z!+NIr`441qk>8%M^VR_3|5dm7za!sN9D3Q}yiWf%sk+{l$o#-#^*o@T<}dz0c@Oxy zBlO)&yTD-yk6D))!1;fx9&qTe{87UrbE54_{VzWsx%^?;b@4`mx3*(EzbB-fDH%zrCYN(0 zh1`4*x%nb|m!clJjSczN%5$>F=&HxES92Bo{=@7SGT^peE#p;>DX$Vc80jBZ4z0-H zGb4vk{@Thtkawf#vdJf^u2;dDzyah4T)yqR#@-ES=h(v`uUJ2#ob~@z9ZDU9W=qE+Q|N4&MKJTl1#nVb^PAKh%wJ2Y_w=X!yL!v|lK^ z{fW64hc{VLr2em$Hc1=a(73+@JU1^8hi3+W#k&@~R}5ZF6wlT>n|gX~@haH6mr7TN z4&MKJ+l|ZZJQVP4+r0vLzG3jUjcM1+vvO`_pNq%3yu9M|?;&vAxZK7q0j_f{tFr&) zPoaOxBSxmg-}^5S-CcQGI&Y`mcACy|=HEy?x8Gla4u4(@`L_-oMggTADzBul9$L;^ zFyI^FviB)(QkegX$j=sSO{rDbfB7HF-@Ej~&6>Z8k{JH{arh{5m~QG}4?2_s`~Tk_ zu1QwoFhw8T1w>27+l)iK2I$qkO8Y01FG$h2 z7J|naCN7?(>r2)D9{S={P&ZP~>Hmsu(4l>29ml2UzvSDt`-_sNSI&N%3dwIOzOVoH zsQoBj3Hv0tV)ehGH@K4={!{c{$=euUAD_OK_Qoqe8+_I^_8$|rH@03<>4#TNoeF4; z(CP9&2s+w2p~KgIqgU7zX@|V>E6{t!L0URE+XXx1m0t@TU&hpP>DUrF{QRjLhhhC2 z9cOE$zpH98*G4))&ng8D=hbOP_dXcg}if?ImD)K0-o0NY`VJ}`~g8%2gEBNn$Is89% zu5!I@=db>2^$P!k`QIy_3)YYrzKs5}2TQ$Y#l979AiT!qF)9v&?_)Hj%HD+aU-x&a z{vVHA4^+>1)n9{;?#7LOd=okEd*vrU=inGRUHP959jA3dN2>mx2Oa;^bkq?0rlsR3 z>K$k5$#IfOuS*B#|Gw?7^T+6aoc*mh3qHRv?Qa@wU+F*oN5!ZZ{l6K!OC7#b^k3nn z>i<31d)~dMxJP(3I|y&Thwy(LdvEpRDpgN5?o}{0_j@Cyp3C>Yp<}+GBedSH_20F> zv?b?tPtNI;x6Q& zg1DEtM*5##1-@tHPw{w_$8+De_kMri56Jn7`NFIGH2R$D4_9VD*Fr;=)JL0Vl>H&) z5YWS%qwKtl#Rg{5?(Ql5;M+rDkV!9-V?P~zY!|WmSXlsW+W0#Ze%N@7xkb%KGR7K+ zU5?;8dRAFM`)T8C-M%kyUw^Ri%8ts|X&~`;qg}3i*GS6|vR=Rg&+^Y9SvPVn32gmx9H|WeX@~sE=8%N(l@vi3I zOg91kMDX`8_^cI0@O}Qbq@Kyo4PviOq@K%v3v~R}F&$>Q3Fz1r`O2816#1S;`&XsN z!KY&!{q?h<_mocPApT$N#=D_>&sf*pQtQ%{qZm6oQ_3j4D6Az^&Zpc*Ig!HJWjTFR zF8@75^Y>T%wfe}|A@Ajt_d^ckm{a8-?M>xE#(B*94wa|CuN!a2@Eg(pbCBl);K}j* zU=+{N#XL_Q%qwS|aNvzG_1yly7&_c|+pfz>`=aC?^!pjiquMw3D(|A*$s#*e|F>fu z;}FiBK`z6H5t#2XrR+m??M86jcsr#3y1yg(e;0f)-^v(ja2xo%I~BtB_3ko7r&oCy z^_UO#-8O|zm;VQ$Lr(`Wc_&RrME{?J4t!}Da}AdIpN@`OsfR6;vEkq&V(PhcF#oT1 zq>{repqJU%+#RW1R~jd!DXzWN3I{|)1bE{;yJxxKPG~gD#4x=kom#bhz(rI(|683l-W@ZhNxj*WBJWR;x18_sqXs=6#h3CP zxQ!h1QF#yC2)q{4Uc|pscoBIshpYKi#&(0cf`?BOEAOAEM|>w^yMf=u)N|xLFb_I* zGjv4#3HT1=%^a@gQ5jne%8zN+mp6L>j@?AH=?$DNx^y`^x?gSJ0C4wq__zLjolIwr z;f)*ns-B83Z$Qo$W5cjt<@ZyNclm{sQ*|2~@~=O>@Ew%DA!D{d6;b|Gf8%3R{%-hk z<;?#7)%gAL3g@pJeoc>Cypi;yvXtm8He>Fl;dxc9>oESxd&I7*ISuO1uT*1Ax9iG%9(eyyKWn+C!IPr5 z{O%>lYR6c68vuj6cR*C2M7atD$Q^SRZUZFy@ZkTJy}` z_R=dbs-)$H5sdgb;0FIMizQ=XetF%No^Y2?oNzpIxz zaz;4+RU)wR^?ub??{|4`4PGIk#HG59J!7T`;{52`{AubOrpxnuaUR9O_tR=d<-?;%b0mE{hi9c zl|S+F`2QgPr;z{F@$w&33g7D-zU}+PQyb;J3hX}L7S@{Y^No+8=35!t55{*(#aHs* z2flxfk@F_t{n#m<614O$2L6}wD+N9VvPWm&>lAWhWyVGr(QJ@^EWZ_uyHkZ%ezfpv zhY4@aN;q`%UC#G|4yPpPXT7D~pFC5As0^Mv?gmXk9&TK3{d@OOBQG=Guy!r;8(!s> z!fQb$b8eCIO`!jN|C7U1`6KciUiI^7`k(jz-qF5{)<4_-6Q{QD=2YXPhAGp`JGWLI z&EPkIkL_<+8O2xqe>w6nHX_6?@Bh8iGp_$bc)I_6e)j~A{6Hl(z6E=l%CD0DEpn_y zyFCO1u*D*u_~CsnNcPeC5UZ8C>jg$bn9V4;BpR?{TT**H}wd2a;Y4AtMUk(0e@%VC2 zfyIA-{(l2}Y<|_`D8AB1{L?|V{Qr>0ThKG%f1rnC2ljE}2k7S!FH#<$+)N?AH3C~T z0(-Qb>3`kYU;o$21KT3wS{c(;%|RY#rs$*85Aqv>Uitqa590rKTK@-m40HPDW9Wev z8H-oVj;CjE5%<6Nf2U_~0(y2A-KI%AIbJ^v>&w{DcDM%mLfkLcKV@uQb#M$la=h-q zeQbcdTzfeV@Ao+V9S-zx4bw9adJcge z{AtDim$Ce7K8*dwM^N#R%t2Q%FU&b6&3yHU&Ij?%f>(ph?~)tM2MuQJ{GDS(x1-h@ zeBWMRGn;HlY)`##=8 z`cSIZyz=8=qXd0TN=!! zTj{S2mb%;p-MWkN1Z5#*J;lU8O28ZFkLAA&{u|*RKe6hgDF3Rz?^a_j+TX(j?MtGZ$(~9kX^8fGL=eLi&`zVCpIE?k((Oa+pp-y@9 z>*@Ruxo)`*q1GSk!wBKIG$%zuPpfTvOPV zaj@45mkSBxNCcO#c5Jy_ekh%jx9d(8Kyac{-1Lnb*vC-0Q^@`{&dB zF!hLO2i8+>RZKnC9Pu$?!}%Lcl`ME z27f_4;sLpaQ_XsFv|gHi+A2jq!05M#bFO8nq$Hoo98;q~4R9-f77#>g{o3h&vq(6UT;n=vn>Uexn8 zW}eU6LwG&P#m1MqedkJNMQRu%F88lA&W-#=TY=%ulb`0~n+mN~C#{EAc@r5Cp&qY*KBaV)t0I(|C4 zrEvqj@No~OU*KQnx~kua!Ik~;GNn0fzgUhU{X+b|hW9s*k@01^eo;?5{c<^SD1jbw z{WbHT=gRo`1m9oz-EvK$X1ADnZokZjjsaRXLvfAvQm~&m*JhHpI&(;xSMSJgS5>uTRgn z=mUN>ey&%I?N2BFs#QX*gRrOB+l+UA;{5FDT=2~t8!wOH5&7fW>-C_;;Fp76o#N+8 z`QL~e-4#^*$mHx{ZxAvdH+w;SC{b%h-t%Hyc_cpsDjr>P}f3WCwBpJe({vSJa z+APkf#z=Gd+<#|12=xO!g^1Pm=299c-I#xdK*xhRK|7(sG-H!OI zBV4_+$>NUD<3PrmwfLqHzSVvad#;uR4&m+w?#bZ3(h)96E|=eCt?x3XtbHsF7uhnm z%k#9V+j)=o0QGp7UpfDu1@3Jf;c7!@`P~Em0{>R#x@+seT^ja7q@1gOUwq#>jsqcrTdWT|d(0 zcc?t=40?Qi7t-HPfp-#k#3m6u zzi!Aq(32YP`tm3L(t06r$(h0%`gI!l{|Y|3D6h2oKg{gtK(00Q@VUg)_vJ&|yocje z5Q7eRCWanI|7+O)za}pK;L3kkSpGGbO5O+Zcpt~(8|@K(rT*9K3|;T1mA~R3PX0CI zHP(D#_>uY$Cx30;m4980A5*h8g>|Ev(v5KpH}YlG{~3}VcYdqc2L8X(RHp6!;o-F$bVjRou-EK zf7a$W_@A3RsXHE+f9j}W`=7RCTr1aTYF>@vt9f4P=X^cS*Tu~9HAjI<-br4n-_zjA zx!U5+0~cQ88cfZ~C~oRJFKL!nNZ(lVTw7{>m*XuBt_*oB?s4e*1K`Rr_Guh0vNirx z4SO?(Okke>IR%%s|FwD#W{3RBt=ks&9P|zum*X>S!MwZ29q65V^@Sd(cMFko+cfP@xtb|oMRBEG*UU#2Ymj$K zv(f4lTzuZOJ9dscjw+U4^88Y-Wo~9Fenp4;G8YV~5gAWOzufKT55bj<%62=@>+$lw z&oAfwNWGRhlBuF&-16SwCROuc+;731Vt!ADi}w+-AD=RxvJXM#Acqi-@39a5q;olZ ziE>>1+Rvi6we0_2+txX5$bS3??swom1ulKuA#Mw}uf*UI|F50ZIj(Cz@KKe&SiKP3 z^E<&k9o*YvaM}O2cJIz{UHgG=s{BTo3mt;qcF6B7;NBC1yD7MT?;Kaz52IK3sA?ac zJiBGf5#SaQk#xOkTir@XZ$&vWu01LScYAP;=p5G_zwG%_@uyr{88S$CyR!zC7WYeV z+hcGif_p;exbFBR)>ZMRT>BX^vJ+hPRMxUbL|%@bd$lvcJ;VIo!8mfqFR`wQKjqrX z5b}B*@mrA(?qJitV>fE${C{32xOlH>{K8-L%h-zo3U;a%KeU#0j#~C>)ZV1q*pPpH zyG5+6;$OM;GNic^z6seG2kHvR`ycRqnfX1Pyy4rmAH>=!k0o=swfG;quaJ4Hc)hMb zV2t}HF6aNPy{>cIkp1{4xcC4vcUz19(IM{cLezX4gUg!G+FLuv4cQO!(K3%KbGWtm zA06VJ1n!41xWtBQ@9i8nWIyhte~EKsu678z)*%;)Fu7ZT72?a;@;|?_`Qunztz4+S*Po4$iI$! zydmuWTf4&0mCl|Z|IoPpQR}(P(ax6hRZ71H@l4&sI$ofZGL%;cw;bGe&F>xHy5pKL zrRGVQqn)$_+#S-+lira3kGJ=Lv#L1%{|`HWsF-Nf7)|WPf-Gz=EDPJ&Wh+}i6kRK7 zRP2f+v1^P*V~Npd>|JAv#zyQKja>w5q^N*MM`PFD`}DNzi{3d zw!0%Q@&6CPw$1A2!n3W{jLCYOlo)O6vNUdzXVDRPIk?3CKlmd2ybqpjy=F|-+pN= zx41K5_y|%ZiMk9c<*&pg@lA5eNsT1zLhe)&wmtVu(j_7A|M5@ck1&_e{=LM4+oq)X zh~i=FmDTq@Z`;FszAzZ@{j0$Use;qqS0TSS|LKc|8u^P8?fobE8FLzm4YwVd#@BXp z7TGuDSHaI$K`)dij?LUM1 z47cjzYkzz?dByzSMSYk%6Q@;852Wi8@z0&x`aWpx305WhWZ|FZ|IUfZ&&Eedg8wJL zXY7`{qMDvg;|u?}=n7+(skb$L4u2Osdp+OBe@TM>*Jy9zuf#!B6YaW>hyPsq!tj4& zHt|vPFPAphdxpeEEx##@M-G2h?_*XwP0_{s z`~SD#6O53T#`p12n&5wh!I#)<1^T!5O)kFhKXMEBm}Mlk`#<|Qht8R#;rhZe_D}51 z!=zh~^Lo;~q$fzPl0GnHtj+hRzr(TEks;Gqd#rjlP*dImPg9*~hGQx=R1v+y1$u!DsDD zUY_wi9zAS7HaCxZ&#UxLRPJFOd|78-F6+PAkJ3kkt6N$eyPM1Nf94#m%jgr=_G5Fa zz-=|SBi`}hX2y59=V;hz!H}8Lk;~HmT;l(8PU;`m_8W8C!QC^&U6jTZKWaEJ+uYMw z?AC{KyP9PQ&%r$y+%x*ewf)9i;{NcgkXw!TPa4-MKd8(@-lLG00<6zf?sRa^>mS$l z8)?&=yt(=}Y6O0Ms=p&|?tY|eGV;ojnS*-{xZ$|pSHH6T#@v&^U21Sg4o>4*kA1Kdz%k4}oiZdeweT8rP9`cjRT=apo}z+&92|w0~Sjk5~)Mzgz!CHC~#= z)$RK)bZqnN^Znd;;6B|yuA@h@!JQG}GJYj_*7KlcuAOXaZ>zU>P`N9>eX)OBM~^t? zm;X|Td%q9YvXiWZvu>$hj2rQ~8jkYNIWx`Y(R)@sreAA)V!Y1%7F&1)=@ZghaQZ7! z1!;U#%G&!IkJq0e|1UL;8c~>*U$^&r)M;GUzbDmo)uUfF?<0u+&w0<(HLKisby}a1 zo7lG6l{wgOe4pWazys@95_1`Gf4}moVYlu5u5C|791bq?o^7uKm)KvjeVy{L*SjnT%eVU#@&CE&_m69j z%Oi;Y7aXF0qejk5<7%D{fafP-o=Z|Z6aSyPaX+|t=aC+dIEeBXi$~x$4`;7M?k=Qt z`2U|x8Ef-BvR@-ue<;9j<)ub`oR-_-JE%MezGs_SS)Z#B4% z>sjFL8uE~i7n*qtxQ-tG2i#V0+riz~hii?8ufp>S9-g`XZ*Dw(ruMhQxQ-sb1MZ&S z?gj34XOybq=29hn2J zG#;mg*q-<=EfB@_5yYWJyg`~rT0!~&`|%a!Uv0`*o9~g` z7`Z8Nfuo62EC~khF-YWp0aP_%4e7+U?&9-eLXXIdOVq6nV9*2jcfm*(rf1{9jHg z%gVo&z{~%U)W?ho+4*PxwY=i~uwO7}omb$WHqXZwpZEmzv0f4XoPE;ga5xX5ihjt# zKj;7Fo@Rcm^**}a!|Yo${O6mE^D+Lh!Js#cFQ7&jfIkMt2VVU~Tm{iT;u`3ne%a&K zNY4MwHDi&HHw&ILK#X@*=>HZ5st|iV@uzbCnuRC)zfC$QEB{7)SPup)mqCe)d_M1P-$gnoweWp{N zJE;#oM%MPfJ<#`&aTl2?J|s)~uLS==iw}1nZEU^m_!7RO_;YH+qu}Ffr0_HLE~sQa zxC`}=mo0Z5ae%qm_gBQYwjVi?xU=|k60)qheL-@(&-*F3{|@Vu z_UB?;+mFO|)c%~rh70j=`jq!~$a_Uteuf8?w-vbfdh+u4H!-g5N8&qbe{RGgaPe`H zxFT;Jwl#16Sl;}Uyt&}M)jzK7N8&r?~R8De?0 zA1QW)HMhK9l7^A6S9!b9mc%PYPBV31o9~fc<>e#yDWTjC`{a)OSe3`x8T;1s%jwtb z|C_ro{Jf9;W&5#t?ElNZR{us7KA*8mTwIIiYvK7f9-bcn zceDO+?fGCHXMRf`)xS~s9cf(6^F{FdP0Vv%%5FUa?$-U|YCRJBaUkh9(pe;8@p(6p z?jt>E%2=E4vHf@$x&IT&eRx`K-OhUb(&$rrZFf8Bxa|KcyV2kl5X(y9>UMq%-)Qrwo%70* z?VLXV+|o6`MUi7%_WzgN8{%%B#+@+j7#I{ezii@drZHo?itt9 z)y?m1dD;IzuU(hXH!g}C<8B`edg~E`oBx8w<$21Pd5=^6&hTv3&|O^i|IeGW2Doq% z+?;{RnQ=-;S&Yk+I(G5i0^E(>wbP2*~w&%n0) zJ?1$Tf6r(C|GW#=0N2)I_W#c|F&I^FMH*N0ygH*#t<_qcT%OtgKkqLVt~*~Z((&1R zbFe(_&yQ%krSj3?BIZr-?AR?GANU?!GGn!iHxs>B; zf)VKTD`B}-|1MDAJ={N@!~a+GZ){~A`=pE58{V}|u(K_%=D!8J_p|e_CGhZHuqpL< z#;T8(f3r{%@sBSg{)xh0P({^Ir(woBiWy{u#gW=aXKeyo*WKk?tWqPGVdu zV2z}ZexLso|NfaN^T<<=sX5M=F1Nf`0#Z1j%h=YC+uJC%P2^}!}2<&XJiALR67f+6SB!T&YE zfN$Rjwi6@=|IfkD`2#I{*I$q9uQMMjI9HE*D*qAggkRT#Z|Ph9tAx}&qHg)beRp91$+Yk(_$9CoLWSYaWt!oqS=BWV(8 zD(Tn=b?yC)``LqfoK^XsFwPyvT?3!VIBUzDiLVsQpq%>Hr`${&KDF)+6+`C_Ujw-XqURi!@A@P6q{pr1LV}B0r{<8jO z<7V2qa9!GY8>wOfm-zqu(c$Om`B8|A7h=VASZmble6sg#><(#M&GXmr+#Tz4DlS|| z{C_?=Bd_ds1YFCGu%;;c-_*!w!7WVVYJJxGW=y=Hp}wZGr@GVG4^~M0f4(Srf4G(% zVJ%Ouv&o*UQs%vV@+|T9$WB>yvylD&^SjpoSL{gGpIOt>>uItlO5zSlT;aKJC(>y# z&#Aa@A^ZR5Pgw(8Yd*-@onA*{T}zd|lE&3MTk*p2)ontv+n?G0KY#xlAci1Mzzb&m>(!x{riUUig|RV{N|2{hIR!tm7%xwba2ax;BHIUoZW8(j;qbb(4)L8tHWIG%CVQ}?xA$#lFs%u)D{pp3o|L32-2Dr8! z6MxUY7F@=-vA1QxUES5u#ND7>_1(R-om85aBQNv+`IoK%uC2$+u4!jwXBG z#y*n;cUf0!O;1Xjt~uBe_h-g`*3nenmEgXqaal*R$6?0* z)fwEnrcMoDw{MY*|M#x}t~DOAW~bxPvW8Z+8)wgdkae^K?n;9j^(_1{r(YGx_&;L} za7B+!#ZD~4eqgT(WS({e|HtPmVlG|uOH;<$e2@4h_O9dMvW8c7(3;6DJ5?OMiT}@k zW)0-F^qAPYjz<$8R%O$(;4bf~Yi;F{^rp@Ujr&a7|Ih=Da&d|O&wptRa4kJ1_ATpZ zDxa~bjJTnJXf;w-q!w7iUr)!bv-+t5-yuFH{^_5b-Fao_Gh+TGso&{fMF z%w3(;tp)X+X8UC9ZxIvI@hMqDE5d(G@~q<%#LtLP>6e2iH zWF1S%8dll;8jpCerN2==?gwO@O|P*Pua~ZuQxD?*^FOB^L&JJ34ewjDN3yPE)g#=uT5thziPMQoFt06n*&mlEx)uEIgTcqq*Brk-gJ07%+14}ANstOKiW6!{5q5)YG2j`W}8@xDsE2KCyEOd@w~(7H^6@j{C|^$ z|F^;49Q?f#_;R0n0j^Z|3|FZ^%*RXgL;N9$2^Mdu@tygr@L&8>_&00YuDlDt+XlS- zv*MXfZ{sb8fAmOV(8c(nEzJ@axB6Se%lqWJk$m_~#pinRS$;~<7t~`I^*D%n=zGtt z=P_xyEqS@CS>n(VgDz%IMhZXd??tbheZt(;uS(1Pd>0P}mwn&Ib$jLS>hSUXwb5sZ z2^S+@5?}LON&V(YD~UXrc~9{s;Ee(gpULT8rhNr3#W!s#`mNA2HJX@ib8AAsL%y*s zx*tf4uDC(h%jpMBJ&6B*SVujkNd53{Rycf94?d5|{RQ~+p`ts%XI_`WkNEz<>T<*URC%i+b!uJvu_Zmpgom+}b}Y z`jGNwfqMZ-`ZvBxaR+HEiTPIX3=;9@;=hsb+g}kLlDy{7-$q zgwx(4cSgU?q+GFQj9FFuP2op;<9x_{>8$Um(wSNKz82img2Bfw3gwT+ugJbMgiaIG z#qE8mv1j6&RMEeZ_?qvx;QJ&G-#q{4L!Qrj?2@c_5#1R);@h&WEivAbtpZiYGi03p z73mkx>5*|wY+1?nx?Zjx+I&AwJ$Np}u`5EpllIK=i|Ny{j;&+sCFpP6B)5M><27s7 zgEzyU;k>yTb%N#_?@-FO?D;F;UK#RY+n26M9r&l!D)@wDSt$TcQV zwX;~qwqMk(WK-&QTUf4*_da;nho5J`iwKYL*jHcrvHp!JFAh}AOc_6J#S(?(MD==u zeE4C!R5`XKmCvrnQtEMM_x6ycyx=-u4b320@k>kNtI8zp&lq$WnE&=vTVEOEwJk zi!rWbg02_(W#zNlyJT1D@my3t#?ff}%E+C;-zwBEZ1*vB#8kc!{j$mp`DSfe-*?8n zTk6;^g8^Ti7wjqswtkh20{7Jr*DJr-qoaQp_G5Hf>zC{iIlc${6J(!A24C}iq}DNA zu!GkK-t4~dlKKUA>!>e-A!pIHB~!GIG%y%=?-`~Pt6jzzzQvZ6=TNUr#jnWJ%c;j? z>M=L0hgZJ}GJLmad{rXzibKI49=P}s-}t$kP2`*>>o3POW#RiEa6jowezPY>a>V^@ zN{El_CB$b(bBfcJU-QklN*~uRN6zEG!)D9NuTO=sLmcCsLjTIqKT)NFvCX^6J**zS z4-M-DC!-E#&Hin-UQRuj|9=?m2k`P;XzUq%x&&XL3jUaH zvHU!HtYDClf9!nv5_jr2@<;8xkKTu%nD@)euV3u{|A-iiy!`x|JwW>VNWZuTh!~>0 zR26nSiLcxHzwmOT&g1Gcb^U1l@N=&|7p2?#UqQ~uV*MLciajZL7rX3hZ`KD2BtRnPwD+^rV^f`%`uXfxQKo-$570={cU9>m4}Qe=H9EecnCHvO&-a_)ZWZEs)OydjRrR($g-8zrUH}U_EejR?E1utdKJ`Dz4`KA7i8Z(-5E5&|$ z^o#y5(D)*%f;o1{8M1zD<+I0+)zo8TR6ifz#Tj`QP%dj*!-&V1F2OIpP3)vqZp8P? zI-a6rp3lq6cWDl|Wg)It{_wI!vc!CI?=JR5l^_#8RYhZ6`=a@7;(N|K$jk0mrR@Lz zDB53}1uw~W>E^)@h3)3ADjP~1=URClpCxaoci1|~CofgX9=w8A6ZtH@OSh#SO*(Iu z{#~N&St&NVl$cd%CFu{O6G(@U9wOahe!sTfBfgPEKM#QW`Bm8#_{F!tuq}Vo-rtyb z4rjhq`Mp`%y9&9@@=O+c#-$pEAFV}-@p=9q_C=K-bNLML2f6k|xA*bz5!o%9=Qi*r zhdg`RyEJ9bupy$)s^o3({*%Uw>s6=ijw*Sce6M=)+4bQ3|3~|U_3+xW(zt(PLvlv0 zqw}h=Vcci1%$4_tkZ)pU`kXiOd{sUt3*XbgJ+v?R!%Hs663fN?z?_wnmns{T#@Bq` z1mAK0&CIt-PX^C4UzYYQOY?me_n~4pw}tQ0Yr(rRA#bE#M^UdG!+PzRu9u_df21D2 z)p@h%S6N2hQ?V!L*|wh$BVznW;YWNQ80d4=oT*l$Hps&FRp6c-;(Gg=zLG&_i20WL zf04iR)Ic@Tk8)3N?S|(2L%u&glE>ovcJTh#H(tt~{ey9MI%|vV__)j~l6Y~wt|cF` z7FLn3#*@$P-;Yv{zeM%(jUVM=&jzo1Dd|Siv7|GDAn$3?Q9-c9!K6J%zbBnYS_`%< zmW%s_<16ZMug+`qYgt zbe_UJG&5<@fe-EwLB{nOYU(9E#e@r~*Gq1_9JzO*9xsOVkntnUcYa*%7JB?prTfxv zj{!el?5Twx_3v*@JcW6_8g&cp(n3C74sHp!tTpP-{d~t0{1|_j9zRs+QIvaT8ejMC z-%20%@LdPqd;Q==d}A-m{zQV~vLi{4k=TD)b`1%?v@9&gl=kDl$MWt;{OT_JP>GwJ z&GRzPk@&R5ci7JvOJ)30rDws*U(&odytDuRBNG$Mre6gy{%+tu3cmPfmwE8R_9kYQ zGrfW5lfzs2I>CVdRe9R`7;u;M$$uPRi17~sA3sUX5SHDX#@FqA2j7kLwD;-YeclgV z)ZP(~tfvd#vL~nPnKWKpuj$0~en!1I$oH@(pEZ7!T|zxrACs4!Z>IIDFfR9O!?)~> zDSOjXZp1hH9;bK1H#$&WpM~%1gP|Yms5Q8L{fZ~}G5%$SZ`mVL#u>_Ff75)w!*{>+ z@O=+>TFd*uOY;42p!ZS8nYz&fH6HsYJpKD-!?*0ADVv|Jm(#zWq#m31$#+pK@BLwW zqgxe>mpiruJ39Cg-`smJoqN^KWNa@#It$;gfoozT+4znp_%Z%7VSA%n6}P7Gh3|6q z376gB;rj#d%*WaBl6)@=d8E%)yqLy|>-A>X574=ahdlZ0{=J-fu=!qIS^9S|{+TMr z-!I>Vv_6UcU5-Co&Rn`2*~`x|zh7JLv0U@%Z}?mi^DaksX>Z~SR)34yo98ZJ&s5oA z*wc?`?=8~jc*=i*+^lWND~o=`0S1wO$Mfmqy9I-Xl#=cV2Cs7(aevyNj5VgRmrXfY z-qlVA^7~o*hV`}~m*d~&@t3|)yn^30l2&E;W%zLK<<~Q0Jt!l; z?r+4+%ic-%w{q_P|2T@{`t3>hGz$0#?I~+cvi_oQNmX}#8ZXYr`2blbDxOQe5>Gy> zzm>E9@8eb@SeE`)5|^8&*IyLt9jcr5Ov)Sik&IblPgNOlr;3fUv^V?zKAsrj`sI%U z3^9I{>2DJAKkg}w@ANm#_ZjrXojiQA|NrCYo{4OD3H>fN_vq=h)$)sY4)RSBAI`LI zT(6E`&;sLQtMcCkYKKjOt(<%|-`xNEG4oS-W#PLtE_W~d&Ohm_s+|75{ZTUCwD3dy zV$2eIs>)t~@9Hdkp9t;|x~y#a6$cn%{ApS)1rMr%nAUdJyK-s1S!dUmhG=;*^WE~_ zgBQ(%{d~s(h8XW6Ew3t{hHhgkxBVd@Z=?smGwX7)CRctZ^(siTi_P~H)Z?^JZofZX zrtK;ILHX092hgw0Nb8a&^8fG5Z`bB~EI;=U$$F#owNd*AYHNLOrKi1#+l>1N|FoQT zIVDSbKZM+W2<7(k9|t&MeD(uM{7%*e%HIvtR$IIC5#8R)`R)vlemw`?Mg8C<_3Kse zuoDuCAB9az;>GovLB3k@$r!iTlh1DNx2VUJVLklqT^^VFA0w~CD$BnN)Rv1}d1HHq zZZ|SdVK0`d_lB0&C@rCbETT-_tJ$!!#-W~nmCHRJ8 z-M-ScW5$E`Wo0w6%)x1V&G#P2w>-`FsO`XewjaDC-@9VZ zzR|x?Rm4=byfoO%vEL!Da5+SoSgabwxSGmmw@V@Qcr~ntw|^JpYkT$~ZInmanzRuK zn>vbE?5KA0+qL-~wfCqUwOq2UtVZEmZCTDqJj8@0**o&n`Z=R*SJCXbCP;Re1 zD@esR;Btt1LH|b8cBS!kd!I|)w)C|3-r&&><>mKB!ArLH!J++TOse=>pniE-VqA*a zdt$hrPCTSS`o$Kqo^IKByS2Ke7 z14G=u{$k{n*x9IA;BA+XH{zRpffCOtlm35Sx?c8tchoh(&;^6~^^@{zzCY)?b3J^| z0B_?y`HnXbh&>r~9_hCv#*R_UcSqep-(}1i^@S;8ZNA6tJuBp!zBT4?Z2kH#JZu^A;McD>zCjxszUf0_UiXw6wf8M%zRNsFUIRY+FxXc9;k5S> zaLpQ7Hv5u_Z_vgvPUtaW)c1kf{1taRk@l|Gp6?&@wD;HGTZ!!;(mzVE~Ex@hP-)G}H6JLnr|B12Fde2in_>)~bt@+*uzCTa%U9mHGr>Pco_j45a>y+{46Vl?tkWjzi5aC9m1Um)?U4F9^lFQiV}d)j*{^6t}*yvg=H z-0%&q8ofiHetuDc@2DS6G5vz}QKL5@-}Q-nmOZODo_ZV-*2CZ4aeRR`mVHO6re+$fd#5344+IgezBwm-ni~GSJj2|a+@X`3BKdTo%&dO)= zO-yJ(7;nuo|0#>hy&Qbje`GD93ZEf`AL$osyE5NouZXI=It$5mm&AllYqNZ{Yhv58qFL$2z;bviK+ENq?A_xW4B~?r^MLkj9I7c_@sd&!=7& zdGgtO&!isLg!S%?ajW6vzdKY;3SGv6k#SdL@cRzRu{o*byz5XO;c&lF0c&tBJdK1|*_62h9 zq`q^qX8m-%?D1>#M%3fsupZv_E{x*~ta<72Q^w9J=J6Z7lCYDJetjC~`6lxqHHLfL ze0-1I2HdCmls^?;z&7jgQ^wA!Jn;YJ;%mN%DOP;r;d=ylFZ6?#-w)+?aGN`Oo9p#S=}50e*JxbDUsZ`M zPvUBxSr4Lb>z9MW`TqqUMxWdJGeR6Vj&b%wf6x&*i(PqZ8Yj-ja{=XCshkTD_=J)lFT!aur^8b!!KAzst*MzZ<~Yz!a?YV?~751OM)MetdITztL+qqvwG) zQtZKujE;!?MSn-f>l2yvlhLgIFWe+6jwV#bxzWeL&AOz`NIN3eSETnzViPVQ;ont~ zr}ALZ9;Un>>pgDI=ZzmHYeb`$1!{v*@#8Xb#`$hG{-*44uk3`60pf33`RxA0`v1ac zf4}tG&upGUUc&JN-%+odNX%_C z!)DF&qnV~%WsRzGeef<#w`--eZ4{rk<@yvHCK&S4{U_EF!Aa=JJj1K_#+BHX^)FBG z8jfeglyav3A{bIZUmMdK3|L(jY;Vf9`V;g2g)AJK&*3B16L8JP8TpnOKE?N~+zDLf zvMD}4v-yn5&EQoI0dGw7Ie4+0?H#R2yYpShCpuDzpSIrT9zMsz=Yps_3x_k+3(dSg z!KdK3e9~5Wz9D_I3jccDQ?l^68a|0#S6s@z)1iJoD|Z05Evk>rC%ES0m`~bH_fP4Y zRrucP=D?@*(*0mnuf8g~SKmO@J6yiD?M@|YoC{;SYxBu1N)ex84;GQ$qaVyBJx3x| zH-^v096{R80$mILjP#s7qwSvPMm0Y75PiPlv2gVnV05GM7}AEO5{{hh$hl|qc~Z_q zd)6C!B6HVD;xI#w7kiSyiN=vi?tPeEN_!G3VQZULKPvYEcdCUO>qm4;Rc2hqcIkPu z*svPbRn~bXfh+c-zxF&7ylEC*tRJRmsi@>b(V%AFr$ewxPB{pSm%zlHXE+r`lxDCYHr&@X2$ zP)UqKjSqHlcn!yEd|B;h%3U90n0Kf6xA9*G|29j`*bfjn!_T8~pE39{C#XKjgD?H) zbGg^Bt*)iM*BDufaO}?<@L2DcmpeY!HrH8pwsIsgZcF+ZX%Kz)WfJ{l^tH&;O{ygo zn{s~a_n2??70SFr<{Z`MrR9}&9aGKsGfWK}Ilo2Dhr-V#o{+IW$Z70CRPPvXmFd6q zCsmD{srC*15n>p6e$Bj3)%?ldf5!|3|H-Ic(k`*SHrIu~5iYu-=Rqj=!ov0G6$-@$AcHjN$gcwo7BSGxH++K2>v9Fksbp z>3PwZGH~Auaix8iMEv$NHFVauR(FJ*S?U|=4|6d&uc}J0#bfYobDog%su_IUpRgg7 zUzmxtBWDA6W(~;12h(_Qr;72oUsv`U$=;hW=xfgYvYwa0i}Q^(?b=9G;I3hAuK68~fzqIQAG$wS2PIrta84 z4OkfDd->)00MZV!C#dc~Pd=O9Gr-rUf~23*uR?ol&mz5A9^zT@a($^jf*SXev(cXxT?aLG9gXMsgPK>yhB2|< zmGP6tTn*08!}^O{E{@CV&89z!k5uzpa86A0$4Gwe0}_3bv)?T%$alM|PmY|d|1a9c z!nb(s2_2?bPVT?c>)W#^n>g!$wuIj3`kVWEg=dFztA-V5HQ z=*er~;SVM8G_ODK-4#)J7OyXWGcx+z=Y9q`L7e2dq*h}TmohjC>L_H-;`W;HrcjlNV9L#h5V=_b-768bTgHP^AZB-(WB z08{S&^*wIamkiIcx1sJ|9{HtRml=KO?PzJ?M(p;s-kKUmUhe-}6x$8*hvPb%l~VHx z+EVi;M(iiq2Hk8Gu4U5Gi-o zc=mvP9zY>+&6?Z#z-8DT_Yt_Kaelfg3oh~hMfUn}=&u-g3v`8|cIDXv`rNTR3!vtq zK5)y-Jc_kU)qHRkT;l(WqV;3P{&qLzC+rbtob|bAIa^lqpER!Sw-?dheu((9`YrMQ zMJGj{+xAG~IQED$$NCv&LOajdY<*5yo)J*&>l5*)oWu! zl^p%y`G1T47|P|eYkN~yxPlhr{SLf6!9!PTK2PK6cAWtaaU9HQSLXkVF3pPLw(HgC z3$csBhq*H@NaMuyIiGw-lJ9ov!}y(Qf4g082A_Gmyj;IXq2q?wFGk+0Yt7zY`Gt%>=vF!g_^juaP(_g3a+ucabf$D|Vy(w?+ zZAf{fs^I^(S0pcYRLQ+iss!KU0BlrJ-Y6e;Y014-ssz0`;0RAXt9`3BfQQ$NC@H-$ z!%f`35ZUZU{2pE_f}9^tm;H|!zV+{of5auvy-fvOU7hHV;~!Q161=x9Ji9*^xO!8y zA$Z^5XX2C8ZJWl^?b}BCEKIj=6>BDo=48jQ^@hCydVOB@oK;N(r`nD0M!Z&SMZQVQ zLwBHmw~=q6tdrRCXY{s;`TwF%EPPvU3e3VqT&|o`I2vsFSM8V}=ldHyylQ(ScgCYO z9(z>9{D09(3(wY@LU*1<+sS@W#r{%NH!h8*c_ju?<=JOf)dkL%S#caY&mIuXtL%Ab zXaHxwEW9?6uMu81LHpJ6Jtmfquj zG!=OtMP7*yKA)CXx9k1Xsm-G=7a-?G7Ox389eufs_#AQ9iWkB8G>sG2hkgHY-$BJg zUOiVM1RnA|81o`!eXGwT!Lac8&F=rK`SXaz}EUsk#$9y-FL7 ztG2#`JN;uhnD3Y21IiuowLC*7iKls;1FxQa{#6fyGt839#c}oJNq9X79Av9y?^+Tk zuFu`n=SlK0pR0Y*lh5Xr`Tr+H7QU@7(dUuA%piXM2zodWe`~NVm;Gbe^aWl+htu|p zsyP4m37gmCrN;wX-f%~KEXPa4Zx3Lo@uwv6au}^)v9p zh33?_8Lm70AaVhEWtIK5F-ImL?gDqVqsv*2)#G3C$X?HUq3&?( z{~rBHq{i~Qs$)p_kYktg`>FhHeSZHof3NEI_i;PYcDlV~t-qSN>R0R)u;mqft?mJ5 zPP$)Jk3`NX2FoL-)2~=t*SvzKs(D7u7ljF4!+u4dGwbp7=yOt>DG+Sm_7RJcf8x!rz8V zBQHK^?f-(D&+kWG`z5?SK^o@ab$4)%wd8VfTweDze8KO)vv&z{KD!Tpz4 zrs9Cr)4@B(!dvC=ssmTC9H(M;&%-{6J@`|Qv+@pEx3%!1dL4$moRRoVH}~HS3367I z1cRM?w!X6d|4BTbq+MP7e5qNC52jwnT*b5CckKiJBvVgW+pYPfC!dXfIrvv*m0vR+ z<8yyr**3(BehNPGimdXVM?U%(>yfHwM^8Q*|5osC%8IW&#Tfq{v+gH*A#1p67<~MC z5C2!1bxBz>?etVL^Utg}u3q5-i+?C*A8OgNw&L}G^A{dDA0^*iReuQH^A?`&*AbpsNRD~MHKqYuNv-BeY%PuWDLB zxhMMj8@{H_hwW1}KlkLb<=-Cs6&Ajpr|9-?udOwK>ZtvtENOo^`!fENbh%ourt)>c} znZenIxWx6?<$YK`z7w1&vVLXhPqdyi&g>Us-;HX%*uTC~b0WA~MD>9Wy>1rDXFks0 zP7Bw!ufu;9yHP3Y+ZL|GQ6oFq==bYt82=YGuF`cI-NYb`!MF#%a{1& zWG|fFSH!*>)xthb-#(0*zknO_PCXr5Z5}gnGM?w}jIX}~xWxLi;{M5;Ul~1)arbhK zyN*ca^dI8?i=+9h@Z;bb2QTige+9P;Tw>pc{jCq&Ys@|$&ORundIMHonBM18^8mP& z7SEY+zO^gdXdUActB`ww<&NN{X=z;DZx_*TWB=c>N1Xp#9B$0Y%u96t5gccnXH8D8 zhsmA2O@Bz^#PxZIeAB7V1oAP?r}($^<_+*o7zW_Nmpr za{0aXpId9&^Sj!6I&15DS-*1Hb1r!CIurRbyw-Pz&wh&K;9de*CzEGppW2zm6JBfK zqUK*wJ6XK){GY{pMxUo}TwXt?-y8|f)!?u;m*Oju|3m7tC;84NA8VMYd^WG&fq$Td zpWzib6TC8p%DUND_9mU`=|7oyiNkA?&1>!Y;2mz^W&9`M)yzv6*J|LiCYOX?Ui}7X zE@=h-H$Ppg?@_z5HkXqJt~@h(0y>-GG31*tkY3M|XIh_nh9{rJckQmoe?nII9siBB zF}FOctFo_scb1^8!V#drKS*3itlKn49*`kTK0!5Rl5`A3*_ zx3SD0PrXOuv+ic)v+N&Pd#mX z*8dm(#lp|{RrTE+uK&gwi-Pjh zesg)CPGFD6(iicY?U&e#?@5n&cwGk0M_F-PUYRfJxa+>yi{U}er~65K`MK2*R9v5r z!gy&1`F=&dnGzqi@>#s%+6`U2EG&U~){Ui}pIG&=c<$~9KaccOo?F1WH1<-}=Yylq zx!O4N$5pb(w@1#=olDoN~X*TCT$@Yy3LCOl(=zZye;X-r({T%F9@w_XSjK#r*Hxe(-k*hJLDN z3nDK(XdWZE!g@vJ{>rp#?Mm?RJr;eOXjeV2uy`yn6As%B*Oh`7uH~5iEpcCsS6iEJ zn2h=deMhf*v*xYp4+igE8DBFziXEssQTJJ0Q3t0EoS$2~E=%CRY>d+aU-QxLCivp6 zrbT-u+AETOlxbJ^RrO;$`RxAM4gNM3zV;(Ca>_Si?`xkR{R4acHGhYYnD5n=ks8f! z*XDaHKYJYX{`!;P^YkER;dt4vo#9!x(`u_-3&Z)ME$>mtyR)fns$B~b?aG>goNE|! z9C#O}@pQZ1#CKz(@+^Hh1)P!5=k!;*T?NN(*K>?qa%P~FvlI(nmi^k6Tv59oOFq^N zRxTXV5*mb}k{ zx4VUB^IDYPl{t&-=a;?wbzi3OgxC7@`R=BuJPU{T|EK#zpC|gO;0UkSfrctl9%*~Z zVLn%P3+b=?{}A)rwfP?NN?QuAvbVp5*!+SKS@h*a)BbV>qJ=etR6d*M&yhcrLH8@W zU6Ehpit+iK@GN`%Tet9)E8~;Zu5mmo!*@OL|4)g->2jqXSnb;0nrPQAP5+cV|4pxH zJg0x^b}gYkuSMlqI2(c!>yZb?(iiq_=y4k#N7YXWaz5I~KW?KVdcQ~2yMfx5`Si!< zvfm?%zSML7&!=Zb^#b4GRpiw2hkA&wp#3q%Q&m4L$ocR(&$w;#YRtQ%FZCn9JKw^~ z_&?o-)l56$8)$zEKS=FI9R0(?(&KjhK3ZpVfwo@OGynhelB_teYT<A`ztH0JW|Nr!F7JkMbLeB8>sN8T~U)zP8#E4V) zNjqf1yDqPj!Hew%?U>=UCdF%;=|{AuYN!Zu<~{B9Bi&!GLPj%;xHwb6xzm!%#c_F^ zX8bPZ`f9&>!P(kvzer!{%er6D-m3ma^0D_ZE3e0a|4$1)!z*$ocsJxd z_k(16!IRxzeY~Ct-eVSCM&6#f$X`E|dIxYhkMug}e*WJ`!vCt@)%1%jMn{GZhO%-)=vC z9K5$IJj=e<=9`v{c_mgP@fp_gRRilMNj%LfdphdFy;F`{FM;zxA2_ysf78T4SQ}Rj ztSuyQ;`$IHlDHCU`>NqiPd?iYy$}8(3*WNuBBy*4mrLxWj7=ZBRKxqeawC0V(*Sd= ziN0}jF?cI<8SqVho7aK_uXDiLBgA_vjVHV|jDXjFr{f6qUw~t;8z*t3$KnU=v4V3F zCdQ=*^Q(qmYCQSvhG+M%-^hB!Jm9~S8DB#+EKJwSZr_F>!O$gxOd%=11bO8f@yqHa zkg7>V)PZ%q`p-xU`TzN(ldVdug?~nJA^)J+qcwnPV2vf!zv6KwY~Mmt8Ask7k=I^7 zws|jf+ZV2NT#7vrYFv)SV_!r@Pj&lFhKE(@_H8HxXQK!|(T@bj(i_GwGky?jY?vD4 zysz)Y%HYKE?-FSLiSb4?bO$;AUDqA=964*jH+{wQV_R>)mzu@pmN3puW!^uLa@p7P z{&}*G&B9Oe>hX&jCV;nn7I}*jyfzp)kXtnz8RWdTp(}^x^-R7S;o+6_|0QA6JEfn3 zWAi%I$i#=2+u|7E1JN$lUL-_okYTKH!y7h|Z5 zU#y9!@yGb&qW*Tfdg4S44{;b`!Fi5yL7JmGa5 z?S{_kmtz-x0O#1~^GIJp9L=hQ^SK$vSX)u!AJI6Qm|up!5BDe4u*P-#e}f_C97G@a zLoi_Zm%#?X;F15ZamNw=U-G-~cPqgCpTwsOuJ{R!7m(O{(0CMy^}0sJlt$vo<3g@& z+#mbjQGaEu9->T}t8rC9&Rdg^W8i;&AK|6!t|#6&j`jZ~XNPi%J<|OaIVC!u*jF-c z8}P!r2lz$KTXhl#%;4#EWDTU@>!`fUcrvaG9DAMJ#c}ilSq9BquFDvR%at?xBbgs% zaANsKX!#ZOl2^`K+a~3=@EgIm*V(mxL~`oi$ND*rxpv{r<})dG_Td3f#If*&C)@7j z8%M$EKNG>bCM?(GwIIc7GkE{Vj;DEL4uOv7mxIGv+mf)Z8M~w95*(M;LxMr?hI>6I zNaVuLv*Zfx!??-R=jrVAaqy1@|DLE`@RH#b{P6RrTztO5j3=Kndz6P)Jt_ zx`XwWyi9tZw1o66>E0OsNB>8x2RGBM`^Lo!ul{yD6F$PV6mom`x8%PI`Cl+)>VB1J zS9lITkJ|ORAZOI07XCU3eU<)ix2q>!HIDm#mb`A^W%w>iwd=j$g>~Z>IkOXZx?Pvk zuIEPOS#ojyZ^_%y=Z?J-99Lgnhu4fJD>%#-Jo@rD^?BEn>8p>UFYkaq-@?!E3V!%` z#Oq6xdz$`C?f*=WGwVHhzP*K?;X-b~{OuZ_FH z>oZY#77pkCmaL3Ew|Uh#4zDab4SLt~0k!`Z8fSe+uDO|V8wXMDH>TX^J?{65sjrFM zs{KDo*Vpa0Qjf5H5x-wBkH9afMvwP8I>>o*nVcW$gI|yRZQM8*x>Q+mM}AOu#IEsg z$NdgpbZgR2NjY#hoAey%Vg5fpl5Fk#jrfu?Qf0=+QXRvBoHtek4)3~syQz~Id$D^~ zJFx$MsU1(S<`*v3)$fNja{h1W#v#A9 z9|pg%TJ>pStl03GfC+`@X#_8ak=K5O^kB!KD{MYb!1b**^S$Jgs-_oc) zHjm)OJQCl3*Tn2q6YFuWpOL^59`!zZcx0b_eo<$gxPuOl$AS~{afjPH8KZ)I)jC^OY5BF})bEE4`^wC#u_Kb_m z!uU6r`!{to*0!|QHamP?1733^zin4*^V<{lyYW)+W`OrGcoMFAN z)8p7L(}>M%yp41f|EJH7+ndCiTq8J*ACcbT|96<*{Fv{tTz4aXC(qx#7JVb$_3EWC zn;bVjkJ`1iC2T%dPu@k|{X@A#ui|mJwjkB667T;~=T)86LC%YRmbhJJoRW5J+5ow4 zNyjA`8UL3ak`>2o*X2P@xtTGmPU1aDoLK(io+4gR6(6rn_zO$p{_XHunBtXt0I{zM+p3y21@G5s`_shQVB`EW zuT7l)Uuv(%XWCD29A2@d8V4IEubdbD=;B1Y^1aw!g(b8u+;*l|3tR4omJ*M8{J&vETCt?LR8~A9;Dl>!x$S zwde8CcrEf7u`{?Qf%|)KiMKaz=)u+fKEr2MiD-%I|1@Enm;T!noQTI1N1kNNC(rep zRl+#(0eB&_KPi_x#av3LwvqsT9G01uP`Cxc3@RjpI@iX#Y z9>o>^zmBqK757l#BUeCB_9YNY_Jn}U?ALfht z)e3{pS$fs>Gar7&za7u||FV!2t(P{AF+Z^$h%B=1!rltieSxRkaK6BtRpwoad4s&X z_GkQN;I3Cj|q~KaszW^7j?~=JL0LzZ;oy zeysPX9c67v)}tEmo4c>}$eV1(!gM>1FG9|+ei^$baJ%=*;l)Q5dK z$@t}=?)+_9vau#3Kh1vV0nvbH~33A_qg`eP6#^;VYcRU&23*Iol zyah>KyTN-DJoc(I(>IfNnpb=kbVW8mv&;K=yQez7D@+|I0- z%la{UpHwsZLR0zdc4hs4S%rmf@mer0{5;~7xq;kc!5t>5nXxThuJ}FXzWJuky6WEg zwrUUvwcYAC|ywfUFe+4K0=FX;|hCBN8*r{HWo{^D